<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<!-- ##################################################################### -->
<!-- ##TE File Version:1.2-->
<!-- ##Vivado Version:2019.2-->
<!-- ##TE Last Modification:2019.05.06-->
<!-- ##################################################################### -->
<!-- ##general board part description-->
<!-- ##Info: board part name: board_vendor:board_name:part0:file_version  , use all lower case-->
<board schema_version="2.1" vendor="trenz.biz" name="te0841_40_1i" display_name="Kintex-Ultrascale TE0841-*-41I21-L/-41I21-A/-040-1IL/-040-1I (2GB DDR). *SPRT PCB: REV02" url="trenz.org/te0841-info" preset_file="preset.xml">
  <images>
    <image name="TE0841_board.png" display_name="TE0841 BOARD" sub_type="board">
      <description>TE0841 Board File Image</description>
    </image>
  </images>
<!-- ##################################################################### -->
<!-- ##Board PCB Revision -->
<!-- ##Currently revision with highest id is only displayed in Vivado. Write supported revisions to description too!-->
  <compatible_board_revisions>
    <!--insert supported revisions-->
    <revision id="0">0.2</revision>
  </compatible_board_revisions>
<!-- ##################################################################### -->
<!-- ##Board File Revision -->
<!-- ##Description, see https://wiki.trenz-electronic.de/display/PD/TE+Board+Part+Files -->
  <file_version>2.0</file_version>
<!-- ##################################################################### -->
<!-- ##Board descriptions -->
  <description>Kintex-Ultrascale TE0841-*-41I21-L/-41I21-A/-040-1IL/-040-1I  Board (form factor 4x5 cm) with 2x 1GB DDR4, Speed Grade -1 and industrial temperature range. *Supported PCB Revisions: REV02.</description>
<!-- ##################################################################### -->
<!-- ##Board components. Special component part0=fpga -->
<!-- ##set display_name and correct part_name for fpga-->
<!-- ##add part interfaces and corresponding component here -->
  <components>

    <component name="part0" display_name="Kintex-Ultrascale TE0841_40_1I" type="fpga" part_name="xcku040-sfva784-1-i" pin_map_file="part0_pins.xml" vendor="xilinx.com" spec_url="www.xilinx.com">
      <description>FPGA part on the board</description>
      <interfaces>
        <!--insert fpga interfaces here, see ug895 or other board part files-->
        <interface mode="master" name="ddr4_sdram_b44" type="xilinx.com:interface:ddr4_rtl:1.0" of_component="ddr4_sdram_b44" preset_proc="ddr4_sdram_preset">
          <description>DDR4 board interface, it can use MIG IP for connection. </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="ACT_N" physical_port="c0_ddr4_act_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_act_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="ADR" physical_port="c0_ddr4_adr" dir="out" left="16" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_adr0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_adr1"/>
                <pin_map port_index="2" component_pin="c0_ddr4_adr2"/>
                <pin_map port_index="3" component_pin="c0_ddr4_adr3"/>
                <pin_map port_index="4" component_pin="c0_ddr4_adr4"/>
                <pin_map port_index="5" component_pin="c0_ddr4_adr5"/>
                <pin_map port_index="6" component_pin="c0_ddr4_adr6"/>
                <pin_map port_index="7" component_pin="c0_ddr4_adr7"/>
                <pin_map port_index="8" component_pin="c0_ddr4_adr8"/>
                <pin_map port_index="9" component_pin="c0_ddr4_adr9"/>
                <pin_map port_index="10" component_pin="c0_ddr4_adr10"/>
                <pin_map port_index="11" component_pin="c0_ddr4_adr11"/>
                <pin_map port_index="12" component_pin="c0_ddr4_adr12"/>
                <pin_map port_index="13" component_pin="c0_ddr4_adr13"/>
                <pin_map port_index="14" component_pin="c0_ddr4_adr14"/>
                <pin_map port_index="15" component_pin="c0_ddr4_adr15"/>
                <pin_map port_index="16" component_pin="c0_ddr4_adr16"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BA" physical_port="c0_ddr4_ba" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_ba0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_ba1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BG" physical_port="c0_ddr4_bg" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_bg"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_C" physical_port="c0_ddr4_ck_c" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_ck_c"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_T" physical_port="c0_ddr4_ck_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_ck_t"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CKE" physical_port="c0_ddr4_cke" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_cke"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CS_N" physical_port="c0_ddr4_cs_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_cs_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DM_N" physical_port="c0_ddr4_dm_dbi_n" dir="inout" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dm_dbi_n0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_dm_dbi_n1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQ" physical_port="c0_ddr4_dq" dir="inout" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dq0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_dq1"/>
                <pin_map port_index="2" component_pin="c0_ddr4_dq2"/>
                <pin_map port_index="3" component_pin="c0_ddr4_dq3"/>
                <pin_map port_index="4" component_pin="c0_ddr4_dq4"/>
                <pin_map port_index="5" component_pin="c0_ddr4_dq5"/>
                <pin_map port_index="6" component_pin="c0_ddr4_dq6"/>
                <pin_map port_index="7" component_pin="c0_ddr4_dq7"/>
                <pin_map port_index="8" component_pin="c0_ddr4_dq8"/>
                <pin_map port_index="9" component_pin="c0_ddr4_dq9"/>
                <pin_map port_index="10" component_pin="c0_ddr4_dq10"/>
                <pin_map port_index="11" component_pin="c0_ddr4_dq11"/>
                <pin_map port_index="12" component_pin="c0_ddr4_dq12"/>
                <pin_map port_index="13" component_pin="c0_ddr4_dq13"/>
                <pin_map port_index="14" component_pin="c0_ddr4_dq14"/>
                <pin_map port_index="15" component_pin="c0_ddr4_dq15"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQS_C" physical_port="c0_ddr4_dqs_c" dir="inout" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dqs_c0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_dqs_c1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQS_T" physical_port="c0_ddr4_dqs_t" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dqs_t0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_dqs_t1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="ODT" physical_port="c0_ddr4_odt" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_odt"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RESET_N" physical_port="c0_ddr4_reset_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_reset_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        
        <interface mode="master" name="ddr4_sdram_b46" type="xilinx.com:interface:ddr4_rtl:1.0" of_component="ddr4_sdram_b46" preset_proc="ddr4_sdram_preset">
          <description>DDR4 board interface, it can use MIG IP for connection. </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="ACT_N" physical_port="c1_ddr4_act_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_act_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="ADR" physical_port="c1_ddr4_adr" dir="out" left="16" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_adr0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_adr1"/>
                <pin_map port_index="2" component_pin="c1_ddr4_adr2"/>
                <pin_map port_index="3" component_pin="c1_ddr4_adr3"/>
                <pin_map port_index="4" component_pin="c1_ddr4_adr4"/>
                <pin_map port_index="5" component_pin="c1_ddr4_adr5"/>
                <pin_map port_index="6" component_pin="c1_ddr4_adr6"/>
                <pin_map port_index="7" component_pin="c1_ddr4_adr7"/>
                <pin_map port_index="8" component_pin="c1_ddr4_adr8"/>
                <pin_map port_index="9" component_pin="c1_ddr4_adr9"/>
                <pin_map port_index="10" component_pin="c1_ddr4_adr10"/>
                <pin_map port_index="11" component_pin="c1_ddr4_adr11"/>
                <pin_map port_index="12" component_pin="c1_ddr4_adr12"/>
                <pin_map port_index="13" component_pin="c1_ddr4_adr13"/>
                <pin_map port_index="14" component_pin="c1_ddr4_adr14"/>
                <pin_map port_index="15" component_pin="c1_ddr4_adr15"/>
                <pin_map port_index="16" component_pin="c1_ddr4_adr16"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BA" physical_port="c1_ddr4_ba" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_ba0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_ba1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BG" physical_port="c1_ddr4_bg" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_bg"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_C" physical_port="c1_ddr4_ck_c" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_ck_c"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_T" physical_port="c1_ddr4_ck_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_ck_t"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CKE" physical_port="c1_ddr4_cke" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_cke"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CS_N" physical_port="c1_ddr4_cs_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_cs_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DM_N" physical_port="c1_ddr4_dm_dbi_n" dir="inout" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_dm_dbi_n0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_dm_dbi_n1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQ" physical_port="c1_ddr4_dq" dir="inout" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_dq0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_dq1"/>
                <pin_map port_index="2" component_pin="c1_ddr4_dq2"/>
                <pin_map port_index="3" component_pin="c1_ddr4_dq3"/>
                <pin_map port_index="4" component_pin="c1_ddr4_dq4"/>
                <pin_map port_index="5" component_pin="c1_ddr4_dq5"/>
                <pin_map port_index="6" component_pin="c1_ddr4_dq6"/>
                <pin_map port_index="7" component_pin="c1_ddr4_dq7"/>
                <pin_map port_index="8" component_pin="c1_ddr4_dq8"/>
                <pin_map port_index="9" component_pin="c1_ddr4_dq9"/>
                <pin_map port_index="10" component_pin="c1_ddr4_dq10"/>
                <pin_map port_index="11" component_pin="c1_ddr4_dq11"/>
                <pin_map port_index="12" component_pin="c1_ddr4_dq12"/>
                <pin_map port_index="13" component_pin="c1_ddr4_dq13"/>
                <pin_map port_index="14" component_pin="c1_ddr4_dq14"/>
                <pin_map port_index="15" component_pin="c1_ddr4_dq15"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQS_C" physical_port="c1_ddr4_dqs_c" dir="inout" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_dqs_c0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_dqs_c1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQS_T" physical_port="c1_ddr4_dqs_t" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_dqs_t0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_dqs_t1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="ODT" physical_port="c1_ddr4_odt" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_odt"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RESET_N" physical_port="c1_ddr4_reset_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_reset_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        
        <interface mode="slave" name="sysclk_200" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sysclk_200" preset_proc="sysclk_200_preset">
          <parameters>
            <parameter name="frequency" value="200000000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="sysclk_200_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sysclk_200_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="sysclk_200_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sysclk_200_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="slave" name="si5338_clk0" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="si5338_multisynth_0">
          <parameters>
            <parameter name="frequency" value="125000000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="si5338_clk0_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5338_clk0_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="si5338_clk0_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5338_clk0_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        
        <interface mode="slave" name="si5338_clk1" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="si5338_multisynth_1" preset_proc="si5338_clk12_preset">
          <parameters>
            <parameter name="frequency" value="125000000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="si5338_clk1_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5338_clk1_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="si5338_clk1_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5338_clk1_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="slave" name="si5338_clk2" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="si5338_multisynth_2" preset_proc="si5338_clk12_preset">
          <parameters>
            <parameter name="frequency" value="125000000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="si5338_clk2_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5338_clk2_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="si5338_clk2_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5338_clk2_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>


        <interface mode="slave" name="si5338_clk3" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="si5338_multisynth_3">
          <parameters>
            <parameter name="frequency" value="125000000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="si5338_clk3_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5338_clk3_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="si5338_clk3_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5338_clk3_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="SC0841" type="trenz.biz:user:SC0841_bus_rtl:1.0" of_component="SC0841">
          <parameters>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="trenz.biz" library="user" name="SC0841" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="EN_OSC"     physical_port="EN_OSC"     dir="out"> <pin_maps><pin_map port_index="0" component_pin="EN_OSC"/></pin_maps></port_map>

            <port_map logical_port="XIO_I"      physical_port="XIO_I"      dir="in">  <pin_maps><pin_map port_index="1" component_pin="XIO"/></pin_maps></port_map>
            <port_map logical_port="XIO_O"      physical_port="XIO_O"      dir="out"> <pin_maps><pin_map port_index="1" component_pin="XIO"/></pin_maps></port_map>
            <port_map logical_port="XIO_T"      physical_port="XIO_T"      dir="out"> <pin_maps><pin_map port_index="1" component_pin="XIO"/></pin_maps></port_map>

            <port_map logical_port="EN_DDR4PWR" physical_port="EN_DDR4PWR" dir="out"> <pin_maps><pin_map port_index="2" component_pin="EN_DDR4PWR"/></pin_maps></port_map>
            <port_map logical_port="PG_DDR"     physical_port="PG_DDR"     dir="in">  <pin_maps><pin_map port_index="3" component_pin="PG_DDR"/></pin_maps></port_map>
            <port_map logical_port="EN_GTPWR"   physical_port="EN_GTPWR"   dir="out"> <pin_maps><pin_map port_index="4" component_pin="EN_GTPWR"/></pin_maps></port_map>
            <port_map logical_port="PG_GT"      physical_port="PG_GT"      dir="in">  <pin_maps><pin_map port_index="5" component_pin="PG_GT"/></pin_maps></port_map>

            <port_map logical_port="PLL_SDA_I"      physical_port="PLL_SDA_I"      dir="in">  <pin_maps><pin_map port_index="6" component_pin="PLL_SDA"/></pin_maps></port_map>
            <port_map logical_port="PLL_SDA_O"      physical_port="PLL_SDA_O"      dir="out"> <pin_maps><pin_map port_index="6" component_pin="PLL_SDA"/></pin_maps></port_map>
            <port_map logical_port="PLL_SDA_T"      physical_port="PLL_SDA_T"      dir="out"> <pin_maps><pin_map port_index="6" component_pin="PLL_SDA"/></pin_maps></port_map>

            <port_map logical_port="PLL_SCL_I"      physical_port="PLL_SCL_I"      dir="in">  <pin_maps><pin_map port_index="7" component_pin="PLL_SCL"/></pin_maps></port_map>
            <port_map logical_port="PLL_SCL_O"      physical_port="PLL_SCL_O"      dir="out"> <pin_maps><pin_map port_index="7" component_pin="PLL_SCL"/></pin_maps></port_map>
            <port_map logical_port="PLL_SCL_T"      physical_port="PLL_SCL_T"      dir="out"> <pin_maps><pin_map port_index="7" component_pin="PLL_SCL"/></pin_maps></port_map>
            
            <port_map logical_port="DDR4_PAR_44"      physical_port="DDR4_PAR_44"      dir="out"> <pin_maps><pin_map port_index="8" component_pin="DDR4_PAR_44"/></pin_maps></port_map>
            <port_map logical_port="DDR4_PAR_46"      physical_port="DDR4_PAR_46"      dir="out"> <pin_maps><pin_map port_index="9" component_pin="DDR4_PAR_46"/></pin_maps></port_map>

          </port_maps>
        </interface>
        
        <interface mode="master" name="uart_0" type="xilinx.com:interface:uart_rtl:1.0" of_component="uart_0" preset_proc="uart_0_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_uartlite" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TxD" physical_port="UART_0_TX" dir="out">
              <pin_maps>
          <pin_map port_index="0" component_pin="UART_0_TX"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RxD" physical_port="UART_0_RX" dir="in">
              <pin_maps>
          <pin_map port_index="0" component_pin="UART_0_RX"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        
	      <interface mode="master" name="qspi_flash" type="xilinx.com:interface:spi_rtl:1.0" of_component="spi_flash" preset_proc="spi_flash_spix4_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_quad_spi" order="0"/>
          </preferred_ips>
        </interface>
        
        <interface mode="master" name="I2C_B2B" type="xilinx.com:interface:iic_rtl:1.0" of_component="iic_b2b">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="SDA_I" physical_port="iic_b2b_sda_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="iic_b2b_sda_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_O" physical_port="iic_b2b_sda_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="iic_b2b_sda_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_T" physical_port="iic_b2b_sda_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="iic_b2b_sda_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_I" physical_port="iic_b2b_scl_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="iic_b2b_scl_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_O" physical_port="iic_b2b_scl_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="iic_b2b_scl_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_T" physical_port="iic_pllscl_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="iic_b2b_scl_i"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
       
      </interfaces>
    </component>
    <!--insert interface components here, see ug895 or other board part files-->
    <component name="ddr4_sdram_b44" display_name="DDR4 B44" type="chip" sub_type="ddr" major_group="External Memory" part_name="NT5AD256M16B2-GN" vendor="Nanya" spec_url="http://www.nanya.com/NanyaAdmin/GetFiles.ashx?ID=1550">
      <description>1GB DDR4 memory component (connected to FPGA Bank 44)</description>
      <parameters>
        <parameter name="ddr_type" value="ddr4"/>
        <parameter name="size" value="1GB"/>
      </parameters>
    </component>

    <component name="ddr4_sdram_b46" display_name="DDR4 B46" type="chip" sub_type="ddr" major_group="External Memory" part_name="NT5AD256M16B2-GN" vendor="Nanya" spec_url="http://www.nanya.com/NanyaAdmin/GetFiles.ashx?ID=1550">
      <description>1GB DDR4 memory component (connected to FPGA Bank 46)</description>
      <parameters>
        <parameter name="ddr_type" value="ddr4"/>
        <parameter name="size" value="1GB"/>
      </parameters>
    </component>
    
    <component name="sysclk_200" display_name="System Clock 200 MHz" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="DSC1123DL5-200.0000" vendor="Microchip Technology" spec_url="http://www.microchip.com/">
      <description>Default System Clock from on-board differential MEMS oscillator</description>
      <parameters>
        <parameter name="frequency" value="200000000"/>
      </parameters>
    </component>    

    <component name="si5338_multisynth_0" display_name="Si5338 Multisynth PLL CLK0" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI5338A-B-GMR" vendor="Silicon Labs" spec_url="http://www.silabs.com/">
      <description>CLK0 Output from I2C Programmable Any-Frequency, Any-Output Quad Clock Generator. Drives FPGA Fabric Clock input.</description>
      <parameters>
      </parameters>
    </component>
    
    <component name="si5338_multisynth_1" display_name="Si5338 Multisynth PLL CLK1" type="chip" sub_type="mgt_clock" major_group="Clock Sources" part_name="SI5338A-B-GMR" vendor="Silicon Labs" spec_url="http://www.silabs.com/">
      <description>CLK0 Output from I2C Programmable Any-Frequency, Any-Output Quad Clock Generator.  Drives GT Clock input MGTREFCLK1x_225</description>
      <parameters>
      </parameters>
    </component>

    <component name="si5338_multisynth_2" display_name="Si5338 Multisynth PLL CLK2" type="chip" sub_type="mgt_clock" major_group="Clock Sources" part_name="SI5338A-B-GMR" vendor="Silicon Labs" spec_url="http://www.silabs.com/">
      <description>CLK2 Output from I2C Programmable Any-Frequency, Any-Output Quad Clock Generator. Drives GT Clock input MGT CLK MGTREFCLK1x_224</description>
      <parameters>
      </parameters>
    </component>


    <component name="si5338_multisynth_3" display_name="Si5338 Multisynth PLL CLK3" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI5338A-B-GMR" vendor="Silicon Labs" spec_url="http://www.silabs.com/">
      <description>CLK3 Output from I2C Programmable Any-Frequency, Any-Output Quad Clock Generator. Drives FPGA Fabric Clock input.</description>
      <parameters>
      </parameters>
    </component>

    <component name="SC0841" display_name="TE0841 System Controller" type="chip" sub_type="mux" major_group="Miscellaneous" part_name="NONE" vendor="NONE" spec_url="http://www.trenz.biz/">
      <description>TE0841 System Control Helper</description>
      <parameters>

      </parameters>
    </component>
    
    <component name="uart_0" display_name="BASE UART0" type="chip" sub_type="uart" major_group="Miscellaneous" >
      <description>USB-to-UART Bridge, which allows a connection to a host computer with a USB port </description>
    </component>
    
    <component name="spi_flash" display_name="SPI flash" type="chip" sub_type="memory_flash_qspi" major_group="External Memory" part_name="n25q256-1.8v-spi-x1_x2_x4" vendor="Micron">
      <description>32 MByte storage that can be used for configuration or data storage.Used dedicated QSPI-IOs via Startup Block. For QSPI Board Part Parameters add IPI-Core via catalog and select Board Interface over IPI-Core. </description>
    </component>

    <component name="iic_b2b" display_name="I2C_B2B" type="chip" sub_type="MUX" major_group="Miscellaneous">
      <description>I2C to B2B connectors</description>
    </component>
	
    
  </components>
<!-- ##################################################################### -->
<!-- ##Board jtag chains for partx  -->
  <jtag_chains>
    <jtag_chain name="chain1">
      <position name="0" component="part0"/>
    </jtag_chain>
  </jtag_chains>
<!-- ##################################################################### -->
<!-- ##connections between interfaces definition and part0_pins.xml  -->
  <connections>
    <!--insert interface connections here, see ug895 or other board part files-->
    <connection name="part0_sysclk_200" component1="part0" component2="sysclk_200">
      <connection_map name="part0_sysclk_200_1" typical_delay="5" c1_st_index="101" c1_end_index="102" c2_st_index="0" c2_end_index="1"/>
    </connection>
    
    <connection name="part0_si5338_clk0" component1="part0" component2="si5338_multisynth_0">
      <connection_map name="part0_si5338_clock_0" typical_delay="5" c1_st_index="103" c1_end_index="104" c2_st_index="0" c2_end_index="1"/>
    </connection>    
    
    <connection name="part0_si5338_clk1" component1="part0" component2="si5338_multisynth_1">
      <connection_map name="part0_si5338_clock_1" typical_delay="5" c1_st_index="105" c1_end_index="106" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_si5338_clk2" component1="part0" component2="si5338_multisynth_2">
      <connection_map name="part0_si5338_clock_2" typical_delay="5" c1_st_index="107" c1_end_index="108" c2_st_index="0" c2_end_index="1"/>
    </connection>


    <connection name="part0_si5338_clk3" component1="part0" component2="si5338_multisynth_3">
      <connection_map name="part0_si5338_clock_3" typical_delay="5" c1_st_index="109" c1_end_index="110" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_system_control" component1="part0" component2="SC0841">
      <connection_map name="part0_system_control" typical_delay="5" c1_st_index="111" c1_end_index="120" c2_st_index="0" c2_end_index="9"/>
    </connection>

    <connection name="part0_uart_0" component1="part0" component2="uart_0">
      <connection_map name="part0_uart_0" typical_delay="5" c1_st_index="121" c1_end_index="122" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_iic_b2b" component1="part0" component2="iic_b2b">
      <connection_map name="part0_iic_b2b_1" c1_st_index="123" c1_end_index="124" c2_st_index="0" c2_end_index="1"/>
    </connection>
    
  </connections>
<!-- ##################################################################### -->
<!-- ##Additional IO interface rules-->
  <ip_associated_rules>
    <ip_associated_rule name="default">
      <!--insert interface ip rules here, see ug895 or other board part files-->
    </ip_associated_rule>
  </ip_associated_rules>
</board>