arch                     	circuit                          	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	routed_wirelength	crit_path_route_success_iteration	logic_block_area_total	logic_block_area_used	routing_area_total	routing_area_per_tile	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	odin_synth_time	abc_synth_time	abc_cec_time	abc_sec_time	ace_time	pack_time	place_time	crit_path_route_time	vtr_flow_elapsed_time	max_vpr_mem	max_odin_mem	max_abc_mem
stratixiv_arch.timing.xml	neuron_stratixiv_arch_timing.blif	30d086154   	exited    	     	119888             	86875                	-1                  	-1                    	-1          	-1           	-1     	-1    	-1         	-1          	-1      	-1                   	-1            	-1                  	-1                  	-1               	-1                               	-1                    	-1                   	-1                	-1                   	-1                 	-1       	-1       	-1      	-1      	-1             	-1            	-1          	-1          	-1      	134.81   	-1        	-1                  	329.33               	-1         	-1          	-1         
