/*!
 *****************************************************************************
 *
 * @File       img_video_bus4_mmu_regs_defines.h
 * @Title      This file contains register definitions.
 * @Description    This file contains register definitions.
 * ---------------------------------------------------------------------------
 *
 * Copyright (c) Imagination Technologies Ltd.
 * 
 * The contents of this file are subject to the MIT license as set out below.
 * 
 * Permission is hereby granted, free of charge, to any person obtaining a 
 * copy of this software and associated documentation files (the "Software"), 
 * to deal in the Software without restriction, including without limitation 
 * the rights to use, copy, modify, merge, publish, distribute, sublicense, 
 * and/or sell copies of the Software, and to permit persons to whom the 
 * Software is furnished to do so, subject to the following conditions:
 * 
 * The above copyright notice and this permission notice shall be included in 
 * all copies or substantial portions of the Software.
 * 
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, 
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE 
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER 
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, 
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN 
 * THE SOFTWARE.
 * 
 * Alternatively, the contents of this file may be used under the terms of the 
 * GNU General Public License Version 2 ("GPL")in which case the provisions of
 * GPL are applicable instead of those above. 
 * 
 * If you wish to allow use of your version of this file only under the terms 
 * of GPL, and not to allow others to use your version of this file under the 
 * terms of the MIT license, indicate your decision by deleting the provisions 
 * above and replace them with the notice and other provisions required by GPL 
 * as set out in the file called "GPLHEADER" included in this distribution. If 
 * you do not delete the provisions above, a recipient may use your version of 
 * this file under the terms of either the MIT license or GPL.
 * 
 * This License is also included in this distribution in the file called 
 * "MIT_COPYING".
 *
 *****************************************************************************/

#ifndef _REGCONV_H_IMG_VIDEO_BUS4_MMU_REGS_DEFINES_H
#define _REGCONV_H_IMG_VIDEO_BUS4_MMU_REGS_DEFINES_H

#ifdef __cplusplus 
#include "img_types.h"
#include "systemc_utils.h"
#endif 


/* Register MMU_CONTROL0 */
#define IMG_BUS4_MMU_CONTROL0       0x0000
#define MASK_IMG_BUS4_USE_TILE_STRIDE_PER_CONTEXT 0x00010000
#define SHIFT_IMG_BUS4_USE_TILE_STRIDE_PER_CONTEXT 16
#define NBITS_IMG_BUS4_USE_TILE_STRIDE_PER_CONTEXT 1
#define REGNUM_IMG_BUS4_USE_TILE_STRIDE_PER_CONTEXT 0x0000
#define SIGNED_IMG_BUS4_USE_TILE_STRIDE_PER_CONTEXT 0
#define MAX_IMG_BUS4_USE_TILE_STRIDE_PER_CONTEXT 1
#define MIN_IMG_BUS4_USE_TILE_STRIDE_PER_CONTEXT 0

#define MASK_IMG_BUS4_STALL_ON_PROTOCOL_FAULT 0x00001000
#define SHIFT_IMG_BUS4_STALL_ON_PROTOCOL_FAULT 12
#define NBITS_IMG_BUS4_STALL_ON_PROTOCOL_FAULT 1
#define REGNUM_IMG_BUS4_STALL_ON_PROTOCOL_FAULT 0x0000
#define SIGNED_IMG_BUS4_STALL_ON_PROTOCOL_FAULT 0
#define MAX_IMG_BUS4_STALL_ON_PROTOCOL_FAULT 1
#define MIN_IMG_BUS4_STALL_ON_PROTOCOL_FAULT 0

#define MASK_IMG_BUS4_FORCE_CACHE_POLICY_BYPASS 0x00000200
#define SHIFT_IMG_BUS4_FORCE_CACHE_POLICY_BYPASS 9
#define NBITS_IMG_BUS4_FORCE_CACHE_POLICY_BYPASS 1
#define REGNUM_IMG_BUS4_FORCE_CACHE_POLICY_BYPASS 0x0000
#define SIGNED_IMG_BUS4_FORCE_CACHE_POLICY_BYPASS 0
#define MAX_IMG_BUS4_FORCE_CACHE_POLICY_BYPASS 1
#define MIN_IMG_BUS4_FORCE_CACHE_POLICY_BYPASS 0

#define MASK_IMG_BUS4_MMU_CACHE_POLICY 0x00000100
#define SHIFT_IMG_BUS4_MMU_CACHE_POLICY 8
#define NBITS_IMG_BUS4_MMU_CACHE_POLICY 1
#define REGNUM_IMG_BUS4_MMU_CACHE_POLICY 0x0000
#define SIGNED_IMG_BUS4_MMU_CACHE_POLICY 0
#define MAX_IMG_BUS4_MMU_CACHE_POLICY 1
#define MIN_IMG_BUS4_MMU_CACHE_POLICY 0

#define MASK_IMG_BUS4_MMU_TILING_SCHEME 0x00000001
#define SHIFT_IMG_BUS4_MMU_TILING_SCHEME 0
#define NBITS_IMG_BUS4_MMU_TILING_SCHEME 1
#define REGNUM_IMG_BUS4_MMU_TILING_SCHEME 0x0000
#define SIGNED_IMG_BUS4_MMU_TILING_SCHEME 0
#define MAX_IMG_BUS4_MMU_TILING_SCHEME 1
#define MIN_IMG_BUS4_MMU_TILING_SCHEME 0

/* Register MMU_CONTROL1 */
#define IMG_BUS4_MMU_CONTROL1       0x0008
#define MASK_IMG_BUS4_MMU_SOFT_RESET 0x10000000
#define SHIFT_IMG_BUS4_MMU_SOFT_RESET 28
#define NBITS_IMG_BUS4_MMU_SOFT_RESET 1
#define REGNUM_IMG_BUS4_MMU_SOFT_RESET 0x0008
#define SIGNED_IMG_BUS4_MMU_SOFT_RESET 0
#define MAX_IMG_BUS4_MMU_SOFT_RESET 1
#define MIN_IMG_BUS4_MMU_SOFT_RESET 0

#define MASK_IMG_BUS4_MMU_PAUSE_CLEAR 0x02000000
#define SHIFT_IMG_BUS4_MMU_PAUSE_CLEAR 25
#define NBITS_IMG_BUS4_MMU_PAUSE_CLEAR 1
#define REGNUM_IMG_BUS4_MMU_PAUSE_CLEAR 0x0008
#define SIGNED_IMG_BUS4_MMU_PAUSE_CLEAR 0
#define MAX_IMG_BUS4_MMU_PAUSE_CLEAR 1
#define MIN_IMG_BUS4_MMU_PAUSE_CLEAR 0

#define MASK_IMG_BUS4_MMU_PAUSE_SET 0x01000000
#define SHIFT_IMG_BUS4_MMU_PAUSE_SET 24
#define NBITS_IMG_BUS4_MMU_PAUSE_SET 1
#define REGNUM_IMG_BUS4_MMU_PAUSE_SET 0x0008
#define SIGNED_IMG_BUS4_MMU_PAUSE_SET 0
#define MAX_IMG_BUS4_MMU_PAUSE_SET  1
#define MIN_IMG_BUS4_MMU_PAUSE_SET  0

#define MASK_IMG_BUS4_PROTOCOL_FAULT_CLEAR 0x00100000
#define SHIFT_IMG_BUS4_PROTOCOL_FAULT_CLEAR 20
#define NBITS_IMG_BUS4_PROTOCOL_FAULT_CLEAR 1
#define REGNUM_IMG_BUS4_PROTOCOL_FAULT_CLEAR 0x0008
#define SIGNED_IMG_BUS4_PROTOCOL_FAULT_CLEAR 0
#define MAX_IMG_BUS4_PROTOCOL_FAULT_CLEAR 1
#define MIN_IMG_BUS4_PROTOCOL_FAULT_CLEAR 0

#define MASK_IMG_BUS4_MMU_FAULT_CLEAR 0x00010000
#define SHIFT_IMG_BUS4_MMU_FAULT_CLEAR 16
#define NBITS_IMG_BUS4_MMU_FAULT_CLEAR 1
#define REGNUM_IMG_BUS4_MMU_FAULT_CLEAR 0x0008
#define SIGNED_IMG_BUS4_MMU_FAULT_CLEAR 0
#define MAX_IMG_BUS4_MMU_FAULT_CLEAR 1
#define MIN_IMG_BUS4_MMU_FAULT_CLEAR 0

#define MASK_IMG_BUS4_MMU_INVALDC(i) (0x00000001 << (8 + ((i) * 1)))
#define SHIFT_IMG_BUS4_MMU_INVALDC(i) (8 + ((i) * 1))
#define NBITS_IMG_BUS4_MMU_INVALDC  1
#define NREPS_IMG_BUS4_MMU_INVALDC  4 /* #of repeats */
#define REGNUM_IMG_BUS4_MMU_INVALDC(i) 0x0008
#define MAX_IMG_BUS4_MMU_INVALDC    1
#define MIN_IMG_BUS4_MMU_INVALDC    0

#define MASK_IMG_BUS4_MMU_FLUSH(i)  (0x00000001 << (0 + ((i) * 1)))
#define SHIFT_IMG_BUS4_MMU_FLUSH(i) (0 + ((i) * 1))
#define NBITS_IMG_BUS4_MMU_FLUSH    1
#define NREPS_IMG_BUS4_MMU_FLUSH    4 /* #of repeats */
#define REGNUM_IMG_BUS4_MMU_FLUSH(i) 0x0008
#define MAX_IMG_BUS4_MMU_FLUSH      1
#define MIN_IMG_BUS4_MMU_FLUSH      0

/* Register MMU_BANK_INDEX */
#define IMG_BUS4_MMU_BANK_INDEX     0x0010
#define MASK_IMG_BUS4_MMU_BANK_INDEX(i) (0x00000003 << (0 + ((i) * 2)))
#define SHIFT_IMG_BUS4_MMU_BANK_INDEX(i) (0 + ((i) * 2))
#define NBITS_IMG_BUS4_MMU_BANK_INDEX 2
#define NREPS_IMG_BUS4_MMU_BANK_INDEX 16 /* #of repeats */
#define REGNUM_IMG_BUS4_MMU_BANK_INDEX(i) 0x0010
#define MAX_IMG_BUS4_MMU_BANK_INDEX 3
#define MIN_IMG_BUS4_MMU_BANK_INDEX 0

/* Register EXT_REQUEST_PRIORITY_ENABLE */
#define IMG_BUS4_EXT_REQUEST_PRIORITY_ENABLE 0x0014
#define MASK_IMG_BUS4_EXT_CMD_PRIORITY_ENABLE(i) (0x00000001 << (0 + ((i) * 1)))
#define SHIFT_IMG_BUS4_EXT_CMD_PRIORITY_ENABLE(i) (0 + ((i) * 1))
#define NBITS_IMG_BUS4_EXT_CMD_PRIORITY_ENABLE 1
#define NREPS_IMG_BUS4_EXT_CMD_PRIORITY_ENABLE 32 /* #of repeats */
#define REGNUM_IMG_BUS4_EXT_CMD_PRIORITY_ENABLE(i) 0x0014
#define MAX_IMG_BUS4_EXT_CMD_PRIORITY_ENABLE 1
#define MIN_IMG_BUS4_EXT_CMD_PRIORITY_ENABLE 0

/* Register REQUEST_PRIORITY_ENABLE */
#define IMG_BUS4_REQUEST_PRIORITY_ENABLE 0x0018
#define MASK_IMG_BUS4_CMD_MMU_PRIORITY_ENABLE 0x00010000
#define SHIFT_IMG_BUS4_CMD_MMU_PRIORITY_ENABLE 16
#define NBITS_IMG_BUS4_CMD_MMU_PRIORITY_ENABLE 1
#define REGNUM_IMG_BUS4_CMD_MMU_PRIORITY_ENABLE 0x0018
#define SIGNED_IMG_BUS4_CMD_MMU_PRIORITY_ENABLE 0
#define MAX_IMG_BUS4_CMD_MMU_PRIORITY_ENABLE 1
#define MIN_IMG_BUS4_CMD_MMU_PRIORITY_ENABLE 0

#define MASK_IMG_BUS4_CMD_PRIORITY_ENABLE(i) (0x00000001 << (0 + ((i) * 1)))
#define SHIFT_IMG_BUS4_CMD_PRIORITY_ENABLE(i) (0 + ((i) * 1))
#define NBITS_IMG_BUS4_CMD_PRIORITY_ENABLE 1
#define NREPS_IMG_BUS4_CMD_PRIORITY_ENABLE 16 /* #of repeats */
#define REGNUM_IMG_BUS4_CMD_PRIORITY_ENABLE(i) 0x0018
#define MAX_IMG_BUS4_CMD_PRIORITY_ENABLE 1
#define MIN_IMG_BUS4_CMD_PRIORITY_ENABLE 0

/* Register REQUEST_LIMITED_THROUGHPUT */
#define IMG_BUS4_REQUEST_LIMITED_THROUGHPUT 0x001C
#define MASK_IMG_BUS4_REQUEST_GAP   0x0FFF0000
#define SHIFT_IMG_BUS4_REQUEST_GAP  16
#define NBITS_IMG_BUS4_REQUEST_GAP  12
#define REGNUM_IMG_BUS4_REQUEST_GAP 0x001C
#define SIGNED_IMG_BUS4_REQUEST_GAP 0
#define MAX_IMG_BUS4_REQUEST_GAP    4095
#define MIN_IMG_BUS4_REQUEST_GAP    0

#define MASK_IMG_BUS4_LIMITED_WORDS 0x000003FF
#define SHIFT_IMG_BUS4_LIMITED_WORDS 0
#define NBITS_IMG_BUS4_LIMITED_WORDS 10
#define REGNUM_IMG_BUS4_LIMITED_WORDS 0x001C
#define SIGNED_IMG_BUS4_LIMITED_WORDS 0
#define MAX_IMG_BUS4_LIMITED_WORDS  1023
#define MIN_IMG_BUS4_LIMITED_WORDS  0

/* Register MMU_DIR_BASE_ADDR_0 */
#define IMG_BUS4_MMU_DIR_BASE_ADDR_0 0x0020
#define MASK_IMG_BUS4_MMU_DIR_BASE_ADDR_0 0xFFFFFFFF
#define SHIFT_IMG_BUS4_MMU_DIR_BASE_ADDR_0 0
#define NBITS_IMG_BUS4_MMU_DIR_BASE_ADDR_0 32
#define REGNUM_IMG_BUS4_MMU_DIR_BASE_ADDR_0 0x0020
#define SIGNED_IMG_BUS4_MMU_DIR_BASE_ADDR_0 0
#define MAX_IMG_BUS4_MMU_DIR_BASE_ADDR_0 4294967295ul
#define MIN_IMG_BUS4_MMU_DIR_BASE_ADDR_0 0

/* Register MMU_DIR_BASE_ADDR_1 */
#define IMG_BUS4_MMU_DIR_BASE_ADDR_1 0x0024
#define MASK_IMG_BUS4_MMU_DIR_BASE_ADDR_1 0xFFFFFFFF
#define SHIFT_IMG_BUS4_MMU_DIR_BASE_ADDR_1 0
#define NBITS_IMG_BUS4_MMU_DIR_BASE_ADDR_1 32
#define REGNUM_IMG_BUS4_MMU_DIR_BASE_ADDR_1 0x0024
#define SIGNED_IMG_BUS4_MMU_DIR_BASE_ADDR_1 0
#define MAX_IMG_BUS4_MMU_DIR_BASE_ADDR_1 4294967295ul
#define MIN_IMG_BUS4_MMU_DIR_BASE_ADDR_1 0

/* Register MMU_DIR_BASE_ADDR_2 */
#define IMG_BUS4_MMU_DIR_BASE_ADDR_2 0x0028
#define MASK_IMG_BUS4_MMU_DIR_BASE_ADDR_2 0xFFFFFFFF
#define SHIFT_IMG_BUS4_MMU_DIR_BASE_ADDR_2 0
#define NBITS_IMG_BUS4_MMU_DIR_BASE_ADDR_2 32
#define REGNUM_IMG_BUS4_MMU_DIR_BASE_ADDR_2 0x0028
#define SIGNED_IMG_BUS4_MMU_DIR_BASE_ADDR_2 0
#define MAX_IMG_BUS4_MMU_DIR_BASE_ADDR_2 4294967295ul
#define MIN_IMG_BUS4_MMU_DIR_BASE_ADDR_2 0

/* Register MMU_DIR_BASE_ADDR_3 */
#define IMG_BUS4_MMU_DIR_BASE_ADDR_3 0x002C
#define MASK_IMG_BUS4_MMU_DIR_BASE_ADDR_3 0xFFFFFFFF
#define SHIFT_IMG_BUS4_MMU_DIR_BASE_ADDR_3 0
#define NBITS_IMG_BUS4_MMU_DIR_BASE_ADDR_3 32
#define REGNUM_IMG_BUS4_MMU_DIR_BASE_ADDR_3 0x002C
#define SIGNED_IMG_BUS4_MMU_DIR_BASE_ADDR_3 0
#define MAX_IMG_BUS4_MMU_DIR_BASE_ADDR_3 4294967295ul
#define MIN_IMG_BUS4_MMU_DIR_BASE_ADDR_3 0

/* Register MMU_TILE_CFG_0 */
#define IMG_BUS4_MMU_TILE_CFG_0     0x0040
#define MASK_IMG_BUS4_TILE_STRIDE_0 0x00000007
#define SHIFT_IMG_BUS4_TILE_STRIDE_0 0
#define NBITS_IMG_BUS4_TILE_STRIDE_0 3
#define REGNUM_IMG_BUS4_TILE_STRIDE_0 0x0040
#define SIGNED_IMG_BUS4_TILE_STRIDE_0 0
#define MAX_IMG_BUS4_TILE_STRIDE_0  7
#define MIN_IMG_BUS4_TILE_STRIDE_0  0

#define MASK_IMG_BUS4_TILE_ENABLE_0 0x00000008
#define SHIFT_IMG_BUS4_TILE_ENABLE_0 3
#define NBITS_IMG_BUS4_TILE_ENABLE_0 1
#define REGNUM_IMG_BUS4_TILE_ENABLE_0 0x0040
#define SIGNED_IMG_BUS4_TILE_ENABLE_0 0
#define MAX_IMG_BUS4_TILE_ENABLE_0  1
#define MIN_IMG_BUS4_TILE_ENABLE_0  0

#define MASK_IMG_BUS4_TILE_128INTERLEAVE_0 0x00000010
#define SHIFT_IMG_BUS4_TILE_128INTERLEAVE_0 4
#define NBITS_IMG_BUS4_TILE_128INTERLEAVE_0 1
#define REGNUM_IMG_BUS4_TILE_128INTERLEAVE_0 0x0040
#define SIGNED_IMG_BUS4_TILE_128INTERLEAVE_0 0
#define MAX_IMG_BUS4_TILE_128INTERLEAVE_0 1
#define MIN_IMG_BUS4_TILE_128INTERLEAVE_0 0

#define MASK_IMG_BUS4_TILE_STRIDE_SPCR1_0 0x00000700
#define SHIFT_IMG_BUS4_TILE_STRIDE_SPCR1_0 8
#define NBITS_IMG_BUS4_TILE_STRIDE_SPCR1_0 3
#define REGNUM_IMG_BUS4_TILE_STRIDE_SPCR1_0 0x0040
#define SIGNED_IMG_BUS4_TILE_STRIDE_SPCR1_0 0
#define MAX_IMG_BUS4_TILE_STRIDE_SPCR1_0 7
#define MIN_IMG_BUS4_TILE_STRIDE_SPCR1_0 0

#define MASK_IMG_BUS4_TILE_ENABLE_SPCR1_0 0x00000800
#define SHIFT_IMG_BUS4_TILE_ENABLE_SPCR1_0 11
#define NBITS_IMG_BUS4_TILE_ENABLE_SPCR1_0 1
#define REGNUM_IMG_BUS4_TILE_ENABLE_SPCR1_0 0x0040
#define SIGNED_IMG_BUS4_TILE_ENABLE_SPCR1_0 0
#define MAX_IMG_BUS4_TILE_ENABLE_SPCR1_0 1
#define MIN_IMG_BUS4_TILE_ENABLE_SPCR1_0 0

#define MASK_IMG_BUS4_TILE_128INTERLEAVE_SPCR1_0 0x00001000
#define SHIFT_IMG_BUS4_TILE_128INTERLEAVE_SPCR1_0 12
#define NBITS_IMG_BUS4_TILE_128INTERLEAVE_SPCR1_0 1
#define REGNUM_IMG_BUS4_TILE_128INTERLEAVE_SPCR1_0 0x0040
#define SIGNED_IMG_BUS4_TILE_128INTERLEAVE_SPCR1_0 0
#define MAX_IMG_BUS4_TILE_128INTERLEAVE_SPCR1_0 1
#define MIN_IMG_BUS4_TILE_128INTERLEAVE_SPCR1_0 0

#define MASK_IMG_BUS4_TILE_STRIDE_SPCR2_0 0x00070000
#define SHIFT_IMG_BUS4_TILE_STRIDE_SPCR2_0 16
#define NBITS_IMG_BUS4_TILE_STRIDE_SPCR2_0 3
#define REGNUM_IMG_BUS4_TILE_STRIDE_SPCR2_0 0x0040
#define SIGNED_IMG_BUS4_TILE_STRIDE_SPCR2_0 0
#define MAX_IMG_BUS4_TILE_STRIDE_SPCR2_0 7
#define MIN_IMG_BUS4_TILE_STRIDE_SPCR2_0 0

#define MASK_IMG_BUS4_TILE_ENABLE_SPCR2_0 0x00080000
#define SHIFT_IMG_BUS4_TILE_ENABLE_SPCR2_0 19
#define NBITS_IMG_BUS4_TILE_ENABLE_SPCR2_0 1
#define REGNUM_IMG_BUS4_TILE_ENABLE_SPCR2_0 0x0040
#define SIGNED_IMG_BUS4_TILE_ENABLE_SPCR2_0 0
#define MAX_IMG_BUS4_TILE_ENABLE_SPCR2_0 1
#define MIN_IMG_BUS4_TILE_ENABLE_SPCR2_0 0

#define MASK_IMG_BUS4_TILE_128INTERLEAVE_SPCR2_0 0x00100000
#define SHIFT_IMG_BUS4_TILE_128INTERLEAVE_SPCR2_0 20
#define NBITS_IMG_BUS4_TILE_128INTERLEAVE_SPCR2_0 1
#define REGNUM_IMG_BUS4_TILE_128INTERLEAVE_SPCR2_0 0x0040
#define SIGNED_IMG_BUS4_TILE_128INTERLEAVE_SPCR2_0 0
#define MAX_IMG_BUS4_TILE_128INTERLEAVE_SPCR2_0 1
#define MIN_IMG_BUS4_TILE_128INTERLEAVE_SPCR2_0 0

#define MASK_IMG_BUS4_TILE_STRIDE_SPCR3_0 0x07000000
#define SHIFT_IMG_BUS4_TILE_STRIDE_SPCR3_0 24
#define NBITS_IMG_BUS4_TILE_STRIDE_SPCR3_0 3
#define REGNUM_IMG_BUS4_TILE_STRIDE_SPCR3_0 0x0040
#define SIGNED_IMG_BUS4_TILE_STRIDE_SPCR3_0 0
#define MAX_IMG_BUS4_TILE_STRIDE_SPCR3_0 7
#define MIN_IMG_BUS4_TILE_STRIDE_SPCR3_0 0

#define MASK_IMG_BUS4_TILE_ENABLE_SPCR3_0 0x08000000
#define SHIFT_IMG_BUS4_TILE_ENABLE_SPCR3_0 27
#define NBITS_IMG_BUS4_TILE_ENABLE_SPCR3_0 1
#define REGNUM_IMG_BUS4_TILE_ENABLE_SPCR3_0 0x0040
#define SIGNED_IMG_BUS4_TILE_ENABLE_SPCR3_0 0
#define MAX_IMG_BUS4_TILE_ENABLE_SPCR3_0 1
#define MIN_IMG_BUS4_TILE_ENABLE_SPCR3_0 0

#define MASK_IMG_BUS4_TILE_128INTERLEAVE_SPCR3_0 0x10000000
#define SHIFT_IMG_BUS4_TILE_128INTERLEAVE_SPCR3_0 28
#define NBITS_IMG_BUS4_TILE_128INTERLEAVE_SPCR3_0 1
#define REGNUM_IMG_BUS4_TILE_128INTERLEAVE_SPCR3_0 0x0040
#define SIGNED_IMG_BUS4_TILE_128INTERLEAVE_SPCR3_0 0
#define MAX_IMG_BUS4_TILE_128INTERLEAVE_SPCR3_0 1
#define MIN_IMG_BUS4_TILE_128INTERLEAVE_SPCR3_0 0

/* Register MMU_TILE_CFG_1 */
#define IMG_BUS4_MMU_TILE_CFG_1     0x0044
#define MASK_IMG_BUS4_TILE_STRIDE_1 0x00000007
#define SHIFT_IMG_BUS4_TILE_STRIDE_1 0
#define NBITS_IMG_BUS4_TILE_STRIDE_1 3
#define REGNUM_IMG_BUS4_TILE_STRIDE_1 0x0044
#define SIGNED_IMG_BUS4_TILE_STRIDE_1 0
#define MAX_IMG_BUS4_TILE_STRIDE_1  7
#define MIN_IMG_BUS4_TILE_STRIDE_1  0

#define MASK_IMG_BUS4_TILE_ENABLE_1 0x00000008
#define SHIFT_IMG_BUS4_TILE_ENABLE_1 3
#define NBITS_IMG_BUS4_TILE_ENABLE_1 1
#define REGNUM_IMG_BUS4_TILE_ENABLE_1 0x0044
#define SIGNED_IMG_BUS4_TILE_ENABLE_1 0
#define MAX_IMG_BUS4_TILE_ENABLE_1  1
#define MIN_IMG_BUS4_TILE_ENABLE_1  0

#define MASK_IMG_BUS4_TILE_128INTERLEAVE_1 0x00000010
#define SHIFT_IMG_BUS4_TILE_128INTERLEAVE_1 4
#define NBITS_IMG_BUS4_TILE_128INTERLEAVE_1 1
#define REGNUM_IMG_BUS4_TILE_128INTERLEAVE_1 0x0044
#define SIGNED_IMG_BUS4_TILE_128INTERLEAVE_1 0
#define MAX_IMG_BUS4_TILE_128INTERLEAVE_1 1
#define MIN_IMG_BUS4_TILE_128INTERLEAVE_1 0

#define MASK_IMG_BUS4_TILE_STRIDE_SPCR1_1 0x00000700
#define SHIFT_IMG_BUS4_TILE_STRIDE_SPCR1_1 8
#define NBITS_IMG_BUS4_TILE_STRIDE_SPCR1_1 3
#define REGNUM_IMG_BUS4_TILE_STRIDE_SPCR1_1 0x0044
#define SIGNED_IMG_BUS4_TILE_STRIDE_SPCR1_1 0
#define MAX_IMG_BUS4_TILE_STRIDE_SPCR1_1 7
#define MIN_IMG_BUS4_TILE_STRIDE_SPCR1_1 0

#define MASK_IMG_BUS4_TILE_ENABLE_SPCR1_1 0x00000800
#define SHIFT_IMG_BUS4_TILE_ENABLE_SPCR1_1 11
#define NBITS_IMG_BUS4_TILE_ENABLE_SPCR1_1 1
#define REGNUM_IMG_BUS4_TILE_ENABLE_SPCR1_1 0x0044
#define SIGNED_IMG_BUS4_TILE_ENABLE_SPCR1_1 0
#define MAX_IMG_BUS4_TILE_ENABLE_SPCR1_1 1
#define MIN_IMG_BUS4_TILE_ENABLE_SPCR1_1 0

#define MASK_IMG_BUS4_TILE_128INTERLEAVE_SPCR1_1 0x00001000
#define SHIFT_IMG_BUS4_TILE_128INTERLEAVE_SPCR1_1 12
#define NBITS_IMG_BUS4_TILE_128INTERLEAVE_SPCR1_1 1
#define REGNUM_IMG_BUS4_TILE_128INTERLEAVE_SPCR1_1 0x0044
#define SIGNED_IMG_BUS4_TILE_128INTERLEAVE_SPCR1_1 0
#define MAX_IMG_BUS4_TILE_128INTERLEAVE_SPCR1_1 1
#define MIN_IMG_BUS4_TILE_128INTERLEAVE_SPCR1_1 0

#define MASK_IMG_BUS4_TILE_STRIDE_SPCR2_1 0x00070000
#define SHIFT_IMG_BUS4_TILE_STRIDE_SPCR2_1 16
#define NBITS_IMG_BUS4_TILE_STRIDE_SPCR2_1 3
#define REGNUM_IMG_BUS4_TILE_STRIDE_SPCR2_1 0x0044
#define SIGNED_IMG_BUS4_TILE_STRIDE_SPCR2_1 0
#define MAX_IMG_BUS4_TILE_STRIDE_SPCR2_1 7
#define MIN_IMG_BUS4_TILE_STRIDE_SPCR2_1 0

#define MASK_IMG_BUS4_TILE_ENABLE_SPCR2_1 0x00080000
#define SHIFT_IMG_BUS4_TILE_ENABLE_SPCR2_1 19
#define NBITS_IMG_BUS4_TILE_ENABLE_SPCR2_1 1
#define REGNUM_IMG_BUS4_TILE_ENABLE_SPCR2_1 0x0044
#define SIGNED_IMG_BUS4_TILE_ENABLE_SPCR2_1 0
#define MAX_IMG_BUS4_TILE_ENABLE_SPCR2_1 1
#define MIN_IMG_BUS4_TILE_ENABLE_SPCR2_1 0

#define MASK_IMG_BUS4_TILE_128INTERLEAVE_SPCR2_1 0x00100000
#define SHIFT_IMG_BUS4_TILE_128INTERLEAVE_SPCR2_1 20
#define NBITS_IMG_BUS4_TILE_128INTERLEAVE_SPCR2_1 1
#define REGNUM_IMG_BUS4_TILE_128INTERLEAVE_SPCR2_1 0x0044
#define SIGNED_IMG_BUS4_TILE_128INTERLEAVE_SPCR2_1 0
#define MAX_IMG_BUS4_TILE_128INTERLEAVE_SPCR2_1 1
#define MIN_IMG_BUS4_TILE_128INTERLEAVE_SPCR2_1 0

#define MASK_IMG_BUS4_TILE_STRIDE_SPCR3_1 0x07000000
#define SHIFT_IMG_BUS4_TILE_STRIDE_SPCR3_1 24
#define NBITS_IMG_BUS4_TILE_STRIDE_SPCR3_1 3
#define REGNUM_IMG_BUS4_TILE_STRIDE_SPCR3_1 0x0044
#define SIGNED_IMG_BUS4_TILE_STRIDE_SPCR3_1 0
#define MAX_IMG_BUS4_TILE_STRIDE_SPCR3_1 7
#define MIN_IMG_BUS4_TILE_STRIDE_SPCR3_1 0

#define MASK_IMG_BUS4_TILE_ENABLE_SPCR3_1 0x08000000
#define SHIFT_IMG_BUS4_TILE_ENABLE_SPCR3_1 27
#define NBITS_IMG_BUS4_TILE_ENABLE_SPCR3_1 1
#define REGNUM_IMG_BUS4_TILE_ENABLE_SPCR3_1 0x0044
#define SIGNED_IMG_BUS4_TILE_ENABLE_SPCR3_1 0
#define MAX_IMG_BUS4_TILE_ENABLE_SPCR3_1 1
#define MIN_IMG_BUS4_TILE_ENABLE_SPCR3_1 0

#define MASK_IMG_BUS4_TILE_128INTERLEAVE_SPCR3_1 0x10000000
#define SHIFT_IMG_BUS4_TILE_128INTERLEAVE_SPCR3_1 28
#define NBITS_IMG_BUS4_TILE_128INTERLEAVE_SPCR3_1 1
#define REGNUM_IMG_BUS4_TILE_128INTERLEAVE_SPCR3_1 0x0044
#define SIGNED_IMG_BUS4_TILE_128INTERLEAVE_SPCR3_1 0
#define MAX_IMG_BUS4_TILE_128INTERLEAVE_SPCR3_1 1
#define MIN_IMG_BUS4_TILE_128INTERLEAVE_SPCR3_1 0

/* Register MMU_TILE_CFG_2 */
#define IMG_BUS4_MMU_TILE_CFG_2     0x0048
#define MASK_IMG_BUS4_TILE_STRIDE_2 0x00000007
#define SHIFT_IMG_BUS4_TILE_STRIDE_2 0
#define NBITS_IMG_BUS4_TILE_STRIDE_2 3
#define REGNUM_IMG_BUS4_TILE_STRIDE_2 0x0048
#define SIGNED_IMG_BUS4_TILE_STRIDE_2 0
#define MAX_IMG_BUS4_TILE_STRIDE_2  7
#define MIN_IMG_BUS4_TILE_STRIDE_2  0

#define MASK_IMG_BUS4_TILE_ENABLE_2 0x00000008
#define SHIFT_IMG_BUS4_TILE_ENABLE_2 3
#define NBITS_IMG_BUS4_TILE_ENABLE_2 1
#define REGNUM_IMG_BUS4_TILE_ENABLE_2 0x0048
#define SIGNED_IMG_BUS4_TILE_ENABLE_2 0
#define MAX_IMG_BUS4_TILE_ENABLE_2  1
#define MIN_IMG_BUS4_TILE_ENABLE_2  0

#define MASK_IMG_BUS4_TILE_128INTERLEAVE_2 0x00000010
#define SHIFT_IMG_BUS4_TILE_128INTERLEAVE_2 4
#define NBITS_IMG_BUS4_TILE_128INTERLEAVE_2 1
#define REGNUM_IMG_BUS4_TILE_128INTERLEAVE_2 0x0048
#define SIGNED_IMG_BUS4_TILE_128INTERLEAVE_2 0
#define MAX_IMG_BUS4_TILE_128INTERLEAVE_2 1
#define MIN_IMG_BUS4_TILE_128INTERLEAVE_2 0

#define MASK_IMG_BUS4_TILE_STRIDE_SPCR1_2 0x00000700
#define SHIFT_IMG_BUS4_TILE_STRIDE_SPCR1_2 8
#define NBITS_IMG_BUS4_TILE_STRIDE_SPCR1_2 3
#define REGNUM_IMG_BUS4_TILE_STRIDE_SPCR1_2 0x0048
#define SIGNED_IMG_BUS4_TILE_STRIDE_SPCR1_2 0
#define MAX_IMG_BUS4_TILE_STRIDE_SPCR1_2 7
#define MIN_IMG_BUS4_TILE_STRIDE_SPCR1_2 0

#define MASK_IMG_BUS4_TILE_ENABLE_SPCR1_2 0x00000800
#define SHIFT_IMG_BUS4_TILE_ENABLE_SPCR1_2 11
#define NBITS_IMG_BUS4_TILE_ENABLE_SPCR1_2 1
#define REGNUM_IMG_BUS4_TILE_ENABLE_SPCR1_2 0x0048
#define SIGNED_IMG_BUS4_TILE_ENABLE_SPCR1_2 0
#define MAX_IMG_BUS4_TILE_ENABLE_SPCR1_2 1
#define MIN_IMG_BUS4_TILE_ENABLE_SPCR1_2 0

#define MASK_IMG_BUS4_TILE_128INTERLEAVE_SPCR1_2 0x00001000
#define SHIFT_IMG_BUS4_TILE_128INTERLEAVE_SPCR1_2 12
#define NBITS_IMG_BUS4_TILE_128INTERLEAVE_SPCR1_2 1
#define REGNUM_IMG_BUS4_TILE_128INTERLEAVE_SPCR1_2 0x0048
#define SIGNED_IMG_BUS4_TILE_128INTERLEAVE_SPCR1_2 0
#define MAX_IMG_BUS4_TILE_128INTERLEAVE_SPCR1_2 1
#define MIN_IMG_BUS4_TILE_128INTERLEAVE_SPCR1_2 0

#define MASK_IMG_BUS4_TILE_STRIDE_SPCR2_2 0x00070000
#define SHIFT_IMG_BUS4_TILE_STRIDE_SPCR2_2 16
#define NBITS_IMG_BUS4_TILE_STRIDE_SPCR2_2 3
#define REGNUM_IMG_BUS4_TILE_STRIDE_SPCR2_2 0x0048
#define SIGNED_IMG_BUS4_TILE_STRIDE_SPCR2_2 0
#define MAX_IMG_BUS4_TILE_STRIDE_SPCR2_2 7
#define MIN_IMG_BUS4_TILE_STRIDE_SPCR2_2 0

#define MASK_IMG_BUS4_TILE_ENABLE_SPCR2_2 0x00080000
#define SHIFT_IMG_BUS4_TILE_ENABLE_SPCR2_2 19
#define NBITS_IMG_BUS4_TILE_ENABLE_SPCR2_2 1
#define REGNUM_IMG_BUS4_TILE_ENABLE_SPCR2_2 0x0048
#define SIGNED_IMG_BUS4_TILE_ENABLE_SPCR2_2 0
#define MAX_IMG_BUS4_TILE_ENABLE_SPCR2_2 1
#define MIN_IMG_BUS4_TILE_ENABLE_SPCR2_2 0

#define MASK_IMG_BUS4_TILE_128INTERLEAVE_SPCR2_2 0x00100000
#define SHIFT_IMG_BUS4_TILE_128INTERLEAVE_SPCR2_2 20
#define NBITS_IMG_BUS4_TILE_128INTERLEAVE_SPCR2_2 1
#define REGNUM_IMG_BUS4_TILE_128INTERLEAVE_SPCR2_2 0x0048
#define SIGNED_IMG_BUS4_TILE_128INTERLEAVE_SPCR2_2 0
#define MAX_IMG_BUS4_TILE_128INTERLEAVE_SPCR2_2 1
#define MIN_IMG_BUS4_TILE_128INTERLEAVE_SPCR2_2 0

#define MASK_IMG_BUS4_TILE_STRIDE_SPCR3_2 0x07000000
#define SHIFT_IMG_BUS4_TILE_STRIDE_SPCR3_2 24
#define NBITS_IMG_BUS4_TILE_STRIDE_SPCR3_2 3
#define REGNUM_IMG_BUS4_TILE_STRIDE_SPCR3_2 0x0048
#define SIGNED_IMG_BUS4_TILE_STRIDE_SPCR3_2 0
#define MAX_IMG_BUS4_TILE_STRIDE_SPCR3_2 7
#define MIN_IMG_BUS4_TILE_STRIDE_SPCR3_2 0

#define MASK_IMG_BUS4_TILE_ENABLE_SPCR3_2 0x08000000
#define SHIFT_IMG_BUS4_TILE_ENABLE_SPCR3_2 27
#define NBITS_IMG_BUS4_TILE_ENABLE_SPCR3_2 1
#define REGNUM_IMG_BUS4_TILE_ENABLE_SPCR3_2 0x0048
#define SIGNED_IMG_BUS4_TILE_ENABLE_SPCR3_2 0
#define MAX_IMG_BUS4_TILE_ENABLE_SPCR3_2 1
#define MIN_IMG_BUS4_TILE_ENABLE_SPCR3_2 0

#define MASK_IMG_BUS4_TILE_128INTERLEAVE_SPCR3_2 0x10000000
#define SHIFT_IMG_BUS4_TILE_128INTERLEAVE_SPCR3_2 28
#define NBITS_IMG_BUS4_TILE_128INTERLEAVE_SPCR3_2 1
#define REGNUM_IMG_BUS4_TILE_128INTERLEAVE_SPCR3_2 0x0048
#define SIGNED_IMG_BUS4_TILE_128INTERLEAVE_SPCR3_2 0
#define MAX_IMG_BUS4_TILE_128INTERLEAVE_SPCR3_2 1
#define MIN_IMG_BUS4_TILE_128INTERLEAVE_SPCR3_2 0

/* Register MMU_TILE_CFG_3 */
#define IMG_BUS4_MMU_TILE_CFG_3     0x004C
#define MASK_IMG_BUS4_TILE_STRIDE_3 0x00000007
#define SHIFT_IMG_BUS4_TILE_STRIDE_3 0
#define NBITS_IMG_BUS4_TILE_STRIDE_3 3
#define REGNUM_IMG_BUS4_TILE_STRIDE_3 0x004C
#define SIGNED_IMG_BUS4_TILE_STRIDE_3 0
#define MAX_IMG_BUS4_TILE_STRIDE_3  7
#define MIN_IMG_BUS4_TILE_STRIDE_3  0

#define MASK_IMG_BUS4_TILE_ENABLE_3 0x00000008
#define SHIFT_IMG_BUS4_TILE_ENABLE_3 3
#define NBITS_IMG_BUS4_TILE_ENABLE_3 1
#define REGNUM_IMG_BUS4_TILE_ENABLE_3 0x004C
#define SIGNED_IMG_BUS4_TILE_ENABLE_3 0
#define MAX_IMG_BUS4_TILE_ENABLE_3  1
#define MIN_IMG_BUS4_TILE_ENABLE_3  0

#define MASK_IMG_BUS4_TILE_128INTERLEAVE_3 0x00000010
#define SHIFT_IMG_BUS4_TILE_128INTERLEAVE_3 4
#define NBITS_IMG_BUS4_TILE_128INTERLEAVE_3 1
#define REGNUM_IMG_BUS4_TILE_128INTERLEAVE_3 0x004C
#define SIGNED_IMG_BUS4_TILE_128INTERLEAVE_3 0
#define MAX_IMG_BUS4_TILE_128INTERLEAVE_3 1
#define MIN_IMG_BUS4_TILE_128INTERLEAVE_3 0

#define MASK_IMG_BUS4_TILE_STRIDE_SPCR1_3 0x00000700
#define SHIFT_IMG_BUS4_TILE_STRIDE_SPCR1_3 8
#define NBITS_IMG_BUS4_TILE_STRIDE_SPCR1_3 3
#define REGNUM_IMG_BUS4_TILE_STRIDE_SPCR1_3 0x004C
#define SIGNED_IMG_BUS4_TILE_STRIDE_SPCR1_3 0
#define MAX_IMG_BUS4_TILE_STRIDE_SPCR1_3 7
#define MIN_IMG_BUS4_TILE_STRIDE_SPCR1_3 0

#define MASK_IMG_BUS4_TILE_ENABLE_SPCR1_3 0x00000800
#define SHIFT_IMG_BUS4_TILE_ENABLE_SPCR1_3 11
#define NBITS_IMG_BUS4_TILE_ENABLE_SPCR1_3 1
#define REGNUM_IMG_BUS4_TILE_ENABLE_SPCR1_3 0x004C
#define SIGNED_IMG_BUS4_TILE_ENABLE_SPCR1_3 0
#define MAX_IMG_BUS4_TILE_ENABLE_SPCR1_3 1
#define MIN_IMG_BUS4_TILE_ENABLE_SPCR1_3 0

#define MASK_IMG_BUS4_TILE_128INTERLEAVE_SPCR1_3 0x00001000
#define SHIFT_IMG_BUS4_TILE_128INTERLEAVE_SPCR1_3 12
#define NBITS_IMG_BUS4_TILE_128INTERLEAVE_SPCR1_3 1
#define REGNUM_IMG_BUS4_TILE_128INTERLEAVE_SPCR1_3 0x004C
#define SIGNED_IMG_BUS4_TILE_128INTERLEAVE_SPCR1_3 0
#define MAX_IMG_BUS4_TILE_128INTERLEAVE_SPCR1_3 1
#define MIN_IMG_BUS4_TILE_128INTERLEAVE_SPCR1_3 0

#define MASK_IMG_BUS4_TILE_STRIDE_SPCR2_3 0x00070000
#define SHIFT_IMG_BUS4_TILE_STRIDE_SPCR2_3 16
#define NBITS_IMG_BUS4_TILE_STRIDE_SPCR2_3 3
#define REGNUM_IMG_BUS4_TILE_STRIDE_SPCR2_3 0x004C
#define SIGNED_IMG_BUS4_TILE_STRIDE_SPCR2_3 0
#define MAX_IMG_BUS4_TILE_STRIDE_SPCR2_3 7
#define MIN_IMG_BUS4_TILE_STRIDE_SPCR2_3 0

#define MASK_IMG_BUS4_TILE_ENABLE_SPCR2_3 0x00080000
#define SHIFT_IMG_BUS4_TILE_ENABLE_SPCR2_3 19
#define NBITS_IMG_BUS4_TILE_ENABLE_SPCR2_3 1
#define REGNUM_IMG_BUS4_TILE_ENABLE_SPCR2_3 0x004C
#define SIGNED_IMG_BUS4_TILE_ENABLE_SPCR2_3 0
#define MAX_IMG_BUS4_TILE_ENABLE_SPCR2_3 1
#define MIN_IMG_BUS4_TILE_ENABLE_SPCR2_3 0

#define MASK_IMG_BUS4_TILE_128INTERLEAVE_SPCR2_3 0x00100000
#define SHIFT_IMG_BUS4_TILE_128INTERLEAVE_SPCR2_3 20
#define NBITS_IMG_BUS4_TILE_128INTERLEAVE_SPCR2_3 1
#define REGNUM_IMG_BUS4_TILE_128INTERLEAVE_SPCR2_3 0x004C
#define SIGNED_IMG_BUS4_TILE_128INTERLEAVE_SPCR2_3 0
#define MAX_IMG_BUS4_TILE_128INTERLEAVE_SPCR2_3 1
#define MIN_IMG_BUS4_TILE_128INTERLEAVE_SPCR2_3 0

#define MASK_IMG_BUS4_TILE_STRIDE_SPCR3_3 0x07000000
#define SHIFT_IMG_BUS4_TILE_STRIDE_SPCR3_3 24
#define NBITS_IMG_BUS4_TILE_STRIDE_SPCR3_3 3
#define REGNUM_IMG_BUS4_TILE_STRIDE_SPCR3_3 0x004C
#define SIGNED_IMG_BUS4_TILE_STRIDE_SPCR3_3 0
#define MAX_IMG_BUS4_TILE_STRIDE_SPCR3_3 7
#define MIN_IMG_BUS4_TILE_STRIDE_SPCR3_3 0

#define MASK_IMG_BUS4_TILE_ENABLE_SPCR3_3 0x08000000
#define SHIFT_IMG_BUS4_TILE_ENABLE_SPCR3_3 27
#define NBITS_IMG_BUS4_TILE_ENABLE_SPCR3_3 1
#define REGNUM_IMG_BUS4_TILE_ENABLE_SPCR3_3 0x004C
#define SIGNED_IMG_BUS4_TILE_ENABLE_SPCR3_3 0
#define MAX_IMG_BUS4_TILE_ENABLE_SPCR3_3 1
#define MIN_IMG_BUS4_TILE_ENABLE_SPCR3_3 0

#define MASK_IMG_BUS4_TILE_128INTERLEAVE_SPCR3_3 0x10000000
#define SHIFT_IMG_BUS4_TILE_128INTERLEAVE_SPCR3_3 28
#define NBITS_IMG_BUS4_TILE_128INTERLEAVE_SPCR3_3 1
#define REGNUM_IMG_BUS4_TILE_128INTERLEAVE_SPCR3_3 0x004C
#define SIGNED_IMG_BUS4_TILE_128INTERLEAVE_SPCR3_3 0
#define MAX_IMG_BUS4_TILE_128INTERLEAVE_SPCR3_3 1
#define MIN_IMG_BUS4_TILE_128INTERLEAVE_SPCR3_3 0

/* Register MMU_TILE_MIN_ADDR_0 */
#define IMG_BUS4_MMU_TILE_MIN_ADDR_0 0x0050
#define MASK_IMG_BUS4_TILE_MIN_ADDR_0 0xFFFFFFFF
#define SHIFT_IMG_BUS4_TILE_MIN_ADDR_0 0
#define NBITS_IMG_BUS4_TILE_MIN_ADDR_0 32
#define REGNUM_IMG_BUS4_TILE_MIN_ADDR_0 0x0050
#define SIGNED_IMG_BUS4_TILE_MIN_ADDR_0 0
#define MAX_IMG_BUS4_TILE_MIN_ADDR_0 4294967295ul
#define MIN_IMG_BUS4_TILE_MIN_ADDR_0 0

/* Register MMU_TILE_MIN_ADDR_1 */
#define IMG_BUS4_MMU_TILE_MIN_ADDR_1 0x0054
#define MASK_IMG_BUS4_TILE_MIN_ADDR_1 0xFFFFFFFF
#define SHIFT_IMG_BUS4_TILE_MIN_ADDR_1 0
#define NBITS_IMG_BUS4_TILE_MIN_ADDR_1 32
#define REGNUM_IMG_BUS4_TILE_MIN_ADDR_1 0x0054
#define SIGNED_IMG_BUS4_TILE_MIN_ADDR_1 0
#define MAX_IMG_BUS4_TILE_MIN_ADDR_1 4294967295ul
#define MIN_IMG_BUS4_TILE_MIN_ADDR_1 0

/* Register MMU_TILE_MIN_ADDR_2 */
#define IMG_BUS4_MMU_TILE_MIN_ADDR_2 0x0058
#define MASK_IMG_BUS4_TILE_MIN_ADDR_2 0xFFFFFFFF
#define SHIFT_IMG_BUS4_TILE_MIN_ADDR_2 0
#define NBITS_IMG_BUS4_TILE_MIN_ADDR_2 32
#define REGNUM_IMG_BUS4_TILE_MIN_ADDR_2 0x0058
#define SIGNED_IMG_BUS4_TILE_MIN_ADDR_2 0
#define MAX_IMG_BUS4_TILE_MIN_ADDR_2 4294967295ul
#define MIN_IMG_BUS4_TILE_MIN_ADDR_2 0

/* Register MMU_TILE_MIN_ADDR_3 */
#define IMG_BUS4_MMU_TILE_MIN_ADDR_3 0x005C
#define MASK_IMG_BUS4_TILE_MIN_ADDR_3 0xFFFFFFFF
#define SHIFT_IMG_BUS4_TILE_MIN_ADDR_3 0
#define NBITS_IMG_BUS4_TILE_MIN_ADDR_3 32
#define REGNUM_IMG_BUS4_TILE_MIN_ADDR_3 0x005C
#define SIGNED_IMG_BUS4_TILE_MIN_ADDR_3 0
#define MAX_IMG_BUS4_TILE_MIN_ADDR_3 4294967295ul
#define MIN_IMG_BUS4_TILE_MIN_ADDR_3 0

/* Register MMU_TILE_MAX_ADDR_0 */
#define IMG_BUS4_MMU_TILE_MAX_ADDR_0 0x0060
#define MASK_IMG_BUS4_TILE_MAX_ADDR_0 0xFFFFFFFF
#define SHIFT_IMG_BUS4_TILE_MAX_ADDR_0 0
#define NBITS_IMG_BUS4_TILE_MAX_ADDR_0 32
#define REGNUM_IMG_BUS4_TILE_MAX_ADDR_0 0x0060
#define SIGNED_IMG_BUS4_TILE_MAX_ADDR_0 0
#define MAX_IMG_BUS4_TILE_MAX_ADDR_0 4294967295ul
#define MIN_IMG_BUS4_TILE_MAX_ADDR_0 0

/* Register MMU_TILE_MAX_ADDR_1 */
#define IMG_BUS4_MMU_TILE_MAX_ADDR_1 0x0064
#define MASK_IMG_BUS4_TILE_MAX_ADDR_1 0xFFFFFFFF
#define SHIFT_IMG_BUS4_TILE_MAX_ADDR_1 0
#define NBITS_IMG_BUS4_TILE_MAX_ADDR_1 32
#define REGNUM_IMG_BUS4_TILE_MAX_ADDR_1 0x0064
#define SIGNED_IMG_BUS4_TILE_MAX_ADDR_1 0
#define MAX_IMG_BUS4_TILE_MAX_ADDR_1 4294967295ul
#define MIN_IMG_BUS4_TILE_MAX_ADDR_1 0

/* Register MMU_TILE_MAX_ADDR_2 */
#define IMG_BUS4_MMU_TILE_MAX_ADDR_2 0x0068
#define MASK_IMG_BUS4_TILE_MAX_ADDR_2 0xFFFFFFFF
#define SHIFT_IMG_BUS4_TILE_MAX_ADDR_2 0
#define NBITS_IMG_BUS4_TILE_MAX_ADDR_2 32
#define REGNUM_IMG_BUS4_TILE_MAX_ADDR_2 0x0068
#define SIGNED_IMG_BUS4_TILE_MAX_ADDR_2 0
#define MAX_IMG_BUS4_TILE_MAX_ADDR_2 4294967295ul
#define MIN_IMG_BUS4_TILE_MAX_ADDR_2 0

/* Register MMU_TILE_MAX_ADDR_3 */
#define IMG_BUS4_MMU_TILE_MAX_ADDR_3 0x006C
#define MASK_IMG_BUS4_TILE_MAX_ADDR_3 0xFFFFFFFF
#define SHIFT_IMG_BUS4_TILE_MAX_ADDR_3 0
#define NBITS_IMG_BUS4_TILE_MAX_ADDR_3 32
#define REGNUM_IMG_BUS4_TILE_MAX_ADDR_3 0x006C
#define SIGNED_IMG_BUS4_TILE_MAX_ADDR_3 0
#define MAX_IMG_BUS4_TILE_MAX_ADDR_3 4294967295ul
#define MIN_IMG_BUS4_TILE_MAX_ADDR_3 0

/* Register MMU_ADDRESS_CONTROL */
#define IMG_BUS4_MMU_ADDRESS_CONTROL 0x0070
#define MASK_IMG_BUS4_UPPER_ADDRESS_FIXED 0x00FF0000
#define SHIFT_IMG_BUS4_UPPER_ADDRESS_FIXED 16
#define NBITS_IMG_BUS4_UPPER_ADDRESS_FIXED 8
#define REGNUM_IMG_BUS4_UPPER_ADDRESS_FIXED 0x0070
#define SIGNED_IMG_BUS4_UPPER_ADDRESS_FIXED 0
#define MAX_IMG_BUS4_UPPER_ADDRESS_FIXED 255
#define MIN_IMG_BUS4_UPPER_ADDRESS_FIXED 0

#define MASK_IMG_BUS4_SOFT_PAGE_SIZE 0x00000700
#define SHIFT_IMG_BUS4_SOFT_PAGE_SIZE 8
#define NBITS_IMG_BUS4_SOFT_PAGE_SIZE 3
#define REGNUM_IMG_BUS4_SOFT_PAGE_SIZE 0x0070
#define SIGNED_IMG_BUS4_SOFT_PAGE_SIZE 0
#define IMG_BUS4_SOFT_PAGE_SIZE_PAGE_4K		0x00000000
#define IMG_BUS4_SOFT_PAGE_SIZE_PAGE_16K		0x00000002
#define IMG_BUS4_SOFT_PAGE_SIZE_PAGE_64K		0x00000004
#define MAX_IMG_BUS4_SOFT_PAGE_SIZE 7
#define MIN_IMG_BUS4_SOFT_PAGE_SIZE 0

#define MASK_IMG_BUS4_MMU_ENABLE_EXT_ADDRESSING 0x00000010
#define SHIFT_IMG_BUS4_MMU_ENABLE_EXT_ADDRESSING 4
#define NBITS_IMG_BUS4_MMU_ENABLE_EXT_ADDRESSING 1
#define REGNUM_IMG_BUS4_MMU_ENABLE_EXT_ADDRESSING 0x0070
#define SIGNED_IMG_BUS4_MMU_ENABLE_EXT_ADDRESSING 0
#define MAX_IMG_BUS4_MMU_ENABLE_EXT_ADDRESSING 1
#define MIN_IMG_BUS4_MMU_ENABLE_EXT_ADDRESSING 0

#define MASK_IMG_BUS4_MMU_BYPASS    0x00000001
#define SHIFT_IMG_BUS4_MMU_BYPASS   0
#define NBITS_IMG_BUS4_MMU_BYPASS   1
#define REGNUM_IMG_BUS4_MMU_BYPASS  0x0070
#define SIGNED_IMG_BUS4_MMU_BYPASS  0
#define MAX_IMG_BUS4_MMU_BYPASS     1
#define MIN_IMG_BUS4_MMU_BYPASS     0

/* Register MMU_CONFIG0 */
#define IMG_BUS4_MMU_CONFIG0        0x0080
#define MASK_IMG_BUS4_TAGS_SUPPORTED 0xFFC00000
#define SHIFT_IMG_BUS4_TAGS_SUPPORTED 22
#define NBITS_IMG_BUS4_TAGS_SUPPORTED 10
#define REGNUM_IMG_BUS4_TAGS_SUPPORTED 0x0080
#define SIGNED_IMG_BUS4_TAGS_SUPPORTED 0
#define MAX_IMG_BUS4_TAGS_SUPPORTED 1023
#define MIN_IMG_BUS4_TAGS_SUPPORTED 0

#define MASK_IMG_BUS4_NO_READ_REORDER 0x00200000
#define SHIFT_IMG_BUS4_NO_READ_REORDER 21
#define NBITS_IMG_BUS4_NO_READ_REORDER 1
#define REGNUM_IMG_BUS4_NO_READ_REORDER 0x0080
#define SIGNED_IMG_BUS4_NO_READ_REORDER 0
#define MAX_IMG_BUS4_NO_READ_REORDER 1
#define MIN_IMG_BUS4_NO_READ_REORDER 0

#define MASK_IMG_BUS4_TILE_ADDR_GRANULARITY 0x001F0000
#define SHIFT_IMG_BUS4_TILE_ADDR_GRANULARITY 16
#define NBITS_IMG_BUS4_TILE_ADDR_GRANULARITY 5
#define REGNUM_IMG_BUS4_TILE_ADDR_GRANULARITY 0x0080
#define SIGNED_IMG_BUS4_TILE_ADDR_GRANULARITY 0
#define MAX_IMG_BUS4_TILE_ADDR_GRANULARITY 31
#define MIN_IMG_BUS4_TILE_ADDR_GRANULARITY 0

#define MASK_IMG_BUS4_NUM_REQUESTORS_EXT 0x0000C000
#define SHIFT_IMG_BUS4_NUM_REQUESTORS_EXT 14
#define NBITS_IMG_BUS4_NUM_REQUESTORS_EXT 2
#define REGNUM_IMG_BUS4_NUM_REQUESTORS_EXT 0x0080
#define SIGNED_IMG_BUS4_NUM_REQUESTORS_EXT 0
#define MAX_IMG_BUS4_NUM_REQUESTORS_EXT 3
#define MIN_IMG_BUS4_NUM_REQUESTORS_EXT 0

#define MASK_IMG_BUS4_MMU_SUPPORTED 0x00002000
#define SHIFT_IMG_BUS4_MMU_SUPPORTED 13
#define NBITS_IMG_BUS4_MMU_SUPPORTED 1
#define REGNUM_IMG_BUS4_MMU_SUPPORTED 0x0080
#define SIGNED_IMG_BUS4_MMU_SUPPORTED 0
#define MAX_IMG_BUS4_MMU_SUPPORTED  1
#define MIN_IMG_BUS4_MMU_SUPPORTED  0

#define MASK_IMG_BUS4_ADDR_COHERENCY_SUPPORTED 0x00001000
#define SHIFT_IMG_BUS4_ADDR_COHERENCY_SUPPORTED 12
#define NBITS_IMG_BUS4_ADDR_COHERENCY_SUPPORTED 1
#define REGNUM_IMG_BUS4_ADDR_COHERENCY_SUPPORTED 0x0080
#define SIGNED_IMG_BUS4_ADDR_COHERENCY_SUPPORTED 0
#define MAX_IMG_BUS4_ADDR_COHERENCY_SUPPORTED 1
#define MIN_IMG_BUS4_ADDR_COHERENCY_SUPPORTED 0

#define MASK_IMG_BUS4_GROUP_OVERRIDE_SIZE 0x00000700
#define SHIFT_IMG_BUS4_GROUP_OVERRIDE_SIZE 8
#define NBITS_IMG_BUS4_GROUP_OVERRIDE_SIZE 3
#define REGNUM_IMG_BUS4_GROUP_OVERRIDE_SIZE 0x0080
#define SIGNED_IMG_BUS4_GROUP_OVERRIDE_SIZE 0
#define MAX_IMG_BUS4_GROUP_OVERRIDE_SIZE 7
#define MIN_IMG_BUS4_GROUP_OVERRIDE_SIZE 0

#define MASK_IMG_BUS4_EXTENDED_ADDR_RANGE 0x000000F0
#define SHIFT_IMG_BUS4_EXTENDED_ADDR_RANGE 4
#define NBITS_IMG_BUS4_EXTENDED_ADDR_RANGE 4
#define REGNUM_IMG_BUS4_EXTENDED_ADDR_RANGE 0x0080
#define SIGNED_IMG_BUS4_EXTENDED_ADDR_RANGE 0
#define MAX_IMG_BUS4_EXTENDED_ADDR_RANGE 15
#define MIN_IMG_BUS4_EXTENDED_ADDR_RANGE 0

#define MASK_IMG_BUS4_NUM_REQUESTORS 0x0000000F
#define SHIFT_IMG_BUS4_NUM_REQUESTORS 0
#define NBITS_IMG_BUS4_NUM_REQUESTORS 4
#define REGNUM_IMG_BUS4_NUM_REQUESTORS 0x0080
#define SIGNED_IMG_BUS4_NUM_REQUESTORS 0
#define MAX_IMG_BUS4_NUM_REQUESTORS 15
#define MIN_IMG_BUS4_NUM_REQUESTORS 0

/* Register MMU_CONFIG1 */
#define IMG_BUS4_MMU_CONFIG1        0x0084
#define MASK_IMG_BUS4_SUPPORT_SECURE 0x80000000
#define SHIFT_IMG_BUS4_SUPPORT_SECURE 31
#define NBITS_IMG_BUS4_SUPPORT_SECURE 1
#define REGNUM_IMG_BUS4_SUPPORT_SECURE 0x0084
#define SIGNED_IMG_BUS4_SUPPORT_SECURE 0
#define MAX_IMG_BUS4_SUPPORT_SECURE 1
#define MIN_IMG_BUS4_SUPPORT_SECURE 0

#define MASK_IMG_BUS4_SUPPORT_EXCLUSIVE 0x40000000
#define SHIFT_IMG_BUS4_SUPPORT_EXCLUSIVE 30
#define NBITS_IMG_BUS4_SUPPORT_EXCLUSIVE 1
#define REGNUM_IMG_BUS4_SUPPORT_EXCLUSIVE 0x0084
#define SIGNED_IMG_BUS4_SUPPORT_EXCLUSIVE 0
#define MAX_IMG_BUS4_SUPPORT_EXCLUSIVE 1
#define MIN_IMG_BUS4_SUPPORT_EXCLUSIVE 0

#define MASK_IMG_BUS4_SUPPORT_STRIDE_PER_CONTEXT 0x20000000
#define SHIFT_IMG_BUS4_SUPPORT_STRIDE_PER_CONTEXT 29
#define NBITS_IMG_BUS4_SUPPORT_STRIDE_PER_CONTEXT 1
#define REGNUM_IMG_BUS4_SUPPORT_STRIDE_PER_CONTEXT 0x0084
#define SIGNED_IMG_BUS4_SUPPORT_STRIDE_PER_CONTEXT 0
#define MAX_IMG_BUS4_SUPPORT_STRIDE_PER_CONTEXT 1
#define MIN_IMG_BUS4_SUPPORT_STRIDE_PER_CONTEXT 0

#define MASK_IMG_BUS4_SUPPORT_READ_INTERLEAVE 0x10000000
#define SHIFT_IMG_BUS4_SUPPORT_READ_INTERLEAVE 28
#define NBITS_IMG_BUS4_SUPPORT_READ_INTERLEAVE 1
#define REGNUM_IMG_BUS4_SUPPORT_READ_INTERLEAVE 0x0084
#define SIGNED_IMG_BUS4_SUPPORT_READ_INTERLEAVE 0
#define MAX_IMG_BUS4_SUPPORT_READ_INTERLEAVE 1
#define MIN_IMG_BUS4_SUPPORT_READ_INTERLEAVE 0

#define MASK_IMG_BUS4_LATENCY_COUNT_SUPPORTED 0x04000000
#define SHIFT_IMG_BUS4_LATENCY_COUNT_SUPPORTED 26
#define NBITS_IMG_BUS4_LATENCY_COUNT_SUPPORTED 1
#define REGNUM_IMG_BUS4_LATENCY_COUNT_SUPPORTED 0x0084
#define SIGNED_IMG_BUS4_LATENCY_COUNT_SUPPORTED 0
#define MAX_IMG_BUS4_LATENCY_COUNT_SUPPORTED 1
#define MIN_IMG_BUS4_LATENCY_COUNT_SUPPORTED 0

#define MASK_IMG_BUS4_STALL_COUNT_SUPPORTED 0x02000000
#define SHIFT_IMG_BUS4_STALL_COUNT_SUPPORTED 25
#define NBITS_IMG_BUS4_STALL_COUNT_SUPPORTED 1
#define REGNUM_IMG_BUS4_STALL_COUNT_SUPPORTED 0x0084
#define SIGNED_IMG_BUS4_STALL_COUNT_SUPPORTED 0
#define MAX_IMG_BUS4_STALL_COUNT_SUPPORTED 1
#define MIN_IMG_BUS4_STALL_COUNT_SUPPORTED 0

#define MASK_IMG_BUS4_BANDWIDTH_COUNT_SUPPORTED 0x01000000
#define SHIFT_IMG_BUS4_BANDWIDTH_COUNT_SUPPORTED 24
#define NBITS_IMG_BUS4_BANDWIDTH_COUNT_SUPPORTED 1
#define REGNUM_IMG_BUS4_BANDWIDTH_COUNT_SUPPORTED 0x0084
#define SIGNED_IMG_BUS4_BANDWIDTH_COUNT_SUPPORTED 0
#define MAX_IMG_BUS4_BANDWIDTH_COUNT_SUPPORTED 1
#define MIN_IMG_BUS4_BANDWIDTH_COUNT_SUPPORTED 0

#define MASK_IMG_BUS4_DIR_CACHE_ENTRIES 0x001F0000
#define SHIFT_IMG_BUS4_DIR_CACHE_ENTRIES 16
#define NBITS_IMG_BUS4_DIR_CACHE_ENTRIES 5
#define REGNUM_IMG_BUS4_DIR_CACHE_ENTRIES 0x0084
#define SIGNED_IMG_BUS4_DIR_CACHE_ENTRIES 0
#define MAX_IMG_BUS4_DIR_CACHE_ENTRIES 31
#define MIN_IMG_BUS4_DIR_CACHE_ENTRIES 0

#define MASK_IMG_BUS4_PAGE_CACHE_ENTRIES 0x0000FF00
#define SHIFT_IMG_BUS4_PAGE_CACHE_ENTRIES 8
#define NBITS_IMG_BUS4_PAGE_CACHE_ENTRIES 8
#define REGNUM_IMG_BUS4_PAGE_CACHE_ENTRIES 0x0084
#define SIGNED_IMG_BUS4_PAGE_CACHE_ENTRIES 0
#define MAX_IMG_BUS4_PAGE_CACHE_ENTRIES 255
#define MIN_IMG_BUS4_PAGE_CACHE_ENTRIES 0

#define MASK_IMG_BUS4_PAGE_SIZE     0x0000000F
#define SHIFT_IMG_BUS4_PAGE_SIZE    0
#define NBITS_IMG_BUS4_PAGE_SIZE    4
#define REGNUM_IMG_BUS4_PAGE_SIZE   0x0084
#define SIGNED_IMG_BUS4_PAGE_SIZE   0
#define MAX_IMG_BUS4_PAGE_SIZE      15
#define MIN_IMG_BUS4_PAGE_SIZE      0

/* Register MMU_STATUS0 */
#define IMG_BUS4_MMU_STATUS0        0x0088
#define MASK_IMG_BUS4_MMU_FAULT_ADDR 0xFFFFF000
#define SHIFT_IMG_BUS4_MMU_FAULT_ADDR 12
#define NBITS_IMG_BUS4_MMU_FAULT_ADDR 20
#define REGNUM_IMG_BUS4_MMU_FAULT_ADDR 0x0088
#define SIGNED_IMG_BUS4_MMU_FAULT_ADDR 0
#define MAX_IMG_BUS4_MMU_FAULT_ADDR 1048575
#define MIN_IMG_BUS4_MMU_FAULT_ADDR 0

#define MASK_IMG_BUS4_MMU_SECURE_FAULT 0x00000002
#define SHIFT_IMG_BUS4_MMU_SECURE_FAULT 1
#define NBITS_IMG_BUS4_MMU_SECURE_FAULT 1
#define REGNUM_IMG_BUS4_MMU_SECURE_FAULT 0x0088
#define SIGNED_IMG_BUS4_MMU_SECURE_FAULT 0
#define MAX_IMG_BUS4_MMU_SECURE_FAULT 1
#define MIN_IMG_BUS4_MMU_SECURE_FAULT 0

#define MASK_IMG_BUS4_MMU_PF_N_RW   0x00000001
#define SHIFT_IMG_BUS4_MMU_PF_N_RW  0
#define NBITS_IMG_BUS4_MMU_PF_N_RW  1
#define REGNUM_IMG_BUS4_MMU_PF_N_RW 0x0088
#define SIGNED_IMG_BUS4_MMU_PF_N_RW 0
#define MAX_IMG_BUS4_MMU_PF_N_RW    1
#define MIN_IMG_BUS4_MMU_PF_N_RW    0

/* Register MMU_STATUS1 */
#define IMG_BUS4_MMU_STATUS1        0x008C
#define MASK_IMG_BUS4_MMU_FAULT_RNW 0x10000000
#define SHIFT_IMG_BUS4_MMU_FAULT_RNW 28
#define NBITS_IMG_BUS4_MMU_FAULT_RNW 1
#define REGNUM_IMG_BUS4_MMU_FAULT_RNW 0x008C
#define SIGNED_IMG_BUS4_MMU_FAULT_RNW 0
#define MAX_IMG_BUS4_MMU_FAULT_RNW  1
#define MIN_IMG_BUS4_MMU_FAULT_RNW  0

#define MASK_IMG_BUS4_MMU_FAULT_INDEX 0x03000000
#define SHIFT_IMG_BUS4_MMU_FAULT_INDEX 24
#define NBITS_IMG_BUS4_MMU_FAULT_INDEX 2
#define REGNUM_IMG_BUS4_MMU_FAULT_INDEX 0x008C
#define SIGNED_IMG_BUS4_MMU_FAULT_INDEX 0
#define MAX_IMG_BUS4_MMU_FAULT_INDEX 3
#define MIN_IMG_BUS4_MMU_FAULT_INDEX 0

#define MASK_IMG_BUS4_MMU_FAULT_REQ_ID 0x003F0000
#define SHIFT_IMG_BUS4_MMU_FAULT_REQ_ID 16
#define NBITS_IMG_BUS4_MMU_FAULT_REQ_ID 6
#define REGNUM_IMG_BUS4_MMU_FAULT_REQ_ID 0x008C
#define SIGNED_IMG_BUS4_MMU_FAULT_REQ_ID 0
#define MAX_IMG_BUS4_MMU_FAULT_REQ_ID 63
#define MIN_IMG_BUS4_MMU_FAULT_REQ_ID 0

#define MASK_IMG_BUS4_MMU_FAULT_REQ_STAT 0x0000FFFF
#define SHIFT_IMG_BUS4_MMU_FAULT_REQ_STAT 0
#define NBITS_IMG_BUS4_MMU_FAULT_REQ_STAT 16
#define REGNUM_IMG_BUS4_MMU_FAULT_REQ_STAT 0x008C
#define SIGNED_IMG_BUS4_MMU_FAULT_REQ_STAT 0
#define MAX_IMG_BUS4_MMU_FAULT_REQ_STAT 65535
#define MIN_IMG_BUS4_MMU_FAULT_REQ_STAT 0

/* Register MMU_MEM_REQ */
#define IMG_BUS4_MMU_MEM_REQ        0x0090
#define MASK_IMG_BUS4_INT_PROTOCOL_FAULT(i) (0x00000001 << (16 + ((i) * 1)))
#define SHIFT_IMG_BUS4_INT_PROTOCOL_FAULT(i) (16 + ((i) * 1))
#define NBITS_IMG_BUS4_INT_PROTOCOL_FAULT 1
#define NREPS_IMG_BUS4_INT_PROTOCOL_FAULT 16 /* #of repeats */
#define REGNUM_IMG_BUS4_INT_PROTOCOL_FAULT(i) 0x0090
#define MAX_IMG_BUS4_INT_PROTOCOL_FAULT 1
#define MIN_IMG_BUS4_INT_PROTOCOL_FAULT 0

#define MASK_IMG_BUS4_EXT_READ_BURST_FAULT 0x00004000
#define SHIFT_IMG_BUS4_EXT_READ_BURST_FAULT 14
#define NBITS_IMG_BUS4_EXT_READ_BURST_FAULT 1
#define REGNUM_IMG_BUS4_EXT_READ_BURST_FAULT 0x0090
#define SIGNED_IMG_BUS4_EXT_READ_BURST_FAULT 0
#define MAX_IMG_BUS4_EXT_READ_BURST_FAULT 1
#define MIN_IMG_BUS4_EXT_READ_BURST_FAULT 0

#define MASK_IMG_BUS4_EXT_RDRESP_FAULT 0x00002000
#define SHIFT_IMG_BUS4_EXT_RDRESP_FAULT 13
#define NBITS_IMG_BUS4_EXT_RDRESP_FAULT 1
#define REGNUM_IMG_BUS4_EXT_RDRESP_FAULT 0x0090
#define SIGNED_IMG_BUS4_EXT_RDRESP_FAULT 0
#define MAX_IMG_BUS4_EXT_RDRESP_FAULT 1
#define MIN_IMG_BUS4_EXT_RDRESP_FAULT 0

#define MASK_IMG_BUS4_EXT_WRRESP_FAULT 0x00001000
#define SHIFT_IMG_BUS4_EXT_WRRESP_FAULT 12
#define NBITS_IMG_BUS4_EXT_WRRESP_FAULT 1
#define REGNUM_IMG_BUS4_EXT_WRRESP_FAULT 0x0090
#define SIGNED_IMG_BUS4_EXT_WRRESP_FAULT 0
#define MAX_IMG_BUS4_EXT_WRRESP_FAULT 1
#define MIN_IMG_BUS4_EXT_WRRESP_FAULT 0

#define MASK_IMG_BUS4_TAG_OUTSTANDING 0x000003FF
#define SHIFT_IMG_BUS4_TAG_OUTSTANDING 0
#define NBITS_IMG_BUS4_TAG_OUTSTANDING 10
#define REGNUM_IMG_BUS4_TAG_OUTSTANDING 0x0090
#define SIGNED_IMG_BUS4_TAG_OUTSTANDING 0
#define MAX_IMG_BUS4_TAG_OUTSTANDING 1023
#define MIN_IMG_BUS4_TAG_OUTSTANDING 0

/* Register MMU_MEM_EXT_OUTSTANDING */
#define IMG_BUS4_MMU_MEM_EXT_OUTSTANDING 0x0094
#define MASK_IMG_BUS4_READ_WORDS_OUTSTANDING 0x0000FFFF
#define SHIFT_IMG_BUS4_READ_WORDS_OUTSTANDING 0
#define NBITS_IMG_BUS4_READ_WORDS_OUTSTANDING 16
#define REGNUM_IMG_BUS4_READ_WORDS_OUTSTANDING 0x0094
#define SIGNED_IMG_BUS4_READ_WORDS_OUTSTANDING 0
#define MAX_IMG_BUS4_READ_WORDS_OUTSTANDING 65535
#define MIN_IMG_BUS4_READ_WORDS_OUTSTANDING 0

/* Register MMU_FAULT_SELECT */
#define IMG_BUS4_MMU_FAULT_SELECT   0x00A0
#define MASK_IMG_BUS4_MMU_FAULT_SELECT 0x0000003F
#define SHIFT_IMG_BUS4_MMU_FAULT_SELECT 0
#define NBITS_IMG_BUS4_MMU_FAULT_SELECT 6
#define REGNUM_IMG_BUS4_MMU_FAULT_SELECT 0x00A0
#define SIGNED_IMG_BUS4_MMU_FAULT_SELECT 0
#define MAX_IMG_BUS4_MMU_FAULT_SELECT 63
#define MIN_IMG_BUS4_MMU_FAULT_SELECT 0

/* Register PROTOCOL_FAULT */
#define IMG_BUS4_PROTOCOL_FAULT     0x00A8
#define MASK_IMG_BUS4_FAULT_READ    0x00000020
#define SHIFT_IMG_BUS4_FAULT_READ   5
#define NBITS_IMG_BUS4_FAULT_READ   1
#define REGNUM_IMG_BUS4_FAULT_READ  0x00A8
#define SIGNED_IMG_BUS4_FAULT_READ  0
#define MAX_IMG_BUS4_FAULT_READ     1
#define MIN_IMG_BUS4_FAULT_READ     0

#define MASK_IMG_BUS4_FAULT_WRITE   0x00000010
#define SHIFT_IMG_BUS4_FAULT_WRITE  4
#define NBITS_IMG_BUS4_FAULT_WRITE  1
#define REGNUM_IMG_BUS4_FAULT_WRITE 0x00A8
#define SIGNED_IMG_BUS4_FAULT_WRITE 0
#define MAX_IMG_BUS4_FAULT_WRITE    1
#define MIN_IMG_BUS4_FAULT_WRITE    0

#define MASK_IMG_BUS4_FAULT_PAGE_BREAK 0x00000001
#define SHIFT_IMG_BUS4_FAULT_PAGE_BREAK 0
#define NBITS_IMG_BUS4_FAULT_PAGE_BREAK 1
#define REGNUM_IMG_BUS4_FAULT_PAGE_BREAK 0x00A8
#define SIGNED_IMG_BUS4_FAULT_PAGE_BREAK 0
#define MAX_IMG_BUS4_FAULT_PAGE_BREAK 1
#define MIN_IMG_BUS4_FAULT_PAGE_BREAK 0

/* Register SECURE_MIN_ADDR */
#define IMG_BUS4_SECURE_MIN_ADDR    0x00C0
#define MASK_IMG_BUS4_SECURE_MIN_ADDR 0xFFFFFFFF
#define SHIFT_IMG_BUS4_SECURE_MIN_ADDR 0
#define NBITS_IMG_BUS4_SECURE_MIN_ADDR 32
#define REGNUM_IMG_BUS4_SECURE_MIN_ADDR 0x00C0
#define SIGNED_IMG_BUS4_SECURE_MIN_ADDR 0
#define MAX_IMG_BUS4_SECURE_MIN_ADDR 4294967295ul
#define MIN_IMG_BUS4_SECURE_MIN_ADDR 0

/* Register SECURE_MAX_ADDR */
#define IMG_BUS4_SECURE_MAX_ADDR    0x00C4
#define MASK_IMG_BUS4_SECURE_MAX_ADDR 0xFFFFFFFF
#define SHIFT_IMG_BUS4_SECURE_MAX_ADDR 0
#define NBITS_IMG_BUS4_SECURE_MAX_ADDR 32
#define REGNUM_IMG_BUS4_SECURE_MAX_ADDR 0x00C4
#define SIGNED_IMG_BUS4_SECURE_MAX_ADDR 0
#define MAX_IMG_BUS4_SECURE_MAX_ADDR 4294967295ul
#define MIN_IMG_BUS4_SECURE_MAX_ADDR 0

/* Register FIRMWARE_MIN_ADDR */
#define IMG_BUS4_FIRMWARE_MIN_ADDR  0x00C8
#define MASK_IMG_BUS4_FIRMWARE_MIN_ADDR 0xFFFFFFFF
#define SHIFT_IMG_BUS4_FIRMWARE_MIN_ADDR 0
#define NBITS_IMG_BUS4_FIRMWARE_MIN_ADDR 32
#define REGNUM_IMG_BUS4_FIRMWARE_MIN_ADDR 0x00C8
#define SIGNED_IMG_BUS4_FIRMWARE_MIN_ADDR 0
#define MAX_IMG_BUS4_FIRMWARE_MIN_ADDR 4294967295ul
#define MIN_IMG_BUS4_FIRMWARE_MIN_ADDR 0

/* Register FIRMWARE_MAX_ADDR */
#define IMG_BUS4_FIRMWARE_MAX_ADDR  0x00CC
#define MASK_IMG_BUS4_FIRMWARE_MAX_ADDR 0xFFFFFFFF
#define SHIFT_IMG_BUS4_FIRMWARE_MAX_ADDR 0
#define NBITS_IMG_BUS4_FIRMWARE_MAX_ADDR 32
#define REGNUM_IMG_BUS4_FIRMWARE_MAX_ADDR 0x00CC
#define SIGNED_IMG_BUS4_FIRMWARE_MAX_ADDR 0
#define MAX_IMG_BUS4_FIRMWARE_MAX_ADDR 4294967295ul
#define MIN_IMG_BUS4_FIRMWARE_MAX_ADDR 0

/* Register SECURE_FAULT_ENABLE */
#define IMG_BUS4_SECURE_FAULT_ENABLE 0x00D0
#define MASK_IMG_BUS4_MMU_CONTEXT_SECURE(i) (0x00000001 << (16 + ((i) * 1)))
#define SHIFT_IMG_BUS4_MMU_CONTEXT_SECURE(i) (16 + ((i) * 1))
#define NBITS_IMG_BUS4_MMU_CONTEXT_SECURE 1
#define NREPS_IMG_BUS4_MMU_CONTEXT_SECURE 4 /* #of repeats */
#define REGNUM_IMG_BUS4_MMU_CONTEXT_SECURE(i) 0x00D0
#define MAX_IMG_BUS4_MMU_CONTEXT_SECURE 1
#define MIN_IMG_BUS4_MMU_CONTEXT_SECURE 0

#define MASK_IMG_BUS4_NON_FIRMWARE_WRITE_TO_FIRMWARE_MEM_FAULT_ENABLE 0x00000080
#define SHIFT_IMG_BUS4_NON_FIRMWARE_WRITE_TO_FIRMWARE_MEM_FAULT_ENABLE 7
#define NBITS_IMG_BUS4_NON_FIRMWARE_WRITE_TO_FIRMWARE_MEM_FAULT_ENABLE 1
#define REGNUM_IMG_BUS4_NON_FIRMWARE_WRITE_TO_FIRMWARE_MEM_FAULT_ENABLE 0x00D0
#define SIGNED_IMG_BUS4_NON_FIRMWARE_WRITE_TO_FIRMWARE_MEM_FAULT_ENABLE 0
#define MAX_IMG_BUS4_NON_FIRMWARE_WRITE_TO_FIRMWARE_MEM_FAULT_ENABLE 1
#define MIN_IMG_BUS4_NON_FIRMWARE_WRITE_TO_FIRMWARE_MEM_FAULT_ENABLE 0

#define MASK_IMG_BUS4_NON_FIRMWARE_READ_TO_FIRMWARE_MEM_FAULT_ENABLE 0x00000040
#define SHIFT_IMG_BUS4_NON_FIRMWARE_READ_TO_FIRMWARE_MEM_FAULT_ENABLE 6
#define NBITS_IMG_BUS4_NON_FIRMWARE_READ_TO_FIRMWARE_MEM_FAULT_ENABLE 1
#define REGNUM_IMG_BUS4_NON_FIRMWARE_READ_TO_FIRMWARE_MEM_FAULT_ENABLE 0x00D0
#define SIGNED_IMG_BUS4_NON_FIRMWARE_READ_TO_FIRMWARE_MEM_FAULT_ENABLE 0
#define MAX_IMG_BUS4_NON_FIRMWARE_READ_TO_FIRMWARE_MEM_FAULT_ENABLE 1
#define MIN_IMG_BUS4_NON_FIRMWARE_READ_TO_FIRMWARE_MEM_FAULT_ENABLE 0

#define MASK_IMG_BUS4_FIRMWARE_WRITE_TO_NON_FIRMWARE_MEM_FAULT_ENABLE 0x00000020
#define SHIFT_IMG_BUS4_FIRMWARE_WRITE_TO_NON_FIRMWARE_MEM_FAULT_ENABLE 5
#define NBITS_IMG_BUS4_FIRMWARE_WRITE_TO_NON_FIRMWARE_MEM_FAULT_ENABLE 1
#define REGNUM_IMG_BUS4_FIRMWARE_WRITE_TO_NON_FIRMWARE_MEM_FAULT_ENABLE 0x00D0
#define SIGNED_IMG_BUS4_FIRMWARE_WRITE_TO_NON_FIRMWARE_MEM_FAULT_ENABLE 0
#define MAX_IMG_BUS4_FIRMWARE_WRITE_TO_NON_FIRMWARE_MEM_FAULT_ENABLE 1
#define MIN_IMG_BUS4_FIRMWARE_WRITE_TO_NON_FIRMWARE_MEM_FAULT_ENABLE 0

#define MASK_IMG_BUS4_FIRMWARE_READ_TO_NON_FIRMWARE_MEM_FAULT_ENABLE 0x00000010
#define SHIFT_IMG_BUS4_FIRMWARE_READ_TO_NON_FIRMWARE_MEM_FAULT_ENABLE 4
#define NBITS_IMG_BUS4_FIRMWARE_READ_TO_NON_FIRMWARE_MEM_FAULT_ENABLE 1
#define REGNUM_IMG_BUS4_FIRMWARE_READ_TO_NON_FIRMWARE_MEM_FAULT_ENABLE 0x00D0
#define SIGNED_IMG_BUS4_FIRMWARE_READ_TO_NON_FIRMWARE_MEM_FAULT_ENABLE 0
#define MAX_IMG_BUS4_FIRMWARE_READ_TO_NON_FIRMWARE_MEM_FAULT_ENABLE 1
#define MIN_IMG_BUS4_FIRMWARE_READ_TO_NON_FIRMWARE_MEM_FAULT_ENABLE 0

#define MASK_IMG_BUS4_NON_SECURE_WRITE_TO_SECURE_MEM_FAULT_ENABLE 0x00000008
#define SHIFT_IMG_BUS4_NON_SECURE_WRITE_TO_SECURE_MEM_FAULT_ENABLE 3
#define NBITS_IMG_BUS4_NON_SECURE_WRITE_TO_SECURE_MEM_FAULT_ENABLE 1
#define REGNUM_IMG_BUS4_NON_SECURE_WRITE_TO_SECURE_MEM_FAULT_ENABLE 0x00D0
#define SIGNED_IMG_BUS4_NON_SECURE_WRITE_TO_SECURE_MEM_FAULT_ENABLE 0
#define MAX_IMG_BUS4_NON_SECURE_WRITE_TO_SECURE_MEM_FAULT_ENABLE 1
#define MIN_IMG_BUS4_NON_SECURE_WRITE_TO_SECURE_MEM_FAULT_ENABLE 0

#define MASK_IMG_BUS4_NON_SECURE_READ_TO_SECURE_MEM_FAULT_ENABLE 0x00000004
#define SHIFT_IMG_BUS4_NON_SECURE_READ_TO_SECURE_MEM_FAULT_ENABLE 2
#define NBITS_IMG_BUS4_NON_SECURE_READ_TO_SECURE_MEM_FAULT_ENABLE 1
#define REGNUM_IMG_BUS4_NON_SECURE_READ_TO_SECURE_MEM_FAULT_ENABLE 0x00D0
#define SIGNED_IMG_BUS4_NON_SECURE_READ_TO_SECURE_MEM_FAULT_ENABLE 0
#define MAX_IMG_BUS4_NON_SECURE_READ_TO_SECURE_MEM_FAULT_ENABLE 1
#define MIN_IMG_BUS4_NON_SECURE_READ_TO_SECURE_MEM_FAULT_ENABLE 0

#define MASK_IMG_BUS4_SECURE_WRITE_TO_NON_SECURE_MEM_FAULT_ENABLE 0x00000002
#define SHIFT_IMG_BUS4_SECURE_WRITE_TO_NON_SECURE_MEM_FAULT_ENABLE 1
#define NBITS_IMG_BUS4_SECURE_WRITE_TO_NON_SECURE_MEM_FAULT_ENABLE 1
#define REGNUM_IMG_BUS4_SECURE_WRITE_TO_NON_SECURE_MEM_FAULT_ENABLE 0x00D0
#define SIGNED_IMG_BUS4_SECURE_WRITE_TO_NON_SECURE_MEM_FAULT_ENABLE 0
#define MAX_IMG_BUS4_SECURE_WRITE_TO_NON_SECURE_MEM_FAULT_ENABLE 1
#define MIN_IMG_BUS4_SECURE_WRITE_TO_NON_SECURE_MEM_FAULT_ENABLE 0

#define MASK_IMG_BUS4_SECURE_READ_TO_NON_SECURE_MEM_FAULT_ENABLE 0x00000001
#define SHIFT_IMG_BUS4_SECURE_READ_TO_NON_SECURE_MEM_FAULT_ENABLE 0
#define NBITS_IMG_BUS4_SECURE_READ_TO_NON_SECURE_MEM_FAULT_ENABLE 1
#define REGNUM_IMG_BUS4_SECURE_READ_TO_NON_SECURE_MEM_FAULT_ENABLE 0x00D0
#define SIGNED_IMG_BUS4_SECURE_READ_TO_NON_SECURE_MEM_FAULT_ENABLE 0
#define MAX_IMG_BUS4_SECURE_READ_TO_NON_SECURE_MEM_FAULT_ENABLE 1
#define MIN_IMG_BUS4_SECURE_READ_TO_NON_SECURE_MEM_FAULT_ENABLE 0

/* Register TOTAL_READ_REQ */
#define IMG_BUS4_TOTAL_READ_REQ     0x0100
#define MASK_IMG_BUS4_TOTAL_READ_REQ 0xFFFFFFFF
#define SHIFT_IMG_BUS4_TOTAL_READ_REQ 0
#define NBITS_IMG_BUS4_TOTAL_READ_REQ 32
#define REGNUM_IMG_BUS4_TOTAL_READ_REQ 0x0100
#define SIGNED_IMG_BUS4_TOTAL_READ_REQ 0
#define MAX_IMG_BUS4_TOTAL_READ_REQ 4294967295ul
#define MIN_IMG_BUS4_TOTAL_READ_REQ 0

/* Register TOTAL_WRITE_REQ */
#define IMG_BUS4_TOTAL_WRITE_REQ    0x0104
#define MASK_IMG_BUS4_TOTAL_WRITE_REQ 0xFFFFFFFF
#define SHIFT_IMG_BUS4_TOTAL_WRITE_REQ 0
#define NBITS_IMG_BUS4_TOTAL_WRITE_REQ 32
#define REGNUM_IMG_BUS4_TOTAL_WRITE_REQ 0x0104
#define SIGNED_IMG_BUS4_TOTAL_WRITE_REQ 0
#define MAX_IMG_BUS4_TOTAL_WRITE_REQ 4294967295ul
#define MIN_IMG_BUS4_TOTAL_WRITE_REQ 0

/* Register READS_LESS_64_REQ */
#define IMG_BUS4_READS_LESS_64_REQ  0x0108
#define MASK_IMG_BUS4_READS_LESS_64_REQ 0xFFFFFFFF
#define SHIFT_IMG_BUS4_READS_LESS_64_REQ 0
#define NBITS_IMG_BUS4_READS_LESS_64_REQ 32
#define REGNUM_IMG_BUS4_READS_LESS_64_REQ 0x0108
#define SIGNED_IMG_BUS4_READS_LESS_64_REQ 0
#define MAX_IMG_BUS4_READS_LESS_64_REQ 4294967295ul
#define MIN_IMG_BUS4_READS_LESS_64_REQ 0

/* Register WRITES_LESS_64_REQ */
#define IMG_BUS4_WRITES_LESS_64_REQ 0x010C
#define MASK_IMG_BUS4_WRITES_LESS_64_REQ 0xFFFFFFFF
#define SHIFT_IMG_BUS4_WRITES_LESS_64_REQ 0
#define NBITS_IMG_BUS4_WRITES_LESS_64_REQ 32
#define REGNUM_IMG_BUS4_WRITES_LESS_64_REQ 0x010C
#define SIGNED_IMG_BUS4_WRITES_LESS_64_REQ 0
#define MAX_IMG_BUS4_WRITES_LESS_64_REQ 4294967295ul
#define MIN_IMG_BUS4_WRITES_LESS_64_REQ 0

/* Register EXT_CMD_STALL */
#define IMG_BUS4_EXT_CMD_STALL      0x0120
#define MASK_IMG_BUS4_EXT_CMD_STALL 0xFFFFFFFF
#define SHIFT_IMG_BUS4_EXT_CMD_STALL 0
#define NBITS_IMG_BUS4_EXT_CMD_STALL 32
#define REGNUM_IMG_BUS4_EXT_CMD_STALL 0x0120
#define SIGNED_IMG_BUS4_EXT_CMD_STALL 0
#define MAX_IMG_BUS4_EXT_CMD_STALL  4294967295ul
#define MIN_IMG_BUS4_EXT_CMD_STALL  0

/* Register WRITE_REQ_STALL */
#define IMG_BUS4_WRITE_REQ_STALL    0x0124
#define MASK_IMG_BUS4_WRITE_REQ_STALL 0xFFFFFFFF
#define SHIFT_IMG_BUS4_WRITE_REQ_STALL 0
#define NBITS_IMG_BUS4_WRITE_REQ_STALL 32
#define REGNUM_IMG_BUS4_WRITE_REQ_STALL 0x0124
#define SIGNED_IMG_BUS4_WRITE_REQ_STALL 0
#define MAX_IMG_BUS4_WRITE_REQ_STALL 4294967295ul
#define MIN_IMG_BUS4_WRITE_REQ_STALL 0

/* Register MMU_MISS_STALL */
#define IMG_BUS4_MMU_MISS_STALL     0x0128
#define MASK_IMG_BUS4_MMU_MISS_STALL 0xFFFFFFFF
#define SHIFT_IMG_BUS4_MMU_MISS_STALL 0
#define NBITS_IMG_BUS4_MMU_MISS_STALL 32
#define REGNUM_IMG_BUS4_MMU_MISS_STALL 0x0128
#define SIGNED_IMG_BUS4_MMU_MISS_STALL 0
#define MAX_IMG_BUS4_MMU_MISS_STALL 4294967295ul
#define MIN_IMG_BUS4_MMU_MISS_STALL 0

/* Register ADDRESS_STALL */
#define IMG_BUS4_ADDRESS_STALL      0x012C
#define MASK_IMG_BUS4_ADDRESS_STALL 0xFFFFFFFF
#define SHIFT_IMG_BUS4_ADDRESS_STALL 0
#define NBITS_IMG_BUS4_ADDRESS_STALL 32
#define REGNUM_IMG_BUS4_ADDRESS_STALL 0x012C
#define SIGNED_IMG_BUS4_ADDRESS_STALL 0
#define MAX_IMG_BUS4_ADDRESS_STALL  4294967295ul
#define MIN_IMG_BUS4_ADDRESS_STALL  0

/* Register TAG_STALL */
#define IMG_BUS4_TAG_STALL          0x0130
#define MASK_IMG_BUS4_TAG_STALL     0xFFFFFFFF
#define SHIFT_IMG_BUS4_TAG_STALL    0
#define NBITS_IMG_BUS4_TAG_STALL    32
#define REGNUM_IMG_BUS4_TAG_STALL   0x0130
#define SIGNED_IMG_BUS4_TAG_STALL   0
#define MAX_IMG_BUS4_TAG_STALL      4294967295ul
#define MIN_IMG_BUS4_TAG_STALL      0

/* Register PEAK_READ_OUTSTANDING */
#define IMG_BUS4_PEAK_READ_OUTSTANDING 0x0140
#define MASK_IMG_BUS4_PEAK_READ_LATENCY 0xFFFF0000
#define SHIFT_IMG_BUS4_PEAK_READ_LATENCY 16
#define NBITS_IMG_BUS4_PEAK_READ_LATENCY 16
#define REGNUM_IMG_BUS4_PEAK_READ_LATENCY 0x0140
#define SIGNED_IMG_BUS4_PEAK_READ_LATENCY 0
#define MAX_IMG_BUS4_PEAK_READ_LATENCY 65535
#define MIN_IMG_BUS4_PEAK_READ_LATENCY 0

#define MASK_IMG_BUS4_PEAK_TAG_OUTSTANDING 0x000003FF
#define SHIFT_IMG_BUS4_PEAK_TAG_OUTSTANDING 0
#define NBITS_IMG_BUS4_PEAK_TAG_OUTSTANDING 10
#define REGNUM_IMG_BUS4_PEAK_TAG_OUTSTANDING 0x0140
#define SIGNED_IMG_BUS4_PEAK_TAG_OUTSTANDING 0
#define MAX_IMG_BUS4_PEAK_TAG_OUTSTANDING 1023
#define MIN_IMG_BUS4_PEAK_TAG_OUTSTANDING 0

/* Register AVERAGE_READ_LATENCY */
#define IMG_BUS4_AVERAGE_READ_LATENCY 0x0144
#define MASK_IMG_BUS4_AVERAGE_READ_LATENCY 0xFFFFFFFF
#define SHIFT_IMG_BUS4_AVERAGE_READ_LATENCY 0
#define NBITS_IMG_BUS4_AVERAGE_READ_LATENCY 32
#define REGNUM_IMG_BUS4_AVERAGE_READ_LATENCY 0x0144
#define SIGNED_IMG_BUS4_AVERAGE_READ_LATENCY 0
#define MAX_IMG_BUS4_AVERAGE_READ_LATENCY 4294967295ul
#define MIN_IMG_BUS4_AVERAGE_READ_LATENCY 0

/* Register STATISTICS_CONTROL */
#define IMG_BUS4_STATISTICS_CONTROL 0x0160
#define MASK_IMG_BUS4_LATENCY_STATS_INIT 0x00000004
#define SHIFT_IMG_BUS4_LATENCY_STATS_INIT 2
#define NBITS_IMG_BUS4_LATENCY_STATS_INIT 1
#define REGNUM_IMG_BUS4_LATENCY_STATS_INIT 0x0160
#define SIGNED_IMG_BUS4_LATENCY_STATS_INIT 0
#define MAX_IMG_BUS4_LATENCY_STATS_INIT 1
#define MIN_IMG_BUS4_LATENCY_STATS_INIT 0

#define MASK_IMG_BUS4_STALL_STATS_INIT 0x00000002
#define SHIFT_IMG_BUS4_STALL_STATS_INIT 1
#define NBITS_IMG_BUS4_STALL_STATS_INIT 1
#define REGNUM_IMG_BUS4_STALL_STATS_INIT 0x0160
#define SIGNED_IMG_BUS4_STALL_STATS_INIT 0
#define MAX_IMG_BUS4_STALL_STATS_INIT 1
#define MIN_IMG_BUS4_STALL_STATS_INIT 0

#define MASK_IMG_BUS4_BANDWIDTH_STATS_INIT 0x00000001
#define SHIFT_IMG_BUS4_BANDWIDTH_STATS_INIT 0
#define NBITS_IMG_BUS4_BANDWIDTH_STATS_INIT 1
#define REGNUM_IMG_BUS4_BANDWIDTH_STATS_INIT 0x0160
#define SIGNED_IMG_BUS4_BANDWIDTH_STATS_INIT 0
#define MAX_IMG_BUS4_BANDWIDTH_STATS_INIT 1
#define MIN_IMG_BUS4_BANDWIDTH_STATS_INIT 0

/* Register MMU_VERSION */
#define IMG_BUS4_MMU_VERSION        0x01D0
#define MASK_IMG_BUS4_MMU_MAINT_REV 0x000000FF
#define SHIFT_IMG_BUS4_MMU_MAINT_REV 0
#define NBITS_IMG_BUS4_MMU_MAINT_REV 8
#define REGNUM_IMG_BUS4_MMU_MAINT_REV 0x01D0
#define SIGNED_IMG_BUS4_MMU_MAINT_REV 0
#define MAX_IMG_BUS4_MMU_MAINT_REV  255
#define MIN_IMG_BUS4_MMU_MAINT_REV  0

#define MASK_IMG_BUS4_MMU_MINOR_REV 0x0000FF00
#define SHIFT_IMG_BUS4_MMU_MINOR_REV 8
#define NBITS_IMG_BUS4_MMU_MINOR_REV 8
#define REGNUM_IMG_BUS4_MMU_MINOR_REV 0x01D0
#define SIGNED_IMG_BUS4_MMU_MINOR_REV 0
#define MAX_IMG_BUS4_MMU_MINOR_REV  255
#define MIN_IMG_BUS4_MMU_MINOR_REV  0

#define MASK_IMG_BUS4_MMU_MAJOR_REV 0x00FF0000
#define SHIFT_IMG_BUS4_MMU_MAJOR_REV 16
#define NBITS_IMG_BUS4_MMU_MAJOR_REV 8
#define REGNUM_IMG_BUS4_MMU_MAJOR_REV 0x01D0
#define SIGNED_IMG_BUS4_MMU_MAJOR_REV 0
#define MAX_IMG_BUS4_MMU_MAJOR_REV  255
#define MIN_IMG_BUS4_MMU_MAJOR_REV  0


/* Table MMU_DIR_BASE_ADDR */

/* Register MMU_DIR_BASE_ADDR */
#define IMG_BUS4_MMU_DIR_BASE_ADDR(X) (0x0020 + (4 * (X)))
#define MASK_IMG_BUS4_MMU_DIR_BASE_ADDR 0xFFFFFFFF
#define SHIFT_IMG_BUS4_MMU_DIR_BASE_ADDR 0
#define NBITS_IMG_BUS4_MMU_DIR_BASE_ADDR 32
#define REGNUM_IMG_BUS4_MMU_DIR_BASE_ADDR 0x0020
#define SIGNED_IMG_BUS4_MMU_DIR_BASE_ADDR 0
#define MAX_IMG_BUS4_MMU_DIR_BASE_ADDR 4294967295ul
#define MIN_IMG_BUS4_MMU_DIR_BASE_ADDR 0

/* Number of entries in table MMU_DIR_BASE_ADDR */

#define IMG_BUS4_MMU_DIR_BASE_ADDR_SIZE_UINT32 4
#define IMG_BUS4_MMU_DIR_BASE_ADDR_NUM_ENTRIES 4

#define IMG_BUS4_MMU_DIR_BASE_ADDR_BASE_ADDR 0x20
#define IMG_BUS4_MMU_DIR_BASE_ADDR_ENTRY_ADDR(X) (0x20 + (0x4 * (X))

/* Table MMU_TILE_CFG_T */

/* Register MMU_TILE_CFG */
#define IMG_BUS4_MMU_TILE_CFG(X)    (0x0040 + (4 * (X)))
#define MASK_IMG_BUS4_TILE_STRIDE   0x00000007
#define SHIFT_IMG_BUS4_TILE_STRIDE  0
#define NBITS_IMG_BUS4_TILE_STRIDE  3
#define REGNUM_IMG_BUS4_TILE_STRIDE 0x0040
#define SIGNED_IMG_BUS4_TILE_STRIDE 0
#define MAX_IMG_BUS4_TILE_STRIDE    7
#define MIN_IMG_BUS4_TILE_STRIDE    0

#define MASK_IMG_BUS4_TILE_ENABLE   0x00000008
#define SHIFT_IMG_BUS4_TILE_ENABLE  3
#define NBITS_IMG_BUS4_TILE_ENABLE  1
#define REGNUM_IMG_BUS4_TILE_ENABLE 0x0040
#define SIGNED_IMG_BUS4_TILE_ENABLE 0
#define MAX_IMG_BUS4_TILE_ENABLE    1
#define MIN_IMG_BUS4_TILE_ENABLE    0

#define MASK_IMG_BUS4_TILE_128INTERLEAVE 0x00000010
#define SHIFT_IMG_BUS4_TILE_128INTERLEAVE 4
#define NBITS_IMG_BUS4_TILE_128INTERLEAVE 1
#define REGNUM_IMG_BUS4_TILE_128INTERLEAVE 0x0040
#define SIGNED_IMG_BUS4_TILE_128INTERLEAVE 0
#define MAX_IMG_BUS4_TILE_128INTERLEAVE 1
#define MIN_IMG_BUS4_TILE_128INTERLEAVE 0

#define MASK_IMG_BUS4_TILE_STRIDE_SPCR1 0x00000700
#define SHIFT_IMG_BUS4_TILE_STRIDE_SPCR1 8
#define NBITS_IMG_BUS4_TILE_STRIDE_SPCR1 3
#define REGNUM_IMG_BUS4_TILE_STRIDE_SPCR1 0x0040
#define SIGNED_IMG_BUS4_TILE_STRIDE_SPCR1 0
#define MAX_IMG_BUS4_TILE_STRIDE_SPCR1 7
#define MIN_IMG_BUS4_TILE_STRIDE_SPCR1 0

#define MASK_IMG_BUS4_TILE_ENABLE_SPCR1 0x00000800
#define SHIFT_IMG_BUS4_TILE_ENABLE_SPCR1 11
#define NBITS_IMG_BUS4_TILE_ENABLE_SPCR1 1
#define REGNUM_IMG_BUS4_TILE_ENABLE_SPCR1 0x0040
#define SIGNED_IMG_BUS4_TILE_ENABLE_SPCR1 0
#define MAX_IMG_BUS4_TILE_ENABLE_SPCR1 1
#define MIN_IMG_BUS4_TILE_ENABLE_SPCR1 0

#define MASK_IMG_BUS4_TILE_128INTERLEAVE_SPCR1 0x00001000
#define SHIFT_IMG_BUS4_TILE_128INTERLEAVE_SPCR1 12
#define NBITS_IMG_BUS4_TILE_128INTERLEAVE_SPCR1 1
#define REGNUM_IMG_BUS4_TILE_128INTERLEAVE_SPCR1 0x0040
#define SIGNED_IMG_BUS4_TILE_128INTERLEAVE_SPCR1 0
#define MAX_IMG_BUS4_TILE_128INTERLEAVE_SPCR1 1
#define MIN_IMG_BUS4_TILE_128INTERLEAVE_SPCR1 0

#define MASK_IMG_BUS4_TILE_STRIDE_SPCR2 0x00070000
#define SHIFT_IMG_BUS4_TILE_STRIDE_SPCR2 16
#define NBITS_IMG_BUS4_TILE_STRIDE_SPCR2 3
#define REGNUM_IMG_BUS4_TILE_STRIDE_SPCR2 0x0040
#define SIGNED_IMG_BUS4_TILE_STRIDE_SPCR2 0
#define MAX_IMG_BUS4_TILE_STRIDE_SPCR2 7
#define MIN_IMG_BUS4_TILE_STRIDE_SPCR2 0

#define MASK_IMG_BUS4_TILE_ENABLE_SPCR2 0x00080000
#define SHIFT_IMG_BUS4_TILE_ENABLE_SPCR2 19
#define NBITS_IMG_BUS4_TILE_ENABLE_SPCR2 1
#define REGNUM_IMG_BUS4_TILE_ENABLE_SPCR2 0x0040
#define SIGNED_IMG_BUS4_TILE_ENABLE_SPCR2 0
#define MAX_IMG_BUS4_TILE_ENABLE_SPCR2 1
#define MIN_IMG_BUS4_TILE_ENABLE_SPCR2 0

#define MASK_IMG_BUS4_TILE_128INTERLEAVE_SPCR2 0x00100000
#define SHIFT_IMG_BUS4_TILE_128INTERLEAVE_SPCR2 20
#define NBITS_IMG_BUS4_TILE_128INTERLEAVE_SPCR2 1
#define REGNUM_IMG_BUS4_TILE_128INTERLEAVE_SPCR2 0x0040
#define SIGNED_IMG_BUS4_TILE_128INTERLEAVE_SPCR2 0
#define MAX_IMG_BUS4_TILE_128INTERLEAVE_SPCR2 1
#define MIN_IMG_BUS4_TILE_128INTERLEAVE_SPCR2 0

#define MASK_IMG_BUS4_TILE_STRIDE_SPCR3 0x07000000
#define SHIFT_IMG_BUS4_TILE_STRIDE_SPCR3 24
#define NBITS_IMG_BUS4_TILE_STRIDE_SPCR3 3
#define REGNUM_IMG_BUS4_TILE_STRIDE_SPCR3 0x0040
#define SIGNED_IMG_BUS4_TILE_STRIDE_SPCR3 0
#define MAX_IMG_BUS4_TILE_STRIDE_SPCR3 7
#define MIN_IMG_BUS4_TILE_STRIDE_SPCR3 0

#define MASK_IMG_BUS4_TILE_ENABLE_SPCR3 0x08000000
#define SHIFT_IMG_BUS4_TILE_ENABLE_SPCR3 27
#define NBITS_IMG_BUS4_TILE_ENABLE_SPCR3 1
#define REGNUM_IMG_BUS4_TILE_ENABLE_SPCR3 0x0040
#define SIGNED_IMG_BUS4_TILE_ENABLE_SPCR3 0
#define MAX_IMG_BUS4_TILE_ENABLE_SPCR3 1
#define MIN_IMG_BUS4_TILE_ENABLE_SPCR3 0

#define MASK_IMG_BUS4_TILE_128INTERLEAVE_SPCR3 0x10000000
#define SHIFT_IMG_BUS4_TILE_128INTERLEAVE_SPCR3 28
#define NBITS_IMG_BUS4_TILE_128INTERLEAVE_SPCR3 1
#define REGNUM_IMG_BUS4_TILE_128INTERLEAVE_SPCR3 0x0040
#define SIGNED_IMG_BUS4_TILE_128INTERLEAVE_SPCR3 0
#define MAX_IMG_BUS4_TILE_128INTERLEAVE_SPCR3 1
#define MIN_IMG_BUS4_TILE_128INTERLEAVE_SPCR3 0

/* Number of entries in table MMU_TILE_CFG_T */

#define IMG_BUS4_MMU_TILE_CFG_T_SIZE_UINT32 4
#define IMG_BUS4_MMU_TILE_CFG_T_NUM_ENTRIES 4

#define IMG_BUS4_MMU_TILE_CFG_T_BASE_ADDR 0x40
#define IMG_BUS4_MMU_TILE_CFG_T_ENTRY_ADDR(X) (0x40 + (0x4 * (X))

/* Table MMU_TILE_MIN_ADDR_T */

/* Register MMU_TILE_MIN_ADDR */
#define IMG_BUS4_MMU_TILE_MIN_ADDR(X) (0x0050 + (4 * (X)))
#define MASK_IMG_BUS4_TILE_MIN_ADDR 0xFFFFFFFF
#define SHIFT_IMG_BUS4_TILE_MIN_ADDR 0
#define NBITS_IMG_BUS4_TILE_MIN_ADDR 32
#define REGNUM_IMG_BUS4_TILE_MIN_ADDR 0x0050
#define SIGNED_IMG_BUS4_TILE_MIN_ADDR 0
#define MAX_IMG_BUS4_TILE_MIN_ADDR  4294967295ul
#define MIN_IMG_BUS4_TILE_MIN_ADDR  0

/* Number of entries in table MMU_TILE_MIN_ADDR_T */

#define IMG_BUS4_MMU_TILE_MIN_ADDR_T_SIZE_UINT32 4
#define IMG_BUS4_MMU_TILE_MIN_ADDR_T_NUM_ENTRIES 4

#define IMG_BUS4_MMU_TILE_MIN_ADDR_T_BASE_ADDR 0x50
#define IMG_BUS4_MMU_TILE_MIN_ADDR_T_ENTRY_ADDR(X) (0x50 + (0x4 * (X))

/* Table MMU_TILE_MAX_ADDR_T */

/* Register MMU_TILE_MAX_ADDR */
#define IMG_BUS4_MMU_TILE_MAX_ADDR(X) (0x0060 + (4 * (X)))
#define MASK_IMG_BUS4_TILE_MAX_ADDR 0xFFFFFFFF
#define SHIFT_IMG_BUS4_TILE_MAX_ADDR 0
#define NBITS_IMG_BUS4_TILE_MAX_ADDR 32
#define REGNUM_IMG_BUS4_TILE_MAX_ADDR 0x0060
#define SIGNED_IMG_BUS4_TILE_MAX_ADDR 0
#define MAX_IMG_BUS4_TILE_MAX_ADDR  4294967295ul
#define MIN_IMG_BUS4_TILE_MAX_ADDR  0

/* Number of entries in table MMU_TILE_MAX_ADDR_T */

#define IMG_BUS4_MMU_TILE_MAX_ADDR_T_SIZE_UINT32 4
#define IMG_BUS4_MMU_TILE_MAX_ADDR_T_NUM_ENTRIES 4

#define IMG_BUS4_MMU_TILE_MAX_ADDR_T_BASE_ADDR 0x60
#define IMG_BUS4_MMU_TILE_MAX_ADDR_T_ENTRY_ADDR(X) (0x60 + (0x4 * (X))
/*
	Byte range covering the group IMG_VIDEO_BUS4_MMU file
*/

#define IMG_BUS4_IMG_VIDEO_BUS4_MMU_REGISTERS_START		0x00000000
#define IMG_BUS4_IMG_VIDEO_BUS4_MMU_REGISTERS_END  		0x000001D3

/*
	Byte range covering the whole register file
*/

#define IMG_BUS4_REGISTERS_START		0x00000000
#define IMG_BUS4_REGISTERS_END  		0x000001D3
#define IMG_BUS4_REG_DEFAULT_TABLE struct {\
			IMG_UINT16 uRegOffset;\
			IMG_UINT32 uRegDefault;\
			IMG_UINT32 uRegMask;\
			bool bReadonly;\
			const char* pszName;\
		} IMG_BUS4_Defaults[] = {\
	{0x0000, 0x00000000, 0x00011301, 0, "MMU_CONTROL0" } ,\
	{0x0008, 0x00000000, 0x13110F0F, 0, "MMU_CONTROL1" } ,\
	{0x0010, 0x00000000, 0xFFFFFFFF, 0, "MMU_BANK_INDEX" } ,\
	{0x0014, 0x00000000, 0xFFFFFFFF, 0, "EXT_REQUEST_PRIORITY_ENABLE" } ,\
	{0x0018, 0x00010000, 0x0001FFFF, 0, "REQUEST_PRIORITY_ENABLE" } ,\
	{0x001C, 0x00000000, 0x0FFF03FF, 0, "REQUEST_LIMITED_THROUGHPUT" } ,\
	{0x0020, 0x00000000, 0xFFFFFFFF, 0, "MMU_DIR_BASE_ADDR_0" } ,\
	{0x0024, 0x00000000, 0xFFFFFFFF, 0, "MMU_DIR_BASE_ADDR_1" } ,\
	{0x0028, 0x00000000, 0xFFFFFFFF, 0, "MMU_DIR_BASE_ADDR_2" } ,\
	{0x002C, 0x00000000, 0xFFFFFFFF, 0, "MMU_DIR_BASE_ADDR_3" } ,\
	{0x0040, 0x00000000, 0x1F1F1F1F, 0, "MMU_TILE_CFG_0" } ,\
	{0x0044, 0x00000000, 0x1F1F1F1F, 0, "MMU_TILE_CFG_1" } ,\
	{0x0048, 0x00000000, 0x1F1F1F1F, 0, "MMU_TILE_CFG_2" } ,\
	{0x004C, 0x00000000, 0x1F1F1F1F, 0, "MMU_TILE_CFG_3" } ,\
	{0x0050, 0x00000000, 0xFFFFFFFF, 0, "MMU_TILE_MIN_ADDR_0" } ,\
	{0x0054, 0x00000000, 0xFFFFFFFF, 0, "MMU_TILE_MIN_ADDR_1" } ,\
	{0x0058, 0x00000000, 0xFFFFFFFF, 0, "MMU_TILE_MIN_ADDR_2" } ,\
	{0x005C, 0x00000000, 0xFFFFFFFF, 0, "MMU_TILE_MIN_ADDR_3" } ,\
	{0x0060, 0x00000000, 0xFFFFFFFF, 0, "MMU_TILE_MAX_ADDR_0" } ,\
	{0x0064, 0x00000000, 0xFFFFFFFF, 0, "MMU_TILE_MAX_ADDR_1" } ,\
	{0x0068, 0x00000000, 0xFFFFFFFF, 0, "MMU_TILE_MAX_ADDR_2" } ,\
	{0x006C, 0x00000000, 0xFFFFFFFF, 0, "MMU_TILE_MAX_ADDR_3" } ,\
	{0x0070, 0x00000001, 0x00FF0711, 0, "MMU_ADDRESS_CONTROL" } ,\
	{0x0080, 0x00003281, 0xFFFFF7FF, 1, "MMU_CONFIG0" } ,\
	{0x0084, 0x00010700, 0xF71FFF0F, 1, "MMU_CONFIG1" } ,\
	{0x0088, 0x00000000, 0xFFFFF003, 1, "MMU_STATUS0" } ,\
	{0x008C, 0x00000000, 0x133FFFFF, 1, "MMU_STATUS1" } ,\
	{0x0090, 0x00000000, 0xFFFF73FF, 1, "MMU_MEM_REQ" } ,\
	{0x0094, 0x00000000, 0x0000FFFF, 1, "MMU_MEM_EXT_OUTSTANDING" } ,\
	{0x00A0, 0x00000000, 0x0000003F, 0, "MMU_FAULT_SELECT" } ,\
	{0x00A8, 0x00000000, 0x00000031, 1, "PROTOCOL_FAULT" } ,\
	{0x00C0, 0x00000000, 0xFFFFFFFF, 0, "SECURE_MIN_ADDR" } ,\
	{0x00C4, 0x00000000, 0xFFFFFFFF, 0, "SECURE_MAX_ADDR" } ,\
	{0x00C8, 0x00000000, 0xFFFFFFFF, 0, "FIRMWARE_MIN_ADDR" } ,\
	{0x00CC, 0x00000000, 0xFFFFFFFF, 0, "FIRMWARE_MAX_ADDR" } ,\
	{0x00D0, 0x00000000, 0x000F00FF, 0, "SECURE_FAULT_ENABLE" } ,\
	{0x0100, 0x00000000, 0xFFFFFFFF, 1, "TOTAL_READ_REQ" } ,\
	{0x0104, 0x00000000, 0xFFFFFFFF, 1, "TOTAL_WRITE_REQ" } ,\
	{0x0108, 0x00000000, 0xFFFFFFFF, 1, "READS_LESS_64_REQ" } ,\
	{0x010C, 0x00000000, 0xFFFFFFFF, 1, "WRITES_LESS_64_REQ" } ,\
	{0x0120, 0x00000000, 0xFFFFFFFF, 1, "EXT_CMD_STALL" } ,\
	{0x0124, 0x00000000, 0xFFFFFFFF, 1, "WRITE_REQ_STALL" } ,\
	{0x0128, 0x00000000, 0xFFFFFFFF, 1, "MMU_MISS_STALL" } ,\
	{0x012C, 0x00000000, 0xFFFFFFFF, 1, "ADDRESS_STALL" } ,\
	{0x0130, 0x00000000, 0xFFFFFFFF, 1, "TAG_STALL" } ,\
	{0x0140, 0x00000000, 0xFFFF03FF, 1, "PEAK_READ_OUTSTANDING" } ,\
	{0x0144, 0x00000000, 0xFFFFFFFF, 1, "AVERAGE_READ_LATENCY" } ,\
	{0x0160, 0x00000000, 0x00000007, 0, "STATISTICS_CONTROL" } ,\
	{0x01D0, 0x00040300, 0x00FFFFFF, 1, "MMU_VERSION" } ,\
{ 0 }}

#define IMG_BUS4_REGS_INIT(uBase) \
	{ \
		int n;\
		IMG_BUS4_REG_DEFAULT_TABLE;\
		for (n = 0; n < sizeof(IMG_BUS4_Defaults)/ sizeof(IMG_BUS4_Defaults[0] ) -1; n++)\
		{\
			RegWriteNoTrap(IMG_BUS4_Defaults[n].uRegOffset + uBase, IMG_BUS4_Defaults[n].uRegDefault); \
		}\
	}
#endif
