{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723138356007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723138356017 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 08 23:02:35 2024 " "Processing started: Thu Aug 08 23:02:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723138356017 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723138356017 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723138356017 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1723138356774 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1723138356774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723138368488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723138368488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fad.v 1 1 " "Found 1 design units, including 1 entities, in source file fad.v" { { "Info" "ISGN_ENTITY_NAME" "1 fad " "Found entity 1: fad" {  } { { "fad.v" "" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/fad.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723138368488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723138368488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fad8.v 1 1 " "Found 1 design units, including 1 entities, in source file fad8.v" { { "Info" "ISGN_ENTITY_NAME" "1 fad8 " "Found entity 1: fad8" {  } { { "fad8.v" "" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/fad8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723138368504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723138368504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsb.v 1 1 " "Found 1 design units, including 1 entities, in source file fsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsb " "Found entity 1: fsb" {  } { { "fsb.v" "" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/fsb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723138368504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723138368504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsb8.v 1 1 " "Found 1 design units, including 1 entities, in source file fsb8.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsb8 " "Found entity 1: fsb8" {  } { { "fsb8.v" "" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/fsb8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723138368519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723138368519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bwxor.v 1 1 " "Found 1 design units, including 1 entities, in source file bwxor.v" { { "Info" "ISGN_ENTITY_NAME" "1 bwxor " "Found entity 1: bwxor" {  } { { "bwxor.v" "" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/bwxor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723138368522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723138368522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ls.v 1 1 " "Found 1 design units, including 1 entities, in source file ls.v" { { "Info" "ISGN_ENTITY_NAME" "1 ls " "Found entity 1: ls" {  } { { "ls.v" "" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/ls.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723138368522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723138368522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.v" "" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/alu_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723138368536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723138368536 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1723138368544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723138368544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723138368544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.v" "" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/mux8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723138368552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723138368552 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1723138368583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fad8 fad8:fa1 " "Elaborating entity \"fad8\" for hierarchy \"fad8:fa1\"" {  } { { "alu.v" "fa1" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/alu.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723138368599 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 fad8.v(15) " "Verilog HDL warning at fad8.v(15): actual bit length 32 differs from formal bit length 1" {  } { { "fad8.v" "" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/fad8.v" 15 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1723138368599 "|alu|fad8:fa1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 fad8.v(16) " "Verilog HDL warning at fad8.v(16): actual bit length 32 differs from formal bit length 1" {  } { { "fad8.v" "" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/fad8.v" 16 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1723138368599 "|alu|fad8:fa1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 fad8.v(17) " "Verilog HDL warning at fad8.v(17): actual bit length 32 differs from formal bit length 1" {  } { { "fad8.v" "" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/fad8.v" 17 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1723138368599 "|alu|fad8:fa1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 fad8.v(18) " "Verilog HDL warning at fad8.v(18): actual bit length 32 differs from formal bit length 1" {  } { { "fad8.v" "" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/fad8.v" 18 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1723138368599 "|alu|fad8:fa1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 fad8.v(19) " "Verilog HDL warning at fad8.v(19): actual bit length 32 differs from formal bit length 1" {  } { { "fad8.v" "" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/fad8.v" 19 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1723138368599 "|alu|fad8:fa1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 fad8.v(20) " "Verilog HDL warning at fad8.v(20): actual bit length 32 differs from formal bit length 1" {  } { { "fad8.v" "" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/fad8.v" 20 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1723138368599 "|alu|fad8:fa1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 fad8.v(21) " "Verilog HDL warning at fad8.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "fad8.v" "" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/fad8.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1723138368599 "|alu|fad8:fa1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fad fad8:fa1\|fad:fa0 " "Elaborating entity \"fad\" for hierarchy \"fad8:fa1\|fad:fa0\"" {  } { { "fad8.v" "fa0" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/fad8.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723138368599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsb8 fsb8:fs1 " "Elaborating entity \"fsb8\" for hierarchy \"fsb8:fs1\"" {  } { { "alu.v" "fs1" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/alu.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723138368623 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 fsb8.v(15) " "Verilog HDL warning at fsb8.v(15): actual bit length 32 differs from formal bit length 1" {  } { { "fsb8.v" "" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/fsb8.v" 15 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1723138368630 "|alu|fsb8:fs1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 fsb8.v(16) " "Verilog HDL warning at fsb8.v(16): actual bit length 32 differs from formal bit length 1" {  } { { "fsb8.v" "" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/fsb8.v" 16 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1723138368630 "|alu|fsb8:fs1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 fsb8.v(17) " "Verilog HDL warning at fsb8.v(17): actual bit length 32 differs from formal bit length 1" {  } { { "fsb8.v" "" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/fsb8.v" 17 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1723138368630 "|alu|fsb8:fs1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 fsb8.v(18) " "Verilog HDL warning at fsb8.v(18): actual bit length 32 differs from formal bit length 1" {  } { { "fsb8.v" "" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/fsb8.v" 18 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1723138368630 "|alu|fsb8:fs1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 fsb8.v(19) " "Verilog HDL warning at fsb8.v(19): actual bit length 32 differs from formal bit length 1" {  } { { "fsb8.v" "" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/fsb8.v" 19 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1723138368630 "|alu|fsb8:fs1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 fsb8.v(20) " "Verilog HDL warning at fsb8.v(20): actual bit length 32 differs from formal bit length 1" {  } { { "fsb8.v" "" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/fsb8.v" 20 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1723138368630 "|alu|fsb8:fs1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 fsb8.v(21) " "Verilog HDL warning at fsb8.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "fsb8.v" "" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/fsb8.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1723138368630 "|alu|fsb8:fs1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsb fsb8:fs1\|fsb:fa0 " "Elaborating entity \"fsb\" for hierarchy \"fsb8:fs1\|fsb:fa0\"" {  } { { "fsb8.v" "fa0" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/fsb8.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723138368630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bwxor bwxor:bw1 " "Elaborating entity \"bwxor\" for hierarchy \"bwxor:bw1\"" {  } { { "alu.v" "bw1" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/alu.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723138368641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls ls:l1 " "Elaborating entity \"ls\" for hierarchy \"ls:l1\"" {  } { { "alu.v" "l1" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/alu.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723138368646 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 ls.v(5) " "Verilog HDL warning at ls.v(5): actual bit length 32 differs from formal bit length 1" {  } { { "ls.v" "" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/ls.v" 5 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1723138368646 "|alu|ls:l1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 ls.v(6) " "Verilog HDL warning at ls.v(6): actual bit length 32 differs from formal bit length 1" {  } { { "ls.v" "" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/ls.v" 6 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1723138368646 "|alu|ls:l1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 ls.v(7) " "Verilog HDL warning at ls.v(7): actual bit length 32 differs from formal bit length 1" {  } { { "ls.v" "" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/ls.v" 7 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1723138368646 "|alu|ls:l1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 ls.v(8) " "Verilog HDL warning at ls.v(8): actual bit length 32 differs from formal bit length 1" {  } { { "ls.v" "" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/ls.v" 8 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1723138368646 "|alu|ls:l1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 ls.v(9) " "Verilog HDL warning at ls.v(9): actual bit length 32 differs from formal bit length 1" {  } { { "ls.v" "" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/ls.v" 9 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1723138368646 "|alu|ls:l1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 ls.v(10) " "Verilog HDL warning at ls.v(10): actual bit length 32 differs from formal bit length 1" {  } { { "ls.v" "" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/ls.v" 10 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1723138368646 "|alu|ls:l1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 ls.v(11) " "Verilog HDL warning at ls.v(11): actual bit length 32 differs from formal bit length 1" {  } { { "ls.v" "" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/ls.v" 11 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1723138368646 "|alu|ls:l1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 ls.v(12) " "Verilog HDL warning at ls.v(12): actual bit length 32 differs from formal bit length 1" {  } { { "ls.v" "" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/ls.v" 12 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1723138368646 "|alu|ls:l1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 mux8:m1 " "Elaborating entity \"mux8\" for hierarchy \"mux8:m1\"" {  } { { "alu.v" "m1" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/alu.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723138368659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux8:m1\|mux:m0 " "Elaborating entity \"mux\" for hierarchy \"mux8:m1\|mux:m0\"" {  } { { "mux8.v" "m0" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/mux8.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723138368662 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1723138369261 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "O2\[1\] GND " "Pin \"O2\[1\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/alu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723138369308 "|alu|O2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O2\[2\] GND " "Pin \"O2\[2\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/alu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723138369308 "|alu|O2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O2\[3\] GND " "Pin \"O2\[3\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/AA AAAAA/NITC/Sem3/Hardware lab/b230593cs/program3/alu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723138369308 "|alu|O2[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1723138369308 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1723138369403 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1723138370240 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723138370240 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "83 " "Implemented 83 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1723138370325 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1723138370325 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1723138370325 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1723138370325 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723138370351 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 08 23:02:50 2024 " "Processing ended: Thu Aug 08 23:02:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723138370351 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723138370351 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723138370351 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723138370351 ""}
