Source Block: oh/elink/hdl/etx_protocol.v@108:118@HdlIdDef
		     .packet_in		(tx_packet[PW-1:0]));//input

   reg [31:0] dstaddr_incr;
   reg [1:0]  datamode_old;
   reg [3:0]  ctrlmode_old;
   reg        write_old;
   reg 	      access_old;
   

/*   always @ (posedge clk)
     if (~(etx_wr_wait | etx_rd_wait))

Diff Content:
- 113    reg        write_old;

Clone Blocks:
Clone Blocks 1:
oh/elink/hdl/etx_protocol.v@106:116
		     .data_out		(),
		     .srcaddr_out	(),
		     .packet_in		(tx_packet[PW-1:0]));//input

   reg [31:0] dstaddr_incr;
   reg [1:0]  datamode_old;
   reg [3:0]  ctrlmode_old;
   reg        write_old;
   reg 	      access_old;
   


Clone Blocks 2:
oh/elink/hdl/etx_protocol.v@107:117
		     .srcaddr_out	(),
		     .packet_in		(tx_packet[PW-1:0]));//input

   reg [31:0] dstaddr_incr;
   reg [1:0]  datamode_old;
   reg [3:0]  ctrlmode_old;
   reg        write_old;
   reg 	      access_old;
   

/*   always @ (posedge clk)

Clone Blocks 3:
oh/elink/hdl/etx_protocol.v@109:119

   reg [31:0] dstaddr_incr;
   reg [1:0]  datamode_old;
   reg [3:0]  ctrlmode_old;
   reg        write_old;
   reg 	      access_old;
   

/*   always @ (posedge clk)
     if (~(etx_wr_wait | etx_rd_wait))
     begin

Clone Blocks 4:
oh/elink/hdl/etx_protocol.v@105:115
		     .dstaddr_out	(tx_dstaddr[31:0]),
		     .data_out		(),
		     .srcaddr_out	(),
		     .packet_in		(tx_packet[PW-1:0]));//input

   reg [31:0] dstaddr_incr;
   reg [1:0]  datamode_old;
   reg [3:0]  ctrlmode_old;
   reg        write_old;
   reg 	      access_old;
   

