                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ISO C Compiler 
                                      3 ; Version 4.2.14 #0 (Linux)
                                      4 ;--------------------------------------------------------
                                      5 	.module _divsint
                                      6 	.optsdcc -mmcs51 --model-large
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl __divsint_PARM_2
                                     12 	.globl __divsint
                                     13 ;--------------------------------------------------------
                                     14 ; special function registers
                                     15 ;--------------------------------------------------------
                                     16 	.area RSEG    (ABS,DATA)
      000000                         17 	.org 0x0000
                                     18 ;--------------------------------------------------------
                                     19 ; special function bits
                                     20 ;--------------------------------------------------------
                                     21 	.area RSEG    (ABS,DATA)
      000000                         22 	.org 0x0000
                                     23 ;--------------------------------------------------------
                                     24 ; overlayable register banks
                                     25 ;--------------------------------------------------------
                                     26 	.area REG_BANK_0	(REL,OVR,DATA)
      000000                         27 	.ds 8
                                     28 ;--------------------------------------------------------
                                     29 ; internal ram data
                                     30 ;--------------------------------------------------------
                                     31 	.area DSEG    (DATA)
                                     32 ;--------------------------------------------------------
                                     33 ; overlayable items in internal ram
                                     34 ;--------------------------------------------------------
                                     35 ;--------------------------------------------------------
                                     36 ; indirectly addressable internal ram data
                                     37 ;--------------------------------------------------------
                                     38 	.area ISEG    (DATA)
                                     39 ;--------------------------------------------------------
                                     40 ; absolute internal ram data
                                     41 ;--------------------------------------------------------
                                     42 	.area IABS    (ABS,DATA)
                                     43 	.area IABS    (ABS,DATA)
                                     44 ;--------------------------------------------------------
                                     45 ; bit data
                                     46 ;--------------------------------------------------------
                                     47 	.area BSEG    (BIT)
                                     48 ;--------------------------------------------------------
                                     49 ; paged external ram data
                                     50 ;--------------------------------------------------------
                                     51 	.area PSEG    (PAG,XDATA)
                                     52 ;--------------------------------------------------------
                                     53 ; uninitialized external ram data
                                     54 ;--------------------------------------------------------
                                     55 	.area XSEG    (XDATA)
      000000                         56 __divsint_PARM_2:
      000000                         57 	.ds 2
      000002                         58 __divsint_x_65536_1:
      000002                         59 	.ds 2
                                     60 ;--------------------------------------------------------
                                     61 ; absolute external ram data
                                     62 ;--------------------------------------------------------
                                     63 	.area XABS    (ABS,XDATA)
                                     64 ;--------------------------------------------------------
                                     65 ; initialized external ram data
                                     66 ;--------------------------------------------------------
                                     67 	.area XISEG   (XDATA)
                                     68 	.area HOME    (CODE)
                                     69 	.area GSINIT0 (CODE)
                                     70 	.area GSINIT1 (CODE)
                                     71 	.area GSINIT2 (CODE)
                                     72 	.area GSINIT3 (CODE)
                                     73 	.area GSINIT4 (CODE)
                                     74 	.area GSINIT5 (CODE)
                                     75 	.area GSINIT  (CODE)
                                     76 	.area GSFINAL (CODE)
                                     77 	.area CSEG    (CODE)
                                     78 ;--------------------------------------------------------
                                     79 ; global & static initialisations
                                     80 ;--------------------------------------------------------
                                     81 	.area HOME    (CODE)
                                     82 	.area GSINIT  (CODE)
                                     83 	.area GSFINAL (CODE)
                                     84 	.area GSINIT  (CODE)
                                     85 ;--------------------------------------------------------
                                     86 ; Home
                                     87 ;--------------------------------------------------------
                                     88 	.area HOME    (CODE)
                                     89 	.area HOME    (CODE)
                                     90 ;--------------------------------------------------------
                                     91 ; code
                                     92 ;--------------------------------------------------------
                                     93 	.area CSEG    (CODE)
                                     94 ;------------------------------------------------------------
                                     95 ;Allocation info for local variables in function '_divsint'
                                     96 ;------------------------------------------------------------
                                     97 ;r                         Allocated to registers r6 r7 
                                     98 ;y                         Allocated with name '__divsint_PARM_2'
                                     99 ;x                         Allocated with name '__divsint_x_65536_1'
                                    100 ;------------------------------------------------------------
                                    101 ;	_divsint.c:213: _divsint (int x, int y) __SDCC_NONBANKED
                                    102 ;	-----------------------------------------
                                    103 ;	 function _divsint
                                    104 ;	-----------------------------------------
      000000                        105 __divsint:
                           000007   106 	ar7 = 0x07
                           000006   107 	ar6 = 0x06
                           000005   108 	ar5 = 0x05
                           000004   109 	ar4 = 0x04
                           000003   110 	ar3 = 0x03
                           000002   111 	ar2 = 0x02
                           000001   112 	ar1 = 0x01
                           000000   113 	ar0 = 0x00
      000000 AF 83            [24]  114 	mov	r7,dph
      000002 E5 82            [12]  115 	mov	a,dpl
      000004 90r00r02         [24]  116 	mov	dptr,#__divsint_x_65536_1
      000007 F0               [24]  117 	movx	@dptr,a
      000008 EF               [12]  118 	mov	a,r7
      000009 A3               [24]  119 	inc	dptr
      00000A F0               [24]  120 	movx	@dptr,a
                                    121 ;	_divsint.c:217: r = (unsigned int)(x < 0 ? -x : x) / (unsigned int)(y < 0 ? -y : y);
      00000B 90r00r02         [24]  122 	mov	dptr,#__divsint_x_65536_1
      00000E E0               [24]  123 	movx	a,@dptr
      00000F FE               [12]  124 	mov	r6,a
      000010 A3               [24]  125 	inc	dptr
      000011 E0               [24]  126 	movx	a,@dptr
      000012 FF               [12]  127 	mov	r7,a
      000013 30 E7 09         [24]  128 	jnb	acc.7,00106$
      000016 C3               [12]  129 	clr	c
      000017 E4               [12]  130 	clr	a
      000018 9E               [12]  131 	subb	a,r6
      000019 FC               [12]  132 	mov	r4,a
      00001A E4               [12]  133 	clr	a
      00001B 9F               [12]  134 	subb	a,r7
      00001C FD               [12]  135 	mov	r5,a
      00001D 80 04            [24]  136 	sjmp	00107$
      00001F                        137 00106$:
      00001F 8E 04            [24]  138 	mov	ar4,r6
      000021 8F 05            [24]  139 	mov	ar5,r7
      000023                        140 00107$:
      000023 90r00r00         [24]  141 	mov	dptr,#__divsint_PARM_2
      000026 E0               [24]  142 	movx	a,@dptr
      000027 FE               [12]  143 	mov	r6,a
      000028 A3               [24]  144 	inc	dptr
      000029 E0               [24]  145 	movx	a,@dptr
      00002A FF               [12]  146 	mov	r7,a
      00002B 33               [12]  147 	rlc	a
      00002C E4               [12]  148 	clr	a
      00002D 33               [12]  149 	rlc	a
      00002E FB               [12]  150 	mov	r3,a
      00002F 60 09            [24]  151 	jz	00108$
      000031 C3               [12]  152 	clr	c
      000032 E4               [12]  153 	clr	a
      000033 9E               [12]  154 	subb	a,r6
      000034 F9               [12]  155 	mov	r1,a
      000035 E4               [12]  156 	clr	a
      000036 9F               [12]  157 	subb	a,r7
      000037 FA               [12]  158 	mov	r2,a
      000038 80 04            [24]  159 	sjmp	00109$
      00003A                        160 00108$:
      00003A 8E 01            [24]  161 	mov	ar1,r6
      00003C 8F 02            [24]  162 	mov	ar2,r7
      00003E                        163 00109$:
      00003E 90r00r00         [24]  164 	mov	dptr,#__divuint_PARM_2
      000041 E9               [12]  165 	mov	a,r1
      000042 F0               [24]  166 	movx	@dptr,a
      000043 EA               [12]  167 	mov	a,r2
      000044 A3               [24]  168 	inc	dptr
      000045 F0               [24]  169 	movx	@dptr,a
      000046 8C 82            [24]  170 	mov	dpl,r4
      000048 8D 83            [24]  171 	mov	dph,r5
      00004A C0 03            [24]  172 	push	ar3
      00004C 12r00r00         [24]  173 	lcall	__divuint
      00004F AE 82            [24]  174 	mov	r6,dpl
      000051 AF 83            [24]  175 	mov	r7,dph
      000053 D0 03            [24]  176 	pop	ar3
                                    177 ;	_divsint.c:218: if ((x < 0) ^ (y < 0))
      000055 90r00r02         [24]  178 	mov	dptr,#__divsint_x_65536_1
      000058 E0               [24]  179 	movx	a,@dptr
      000059 A3               [24]  180 	inc	dptr
      00005A E0               [24]  181 	movx	a,@dptr
      00005B 33               [12]  182 	rlc	a
      00005C E4               [12]  183 	clr	a
      00005D 33               [12]  184 	rlc	a
      00005E 6B               [12]  185 	xrl	a,r3
      00005F 60 0C            [24]  186 	jz	00102$
                                    187 ;	_divsint.c:219: return -r;
      000061 C3               [12]  188 	clr	c
      000062 E4               [12]  189 	clr	a
      000063 9E               [12]  190 	subb	a,r6
      000064 FC               [12]  191 	mov	r4,a
      000065 E4               [12]  192 	clr	a
      000066 9F               [12]  193 	subb	a,r7
      000067 FD               [12]  194 	mov	r5,a
      000068 8C 82            [24]  195 	mov	dpl,r4
      00006A 8D 83            [24]  196 	mov	dph,r5
      00006C 22               [24]  197 	ret
      00006D                        198 00102$:
                                    199 ;	_divsint.c:221: return r;
      00006D 8E 82            [24]  200 	mov	dpl,r6
      00006F 8F 83            [24]  201 	mov	dph,r7
                                    202 ;	_divsint.c:222: }
      000071 22               [24]  203 	ret
                                    204 	.area CSEG    (CODE)
                                    205 	.area CONST   (CODE)
                                    206 	.area XINIT   (CODE)
                                    207 	.area CABS    (ABS,CODE)
