<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>OutOfBandDevelopment.com</spirit:vendor>
  <spirit:library>ToolKit</spirit:library>
  <spirit:name>FifoToBlockRam</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>Clock</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Clock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>FIFO_rd_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>FIFO_rd_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>SystemVerilog</spirit:language>
        <spirit:modelName>FifoToBlockRam</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>fc88a035</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>SystemVerilog</spirit:language>
        <spirit:modelName>FifoToBlockRam</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>fc88a035</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>54e0c6e9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>Clock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SetAddressPointer</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AddressPointer</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AddressWidth&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FIFO_rd_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FIFO_rd_en</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FIFO_dout</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DataWidth&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FIFO_empty</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FIFO_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RAM_clka</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RAM_wea</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RAM_addra</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AddressWidth&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RAM_data</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DataWidth&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="int">
        <spirit:name>DataWidth</spirit:name>
        <spirit:displayName>Datawidth</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DataWidth">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="int">
        <spirit:name>AddressWidth</spirit:name>
        <spirit:displayName>Addresswidth</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.AddressWidth">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter>
        <spirit:name>LowerBound</spirit:name>
        <spirit:displayName>Lowerbound</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.LowerBound">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter>
        <spirit:name>UpperBound</spirit:name>
        <spirit:displayName>Upperbound</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.UpperBound">0</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/FifoToBlockRam.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f783c0e9</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../GenericFPGA/FifoToBlockRam/FifoToBlockRam.srcs/sources_1/new/FifoToBlockRam.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f783c0e9</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/FifoToBlockRam.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../GenericFPGA/FifoToBlockRam/FifoToBlockRam.srcs/sources_1/new/FifoToBlockRam.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/FifoToBlockRam_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_54e0c6e9</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>FifoToBlockRam_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>DataWidth</spirit:name>
      <spirit:displayName>Datawidth</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DataWidth">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>AddressWidth</spirit:name>
      <spirit:displayName>Addresswidth</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.AddressWidth">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>LowerBound</spirit:name>
      <spirit:displayName>Lowerbound</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.LowerBound">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>UpperBound</spirit:name>
      <spirit:displayName>Upperbound</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.UpperBound">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">FifoToBlockRam_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">versal</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/InputOutput/Buffers</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>FifoToBlockRam_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:vendorDisplayName>Out-of-Band-Development</xilinx:vendorDisplayName>
      <xilinx:coreRevision>3</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-03-22T01:39:18Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ddc54e8_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/FifoToBlockRam</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18a018ec_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/FifoToBlockRam</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dcdd_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/FifoToBlockRam</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f2e3c38_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/FifoToBlockRam</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26919e46_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/FifoToBlockRam</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5000625e_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/FifoToBlockRam</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c8b7113_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/FifoToBlockRam</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e73a236_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/FifoToBlockRam</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39b003ac_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/FifoToBlockRam</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39bfeb_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/FifoToBlockRam</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e71f567_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/FifoToBlockRam</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4020afad_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/FifoToBlockRam</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5122f534_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/FifoToBlockRam</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@430a0f16_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/FifoToBlockRam</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c1ea43f_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/FifoToBlockRam</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68e97e11_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/FifoToBlockRam</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13b8bf91_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/FifoToBlockRam</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1167acc8_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/FifoToBlockRam</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c38699f_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/FifoToBlockRam</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3697f19f_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/FifoToBlockRam</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ec64aeb_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/FifoToBlockRam</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a0ec71_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/FifoToBlockRam</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68bfbe69_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/FifoToBlockRam</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@337d8c0d_ARCHIVE_LOCATION">c:/Repos/mwwhited/EmbeddedBakery/src/xilinx/IpCatalog/FifoToBlockRam</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="c72be000"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="7ad3380f"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="cc34279f"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="cb503e38"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="f7dfc8cc"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
