Release 13.3 Map O.76xd (lin64)
Xilinx Map Application Log File for Design 'fft_13_2_18_18_cw'

Design Information
------------------
Command Line   : map -o fft_13_2_18_18_cw_map.ncd -intstyle xflow -detail -ol
high fft_13_2_18_18_cw.ngd fft_13_2_18_18_cw.pcf 
Target Device  : xc5vsx95t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Thu Jan 10 14:56:29 2013

Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 24 secs 
Total CPU  time at the beginning of Placer: 1 mins 23 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:41947de8) REAL time: 1 mins 30 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:41947de8) REAL time: 1 mins 32 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:41947de8) REAL time: 1 mins 32 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:41947de8) REAL time: 1 mins 32 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:41947de8) REAL time: 1 mins 52 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:41947de8) REAL time: 1 mins 54 secs 

Phase 7.2  Initial Clock and IO Placement
...
Phase 7.2  Initial Clock and IO Placement (Checksum:9a991e6e) REAL time: 2 mins 1 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:9a991e6e) REAL time: 2 mins 1 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:9a991e6e) REAL time: 2 mins 1 secs 

Phase 10.3  Local Placement Optimization
......
Phase 10.3  Local Placement Optimization (Checksum:f154115a) REAL time: 2 mins 4 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:f154115a) REAL time: 2 mins 5 secs 

Phase 12.8  Global Placement
....................................
..........................................................................................
.......
...............................................................................................
................
................
................
...............
Phase 12.8  Global Placement (Checksum:d60747dc) REAL time: 4 mins 48 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:d60747dc) REAL time: 4 mins 48 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:d60747dc) REAL time: 4 mins 49 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:b0218d85) REAL time: 5 mins 44 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:b0218d85) REAL time: 5 mins 46 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:b0218d85) REAL time: 5 mins 47 secs 

Total REAL time to Placer completion: 5 mins 49 secs 
Total CPU  time to Placer completion: 5 mins 47 secs 
Running post-placement packing...
Writing output files...

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:    0
Slice Logic Utilization:
  Number of Slice Registers:                15,809 out of  58,880   26%
    Number used as Flip Flops:              15,809
  Number of Slice LUTs:                     16,254 out of  58,880   27%
    Number used as logic:                   14,137 out of  58,880   24%
      Number using O6 output only:           9,782
      Number using O5 output only:           3,852
      Number using O5 and O6:                  503
    Number used as Memory:                   1,884 out of  24,320    7%
      Number used as Shift Register:         1,884
        Number using O6 output only:         1,884
    Number used as exclusive route-thru:       233
  Number of route-thrus:                     4,084
    Number using O6 output only:             4,083
    Number using O5 output only:                 1

Slice Logic Distribution:
  Number of occupied Slices:                 5,815 out of  14,720   39%
  Number of LUT Flip Flop pairs used:       19,125
    Number with an unused Flip Flop:         3,316 out of  19,125   17%
    Number with an unused LUT:               2,871 out of  19,125   15%
    Number of fully used LUT-FF pairs:      12,938 out of  19,125   67%
    Number of unique control sets:             111
    Number of slice register sites lost
      to control set restrictions:             171 out of  58,880    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       232 out of     640   36%

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      65 out of     244   26%
    Number using BlockRAM only:                 65
    Total primitives used:
      Number of 36k BlockRAM used:              24
      Number of 18k BlockRAM used:              64
    Total Memory used (KB):                  2,016 out of   8,784   22%
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3%
    Number used as BUFGs:                        1
  Number of DSP48Es:                            88 out of     640   13%

Average Fanout of Non-Clock Nets:                2.12

Peak Memory Usage:  1434 MB
Total REAL time to MAP completion:  6 mins 8 secs 
Total CPU time to MAP completion:   6 mins 6 secs 

Mapping completed.
See MAP report file "fft_13_2_18_18_cw_map.mrp" for details.
