<HTML>
<HEAD><TITLE>Place & Route Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par"></A>PAR: Place And Route Diamond (64-bit) 3.14.0.75.2.
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&amp;T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Sun Jan 11 17:38:16 2026

C:/lscc/diamond/3.14/ispfpga\bin\nt64\par -f ProjetoTinyQV_impl1.p2t
ProjetoTinyQV_impl1_map.ncd ProjetoTinyQV_impl1.dir ProjetoTinyQV_impl1.prf
-gui -msgset
C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/promote.xml


Preference file: ProjetoTinyQV_impl1.prf.

<A name="par_cts"></A><B><U><big>Cost Table Summary</big></U></B>
Level/       Number       Worst        Timing       Worst        Timing       Run          NCD
Cost [ncd]   Unrouted     Slack        Score        Slack(hold)  Score(hold)  Time         Status
----------   --------     -----        ------       -----------  -----------  ----         ------
<span style="background-color:red">5_1   *      0            10.735       0            -2.175       603410       20           Completed</span>
* : Design saved.

Total (real) run time for 1-seed: 20 secs 

par done!

Note: user must run &apos;Trace&apos; for timing closure signoff.

Lattice Place and Route Report for Design &quot;ProjetoTinyQV_impl1_map.ncd&quot;
Sun Jan 11 17:38:16 2026


<A name="par_best"></A><B><U><big>Best Par Run</big></U></B>
PAR: Place And Route Diamond (64-bit) 3.14.0.75.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset &quot;C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/promote.xml&quot; -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF:parASE=1:par_low_skew_clock_net=0 ProjetoTinyQV_impl1_map.ncd ProjetoTinyQV_impl1.dir/5_1.ncd ProjetoTinyQV_impl1.prf
Preference file: ProjetoTinyQV_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file ProjetoTinyQV_impl1_map.ncd.
Design name: tinyQV_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA381
Performance: 6
Loading device for application par from file &apos;sa5p45.nph&apos; in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.
License checked out.


Ignore Preference Error(s):  True

<A name="par_dus"></A><B><U><big>Device utilization summary:</big></U></B>

   PIO (prelim)      18/245           7% used
                     18/203           8% bonded

   SLICE           1739/21924         7% used

   GSR                1/1           100% used
   EBR                7/108           6% used
   MULT18             1/72            1% used


Number of Signals: 3610
Number of Connections: 11749

Pin Constraint Summary:
   3 out of 18 pins locked (16% locked).


The following 13 signals are selected to use the primary clock routing resources:
    clk_c (driver: clk, clk/ce/sr load #: 723/0/0)
    i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59 (driver: i_tinyqv/mem/q_ctrl/SLICE_1464, clk/ce/sr load #: 38/0/0)
    i_qspi/qspi_clk_N_56 (driver: i_tinyqv/mem/q_ctrl/SLICE_1465, clk/ce/sr load #: 28/0/0)
    rst_reg_n_adj_3302 (driver: i_tinyqv/SLICE_1502, clk/ce/sr load #: 0/0/102)
    rst_reg_n (driver: SLICE_1747, clk/ce/sr load #: 0/4/51)
    i_tinyqv/cpu/clk_c_enable_383 (driver: i_tinyqv/cpu/SLICE_1253, clk/ce/sr load #: 0/25/0)
    i_tinyqv/cpu/clk_c_enable_533 (driver: i_tinyqv/cpu/SLICE_1310, clk/ce/sr load #: 0/22/0)
    i_tinyqv/cpu/i_core/clk_c_enable_540 (driver: i_tinyqv/cpu/SLICE_1293, clk/ce/sr load #: 0/17/0)
    i_qspi/cmd_31__N_132 (driver: i_qspi/SLICE_1758, clk/ce/sr load #: 0/16/0)
    i_tinyqv/cpu/clk_c_enable_174 (driver: i_tinyqv/cpu/i_timer/i_mtime/SLICE_1674, clk/ce/sr load #: 0/15/0)
    n32650 (driver: i_tinyqv/cpu/SLICE_529, clk/ce/sr load #: 0/0/15)
    i_tinyqv/mem/clk_c_enable_488 (driver: i_tinyqv/mem/SLICE_1154, clk/ce/sr load #: 0/13/0)
    n32524 (driver: SLICE_1149, clk/ce/sr load #: 0/0/11)


Signal n32802 is selected as Global Set/Reset.
.
Starting Placer Phase 0.
...............
Finished Placer Phase 0.  REAL time: 3 secs 


Starting Placer Phase 1.
...........................
Placer score = 941350.
Finished Placer Phase 1.  REAL time: 8 secs 

Starting Placer Phase 2.
.
Placer score =  927941
Finished Placer Phase 2.  REAL time: 9 secs 



<A name="par_clk"></A><B><U><big>Clock Report</big></U></B>

Global Clock Resources:
  CLK_PIN    : 0 out of 12 (0%)
  GR_PCLK    : 1 out of 12 (8%)
  PLL        : 0 out of 4 (0%)
  DCS        : 0 out of 2 (0%)
  DCC        : 0 out of 60 (0%)
  CLKDIV     : 0 out of 4 (0%)

Quadrant TL Clocks:

  PRIMARY  : 0 out of 16 (0%)

Quadrant TR Clocks:
  PRIMARY &quot;clk_c&quot; from comp &quot;clk&quot; on PIO site &quot;P3 (PL68C)&quot;, CLK/CE/SR load = 126
  PRIMARY &quot;rst_reg_n_adj_3302&quot; from Q0 on comp &quot;i_tinyqv/SLICE_1502&quot; on site &quot;R37C68C&quot;, CLK/CE/SR load = 32
  PRIMARY &quot;rst_reg_n&quot; from Q0 on comp &quot;SLICE_1747&quot; on site &quot;R37C45C&quot;, CLK/CE/SR load = 3
  PRIMARY &quot;i_tinyqv/cpu/clk_c_enable_533&quot; from F1 on comp &quot;i_tinyqv/cpu/SLICE_1310&quot; on site &quot;R43C70D&quot;, CLK/CE/SR load = 17
  PRIMARY &quot;i_tinyqv/cpu/i_core/clk_c_enable_540&quot; from F1 on comp &quot;i_tinyqv/cpu/SLICE_1293&quot; on site &quot;R32C63D&quot;, CLK/CE/SR load = 14
  PRIMARY &quot;i_tinyqv/cpu/clk_c_enable_174&quot; from F0 on comp &quot;i_tinyqv/cpu/i_timer/i_mtime/SLICE_1674&quot; on site &quot;R41C59D&quot;, CLK/CE/SR load = 9
  PRIMARY &quot;n32650&quot; from F1 on comp &quot;i_tinyqv/cpu/SLICE_529&quot; on site &quot;R35C60C&quot;, CLK/CE/SR load = 15

  PRIMARY  : 7 out of 16 (43%)

Quadrant BL Clocks:
  PRIMARY &quot;clk_c&quot; from comp &quot;clk&quot; on PIO site &quot;P3 (PL68C)&quot;, CLK/CE/SR load = 7

  PRIMARY  : 1 out of 16 (6%)

Quadrant BR Clocks:
  PRIMARY &quot;clk_c&quot; from comp &quot;clk&quot; on PIO site &quot;P3 (PL68C)&quot;, CLK/CE/SR load = 590
  PRIMARY &quot;i_tinyqv/mem/q_ctrl/spi_clk_pos_derived_59&quot; from F0 on comp &quot;i_tinyqv/mem/q_ctrl/SLICE_1464&quot; on site &quot;R47C40A&quot;, CLK/CE/SR load = 38
  PRIMARY &quot;i_qspi/qspi_clk_N_56&quot; from F0 on comp &quot;i_tinyqv/mem/q_ctrl/SLICE_1465&quot; on site &quot;R47C41A&quot;, CLK/CE/SR load = 28
  PRIMARY &quot;rst_reg_n_adj_3302&quot; from Q0 on comp &quot;i_tinyqv/SLICE_1502&quot; on site &quot;R37C68C&quot;, CLK/CE/SR load = 70
  PRIMARY &quot;rst_reg_n&quot; from Q0 on comp &quot;SLICE_1747&quot; on site &quot;R37C45C&quot;, CLK/CE/SR load = 52
  PRIMARY &quot;i_tinyqv/cpu/clk_c_enable_383&quot; from F0 on comp &quot;i_tinyqv/cpu/SLICE_1253&quot; on site &quot;R56C71C&quot;, CLK/CE/SR load = 25
  PRIMARY &quot;i_tinyqv/cpu/clk_c_enable_533&quot; from F1 on comp &quot;i_tinyqv/cpu/SLICE_1310&quot; on site &quot;R43C70D&quot;, CLK/CE/SR load = 5
  PRIMARY &quot;i_tinyqv/cpu/i_core/clk_c_enable_540&quot; from F1 on comp &quot;i_tinyqv/cpu/SLICE_1293&quot; on site &quot;R32C63D&quot;, CLK/CE/SR load = 3
  PRIMARY &quot;i_qspi/cmd_31__N_132&quot; from F0 on comp &quot;i_qspi/SLICE_1758&quot; on site &quot;R62C69C&quot;, CLK/CE/SR load = 16
  PRIMARY &quot;i_tinyqv/cpu/clk_c_enable_174&quot; from F0 on comp &quot;i_tinyqv/cpu/i_timer/i_mtime/SLICE_1674&quot; on site &quot;R41C59D&quot;, CLK/CE/SR load = 6
  PRIMARY &quot;i_tinyqv/mem/clk_c_enable_488&quot; from F0 on comp &quot;i_tinyqv/mem/SLICE_1154&quot; on site &quot;R39C68C&quot;, CLK/CE/SR load = 13
  PRIMARY &quot;n32524&quot; from F0 on comp &quot;SLICE_1149&quot; on site &quot;R41C74C&quot;, CLK/CE/SR load = 11

  PRIMARY  : 12 out of 16 (75%)

Edge Clocks:

  No edge clock selected.





+
I/O Usage Summary (final):
   18 out of 245 (7.3%) PIO sites used.
   18 out of 203 (8.9%) bonded PIO sites used.
   Number of PIO comps: 18; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+------------+------------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+---------------+------------+------------+------------+
| 0        | 0 / 27 (  0%) | -          | -          | -          |
| 1        | 6 / 33 ( 18%) | 2.5V       | -          | -          |
| 2        | 4 / 32 ( 12%) | 3.3V       | -          | -          |
| 3        | 7 / 33 ( 21%) | 2.5V       | -          | -          |
| 6        | 1 / 33 (  3%) | 3.3V       | -          | -          |
| 7        | 0 / 32 (  0%) | -          | -          | -          |
| 8        | 0 / 13 (  0%) | -          | -          | -          |
+----------+---------------+------------+------------+------------+

---------------------------------- DSP Report ----------------------------------

DSP Slice #:           1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16 17 18
# of MULT9                                                                 
# of MULT18                                                   1            
# of ALU24                                                                 
# of ALU54                                                                 
# of PRADD9                                                                
# of PRADD18                                                               

DSP Slice #:          19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36
# of MULT9                                                                 
# of MULT18                                                                
# of ALU24                                                                 
# of ALU54                                                                 
# of PRADD9                                                                
# of PRADD18                                                               

DSP Slice 14         Component_Type       Physical_Type                         Instance_Name                      
 MULT18_R22C65         MULT18X18D             MULT18          i_tinyqv/cpu/i_core/multiplier/a_3__I_0_11_mult_2    

------------------------------ End of DSP Report -------------------------------
Total placer CPU time: 9 secs 

Dumping design to file ProjetoTinyQV_impl1.dir/5_1.ncd.

0 connections routed; 11749 unrouted.
Starting router resource preassignment
DSP info: No dsp pins have been swapped.

Completed router resource preassignment. Real time: 15 secs 

Start NBR router at 17:38:31 01/11/26

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 17:38:32 01/11/26

Start NBR section for initial routing at 17:38:32 01/11/26
Level 1, iteration 1
2(0.00%) conflicts; 9909(84.34%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 10.920ns/0.000ns; real time: 16 secs 
Level 4, iteration 1
511(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 10.926ns/0.000ns; real time: 17 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 17:38:33 01/11/26
Level 4, iteration 1
263(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 10.760ns/0.000ns; real time: 17 secs 
Level 4, iteration 2
132(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 10.735ns/0.000ns; real time: 17 secs 
Level 4, iteration 3
55(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 10.735ns/0.000ns; real time: 17 secs 
Level 4, iteration 4
19(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 10.735ns/0.000ns; real time: 17 secs 
Level 4, iteration 5
8(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 10.735ns/0.000ns; real time: 18 secs 
Level 4, iteration 6
5(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 10.735ns/0.000ns; real time: 18 secs 
Level 4, iteration 7
5(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 10.735ns/0.000ns; real time: 18 secs 
Level 4, iteration 8
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 10.735ns/0.000ns; real time: 18 secs 
Level 4, iteration 9
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 10.735ns/0.000ns; real time: 18 secs 
Level 4, iteration 10
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 10.735ns/0.000ns; real time: 18 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 17:38:34 01/11/26
WARNING - par: The number of hold timing errors(791) exceeds the threshold value(250), and the optimization for hold timing is turned to OFF. You can use &quot;-exp parHold=2&quot; to force it ON but the run time is longer.

Start NBR section for re-routing at 17:38:34 01/11/26
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 10.735ns/0.000ns; real time: 18 secs 

Start NBR section for post-routing at 17:38:34 01/11/26

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack&lt;setup&gt; : 10.735ns
  Timing score&lt;setup&gt; : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 19 secs 
Total REAL time: 20 secs 
Completely routed.
End of route.  11749 routed (100.00%); 0 unrouted.

Hold time timing score: 603, hold timing errors: 791

Timing score: 0 

Dumping design to file ProjetoTinyQV_impl1.dir/5_1.ncd.


All signals are completely routed.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack&lt;setup/&lt;ns&gt;&gt; = 10.735
PAR_SUMMARY::Timing score&lt;setup/&lt;ns&gt;&gt; = 0.000
PAR_SUMMARY::Worst  slack&lt;hold /&lt;ns&gt;&gt; = -2.175
PAR_SUMMARY::Timing score&lt;hold /&lt;ns&gt;&gt; = 603.410
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 20 secs 
Total REAL time to completion: 20 secs 

par done!

Note: user must run &apos;Trace&apos; for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&amp;T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
