Loading plugins phase: Elapsed time ==> 0s.425ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\CSE\Documents\GitHub\Test\Test.cydsn\Test.cyprj -d CY8C5888AXI-LP096 -s C:\Users\CSE\Documents\GitHub\Test\Test.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 5s.059ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.382ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Test.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\CSE\Documents\GitHub\Test\Test.cydsn\Test.cyprj -dcpsoc3 Test.v -verilog
======================================================================

======================================================================
Compiling:  Test.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\CSE\Documents\GitHub\Test\Test.cydsn\Test.cyprj -dcpsoc3 Test.v -verilog
======================================================================

======================================================================
Compiling:  Test.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\CSE\Documents\GitHub\Test\Test.cydsn\Test.cyprj -dcpsoc3 -verilog Test.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Jun 26 19:18:13 2015


======================================================================
Compiling:  Test.v
Program  :   vpp
Options  :    -yv2 -q10 Test.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Jun 26 19:18:13 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Test.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Test.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\CSE\Documents\GitHub\Test\Test.cydsn\Test.cyprj -dcpsoc3 -verilog Test.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Jun 26 19:18:15 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\CSE\Documents\GitHub\Test\Test.cydsn\codegentemp\Test.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\CSE\Documents\GitHub\Test\Test.cydsn\codegentemp\Test.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Test.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\CSE\Documents\GitHub\Test\Test.cydsn\Test.cyprj -dcpsoc3 -verilog Test.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Jun 26 19:18:19 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\CSE\Documents\GitHub\Test\Test.cydsn\codegentemp\Test.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\CSE\Documents\GitHub\Test\Test.cydsn\codegentemp\Test.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Servo_B:PWMUDB:km_run\
	\Servo_B:PWMUDB:ctrl_cmpmode2_2\
	\Servo_B:PWMUDB:ctrl_cmpmode2_1\
	\Servo_B:PWMUDB:ctrl_cmpmode2_0\
	\Servo_B:PWMUDB:ctrl_cmpmode1_2\
	\Servo_B:PWMUDB:ctrl_cmpmode1_1\
	\Servo_B:PWMUDB:ctrl_cmpmode1_0\
	\Servo_B:PWMUDB:capt_rising\
	\Servo_B:PWMUDB:capt_falling\
	\Servo_B:PWMUDB:trig_rise\
	\Servo_B:PWMUDB:trig_fall\
	\Servo_B:PWMUDB:sc_kill\
	\Servo_B:PWMUDB:min_kill\
	\Servo_B:PWMUDB:km_tc\
	\Servo_B:PWMUDB:db_tc\
	\Servo_B:PWMUDB:dith_sel\
	\Servo_B:Net_101\
	\Servo_B:Net_96\
	\Servo_B:PWMUDB:MODULE_1:b_31\
	\Servo_B:PWMUDB:MODULE_1:b_30\
	\Servo_B:PWMUDB:MODULE_1:b_29\
	\Servo_B:PWMUDB:MODULE_1:b_28\
	\Servo_B:PWMUDB:MODULE_1:b_27\
	\Servo_B:PWMUDB:MODULE_1:b_26\
	\Servo_B:PWMUDB:MODULE_1:b_25\
	\Servo_B:PWMUDB:MODULE_1:b_24\
	\Servo_B:PWMUDB:MODULE_1:b_23\
	\Servo_B:PWMUDB:MODULE_1:b_22\
	\Servo_B:PWMUDB:MODULE_1:b_21\
	\Servo_B:PWMUDB:MODULE_1:b_20\
	\Servo_B:PWMUDB:MODULE_1:b_19\
	\Servo_B:PWMUDB:MODULE_1:b_18\
	\Servo_B:PWMUDB:MODULE_1:b_17\
	\Servo_B:PWMUDB:MODULE_1:b_16\
	\Servo_B:PWMUDB:MODULE_1:b_15\
	\Servo_B:PWMUDB:MODULE_1:b_14\
	\Servo_B:PWMUDB:MODULE_1:b_13\
	\Servo_B:PWMUDB:MODULE_1:b_12\
	\Servo_B:PWMUDB:MODULE_1:b_11\
	\Servo_B:PWMUDB:MODULE_1:b_10\
	\Servo_B:PWMUDB:MODULE_1:b_9\
	\Servo_B:PWMUDB:MODULE_1:b_8\
	\Servo_B:PWMUDB:MODULE_1:b_7\
	\Servo_B:PWMUDB:MODULE_1:b_6\
	\Servo_B:PWMUDB:MODULE_1:b_5\
	\Servo_B:PWMUDB:MODULE_1:b_4\
	\Servo_B:PWMUDB:MODULE_1:b_3\
	\Servo_B:PWMUDB:MODULE_1:b_2\
	\Servo_B:PWMUDB:MODULE_1:b_1\
	\Servo_B:PWMUDB:MODULE_1:b_0\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:a_31\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:a_30\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:a_29\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:a_28\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:a_27\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:a_26\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:a_25\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:a_24\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:b_31\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:b_30\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:b_29\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:b_28\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:b_27\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:b_26\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:b_25\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:b_24\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:b_23\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:b_22\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:b_21\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:b_20\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:b_19\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:b_18\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:b_17\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:b_16\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:b_15\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:b_14\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:b_13\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:b_12\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:b_11\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:b_10\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:b_9\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:b_8\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:b_7\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:b_6\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:b_5\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:b_4\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:b_3\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:b_2\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:b_1\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:b_0\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:s_31\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:s_30\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:s_29\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:s_28\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:s_27\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:s_26\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:s_25\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:s_24\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:s_23\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:s_22\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:s_21\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:s_20\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:s_19\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:s_18\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:s_17\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:s_16\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:s_15\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:s_14\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:s_13\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:s_12\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:s_11\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:s_10\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:s_9\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:s_8\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:s_7\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:s_6\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:s_5\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:s_4\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:s_3\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:s_2\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_8282
	Net_8276
	Net_8275
	\Servo_B:Net_113\
	\Servo_B:Net_107\
	\Servo_B:Net_114\
	\Servo_A:PWMUDB:km_run\
	\Servo_A:PWMUDB:ctrl_cmpmode2_2\
	\Servo_A:PWMUDB:ctrl_cmpmode2_1\
	\Servo_A:PWMUDB:ctrl_cmpmode2_0\
	\Servo_A:PWMUDB:ctrl_cmpmode1_2\
	\Servo_A:PWMUDB:ctrl_cmpmode1_1\
	\Servo_A:PWMUDB:ctrl_cmpmode1_0\
	\Servo_A:PWMUDB:capt_rising\
	\Servo_A:PWMUDB:capt_falling\
	\Servo_A:PWMUDB:trig_rise\
	\Servo_A:PWMUDB:trig_fall\
	\Servo_A:PWMUDB:sc_kill\
	\Servo_A:PWMUDB:min_kill\
	\Servo_A:PWMUDB:km_tc\
	\Servo_A:PWMUDB:db_tc\
	\Servo_A:PWMUDB:dith_sel\
	\Servo_A:Net_101\
	\Servo_A:Net_96\
	\Servo_A:PWMUDB:MODULE_2:b_31\
	\Servo_A:PWMUDB:MODULE_2:b_30\
	\Servo_A:PWMUDB:MODULE_2:b_29\
	\Servo_A:PWMUDB:MODULE_2:b_28\
	\Servo_A:PWMUDB:MODULE_2:b_27\
	\Servo_A:PWMUDB:MODULE_2:b_26\
	\Servo_A:PWMUDB:MODULE_2:b_25\
	\Servo_A:PWMUDB:MODULE_2:b_24\
	\Servo_A:PWMUDB:MODULE_2:b_23\
	\Servo_A:PWMUDB:MODULE_2:b_22\
	\Servo_A:PWMUDB:MODULE_2:b_21\
	\Servo_A:PWMUDB:MODULE_2:b_20\
	\Servo_A:PWMUDB:MODULE_2:b_19\
	\Servo_A:PWMUDB:MODULE_2:b_18\
	\Servo_A:PWMUDB:MODULE_2:b_17\
	\Servo_A:PWMUDB:MODULE_2:b_16\
	\Servo_A:PWMUDB:MODULE_2:b_15\
	\Servo_A:PWMUDB:MODULE_2:b_14\
	\Servo_A:PWMUDB:MODULE_2:b_13\
	\Servo_A:PWMUDB:MODULE_2:b_12\
	\Servo_A:PWMUDB:MODULE_2:b_11\
	\Servo_A:PWMUDB:MODULE_2:b_10\
	\Servo_A:PWMUDB:MODULE_2:b_9\
	\Servo_A:PWMUDB:MODULE_2:b_8\
	\Servo_A:PWMUDB:MODULE_2:b_7\
	\Servo_A:PWMUDB:MODULE_2:b_6\
	\Servo_A:PWMUDB:MODULE_2:b_5\
	\Servo_A:PWMUDB:MODULE_2:b_4\
	\Servo_A:PWMUDB:MODULE_2:b_3\
	\Servo_A:PWMUDB:MODULE_2:b_2\
	\Servo_A:PWMUDB:MODULE_2:b_1\
	\Servo_A:PWMUDB:MODULE_2:b_0\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:a_31\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:a_30\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:a_29\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:a_28\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:a_27\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:a_26\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:a_25\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:a_24\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:b_31\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:b_30\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:b_29\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:b_28\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:b_27\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:b_26\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:b_25\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:b_24\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:b_23\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:b_22\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:b_21\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:b_20\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:b_19\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:b_18\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:b_17\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:b_16\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:b_15\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:b_14\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:b_13\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:b_12\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:b_11\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:b_10\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:b_9\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:b_8\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:b_7\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:b_6\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:b_5\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:b_4\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:b_3\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:b_2\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:b_1\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:b_0\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:s_31\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:s_30\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:s_29\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:s_28\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:s_27\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:s_26\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:s_25\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:s_24\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:s_23\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:s_22\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:s_21\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:s_20\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:s_19\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:s_18\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:s_17\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:s_16\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:s_15\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:s_14\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:s_13\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:s_12\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:s_11\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:s_10\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:s_9\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:s_8\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:s_7\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:s_6\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:s_5\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:s_4\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:s_3\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:s_2\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_8293
	Net_8287
	Net_8286
	\Servo_A:Net_113\
	\Servo_A:Net_107\
	\Servo_A:Net_114\
	\EN_A_PWM:PWMUDB:km_run\
	\EN_A_PWM:PWMUDB:ctrl_enable\
	\EN_A_PWM:PWMUDB:control_7\
	\EN_A_PWM:PWMUDB:control_6\
	\EN_A_PWM:PWMUDB:control_5\
	\EN_A_PWM:PWMUDB:control_4\
	\EN_A_PWM:PWMUDB:control_3\
	\EN_A_PWM:PWMUDB:control_2\
	\EN_A_PWM:PWMUDB:control_1\
	\EN_A_PWM:PWMUDB:control_0\
	\EN_A_PWM:PWMUDB:ctrl_cmpmode2_2\
	\EN_A_PWM:PWMUDB:ctrl_cmpmode2_1\
	\EN_A_PWM:PWMUDB:ctrl_cmpmode2_0\
	\EN_A_PWM:PWMUDB:ctrl_cmpmode1_2\
	\EN_A_PWM:PWMUDB:ctrl_cmpmode1_1\
	\EN_A_PWM:PWMUDB:ctrl_cmpmode1_0\
	\EN_A_PWM:PWMUDB:capt_rising\
	\EN_A_PWM:PWMUDB:capt_falling\
	\EN_A_PWM:PWMUDB:trig_rise\
	\EN_A_PWM:PWMUDB:trig_fall\
	\EN_A_PWM:PWMUDB:sc_kill\
	\EN_A_PWM:PWMUDB:min_kill\
	\EN_A_PWM:PWMUDB:km_tc\
	\EN_A_PWM:PWMUDB:db_tc\
	\EN_A_PWM:PWMUDB:dith_sel\
	\EN_A_PWM:PWMUDB:compare2\
	\EN_A_PWM:Net_101\
	Net_8299
	Net_8300
	\EN_A_PWM:PWMUDB:MODULE_3:b_31\
	\EN_A_PWM:PWMUDB:MODULE_3:b_30\
	\EN_A_PWM:PWMUDB:MODULE_3:b_29\
	\EN_A_PWM:PWMUDB:MODULE_3:b_28\
	\EN_A_PWM:PWMUDB:MODULE_3:b_27\
	\EN_A_PWM:PWMUDB:MODULE_3:b_26\
	\EN_A_PWM:PWMUDB:MODULE_3:b_25\
	\EN_A_PWM:PWMUDB:MODULE_3:b_24\
	\EN_A_PWM:PWMUDB:MODULE_3:b_23\
	\EN_A_PWM:PWMUDB:MODULE_3:b_22\
	\EN_A_PWM:PWMUDB:MODULE_3:b_21\
	\EN_A_PWM:PWMUDB:MODULE_3:b_20\
	\EN_A_PWM:PWMUDB:MODULE_3:b_19\
	\EN_A_PWM:PWMUDB:MODULE_3:b_18\
	\EN_A_PWM:PWMUDB:MODULE_3:b_17\
	\EN_A_PWM:PWMUDB:MODULE_3:b_16\
	\EN_A_PWM:PWMUDB:MODULE_3:b_15\
	\EN_A_PWM:PWMUDB:MODULE_3:b_14\
	\EN_A_PWM:PWMUDB:MODULE_3:b_13\
	\EN_A_PWM:PWMUDB:MODULE_3:b_12\
	\EN_A_PWM:PWMUDB:MODULE_3:b_11\
	\EN_A_PWM:PWMUDB:MODULE_3:b_10\
	\EN_A_PWM:PWMUDB:MODULE_3:b_9\
	\EN_A_PWM:PWMUDB:MODULE_3:b_8\
	\EN_A_PWM:PWMUDB:MODULE_3:b_7\
	\EN_A_PWM:PWMUDB:MODULE_3:b_6\
	\EN_A_PWM:PWMUDB:MODULE_3:b_5\
	\EN_A_PWM:PWMUDB:MODULE_3:b_4\
	\EN_A_PWM:PWMUDB:MODULE_3:b_3\
	\EN_A_PWM:PWMUDB:MODULE_3:b_2\
	\EN_A_PWM:PWMUDB:MODULE_3:b_1\
	\EN_A_PWM:PWMUDB:MODULE_3:b_0\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_31\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_30\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_29\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_28\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_27\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_26\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_25\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_24\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:b_31\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:b_30\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:b_29\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:b_28\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:b_27\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:b_26\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:b_25\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:b_24\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:b_23\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:b_22\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:b_21\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:b_20\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:b_19\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:b_18\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:b_17\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:b_16\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:b_15\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:b_14\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:b_13\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:b_12\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:b_11\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:b_10\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:b_9\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:b_8\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:b_7\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:b_6\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:b_5\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:b_4\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:b_3\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:b_2\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:b_1\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:b_0\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:s_31\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:s_30\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:s_29\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:s_28\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:s_27\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:s_26\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:s_25\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:s_24\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:s_23\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:s_22\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:s_21\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:s_20\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:s_19\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:s_18\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:s_17\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:s_16\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:s_15\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:s_14\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:s_13\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:s_12\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:s_11\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:s_10\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:s_9\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:s_8\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:s_7\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:s_6\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:s_5\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:s_4\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:s_3\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:s_2\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_8301
	Net_8298
	\EN_A_PWM:Net_113\
	\EN_A_PWM:Net_107\
	\EN_A_PWM:Net_114\
	\EN_B_PWM:PWMUDB:km_run\
	\EN_B_PWM:PWMUDB:ctrl_enable\
	\EN_B_PWM:PWMUDB:control_7\
	\EN_B_PWM:PWMUDB:control_6\
	\EN_B_PWM:PWMUDB:control_5\
	\EN_B_PWM:PWMUDB:control_4\
	\EN_B_PWM:PWMUDB:control_3\
	\EN_B_PWM:PWMUDB:control_2\
	\EN_B_PWM:PWMUDB:control_1\
	\EN_B_PWM:PWMUDB:control_0\
	\EN_B_PWM:PWMUDB:ctrl_cmpmode2_2\
	\EN_B_PWM:PWMUDB:ctrl_cmpmode2_1\
	\EN_B_PWM:PWMUDB:ctrl_cmpmode2_0\
	\EN_B_PWM:PWMUDB:ctrl_cmpmode1_2\
	\EN_B_PWM:PWMUDB:ctrl_cmpmode1_1\
	\EN_B_PWM:PWMUDB:ctrl_cmpmode1_0\
	\EN_B_PWM:PWMUDB:capt_rising\
	\EN_B_PWM:PWMUDB:capt_falling\
	\EN_B_PWM:PWMUDB:trig_rise\
	\EN_B_PWM:PWMUDB:trig_fall\
	\EN_B_PWM:PWMUDB:sc_kill\
	\EN_B_PWM:PWMUDB:min_kill\
	\EN_B_PWM:PWMUDB:km_tc\
	\EN_B_PWM:PWMUDB:db_tc\
	\EN_B_PWM:PWMUDB:dith_sel\
	\EN_B_PWM:PWMUDB:compare2\
	\EN_B_PWM:Net_101\
	Net_4880
	Net_4881
	\EN_B_PWM:PWMUDB:MODULE_4:b_31\
	\EN_B_PWM:PWMUDB:MODULE_4:b_30\
	\EN_B_PWM:PWMUDB:MODULE_4:b_29\
	\EN_B_PWM:PWMUDB:MODULE_4:b_28\
	\EN_B_PWM:PWMUDB:MODULE_4:b_27\
	\EN_B_PWM:PWMUDB:MODULE_4:b_26\
	\EN_B_PWM:PWMUDB:MODULE_4:b_25\
	\EN_B_PWM:PWMUDB:MODULE_4:b_24\
	\EN_B_PWM:PWMUDB:MODULE_4:b_23\
	\EN_B_PWM:PWMUDB:MODULE_4:b_22\
	\EN_B_PWM:PWMUDB:MODULE_4:b_21\
	\EN_B_PWM:PWMUDB:MODULE_4:b_20\
	\EN_B_PWM:PWMUDB:MODULE_4:b_19\
	\EN_B_PWM:PWMUDB:MODULE_4:b_18\
	\EN_B_PWM:PWMUDB:MODULE_4:b_17\
	\EN_B_PWM:PWMUDB:MODULE_4:b_16\
	\EN_B_PWM:PWMUDB:MODULE_4:b_15\
	\EN_B_PWM:PWMUDB:MODULE_4:b_14\
	\EN_B_PWM:PWMUDB:MODULE_4:b_13\
	\EN_B_PWM:PWMUDB:MODULE_4:b_12\
	\EN_B_PWM:PWMUDB:MODULE_4:b_11\
	\EN_B_PWM:PWMUDB:MODULE_4:b_10\
	\EN_B_PWM:PWMUDB:MODULE_4:b_9\
	\EN_B_PWM:PWMUDB:MODULE_4:b_8\
	\EN_B_PWM:PWMUDB:MODULE_4:b_7\
	\EN_B_PWM:PWMUDB:MODULE_4:b_6\
	\EN_B_PWM:PWMUDB:MODULE_4:b_5\
	\EN_B_PWM:PWMUDB:MODULE_4:b_4\
	\EN_B_PWM:PWMUDB:MODULE_4:b_3\
	\EN_B_PWM:PWMUDB:MODULE_4:b_2\
	\EN_B_PWM:PWMUDB:MODULE_4:b_1\
	\EN_B_PWM:PWMUDB:MODULE_4:b_0\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_31\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_30\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_29\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_28\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_27\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_26\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_25\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_24\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:b_31\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:b_30\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:b_29\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:b_28\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:b_27\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:b_26\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:b_25\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:b_24\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:b_23\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:b_22\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:b_21\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:b_20\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:b_19\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:b_18\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:b_17\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:b_16\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:b_15\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:b_14\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:b_13\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:b_12\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:b_11\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:b_10\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:b_9\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:b_8\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:b_7\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:b_6\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:b_5\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:b_4\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:b_3\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:b_2\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:b_1\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:b_0\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:s_31\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:s_30\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:s_29\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:s_28\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:s_27\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:s_26\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:s_25\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:s_24\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:s_23\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:s_22\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:s_21\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:s_20\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:s_19\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:s_18\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:s_17\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:s_16\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:s_15\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:s_14\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:s_13\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:s_12\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:s_11\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:s_10\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:s_9\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:s_8\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:s_7\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:s_6\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:s_5\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:s_4\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:s_3\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:s_2\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_4882
	Net_4879
	\EN_B_PWM:Net_113\
	\EN_B_PWM:Net_107\
	\EN_B_PWM:Net_114\
	Net_5058
	Net_5059
	Net_5060
	Net_5061
	Net_5062
	Net_3156
	Net_3158
	Net_3159
	Net_3160
	Net_3161
	\I2C:udb_clk\
	Net_8321
	\I2C:Net_973\
	Net_8322
	\I2C:Net_974\
	\I2C:timeout_clk\
	Net_8327
	\I2C:Net_975\
	Net_8326
	Net_8325
	\UART:BUART:reset_sr\
	Net_8357
	Net_8358
	\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	Net_8353
	\UART:BUART:sRX:MODULE_8:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_9:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_9:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_9:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_9:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_9:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_9:lt\
	\UART:BUART:sRX:MODULE_9:eq\
	\UART:BUART:sRX:MODULE_9:gt\
	\UART:BUART:sRX:MODULE_9:gte\
	\UART:BUART:sRX:MODULE_9:lte\

    Synthesized names
	\Servo_B:PWMUDB:add_vi_vv_MODGEN_1_31\
	\Servo_B:PWMUDB:add_vi_vv_MODGEN_1_30\
	\Servo_B:PWMUDB:add_vi_vv_MODGEN_1_29\
	\Servo_B:PWMUDB:add_vi_vv_MODGEN_1_28\
	\Servo_B:PWMUDB:add_vi_vv_MODGEN_1_27\
	\Servo_B:PWMUDB:add_vi_vv_MODGEN_1_26\
	\Servo_B:PWMUDB:add_vi_vv_MODGEN_1_25\
	\Servo_B:PWMUDB:add_vi_vv_MODGEN_1_24\
	\Servo_B:PWMUDB:add_vi_vv_MODGEN_1_23\
	\Servo_B:PWMUDB:add_vi_vv_MODGEN_1_22\
	\Servo_B:PWMUDB:add_vi_vv_MODGEN_1_21\
	\Servo_B:PWMUDB:add_vi_vv_MODGEN_1_20\
	\Servo_B:PWMUDB:add_vi_vv_MODGEN_1_19\
	\Servo_B:PWMUDB:add_vi_vv_MODGEN_1_18\
	\Servo_B:PWMUDB:add_vi_vv_MODGEN_1_17\
	\Servo_B:PWMUDB:add_vi_vv_MODGEN_1_16\
	\Servo_B:PWMUDB:add_vi_vv_MODGEN_1_15\
	\Servo_B:PWMUDB:add_vi_vv_MODGEN_1_14\
	\Servo_B:PWMUDB:add_vi_vv_MODGEN_1_13\
	\Servo_B:PWMUDB:add_vi_vv_MODGEN_1_12\
	\Servo_B:PWMUDB:add_vi_vv_MODGEN_1_11\
	\Servo_B:PWMUDB:add_vi_vv_MODGEN_1_10\
	\Servo_B:PWMUDB:add_vi_vv_MODGEN_1_9\
	\Servo_B:PWMUDB:add_vi_vv_MODGEN_1_8\
	\Servo_B:PWMUDB:add_vi_vv_MODGEN_1_7\
	\Servo_B:PWMUDB:add_vi_vv_MODGEN_1_6\
	\Servo_B:PWMUDB:add_vi_vv_MODGEN_1_5\
	\Servo_B:PWMUDB:add_vi_vv_MODGEN_1_4\
	\Servo_B:PWMUDB:add_vi_vv_MODGEN_1_3\
	\Servo_B:PWMUDB:add_vi_vv_MODGEN_1_2\
	\Servo_A:PWMUDB:add_vi_vv_MODGEN_2_31\
	\Servo_A:PWMUDB:add_vi_vv_MODGEN_2_30\
	\Servo_A:PWMUDB:add_vi_vv_MODGEN_2_29\
	\Servo_A:PWMUDB:add_vi_vv_MODGEN_2_28\
	\Servo_A:PWMUDB:add_vi_vv_MODGEN_2_27\
	\Servo_A:PWMUDB:add_vi_vv_MODGEN_2_26\
	\Servo_A:PWMUDB:add_vi_vv_MODGEN_2_25\
	\Servo_A:PWMUDB:add_vi_vv_MODGEN_2_24\
	\Servo_A:PWMUDB:add_vi_vv_MODGEN_2_23\
	\Servo_A:PWMUDB:add_vi_vv_MODGEN_2_22\
	\Servo_A:PWMUDB:add_vi_vv_MODGEN_2_21\
	\Servo_A:PWMUDB:add_vi_vv_MODGEN_2_20\
	\Servo_A:PWMUDB:add_vi_vv_MODGEN_2_19\
	\Servo_A:PWMUDB:add_vi_vv_MODGEN_2_18\
	\Servo_A:PWMUDB:add_vi_vv_MODGEN_2_17\
	\Servo_A:PWMUDB:add_vi_vv_MODGEN_2_16\
	\Servo_A:PWMUDB:add_vi_vv_MODGEN_2_15\
	\Servo_A:PWMUDB:add_vi_vv_MODGEN_2_14\
	\Servo_A:PWMUDB:add_vi_vv_MODGEN_2_13\
	\Servo_A:PWMUDB:add_vi_vv_MODGEN_2_12\
	\Servo_A:PWMUDB:add_vi_vv_MODGEN_2_11\
	\Servo_A:PWMUDB:add_vi_vv_MODGEN_2_10\
	\Servo_A:PWMUDB:add_vi_vv_MODGEN_2_9\
	\Servo_A:PWMUDB:add_vi_vv_MODGEN_2_8\
	\Servo_A:PWMUDB:add_vi_vv_MODGEN_2_7\
	\Servo_A:PWMUDB:add_vi_vv_MODGEN_2_6\
	\Servo_A:PWMUDB:add_vi_vv_MODGEN_2_5\
	\Servo_A:PWMUDB:add_vi_vv_MODGEN_2_4\
	\Servo_A:PWMUDB:add_vi_vv_MODGEN_2_3\
	\Servo_A:PWMUDB:add_vi_vv_MODGEN_2_2\
	\EN_A_PWM:PWMUDB:add_vi_vv_MODGEN_3_31\
	\EN_A_PWM:PWMUDB:add_vi_vv_MODGEN_3_30\
	\EN_A_PWM:PWMUDB:add_vi_vv_MODGEN_3_29\
	\EN_A_PWM:PWMUDB:add_vi_vv_MODGEN_3_28\
	\EN_A_PWM:PWMUDB:add_vi_vv_MODGEN_3_27\
	\EN_A_PWM:PWMUDB:add_vi_vv_MODGEN_3_26\
	\EN_A_PWM:PWMUDB:add_vi_vv_MODGEN_3_25\
	\EN_A_PWM:PWMUDB:add_vi_vv_MODGEN_3_24\
	\EN_A_PWM:PWMUDB:add_vi_vv_MODGEN_3_23\
	\EN_A_PWM:PWMUDB:add_vi_vv_MODGEN_3_22\
	\EN_A_PWM:PWMUDB:add_vi_vv_MODGEN_3_21\
	\EN_A_PWM:PWMUDB:add_vi_vv_MODGEN_3_20\
	\EN_A_PWM:PWMUDB:add_vi_vv_MODGEN_3_19\
	\EN_A_PWM:PWMUDB:add_vi_vv_MODGEN_3_18\
	\EN_A_PWM:PWMUDB:add_vi_vv_MODGEN_3_17\
	\EN_A_PWM:PWMUDB:add_vi_vv_MODGEN_3_16\
	\EN_A_PWM:PWMUDB:add_vi_vv_MODGEN_3_15\
	\EN_A_PWM:PWMUDB:add_vi_vv_MODGEN_3_14\
	\EN_A_PWM:PWMUDB:add_vi_vv_MODGEN_3_13\
	\EN_A_PWM:PWMUDB:add_vi_vv_MODGEN_3_12\
	\EN_A_PWM:PWMUDB:add_vi_vv_MODGEN_3_11\
	\EN_A_PWM:PWMUDB:add_vi_vv_MODGEN_3_10\
	\EN_A_PWM:PWMUDB:add_vi_vv_MODGEN_3_9\
	\EN_A_PWM:PWMUDB:add_vi_vv_MODGEN_3_8\
	\EN_A_PWM:PWMUDB:add_vi_vv_MODGEN_3_7\
	\EN_A_PWM:PWMUDB:add_vi_vv_MODGEN_3_6\
	\EN_A_PWM:PWMUDB:add_vi_vv_MODGEN_3_5\
	\EN_A_PWM:PWMUDB:add_vi_vv_MODGEN_3_4\
	\EN_A_PWM:PWMUDB:add_vi_vv_MODGEN_3_3\
	\EN_A_PWM:PWMUDB:add_vi_vv_MODGEN_3_2\
	\EN_B_PWM:PWMUDB:add_vi_vv_MODGEN_4_31\
	\EN_B_PWM:PWMUDB:add_vi_vv_MODGEN_4_30\
	\EN_B_PWM:PWMUDB:add_vi_vv_MODGEN_4_29\
	\EN_B_PWM:PWMUDB:add_vi_vv_MODGEN_4_28\
	\EN_B_PWM:PWMUDB:add_vi_vv_MODGEN_4_27\
	\EN_B_PWM:PWMUDB:add_vi_vv_MODGEN_4_26\
	\EN_B_PWM:PWMUDB:add_vi_vv_MODGEN_4_25\
	\EN_B_PWM:PWMUDB:add_vi_vv_MODGEN_4_24\
	\EN_B_PWM:PWMUDB:add_vi_vv_MODGEN_4_23\
	\EN_B_PWM:PWMUDB:add_vi_vv_MODGEN_4_22\
	\EN_B_PWM:PWMUDB:add_vi_vv_MODGEN_4_21\
	\EN_B_PWM:PWMUDB:add_vi_vv_MODGEN_4_20\
	\EN_B_PWM:PWMUDB:add_vi_vv_MODGEN_4_19\
	\EN_B_PWM:PWMUDB:add_vi_vv_MODGEN_4_18\
	\EN_B_PWM:PWMUDB:add_vi_vv_MODGEN_4_17\
	\EN_B_PWM:PWMUDB:add_vi_vv_MODGEN_4_16\
	\EN_B_PWM:PWMUDB:add_vi_vv_MODGEN_4_15\
	\EN_B_PWM:PWMUDB:add_vi_vv_MODGEN_4_14\
	\EN_B_PWM:PWMUDB:add_vi_vv_MODGEN_4_13\
	\EN_B_PWM:PWMUDB:add_vi_vv_MODGEN_4_12\
	\EN_B_PWM:PWMUDB:add_vi_vv_MODGEN_4_11\
	\EN_B_PWM:PWMUDB:add_vi_vv_MODGEN_4_10\
	\EN_B_PWM:PWMUDB:add_vi_vv_MODGEN_4_9\
	\EN_B_PWM:PWMUDB:add_vi_vv_MODGEN_4_8\
	\EN_B_PWM:PWMUDB:add_vi_vv_MODGEN_4_7\
	\EN_B_PWM:PWMUDB:add_vi_vv_MODGEN_4_6\
	\EN_B_PWM:PWMUDB:add_vi_vv_MODGEN_4_5\
	\EN_B_PWM:PWMUDB:add_vi_vv_MODGEN_4_4\
	\EN_B_PWM:PWMUDB:add_vi_vv_MODGEN_4_3\
	\EN_B_PWM:PWMUDB:add_vi_vv_MODGEN_4_2\

Deleted 599 User equations/components.
Deleted 120 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Servo_B:PWMUDB:hwCapture\ to zero
Aliasing \Servo_B:PWMUDB:trig_out\ to one
Aliasing \Servo_B:PWMUDB:runmode_enable\\R\ to zero
Aliasing \Servo_B:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Servo_B:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \Servo_B:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Servo_B:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \Servo_B:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Servo_B:PWMUDB:final_kill\ to one
Aliasing \Servo_B:PWMUDB:dith_count_1\\R\ to zero
Aliasing \Servo_B:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Servo_B:PWMUDB:dith_count_0\\R\ to zero
Aliasing \Servo_B:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Servo_B:PWMUDB:reset\ to zero
Aliasing \Servo_B:PWMUDB:status_6\ to zero
Aliasing \Servo_B:PWMUDB:status_4\ to zero
Aliasing \Servo_B:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \Servo_B:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Servo_B:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \Servo_B:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Servo_B:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \Servo_B:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Servo_B:PWMUDB:cs_addr_0\ to zero
Aliasing \Servo_B:PWMUDB:pwm_temp\ to zero
Aliasing \Servo_B:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \Servo_B:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \Servo_B:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \Servo_B:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \Servo_B:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \Servo_B:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \Servo_B:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \Servo_B:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \Servo_B:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \Servo_B:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \Servo_B:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \Servo_B:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \Servo_B:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \Servo_B:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \Servo_B:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \Servo_B:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \Servo_B:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \Servo_B:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \Servo_B:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \Servo_B:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \Servo_B:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \Servo_B:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Servo_1B_net_0 to one
Aliasing tmpOE__Servo_2B_net_0 to one
Aliasing tmpOE__Servo_1A_net_0 to one
Aliasing tmpOE__Servo_2A_net_0 to one
Aliasing \Servo_A:PWMUDB:hwCapture\ to zero
Aliasing \Servo_A:PWMUDB:trig_out\ to one
Aliasing \Servo_A:PWMUDB:runmode_enable\\R\ to zero
Aliasing \Servo_A:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Servo_A:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \Servo_A:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Servo_A:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \Servo_A:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Servo_A:PWMUDB:final_kill\ to one
Aliasing \Servo_A:PWMUDB:dith_count_1\\R\ to zero
Aliasing \Servo_A:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Servo_A:PWMUDB:dith_count_0\\R\ to zero
Aliasing \Servo_A:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Servo_A:PWMUDB:reset\ to zero
Aliasing \Servo_A:PWMUDB:status_6\ to zero
Aliasing \Servo_A:PWMUDB:status_4\ to zero
Aliasing \Servo_A:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \Servo_A:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Servo_A:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \Servo_A:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Servo_A:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \Servo_A:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Servo_A:PWMUDB:cs_addr_0\ to zero
Aliasing \Servo_A:PWMUDB:pwm_temp\ to zero
Aliasing \Servo_A:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \Servo_A:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \Servo_A:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \Servo_A:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \Servo_A:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \Servo_A:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \Servo_A:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \Servo_A:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \Servo_A:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \Servo_A:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \Servo_A:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \Servo_A:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \Servo_A:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \Servo_A:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \Servo_A:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \Servo_A:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \Servo_A:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \Servo_A:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \Servo_A:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \Servo_A:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \Servo_A:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \Servo_A:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \EN_A_PWM:PWMUDB:hwCapture\ to zero
Aliasing \EN_A_PWM:PWMUDB:trig_out\ to one
Aliasing \EN_A_PWM:PWMUDB:runmode_enable\\R\ to zero
Aliasing \EN_A_PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \EN_A_PWM:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \EN_A_PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \EN_A_PWM:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \EN_A_PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \EN_A_PWM:PWMUDB:final_kill\ to one
Aliasing \EN_A_PWM:PWMUDB:dith_count_1\\R\ to zero
Aliasing \EN_A_PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \EN_A_PWM:PWMUDB:dith_count_0\\R\ to zero
Aliasing \EN_A_PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \EN_A_PWM:PWMUDB:reset\ to zero
Aliasing \EN_A_PWM:PWMUDB:status_6\ to zero
Aliasing \EN_A_PWM:PWMUDB:status_4\ to zero
Aliasing \EN_A_PWM:PWMUDB:cmp2\ to zero
Aliasing \EN_A_PWM:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \EN_A_PWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \EN_A_PWM:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \EN_A_PWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \EN_A_PWM:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \EN_A_PWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \EN_A_PWM:PWMUDB:cs_addr_0\ to zero
Aliasing \EN_A_PWM:PWMUDB:pwm1_i\ to zero
Aliasing \EN_A_PWM:PWMUDB:pwm2_i\ to zero
Aliasing \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__IN_3_net_0 to one
Aliasing \EN_B_PWM:PWMUDB:hwCapture\ to zero
Aliasing \EN_B_PWM:PWMUDB:trig_out\ to one
Aliasing \EN_B_PWM:PWMUDB:runmode_enable\\R\ to zero
Aliasing \EN_B_PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \EN_B_PWM:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \EN_B_PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \EN_B_PWM:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \EN_B_PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \EN_B_PWM:PWMUDB:final_kill\ to one
Aliasing \EN_B_PWM:PWMUDB:dith_count_1\\R\ to zero
Aliasing \EN_B_PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \EN_B_PWM:PWMUDB:dith_count_0\\R\ to zero
Aliasing \EN_B_PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \EN_B_PWM:PWMUDB:reset\ to zero
Aliasing \EN_B_PWM:PWMUDB:status_6\ to zero
Aliasing \EN_B_PWM:PWMUDB:status_4\ to zero
Aliasing \EN_B_PWM:PWMUDB:cmp2\ to zero
Aliasing \EN_B_PWM:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \EN_B_PWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \EN_B_PWM:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \EN_B_PWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \EN_B_PWM:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \EN_B_PWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \EN_B_PWM:PWMUDB:cs_addr_0\ to zero
Aliasing \EN_B_PWM:PWMUDB:pwm1_i\ to zero
Aliasing \EN_B_PWM:PWMUDB:pwm2_i\ to zero
Aliasing \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_23\ to zero
Aliasing \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_22\ to zero
Aliasing \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_21\ to zero
Aliasing \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_20\ to zero
Aliasing \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_19\ to zero
Aliasing \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_18\ to zero
Aliasing \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_17\ to zero
Aliasing \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_16\ to zero
Aliasing \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_15\ to zero
Aliasing \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_14\ to zero
Aliasing \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_13\ to zero
Aliasing \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_12\ to zero
Aliasing \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_11\ to zero
Aliasing \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_10\ to zero
Aliasing \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_9\ to zero
Aliasing \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_8\ to zero
Aliasing \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_7\ to zero
Aliasing \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_6\ to zero
Aliasing \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_5\ to zero
Aliasing \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_4\ to zero
Aliasing \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_3\ to zero
Aliasing \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_2\ to zero
Aliasing \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__EN_A_net_0 to one
Aliasing tmpOE__EN_B_net_0 to one
Aliasing \Motor_A:clk\ to zero
Aliasing \Motor_A:rst\ to zero
Aliasing \Motor_B:clk\ to zero
Aliasing \Motor_B:rst\ to zero
Aliasing tmpOE__IN_4_net_0 to one
Aliasing tmpOE__IN_1_net_0 to one
Aliasing tmpOE__IN_2_net_0 to one
Aliasing tmpOE__SDA_1_net_0 to one
Aliasing tmpOE__SCL_1_net_0 to one
Aliasing \I2C:Net_969\ to one
Aliasing \I2C:Net_968\ to one
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalParityType_1\ to zero
Aliasing \UART:BUART:FinalParityType_0\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_ctrl_mark\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN6_1\ to \UART:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN6_0\ to \UART:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_1\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN7_1\ to \UART:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN7_0\ to \UART:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:rx_status_1\ to zero
Aliasing \UART:BUART:sRX:MODULE_8:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_8:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_8:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_8:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_8:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_8:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_8:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_8:g2:a0:newb_2\ to one
Aliasing \UART:BUART:sRX:MODULE_8:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:MODULE_8:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing \Servo_B:PWMUDB:min_kill_reg\\D\ to one
Aliasing \Servo_B:PWMUDB:prevCapture\\D\ to zero
Aliasing \Servo_B:PWMUDB:trig_last\\D\ to zero
Aliasing \Servo_B:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \Servo_B:PWMUDB:tc_i_reg\\D\ to \Servo_B:PWMUDB:status_2\
Aliasing \Servo_A:PWMUDB:min_kill_reg\\D\ to one
Aliasing \Servo_A:PWMUDB:prevCapture\\D\ to zero
Aliasing \Servo_A:PWMUDB:trig_last\\D\ to zero
Aliasing \Servo_A:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \Servo_A:PWMUDB:tc_i_reg\\D\ to \Servo_A:PWMUDB:status_2\
Aliasing \EN_A_PWM:PWMUDB:min_kill_reg\\D\ to one
Aliasing \EN_A_PWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \EN_A_PWM:PWMUDB:trig_last\\D\ to zero
Aliasing \EN_A_PWM:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \EN_A_PWM:PWMUDB:prevCompare1\\D\ to \EN_A_PWM:PWMUDB:pwm_temp\
Aliasing \EN_A_PWM:PWMUDB:tc_i_reg\\D\ to \EN_A_PWM:PWMUDB:status_2\
Aliasing \EN_B_PWM:PWMUDB:min_kill_reg\\D\ to one
Aliasing \EN_B_PWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \EN_B_PWM:PWMUDB:trig_last\\D\ to zero
Aliasing \EN_B_PWM:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \EN_B_PWM:PWMUDB:prevCompare1\\D\ to \EN_B_PWM:PWMUDB:pwm_temp\
Aliasing \EN_B_PWM:PWMUDB:tc_i_reg\\D\ to \EN_B_PWM:PWMUDB:status_2\
Aliasing \UART:BUART:reset_reg\\D\ to zero
Aliasing Net_8354D to zero
Aliasing \UART:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire \Servo_B:PWMUDB:ctrl_enable\[16] = \Servo_B:PWMUDB:control_7\[8]
Removing Lhs of wire \Servo_B:PWMUDB:hwCapture\[26] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:hwEnable\[27] = \Servo_B:PWMUDB:control_7\[8]
Removing Lhs of wire \Servo_B:PWMUDB:trig_out\[31] = one[4]
Removing Lhs of wire \Servo_B:PWMUDB:runmode_enable\\R\[33] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:runmode_enable\\S\[34] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:final_enable\[35] = \Servo_B:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \Servo_B:PWMUDB:ltch_kill_reg\\R\[39] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:ltch_kill_reg\\S\[40] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:min_kill_reg\\R\[41] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:min_kill_reg\\S\[42] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:final_kill\[45] = one[4]
Removing Lhs of wire \Servo_B:PWMUDB:add_vi_vv_MODGEN_1_1\[49] = \Servo_B:PWMUDB:MODULE_1:g2:a0:s_1\[338]
Removing Lhs of wire \Servo_B:PWMUDB:add_vi_vv_MODGEN_1_0\[51] = \Servo_B:PWMUDB:MODULE_1:g2:a0:s_0\[339]
Removing Lhs of wire \Servo_B:PWMUDB:dith_count_1\\R\[52] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:dith_count_1\\S\[53] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:dith_count_0\\R\[54] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:dith_count_0\\S\[55] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:reset\[58] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:status_6\[59] = zero[7]
Removing Rhs of wire \Servo_B:PWMUDB:status_5\[60] = \Servo_B:PWMUDB:final_kill_reg\[75]
Removing Lhs of wire \Servo_B:PWMUDB:status_4\[61] = zero[7]
Removing Rhs of wire \Servo_B:PWMUDB:status_3\[62] = \Servo_B:PWMUDB:fifo_full\[82]
Removing Rhs of wire \Servo_B:PWMUDB:status_1\[64] = \Servo_B:PWMUDB:cmp2_status_reg\[74]
Removing Rhs of wire \Servo_B:PWMUDB:status_0\[65] = \Servo_B:PWMUDB:cmp1_status_reg\[73]
Removing Lhs of wire \Servo_B:PWMUDB:cmp1_status_reg\\R\[76] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:cmp1_status_reg\\S\[77] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:cmp2_status_reg\\R\[78] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:cmp2_status_reg\\S\[79] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:final_kill_reg\\R\[80] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:final_kill_reg\\S\[81] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:cs_addr_2\[83] = \Servo_B:PWMUDB:tc_i\[37]
Removing Lhs of wire \Servo_B:PWMUDB:cs_addr_1\[84] = \Servo_B:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \Servo_B:PWMUDB:cs_addr_0\[85] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:compare1\[166] = \Servo_B:PWMUDB:cmp1_less\[137]
Removing Lhs of wire \Servo_B:PWMUDB:compare2\[167] = \Servo_B:PWMUDB:cmp2_less\[140]
Removing Rhs of wire Net_6983[177] = \Servo_B:PWMUDB:pwm1_i_reg\[170]
Removing Rhs of wire Net_7018[178] = \Servo_B:PWMUDB:pwm2_i_reg\[172]
Removing Lhs of wire \Servo_B:PWMUDB:pwm_temp\[179] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:MODULE_1:g2:a0:a_23\[220] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:MODULE_1:g2:a0:a_22\[221] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:MODULE_1:g2:a0:a_21\[222] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:MODULE_1:g2:a0:a_20\[223] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:MODULE_1:g2:a0:a_19\[224] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:MODULE_1:g2:a0:a_18\[225] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:MODULE_1:g2:a0:a_17\[226] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:MODULE_1:g2:a0:a_16\[227] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:MODULE_1:g2:a0:a_15\[228] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:MODULE_1:g2:a0:a_14\[229] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:MODULE_1:g2:a0:a_13\[230] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:MODULE_1:g2:a0:a_12\[231] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:MODULE_1:g2:a0:a_11\[232] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:MODULE_1:g2:a0:a_10\[233] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:MODULE_1:g2:a0:a_9\[234] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:MODULE_1:g2:a0:a_8\[235] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:MODULE_1:g2:a0:a_7\[236] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:MODULE_1:g2:a0:a_6\[237] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:MODULE_1:g2:a0:a_5\[238] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:MODULE_1:g2:a0:a_4\[239] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:MODULE_1:g2:a0:a_3\[240] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:MODULE_1:g2:a0:a_2\[241] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:MODULE_1:g2:a0:a_1\[242] = \Servo_B:PWMUDB:MODIN1_1\[243]
Removing Lhs of wire \Servo_B:PWMUDB:MODIN1_1\[243] = \Servo_B:PWMUDB:dith_count_1\[48]
Removing Lhs of wire \Servo_B:PWMUDB:MODULE_1:g2:a0:a_0\[244] = \Servo_B:PWMUDB:MODIN1_0\[245]
Removing Lhs of wire \Servo_B:PWMUDB:MODIN1_0\[245] = \Servo_B:PWMUDB:dith_count_0\[50]
Removing Lhs of wire \Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[377] = one[4]
Removing Lhs of wire \Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[378] = one[4]
Removing Lhs of wire tmpOE__Servo_1B_net_0[386] = one[4]
Removing Lhs of wire tmpOE__Servo_2B_net_0[392] = one[4]
Removing Lhs of wire tmpOE__Servo_1A_net_0[398] = one[4]
Removing Rhs of wire Net_6850[399] = \Servo_A:PWMUDB:pwm1_i_reg\[578]
Removing Lhs of wire tmpOE__Servo_2A_net_0[405] = one[4]
Removing Rhs of wire Net_6960[406] = \Servo_A:PWMUDB:pwm2_i_reg\[580]
Removing Lhs of wire \Servo_A:PWMUDB:ctrl_enable\[424] = \Servo_A:PWMUDB:control_7\[416]
Removing Lhs of wire \Servo_A:PWMUDB:hwCapture\[434] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:hwEnable\[435] = \Servo_A:PWMUDB:control_7\[416]
Removing Lhs of wire \Servo_A:PWMUDB:trig_out\[439] = one[4]
Removing Lhs of wire \Servo_A:PWMUDB:runmode_enable\\R\[441] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:runmode_enable\\S\[442] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:final_enable\[443] = \Servo_A:PWMUDB:runmode_enable\[440]
Removing Lhs of wire \Servo_A:PWMUDB:ltch_kill_reg\\R\[447] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:ltch_kill_reg\\S\[448] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:min_kill_reg\\R\[449] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:min_kill_reg\\S\[450] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:final_kill\[453] = one[4]
Removing Lhs of wire \Servo_A:PWMUDB:add_vi_vv_MODGEN_2_1\[457] = \Servo_A:PWMUDB:MODULE_2:g2:a0:s_1\[744]
Removing Lhs of wire \Servo_A:PWMUDB:add_vi_vv_MODGEN_2_0\[459] = \Servo_A:PWMUDB:MODULE_2:g2:a0:s_0\[745]
Removing Lhs of wire \Servo_A:PWMUDB:dith_count_1\\R\[460] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:dith_count_1\\S\[461] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:dith_count_0\\R\[462] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:dith_count_0\\S\[463] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:reset\[466] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:status_6\[467] = zero[7]
Removing Rhs of wire \Servo_A:PWMUDB:status_5\[468] = \Servo_A:PWMUDB:final_kill_reg\[483]
Removing Lhs of wire \Servo_A:PWMUDB:status_4\[469] = zero[7]
Removing Rhs of wire \Servo_A:PWMUDB:status_3\[470] = \Servo_A:PWMUDB:fifo_full\[490]
Removing Rhs of wire \Servo_A:PWMUDB:status_1\[472] = \Servo_A:PWMUDB:cmp2_status_reg\[482]
Removing Rhs of wire \Servo_A:PWMUDB:status_0\[473] = \Servo_A:PWMUDB:cmp1_status_reg\[481]
Removing Lhs of wire \Servo_A:PWMUDB:cmp1_status_reg\\R\[484] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:cmp1_status_reg\\S\[485] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:cmp2_status_reg\\R\[486] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:cmp2_status_reg\\S\[487] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:final_kill_reg\\R\[488] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:final_kill_reg\\S\[489] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:cs_addr_2\[491] = \Servo_A:PWMUDB:tc_i\[445]
Removing Lhs of wire \Servo_A:PWMUDB:cs_addr_1\[492] = \Servo_A:PWMUDB:runmode_enable\[440]
Removing Lhs of wire \Servo_A:PWMUDB:cs_addr_0\[493] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:compare1\[574] = \Servo_A:PWMUDB:cmp1_less\[545]
Removing Lhs of wire \Servo_A:PWMUDB:compare2\[575] = \Servo_A:PWMUDB:cmp2_less\[548]
Removing Lhs of wire \Servo_A:PWMUDB:pwm_temp\[585] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:MODULE_2:g2:a0:a_23\[626] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:MODULE_2:g2:a0:a_22\[627] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:MODULE_2:g2:a0:a_21\[628] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:MODULE_2:g2:a0:a_20\[629] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:MODULE_2:g2:a0:a_19\[630] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:MODULE_2:g2:a0:a_18\[631] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:MODULE_2:g2:a0:a_17\[632] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:MODULE_2:g2:a0:a_16\[633] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:MODULE_2:g2:a0:a_15\[634] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:MODULE_2:g2:a0:a_14\[635] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:MODULE_2:g2:a0:a_13\[636] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:MODULE_2:g2:a0:a_12\[637] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:MODULE_2:g2:a0:a_11\[638] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:MODULE_2:g2:a0:a_10\[639] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:MODULE_2:g2:a0:a_9\[640] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:MODULE_2:g2:a0:a_8\[641] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:MODULE_2:g2:a0:a_7\[642] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:MODULE_2:g2:a0:a_6\[643] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:MODULE_2:g2:a0:a_5\[644] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:MODULE_2:g2:a0:a_4\[645] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:MODULE_2:g2:a0:a_3\[646] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:MODULE_2:g2:a0:a_2\[647] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:MODULE_2:g2:a0:a_1\[648] = \Servo_A:PWMUDB:MODIN2_1\[649]
Removing Lhs of wire \Servo_A:PWMUDB:MODIN2_1\[649] = \Servo_A:PWMUDB:dith_count_1\[456]
Removing Lhs of wire \Servo_A:PWMUDB:MODULE_2:g2:a0:a_0\[650] = \Servo_A:PWMUDB:MODIN2_0\[651]
Removing Lhs of wire \Servo_A:PWMUDB:MODIN2_0\[651] = \Servo_A:PWMUDB:dith_count_0\[458]
Removing Lhs of wire \Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[783] = one[4]
Removing Lhs of wire \Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[784] = one[4]
Removing Lhs of wire \EN_A_PWM:PWMUDB:hwCapture\[815] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:hwEnable\[816] = Net_4384[817]
Removing Rhs of wire Net_4384[817] = \Motor_A:control_out_0\[1576]
Removing Rhs of wire Net_4384[817] = \Motor_A:control_0\[1599]
Removing Lhs of wire \EN_A_PWM:PWMUDB:trig_out\[821] = one[4]
Removing Lhs of wire \EN_A_PWM:PWMUDB:runmode_enable\\R\[823] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:runmode_enable\\S\[824] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:final_enable\[825] = \EN_A_PWM:PWMUDB:runmode_enable\[822]
Removing Lhs of wire \EN_A_PWM:PWMUDB:ltch_kill_reg\\R\[829] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:ltch_kill_reg\\S\[830] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:min_kill_reg\\R\[831] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:min_kill_reg\\S\[832] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:final_kill\[835] = one[4]
Removing Lhs of wire \EN_A_PWM:PWMUDB:add_vi_vv_MODGEN_3_1\[839] = \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:s_1\[1127]
Removing Lhs of wire \EN_A_PWM:PWMUDB:add_vi_vv_MODGEN_3_0\[841] = \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:s_0\[1128]
Removing Lhs of wire \EN_A_PWM:PWMUDB:dith_count_1\\R\[842] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:dith_count_1\\S\[843] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:dith_count_0\\R\[844] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:dith_count_0\\S\[845] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:reset\[848] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:status_6\[849] = zero[7]
Removing Rhs of wire \EN_A_PWM:PWMUDB:status_5\[850] = \EN_A_PWM:PWMUDB:final_kill_reg\[864]
Removing Lhs of wire \EN_A_PWM:PWMUDB:status_4\[851] = zero[7]
Removing Rhs of wire \EN_A_PWM:PWMUDB:status_3\[852] = \EN_A_PWM:PWMUDB:fifo_full\[871]
Removing Rhs of wire \EN_A_PWM:PWMUDB:status_1\[854] = \EN_A_PWM:PWMUDB:cmp2_status_reg\[863]
Removing Rhs of wire \EN_A_PWM:PWMUDB:status_0\[855] = \EN_A_PWM:PWMUDB:cmp1_status_reg\[862]
Removing Lhs of wire \EN_A_PWM:PWMUDB:cmp2_status\[860] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:cmp2\[861] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:cmp1_status_reg\\R\[865] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:cmp1_status_reg\\S\[866] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:cmp2_status_reg\\R\[867] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:cmp2_status_reg\\S\[868] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:final_kill_reg\\R\[869] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:final_kill_reg\\S\[870] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:cs_addr_2\[872] = \EN_A_PWM:PWMUDB:tc_i\[827]
Removing Lhs of wire \EN_A_PWM:PWMUDB:cs_addr_1\[873] = \EN_A_PWM:PWMUDB:runmode_enable\[822]
Removing Lhs of wire \EN_A_PWM:PWMUDB:cs_addr_0\[874] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:compare1\[955] = \EN_A_PWM:PWMUDB:cmp1_less\[926]
Removing Lhs of wire \EN_A_PWM:PWMUDB:pwm1_i\[960] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:pwm2_i\[962] = zero[7]
Removing Rhs of wire \EN_A_PWM:Net_96\[965] = \EN_A_PWM:PWMUDB:pwm_i_reg\[957]
Removing Lhs of wire \EN_A_PWM:PWMUDB:pwm_temp\[968] = \EN_A_PWM:PWMUDB:cmp1\[858]
Removing Lhs of wire \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_23\[1009] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_22\[1010] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_21\[1011] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_20\[1012] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_19\[1013] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_18\[1014] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_17\[1015] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_16\[1016] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_15\[1017] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_14\[1018] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_13\[1019] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_12\[1020] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_11\[1021] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_10\[1022] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_9\[1023] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_8\[1024] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_7\[1025] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_6\[1026] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_5\[1027] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_4\[1028] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_3\[1029] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_2\[1030] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_1\[1031] = \EN_A_PWM:PWMUDB:MODIN3_1\[1032]
Removing Lhs of wire \EN_A_PWM:PWMUDB:MODIN3_1\[1032] = \EN_A_PWM:PWMUDB:dith_count_1\[838]
Removing Lhs of wire \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:a_0\[1033] = \EN_A_PWM:PWMUDB:MODIN3_0\[1034]
Removing Lhs of wire \EN_A_PWM:PWMUDB:MODIN3_0\[1034] = \EN_A_PWM:PWMUDB:dith_count_0\[840]
Removing Lhs of wire \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1166] = one[4]
Removing Lhs of wire \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1167] = one[4]
Removing Rhs of wire Net_289[1168] = \EN_A_PWM:Net_96\[965]
Removing Lhs of wire tmpOE__IN_3_net_0[1175] = one[4]
Removing Rhs of wire Net_1016[1176] = \Motor_B:control_out_1\[1603]
Removing Rhs of wire Net_1016[1176] = \Motor_B:control_1\[1623]
Removing Lhs of wire \EN_B_PWM:PWMUDB:hwCapture\[1203] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:hwEnable\[1204] = Net_3995[1205]
Removing Rhs of wire Net_3995[1205] = \Motor_B:control_out_0\[1602]
Removing Rhs of wire Net_3995[1205] = \Motor_B:control_0\[1624]
Removing Lhs of wire \EN_B_PWM:PWMUDB:trig_out\[1209] = one[4]
Removing Lhs of wire \EN_B_PWM:PWMUDB:runmode_enable\\R\[1211] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:runmode_enable\\S\[1212] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:final_enable\[1213] = \EN_B_PWM:PWMUDB:runmode_enable\[1210]
Removing Lhs of wire \EN_B_PWM:PWMUDB:ltch_kill_reg\\R\[1217] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:ltch_kill_reg\\S\[1218] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:min_kill_reg\\R\[1219] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:min_kill_reg\\S\[1220] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:final_kill\[1223] = one[4]
Removing Lhs of wire \EN_B_PWM:PWMUDB:add_vi_vv_MODGEN_4_1\[1227] = \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:s_1\[1515]
Removing Lhs of wire \EN_B_PWM:PWMUDB:add_vi_vv_MODGEN_4_0\[1229] = \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:s_0\[1516]
Removing Lhs of wire \EN_B_PWM:PWMUDB:dith_count_1\\R\[1230] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:dith_count_1\\S\[1231] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:dith_count_0\\R\[1232] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:dith_count_0\\S\[1233] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:reset\[1236] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:status_6\[1237] = zero[7]
Removing Rhs of wire \EN_B_PWM:PWMUDB:status_5\[1238] = \EN_B_PWM:PWMUDB:final_kill_reg\[1252]
Removing Lhs of wire \EN_B_PWM:PWMUDB:status_4\[1239] = zero[7]
Removing Rhs of wire \EN_B_PWM:PWMUDB:status_3\[1240] = \EN_B_PWM:PWMUDB:fifo_full\[1259]
Removing Rhs of wire \EN_B_PWM:PWMUDB:status_1\[1242] = \EN_B_PWM:PWMUDB:cmp2_status_reg\[1251]
Removing Rhs of wire \EN_B_PWM:PWMUDB:status_0\[1243] = \EN_B_PWM:PWMUDB:cmp1_status_reg\[1250]
Removing Lhs of wire \EN_B_PWM:PWMUDB:cmp2_status\[1248] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:cmp2\[1249] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:cmp1_status_reg\\R\[1253] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:cmp1_status_reg\\S\[1254] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:cmp2_status_reg\\R\[1255] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:cmp2_status_reg\\S\[1256] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:final_kill_reg\\R\[1257] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:final_kill_reg\\S\[1258] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:cs_addr_2\[1260] = \EN_B_PWM:PWMUDB:tc_i\[1215]
Removing Lhs of wire \EN_B_PWM:PWMUDB:cs_addr_1\[1261] = \EN_B_PWM:PWMUDB:runmode_enable\[1210]
Removing Lhs of wire \EN_B_PWM:PWMUDB:cs_addr_0\[1262] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:compare1\[1343] = \EN_B_PWM:PWMUDB:cmp1_less\[1314]
Removing Lhs of wire \EN_B_PWM:PWMUDB:pwm1_i\[1348] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:pwm2_i\[1350] = zero[7]
Removing Rhs of wire \EN_B_PWM:Net_96\[1353] = \EN_B_PWM:PWMUDB:pwm_i_reg\[1345]
Removing Lhs of wire \EN_B_PWM:PWMUDB:pwm_temp\[1356] = \EN_B_PWM:PWMUDB:cmp1\[1246]
Removing Lhs of wire \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_23\[1397] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_22\[1398] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_21\[1399] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_20\[1400] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_19\[1401] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_18\[1402] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_17\[1403] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_16\[1404] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_15\[1405] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_14\[1406] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_13\[1407] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_12\[1408] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_11\[1409] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_10\[1410] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_9\[1411] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_8\[1412] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_7\[1413] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_6\[1414] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_5\[1415] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_4\[1416] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_3\[1417] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_2\[1418] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_1\[1419] = \EN_B_PWM:PWMUDB:MODIN4_1\[1420]
Removing Lhs of wire \EN_B_PWM:PWMUDB:MODIN4_1\[1420] = \EN_B_PWM:PWMUDB:dith_count_1\[1226]
Removing Lhs of wire \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:a_0\[1421] = \EN_B_PWM:PWMUDB:MODIN4_0\[1422]
Removing Lhs of wire \EN_B_PWM:PWMUDB:MODIN4_0\[1422] = \EN_B_PWM:PWMUDB:dith_count_0\[1228]
Removing Lhs of wire \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1554] = one[4]
Removing Lhs of wire \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1555] = one[4]
Removing Rhs of wire Net_5279[1556] = \EN_B_PWM:Net_96\[1353]
Removing Lhs of wire tmpOE__EN_A_net_0[1563] = one[4]
Removing Lhs of wire tmpOE__EN_B_net_0[1569] = one[4]
Removing Lhs of wire \Motor_A:clk\[1574] = zero[7]
Removing Lhs of wire \Motor_A:rst\[1575] = zero[7]
Removing Rhs of wire Net_5057[1577] = \Motor_A:control_out_1\[1578]
Removing Rhs of wire Net_5057[1577] = \Motor_A:control_1\[1598]
Removing Rhs of wire Net_5056[1579] = \Motor_A:control_out_2\[1580]
Removing Rhs of wire Net_5056[1579] = \Motor_A:control_2\[1597]
Removing Lhs of wire \Motor_B:clk\[1600] = zero[7]
Removing Lhs of wire \Motor_B:rst\[1601] = zero[7]
Removing Rhs of wire Net_2923[1604] = \Motor_B:control_out_2\[1605]
Removing Rhs of wire Net_2923[1604] = \Motor_B:control_2\[1622]
Removing Lhs of wire tmpOE__IN_4_net_0[1626] = one[4]
Removing Lhs of wire tmpOE__IN_1_net_0[1632] = one[4]
Removing Lhs of wire tmpOE__IN_2_net_0[1638] = one[4]
Removing Lhs of wire tmpOE__SDA_1_net_0[1645] = one[4]
Removing Lhs of wire tmpOE__SCL_1_net_0[1651] = one[4]
Removing Rhs of wire \I2C:sda_x_wire\[1656] = \I2C:Net_643_1\[1657]
Removing Rhs of wire \I2C:Net_697\[1659] = \I2C:Net_643_2\[1665]
Removing Rhs of wire \I2C:Net_1109_0\[1662] = \I2C:scl_yfb\[1675]
Removing Rhs of wire \I2C:Net_1109_1\[1663] = \I2C:sda_yfb\[1676]
Removing Lhs of wire \I2C:scl_x_wire\[1666] = \I2C:Net_643_0\[1664]
Removing Lhs of wire \I2C:Net_969\[1667] = one[4]
Removing Lhs of wire \I2C:Net_968\[1668] = one[4]
Removing Lhs of wire \I2C:tmpOE__Bufoe_scl_net_0\[1678] = one[4]
Removing Lhs of wire \I2C:tmpOE__Bufoe_sda_net_0\[1680] = one[4]
Removing Lhs of wire \UART:Net_61\[1688] = \UART:Net_9\[1687]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[1692] = zero[7]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[1693] = zero[7]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[1694] = zero[7]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[1695] = zero[7]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[1696] = zero[7]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[1697] = zero[7]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[1698] = zero[7]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[1699] = zero[7]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[1711] = \UART:BUART:tx_bitclk_dp\[1747]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[1757] = \UART:BUART:tx_counter_dp\[1748]
Removing Lhs of wire \UART:BUART:tx_status_6\[1758] = zero[7]
Removing Lhs of wire \UART:BUART:tx_status_5\[1759] = zero[7]
Removing Lhs of wire \UART:BUART:tx_status_4\[1760] = zero[7]
Removing Lhs of wire \UART:BUART:tx_status_1\[1762] = \UART:BUART:tx_fifo_empty\[1725]
Removing Lhs of wire \UART:BUART:tx_status_3\[1764] = \UART:BUART:tx_fifo_notfull\[1724]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[1824] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_5_1\[1832] = \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_1\[1843]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_5_0\[1834] = \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_0\[1844]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_6\[1835] = \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\[1860]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\[1836] = \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[1874]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:a_1\[1837] = \UART:BUART:sRX:s23Poll:MODIN5_1\[1838]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN5_1\[1838] = \UART:BUART:pollcount_1\[1830]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:a_0\[1839] = \UART:BUART:sRX:s23Poll:MODIN5_0\[1840]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN5_0\[1840] = \UART:BUART:pollcount_0\[1833]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[1846] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[1847] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:newa_1\[1848] = \UART:BUART:pollcount_1\[1830]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN6_1\[1849] = \UART:BUART:pollcount_1\[1830]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:newa_0\[1850] = \UART:BUART:pollcount_0\[1833]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN6_0\[1851] = \UART:BUART:pollcount_0\[1833]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_1\[1852] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_0\[1853] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:dataa_1\[1854] = \UART:BUART:pollcount_1\[1830]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:dataa_0\[1855] = \UART:BUART:pollcount_0\[1833]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:datab_1\[1856] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:datab_0\[1857] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[1862] = \UART:BUART:pollcount_1\[1830]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN7_1\[1863] = \UART:BUART:pollcount_1\[1830]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[1864] = \UART:BUART:pollcount_0\[1833]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN7_0\[1865] = \UART:BUART:pollcount_0\[1833]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[1866] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[1867] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[1868] = \UART:BUART:pollcount_1\[1830]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[1869] = \UART:BUART:pollcount_0\[1833]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[1870] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[1871] = zero[7]
Removing Lhs of wire \UART:BUART:rx_status_1\[1878] = zero[7]
Removing Rhs of wire \UART:BUART:rx_status_2\[1879] = \UART:BUART:rx_parity_error_status\[1880]
Removing Rhs of wire \UART:BUART:rx_status_3\[1881] = \UART:BUART:rx_stop_bit_error\[1882]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_8\[1892] = \UART:BUART:sRX:MODULE_8:g2:a0:lta_0\[1941]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_9\[1896] = \UART:BUART:sRX:MODULE_9:g1:a0:xneq\[1963]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:newa_6\[1897] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:newa_5\[1898] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:newa_4\[1899] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:newa_3\[1900] = \UART:BUART:sRX:MODIN8_6\[1901]
Removing Lhs of wire \UART:BUART:sRX:MODIN8_6\[1901] = \UART:BUART:rx_count_6\[1819]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:newa_2\[1902] = \UART:BUART:sRX:MODIN8_5\[1903]
Removing Lhs of wire \UART:BUART:sRX:MODIN8_5\[1903] = \UART:BUART:rx_count_5\[1820]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:newa_1\[1904] = \UART:BUART:sRX:MODIN8_4\[1905]
Removing Lhs of wire \UART:BUART:sRX:MODIN8_4\[1905] = \UART:BUART:rx_count_4\[1821]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:newa_0\[1906] = \UART:BUART:sRX:MODIN8_3\[1907]
Removing Lhs of wire \UART:BUART:sRX:MODIN8_3\[1907] = \UART:BUART:rx_count_3\[1822]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:newb_6\[1908] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:newb_5\[1909] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:newb_4\[1910] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:newb_3\[1911] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:newb_2\[1912] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:newb_1\[1913] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:newb_0\[1914] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:dataa_6\[1915] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:dataa_5\[1916] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:dataa_4\[1917] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:dataa_3\[1918] = \UART:BUART:rx_count_6\[1819]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:dataa_2\[1919] = \UART:BUART:rx_count_5\[1820]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:dataa_1\[1920] = \UART:BUART:rx_count_4\[1821]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:dataa_0\[1921] = \UART:BUART:rx_count_3\[1822]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:datab_6\[1922] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:datab_5\[1923] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:datab_4\[1924] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:datab_3\[1925] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:datab_2\[1926] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:datab_1\[1927] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_8:g2:a0:datab_0\[1928] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g1:a0:newa_0\[1943] = \UART:BUART:rx_postpoll\[1778]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g1:a0:newb_0\[1944] = \UART:BUART:rx_parity_bit\[1895]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g1:a0:dataa_0\[1945] = \UART:BUART:rx_postpoll\[1778]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g1:a0:datab_0\[1946] = \UART:BUART:rx_parity_bit\[1895]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:a_0\[1947] = \UART:BUART:rx_postpoll\[1778]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:b_0\[1948] = \UART:BUART:rx_parity_bit\[1895]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:aeqb_0\[1950] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:eq_0\[1951] = \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:xnor_array_0\[1949]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:eqi_0\[1952] = \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:xnor_array_0\[1949]
Removing Lhs of wire tmpOE__Rx_1_net_0[1974] = one[4]
Removing Lhs of wire tmpOE__Tx_1_net_0[1979] = one[4]
Removing Lhs of wire \Servo_B:PWMUDB:min_kill_reg\\D\[1984] = one[4]
Removing Lhs of wire \Servo_B:PWMUDB:prevCapture\\D\[1985] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:trig_last\\D\[1986] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:ltch_kill_reg\\D\[1989] = one[4]
Removing Lhs of wire \Servo_B:PWMUDB:prevCompare1\\D\[1992] = \Servo_B:PWMUDB:cmp1\[68]
Removing Lhs of wire \Servo_B:PWMUDB:prevCompare2\\D\[1993] = \Servo_B:PWMUDB:cmp2\[71]
Removing Lhs of wire \Servo_B:PWMUDB:cmp1_status_reg\\D\[1994] = \Servo_B:PWMUDB:cmp1_status\[69]
Removing Lhs of wire \Servo_B:PWMUDB:cmp2_status_reg\\D\[1995] = \Servo_B:PWMUDB:cmp2_status\[72]
Removing Lhs of wire \Servo_B:PWMUDB:pwm_i_reg\\D\[1997] = \Servo_B:PWMUDB:pwm_i\[169]
Removing Lhs of wire \Servo_B:PWMUDB:pwm1_i_reg\\D\[1998] = \Servo_B:PWMUDB:pwm1_i\[171]
Removing Lhs of wire \Servo_B:PWMUDB:pwm2_i_reg\\D\[1999] = \Servo_B:PWMUDB:pwm2_i\[173]
Removing Lhs of wire \Servo_B:PWMUDB:tc_i_reg\\D\[2000] = \Servo_B:PWMUDB:status_2\[63]
Removing Lhs of wire \Servo_A:PWMUDB:min_kill_reg\\D\[2001] = one[4]
Removing Lhs of wire \Servo_A:PWMUDB:prevCapture\\D\[2002] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:trig_last\\D\[2003] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:ltch_kill_reg\\D\[2006] = one[4]
Removing Lhs of wire \Servo_A:PWMUDB:prevCompare1\\D\[2009] = \Servo_A:PWMUDB:cmp1\[476]
Removing Lhs of wire \Servo_A:PWMUDB:prevCompare2\\D\[2010] = \Servo_A:PWMUDB:cmp2\[479]
Removing Lhs of wire \Servo_A:PWMUDB:cmp1_status_reg\\D\[2011] = \Servo_A:PWMUDB:cmp1_status\[477]
Removing Lhs of wire \Servo_A:PWMUDB:cmp2_status_reg\\D\[2012] = \Servo_A:PWMUDB:cmp2_status\[480]
Removing Lhs of wire \Servo_A:PWMUDB:pwm_i_reg\\D\[2014] = \Servo_A:PWMUDB:pwm_i\[577]
Removing Lhs of wire \Servo_A:PWMUDB:pwm1_i_reg\\D\[2015] = \Servo_A:PWMUDB:pwm1_i\[579]
Removing Lhs of wire \Servo_A:PWMUDB:pwm2_i_reg\\D\[2016] = \Servo_A:PWMUDB:pwm2_i\[581]
Removing Lhs of wire \Servo_A:PWMUDB:tc_i_reg\\D\[2017] = \Servo_A:PWMUDB:status_2\[471]
Removing Lhs of wire \EN_A_PWM:PWMUDB:min_kill_reg\\D\[2018] = one[4]
Removing Lhs of wire \EN_A_PWM:PWMUDB:prevCapture\\D\[2019] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:trig_last\\D\[2020] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:ltch_kill_reg\\D\[2023] = one[4]
Removing Lhs of wire \EN_A_PWM:PWMUDB:prevCompare1\\D\[2026] = \EN_A_PWM:PWMUDB:cmp1\[858]
Removing Lhs of wire \EN_A_PWM:PWMUDB:cmp1_status_reg\\D\[2027] = \EN_A_PWM:PWMUDB:cmp1_status\[859]
Removing Lhs of wire \EN_A_PWM:PWMUDB:cmp2_status_reg\\D\[2028] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:pwm_i_reg\\D\[2030] = \EN_A_PWM:PWMUDB:pwm_i\[958]
Removing Lhs of wire \EN_A_PWM:PWMUDB:pwm1_i_reg\\D\[2031] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:pwm2_i_reg\\D\[2032] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:tc_i_reg\\D\[2033] = \EN_A_PWM:PWMUDB:status_2\[853]
Removing Lhs of wire \EN_B_PWM:PWMUDB:min_kill_reg\\D\[2034] = one[4]
Removing Lhs of wire \EN_B_PWM:PWMUDB:prevCapture\\D\[2035] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:trig_last\\D\[2036] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:ltch_kill_reg\\D\[2039] = one[4]
Removing Lhs of wire \EN_B_PWM:PWMUDB:prevCompare1\\D\[2042] = \EN_B_PWM:PWMUDB:cmp1\[1246]
Removing Lhs of wire \EN_B_PWM:PWMUDB:cmp1_status_reg\\D\[2043] = \EN_B_PWM:PWMUDB:cmp1_status\[1247]
Removing Lhs of wire \EN_B_PWM:PWMUDB:cmp2_status_reg\\D\[2044] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:pwm_i_reg\\D\[2046] = \EN_B_PWM:PWMUDB:pwm_i\[1346]
Removing Lhs of wire \EN_B_PWM:PWMUDB:pwm1_i_reg\\D\[2047] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:pwm2_i_reg\\D\[2048] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:tc_i_reg\\D\[2049] = \EN_B_PWM:PWMUDB:status_2\[1241]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[2050] = zero[7]
Removing Lhs of wire Net_8354D[2055] = zero[7]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[2065] = \UART:BUART:rx_bitclk_pre\[1813]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[2074] = \UART:BUART:rx_parity_error_pre\[1890]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[2075] = zero[7]

------------------------------------------------------
Aliased 0 equations, 455 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_B:PWMUDB:cmp1\' (cost = 0):
\Servo_B:PWMUDB:cmp1\ <= (\Servo_B:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Servo_B:PWMUDB:cmp2\' (cost = 0):
\Servo_B:PWMUDB:cmp2\ <= (\Servo_B:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Servo_B:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Servo_B:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\Servo_B:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \Servo_B:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Servo_B:PWMUDB:dith_count_1\ and \Servo_B:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Servo_A:PWMUDB:cmp1\' (cost = 0):
\Servo_A:PWMUDB:cmp1\ <= (\Servo_A:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Servo_A:PWMUDB:cmp2\' (cost = 0):
\Servo_A:PWMUDB:cmp2\ <= (\Servo_A:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Servo_A:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Servo_A:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\Servo_A:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \Servo_A:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Servo_A:PWMUDB:dith_count_1\ and \Servo_A:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\EN_A_PWM:PWMUDB:cmp1\' (cost = 0):
\EN_A_PWM:PWMUDB:cmp1\ <= (\EN_A_PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\EN_A_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \EN_A_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\EN_A_PWM:PWMUDB:dith_count_1\ and \EN_A_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\EN_B_PWM:PWMUDB:cmp1\' (cost = 0):
\EN_B_PWM:PWMUDB:cmp1\ <= (\EN_B_PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\EN_B_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:s_0\' (cost = 0):
\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:s_0\ <= (not \EN_B_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\EN_B_PWM:PWMUDB:dith_count_1\ and \EN_B_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_8:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_8:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_8:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_8:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_8:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_8:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_8:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_8:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_8:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_8:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_8:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_8:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_8:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_8:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_8:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_8:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_8:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_8:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_8:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_8:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_8:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_8:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_8:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_8:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_8:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_8:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Servo_B:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\Servo_B:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \Servo_B:PWMUDB:dith_count_0\ and \Servo_B:PWMUDB:dith_count_1\)
	OR (not \Servo_B:PWMUDB:dith_count_1\ and \Servo_B:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_A:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\Servo_A:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \Servo_A:PWMUDB:dith_count_0\ and \Servo_A:PWMUDB:dith_count_1\)
	OR (not \Servo_A:PWMUDB:dith_count_1\ and \Servo_A:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \EN_A_PWM:PWMUDB:dith_count_0\ and \EN_A_PWM:PWMUDB:dith_count_1\)
	OR (not \EN_A_PWM:PWMUDB:dith_count_1\ and \EN_A_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:s_1\' (cost = 2):
\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:s_1\ <= ((not \EN_B_PWM:PWMUDB:dith_count_0\ and \EN_B_PWM:PWMUDB:dith_count_1\)
	OR (not \EN_B_PWM:PWMUDB:dith_count_1\ and \EN_B_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_8334 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_8334 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_8334 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_8334 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_8334 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 131 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Servo_B:PWMUDB:final_capture\ to zero
Aliasing \Servo_B:PWMUDB:pwm_i\ to zero
Aliasing \Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Servo_A:PWMUDB:final_capture\ to zero
Aliasing \Servo_A:PWMUDB:pwm_i\ to zero
Aliasing \Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \EN_A_PWM:PWMUDB:final_capture\ to zero
Aliasing \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \EN_B_PWM:PWMUDB:final_capture\ to zero
Aliasing \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \Servo_B:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \Servo_A:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \EN_A_PWM:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \EN_B_PWM:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \Servo_B:PWMUDB:final_capture\[87] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:pwm_i\[169] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[348] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[358] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[368] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:final_capture\[495] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:pwm_i\[577] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[754] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[764] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[774] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:final_capture\[876] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[1137] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1147] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1157] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:final_capture\[1264] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[1525] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[1535] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[1545] = zero[7]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[1777] = \UART:BUART:rx_bitclk\[1825]
Removing Lhs of wire \UART:BUART:rx_status_0\[1876] = zero[7]
Removing Lhs of wire \UART:BUART:rx_status_6\[1885] = zero[7]
Removing Lhs of wire \Servo_B:PWMUDB:runmode_enable\\D\[1987] = \Servo_B:PWMUDB:control_7\[8]
Removing Lhs of wire \Servo_B:PWMUDB:final_kill_reg\\D\[1996] = zero[7]
Removing Lhs of wire \Servo_A:PWMUDB:runmode_enable\\D\[2004] = \Servo_A:PWMUDB:control_7\[416]
Removing Lhs of wire \Servo_A:PWMUDB:final_kill_reg\\D\[2013] = zero[7]
Removing Lhs of wire \EN_A_PWM:PWMUDB:runmode_enable\\D\[2021] = Net_4384[817]
Removing Lhs of wire \EN_A_PWM:PWMUDB:final_kill_reg\\D\[2029] = zero[7]
Removing Lhs of wire \EN_B_PWM:PWMUDB:runmode_enable\\D\[2037] = Net_3995[1205]
Removing Lhs of wire \EN_B_PWM:PWMUDB:final_kill_reg\\D\[2045] = zero[7]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[2057] = \UART:BUART:tx_ctrl_mark_last\[1768]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[2069] = zero[7]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[2070] = zero[7]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[2072] = zero[7]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[2073] = \UART:BUART:rx_markspace_pre\[1889]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[2078] = \UART:BUART:rx_parity_bit\[1895]

------------------------------------------------------
Aliased 0 equations, 35 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_9:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_8334 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_8334 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\CSE\Documents\GitHub\Test\Test.cydsn\Test.cyprj -dcpsoc3 Test.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 9s.005ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.2.0.724, Family: PSoC3, Started at: Friday, 26 June 2015 19:18:21
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\CSE\Documents\GitHub\Test\Test.cydsn\Test.cyprj -d CY8C5888AXI-LP096 Test.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.109ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \EN_A_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \EN_B_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Servo_A:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Servo_B:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: Net_8354 from registered to combinatorial
    Converted constant MacroCell: \EN_A_PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \EN_A_PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \EN_A_PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \EN_A_PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \EN_A_PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \EN_A_PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \EN_B_PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \EN_B_PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \EN_B_PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \EN_B_PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \EN_B_PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \EN_B_PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Servo_A:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Servo_A:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Servo_A:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Servo_A:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Servo_B:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Servo_B:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Servo_B:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Servo_B:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
Assigning clock I2C_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_2'. Fanout=2, Signal=Net_7910
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_8070
    Digital Clock 2: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \EN_A_PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \EN_B_PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Servo_A:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Servo_B:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 6 pin(s) will be assigned a location by the fitter: Rx_1(0), Servo_1A(0), Servo_1B(0), Servo_2A(0), Servo_2B(0), Tx_1(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)

    Removing \UART:BUART:tx_ctrl_mark_last\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = EN_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EN_A(0)__PA ,
            input => Net_289 ,
            pad => EN_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EN_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EN_B(0)__PA ,
            input => Net_5279 ,
            pad => EN_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IN_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IN_1(0)__PA ,
            input => Net_5057 ,
            pad => IN_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IN_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IN_2(0)__PA ,
            input => Net_5056 ,
            pad => IN_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IN_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IN_3(0)__PA ,
            input => Net_1016 ,
            pad => IN_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IN_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IN_4(0)__PA ,
            input => Net_2923 ,
            pad => IN_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_8334 ,
            pad => Rx_1(0)_PAD );

    Pin : Name = SCL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_1(0)__PA ,
            fb => \I2C:Net_1109_0\ ,
            input => \I2C:Net_643_0\ ,
            pad => SCL_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_1(0)__PA ,
            fb => \I2C:Net_1109_1\ ,
            input => \I2C:sda_x_wire\ ,
            pad => SDA_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Servo_1A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Servo_1A(0)__PA ,
            input => Net_6850 ,
            pad => Servo_1A(0)_PAD );

    Pin : Name = Servo_1B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Servo_1B(0)__PA ,
            input => Net_6983 ,
            pad => Servo_1B(0)_PAD );

    Pin : Name = Servo_2A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Servo_2A(0)__PA ,
            input => Net_6960 ,
            pad => Servo_2A(0)_PAD );

    Pin : Name = Servo_2B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Servo_2B(0)__PA ,
            input => Net_7018 ,
            pad => Servo_2B(0)_PAD );

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            input => Net_8329 ,
            pad => Tx_1(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_289, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_7910) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EN_A_PWM:PWMUDB:runmode_enable\ * \EN_A_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_289 (fanout=1)

    MacroCell: Name=Net_5279, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_7910) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EN_B_PWM:PWMUDB:runmode_enable\ * \EN_B_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_5279 (fanout=1)

    MacroCell: Name=Net_6850, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8070) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_A:PWMUDB:runmode_enable\ * \Servo_A:PWMUDB:cmp1_less\
        );
        Output = Net_6850 (fanout=1)

    MacroCell: Name=Net_6960, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8070) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_A:PWMUDB:runmode_enable\ * \Servo_A:PWMUDB:cmp2_less\
        );
        Output = Net_6960 (fanout=1)

    MacroCell: Name=Net_6983, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8070) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_B:PWMUDB:runmode_enable\ * \Servo_B:PWMUDB:cmp1_less\
        );
        Output = Net_6983 (fanout=1)

    MacroCell: Name=Net_7018, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8070) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_B:PWMUDB:runmode_enable\ * \Servo_B:PWMUDB:cmp2_less\
        );
        Output = Net_7018 (fanout=1)

    MacroCell: Name=Net_8329, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_8329 (fanout=1)

    MacroCell: Name=\EN_A_PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_7910) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EN_A_PWM:PWMUDB:cmp1_less\
        );
        Output = \EN_A_PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\EN_A_PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_7910) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4384
        );
        Output = \EN_A_PWM:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\EN_A_PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_7910) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\EN_A_PWM:PWMUDB:prevCompare1\ * \EN_A_PWM:PWMUDB:cmp1_less\
        );
        Output = \EN_A_PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\EN_A_PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EN_A_PWM:PWMUDB:runmode_enable\ * \EN_A_PWM:PWMUDB:tc_i\
        );
        Output = \EN_A_PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\EN_B_PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_7910) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EN_B_PWM:PWMUDB:cmp1_less\
        );
        Output = \EN_B_PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\EN_B_PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_7910) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3995
        );
        Output = \EN_B_PWM:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\EN_B_PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_7910) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\EN_B_PWM:PWMUDB:prevCompare1\ * \EN_B_PWM:PWMUDB:cmp1_less\
        );
        Output = \EN_B_PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\EN_B_PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EN_B_PWM:PWMUDB:runmode_enable\ * \EN_B_PWM:PWMUDB:tc_i\
        );
        Output = \EN_B_PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Servo_A:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8070) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_A:PWMUDB:cmp1_less\
        );
        Output = \Servo_A:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Servo_A:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8070) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_A:PWMUDB:cmp2_less\
        );
        Output = \Servo_A:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\Servo_A:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8070) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_A:PWMUDB:control_7\
        );
        Output = \Servo_A:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\Servo_A:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8070) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Servo_A:PWMUDB:prevCompare1\ * \Servo_A:PWMUDB:cmp1_less\
        );
        Output = \Servo_A:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\Servo_A:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8070) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Servo_A:PWMUDB:prevCompare2\ * \Servo_A:PWMUDB:cmp2_less\
        );
        Output = \Servo_A:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=\Servo_A:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_A:PWMUDB:runmode_enable\ * \Servo_A:PWMUDB:tc_i\
        );
        Output = \Servo_A:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Servo_B:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8070) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_B:PWMUDB:cmp1_less\
        );
        Output = \Servo_B:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Servo_B:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8070) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_B:PWMUDB:cmp2_less\
        );
        Output = \Servo_B:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\Servo_B:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8070) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_B:PWMUDB:control_7\
        );
        Output = \Servo_B:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\Servo_B:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8070) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Servo_B:PWMUDB:prevCompare1\ * \Servo_B:PWMUDB:cmp1_less\
        );
        Output = \Servo_B:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\Servo_B:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8070) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Servo_B:PWMUDB:prevCompare2\ * \Servo_B:PWMUDB:cmp2_less\
        );
        Output = \Servo_B:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=\Servo_B:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_B:PWMUDB:runmode_enable\ * \Servo_B:PWMUDB:tc_i\
        );
        Output = \Servo_B:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_8334 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_8334 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_8334 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_8334
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_8334
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_8334 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !Net_8334 * 
              !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\ * 
              !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !Net_8334 * 
              !\UART:BUART:rx_address_detected\ * \UART:BUART:rx_last\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !Net_8334 * 
              !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\ * 
              !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\EN_A_PWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_7910 ,
            cs_addr_2 => \EN_A_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \EN_A_PWM:PWMUDB:runmode_enable\ ,
            chain_out => \EN_A_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \EN_A_PWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\EN_A_PWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_7910 ,
            cs_addr_2 => \EN_A_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \EN_A_PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \EN_A_PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \EN_A_PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \EN_A_PWM:PWMUDB:status_3\ ,
            chain_in => \EN_A_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \EN_A_PWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\EN_B_PWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_7910 ,
            cs_addr_2 => \EN_B_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \EN_B_PWM:PWMUDB:runmode_enable\ ,
            chain_out => \EN_B_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \EN_B_PWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\EN_B_PWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_7910 ,
            cs_addr_2 => \EN_B_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \EN_B_PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \EN_B_PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \EN_B_PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \EN_B_PWM:PWMUDB:status_3\ ,
            chain_in => \EN_B_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \EN_B_PWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Servo_A:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_8070 ,
            cs_addr_2 => \Servo_A:PWMUDB:tc_i\ ,
            cs_addr_1 => \Servo_A:PWMUDB:runmode_enable\ ,
            chain_out => \Servo_A:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Servo_A:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Servo_A:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_8070 ,
            cs_addr_2 => \Servo_A:PWMUDB:tc_i\ ,
            cs_addr_1 => \Servo_A:PWMUDB:runmode_enable\ ,
            cl0_comb => \Servo_A:PWMUDB:cmp1_less\ ,
            z0_comb => \Servo_A:PWMUDB:tc_i\ ,
            cl1_comb => \Servo_A:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \Servo_A:PWMUDB:status_3\ ,
            chain_in => \Servo_A:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Servo_A:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Servo_B:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_8070 ,
            cs_addr_2 => \Servo_B:PWMUDB:tc_i\ ,
            cs_addr_1 => \Servo_B:PWMUDB:runmode_enable\ ,
            chain_out => \Servo_B:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Servo_B:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Servo_B:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_8070 ,
            cs_addr_2 => \Servo_B:PWMUDB:tc_i\ ,
            cs_addr_1 => \Servo_B:PWMUDB:runmode_enable\ ,
            cl0_comb => \Servo_B:PWMUDB:cmp1_less\ ,
            z0_comb => \Servo_B:PWMUDB:tc_i\ ,
            cl1_comb => \Servo_B:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \Servo_B:PWMUDB:status_3\ ,
            chain_in => \Servo_B:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Servo_B:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:rx_address_detected\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\EN_A_PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_7910 ,
            status_3 => \EN_A_PWM:PWMUDB:status_3\ ,
            status_2 => \EN_A_PWM:PWMUDB:status_2\ ,
            status_0 => \EN_A_PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\EN_B_PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_7910 ,
            status_3 => \EN_B_PWM:PWMUDB:status_3\ ,
            status_2 => \EN_B_PWM:PWMUDB:status_2\ ,
            status_0 => \EN_B_PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Servo_A:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_8070 ,
            status_3 => \Servo_A:PWMUDB:status_3\ ,
            status_2 => \Servo_A:PWMUDB:status_2\ ,
            status_1 => \Servo_A:PWMUDB:status_1\ ,
            status_0 => \Servo_A:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Servo_B:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_8070 ,
            status_3 => \Servo_B:PWMUDB:status_3\ ,
            status_2 => \Servo_B:PWMUDB:status_2\ ,
            status_1 => \Servo_B:PWMUDB:status_1\ ,
            status_0 => \Servo_B:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Motor_A:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Motor_A:control_7\ ,
            control_6 => \Motor_A:control_6\ ,
            control_5 => \Motor_A:control_5\ ,
            control_4 => \Motor_A:control_4\ ,
            control_3 => \Motor_A:control_3\ ,
            control_2 => Net_5056 ,
            control_1 => Net_5057 ,
            control_0 => Net_4384 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Motor_B:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Motor_B:control_7\ ,
            control_6 => \Motor_B:control_6\ ,
            control_5 => \Motor_B:control_5\ ,
            control_4 => \Motor_B:control_4\ ,
            control_3 => \Motor_B:control_3\ ,
            control_2 => Net_2923 ,
            control_1 => Net_1016 ,
            control_0 => Net_3995 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Servo_A:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_8070 ,
            control_7 => \Servo_A:PWMUDB:control_7\ ,
            control_6 => \Servo_A:PWMUDB:control_6\ ,
            control_5 => \Servo_A:PWMUDB:control_5\ ,
            control_4 => \Servo_A:PWMUDB:control_4\ ,
            control_3 => \Servo_A:PWMUDB:control_3\ ,
            control_2 => \Servo_A:PWMUDB:control_2\ ,
            control_1 => \Servo_A:PWMUDB:control_1\ ,
            control_0 => \Servo_A:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Servo_B:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_8070 ,
            control_7 => \Servo_B:PWMUDB:control_7\ ,
            control_6 => \Servo_B:PWMUDB:control_6\ ,
            control_5 => \Servo_B:PWMUDB:control_5\ ,
            control_4 => \Servo_B:PWMUDB:control_4\ ,
            control_3 => \Servo_B:PWMUDB:control_3\ ,
            control_2 => \Servo_B:PWMUDB:control_2\ ,
            control_1 => \Servo_B:PWMUDB:control_1\ ,
            control_0 => \Servo_B:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    3 :    5 :    8 :  37.50%
Analog clock dividers         :    0 :    4 :    4 :   0.00%
Pins                          :   17 :   55 :   72 :  23.61%
UDB Macrocells                :   50 :  142 :  192 :  26.04%
UDB Unique Pterms             :   70 :  314 :  384 :  18.23%
UDB Total Pterms              :   79 :      :      : 
UDB Datapath Cells            :   11 :   13 :   24 :  45.83%
UDB Status Cells              :    7 :   17 :   24 :  29.17%
            StatusI Registers :    6 
    Routed Count7 Load/Enable :    1 
UDB Control Cells             :    5 :   19 :   24 :  20.83%
            Control Registers :    4 
                 Count7 Cells :    1 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    1 :   31 :   32 :   3.13%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    1 :    0 :    1 : 100.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 2s.294ms
Tech mapping phase: Elapsed time ==> 2s.940ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_5@[IOP=(12)][IoId=(5)] : EN_A(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : EN_B(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : IN_1(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : IN_2(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : IN_3(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : IN_4(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : SCL_1(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : SDA_1(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.257ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.966ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 4.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   26 :   22 :   48 :  54.17%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.31
                   Pterms :            3.04
               Macrocells :            1.92
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.036ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.278ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.024ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 318, final cost is 318 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         14 :       7.64 :       3.57
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\EN_B_PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EN_B_PWM:PWMUDB:runmode_enable\ * \EN_B_PWM:PWMUDB:tc_i\
        );
        Output = \EN_B_PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\EN_B_PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_7910) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3995
        );
        Output = \EN_B_PWM:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\EN_B_PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_7910) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EN_B_PWM:PWMUDB:cmp1_less\
        );
        Output = \EN_B_PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\EN_B_PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_7910) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\EN_B_PWM:PWMUDB:prevCompare1\ * \EN_B_PWM:PWMUDB:cmp1_less\
        );
        Output = \EN_B_PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\EN_B_PWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_7910 ,
        cs_addr_2 => \EN_B_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \EN_B_PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \EN_B_PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \EN_B_PWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \EN_B_PWM:PWMUDB:status_3\ ,
        chain_in => \EN_B_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \EN_B_PWM:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\EN_B_PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_7910 ,
        status_3 => \EN_B_PWM:PWMUDB:status_3\ ,
        status_2 => \EN_B_PWM:PWMUDB:status_2\ ,
        status_0 => \EN_B_PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Motor_B:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Motor_B:control_7\ ,
        control_6 => \Motor_B:control_6\ ,
        control_5 => \Motor_B:control_5\ ,
        control_4 => \Motor_B:control_4\ ,
        control_3 => \Motor_B:control_3\ ,
        control_2 => Net_2923 ,
        control_1 => Net_1016 ,
        control_0 => Net_3995 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_5279, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_7910) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EN_B_PWM:PWMUDB:runmode_enable\ * \EN_B_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_5279 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\EN_A_PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_7910) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4384
        );
        Output = \EN_A_PWM:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_289, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_7910) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EN_A_PWM:PWMUDB:runmode_enable\ * \EN_A_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_289 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\EN_A_PWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_7910 ,
        cs_addr_2 => \EN_A_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \EN_A_PWM:PWMUDB:runmode_enable\ ,
        chain_out => \EN_A_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \EN_A_PWM:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\Motor_A:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Motor_A:control_7\ ,
        control_6 => \Motor_A:control_6\ ,
        control_5 => \Motor_A:control_5\ ,
        control_4 => \Motor_A:control_4\ ,
        control_3 => \Motor_A:control_3\ ,
        control_2 => Net_5056 ,
        control_1 => Net_5057 ,
        control_0 => Net_4384 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] contents:
datapathcell: Name =\EN_B_PWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_7910 ,
        cs_addr_2 => \EN_B_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \EN_B_PWM:PWMUDB:runmode_enable\ ,
        chain_out => \EN_B_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \EN_B_PWM:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\EN_A_PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_7910) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EN_A_PWM:PWMUDB:cmp1_less\
        );
        Output = \EN_A_PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\EN_A_PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EN_A_PWM:PWMUDB:runmode_enable\ * \EN_A_PWM:PWMUDB:tc_i\
        );
        Output = \EN_A_PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\EN_A_PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_7910) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\EN_A_PWM:PWMUDB:prevCompare1\ * \EN_A_PWM:PWMUDB:cmp1_less\
        );
        Output = \EN_A_PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\EN_A_PWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_7910 ,
        cs_addr_2 => \EN_A_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \EN_A_PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \EN_A_PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \EN_A_PWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \EN_A_PWM:PWMUDB:status_3\ ,
        chain_in => \EN_A_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \EN_A_PWM:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\EN_A_PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_7910 ,
        status_3 => \EN_A_PWM:PWMUDB:status_3\ ,
        status_2 => \EN_A_PWM:PWMUDB:status_2\ ,
        status_0 => \EN_A_PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_8334 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_8334 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_8334 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_8334
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=11, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !Net_8334 * 
              !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\ * 
              !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Servo_B:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_8070 ,
        cs_addr_2 => \Servo_B:PWMUDB:tc_i\ ,
        cs_addr_1 => \Servo_B:PWMUDB:runmode_enable\ ,
        chain_out => \Servo_B:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Servo_B:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\Servo_B:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_8070 ,
        control_7 => \Servo_B:PWMUDB:control_7\ ,
        control_6 => \Servo_B:PWMUDB:control_6\ ,
        control_5 => \Servo_B:PWMUDB:control_5\ ,
        control_4 => \Servo_B:PWMUDB:control_4\ ,
        control_3 => \Servo_B:PWMUDB:control_3\ ,
        control_2 => \Servo_B:PWMUDB:control_2\ ,
        control_1 => \Servo_B:PWMUDB:control_1\ ,
        control_0 => \Servo_B:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !Net_8334 * 
              !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\ * 
              !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_8334 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Servo_B:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8070) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_B:PWMUDB:control_7\
        );
        Output = \Servo_B:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:rx_address_detected\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Servo_A:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8070) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_A:PWMUDB:cmp1_less\
        );
        Output = \Servo_A:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Servo_A:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_A:PWMUDB:runmode_enable\ * \Servo_A:PWMUDB:tc_i\
        );
        Output = \Servo_A:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Servo_A:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8070) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_A:PWMUDB:control_7\
        );
        Output = \Servo_A:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Servo_A:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_8070 ,
        cs_addr_2 => \Servo_A:PWMUDB:tc_i\ ,
        cs_addr_1 => \Servo_A:PWMUDB:runmode_enable\ ,
        chain_out => \Servo_A:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Servo_A:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\Servo_A:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_8070 ,
        control_7 => \Servo_A:PWMUDB:control_7\ ,
        control_6 => \Servo_A:PWMUDB:control_6\ ,
        control_5 => \Servo_A:PWMUDB:control_5\ ,
        control_4 => \Servo_A:PWMUDB:control_4\ ,
        control_3 => \Servo_A:PWMUDB:control_3\ ,
        control_2 => \Servo_A:PWMUDB:control_2\ ,
        control_1 => \Servo_A:PWMUDB:control_1\ ,
        control_0 => \Servo_A:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=8, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_8329, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_8329 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_8334
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !Net_8334 * 
              !\UART:BUART:rx_address_detected\ * \UART:BUART:rx_last\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Servo_B:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_8070 ,
        cs_addr_2 => \Servo_B:PWMUDB:tc_i\ ,
        cs_addr_1 => \Servo_B:PWMUDB:runmode_enable\ ,
        cl0_comb => \Servo_B:PWMUDB:cmp1_less\ ,
        z0_comb => \Servo_B:PWMUDB:tc_i\ ,
        cl1_comb => \Servo_B:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \Servo_B:PWMUDB:status_3\ ,
        chain_in => \Servo_B:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Servo_B:PWMUDB:sP16:pwmdp:u0\

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Servo_B:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8070) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Servo_B:PWMUDB:prevCompare1\ * \Servo_B:PWMUDB:cmp1_less\
        );
        Output = \Servo_B:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Servo_B:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_B:PWMUDB:runmode_enable\ * \Servo_B:PWMUDB:tc_i\
        );
        Output = \Servo_B:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Servo_B:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8070) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Servo_B:PWMUDB:prevCompare2\ * \Servo_B:PWMUDB:cmp2_less\
        );
        Output = \Servo_B:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Servo_B:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8070) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_B:PWMUDB:cmp2_less\
        );
        Output = \Servo_B:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Servo_B:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8070) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_B:PWMUDB:cmp1_less\
        );
        Output = \Servo_B:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\Servo_B:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_8070 ,
        status_3 => \Servo_B:PWMUDB:status_3\ ,
        status_2 => \Servo_B:PWMUDB:status_2\ ,
        status_1 => \Servo_B:PWMUDB:status_1\ ,
        status_0 => \Servo_B:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Servo_A:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8070) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Servo_A:PWMUDB:prevCompare1\ * \Servo_A:PWMUDB:cmp1_less\
        );
        Output = \Servo_A:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_7018, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8070) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_B:PWMUDB:runmode_enable\ * \Servo_B:PWMUDB:cmp2_less\
        );
        Output = Net_7018 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_6960, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8070) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_A:PWMUDB:runmode_enable\ * \Servo_A:PWMUDB:cmp2_less\
        );
        Output = Net_6960 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Servo_A:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8070) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Servo_A:PWMUDB:prevCompare2\ * \Servo_A:PWMUDB:cmp2_less\
        );
        Output = \Servo_A:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Servo_A:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8070) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_A:PWMUDB:cmp2_less\
        );
        Output = \Servo_A:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_6983, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8070) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_B:PWMUDB:runmode_enable\ * \Servo_B:PWMUDB:cmp1_less\
        );
        Output = Net_6983 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_6850, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8070) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_A:PWMUDB:runmode_enable\ * \Servo_A:PWMUDB:cmp1_less\
        );
        Output = Net_6850 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Servo_A:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_8070 ,
        cs_addr_2 => \Servo_A:PWMUDB:tc_i\ ,
        cs_addr_1 => \Servo_A:PWMUDB:runmode_enable\ ,
        cl0_comb => \Servo_A:PWMUDB:cmp1_less\ ,
        z0_comb => \Servo_A:PWMUDB:tc_i\ ,
        cl1_comb => \Servo_A:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \Servo_A:PWMUDB:status_3\ ,
        chain_in => \Servo_A:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Servo_A:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\Servo_A:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_8070 ,
        status_3 => \Servo_A:PWMUDB:status_3\ ,
        status_2 => \Servo_A:PWMUDB:status_2\ ,
        status_1 => \Servo_A:PWMUDB:status_1\ ,
        status_0 => \Servo_A:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(15)] 
    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=4]: 
Pin : Name = Servo_1A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Servo_1A(0)__PA ,
        input => Net_6850 ,
        pad => Servo_1A(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 is empty
Port 3 is empty
Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = Servo_2A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Servo_2A(0)__PA ,
        input => Net_6960 ,
        pad => Servo_2A(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Servo_1B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Servo_1B(0)__PA ,
        input => Net_6983 ,
        pad => Servo_1B(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Servo_2B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Servo_2B(0)__PA ,
        input => Net_7018 ,
        pad => Servo_2B(0)_PAD );
    Properties:
    {
    }

Port 5 is empty
Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = SDA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_1(0)__PA ,
        fb => \I2C:Net_1109_1\ ,
        input => \I2C:sda_x_wire\ ,
        pad => SDA_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SCL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_1(0)__PA ,
        fb => \I2C:Net_1109_0\ ,
        input => \I2C:Net_643_0\ ,
        pad => SCL_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = EN_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EN_B(0)__PA ,
        input => Net_5279 ,
        pad => EN_B(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = IN_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IN_2(0)__PA ,
        input => Net_5056 ,
        pad => IN_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = IN_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IN_3(0)__PA ,
        input => Net_1016 ,
        pad => IN_3(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = IN_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IN_4(0)__PA ,
        input => Net_2923 ,
        pad => IN_4(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        input => Net_8329 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_8334 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = IN_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IN_1(0)__PA ,
        input => Net_5057 ,
        pad => IN_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = EN_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EN_A(0)__PA ,
        input => Net_289 ,
        pad => EN_A(0)_PAD );
    Properties:
    {
    }

Port 15 is empty
CAN Fixed Block group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_7910 ,
            dclk_0 => Net_7910_local ,
            dclk_glb_1 => Net_8070 ,
            dclk_1 => Net_8070_local ,
            dclk_glb_2 => \UART:Net_9\ ,
            dclk_2 => \UART:Net_9_local\ );
        Properties:
        {
        }
Comparator Fixed Block group 0: empty
DFB Fixed Block group 0: empty
DSM Fixed Block group 0: empty
Decimator Fixed Block group 0: empty
EMIF Fixed Block group 0: empty
I2C Fixed Block group 0: 
    I2C Block @ [FFB(I2C,0)]: 
    i2ccell: Name =\I2C:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C:Net_1109_0\ ,
            sda_in => \I2C:Net_1109_1\ ,
            scl_out => \I2C:Net_643_0\ ,
            sda_out => \I2C:sda_x_wire\ ,
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
LCD Fixed Block group 0: empty
LVD group 0: empty
PM group 0: empty
SC Fixed Block group 0: empty
SPC group 0: empty
Timer Fixed Block group 0: empty
USB Fixed Block group 0: empty
VIDAC Fixed Block group 0: empty
Opamp Fixed Block group 0: empty
CapSense Buffer group 0: empty
Vref group 0: empty
LPF Fixed Block group 0: empty
SAR Fixed Block group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |             | 
Port | Pin | Fixed |      Type |       Drive Mode |        Name | Connections
-----+-----+-------+-----------+------------------+-------------+-------------------------------------------
   0 |   4 |       |      NONE |         CMOS_OUT | Servo_1A(0) | In(Net_6850)
-----+-----+-------+-----------+------------------+-------------+-------------------------------------------
   4 |   0 |       |      NONE |         CMOS_OUT | Servo_2A(0) | In(Net_6960)
     |   2 |       |      NONE |         CMOS_OUT | Servo_1B(0) | In(Net_6983)
     |   7 |       |      NONE |         CMOS_OUT | Servo_2B(0) | In(Net_7018)
-----+-----+-------+-----------+------------------+-------------+-------------------------------------------
   6 |   0 |     * |      NONE |    OPEN_DRAIN_LO |    SDA_1(0) | FB(\I2C:Net_1109_1\), In(\I2C:sda_x_wire\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |    SCL_1(0) | FB(\I2C:Net_1109_0\), In(\I2C:Net_643_0\)
     |   4 |     * |      NONE |         CMOS_OUT |     EN_B(0) | In(Net_5279)
     |   5 |     * |      NONE |         CMOS_OUT |     IN_2(0) | In(Net_5056)
     |   6 |     * |      NONE |         CMOS_OUT |     IN_3(0) | In(Net_1016)
     |   7 |     * |      NONE |         CMOS_OUT |     IN_4(0) | In(Net_2923)
-----+-----+-------+-----------+------------------+-------------+-------------------------------------------
  12 |   2 |       |      NONE |         CMOS_OUT |     Tx_1(0) | In(Net_8329)
     |   3 |       |      NONE |     HI_Z_DIGITAL |     Rx_1(0) | FB(Net_8334)
     |   4 |     * |      NONE |         CMOS_OUT |     IN_1(0) | In(Net_5057)
     |   5 |     * |      NONE |         CMOS_OUT |     EN_A(0) | In(Net_289)
------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.008ms
Digital Placement phase: Elapsed time ==> 7s.305ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 5s.478ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.853ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.185ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Test_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.841ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.580ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 20s.662ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 20s.903ms
API generation phase: Elapsed time ==> 7s.544ms
Dependency generation phase: Elapsed time ==> 0s.044ms
Cleanup phase: Elapsed time ==> 0s.003ms
