<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Jan 29 14:21:49 2024" VIVADOVERSION="2023.1">

  <SYSTEMINFO ARCH="zynq" BOARD="tul.com.tw:pynq-z2:part0:1.0" DEVICE="7z020" NAME="design_1" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_reset">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ontvangen_controllers_controller_inductief_0" PORT="reset"/>
        <CONNECTION INSTANCE="ontvangen_controllers_clk_divider_0" PORT="reset"/>
        <CONNECTION INSTANCE="ontvangen_controllers_controller_ultrasoon_0" PORT="reset"/>
        <CONNECTION INSTANCE="ontvangen_controllers_controller_draadloos_0" PORT="reset"/>
        <CONNECTION INSTANCE="ontvangen_controllers_frequency_to_number_0" PORT="reset"/>
        <CONNECTION INSTANCE="beeld_generator_0" PORT="RST"/>
        <CONNECTION INSTANCE="score_counter_0" PORT="reset"/>
        <CONNECTION INSTANCE="Reset_score_OR_gate" PORT="Op2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="enable" SIGIS="undef" SIGNAME="External_Ports_enable">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ontvangen_controllers_controller_interconn_0" PORT="enable"/>
        <CONNECTION INSTANCE="Running_AND_gate" PORT="Op1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="controllers_choice_1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_controllers_choice_1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ontvangen_controllers_controller_interconn_0" PORT="choice_1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="controllers_choice_2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_controllers_choice_2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ontvangen_controllers_controller_interconn_0" PORT="choice_2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="controller_inductief_in" SIGIS="undef" SIGNAME="External_Ports_controller_inductief_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ontvangen_controllers_controller_inductief_0" PORT="freq_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="controller_ultrasoon_in" SIGIS="undef" SIGNAME="External_Ports_controller_ultrasoon_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ontvangen_controllers_controller_ultrasoon_0" PORT="sensor"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="controller_ultrasoon_trigger" SIGIS="undef" SIGNAME="ontvangen_controllers_controller_ultrasoon_0_trigger">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ontvangen_controllers_controller_ultrasoon_0" PORT="trigger"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="status_running" RIGHT="0" SIGIS="undef" SIGNAME="Running_AND_gate_Res">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Running_AND_gate" PORT="Res"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="display_B" SIGIS="undef" SIGNAME="score_tekenen_0_pixel_value_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="score_tekenen_0" PORT="pixel_value_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="display_G" SIGIS="undef" SIGNAME="score_tekenen_0_pixel_value_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="score_tekenen_0" PORT="pixel_value_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="display_R" SIGIS="undef" SIGNAME="score_tekenen_0_pixel_value_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="score_tekenen_0" PORT="pixel_value_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="display_HSYNC" SIGIS="undef" SIGNAME="score_tekenen_0_HSYNC_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="score_tekenen_0" PORT="HSYNC_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="display_VSYNC" SIGIS="undef" SIGNAME="score_tekenen_0_VSYNC_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="score_tekenen_0" PORT="VSYNC_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="125000000" DIR="I" NAME="sys_clock" SIGIS="clk" SIGNAME="External_Ports_sys_clock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_in1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="reset_hw" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_reset_hw">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clk_divider_0" PORT="reset"/>
        <CONNECTION INSTANCE="clk_wiz_0" PORT="reset"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="controller_draadloos_in" SIGIS="undef" SIGNAME="External_Ports_controller_draadloos_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ontvangen_controllers_frequency_to_number_0" PORT="signal_in"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/Coor_PixelL_0" HWVERSION="1.0" INSTANCE="Coor_PixelL_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Coor_PixelL" VLNV="xilinx.com:module_ref:Coor_PixelL:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_Coor_PixelL_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="PixelClock" SIGIS="undef" SIGNAME="beeld_generator_0_pxlCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="beeld_generator_0" PORT="pxlCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="HSYNC_i" SIGIS="undef" SIGNAME="tekenen_balletje_HSYNC_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tekenen_balletje" PORT="HSYNC_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="VSYNC_i" SIGIS="undef" SIGNAME="tekenen_balletje_VSYNC_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tekenen_balletje" PORT="VSYNC_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="PixelSig_in" SIGIS="undef" SIGNAME="tekenen_balletje_pixel_value_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tekenen_balletje" PORT="pixel_value_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="VPixel" RIGHT="0" SIGIS="undef" SIGNAME="tekenen_balletje_vpxl_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tekenen_balletje" PORT="vpxl_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="HPixel" RIGHT="0" SIGIS="undef" SIGNAME="tekenen_balletje_hpxl_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tekenen_balletje" PORT="hpxl_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="CL_in" RIGHT="0" SIGIS="undef" SIGNAME="ontvangen_controllers_controller_interconn_0_controller_output_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ontvangen_controllers_controller_interconn_0" PORT="controller_output_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="BreetePeddels" RIGHT="0" SIGIS="undef" SIGNAME="constants_peddels_breedte_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constants_peddels_breedte" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="HoogtePeddels" RIGHT="0" SIGIS="undef" SIGNAME="constants_peddels_hoogte_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constants_peddels_hoogte" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="Offcet" RIGHT="0" SIGIS="undef" SIGNAME="constants_peddels_x_offset_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constants_peddels_x_offset" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="CoorL_yboven_out" RIGHT="0" SIGIS="undef" SIGNAME="Coor_PixelL_0_CoorL_yboven_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aanraking_herkennen_0" PORT="positie_peddel_links"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PixelSig_out" SIGIS="undef" SIGNAME="Coor_PixelL_0_PixelSig_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Coor_PixelR_0" PORT="PixelSig_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="HSYNC_o" SIGIS="undef" SIGNAME="Coor_PixelL_0_HSYNC_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Coor_PixelR_0" PORT="HSYNC_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="VSYNC_o" SIGIS="undef" SIGNAME="Coor_PixelL_0_VSYNC_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Coor_PixelR_0" PORT="VSYNC_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="VPixel_out" RIGHT="0" SIGIS="undef" SIGNAME="Coor_PixelL_0_VPixel_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Coor_PixelR_0" PORT="VPixel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="HPixel_out" RIGHT="0" SIGIS="undef" SIGNAME="Coor_PixelL_0_HPixel_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Coor_PixelR_0" PORT="HPixel"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Coor_PixelR_0" HWVERSION="1.0" INSTANCE="Coor_PixelR_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Coor_PixelR" VLNV="xilinx.com:module_ref:Coor_PixelR:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_Coor_PixelR_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="PixelClock" SIGIS="undef" SIGNAME="beeld_generator_0_pxlCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="beeld_generator_0" PORT="pxlCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="HSYNC_i" SIGIS="undef" SIGNAME="Coor_PixelL_0_HSYNC_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Coor_PixelL_0" PORT="HSYNC_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="VSYNC_i" SIGIS="undef" SIGNAME="Coor_PixelL_0_VSYNC_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Coor_PixelL_0" PORT="VSYNC_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="PixelSig_in" SIGIS="undef" SIGNAME="Coor_PixelL_0_PixelSig_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Coor_PixelL_0" PORT="PixelSig_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="VPixel" RIGHT="0" SIGIS="undef" SIGNAME="Coor_PixelL_0_VPixel_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Coor_PixelL_0" PORT="VPixel_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="HPixel" RIGHT="0" SIGIS="undef" SIGNAME="Coor_PixelL_0_HPixel_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Coor_PixelL_0" PORT="HPixel_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="CR_in" RIGHT="0" SIGIS="undef" SIGNAME="ontvangen_controllers_controller_interconn_0_controller_output_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ontvangen_controllers_controller_interconn_0" PORT="controller_output_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="BreetePeddels" RIGHT="0" SIGIS="undef" SIGNAME="constants_peddels_breedte_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constants_peddels_breedte" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="HoogtePeddels" RIGHT="0" SIGIS="undef" SIGNAME="constants_peddels_hoogte_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constants_peddels_hoogte" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="Offcet" RIGHT="0" SIGIS="undef" SIGNAME="constants_peddels_x_offset_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constants_peddels_x_offset" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="CoorR_yboven_out" RIGHT="0" SIGIS="undef" SIGNAME="Coor_PixelR_0_CoorR_yboven_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aanraking_herkennen_0" PORT="positie_peddel_rechts"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PixelSig_out" SIGIS="undef" SIGNAME="Coor_PixelR_0_PixelSig_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lijn_tekenen_0" PORT="pixel_value_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="HSYNC_o" SIGIS="undef" SIGNAME="Coor_PixelR_0_HSYNC_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lijn_tekenen_0" PORT="HSYNC_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="VSYNC_o" SIGIS="undef" SIGNAME="Coor_PixelR_0_VSYNC_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lijn_tekenen_0" PORT="VSYNC_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="VPixel_out" RIGHT="0" SIGIS="undef" SIGNAME="Coor_PixelR_0_VPixel_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lijn_tekenen_0" PORT="vpxl_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="HPixel_out" RIGHT="0" SIGIS="undef" SIGNAME="Coor_PixelR_0_HPixel_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lijn_tekenen_0" PORT="hpxl_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/Reset_score_OR_gate" HWVERSION="2.0" INSTANCE="Reset_score_OR_gate" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_util_vector_logic_1_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="undef" SIGNAME="score_counter_0_reset_score">
          <CONNECTIONS>
            <CONNECTION INSTANCE="score_counter_0" PORT="reset_score"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="undef" SIGNAME="Reset_score_OR_gate_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="positie_balletje_0" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/Running_AND_gate" HWVERSION="2.0" INSTANCE="Running_AND_gate" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_util_vector_logic_0_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="ontvangen_controllers_controller_interconn_0_active">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ontvangen_controllers_controller_interconn_0" PORT="active"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Running_AND_gate_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="status_running"/>
            <CONNECTION INSTANCE="positie_balletje_0" PORT="running"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/aanraking_herkennen_0" HWVERSION="1.0" INSTANCE="aanraking_herkennen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="aanraking_herkennen" VLNV="xilinx.com:module_ref:aanraking_herkennen:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_aanraking_herkennen_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="8" NAME="hoogte_scherm" RIGHT="0" SIGIS="undef" SIGNAME="constants_scherm_hoogte_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constants_scherm_hoogte" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="breedte_scherm" RIGHT="0" SIGIS="undef" SIGNAME="constants_scherm_breedte_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constants_scherm_breedte" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="grootte_balletje" RIGHT="0" SIGIS="undef" SIGNAME="constants_balletje_grootte_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constants_balletje_grootte" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="hoogte_peddels" RIGHT="0" SIGIS="undef" SIGNAME="constants_peddels_hoogte_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constants_peddels_hoogte" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="breedte_peddels" RIGHT="0" SIGIS="undef" SIGNAME="constants_peddels_breedte_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constants_peddels_breedte" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="offset_peddels" RIGHT="0" SIGIS="undef" SIGNAME="constants_peddels_x_offset_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constants_peddels_x_offset" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="x_positie_balletje" RIGHT="0" SIGIS="undef" SIGNAME="positie_balletje_0_pos_x_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="positie_balletje_0" PORT="pos_x_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="y_positie_balletje" RIGHT="0" SIGIS="undef" SIGNAME="positie_balletje_0_pos_y_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="positie_balletje_0" PORT="pos_y_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="positie_peddel_links" RIGHT="0" SIGIS="undef" SIGNAME="Coor_PixelL_0_CoorL_yboven_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Coor_PixelL_0" PORT="CoorL_yboven_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="positie_peddel_rechts" RIGHT="0" SIGIS="undef" SIGNAME="Coor_PixelR_0_CoorR_yboven_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Coor_PixelR_0" PORT="CoorR_yboven_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aanraking_balletje_peddel" SIGIS="undef" SIGNAME="aanraking_herkennen_0_aanraking_balletje_peddel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="positie_balletje_0" PORT="peddel_touch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="aanraking_balletje_peddel_zone" RIGHT="0" SIGIS="undef" SIGNAME="aanraking_herkennen_0_aanraking_balletje_peddel_zone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="positie_balletje_0" PORT="angle_index"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aanraking_balletje_zijkant" SIGIS="undef" SIGNAME="aanraking_herkennen_0_aanraking_balletje_zijkant">
          <CONNECTIONS>
            <CONNECTION INSTANCE="score_counter_0" PORT="side_touch"/>
            <CONNECTION INSTANCE="positie_balletje_0" PORT="side_touch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aanraking_balletje_bovenonder" SIGIS="undef" SIGNAME="aanraking_herkennen_0_aanraking_balletje_bovenonder">
          <CONNECTIONS>
            <CONNECTION INSTANCE="positie_balletje_0" PORT="top_bottom_touch"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/beeld_generator_0" HWVERSION="1.0" INSTANCE="beeld_generator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="beeld_generator" VLNV="xilinx.com:module_ref:beeld_generator:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_beeld_generator_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_VGA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_VGA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RST" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pxlCLK" SIGIS="undef" SIGNAME="beeld_generator_0_pxlCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lijn_tekenen_0" PORT="pxlCLK_i"/>
            <CONNECTION INSTANCE="tekenen_balletje" PORT="pxlCLK_i"/>
            <CONNECTION INSTANCE="Coor_PixelR_0" PORT="PixelClock"/>
            <CONNECTION INSTANCE="score_tekenen_0" PORT="pxlCLK_i"/>
            <CONNECTION INSTANCE="Coor_PixelL_0" PORT="PixelClock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="HSYNC" SIGIS="undef" SIGNAME="beeld_generator_0_HSYNC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tekenen_balletje" PORT="HSYNC_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="VSYNC" SIGIS="undef" SIGNAME="beeld_generator_0_VSYNC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tekenen_balletje" PORT="VSYNC_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="R" SIGIS="undef"/>
        <PORT DIR="O" NAME="G" SIGIS="undef"/>
        <PORT DIR="O" NAME="B" SIGIS="undef" SIGNAME="beeld_generator_0_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tekenen_balletje" PORT="pixel_value_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="vpxl" RIGHT="0" SIGIS="undef" SIGNAME="beeld_generator_0_vpxl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tekenen_balletje" PORT="vpxl_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="hpxl" RIGHT="0" SIGIS="undef" SIGNAME="beeld_generator_0_hpxl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tekenen_balletje" PORT="hpxl_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clk_divider_0" HWVERSION="1.0" INSTANCE="clk_divider_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_divider" VLNV="xilinx.com:module_ref:clk_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="division" VALUE="750000"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_clk_divider_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clk_in" SIGIS="undef" SIGNAME="clk_wiz_0_clk_system">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_system"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_reset_hw">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_hw"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clk_out" SIGIS="undef" SIGNAME="clk_divider_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="score_counter_0" PORT="clk_slow"/>
            <CONNECTION INSTANCE="positie_balletje_0" PORT="clk_slow"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/clk_wiz_0" HWVERSION="6.0" INSTANCE="clk_wiz_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v6_0;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="1"/>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="C_AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="design_1_clk_wiz_0_0"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMIZE_CLOCKING_STRUCTURE_EN" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="125.000"/>
        <PARAMETER NAME="C_PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="2"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary_________125.000____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="clk_system__100.00000______0.000______50.0______124.615_____96.948"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="_clk_VGA__50.00000______0.000______50.0______143.688_____96.948"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no_CLK_OUT3_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="50"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="100.00000"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="50.00000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="8.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="8.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="10.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="20"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_system"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_VGA"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="80.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_POWER_REG" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVCLK" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_1" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_2" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_3" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_1" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVIDE1_AUTO" VALUE="1"/>
        <PARAMETER NAME="C_DIVIDE2_AUTO" VALUE="2.0"/>
        <PARAMETER NAME="C_DIVIDE3_AUTO" VALUE="0.1"/>
        <PARAMETER NAME="C_DIVIDE4_AUTO" VALUE="0.1"/>
        <PARAMETER NAME="C_DIVIDE5_AUTO" VALUE="0.1"/>
        <PARAMETER NAME="C_DIVIDE6_AUTO" VALUE="0.1"/>
        <PARAMETER NAME="C_DIVIDE7_AUTO" VALUE="0.1"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV5" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV6" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV7" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT0_ACTUAL_FREQ" VALUE="100.00000"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_FREQ" VALUE="50.00000"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_M_MAX" VALUE="64.000"/>
        <PARAMETER NAME="C_M_MIN" VALUE="2.000"/>
        <PARAMETER NAME="C_D_MAX" VALUE="80.000"/>
        <PARAMETER NAME="C_D_MIN" VALUE="1.000"/>
        <PARAMETER NAME="C_O_MAX" VALUE="128.000"/>
        <PARAMETER NAME="C_O_MIN" VALUE="1.000"/>
        <PARAMETER NAME="C_VCO_MIN" VALUE="600.000"/>
        <PARAMETER NAME="C_VCO_MAX" VALUE="1200.000"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_clk_wiz_0_0"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="OPTIMIZE_CLOCKING_STRUCTURE_EN" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="true"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="125.000"/>
        <PARAMETER NAME="PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="80.0"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="2"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_system"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_VGA"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="50"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="false"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="8.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="8.000"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="10.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="20"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="true"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="sys_clock"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="124.615"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="96.948"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="143.688"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="96.948"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INPUT_MODE" VALUE="frequency"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="AXI_DRP" VALUE="false"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_reset_hw">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_hw"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="External_Ports_sys_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sys_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="clk_system" SIGIS="clk" SIGNAME="clk_wiz_0_clk_system">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ontvangen_controllers_controller_inductief_0" PORT="clk"/>
            <CONNECTION INSTANCE="ontvangen_controllers_clk_divider_0" PORT="clk_in"/>
            <CONNECTION INSTANCE="ontvangen_controllers_controller_ultrasoon_0" PORT="clk"/>
            <CONNECTION INSTANCE="ontvangen_controllers_frequency_to_number_0" PORT="clk"/>
            <CONNECTION INSTANCE="clk_divider_0" PORT="clk_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="O" NAME="clk_VGA" SIGIS="clk" SIGNAME="clk_wiz_0_clk_VGA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="beeld_generator_0" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/constants/balletje_grootte" HWVERSION="1.1" INSTANCE="constants_balletje_grootte" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="9"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x008"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_peddels_hoogte_4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="8" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="constants_balletje_grootte_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tekenen_balletje" PORT="size_x"/>
            <CONNECTION INSTANCE="tekenen_balletje" PORT="size_y"/>
            <CONNECTION INSTANCE="aanraking_herkennen_0" PORT="grootte_balletje"/>
            <CONNECTION INSTANCE="positie_balletje_0" PORT="size"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/constants/max_score" HWVERSION="1.1" INSTANCE="constants_max_score" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x5"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_scherm_hoogte_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="3" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="constants_max_score_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="score_tekenen_0" PORT="max_score"/>
            <CONNECTION INSTANCE="score_counter_0" PORT="max_score"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/constants/peddels_breedte" HWVERSION="1.1" INSTANCE="constants_peddels_breedte" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="10"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x014"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_peddels_hoogte_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="9" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="constants_peddels_breedte_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Coor_PixelR_0" PORT="BreetePeddels"/>
            <CONNECTION INSTANCE="aanraking_herkennen_0" PORT="breedte_peddels"/>
            <CONNECTION INSTANCE="Coor_PixelL_0" PORT="BreetePeddels"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/constants/peddels_hoogte" HWVERSION="1.1" INSTANCE="constants_peddels_hoogte" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="9"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x050"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="8" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="constants_peddels_hoogte_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Coor_PixelR_0" PORT="HoogtePeddels"/>
            <CONNECTION INSTANCE="aanraking_herkennen_0" PORT="hoogte_peddels"/>
            <CONNECTION INSTANCE="Coor_PixelL_0" PORT="HoogtePeddels"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/constants/peddels_x_offset" HWVERSION="1.1" INSTANCE="constants_peddels_x_offset" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="9"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x000"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_peddels_hoogte_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="8" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="constants_peddels_x_offset_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Coor_PixelR_0" PORT="Offcet"/>
            <CONNECTION INSTANCE="aanraking_herkennen_0" PORT="offset_peddels"/>
            <CONNECTION INSTANCE="Coor_PixelL_0" PORT="Offcet"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/constants/scherm_breedte" HWVERSION="1.1" INSTANCE="constants_scherm_breedte" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="10"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x280"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_peddels_hoogte_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="9" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="constants_scherm_breedte_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lijn_tekenen_0" PORT="screen_x"/>
            <CONNECTION INSTANCE="score_tekenen_0" PORT="screen_width_i"/>
            <CONNECTION INSTANCE="aanraking_herkennen_0" PORT="breedte_scherm"/>
            <CONNECTION INSTANCE="score_counter_0" PORT="screen_width"/>
            <CONNECTION INSTANCE="positie_balletje_0" PORT="screen_width"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/constants/scherm_hoogte" HWVERSION="1.1" INSTANCE="constants_scherm_hoogte" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="9"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1E0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_peddels_hoogte_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="8" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="constants_scherm_hoogte_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lijn_tekenen_0" PORT="screen_y"/>
            <CONNECTION INSTANCE="score_tekenen_0" PORT="screen_height_i"/>
            <CONNECTION INSTANCE="aanraking_herkennen_0" PORT="hoogte_scherm"/>
            <CONNECTION INSTANCE="positie_balletje_0" PORT="screen_heigth"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/lijn_tekenen_0" HWVERSION="1.0" INSTANCE="lijn_tekenen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="lijn_tekenen" VLNV="xilinx.com:module_ref:lijn_tekenen:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="width_line" VALUE="3"/>
        <PARAMETER NAME="space_between_lines" VALUE="10"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_lijn_tekenen_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="pixel_value_i" SIGIS="undef" SIGNAME="Coor_PixelR_0_PixelSig_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Coor_PixelR_0" PORT="PixelSig_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pxlCLK_i" SIGIS="undef" SIGNAME="beeld_generator_0_pxlCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="beeld_generator_0" PORT="pxlCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="HSYNC_i" SIGIS="undef" SIGNAME="Coor_PixelR_0_HSYNC_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Coor_PixelR_0" PORT="HSYNC_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="VSYNC_i" SIGIS="undef" SIGNAME="Coor_PixelR_0_VSYNC_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Coor_PixelR_0" PORT="VSYNC_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="vpxl_i" RIGHT="0" SIGIS="undef" SIGNAME="Coor_PixelR_0_VPixel_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Coor_PixelR_0" PORT="VPixel_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="hpxl_i" RIGHT="0" SIGIS="undef" SIGNAME="Coor_PixelR_0_HPixel_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Coor_PixelR_0" PORT="HPixel_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="screen_x" RIGHT="0" SIGIS="undef" SIGNAME="constants_scherm_breedte_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constants_scherm_breedte" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="screen_y" RIGHT="0" SIGIS="undef" SIGNAME="constants_scherm_hoogte_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constants_scherm_hoogte" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pixel_value_o" SIGIS="undef" SIGNAME="lijn_tekenen_0_pixel_value_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="score_tekenen_0" PORT="pixel_value_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="HSYNC_o" SIGIS="undef" SIGNAME="lijn_tekenen_0_HSYNC_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="score_tekenen_0" PORT="HSYNC_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="VSYNC_o" SIGIS="undef" SIGNAME="lijn_tekenen_0_VSYNC_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="score_tekenen_0" PORT="VSYNC_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="vpxl_o" RIGHT="0" SIGIS="undef" SIGNAME="lijn_tekenen_0_vpxl_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="score_tekenen_0" PORT="vpxl_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="hpxl_o" RIGHT="0" SIGIS="undef" SIGNAME="lijn_tekenen_0_hpxl_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="score_tekenen_0" PORT="hpxl_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ontvangen_controllers/clk_divider_0" HWVERSION="1.0" INSTANCE="ontvangen_controllers_clk_divider_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_divider" VLNV="xilinx.com:module_ref:clk_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="division" VALUE="200000"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_clk_divider_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clk_in" SIGIS="undef" SIGNAME="clk_wiz_0_clk_system">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_system"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clk_out" SIGIS="undef" SIGNAME="ontvangen_controllers_clk_divider_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ontvangen_controllers_controller_draadloos_0" PORT="clk_slow"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ontvangen_controllers/controller_draadloos_0" HWVERSION="1.0" INSTANCE="ontvangen_controllers_controller_draadloos_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="controller_draadloos" VLNV="xilinx.com:module_ref:controller_draadloos:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_controller_draadloos_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clk_slow" SIGIS="undef" SIGNAME="ontvangen_controllers_clk_divider_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ontvangen_controllers_clk_divider_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable" SIGIS="undef" SIGNAME="ontvangen_controllers_controller_interconn_0_controller_enable_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ontvangen_controllers_controller_interconn_0" PORT="controller_enable_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="frequency_value_in" RIGHT="0" SIGIS="undef" SIGNAME="ontvangen_controllers_frequency_to_number_0_value_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ontvangen_controllers_frequency_to_number_0" PORT="value_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="value_out" RIGHT="0" SIGIS="undef" SIGNAME="ontvangen_controllers_controller_draadloos_0_value_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ontvangen_controllers_controller_interconn_0" PORT="controller_input_3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ontvangen_controllers/controller_inductief_0" HWVERSION="1.0" INSTANCE="ontvangen_controllers_controller_inductief_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="controller_inductief" VLNV="xilinx.com:module_ref:controller_inductief:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_controller_inductief_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_system">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_system"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable" SIGIS="undef" SIGNAME="ontvangen_controllers_controller_interconn_0_controller_enable_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ontvangen_controllers_controller_interconn_0" PORT="controller_enable_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="freq_in" SIGIS="undef" SIGNAME="External_Ports_controller_inductief_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="controller_inductief_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="value_out" RIGHT="0" SIGIS="undef" SIGNAME="ontvangen_controllers_controller_inductief_0_value_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ontvangen_controllers_controller_interconn_0" PORT="controller_input_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ontvangen_controllers/controller_interconn_0" HWVERSION="1.0" INSTANCE="ontvangen_controllers_controller_interconn_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="controller_interconnect" VLNV="xilinx.com:module_ref:controller_interconnect:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_controller_interconn_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="enable" SIGIS="undef" SIGNAME="External_Ports_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="choice_1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_controllers_choice_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="controllers_choice_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="choice_2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_controllers_choice_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="controllers_choice_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="controller_input_1" RIGHT="0" SIGIS="undef" SIGNAME="ontvangen_controllers_controller_inductief_0_value_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ontvangen_controllers_controller_inductief_0" PORT="value_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="controller_input_2" RIGHT="0" SIGIS="undef" SIGNAME="ontvangen_controllers_controller_ultrasoon_0_value">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ontvangen_controllers_controller_ultrasoon_0" PORT="value"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="controller_input_3" RIGHT="0" SIGIS="undef" SIGNAME="ontvangen_controllers_controller_draadloos_0_value_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ontvangen_controllers_controller_draadloos_0" PORT="value_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="controller_enable_1" SIGIS="undef" SIGNAME="ontvangen_controllers_controller_interconn_0_controller_enable_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ontvangen_controllers_controller_inductief_0" PORT="enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="controller_enable_2" SIGIS="undef" SIGNAME="ontvangen_controllers_controller_interconn_0_controller_enable_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ontvangen_controllers_controller_ultrasoon_0" PORT="enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="controller_enable_3" SIGIS="undef" SIGNAME="ontvangen_controllers_controller_interconn_0_controller_enable_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ontvangen_controllers_controller_draadloos_0" PORT="enable"/>
            <CONNECTION INSTANCE="ontvangen_controllers_frequency_to_number_0" PORT="enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="controller_output_1" RIGHT="0" SIGIS="undef" SIGNAME="ontvangen_controllers_controller_interconn_0_controller_output_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Coor_PixelL_0" PORT="CL_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="controller_output_2" RIGHT="0" SIGIS="undef" SIGNAME="ontvangen_controllers_controller_interconn_0_controller_output_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Coor_PixelR_0" PORT="CR_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="active" SIGIS="undef" SIGNAME="ontvangen_controllers_controller_interconn_0_active">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Running_AND_gate" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ontvangen_controllers/controller_ultrasoon_0" HWVERSION="1.0" INSTANCE="ontvangen_controllers_controller_ultrasoon_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="controller_ultrasoon" VLNV="xilinx.com:module_ref:controller_ultrasoon:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="input_frequency" VALUE="100000000"/>
        <PARAMETER NAME="trigger_frequency" VALUE="10"/>
        <PARAMETER NAME="trigger_duration_precent" VALUE="10"/>
        <PARAMETER NAME="max_distance_mm" VALUE="500"/>
        <PARAMETER NAME="min_distance_mm" VALUE="100"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_controller_ultrasoon_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_system">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_system"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sensor" SIGIS="undef" SIGNAME="External_Ports_controller_ultrasoon_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="controller_ultrasoon_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable" SIGIS="undef" SIGNAME="ontvangen_controllers_controller_interconn_0_controller_enable_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ontvangen_controllers_controller_interconn_0" PORT="controller_enable_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="value" RIGHT="0" SIGIS="undef" SIGNAME="ontvangen_controllers_controller_ultrasoon_0_value">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ontvangen_controllers_controller_interconn_0" PORT="controller_input_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trigger" SIGIS="undef" SIGNAME="ontvangen_controllers_controller_ultrasoon_0_trigger">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="controller_ultrasoon_trigger"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ontvangen_controllers/frequency_to_number_0" HWVERSION="1.0" INSTANCE="ontvangen_controllers_frequency_to_number_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="frequency_to_number" VLNV="xilinx.com:module_ref:frequency_to_number:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_frequency_to_number_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_system">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_system"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable" SIGIS="undef" SIGNAME="ontvangen_controllers_controller_interconn_0_controller_enable_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ontvangen_controllers_controller_interconn_0" PORT="controller_enable_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="signal_in" SIGIS="undef" SIGNAME="External_Ports_controller_draadloos_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="controller_draadloos_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="value_out" RIGHT="0" SIGIS="undef" SIGNAME="ontvangen_controllers_frequency_to_number_0_value_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ontvangen_controllers_controller_draadloos_0" PORT="frequency_value_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/positie_balletje_0" HWVERSION="1.0" INSTANCE="positie_balletje_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="positie_balletje" VLNV="xilinx.com:module_ref:positie_balletje:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="step_x" VALUE="1"/>
        <PARAMETER NAME="step_y" VALUE="1"/>
        <PARAMETER NAME="angle_1" VALUE="2"/>
        <PARAMETER NAME="angle_2" VALUE="1"/>
        <PARAMETER NAME="angle_3" VALUE="0"/>
        <PARAMETER NAME="start_angle" VALUE="10"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_positie_balletje_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="Reset_score_OR_gate_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Reset_score_OR_gate" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_slow" SIGIS="undef" SIGNAME="clk_divider_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divider_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="screen_width" RIGHT="0" SIGIS="undef" SIGNAME="constants_scherm_breedte_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constants_scherm_breedte" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="screen_heigth" RIGHT="0" SIGIS="undef" SIGNAME="constants_scherm_hoogte_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constants_scherm_hoogte" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="angle_index" RIGHT="0" SIGIS="undef" SIGNAME="aanraking_herkennen_0_aanraking_balletje_peddel_zone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aanraking_herkennen_0" PORT="aanraking_balletje_peddel_zone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="running" SIGIS="undef" SIGNAME="Running_AND_gate_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Running_AND_gate" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="size" RIGHT="0" SIGIS="undef" SIGNAME="constants_balletje_grootte_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constants_balletje_grootte" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="peddel_touch" SIGIS="undef" SIGNAME="aanraking_herkennen_0_aanraking_balletje_peddel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aanraking_herkennen_0" PORT="aanraking_balletje_peddel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="side_touch" SIGIS="undef" SIGNAME="aanraking_herkennen_0_aanraking_balletje_zijkant">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aanraking_herkennen_0" PORT="aanraking_balletje_zijkant"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="top_bottom_touch" SIGIS="undef" SIGNAME="aanraking_herkennen_0_aanraking_balletje_bovenonder">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aanraking_herkennen_0" PORT="aanraking_balletje_bovenonder"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="pos_x_out" RIGHT="0" SIGIS="undef" SIGNAME="positie_balletje_0_pos_x_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tekenen_balletje" PORT="pos_x"/>
            <CONNECTION INSTANCE="aanraking_herkennen_0" PORT="x_positie_balletje"/>
            <CONNECTION INSTANCE="score_counter_0" PORT="pos_x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="pos_y_out" RIGHT="0" SIGIS="undef" SIGNAME="positie_balletje_0_pos_y_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tekenen_balletje" PORT="pos_y"/>
            <CONNECTION INSTANCE="aanraking_herkennen_0" PORT="y_positie_balletje"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/score_counter_0" HWVERSION="1.0" INSTANCE="score_counter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="score_counter" VLNV="xilinx.com:module_ref:score_counter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_score_counter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_slow" SIGIS="undef" SIGNAME="clk_divider_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divider_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="side_touch" SIGIS="undef" SIGNAME="aanraking_herkennen_0_aanraking_balletje_zijkant">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aanraking_herkennen_0" PORT="aanraking_balletje_zijkant"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="pos_x" RIGHT="0" SIGIS="undef" SIGNAME="positie_balletje_0_pos_x_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="positie_balletje_0" PORT="pos_x_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="screen_width" RIGHT="0" SIGIS="undef" SIGNAME="constants_scherm_breedte_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constants_scherm_breedte" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="max_score" RIGHT="0" SIGIS="undef" SIGNAME="constants_max_score_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constants_max_score" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="score_left" RIGHT="0" SIGIS="undef" SIGNAME="score_counter_0_score_left">
          <CONNECTIONS>
            <CONNECTION INSTANCE="score_tekenen_0" PORT="score_l_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="score_right" RIGHT="0" SIGIS="undef" SIGNAME="score_counter_0_score_right">
          <CONNECTIONS>
            <CONNECTION INSTANCE="score_tekenen_0" PORT="score_r_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="reset_score" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="score_counter_0_reset_score">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Reset_score_OR_gate" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/score_tekenen_0" HWVERSION="1.0" INSTANCE="score_tekenen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="score_tekenen" VLNV="xilinx.com:module_ref:score_tekenen:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="size" VALUE="10"/>
        <PARAMETER NAME="distance" VALUE="5"/>
        <PARAMETER NAME="height_offset" VALUE="10"/>
        <PARAMETER NAME="width_offset" VALUE="20"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_score_tekenen_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="pixel_value_i" SIGIS="undef" SIGNAME="lijn_tekenen_0_pixel_value_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lijn_tekenen_0" PORT="pixel_value_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pxlCLK_i" SIGIS="undef" SIGNAME="beeld_generator_0_pxlCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="beeld_generator_0" PORT="pxlCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="HSYNC_i" SIGIS="undef" SIGNAME="lijn_tekenen_0_HSYNC_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lijn_tekenen_0" PORT="HSYNC_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="VSYNC_i" SIGIS="undef" SIGNAME="lijn_tekenen_0_VSYNC_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lijn_tekenen_0" PORT="VSYNC_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="vpxl_i" RIGHT="0" SIGIS="undef" SIGNAME="lijn_tekenen_0_vpxl_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lijn_tekenen_0" PORT="vpxl_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="hpxl_i" RIGHT="0" SIGIS="undef" SIGNAME="lijn_tekenen_0_hpxl_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lijn_tekenen_0" PORT="hpxl_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="score_l_i" RIGHT="0" SIGIS="undef" SIGNAME="score_counter_0_score_left">
          <CONNECTIONS>
            <CONNECTION INSTANCE="score_counter_0" PORT="score_left"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="score_r_i" RIGHT="0" SIGIS="undef" SIGNAME="score_counter_0_score_right">
          <CONNECTIONS>
            <CONNECTION INSTANCE="score_counter_0" PORT="score_right"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="screen_width_i" RIGHT="0" SIGIS="undef" SIGNAME="constants_scherm_breedte_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constants_scherm_breedte" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="screen_height_i" RIGHT="0" SIGIS="undef" SIGNAME="constants_scherm_hoogte_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constants_scherm_hoogte" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="max_score" RIGHT="0" SIGIS="undef" SIGNAME="constants_max_score_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constants_max_score" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pixel_value_o" SIGIS="undef" SIGNAME="score_tekenen_0_pixel_value_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="display_B"/>
            <CONNECTION INSTANCE="External_Ports" PORT="display_G"/>
            <CONNECTION INSTANCE="External_Ports" PORT="display_R"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="HSYNC_o" SIGIS="undef" SIGNAME="score_tekenen_0_HSYNC_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="display_HSYNC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="VSYNC_o" SIGIS="undef" SIGNAME="score_tekenen_0_VSYNC_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="display_VSYNC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="vpxl_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="9" NAME="hpxl_o" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/tekenen_balletje" HWVERSION="1.0" INSTANCE="tekenen_balletje" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="tekenen_object" VLNV="xilinx.com:module_ref:tekenen_object:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_tekenen_object_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="pixel_value_i" SIGIS="undef" SIGNAME="beeld_generator_0_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="beeld_generator_0" PORT="B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pxlCLK_i" SIGIS="undef" SIGNAME="beeld_generator_0_pxlCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="beeld_generator_0" PORT="pxlCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="HSYNC_i" SIGIS="undef" SIGNAME="beeld_generator_0_HSYNC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="beeld_generator_0" PORT="HSYNC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="VSYNC_i" SIGIS="undef" SIGNAME="beeld_generator_0_VSYNC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="beeld_generator_0" PORT="VSYNC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="vpxl_i" RIGHT="0" SIGIS="undef" SIGNAME="beeld_generator_0_vpxl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="beeld_generator_0" PORT="vpxl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="hpxl_i" RIGHT="0" SIGIS="undef" SIGNAME="beeld_generator_0_hpxl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="beeld_generator_0" PORT="hpxl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="pos_x" RIGHT="0" SIGIS="undef" SIGNAME="positie_balletje_0_pos_x_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="positie_balletje_0" PORT="pos_x_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="pos_y" RIGHT="0" SIGIS="undef" SIGNAME="positie_balletje_0_pos_y_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="positie_balletje_0" PORT="pos_y_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="size_x" RIGHT="0" SIGIS="undef" SIGNAME="constants_balletje_grootte_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constants_balletje_grootte" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="size_y" RIGHT="0" SIGIS="undef" SIGNAME="constants_balletje_grootte_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="constants_balletje_grootte" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pixel_value_o" SIGIS="undef" SIGNAME="tekenen_balletje_pixel_value_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Coor_PixelL_0" PORT="PixelSig_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="HSYNC_o" SIGIS="undef" SIGNAME="tekenen_balletje_HSYNC_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Coor_PixelL_0" PORT="HSYNC_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="VSYNC_o" SIGIS="undef" SIGNAME="tekenen_balletje_VSYNC_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Coor_PixelL_0" PORT="VSYNC_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="vpxl_o" RIGHT="0" SIGIS="undef" SIGNAME="tekenen_balletje_vpxl_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Coor_PixelL_0" PORT="VPixel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="hpxl_o" RIGHT="0" SIGIS="undef" SIGNAME="tekenen_balletje_hpxl_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Coor_PixelL_0" PORT="HPixel"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
