#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Nov  9 21:45:51 2023
# Process ID: 6908
# Current directory: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18900 D:\_Code\verilog\interface_lab\RVfpga_SoC_lab5\RVfpga_SoC.xpr
# Log file: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5/vivado.log
# Journal file: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5/RVfpga_SoC.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/_Code/verilog/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/_Download/vivado/Vivado/2019.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'swerv_soc.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
swerv_soc_PWM_w_Int_v1_0_0_0

open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 839.910 ; gain = 121.344
update_compile_order -fileset sources_1
update_module_reference swerv_soc_syscon_wrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'gpio_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'o_timer_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ptc_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'gpio_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'o_timer_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'ptc_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'i_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'i_rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'i_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/_Code/verilog/ip_repo'.
Adding component instance block -- xilinx.com:user:axi2wb_intcon_wrapper:1.0 - axi2wb_intcon_wrapper_0
Adding component instance block -- xilinx.com:user:wb_gpio_wrapper:1.0 - wb_gpio_wrapper_0
Adding component instance block -- xilinx.com:module_ref:bootrom_wrapper:1.0 - bootrom_wrapper_0
Adding component instance block -- xilinx.com:module_ref:syscon_wrapper:1.0 - syscon_wrapper_0
Adding component instance block -- xilinx.com:user:swerv_wrapper_verilog:1.0 - swerv_wrapper_verilog_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:user:PWM_w_Int_v1_0:1.0 - PWM_w_Int_v1_0_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /syscon_wrapper_0/o_timer_irq(intr) and /swerv_wrapper_verilog_0/timer_int(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /wb_gpio_wrapper_0/wb_inta_o(undef) and /syscon_wrapper_0/gpio_irq(intr)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0(clk) and /wb_gpio_wrapper_0/wb_clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_0(rst) and /wb_gpio_wrapper_0/wb_rst_i(undef)
Successfully read diagram <swerv_soc> from BD file <D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd>
Upgrading 'D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd'
INFO: [IP_Flow 19-1972] Upgraded swerv_soc_syscon_wrapper_0_0 from syscon_wrapper_v1_0 1.0 to syscon_wrapper_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'o_sw_irq3'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'o_sw_irq4'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'swerv_soc_syscon_wrapper_0_0'. These changes may impact your design.
WARNING: [BD 41-1731] Type mismatch between connected pins: /wb_gpio_wrapper_0/wb_inta_o(undef) and /syscon_wrapper_0_upgraded_ipi/gpio_irq(intr)
WARNING: [BD 41-1731] Type mismatch between connected pins: /swerv_wrapper_verilog_0/timer_int(undef) and /syscon_wrapper_0_upgraded_ipi/o_timer_irq(intr)
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'swerv_soc_syscon_wrapper_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\_Code\verilog\interface_lab\RVfpga_SoC_lab5\RVfpga_SoC.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
Wrote  : <D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ui/bd_3fd5fa6d.ui> 
upgrade_ip: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1546.008 ; gain = 91.297
update_module_reference: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1546.008 ; gain = 91.297
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ip/swerv_soc_syscon_wrapper_0_0/swerv_soc_syscon_wrapper_0_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd

[Thu Nov  9 21:47:05 2023] Launched swerv_soc_syscon_wrapper_0_0_synth_1, synth_1...
Run output will be captured here:
swerv_soc_syscon_wrapper_0_0_synth_1: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5/RVfpga_SoC.runs/swerv_soc_syscon_wrapper_0_0_synth_1/runme.log
synth_1: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5/RVfpga_SoC.runs/synth_1/runme.log
[Thu Nov  9 21:47:05 2023] Launched impl_1...
Run output will be captured here: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5/RVfpga_SoC.runs/impl_1/runme.log
validate_bd_design
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
swerv_soc_PWM_w_Int_v1_0_0_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_nets PWM_w_Int_v1_0_0_LEDs] [get_bd_intf_nets axi_interconnect_0_M01_AXI] [get_bd_cells PWM_w_Int_v1_0_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:PWM_w_Int:1.0 PWM_w_Int_0
endgroup
delete_bd_objs [get_bd_cells PWM_w_Int_0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_cells PWM_w_Int_0]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:user:PWM_w_Int:1.0 PWM_w_Int_0'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets PWM_w_Int_v1_0_0_LEDs] [get_bd_intf_nets axi_interconnect_0_M01_AXI] [get_bd_cells PWM_w_Int_v1_0_0]'
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  9 21:49:53 2023...
