INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/common/include/messages.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/common/CR_TIE_CELL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CR_TIE_CELL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/common/axi/axi_channel_reg_slice.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_channel_reg_slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/common/axi/axi_channel_split_slice.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_channel_split_slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/common/axi/axi_hndshk_split.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_hndshk_split
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/mem_wrappers/bimc_master/top/bimc_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bimc_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/common/cr_adler/cr_adler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_adler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_axi4s_mstr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_axi4s_mstr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_axi4s_mstr_su.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_axi4s_mstr_su
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_axi4s_slv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_axi4s_slv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_axi4s_slv2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_axi4s_slv2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_cddip/cr_cddip.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_cddip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_cddip_sa/cr_cddip_sa.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_cddip_sa
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_cddip_sa/cr_cddip_sa_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_cddip_sa_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_cddip_sa/cr_cddip_sa_regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_cddip_sa_regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_cddip_sa/cr_cddip_sa_regs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_cddip_sa_regs
INFO: [VRFC 10-311] analyzing module cr_cddip_sa_regs_flops
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_cddip_support/cr_cddip_support.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_cddip_support
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_cddip_support/cr_cddip_support_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_cddip_support_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_cddip_support/cr_cddip_support_regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_cddip_support_regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_cddip_support/cr_cddip_support_regs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_cddip_support_regs
INFO: [VRFC 10-311] analyzing module cr_cddip_support_regs_flops
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_cg/cr_cg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_cg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_cg/cr_cg_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_cg_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_cg/cr_cg_regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_cg_regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_cg/cr_cg_regs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_cg_regs
INFO: [VRFC 10-311] analyzing module cr_cg_regs_flops
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_cg/cr_cg_tlv_mods.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_cg_tlv_mods
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/common/cr_crc/cr_crc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_crc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/common/cr_crc16t/cr_crc16t.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_crc16t
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_crcgc/cr_crcgc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_crcgc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_crcgc/cr_crcgc_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_crcgc_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_crcgc/cr_crcgc_cts.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_crcgc_cts
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_crcgc/cr_crcgc_regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_crcgc_regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_crcgc/cr_crcgc_regs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_crcgc_regs
INFO: [VRFC 10-311] analyzing module cr_crcgc_regs_flops
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/common/cr_dual_rank_synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_dual_rank_synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/common/fifo/cr_fifo_wrap1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_fifo_wrap1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/common/fifo/cr_fifo_wrap3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_fifo_wrap3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_isf/cr_isf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_isf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_isf/cr_isf_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_isf_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_isf/cr_isf_regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_isf_regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_isf/cr_isf_regs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_isf_regs
INFO: [VRFC 10-311] analyzing module cr_isf_regs_flops
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_isf/cr_isf_support.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_isf_support
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_isf/cr_isf_tlv_mods.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_isf_tlv_mods
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_osf/cr_osf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_osf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_osf/cr_osf_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_osf_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_osf/cr_osf_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_osf_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_osf/cr_osf_dbg2fifo_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_osf_dbg2fifo_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_osf/cr_osf_debug_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_osf_debug_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_osf/cr_osf_latency.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_osf_latency
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_osf/cr_osf_regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_osf_regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_osf/cr_osf_regs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_osf_regs
INFO: [VRFC 10-311] analyzing module cr_osf_regs_flops
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_osf/cr_osf_support.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_osf_support
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_prefix_attach
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_prefix_attach_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_ibp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_prefix_attach_ibp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_pac.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_prefix_attach_pac
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_pmc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_prefix_attach_pmc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_pti.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_prefix_attach_pti
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_prefix_attach_regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_regs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_prefix_attach_regs
INFO: [VRFC 10-311] analyzing module cr_prefix_attach_regs_flops
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/common/cr_rst_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_rst_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_su/cr_su.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_su
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_su/cr_su_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_su_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_su/cr_su_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_su_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_su/cr_su_regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_su_regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_su/cr_su_regs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_su_regs
INFO: [VRFC 10-311] analyzing module cr_su_regs_flops
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_tlvp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/common/cr_tlvp_apps/cr_tlvp_axi_in_axi_out_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_tlvp_axi_in_axi_out_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/common/cr_tlvp_apps/cr_tlvp_axi_in_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_tlvp_axi_in_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/common/cr_tlvp_apps/cr_tlvp_axi_out_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_tlvp_axi_out_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_dsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_tlvp_dsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_id.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_tlvp_id
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_rsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_tlvp_rsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_spl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_tlvp_spl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_tlvp_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_be.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_be_fifos.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_be_fifos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_be_frm_chk.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_be_frm_chk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_be_tlvp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_be_tlvp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_fe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe_bhp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_fe_bhp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe_bhp_dflate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_fe_bhp_dflate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe_crc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_fe_crc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe_data_aligner.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_fe_data_aligner
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe_fhp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_fe_fhp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe_lfa.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_fe_lfa
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe_lfa_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_fe_lfa_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe_tlvp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_fe_tlvp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_htf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_array_inc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_htf_array_inc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_bct_sat_writer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_htf_bct_sat_writer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_blt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_htf_blt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_hdr_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_htf_hdr_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_histogram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_htf_histogram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_predef_buf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_htf_predef_buf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_slt_writer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_htf_slt_writer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_small_tables.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_htf_small_tables
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_svt_writer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_htf_svt_writer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_symtab_dec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_htf_symtab_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_symtab_dec_retro.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_htf_symtab_dec_retro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_symtab_dec_retro_huff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_htf_symtab_dec_retro_huff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_table_writer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_htf_table_writer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_hufd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_hufd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_lz77.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_lz77
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_lz77_ag.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_lz77_ag
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_lz77_bm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_lz77_bm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_lz77_do.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_lz77_do
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_lz77_ep.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_lz77_ep
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_lz77_hb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_lz77_hb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_lz77_if.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_lz77_if
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_lz77_pl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_lz77_pl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_mtf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_mtf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_regs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_regs
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_regs_flops
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_sdd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_sdd_dec_tables
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_ld.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_sdd_ld
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_sp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_sdd_sp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_ss.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_sdd_ss
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_wf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_sdd_wf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_unpacker.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cr_xp10_decomp_unpacker
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/common/nx_library/nx_credit_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nx_credit_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/common/nx_library/nx_event_counter_array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nx_event_counter_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/common/nx_library/nx_event_counter_array_wide.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nx_event_counter_array_wide
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/common/nx_library/nx_event_interrupt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nx_event_interrupt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nx_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo_1r1w_indirect_access_debug.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nx_fifo_1r1w_indirect_access_debug
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo_1r1w_indirect_access_debug_cntrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nx_fifo_1r1w_indirect_access_debug_cntrl
WARNING: [VRFC 10-543] converting concatenation to assignment pattern [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo_1r1w_indirect_access_debug_cntrl.sv:107]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nx_fifo_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo_ctrl_ram_1r1w.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nx_fifo_ctrl_ram_1r1w
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo_ram_1r1w.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nx_fifo_ram_1r1w
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nx_indirect_access_cntrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl_v2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nx_indirect_access_cntrl_v2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl_v3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nx_indirect_access_cntrl_v3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/Project-Zipline/rtl/common/nx_library/nx_interface_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nx_interface_monitor
ERROR: [VRFC 10-2989] 'bimc_odat' is not declared [C:/git/Project-Zipline/rtl/common/nx_library/nx_interface_monitor.sv:57]
ERROR: [VRFC 10-2989] 'ro_uncorrectable_ecc_error' is not declared [C:/git/Project-Zipline/rtl/common/nx_library/nx_interface_monitor.sv:58]
ERROR: [VRFC 10-2989] 'ovstb' is not declared [C:/git/Project-Zipline/rtl/common/nx_library/nx_interface_monitor.sv:60]
ERROR: [VRFC 10-2989] 'lvm' is not declared [C:/git/Project-Zipline/rtl/common/nx_library/nx_interface_monitor.sv:61]
ERROR: [VRFC 10-8530] module 'nx_interface_monitor' is ignored due to previous errors [C:/git/Project-Zipline/rtl/common/nx_library/nx_interface_monitor.sv:31]
