

================================================================
== Synthesis Summary Report of 'cordiccart2pol'
================================================================
+ General Information: 
    * Date:           Sat Nov 12 20:31:05 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        cordic
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+----------+-----+
    |                 Modules                | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |    |           |          |     |
    |                 & Loops                | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT   | URAM|
    +----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+----------+-----+
    |+ cordiccart2pol                        |     -|  0.00|       16|  1.600e+04|         -|       17|     -|        no|     -|   -|  180 (~0%)|  829 (1%)|    -|
    | + cordiccart2pol_Pipeline_cordic_loop  |     -|  0.00|       13|  1.300e+04|         -|       13|     -|        no|     -|   -|  114 (~0%)|  634 (1%)|    -|
    |  o cordic_loop                         |     -|  4.61|       11|  1.100e+04|         2|        1|    11|       yes|     -|   -|          -|         -|    -|
    +----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| r         | ap_none | 15       |
| theta     | ap_none | 15       |
| x         | ap_none | 15       |
| y         | ap_none | 15       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------------------------------------------+
| Argument | Direction | Datatype                                     |
+----------+-----------+----------------------------------------------+
| x        | in        | ap_fixed<15, 3, AP_RND_MIN_INF, AP_WRAP, 0>  |
| y        | in        | ap_fixed<15, 3, AP_RND_MIN_INF, AP_WRAP, 0>  |
| r        | out       | ap_fixed<15, 3, AP_RND_MIN_INF, AP_WRAP, 0>* |
| theta    | out       | ap_fixed<15, 3, AP_RND_MIN_INF, AP_WRAP, 0>* |
+----------+-----------+----------------------------------------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| x        | x            | port    |
| y        | y            | port    |
| r        | r            | port    |
| r        | r_ap_vld     | port    |
| theta    | theta        | port    |
| theta    | theta_ap_vld | port    |
+----------+--------------+---------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+----------------------------------------+-----+--------+---------------+-----+--------+---------+
| Name                                   | DSP | Pragma | Variable      | Op  | Impl   | Latency |
+----------------------------------------+-----+--------+---------------+-----+--------+---------+
| + cordiccart2pol                       | 0   |        |               |     |        |         |
|   x_cordic_V_fu_108_p2                 | -   |        | x_cordic_V    | sub | fabric | 0       |
|   y_cordic_V_fu_114_p2                 | -   |        | y_cordic_V    | sub | fabric | 0       |
|   add_ln1394_fu_192_p2                 | -   |        | add_ln1394    | add | fabric | 0       |
|   add_ln141_fu_213_p2                  | -   |        | add_ln141     | add | fabric | 0       |
|  + cordiccart2pol_Pipeline_cordic_loop | 0   |        |               |     |        |         |
|    add_ln28_fu_418_p2                  | -   |        | add_ln28      | add | fabric | 0       |
|    y_cordic_V_4_fu_641_p2              | -   |        | y_cordic_V_4  | sub | fabric | 0       |
|    x_cordic_V_1_fu_647_p2              | -   |        | x_cordic_V_1  | add | fabric | 0       |
|    theta_out_V_3_fu_681_p2             | -   |        | theta_out_V_3 | add | fabric | 0       |
|    y_cordic_V_3_fu_892_p2              | -   |        | y_cordic_V_3  | add | fabric | 0       |
|    x_cordic_V_fu_898_p2                | -   |        | x_cordic_V    | sub | fabric | 0       |
|    theta_out_V_2_fu_932_p2             | -   |        | theta_out_V_2 | sub | fabric | 0       |
+----------------------------------------+-----+--------+---------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+--------------------------------+-------------------------------------------------------------+
| Type            | Options                        | Location                                                    |
+-----------------+--------------------------------+-------------------------------------------------------------+
| array_partition | variable=angles complete dim=1 | cordic/solution1/directives.tcl:8 in cordiccart2pol, angles |
| pipeline        |                                | cordic/solution1/directives.tcl:7 in cordiccart2pol         |
+-----------------+--------------------------------+-------------------------------------------------------------+


