Timing Analyzer report for openMSP430_fpga
Wed Jun 12 04:01:17 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. SDC File List
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'FPGA_CLK1_50'
 13. Slow 1200mV 85C Model Hold: 'FPGA_CLK1_50'
 14. Slow 1200mV 85C Model Recovery: 'FPGA_CLK1_50'
 15. Slow 1200mV 85C Model Removal: 'FPGA_CLK1_50'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'FPGA_CLK1_50'
 24. Slow 1200mV 0C Model Hold: 'FPGA_CLK1_50'
 25. Slow 1200mV 0C Model Recovery: 'FPGA_CLK1_50'
 26. Slow 1200mV 0C Model Removal: 'FPGA_CLK1_50'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'FPGA_CLK1_50'
 34. Fast 1200mV 0C Model Hold: 'FPGA_CLK1_50'
 35. Fast 1200mV 0C Model Recovery: 'FPGA_CLK1_50'
 36. Fast 1200mV 0C Model Removal: 'FPGA_CLK1_50'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Recovery Transfers
 47. Removal Transfers
 48. Report TCCS
 49. Report RSKM
 50. Unconstrained Paths Summary
 51. Clock Status Summary
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Unconstrained Input Ports
 55. Unconstrained Output Ports
 56. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; openMSP430_fpga                                     ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+-----------------------------------------------------------+
; SDC File List                                             ;
+-----------------------+--------+--------------------------+
; SDC File Path         ; Status ; Read at                  ;
+-----------------------+--------+--------------------------+
; ../scripts/design.sdc ; OK     ; Wed Jun 12 04:01:09 2019 ;
+-----------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                       ;
+--------------+------+----------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; Clock Name   ; Type ; Period   ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets          ;
+--------------+------+----------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; FPGA_CLK1_50 ; Base ; 1000.000 ; 1.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FPGA_CLK1_50 } ;
+--------------+------+----------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                ;
+-----------+-----------------+--------------+------+
; Fmax      ; Restricted Fmax ; Clock Name   ; Note ;
+-----------+-----------------+--------------+------+
; 32.28 MHz ; 32.28 MHz       ; FPGA_CLK1_50 ;      ;
+-----------+-----------------+--------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------+
; Slow 1200mV 85C Model Setup Summary    ;
+--------------+---------+---------------+
; Clock        ; Slack   ; End Point TNS ;
+--------------+---------+---------------+
; FPGA_CLK1_50 ; 969.021 ; 0.000         ;
+--------------+---------+---------------+


+--------------------------------------+
; Slow 1200mV 85C Model Hold Summary   ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.357 ; 0.000         ;
+--------------+-------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+--------------+---------+---------------+
; Clock        ; Slack   ; End Point TNS ;
+--------------+---------+---------------+
; FPGA_CLK1_50 ; 994.555 ; 0.000         ;
+--------------+---------+---------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+--------------+-------+----------------+
; Clock        ; Slack ; End Point TNS  ;
+--------------+-------+----------------+
; FPGA_CLK1_50 ; 0.919 ; 0.000          ;
+--------------+-------+----------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------------+-------+----------------------------+
; Clock        ; Slack ; End Point TNS              ;
+--------------+-------+----------------------------+
; FPGA_CLK1_50 ; 9.974 ; 0.000                      ;
+--------------+-------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                    ;
+---------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                  ; To Node                                                                                                          ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 969.021 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 30.918     ;
; 969.021 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[15]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 30.918     ;
; 969.021 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[11]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 30.918     ;
; 969.021 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[12]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 30.918     ;
; 969.021 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[13]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 30.918     ;
; 969.088 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.078     ; 30.829     ;
; 969.088 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[15]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.078     ; 30.829     ;
; 969.088 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[11]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.078     ; 30.829     ;
; 969.088 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[12]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.078     ; 30.829     ;
; 969.088 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[13]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.078     ; 30.829     ;
; 969.121 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.246      ; 31.153     ;
; 969.153 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.245      ; 31.120     ;
; 969.204 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.240      ; 31.064     ;
; 969.236 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.239      ; 31.031     ;
; 969.248 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.078     ; 30.669     ;
; 969.248 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[15]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.078     ; 30.669     ;
; 969.248 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[11]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.078     ; 30.669     ;
; 969.248 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[12]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.078     ; 30.669     ;
; 969.248 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[13]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.078     ; 30.669     ;
; 969.293 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.243      ; 30.978     ;
; 969.333 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.242      ; 30.937     ;
; 969.344 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.078     ; 30.573     ;
; 969.344 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[15]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.078     ; 30.573     ;
; 969.344 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[11]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.078     ; 30.573     ;
; 969.344 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[12]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.078     ; 30.573     ;
; 969.344 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[13]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.078     ; 30.573     ;
; 969.364 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.240      ; 30.904     ;
; 969.376 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.237      ; 30.889     ;
; 969.396 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.239      ; 30.871     ;
; 969.416 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.236      ; 30.848     ;
; 969.444 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.246      ; 30.830     ;
; 969.460 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.240      ; 30.808     ;
; 969.492 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.239      ; 30.775     ;
; 969.504 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.245      ; 30.769     ;
; 969.511 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[13]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 30.428     ;
; 969.511 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[12]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 30.428     ;
; 969.511 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[11]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 30.428     ;
; 969.511 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[15]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 30.428     ;
; 969.511 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 30.428     ;
; 969.511 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[9]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 30.428     ;
; 969.527 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.240      ; 30.741     ;
; 969.531 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.078     ; 30.386     ;
; 969.531 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[15]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.078     ; 30.386     ;
; 969.531 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[11]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.078     ; 30.386     ;
; 969.531 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[12]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.078     ; 30.386     ;
; 969.531 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[13]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.078     ; 30.386     ;
; 969.536 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.237      ; 30.729     ;
; 969.557 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.241      ; 30.712     ;
; 969.576 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.236      ; 30.688     ;
; 969.578 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[13]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.078     ; 30.339     ;
; 969.578 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[12]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.078     ; 30.339     ;
; 969.578 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[11]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.078     ; 30.339     ;
; 969.578 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[15]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.078     ; 30.339     ;
; 969.578 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.078     ; 30.339     ;
; 969.578 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[9]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.078     ; 30.339     ;
; 969.587 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.239      ; 30.680     ;
; 969.621 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.238      ; 30.645     ;
; 969.632 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.237      ; 30.633     ;
; 969.640 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.235      ; 30.623     ;
; 969.647 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.240      ; 30.621     ;
; 969.671 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.245      ; 30.602     ;
; 969.672 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.236      ; 30.592     ;
; 969.679 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.239      ; 30.588     ;
; 969.687 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.240      ; 30.581     ;
; 969.704 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.232      ; 30.556     ;
; 969.719 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.390     ; 29.886     ;
; 969.719 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[15]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.390     ; 29.886     ;
; 969.719 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[11]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.390     ; 29.886     ;
; 969.719 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[12]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.390     ; 29.886     ;
; 969.719 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[13]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.390     ; 29.886     ;
; 969.738 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[13]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.078     ; 30.179     ;
; 969.738 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[12]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.078     ; 30.179     ;
; 969.738 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[11]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.078     ; 30.179     ;
; 969.738 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[15]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.078     ; 30.179     ;
; 969.738 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.078     ; 30.179     ;
; 969.738 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[9]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.078     ; 30.179     ;
; 969.739 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.231      ; 30.520     ;
; 969.747 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.239      ; 30.520     ;
; 969.754 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.239      ; 30.513     ;
; 969.783 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.240      ; 30.485     ;
; 969.800 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.235      ; 30.463     ;
; 969.804 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.232      ; 30.456     ;
; 969.819 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.237      ; 30.446     ;
; 969.822 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.225      ; 30.431     ;
; 969.826 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.235      ; 30.437     ;
; 969.834 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[13]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.078     ; 30.083     ;
; 969.834 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[12]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.078     ; 30.083     ;
; 969.834 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[11]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.078     ; 30.083     ;
; 969.834 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[15]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.078     ; 30.083     ;
; 969.834 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.078     ; 30.083     ;
; 969.834 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[9]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.078     ; 30.083     ;
; 969.835 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_we_reg ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 30.121     ;
; 969.840 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]                                              ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 30.085     ;
; 969.840 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]                                              ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[15]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 30.085     ;
; 969.840 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]                                              ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[11]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 30.085     ;
; 969.840 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]                                              ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[12]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 30.085     ;
; 969.840 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]                                              ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[13]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 30.085     ;
; 969.843 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.239      ; 30.424     ;
; 969.849 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.241      ; 30.420     ;
; 969.859 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.236      ; 30.405     ;
+---------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.357 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff[0]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff[0]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff[0]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff[0]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_timerA:timerA_0|cap0_taken                                                                                      ; omsp_timerA:timerA_0|cap0_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_timerA:timerA_0|tacctl0[1]                                                                                      ; omsp_timerA:timerA_0|tacctl0[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_timerA:timerA_0|tacctl2[1]                                                                                      ; omsp_timerA:timerA_0|tacctl2[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_timerA:timerA_0|clk_div[2]                                                                                      ; omsp_timerA:timerA_0|clk_div[2]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_timerA:timerA_0|clk_div[1]                                                                                      ; omsp_timerA:timerA_0|clk_div[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_uart:uart_0|status_rx_pnd                                                                                       ; omsp_uart:uart_0|status_rx_pnd                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_uart:uart_0|status_rx_ovflw_pnd                                                                                 ; omsp_uart:uart_0|status_rx_ovflw_pnd                                                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_uart:uart_0|status_tx_pnd                                                                                       ; omsp_uart:uart_0|status_tx_pnd                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_uart:uart_0|status_tx_empty_pnd                                                                                 ; omsp_uart:uart_0|status_tx_empty_pnd                                                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_timerA:timerA_0|cci0_evt_s                                                                                      ; omsp_timerA:timerA_0|cci0_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_uart:uart_0|txfer_bit[3]                                                                                        ; omsp_uart:uart_0|txfer_bit[3]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_uart:uart_0|txfer_bit[1]                                                                                        ; omsp_uart:uart_0|txfer_bit[1]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_uart:uart_0|txfer_bit[2]                                                                                        ; omsp_uart:uart_0|txfer_bit[2]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_uart:uart_0|rxfer_bit[3]                                                                                        ; omsp_uart:uart_0|rxfer_bit[3]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_uart:uart_0|rxfer_bit[2]                                                                                        ; omsp_uart:uart_0|rxfer_bit[2]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_uart:uart_0|rxfer_bit[1]                                                                                        ; omsp_uart:uart_0|rxfer_bit[1]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_uart:uart_0|rxfer_bit[0]                                                                                        ; omsp_uart:uart_0|rxfer_bit[0]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                           ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|cap1_taken                                                                                      ; omsp_timerA:timerA_0|cap1_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|tacctl1[1]                                                                                      ; omsp_timerA:timerA_0|tacctl1[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|cap2_taken                                                                                      ; omsp_timerA:timerA_0|cap2_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|cntrl1[0]                                                                           ; omsp_qwark_periph:qwark_periph_0|cntrl1[0]                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                         ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|txfer_triggered                                                                                     ; omsp_uart:uart_0|txfer_triggered                                                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|scci1                                                                                           ; omsp_timerA:timerA_0|scci1                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|scci2                                                                                           ; omsp_timerA:timerA_0|scci2                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|scci0                                                                                           ; omsp_timerA:timerA_0|scci0                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|cci1_evt_s                                                                                      ; omsp_timerA:timerA_0|cci1_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|cci2_evt_s                                                                                      ; omsp_timerA:timerA_0|cci2_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|txfer_bit[0]                                                                                        ; omsp_uart:uart_0|txfer_bit[0]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[4]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[4]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[0]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[0]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[1]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[1]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[2]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[2]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[3]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[3]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[7]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[7]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[5]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[5]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[6]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[6]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[10]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[10]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[8]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[8]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[9]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[9]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[11]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[11]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[13]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[13]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[12]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[12]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[14]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[14]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[15]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[15]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                         ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                        ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                            ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                         ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                         ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                        ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                         ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                       ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|read_address[14]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|read_address[14]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_cmp_sync                                                      ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_cmp_sync                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                      ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; omsp_timerA:timerA_0|tacctl1[0]                                                                                      ; omsp_timerA:timerA_0|tacctl1[0]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[0]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[0]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; lfxt_clk_cnt[0]                                                                                                      ; lfxt_clk_cnt[0]                                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.580      ;
; 0.371 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[11]                                         ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[10]                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.591      ;
; 0.372 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[1]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[0]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; omsp_timerA:timerA_0|cci0_evt_s                                                                                      ; omsp_timerA:timerA_0|cci0_sync                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[0]                                                                   ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[1]                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; omsp_qwark_periph:qwark_periph_0|irq_acc_dly_chain[2]                                                                ; omsp_qwark_periph:qwark_periph_0|irq_acc_dly_chain[1]                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; omsp_qwark_periph:qwark_periph_0|irq_acc_dly_chain[3]                                                                ; omsp_qwark_periph:qwark_periph_0|irq_acc_dly_chain[2]                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; omsp_uart:uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[0]                                                      ; omsp_uart:uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[1]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; reset_dly_chain[2]                                                                                                   ; reset_dly_chain[1]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.592      ;
; 0.375 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0]              ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1]              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.594      ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                 ;
+---------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack   ; From Node                                                                                          ; To Node                                                                                                                  ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 994.555 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_cmp_sync                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.203     ; 5.237      ;
; 994.566 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[1]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.213     ; 5.216      ;
; 994.566 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[2]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.213     ; 5.216      ;
; 994.566 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[0]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.213     ; 5.216      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reslo[8]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 5.223      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl6[8]                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.068     ; 5.227      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl3[8]                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.068     ; 5.227      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[9]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 5.220      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[10]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 5.220      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[7]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 5.220      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[4]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 5.220      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[5]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 5.220      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[6]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 5.220      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[14]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 5.220      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[15]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 5.220      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[12]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 5.220      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[13]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 5.220      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[11]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 5.220      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[8]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 5.220      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[2]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 5.231      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[7]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 5.231      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[4]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 5.231      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[5]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.076     ; 5.219      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[6]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 5.231      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[13]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.076     ; 5.219      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[3]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.076     ; 5.219      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[0]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 5.231      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r9[10]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 5.231      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r9[15]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 5.231      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[0]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.077     ; 5.218      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[13]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 5.220      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r7[4]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.074     ; 5.221      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[10]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 5.231      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[7]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.077     ; 5.218      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[8]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 5.231      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[14]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 5.231      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[15]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 5.231      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[12]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 5.231      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[11]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 5.231      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[0]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.077     ; 5.218      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[0]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 5.231      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[2]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 5.231      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[7]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 5.231      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[4]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 5.231      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[6]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 5.231      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[13]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 5.231      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[1]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 5.231      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[3]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 5.231      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[13]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.076     ; 5.219      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[5]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.076     ; 5.219      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[3]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.076     ; 5.219      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[1]                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 5.224      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_jmp_bin[1]                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 5.224      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 5.224      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 5.224      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[0]                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 5.224      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_jmp_bin[0]                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 5.224      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 5.224      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 5.224      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_jmp_bin[2]                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 5.224      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[4]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 5.223      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|sumext_s[1]                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 5.224      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|sumext_s[0]                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 5.224      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl6[4]                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.068     ; 5.227      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl6[9]                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.068     ; 5.227      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl6[7]                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.068     ; 5.227      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl6[2]                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.068     ; 5.227      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl6[6]                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.068     ; 5.227      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl6[10]                                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.068     ; 5.227      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl3[4]                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.068     ; 5.227      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl3[11]                                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.068     ; 5.227      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl3[9]                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.068     ; 5.227      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl3[7]                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.068     ; 5.227      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl3[2]                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.068     ; 5.227      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl3[10]                                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.068     ; 5.227      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[4]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.074     ; 5.221      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|sync_stage[0]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.066     ; 5.229      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|sync_stage[1]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.066     ; 5.229      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 5.238      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[1]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 5.238      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[2]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 5.238      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[3]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 5.238      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[4]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 5.238      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[5]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 5.238      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 5.238      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[7]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 5.238      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[8]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 5.238      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[9]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 5.238      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[10] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 5.238      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 5.238      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 5.238      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 5.238      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[14] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 5.238      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[15] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 5.238      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[16] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 5.238      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[17] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 5.238      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 5.238      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 5.238      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|sync_stage[0]         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.058     ; 5.237      ;
; 994.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|sync_stage[1]         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.058     ; 5.237      ;
+---------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.919 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[8]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 1.137      ;
; 0.919 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[7]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 1.137      ;
; 0.919 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[6]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 1.137      ;
; 0.919 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[5]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 1.137      ;
; 0.919 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[4]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 1.137      ;
; 0.919 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[3]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 1.137      ;
; 0.919 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[2]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 1.137      ;
; 0.919 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[1]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 1.137      ;
; 0.919 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[0]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 1.137      ;
; 0.925 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|lfxt_clk_dly                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.144      ;
; 0.925 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.144      ;
; 0.925 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.144      ;
; 0.925 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.144      ;
; 1.537 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 1.771      ;
; 1.537 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtifg                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.077      ; 1.771      ;
; 1.551 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.770      ;
; 1.551 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 1.770      ;
; 2.382 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 2.614      ;
; 2.382 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 2.614      ;
; 2.787 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 3.005      ;
; 2.787 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 3.005      ;
; 3.067 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 3.300      ;
; 3.067 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_SYNC                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 3.300      ;
; 3.067 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA2                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 3.300      ;
; 3.067 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 3.300      ;
; 3.067 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 3.300      ;
; 3.067 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 3.300      ;
; 3.067 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 3.300      ;
; 3.067 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[4]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.078      ; 3.302      ;
; 3.067 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[5]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.078      ; 3.302      ;
; 3.067 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[6]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.078      ; 3.302      ;
; 3.067 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[7]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.078      ; 3.302      ;
; 3.067 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[9]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 3.297      ;
; 3.067 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[10]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 3.297      ;
; 3.067 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[11]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 3.297      ;
; 3.067 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[15]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 3.300      ;
; 3.067 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|halt_flag                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.299      ;
; 3.067 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[3]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.299      ;
; 3.067 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.299      ;
; 3.067 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[6]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.299      ;
; 3.067 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[5]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.299      ;
; 3.067 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[1]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.299      ;
; 3.067 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[0]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.299      ;
; 3.067 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[1] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 3.300      ;
; 3.067 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 3.300      ;
; 3.067 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[1]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 3.300      ;
; 3.067 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_maj                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 3.300      ;
; 3.067 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.076      ; 3.300      ;
; 3.067 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[10]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 3.297      ;
; 3.067 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[11]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 3.297      ;
; 3.067 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[12]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 3.297      ;
; 3.067 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[13]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 3.297      ;
; 3.067 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[14]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 3.297      ;
; 3.067 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[15]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 3.297      ;
; 3.067 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[16]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 3.297      ;
; 3.067 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[17]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 3.297      ;
; 3.067 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.073      ; 3.297      ;
; 3.068 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.300      ;
; 3.068 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.300      ;
; 3.068 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.300      ;
; 3.068 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.300      ;
; 3.068 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[8]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.300      ;
; 3.068 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[12]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.300      ;
; 3.068 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[13]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.300      ;
; 3.068 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[14]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.300      ;
; 3.068 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_rd_rdy                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.072      ; 3.297      ;
; 3.068 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_burst                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.072      ; 3.297      ;
; 3.068 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_mem_rd_dly                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.072      ; 3.297      ;
; 3.068 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[0] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 3.294      ;
; 3.068 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.300      ;
; 3.068 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.300      ;
; 3.068 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.300      ;
; 3.068 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.300      ;
; 3.068 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[4]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.300      ;
; 3.068 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[5]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.300      ;
; 3.068 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[6]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.300      ;
; 3.068 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[7]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.300      ;
; 3.068 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[8]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.300      ;
; 3.068 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[9]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.075      ; 3.300      ;
; 3.072 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[17]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.079      ; 3.308      ;
; 3.072 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[18]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.079      ; 3.308      ;
; 3.072 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[5]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.079      ; 3.308      ;
; 3.072 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[7]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.079      ; 3.308      ;
; 3.072 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[6]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.079      ; 3.308      ;
; 3.072 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[8]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.079      ; 3.308      ;
; 3.072 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[16]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.079      ; 3.308      ;
; 3.072 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[15]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.079      ; 3.308      ;
; 3.072 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[4]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.079      ; 3.308      ;
; 3.072 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[13]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.079      ; 3.308      ;
; 3.072 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[5]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.079      ; 3.308      ;
; 3.072 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[0]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.079      ; 3.308      ;
; 3.072 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[6]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.079      ; 3.308      ;
; 3.072 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[7]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.079      ; 3.308      ;
; 3.072 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[1]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.079      ; 3.308      ;
; 3.072 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[14]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.079      ; 3.308      ;
; 3.072 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[15]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.079      ; 3.308      ;
; 3.072 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[12]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.079      ; 3.308      ;
; 3.072 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[9]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.079      ; 3.308      ;
; 3.072 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[8]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.079      ; 3.308      ;
; 3.072 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[9]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.079      ; 3.308      ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1994.414 ns




+---------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                 ;
+-----------+-----------------+--------------+------+
; Fmax      ; Restricted Fmax ; Clock Name   ; Note ;
+-----------+-----------------+--------------+------+
; 35.96 MHz ; 35.96 MHz       ; FPGA_CLK1_50 ;      ;
+-----------+-----------------+--------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------+
; Slow 1200mV 0C Model Setup Summary     ;
+--------------+---------+---------------+
; Clock        ; Slack   ; End Point TNS ;
+--------------+---------+---------------+
; FPGA_CLK1_50 ; 972.195 ; 0.000         ;
+--------------+---------+---------------+


+--------------------------------------+
; Slow 1200mV 0C Model Hold Summary    ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.311 ; 0.000         ;
+--------------+-------+---------------+


+----------------------------------------+
; Slow 1200mV 0C Model Recovery Summary  ;
+--------------+---------+---------------+
; Clock        ; Slack   ; End Point TNS ;
+--------------+---------+---------------+
; FPGA_CLK1_50 ; 995.133 ; 0.000         ;
+--------------+---------+---------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.828 ; 0.000         ;
+--------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------+-------+---------------------------+
; Clock        ; Slack ; End Point TNS             ;
+--------------+-------+---------------------------+
; FPGA_CLK1_50 ; 9.980 ; 0.000                     ;
+--------------+-------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                     ;
+---------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                  ; To Node                                                                                                          ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 972.195 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.049     ; 27.751     ;
; 972.195 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[15]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.049     ; 27.751     ;
; 972.195 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[11]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.049     ; 27.751     ;
; 972.195 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[12]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.049     ; 27.751     ;
; 972.195 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[13]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.049     ; 27.751     ;
; 972.212 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.214      ; 28.022     ;
; 972.223 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.213      ; 28.010     ;
; 972.227 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 27.699     ;
; 972.227 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[15]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 27.699     ;
; 972.227 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[11]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 27.699     ;
; 972.227 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[12]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 27.699     ;
; 972.227 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[13]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 27.699     ;
; 972.258 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.208      ; 27.970     ;
; 972.269 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.207      ; 27.958     ;
; 972.361 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.212      ; 27.871     ;
; 972.384 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.211      ; 27.847     ;
; 972.389 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 27.537     ;
; 972.389 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[15]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 27.537     ;
; 972.389 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[11]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 27.537     ;
; 972.389 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[12]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 27.537     ;
; 972.389 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[13]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 27.537     ;
; 972.407 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.206      ; 27.819     ;
; 972.420 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.208      ; 27.808     ;
; 972.430 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.205      ; 27.795     ;
; 972.431 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.207      ; 27.796     ;
; 972.451 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 27.475     ;
; 972.451 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[15]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 27.475     ;
; 972.451 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[11]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 27.475     ;
; 972.451 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[12]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 27.475     ;
; 972.451 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[13]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 27.475     ;
; 972.482 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.208      ; 27.746     ;
; 972.487 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.214      ; 27.747     ;
; 972.493 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.207      ; 27.734     ;
; 972.533 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.208      ; 27.695     ;
; 972.543 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.215      ; 27.692     ;
; 972.569 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.206      ; 27.657     ;
; 972.589 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.209      ; 27.640     ;
; 972.592 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.205      ; 27.633     ;
; 972.605 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.210      ; 27.625     ;
; 972.609 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 27.317     ;
; 972.609 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[15]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 27.317     ;
; 972.609 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[11]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 27.317     ;
; 972.609 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[12]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 27.317     ;
; 972.609 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[13]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 27.317     ;
; 972.631 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.206      ; 27.595     ;
; 972.637 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[13]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.049     ; 27.309     ;
; 972.637 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[12]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.049     ; 27.309     ;
; 972.637 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[11]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.049     ; 27.309     ;
; 972.637 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[15]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.049     ; 27.309     ;
; 972.637 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.049     ; 27.309     ;
; 972.637 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[9]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.049     ; 27.309     ;
; 972.640 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.208      ; 27.588     ;
; 972.651 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.204      ; 27.573     ;
; 972.651 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.207      ; 27.576     ;
; 972.654 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.205      ; 27.571     ;
; 972.656 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.206      ; 27.570     ;
; 972.669 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[13]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 27.257     ;
; 972.669 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[12]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 27.257     ;
; 972.669 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[11]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 27.257     ;
; 972.669 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[15]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 27.257     ;
; 972.669 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 27.257     ;
; 972.669 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[9]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 27.257     ;
; 972.671 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.212      ; 27.561     ;
; 972.695 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.208      ; 27.533     ;
; 972.702 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.200      ; 27.518     ;
; 972.717 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.206      ; 27.509     ;
; 972.742 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.199      ; 27.477     ;
; 972.751 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.209      ; 27.478     ;
; 972.757 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.208      ; 27.471     ;
; 972.788 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.193      ; 27.425     ;
; 972.789 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.206      ; 27.437     ;
; 972.806 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.202      ; 27.416     ;
; 972.812 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.205      ; 27.413     ;
; 972.813 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.209      ; 27.416     ;
; 972.813 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.204      ; 27.411     ;
; 972.830 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.348     ; 26.817     ;
; 972.830 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[15]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.348     ; 26.817     ;
; 972.830 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[11]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.348     ; 26.817     ;
; 972.830 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[12]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.348     ; 26.817     ;
; 972.830 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_we_reg ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[13]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.348     ; 26.817     ;
; 972.831 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[13]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 27.095     ;
; 972.831 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[12]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 27.095     ;
; 972.831 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[11]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 27.095     ;
; 972.831 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[15]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 27.095     ;
; 972.831 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 27.095     ;
; 972.831 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[9]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 27.095     ;
; 972.852 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.196      ; 27.364     ;
; 972.855 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.205      ; 27.370     ;
; 972.861 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_we_reg ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 27.088     ;
; 972.864 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.200      ; 27.356     ;
; 972.872 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_we_reg ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 27.076     ;
; 972.875 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.204      ; 27.349     ;
; 972.879 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                         ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.206      ; 27.347     ;
; 972.886 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.210      ; 27.344     ;
; 972.890 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]                                              ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.063     ; 27.042     ;
; 972.890 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]                                              ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[15]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.063     ; 27.042     ;
; 972.890 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]                                              ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[11]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.063     ; 27.042     ;
; 972.890 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]                                              ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[12]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.063     ; 27.042     ;
; 972.890 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]                                              ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[13]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.063     ; 27.042     ;
; 972.893 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                         ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[13]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 27.033     ;
+---------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.311 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff[0]                                                           ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff[0]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff[0]                                                           ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff[0]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_timerA:timerA_0|cap1_taken                                                                                          ; omsp_timerA:timerA_0|cap1_taken                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_timerA:timerA_0|tacctl1[1]                                                                                          ; omsp_timerA:timerA_0|tacctl1[1]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_timerA:timerA_0|cap0_taken                                                                                          ; omsp_timerA:timerA_0|cap0_taken                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_timerA:timerA_0|tacctl0[1]                                                                                          ; omsp_timerA:timerA_0|tacctl0[1]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_timerA:timerA_0|cap2_taken                                                                                          ; omsp_timerA:timerA_0|cap2_taken                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_timerA:timerA_0|tacctl2[1]                                                                                          ; omsp_timerA:timerA_0|tacctl2[1]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_qwark_periph:qwark_periph_0|cntrl1[0]                                                                               ; omsp_qwark_periph:qwark_periph_0|cntrl1[0]                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_timerA:timerA_0|clk_div[1]                                                                                          ; omsp_timerA:timerA_0|clk_div[1]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                             ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_uart:uart_0|txfer_triggered                                                                                         ; omsp_uart:uart_0|txfer_triggered                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_uart:uart_0|status_rx_pnd                                                                                           ; omsp_uart:uart_0|status_rx_pnd                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_uart:uart_0|status_rx_ovflw_pnd                                                                                     ; omsp_uart:uart_0|status_rx_ovflw_pnd                                                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_uart:uart_0|status_tx_pnd                                                                                           ; omsp_uart:uart_0|status_tx_pnd                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_uart:uart_0|status_tx_empty_pnd                                                                                     ; omsp_uart:uart_0|status_tx_empty_pnd                                                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_timerA:timerA_0|scci1                                                                                               ; omsp_timerA:timerA_0|scci1                                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_timerA:timerA_0|scci2                                                                                               ; omsp_timerA:timerA_0|scci2                                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_timerA:timerA_0|scci0                                                                                               ; omsp_timerA:timerA_0|scci0                                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_timerA:timerA_0|cci1_evt_s                                                                                          ; omsp_timerA:timerA_0|cci1_evt_s                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_timerA:timerA_0|cci0_evt_s                                                                                          ; omsp_timerA:timerA_0|cci0_evt_s                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_uart:uart_0|txfer_bit[3]                                                                                            ; omsp_uart:uart_0|txfer_bit[3]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_uart:uart_0|txfer_bit[1]                                                                                            ; omsp_uart:uart_0|txfer_bit[1]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_uart:uart_0|txfer_bit[2]                                                                                            ; omsp_uart:uart_0|txfer_bit[2]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_uart:uart_0|rxfer_bit[3]                                                                                            ; omsp_uart:uart_0|rxfer_bit[3]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_uart:uart_0|rxfer_bit[2]                                                                                            ; omsp_uart:uart_0|rxfer_bit[2]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_uart:uart_0|rxfer_bit[1]                                                                                            ; omsp_uart:uart_0|rxfer_bit[1]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_uart:uart_0|rxfer_bit[0]                                                                                            ; omsp_uart:uart_0|rxfer_bit[0]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                             ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_cmp_sync                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_cmp_sync                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|txfer_bit[0]                                                                                            ; omsp_uart:uart_0|txfer_bit[0]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[4]                                                                                            ; omsp_uart:uart_0|rxfer_cnt[4]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[0]                                                                                            ; omsp_uart:uart_0|rxfer_cnt[0]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[1]                                                                                            ; omsp_uart:uart_0|rxfer_cnt[1]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[2]                                                                                            ; omsp_uart:uart_0|rxfer_cnt[2]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[3]                                                                                            ; omsp_uart:uart_0|rxfer_cnt[3]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[7]                                                                                            ; omsp_uart:uart_0|rxfer_cnt[7]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[5]                                                                                            ; omsp_uart:uart_0|rxfer_cnt[5]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[6]                                                                                            ; omsp_uart:uart_0|rxfer_cnt[6]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[10]                                                                                           ; omsp_uart:uart_0|rxfer_cnt[10]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[8]                                                                                            ; omsp_uart:uart_0|rxfer_cnt[8]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[9]                                                                                            ; omsp_uart:uart_0|rxfer_cnt[9]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[11]                                                                                           ; omsp_uart:uart_0|rxfer_cnt[11]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[13]                                                                                           ; omsp_uart:uart_0|rxfer_cnt[13]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[12]                                                                                           ; omsp_uart:uart_0|rxfer_cnt[12]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[14]                                                                                           ; omsp_uart:uart_0|rxfer_cnt[14]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[15]                                                                                           ; omsp_uart:uart_0|rxfer_cnt[15]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced     ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                            ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                                ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                          ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                     ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                             ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                            ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                             ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                           ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                                ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|read_address[14]                                                     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|read_address[14]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced     ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; omsp_timerA:timerA_0|tacctl1[0]                                                                                          ; omsp_timerA:timerA_0|tacctl1[0]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; lfxt_clk_cnt[0]                                                                                                          ; lfxt_clk_cnt[0]                                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[0]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[0]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.519      ;
; 0.335 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|debounce_counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.535      ;
; 0.336 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.535      ;
; 0.336 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.535      ;
; 0.336 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[18] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.535      ;
; 0.336 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.535      ;
; 0.336 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.535      ;
; 0.336 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[18] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.535      ;
; 0.337 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[11]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[10]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[1]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[0]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; omsp_qwark_periph:qwark_periph_0|irq_acc_dly_chain[2]                                                                    ; omsp_qwark_periph:qwark_periph_0|irq_acc_dly_chain[1]                                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.538      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                ;
+---------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack   ; From Node                                                                                          ; To Node                                                                                                                ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 995.133 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_cmp_sync                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.176     ; 4.686      ;
; 995.147 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[1]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.184     ; 4.664      ;
; 995.147 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[2]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.184     ; 4.664      ;
; 995.147 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[0]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.184     ; 4.664      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl2[8]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.054     ; 4.679      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[8]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 4.676      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tactl[8]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 4.677      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[8]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 4.680      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.052     ; 4.681      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tar[0]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.052     ; 4.681      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_uart:uart_0|ctrl[0]                                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 4.680      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr1[0]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.054     ; 4.679      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[0]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.052     ; 4.681      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[0]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.052     ; 4.681      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtctl[0]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.052     ; 4.681      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl1[0]                                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 4.685      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|led_ctrl[0]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.052     ; 4.681      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[7]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 4.685      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[15]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 4.685      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[12]                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.047     ; 4.686      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[4]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.047     ; 4.686      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[10]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 4.680      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[14]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 4.680      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[4]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.052     ; 4.681      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[11]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 4.680      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[13]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 4.680      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[5]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.052     ; 4.681      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[3]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.052     ; 4.681      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[7]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 4.680      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[6]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 4.680      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[1]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.052     ; 4.681      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[2]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.052     ; 4.681      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[15]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 4.680      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[12]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 4.680      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr1[11]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.054     ; 4.679      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr1[13]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 4.680      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr1[1]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.054     ; 4.679      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr1[12]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 4.680      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr1[10]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 4.680      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tar[2]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.052     ; 4.681      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tar[4]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.052     ; 4.681      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tar[5]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.052     ; 4.681      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tar[3]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.052     ; 4.681      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tar[1]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.052     ; 4.681      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr2[5]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 4.680      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr2[7]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 4.680      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr2[1]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 4.680      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[1]                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 4.676      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[15]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.058     ; 4.675      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|cap0_taken                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 4.680      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[1]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 4.680      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl2[1]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 4.680      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op2[1]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 4.676      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|cycle[0]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 4.676      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op2[9]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.057     ; 4.676      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl7[5]                                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.047     ; 4.686      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl7[10]                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.047     ; 4.686      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl1[7]                                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 4.685      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tactl[7]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 4.677      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tactl[5]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 4.677      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tactl[4]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 4.677      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tactl[9]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 4.677      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tactl[6]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 4.677      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|clk_div[2]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 4.677      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|clk_div[1]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 4.677      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl2[4]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.054     ; 4.679      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[14]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.058     ; 4.675      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[12]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 4.680      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[15]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.058     ; 4.675      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[11]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 4.680      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[2]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 4.680      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtctl[4]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.052     ; 4.681      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtctl[1]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.052     ; 4.681      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_uart:uart_0|ctrl[5]                                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 4.680      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_uart:uart_0|ctrl[4]                                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 4.680      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_uart:uart_0|ctrl[6]                                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 4.680      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl2[3]                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 4.680      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl2[2]                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 4.680      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl2[1]                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 4.680      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|ext_mem_din_sel[0]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.047     ; 4.686      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|eu_mdb_in_sel[0]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.047     ; 4.686      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|eu_mdb_in_sel[1]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.047     ; 4.686      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|irq_acc_dly_chain[4]                                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.047     ; 4.686      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci0|data_sync[0]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 4.680      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|cci0_dly                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.058     ; 4.675      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|cci0_evt_s                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 4.680      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|cci0_sync                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 4.680      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_uart:uart_0|rxfer_done_dly                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.055     ; 4.678      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 4.680      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 4.680      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 4.680      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_en                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 4.680      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_uart:uart_0|rxfer_bit[0]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.055     ; 4.678      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_uart:uart_0|rxfer_bit[1]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.055     ; 4.678      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_uart:uart_0|rxfer_bit[2]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.055     ; 4.678      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_uart:uart_0|rxfer_bit[3]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.055     ; 4.678      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[0] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.050     ; 4.683      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[1] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.050     ; 4.683      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[2] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.050     ; 4.683      ;
; 995.262 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[3] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.050     ; 4.683      ;
+---------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.828 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[8]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.027      ;
; 0.828 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[7]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.027      ;
; 0.828 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[6]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.027      ;
; 0.828 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[5]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.027      ;
; 0.828 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[4]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.027      ;
; 0.828 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[3]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.027      ;
; 0.828 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[2]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.027      ;
; 0.828 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[1]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.027      ;
; 0.828 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[0]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.027      ;
; 0.833 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|lfxt_clk_dly                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.032      ;
; 0.833 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.032      ;
; 0.833 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.032      ;
; 0.833 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.032      ;
; 1.405 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.070      ; 1.619      ;
; 1.405 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtifg                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.070      ; 1.619      ;
; 1.408 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.607      ;
; 1.408 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.607      ;
; 2.144 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 2.354      ;
; 2.144 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 2.354      ;
; 2.569 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.765      ;
; 2.569 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.052      ; 2.765      ;
; 2.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 2.985      ;
; 2.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_SYNC                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 2.985      ;
; 2.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA2                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 2.985      ;
; 2.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.067      ; 2.984      ;
; 2.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.067      ; 2.984      ;
; 2.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.067      ; 2.984      ;
; 2.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.067      ; 2.984      ;
; 2.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[4]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 2.986      ;
; 2.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[5]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 2.986      ;
; 2.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[6]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 2.986      ;
; 2.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[7]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 2.986      ;
; 2.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[8]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.067      ; 2.984      ;
; 2.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[12]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.067      ; 2.984      ;
; 2.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[13]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.067      ; 2.984      ;
; 2.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[14]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.067      ; 2.984      ;
; 2.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[15]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 2.985      ;
; 2.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|halt_flag                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 2.983      ;
; 2.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[3]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 2.983      ;
; 2.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 2.983      ;
; 2.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[6]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 2.983      ;
; 2.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[5]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 2.983      ;
; 2.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[1]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 2.983      ;
; 2.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[0]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 2.983      ;
; 2.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[0] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 2.978      ;
; 2.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[1] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 2.985      ;
; 2.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 2.985      ;
; 2.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[1]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 2.985      ;
; 2.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_maj                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 2.985      ;
; 2.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 2.985      ;
; 2.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.067      ; 2.984      ;
; 2.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.067      ; 2.984      ;
; 2.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.067      ; 2.984      ;
; 2.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.067      ; 2.984      ;
; 2.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[4]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.067      ; 2.984      ;
; 2.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[5]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.067      ; 2.984      ;
; 2.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[6]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.067      ; 2.984      ;
; 2.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[7]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.067      ; 2.984      ;
; 2.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[8]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.067      ; 2.984      ;
; 2.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[9]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.067      ; 2.984      ;
; 2.774 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.067      ; 2.985      ;
; 2.774 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.067      ; 2.985      ;
; 2.774 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.067      ; 2.985      ;
; 2.774 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.067      ; 2.985      ;
; 2.774 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[9]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.064      ; 2.982      ;
; 2.774 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[10]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.064      ; 2.982      ;
; 2.774 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[11]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.064      ; 2.982      ;
; 2.774 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_rd_rdy                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.064      ; 2.982      ;
; 2.774 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_burst                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.064      ; 2.982      ;
; 2.774 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_mem_rd_dly                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.064      ; 2.982      ;
; 2.774 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[10]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.064      ; 2.982      ;
; 2.774 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[11]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.064      ; 2.982      ;
; 2.774 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[12]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.064      ; 2.982      ;
; 2.774 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[13]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.064      ; 2.982      ;
; 2.774 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[14]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.064      ; 2.982      ;
; 2.774 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[15]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.064      ; 2.982      ;
; 2.774 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[16]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.064      ; 2.982      ;
; 2.774 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[17]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.064      ; 2.982      ;
; 2.774 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.064      ; 2.982      ;
; 2.778 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[5]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 2.991      ;
; 2.778 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[7]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 2.991      ;
; 2.778 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[6]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 2.991      ;
; 2.778 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[8]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 2.991      ;
; 2.778 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[16]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 2.991      ;
; 2.779 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[17]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 2.992      ;
; 2.779 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[18]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 2.992      ;
; 2.779 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[15]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 2.992      ;
; 2.779 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[4]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 2.992      ;
; 2.779 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[13]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 2.992      ;
; 2.779 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[5]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 2.992      ;
; 2.779 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[0]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 2.992      ;
; 2.779 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[6]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 2.992      ;
; 2.779 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[7]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 2.992      ;
; 2.779 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[1]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 2.992      ;
; 2.779 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[14]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 2.992      ;
; 2.779 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[15]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 2.992      ;
; 2.779 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[12]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 2.992      ;
; 2.779 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[9]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 2.992      ;
; 2.779 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[8]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 2.992      ;
; 2.779 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[9]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 2.992      ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1994.974 ns




+----------------------------------------+
; Fast 1200mV 0C Model Setup Summary     ;
+--------------+---------+---------------+
; Clock        ; Slack   ; End Point TNS ;
+--------------+---------+---------------+
; FPGA_CLK1_50 ; 981.629 ; 0.000         ;
+--------------+---------+---------------+


+--------------------------------------+
; Fast 1200mV 0C Model Hold Summary    ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.185 ; 0.000         ;
+--------------+-------+---------------+


+----------------------------------------+
; Fast 1200mV 0C Model Recovery Summary  ;
+--------------+---------+---------------+
; Clock        ; Slack   ; End Point TNS ;
+--------------+---------+---------------+
; FPGA_CLK1_50 ; 996.625 ; 0.000         ;
+--------------+---------+---------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.503 ; 0.000         ;
+--------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------+--------+--------------------------+
; Clock        ; Slack  ; End Point TNS            ;
+--------------+--------+--------------------------+
; FPGA_CLK1_50 ; 10.000 ; 0.000                    ;
+--------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'FPGA_CLK1_50'                                                                                                                                                                                                                           ;
+---------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack   ; From Node                                                        ; To Node                                                                                                          ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 981.629 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]      ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.031     ; 18.327     ;
; 981.629 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]      ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[15]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.031     ; 18.327     ;
; 981.629 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]      ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[11]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.031     ; 18.327     ;
; 981.629 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]      ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[12]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.031     ; 18.327     ;
; 981.629 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]      ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[13]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.031     ; 18.327     ;
; 981.640 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 18.302     ;
; 981.640 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[15]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 18.302     ;
; 981.640 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[11]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 18.302     ;
; 981.640 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[12]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 18.302     ;
; 981.640 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[13]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 18.302     ;
; 981.742 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]      ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.133      ; 18.400     ;
; 981.749 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]      ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.132      ; 18.392     ;
; 981.763 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]               ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.129      ; 18.375     ;
; 981.770 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]               ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.128      ; 18.367     ;
; 981.771 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 18.171     ;
; 981.771 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[15]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 18.171     ;
; 981.771 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[11]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 18.171     ;
; 981.771 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[12]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 18.171     ;
; 981.771 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[13]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 18.171     ;
; 981.842 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 18.100     ;
; 981.842 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[15]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 18.100     ;
; 981.842 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[11]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 18.100     ;
; 981.842 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[12]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 18.100     ;
; 981.842 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[13]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 18.100     ;
; 981.894 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]               ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.129      ; 18.244     ;
; 981.898 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]      ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.133      ; 18.244     ;
; 981.901 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]               ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.128      ; 18.236     ;
; 981.919 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]               ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.129      ; 18.219     ;
; 981.925 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]      ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.132      ; 18.216     ;
; 981.932 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]      ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[13]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.031     ; 18.024     ;
; 981.932 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]      ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[12]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.031     ; 18.024     ;
; 981.932 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]      ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[11]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.031     ; 18.024     ;
; 981.932 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]      ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[15]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.031     ; 18.024     ;
; 981.932 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]      ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.031     ; 18.024     ;
; 981.932 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]      ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[9]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.031     ; 18.024     ;
; 981.943 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[13]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 17.999     ;
; 981.943 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[12]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 17.999     ;
; 981.943 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[11]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 17.999     ;
; 981.943 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[15]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 17.999     ;
; 981.943 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 17.999     ;
; 981.943 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[9]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 17.999     ;
; 981.944 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]      ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.134      ; 18.199     ;
; 981.946 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]               ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.128      ; 18.191     ;
; 981.964 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 17.978     ;
; 981.964 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[15]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 17.978     ;
; 981.964 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[11]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 17.978     ;
; 981.964 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[12]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 17.978     ;
; 981.964 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[13]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 17.978     ;
; 981.965 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]               ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.130      ; 18.174     ;
; 981.965 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]               ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.129      ; 18.173     ;
; 981.972 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]               ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.128      ; 18.165     ;
; 981.981 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]      ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.133      ; 18.161     ;
; 982.002 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]               ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.129      ; 18.136     ;
; 982.050 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]               ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.129      ; 18.088     ;
; 982.057 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]    ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 17.887     ;
; 982.057 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]    ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[15]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 17.887     ;
; 982.057 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]    ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[11]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 17.887     ;
; 982.057 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]    ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[12]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 17.887     ;
; 982.057 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]    ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[13]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 17.887     ;
; 982.058 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[1] ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.047     ; 17.882     ;
; 982.058 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[1] ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[15]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.047     ; 17.882     ;
; 982.058 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[1] ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[11]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.047     ; 17.882     ;
; 982.058 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[1] ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[12]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.047     ; 17.882     ;
; 982.058 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[1] ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[13]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.047     ; 17.882     ;
; 982.068 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]      ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.130      ; 18.071     ;
; 982.074 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[13]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 17.868     ;
; 982.074 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[12]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 17.868     ;
; 982.074 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[11]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 17.868     ;
; 982.074 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[15]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 17.868     ;
; 982.074 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 17.868     ;
; 982.074 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[9]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 17.868     ;
; 982.077 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]               ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.128      ; 18.060     ;
; 982.080 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]    ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 17.864     ;
; 982.080 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]    ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[15]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 17.864     ;
; 982.080 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]    ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[11]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 17.864     ;
; 982.080 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]    ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[12]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 17.864     ;
; 982.080 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]    ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[13]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 17.864     ;
; 982.087 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]               ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.129      ; 18.051     ;
; 982.089 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]               ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.126      ; 18.046     ;
; 982.093 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]      ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.134      ; 18.050     ;
; 982.094 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]               ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.128      ; 18.043     ;
; 982.096 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]               ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.130      ; 18.043     ;
; 982.114 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]               ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.130      ; 18.025     ;
; 982.116 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 17.843     ;
; 982.116 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[15]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 17.843     ;
; 982.116 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[11]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 17.843     ;
; 982.116 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[12]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 17.843     ;
; 982.116 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[13]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.028     ; 17.843     ;
; 982.117 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]      ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.127      ; 18.019     ;
; 982.121 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]               ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.129      ; 18.017     ;
; 982.130 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]      ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.123      ; 18.002     ;
; 982.133 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]               ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.129      ; 18.005     ;
; 982.138 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]               ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.123      ; 17.994     ;
; 982.145 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[13]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 17.797     ;
; 982.145 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[12]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 17.797     ;
; 982.145 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[11]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 17.797     ;
; 982.145 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[15]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 17.797     ;
; 982.145 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 17.797     ;
; 982.145 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]               ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[9]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 17.797     ;
; 982.148 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]               ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.128      ; 17.989     ;
+---------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.185 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff[0]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff[0]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff[0]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff[0]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|cap1_taken                                                                                      ; omsp_timerA:timerA_0|cap1_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|tacctl1[1]                                                                                      ; omsp_timerA:timerA_0|tacctl1[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|cap0_taken                                                                                      ; omsp_timerA:timerA_0|cap0_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|tacctl0[1]                                                                                      ; omsp_timerA:timerA_0|tacctl0[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|tacctl2[1]                                                                                      ; omsp_timerA:timerA_0|tacctl2[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|cntrl1[0]                                                                           ; omsp_qwark_periph:qwark_periph_0|cntrl1[0]                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|clk_div[2]                                                                                      ; omsp_timerA:timerA_0|clk_div[2]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|clk_div[1]                                                                                      ; omsp_timerA:timerA_0|clk_div[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                         ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|txfer_triggered                                                                                     ; omsp_uart:uart_0|txfer_triggered                                                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|status_rx_pnd                                                                                       ; omsp_uart:uart_0|status_rx_pnd                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|status_rx_ovflw_pnd                                                                                 ; omsp_uart:uart_0|status_rx_ovflw_pnd                                                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|cci1_evt_s                                                                                      ; omsp_timerA:timerA_0|cci1_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|cci0_evt_s                                                                                      ; omsp_timerA:timerA_0|cci0_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|txfer_bit[0]                                                                                        ; omsp_uart:uart_0|txfer_bit[0]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_bit[3]                                                                                        ; omsp_uart:uart_0|rxfer_bit[3]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_bit[2]                                                                                        ; omsp_uart:uart_0|rxfer_bit[2]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_bit[1]                                                                                        ; omsp_uart:uart_0|rxfer_bit[1]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_bit[0]                                                                                        ; omsp_uart:uart_0|rxfer_bit[0]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_cnt[10]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[10]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_cnt[9]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[9]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_cnt[11]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[11]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_cnt[12]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[12]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                         ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                            ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                         ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                         ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                         ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_cmp_sync                                                      ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_cmp_sync                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                           ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|cap2_taken                                                                                      ; omsp_timerA:timerA_0|cap2_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|status_tx_pnd                                                                                       ; omsp_uart:uart_0|status_tx_pnd                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|status_tx_empty_pnd                                                                                 ; omsp_uart:uart_0|status_tx_empty_pnd                                                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|scci1                                                                                           ; omsp_timerA:timerA_0|scci1                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|scci2                                                                                           ; omsp_timerA:timerA_0|scci2                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|scci0                                                                                           ; omsp_timerA:timerA_0|scci0                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|cci2_evt_s                                                                                      ; omsp_timerA:timerA_0|cci2_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|txfer_bit[3]                                                                                        ; omsp_uart:uart_0|txfer_bit[3]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|txfer_bit[1]                                                                                        ; omsp_uart:uart_0|txfer_bit[1]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|txfer_bit[2]                                                                                        ; omsp_uart:uart_0|txfer_bit[2]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|rxfer_cnt[4]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[4]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|rxfer_cnt[0]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[0]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|rxfer_cnt[1]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[1]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|rxfer_cnt[2]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[2]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|rxfer_cnt[3]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[3]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|rxfer_cnt[7]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[7]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|rxfer_cnt[5]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[5]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|rxfer_cnt[6]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[6]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|rxfer_cnt[8]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[8]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|rxfer_cnt[13]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[13]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|rxfer_cnt[14]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[14]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|rxfer_cnt[15]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[15]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                        ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                      ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                        ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                       ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|read_address[14]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|read_address[14]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; omsp_timerA:timerA_0|tacctl1[0]                                                                                      ; omsp_timerA:timerA_0|tacctl1[0]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[11]                                         ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[10]                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; omsp_qwark_periph:qwark_periph_0|irq_acc_dly_chain[2]                                                                ; omsp_qwark_periph:qwark_periph_0|irq_acc_dly_chain[1]                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; omsp_qwark_periph:qwark_periph_0|irq_acc_dly_chain[3]                                                                ; omsp_qwark_periph:qwark_periph_0|irq_acc_dly_chain[2]                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; omsp_timerA:timerA_0|cci0_evt_s                                                                                      ; omsp_timerA:timerA_0|cci0_sync                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[0]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[0]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[1]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[0]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; lfxt_clk_cnt[0]                                                                                                      ; lfxt_clk_cnt[0]                                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; reset_dly_chain[2]                                                                                                   ; reset_dly_chain[1]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; reset_dly_chain[3]                                                                                                   ; reset_dly_chain[2]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[0]                                                                   ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[1]                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; omsp_uart:uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[0]                                                      ; omsp_uart:uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[1]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.316      ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                  ;
+---------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack   ; From Node                                                                                          ; To Node                                                                                                                  ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 996.625 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_cmp_sync                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.121     ; 3.241      ;
; 996.633 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[1]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.128     ; 3.226      ;
; 996.633 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[2]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.128     ; 3.226      ;
; 996.633 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[0]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.128     ; 3.226      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_uart:uart_0|ctrl[0]                                                                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 3.235      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[14]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.039     ; 3.232      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[10]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.039     ; 3.232      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[15]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.039     ; 3.232      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[12]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.039     ; 3.232      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[11]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.039     ; 3.232      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[8]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.039     ; 3.232      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[4]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 3.225      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[3]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 3.225      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[10]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.227      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[14]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.227      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[15]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.227      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[12]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.227      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[11]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.227      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[3]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 3.225      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[8]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.227      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r7[8]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.227      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[10]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.039     ; 3.232      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[8]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.039     ; 3.232      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[14]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.039     ; 3.232      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[15]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.039     ; 3.232      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[12]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.039     ; 3.232      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[11]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.039     ; 3.232      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[7]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.032     ; 3.239      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[15]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.032     ; 3.239      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[12]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.031     ; 3.240      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[4]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.031     ; 3.240      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[1]                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 3.230      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_jmp_bin[1]                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 3.230      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 3.230      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 3.230      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[0]                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 3.230      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_jmp_bin[0]                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 3.230      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 3.230      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 3.230      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_jmp_bin[2]                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.041     ; 3.230      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr1[6]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.035     ; 3.236      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr1[2]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.035     ; 3.236      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr1[7]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.035     ; 3.236      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr1[4]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.035     ; 3.236      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr1[5]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.035     ; 3.236      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr1[3]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.035     ; 3.236      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr2[5]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 3.235      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr2[7]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 3.235      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr2[1]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 3.235      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl2[7]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.035     ; 3.236      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl2[5]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.035     ; 3.236      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_uart:uart_0|ctrl[5]                                                                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 3.235      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_uart:uart_0|ctrl[4]                                                                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 3.235      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_uart:uart_0|ctrl[6]                                                                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 3.235      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|ext_mem_din_sel[0]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.031     ; 3.240      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|eu_mdb_in_sel[0]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.031     ; 3.240      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|eu_mdb_in_sel[1]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.031     ; 3.240      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|irq_acc_dly_chain[4]                                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.031     ; 3.240      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.032     ; 3.239      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[1]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.032     ; 3.239      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[2]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.032     ; 3.239      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[3]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.032     ; 3.239      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[4]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.032     ; 3.239      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[5]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.032     ; 3.239      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.032     ; 3.239      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[7]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.032     ; 3.239      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[8]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.032     ; 3.239      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[9]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.032     ; 3.239      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[10] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.032     ; 3.239      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.032     ; 3.239      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.032     ; 3.239      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.032     ; 3.239      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[14] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.032     ; 3.239      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[15] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.032     ; 3.239      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[16] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.032     ; 3.239      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[17] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.032     ; 3.239      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.032     ; 3.239      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.032     ; 3.239      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|sync_stage[0]         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.033     ; 3.238      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|sync_stage[1]         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.033     ; 3.238      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 3.235      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 3.235      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 3.235      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[12]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 3.235      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[13]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 3.235      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 3.235      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 3.235      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 3.235      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[17]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 3.235      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 3.235      ;
; 996.716 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 3.235      ;
; 996.717 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tar[8]                                                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.035     ; 3.235      ;
; 996.717 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reshi[8]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.038     ; 3.232      ;
; 996.717 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op2[8]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.038     ; 3.232      ;
; 996.717 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op1[8]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.039     ; 3.231      ;
; 996.717 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_uart:uart_0|baud_hi[0]                                                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 3.226      ;
; 996.717 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl1[8]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.039     ; 3.231      ;
; 996.717 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr1[8]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.035     ; 3.235      ;
; 996.717 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr2[8]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.037     ; 3.233      ;
; 996.717 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl2[8]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.036     ; 3.234      ;
+---------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.503 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[8]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[7]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[6]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[5]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[4]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[3]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[2]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[1]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[0]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.623      ;
; 0.507 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|lfxt_clk_dly                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.627      ;
; 0.847 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.968      ;
; 0.847 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.968      ;
; 0.851 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.046      ; 0.981      ;
; 0.851 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtifg                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.046      ; 0.981      ;
; 1.353 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.482      ;
; 1.353 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.482      ;
; 1.553 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.035      ; 1.672      ;
; 1.553 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.035      ; 1.672      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.904      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_SYNC                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.904      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA2                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.904      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.904      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.904      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.904      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.904      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.904      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.046      ; 1.903      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.046      ; 1.903      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.904      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[4]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 1.906      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[5]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 1.906      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[6]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 1.906      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[7]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.049      ; 1.906      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[8]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.046      ; 1.903      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[9]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 1.901      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[10]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 1.901      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[11]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 1.901      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[12]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.904      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[13]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.904      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[14]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.904      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[15]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.904      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[1] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.904      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.904      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[1]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.904      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_maj                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.904      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.904      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.046      ; 1.903      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.046      ; 1.903      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.046      ; 1.903      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.046      ; 1.903      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[4]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.046      ; 1.903      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[5]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.046      ; 1.903      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[6]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.046      ; 1.903      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[7]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.046      ; 1.903      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[8]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.046      ; 1.903      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[9]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.046      ; 1.903      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[10]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 1.901      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[11]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 1.901      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[12]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 1.901      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[13]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 1.901      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[14]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 1.901      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[15]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 1.901      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[16]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 1.901      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[17]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 1.901      ;
; 1.773 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 1.901      ;
; 1.774 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_rd_rdy                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.043      ; 1.901      ;
; 1.774 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_burst                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.043      ; 1.901      ;
; 1.774 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|halt_flag                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.903      ;
; 1.774 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[3]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.903      ;
; 1.774 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.903      ;
; 1.774 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[6]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.903      ;
; 1.774 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[5]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.903      ;
; 1.774 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[1]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.903      ;
; 1.774 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[0]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.903      ;
; 1.774 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_mem_rd_dly                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.043      ; 1.901      ;
; 1.774 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[0] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.040      ; 1.898      ;
; 1.777 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[17]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.048      ; 1.909      ;
; 1.777 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[18]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.048      ; 1.909      ;
; 1.777 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[15]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.048      ; 1.909      ;
; 1.777 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[14]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.048      ; 1.909      ;
; 1.777 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[12]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.048      ; 1.909      ;
; 1.777 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[9]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.048      ; 1.909      ;
; 1.777 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[8]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.048      ; 1.909      ;
; 1.777 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[9]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.048      ; 1.909      ;
; 1.778 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[5]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.909      ;
; 1.778 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[7]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.909      ;
; 1.778 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[6]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.909      ;
; 1.778 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[8]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.909      ;
; 1.778 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[16]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.909      ;
; 1.778 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[4]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.909      ;
; 1.778 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[13]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.909      ;
; 1.778 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[5]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.909      ;
; 1.778 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[0]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.909      ;
; 1.778 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[6]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.909      ;
; 1.778 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[7]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.909      ;
; 1.778 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[1]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.909      ;
; 1.778 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[15]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.047      ; 1.909      ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1996.742 ns




+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; 969.021 ; 0.185 ; 994.555  ; 0.503   ; 9.974               ;
;  FPGA_CLK1_50    ; 969.021 ; 0.185 ; 994.555  ; 0.503   ; 9.974               ;
; Design-wide TNS  ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  FPGA_CLK1_50    ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TX       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT_PLL_1MHZ  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT_PLL_4MHZ  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PER_UART_TX   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; FPGA_CLK2_50            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_CLK1_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_RST                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; OUT_PLL_1MHZ  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; OUT_PLL_4MHZ  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; PER_UART_TX   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; OUT_PLL_1MHZ  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; OUT_PLL_4MHZ  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; PER_UART_TX   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OUT_PLL_1MHZ  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OUT_PLL_4MHZ  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PER_UART_TX   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------+
; Setup Transfers                                                             ;
+--------------+--------------+--------------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+--------------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; > 2147483647 ; 0        ; 0        ; 0        ;
+--------------+--------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------+
; Hold Transfers                                                              ;
+--------------+--------------+--------------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+--------------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; > 2147483647 ; 0        ; 0        ; 0        ;
+--------------+--------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------+
; Recovery Transfers                                                      ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1253     ; 0        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------+
; Removal Transfers                                                       ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1253     ; 0        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 25    ; 25   ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+--------------------------------------------------+
; Clock Status Summary                             ;
+--------------+--------------+------+-------------+
; Target       ; Clock        ; Type ; Status      ;
+--------------+--------------+------+-------------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; Base ; Constrained ;
+--------------+--------------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; EX_RST       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_CLK1_50 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RX      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; LED[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT_PLL_1MHZ ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT_PLL_4MHZ ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PER_UART_TX  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TX      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; EX_RST       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_CLK1_50 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RX      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; LED[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT_PLL_1MHZ ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT_PLL_4MHZ ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PER_UART_TX  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TX      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Jun 12 04:01:08 2019
Info: Command: quartus_sta openMSP430_fpga -c openMSP430_fpga
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20029): Only one processor detected - disabling parallel compilation
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: '../scripts/design.sdc'
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_0|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_0|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
    Info (332172): Hold clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 969.021
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   969.021               0.000 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.357
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.357               0.000 FPGA_CLK1_50 
Info (332146): Worst-case recovery slack is 994.555
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   994.555               0.000 FPGA_CLK1_50 
Info (332146): Worst-case removal slack is 0.919
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.919               0.000 FPGA_CLK1_50 
Info (332146): Worst-case minimum pulse width slack is 9.974
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.974               0.000 FPGA_CLK1_50 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1994.414 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_0|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_0|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
    Info (332172): Hold clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
Info (332146): Worst-case setup slack is 972.195
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   972.195               0.000 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.311               0.000 FPGA_CLK1_50 
Info (332146): Worst-case recovery slack is 995.133
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   995.133               0.000 FPGA_CLK1_50 
Info (332146): Worst-case removal slack is 0.828
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.828               0.000 FPGA_CLK1_50 
Info (332146): Worst-case minimum pulse width slack is 9.980
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.980               0.000 FPGA_CLK1_50 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1994.974 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_0|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_0|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
    Info (332172): Hold clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
Info (332146): Worst-case setup slack is 981.629
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   981.629               0.000 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.185
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.185               0.000 FPGA_CLK1_50 
Info (332146): Worst-case recovery slack is 996.625
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   996.625               0.000 FPGA_CLK1_50 
Info (332146): Worst-case removal slack is 0.503
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.503               0.000 FPGA_CLK1_50 
Info (332146): Worst-case minimum pulse width slack is 10.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.000               0.000 FPGA_CLK1_50 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1996.742 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 858 megabytes
    Info: Processing ended: Wed Jun 12 04:01:17 2019
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:08


