{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649360742259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649360742266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 07 21:45:42 2022 " "Processing started: Thu Apr 07 21:45:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649360742266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649360742266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off E3_Quartus -c E3_Quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off E3_Quartus -c E3_Quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649360742266 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649360742971 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649360742971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file cic_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 CIC_wrap " "Found entity 1: CIC_wrap" {  } { { "CIC_wrap.v" "" { Text "C:/Users/elnes/Desktop/E3/E3_Quartus/CIC_wrap.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649360753861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649360753861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file cic_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 CIC_pc " "Found entity 1: CIC_pc" {  } { { "CIC_pc.v" "" { Text "C:/Users/elnes/Desktop/E3/E3_Quartus/CIC_pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649360753869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649360753869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r_int.v 1 1 " "Found 1 design units, including 1 entities, in source file r_int.v" { { "Info" "ISGN_ENTITY_NAME" "1 R_INT " "Found entity 1: R_INT" {  } { { "R_INT.v" "" { Text "C:/Users/elnes/Desktop/E3/E3_Quartus/R_INT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649360753874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649360753874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int.v 1 1 " "Found 1 design units, including 1 entities, in source file int.v" { { "Info" "ISGN_ENTITY_NAME" "1 INT " "Found entity 1: INT" {  } { { "INT.v" "" { Text "C:/Users/elnes/Desktop/E3/E3_Quartus/INT.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649360753879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649360753879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comb.v 1 1 " "Found 1 design units, including 1 entities, in source file comb.v" { { "Info" "ISGN_ENTITY_NAME" "1 COMB " "Found entity 1: COMB" {  } { { "COMB.v" "" { Text "C:/Users/elnes/Desktop/E3/E3_Quartus/COMB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649360753884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649360753884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic.v 1 1 " "Found 1 design units, including 1 entities, in source file cic.v" { { "Info" "ISGN_ENTITY_NAME" "1 CIC " "Found entity 1: CIC" {  } { { "CIC.v" "" { Text "C:/Users/elnes/Desktop/E3/E3_Quartus/CIC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649360753890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649360753890 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CIC_wrap " "Elaborating entity \"CIC_wrap\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649360753932 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rst_reg CIC_wrap.v(14) " "Verilog HDL or VHDL warning at CIC_wrap.v(14): object \"rst_reg\" assigned a value but never read" {  } { { "CIC_wrap.v" "" { Text "C:/Users/elnes/Desktop/E3/E3_Quartus/CIC_wrap.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649360753933 "|CIC_wrap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CIC CIC:cic " "Elaborating entity \"CIC\" for hierarchy \"CIC:cic\"" {  } { { "CIC_wrap.v" "cic" { Text "C:/Users/elnes/Desktop/E3/E3_Quartus/CIC_wrap.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649360753944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CIC_pc CIC:cic\|CIC_pc:cic1 " "Elaborating entity \"CIC_pc\" for hierarchy \"CIC:cic\|CIC_pc:cic1\"" {  } { { "CIC.v" "cic1" { Text "C:/Users/elnes/Desktop/E3/E3_Quartus/CIC.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649360753947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMB CIC:cic\|CIC_pc:cic1\|COMB:comb1 " "Elaborating entity \"COMB\" for hierarchy \"CIC:cic\|CIC_pc:cic1\|COMB:comb1\"" {  } { { "CIC_pc.v" "comb1" { Text "C:/Users/elnes/Desktop/E3/E3_Quartus/CIC_pc.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649360753951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMB CIC:cic\|CIC_pc:cic1\|COMB:comb2 " "Elaborating entity \"COMB\" for hierarchy \"CIC:cic\|CIC_pc:cic1\|COMB:comb2\"" {  } { { "CIC_pc.v" "comb2" { Text "C:/Users/elnes/Desktop/E3/E3_Quartus/CIC_pc.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649360753953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMB CIC:cic\|CIC_pc:cic1\|COMB:comb3 " "Elaborating entity \"COMB\" for hierarchy \"CIC:cic\|CIC_pc:cic1\|COMB:comb3\"" {  } { { "CIC_pc.v" "comb3" { Text "C:/Users/elnes/Desktop/E3/E3_Quartus/CIC_pc.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649360753956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R_INT CIC:cic\|CIC_pc:cic1\|R_INT:RINT " "Elaborating entity \"R_INT\" for hierarchy \"CIC:cic\|CIC_pc:cic1\|R_INT:RINT\"" {  } { { "CIC_pc.v" "RINT" { Text "C:/Users/elnes/Desktop/E3/E3_Quartus/CIC_pc.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649360753991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INT CIC:cic\|CIC_pc:cic1\|INT:int1 " "Elaborating entity \"INT\" for hierarchy \"CIC:cic\|CIC_pc:cic1\|INT:int1\"" {  } { { "CIC_pc.v" "int1" { Text "C:/Users/elnes/Desktop/E3/E3_Quartus/CIC_pc.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649360753993 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649360754820 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649360755412 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649360755412 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "319 " "Implemented 319 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649360755516 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649360755516 ""} { "Info" "ICUT_CUT_TM_LCELLS" "283 " "Implemented 283 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649360755516 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649360755516 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649360755533 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 07 21:45:55 2022 " "Processing ended: Thu Apr 07 21:45:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649360755533 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649360755533 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649360755533 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649360755533 ""}
