xrun(64): 20.09-s009: (c) Copyright 1995-2021 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.09-s009: Started on May 18, 2025 at 13:46:32 IST
xrun
	-access +rwc
	-f compile_list.f
		./../../RTL/grant_arbiter.sv
		./../../RTL/rate_limiter_16to8.sv
		./../../RTL/sch_ctrl_fsm.sv
		./../../RTL/scheduler_reg_config.sv
		./../UVME/uvm_pkg/test_pkg.sv
		./../UVME/top/ulss_top.sv
		./../UVME/top/ulss_interface.sv
	-uvmhome CDNS-1.1d
	+UVM_TESTNAME=in_stream_zero_to_three_map_test
Recompiling... reason: file '../UVME/sequence/in_stream_zero_to_three_map_sequence.sv' is newer than expected.
	expected: Sun May 18 13:25:10 2025
	actual:   Sun May 18 13:29:09 2025
Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /tools/cadence_march2021/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d
file: ./../UVME/uvm_pkg/test_pkg.sv
package test_pkg;
               |
xmvlog: *W,TSNSPK (./../UVME/uvm_pkg/test_pkg.sv,1|15): `timescale is not specified for the package.  The default timescale of 1ns/1ns will be assumed for this package.
file: ./../UVME/top/ulss_top.sv
     int wait_timeout_cycles =36000;       // Default for regular tests
                             |
xmvlog: *W,VARIST (./../UVME/top/ulss_top.sv,165|29): Local static variable with initializer requires 'static' keyword.
  int simulation_timeout_cycles = 36000;
                                |
xmvlog: *W,VARIST (./../UVME/top/ulss_top.sv,166|32): Local static variable with initializer requires 'static' keyword.
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		uvm_pkg
		cdns_uvmapi
		cdns_assert2uvm_pkg
		cdns_uvm_pkg
		test_pkg
		ulss_top
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                       Instances  Unique
		Modules:                       8       5
		Interfaces:                    1       1
		Verilog packages:              5       5
		Registers:                 16666   11778
		Scalar wires:                472       -
		Vectored wires:              298       -
		Named events:                  4      12
		Always blocks:               142      37
		Initial blocks:              401     197
		Parallel blocks:              28      29
		Cont. assignments:           312     117
		Pseudo assignments:          254     254
		Assertions:                    2       2
		Covergroup Instances:          0       1
		SV Class declarations:       237     350
		SV Class specializations:    459     459
	Writing initial simulation snapshot: worklib.ulss_top:sv
Loading snapshot worklib.ulss_top:sv .................... Done
SVSEED default: 1
xmsim: *W,RNDXCELON: A newer version of the SystemVerilog constraint solver is being used which has better support for array-solving, new solve-order mechanism, and seed stability enhancements..
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /tools/cadence_march2021/XCELIUM2009/tools/xcelium/files/xmsimrc
xcelium> source /tools/cadence_march2021/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/additions/sv/files/tcl/uvm_sim.tcl
xcelium> run
----------------------------------------------------------------
CDNS-UVM-1.1d (20.09-s009)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test in_stream_zero_to_three_map_test...
UVM_INFO ./../UVME/env/ulss_scoreboard.sv(77) @ 0: uvm_test_top.env.sbd [ulss_scoreboard] Scoreboard build phase completed
UVM_INFO ./../UVME/agent/ulss_driver.sv(47) @ 0: uvm_test_top.env.ulss_agent.drv [ulss_driver] Using wait_timeout_cycles=200, simulation_timeout_cycles=100000
UVM_INFO ./../UVME/env/ulss_scoreboard.sv(83) @ 0: uvm_test_top.env.sbd [ulss_scoreboard] Scoreboard connect phase completed
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
----------------------------------------------------------------------------------
Name                               Type                              Size  Value  
----------------------------------------------------------------------------------
uvm_test_top                       in_stream_zero_to_three_map_test  -     @2767  
  env                              ulss_env                          -     @2827  
    cov                            ulss_coverage                     -     @2904  
      analysis_imp                 uvm_analysis_imp                  -     @2953  
    sbd                            ulss_scoreboard                   -     @2986  
      dut_analysis_imp             uvm_analysis_imp                  -     @3044  
    ulss_agent                     ulss_agent                        -     @2873  
      drv                          ulss_driver                       -     @3079  
        rsp_port                   uvm_analysis_port                 -     @3179  
        seq_item_port              uvm_seq_item_pull_port            -     @3128  
        wait_timeout_cycles        integral                          32    'hc8   
        simulation_timeout_cycles  integral                          32    'h186a0
      mon                          ulss_monitor                      -     @3158  
        analysis_port              uvm_analysis_port                 -     @3922  
      sqr                          ulss_sequencer                    -     @3239  
        rsp_export                 uvm_analysis_export               -     @3297  
        seq_item_export            uvm_seq_item_pull_imp             -     @3845  
        arbitration_queue          array                             0     -      
        lock_queue                 array                             0     -      
        num_last_reqs              integral                          32    'd1    
        num_last_rsps              integral                          32    'd1    
----------------------------------------------------------------------------------

UVM_INFO ./../UVME/tests/in_stream_zero_to_three_map_test.sv(19) @ 0: uvm_test_top [uvm_test_top] it test first line
UVM_INFO ./../UVME/tests/in_stream_zero_to_three_map_test.sv(21) @ 0: uvm_test_top [in_stream_zero_to_three_map_test] inside the in_stream_zero_to_three_map_sequence_inst test
UVM_INFO ./../UVME/sequence/in_stream_zero_to_three_map_sequence.sv(19) @ 0: uvm_test_top.env.ulss_agent.sqr@@in_stream_zero_to_three_map_sequence_inst [in_stream_zero_to_three_map_sequence] in_stream_zero_to_three_map_sequence: starting sequence
UVM_INFO ./../UVME/agent/ulss_driver.sv(223) @ 78: uvm_test_top.env.ulss_agent.drv [ulss_driver] [DRV] WRITE ADDR=0 DATA=0xf
UVM_INFO ./../UVME/agent/ulss_monitor.sv(47) @ 82: uvm_test_top.env.ulss_agent.mon [ulss_monitor] [MON] Register write: ENABLE=1 ADDR=0x0 DATA=0xf
UVM_INFO ./../UVME/sequence/in_stream_zero_to_three_map_sequence.sv(71) @ 102: uvm_test_top.env.ulss_agent.sqr@@in_stream_zero_to_three_map_sequence_inst [in_stream_zero_to_three_map_sequence] out_stream_0_reg=0xf
UVM_INFO ./../UVME/agent/ulss_driver.sv(223) @ 112: uvm_test_top.env.ulss_agent.drv [ulss_driver] [DRV] WRITE ADDR=4 DATA=0x10003
UVM_INFO ./../UVME/agent/ulss_monitor.sv(47) @ 114: uvm_test_top.env.ulss_agent.mon [ulss_monitor] [MON] Register write: ENABLE=1 ADDR=0x4 DATA=0x10003
UVM_INFO ./../UVME/sequence/in_stream_zero_to_three_map_sequence.sv(123) @ 134: uvm_test_top.env.ulss_agent.sqr@@in_stream_zero_to_three_map_sequence_inst [in_stream_zero_to_three_map_sequence] in_stream_0_reg=0x10003
UVM_INFO ./../UVME/agent/ulss_driver.sv(223) @ 144: uvm_test_top.env.ulss_agent.drv [ulss_driver] [DRV] WRITE ADDR=5 DATA=0x10002
UVM_INFO ./../UVME/agent/ulss_monitor.sv(47) @ 146: uvm_test_top.env.ulss_agent.mon [ulss_monitor] [MON] Register write: ENABLE=1 ADDR=0x5 DATA=0x10002
UVM_INFO ./../UVME/sequence/in_stream_zero_to_three_map_sequence.sv(171) @ 178: uvm_test_top.env.ulss_agent.sqr@@in_stream_zero_to_three_map_sequence_inst [in_stream_zero_to_three_map_sequence] in_stream_1_reg=0x10002
UVM_INFO ./../UVME/agent/ulss_driver.sv(223) @ 188: uvm_test_top.env.ulss_agent.drv [ulss_driver] [DRV] WRITE ADDR=6 DATA=0x10003
UVM_INFO ./../UVME/agent/ulss_monitor.sv(47) @ 190: uvm_test_top.env.ulss_agent.mon [ulss_monitor] [MON] Register write: ENABLE=1 ADDR=0x6 DATA=0x10003
UVM_INFO ./../UVME/sequence/in_stream_zero_to_three_map_sequence.sv(219) @ 210: uvm_test_top.env.ulss_agent.sqr@@in_stream_zero_to_three_map_sequence_inst [in_stream_zero_to_three_map_sequence] in_stream_2_reg=0x10003
UVM_INFO ./../UVME/agent/ulss_driver.sv(223) @ 220: uvm_test_top.env.ulss_agent.drv [ulss_driver] [DRV] WRITE ADDR=7 DATA=0x10003
UVM_INFO ./../UVME/agent/ulss_monitor.sv(47) @ 222: uvm_test_top.env.ulss_agent.mon [ulss_monitor] [MON] Register write: ENABLE=1 ADDR=0x7 DATA=0x10003
UVM_INFO ./../UVME/sequence/in_stream_zero_to_three_map_sequence.sv(267) @ 242: uvm_test_top.env.ulss_agent.sqr@@in_stream_zero_to_three_map_sequence_inst [in_stream_zero_to_three_map_sequence] in_stream_3_reg=0x10003
UVM_INFO ./../UVME/sequence/in_stream_zero_to_three_map_sequence.sv(324) @ 284: uvm_test_top.env.ulss_agent.sqr@@in_stream_zero_to_three_map_sequence_inst [in_stream_zero_to_three_map_sequence] Sending packet on stream 0
UVM_ERROR ./../UVME/env/ulss_scoreboard.sv(384) @ 290: uvm_test_top.env.sbd [ulss_scoreboard] Unexpected output on port 0 - SOP=1, DATA=0xae696d6d803d3e6f, EOP=1
UVM_INFO ./../UVME/agent/ulss_driver.sv(443) @ 294: uvm_test_top.env.ulss_agent.drv [ulss_driver] [DRV] Driving stream 0: data=0xae696d6d803d3e6f, sop=1, eop=1
UVM_INFO ./../UVME/sequence/in_stream_zero_to_three_map_sequence.sv(373) @ 322: uvm_test_top.env.ulss_agent.sqr@@in_stream_zero_to_three_map_sequence_inst [in_stream_zero_to_three_map_sequence] Sending packet on stream 1
UVM_ERROR ./../UVME/env/ulss_scoreboard.sv(384) @ 330: uvm_test_top.env.sbd [ulss_scoreboard] Unexpected output on port 0 - SOP=1, DATA=0x578aee5d203e9c3b, EOP=1
UVM_INFO ./../UVME/sequence/in_stream_zero_to_three_map_sequence.sv(422) @ 358: uvm_test_top.env.ulss_agent.sqr@@in_stream_zero_to_three_map_sequence_inst [in_stream_zero_to_three_map_sequence] Sending packet on stream 2
UVM_WARNING ./../UVME/agent/ulss_driver.sv(381) @ 1166: uvm_test_top.env.ulss_agent.drv [ulss_driver] Timeout waiting for pck_rd_en_grnt_2 after 200 cycles - attempting recovery
UVM_ERROR ./../UVME/agent/ulss_driver.sv(431) @ 1286: uvm_test_top.env.ulss_agent.drv [ulss_driver] Recovery failed for pck_rd_en_grnt_2 - skipping packet
UVM_INFO ./../UVME/sequence/in_stream_zero_to_three_map_sequence.sv(473) @ 1310: uvm_test_top.env.ulss_agent.sqr@@in_stream_zero_to_three_map_sequence_inst [in_stream_zero_to_three_map_sequence] Sending packet on stream 3
UVM_WARNING ./../UVME/agent/ulss_driver.sv(381) @ 2118: uvm_test_top.env.ulss_agent.drv [ulss_driver] Timeout waiting for pck_rd_en_grnt_3 after 200 cycles - attempting recovery
UVM_ERROR ./../UVME/agent/ulss_driver.sv(431) @ 2238: uvm_test_top.env.ulss_agent.drv [ulss_driver] Recovery failed for pck_rd_en_grnt_3 - skipping packet
UVM_INFO ./../UVME/sequence/in_stream_zero_to_three_map_sequence.sv(613) @ 2274: uvm_test_top.env.ulss_agent.sqr@@in_stream_zero_to_three_map_sequence_inst [in_stream_zero_to_three_map_sequence] Sequence completed successfully
UVM_INFO ./../UVME/tests/in_stream_zero_to_three_map_test.sv(27) @ 2274: uvm_test_top [in_stream_zero_to_three_map_test] in_stream_zero_to_three_map_test scenario 2 is completed
UVM_WARNING ./../UVME/agent/ulss_driver.sv(98) @ 400078: uvm_test_top.env.ulss_agent.drv [ulss_driver] Global simulation timeout reached (100000 cycles), ending simulation
UVM_INFO /tools/cadence_march2021/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 400118: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO ./../UVME/env/ulss_scoreboard.sv(411) @ 400118: uvm_test_top.env.sbd [ulss_scoreboard] Scoreboard report - Match count: 0, Mismatch count: 2
UVM_ERROR ./../UVME/env/ulss_scoreboard.sv(426) @ 400118: uvm_test_top.env.sbd [ulss_scoreboard] TEST FAILED - DUT outputs did not match expected results

--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   32
UVM_WARNING :    3
UVM_ERROR :    5
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[TEST_DONE]     1
[UVMTOP]     1
[in_stream_zero_to_three_map_sequence]    11
[in_stream_zero_to_three_map_test]     2
[ulss_driver]    12
[ulss_monitor]     5
[ulss_scoreboard]     6
[uvm_test_top]     1
Simulation complete via $finish(1) at time 400118 NS + 45
/tools/cadence_march2021/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
xcelium> exit
TOOL:	xrun(64)	20.09-s009: Exiting on May 18, 2025 at 13:46:46 IST  (total: 00:00:14)
