$date
	Thu Jul 20 22:13:03 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 32 ! outputULA [0:31] $end
$var reg 32 " a [0:31] $end
$var reg 32 # b [0:31] $end
$var reg 1 $ clk $end
$var reg 4 % inputULA [0:3] $end
$scope module ULA_tb $end
$var wire 32 & a [0:31] $end
$var wire 32 ' b [0:31] $end
$var wire 1 $ clk $end
$var wire 4 ( inputULA [0:3] $end
$var reg 32 ) outputULA [0:31] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx )
b10 (
b11 '
b11 &
b10 %
0$
b11 #
b11 "
bx !
$end
#1
b110 !
b110 )
1$
#2
0$
b1 #
b1 '
b110 %
b110 (
#3
b10 !
b10 )
1$
#4
0$
b0 %
b0 (
#5
b1 !
b1 )
1$
#6
0$
b1 %
b1 (
#7
b11 !
b11 )
1$
#8
0$
b11 #
b11 '
b1 "
b1 &
b111 %
b111 (
#9
b1 !
b1 )
1$
#10
0$
