{
  "Top": "cnn",
  "RtlTop": "cnn",
  "RtlPrefix": "",
  "RtlSubPrefix": "cnn_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in_data": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_axiu<32, 1, 1, 1>*",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "in_data",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out_data": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_axiu<32, 1, 1, 1>*",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_data",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top cnn -name cnn"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "cnn"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "cnn",
    "Version": "1.0",
    "DisplayName": "Cnn",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_cnn_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/main.cpp"],
    "Vhdl": [
      "impl\/vhdl\/cnn_ama_addmuladd_15ns_15ns_15s_15s_15_4_1.vhd",
      "impl\/vhdl\/cnn_Axi_Transfer.vhd",
      "impl\/vhdl\/cnn_Bias.vhd",
      "impl\/vhdl\/cnn_fadd_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/cnn_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/cnn_fdiv_32ns_32ns_32_16_no_dsp_1.vhd",
      "impl\/vhdl\/cnn_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/cnn_generic_cast_IEEE754_int_6_float_s.vhd",
      "impl\/vhdl\/cnn_Input.vhd",
      "impl\/vhdl\/cnn_mac_muladd_15s_15s_15s_15_4_1.vhd",
      "impl\/vhdl\/cnn_mul_32ns_32ns_64_2_1.vhd",
      "impl\/vhdl\/cnn_mul_32s_32s_32_2_1.vhd",
      "impl\/vhdl\/cnn_mul_64ns_31ns_95_5_1.vhd",
      "impl\/vhdl\/cnn_mul_mul_15s_15s_15_4_1.vhd",
      "impl\/vhdl\/cnn_Parameters.vhd",
      "impl\/vhdl\/cnn_sdiv_32ns_32ns_32_36_seq_1.vhd",
      "impl\/vhdl\/cnn_sitofp_32ns_32_6_no_dsp_1.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/cnn.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/cnn_ama_addmuladd_15ns_15ns_15s_15s_15_4_1.v",
      "impl\/verilog\/cnn_Axi_Transfer.v",
      "impl\/verilog\/cnn_Bias.v",
      "impl\/verilog\/cnn_fadd_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/cnn_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/cnn_fdiv_32ns_32ns_32_16_no_dsp_1.v",
      "impl\/verilog\/cnn_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/cnn_generic_cast_IEEE754_int_6_float_s.v",
      "impl\/verilog\/cnn_Input.v",
      "impl\/verilog\/cnn_mac_muladd_15s_15s_15s_15_4_1.v",
      "impl\/verilog\/cnn_mul_32ns_32ns_64_2_1.v",
      "impl\/verilog\/cnn_mul_32s_32s_32_2_1.v",
      "impl\/verilog\/cnn_mul_64ns_31ns_95_5_1.v",
      "impl\/verilog\/cnn_mul_mul_15s_15s_15_4_1.v",
      "impl\/verilog\/cnn_Parameters.v",
      "impl\/verilog\/cnn_sdiv_32ns_32ns_32_36_seq_1.v",
      "impl\/verilog\/cnn_sitofp_32ns_32_6_no_dsp_1.v",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/cnn.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/cnn_ap_fadd_3_full_dsp_32_ip.tcl",
      "impl\/misc\/cnn_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/cnn_ap_fdiv_14_no_dsp_32_ip.tcl",
      "impl\/misc\/cnn_ap_fmul_2_max_dsp_32_ip.tcl",
      "impl\/misc\/cnn_ap_sitofp_4_no_dsp_32_ip.tcl"
    ],
    "DesignXml": ".autopilot\/db\/cnn.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/lei\/CNNIOT1\/deeplib\/deeplib\/solution1\/.debug\/cnn.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "cnn_ap_fadd_3_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cnn_ap_fadd_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "cnn_ap_fcmp_0_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name cnn_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "cnn_ap_fdiv_14_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cnn_ap_fdiv_14_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "cnn_ap_fmul_2_max_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cnn_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "cnn_ap_sitofp_4_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cnn_ap_sitofp_4_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "in_data:out_data",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "in_data": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "in_data_",
      "ports": [
        "in_data_TDATA",
        "in_data_TREADY",
        "in_data_TVALID"
      ]
    },
    "out_data": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "out_data_",
      "ports": [
        "out_data_TDATA",
        "out_data_TREADY",
        "out_data_TVALID"
      ]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "in_data_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "in_data_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_data_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "out_data_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "out_data_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_data_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "cnn",
      "Instances": [
        {
          "ModuleName": "generic_cast_IEEE754_int_6_float_s",
          "InstanceName": "grp_generic_cast_IEEE754_int_6_float_s_fu_871"
        },
        {
          "ModuleName": "Axi_Transfer",
          "InstanceName": "grp_Axi_Transfer_fu_876"
        }
      ]
    },
    "Info": {
      "Axi_Transfer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "generic_cast_IEEE754_int_6_float_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cnn": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Axi_Transfer": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "11",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "0.000"
        },
        "Area": {
          "FF": "113",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "210",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "generic_cast_IEEE754_int_6_float_s": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "1",
          "PipelineDepth": "3",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.420"
        },
        "Area": {
          "FF": "132",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "637",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "cnn": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.858"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_38_1",
            "TripCount": "inf",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [
              {
                "Name": "VITIS_LOOP_46_2",
                "TripCount": "17",
                "Latency": "171",
                "PipelineII": "10",
                "PipelineDepth": "12"
              },
              {
                "Name": "VITIS_LOOP_79_3",
                "TripCount": "",
                "LatencyMin": "33",
                "LatencyMax": "?",
                "Latency": "33 ~ ?",
                "PipelineII": "10",
                "PipelineDepth": "34"
              },
              {
                "Name": "VITIS_LOOP_90_4",
                "TripCount": "",
                "LatencyMin": "33",
                "LatencyMax": "?",
                "Latency": "33 ~ ?",
                "PipelineII": "10",
                "PipelineDepth": "34"
              },
              {
                "Name": "VITIS_LOOP_99_5",
                "TripCount": "",
                "LatencyMin": "33",
                "LatencyMax": "?",
                "Latency": "33 ~ ?",
                "PipelineII": "10",
                "PipelineDepth": "34"
              },
              {
                "Name": "VITIS_LOOP_121_6_VITIS_LOOP_123_7_VITIS_LOOP_125_8",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "VITIS_LOOP_130_9",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "",
                    "Loops": [{
                        "Name": "VITIS_LOOP_133_10",
                        "TripCount": "",
                        "Latency": "",
                        "PipelineII": "",
                        "PipelineDepth": "",
                        "Loops": [{
                            "Name": "VITIS_LOOP_136_11",
                            "TripCount": "",
                            "Latency": "",
                            "PipelineII": "",
                            "PipelineDepth": "11"
                          }]
                      }]
                  }]
              },
              {
                "Name": "VITIS_LOOP_188_12",
                "TripCount": "",
                "LatencyMin": "17",
                "LatencyMax": "?",
                "Latency": "17 ~ ?",
                "PipelineII": "10",
                "PipelineDepth": "18"
              },
              {
                "Name": "VITIS_LOOP_205_13_VITIS_LOOP_207_14_VITIS_LOOP_209_15",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "VITIS_LOOP_213_16",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "",
                    "Loops": [{
                        "Name": "VITIS_LOOP_215_17",
                        "TripCount": "",
                        "Latency": "",
                        "PipelineII": "",
                        "PipelineDepthMin": "4",
                        "PipelineDepthMax": "12",
                        "PipelineDepth": "4 ~ 12"
                      }]
                  }]
              },
              {
                "Name": "VITIS_LOOP_272_18",
                "TripCount": "",
                "LatencyMin": "33",
                "LatencyMax": "?",
                "Latency": "33 ~ ?",
                "PipelineII": "10",
                "PipelineDepth": "34"
              },
              {
                "Name": "VITIS_LOOP_282_19",
                "TripCount": "",
                "LatencyMin": "33",
                "LatencyMax": "?",
                "Latency": "33 ~ ?",
                "PipelineII": "10",
                "PipelineDepth": "34"
              },
              {
                "Name": "VITIS_LOOP_290_20",
                "TripCount": "",
                "LatencyMin": "55",
                "LatencyMax": "?",
                "Latency": "55 ~ ?",
                "PipelineII": "",
                "PipelineDepthMin": "55",
                "PipelineDepthMax": "?",
                "PipelineDepth": "55 ~ ?",
                "Loops": [{
                    "Name": "VITIS_LOOP_293_21",
                    "TripCount": "",
                    "LatencyMin": "45",
                    "LatencyMax": "?",
                    "Latency": "45 ~ ?",
                    "PipelineII": "10",
                    "PipelineDepth": "42"
                  }]
              },
              {
                "Name": "VITIS_LOOP_310_22",
                "TripCount": "",
                "LatencyMin": "15",
                "LatencyMax": "327675",
                "Latency": "15 ~ 327675",
                "PipelineII": "10",
                "PipelineDepth": "16"
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "132",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "47",
          "DSP": "72",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "32",
          "FF": "8944",
          "AVAIL_FF": "106400",
          "UTIL_FF": "8",
          "LUT": "9190",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "17",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-01-05 16:17:25 CST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
