Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Nov 22 13:25:07 2024
| Host         : DESKTOP-4IFTF1Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file microphone_timing_summary_routed.rpt -pb microphone_timing_summary_routed.pb -rpx microphone_timing_summary_routed.rpx -warn_on_violation
| Design       : microphone
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.077        0.000                      0                  228        0.186        0.000                      0                  228        4.500        0.000                       0                   134  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.077        0.000                      0                  228        0.186        0.000                      0                  228        4.500        0.000                       0                   134  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.077ns  (required time - arrival time)
  Source:                 PWM_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_threshold_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 1.027ns (21.002%)  route 3.863ns (78.998%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.702     5.304    clk_IBUF_BUFG
    SLICE_X76Y102        FDCE                                         r  PWM_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y102        FDCE (Prop_fdce_C_Q)         0.478     5.782 f  PWM_count_reg[9]/Q
                         net (fo=37, routed)          2.702     8.484    PWM_count[9]
    SLICE_X86Y103        LUT5 (Prop_lut5_I4_O)        0.301     8.785 r  led_threshold[4]_i_5/O
                         net (fo=1, routed)           0.579     9.364    led_threshold[4]_i_5_n_0
    SLICE_X86Y104        LUT6 (Prop_lut6_I0_O)        0.124     9.488 r  led_threshold[4]_i_3/O
                         net (fo=1, routed)           0.583    10.070    led_threshold[4]_i_3_n_0
    SLICE_X83Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.194 r  led_threshold[4]_i_1/O
                         net (fo=1, routed)           0.000    10.194    led_threshold[4]_i_1_n_0
    SLICE_X83Y103        FDCE                                         r  led_threshold_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.594    15.016    clk_IBUF_BUFG
    SLICE_X83Y103        FDCE                                         r  led_threshold_reg[4]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X83Y103        FDCE (Setup_fdce_C_D)        0.031    15.271    led_threshold_reg[4]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                         -10.194    
  -------------------------------------------------------------------
                         slack                                  5.077    

Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 MIC_CLK_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_COUNTERS[6].PWM_thresh_counter_reg[6][5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.144ns (26.097%)  route 3.240ns (73.903%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.715     5.317    clk_IBUF_BUFG
    SLICE_X84Y101        FDCE                                         r  MIC_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y101        FDCE (Prop_fdce_C_Q)         0.518     5.835 r  MIC_CLK_reg/Q
                         net (fo=16, routed)          0.986     6.821    MIC_CLK_OBUF
    SLICE_X85Y106        LUT5 (Prop_lut5_I4_O)        0.150     6.971 r  PWM_COUNTERS[0].PWM_thresh_counter[0][7]_i_5/O
                         net (fo=6, routed)           0.643     7.615    PWM_COUNTERS[0].PWM_thresh_counter[0][7]_i_5_n_0
    SLICE_X84Y107        LUT6 (Prop_lut6_I1_O)        0.326     7.941 r  PWM_COUNTERS[6].PWM_thresh_counter[6][7]_i_3/O
                         net (fo=9, routed)           0.817     8.758    PWM_COUNTERS[6].PWM_thresh_counter[6][7]_i_3_n_0
    SLICE_X83Y106        LUT4 (Prop_lut4_I3_O)        0.150     8.908 r  PWM_COUNTERS[6].PWM_thresh_counter[6][7]_i_1/O
                         net (fo=8, routed)           0.793     9.701    PWM_COUNTERS[6].PWM_thresh_counter[6][7]_i_1_n_0
    SLICE_X81Y108        FDCE                                         r  PWM_COUNTERS[6].PWM_thresh_counter_reg[6][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.586    15.008    clk_IBUF_BUFG
    SLICE_X81Y108        FDCE                                         r  PWM_COUNTERS[6].PWM_thresh_counter_reg[6][5]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X81Y108        FDCE (Setup_fdce_C_CE)      -0.413    14.819    PWM_COUNTERS[6].PWM_thresh_counter_reg[6][5]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  5.118    

Slack (MET) :             5.255ns  (required time - arrival time)
  Source:                 PWM_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_threshold_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.711ns  (logic 1.027ns (21.802%)  route 3.684ns (78.198%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.702     5.304    clk_IBUF_BUFG
    SLICE_X76Y102        FDCE                                         r  PWM_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y102        FDCE (Prop_fdce_C_Q)         0.478     5.782 f  PWM_count_reg[9]/Q
                         net (fo=37, routed)          2.697     8.480    PWM_count[9]
    SLICE_X86Y103        LUT5 (Prop_lut5_I4_O)        0.301     8.781 r  led_threshold[5]_i_5/O
                         net (fo=1, routed)           0.516     9.297    led_threshold[5]_i_5_n_0
    SLICE_X86Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.421 r  led_threshold[5]_i_3/O
                         net (fo=1, routed)           0.470     9.891    led_threshold[5]_i_3_n_0
    SLICE_X82Y102        LUT6 (Prop_lut6_I1_O)        0.124    10.015 r  led_threshold[5]_i_1/O
                         net (fo=1, routed)           0.000    10.015    led_threshold[5]_i_1_n_0
    SLICE_X82Y102        FDCE                                         r  led_threshold_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.595    15.017    clk_IBUF_BUFG
    SLICE_X82Y102        FDCE                                         r  led_threshold_reg[5]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X82Y102        FDCE (Setup_fdce_C_D)        0.029    15.270    led_threshold_reg[5]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                         -10.015    
  -------------------------------------------------------------------
                         slack                                  5.255    

Slack (MET) :             5.295ns  (required time - arrival time)
  Source:                 PWM_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_threshold_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.672ns  (logic 1.027ns (21.980%)  route 3.645ns (78.020%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.702     5.304    clk_IBUF_BUFG
    SLICE_X76Y102        FDCE                                         r  PWM_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y102        FDCE (Prop_fdce_C_Q)         0.478     5.782 f  PWM_count_reg[9]/Q
                         net (fo=37, routed)          2.373     8.155    PWM_count[9]
    SLICE_X84Y103        LUT5 (Prop_lut5_I4_O)        0.301     8.456 r  led_threshold[6]_i_5/O
                         net (fo=1, routed)           0.326     8.781    led_threshold[6]_i_5_n_0
    SLICE_X86Y104        LUT6 (Prop_lut6_I0_O)        0.124     8.905 r  led_threshold[6]_i_3/O
                         net (fo=1, routed)           0.947     9.853    led_threshold[6]_i_3_n_0
    SLICE_X82Y102        LUT6 (Prop_lut6_I1_O)        0.124     9.977 r  led_threshold[6]_i_1/O
                         net (fo=1, routed)           0.000     9.977    led_threshold[6]_i_1_n_0
    SLICE_X82Y102        FDCE                                         r  led_threshold_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.595    15.017    clk_IBUF_BUFG
    SLICE_X82Y102        FDCE                                         r  led_threshold_reg[6]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X82Y102        FDCE (Setup_fdce_C_D)        0.031    15.272    led_threshold_reg[6]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                          -9.977    
  -------------------------------------------------------------------
                         slack                                  5.295    

Slack (MET) :             5.300ns  (required time - arrival time)
  Source:                 MIC_CLK_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_COUNTERS[6].PWM_thresh_counter_reg[6][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 1.144ns (27.243%)  route 3.055ns (72.757%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.715     5.317    clk_IBUF_BUFG
    SLICE_X84Y101        FDCE                                         r  MIC_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y101        FDCE (Prop_fdce_C_Q)         0.518     5.835 r  MIC_CLK_reg/Q
                         net (fo=16, routed)          0.986     6.821    MIC_CLK_OBUF
    SLICE_X85Y106        LUT5 (Prop_lut5_I4_O)        0.150     6.971 r  PWM_COUNTERS[0].PWM_thresh_counter[0][7]_i_5/O
                         net (fo=6, routed)           0.643     7.615    PWM_COUNTERS[0].PWM_thresh_counter[0][7]_i_5_n_0
    SLICE_X84Y107        LUT6 (Prop_lut6_I1_O)        0.326     7.941 r  PWM_COUNTERS[6].PWM_thresh_counter[6][7]_i_3/O
                         net (fo=9, routed)           0.817     8.758    PWM_COUNTERS[6].PWM_thresh_counter[6][7]_i_3_n_0
    SLICE_X83Y106        LUT4 (Prop_lut4_I3_O)        0.150     8.908 r  PWM_COUNTERS[6].PWM_thresh_counter[6][7]_i_1/O
                         net (fo=8, routed)           0.609     9.517    PWM_COUNTERS[6].PWM_thresh_counter[6][7]_i_1_n_0
    SLICE_X79Y106        FDCE                                         r  PWM_COUNTERS[6].PWM_thresh_counter_reg[6][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.584    15.006    clk_IBUF_BUFG
    SLICE_X79Y106        FDCE                                         r  PWM_COUNTERS[6].PWM_thresh_counter_reg[6][0]/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X79Y106        FDCE (Setup_fdce_C_CE)      -0.413    14.817    PWM_COUNTERS[6].PWM_thresh_counter_reg[6][0]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -9.517    
  -------------------------------------------------------------------
                         slack                                  5.300    

Slack (MET) :             5.300ns  (required time - arrival time)
  Source:                 MIC_CLK_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_COUNTERS[6].PWM_thresh_counter_reg[6][1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 1.144ns (27.243%)  route 3.055ns (72.757%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.715     5.317    clk_IBUF_BUFG
    SLICE_X84Y101        FDCE                                         r  MIC_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y101        FDCE (Prop_fdce_C_Q)         0.518     5.835 r  MIC_CLK_reg/Q
                         net (fo=16, routed)          0.986     6.821    MIC_CLK_OBUF
    SLICE_X85Y106        LUT5 (Prop_lut5_I4_O)        0.150     6.971 r  PWM_COUNTERS[0].PWM_thresh_counter[0][7]_i_5/O
                         net (fo=6, routed)           0.643     7.615    PWM_COUNTERS[0].PWM_thresh_counter[0][7]_i_5_n_0
    SLICE_X84Y107        LUT6 (Prop_lut6_I1_O)        0.326     7.941 r  PWM_COUNTERS[6].PWM_thresh_counter[6][7]_i_3/O
                         net (fo=9, routed)           0.817     8.758    PWM_COUNTERS[6].PWM_thresh_counter[6][7]_i_3_n_0
    SLICE_X83Y106        LUT4 (Prop_lut4_I3_O)        0.150     8.908 r  PWM_COUNTERS[6].PWM_thresh_counter[6][7]_i_1/O
                         net (fo=8, routed)           0.609     9.517    PWM_COUNTERS[6].PWM_thresh_counter[6][7]_i_1_n_0
    SLICE_X79Y106        FDCE                                         r  PWM_COUNTERS[6].PWM_thresh_counter_reg[6][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.584    15.006    clk_IBUF_BUFG
    SLICE_X79Y106        FDCE                                         r  PWM_COUNTERS[6].PWM_thresh_counter_reg[6][1]/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X79Y106        FDCE (Setup_fdce_C_CE)      -0.413    14.817    PWM_COUNTERS[6].PWM_thresh_counter_reg[6][1]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -9.517    
  -------------------------------------------------------------------
                         slack                                  5.300    

Slack (MET) :             5.341ns  (required time - arrival time)
  Source:                 PWM_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_threshold_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 1.027ns (22.204%)  route 3.598ns (77.796%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.702     5.304    clk_IBUF_BUFG
    SLICE_X76Y102        FDCE                                         r  PWM_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y102        FDCE (Prop_fdce_C_Q)         0.478     5.782 f  PWM_count_reg[9]/Q
                         net (fo=37, routed)          2.617     8.399    PWM_count[9]
    SLICE_X84Y103        LUT5 (Prop_lut5_I4_O)        0.301     8.700 r  led_threshold[7]_i_5/O
                         net (fo=1, routed)           0.404     9.104    led_threshold[7]_i_5_n_0
    SLICE_X85Y104        LUT6 (Prop_lut6_I0_O)        0.124     9.228 r  led_threshold[7]_i_3/O
                         net (fo=1, routed)           0.578     9.806    led_threshold[7]_i_3_n_0
    SLICE_X83Y103        LUT6 (Prop_lut6_I1_O)        0.124     9.930 r  led_threshold[7]_i_1/O
                         net (fo=1, routed)           0.000     9.930    led_threshold[7]_i_1_n_0
    SLICE_X83Y103        FDCE                                         r  led_threshold_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.594    15.016    clk_IBUF_BUFG
    SLICE_X83Y103        FDCE                                         r  led_threshold_reg[7]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X83Y103        FDCE (Setup_fdce_C_D)        0.031    15.271    led_threshold_reg[7]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                  5.341    

Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 MIC_CLK_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_COUNTERS[6].PWM_thresh_counter_reg[6][2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 1.144ns (27.274%)  route 3.050ns (72.726%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.715     5.317    clk_IBUF_BUFG
    SLICE_X84Y101        FDCE                                         r  MIC_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y101        FDCE (Prop_fdce_C_Q)         0.518     5.835 r  MIC_CLK_reg/Q
                         net (fo=16, routed)          0.986     6.821    MIC_CLK_OBUF
    SLICE_X85Y106        LUT5 (Prop_lut5_I4_O)        0.150     6.971 r  PWM_COUNTERS[0].PWM_thresh_counter[0][7]_i_5/O
                         net (fo=6, routed)           0.643     7.615    PWM_COUNTERS[0].PWM_thresh_counter[0][7]_i_5_n_0
    SLICE_X84Y107        LUT6 (Prop_lut6_I1_O)        0.326     7.941 r  PWM_COUNTERS[6].PWM_thresh_counter[6][7]_i_3/O
                         net (fo=9, routed)           0.817     8.758    PWM_COUNTERS[6].PWM_thresh_counter[6][7]_i_3_n_0
    SLICE_X83Y106        LUT4 (Prop_lut4_I3_O)        0.150     8.908 r  PWM_COUNTERS[6].PWM_thresh_counter[6][7]_i_1/O
                         net (fo=8, routed)           0.604     9.512    PWM_COUNTERS[6].PWM_thresh_counter[6][7]_i_1_n_0
    SLICE_X80Y108        FDCE                                         r  PWM_COUNTERS[6].PWM_thresh_counter_reg[6][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.586    15.008    clk_IBUF_BUFG
    SLICE_X80Y108        FDCE                                         r  PWM_COUNTERS[6].PWM_thresh_counter_reg[6][2]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X80Y108        FDCE (Setup_fdce_C_CE)      -0.377    14.855    PWM_COUNTERS[6].PWM_thresh_counter_reg[6][2]
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 MIC_CLK_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_COUNTERS[6].PWM_thresh_counter_reg[6][3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 1.144ns (27.274%)  route 3.050ns (72.726%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.715     5.317    clk_IBUF_BUFG
    SLICE_X84Y101        FDCE                                         r  MIC_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y101        FDCE (Prop_fdce_C_Q)         0.518     5.835 r  MIC_CLK_reg/Q
                         net (fo=16, routed)          0.986     6.821    MIC_CLK_OBUF
    SLICE_X85Y106        LUT5 (Prop_lut5_I4_O)        0.150     6.971 r  PWM_COUNTERS[0].PWM_thresh_counter[0][7]_i_5/O
                         net (fo=6, routed)           0.643     7.615    PWM_COUNTERS[0].PWM_thresh_counter[0][7]_i_5_n_0
    SLICE_X84Y107        LUT6 (Prop_lut6_I1_O)        0.326     7.941 r  PWM_COUNTERS[6].PWM_thresh_counter[6][7]_i_3/O
                         net (fo=9, routed)           0.817     8.758    PWM_COUNTERS[6].PWM_thresh_counter[6][7]_i_3_n_0
    SLICE_X83Y106        LUT4 (Prop_lut4_I3_O)        0.150     8.908 r  PWM_COUNTERS[6].PWM_thresh_counter[6][7]_i_1/O
                         net (fo=8, routed)           0.604     9.512    PWM_COUNTERS[6].PWM_thresh_counter[6][7]_i_1_n_0
    SLICE_X80Y108        FDCE                                         r  PWM_COUNTERS[6].PWM_thresh_counter_reg[6][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.586    15.008    clk_IBUF_BUFG
    SLICE_X80Y108        FDCE                                         r  PWM_COUNTERS[6].PWM_thresh_counter_reg[6][3]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X80Y108        FDCE (Setup_fdce_C_CE)      -0.377    14.855    PWM_COUNTERS[6].PWM_thresh_counter_reg[6][3]
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 MIC_CLK_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_COUNTERS[6].PWM_thresh_counter_reg[6][4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 1.144ns (27.274%)  route 3.050ns (72.726%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.715     5.317    clk_IBUF_BUFG
    SLICE_X84Y101        FDCE                                         r  MIC_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y101        FDCE (Prop_fdce_C_Q)         0.518     5.835 r  MIC_CLK_reg/Q
                         net (fo=16, routed)          0.986     6.821    MIC_CLK_OBUF
    SLICE_X85Y106        LUT5 (Prop_lut5_I4_O)        0.150     6.971 r  PWM_COUNTERS[0].PWM_thresh_counter[0][7]_i_5/O
                         net (fo=6, routed)           0.643     7.615    PWM_COUNTERS[0].PWM_thresh_counter[0][7]_i_5_n_0
    SLICE_X84Y107        LUT6 (Prop_lut6_I1_O)        0.326     7.941 r  PWM_COUNTERS[6].PWM_thresh_counter[6][7]_i_3/O
                         net (fo=9, routed)           0.817     8.758    PWM_COUNTERS[6].PWM_thresh_counter[6][7]_i_3_n_0
    SLICE_X83Y106        LUT4 (Prop_lut4_I3_O)        0.150     8.908 r  PWM_COUNTERS[6].PWM_thresh_counter[6][7]_i_1/O
                         net (fo=8, routed)           0.604     9.512    PWM_COUNTERS[6].PWM_thresh_counter[6][7]_i_1_n_0
    SLICE_X80Y108        FDCE                                         r  PWM_COUNTERS[6].PWM_thresh_counter_reg[6][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.586    15.008    clk_IBUF_BUFG
    SLICE_X80Y108        FDCE                                         r  PWM_COUNTERS[6].PWM_thresh_counter_reg[6][4]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X80Y108        FDCE (Setup_fdce_C_CE)      -0.377    14.855    PWM_COUNTERS[6].PWM_thresh_counter_reg[6][4]
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                  5.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 PWM_COUNTERS[4].PWM_thresh_counter_reg[4][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_COUNTERS[4].PWM_thresh_counter_reg[4][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.199%)  route 0.104ns (35.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.601     1.520    clk_IBUF_BUFG
    SLICE_X87Y104        FDCE                                         r  PWM_COUNTERS[4].PWM_thresh_counter_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDCE (Prop_fdce_C_Q)         0.141     1.661 r  PWM_COUNTERS[4].PWM_thresh_counter_reg[4][1]/Q
                         net (fo=7, routed)           0.104     1.765    PWM_COUNTERS[4].PWM_thresh_counter_reg[4][1]
    SLICE_X86Y104        LUT6 (Prop_lut6_I3_O)        0.045     1.810 r  PWM_COUNTERS[4].PWM_thresh_counter[4][4]_i_1/O
                         net (fo=1, routed)           0.000     1.810    p_0_in__3[4]
    SLICE_X86Y104        FDCE                                         r  PWM_COUNTERS[4].PWM_thresh_counter_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.872     2.038    clk_IBUF_BUFG
    SLICE_X86Y104        FDCE                                         r  PWM_COUNTERS[4].PWM_thresh_counter_reg[4][4]/C
                         clock pessimism             -0.504     1.533    
    SLICE_X86Y104        FDCE (Hold_fdce_C_D)         0.091     1.624    PWM_COUNTERS[4].PWM_thresh_counter_reg[4][4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 PWM_COUNTERS[3].PWM_thresh_counter_reg[3][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_threshold_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.855%)  route 0.110ns (37.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.600     1.519    clk_IBUF_BUFG
    SLICE_X82Y103        FDCE                                         r  PWM_COUNTERS[3].PWM_thresh_counter_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y103        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  PWM_COUNTERS[3].PWM_thresh_counter_reg[3][2]/Q
                         net (fo=6, routed)           0.110     1.770    PWM_COUNTERS[3].PWM_thresh_counter_reg[3][2]
    SLICE_X83Y103        LUT6 (Prop_lut6_I4_O)        0.045     1.815 r  led_threshold[4]_i_1/O
                         net (fo=1, routed)           0.000     1.815    led_threshold[4]_i_1_n_0
    SLICE_X83Y103        FDCE                                         r  led_threshold_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.871     2.037    clk_IBUF_BUFG
    SLICE_X83Y103        FDCE                                         r  led_threshold_reg[4]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X83Y103        FDCE (Hold_fdce_C_D)         0.092     1.624    led_threshold_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 PWM_COUNTERS[2].PWM_thresh_counter_reg[2][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_COUNTERS[2].PWM_thresh_counter_reg[2][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.606%)  route 0.121ns (39.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.601     1.520    clk_IBUF_BUFG
    SLICE_X87Y105        FDCE                                         r  PWM_COUNTERS[2].PWM_thresh_counter_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y105        FDCE (Prop_fdce_C_Q)         0.141     1.661 r  PWM_COUNTERS[2].PWM_thresh_counter_reg[2][2]/Q
                         net (fo=6, routed)           0.121     1.782    PWM_COUNTERS[2].PWM_thresh_counter_reg[2][2]
    SLICE_X86Y105        LUT6 (Prop_lut6_I1_O)        0.045     1.827 r  PWM_COUNTERS[2].PWM_thresh_counter[2][4]_i_1/O
                         net (fo=1, routed)           0.000     1.827    p_0_in__1[4]
    SLICE_X86Y105        FDCE                                         r  PWM_COUNTERS[2].PWM_thresh_counter_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.872     2.038    clk_IBUF_BUFG
    SLICE_X86Y105        FDCE                                         r  PWM_COUNTERS[2].PWM_thresh_counter_reg[2][4]/C
                         clock pessimism             -0.504     1.533    
    SLICE_X86Y105        FDCE (Hold_fdce_C_D)         0.092     1.625    PWM_COUNTERS[2].PWM_thresh_counter_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 PWM_COUNTERS[2].PWM_thresh_counter_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_COUNTERS[2].PWM_thresh_counter_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.267%)  route 0.133ns (41.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.601     1.520    clk_IBUF_BUFG
    SLICE_X86Y105        FDCE                                         r  PWM_COUNTERS[2].PWM_thresh_counter_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y105        FDCE (Prop_fdce_C_Q)         0.141     1.661 r  PWM_COUNTERS[2].PWM_thresh_counter_reg[2][0]/Q
                         net (fo=8, routed)           0.133     1.795    PWM_COUNTERS[2].PWM_thresh_counter_reg[2][0]
    SLICE_X87Y105        LUT3 (Prop_lut3_I1_O)        0.045     1.840 r  PWM_COUNTERS[2].PWM_thresh_counter[2][1]_i_1/O
                         net (fo=1, routed)           0.000     1.840    p_0_in__1[1]
    SLICE_X87Y105        FDCE                                         r  PWM_COUNTERS[2].PWM_thresh_counter_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.872     2.038    clk_IBUF_BUFG
    SLICE_X87Y105        FDCE                                         r  PWM_COUNTERS[2].PWM_thresh_counter_reg[2][1]/C
                         clock pessimism             -0.504     1.533    
    SLICE_X87Y105        FDCE (Hold_fdce_C_D)         0.092     1.625    PWM_COUNTERS[2].PWM_thresh_counter_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 PWM_COUNTERS[7].PWM_thresh_counter_reg[7][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_COUNTERS[7].PWM_thresh_counter_reg[7][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.966%)  route 0.146ns (44.034%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.600     1.519    clk_IBUF_BUFG
    SLICE_X85Y103        FDCE                                         r  PWM_COUNTERS[7].PWM_thresh_counter_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y103        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  PWM_COUNTERS[7].PWM_thresh_counter_reg[7][1]/Q
                         net (fo=7, routed)           0.146     1.807    PWM_COUNTERS[7].PWM_thresh_counter_reg[7][1]
    SLICE_X85Y102        LUT6 (Prop_lut6_I3_O)        0.045     1.852 r  PWM_COUNTERS[7].PWM_thresh_counter[7][4]_i_1/O
                         net (fo=1, routed)           0.000     1.852    p_0_in__6[4]
    SLICE_X85Y102        FDCE                                         r  PWM_COUNTERS[7].PWM_thresh_counter_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.873     2.038    clk_IBUF_BUFG
    SLICE_X85Y102        FDCE                                         r  PWM_COUNTERS[7].PWM_thresh_counter_reg[7][4]/C
                         clock pessimism             -0.501     1.536    
    SLICE_X85Y102        FDCE (Hold_fdce_C_D)         0.092     1.628    PWM_COUNTERS[7].PWM_thresh_counter_reg[7][4]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 PWM_COUNTERS[6].PWM_thresh_counter_reg[6][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_COUNTERS[6].PWM_thresh_counter_reg[6][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.822%)  route 0.101ns (29.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.595     1.514    clk_IBUF_BUFG
    SLICE_X80Y108        FDCE                                         r  PWM_COUNTERS[6].PWM_thresh_counter_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y108        FDCE (Prop_fdce_C_Q)         0.148     1.662 r  PWM_COUNTERS[6].PWM_thresh_counter_reg[6][3]/Q
                         net (fo=5, routed)           0.101     1.764    PWM_COUNTERS[6].PWM_thresh_counter_reg[6][3]
    SLICE_X80Y108        LUT6 (Prop_lut6_I4_O)        0.098     1.862 r  PWM_COUNTERS[6].PWM_thresh_counter[6][4]_i_1/O
                         net (fo=1, routed)           0.000     1.862    p_0_in__5[4]
    SLICE_X80Y108        FDCE                                         r  PWM_COUNTERS[6].PWM_thresh_counter_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.866     2.032    clk_IBUF_BUFG
    SLICE_X80Y108        FDCE                                         r  PWM_COUNTERS[6].PWM_thresh_counter_reg[6][4]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X80Y108        FDCE (Hold_fdce_C_D)         0.121     1.635    PWM_COUNTERS[6].PWM_thresh_counter_reg[6][4]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 PWM_COUNTERS[9].PWM_thresh_counter_reg[9][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_COUNTERS[9].PWM_thresh_counter_reg[9][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.815%)  route 0.203ns (52.185%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X86Y102        FDCE                                         r  PWM_COUNTERS[9].PWM_thresh_counter_reg[9][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y102        FDCE (Prop_fdce_C_Q)         0.141     1.662 r  PWM_COUNTERS[9].PWM_thresh_counter_reg[9][1]/Q
                         net (fo=7, routed)           0.203     1.865    PWM_COUNTERS[9].PWM_thresh_counter_reg[9][1]
    SLICE_X84Y102        LUT6 (Prop_lut6_I3_O)        0.045     1.910 r  PWM_COUNTERS[9].PWM_thresh_counter[9][4]_i_1/O
                         net (fo=1, routed)           0.000     1.910    p_0_in__8[4]
    SLICE_X84Y102        FDCE                                         r  PWM_COUNTERS[9].PWM_thresh_counter_reg[9][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.873     2.038    clk_IBUF_BUFG
    SLICE_X84Y102        FDCE                                         r  PWM_COUNTERS[9].PWM_thresh_counter_reg[9][4]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X84Y102        FDCE (Hold_fdce_C_D)         0.121     1.679    PWM_COUNTERS[9].PWM_thresh_counter_reg[9][4]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 MIC_CLK_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_CLK_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.799%)  route 0.146ns (41.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.601     1.520    clk_IBUF_BUFG
    SLICE_X84Y101        FDCE                                         r  MIC_CLK_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y101        FDCE (Prop_fdce_C_Q)         0.164     1.684 r  MIC_CLK_count_reg[0]/Q
                         net (fo=6, routed)           0.146     1.831    MIC_CLK_count[0]
    SLICE_X84Y101        LUT6 (Prop_lut6_I1_O)        0.045     1.876 r  MIC_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.876    MIC_CLK_i_1_n_0
    SLICE_X84Y101        FDCE                                         r  MIC_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.873     2.038    clk_IBUF_BUFG
    SLICE_X84Y101        FDCE                                         r  MIC_CLK_reg/C
                         clock pessimism             -0.517     1.520    
    SLICE_X84Y101        FDCE (Hold_fdce_C_D)         0.121     1.641    MIC_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 PWM_COUNTERS[1].PWM_thresh_counter_reg[1][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_COUNTERS[1].PWM_thresh_counter_reg[1][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.470%)  route 0.148ns (41.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.595     1.514    clk_IBUF_BUFG
    SLICE_X80Y107        FDCE                                         r  PWM_COUNTERS[1].PWM_thresh_counter_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y107        FDCE (Prop_fdce_C_Q)         0.164     1.678 r  PWM_COUNTERS[1].PWM_thresh_counter_reg[1][4]/Q
                         net (fo=4, routed)           0.148     1.827    PWM_COUNTERS[1].PWM_thresh_counter_reg[1][4]
    SLICE_X80Y107        LUT6 (Prop_lut6_I5_O)        0.045     1.872 r  PWM_COUNTERS[1].PWM_thresh_counter[1][4]_i_1/O
                         net (fo=1, routed)           0.000     1.872    p_0_in__0[4]
    SLICE_X80Y107        FDCE                                         r  PWM_COUNTERS[1].PWM_thresh_counter_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.866     2.032    clk_IBUF_BUFG
    SLICE_X80Y107        FDCE                                         r  PWM_COUNTERS[1].PWM_thresh_counter_reg[1][4]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X80Y107        FDCE (Hold_fdce_C_D)         0.121     1.635    PWM_COUNTERS[1].PWM_thresh_counter_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 PWM_COUNTERS[3].PWM_thresh_counter_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_COUNTERS[3].PWM_thresh_counter_reg[3][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.300%)  route 0.105ns (31.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.600     1.519    clk_IBUF_BUFG
    SLICE_X82Y103        FDCE                                         r  PWM_COUNTERS[3].PWM_thresh_counter_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y103        FDCE (Prop_fdce_C_Q)         0.128     1.647 r  PWM_COUNTERS[3].PWM_thresh_counter_reg[3][3]/Q
                         net (fo=5, routed)           0.105     1.753    PWM_COUNTERS[3].PWM_thresh_counter_reg[3][3]
    SLICE_X82Y103        LUT6 (Prop_lut6_I4_O)        0.099     1.852 r  PWM_COUNTERS[3].PWM_thresh_counter[3][4]_i_1/O
                         net (fo=1, routed)           0.000     1.852    p_0_in__2[4]
    SLICE_X82Y103        FDCE                                         r  PWM_COUNTERS[3].PWM_thresh_counter_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.871     2.037    clk_IBUF_BUFG
    SLICE_X82Y103        FDCE                                         r  PWM_COUNTERS[3].PWM_thresh_counter_reg[3][4]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X82Y103        FDCE (Hold_fdce_C_D)         0.092     1.611    PWM_COUNTERS[3].PWM_thresh_counter_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X83Y102   AUD_PWM_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    AUD_SD_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y101   MIC_CLK_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y101   MIC_CLK_count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y101   MIC_CLK_count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y101   MIC_CLK_count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y101   MIC_CLK_count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y105   MIC_CLK_d_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y101   MIC_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X75Y102   PWM_count_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X76Y102   PWM_count_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X75Y102   PWM_count_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X76Y102   PWM_count_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X78Y106   PWM_COUNTERS[0].PWM_thresh_counter_reg[0][5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y107   PWM_COUNTERS[1].PWM_thresh_counter_reg[1][2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X79Y106   PWM_COUNTERS[6].PWM_thresh_counter_reg[6][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X79Y106   PWM_COUNTERS[6].PWM_thresh_counter_reg[6][1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y108   PWM_COUNTERS[6].PWM_thresh_counter_reg[6][2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y108   PWM_COUNTERS[6].PWM_thresh_counter_reg[6][3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X83Y102   AUD_PWM_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y101   MIC_CLK_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y101   MIC_CLK_count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y101   MIC_CLK_count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y101   MIC_CLK_count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y101   MIC_CLK_count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y105   MIC_CLK_d_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y101   MIC_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y107   PDM_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y107   PDM_counter_reg[3]/C



