// Seed: 4222012298
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
  assign id_1 = id_3;
  assign id_1 = id_2;
  assign id_1 = id_1;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  assign id_2 = -1;
  assign id_3 = 1;
  assign id_2 = id_3;
  module_0 modCall_1 (
      id_3,
      id_2
  );
endmodule
module module_2 (
    input  logic id_0,
    output logic id_1,
    input  logic id_2
);
  string id_4 = "";
  initial id_1 <= id_0;
  assign id_1 = id_2;
  parameter id_5 = -1;
  assign id_1 = -1;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  wire id_6;
endmodule
