// Seed: 618507542
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_9 = -1;
  assign id_5 = id_3;
  wire id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = (1'b0);
  assign id_8 = (-1);
  nand primCall (id_8, id_10, id_6, id_16, id_14, id_9, id_7, id_15, id_13, id_11, id_1, id_12);
  wire id_9;
  wand id_10, id_11, id_12;
  assign id_1.id_11 = id_11;
  id_13 :
  assert property (@(*) 1'b0) id_7 = -1'h0;
  wire id_14;
  wire id_15, id_16;
  wire id_17;
  module_0 modCall_1 (
      id_6,
      id_12,
      id_14,
      id_17,
      id_10,
      id_15,
      id_8,
      id_13,
      id_17
  );
  wire id_18, id_19, id_20;
  wire id_21, id_22, id_23;
endmodule
