m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/rismael/Documents/Homework/S23/CMPE125/Homework/Homework/CMPE 125 Hw-Verilog Implementation of digital circuits/problem2/simulation/modelsim
vhard_block
Z1 !s110 1677473233
!i10b 1
!s100 44joCiLO^7N]^ozf4`i@m0
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I39H1LJVodL4_E[R@aF[Oo0
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
Z4 w1677473163
Z5 8C:/Users/rismael/Documents/Homework/S23/CMPE125/Homework/Homework/CMPE 125 Hw-Verilog Implementation of digital circuits/problem2/simulation/modelsim/problem2.vo
Z6 FC:/Users/rismael/Documents/Homework/S23/CMPE125/Homework/Homework/CMPE 125 Hw-Verilog Implementation of digital circuits/problem2/simulation/modelsim/problem2.vo
!i122 0
L0 140 34
Z7 OV;L;2020.1;71
r1
!s85 0
31
Z8 !s108 1677473233.000000
!s107 C:/Users/rismael/Documents/Homework/S23/CMPE125/Homework/Homework/CMPE 125 Hw-Verilog Implementation of digital circuits/problem2/simulation/modelsim/problem2.vo|
Z9 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/rismael/Documents/Homework/S23/CMPE125/Homework/Homework/CMPE 125 Hw-Verilog Implementation of digital circuits/problem2/simulation/modelsim/problem2.vo|
!i113 1
Z10 o-work work
Z11 tCvgOpt 0
vproblem2
R1
!i10b 1
!s100 e1M2M2kZX=;2je51Kbjg12
R2
I<6aeQ=GPl=fk=]Cd0;3`?3
R3
R0
R4
R5
R6
!i122 0
L0 32 107
R7
r1
!s85 0
31
R8
Z12 !s107 C:/Users/rismael/Documents/Homework/S23/CMPE125/Homework/Homework/CMPE 125 Hw-Verilog Implementation of digital circuits/problem2/simulation/modelsim/problem2.vo|
R9
!i113 1
R10
R11
