; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_per_fused__log_softmax_convolution_37(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4, i32 %5) local_unnamed_addr !dbg !7 {
  %7 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %8 = shl i32 %7, 5, !dbg !11
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %10 = lshr i32 %9, 5, !dbg !12
  %11 = and i32 %10, 7, !dbg !12
  %12 = or disjoint i32 %11, 8, !dbg !12
  %13 = or disjoint i32 %11, 16, !dbg !12
  %14 = or disjoint i32 %11, 24, !dbg !12
  %15 = and i32 %9, 31, !dbg !12
  %16 = or disjoint i32 %8, %11, !dbg !13
  %17 = or disjoint i32 %8, %12, !dbg !13
  %18 = or disjoint i32 %8, %13, !dbg !13
  %19 = or disjoint i32 %8, %14, !dbg !13
  %20 = or disjoint i32 %8, %15, !dbg !13
  %21 = icmp samesign ult i32 %15, 21, !dbg !14
  %22 = mul i32 %16, 21, !dbg !15
  %23 = mul i32 %17, 21, !dbg !15
  %24 = mul i32 %18, 21, !dbg !15
  %25 = mul i32 %19, 21, !dbg !15
  %26 = add i32 %22, %15, !dbg !16
  %27 = add i32 %23, %15, !dbg !16
  %28 = add i32 %24, %15, !dbg !16
  %29 = add i32 %25, %15, !dbg !16
  %30 = sext i32 %26 to i64, !dbg !17
  %31 = getelementptr float, ptr addrspace(1) %0, i64 %30, !dbg !17
  %32 = sext i32 %27 to i64, !dbg !17
  %33 = getelementptr float, ptr addrspace(1) %0, i64 %32, !dbg !17
  %34 = sext i32 %28 to i64, !dbg !17
  %35 = getelementptr float, ptr addrspace(1) %0, i64 %34, !dbg !17
  %36 = sext i32 %29 to i64, !dbg !17
  %37 = getelementptr float, ptr addrspace(1) %0, i64 %36, !dbg !17
  %38 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %31, i1 %21, i32 0, i1 %21) #3, !dbg !18
  %39 = bitcast i32 %38 to float, !dbg !18
  %40 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %33, i1 %21, i32 0, i1 %21) #3, !dbg !18
  %41 = bitcast i32 %40 to float, !dbg !18
  %42 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %35, i1 %21, i32 0, i1 %21) #3, !dbg !18
  %43 = bitcast i32 %42 to float, !dbg !18
  %44 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %37, i1 %21, i32 0, i1 %21) #3, !dbg !18
  %45 = bitcast i32 %44 to float, !dbg !18
  %46 = zext nneg i32 %15 to i64, !dbg !19
  %47 = getelementptr float, ptr addrspace(1) %1, i64 %46, !dbg !19
  %48 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %47, i1 %21, i32 0, i1 %21) #3, !dbg !20
  %49 = bitcast i32 %48 to float, !dbg !20
  %50 = fadd float %39, %49, !dbg !21
  %51 = fadd float %41, %49, !dbg !21
  %52 = fadd float %43, %49, !dbg !21
  %53 = fadd float %45, %49, !dbg !21
  %54 = select i1 %21, float %50, float 0xFFF0000000000000, !dbg !22
  %55 = select i1 %21, float %51, float 0xFFF0000000000000, !dbg !22
  %56 = select i1 %21, float %52, float 0xFFF0000000000000, !dbg !22
  %57 = select i1 %21, float %53, float 0xFFF0000000000000, !dbg !22
  %58 = bitcast float %54 to i32, !dbg !23
  %59 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %58, i32 16, i32 31), !dbg !23
  %60 = bitcast i32 %59 to float, !dbg !23
  %61 = fcmp ogt float %54, %60, !dbg !27
  %62 = fcmp uno float %54, 0.000000e+00, !dbg !29
  %63 = or i1 %61, %62, !dbg !30
  %64 = select i1 %63, float %54, float %60, !dbg !31
  %65 = bitcast float %64 to i32, !dbg !23
  %66 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %65, i32 8, i32 31), !dbg !23
  %67 = bitcast i32 %66 to float, !dbg !23
  %68 = fcmp ogt float %64, %67, !dbg !27
  %69 = fcmp uno float %64, 0.000000e+00, !dbg !29
  %70 = or i1 %68, %69, !dbg !30
  %71 = select i1 %70, float %64, float %67, !dbg !31
  %72 = bitcast float %71 to i32, !dbg !23
  %73 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %72, i32 4, i32 31), !dbg !23
  %74 = bitcast i32 %73 to float, !dbg !23
  %75 = fcmp ogt float %71, %74, !dbg !27
  %76 = fcmp uno float %71, 0.000000e+00, !dbg !29
  %77 = or i1 %75, %76, !dbg !30
  %78 = select i1 %77, float %71, float %74, !dbg !31
  %79 = bitcast float %78 to i32, !dbg !23
  %80 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %79, i32 2, i32 31), !dbg !23
  %81 = bitcast i32 %80 to float, !dbg !23
  %82 = fcmp ogt float %78, %81, !dbg !27
  %83 = fcmp uno float %78, 0.000000e+00, !dbg !29
  %84 = or i1 %82, %83, !dbg !30
  %85 = select i1 %84, float %78, float %81, !dbg !31
  %86 = bitcast float %85 to i32, !dbg !23
  %87 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %86, i32 1, i32 31), !dbg !23
  %88 = bitcast i32 %87 to float, !dbg !23
  %89 = fcmp ogt float %85, %88, !dbg !27
  %90 = fcmp uno float %85, 0.000000e+00, !dbg !29
  %91 = or i1 %89, %90, !dbg !30
  %92 = select i1 %91, float %85, float %88, !dbg !31
  %93 = bitcast float %55 to i32, !dbg !23
  %94 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %93, i32 16, i32 31), !dbg !23
  %95 = bitcast i32 %94 to float, !dbg !23
  %96 = fcmp ogt float %55, %95, !dbg !27
  %97 = fcmp uno float %55, 0.000000e+00, !dbg !29
  %98 = or i1 %97, %96, !dbg !30
  %99 = select i1 %98, float %55, float %95, !dbg !31
  %100 = bitcast float %99 to i32, !dbg !23
  %101 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %100, i32 8, i32 31), !dbg !23
  %102 = bitcast i32 %101 to float, !dbg !23
  %103 = fcmp ogt float %99, %102, !dbg !27
  %104 = fcmp uno float %99, 0.000000e+00, !dbg !29
  %105 = or i1 %103, %104, !dbg !30
  %106 = select i1 %105, float %99, float %102, !dbg !31
  %107 = bitcast float %106 to i32, !dbg !23
  %108 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %107, i32 4, i32 31), !dbg !23
  %109 = bitcast i32 %108 to float, !dbg !23
  %110 = fcmp ogt float %106, %109, !dbg !27
  %111 = fcmp uno float %106, 0.000000e+00, !dbg !29
  %112 = or i1 %110, %111, !dbg !30
  %113 = select i1 %112, float %106, float %109, !dbg !31
  %114 = bitcast float %113 to i32, !dbg !23
  %115 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %114, i32 2, i32 31), !dbg !23
  %116 = bitcast i32 %115 to float, !dbg !23
  %117 = fcmp ogt float %113, %116, !dbg !27
  %118 = fcmp uno float %113, 0.000000e+00, !dbg !29
  %119 = or i1 %117, %118, !dbg !30
  %120 = select i1 %119, float %113, float %116, !dbg !31
  %121 = bitcast float %120 to i32, !dbg !23
  %122 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %121, i32 1, i32 31), !dbg !23
  %123 = bitcast i32 %122 to float, !dbg !23
  %124 = fcmp ogt float %120, %123, !dbg !27
  %125 = fcmp uno float %120, 0.000000e+00, !dbg !29
  %126 = or i1 %124, %125, !dbg !30
  %127 = select i1 %126, float %120, float %123, !dbg !31
  %128 = bitcast float %56 to i32, !dbg !23
  %129 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %128, i32 16, i32 31), !dbg !23
  %130 = bitcast i32 %129 to float, !dbg !23
  %131 = fcmp ogt float %56, %130, !dbg !27
  %132 = fcmp uno float %56, 0.000000e+00, !dbg !29
  %133 = or i1 %132, %131, !dbg !30
  %134 = select i1 %133, float %56, float %130, !dbg !31
  %135 = bitcast float %134 to i32, !dbg !23
  %136 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %135, i32 8, i32 31), !dbg !23
  %137 = bitcast i32 %136 to float, !dbg !23
  %138 = fcmp ogt float %134, %137, !dbg !27
  %139 = fcmp uno float %134, 0.000000e+00, !dbg !29
  %140 = or i1 %138, %139, !dbg !30
  %141 = select i1 %140, float %134, float %137, !dbg !31
  %142 = bitcast float %141 to i32, !dbg !23
  %143 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %142, i32 4, i32 31), !dbg !23
  %144 = bitcast i32 %143 to float, !dbg !23
  %145 = fcmp ogt float %141, %144, !dbg !27
  %146 = fcmp uno float %141, 0.000000e+00, !dbg !29
  %147 = or i1 %145, %146, !dbg !30
  %148 = select i1 %147, float %141, float %144, !dbg !31
  %149 = bitcast float %148 to i32, !dbg !23
  %150 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %149, i32 2, i32 31), !dbg !23
  %151 = bitcast i32 %150 to float, !dbg !23
  %152 = fcmp ogt float %148, %151, !dbg !27
  %153 = fcmp uno float %148, 0.000000e+00, !dbg !29
  %154 = or i1 %152, %153, !dbg !30
  %155 = select i1 %154, float %148, float %151, !dbg !31
  %156 = bitcast float %155 to i32, !dbg !23
  %157 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %156, i32 1, i32 31), !dbg !23
  %158 = bitcast i32 %157 to float, !dbg !23
  %159 = fcmp ogt float %155, %158, !dbg !27
  %160 = fcmp uno float %155, 0.000000e+00, !dbg !29
  %161 = or i1 %159, %160, !dbg !30
  %162 = select i1 %161, float %155, float %158, !dbg !31
  %163 = bitcast float %57 to i32, !dbg !23
  %164 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %163, i32 16, i32 31), !dbg !23
  %165 = bitcast i32 %164 to float, !dbg !23
  %166 = fcmp ogt float %57, %165, !dbg !27
  %167 = fcmp uno float %57, 0.000000e+00, !dbg !29
  %168 = or i1 %167, %166, !dbg !30
  %169 = select i1 %168, float %57, float %165, !dbg !31
  %170 = bitcast float %169 to i32, !dbg !23
  %171 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %170, i32 8, i32 31), !dbg !23
  %172 = bitcast i32 %171 to float, !dbg !23
  %173 = fcmp ogt float %169, %172, !dbg !27
  %174 = fcmp uno float %169, 0.000000e+00, !dbg !29
  %175 = or i1 %173, %174, !dbg !30
  %176 = select i1 %175, float %169, float %172, !dbg !31
  %177 = bitcast float %176 to i32, !dbg !23
  %178 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %177, i32 4, i32 31), !dbg !23
  %179 = bitcast i32 %178 to float, !dbg !23
  %180 = fcmp ogt float %176, %179, !dbg !27
  %181 = fcmp uno float %176, 0.000000e+00, !dbg !29
  %182 = or i1 %180, %181, !dbg !30
  %183 = select i1 %182, float %176, float %179, !dbg !31
  %184 = bitcast float %183 to i32, !dbg !23
  %185 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %184, i32 2, i32 31), !dbg !23
  %186 = bitcast i32 %185 to float, !dbg !23
  %187 = fcmp ogt float %183, %186, !dbg !27
  %188 = fcmp uno float %183, 0.000000e+00, !dbg !29
  %189 = or i1 %187, %188, !dbg !30
  %190 = select i1 %189, float %183, float %186, !dbg !31
  %191 = bitcast float %190 to i32, !dbg !23
  %192 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %191, i32 1, i32 31), !dbg !23
  %193 = bitcast i32 %192 to float, !dbg !23
  %194 = fcmp ogt float %190, %193, !dbg !27
  %195 = fcmp uno float %190, 0.000000e+00, !dbg !29
  %196 = or i1 %194, %195, !dbg !30
  %197 = select i1 %196, float %190, float %193, !dbg !31
  %198 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %11, !dbg !32
  %199 = bitcast float %92 to <1 x i32>, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %198, <1 x i32> %199, i1 true) #3, !dbg !32
  %200 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %12, !dbg !32
  %201 = bitcast float %127 to <1 x i32>, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %200, <1 x i32> %201, i1 true) #3, !dbg !32
  %202 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %13, !dbg !32
  %203 = bitcast float %162 to <1 x i32>, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %202, <1 x i32> %203, i1 true) #3, !dbg !32
  %204 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %14, !dbg !32
  %205 = bitcast float %197 to <1 x i32>, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %204, <1 x i32> %205, i1 true) #3, !dbg !32
  tail call void @llvm.nvvm.barrier0(), !dbg !32
  %206 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %15, !dbg !32
  %207 = load i32, ptr addrspace(3) %206, align 4, !dbg !32
  %208 = fsub float %50, %92, !dbg !33
  %209 = fsub float %51, %127, !dbg !33
  %210 = fsub float %52, %162, !dbg !33
  %211 = fsub float %53, %197, !dbg !33
  %212 = fmul float %208, 0x3FF7154760000000, !dbg !34
  %213 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %212) #3, !dbg !34
  %214 = fmul float %209, 0x3FF7154760000000, !dbg !34
  %215 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %214) #3, !dbg !34
  %216 = fmul float %210, 0x3FF7154760000000, !dbg !34
  %217 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %216) #3, !dbg !34
  %218 = fmul float %211, 0x3FF7154760000000, !dbg !34
  %219 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %218) #3, !dbg !34
  %220 = select i1 %21, float %213, float 0.000000e+00, !dbg !35
  %221 = select i1 %21, float %215, float 0.000000e+00, !dbg !35
  %222 = select i1 %21, float %217, float 0.000000e+00, !dbg !35
  %223 = select i1 %21, float %219, float 0.000000e+00, !dbg !35
  %224 = bitcast float %220 to i32, !dbg !36
  %225 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %224, i32 16, i32 31), !dbg !36
  %226 = bitcast i32 %225 to float, !dbg !36
  %227 = fadd float %220, %226, !dbg !40
  %228 = bitcast float %227 to i32, !dbg !36
  %229 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %228, i32 8, i32 31), !dbg !36
  %230 = bitcast i32 %229 to float, !dbg !36
  %231 = fadd float %227, %230, !dbg !40
  %232 = bitcast float %231 to i32, !dbg !36
  %233 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %232, i32 4, i32 31), !dbg !36
  %234 = bitcast i32 %233 to float, !dbg !36
  %235 = fadd float %231, %234, !dbg !40
  %236 = bitcast float %235 to i32, !dbg !36
  %237 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %236, i32 2, i32 31), !dbg !36
  %238 = bitcast i32 %237 to float, !dbg !36
  %239 = fadd float %235, %238, !dbg !40
  %240 = bitcast float %239 to i32, !dbg !36
  %241 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %240, i32 1, i32 31), !dbg !36
  %242 = bitcast i32 %241 to float, !dbg !36
  %243 = fadd float %239, %242, !dbg !40
  %244 = bitcast float %221 to i32, !dbg !36
  %245 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %244, i32 16, i32 31), !dbg !36
  %246 = bitcast i32 %245 to float, !dbg !36
  %247 = fadd float %221, %246, !dbg !40
  %248 = bitcast float %247 to i32, !dbg !36
  %249 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %248, i32 8, i32 31), !dbg !36
  %250 = bitcast i32 %249 to float, !dbg !36
  %251 = fadd float %247, %250, !dbg !40
  %252 = bitcast float %251 to i32, !dbg !36
  %253 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %252, i32 4, i32 31), !dbg !36
  %254 = bitcast i32 %253 to float, !dbg !36
  %255 = fadd float %251, %254, !dbg !40
  %256 = bitcast float %255 to i32, !dbg !36
  %257 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %256, i32 2, i32 31), !dbg !36
  %258 = bitcast i32 %257 to float, !dbg !36
  %259 = fadd float %255, %258, !dbg !40
  %260 = bitcast float %259 to i32, !dbg !36
  %261 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %260, i32 1, i32 31), !dbg !36
  %262 = bitcast i32 %261 to float, !dbg !36
  %263 = fadd float %259, %262, !dbg !40
  %264 = bitcast float %222 to i32, !dbg !36
  %265 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %264, i32 16, i32 31), !dbg !36
  %266 = bitcast i32 %265 to float, !dbg !36
  %267 = fadd float %222, %266, !dbg !40
  %268 = bitcast float %267 to i32, !dbg !36
  %269 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %268, i32 8, i32 31), !dbg !36
  %270 = bitcast i32 %269 to float, !dbg !36
  %271 = fadd float %267, %270, !dbg !40
  %272 = bitcast float %271 to i32, !dbg !36
  %273 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %272, i32 4, i32 31), !dbg !36
  %274 = bitcast i32 %273 to float, !dbg !36
  %275 = fadd float %271, %274, !dbg !40
  %276 = bitcast float %275 to i32, !dbg !36
  %277 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %276, i32 2, i32 31), !dbg !36
  %278 = bitcast i32 %277 to float, !dbg !36
  %279 = fadd float %275, %278, !dbg !40
  %280 = bitcast float %279 to i32, !dbg !36
  %281 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %280, i32 1, i32 31), !dbg !36
  %282 = bitcast i32 %281 to float, !dbg !36
  %283 = fadd float %279, %282, !dbg !40
  %284 = bitcast float %223 to i32, !dbg !36
  %285 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %284, i32 16, i32 31), !dbg !36
  %286 = bitcast i32 %285 to float, !dbg !36
  %287 = fadd float %223, %286, !dbg !40
  %288 = bitcast float %287 to i32, !dbg !36
  %289 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %288, i32 8, i32 31), !dbg !36
  %290 = bitcast i32 %289 to float, !dbg !36
  %291 = fadd float %287, %290, !dbg !40
  %292 = bitcast float %291 to i32, !dbg !36
  %293 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %292, i32 4, i32 31), !dbg !36
  %294 = bitcast i32 %293 to float, !dbg !36
  %295 = fadd float %291, %294, !dbg !40
  %296 = bitcast float %295 to i32, !dbg !36
  %297 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %296, i32 2, i32 31), !dbg !36
  %298 = bitcast i32 %297 to float, !dbg !36
  %299 = fadd float %295, %298, !dbg !40
  %300 = bitcast float %299 to i32, !dbg !36
  %301 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %300, i32 1, i32 31), !dbg !36
  %302 = bitcast i32 %301 to float, !dbg !36
  %303 = fadd float %299, %302, !dbg !40
  tail call void @llvm.nvvm.barrier0(), !dbg !42
  %304 = bitcast float %243 to <1 x i32>, !dbg !42
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %198, <1 x i32> %304, i1 true) #3, !dbg !42
  %305 = bitcast float %263 to <1 x i32>, !dbg !42
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %200, <1 x i32> %305, i1 true) #3, !dbg !42
  %306 = bitcast float %283 to <1 x i32>, !dbg !42
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %202, <1 x i32> %306, i1 true) #3, !dbg !42
  %307 = bitcast float %303 to <1 x i32>, !dbg !42
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %204, <1 x i32> %307, i1 true) #3, !dbg !42
  tail call void @llvm.nvvm.barrier0(), !dbg !42
  %308 = load i32, ptr addrspace(3) %206, align 4, !dbg !42
  %309 = sext i32 %20 to i64, !dbg !43
  %310 = getelementptr float, ptr addrspace(1) %2, i64 %309, !dbg !43
  %311 = and i32 %9, 224, !dbg !44
  %312 = icmp eq i32 %311, 0, !dbg !44
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %207, ptr addrspace(1) %310, i1 %312) #3, !dbg !44
  %313 = getelementptr float, ptr addrspace(1) %3, i64 %309, !dbg !45
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %308, ptr addrspace(1) %313, i1 %312) #3, !dbg !46
  ret void, !dbg !47
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c3u3wsnztpjiavvxywxtu7zu6aniv34eimzkkvvtb2c6n6jne2ig.py", directory: "inductor_cache/3u")
!4 = !{ptr @triton_per_fused__log_softmax_convolution_37, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused__log_softmax_convolution_37, !"reqntidx", i32 256}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused__log_softmax_convolution_37", linkageName: "triton_per_fused__log_softmax_convolution_37", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 23, column: 28, scope: !7)
!11 = !DILocation(line: 23, column: 33, scope: !7)
!12 = !DILocation(line: 24, column: 44, scope: !7)
!13 = !DILocation(line: 24, column: 23, scope: !7)
!14 = !DILocation(line: 28, column: 21, scope: !7)
!15 = !DILocation(line: 31, column: 38, scope: !7)
!16 = !DILocation(line: 31, column: 35, scope: !7)
!17 = !DILocation(line: 31, column: 30, scope: !7)
!18 = !DILocation(line: 31, column: 43, scope: !7)
!19 = !DILocation(line: 32, column: 30, scope: !7)
!20 = !DILocation(line: 32, column: 35, scope: !7)
!21 = !DILocation(line: 33, column: 18, scope: !7)
!22 = !DILocation(line: 35, column: 33, scope: !7)
!23 = !DILocation(line: 131, column: 29, scope: !24, inlinedAt: !26)
!24 = distinct !DILexicalBlockFile(scope: !7, file: !25, discriminator: 0)
!25 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!26 = !DILocation(line: 36, column: 37, scope: !7)
!27 = !DILocation(line: 118, column: 15, scope: !28, inlinedAt: !26)
!28 = distinct !DILexicalBlockFile(scope: !24, file: !25, discriminator: 0)
!29 = !DILocation(line: 120, column: 21, scope: !28, inlinedAt: !26)
!30 = !DILocation(line: 120, column: 16, scope: !28, inlinedAt: !26)
!31 = !DILocation(line: 121, column: 29, scope: !28, inlinedAt: !26)
!32 = !DILocation(line: 36, column: 40, scope: !7)
!33 = !DILocation(line: 37, column: 18, scope: !7)
!34 = !DILocation(line: 38, column: 23, scope: !7)
!35 = !DILocation(line: 40, column: 34, scope: !7)
!36 = !DILocation(line: 267, column: 36, scope: !37, inlinedAt: !39)
!37 = distinct !DILexicalBlockFile(scope: !7, file: !38, discriminator: 0)
!38 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!39 = !DILocation(line: 41, column: 26, scope: !7)
!40 = !DILocation(line: 256, column: 15, scope: !41, inlinedAt: !39)
!41 = distinct !DILexicalBlockFile(scope: !37, file: !38, discriminator: 0)
!42 = !DILocation(line: 41, column: 29, scope: !7)
!43 = !DILocation(line: 42, column: 25, scope: !7)
!44 = !DILocation(line: 42, column: 36, scope: !7)
!45 = !DILocation(line: 43, column: 25, scope: !7)
!46 = !DILocation(line: 43, column: 37, scope: !7)
!47 = !DILocation(line: 43, column: 4, scope: !7)
