// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "12/07/2025 16:41:57"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module system_top_with_bus_bridge_a (
	clk,
	btn_reset,
	btn_trigger,
	uart_rx,
	uart_tx,
	uart_tx_1);
input 	clk;
input 	btn_reset;
input 	btn_trigger;
input 	uart_rx;
output 	uart_tx;
output 	uart_tx_1;

// Design Ports Information
// uart_tx	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uart_tx_1	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn_reset	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uart_rx	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn_trigger	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \uart_tx~output_o ;
wire \uart_tx_1~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \u_bridge_target|always2~0_combout ;
wire \u_bridge_target|u_target_if|req_valid~0_combout ;
wire \btn_reset~input_o ;
wire \reset_sync_ff1~q ;
wire \reset_sync_ff2~feeder_combout ;
wire \reset_sync_ff2~q ;
wire \reset_sync_ff2~clkctrl_outclk ;
wire \bus_a|u_split_target_port|Add1~0_combout ;
wire \bus_a|u_split_target_port|rx_addr_shift~3_combout ;
wire \bus_a|u_split_target_port|Add1~5 ;
wire \bus_a|u_split_target_port|Add1~6_combout ;
wire \bus_a|u_split_target_port|Add1~7 ;
wire \bus_a|u_split_target_port|Add1~8_combout ;
wire \bus_a|u_split_target_port|addr_bit_count~0_combout ;
wire \bus_a|u_split_target_port|Decoder0~2_combout ;
wire \u_initiator_1|write_ptr[0]~0_combout ;
wire \btn_trigger~input_o ;
wire \trigger_sync_ff1~feeder_combout ;
wire \trigger_sync_ff1~q ;
wire \trigger_sync_ff2~feeder_combout ;
wire \trigger_sync_ff2~q ;
wire \trigger_sync_prev~q ;
wire \u_initiator_1|Selector8~0_combout ;
wire \u_initiator_1|state.S_IDLE~q ;
wire \u_initiator_1|Selector11~3_combout ;
wire \bus_a|u_split_target_port|bus_data_out_valid~q ;
wire \u_bridge_target|u_target_if|target_split_ack~feeder_combout ;
wire \u_bridge_target|u_target_if|target_split_ack~q ;
wire \u_bridge_target|u_target_if|state.TGT_WAIT_READ_GRANT~q ;
wire \u_bridge_target|u_target_uart|uart_Rx|Selector11~0_combout ;
wire \u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_READY_CLEAR~feeder_combout ;
wire \u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_READY_CLEAR~q ;
wire \u_bridge_target|u_target_uart|uart_baud|Add0~0_combout ;
wire \u_bridge_target|u_target_uart|uart_baud|Add0~1 ;
wire \u_bridge_target|u_target_uart|uart_baud|Add0~2_combout ;
wire \u_bridge_target|u_target_uart|uart_baud|Add0~3 ;
wire \u_bridge_target|u_target_uart|uart_baud|Add0~4_combout ;
wire \u_bridge_target|u_target_uart|uart_baud|rx_acc~0_combout ;
wire \u_bridge_target|u_target_uart|uart_baud|Add0~5 ;
wire \u_bridge_target|u_target_uart|uart_baud|Add0~6_combout ;
wire \u_bridge_target|u_target_uart|uart_baud|rx_acc~1_combout ;
wire \u_bridge_target|u_target_uart|uart_baud|Equal0~0_combout ;
wire \u_bridge_target|u_target_uart|uart_baud|Add0~7 ;
wire \u_bridge_target|u_target_uart|uart_baud|Add0~8_combout ;
wire \u_bridge_target|u_target_uart|uart_baud|rx_acc~2_combout ;
wire \u_bridge_target|u_target_uart|uart_baud|Equal2~0_combout ;
wire \uart_rx~input_o ;
wire \u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_START~0_combout ;
wire \u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_START~q ;
wire \u_bridge_target|u_target_uart|uart_Rx|Equal3~0_combout ;
wire \u_bridge_target|u_target_uart|uart_Rx|sample[2]~4_combout ;
wire \u_bridge_target|u_target_uart|uart_Rx|sample[2]~12_combout ;
wire \u_bridge_target|u_target_uart|uart_Rx|sample[1]~10_combout ;
wire \u_bridge_target|u_target_uart|uart_Rx|Equal1~0_combout ;
wire \u_bridge_target|u_target_uart|uart_Rx|sample[2]~5_combout ;
wire \u_bridge_target|u_target_uart|uart_Rx|sample[3]~11_combout ;
wire \u_bridge_target|u_target_uart|uart_Rx|sample[0]~9_combout ;
wire \u_bridge_target|u_target_uart|uart_Rx|Add0~1_combout ;
wire \u_bridge_target|u_target_uart|uart_Rx|sample[2]~8_combout ;
wire \u_bridge_target|u_target_uart|uart_Rx|Add0~0_combout ;
wire \u_bridge_target|u_target_uart|uart_Rx|sample[3]~7_combout ;
wire \u_bridge_target|u_target_uart|uart_Rx|scratch[0]~0_combout ;
wire \u_bridge_target|u_target_uart|uart_baud|Equal2~1_combout ;
wire \u_bridge_target|u_target_uart|uart_Rx|sample[2]~6_combout ;
wire \u_bridge_target|u_target_uart|uart_Rx|bit_count[0]~0_combout ;
wire \u_bridge_target|u_target_uart|uart_Rx|Selector10~0_combout ;
wire \u_bridge_target|u_target_uart|uart_Rx|Selector9~0_combout ;
wire \u_bridge_target|u_target_uart|uart_Rx|Add1~0_combout ;
wire \u_bridge_target|u_target_uart|uart_Rx|Selector8~0_combout ;
wire \u_bridge_target|u_target_uart|uart_Rx|state~12_combout ;
wire \u_bridge_target|u_target_uart|uart_Rx|state~13_combout ;
wire \u_bridge_target|u_target_uart|uart_Rx|state~14_combout ;
wire \u_bridge_target|u_target_uart|uart_Rx|state~15_combout ;
wire \u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_STOP~q ;
wire \u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_DATA~0_combout ;
wire \u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_DATA~q ;
wire \u_bridge_target|u_target_uart|uart_Rx|ready~1_combout ;
wire \u_bridge_target|uart_ready_q~q ;
wire \u_bridge_target|Selector20~1_combout ;
wire \u_bridge_target|uart_ready_clr~q ;
wire \u_bridge_target|u_target_uart|uart_Rx|ready~0_combout ;
wire \u_bridge_target|u_target_uart|uart_Rx|ready~2_combout ;
wire \u_bridge_target|u_target_uart|uart_Rx|ready~q ;
wire \u_bridge_target|resp_valid_reg~0_combout ;
wire \u_bridge_target|Selector21~0_combout ;
wire \u_bridge_target|resp_rx_state.RESP_RX_HOLD~q ;
wire \u_bridge_target|Selector20~0_combout ;
wire \u_bridge_target|resp_rx_state.RESP_RX_WAIT_FLAGS~q ;
wire \u_bridge_target|resp_valid_reg~1_combout ;
wire \u_bridge_target|resp_valid_reg~q ;
wire \u_bridge_target|u_target_if|Selector22~0_combout ;
wire \u_bridge_target|u_target_if|state.TGT_WAIT_RESPONSE~q ;
wire \u_bridge_target|u_target_uart|uart_Rx|scratch[0]~1_combout ;
wire \u_bridge_target|u_target_uart|uart_Rx|scratch[0]~2_combout ;
wire \u_bridge_target|u_target_uart|uart_Rx|scratch[0]~3_combout ;
wire \u_bridge_target|u_target_uart|uart_Rx|data[0]~0_combout ;
wire \u_bridge_target|resp_pending.is_write~0_combout ;
wire \u_bridge_target|resp_pending.is_write~q ;
wire \u_bridge_target|u_target_if|Selector19~0_combout ;
wire \u_bridge_target|u_target_if|Selector19~1_combout ;
wire \u_bridge_target|u_target_if|Selector9~2_combout ;
wire \u_bridge_target|u_target_if|target_ack~q ;
wire \bus_a|split_response_pending~0_combout ;
wire \bus_a|split_response_pending~q ;
wire \bus_a|u_addr_decoder|addr_bit_count[0]~5_combout ;
wire \u_initiator_1|Selector10~0_combout ;
wire \u_initiator_1|state.S_WRITE_HOLD~q ;
wire \u_initiator_1|Selector11~6_combout ;
wire \u_initiator_1|Selector11~7_combout ;
wire \u_initiator_1|state.S_WRITE_WAIT_ACK~q ;
wire \u_initiator_1|Selector2~0_combout ;
wire \u_initiator_1|Selector12~3_combout ;
wire \u_initiator_1|Selector12~2_combout ;
wire \u_initiator_1|state.S_READ_REQ~q ;
wire \u_initiator_1|Selector1~0_combout ;
wire \u_initiator_1|init_addr_out_valid_r~q ;
wire \u_initiator_1|Selector3~0_combout ;
wire \u_initiator_1|Selector3~1_combout ;
wire \u_initiator_1|Selector3~2_combout ;
wire \u_initiator_1|addr_sent~q ;
wire \u_initiator_1|Selector11~0_combout ;
wire \u_initiator_1|Selector9~0_combout ;
wire \u_initiator_1|Selector9~1_combout ;
wire \u_initiator_1|Selector9~2_combout ;
wire \u_initiator_1|Selector9~3_combout ;
wire \u_initiator_1|state.S_WRITE_REQ~q ;
wire \u_initiator_1|Selector2~1_combout ;
wire \u_initiator_1|init_rw_r~q ;
wire \bus_a|u_init_port_1|addr_pending~0_combout ;
wire \bus_a|u_init_port_1|addr_is_read~q ;
wire \bus_a|u_init_port_1|tx_bits_remaining[0]~8_combout ;
wire \~GND~combout ;
wire \bus_a|u_init_port_1|data_pending~0_combout ;
wire \bus_a|u_init_port_1|data_pending~1_combout ;
wire \bus_a|u_init_port_1|data_pending~q ;
wire \bus_a|u_init_port_1|tx_bits_remaining[0]~7_combout ;
wire \bus_a|u_init_port_1|tx_bits_remaining[0]~9 ;
wire \bus_a|u_init_port_1|tx_bits_remaining[1]~10_combout ;
wire \bus_a|u_init_port_1|tx_bits_remaining[1]~11 ;
wire \bus_a|u_init_port_1|tx_bits_remaining[2]~12_combout ;
wire \bus_a|u_init_port_1|tx_bits_remaining[2]~13 ;
wire \bus_a|u_init_port_1|tx_bits_remaining[3]~14_combout ;
wire \bus_a|u_init_port_1|tx_shift~1_combout ;
wire \bus_a|u_init_port_1|tx_bits_remaining[0]~5_combout ;
wire \bus_a|u_init_port_1|tx_bits_remaining[3]~15 ;
wire \bus_a|u_init_port_1|tx_bits_remaining[4]~16_combout ;
wire \bus_a|u_init_port_1|tx_bits_remaining~18_combout ;
wire \bus_a|u_init_port_1|tx_bits_remaining[0]~6_combout ;
wire \bus_a|u_init_port_1|tx_active~0_combout ;
wire \bus_a|u_init_port_1|tx_active~q ;
wire \bus_a|u_init_port_1|addr_pending~1_combout ;
wire \bus_a|u_init_port_1|addr_pending~q ;
wire \bus_a|u_arbiter|Selector3~0_combout ;
wire \bus_a|u_arbiter|Selector0~0_combout ;
wire \bus_a|u_arbiter|current_state.IDLE~q ;
wire \bus_a|u_arbiter|Selector1~0_combout ;
wire \bus_a|u_arbiter|current_state.GRANT_1~q ;
wire \bus_a|active_init~8_combout ;
wire \bus_a|active_init.INIT_NONE~q ;
wire \bus_a|split_owner~13_combout ;
wire \bus_a|split_owner~14_combout ;
wire \bus_a|split_owner.INIT_NONE~q ;
wire \bus_a|u_init_port_1|always1~1_combout ;
wire \bus_a|split_route_active~0_combout ;
wire \bus_a|response_owner.INIT_2~1_combout ;
wire \bus_a|last_bus_rw~q ;
wire \bus_a|Selector4~0_combout ;
wire \bus_a|target2_data_seen~0_combout ;
wire \bus_a|target2_data_seen~1_combout ;
wire \bus_a|target2_data_seen~q ;
wire \bus_a|always0~2_combout ;
wire \bus_a|u_target_port_2|target_data_in_valid~0_combout ;
wire \bus_a|u_target_port_2|target_data_in_valid~q ;
wire \u_target_2|pending_write~0_combout ;
wire \u_target_2|pending_write~q ;
wire \u_target_2|target_ack~0_combout ;
wire \u_target_2|target_ack~q ;
wire \bus_a|target2_release_pending~0_combout ;
wire \bus_a|target2_release_pending~q ;
wire \bus_a|target2_expect_data~0_combout ;
wire \bus_a|target2_expect_data~q ;
wire \bus_a|always0~3_combout ;
wire \bus_a|target2_select_hold~2_combout ;
wire \bus_a|target2_select_hold~q ;
wire \bus_a|always0~5_combout ;
wire \bus_a|target2_decoder_release~q ;
wire \bus_a|u_addr_decoder|addr_shift~4_combout ;
wire \bus_a|u_addr_decoder|addr_shift[13]~1_combout ;
wire \bus_a|u_addr_decoder|addr_shift~0_combout ;
wire \bus_a|u_addr_decoder|decode_target~2_combout ;
wire \bus_a|u_addr_decoder|decode_target~3_combout ;
wire \bus_a|u_addr_decoder|next_valids~2_combout ;
wire \bus_a|u_target_port_2|addr_pending~1_combout ;
wire \bus_a|u_target_port_2|Add1~0_combout ;
wire \bus_a|u_target_port_2|addr_bit_count[4]~0_combout ;
wire \bus_a|u_target_port_2|Add1~1 ;
wire \bus_a|u_target_port_2|Add1~2_combout ;
wire \bus_a|u_target_port_2|Add1~3 ;
wire \bus_a|u_target_port_2|Add1~4_combout ;
wire \bus_a|u_target_port_2|Add1~5 ;
wire \bus_a|u_target_port_2|Add1~6_combout ;
wire \bus_a|u_target_port_2|Add1~7 ;
wire \bus_a|u_target_port_2|Add1~8_combout ;
wire \bus_a|u_target_port_2|addr_bit_count~1_combout ;
wire \bus_a|u_target_port_2|Equal1~0_combout ;
wire \bus_a|u_target_port_2|addr_pending~0_combout ;
wire \bus_a|u_target_port_2|addr_pending~2_combout ;
wire \bus_a|u_target_port_2|addr_pending~q ;
wire \bus_a|u_target_port_2|data_pending~0_combout ;
wire \bus_a|u_init_port_1|bus_data_out_valid~feeder_combout ;
wire \bus_a|u_init_port_1|bus_data_out_valid~q ;
wire \bus_a|u_init_port_1|bus_mode~0_combout ;
wire \bus_a|u_init_port_1|bus_mode~q ;
wire \bus_a|u_split_target_port|data_buffer~1_combout ;
wire \bus_a|u_target_port_2|data_bit_count[0]~3_combout ;
wire \bus_a|u_target_port_2|data_bit_count[1]~2_combout ;
wire \bus_a|u_target_port_2|data_bit_count[2]~0_combout ;
wire \bus_a|u_target_port_2|data_bit_count[2]~1_combout ;
wire \bus_a|u_target_port_2|data_pending~1_combout ;
wire \bus_a|u_target_port_2|data_pending~2_combout ;
wire \bus_a|u_target_port_2|data_pending~q ;
wire \bus_a|u_target_port_2|addr_expect_data~0_combout ;
wire \bus_a|u_target_port_2|addr_expect_data~1_combout ;
wire \bus_a|u_target_port_2|addr_expect_data~q ;
wire \bus_a|u_target_port_2|target_addr_in_valid~0_combout ;
wire \bus_a|u_target_port_2|target_addr_in_valid~q ;
wire \u_target_2|target_data_out_valid~0_combout ;
wire \u_target_2|target_data_out_valid~q ;
wire \bus_a|u_target_port_2|tx_bits_remaining~5_combout ;
wire \bus_a|u_target_port_2|tx_bits_remaining[1]~2_combout ;
wire \bus_a|u_target_port_2|tx_bits_remaining~4_combout ;
wire \bus_a|u_target_port_2|Add0~1_combout ;
wire \bus_a|u_target_port_2|tx_bits_remaining~3_combout ;
wire \bus_a|u_target_port_2|Add0~0_combout ;
wire \bus_a|u_target_port_2|tx_bits_remaining~1_combout ;
wire \bus_a|u_target_port_2|tx_bits_remaining[1]~0_combout ;
wire \bus_a|u_target_port_2|tx_active~0_combout ;
wire \bus_a|u_target_port_2|tx_active~q ;
wire \bus_a|u_target_port_2|bus_data_out_valid~q ;
wire \bus_a|u_target_port_1|tx_bits_remaining~5_combout ;
wire \bus_a|target1_data_seen~0_combout ;
wire \bus_a|target1_data_seen~1_combout ;
wire \bus_a|target1_data_seen~q ;
wire \bus_a|always0~0_combout ;
wire \bus_a|u_target_port_1|target_data_in_valid~0_combout ;
wire \bus_a|u_target_port_1|target_data_in_valid~q ;
wire \u_target_1|pending_write~0_combout ;
wire \u_target_1|pending_write~q ;
wire \u_target_1|target_ack~0_combout ;
wire \u_target_1|target_ack~q ;
wire \bus_a|target1_release_pending~0_combout ;
wire \bus_a|target1_release_pending~q ;
wire \bus_a|target1_expect_data~0_combout ;
wire \bus_a|target1_expect_data~q ;
wire \bus_a|target1_select_hold~2_combout ;
wire \bus_a|target1_select_hold~3_combout ;
wire \bus_a|target1_select_hold~q ;
wire \bus_a|always0~4_combout ;
wire \bus_a|target1_decoder_release~q ;
wire \bus_a|u_addr_decoder|addr_shift~2_combout ;
wire \bus_a|u_addr_decoder|LessThan1~0_combout ;
wire \bus_a|u_addr_decoder|next_valids~1_combout ;
wire \bus_a|u_target_port_1|data_pending~1_combout ;
wire \bus_a|u_target_port_1|data_pending~0_combout ;
wire \bus_a|u_target_port_1|data_bit_count[0]~3_combout ;
wire \bus_a|u_target_port_1|data_bit_count[1]~2_combout ;
wire \bus_a|u_target_port_1|data_bit_count[2]~0_combout ;
wire \bus_a|u_target_port_1|data_bit_count[2]~1_combout ;
wire \bus_a|u_target_port_1|data_pending~2_combout ;
wire \bus_a|u_target_port_1|data_pending~q ;
wire \bus_a|u_target_port_1|addr_pending~1_combout ;
wire \bus_a|u_target_port_1|Add1~0_combout ;
wire \bus_a|u_target_port_1|addr_bit_count[4]~0_combout ;
wire \bus_a|u_target_port_1|Add1~1 ;
wire \bus_a|u_target_port_1|Add1~2_combout ;
wire \bus_a|u_target_port_1|Add1~3 ;
wire \bus_a|u_target_port_1|Add1~4_combout ;
wire \bus_a|u_target_port_1|Add1~5 ;
wire \bus_a|u_target_port_1|Add1~6_combout ;
wire \bus_a|u_target_port_1|Add1~7 ;
wire \bus_a|u_target_port_1|Add1~8_combout ;
wire \bus_a|u_target_port_1|addr_bit_count~1_combout ;
wire \bus_a|u_target_port_1|Equal1~0_combout ;
wire \bus_a|u_target_port_1|addr_pending~0_combout ;
wire \bus_a|u_target_port_1|addr_pending~2_combout ;
wire \bus_a|u_target_port_1|addr_pending~q ;
wire \bus_a|u_target_port_1|addr_expect_data~0_combout ;
wire \bus_a|u_target_port_1|addr_expect_data~1_combout ;
wire \bus_a|u_target_port_1|addr_expect_data~q ;
wire \bus_a|u_target_port_1|target_addr_in_valid~0_combout ;
wire \bus_a|u_target_port_1|target_addr_in_valid~q ;
wire \u_target_1|target_data_out_valid~0_combout ;
wire \u_target_1|target_data_out_valid~q ;
wire \bus_a|u_target_port_1|tx_bits_remaining[1]~2_combout ;
wire \bus_a|u_target_port_1|tx_bits_remaining~4_combout ;
wire \bus_a|u_target_port_1|Add0~1_combout ;
wire \bus_a|u_target_port_1|tx_bits_remaining~3_combout ;
wire \bus_a|u_target_port_1|Add0~0_combout ;
wire \bus_a|u_target_port_1|tx_bits_remaining~1_combout ;
wire \bus_a|u_target_port_1|tx_bits_remaining[1]~0_combout ;
wire \bus_a|u_target_port_1|tx_active~0_combout ;
wire \bus_a|u_target_port_1|tx_active~q ;
wire \bus_a|u_target_port_1|bus_data_out_valid~feeder_combout ;
wire \bus_a|u_target_port_1|bus_data_out_valid~q ;
wire \bus_a|Selector9~0_combout ;
wire \bus_a|Selector9~1_combout ;
wire \bus_a|target3_release_pending~0_combout ;
wire \bus_a|always0~1_combout ;
wire \bus_a|target3_release_pending~1_combout ;
wire \bus_a|target3_release_pending~q ;
wire \bus_a|target3_data_seen~0_combout ;
wire \bus_a|target3_data_seen~1_combout ;
wire \bus_a|target3_data_seen~q ;
wire \bus_a|target3_expect_data~0_combout ;
wire \bus_a|target3_expect_data~q ;
wire \bus_a|target3_select_hold~2_combout ;
wire \bus_a|target3_owner~12_combout ;
wire \bus_a|target3_owner~13_combout ;
wire \bus_a|target3_owner.INIT_1~q ;
wire \bus_a|target1_owner~14_combout ;
wire \bus_a|target1_owner~15_combout ;
wire \bus_a|target1_owner.INIT_1~q ;
wire \bus_a|target3_owner.INIT_NONE~q ;
wire \bus_a|response_owner.INIT_2~0_combout ;
wire \bus_a|target1_owner.INIT_NONE~0_combout ;
wire \bus_a|target1_owner.INIT_NONE~q ;
wire \bus_a|always6~0_combout ;
wire \bus_a|response_owner.INIT_2~2_combout ;
wire \bus_a|target2_owner.INIT_NONE~0_combout ;
wire \bus_a|target2_owner~13_combout ;
wire \bus_a|target2_owner.INIT_NONE~q ;
wire \bus_a|target2_owner~12_combout ;
wire \bus_a|target2_owner.INIT_1~q ;
wire \bus_a|response_owner.INIT_1~0_combout ;
wire \bus_a|response_owner.INIT_1~1_combout ;
wire \bus_a|response_owner.INIT_1~2_combout ;
wire \bus_a|response_owner.INIT_1~3_combout ;
wire \bus_a|u_init_port_1|always1~0_combout ;
wire \bus_a|u_init_port_1|rx_bit_count[0]~2_combout ;
wire \bus_a|u_init_port_1|rx_bit_count[1]~1_combout ;
wire \bus_a|u_init_port_1|always1~2_combout ;
wire \bus_a|u_init_port_1|always1~3_combout ;
wire \bus_a|u_init_port_1|rx_bit_count[2]~0_combout ;
wire \bus_a|u_init_port_1|data_now_valid~0_combout ;
wire \bus_a|u_init_port_1|rx_byte_ready~q ;
wire \bus_a|u_init_port_1|expect_read_data~1_combout ;
wire \bus_a|u_init_port_1|expect_read_data~0_combout ;
wire \bus_a|u_init_port_1|expect_read_data~2_combout ;
wire \bus_a|u_init_port_1|expect_read_data~q ;
wire \bus_a|init1_target_ack_int~1_combout ;
wire \bus_a|init1_target_ack_int~0_combout ;
wire \bus_a|init1_target_ack_int~2_combout ;
wire \bus_a|init1_target_ack_int~3_combout ;
wire \bus_a|init1_target_ack_int~4_combout ;
wire \bus_a|u_init_port_1|ack_pending_read~0_combout ;
wire \bus_a|u_init_port_1|ack_pending_read~1_combout ;
wire \bus_a|u_init_port_1|ack_pending_read~q ;
wire \bus_a|u_init_port_1|init_data_in_valid~0_combout ;
wire \bus_a|u_init_port_1|read_data_pending~0_combout ;
wire \bus_a|u_init_port_1|read_data_pending~q ;
wire \bus_a|u_init_port_1|init_ack_reg~0_combout ;
wire \bus_a|u_init_port_1|init_ack_reg~1_combout ;
wire \bus_a|u_init_port_1|init_ack_reg~2_combout ;
wire \bus_a|u_init_port_1|init_ack_reg~3_combout ;
wire \bus_a|u_init_port_1|init_ack_reg~q ;
wire \u_initiator_1|Selector2~2_combout ;
wire \bus_a|init1_target_split_int~0_combout ;
wire \u_initiator_1|Selector0~0_combout ;
wire \u_initiator_1|Selector0~1_combout ;
wire \u_initiator_1|init_req_r~q ;
wire \bus_a|active_init.INIT_1~0_combout ;
wire \bus_a|active_init.INIT_1~q ;
wire \bus_a|u_addr_decoder|always0~0_combout ;
wire \bus_a|u_addr_decoder|addr_bit_count[2]~10 ;
wire \bus_a|u_addr_decoder|addr_bit_count[3]~11_combout ;
wire \bus_a|u_addr_decoder|addr_bit_count[3]~12 ;
wire \bus_a|u_addr_decoder|addr_bit_count[4]~13_combout ;
wire \bus_a|u_addr_decoder|addr_bit_count[4]~15_combout ;
wire \bus_a|u_addr_decoder|addr_bit_count[0]~6 ;
wire \bus_a|u_addr_decoder|addr_bit_count[1]~7_combout ;
wire \bus_a|u_addr_decoder|addr_bit_count[1]~8 ;
wire \bus_a|u_addr_decoder|addr_bit_count[2]~9_combout ;
wire \bus_a|u_addr_decoder|Equal0~0_combout ;
wire \bus_a|u_addr_decoder|pending_valids[2]~0_combout ;
wire \bus_a|u_addr_decoder|pending_load~q ;
wire \bus_a|u_addr_decoder|next_hold_active~1_combout ;
wire \bus_a|u_addr_decoder|next_hold_active~2_combout ;
wire \bus_a|target3_decoder_release~0_combout ;
wire \bus_a|target3_decoder_release~q ;
wire \bus_a|u_addr_decoder|WideOr1~0_combout ;
wire \bus_a|u_addr_decoder|next_hold_active~0_combout ;
wire \bus_a|u_addr_decoder|next_hold_active~3_combout ;
wire \bus_a|u_addr_decoder|hold_active~q ;
wire \bus_a|u_addr_decoder|addr_shift~3_combout ;
wire \bus_a|u_addr_decoder|decode_target~0_combout ;
wire \bus_a|u_addr_decoder|decode_target~1_combout ;
wire \bus_a|u_addr_decoder|next_valids~0_combout ;
wire \bus_a|target3_select_hold~3_combout ;
wire \bus_a|target3_select_hold~q ;
wire \bus_a|always5~0_combout ;
wire \bus_a|split_owner~12_combout ;
wire \bus_a|split_owner~15_combout ;
wire \bus_a|split_owner.INIT_1~q ;
wire \bus_a|init1_arbiter_grant~combout ;
wire \u_initiator_1|Selector4~0_combout ;
wire \u_initiator_1|Selector4~1_combout ;
wire \u_initiator_1|data_sent~q ;
wire \u_initiator_1|init_data_out_valid_r~0_combout ;
wire \u_initiator_1|init_data_out_valid_r~feeder_combout ;
wire \u_initiator_1|init_data_out_valid_r~q ;
wire \u_initiator_1|Selector11~2_combout ;
wire \u_initiator_1|Selector11~5_combout ;
wire \u_initiator_1|Selector14~0_combout ;
wire \u_initiator_1|state.S_DONE~q ;
wire \u_initiator_1|Selector11~4_combout ;
wire \u_initiator_1|Selector13~0_combout ;
wire \u_initiator_1|state.S_READ_WAIT~q ;
wire \u_initiator_1|Selector6~0_combout ;
wire \bus_a|u_init_port_1|init_data_in_valid~1_combout ;
wire \bus_a|u_init_port_1|init_data_in_valid~q ;
wire \u_initiator_1|Selector6~1_combout ;
wire \u_initiator_1|Selector6~2_combout ;
wire \u_initiator_1|split_active~q ;
wire \u_initiator_1|Selector7~0_combout ;
wire \u_initiator_1|Selector7~1_combout ;
wire \u_initiator_1|split_resume_ack~q ;
wire \u_initiator_1|always0~0_combout ;
wire \u_initiator_1|Selector11~1_combout ;
wire \u_initiator_1|init_data_out_r[0]~0_combout ;
wire \bus_a|u_init_port_1|pending_data[0]~feeder_combout ;
wire \u_initiator_1|init_addr_out_r[15]~0_combout ;
wire \bus_a|u_init_port_1|pending_addr[15]~feeder_combout ;
wire \u_initiator_1|write_mem~0_combout ;
wire \u_initiator_1|Equal0~0_combout ;
wire \u_initiator_1|init_data_out_r[2]~1_combout ;
wire \bus_a|u_init_port_1|tx_shift~3_combout ;
wire \bus_a|u_init_port_1|tx_shift~4_combout ;
wire \bus_a|u_init_port_1|tx_shift~17_combout ;
wire \bus_a|u_init_port_1|tx_shift~16_combout ;
wire \bus_a|u_init_port_1|tx_shift~15_combout ;
wire \bus_a|u_init_port_1|tx_shift~14_combout ;
wire \bus_a|u_init_port_1|tx_shift~13_combout ;
wire \bus_a|u_init_port_1|tx_shift~12_combout ;
wire \bus_a|u_init_port_1|tx_shift~11_combout ;
wire \bus_a|u_init_port_1|tx_shift~10_combout ;
wire \u_initiator_1|init_data_out_r[5]~feeder_combout ;
wire \bus_a|u_init_port_1|tx_shift~9_combout ;
wire \bus_a|u_init_port_1|tx_shift~8_combout ;
wire \bus_a|u_init_port_1|tx_shift~7_combout ;
wire \bus_a|u_init_port_1|tx_shift~6_combout ;
wire \bus_a|u_init_port_1|tx_shift~5_combout ;
wire \bus_a|u_init_port_1|pending_data[1]~feeder_combout ;
wire \bus_a|u_init_port_1|tx_shift~2_combout ;
wire \bus_a|u_init_port_1|tx_shift~0_combout ;
wire \bus_a|u_init_port_1|bus_data_out~feeder_combout ;
wire \bus_a|u_init_port_1|bus_data_out~q ;
wire \bus_a|forward_data~0_combout ;
wire \bus_a|u_split_target_port|updated_addr~2_combout ;
wire \bus_a|u_split_target_port|addr_buffer[15]~0_combout ;
wire \bus_a|u_split_target_port|Decoder0~0_combout ;
wire \bus_a|u_split_target_port|rx_addr_shift~1_combout ;
wire \bus_a|u_split_target_port|updated_addr~0_combout ;
wire \bus_a|u_split_target_port|rx_addr_shift~5_combout ;
wire \bus_a|u_split_target_port|Decoder0~4_combout ;
wire \bus_a|u_split_target_port|updated_addr~4_combout ;
wire \bus_a|u_split_target_port|rx_addr_shift~2_combout ;
wire \bus_a|u_split_target_port|Decoder0~1_combout ;
wire \bus_a|u_split_target_port|updated_addr~1_combout ;
wire \u_bridge_target|u_target_if|uses_split_now~0_combout ;
wire \u_bridge_target|u_target_if|current_uses_split_path~q ;
wire \u_bridge_target|u_target_if|Selector18~0_combout ;
wire \u_bridge_target|u_target_if|Selector23~0_combout ;
wire \u_bridge_target|u_target_if|Selector0~0_combout ;
wire \u_bridge_target|u_target_if|split_req~q ;
wire \bus_a|u_arbiter|Selector3~1_combout ;
wire \bus_a|u_arbiter|Selector3~2_combout ;
wire \bus_a|u_arbiter|current_state.GRANT_SPLIT~q ;
wire \bus_a|u_split_target_port|addr_pending~1_combout ;
wire \bus_a|u_split_target_port|addr_pending~0_combout ;
wire \bus_a|u_split_target_port|addr_pending~2_combout ;
wire \bus_a|u_split_target_port|addr_pending~3_combout ;
wire \bus_a|u_split_target_port|addr_pending~q ;
wire \bus_a|u_split_target_port|data_buffer~2_combout ;
wire \bus_a|u_split_target_port|always1~0_combout ;
wire \bus_a|u_split_target_port|data_pending~0_combout ;
wire \bus_a|u_split_target_port|data_bit_count[0]~2_combout ;
wire \bus_a|u_split_target_port|data_bit_count[1]~1_combout ;
wire \bus_a|u_split_target_port|data_bit_count[2]~0_combout ;
wire \bus_a|u_split_target_port|Equal2~0_combout ;
wire \bus_a|u_split_target_port|data_pending~1_combout ;
wire \bus_a|u_split_target_port|data_pending~q ;
wire \bus_a|u_split_target_port|addr_expect_data~0_combout ;
wire \bus_a|u_split_target_port|addr_expect_data~1_combout ;
wire \bus_a|u_split_target_port|addr_expect_data~q ;
wire \bus_a|u_split_target_port|target_addr_in[15]~0_combout ;
wire \bus_a|u_split_target_port|target_addr_in_valid~feeder_combout ;
wire \bus_a|u_split_target_port|target_addr_in_valid~q ;
wire \u_bridge_target|u_target_if|Selector19~2_combout ;
wire \u_bridge_target|u_target_if|state.TGT_IDLE~q ;
wire \u_bridge_target|u_target_if|current_uses_split_path~0_combout ;
wire \u_bridge_target|u_target_if|Selector18~1_combout ;
wire \u_bridge_target|u_target_if|Selector18~2_combout ;
wire \u_bridge_target|u_target_if|target_data_out_valid~q ;
wire \bus_a|u_split_target_port|tx_bits_remaining~5_combout ;
wire \bus_a|u_split_target_port|tx_bits_remaining[3]~2_combout ;
wire \bus_a|u_split_target_port|tx_bits_remaining~4_combout ;
wire \bus_a|u_split_target_port|Add0~1_combout ;
wire \bus_a|u_split_target_port|tx_bits_remaining~3_combout ;
wire \bus_a|u_split_target_port|Add0~0_combout ;
wire \bus_a|u_split_target_port|tx_bits_remaining~1_combout ;
wire \bus_a|u_split_target_port|tx_bits_remaining[3]~0_combout ;
wire \bus_a|u_split_target_port|tx_active~0_combout ;
wire \bus_a|u_split_target_port|tx_active~q ;
wire \bus_a|u_split_target_port|rx_addr_shift[15]~0_combout ;
wire \bus_a|u_split_target_port|Add1~1 ;
wire \bus_a|u_split_target_port|Add1~2_combout ;
wire \bus_a|u_split_target_port|Add1~3 ;
wire \bus_a|u_split_target_port|Add1~4_combout ;
wire \bus_a|u_split_target_port|Equal1~0_combout ;
wire \bus_a|u_split_target_port|rx_addr_shift~4_combout ;
wire \bus_a|u_split_target_port|Decoder0~3_combout ;
wire \bus_a|u_split_target_port|updated_addr~3_combout ;
wire \u_bridge_target|u_target_if|LessThan3~4_combout ;
wire \u_bridge_target|u_target_if|map_to_bus_b~2_combout ;
wire \bus_a|u_split_target_port|data_buffer~0_combout ;
wire \bus_a|u_split_target_port|target_data_in_valid~q ;
wire \u_bridge_target|u_target_if|Selector20~4_combout ;
wire \u_bridge_target|u_target_if|WideOr0~0_combout ;
wire \u_bridge_target|u_target_if|Selector20~2_combout ;
wire \u_bridge_target|u_target_if|Selector20~3_combout ;
wire \u_bridge_target|u_target_if|Selector20~5_combout ;
wire \u_bridge_target|u_target_if|state.TGT_WAIT_WRITE_DATA~q ;
wire \u_bridge_target|u_target_if|Selector21~0_combout ;
wire \u_bridge_target|u_target_if|Selector20~6_combout ;
wire \u_bridge_target|u_target_if|Selector21~1_combout ;
wire \u_bridge_target|u_target_if|state.TGT_SEND_REQ~q ;
wire \u_bridge_target|u_target_if|req_valid~q ;
wire \u_bridge_target|uart_tx_busy_d~q ;
wire \u_bridge_target|Selector6~0_combout ;
wire \u_bridge_target|req_tx_state.REQ_TX_WAIT_DATA~q ;
wire \u_bridge_target|Selector7~0_combout ;
wire \u_bridge_target|req_tx_state.REQ_TX_SEND_FLAGS~q ;
wire \u_bridge_target|Selector8~0_combout ;
wire \u_bridge_target|req_tx_state.REQ_TX_WAIT_FLAGS~q ;
wire \u_bridge_target|Selector0~0_combout ;
wire \u_bridge_target|Selector0~1_combout ;
wire \u_bridge_target|req_tx_state.REQ_TX_IDLE~q ;
wire \u_bridge_target|Selector1~0_combout ;
wire \u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_L~q ;
wire \u_bridge_target|Selector2~0_combout ;
wire \u_bridge_target|req_tx_state.REQ_TX_WAIT_ADDR_L~q ;
wire \u_bridge_target|Selector3~0_combout ;
wire \u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H~q ;
wire \u_bridge_target|Selector4~0_combout ;
wire \u_bridge_target|req_tx_state.REQ_TX_WAIT_ADDR_H~q ;
wire \u_bridge_target|Selector5~0_combout ;
wire \u_bridge_target|req_tx_state.REQ_TX_SEND_DATA~q ;
wire \u_bridge_target|WideOr0~0_combout ;
wire \u_bridge_target|Selector16~0_combout ;
wire \u_bridge_target|uart_wr_en~q ;
wire \u_bridge_target|u_target_uart|uart_Tx|flag1~0_combout ;
wire \u_bridge_target|u_target_uart|uart_Tx|flag1~q ;
wire \u_bridge_target|u_target_uart|uart_Tx|flag2~1_combout ;
wire \u_bridge_target|u_target_uart|uart_Tx|flag2~feeder_combout ;
wire \u_bridge_target|u_target_uart|uart_Tx|flag2~q ;
wire \u_bridge_target|u_target_uart|uart_Tx|Selector0~1_combout ;
wire \u_bridge_target|u_target_uart|uart_baud|Add1~0_combout ;
wire \u_bridge_target|u_target_uart|uart_baud|Add1~3 ;
wire \u_bridge_target|u_target_uart|uart_baud|Add1~4_combout ;
wire \u_bridge_target|u_target_uart|uart_baud|Add1~5 ;
wire \u_bridge_target|u_target_uart|uart_baud|Add1~6_combout ;
wire \u_bridge_target|u_target_uart|uart_baud|Add1~13 ;
wire \u_bridge_target|u_target_uart|uart_baud|Add1~14_combout ;
wire \u_bridge_target|u_target_uart|uart_baud|tx_acc~2_combout ;
wire \u_bridge_target|u_target_uart|uart_baud|Add1~15 ;
wire \u_bridge_target|u_target_uart|uart_baud|Add1~16_combout ;
wire \u_bridge_target|u_target_uart|uart_baud|tx_acc~1_combout ;
wire \u_bridge_target|u_target_uart|uart_baud|Equal1~1_combout ;
wire \u_bridge_target|u_target_uart|uart_baud|Add1~7 ;
wire \u_bridge_target|u_target_uart|uart_baud|Add1~8_combout ;
wire \u_bridge_target|u_target_uart|uart_baud|tx_acc~4_combout ;
wire \u_bridge_target|u_target_uart|uart_baud|Add1~9 ;
wire \u_bridge_target|u_target_uart|uart_baud|Add1~10_combout ;
wire \u_bridge_target|u_target_uart|uart_baud|tx_acc~3_combout ;
wire \u_bridge_target|u_target_uart|uart_baud|Add1~11 ;
wire \u_bridge_target|u_target_uart|uart_baud|Add1~12_combout ;
wire \u_bridge_target|u_target_uart|uart_baud|Equal1~0_combout ;
wire \u_bridge_target|u_target_uart|uart_baud|tx_acc~0_combout ;
wire \u_bridge_target|u_target_uart|uart_baud|Add1~1 ;
wire \u_bridge_target|u_target_uart|uart_baud|Add1~2_combout ;
wire \u_bridge_target|u_target_uart|uart_baud|tx_acc~5_combout ;
wire \u_bridge_target|u_target_uart|uart_baud|Equal3~0_combout ;
wire \u_bridge_target|u_target_uart|uart_baud|Equal3~1_combout ;
wire \u_bridge_target|u_target_uart|uart_Tx|Selector1~1_combout ;
wire \u_bridge_target|u_target_uart|uart_Tx|Selector1~2_combout ;
wire \u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_START~q ;
wire \u_bridge_target|u_target_uart|uart_Tx|Selector2~0_combout ;
wire \u_bridge_target|u_target_uart|uart_Tx|Selector2~1_combout ;
wire \u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_DATA~q ;
wire \u_bridge_target|u_target_uart|uart_Tx|bit_pos[1]~4_combout ;
wire \u_bridge_target|u_target_uart|uart_Tx|bit_pos[1]~5_combout ;
wire \u_bridge_target|u_target_uart|uart_Tx|Add0~0_combout ;
wire \u_bridge_target|u_target_uart|uart_Tx|bit_pos[2]~7_combout ;
wire \u_bridge_target|u_target_uart|uart_Tx|state~11_combout ;
wire \u_bridge_target|u_target_uart|uart_Tx|Selector3~0_combout ;
wire \u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_STOP~q ;
wire \u_bridge_target|u_target_uart|uart_Tx|Selector0~2_combout ;
wire \u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q ;
wire \u_bridge_target|u_target_uart|uart_Tx|flag2~0_combout ;
wire \u_bridge_target|u_target_uart|uart_Tx|bit_pos[0]~8_combout ;
wire \u_bridge_target|u_target_uart|uart_Tx|bit_pos[0]~6_combout ;
wire \bus_a|u_split_target_port|rx_addr_shift~15_combout ;
wire \bus_a|u_split_target_port|Decoder0~7_combout ;
wire \bus_a|u_split_target_port|updated_addr~14_combout ;
wire \bus_a|u_split_target_port|target_addr_in[8]~feeder_combout ;
wire \u_bridge_target|u_target_if|map_to_bus_b~16_combout ;
wire \u_bridge_target|u_target_if|request_buffer.addr[8]~feeder_combout ;
wire \u_bridge_target|req_pending.addr[8]~feeder_combout ;
wire \bus_a|u_split_target_port|rx_addr_shift~14_combout ;
wire \bus_a|u_split_target_port|updated_addr~13_combout ;
wire \bus_a|u_split_target_port|target_addr_in[0]~feeder_combout ;
wire \u_bridge_target|u_target_if|map_to_bus_b~15_combout ;
wire \u_bridge_target|u_target_if|request_buffer.addr[0]~feeder_combout ;
wire \u_bridge_target|Selector16~2_combout ;
wire \bus_a|u_split_target_port|Decoder1~5_combout ;
wire \bus_a|u_split_target_port|rx_data_shift~5_combout ;
wire \bus_a|u_split_target_port|data_buffer~3_combout ;
wire \bus_a|u_split_target_port|data_buffer~11_combout ;
wire \bus_a|u_split_target_port|data_buffer[5]~5_combout ;
wire \bus_a|u_split_target_port|target_data_in~6_combout ;
wire \u_bridge_target|u_target_if|current_write_data[0]~feeder_combout ;
wire \u_bridge_target|u_target_if|current_write_data[1]~0_combout ;
wire \u_bridge_target|u_target_if|request_buffer.write_data[0]~feeder_combout ;
wire \u_bridge_target|u_target_if|current_is_write~feeder_combout ;
wire \u_bridge_target|u_target_if|current_is_write~q ;
wire \u_bridge_target|u_target_if|request_buffer.is_write~feeder_combout ;
wire \u_bridge_target|u_target_if|request_buffer.is_write~q ;
wire \u_bridge_target|req_pending.is_write~feeder_combout ;
wire \u_bridge_target|req_pending.is_write~q ;
wire \u_bridge_target|Selector16~1_combout ;
wire \u_bridge_target|Selector16~3_combout ;
wire \u_bridge_target|Selector16~4_combout ;
wire \bus_a|u_split_target_port|rx_addr_shift~12_combout ;
wire \bus_a|u_split_target_port|Decoder0~6_combout ;
wire \bus_a|u_split_target_port|updated_addr~11_combout ;
wire \bus_a|u_split_target_port|target_addr_in[9]~feeder_combout ;
wire \u_bridge_target|u_target_if|map_to_bus_b~13_combout ;
wire \u_bridge_target|u_target_if|request_buffer.addr[9]~feeder_combout ;
wire \u_bridge_target|req_pending.addr[9]~feeder_combout ;
wire \bus_a|u_split_target_port|rx_addr_shift~13_combout ;
wire \bus_a|u_split_target_port|updated_addr~12_combout ;
wire \u_bridge_target|u_target_if|map_to_bus_b~14_combout ;
wire \u_bridge_target|u_target_if|request_buffer.addr[1]~feeder_combout ;
wire \u_bridge_target|req_pending.addr[1]~feeder_combout ;
wire \u_bridge_target|Selector15~0_combout ;
wire \bus_a|u_split_target_port|Decoder1~4_combout ;
wire \bus_a|u_split_target_port|rx_data_shift~4_combout ;
wire \bus_a|u_split_target_port|data_buffer~10_combout ;
wire \bus_a|u_split_target_port|target_data_in~5_combout ;
wire \u_bridge_target|u_target_if|current_write_data[1]~feeder_combout ;
wire \u_bridge_target|u_target_if|request_buffer.write_data[1]~feeder_combout ;
wire \u_bridge_target|req_pending.write_data[1]~feeder_combout ;
wire \u_bridge_target|u_target_uart|uart_Tx|data[1]~feeder_combout ;
wire \u_bridge_target|u_target_uart|uart_Tx|Mux0~2_combout ;
wire \bus_a|u_split_target_port|rx_addr_shift~16_combout ;
wire \bus_a|u_split_target_port|updated_addr~15_combout ;
wire \bus_a|u_split_target_port|target_addr_in[3]~feeder_combout ;
wire \u_bridge_target|u_target_if|map_to_bus_b~18_combout ;
wire \u_bridge_target|u_target_if|request_buffer.addr[3]~feeder_combout ;
wire \u_bridge_target|req_pending.addr[3]~feeder_combout ;
wire \u_bridge_target|u_target_if|LessThan3~5_combout ;
wire \u_bridge_target|u_target_if|Add3~0_combout ;
wire \u_bridge_target|u_target_if|map_to_bus_b~17_combout ;
wire \u_bridge_target|u_target_if|request_buffer.addr[11]~feeder_combout ;
wire \u_bridge_target|req_pending.addr[11]~feeder_combout ;
wire \u_bridge_target|Selector13~0_combout ;
wire \bus_a|u_split_target_port|Decoder1~6_combout ;
wire \bus_a|u_split_target_port|rx_data_shift~6_combout ;
wire \bus_a|u_split_target_port|data_buffer~12_combout ;
wire \bus_a|u_split_target_port|target_data_in~7_combout ;
wire \u_bridge_target|req_pending.write_data[3]~feeder_combout ;
wire \bus_a|u_split_target_port|Decoder0~5_combout ;
wire \bus_a|u_split_target_port|rx_addr_shift~10_combout ;
wire \bus_a|u_split_target_port|updated_addr~9_combout ;
wire \bus_a|u_split_target_port|target_addr_in[10]~feeder_combout ;
wire \u_bridge_target|u_target_if|map_to_bus_b~11_combout ;
wire \u_bridge_target|u_target_if|request_buffer.addr[10]~feeder_combout ;
wire \u_bridge_target|req_pending.addr[10]~feeder_combout ;
wire \bus_a|u_split_target_port|rx_addr_shift~11_combout ;
wire \bus_a|u_split_target_port|updated_addr~10_combout ;
wire \bus_a|u_split_target_port|target_addr_in[2]~feeder_combout ;
wire \u_bridge_target|u_target_if|map_to_bus_b~12_combout ;
wire \u_bridge_target|u_target_if|request_buffer.addr[2]~feeder_combout ;
wire \u_bridge_target|req_pending.addr[2]~feeder_combout ;
wire \u_bridge_target|Selector14~0_combout ;
wire \bus_a|u_split_target_port|Decoder1~3_combout ;
wire \bus_a|u_split_target_port|rx_data_shift~3_combout ;
wire \bus_a|u_split_target_port|data_buffer~9_combout ;
wire \bus_a|u_split_target_port|target_data_in~4_combout ;
wire \u_bridge_target|u_target_if|current_write_data[2]~feeder_combout ;
wire \u_bridge_target|u_target_if|request_buffer.write_data[2]~feeder_combout ;
wire \u_bridge_target|req_pending.write_data[2]~feeder_combout ;
wire \u_bridge_target|u_target_uart|uart_Tx|data[2]~feeder_combout ;
wire \u_bridge_target|u_target_uart|uart_Tx|Mux0~3_combout ;
wire \u_bridge_target|u_target_if|Add2~0_combout ;
wire \u_bridge_target|u_target_if|Add3~1 ;
wire \u_bridge_target|u_target_if|Add3~3 ;
wire \u_bridge_target|u_target_if|Add3~5 ;
wire \u_bridge_target|u_target_if|Add3~6_combout ;
wire \u_bridge_target|u_target_if|Add2~1_combout ;
wire \u_bridge_target|u_target_if|Add3~7 ;
wire \u_bridge_target|u_target_if|Add3~8_combout ;
wire \u_bridge_target|u_target_if|map_to_bus_b~8_combout ;
wire \u_bridge_target|u_target_if|map_to_bus_b~9_combout ;
wire \u_bridge_target|u_target_if|request_buffer.addr[15]~feeder_combout ;
wire \bus_a|u_split_target_port|rx_addr_shift~9_combout ;
wire \bus_a|u_split_target_port|updated_addr~8_combout ;
wire \u_bridge_target|u_target_if|map_to_bus_b~10_combout ;
wire \u_bridge_target|u_target_if|request_buffer.addr[7]~feeder_combout ;
wire \u_bridge_target|req_pending.addr[7]~feeder_combout ;
wire \u_bridge_target|Selector9~0_combout ;
wire \bus_a|u_split_target_port|data_buffer~8_combout ;
wire \bus_a|u_split_target_port|target_data_in~3_combout ;
wire \u_bridge_target|u_target_if|current_write_data[7]~feeder_combout ;
wire \u_bridge_target|u_target_if|request_buffer.write_data[7]~feeder_combout ;
wire \u_bridge_target|req_pending.write_data[7]~feeder_combout ;
wire \u_bridge_target|u_target_uart|uart_Tx|data[7]~feeder_combout ;
wire \u_bridge_target|u_target_if|map_to_bus_b~0_combout ;
wire \u_bridge_target|u_target_if|LessThan3~6_combout ;
wire \u_bridge_target|u_target_if|map_to_bus_b~1_combout ;
wire \u_bridge_target|u_target_if|request_buffer.addr[14]~feeder_combout ;
wire \u_bridge_target|req_pending.addr[14]~feeder_combout ;
wire \bus_a|u_split_target_port|rx_addr_shift~6_combout ;
wire \bus_a|u_split_target_port|updated_addr~5_combout ;
wire \bus_a|u_split_target_port|target_addr_in[6]~feeder_combout ;
wire \u_bridge_target|u_target_if|map_to_bus_b~3_combout ;
wire \u_bridge_target|Selector10~0_combout ;
wire \bus_a|u_split_target_port|Decoder1~0_combout ;
wire \bus_a|u_split_target_port|rx_data_shift~0_combout ;
wire \bus_a|u_split_target_port|data_buffer~4_combout ;
wire \bus_a|u_split_target_port|target_data_in~0_combout ;
wire \u_bridge_target|u_target_if|current_write_data[6]~feeder_combout ;
wire \u_bridge_target|u_target_if|request_buffer.write_data[6]~feeder_combout ;
wire \u_bridge_target|req_pending.write_data[6]~feeder_combout ;
wire \u_bridge_target|u_target_if|Add3~2_combout ;
wire \u_bridge_target|u_target_if|map_to_bus_b~6_combout ;
wire \u_bridge_target|u_target_if|request_buffer.addr[12]~feeder_combout ;
wire \bus_a|u_split_target_port|rx_addr_shift~8_combout ;
wire \bus_a|u_split_target_port|updated_addr~7_combout ;
wire \bus_a|u_split_target_port|target_addr_in[4]~feeder_combout ;
wire \u_bridge_target|u_target_if|map_to_bus_b~7_combout ;
wire \u_bridge_target|req_pending.addr[4]~feeder_combout ;
wire \u_bridge_target|Selector12~0_combout ;
wire \bus_a|u_split_target_port|Decoder1~2_combout ;
wire \bus_a|u_split_target_port|rx_data_shift~2_combout ;
wire \bus_a|u_split_target_port|data_buffer~7_combout ;
wire \bus_a|u_split_target_port|target_data_in~2_combout ;
wire \u_bridge_target|u_target_if|request_buffer.write_data[4]~feeder_combout ;
wire \u_bridge_target|req_pending.write_data[4]~feeder_combout ;
wire \bus_a|u_split_target_port|rx_addr_shift~7_combout ;
wire \bus_a|u_split_target_port|updated_addr~6_combout ;
wire \bus_a|u_split_target_port|target_addr_in[5]~feeder_combout ;
wire \u_bridge_target|u_target_if|map_to_bus_b~5_combout ;
wire \u_bridge_target|u_target_if|request_buffer.addr[5]~feeder_combout ;
wire \u_bridge_target|req_pending.addr[5]~feeder_combout ;
wire \u_bridge_target|u_target_if|Add3~4_combout ;
wire \u_bridge_target|u_target_if|map_to_bus_b~4_combout ;
wire \u_bridge_target|u_target_if|request_buffer.addr[13]~feeder_combout ;
wire \u_bridge_target|Selector11~0_combout ;
wire \bus_a|u_split_target_port|Decoder1~1_combout ;
wire \bus_a|u_split_target_port|rx_data_shift~1_combout ;
wire \bus_a|u_split_target_port|data_buffer~6_combout ;
wire \bus_a|u_split_target_port|target_data_in~1_combout ;
wire \u_bridge_target|u_target_if|current_write_data[5]~feeder_combout ;
wire \u_bridge_target|u_target_if|request_buffer.write_data[5]~feeder_combout ;
wire \u_bridge_target|req_pending.write_data[5]~feeder_combout ;
wire \u_bridge_target|u_target_uart|uart_Tx|Mux0~0_combout ;
wire \u_bridge_target|u_target_uart|uart_Tx|Mux0~1_combout ;
wire \u_bridge_target|u_target_uart|uart_Tx|Selector7~2_combout ;
wire \u_bridge_target|u_target_uart|uart_Tx|Selector7~0_combout ;
wire \u_bridge_target|u_target_uart|uart_Tx|Selector7~1_combout ;
wire \u_bridge_target|u_target_uart|uart_Tx|Selector7~3_combout ;
wire \u_bridge_target|u_target_uart|uart_Tx|Tx~q ;
wire [2:0] \bus_a|u_split_target_port|data_bit_count ;
wire [7:0] \u_bridge_target|uart_data_in ;
wire [4:0] \bus_a|u_addr_decoder|addr_bit_count ;
wire [7:0] \u_bridge_target|u_target_uart|uart_Tx|data ;
wire [7:0] \bus_a|u_split_target_port|target_data_in ;
wire [4:0] \bus_a|u_init_port_1|tx_bits_remaining ;
wire [4:0] \bus_a|u_split_target_port|addr_bit_count ;
wire [15:0] \u_bridge_target|req_pending.addr ;
wire [3:0] \bus_a|u_split_target_port|tx_bits_remaining ;
wire [15:0] \bus_a|u_init_port_1|tx_shift ;
wire [8:0] \u_bridge_target|u_target_uart|uart_baud|tx_acc ;
wire [2:0] \u_bridge_target|u_target_uart|uart_Tx|bit_pos ;
wire [15:0] \bus_a|u_split_target_port|addr_buffer ;
wire [7:0] \u_bridge_target|req_pending.write_data ;
wire [15:0] \u_bridge_target|u_target_if|request_buffer.addr ;
wire [7:0] \u_bridge_target|u_target_if|request_buffer.write_data ;
wire [15:0] \u_bridge_target|u_target_if|current_addr_b ;
wire [7:0] \u_bridge_target|u_target_if|current_write_data ;
wire [2:0] \bus_a|u_init_port_1|rx_bit_count ;
wire [15:0] \bus_a|u_split_target_port|target_addr_in ;
wire [2:0] \bus_a|u_addr_decoder|held_valids ;
wire [3:0] \bus_a|u_target_port_2|tx_bits_remaining ;
wire [7:0] \bus_a|u_split_target_port|data_buffer ;
wire [15:0] \bus_a|u_init_port_1|pending_addr ;
wire [15:0] \bus_a|u_split_target_port|rx_addr_shift ;
wire [3:0] \u_bridge_target|u_target_uart|uart_Rx|bit_count ;
wire [2:0] \bus_a|u_addr_decoder|pending_valids ;
wire [7:0] \u_bridge_target|u_target_uart|uart_Rx|data ;
wire [3:0] \u_bridge_target|u_target_uart|uart_Rx|sample ;
wire [4:0] \u_bridge_target|u_target_uart|uart_baud|rx_acc ;
wire [7:0] \bus_a|u_init_port_1|pending_data ;
wire [7:0] \bus_a|u_split_target_port|rx_data_shift ;
wire [15:0] \bus_a|u_addr_decoder|addr_shift ;
wire [7:0] \u_bridge_target|u_target_uart|uart_Rx|scratch ;
wire [3:0] \bus_a|u_target_port_1|tx_bits_remaining ;
wire [7:0] \u_initiator_1|init_data_out_r ;
wire [15:0] \u_initiator_1|init_addr_out_r ;
wire [2:0] \bus_a|u_target_port_2|data_bit_count ;
wire [4:0] \bus_a|u_target_port_2|addr_bit_count ;
wire [2:0] \bus_a|u_target_port_1|data_bit_count ;
wire [4:0] \bus_a|u_target_port_1|addr_bit_count ;
wire [1:0] \u_initiator_1|write_ptr ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \uart_tx~output (
	.i(!\u_bridge_target|u_target_uart|uart_Tx|Tx~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uart_tx~output_o ),
	.obar());
// synopsys translate_off
defparam \uart_tx~output .bus_hold = "false";
defparam \uart_tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \uart_tx_1~output (
	.i(!\u_bridge_target|u_target_uart|uart_Tx|Tx~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uart_tx_1~output_o ),
	.obar());
// synopsys translate_off
defparam \uart_tx_1~output .bus_hold = "false";
defparam \uart_tx_1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N6
cycloneive_lcell_comb \u_bridge_target|always2~0 (
// Equation(s):
// \u_bridge_target|always2~0_combout  = (!\u_bridge_target|req_tx_state.REQ_TX_IDLE~q  & \u_bridge_target|u_target_if|req_valid~q )

	.dataa(gnd),
	.datab(\u_bridge_target|req_tx_state.REQ_TX_IDLE~q ),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_if|req_valid~q ),
	.cin(gnd),
	.combout(\u_bridge_target|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|always2~0 .lut_mask = 16'h3300;
defparam \u_bridge_target|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N18
cycloneive_lcell_comb \u_bridge_target|u_target_if|req_valid~0 (
// Equation(s):
// \u_bridge_target|u_target_if|req_valid~0_combout  = !\u_bridge_target|always2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|always2~0_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|req_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|req_valid~0 .lut_mask = 16'h00FF;
defparam \u_bridge_target|u_target_if|req_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N1
cycloneive_io_ibuf \btn_reset~input (
	.i(btn_reset),
	.ibar(gnd),
	.o(\btn_reset~input_o ));
// synopsys translate_off
defparam \btn_reset~input .bus_hold = "false";
defparam \btn_reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X1_Y16_N19
dffeas reset_sync_ff1(
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\btn_reset~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset_sync_ff1~q ),
	.prn(vcc));
// synopsys translate_off
defparam reset_sync_ff1.is_wysiwyg = "true";
defparam reset_sync_ff1.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N16
cycloneive_lcell_comb \reset_sync_ff2~feeder (
// Equation(s):
// \reset_sync_ff2~feeder_combout  = \reset_sync_ff1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset_sync_ff1~q ),
	.cin(gnd),
	.combout(\reset_sync_ff2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reset_sync_ff2~feeder .lut_mask = 16'hFF00;
defparam \reset_sync_ff2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y16_N17
dffeas reset_sync_ff2(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reset_sync_ff2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset_sync_ff2~q ),
	.prn(vcc));
// synopsys translate_off
defparam reset_sync_ff2.is_wysiwyg = "true";
defparam reset_sync_ff2.power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \reset_sync_ff2~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset_sync_ff2~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset_sync_ff2~clkctrl_outclk ));
// synopsys translate_off
defparam \reset_sync_ff2~clkctrl .clock_type = "global clock";
defparam \reset_sync_ff2~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneive_lcell_comb \bus_a|u_split_target_port|Add1~0 (
// Equation(s):
// \bus_a|u_split_target_port|Add1~0_combout  = \bus_a|u_split_target_port|addr_bit_count [0] $ (VCC)
// \bus_a|u_split_target_port|Add1~1  = CARRY(\bus_a|u_split_target_port|addr_bit_count [0])

	.dataa(\bus_a|u_split_target_port|addr_bit_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|Add1~0_combout ),
	.cout(\bus_a|u_split_target_port|Add1~1 ));
// synopsys translate_off
defparam \bus_a|u_split_target_port|Add1~0 .lut_mask = 16'h55AA;
defparam \bus_a|u_split_target_port|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N0
cycloneive_lcell_comb \bus_a|u_split_target_port|rx_addr_shift~3 (
// Equation(s):
// \bus_a|u_split_target_port|rx_addr_shift~3_combout  = (\bus_a|u_split_target_port|updated_addr~2_combout  & ((!\bus_a|u_split_target_port|addr_bit_count [0]) # (!\bus_a|u_split_target_port|Equal1~0_combout )))

	.dataa(\bus_a|u_split_target_port|Equal1~0_combout ),
	.datab(\bus_a|u_split_target_port|addr_bit_count [0]),
	.datac(\bus_a|u_split_target_port|updated_addr~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|rx_addr_shift~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_addr_shift~3 .lut_mask = 16'h7070;
defparam \bus_a|u_split_target_port|rx_addr_shift~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N1
dffeas \bus_a|u_split_target_port|rx_addr_shift[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|rx_addr_shift~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|rx_addr_shift[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|rx_addr_shift [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_addr_shift[12] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|rx_addr_shift[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneive_lcell_comb \bus_a|u_split_target_port|Add1~4 (
// Equation(s):
// \bus_a|u_split_target_port|Add1~4_combout  = (\bus_a|u_split_target_port|addr_bit_count [2] & (\bus_a|u_split_target_port|Add1~3  $ (GND))) # (!\bus_a|u_split_target_port|addr_bit_count [2] & (!\bus_a|u_split_target_port|Add1~3  & VCC))
// \bus_a|u_split_target_port|Add1~5  = CARRY((\bus_a|u_split_target_port|addr_bit_count [2] & !\bus_a|u_split_target_port|Add1~3 ))

	.dataa(\bus_a|u_split_target_port|addr_bit_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus_a|u_split_target_port|Add1~3 ),
	.combout(\bus_a|u_split_target_port|Add1~4_combout ),
	.cout(\bus_a|u_split_target_port|Add1~5 ));
// synopsys translate_off
defparam \bus_a|u_split_target_port|Add1~4 .lut_mask = 16'hA50A;
defparam \bus_a|u_split_target_port|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneive_lcell_comb \bus_a|u_split_target_port|Add1~6 (
// Equation(s):
// \bus_a|u_split_target_port|Add1~6_combout  = (\bus_a|u_split_target_port|addr_bit_count [3] & (!\bus_a|u_split_target_port|Add1~5 )) # (!\bus_a|u_split_target_port|addr_bit_count [3] & ((\bus_a|u_split_target_port|Add1~5 ) # (GND)))
// \bus_a|u_split_target_port|Add1~7  = CARRY((!\bus_a|u_split_target_port|Add1~5 ) # (!\bus_a|u_split_target_port|addr_bit_count [3]))

	.dataa(\bus_a|u_split_target_port|addr_bit_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus_a|u_split_target_port|Add1~5 ),
	.combout(\bus_a|u_split_target_port|Add1~6_combout ),
	.cout(\bus_a|u_split_target_port|Add1~7 ));
// synopsys translate_off
defparam \bus_a|u_split_target_port|Add1~6 .lut_mask = 16'h5A5F;
defparam \bus_a|u_split_target_port|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y19_N13
dffeas \bus_a|u_split_target_port|addr_bit_count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|Add1~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|rx_addr_shift[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|addr_bit_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|addr_bit_count[3] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|addr_bit_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N14
cycloneive_lcell_comb \bus_a|u_split_target_port|Add1~8 (
// Equation(s):
// \bus_a|u_split_target_port|Add1~8_combout  = \bus_a|u_split_target_port|Add1~7  $ (!\bus_a|u_split_target_port|addr_bit_count [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus_a|u_split_target_port|addr_bit_count [4]),
	.cin(\bus_a|u_split_target_port|Add1~7 ),
	.combout(\bus_a|u_split_target_port|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|Add1~8 .lut_mask = 16'hF00F;
defparam \bus_a|u_split_target_port|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneive_lcell_comb \bus_a|u_split_target_port|addr_bit_count~0 (
// Equation(s):
// \bus_a|u_split_target_port|addr_bit_count~0_combout  = (\bus_a|u_split_target_port|Add1~8_combout  & ((!\bus_a|u_split_target_port|Equal1~0_combout ) # (!\bus_a|u_split_target_port|addr_bit_count [0])))

	.dataa(\bus_a|u_split_target_port|addr_bit_count [0]),
	.datab(gnd),
	.datac(\bus_a|u_split_target_port|Add1~8_combout ),
	.datad(\bus_a|u_split_target_port|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|addr_bit_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|addr_bit_count~0 .lut_mask = 16'h50F0;
defparam \bus_a|u_split_target_port|addr_bit_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N25
dffeas \bus_a|u_split_target_port|addr_bit_count[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|addr_bit_count~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|rx_addr_shift[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|addr_bit_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|addr_bit_count[4] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|addr_bit_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N4
cycloneive_lcell_comb \bus_a|u_split_target_port|Decoder0~2 (
// Equation(s):
// \bus_a|u_split_target_port|Decoder0~2_combout  = (!\bus_a|u_split_target_port|addr_bit_count [0] & (!\bus_a|u_split_target_port|addr_bit_count [4] & (!\bus_a|u_split_target_port|addr_bit_count [1] & \bus_a|u_split_target_port|addr_bit_count [2])))

	.dataa(\bus_a|u_split_target_port|addr_bit_count [0]),
	.datab(\bus_a|u_split_target_port|addr_bit_count [4]),
	.datac(\bus_a|u_split_target_port|addr_bit_count [1]),
	.datad(\bus_a|u_split_target_port|addr_bit_count [2]),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|Decoder0~2 .lut_mask = 16'h0100;
defparam \bus_a|u_split_target_port|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneive_lcell_comb \u_initiator_1|write_ptr[0]~0 (
// Equation(s):
// \u_initiator_1|write_ptr[0]~0_combout  = !\u_initiator_1|write_ptr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_initiator_1|write_ptr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_initiator_1|write_ptr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|write_ptr[0]~0 .lut_mask = 16'h0F0F;
defparam \u_initiator_1|write_ptr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \btn_trigger~input (
	.i(btn_trigger),
	.ibar(gnd),
	.o(\btn_trigger~input_o ));
// synopsys translate_off
defparam \btn_trigger~input .bus_hold = "false";
defparam \btn_trigger~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cycloneive_lcell_comb \trigger_sync_ff1~feeder (
// Equation(s):
// \trigger_sync_ff1~feeder_combout  = \btn_trigger~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\btn_trigger~input_o ),
	.cin(gnd),
	.combout(\trigger_sync_ff1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \trigger_sync_ff1~feeder .lut_mask = 16'hFF00;
defparam \trigger_sync_ff1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N25
dffeas trigger_sync_ff1(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trigger_sync_ff1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trigger_sync_ff1~q ),
	.prn(vcc));
// synopsys translate_off
defparam trigger_sync_ff1.is_wysiwyg = "true";
defparam trigger_sync_ff1.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
cycloneive_lcell_comb \trigger_sync_ff2~feeder (
// Equation(s):
// \trigger_sync_ff2~feeder_combout  = \trigger_sync_ff1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\trigger_sync_ff1~q ),
	.cin(gnd),
	.combout(\trigger_sync_ff2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \trigger_sync_ff2~feeder .lut_mask = 16'hFF00;
defparam \trigger_sync_ff2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N23
dffeas trigger_sync_ff2(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trigger_sync_ff2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trigger_sync_ff2~q ),
	.prn(vcc));
// synopsys translate_off
defparam trigger_sync_ff2.is_wysiwyg = "true";
defparam trigger_sync_ff2.power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N13
dffeas trigger_sync_prev(
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\trigger_sync_ff2~q ),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\trigger_sync_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam trigger_sync_prev.is_wysiwyg = "true";
defparam trigger_sync_prev.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cycloneive_lcell_comb \u_initiator_1|Selector8~0 (
// Equation(s):
// \u_initiator_1|Selector8~0_combout  = (\trigger_sync_ff2~q  & (((!\u_initiator_1|state.S_DONE~q  & \u_initiator_1|state.S_IDLE~q )) # (!\trigger_sync_prev~q ))) # (!\trigger_sync_ff2~q  & (!\u_initiator_1|state.S_DONE~q  & (\u_initiator_1|state.S_IDLE~q 
// )))

	.dataa(\trigger_sync_ff2~q ),
	.datab(\u_initiator_1|state.S_DONE~q ),
	.datac(\u_initiator_1|state.S_IDLE~q ),
	.datad(\trigger_sync_prev~q ),
	.cin(gnd),
	.combout(\u_initiator_1|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|Selector8~0 .lut_mask = 16'h30BA;
defparam \u_initiator_1|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N25
dffeas \u_initiator_1|state.S_IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_initiator_1|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_initiator_1|state.S_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_initiator_1|state.S_IDLE .is_wysiwyg = "true";
defparam \u_initiator_1|state.S_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneive_lcell_comb \u_initiator_1|Selector11~3 (
// Equation(s):
// \u_initiator_1|Selector11~3_combout  = (\trigger_sync_ff2~q  & (!\trigger_sync_prev~q  & !\u_initiator_1|state.S_IDLE~q ))

	.dataa(\trigger_sync_ff2~q ),
	.datab(gnd),
	.datac(\trigger_sync_prev~q ),
	.datad(\u_initiator_1|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\u_initiator_1|Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|Selector11~3 .lut_mask = 16'h000A;
defparam \u_initiator_1|Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N7
dffeas \bus_a|u_split_target_port|bus_data_out_valid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_a|u_split_target_port|tx_active~q ),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|bus_data_out_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|bus_data_out_valid .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|bus_data_out_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N14
cycloneive_lcell_comb \u_bridge_target|u_target_if|target_split_ack~feeder (
// Equation(s):
// \u_bridge_target|u_target_if|target_split_ack~feeder_combout  = \u_bridge_target|u_target_if|current_uses_split_path~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_if|current_uses_split_path~0_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|target_split_ack~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|target_split_ack~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|u_target_if|target_split_ack~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N15
dffeas \u_bridge_target|u_target_if|target_split_ack (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|target_split_ack~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|target_split_ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|target_split_ack .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|target_split_ack .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N25
dffeas \u_bridge_target|u_target_if|state.TGT_WAIT_READ_GRANT (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|state.TGT_WAIT_READ_GRANT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|state.TGT_WAIT_READ_GRANT .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|state.TGT_WAIT_READ_GRANT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N24
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Rx|Selector11~0 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Rx|Selector11~0_combout  = (!\u_bridge_target|u_target_uart|uart_Rx|bit_count [0] & \u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_DATA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_bridge_target|u_target_uart|uart_Rx|bit_count [0]),
	.datad(\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_DATA~q ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Rx|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|Selector11~0 .lut_mask = 16'h0F00;
defparam \u_bridge_target|u_target_uart|uart_Rx|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N16
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_READY_CLEAR~feeder (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_READY_CLEAR~feeder_combout  = \u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_STOP~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_STOP~q ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_READY_CLEAR~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_READY_CLEAR~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_READY_CLEAR~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y12_N17
dffeas \u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_READY_CLEAR (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_READY_CLEAR~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_uart|uart_Rx|state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_READY_CLEAR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_READY_CLEAR .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_READY_CLEAR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N14
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_baud|Add0~0 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_baud|Add0~0_combout  = \u_bridge_target|u_target_uart|uart_baud|rx_acc [0] $ (VCC)
// \u_bridge_target|u_target_uart|uart_baud|Add0~1  = CARRY(\u_bridge_target|u_target_uart|uart_baud|rx_acc [0])

	.dataa(gnd),
	.datab(\u_bridge_target|u_target_uart|uart_baud|rx_acc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_baud|Add0~0_combout ),
	.cout(\u_bridge_target|u_target_uart|uart_baud|Add0~1 ));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|Add0~0 .lut_mask = 16'h33CC;
defparam \u_bridge_target|u_target_uart|uart_baud|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y12_N15
dffeas \u_bridge_target|u_target_uart|uart_baud|rx_acc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_uart|uart_baud|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_baud|rx_acc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|rx_acc[0] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_baud|rx_acc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N16
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_baud|Add0~2 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_baud|Add0~2_combout  = (\u_bridge_target|u_target_uart|uart_baud|rx_acc [1] & (!\u_bridge_target|u_target_uart|uart_baud|Add0~1 )) # (!\u_bridge_target|u_target_uart|uart_baud|rx_acc [1] & 
// ((\u_bridge_target|u_target_uart|uart_baud|Add0~1 ) # (GND)))
// \u_bridge_target|u_target_uart|uart_baud|Add0~3  = CARRY((!\u_bridge_target|u_target_uart|uart_baud|Add0~1 ) # (!\u_bridge_target|u_target_uart|uart_baud|rx_acc [1]))

	.dataa(gnd),
	.datab(\u_bridge_target|u_target_uart|uart_baud|rx_acc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_bridge_target|u_target_uart|uart_baud|Add0~1 ),
	.combout(\u_bridge_target|u_target_uart|uart_baud|Add0~2_combout ),
	.cout(\u_bridge_target|u_target_uart|uart_baud|Add0~3 ));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|Add0~2 .lut_mask = 16'h3C3F;
defparam \u_bridge_target|u_target_uart|uart_baud|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y12_N17
dffeas \u_bridge_target|u_target_uart|uart_baud|rx_acc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_uart|uart_baud|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_baud|rx_acc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|rx_acc[1] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_baud|rx_acc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N18
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_baud|Add0~4 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_baud|Add0~4_combout  = (\u_bridge_target|u_target_uart|uart_baud|rx_acc [2] & (\u_bridge_target|u_target_uart|uart_baud|Add0~3  $ (GND))) # (!\u_bridge_target|u_target_uart|uart_baud|rx_acc [2] & 
// (!\u_bridge_target|u_target_uart|uart_baud|Add0~3  & VCC))
// \u_bridge_target|u_target_uart|uart_baud|Add0~5  = CARRY((\u_bridge_target|u_target_uart|uart_baud|rx_acc [2] & !\u_bridge_target|u_target_uart|uart_baud|Add0~3 ))

	.dataa(gnd),
	.datab(\u_bridge_target|u_target_uart|uart_baud|rx_acc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_bridge_target|u_target_uart|uart_baud|Add0~3 ),
	.combout(\u_bridge_target|u_target_uart|uart_baud|Add0~4_combout ),
	.cout(\u_bridge_target|u_target_uart|uart_baud|Add0~5 ));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|Add0~4 .lut_mask = 16'hC30C;
defparam \u_bridge_target|u_target_uart|uart_baud|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N28
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_baud|rx_acc~0 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_baud|rx_acc~0_combout  = (\u_bridge_target|u_target_uart|uart_baud|Add0~4_combout  & ((!\u_bridge_target|u_target_uart|uart_baud|Equal0~0_combout ) # (!\u_bridge_target|u_target_uart|uart_baud|rx_acc [4])))

	.dataa(\u_bridge_target|u_target_uart|uart_baud|rx_acc [4]),
	.datab(gnd),
	.datac(\u_bridge_target|u_target_uart|uart_baud|Equal0~0_combout ),
	.datad(\u_bridge_target|u_target_uart|uart_baud|Add0~4_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_baud|rx_acc~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|rx_acc~0 .lut_mask = 16'h5F00;
defparam \u_bridge_target|u_target_uart|uart_baud|rx_acc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y12_N29
dffeas \u_bridge_target|u_target_uart|uart_baud|rx_acc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_uart|uart_baud|rx_acc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_baud|rx_acc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|rx_acc[2] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_baud|rx_acc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N20
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_baud|Add0~6 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_baud|Add0~6_combout  = (\u_bridge_target|u_target_uart|uart_baud|rx_acc [3] & (!\u_bridge_target|u_target_uart|uart_baud|Add0~5 )) # (!\u_bridge_target|u_target_uart|uart_baud|rx_acc [3] & 
// ((\u_bridge_target|u_target_uart|uart_baud|Add0~5 ) # (GND)))
// \u_bridge_target|u_target_uart|uart_baud|Add0~7  = CARRY((!\u_bridge_target|u_target_uart|uart_baud|Add0~5 ) # (!\u_bridge_target|u_target_uart|uart_baud|rx_acc [3]))

	.dataa(\u_bridge_target|u_target_uart|uart_baud|rx_acc [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_bridge_target|u_target_uart|uart_baud|Add0~5 ),
	.combout(\u_bridge_target|u_target_uart|uart_baud|Add0~6_combout ),
	.cout(\u_bridge_target|u_target_uart|uart_baud|Add0~7 ));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|Add0~6 .lut_mask = 16'h5A5F;
defparam \u_bridge_target|u_target_uart|uart_baud|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N6
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_baud|rx_acc~1 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_baud|rx_acc~1_combout  = (\u_bridge_target|u_target_uart|uart_baud|Add0~6_combout  & ((!\u_bridge_target|u_target_uart|uart_baud|Equal0~0_combout ) # (!\u_bridge_target|u_target_uart|uart_baud|rx_acc [4])))

	.dataa(\u_bridge_target|u_target_uart|uart_baud|rx_acc [4]),
	.datab(gnd),
	.datac(\u_bridge_target|u_target_uart|uart_baud|Equal0~0_combout ),
	.datad(\u_bridge_target|u_target_uart|uart_baud|Add0~6_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_baud|rx_acc~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|rx_acc~1 .lut_mask = 16'h5F00;
defparam \u_bridge_target|u_target_uart|uart_baud|rx_acc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y12_N7
dffeas \u_bridge_target|u_target_uart|uart_baud|rx_acc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_uart|uart_baud|rx_acc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_baud|rx_acc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|rx_acc[3] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_baud|rx_acc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N26
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_baud|Equal0~0 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_baud|Equal0~0_combout  = (\u_bridge_target|u_target_uart|uart_baud|rx_acc [3] & (!\u_bridge_target|u_target_uart|uart_baud|rx_acc [2] & (\u_bridge_target|u_target_uart|uart_baud|rx_acc [0] & 
// \u_bridge_target|u_target_uart|uart_baud|rx_acc [1])))

	.dataa(\u_bridge_target|u_target_uart|uart_baud|rx_acc [3]),
	.datab(\u_bridge_target|u_target_uart|uart_baud|rx_acc [2]),
	.datac(\u_bridge_target|u_target_uart|uart_baud|rx_acc [0]),
	.datad(\u_bridge_target|u_target_uart|uart_baud|rx_acc [1]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_baud|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|Equal0~0 .lut_mask = 16'h2000;
defparam \u_bridge_target|u_target_uart|uart_baud|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N22
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_baud|Add0~8 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_baud|Add0~8_combout  = \u_bridge_target|u_target_uart|uart_baud|Add0~7  $ (!\u_bridge_target|u_target_uart|uart_baud|rx_acc [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_uart|uart_baud|rx_acc [4]),
	.cin(\u_bridge_target|u_target_uart|uart_baud|Add0~7 ),
	.combout(\u_bridge_target|u_target_uart|uart_baud|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|Add0~8 .lut_mask = 16'hF00F;
defparam \u_bridge_target|u_target_uart|uart_baud|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N10
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_baud|rx_acc~2 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_baud|rx_acc~2_combout  = (\u_bridge_target|u_target_uart|uart_baud|Add0~8_combout  & ((!\u_bridge_target|u_target_uart|uart_baud|rx_acc [4]) # (!\u_bridge_target|u_target_uart|uart_baud|Equal0~0_combout )))

	.dataa(\u_bridge_target|u_target_uart|uart_baud|Equal0~0_combout ),
	.datab(gnd),
	.datac(\u_bridge_target|u_target_uart|uart_baud|rx_acc [4]),
	.datad(\u_bridge_target|u_target_uart|uart_baud|Add0~8_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_baud|rx_acc~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|rx_acc~2 .lut_mask = 16'h5F00;
defparam \u_bridge_target|u_target_uart|uart_baud|rx_acc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y12_N11
dffeas \u_bridge_target|u_target_uart|uart_baud|rx_acc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_uart|uart_baud|rx_acc~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_baud|rx_acc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|rx_acc[4] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_baud|rx_acc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N0
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_baud|Equal2~0 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_baud|Equal2~0_combout  = (!\u_bridge_target|u_target_uart|uart_baud|rx_acc [3] & (!\u_bridge_target|u_target_uart|uart_baud|rx_acc [2] & (!\u_bridge_target|u_target_uart|uart_baud|rx_acc [0] & 
// !\u_bridge_target|u_target_uart|uart_baud|rx_acc [1])))

	.dataa(\u_bridge_target|u_target_uart|uart_baud|rx_acc [3]),
	.datab(\u_bridge_target|u_target_uart|uart_baud|rx_acc [2]),
	.datac(\u_bridge_target|u_target_uart|uart_baud|rx_acc [0]),
	.datad(\u_bridge_target|u_target_uart|uart_baud|rx_acc [1]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_baud|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|Equal2~0 .lut_mask = 16'h0001;
defparam \u_bridge_target|u_target_uart|uart_baud|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N15
cycloneive_io_ibuf \uart_rx~input (
	.i(uart_rx),
	.ibar(gnd),
	.o(\uart_rx~input_o ));
// synopsys translate_off
defparam \uart_rx~input .bus_hold = "false";
defparam \uart_rx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N26
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_START~0 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_START~0_combout  = !\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_READY_CLEAR~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_READY_CLEAR~q ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_START~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_START~0 .lut_mask = 16'h00FF;
defparam \u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_START~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y12_N27
dffeas \u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_START (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_START~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_uart|uart_Rx|state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_START .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N24
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Rx|Equal3~0 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Rx|Equal3~0_combout  = (\u_bridge_target|u_target_uart|uart_Rx|sample [2] & (\u_bridge_target|u_target_uart|uart_Rx|sample [3] & (\u_bridge_target|u_target_uart|uart_Rx|sample [1] & 
// \u_bridge_target|u_target_uart|uart_Rx|sample [0])))

	.dataa(\u_bridge_target|u_target_uart|uart_Rx|sample [2]),
	.datab(\u_bridge_target|u_target_uart|uart_Rx|sample [3]),
	.datac(\u_bridge_target|u_target_uart|uart_Rx|sample [1]),
	.datad(\u_bridge_target|u_target_uart|uart_Rx|sample [0]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Rx|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|Equal3~0 .lut_mask = 16'h8000;
defparam \u_bridge_target|u_target_uart|uart_Rx|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N10
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Rx|sample[2]~4 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Rx|sample[2]~4_combout  = (\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_STOP~q  & ((\u_bridge_target|u_target_uart|uart_Rx|Equal3~0_combout ) # ((!\uart_rx~input_o  & 
// \u_bridge_target|u_target_uart|uart_Rx|sample [3]))))

	.dataa(\uart_rx~input_o ),
	.datab(\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_STOP~q ),
	.datac(\u_bridge_target|u_target_uart|uart_Rx|sample [3]),
	.datad(\u_bridge_target|u_target_uart|uart_Rx|Equal3~0_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Rx|sample[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|sample[2]~4 .lut_mask = 16'hCC40;
defparam \u_bridge_target|u_target_uart|uart_Rx|sample[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N18
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Rx|sample[2]~12 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Rx|sample[2]~12_combout  = (!\u_bridge_target|u_target_uart|uart_Rx|sample[2]~4_combout  & (\u_bridge_target|u_target_uart|uart_Rx|sample[3]~11_combout  & ((\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_START~q 
// ) # (!\u_bridge_target|u_target_uart|uart_Rx|Equal3~0_combout ))))

	.dataa(\u_bridge_target|u_target_uart|uart_Rx|sample[2]~4_combout ),
	.datab(\u_bridge_target|u_target_uart|uart_Rx|Equal3~0_combout ),
	.datac(\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_START~q ),
	.datad(\u_bridge_target|u_target_uart|uart_Rx|sample[3]~11_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Rx|sample[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|sample[2]~12 .lut_mask = 16'h5100;
defparam \u_bridge_target|u_target_uart|uart_Rx|sample[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N30
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Rx|sample[1]~10 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Rx|sample[1]~10_combout  = (\u_bridge_target|u_target_uart|uart_Rx|sample [1] & (((!\u_bridge_target|u_target_uart|uart_Rx|sample [0] & \u_bridge_target|u_target_uart|uart_Rx|sample[2]~12_combout )) # 
// (!\u_bridge_target|u_target_uart|uart_Rx|sample[3]~11_combout ))) # (!\u_bridge_target|u_target_uart|uart_Rx|sample [1] & (\u_bridge_target|u_target_uart|uart_Rx|sample [0] & ((\u_bridge_target|u_target_uart|uart_Rx|sample[2]~12_combout ))))

	.dataa(\u_bridge_target|u_target_uart|uart_Rx|sample [0]),
	.datab(\u_bridge_target|u_target_uart|uart_Rx|sample[3]~11_combout ),
	.datac(\u_bridge_target|u_target_uart|uart_Rx|sample [1]),
	.datad(\u_bridge_target|u_target_uart|uart_Rx|sample[2]~12_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Rx|sample[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|sample[1]~10 .lut_mask = 16'h7A30;
defparam \u_bridge_target|u_target_uart|uart_Rx|sample[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y12_N31
dffeas \u_bridge_target|u_target_uart|uart_Rx|sample[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_uart|uart_Rx|sample[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_Rx|sample [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|sample[1] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_Rx|sample[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N22
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Rx|Equal1~0 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Rx|Equal1~0_combout  = (!\u_bridge_target|u_target_uart|uart_Rx|sample [1] & (!\u_bridge_target|u_target_uart|uart_Rx|sample [2] & !\u_bridge_target|u_target_uart|uart_Rx|sample [0]))

	.dataa(\u_bridge_target|u_target_uart|uart_Rx|sample [1]),
	.datab(gnd),
	.datac(\u_bridge_target|u_target_uart|uart_Rx|sample [2]),
	.datad(\u_bridge_target|u_target_uart|uart_Rx|sample [0]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Rx|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|Equal1~0 .lut_mask = 16'h0005;
defparam \u_bridge_target|u_target_uart|uart_Rx|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N28
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Rx|sample[2]~5 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Rx|sample[2]~5_combout  = ((\u_bridge_target|u_target_uart|uart_Rx|sample [3]) # ((\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_START~q ) # (!\u_bridge_target|u_target_uart|uart_Rx|Equal1~0_combout ))) # 
// (!\uart_rx~input_o )

	.dataa(\uart_rx~input_o ),
	.datab(\u_bridge_target|u_target_uart|uart_Rx|sample [3]),
	.datac(\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_START~q ),
	.datad(\u_bridge_target|u_target_uart|uart_Rx|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Rx|sample[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|sample[2]~5 .lut_mask = 16'hFDFF;
defparam \u_bridge_target|u_target_uart|uart_Rx|sample[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N16
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Rx|sample[3]~11 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Rx|sample[3]~11_combout  = (!\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_READY_CLEAR~q  & (!\u_bridge_target|u_target_uart|uart_baud|rx_acc [4] & (\u_bridge_target|u_target_uart|uart_baud|Equal2~0_combout  & 
// \u_bridge_target|u_target_uart|uart_Rx|sample[2]~5_combout )))

	.dataa(\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_READY_CLEAR~q ),
	.datab(\u_bridge_target|u_target_uart|uart_baud|rx_acc [4]),
	.datac(\u_bridge_target|u_target_uart|uart_baud|Equal2~0_combout ),
	.datad(\u_bridge_target|u_target_uart|uart_Rx|sample[2]~5_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Rx|sample[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|sample[3]~11 .lut_mask = 16'h1000;
defparam \u_bridge_target|u_target_uart|uart_Rx|sample[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N20
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Rx|sample[0]~9 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Rx|sample[0]~9_combout  = (\u_bridge_target|u_target_uart|uart_Rx|sample[3]~11_combout  & (!\u_bridge_target|u_target_uart|uart_Rx|sample [0] & !\u_bridge_target|u_target_uart|uart_Rx|sample[2]~4_combout )) # 
// (!\u_bridge_target|u_target_uart|uart_Rx|sample[3]~11_combout  & (\u_bridge_target|u_target_uart|uart_Rx|sample [0]))

	.dataa(gnd),
	.datab(\u_bridge_target|u_target_uart|uart_Rx|sample[3]~11_combout ),
	.datac(\u_bridge_target|u_target_uart|uart_Rx|sample [0]),
	.datad(\u_bridge_target|u_target_uart|uart_Rx|sample[2]~4_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Rx|sample[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|sample[0]~9 .lut_mask = 16'h303C;
defparam \u_bridge_target|u_target_uart|uart_Rx|sample[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y12_N21
dffeas \u_bridge_target|u_target_uart|uart_Rx|sample[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_uart|uart_Rx|sample[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_Rx|sample [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|sample[0] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_Rx|sample[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N6
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Rx|Add0~1 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Rx|Add0~1_combout  = \u_bridge_target|u_target_uart|uart_Rx|sample [2] $ (((\u_bridge_target|u_target_uart|uart_Rx|sample [0] & \u_bridge_target|u_target_uart|uart_Rx|sample [1])))

	.dataa(\u_bridge_target|u_target_uart|uart_Rx|sample [2]),
	.datab(\u_bridge_target|u_target_uart|uart_Rx|sample [0]),
	.datac(\u_bridge_target|u_target_uart|uart_Rx|sample [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Rx|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|Add0~1 .lut_mask = 16'h6A6A;
defparam \u_bridge_target|u_target_uart|uart_Rx|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N26
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Rx|sample[2]~8 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Rx|sample[2]~8_combout  = (\u_bridge_target|u_target_uart|uart_Rx|Add0~1_combout  & ((\u_bridge_target|u_target_uart|uart_Rx|sample[2]~12_combout ) # ((!\u_bridge_target|u_target_uart|uart_Rx|sample[3]~11_combout  & 
// \u_bridge_target|u_target_uart|uart_Rx|sample [2])))) # (!\u_bridge_target|u_target_uart|uart_Rx|Add0~1_combout  & (!\u_bridge_target|u_target_uart|uart_Rx|sample[3]~11_combout  & (\u_bridge_target|u_target_uart|uart_Rx|sample [2])))

	.dataa(\u_bridge_target|u_target_uart|uart_Rx|Add0~1_combout ),
	.datab(\u_bridge_target|u_target_uart|uart_Rx|sample[3]~11_combout ),
	.datac(\u_bridge_target|u_target_uart|uart_Rx|sample [2]),
	.datad(\u_bridge_target|u_target_uart|uart_Rx|sample[2]~12_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Rx|sample[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|sample[2]~8 .lut_mask = 16'hBA30;
defparam \u_bridge_target|u_target_uart|uart_Rx|sample[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y12_N27
dffeas \u_bridge_target|u_target_uart|uart_Rx|sample[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_uart|uart_Rx|sample[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_Rx|sample [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|sample[2] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_Rx|sample[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N12
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Rx|Add0~0 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Rx|Add0~0_combout  = \u_bridge_target|u_target_uart|uart_Rx|sample [3] $ (((\u_bridge_target|u_target_uart|uart_Rx|sample [2] & (\u_bridge_target|u_target_uart|uart_Rx|sample [1] & 
// \u_bridge_target|u_target_uart|uart_Rx|sample [0]))))

	.dataa(\u_bridge_target|u_target_uart|uart_Rx|sample [2]),
	.datab(\u_bridge_target|u_target_uart|uart_Rx|sample [3]),
	.datac(\u_bridge_target|u_target_uart|uart_Rx|sample [1]),
	.datad(\u_bridge_target|u_target_uart|uart_Rx|sample [0]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Rx|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|Add0~0 .lut_mask = 16'h6CCC;
defparam \u_bridge_target|u_target_uart|uart_Rx|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N8
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Rx|sample[3]~7 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Rx|sample[3]~7_combout  = (\u_bridge_target|u_target_uart|uart_Rx|Add0~0_combout  & ((\u_bridge_target|u_target_uart|uart_Rx|sample[2]~12_combout ) # ((!\u_bridge_target|u_target_uart|uart_Rx|sample[3]~11_combout  & 
// \u_bridge_target|u_target_uart|uart_Rx|sample [3])))) # (!\u_bridge_target|u_target_uart|uart_Rx|Add0~0_combout  & (!\u_bridge_target|u_target_uart|uart_Rx|sample[3]~11_combout  & (\u_bridge_target|u_target_uart|uart_Rx|sample [3])))

	.dataa(\u_bridge_target|u_target_uart|uart_Rx|Add0~0_combout ),
	.datab(\u_bridge_target|u_target_uart|uart_Rx|sample[3]~11_combout ),
	.datac(\u_bridge_target|u_target_uart|uart_Rx|sample [3]),
	.datad(\u_bridge_target|u_target_uart|uart_Rx|sample[2]~12_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Rx|sample[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|sample[3]~7 .lut_mask = 16'hBA30;
defparam \u_bridge_target|u_target_uart|uart_Rx|sample[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y12_N9
dffeas \u_bridge_target|u_target_uart|uart_Rx|sample[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_uart|uart_Rx|sample[3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_Rx|sample [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|sample[3] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_Rx|sample[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N22
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Rx|scratch[0]~0 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Rx|scratch[0]~0_combout  = (\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_DATA~q  & (\u_bridge_target|u_target_uart|uart_Rx|sample [3] & \u_bridge_target|u_target_uart|uart_Rx|Equal1~0_combout ))

	.dataa(gnd),
	.datab(\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_DATA~q ),
	.datac(\u_bridge_target|u_target_uart|uart_Rx|sample [3]),
	.datad(\u_bridge_target|u_target_uart|uart_Rx|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Rx|scratch[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|scratch[0]~0 .lut_mask = 16'hC000;
defparam \u_bridge_target|u_target_uart|uart_Rx|scratch[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N24
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_baud|Equal2~1 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_baud|Equal2~1_combout  = (!\u_bridge_target|u_target_uart|uart_baud|rx_acc [4] & \u_bridge_target|u_target_uart|uart_baud|Equal2~0_combout )

	.dataa(\u_bridge_target|u_target_uart|uart_baud|rx_acc [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_uart|uart_baud|Equal2~0_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_baud|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|Equal2~1 .lut_mask = 16'h5500;
defparam \u_bridge_target|u_target_uart|uart_baud|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N0
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Rx|sample[2]~6 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Rx|sample[2]~6_combout  = (!\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_START~q  & \u_bridge_target|u_target_uart|uart_Rx|Equal3~0_combout )

	.dataa(gnd),
	.datab(\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_START~q ),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_uart|uart_Rx|Equal3~0_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Rx|sample[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|sample[2]~6 .lut_mask = 16'h3300;
defparam \u_bridge_target|u_target_uart|uart_Rx|sample[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N10
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Rx|bit_count[0]~0 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Rx|bit_count[0]~0_combout  = (\u_bridge_target|u_target_uart|uart_baud|Equal2~1_combout  & ((\u_bridge_target|u_target_uart|uart_Rx|scratch[0]~0_combout ) # ((\u_bridge_target|u_target_uart|uart_Rx|sample[2]~4_combout ) 
// # (\u_bridge_target|u_target_uart|uart_Rx|sample[2]~6_combout ))))

	.dataa(\u_bridge_target|u_target_uart|uart_Rx|scratch[0]~0_combout ),
	.datab(\u_bridge_target|u_target_uart|uart_Rx|sample[2]~4_combout ),
	.datac(\u_bridge_target|u_target_uart|uart_baud|Equal2~1_combout ),
	.datad(\u_bridge_target|u_target_uart|uart_Rx|sample[2]~6_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Rx|bit_count[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|bit_count[0]~0 .lut_mask = 16'hF0E0;
defparam \u_bridge_target|u_target_uart|uart_Rx|bit_count[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N25
dffeas \u_bridge_target|u_target_uart|uart_Rx|bit_count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_uart|uart_Rx|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_uart|uart_Rx|bit_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_Rx|bit_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|bit_count[0] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_Rx|bit_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N6
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Rx|Selector10~0 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Rx|Selector10~0_combout  = (\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_DATA~q  & (\u_bridge_target|u_target_uart|uart_Rx|bit_count [1] $ (\u_bridge_target|u_target_uart|uart_Rx|bit_count [0])))

	.dataa(gnd),
	.datab(\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_DATA~q ),
	.datac(\u_bridge_target|u_target_uart|uart_Rx|bit_count [1]),
	.datad(\u_bridge_target|u_target_uart|uart_Rx|bit_count [0]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Rx|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|Selector10~0 .lut_mask = 16'h0CC0;
defparam \u_bridge_target|u_target_uart|uart_Rx|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N7
dffeas \u_bridge_target|u_target_uart|uart_Rx|bit_count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_uart|uart_Rx|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_uart|uart_Rx|bit_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_Rx|bit_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|bit_count[1] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_Rx|bit_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N12
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Rx|Selector9~0 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Rx|Selector9~0_combout  = (\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_DATA~q  & (\u_bridge_target|u_target_uart|uart_Rx|bit_count [2] $ (((\u_bridge_target|u_target_uart|uart_Rx|bit_count [1] & 
// \u_bridge_target|u_target_uart|uart_Rx|bit_count [0])))))

	.dataa(\u_bridge_target|u_target_uart|uart_Rx|bit_count [1]),
	.datab(\u_bridge_target|u_target_uart|uart_Rx|bit_count [0]),
	.datac(\u_bridge_target|u_target_uart|uart_Rx|bit_count [2]),
	.datad(\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_DATA~q ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Rx|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|Selector9~0 .lut_mask = 16'h7800;
defparam \u_bridge_target|u_target_uart|uart_Rx|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N13
dffeas \u_bridge_target|u_target_uart|uart_Rx|bit_count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_uart|uart_Rx|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_uart|uart_Rx|bit_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_Rx|bit_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|bit_count[2] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_Rx|bit_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N10
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Rx|Add1~0 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Rx|Add1~0_combout  = \u_bridge_target|u_target_uart|uart_Rx|bit_count [3] $ (((\u_bridge_target|u_target_uart|uart_Rx|bit_count [2] & (\u_bridge_target|u_target_uart|uart_Rx|bit_count [0] & 
// \u_bridge_target|u_target_uart|uart_Rx|bit_count [1]))))

	.dataa(\u_bridge_target|u_target_uart|uart_Rx|bit_count [2]),
	.datab(\u_bridge_target|u_target_uart|uart_Rx|bit_count [0]),
	.datac(\u_bridge_target|u_target_uart|uart_Rx|bit_count [3]),
	.datad(\u_bridge_target|u_target_uart|uart_Rx|bit_count [1]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Rx|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|Add1~0 .lut_mask = 16'h78F0;
defparam \u_bridge_target|u_target_uart|uart_Rx|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N30
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Rx|Selector8~0 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Rx|Selector8~0_combout  = (\u_bridge_target|u_target_uart|uart_Rx|Add1~0_combout  & \u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_DATA~q )

	.dataa(\u_bridge_target|u_target_uart|uart_Rx|Add1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_DATA~q ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Rx|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|Selector8~0 .lut_mask = 16'hAA00;
defparam \u_bridge_target|u_target_uart|uart_Rx|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N31
dffeas \u_bridge_target|u_target_uart|uart_Rx|bit_count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_uart|uart_Rx|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_uart|uart_Rx|bit_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_Rx|bit_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|bit_count[3] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_Rx|bit_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N16
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Rx|state~12 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Rx|state~12_combout  = (\u_bridge_target|u_target_uart|uart_Rx|bit_count [1]) # ((\u_bridge_target|u_target_uart|uart_Rx|bit_count [0]) # ((\u_bridge_target|u_target_uart|uart_Rx|bit_count [2]) # 
// (!\u_bridge_target|u_target_uart|uart_Rx|bit_count [3])))

	.dataa(\u_bridge_target|u_target_uart|uart_Rx|bit_count [1]),
	.datab(\u_bridge_target|u_target_uart|uart_Rx|bit_count [0]),
	.datac(\u_bridge_target|u_target_uart|uart_Rx|bit_count [3]),
	.datad(\u_bridge_target|u_target_uart|uart_Rx|bit_count [2]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Rx|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|state~12 .lut_mask = 16'hFFEF;
defparam \u_bridge_target|u_target_uart|uart_Rx|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N24
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Rx|state~13 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Rx|state~13_combout  = (\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_STOP~q  & ((\uart_rx~input_o ) # (!\u_bridge_target|u_target_uart|uart_Rx|sample [3])))

	.dataa(\uart_rx~input_o ),
	.datab(gnd),
	.datac(\u_bridge_target|u_target_uart|uart_Rx|sample [3]),
	.datad(\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_STOP~q ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Rx|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|state~13 .lut_mask = 16'hAF00;
defparam \u_bridge_target|u_target_uart|uart_Rx|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N20
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Rx|state~14 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Rx|state~14_combout  = (\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_DATA~q ) # ((!\u_bridge_target|u_target_uart|uart_Rx|Equal3~0_combout  & ((\u_bridge_target|u_target_uart|uart_Rx|state~13_combout ) # 
// (!\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_START~q ))))

	.dataa(\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_START~q ),
	.datab(\u_bridge_target|u_target_uart|uart_Rx|state~13_combout ),
	.datac(\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_DATA~q ),
	.datad(\u_bridge_target|u_target_uart|uart_Rx|Equal3~0_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Rx|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|state~14 .lut_mask = 16'hF0FD;
defparam \u_bridge_target|u_target_uart|uart_Rx|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N14
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Rx|state~15 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Rx|state~15_combout  = (\u_bridge_target|u_target_uart|uart_baud|Equal2~1_combout  & (((!\u_bridge_target|u_target_uart|uart_Rx|state~12_combout  & \u_bridge_target|u_target_uart|uart_Rx|Equal3~0_combout )) # 
// (!\u_bridge_target|u_target_uart|uart_Rx|state~14_combout )))

	.dataa(\u_bridge_target|u_target_uart|uart_Rx|state~12_combout ),
	.datab(\u_bridge_target|u_target_uart|uart_Rx|state~14_combout ),
	.datac(\u_bridge_target|u_target_uart|uart_baud|Equal2~1_combout ),
	.datad(\u_bridge_target|u_target_uart|uart_Rx|Equal3~0_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Rx|state~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|state~15 .lut_mask = 16'h7030;
defparam \u_bridge_target|u_target_uart|uart_Rx|state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y12_N7
dffeas \u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_STOP (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_DATA~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_bridge_target|u_target_uart|uart_Rx|state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_STOP .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_STOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N8
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_DATA~0 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_DATA~0_combout  = (\u_bridge_target|u_target_uart|uart_Rx|state~15_combout  & (!\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_STOP~q  & 
// (!\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_DATA~q  & !\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_READY_CLEAR~q ))) # (!\u_bridge_target|u_target_uart|uart_Rx|state~15_combout  & 
// (((\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_DATA~q ))))

	.dataa(\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_STOP~q ),
	.datab(\u_bridge_target|u_target_uart|uart_Rx|state~15_combout ),
	.datac(\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_DATA~q ),
	.datad(\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_READY_CLEAR~q ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_DATA~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_DATA~0 .lut_mask = 16'h3034;
defparam \u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_DATA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y12_N9
dffeas \u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_DATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_DATA~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_DATA .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N6
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Rx|ready~1 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Rx|ready~1_combout  = (\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_DATA~q ) # ((\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_STOP~q ) # (!\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_START~q 
// ))

	.dataa(gnd),
	.datab(\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_DATA~q ),
	.datac(\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_STOP~q ),
	.datad(\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_START~q ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Rx|ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|ready~1 .lut_mask = 16'hFCFF;
defparam \u_bridge_target|u_target_uart|uart_Rx|ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N1
dffeas \u_bridge_target|uart_ready_q (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_bridge_target|u_target_uart|uart_Rx|ready~q ),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|uart_ready_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|uart_ready_q .is_wysiwyg = "true";
defparam \u_bridge_target|uart_ready_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N14
cycloneive_lcell_comb \u_bridge_target|Selector20~1 (
// Equation(s):
// \u_bridge_target|Selector20~1_combout  = (!\u_bridge_target|resp_rx_state.RESP_RX_HOLD~q  & (!\u_bridge_target|uart_ready_q~q  & \u_bridge_target|u_target_uart|uart_Rx|ready~q ))

	.dataa(\u_bridge_target|resp_rx_state.RESP_RX_HOLD~q ),
	.datab(\u_bridge_target|uart_ready_q~q ),
	.datac(\u_bridge_target|u_target_uart|uart_Rx|ready~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_bridge_target|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|Selector20~1 .lut_mask = 16'h1010;
defparam \u_bridge_target|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N15
dffeas \u_bridge_target|uart_ready_clr (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|Selector20~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|uart_ready_clr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|uart_ready_clr .is_wysiwyg = "true";
defparam \u_bridge_target|uart_ready_clr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N4
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Rx|ready~0 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Rx|ready~0_combout  = (\u_bridge_target|u_target_uart|uart_Rx|ready~q  & !\u_bridge_target|uart_ready_clr~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_bridge_target|u_target_uart|uart_Rx|ready~q ),
	.datad(\u_bridge_target|uart_ready_clr~q ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Rx|ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|ready~0 .lut_mask = 16'h00F0;
defparam \u_bridge_target|u_target_uart|uart_Rx|ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N28
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Rx|ready~2 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Rx|ready~2_combout  = (\u_bridge_target|u_target_uart|uart_baud|Equal2~1_combout  & ((\u_bridge_target|u_target_uart|uart_Rx|sample[2]~4_combout ) # ((\u_bridge_target|u_target_uart|uart_Rx|ready~1_combout  & 
// \u_bridge_target|u_target_uart|uart_Rx|ready~0_combout )))) # (!\u_bridge_target|u_target_uart|uart_baud|Equal2~1_combout  & (((\u_bridge_target|u_target_uart|uart_Rx|ready~0_combout ))))

	.dataa(\u_bridge_target|u_target_uart|uart_Rx|ready~1_combout ),
	.datab(\u_bridge_target|u_target_uart|uart_Rx|sample[2]~4_combout ),
	.datac(\u_bridge_target|u_target_uart|uart_baud|Equal2~1_combout ),
	.datad(\u_bridge_target|u_target_uart|uart_Rx|ready~0_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Rx|ready~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|ready~2 .lut_mask = 16'hEFC0;
defparam \u_bridge_target|u_target_uart|uart_Rx|ready~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y12_N29
dffeas \u_bridge_target|u_target_uart|uart_Rx|ready (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_uart|uart_Rx|ready~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_Rx|ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|ready .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_Rx|ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N0
cycloneive_lcell_comb \u_bridge_target|resp_valid_reg~0 (
// Equation(s):
// \u_bridge_target|resp_valid_reg~0_combout  = (\u_bridge_target|u_target_uart|uart_Rx|ready~q  & !\u_bridge_target|uart_ready_q~q )

	.dataa(gnd),
	.datab(\u_bridge_target|u_target_uart|uart_Rx|ready~q ),
	.datac(\u_bridge_target|uart_ready_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_bridge_target|resp_valid_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|resp_valid_reg~0 .lut_mask = 16'h0C0C;
defparam \u_bridge_target|resp_valid_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N28
cycloneive_lcell_comb \u_bridge_target|Selector21~0 (
// Equation(s):
// \u_bridge_target|Selector21~0_combout  = (\u_bridge_target|resp_rx_state.RESP_RX_HOLD~q  & (\u_bridge_target|resp_valid_reg~q )) # (!\u_bridge_target|resp_rx_state.RESP_RX_HOLD~q  & (((\u_bridge_target|resp_rx_state.RESP_RX_WAIT_FLAGS~q  & 
// \u_bridge_target|resp_valid_reg~0_combout ))))

	.dataa(\u_bridge_target|resp_valid_reg~q ),
	.datab(\u_bridge_target|resp_rx_state.RESP_RX_WAIT_FLAGS~q ),
	.datac(\u_bridge_target|resp_rx_state.RESP_RX_HOLD~q ),
	.datad(\u_bridge_target|resp_valid_reg~0_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|Selector21~0 .lut_mask = 16'hACA0;
defparam \u_bridge_target|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N29
dffeas \u_bridge_target|resp_rx_state.RESP_RX_HOLD (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|resp_rx_state.RESP_RX_HOLD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|resp_rx_state.RESP_RX_HOLD .is_wysiwyg = "true";
defparam \u_bridge_target|resp_rx_state.RESP_RX_HOLD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N18
cycloneive_lcell_comb \u_bridge_target|Selector20~0 (
// Equation(s):
// \u_bridge_target|Selector20~0_combout  = (\u_bridge_target|resp_rx_state.RESP_RX_HOLD~q  & (\u_bridge_target|resp_valid_reg~q  & (\u_bridge_target|resp_rx_state.RESP_RX_WAIT_FLAGS~q ))) # (!\u_bridge_target|resp_rx_state.RESP_RX_HOLD~q  & 
// ((\u_bridge_target|resp_rx_state.RESP_RX_WAIT_FLAGS~q  $ (\u_bridge_target|resp_valid_reg~0_combout ))))

	.dataa(\u_bridge_target|resp_rx_state.RESP_RX_HOLD~q ),
	.datab(\u_bridge_target|resp_valid_reg~q ),
	.datac(\u_bridge_target|resp_rx_state.RESP_RX_WAIT_FLAGS~q ),
	.datad(\u_bridge_target|resp_valid_reg~0_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|Selector20~0 .lut_mask = 16'h85D0;
defparam \u_bridge_target|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N19
dffeas \u_bridge_target|resp_rx_state.RESP_RX_WAIT_FLAGS (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|resp_rx_state.RESP_RX_WAIT_FLAGS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|resp_rx_state.RESP_RX_WAIT_FLAGS .is_wysiwyg = "true";
defparam \u_bridge_target|resp_rx_state.RESP_RX_WAIT_FLAGS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N16
cycloneive_lcell_comb \u_bridge_target|resp_valid_reg~1 (
// Equation(s):
// \u_bridge_target|resp_valid_reg~1_combout  = (\u_bridge_target|u_target_if|state.TGT_WAIT_RESPONSE~q  & (\u_bridge_target|resp_rx_state.RESP_RX_WAIT_FLAGS~q  & ((\u_bridge_target|resp_valid_reg~0_combout )))) # 
// (!\u_bridge_target|u_target_if|state.TGT_WAIT_RESPONSE~q  & ((\u_bridge_target|resp_valid_reg~q ) # ((\u_bridge_target|resp_rx_state.RESP_RX_WAIT_FLAGS~q  & \u_bridge_target|resp_valid_reg~0_combout ))))

	.dataa(\u_bridge_target|u_target_if|state.TGT_WAIT_RESPONSE~q ),
	.datab(\u_bridge_target|resp_rx_state.RESP_RX_WAIT_FLAGS~q ),
	.datac(\u_bridge_target|resp_valid_reg~q ),
	.datad(\u_bridge_target|resp_valid_reg~0_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|resp_valid_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|resp_valid_reg~1 .lut_mask = 16'hDC50;
defparam \u_bridge_target|resp_valid_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N17
dffeas \u_bridge_target|resp_valid_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|resp_valid_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|resp_valid_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|resp_valid_reg .is_wysiwyg = "true";
defparam \u_bridge_target|resp_valid_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N30
cycloneive_lcell_comb \u_bridge_target|u_target_if|Selector22~0 (
// Equation(s):
// \u_bridge_target|u_target_if|Selector22~0_combout  = (\u_bridge_target|always2~0_combout  & ((\u_bridge_target|u_target_if|state.TGT_SEND_REQ~q ) # ((\u_bridge_target|u_target_if|state.TGT_WAIT_RESPONSE~q  & !\u_bridge_target|resp_valid_reg~q )))) # 
// (!\u_bridge_target|always2~0_combout  & (((\u_bridge_target|u_target_if|state.TGT_WAIT_RESPONSE~q  & !\u_bridge_target|resp_valid_reg~q ))))

	.dataa(\u_bridge_target|always2~0_combout ),
	.datab(\u_bridge_target|u_target_if|state.TGT_SEND_REQ~q ),
	.datac(\u_bridge_target|u_target_if|state.TGT_WAIT_RESPONSE~q ),
	.datad(\u_bridge_target|resp_valid_reg~q ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|Selector22~0 .lut_mask = 16'h88F8;
defparam \u_bridge_target|u_target_if|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N31
dffeas \u_bridge_target|u_target_if|state.TGT_WAIT_RESPONSE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|state.TGT_WAIT_RESPONSE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|state.TGT_WAIT_RESPONSE .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|state.TGT_WAIT_RESPONSE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N30
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Rx|scratch[0]~1 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Rx|scratch[0]~1_combout  = (!\u_bridge_target|u_target_uart|uart_Rx|bit_count [2] & (!\u_bridge_target|u_target_uart|uart_Rx|bit_count [0] & (!\u_bridge_target|u_target_uart|uart_Rx|bit_count [1] & 
// \u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_START~q )))

	.dataa(\u_bridge_target|u_target_uart|uart_Rx|bit_count [2]),
	.datab(\u_bridge_target|u_target_uart|uart_Rx|bit_count [0]),
	.datac(\u_bridge_target|u_target_uart|uart_Rx|bit_count [1]),
	.datad(\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_START~q ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Rx|scratch[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|scratch[0]~1 .lut_mask = 16'h0100;
defparam \u_bridge_target|u_target_uart|uart_Rx|scratch[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N2
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Rx|scratch[0]~2 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Rx|scratch[0]~2_combout  = (\u_bridge_target|u_target_uart|uart_baud|Equal2~1_combout  & ((\u_bridge_target|u_target_uart|uart_Rx|sample[2]~6_combout ) # ((\u_bridge_target|u_target_uart|uart_Rx|scratch[0]~0_combout  & 
// \u_bridge_target|u_target_uart|uart_Rx|scratch[0]~1_combout ))))

	.dataa(\u_bridge_target|u_target_uart|uart_Rx|scratch[0]~0_combout ),
	.datab(\u_bridge_target|u_target_uart|uart_Rx|scratch[0]~1_combout ),
	.datac(\u_bridge_target|u_target_uart|uart_baud|Equal2~1_combout ),
	.datad(\u_bridge_target|u_target_uart|uart_Rx|sample[2]~6_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Rx|scratch[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|scratch[0]~2 .lut_mask = 16'hF080;
defparam \u_bridge_target|u_target_uart|uart_Rx|scratch[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N18
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Rx|scratch[0]~3 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Rx|scratch[0]~3_combout  = (\u_bridge_target|u_target_uart|uart_Rx|scratch[0]~2_combout  & (\uart_rx~input_o  & ((\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_START~q )))) # 
// (!\u_bridge_target|u_target_uart|uart_Rx|scratch[0]~2_combout  & (((\u_bridge_target|u_target_uart|uart_Rx|scratch [0]))))

	.dataa(\uart_rx~input_o ),
	.datab(\u_bridge_target|u_target_uart|uart_Rx|scratch[0]~2_combout ),
	.datac(\u_bridge_target|u_target_uart|uart_Rx|scratch [0]),
	.datad(\u_bridge_target|u_target_uart|uart_Rx|state.RX_STATE_START~q ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Rx|scratch[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|scratch[0]~3 .lut_mask = 16'hB830;
defparam \u_bridge_target|u_target_uart|uart_Rx|scratch[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y12_N19
dffeas \u_bridge_target|u_target_uart|uart_Rx|scratch[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_uart|uart_Rx|scratch[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_Rx|scratch [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|scratch[0] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_Rx|scratch[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N12
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Rx|data[0]~0 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Rx|data[0]~0_combout  = (\u_bridge_target|u_target_uart|uart_baud|Equal2~1_combout  & ((\u_bridge_target|u_target_uart|uart_Rx|sample[2]~4_combout  & ((\u_bridge_target|u_target_uart|uart_Rx|scratch [0]))) # 
// (!\u_bridge_target|u_target_uart|uart_Rx|sample[2]~4_combout  & (\u_bridge_target|u_target_uart|uart_Rx|data [0])))) # (!\u_bridge_target|u_target_uart|uart_baud|Equal2~1_combout  & (((\u_bridge_target|u_target_uart|uart_Rx|data [0]))))

	.dataa(\u_bridge_target|u_target_uart|uart_baud|Equal2~1_combout ),
	.datab(\u_bridge_target|u_target_uart|uart_Rx|sample[2]~4_combout ),
	.datac(\u_bridge_target|u_target_uart|uart_Rx|data [0]),
	.datad(\u_bridge_target|u_target_uart|uart_Rx|scratch [0]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Rx|data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|data[0]~0 .lut_mask = 16'hF870;
defparam \u_bridge_target|u_target_uart|uart_Rx|data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y12_N13
dffeas \u_bridge_target|u_target_uart|uart_Rx|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_uart|uart_Rx|data[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_Rx|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Rx|data[0] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_Rx|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N20
cycloneive_lcell_comb \u_bridge_target|resp_pending.is_write~0 (
// Equation(s):
// \u_bridge_target|resp_pending.is_write~0_combout  = (\u_bridge_target|resp_rx_state.RESP_RX_WAIT_FLAGS~q  & ((\u_bridge_target|resp_valid_reg~0_combout  & (\u_bridge_target|u_target_uart|uart_Rx|data [0])) # (!\u_bridge_target|resp_valid_reg~0_combout  & 
// ((\u_bridge_target|resp_pending.is_write~q ))))) # (!\u_bridge_target|resp_rx_state.RESP_RX_WAIT_FLAGS~q  & (((\u_bridge_target|resp_pending.is_write~q ))))

	.dataa(\u_bridge_target|u_target_uart|uart_Rx|data [0]),
	.datab(\u_bridge_target|resp_rx_state.RESP_RX_WAIT_FLAGS~q ),
	.datac(\u_bridge_target|resp_pending.is_write~q ),
	.datad(\u_bridge_target|resp_valid_reg~0_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|resp_pending.is_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|resp_pending.is_write~0 .lut_mask = 16'hB8F0;
defparam \u_bridge_target|resp_pending.is_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N21
dffeas \u_bridge_target|resp_pending.is_write (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|resp_pending.is_write~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|resp_pending.is_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|resp_pending.is_write .is_wysiwyg = "true";
defparam \u_bridge_target|resp_pending.is_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N10
cycloneive_lcell_comb \u_bridge_target|u_target_if|Selector19~0 (
// Equation(s):
// \u_bridge_target|u_target_if|Selector19~0_combout  = (\u_bridge_target|u_target_if|state.TGT_WAIT_RESPONSE~q  & (\u_bridge_target|resp_valid_reg~q  & ((\u_bridge_target|resp_pending.is_write~q ) # (!\u_bridge_target|u_target_if|current_uses_split_path~q 
// ))))

	.dataa(\u_bridge_target|u_target_if|state.TGT_WAIT_RESPONSE~q ),
	.datab(\u_bridge_target|resp_pending.is_write~q ),
	.datac(\u_bridge_target|u_target_if|current_uses_split_path~q ),
	.datad(\u_bridge_target|resp_valid_reg~q ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|Selector19~0 .lut_mask = 16'h8A00;
defparam \u_bridge_target|u_target_if|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N8
cycloneive_lcell_comb \u_bridge_target|u_target_if|Selector19~1 (
// Equation(s):
// \u_bridge_target|u_target_if|Selector19~1_combout  = (!\u_bridge_target|u_target_if|Selector19~0_combout  & ((!\bus_a|u_arbiter|current_state.GRANT_SPLIT~q ) # (!\u_bridge_target|u_target_if|state.TGT_WAIT_READ_GRANT~q )))

	.dataa(gnd),
	.datab(\u_bridge_target|u_target_if|state.TGT_WAIT_READ_GRANT~q ),
	.datac(\bus_a|u_arbiter|current_state.GRANT_SPLIT~q ),
	.datad(\u_bridge_target|u_target_if|Selector19~0_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|Selector19~1 .lut_mask = 16'h003F;
defparam \u_bridge_target|u_target_if|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N0
cycloneive_lcell_comb \u_bridge_target|u_target_if|Selector9~2 (
// Equation(s):
// \u_bridge_target|u_target_if|Selector9~2_combout  = ((\bus_a|u_split_target_port|target_addr_in_valid~q  & (!\u_bridge_target|u_target_if|map_to_bus_b~2_combout  & !\u_bridge_target|u_target_if|state.TGT_IDLE~q ))) # 
// (!\u_bridge_target|u_target_if|Selector19~1_combout )

	.dataa(\bus_a|u_split_target_port|target_addr_in_valid~q ),
	.datab(\u_bridge_target|u_target_if|map_to_bus_b~2_combout ),
	.datac(\u_bridge_target|u_target_if|Selector19~1_combout ),
	.datad(\u_bridge_target|u_target_if|state.TGT_IDLE~q ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|Selector9~2 .lut_mask = 16'h0F2F;
defparam \u_bridge_target|u_target_if|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N1
dffeas \u_bridge_target|u_target_if|target_ack (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|Selector9~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|target_ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|target_ack .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|target_ack .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N8
cycloneive_lcell_comb \bus_a|split_response_pending~0 (
// Equation(s):
// \bus_a|split_response_pending~0_combout  = (!\u_bridge_target|u_target_if|target_ack~q  & ((\u_bridge_target|u_target_if|target_split_ack~q ) # (\bus_a|split_response_pending~q )))

	.dataa(gnd),
	.datab(\u_bridge_target|u_target_if|target_split_ack~q ),
	.datac(\bus_a|split_response_pending~q ),
	.datad(\u_bridge_target|u_target_if|target_ack~q ),
	.cin(gnd),
	.combout(\bus_a|split_response_pending~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|split_response_pending~0 .lut_mask = 16'h00FC;
defparam \bus_a|split_response_pending~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N9
dffeas \bus_a|split_response_pending (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|split_response_pending~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|split_response_pending~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|split_response_pending .is_wysiwyg = "true";
defparam \bus_a|split_response_pending .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N16
cycloneive_lcell_comb \bus_a|u_addr_decoder|addr_bit_count[0]~5 (
// Equation(s):
// \bus_a|u_addr_decoder|addr_bit_count[0]~5_combout  = \bus_a|u_addr_decoder|addr_bit_count [0] $ (VCC)
// \bus_a|u_addr_decoder|addr_bit_count[0]~6  = CARRY(\bus_a|u_addr_decoder|addr_bit_count [0])

	.dataa(gnd),
	.datab(\bus_a|u_addr_decoder|addr_bit_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus_a|u_addr_decoder|addr_bit_count[0]~5_combout ),
	.cout(\bus_a|u_addr_decoder|addr_bit_count[0]~6 ));
// synopsys translate_off
defparam \bus_a|u_addr_decoder|addr_bit_count[0]~5 .lut_mask = 16'h33CC;
defparam \bus_a|u_addr_decoder|addr_bit_count[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N8
cycloneive_lcell_comb \u_initiator_1|Selector10~0 (
// Equation(s):
// \u_initiator_1|Selector10~0_combout  = (!\u_initiator_1|Selector11~4_combout  & ((\u_initiator_1|Selector11~5_combout  & (\u_initiator_1|Selector11~2_combout )) # (!\u_initiator_1|Selector11~5_combout  & ((\u_initiator_1|state.S_WRITE_HOLD~q )))))

	.dataa(\u_initiator_1|Selector11~4_combout ),
	.datab(\u_initiator_1|Selector11~2_combout ),
	.datac(\u_initiator_1|state.S_WRITE_HOLD~q ),
	.datad(\u_initiator_1|Selector11~5_combout ),
	.cin(gnd),
	.combout(\u_initiator_1|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|Selector10~0 .lut_mask = 16'h4450;
defparam \u_initiator_1|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N9
dffeas \u_initiator_1|state.S_WRITE_HOLD (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_initiator_1|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_initiator_1|state.S_WRITE_HOLD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_initiator_1|state.S_WRITE_HOLD .is_wysiwyg = "true";
defparam \u_initiator_1|state.S_WRITE_HOLD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N0
cycloneive_lcell_comb \u_initiator_1|Selector11~6 (
// Equation(s):
// \u_initiator_1|Selector11~6_combout  = (\u_initiator_1|state.S_WRITE_HOLD~q  & (!\bus_a|init1_arbiter_grant~combout  & !\bus_a|u_init_port_1|init_ack_reg~q ))

	.dataa(gnd),
	.datab(\u_initiator_1|state.S_WRITE_HOLD~q ),
	.datac(\bus_a|init1_arbiter_grant~combout ),
	.datad(\bus_a|u_init_port_1|init_ack_reg~q ),
	.cin(gnd),
	.combout(\u_initiator_1|Selector11~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|Selector11~6 .lut_mask = 16'h000C;
defparam \u_initiator_1|Selector11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N26
cycloneive_lcell_comb \u_initiator_1|Selector11~7 (
// Equation(s):
// \u_initiator_1|Selector11~7_combout  = (!\u_initiator_1|Selector11~4_combout  & ((\u_initiator_1|Selector11~5_combout  & (\u_initiator_1|Selector11~6_combout )) # (!\u_initiator_1|Selector11~5_combout  & ((\u_initiator_1|state.S_WRITE_WAIT_ACK~q )))))

	.dataa(\u_initiator_1|Selector11~4_combout ),
	.datab(\u_initiator_1|Selector11~6_combout ),
	.datac(\u_initiator_1|state.S_WRITE_WAIT_ACK~q ),
	.datad(\u_initiator_1|Selector11~5_combout ),
	.cin(gnd),
	.combout(\u_initiator_1|Selector11~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|Selector11~7 .lut_mask = 16'h4450;
defparam \u_initiator_1|Selector11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N27
dffeas \u_initiator_1|state.S_WRITE_WAIT_ACK (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_initiator_1|Selector11~7_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_initiator_1|state.S_WRITE_WAIT_ACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_initiator_1|state.S_WRITE_WAIT_ACK .is_wysiwyg = "true";
defparam \u_initiator_1|state.S_WRITE_WAIT_ACK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N28
cycloneive_lcell_comb \u_initiator_1|Selector2~0 (
// Equation(s):
// \u_initiator_1|Selector2~0_combout  = (\u_initiator_1|state.S_READ_WAIT~q ) # ((!\bus_a|u_init_port_1|init_ack_reg~q  & ((\u_initiator_1|state.S_WRITE_HOLD~q ) # (\u_initiator_1|state.S_WRITE_WAIT_ACK~q ))))

	.dataa(\bus_a|u_init_port_1|init_ack_reg~q ),
	.datab(\u_initiator_1|state.S_READ_WAIT~q ),
	.datac(\u_initiator_1|state.S_WRITE_HOLD~q ),
	.datad(\u_initiator_1|state.S_WRITE_WAIT_ACK~q ),
	.cin(gnd),
	.combout(\u_initiator_1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|Selector2~0 .lut_mask = 16'hDDDC;
defparam \u_initiator_1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N18
cycloneive_lcell_comb \u_initiator_1|Selector12~3 (
// Equation(s):
// \u_initiator_1|Selector12~3_combout  = (\bus_a|u_init_port_1|init_ack_reg~q  & (!\u_initiator_1|Selector11~0_combout  & ((\u_initiator_1|state.S_WRITE_HOLD~q ) # (\u_initiator_1|state.S_WRITE_WAIT_ACK~q ))))

	.dataa(\bus_a|u_init_port_1|init_ack_reg~q ),
	.datab(\u_initiator_1|state.S_WRITE_HOLD~q ),
	.datac(\u_initiator_1|state.S_WRITE_WAIT_ACK~q ),
	.datad(\u_initiator_1|Selector11~0_combout ),
	.cin(gnd),
	.combout(\u_initiator_1|Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|Selector12~3 .lut_mask = 16'h00A8;
defparam \u_initiator_1|Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N28
cycloneive_lcell_comb \u_initiator_1|Selector12~2 (
// Equation(s):
// \u_initiator_1|Selector12~2_combout  = (!\u_initiator_1|Selector11~4_combout  & ((\u_initiator_1|Selector11~5_combout  & (\u_initiator_1|Selector12~3_combout )) # (!\u_initiator_1|Selector11~5_combout  & ((\u_initiator_1|state.S_READ_REQ~q )))))

	.dataa(\u_initiator_1|Selector11~4_combout ),
	.datab(\u_initiator_1|Selector12~3_combout ),
	.datac(\u_initiator_1|state.S_READ_REQ~q ),
	.datad(\u_initiator_1|Selector11~5_combout ),
	.cin(gnd),
	.combout(\u_initiator_1|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|Selector12~2 .lut_mask = 16'h4450;
defparam \u_initiator_1|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N29
dffeas \u_initiator_1|state.S_READ_REQ (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_initiator_1|Selector12~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_initiator_1|state.S_READ_REQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_initiator_1|state.S_READ_REQ .is_wysiwyg = "true";
defparam \u_initiator_1|state.S_READ_REQ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N14
cycloneive_lcell_comb \u_initiator_1|Selector1~0 (
// Equation(s):
// \u_initiator_1|Selector1~0_combout  = (!\u_initiator_1|addr_sent~q  & ((\u_initiator_1|state.S_READ_REQ~q ) # (\u_initiator_1|state.S_WRITE_REQ~q )))

	.dataa(gnd),
	.datab(\u_initiator_1|state.S_READ_REQ~q ),
	.datac(\u_initiator_1|addr_sent~q ),
	.datad(\u_initiator_1|state.S_WRITE_REQ~q ),
	.cin(gnd),
	.combout(\u_initiator_1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|Selector1~0 .lut_mask = 16'h0F0C;
defparam \u_initiator_1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N15
dffeas \u_initiator_1|init_addr_out_valid_r (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_initiator_1|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_initiator_1|init_addr_out_valid_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_initiator_1|init_addr_out_valid_r .is_wysiwyg = "true";
defparam \u_initiator_1|init_addr_out_valid_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N10
cycloneive_lcell_comb \u_initiator_1|Selector3~0 (
// Equation(s):
// \u_initiator_1|Selector3~0_combout  = (\u_initiator_1|state.S_WRITE_REQ~q  & ((\u_initiator_1|addr_sent~q ) # ((\bus_a|init1_arbiter_grant~combout  & \u_initiator_1|init_addr_out_valid_r~q ))))

	.dataa(\u_initiator_1|addr_sent~q ),
	.datab(\u_initiator_1|state.S_WRITE_REQ~q ),
	.datac(\bus_a|init1_arbiter_grant~combout ),
	.datad(\u_initiator_1|init_addr_out_valid_r~q ),
	.cin(gnd),
	.combout(\u_initiator_1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|Selector3~0 .lut_mask = 16'hC888;
defparam \u_initiator_1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N12
cycloneive_lcell_comb \u_initiator_1|Selector3~1 (
// Equation(s):
// \u_initiator_1|Selector3~1_combout  = (!\u_initiator_1|state.S_DONE~q  & ((\bus_a|u_init_port_1|init_ack_reg~q ) # (!\u_initiator_1|state.S_WRITE_HOLD~q )))

	.dataa(gnd),
	.datab(\u_initiator_1|state.S_WRITE_HOLD~q ),
	.datac(\u_initiator_1|state.S_DONE~q ),
	.datad(\bus_a|u_init_port_1|init_ack_reg~q ),
	.cin(gnd),
	.combout(\u_initiator_1|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|Selector3~1 .lut_mask = 16'h0F03;
defparam \u_initiator_1|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N30
cycloneive_lcell_comb \u_initiator_1|Selector3~2 (
// Equation(s):
// \u_initiator_1|Selector3~2_combout  = (\u_initiator_1|Selector3~0_combout ) # ((\u_initiator_1|Selector11~0_combout ) # ((!\u_initiator_1|Selector3~1_combout  & \u_initiator_1|addr_sent~q )))

	.dataa(\u_initiator_1|Selector3~0_combout ),
	.datab(\u_initiator_1|Selector3~1_combout ),
	.datac(\u_initiator_1|addr_sent~q ),
	.datad(\u_initiator_1|Selector11~0_combout ),
	.cin(gnd),
	.combout(\u_initiator_1|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|Selector3~2 .lut_mask = 16'hFFBA;
defparam \u_initiator_1|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N31
dffeas \u_initiator_1|addr_sent (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_initiator_1|Selector3~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_initiator_1|addr_sent~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_initiator_1|addr_sent .is_wysiwyg = "true";
defparam \u_initiator_1|addr_sent .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N12
cycloneive_lcell_comb \u_initiator_1|Selector11~0 (
// Equation(s):
// \u_initiator_1|Selector11~0_combout  = (\u_initiator_1|state.S_READ_REQ~q  & ((\u_initiator_1|addr_sent~q ) # ((\bus_a|init1_arbiter_grant~combout  & \u_initiator_1|init_addr_out_valid_r~q ))))

	.dataa(\u_initiator_1|addr_sent~q ),
	.datab(\u_initiator_1|state.S_READ_REQ~q ),
	.datac(\bus_a|init1_arbiter_grant~combout ),
	.datad(\u_initiator_1|init_addr_out_valid_r~q ),
	.cin(gnd),
	.combout(\u_initiator_1|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|Selector11~0 .lut_mask = 16'hC888;
defparam \u_initiator_1|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N14
cycloneive_lcell_comb \u_initiator_1|Selector9~0 (
// Equation(s):
// \u_initiator_1|Selector9~0_combout  = (!\u_initiator_1|Selector11~0_combout  & ((!\u_initiator_1|state.S_WRITE_WAIT_ACK~q ) # (!\bus_a|u_init_port_1|init_ack_reg~q )))

	.dataa(\bus_a|u_init_port_1|init_ack_reg~q ),
	.datab(gnd),
	.datac(\u_initiator_1|state.S_WRITE_WAIT_ACK~q ),
	.datad(\u_initiator_1|Selector11~0_combout ),
	.cin(gnd),
	.combout(\u_initiator_1|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|Selector9~0 .lut_mask = 16'h005F;
defparam \u_initiator_1|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N20
cycloneive_lcell_comb \u_initiator_1|Selector9~1 (
// Equation(s):
// \u_initiator_1|Selector9~1_combout  = (!\u_initiator_1|Selector11~1_combout  & (((!\bus_a|u_init_port_1|init_ack_reg~q  & \bus_a|init1_arbiter_grant~combout )) # (!\u_initiator_1|state.S_WRITE_HOLD~q )))

	.dataa(\bus_a|u_init_port_1|init_ack_reg~q ),
	.datab(\u_initiator_1|state.S_WRITE_HOLD~q ),
	.datac(\bus_a|init1_arbiter_grant~combout ),
	.datad(\u_initiator_1|Selector11~1_combout ),
	.cin(gnd),
	.combout(\u_initiator_1|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|Selector9~1 .lut_mask = 16'h0073;
defparam \u_initiator_1|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N2
cycloneive_lcell_comb \u_initiator_1|Selector9~2 (
// Equation(s):
// \u_initiator_1|Selector9~2_combout  = (!\u_initiator_1|Selector11~2_combout  & (\u_initiator_1|Selector9~0_combout  & \u_initiator_1|Selector9~1_combout ))

	.dataa(gnd),
	.datab(\u_initiator_1|Selector11~2_combout ),
	.datac(\u_initiator_1|Selector9~0_combout ),
	.datad(\u_initiator_1|Selector9~1_combout ),
	.cin(gnd),
	.combout(\u_initiator_1|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|Selector9~2 .lut_mask = 16'h3000;
defparam \u_initiator_1|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N24
cycloneive_lcell_comb \u_initiator_1|Selector9~3 (
// Equation(s):
// \u_initiator_1|Selector9~3_combout  = (!\u_initiator_1|Selector11~4_combout  & (\u_initiator_1|Selector9~2_combout  & ((\u_initiator_1|Selector11~3_combout ) # (\u_initiator_1|state.S_WRITE_REQ~q ))))

	.dataa(\u_initiator_1|Selector11~4_combout ),
	.datab(\u_initiator_1|Selector11~3_combout ),
	.datac(\u_initiator_1|state.S_WRITE_REQ~q ),
	.datad(\u_initiator_1|Selector9~2_combout ),
	.cin(gnd),
	.combout(\u_initiator_1|Selector9~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|Selector9~3 .lut_mask = 16'h5400;
defparam \u_initiator_1|Selector9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N25
dffeas \u_initiator_1|state.S_WRITE_REQ (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_initiator_1|Selector9~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_initiator_1|state.S_WRITE_REQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_initiator_1|state.S_WRITE_REQ .is_wysiwyg = "true";
defparam \u_initiator_1|state.S_WRITE_REQ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N24
cycloneive_lcell_comb \u_initiator_1|Selector2~1 (
// Equation(s):
// \u_initiator_1|Selector2~1_combout  = (\u_initiator_1|state.S_IDLE~q  & (!\u_initiator_1|state.S_WRITE_REQ~q  & ((\u_initiator_1|init_rw_r~q ) # (!\u_initiator_1|Selector2~0_combout ))))

	.dataa(\u_initiator_1|state.S_IDLE~q ),
	.datab(\u_initiator_1|Selector2~0_combout ),
	.datac(\u_initiator_1|init_rw_r~q ),
	.datad(\u_initiator_1|state.S_WRITE_REQ~q ),
	.cin(gnd),
	.combout(\u_initiator_1|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|Selector2~1 .lut_mask = 16'h00A2;
defparam \u_initiator_1|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N25
dffeas \u_initiator_1|init_rw_r (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_initiator_1|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_initiator_1|init_rw_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_initiator_1|init_rw_r .is_wysiwyg = "true";
defparam \u_initiator_1|init_rw_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N16
cycloneive_lcell_comb \bus_a|u_init_port_1|addr_pending~0 (
// Equation(s):
// \bus_a|u_init_port_1|addr_pending~0_combout  = (\u_initiator_1|init_req_r~q  & (\u_initiator_1|init_addr_out_valid_r~q  & \bus_a|init1_arbiter_grant~combout ))

	.dataa(\u_initiator_1|init_req_r~q ),
	.datab(\u_initiator_1|init_addr_out_valid_r~q ),
	.datac(gnd),
	.datad(\bus_a|init1_arbiter_grant~combout ),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|addr_pending~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|addr_pending~0 .lut_mask = 16'h8800;
defparam \bus_a|u_init_port_1|addr_pending~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N17
dffeas \bus_a|u_init_port_1|addr_is_read (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_initiator_1|init_rw_r~q ),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus_a|u_init_port_1|addr_pending~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|addr_is_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|addr_is_read .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|addr_is_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N12
cycloneive_lcell_comb \bus_a|u_init_port_1|tx_bits_remaining[0]~8 (
// Equation(s):
// \bus_a|u_init_port_1|tx_bits_remaining[0]~8_combout  = \bus_a|u_init_port_1|tx_bits_remaining [0] $ (VCC)
// \bus_a|u_init_port_1|tx_bits_remaining[0]~9  = CARRY(\bus_a|u_init_port_1|tx_bits_remaining [0])

	.dataa(\bus_a|u_init_port_1|tx_bits_remaining [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|tx_bits_remaining[0]~8_combout ),
	.cout(\bus_a|u_init_port_1|tx_bits_remaining[0]~9 ));
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_bits_remaining[0]~8 .lut_mask = 16'h55AA;
defparam \bus_a|u_init_port_1|tx_bits_remaining[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N16
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N18
cycloneive_lcell_comb \bus_a|u_init_port_1|data_pending~0 (
// Equation(s):
// \bus_a|u_init_port_1|data_pending~0_combout  = (\u_initiator_1|init_req_r~q  & (\u_initiator_1|init_data_out_valid_r~q  & \bus_a|init1_arbiter_grant~combout ))

	.dataa(\u_initiator_1|init_req_r~q ),
	.datab(\u_initiator_1|init_data_out_valid_r~q ),
	.datac(gnd),
	.datad(\bus_a|init1_arbiter_grant~combout ),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|data_pending~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|data_pending~0 .lut_mask = 16'h8800;
defparam \bus_a|u_init_port_1|data_pending~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N12
cycloneive_lcell_comb \bus_a|u_init_port_1|data_pending~1 (
// Equation(s):
// \bus_a|u_init_port_1|data_pending~1_combout  = (\bus_a|u_init_port_1|data_pending~q  & ((\bus_a|u_init_port_1|addr_pending~q ) # ((\bus_a|u_init_port_1|tx_active~q )))) # (!\bus_a|u_init_port_1|data_pending~q  & 
// (((\bus_a|u_init_port_1|data_pending~0_combout ))))

	.dataa(\bus_a|u_init_port_1|addr_pending~q ),
	.datab(\bus_a|u_init_port_1|tx_active~q ),
	.datac(\bus_a|u_init_port_1|data_pending~q ),
	.datad(\bus_a|u_init_port_1|data_pending~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|data_pending~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|data_pending~1 .lut_mask = 16'hEFE0;
defparam \bus_a|u_init_port_1|data_pending~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N13
dffeas \bus_a|u_init_port_1|data_pending (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_init_port_1|data_pending~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|data_pending~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|data_pending .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|data_pending .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N10
cycloneive_lcell_comb \bus_a|u_init_port_1|tx_bits_remaining[0]~7 (
// Equation(s):
// \bus_a|u_init_port_1|tx_bits_remaining[0]~7_combout  = (\bus_a|u_init_port_1|data_pending~q ) # ((\bus_a|u_init_port_1|addr_pending~q ) # (\bus_a|u_init_port_1|tx_active~q ))

	.dataa(\bus_a|u_init_port_1|data_pending~q ),
	.datab(gnd),
	.datac(\bus_a|u_init_port_1|addr_pending~q ),
	.datad(\bus_a|u_init_port_1|tx_active~q ),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|tx_bits_remaining[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_bits_remaining[0]~7 .lut_mask = 16'hFFFA;
defparam \bus_a|u_init_port_1|tx_bits_remaining[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N13
dffeas \bus_a|u_init_port_1|tx_bits_remaining[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_init_port_1|tx_bits_remaining[0]~8_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\bus_a|u_init_port_1|tx_bits_remaining[0]~6_combout ),
	.ena(\bus_a|u_init_port_1|tx_bits_remaining[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|tx_bits_remaining [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_bits_remaining[0] .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|tx_bits_remaining[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N14
cycloneive_lcell_comb \bus_a|u_init_port_1|tx_bits_remaining[1]~10 (
// Equation(s):
// \bus_a|u_init_port_1|tx_bits_remaining[1]~10_combout  = (\bus_a|u_init_port_1|tx_bits_remaining [1] & (\bus_a|u_init_port_1|tx_bits_remaining[0]~9  & VCC)) # (!\bus_a|u_init_port_1|tx_bits_remaining [1] & (!\bus_a|u_init_port_1|tx_bits_remaining[0]~9 ))
// \bus_a|u_init_port_1|tx_bits_remaining[1]~11  = CARRY((!\bus_a|u_init_port_1|tx_bits_remaining [1] & !\bus_a|u_init_port_1|tx_bits_remaining[0]~9 ))

	.dataa(gnd),
	.datab(\bus_a|u_init_port_1|tx_bits_remaining [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus_a|u_init_port_1|tx_bits_remaining[0]~9 ),
	.combout(\bus_a|u_init_port_1|tx_bits_remaining[1]~10_combout ),
	.cout(\bus_a|u_init_port_1|tx_bits_remaining[1]~11 ));
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_bits_remaining[1]~10 .lut_mask = 16'hC303;
defparam \bus_a|u_init_port_1|tx_bits_remaining[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y18_N15
dffeas \bus_a|u_init_port_1|tx_bits_remaining[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_init_port_1|tx_bits_remaining[1]~10_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\bus_a|u_init_port_1|tx_bits_remaining[0]~6_combout ),
	.ena(\bus_a|u_init_port_1|tx_bits_remaining[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|tx_bits_remaining [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_bits_remaining[1] .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|tx_bits_remaining[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N16
cycloneive_lcell_comb \bus_a|u_init_port_1|tx_bits_remaining[2]~12 (
// Equation(s):
// \bus_a|u_init_port_1|tx_bits_remaining[2]~12_combout  = (\bus_a|u_init_port_1|tx_bits_remaining [2] & ((GND) # (!\bus_a|u_init_port_1|tx_bits_remaining[1]~11 ))) # (!\bus_a|u_init_port_1|tx_bits_remaining [2] & 
// (\bus_a|u_init_port_1|tx_bits_remaining[1]~11  $ (GND)))
// \bus_a|u_init_port_1|tx_bits_remaining[2]~13  = CARRY((\bus_a|u_init_port_1|tx_bits_remaining [2]) # (!\bus_a|u_init_port_1|tx_bits_remaining[1]~11 ))

	.dataa(gnd),
	.datab(\bus_a|u_init_port_1|tx_bits_remaining [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus_a|u_init_port_1|tx_bits_remaining[1]~11 ),
	.combout(\bus_a|u_init_port_1|tx_bits_remaining[2]~12_combout ),
	.cout(\bus_a|u_init_port_1|tx_bits_remaining[2]~13 ));
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_bits_remaining[2]~12 .lut_mask = 16'h3CCF;
defparam \bus_a|u_init_port_1|tx_bits_remaining[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y18_N17
dffeas \bus_a|u_init_port_1|tx_bits_remaining[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_init_port_1|tx_bits_remaining[2]~12_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\bus_a|u_init_port_1|tx_bits_remaining[0]~6_combout ),
	.ena(\bus_a|u_init_port_1|tx_bits_remaining[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|tx_bits_remaining [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_bits_remaining[2] .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|tx_bits_remaining[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N18
cycloneive_lcell_comb \bus_a|u_init_port_1|tx_bits_remaining[3]~14 (
// Equation(s):
// \bus_a|u_init_port_1|tx_bits_remaining[3]~14_combout  = (\bus_a|u_init_port_1|tx_bits_remaining [3] & (\bus_a|u_init_port_1|tx_bits_remaining[2]~13  & VCC)) # (!\bus_a|u_init_port_1|tx_bits_remaining [3] & (!\bus_a|u_init_port_1|tx_bits_remaining[2]~13 ))
// \bus_a|u_init_port_1|tx_bits_remaining[3]~15  = CARRY((!\bus_a|u_init_port_1|tx_bits_remaining [3] & !\bus_a|u_init_port_1|tx_bits_remaining[2]~13 ))

	.dataa(gnd),
	.datab(\bus_a|u_init_port_1|tx_bits_remaining [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus_a|u_init_port_1|tx_bits_remaining[2]~13 ),
	.combout(\bus_a|u_init_port_1|tx_bits_remaining[3]~14_combout ),
	.cout(\bus_a|u_init_port_1|tx_bits_remaining[3]~15 ));
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_bits_remaining[3]~14 .lut_mask = 16'hC303;
defparam \bus_a|u_init_port_1|tx_bits_remaining[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N0
cycloneive_lcell_comb \bus_a|u_init_port_1|tx_shift~1 (
// Equation(s):
// \bus_a|u_init_port_1|tx_shift~1_combout  = (!\bus_a|u_init_port_1|addr_pending~q  & !\bus_a|u_init_port_1|tx_active~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_a|u_init_port_1|addr_pending~q ),
	.datad(\bus_a|u_init_port_1|tx_active~q ),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|tx_shift~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_shift~1 .lut_mask = 16'h000F;
defparam \bus_a|u_init_port_1|tx_shift~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N19
dffeas \bus_a|u_init_port_1|tx_bits_remaining[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_init_port_1|tx_bits_remaining[3]~14_combout ),
	.asdata(\bus_a|u_init_port_1|tx_shift~1_combout ),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\bus_a|u_init_port_1|tx_bits_remaining[0]~6_combout ),
	.ena(\bus_a|u_init_port_1|tx_bits_remaining[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|tx_bits_remaining [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_bits_remaining[3] .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|tx_bits_remaining[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N4
cycloneive_lcell_comb \bus_a|u_init_port_1|tx_bits_remaining[0]~5 (
// Equation(s):
// \bus_a|u_init_port_1|tx_bits_remaining[0]~5_combout  = ((\bus_a|u_init_port_1|tx_bits_remaining [3]) # ((\bus_a|u_init_port_1|tx_bits_remaining [1]) # (\bus_a|u_init_port_1|tx_bits_remaining [2]))) # (!\bus_a|u_init_port_1|tx_bits_remaining [0])

	.dataa(\bus_a|u_init_port_1|tx_bits_remaining [0]),
	.datab(\bus_a|u_init_port_1|tx_bits_remaining [3]),
	.datac(\bus_a|u_init_port_1|tx_bits_remaining [1]),
	.datad(\bus_a|u_init_port_1|tx_bits_remaining [2]),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|tx_bits_remaining[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_bits_remaining[0]~5 .lut_mask = 16'hFFFD;
defparam \bus_a|u_init_port_1|tx_bits_remaining[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N20
cycloneive_lcell_comb \bus_a|u_init_port_1|tx_bits_remaining[4]~16 (
// Equation(s):
// \bus_a|u_init_port_1|tx_bits_remaining[4]~16_combout  = \bus_a|u_init_port_1|tx_bits_remaining[3]~15  $ (\bus_a|u_init_port_1|tx_bits_remaining [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus_a|u_init_port_1|tx_bits_remaining [4]),
	.cin(\bus_a|u_init_port_1|tx_bits_remaining[3]~15 ),
	.combout(\bus_a|u_init_port_1|tx_bits_remaining[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_bits_remaining[4]~16 .lut_mask = 16'h0FF0;
defparam \bus_a|u_init_port_1|tx_bits_remaining[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N30
cycloneive_lcell_comb \bus_a|u_init_port_1|tx_bits_remaining~18 (
// Equation(s):
// \bus_a|u_init_port_1|tx_bits_remaining~18_combout  = (\bus_a|u_init_port_1|addr_pending~q  & !\bus_a|u_init_port_1|tx_active~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_a|u_init_port_1|addr_pending~q ),
	.datad(\bus_a|u_init_port_1|tx_active~q ),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|tx_bits_remaining~18_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_bits_remaining~18 .lut_mask = 16'h00F0;
defparam \bus_a|u_init_port_1|tx_bits_remaining~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N21
dffeas \bus_a|u_init_port_1|tx_bits_remaining[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_init_port_1|tx_bits_remaining[4]~16_combout ),
	.asdata(\bus_a|u_init_port_1|tx_bits_remaining~18_combout ),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\bus_a|u_init_port_1|tx_bits_remaining[0]~6_combout ),
	.ena(\bus_a|u_init_port_1|tx_bits_remaining[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|tx_bits_remaining [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_bits_remaining[4] .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|tx_bits_remaining[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N22
cycloneive_lcell_comb \bus_a|u_init_port_1|tx_bits_remaining[0]~6 (
// Equation(s):
// \bus_a|u_init_port_1|tx_bits_remaining[0]~6_combout  = ((!\bus_a|u_init_port_1|tx_bits_remaining[0]~5_combout  & !\bus_a|u_init_port_1|tx_bits_remaining [4])) # (!\bus_a|u_init_port_1|tx_active~q )

	.dataa(gnd),
	.datab(\bus_a|u_init_port_1|tx_active~q ),
	.datac(\bus_a|u_init_port_1|tx_bits_remaining[0]~5_combout ),
	.datad(\bus_a|u_init_port_1|tx_bits_remaining [4]),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|tx_bits_remaining[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_bits_remaining[0]~6 .lut_mask = 16'h333F;
defparam \bus_a|u_init_port_1|tx_bits_remaining[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N24
cycloneive_lcell_comb \bus_a|u_init_port_1|tx_active~0 (
// Equation(s):
// \bus_a|u_init_port_1|tx_active~0_combout  = ((!\bus_a|u_init_port_1|tx_active~q  & ((\bus_a|u_init_port_1|addr_pending~q ) # (\bus_a|u_init_port_1|data_pending~q )))) # (!\bus_a|u_init_port_1|tx_bits_remaining[0]~6_combout )

	.dataa(\bus_a|u_init_port_1|tx_bits_remaining[0]~6_combout ),
	.datab(\bus_a|u_init_port_1|addr_pending~q ),
	.datac(\bus_a|u_init_port_1|tx_active~q ),
	.datad(\bus_a|u_init_port_1|data_pending~q ),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|tx_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_active~0 .lut_mask = 16'h5F5D;
defparam \bus_a|u_init_port_1|tx_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N25
dffeas \bus_a|u_init_port_1|tx_active (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_init_port_1|tx_active~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|tx_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_active .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|tx_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N26
cycloneive_lcell_comb \bus_a|u_init_port_1|addr_pending~1 (
// Equation(s):
// \bus_a|u_init_port_1|addr_pending~1_combout  = (\bus_a|u_init_port_1|addr_pending~q  & (\bus_a|u_init_port_1|tx_active~q )) # (!\bus_a|u_init_port_1|addr_pending~q  & ((\bus_a|u_init_port_1|addr_pending~0_combout )))

	.dataa(gnd),
	.datab(\bus_a|u_init_port_1|tx_active~q ),
	.datac(\bus_a|u_init_port_1|addr_pending~q ),
	.datad(\bus_a|u_init_port_1|addr_pending~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|addr_pending~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|addr_pending~1 .lut_mask = 16'hCFC0;
defparam \bus_a|u_init_port_1|addr_pending~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N27
dffeas \bus_a|u_init_port_1|addr_pending (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_init_port_1|addr_pending~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|addr_pending~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|addr_pending .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|addr_pending .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N18
cycloneive_lcell_comb \bus_a|u_arbiter|Selector3~0 (
// Equation(s):
// \bus_a|u_arbiter|Selector3~0_combout  = (\bus_a|u_arbiter|current_state.GRANT_1~q  & (((\u_initiator_1|init_req_r~q )))) # (!\bus_a|u_arbiter|current_state.GRANT_1~q  & (\bus_a|u_arbiter|current_state.GRANT_SPLIT~q  & 
// ((\u_bridge_target|u_target_if|split_req~q ))))

	.dataa(\bus_a|u_arbiter|current_state.GRANT_SPLIT~q ),
	.datab(\bus_a|u_arbiter|current_state.GRANT_1~q ),
	.datac(\u_initiator_1|init_req_r~q ),
	.datad(\u_bridge_target|u_target_if|split_req~q ),
	.cin(gnd),
	.combout(\bus_a|u_arbiter|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_arbiter|Selector3~0 .lut_mask = 16'hE2C0;
defparam \bus_a|u_arbiter|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N16
cycloneive_lcell_comb \bus_a|u_arbiter|Selector0~0 (
// Equation(s):
// \bus_a|u_arbiter|Selector0~0_combout  = (\bus_a|u_arbiter|current_state.IDLE~q  & (((\bus_a|u_arbiter|Selector3~0_combout )))) # (!\bus_a|u_arbiter|current_state.IDLE~q  & ((\u_bridge_target|u_target_if|split_req~q ) # ((\u_initiator_1|init_req_r~q ))))

	.dataa(\u_bridge_target|u_target_if|split_req~q ),
	.datab(\u_initiator_1|init_req_r~q ),
	.datac(\bus_a|u_arbiter|current_state.IDLE~q ),
	.datad(\bus_a|u_arbiter|Selector3~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_arbiter|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_arbiter|Selector0~0 .lut_mask = 16'hFE0E;
defparam \bus_a|u_arbiter|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N17
dffeas \bus_a|u_arbiter|current_state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_arbiter|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_arbiter|current_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_arbiter|current_state.IDLE .is_wysiwyg = "true";
defparam \bus_a|u_arbiter|current_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N28
cycloneive_lcell_comb \bus_a|u_arbiter|Selector1~0 (
// Equation(s):
// \bus_a|u_arbiter|Selector1~0_combout  = (!\bus_a|u_arbiter|current_state.IDLE~q  & (\u_initiator_1|init_req_r~q  & !\u_bridge_target|u_target_if|split_req~q ))

	.dataa(gnd),
	.datab(\bus_a|u_arbiter|current_state.IDLE~q ),
	.datac(\u_initiator_1|init_req_r~q ),
	.datad(\u_bridge_target|u_target_if|split_req~q ),
	.cin(gnd),
	.combout(\bus_a|u_arbiter|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_arbiter|Selector1~0 .lut_mask = 16'h0030;
defparam \bus_a|u_arbiter|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N29
dffeas \bus_a|u_arbiter|current_state.GRANT_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_arbiter|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_arbiter|Selector3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_arbiter|current_state.GRANT_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_arbiter|current_state.GRANT_1 .is_wysiwyg = "true";
defparam \bus_a|u_arbiter|current_state.GRANT_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N30
cycloneive_lcell_comb \bus_a|active_init~8 (
// Equation(s):
// \bus_a|active_init~8_combout  = (\bus_a|u_arbiter|current_state.GRANT_1~q ) # ((\bus_a|active_init.INIT_NONE~q  & ((\u_initiator_1|init_req_r~q ) # (!\bus_a|active_init.INIT_1~q ))))

	.dataa(\bus_a|active_init.INIT_NONE~q ),
	.datab(\bus_a|u_arbiter|current_state.GRANT_1~q ),
	.datac(\bus_a|active_init.INIT_1~q ),
	.datad(\u_initiator_1|init_req_r~q ),
	.cin(gnd),
	.combout(\bus_a|active_init~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|active_init~8 .lut_mask = 16'hEECE;
defparam \bus_a|active_init~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N13
dffeas \bus_a|active_init.INIT_NONE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_a|active_init~8_combout ),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|active_init.INIT_NONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|active_init.INIT_NONE .is_wysiwyg = "true";
defparam \bus_a|active_init.INIT_NONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N24
cycloneive_lcell_comb \bus_a|split_owner~13 (
// Equation(s):
// \bus_a|split_owner~13_combout  = ((!\bus_a|u_arbiter|current_state.GRANT_1~q  & !\bus_a|active_init.INIT_NONE~q )) # (!\u_bridge_target|u_target_if|target_split_ack~q )

	.dataa(gnd),
	.datab(\u_bridge_target|u_target_if|target_split_ack~q ),
	.datac(\bus_a|u_arbiter|current_state.GRANT_1~q ),
	.datad(\bus_a|active_init.INIT_NONE~q ),
	.cin(gnd),
	.combout(\bus_a|split_owner~13_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|split_owner~13 .lut_mask = 16'h333F;
defparam \bus_a|split_owner~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N24
cycloneive_lcell_comb \bus_a|split_owner~14 (
// Equation(s):
// \bus_a|split_owner~14_combout  = (\bus_a|always5~0_combout  & ((\bus_a|split_owner.INIT_NONE~q ) # (!\bus_a|split_owner~13_combout )))

	.dataa(gnd),
	.datab(\bus_a|always5~0_combout ),
	.datac(\bus_a|split_owner.INIT_NONE~q ),
	.datad(\bus_a|split_owner~13_combout ),
	.cin(gnd),
	.combout(\bus_a|split_owner~14_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|split_owner~14 .lut_mask = 16'hC0CC;
defparam \bus_a|split_owner~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N25
dffeas \bus_a|split_owner.INIT_NONE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|split_owner~14_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|split_owner.INIT_NONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|split_owner.INIT_NONE .is_wysiwyg = "true";
defparam \bus_a|split_owner.INIT_NONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N16
cycloneive_lcell_comb \bus_a|u_init_port_1|always1~1 (
// Equation(s):
// \bus_a|u_init_port_1|always1~1_combout  = (\bus_a|split_owner.INIT_1~q  & (\bus_a|u_split_target_port|bus_data_out_valid~q  & (\bus_a|split_owner.INIT_NONE~q  & !\bus_a|u_init_port_1|tx_active~q )))

	.dataa(\bus_a|split_owner.INIT_1~q ),
	.datab(\bus_a|u_split_target_port|bus_data_out_valid~q ),
	.datac(\bus_a|split_owner.INIT_NONE~q ),
	.datad(\bus_a|u_init_port_1|tx_active~q ),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|always1~1 .lut_mask = 16'h0080;
defparam \bus_a|u_init_port_1|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N6
cycloneive_lcell_comb \bus_a|split_route_active~0 (
// Equation(s):
// \bus_a|split_route_active~0_combout  = (\bus_a|split_owner.INIT_NONE~q  & ((\u_bridge_target|u_target_if|target_ack~q ) # ((\bus_a|target3_select_hold~q ) # (\bus_a|u_split_target_port|bus_data_out_valid~q ))))

	.dataa(\u_bridge_target|u_target_if|target_ack~q ),
	.datab(\bus_a|target3_select_hold~q ),
	.datac(\bus_a|u_split_target_port|bus_data_out_valid~q ),
	.datad(\bus_a|split_owner.INIT_NONE~q ),
	.cin(gnd),
	.combout(\bus_a|split_route_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|split_route_active~0 .lut_mask = 16'hFE00;
defparam \bus_a|split_route_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N18
cycloneive_lcell_comb \bus_a|response_owner.INIT_2~1 (
// Equation(s):
// \bus_a|response_owner.INIT_2~1_combout  = (!\bus_a|target3_select_hold~q  & (((!\bus_a|u_split_target_port|bus_data_out_valid~q  & !\u_bridge_target|u_target_if|target_ack~q )) # (!\bus_a|split_owner.INIT_NONE~q )))

	.dataa(\bus_a|u_split_target_port|bus_data_out_valid~q ),
	.datab(\u_bridge_target|u_target_if|target_ack~q ),
	.datac(\bus_a|split_owner.INIT_NONE~q ),
	.datad(\bus_a|target3_select_hold~q ),
	.cin(gnd),
	.combout(\bus_a|response_owner.INIT_2~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|response_owner.INIT_2~1 .lut_mask = 16'h001F;
defparam \bus_a|response_owner.INIT_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N13
dffeas \bus_a|last_bus_rw (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|last_bus_rw~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|last_bus_rw .is_wysiwyg = "true";
defparam \bus_a|last_bus_rw .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N12
cycloneive_lcell_comb \bus_a|Selector4~0 (
// Equation(s):
// \bus_a|Selector4~0_combout  = (\bus_a|active_init.INIT_1~q  & (!\u_initiator_1|init_rw_r~q )) # (!\bus_a|active_init.INIT_1~q  & (((\bus_a|last_bus_rw~q ) # (\bus_a|active_init.INIT_NONE~q ))))

	.dataa(\u_initiator_1|init_rw_r~q ),
	.datab(\bus_a|active_init.INIT_1~q ),
	.datac(\bus_a|last_bus_rw~q ),
	.datad(\bus_a|active_init.INIT_NONE~q ),
	.cin(gnd),
	.combout(\bus_a|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|Selector4~0 .lut_mask = 16'h7774;
defparam \bus_a|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N18
cycloneive_lcell_comb \bus_a|target2_data_seen~0 (
// Equation(s):
// \bus_a|target2_data_seen~0_combout  = (\bus_a|target2_data_seen~q  & (((\bus_a|target2_select_hold~q )) # (!\bus_a|u_addr_decoder|held_valids [1]))) # (!\bus_a|target2_data_seen~q  & (((\bus_a|u_target_port_2|bus_data_out_valid~q  & 
// \bus_a|target2_select_hold~q ))))

	.dataa(\bus_a|target2_data_seen~q ),
	.datab(\bus_a|u_addr_decoder|held_valids [1]),
	.datac(\bus_a|u_target_port_2|bus_data_out_valid~q ),
	.datad(\bus_a|target2_select_hold~q ),
	.cin(gnd),
	.combout(\bus_a|target2_data_seen~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|target2_data_seen~0 .lut_mask = 16'hFA22;
defparam \bus_a|target2_data_seen~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N22
cycloneive_lcell_comb \bus_a|target2_data_seen~1 (
// Equation(s):
// \bus_a|target2_data_seen~1_combout  = (\bus_a|target2_data_seen~0_combout  & ((!\bus_a|target2_select_hold~q ) # (!\bus_a|always0~3_combout )))

	.dataa(\bus_a|always0~3_combout ),
	.datab(gnd),
	.datac(\bus_a|target2_select_hold~q ),
	.datad(\bus_a|target2_data_seen~0_combout ),
	.cin(gnd),
	.combout(\bus_a|target2_data_seen~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|target2_data_seen~1 .lut_mask = 16'h5F00;
defparam \bus_a|target2_data_seen~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N23
dffeas \bus_a|target2_data_seen (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|target2_data_seen~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|target2_data_seen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|target2_data_seen .is_wysiwyg = "true";
defparam \bus_a|target2_data_seen .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N14
cycloneive_lcell_comb \bus_a|always0~2 (
// Equation(s):
// \bus_a|always0~2_combout  = (\bus_a|u_addr_decoder|held_valids [1] & !\bus_a|target2_select_hold~q )

	.dataa(gnd),
	.datab(\bus_a|u_addr_decoder|held_valids [1]),
	.datac(gnd),
	.datad(\bus_a|target2_select_hold~q ),
	.cin(gnd),
	.combout(\bus_a|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|always0~2 .lut_mask = 16'h00CC;
defparam \bus_a|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N4
cycloneive_lcell_comb \bus_a|u_target_port_2|target_data_in_valid~0 (
// Equation(s):
// \bus_a|u_target_port_2|target_data_in_valid~0_combout  = (\bus_a|u_target_port_2|addr_expect_data~q  & (\bus_a|u_target_port_2|data_pending~q  & (\bus_a|u_addr_decoder|held_valids [1] & \bus_a|u_target_port_2|addr_pending~q )))

	.dataa(\bus_a|u_target_port_2|addr_expect_data~q ),
	.datab(\bus_a|u_target_port_2|data_pending~q ),
	.datac(\bus_a|u_addr_decoder|held_valids [1]),
	.datad(\bus_a|u_target_port_2|addr_pending~q ),
	.cin(gnd),
	.combout(\bus_a|u_target_port_2|target_data_in_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_2|target_data_in_valid~0 .lut_mask = 16'h8000;
defparam \bus_a|u_target_port_2|target_data_in_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N5
dffeas \bus_a|u_target_port_2|target_data_in_valid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_target_port_2|target_data_in_valid~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_target_port_2|target_data_in_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_target_port_2|target_data_in_valid .is_wysiwyg = "true";
defparam \bus_a|u_target_port_2|target_data_in_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N20
cycloneive_lcell_comb \u_target_2|pending_write~0 (
// Equation(s):
// \u_target_2|pending_write~0_combout  = (!\bus_a|u_target_port_2|target_data_in_valid~q  & ((\bus_a|u_target_port_2|target_addr_in_valid~q  & (\bus_a|Selector4~0_combout )) # (!\bus_a|u_target_port_2|target_addr_in_valid~q  & ((\u_target_2|pending_write~q 
// )))))

	.dataa(\bus_a|Selector4~0_combout ),
	.datab(\bus_a|u_target_port_2|target_addr_in_valid~q ),
	.datac(\u_target_2|pending_write~q ),
	.datad(\bus_a|u_target_port_2|target_data_in_valid~q ),
	.cin(gnd),
	.combout(\u_target_2|pending_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_target_2|pending_write~0 .lut_mask = 16'h00B8;
defparam \u_target_2|pending_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N21
dffeas \u_target_2|pending_write (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_target_2|pending_write~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_target_2|pending_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_target_2|pending_write .is_wysiwyg = "true";
defparam \u_target_2|pending_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N14
cycloneive_lcell_comb \u_target_2|target_ack~0 (
// Equation(s):
// \u_target_2|target_ack~0_combout  = (\bus_a|u_target_port_2|target_addr_in_valid~q  & (((\bus_a|u_target_port_2|target_data_in_valid~q )) # (!\bus_a|Selector4~0_combout ))) # (!\bus_a|u_target_port_2|target_addr_in_valid~q  & 
// (((\u_target_2|pending_write~q  & \bus_a|u_target_port_2|target_data_in_valid~q ))))

	.dataa(\bus_a|Selector4~0_combout ),
	.datab(\u_target_2|pending_write~q ),
	.datac(\bus_a|u_target_port_2|target_addr_in_valid~q ),
	.datad(\bus_a|u_target_port_2|target_data_in_valid~q ),
	.cin(gnd),
	.combout(\u_target_2|target_ack~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_target_2|target_ack~0 .lut_mask = 16'hFC50;
defparam \u_target_2|target_ack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N15
dffeas \u_target_2|target_ack (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_target_2|target_ack~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_target_2|target_ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_target_2|target_ack .is_wysiwyg = "true";
defparam \u_target_2|target_ack .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N8
cycloneive_lcell_comb \bus_a|target2_release_pending~0 (
// Equation(s):
// \bus_a|target2_release_pending~0_combout  = (!\bus_a|always0~5_combout  & ((\u_target_2|target_ack~q ) # ((!\bus_a|always0~2_combout  & \bus_a|target2_release_pending~q ))))

	.dataa(\bus_a|always0~2_combout ),
	.datab(\bus_a|always0~5_combout ),
	.datac(\bus_a|target2_release_pending~q ),
	.datad(\u_target_2|target_ack~q ),
	.cin(gnd),
	.combout(\bus_a|target2_release_pending~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|target2_release_pending~0 .lut_mask = 16'h3310;
defparam \bus_a|target2_release_pending~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N9
dffeas \bus_a|target2_release_pending (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|target2_release_pending~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|target2_release_pending~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|target2_release_pending .is_wysiwyg = "true";
defparam \bus_a|target2_release_pending .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N28
cycloneive_lcell_comb \bus_a|target2_expect_data~0 (
// Equation(s):
// \bus_a|target2_expect_data~0_combout  = (!\bus_a|always0~5_combout  & ((\bus_a|always0~2_combout  & ((!\bus_a|Selector4~0_combout ))) # (!\bus_a|always0~2_combout  & (\bus_a|target2_expect_data~q ))))

	.dataa(\bus_a|always0~2_combout ),
	.datab(\bus_a|always0~5_combout ),
	.datac(\bus_a|target2_expect_data~q ),
	.datad(\bus_a|Selector4~0_combout ),
	.cin(gnd),
	.combout(\bus_a|target2_expect_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|target2_expect_data~0 .lut_mask = 16'h1032;
defparam \bus_a|target2_expect_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N29
dffeas \bus_a|target2_expect_data (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|target2_expect_data~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|target2_expect_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|target2_expect_data .is_wysiwyg = "true";
defparam \bus_a|target2_expect_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N6
cycloneive_lcell_comb \bus_a|always0~3 (
// Equation(s):
// \bus_a|always0~3_combout  = (\bus_a|target2_release_pending~q  & (((\bus_a|target2_data_seen~q  & !\bus_a|u_target_port_2|bus_data_out_valid~q )) # (!\bus_a|target2_expect_data~q )))

	.dataa(\bus_a|target2_data_seen~q ),
	.datab(\bus_a|u_target_port_2|bus_data_out_valid~q ),
	.datac(\bus_a|target2_release_pending~q ),
	.datad(\bus_a|target2_expect_data~q ),
	.cin(gnd),
	.combout(\bus_a|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|always0~3 .lut_mask = 16'h20F0;
defparam \bus_a|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N4
cycloneive_lcell_comb \bus_a|target2_select_hold~2 (
// Equation(s):
// \bus_a|target2_select_hold~2_combout  = (\bus_a|target2_select_hold~q  & ((!\bus_a|always0~3_combout ))) # (!\bus_a|target2_select_hold~q  & (\bus_a|u_addr_decoder|held_valids [1]))

	.dataa(gnd),
	.datab(\bus_a|u_addr_decoder|held_valids [1]),
	.datac(\bus_a|target2_select_hold~q ),
	.datad(\bus_a|always0~3_combout ),
	.cin(gnd),
	.combout(\bus_a|target2_select_hold~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|target2_select_hold~2 .lut_mask = 16'h0CFC;
defparam \bus_a|target2_select_hold~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N5
dffeas \bus_a|target2_select_hold (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|target2_select_hold~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|target2_select_hold~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|target2_select_hold .is_wysiwyg = "true";
defparam \bus_a|target2_select_hold .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N24
cycloneive_lcell_comb \bus_a|always0~5 (
// Equation(s):
// \bus_a|always0~5_combout  = (\bus_a|target2_select_hold~q  & \bus_a|always0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_a|target2_select_hold~q ),
	.datad(\bus_a|always0~3_combout ),
	.cin(gnd),
	.combout(\bus_a|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|always0~5 .lut_mask = 16'hF000;
defparam \bus_a|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N5
dffeas \bus_a|target2_decoder_release (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_a|always0~5_combout ),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|target2_decoder_release~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|target2_decoder_release .is_wysiwyg = "true";
defparam \bus_a|target2_decoder_release .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N14
cycloneive_lcell_comb \bus_a|u_addr_decoder|addr_shift~4 (
// Equation(s):
// \bus_a|u_addr_decoder|addr_shift~4_combout  = (!\bus_a|u_addr_decoder|hold_active~q  & (\bus_a|u_addr_decoder|always0~0_combout  & \bus_a|forward_data~0_combout ))

	.dataa(\bus_a|u_addr_decoder|hold_active~q ),
	.datab(\bus_a|u_addr_decoder|always0~0_combout ),
	.datac(\bus_a|forward_data~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_a|u_addr_decoder|addr_shift~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_addr_decoder|addr_shift~4 .lut_mask = 16'h4040;
defparam \bus_a|u_addr_decoder|addr_shift~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N2
cycloneive_lcell_comb \bus_a|u_addr_decoder|addr_shift[13]~1 (
// Equation(s):
// \bus_a|u_addr_decoder|addr_shift[13]~1_combout  = (!\bus_a|u_addr_decoder|hold_active~q  & ((\bus_a|u_addr_decoder|always0~0_combout ) # ((!\bus_a|u_addr_decoder|pending_load~q  & !\bus_a|u_split_target_port|addr_pending~1_combout ))))

	.dataa(\bus_a|u_addr_decoder|hold_active~q ),
	.datab(\bus_a|u_addr_decoder|pending_load~q ),
	.datac(\bus_a|u_addr_decoder|always0~0_combout ),
	.datad(\bus_a|u_split_target_port|addr_pending~1_combout ),
	.cin(gnd),
	.combout(\bus_a|u_addr_decoder|addr_shift[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_addr_decoder|addr_shift[13]~1 .lut_mask = 16'h5051;
defparam \bus_a|u_addr_decoder|addr_shift[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N15
dffeas \bus_a|u_addr_decoder|addr_shift[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_addr_decoder|addr_shift~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_addr_decoder|addr_shift[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_addr_decoder|addr_shift [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_addr_decoder|addr_shift[15] .is_wysiwyg = "true";
defparam \bus_a|u_addr_decoder|addr_shift[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N28
cycloneive_lcell_comb \bus_a|u_addr_decoder|addr_shift~0 (
// Equation(s):
// \bus_a|u_addr_decoder|addr_shift~0_combout  = (\bus_a|u_addr_decoder|addr_shift [14] & (\bus_a|u_addr_decoder|always0~0_combout  & !\bus_a|u_addr_decoder|hold_active~q ))

	.dataa(\bus_a|u_addr_decoder|addr_shift [14]),
	.datab(\bus_a|u_addr_decoder|always0~0_combout ),
	.datac(\bus_a|u_addr_decoder|hold_active~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_a|u_addr_decoder|addr_shift~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_addr_decoder|addr_shift~0 .lut_mask = 16'h0808;
defparam \bus_a|u_addr_decoder|addr_shift~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N29
dffeas \bus_a|u_addr_decoder|addr_shift[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_addr_decoder|addr_shift~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_addr_decoder|addr_shift[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_addr_decoder|addr_shift [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_addr_decoder|addr_shift[13] .is_wysiwyg = "true";
defparam \bus_a|u_addr_decoder|addr_shift[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N10
cycloneive_lcell_comb \bus_a|u_addr_decoder|decode_target~2 (
// Equation(s):
// \bus_a|u_addr_decoder|decode_target~2_combout  = (!\bus_a|u_addr_decoder|addr_shift [14] & ((\bus_a|u_arbiter|current_state.GRANT_SPLIT~q ) # ((!\bus_a|u_init_port_1|bus_data_out~q ) # (!\bus_a|active_init.INIT_1~q ))))

	.dataa(\bus_a|u_addr_decoder|addr_shift [14]),
	.datab(\bus_a|u_arbiter|current_state.GRANT_SPLIT~q ),
	.datac(\bus_a|active_init.INIT_1~q ),
	.datad(\bus_a|u_init_port_1|bus_data_out~q ),
	.cin(gnd),
	.combout(\bus_a|u_addr_decoder|decode_target~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_addr_decoder|decode_target~2 .lut_mask = 16'h4555;
defparam \bus_a|u_addr_decoder|decode_target~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N18
cycloneive_lcell_comb \bus_a|u_addr_decoder|decode_target~3 (
// Equation(s):
// \bus_a|u_addr_decoder|decode_target~3_combout  = (\bus_a|u_addr_decoder|addr_shift [15] & (!\bus_a|u_addr_decoder|addr_shift [13] & \bus_a|u_addr_decoder|decode_target~2_combout ))

	.dataa(\bus_a|u_addr_decoder|addr_shift [15]),
	.datab(\bus_a|u_addr_decoder|addr_shift [13]),
	.datac(gnd),
	.datad(\bus_a|u_addr_decoder|decode_target~2_combout ),
	.cin(gnd),
	.combout(\bus_a|u_addr_decoder|decode_target~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_addr_decoder|decode_target~3 .lut_mask = 16'h2200;
defparam \bus_a|u_addr_decoder|decode_target~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N19
dffeas \bus_a|u_addr_decoder|pending_valids[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_addr_decoder|decode_target~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_addr_decoder|pending_valids[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_addr_decoder|pending_valids [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_addr_decoder|pending_valids[1] .is_wysiwyg = "true";
defparam \bus_a|u_addr_decoder|pending_valids[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N8
cycloneive_lcell_comb \bus_a|u_addr_decoder|next_valids~2 (
// Equation(s):
// \bus_a|u_addr_decoder|next_valids~2_combout  = (!\bus_a|target2_decoder_release~q  & ((\bus_a|u_addr_decoder|pending_load~q  & ((\bus_a|u_addr_decoder|pending_valids [1]))) # (!\bus_a|u_addr_decoder|pending_load~q  & (\bus_a|u_addr_decoder|held_valids 
// [1]))))

	.dataa(\bus_a|target2_decoder_release~q ),
	.datab(\bus_a|u_addr_decoder|pending_load~q ),
	.datac(\bus_a|u_addr_decoder|held_valids [1]),
	.datad(\bus_a|u_addr_decoder|pending_valids [1]),
	.cin(gnd),
	.combout(\bus_a|u_addr_decoder|next_valids~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_addr_decoder|next_valids~2 .lut_mask = 16'h5410;
defparam \bus_a|u_addr_decoder|next_valids~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N9
dffeas \bus_a|u_addr_decoder|held_valids[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_addr_decoder|next_valids~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_addr_decoder|held_valids [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_addr_decoder|held_valids[1] .is_wysiwyg = "true";
defparam \bus_a|u_addr_decoder|held_valids[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N12
cycloneive_lcell_comb \bus_a|u_target_port_2|addr_pending~1 (
// Equation(s):
// \bus_a|u_target_port_2|addr_pending~1_combout  = (\bus_a|u_addr_decoder|held_valids [1] & (\bus_a|u_target_port_2|addr_expect_data~q  & (!\bus_a|u_target_port_2|data_pending~q ))) # (!\bus_a|u_addr_decoder|held_valids [1] & 
// (((\bus_a|u_split_target_port|addr_pending~1_combout ))))

	.dataa(\bus_a|u_target_port_2|addr_expect_data~q ),
	.datab(\bus_a|u_target_port_2|data_pending~q ),
	.datac(\bus_a|u_addr_decoder|held_valids [1]),
	.datad(\bus_a|u_split_target_port|addr_pending~1_combout ),
	.cin(gnd),
	.combout(\bus_a|u_target_port_2|addr_pending~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_2|addr_pending~1 .lut_mask = 16'h2F20;
defparam \bus_a|u_target_port_2|addr_pending~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N0
cycloneive_lcell_comb \bus_a|u_target_port_2|Add1~0 (
// Equation(s):
// \bus_a|u_target_port_2|Add1~0_combout  = \bus_a|u_target_port_2|addr_bit_count [0] $ (VCC)
// \bus_a|u_target_port_2|Add1~1  = CARRY(\bus_a|u_target_port_2|addr_bit_count [0])

	.dataa(gnd),
	.datab(\bus_a|u_target_port_2|addr_bit_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus_a|u_target_port_2|Add1~0_combout ),
	.cout(\bus_a|u_target_port_2|Add1~1 ));
// synopsys translate_off
defparam \bus_a|u_target_port_2|Add1~0 .lut_mask = 16'h33CC;
defparam \bus_a|u_target_port_2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N18
cycloneive_lcell_comb \bus_a|u_target_port_2|addr_bit_count[4]~0 (
// Equation(s):
// \bus_a|u_target_port_2|addr_bit_count[4]~0_combout  = (!\bus_a|u_target_port_2|tx_active~q  & (!\bus_a|u_target_port_2|addr_pending~q  & \bus_a|u_addr_decoder|always0~0_combout ))

	.dataa(\bus_a|u_target_port_2|tx_active~q ),
	.datab(gnd),
	.datac(\bus_a|u_target_port_2|addr_pending~q ),
	.datad(\bus_a|u_addr_decoder|always0~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_target_port_2|addr_bit_count[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_2|addr_bit_count[4]~0 .lut_mask = 16'h0500;
defparam \bus_a|u_target_port_2|addr_bit_count[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N1
dffeas \bus_a|u_target_port_2|addr_bit_count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_target_port_2|Add1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_target_port_2|addr_bit_count[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_target_port_2|addr_bit_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_target_port_2|addr_bit_count[0] .is_wysiwyg = "true";
defparam \bus_a|u_target_port_2|addr_bit_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N2
cycloneive_lcell_comb \bus_a|u_target_port_2|Add1~2 (
// Equation(s):
// \bus_a|u_target_port_2|Add1~2_combout  = (\bus_a|u_target_port_2|addr_bit_count [1] & (!\bus_a|u_target_port_2|Add1~1 )) # (!\bus_a|u_target_port_2|addr_bit_count [1] & ((\bus_a|u_target_port_2|Add1~1 ) # (GND)))
// \bus_a|u_target_port_2|Add1~3  = CARRY((!\bus_a|u_target_port_2|Add1~1 ) # (!\bus_a|u_target_port_2|addr_bit_count [1]))

	.dataa(gnd),
	.datab(\bus_a|u_target_port_2|addr_bit_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus_a|u_target_port_2|Add1~1 ),
	.combout(\bus_a|u_target_port_2|Add1~2_combout ),
	.cout(\bus_a|u_target_port_2|Add1~3 ));
// synopsys translate_off
defparam \bus_a|u_target_port_2|Add1~2 .lut_mask = 16'h3C3F;
defparam \bus_a|u_target_port_2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y22_N3
dffeas \bus_a|u_target_port_2|addr_bit_count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_target_port_2|Add1~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_target_port_2|addr_bit_count[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_target_port_2|addr_bit_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_target_port_2|addr_bit_count[1] .is_wysiwyg = "true";
defparam \bus_a|u_target_port_2|addr_bit_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N4
cycloneive_lcell_comb \bus_a|u_target_port_2|Add1~4 (
// Equation(s):
// \bus_a|u_target_port_2|Add1~4_combout  = (\bus_a|u_target_port_2|addr_bit_count [2] & (\bus_a|u_target_port_2|Add1~3  $ (GND))) # (!\bus_a|u_target_port_2|addr_bit_count [2] & (!\bus_a|u_target_port_2|Add1~3  & VCC))
// \bus_a|u_target_port_2|Add1~5  = CARRY((\bus_a|u_target_port_2|addr_bit_count [2] & !\bus_a|u_target_port_2|Add1~3 ))

	.dataa(gnd),
	.datab(\bus_a|u_target_port_2|addr_bit_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus_a|u_target_port_2|Add1~3 ),
	.combout(\bus_a|u_target_port_2|Add1~4_combout ),
	.cout(\bus_a|u_target_port_2|Add1~5 ));
// synopsys translate_off
defparam \bus_a|u_target_port_2|Add1~4 .lut_mask = 16'hC30C;
defparam \bus_a|u_target_port_2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y22_N5
dffeas \bus_a|u_target_port_2|addr_bit_count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_target_port_2|Add1~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_target_port_2|addr_bit_count[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_target_port_2|addr_bit_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_target_port_2|addr_bit_count[2] .is_wysiwyg = "true";
defparam \bus_a|u_target_port_2|addr_bit_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N6
cycloneive_lcell_comb \bus_a|u_target_port_2|Add1~6 (
// Equation(s):
// \bus_a|u_target_port_2|Add1~6_combout  = (\bus_a|u_target_port_2|addr_bit_count [3] & (!\bus_a|u_target_port_2|Add1~5 )) # (!\bus_a|u_target_port_2|addr_bit_count [3] & ((\bus_a|u_target_port_2|Add1~5 ) # (GND)))
// \bus_a|u_target_port_2|Add1~7  = CARRY((!\bus_a|u_target_port_2|Add1~5 ) # (!\bus_a|u_target_port_2|addr_bit_count [3]))

	.dataa(\bus_a|u_target_port_2|addr_bit_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus_a|u_target_port_2|Add1~5 ),
	.combout(\bus_a|u_target_port_2|Add1~6_combout ),
	.cout(\bus_a|u_target_port_2|Add1~7 ));
// synopsys translate_off
defparam \bus_a|u_target_port_2|Add1~6 .lut_mask = 16'h5A5F;
defparam \bus_a|u_target_port_2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y22_N7
dffeas \bus_a|u_target_port_2|addr_bit_count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_target_port_2|Add1~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_target_port_2|addr_bit_count[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_target_port_2|addr_bit_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_target_port_2|addr_bit_count[3] .is_wysiwyg = "true";
defparam \bus_a|u_target_port_2|addr_bit_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N8
cycloneive_lcell_comb \bus_a|u_target_port_2|Add1~8 (
// Equation(s):
// \bus_a|u_target_port_2|Add1~8_combout  = \bus_a|u_target_port_2|addr_bit_count [4] $ (!\bus_a|u_target_port_2|Add1~7 )

	.dataa(\bus_a|u_target_port_2|addr_bit_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bus_a|u_target_port_2|Add1~7 ),
	.combout(\bus_a|u_target_port_2|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_2|Add1~8 .lut_mask = 16'hA5A5;
defparam \bus_a|u_target_port_2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N22
cycloneive_lcell_comb \bus_a|u_target_port_2|addr_bit_count~1 (
// Equation(s):
// \bus_a|u_target_port_2|addr_bit_count~1_combout  = (\bus_a|u_target_port_2|Add1~8_combout  & ((!\bus_a|u_target_port_2|addr_bit_count [0]) # (!\bus_a|u_target_port_2|Equal1~0_combout )))

	.dataa(gnd),
	.datab(\bus_a|u_target_port_2|Equal1~0_combout ),
	.datac(\bus_a|u_target_port_2|Add1~8_combout ),
	.datad(\bus_a|u_target_port_2|addr_bit_count [0]),
	.cin(gnd),
	.combout(\bus_a|u_target_port_2|addr_bit_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_2|addr_bit_count~1 .lut_mask = 16'h30F0;
defparam \bus_a|u_target_port_2|addr_bit_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N23
dffeas \bus_a|u_target_port_2|addr_bit_count[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_target_port_2|addr_bit_count~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_target_port_2|addr_bit_count[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_target_port_2|addr_bit_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_target_port_2|addr_bit_count[4] .is_wysiwyg = "true";
defparam \bus_a|u_target_port_2|addr_bit_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N28
cycloneive_lcell_comb \bus_a|u_target_port_2|Equal1~0 (
// Equation(s):
// \bus_a|u_target_port_2|Equal1~0_combout  = (!\bus_a|u_target_port_2|addr_bit_count [4] & (\bus_a|u_target_port_2|addr_bit_count [1] & (\bus_a|u_target_port_2|addr_bit_count [2] & \bus_a|u_target_port_2|addr_bit_count [3])))

	.dataa(\bus_a|u_target_port_2|addr_bit_count [4]),
	.datab(\bus_a|u_target_port_2|addr_bit_count [1]),
	.datac(\bus_a|u_target_port_2|addr_bit_count [2]),
	.datad(\bus_a|u_target_port_2|addr_bit_count [3]),
	.cin(gnd),
	.combout(\bus_a|u_target_port_2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_2|Equal1~0 .lut_mask = 16'h4000;
defparam \bus_a|u_target_port_2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N20
cycloneive_lcell_comb \bus_a|u_target_port_2|addr_pending~0 (
// Equation(s):
// \bus_a|u_target_port_2|addr_pending~0_combout  = (\bus_a|u_target_port_2|addr_bit_count [0] & (\bus_a|u_target_port_2|Equal1~0_combout  & \bus_a|u_target_port_2|addr_bit_count[4]~0_combout ))

	.dataa(gnd),
	.datab(\bus_a|u_target_port_2|addr_bit_count [0]),
	.datac(\bus_a|u_target_port_2|Equal1~0_combout ),
	.datad(\bus_a|u_target_port_2|addr_bit_count[4]~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_target_port_2|addr_pending~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_2|addr_pending~0 .lut_mask = 16'hC000;
defparam \bus_a|u_target_port_2|addr_pending~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N16
cycloneive_lcell_comb \bus_a|u_target_port_2|addr_pending~2 (
// Equation(s):
// \bus_a|u_target_port_2|addr_pending~2_combout  = (\bus_a|u_target_port_2|addr_pending~0_combout ) # ((\bus_a|u_target_port_2|addr_pending~1_combout  & \bus_a|u_target_port_2|addr_pending~q ))

	.dataa(\bus_a|u_target_port_2|addr_pending~1_combout ),
	.datab(gnd),
	.datac(\bus_a|u_target_port_2|addr_pending~q ),
	.datad(\bus_a|u_target_port_2|addr_pending~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_target_port_2|addr_pending~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_2|addr_pending~2 .lut_mask = 16'hFFA0;
defparam \bus_a|u_target_port_2|addr_pending~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N17
dffeas \bus_a|u_target_port_2|addr_pending (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_target_port_2|addr_pending~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_target_port_2|addr_pending~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_target_port_2|addr_pending .is_wysiwyg = "true";
defparam \bus_a|u_target_port_2|addr_pending .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N8
cycloneive_lcell_comb \bus_a|u_target_port_2|data_pending~0 (
// Equation(s):
// \bus_a|u_target_port_2|data_pending~0_combout  = (\bus_a|u_target_port_2|addr_expect_data~q  & (!\bus_a|u_target_port_2|data_pending~q  & (!\bus_a|u_target_port_2|tx_active~q  & \bus_a|u_target_port_2|addr_pending~q )))

	.dataa(\bus_a|u_target_port_2|addr_expect_data~q ),
	.datab(\bus_a|u_target_port_2|data_pending~q ),
	.datac(\bus_a|u_target_port_2|tx_active~q ),
	.datad(\bus_a|u_target_port_2|addr_pending~q ),
	.cin(gnd),
	.combout(\bus_a|u_target_port_2|data_pending~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_2|data_pending~0 .lut_mask = 16'h0200;
defparam \bus_a|u_target_port_2|data_pending~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N4
cycloneive_lcell_comb \bus_a|u_init_port_1|bus_data_out_valid~feeder (
// Equation(s):
// \bus_a|u_init_port_1|bus_data_out_valid~feeder_combout  = \bus_a|u_init_port_1|tx_active~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_a|u_init_port_1|tx_active~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|bus_data_out_valid~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|bus_data_out_valid~feeder .lut_mask = 16'hF0F0;
defparam \bus_a|u_init_port_1|bus_data_out_valid~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N5
dffeas \bus_a|u_init_port_1|bus_data_out_valid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_init_port_1|bus_data_out_valid~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|bus_data_out_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|bus_data_out_valid .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|bus_data_out_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N8
cycloneive_lcell_comb \bus_a|u_init_port_1|bus_mode~0 (
// Equation(s):
// \bus_a|u_init_port_1|bus_mode~0_combout  = (!\bus_a|u_init_port_1|addr_pending~q  & ((\bus_a|u_init_port_1|data_pending~q ) # (\bus_a|u_init_port_1|expect_read_data~q )))

	.dataa(\bus_a|u_init_port_1|data_pending~q ),
	.datab(gnd),
	.datac(\bus_a|u_init_port_1|addr_pending~q ),
	.datad(\bus_a|u_init_port_1|expect_read_data~q ),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|bus_mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|bus_mode~0 .lut_mask = 16'h0F0A;
defparam \bus_a|u_init_port_1|bus_mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N9
dffeas \bus_a|u_init_port_1|bus_mode (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_init_port_1|bus_mode~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\bus_a|u_init_port_1|tx_active~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|bus_mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|bus_mode .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|bus_mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N24
cycloneive_lcell_comb \bus_a|u_split_target_port|data_buffer~1 (
// Equation(s):
// \bus_a|u_split_target_port|data_buffer~1_combout  = (!\bus_a|u_arbiter|current_state.GRANT_SPLIT~q  & (\bus_a|active_init.INIT_1~q  & (\bus_a|u_init_port_1|bus_data_out_valid~q  & \bus_a|u_init_port_1|bus_mode~q )))

	.dataa(\bus_a|u_arbiter|current_state.GRANT_SPLIT~q ),
	.datab(\bus_a|active_init.INIT_1~q ),
	.datac(\bus_a|u_init_port_1|bus_data_out_valid~q ),
	.datad(\bus_a|u_init_port_1|bus_mode~q ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|data_buffer~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|data_buffer~1 .lut_mask = 16'h4000;
defparam \bus_a|u_split_target_port|data_buffer~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N10
cycloneive_lcell_comb \bus_a|u_target_port_2|data_bit_count[0]~3 (
// Equation(s):
// \bus_a|u_target_port_2|data_bit_count[0]~3_combout  = \bus_a|u_target_port_2|data_bit_count [0] $ (((\bus_a|u_target_port_2|data_pending~0_combout  & \bus_a|u_split_target_port|data_buffer~1_combout )))

	.dataa(gnd),
	.datab(\bus_a|u_target_port_2|data_pending~0_combout ),
	.datac(\bus_a|u_target_port_2|data_bit_count [0]),
	.datad(\bus_a|u_split_target_port|data_buffer~1_combout ),
	.cin(gnd),
	.combout(\bus_a|u_target_port_2|data_bit_count[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_2|data_bit_count[0]~3 .lut_mask = 16'h3CF0;
defparam \bus_a|u_target_port_2|data_bit_count[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N11
dffeas \bus_a|u_target_port_2|data_bit_count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_target_port_2|data_bit_count[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_target_port_2|data_bit_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_target_port_2|data_bit_count[0] .is_wysiwyg = "true";
defparam \bus_a|u_target_port_2|data_bit_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N0
cycloneive_lcell_comb \bus_a|u_target_port_2|data_bit_count[1]~2 (
// Equation(s):
// \bus_a|u_target_port_2|data_bit_count[1]~2_combout  = \bus_a|u_target_port_2|data_bit_count [1] $ (((\bus_a|u_target_port_2|data_bit_count [0] & (\bus_a|u_target_port_2|data_pending~0_combout  & \bus_a|u_split_target_port|data_buffer~1_combout ))))

	.dataa(\bus_a|u_target_port_2|data_bit_count [0]),
	.datab(\bus_a|u_target_port_2|data_pending~0_combout ),
	.datac(\bus_a|u_target_port_2|data_bit_count [1]),
	.datad(\bus_a|u_split_target_port|data_buffer~1_combout ),
	.cin(gnd),
	.combout(\bus_a|u_target_port_2|data_bit_count[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_2|data_bit_count[1]~2 .lut_mask = 16'h78F0;
defparam \bus_a|u_target_port_2|data_bit_count[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N1
dffeas \bus_a|u_target_port_2|data_bit_count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_target_port_2|data_bit_count[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_target_port_2|data_bit_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_target_port_2|data_bit_count[1] .is_wysiwyg = "true";
defparam \bus_a|u_target_port_2|data_bit_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N6
cycloneive_lcell_comb \bus_a|u_target_port_2|data_bit_count[2]~0 (
// Equation(s):
// \bus_a|u_target_port_2|data_bit_count[2]~0_combout  = (\bus_a|u_target_port_2|data_bit_count [0] & (\bus_a|u_target_port_2|data_bit_count [1] & (\bus_a|u_target_port_2|data_pending~0_combout  & \bus_a|u_split_target_port|data_buffer~1_combout )))

	.dataa(\bus_a|u_target_port_2|data_bit_count [0]),
	.datab(\bus_a|u_target_port_2|data_bit_count [1]),
	.datac(\bus_a|u_target_port_2|data_pending~0_combout ),
	.datad(\bus_a|u_split_target_port|data_buffer~1_combout ),
	.cin(gnd),
	.combout(\bus_a|u_target_port_2|data_bit_count[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_2|data_bit_count[2]~0 .lut_mask = 16'h8000;
defparam \bus_a|u_target_port_2|data_bit_count[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N22
cycloneive_lcell_comb \bus_a|u_target_port_2|data_bit_count[2]~1 (
// Equation(s):
// \bus_a|u_target_port_2|data_bit_count[2]~1_combout  = \bus_a|u_target_port_2|data_bit_count [2] $ (\bus_a|u_target_port_2|data_bit_count[2]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_a|u_target_port_2|data_bit_count [2]),
	.datad(\bus_a|u_target_port_2|data_bit_count[2]~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_target_port_2|data_bit_count[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_2|data_bit_count[2]~1 .lut_mask = 16'h0FF0;
defparam \bus_a|u_target_port_2|data_bit_count[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N23
dffeas \bus_a|u_target_port_2|data_bit_count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_target_port_2|data_bit_count[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_target_port_2|data_bit_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_target_port_2|data_bit_count[2] .is_wysiwyg = "true";
defparam \bus_a|u_target_port_2|data_bit_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N20
cycloneive_lcell_comb \bus_a|u_target_port_2|data_pending~1 (
// Equation(s):
// \bus_a|u_target_port_2|data_pending~1_combout  = (\bus_a|u_target_port_2|addr_pending~q  & ((\bus_a|u_addr_decoder|held_valids [1] & (\bus_a|u_target_port_2|addr_expect_data~q )) # (!\bus_a|u_addr_decoder|held_valids [1] & 
// ((!\bus_a|u_split_target_port|addr_pending~1_combout )))))

	.dataa(\bus_a|u_target_port_2|addr_expect_data~q ),
	.datab(\bus_a|u_target_port_2|addr_pending~q ),
	.datac(\bus_a|u_addr_decoder|held_valids [1]),
	.datad(\bus_a|u_split_target_port|addr_pending~1_combout ),
	.cin(gnd),
	.combout(\bus_a|u_target_port_2|data_pending~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_2|data_pending~1 .lut_mask = 16'h808C;
defparam \bus_a|u_target_port_2|data_pending~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N28
cycloneive_lcell_comb \bus_a|u_target_port_2|data_pending~2 (
// Equation(s):
// \bus_a|u_target_port_2|data_pending~2_combout  = (\bus_a|u_target_port_2|data_bit_count [2] & ((\bus_a|u_target_port_2|data_bit_count[2]~0_combout ) # ((!\bus_a|u_target_port_2|data_pending~1_combout  & \bus_a|u_target_port_2|data_pending~q )))) # 
// (!\bus_a|u_target_port_2|data_bit_count [2] & (!\bus_a|u_target_port_2|data_pending~1_combout  & (\bus_a|u_target_port_2|data_pending~q )))

	.dataa(\bus_a|u_target_port_2|data_bit_count [2]),
	.datab(\bus_a|u_target_port_2|data_pending~1_combout ),
	.datac(\bus_a|u_target_port_2|data_pending~q ),
	.datad(\bus_a|u_target_port_2|data_bit_count[2]~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_target_port_2|data_pending~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_2|data_pending~2 .lut_mask = 16'hBA30;
defparam \bus_a|u_target_port_2|data_pending~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N29
dffeas \bus_a|u_target_port_2|data_pending (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_target_port_2|data_pending~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_target_port_2|data_pending~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_target_port_2|data_pending .is_wysiwyg = "true";
defparam \bus_a|u_target_port_2|data_pending .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N2
cycloneive_lcell_comb \bus_a|u_target_port_2|addr_expect_data~0 (
// Equation(s):
// \bus_a|u_target_port_2|addr_expect_data~0_combout  = ((\bus_a|u_addr_decoder|held_valids [1] & (!\bus_a|u_target_port_2|data_pending~q )) # (!\bus_a|u_addr_decoder|held_valids [1] & ((\bus_a|u_split_target_port|addr_pending~1_combout )))) # 
// (!\bus_a|u_target_port_2|addr_pending~q )

	.dataa(\bus_a|u_target_port_2|data_pending~q ),
	.datab(\bus_a|u_target_port_2|addr_pending~q ),
	.datac(\bus_a|u_addr_decoder|held_valids [1]),
	.datad(\bus_a|u_split_target_port|addr_pending~1_combout ),
	.cin(gnd),
	.combout(\bus_a|u_target_port_2|addr_expect_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_2|addr_expect_data~0 .lut_mask = 16'h7F73;
defparam \bus_a|u_target_port_2|addr_expect_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N26
cycloneive_lcell_comb \bus_a|u_target_port_2|addr_expect_data~1 (
// Equation(s):
// \bus_a|u_target_port_2|addr_expect_data~1_combout  = (\bus_a|u_target_port_2|addr_pending~0_combout  & (\bus_a|Selector4~0_combout )) # (!\bus_a|u_target_port_2|addr_pending~0_combout  & (((\bus_a|u_target_port_2|addr_expect_data~0_combout  & 
// \bus_a|u_target_port_2|addr_expect_data~q ))))

	.dataa(\bus_a|Selector4~0_combout ),
	.datab(\bus_a|u_target_port_2|addr_expect_data~0_combout ),
	.datac(\bus_a|u_target_port_2|addr_expect_data~q ),
	.datad(\bus_a|u_target_port_2|addr_pending~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_target_port_2|addr_expect_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_2|addr_expect_data~1 .lut_mask = 16'hAAC0;
defparam \bus_a|u_target_port_2|addr_expect_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N27
dffeas \bus_a|u_target_port_2|addr_expect_data (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_target_port_2|addr_expect_data~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_target_port_2|addr_expect_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_target_port_2|addr_expect_data .is_wysiwyg = "true";
defparam \bus_a|u_target_port_2|addr_expect_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N14
cycloneive_lcell_comb \bus_a|u_target_port_2|target_addr_in_valid~0 (
// Equation(s):
// \bus_a|u_target_port_2|target_addr_in_valid~0_combout  = (\bus_a|u_addr_decoder|held_valids [1] & (\bus_a|u_target_port_2|addr_pending~q  & ((\bus_a|u_target_port_2|data_pending~q ) # (!\bus_a|u_target_port_2|addr_expect_data~q ))))

	.dataa(\bus_a|u_target_port_2|addr_expect_data~q ),
	.datab(\bus_a|u_target_port_2|data_pending~q ),
	.datac(\bus_a|u_addr_decoder|held_valids [1]),
	.datad(\bus_a|u_target_port_2|addr_pending~q ),
	.cin(gnd),
	.combout(\bus_a|u_target_port_2|target_addr_in_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_2|target_addr_in_valid~0 .lut_mask = 16'hD000;
defparam \bus_a|u_target_port_2|target_addr_in_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N15
dffeas \bus_a|u_target_port_2|target_addr_in_valid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_target_port_2|target_addr_in_valid~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_target_port_2|target_addr_in_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_target_port_2|target_addr_in_valid .is_wysiwyg = "true";
defparam \bus_a|u_target_port_2|target_addr_in_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N12
cycloneive_lcell_comb \u_target_2|target_data_out_valid~0 (
// Equation(s):
// \u_target_2|target_data_out_valid~0_combout  = (\bus_a|u_target_port_2|target_addr_in_valid~q  & !\bus_a|Selector4~0_combout )

	.dataa(gnd),
	.datab(\bus_a|u_target_port_2|target_addr_in_valid~q ),
	.datac(gnd),
	.datad(\bus_a|Selector4~0_combout ),
	.cin(gnd),
	.combout(\u_target_2|target_data_out_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_target_2|target_data_out_valid~0 .lut_mask = 16'h00CC;
defparam \u_target_2|target_data_out_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N13
dffeas \u_target_2|target_data_out_valid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_target_2|target_data_out_valid~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_target_2|target_data_out_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_target_2|target_data_out_valid .is_wysiwyg = "true";
defparam \u_target_2|target_data_out_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N10
cycloneive_lcell_comb \bus_a|u_target_port_2|tx_bits_remaining~5 (
// Equation(s):
// \bus_a|u_target_port_2|tx_bits_remaining~5_combout  = (\bus_a|u_target_port_2|tx_active~q  & !\bus_a|u_target_port_2|tx_bits_remaining [0])

	.dataa(gnd),
	.datab(\bus_a|u_target_port_2|tx_active~q ),
	.datac(\bus_a|u_target_port_2|tx_bits_remaining [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_a|u_target_port_2|tx_bits_remaining~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_2|tx_bits_remaining~5 .lut_mask = 16'h0C0C;
defparam \bus_a|u_target_port_2|tx_bits_remaining~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N16
cycloneive_lcell_comb \bus_a|u_target_port_2|tx_bits_remaining[1]~2 (
// Equation(s):
// \bus_a|u_target_port_2|tx_bits_remaining[1]~2_combout  = (\bus_a|u_target_port_2|tx_active~q ) # (\u_target_2|target_data_out_valid~q )

	.dataa(gnd),
	.datab(\bus_a|u_target_port_2|tx_active~q ),
	.datac(gnd),
	.datad(\u_target_2|target_data_out_valid~q ),
	.cin(gnd),
	.combout(\bus_a|u_target_port_2|tx_bits_remaining[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_2|tx_bits_remaining[1]~2 .lut_mask = 16'hFFCC;
defparam \bus_a|u_target_port_2|tx_bits_remaining[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N11
dffeas \bus_a|u_target_port_2|tx_bits_remaining[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_target_port_2|tx_bits_remaining~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_target_port_2|tx_bits_remaining[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_target_port_2|tx_bits_remaining [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_target_port_2|tx_bits_remaining[0] .is_wysiwyg = "true";
defparam \bus_a|u_target_port_2|tx_bits_remaining[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N4
cycloneive_lcell_comb \bus_a|u_target_port_2|tx_bits_remaining~4 (
// Equation(s):
// \bus_a|u_target_port_2|tx_bits_remaining~4_combout  = (\bus_a|u_target_port_2|tx_active~q  & (\bus_a|u_target_port_2|tx_bits_remaining[1]~0_combout  & (\bus_a|u_target_port_2|tx_bits_remaining [0] $ (!\bus_a|u_target_port_2|tx_bits_remaining [1]))))

	.dataa(\bus_a|u_target_port_2|tx_bits_remaining [0]),
	.datab(\bus_a|u_target_port_2|tx_active~q ),
	.datac(\bus_a|u_target_port_2|tx_bits_remaining [1]),
	.datad(\bus_a|u_target_port_2|tx_bits_remaining[1]~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_target_port_2|tx_bits_remaining~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_2|tx_bits_remaining~4 .lut_mask = 16'h8400;
defparam \bus_a|u_target_port_2|tx_bits_remaining~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N5
dffeas \bus_a|u_target_port_2|tx_bits_remaining[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_target_port_2|tx_bits_remaining~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_target_port_2|tx_bits_remaining[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_target_port_2|tx_bits_remaining [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_target_port_2|tx_bits_remaining[1] .is_wysiwyg = "true";
defparam \bus_a|u_target_port_2|tx_bits_remaining[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N22
cycloneive_lcell_comb \bus_a|u_target_port_2|Add0~1 (
// Equation(s):
// \bus_a|u_target_port_2|Add0~1_combout  = \bus_a|u_target_port_2|tx_bits_remaining [2] $ (((\bus_a|u_target_port_2|tx_bits_remaining [0]) # (\bus_a|u_target_port_2|tx_bits_remaining [1])))

	.dataa(\bus_a|u_target_port_2|tx_bits_remaining [0]),
	.datab(gnd),
	.datac(\bus_a|u_target_port_2|tx_bits_remaining [1]),
	.datad(\bus_a|u_target_port_2|tx_bits_remaining [2]),
	.cin(gnd),
	.combout(\bus_a|u_target_port_2|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_2|Add0~1 .lut_mask = 16'h05FA;
defparam \bus_a|u_target_port_2|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N18
cycloneive_lcell_comb \bus_a|u_target_port_2|tx_bits_remaining~3 (
// Equation(s):
// \bus_a|u_target_port_2|tx_bits_remaining~3_combout  = (!\bus_a|u_target_port_2|Add0~1_combout  & (\bus_a|u_target_port_2|tx_bits_remaining[1]~0_combout  & \bus_a|u_target_port_2|tx_active~q ))

	.dataa(\bus_a|u_target_port_2|Add0~1_combout ),
	.datab(\bus_a|u_target_port_2|tx_bits_remaining[1]~0_combout ),
	.datac(\bus_a|u_target_port_2|tx_active~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_a|u_target_port_2|tx_bits_remaining~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_2|tx_bits_remaining~3 .lut_mask = 16'h4040;
defparam \bus_a|u_target_port_2|tx_bits_remaining~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N19
dffeas \bus_a|u_target_port_2|tx_bits_remaining[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_target_port_2|tx_bits_remaining~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_target_port_2|tx_bits_remaining[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_target_port_2|tx_bits_remaining [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_target_port_2|tx_bits_remaining[2] .is_wysiwyg = "true";
defparam \bus_a|u_target_port_2|tx_bits_remaining[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N30
cycloneive_lcell_comb \bus_a|u_target_port_2|Add0~0 (
// Equation(s):
// \bus_a|u_target_port_2|Add0~0_combout  = \bus_a|u_target_port_2|tx_bits_remaining [3] $ (((\bus_a|u_target_port_2|tx_bits_remaining [0]) # ((\bus_a|u_target_port_2|tx_bits_remaining [2]) # (\bus_a|u_target_port_2|tx_bits_remaining [1]))))

	.dataa(\bus_a|u_target_port_2|tx_bits_remaining [0]),
	.datab(\bus_a|u_target_port_2|tx_bits_remaining [2]),
	.datac(\bus_a|u_target_port_2|tx_bits_remaining [1]),
	.datad(\bus_a|u_target_port_2|tx_bits_remaining [3]),
	.cin(gnd),
	.combout(\bus_a|u_target_port_2|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_2|Add0~0 .lut_mask = 16'h01FE;
defparam \bus_a|u_target_port_2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N12
cycloneive_lcell_comb \bus_a|u_target_port_2|tx_bits_remaining~1 (
// Equation(s):
// \bus_a|u_target_port_2|tx_bits_remaining~1_combout  = ((!\bus_a|u_target_port_2|Add0~0_combout  & \bus_a|u_target_port_2|tx_bits_remaining[1]~0_combout )) # (!\bus_a|u_target_port_2|tx_active~q )

	.dataa(\bus_a|u_target_port_2|Add0~0_combout ),
	.datab(\bus_a|u_target_port_2|tx_bits_remaining[1]~0_combout ),
	.datac(\bus_a|u_target_port_2|tx_active~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_a|u_target_port_2|tx_bits_remaining~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_2|tx_bits_remaining~1 .lut_mask = 16'h4F4F;
defparam \bus_a|u_target_port_2|tx_bits_remaining~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N13
dffeas \bus_a|u_target_port_2|tx_bits_remaining[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_target_port_2|tx_bits_remaining~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_target_port_2|tx_bits_remaining[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_target_port_2|tx_bits_remaining [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_target_port_2|tx_bits_remaining[3] .is_wysiwyg = "true";
defparam \bus_a|u_target_port_2|tx_bits_remaining[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N24
cycloneive_lcell_comb \bus_a|u_target_port_2|tx_bits_remaining[1]~0 (
// Equation(s):
// \bus_a|u_target_port_2|tx_bits_remaining[1]~0_combout  = ((\bus_a|u_target_port_2|tx_bits_remaining [2]) # ((\bus_a|u_target_port_2|tx_bits_remaining [1]) # (\bus_a|u_target_port_2|tx_bits_remaining [3]))) # (!\bus_a|u_target_port_2|tx_bits_remaining [0])

	.dataa(\bus_a|u_target_port_2|tx_bits_remaining [0]),
	.datab(\bus_a|u_target_port_2|tx_bits_remaining [2]),
	.datac(\bus_a|u_target_port_2|tx_bits_remaining [1]),
	.datad(\bus_a|u_target_port_2|tx_bits_remaining [3]),
	.cin(gnd),
	.combout(\bus_a|u_target_port_2|tx_bits_remaining[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_2|tx_bits_remaining[1]~0 .lut_mask = 16'hFFFD;
defparam \bus_a|u_target_port_2|tx_bits_remaining[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N12
cycloneive_lcell_comb \bus_a|u_target_port_2|tx_active~0 (
// Equation(s):
// \bus_a|u_target_port_2|tx_active~0_combout  = (\bus_a|u_target_port_2|tx_active~q  & ((\bus_a|u_target_port_2|tx_bits_remaining[1]~0_combout ))) # (!\bus_a|u_target_port_2|tx_active~q  & (\u_target_2|target_data_out_valid~q ))

	.dataa(\u_target_2|target_data_out_valid~q ),
	.datab(gnd),
	.datac(\bus_a|u_target_port_2|tx_active~q ),
	.datad(\bus_a|u_target_port_2|tx_bits_remaining[1]~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_target_port_2|tx_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_2|tx_active~0 .lut_mask = 16'hFA0A;
defparam \bus_a|u_target_port_2|tx_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N13
dffeas \bus_a|u_target_port_2|tx_active (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_target_port_2|tx_active~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_target_port_2|tx_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_target_port_2|tx_active .is_wysiwyg = "true";
defparam \bus_a|u_target_port_2|tx_active .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N15
dffeas \bus_a|u_target_port_2|bus_data_out_valid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_a|u_target_port_2|tx_active~q ),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_target_port_2|bus_data_out_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_target_port_2|bus_data_out_valid .is_wysiwyg = "true";
defparam \bus_a|u_target_port_2|bus_data_out_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N4
cycloneive_lcell_comb \bus_a|u_target_port_1|tx_bits_remaining~5 (
// Equation(s):
// \bus_a|u_target_port_1|tx_bits_remaining~5_combout  = (!\bus_a|u_target_port_1|tx_bits_remaining [0] & \bus_a|u_target_port_1|tx_active~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_a|u_target_port_1|tx_bits_remaining [0]),
	.datad(\bus_a|u_target_port_1|tx_active~q ),
	.cin(gnd),
	.combout(\bus_a|u_target_port_1|tx_bits_remaining~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_1|tx_bits_remaining~5 .lut_mask = 16'h0F00;
defparam \bus_a|u_target_port_1|tx_bits_remaining~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N8
cycloneive_lcell_comb \bus_a|target1_data_seen~0 (
// Equation(s):
// \bus_a|target1_data_seen~0_combout  = (\bus_a|target1_select_hold~q  & ((\bus_a|u_target_port_1|bus_data_out_valid~q ) # ((\bus_a|target1_data_seen~q )))) # (!\bus_a|target1_select_hold~q  & (((\bus_a|target1_data_seen~q  & 
// !\bus_a|u_addr_decoder|held_valids [0]))))

	.dataa(\bus_a|target1_select_hold~q ),
	.datab(\bus_a|u_target_port_1|bus_data_out_valid~q ),
	.datac(\bus_a|target1_data_seen~q ),
	.datad(\bus_a|u_addr_decoder|held_valids [0]),
	.cin(gnd),
	.combout(\bus_a|target1_data_seen~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|target1_data_seen~0 .lut_mask = 16'hA8F8;
defparam \bus_a|target1_data_seen~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N22
cycloneive_lcell_comb \bus_a|target1_data_seen~1 (
// Equation(s):
// \bus_a|target1_data_seen~1_combout  = (\bus_a|target1_data_seen~0_combout  & ((!\bus_a|target1_select_hold~2_combout ) # (!\bus_a|target1_select_hold~q )))

	.dataa(\bus_a|target1_select_hold~q ),
	.datab(\bus_a|target1_select_hold~2_combout ),
	.datac(\bus_a|target1_data_seen~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_a|target1_data_seen~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|target1_data_seen~1 .lut_mask = 16'h7070;
defparam \bus_a|target1_data_seen~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N23
dffeas \bus_a|target1_data_seen (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|target1_data_seen~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|target1_data_seen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|target1_data_seen .is_wysiwyg = "true";
defparam \bus_a|target1_data_seen .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N24
cycloneive_lcell_comb \bus_a|always0~0 (
// Equation(s):
// \bus_a|always0~0_combout  = (\bus_a|u_addr_decoder|held_valids [0] & !\bus_a|target1_select_hold~q )

	.dataa(gnd),
	.datab(\bus_a|u_addr_decoder|held_valids [0]),
	.datac(gnd),
	.datad(\bus_a|target1_select_hold~q ),
	.cin(gnd),
	.combout(\bus_a|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|always0~0 .lut_mask = 16'h00CC;
defparam \bus_a|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N8
cycloneive_lcell_comb \bus_a|u_target_port_1|target_data_in_valid~0 (
// Equation(s):
// \bus_a|u_target_port_1|target_data_in_valid~0_combout  = (\bus_a|u_target_port_1|addr_expect_data~q  & (\bus_a|u_target_port_1|data_pending~q  & (\bus_a|u_target_port_1|addr_pending~q  & \bus_a|u_addr_decoder|held_valids [0])))

	.dataa(\bus_a|u_target_port_1|addr_expect_data~q ),
	.datab(\bus_a|u_target_port_1|data_pending~q ),
	.datac(\bus_a|u_target_port_1|addr_pending~q ),
	.datad(\bus_a|u_addr_decoder|held_valids [0]),
	.cin(gnd),
	.combout(\bus_a|u_target_port_1|target_data_in_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_1|target_data_in_valid~0 .lut_mask = 16'h8000;
defparam \bus_a|u_target_port_1|target_data_in_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N9
dffeas \bus_a|u_target_port_1|target_data_in_valid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_target_port_1|target_data_in_valid~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_target_port_1|target_data_in_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_target_port_1|target_data_in_valid .is_wysiwyg = "true";
defparam \bus_a|u_target_port_1|target_data_in_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N10
cycloneive_lcell_comb \u_target_1|pending_write~0 (
// Equation(s):
// \u_target_1|pending_write~0_combout  = (!\bus_a|u_target_port_1|target_data_in_valid~q  & ((\bus_a|u_target_port_1|target_addr_in_valid~q  & ((\bus_a|Selector4~0_combout ))) # (!\bus_a|u_target_port_1|target_addr_in_valid~q  & (\u_target_1|pending_write~q 
// ))))

	.dataa(\bus_a|u_target_port_1|target_data_in_valid~q ),
	.datab(\bus_a|u_target_port_1|target_addr_in_valid~q ),
	.datac(\u_target_1|pending_write~q ),
	.datad(\bus_a|Selector4~0_combout ),
	.cin(gnd),
	.combout(\u_target_1|pending_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_target_1|pending_write~0 .lut_mask = 16'h5410;
defparam \u_target_1|pending_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N11
dffeas \u_target_1|pending_write (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_target_1|pending_write~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_target_1|pending_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_target_1|pending_write .is_wysiwyg = "true";
defparam \u_target_1|pending_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N28
cycloneive_lcell_comb \u_target_1|target_ack~0 (
// Equation(s):
// \u_target_1|target_ack~0_combout  = (\bus_a|u_target_port_1|target_addr_in_valid~q  & (((\bus_a|u_target_port_1|target_data_in_valid~q ) # (!\bus_a|Selector4~0_combout )))) # (!\bus_a|u_target_port_1|target_addr_in_valid~q  & (\u_target_1|pending_write~q  
// & (\bus_a|u_target_port_1|target_data_in_valid~q )))

	.dataa(\u_target_1|pending_write~q ),
	.datab(\bus_a|u_target_port_1|target_addr_in_valid~q ),
	.datac(\bus_a|u_target_port_1|target_data_in_valid~q ),
	.datad(\bus_a|Selector4~0_combout ),
	.cin(gnd),
	.combout(\u_target_1|target_ack~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_target_1|target_ack~0 .lut_mask = 16'hE0EC;
defparam \u_target_1|target_ack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N29
dffeas \u_target_1|target_ack (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_target_1|target_ack~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_target_1|target_ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_target_1|target_ack .is_wysiwyg = "true";
defparam \u_target_1|target_ack .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N16
cycloneive_lcell_comb \bus_a|target1_release_pending~0 (
// Equation(s):
// \bus_a|target1_release_pending~0_combout  = (!\bus_a|always0~4_combout  & ((\u_target_1|target_ack~q ) # ((!\bus_a|always0~0_combout  & \bus_a|target1_release_pending~q ))))

	.dataa(\bus_a|always0~4_combout ),
	.datab(\bus_a|always0~0_combout ),
	.datac(\bus_a|target1_release_pending~q ),
	.datad(\u_target_1|target_ack~q ),
	.cin(gnd),
	.combout(\bus_a|target1_release_pending~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|target1_release_pending~0 .lut_mask = 16'h5510;
defparam \bus_a|target1_release_pending~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N17
dffeas \bus_a|target1_release_pending (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|target1_release_pending~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|target1_release_pending~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|target1_release_pending .is_wysiwyg = "true";
defparam \bus_a|target1_release_pending .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N4
cycloneive_lcell_comb \bus_a|target1_expect_data~0 (
// Equation(s):
// \bus_a|target1_expect_data~0_combout  = (!\bus_a|always0~4_combout  & ((\bus_a|always0~0_combout  & ((!\bus_a|Selector4~0_combout ))) # (!\bus_a|always0~0_combout  & (\bus_a|target1_expect_data~q ))))

	.dataa(\bus_a|always0~4_combout ),
	.datab(\bus_a|always0~0_combout ),
	.datac(\bus_a|target1_expect_data~q ),
	.datad(\bus_a|Selector4~0_combout ),
	.cin(gnd),
	.combout(\bus_a|target1_expect_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|target1_expect_data~0 .lut_mask = 16'h1054;
defparam \bus_a|target1_expect_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N5
dffeas \bus_a|target1_expect_data (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|target1_expect_data~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|target1_expect_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|target1_expect_data .is_wysiwyg = "true";
defparam \bus_a|target1_expect_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N2
cycloneive_lcell_comb \bus_a|target1_select_hold~2 (
// Equation(s):
// \bus_a|target1_select_hold~2_combout  = (\bus_a|target1_release_pending~q  & (((\bus_a|target1_data_seen~q  & !\bus_a|u_target_port_1|bus_data_out_valid~q )) # (!\bus_a|target1_expect_data~q )))

	.dataa(\bus_a|target1_data_seen~q ),
	.datab(\bus_a|target1_release_pending~q ),
	.datac(\bus_a|target1_expect_data~q ),
	.datad(\bus_a|u_target_port_1|bus_data_out_valid~q ),
	.cin(gnd),
	.combout(\bus_a|target1_select_hold~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|target1_select_hold~2 .lut_mask = 16'h0C8C;
defparam \bus_a|target1_select_hold~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N22
cycloneive_lcell_comb \bus_a|target1_select_hold~3 (
// Equation(s):
// \bus_a|target1_select_hold~3_combout  = (\bus_a|target1_select_hold~q  & ((!\bus_a|target1_select_hold~2_combout ))) # (!\bus_a|target1_select_hold~q  & (\bus_a|u_addr_decoder|held_valids [0]))

	.dataa(\bus_a|u_addr_decoder|held_valids [0]),
	.datab(gnd),
	.datac(\bus_a|target1_select_hold~q ),
	.datad(\bus_a|target1_select_hold~2_combout ),
	.cin(gnd),
	.combout(\bus_a|target1_select_hold~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|target1_select_hold~3 .lut_mask = 16'h0AFA;
defparam \bus_a|target1_select_hold~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N23
dffeas \bus_a|target1_select_hold (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|target1_select_hold~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|target1_select_hold~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|target1_select_hold .is_wysiwyg = "true";
defparam \bus_a|target1_select_hold .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N30
cycloneive_lcell_comb \bus_a|always0~4 (
// Equation(s):
// \bus_a|always0~4_combout  = (\bus_a|target1_select_hold~q  & \bus_a|target1_select_hold~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_a|target1_select_hold~q ),
	.datad(\bus_a|target1_select_hold~2_combout ),
	.cin(gnd),
	.combout(\bus_a|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|always0~4 .lut_mask = 16'hF000;
defparam \bus_a|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N25
dffeas \bus_a|target1_decoder_release (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_a|always0~4_combout ),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|target1_decoder_release~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|target1_decoder_release .is_wysiwyg = "true";
defparam \bus_a|target1_decoder_release .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N6
cycloneive_lcell_comb \bus_a|u_addr_decoder|addr_shift~2 (
// Equation(s):
// \bus_a|u_addr_decoder|addr_shift~2_combout  = (!\bus_a|u_addr_decoder|hold_active~q  & (\bus_a|u_addr_decoder|addr_shift [13] & \bus_a|u_addr_decoder|always0~0_combout ))

	.dataa(\bus_a|u_addr_decoder|hold_active~q ),
	.datab(\bus_a|u_addr_decoder|addr_shift [13]),
	.datac(\bus_a|u_addr_decoder|always0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_a|u_addr_decoder|addr_shift~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_addr_decoder|addr_shift~2 .lut_mask = 16'h4040;
defparam \bus_a|u_addr_decoder|addr_shift~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N7
dffeas \bus_a|u_addr_decoder|addr_shift[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_addr_decoder|addr_shift~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_addr_decoder|addr_shift[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_addr_decoder|addr_shift [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_addr_decoder|addr_shift[12] .is_wysiwyg = "true";
defparam \bus_a|u_addr_decoder|addr_shift[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N14
cycloneive_lcell_comb \bus_a|u_addr_decoder|LessThan1~0 (
// Equation(s):
// \bus_a|u_addr_decoder|LessThan1~0_combout  = (!\bus_a|u_addr_decoder|addr_shift [15] & (!\bus_a|u_addr_decoder|addr_shift [13] & (!\bus_a|u_addr_decoder|addr_shift [12] & \bus_a|u_addr_decoder|decode_target~2_combout )))

	.dataa(\bus_a|u_addr_decoder|addr_shift [15]),
	.datab(\bus_a|u_addr_decoder|addr_shift [13]),
	.datac(\bus_a|u_addr_decoder|addr_shift [12]),
	.datad(\bus_a|u_addr_decoder|decode_target~2_combout ),
	.cin(gnd),
	.combout(\bus_a|u_addr_decoder|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_addr_decoder|LessThan1~0 .lut_mask = 16'h0100;
defparam \bus_a|u_addr_decoder|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N15
dffeas \bus_a|u_addr_decoder|pending_valids[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_addr_decoder|LessThan1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_addr_decoder|pending_valids[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_addr_decoder|pending_valids [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_addr_decoder|pending_valids[0] .is_wysiwyg = "true";
defparam \bus_a|u_addr_decoder|pending_valids[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N6
cycloneive_lcell_comb \bus_a|u_addr_decoder|next_valids~1 (
// Equation(s):
// \bus_a|u_addr_decoder|next_valids~1_combout  = (!\bus_a|target1_decoder_release~q  & ((\bus_a|u_addr_decoder|pending_load~q  & (\bus_a|u_addr_decoder|pending_valids [0])) # (!\bus_a|u_addr_decoder|pending_load~q  & ((\bus_a|u_addr_decoder|held_valids 
// [0])))))

	.dataa(\bus_a|target1_decoder_release~q ),
	.datab(\bus_a|u_addr_decoder|pending_valids [0]),
	.datac(\bus_a|u_addr_decoder|held_valids [0]),
	.datad(\bus_a|u_addr_decoder|pending_load~q ),
	.cin(gnd),
	.combout(\bus_a|u_addr_decoder|next_valids~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_addr_decoder|next_valids~1 .lut_mask = 16'h4450;
defparam \bus_a|u_addr_decoder|next_valids~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N7
dffeas \bus_a|u_addr_decoder|held_valids[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_addr_decoder|next_valids~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_addr_decoder|held_valids [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_addr_decoder|held_valids[0] .is_wysiwyg = "true";
defparam \bus_a|u_addr_decoder|held_valids[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N6
cycloneive_lcell_comb \bus_a|u_target_port_1|data_pending~1 (
// Equation(s):
// \bus_a|u_target_port_1|data_pending~1_combout  = (\bus_a|u_target_port_1|addr_pending~q  & ((\bus_a|u_addr_decoder|held_valids [0] & (\bus_a|u_target_port_1|addr_expect_data~q )) # (!\bus_a|u_addr_decoder|held_valids [0] & 
// ((!\bus_a|u_split_target_port|addr_pending~1_combout )))))

	.dataa(\bus_a|u_target_port_1|addr_expect_data~q ),
	.datab(\bus_a|u_addr_decoder|held_valids [0]),
	.datac(\bus_a|u_target_port_1|addr_pending~q ),
	.datad(\bus_a|u_split_target_port|addr_pending~1_combout ),
	.cin(gnd),
	.combout(\bus_a|u_target_port_1|data_pending~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_1|data_pending~1 .lut_mask = 16'h80B0;
defparam \bus_a|u_target_port_1|data_pending~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N18
cycloneive_lcell_comb \bus_a|u_target_port_1|data_pending~0 (
// Equation(s):
// \bus_a|u_target_port_1|data_pending~0_combout  = (\bus_a|u_target_port_1|addr_pending~q  & (!\bus_a|u_target_port_1|data_pending~q  & (!\bus_a|u_target_port_1|tx_active~q  & \bus_a|u_target_port_1|addr_expect_data~q )))

	.dataa(\bus_a|u_target_port_1|addr_pending~q ),
	.datab(\bus_a|u_target_port_1|data_pending~q ),
	.datac(\bus_a|u_target_port_1|tx_active~q ),
	.datad(\bus_a|u_target_port_1|addr_expect_data~q ),
	.cin(gnd),
	.combout(\bus_a|u_target_port_1|data_pending~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_1|data_pending~0 .lut_mask = 16'h0200;
defparam \bus_a|u_target_port_1|data_pending~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N4
cycloneive_lcell_comb \bus_a|u_target_port_1|data_bit_count[0]~3 (
// Equation(s):
// \bus_a|u_target_port_1|data_bit_count[0]~3_combout  = \bus_a|u_target_port_1|data_bit_count [0] $ (((\bus_a|u_split_target_port|data_buffer~1_combout  & \bus_a|u_target_port_1|data_pending~0_combout )))

	.dataa(\bus_a|u_split_target_port|data_buffer~1_combout ),
	.datab(gnd),
	.datac(\bus_a|u_target_port_1|data_bit_count [0]),
	.datad(\bus_a|u_target_port_1|data_pending~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_target_port_1|data_bit_count[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_1|data_bit_count[0]~3 .lut_mask = 16'h5AF0;
defparam \bus_a|u_target_port_1|data_bit_count[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N5
dffeas \bus_a|u_target_port_1|data_bit_count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_target_port_1|data_bit_count[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_target_port_1|data_bit_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_target_port_1|data_bit_count[0] .is_wysiwyg = "true";
defparam \bus_a|u_target_port_1|data_bit_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N26
cycloneive_lcell_comb \bus_a|u_target_port_1|data_bit_count[1]~2 (
// Equation(s):
// \bus_a|u_target_port_1|data_bit_count[1]~2_combout  = \bus_a|u_target_port_1|data_bit_count [1] $ (((\bus_a|u_split_target_port|data_buffer~1_combout  & (\bus_a|u_target_port_1|data_bit_count [0] & \bus_a|u_target_port_1|data_pending~0_combout ))))

	.dataa(\bus_a|u_split_target_port|data_buffer~1_combout ),
	.datab(\bus_a|u_target_port_1|data_bit_count [0]),
	.datac(\bus_a|u_target_port_1|data_bit_count [1]),
	.datad(\bus_a|u_target_port_1|data_pending~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_target_port_1|data_bit_count[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_1|data_bit_count[1]~2 .lut_mask = 16'h78F0;
defparam \bus_a|u_target_port_1|data_bit_count[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N27
dffeas \bus_a|u_target_port_1|data_bit_count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_target_port_1|data_bit_count[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_target_port_1|data_bit_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_target_port_1|data_bit_count[1] .is_wysiwyg = "true";
defparam \bus_a|u_target_port_1|data_bit_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N20
cycloneive_lcell_comb \bus_a|u_target_port_1|data_bit_count[2]~0 (
// Equation(s):
// \bus_a|u_target_port_1|data_bit_count[2]~0_combout  = (\bus_a|u_target_port_1|data_bit_count [1] & (\bus_a|u_target_port_1|data_bit_count [0] & (\bus_a|u_split_target_port|data_buffer~1_combout  & \bus_a|u_target_port_1|data_pending~0_combout )))

	.dataa(\bus_a|u_target_port_1|data_bit_count [1]),
	.datab(\bus_a|u_target_port_1|data_bit_count [0]),
	.datac(\bus_a|u_split_target_port|data_buffer~1_combout ),
	.datad(\bus_a|u_target_port_1|data_pending~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_target_port_1|data_bit_count[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_1|data_bit_count[2]~0 .lut_mask = 16'h8000;
defparam \bus_a|u_target_port_1|data_bit_count[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N28
cycloneive_lcell_comb \bus_a|u_target_port_1|data_bit_count[2]~1 (
// Equation(s):
// \bus_a|u_target_port_1|data_bit_count[2]~1_combout  = \bus_a|u_target_port_1|data_bit_count [2] $ (\bus_a|u_target_port_1|data_bit_count[2]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_a|u_target_port_1|data_bit_count [2]),
	.datad(\bus_a|u_target_port_1|data_bit_count[2]~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_target_port_1|data_bit_count[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_1|data_bit_count[2]~1 .lut_mask = 16'h0FF0;
defparam \bus_a|u_target_port_1|data_bit_count[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N29
dffeas \bus_a|u_target_port_1|data_bit_count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_target_port_1|data_bit_count[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_target_port_1|data_bit_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_target_port_1|data_bit_count[2] .is_wysiwyg = "true";
defparam \bus_a|u_target_port_1|data_bit_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N14
cycloneive_lcell_comb \bus_a|u_target_port_1|data_pending~2 (
// Equation(s):
// \bus_a|u_target_port_1|data_pending~2_combout  = (\bus_a|u_target_port_1|data_pending~1_combout  & (\bus_a|u_target_port_1|data_bit_count [2] & ((\bus_a|u_target_port_1|data_bit_count[2]~0_combout )))) # (!\bus_a|u_target_port_1|data_pending~1_combout  & 
// ((\bus_a|u_target_port_1|data_pending~q ) # ((\bus_a|u_target_port_1|data_bit_count [2] & \bus_a|u_target_port_1|data_bit_count[2]~0_combout ))))

	.dataa(\bus_a|u_target_port_1|data_pending~1_combout ),
	.datab(\bus_a|u_target_port_1|data_bit_count [2]),
	.datac(\bus_a|u_target_port_1|data_pending~q ),
	.datad(\bus_a|u_target_port_1|data_bit_count[2]~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_target_port_1|data_pending~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_1|data_pending~2 .lut_mask = 16'hDC50;
defparam \bus_a|u_target_port_1|data_pending~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N15
dffeas \bus_a|u_target_port_1|data_pending (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_target_port_1|data_pending~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_target_port_1|data_pending~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_target_port_1|data_pending .is_wysiwyg = "true";
defparam \bus_a|u_target_port_1|data_pending .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N10
cycloneive_lcell_comb \bus_a|u_target_port_1|addr_pending~1 (
// Equation(s):
// \bus_a|u_target_port_1|addr_pending~1_combout  = (\bus_a|u_addr_decoder|held_valids [0] & (\bus_a|u_target_port_1|addr_expect_data~q  & (!\bus_a|u_target_port_1|data_pending~q ))) # (!\bus_a|u_addr_decoder|held_valids [0] & 
// (((\bus_a|u_split_target_port|addr_pending~1_combout ))))

	.dataa(\bus_a|u_target_port_1|addr_expect_data~q ),
	.datab(\bus_a|u_target_port_1|data_pending~q ),
	.datac(\bus_a|u_addr_decoder|held_valids [0]),
	.datad(\bus_a|u_split_target_port|addr_pending~1_combout ),
	.cin(gnd),
	.combout(\bus_a|u_target_port_1|addr_pending~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_1|addr_pending~1 .lut_mask = 16'h2F20;
defparam \bus_a|u_target_port_1|addr_pending~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N4
cycloneive_lcell_comb \bus_a|u_target_port_1|Add1~0 (
// Equation(s):
// \bus_a|u_target_port_1|Add1~0_combout  = \bus_a|u_target_port_1|addr_bit_count [0] $ (VCC)
// \bus_a|u_target_port_1|Add1~1  = CARRY(\bus_a|u_target_port_1|addr_bit_count [0])

	.dataa(gnd),
	.datab(\bus_a|u_target_port_1|addr_bit_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus_a|u_target_port_1|Add1~0_combout ),
	.cout(\bus_a|u_target_port_1|Add1~1 ));
// synopsys translate_off
defparam \bus_a|u_target_port_1|Add1~0 .lut_mask = 16'h33CC;
defparam \bus_a|u_target_port_1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N2
cycloneive_lcell_comb \bus_a|u_target_port_1|addr_bit_count[4]~0 (
// Equation(s):
// \bus_a|u_target_port_1|addr_bit_count[4]~0_combout  = (!\bus_a|u_target_port_1|addr_pending~q  & (\bus_a|u_addr_decoder|always0~0_combout  & !\bus_a|u_target_port_1|tx_active~q ))

	.dataa(\bus_a|u_target_port_1|addr_pending~q ),
	.datab(gnd),
	.datac(\bus_a|u_addr_decoder|always0~0_combout ),
	.datad(\bus_a|u_target_port_1|tx_active~q ),
	.cin(gnd),
	.combout(\bus_a|u_target_port_1|addr_bit_count[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_1|addr_bit_count[4]~0 .lut_mask = 16'h0050;
defparam \bus_a|u_target_port_1|addr_bit_count[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N5
dffeas \bus_a|u_target_port_1|addr_bit_count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_target_port_1|Add1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_target_port_1|addr_bit_count[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_target_port_1|addr_bit_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_target_port_1|addr_bit_count[0] .is_wysiwyg = "true";
defparam \bus_a|u_target_port_1|addr_bit_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N6
cycloneive_lcell_comb \bus_a|u_target_port_1|Add1~2 (
// Equation(s):
// \bus_a|u_target_port_1|Add1~2_combout  = (\bus_a|u_target_port_1|addr_bit_count [1] & (!\bus_a|u_target_port_1|Add1~1 )) # (!\bus_a|u_target_port_1|addr_bit_count [1] & ((\bus_a|u_target_port_1|Add1~1 ) # (GND)))
// \bus_a|u_target_port_1|Add1~3  = CARRY((!\bus_a|u_target_port_1|Add1~1 ) # (!\bus_a|u_target_port_1|addr_bit_count [1]))

	.dataa(\bus_a|u_target_port_1|addr_bit_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus_a|u_target_port_1|Add1~1 ),
	.combout(\bus_a|u_target_port_1|Add1~2_combout ),
	.cout(\bus_a|u_target_port_1|Add1~3 ));
// synopsys translate_off
defparam \bus_a|u_target_port_1|Add1~2 .lut_mask = 16'h5A5F;
defparam \bus_a|u_target_port_1|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y19_N7
dffeas \bus_a|u_target_port_1|addr_bit_count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_target_port_1|Add1~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_target_port_1|addr_bit_count[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_target_port_1|addr_bit_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_target_port_1|addr_bit_count[1] .is_wysiwyg = "true";
defparam \bus_a|u_target_port_1|addr_bit_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N8
cycloneive_lcell_comb \bus_a|u_target_port_1|Add1~4 (
// Equation(s):
// \bus_a|u_target_port_1|Add1~4_combout  = (\bus_a|u_target_port_1|addr_bit_count [2] & (\bus_a|u_target_port_1|Add1~3  $ (GND))) # (!\bus_a|u_target_port_1|addr_bit_count [2] & (!\bus_a|u_target_port_1|Add1~3  & VCC))
// \bus_a|u_target_port_1|Add1~5  = CARRY((\bus_a|u_target_port_1|addr_bit_count [2] & !\bus_a|u_target_port_1|Add1~3 ))

	.dataa(gnd),
	.datab(\bus_a|u_target_port_1|addr_bit_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus_a|u_target_port_1|Add1~3 ),
	.combout(\bus_a|u_target_port_1|Add1~4_combout ),
	.cout(\bus_a|u_target_port_1|Add1~5 ));
// synopsys translate_off
defparam \bus_a|u_target_port_1|Add1~4 .lut_mask = 16'hC30C;
defparam \bus_a|u_target_port_1|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y19_N9
dffeas \bus_a|u_target_port_1|addr_bit_count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_target_port_1|Add1~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_target_port_1|addr_bit_count[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_target_port_1|addr_bit_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_target_port_1|addr_bit_count[2] .is_wysiwyg = "true";
defparam \bus_a|u_target_port_1|addr_bit_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N10
cycloneive_lcell_comb \bus_a|u_target_port_1|Add1~6 (
// Equation(s):
// \bus_a|u_target_port_1|Add1~6_combout  = (\bus_a|u_target_port_1|addr_bit_count [3] & (!\bus_a|u_target_port_1|Add1~5 )) # (!\bus_a|u_target_port_1|addr_bit_count [3] & ((\bus_a|u_target_port_1|Add1~5 ) # (GND)))
// \bus_a|u_target_port_1|Add1~7  = CARRY((!\bus_a|u_target_port_1|Add1~5 ) # (!\bus_a|u_target_port_1|addr_bit_count [3]))

	.dataa(\bus_a|u_target_port_1|addr_bit_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus_a|u_target_port_1|Add1~5 ),
	.combout(\bus_a|u_target_port_1|Add1~6_combout ),
	.cout(\bus_a|u_target_port_1|Add1~7 ));
// synopsys translate_off
defparam \bus_a|u_target_port_1|Add1~6 .lut_mask = 16'h5A5F;
defparam \bus_a|u_target_port_1|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y19_N11
dffeas \bus_a|u_target_port_1|addr_bit_count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_target_port_1|Add1~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_target_port_1|addr_bit_count[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_target_port_1|addr_bit_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_target_port_1|addr_bit_count[3] .is_wysiwyg = "true";
defparam \bus_a|u_target_port_1|addr_bit_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N12
cycloneive_lcell_comb \bus_a|u_target_port_1|Add1~8 (
// Equation(s):
// \bus_a|u_target_port_1|Add1~8_combout  = \bus_a|u_target_port_1|Add1~7  $ (!\bus_a|u_target_port_1|addr_bit_count [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus_a|u_target_port_1|addr_bit_count [4]),
	.cin(\bus_a|u_target_port_1|Add1~7 ),
	.combout(\bus_a|u_target_port_1|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_1|Add1~8 .lut_mask = 16'hF00F;
defparam \bus_a|u_target_port_1|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N18
cycloneive_lcell_comb \bus_a|u_target_port_1|addr_bit_count~1 (
// Equation(s):
// \bus_a|u_target_port_1|addr_bit_count~1_combout  = (\bus_a|u_target_port_1|Add1~8_combout  & ((!\bus_a|u_target_port_1|addr_bit_count [0]) # (!\bus_a|u_target_port_1|Equal1~0_combout )))

	.dataa(gnd),
	.datab(\bus_a|u_target_port_1|Equal1~0_combout ),
	.datac(\bus_a|u_target_port_1|addr_bit_count [0]),
	.datad(\bus_a|u_target_port_1|Add1~8_combout ),
	.cin(gnd),
	.combout(\bus_a|u_target_port_1|addr_bit_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_1|addr_bit_count~1 .lut_mask = 16'h3F00;
defparam \bus_a|u_target_port_1|addr_bit_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N19
dffeas \bus_a|u_target_port_1|addr_bit_count[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_target_port_1|addr_bit_count~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_target_port_1|addr_bit_count[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_target_port_1|addr_bit_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_target_port_1|addr_bit_count[4] .is_wysiwyg = "true";
defparam \bus_a|u_target_port_1|addr_bit_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N28
cycloneive_lcell_comb \bus_a|u_target_port_1|Equal1~0 (
// Equation(s):
// \bus_a|u_target_port_1|Equal1~0_combout  = (\bus_a|u_target_port_1|addr_bit_count [1] & (!\bus_a|u_target_port_1|addr_bit_count [4] & (\bus_a|u_target_port_1|addr_bit_count [2] & \bus_a|u_target_port_1|addr_bit_count [3])))

	.dataa(\bus_a|u_target_port_1|addr_bit_count [1]),
	.datab(\bus_a|u_target_port_1|addr_bit_count [4]),
	.datac(\bus_a|u_target_port_1|addr_bit_count [2]),
	.datad(\bus_a|u_target_port_1|addr_bit_count [3]),
	.cin(gnd),
	.combout(\bus_a|u_target_port_1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_1|Equal1~0 .lut_mask = 16'h2000;
defparam \bus_a|u_target_port_1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N0
cycloneive_lcell_comb \bus_a|u_target_port_1|addr_pending~0 (
// Equation(s):
// \bus_a|u_target_port_1|addr_pending~0_combout  = (\bus_a|u_target_port_1|Equal1~0_combout  & (\bus_a|u_target_port_1|addr_bit_count [0] & \bus_a|u_target_port_1|addr_bit_count[4]~0_combout ))

	.dataa(gnd),
	.datab(\bus_a|u_target_port_1|Equal1~0_combout ),
	.datac(\bus_a|u_target_port_1|addr_bit_count [0]),
	.datad(\bus_a|u_target_port_1|addr_bit_count[4]~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_target_port_1|addr_pending~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_1|addr_pending~0 .lut_mask = 16'hC000;
defparam \bus_a|u_target_port_1|addr_pending~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N30
cycloneive_lcell_comb \bus_a|u_target_port_1|addr_pending~2 (
// Equation(s):
// \bus_a|u_target_port_1|addr_pending~2_combout  = (\bus_a|u_target_port_1|addr_pending~0_combout ) # ((\bus_a|u_target_port_1|addr_pending~1_combout  & \bus_a|u_target_port_1|addr_pending~q ))

	.dataa(\bus_a|u_target_port_1|addr_pending~1_combout ),
	.datab(gnd),
	.datac(\bus_a|u_target_port_1|addr_pending~q ),
	.datad(\bus_a|u_target_port_1|addr_pending~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_target_port_1|addr_pending~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_1|addr_pending~2 .lut_mask = 16'hFFA0;
defparam \bus_a|u_target_port_1|addr_pending~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N31
dffeas \bus_a|u_target_port_1|addr_pending (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_target_port_1|addr_pending~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_target_port_1|addr_pending~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_target_port_1|addr_pending .is_wysiwyg = "true";
defparam \bus_a|u_target_port_1|addr_pending .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N24
cycloneive_lcell_comb \bus_a|u_target_port_1|addr_expect_data~0 (
// Equation(s):
// \bus_a|u_target_port_1|addr_expect_data~0_combout  = ((\bus_a|u_addr_decoder|held_valids [0] & (!\bus_a|u_target_port_1|data_pending~q )) # (!\bus_a|u_addr_decoder|held_valids [0] & ((\bus_a|u_split_target_port|addr_pending~1_combout )))) # 
// (!\bus_a|u_target_port_1|addr_pending~q )

	.dataa(\bus_a|u_target_port_1|addr_pending~q ),
	.datab(\bus_a|u_target_port_1|data_pending~q ),
	.datac(\bus_a|u_addr_decoder|held_valids [0]),
	.datad(\bus_a|u_split_target_port|addr_pending~1_combout ),
	.cin(gnd),
	.combout(\bus_a|u_target_port_1|addr_expect_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_1|addr_expect_data~0 .lut_mask = 16'h7F75;
defparam \bus_a|u_target_port_1|addr_expect_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N12
cycloneive_lcell_comb \bus_a|u_target_port_1|addr_expect_data~1 (
// Equation(s):
// \bus_a|u_target_port_1|addr_expect_data~1_combout  = (\bus_a|u_target_port_1|addr_pending~0_combout  & (\bus_a|Selector4~0_combout )) # (!\bus_a|u_target_port_1|addr_pending~0_combout  & (((\bus_a|u_target_port_1|addr_expect_data~0_combout  & 
// \bus_a|u_target_port_1|addr_expect_data~q ))))

	.dataa(\bus_a|Selector4~0_combout ),
	.datab(\bus_a|u_target_port_1|addr_expect_data~0_combout ),
	.datac(\bus_a|u_target_port_1|addr_expect_data~q ),
	.datad(\bus_a|u_target_port_1|addr_pending~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_target_port_1|addr_expect_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_1|addr_expect_data~1 .lut_mask = 16'hAAC0;
defparam \bus_a|u_target_port_1|addr_expect_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N13
dffeas \bus_a|u_target_port_1|addr_expect_data (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_target_port_1|addr_expect_data~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_target_port_1|addr_expect_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_target_port_1|addr_expect_data .is_wysiwyg = "true";
defparam \bus_a|u_target_port_1|addr_expect_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N22
cycloneive_lcell_comb \bus_a|u_target_port_1|target_addr_in_valid~0 (
// Equation(s):
// \bus_a|u_target_port_1|target_addr_in_valid~0_combout  = (\bus_a|u_target_port_1|addr_pending~q  & (\bus_a|u_addr_decoder|held_valids [0] & ((\bus_a|u_target_port_1|data_pending~q ) # (!\bus_a|u_target_port_1|addr_expect_data~q ))))

	.dataa(\bus_a|u_target_port_1|addr_expect_data~q ),
	.datab(\bus_a|u_target_port_1|data_pending~q ),
	.datac(\bus_a|u_target_port_1|addr_pending~q ),
	.datad(\bus_a|u_addr_decoder|held_valids [0]),
	.cin(gnd),
	.combout(\bus_a|u_target_port_1|target_addr_in_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_1|target_addr_in_valid~0 .lut_mask = 16'hD000;
defparam \bus_a|u_target_port_1|target_addr_in_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N23
dffeas \bus_a|u_target_port_1|target_addr_in_valid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_target_port_1|target_addr_in_valid~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_target_port_1|target_addr_in_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_target_port_1|target_addr_in_valid .is_wysiwyg = "true";
defparam \bus_a|u_target_port_1|target_addr_in_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N16
cycloneive_lcell_comb \u_target_1|target_data_out_valid~0 (
// Equation(s):
// \u_target_1|target_data_out_valid~0_combout  = (\bus_a|u_target_port_1|target_addr_in_valid~q  & !\bus_a|Selector4~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_a|u_target_port_1|target_addr_in_valid~q ),
	.datad(\bus_a|Selector4~0_combout ),
	.cin(gnd),
	.combout(\u_target_1|target_data_out_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_target_1|target_data_out_valid~0 .lut_mask = 16'h00F0;
defparam \u_target_1|target_data_out_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N17
dffeas \u_target_1|target_data_out_valid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_target_1|target_data_out_valid~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_target_1|target_data_out_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_target_1|target_data_out_valid .is_wysiwyg = "true";
defparam \u_target_1|target_data_out_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N22
cycloneive_lcell_comb \bus_a|u_target_port_1|tx_bits_remaining[1]~2 (
// Equation(s):
// \bus_a|u_target_port_1|tx_bits_remaining[1]~2_combout  = (\bus_a|u_target_port_1|tx_active~q ) # (\u_target_1|target_data_out_valid~q )

	.dataa(\bus_a|u_target_port_1|tx_active~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_target_1|target_data_out_valid~q ),
	.cin(gnd),
	.combout(\bus_a|u_target_port_1|tx_bits_remaining[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_1|tx_bits_remaining[1]~2 .lut_mask = 16'hFFAA;
defparam \bus_a|u_target_port_1|tx_bits_remaining[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N5
dffeas \bus_a|u_target_port_1|tx_bits_remaining[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_target_port_1|tx_bits_remaining~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_target_port_1|tx_bits_remaining[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_target_port_1|tx_bits_remaining [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_target_port_1|tx_bits_remaining[0] .is_wysiwyg = "true";
defparam \bus_a|u_target_port_1|tx_bits_remaining[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N26
cycloneive_lcell_comb \bus_a|u_target_port_1|tx_bits_remaining~4 (
// Equation(s):
// \bus_a|u_target_port_1|tx_bits_remaining~4_combout  = (\bus_a|u_target_port_1|tx_active~q  & (\bus_a|u_target_port_1|tx_bits_remaining[1]~0_combout  & (\bus_a|u_target_port_1|tx_bits_remaining [0] $ (!\bus_a|u_target_port_1|tx_bits_remaining [1]))))

	.dataa(\bus_a|u_target_port_1|tx_active~q ),
	.datab(\bus_a|u_target_port_1|tx_bits_remaining [0]),
	.datac(\bus_a|u_target_port_1|tx_bits_remaining [1]),
	.datad(\bus_a|u_target_port_1|tx_bits_remaining[1]~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_target_port_1|tx_bits_remaining~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_1|tx_bits_remaining~4 .lut_mask = 16'h8200;
defparam \bus_a|u_target_port_1|tx_bits_remaining~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N27
dffeas \bus_a|u_target_port_1|tx_bits_remaining[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_target_port_1|tx_bits_remaining~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_target_port_1|tx_bits_remaining[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_target_port_1|tx_bits_remaining [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_target_port_1|tx_bits_remaining[1] .is_wysiwyg = "true";
defparam \bus_a|u_target_port_1|tx_bits_remaining[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N28
cycloneive_lcell_comb \bus_a|u_target_port_1|Add0~1 (
// Equation(s):
// \bus_a|u_target_port_1|Add0~1_combout  = \bus_a|u_target_port_1|tx_bits_remaining [2] $ (((\bus_a|u_target_port_1|tx_bits_remaining [1]) # (\bus_a|u_target_port_1|tx_bits_remaining [0])))

	.dataa(\bus_a|u_target_port_1|tx_bits_remaining [1]),
	.datab(gnd),
	.datac(\bus_a|u_target_port_1|tx_bits_remaining [0]),
	.datad(\bus_a|u_target_port_1|tx_bits_remaining [2]),
	.cin(gnd),
	.combout(\bus_a|u_target_port_1|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_1|Add0~1 .lut_mask = 16'h05FA;
defparam \bus_a|u_target_port_1|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N16
cycloneive_lcell_comb \bus_a|u_target_port_1|tx_bits_remaining~3 (
// Equation(s):
// \bus_a|u_target_port_1|tx_bits_remaining~3_combout  = (\bus_a|u_target_port_1|tx_active~q  & (!\bus_a|u_target_port_1|Add0~1_combout  & \bus_a|u_target_port_1|tx_bits_remaining[1]~0_combout ))

	.dataa(\bus_a|u_target_port_1|tx_active~q ),
	.datab(\bus_a|u_target_port_1|Add0~1_combout ),
	.datac(gnd),
	.datad(\bus_a|u_target_port_1|tx_bits_remaining[1]~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_target_port_1|tx_bits_remaining~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_1|tx_bits_remaining~3 .lut_mask = 16'h2200;
defparam \bus_a|u_target_port_1|tx_bits_remaining~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N17
dffeas \bus_a|u_target_port_1|tx_bits_remaining[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_target_port_1|tx_bits_remaining~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_target_port_1|tx_bits_remaining[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_target_port_1|tx_bits_remaining [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_target_port_1|tx_bits_remaining[2] .is_wysiwyg = "true";
defparam \bus_a|u_target_port_1|tx_bits_remaining[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N8
cycloneive_lcell_comb \bus_a|u_target_port_1|Add0~0 (
// Equation(s):
// \bus_a|u_target_port_1|Add0~0_combout  = \bus_a|u_target_port_1|tx_bits_remaining [3] $ (((\bus_a|u_target_port_1|tx_bits_remaining [1]) # ((\bus_a|u_target_port_1|tx_bits_remaining [2]) # (\bus_a|u_target_port_1|tx_bits_remaining [0]))))

	.dataa(\bus_a|u_target_port_1|tx_bits_remaining [1]),
	.datab(\bus_a|u_target_port_1|tx_bits_remaining [2]),
	.datac(\bus_a|u_target_port_1|tx_bits_remaining [0]),
	.datad(\bus_a|u_target_port_1|tx_bits_remaining [3]),
	.cin(gnd),
	.combout(\bus_a|u_target_port_1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_1|Add0~0 .lut_mask = 16'h01FE;
defparam \bus_a|u_target_port_1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N2
cycloneive_lcell_comb \bus_a|u_target_port_1|tx_bits_remaining~1 (
// Equation(s):
// \bus_a|u_target_port_1|tx_bits_remaining~1_combout  = ((!\bus_a|u_target_port_1|Add0~0_combout  & \bus_a|u_target_port_1|tx_bits_remaining[1]~0_combout )) # (!\bus_a|u_target_port_1|tx_active~q )

	.dataa(\bus_a|u_target_port_1|tx_active~q ),
	.datab(gnd),
	.datac(\bus_a|u_target_port_1|Add0~0_combout ),
	.datad(\bus_a|u_target_port_1|tx_bits_remaining[1]~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_target_port_1|tx_bits_remaining~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_1|tx_bits_remaining~1 .lut_mask = 16'h5F55;
defparam \bus_a|u_target_port_1|tx_bits_remaining~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N3
dffeas \bus_a|u_target_port_1|tx_bits_remaining[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_target_port_1|tx_bits_remaining~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_target_port_1|tx_bits_remaining[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_target_port_1|tx_bits_remaining [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_target_port_1|tx_bits_remaining[3] .is_wysiwyg = "true";
defparam \bus_a|u_target_port_1|tx_bits_remaining[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N10
cycloneive_lcell_comb \bus_a|u_target_port_1|tx_bits_remaining[1]~0 (
// Equation(s):
// \bus_a|u_target_port_1|tx_bits_remaining[1]~0_combout  = (\bus_a|u_target_port_1|tx_bits_remaining [1]) # ((\bus_a|u_target_port_1|tx_bits_remaining [2]) # ((\bus_a|u_target_port_1|tx_bits_remaining [3]) # (!\bus_a|u_target_port_1|tx_bits_remaining [0])))

	.dataa(\bus_a|u_target_port_1|tx_bits_remaining [1]),
	.datab(\bus_a|u_target_port_1|tx_bits_remaining [2]),
	.datac(\bus_a|u_target_port_1|tx_bits_remaining [0]),
	.datad(\bus_a|u_target_port_1|tx_bits_remaining [3]),
	.cin(gnd),
	.combout(\bus_a|u_target_port_1|tx_bits_remaining[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_1|tx_bits_remaining[1]~0 .lut_mask = 16'hFFEF;
defparam \bus_a|u_target_port_1|tx_bits_remaining[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N12
cycloneive_lcell_comb \bus_a|u_target_port_1|tx_active~0 (
// Equation(s):
// \bus_a|u_target_port_1|tx_active~0_combout  = (\bus_a|u_target_port_1|tx_active~q  & (\bus_a|u_target_port_1|tx_bits_remaining[1]~0_combout )) # (!\bus_a|u_target_port_1|tx_active~q  & ((\u_target_1|target_data_out_valid~q )))

	.dataa(\bus_a|u_target_port_1|tx_bits_remaining[1]~0_combout ),
	.datab(gnd),
	.datac(\bus_a|u_target_port_1|tx_active~q ),
	.datad(\u_target_1|target_data_out_valid~q ),
	.cin(gnd),
	.combout(\bus_a|u_target_port_1|tx_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_1|tx_active~0 .lut_mask = 16'hAFA0;
defparam \bus_a|u_target_port_1|tx_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N13
dffeas \bus_a|u_target_port_1|tx_active (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_target_port_1|tx_active~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_target_port_1|tx_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_target_port_1|tx_active .is_wysiwyg = "true";
defparam \bus_a|u_target_port_1|tx_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N20
cycloneive_lcell_comb \bus_a|u_target_port_1|bus_data_out_valid~feeder (
// Equation(s):
// \bus_a|u_target_port_1|bus_data_out_valid~feeder_combout  = \bus_a|u_target_port_1|tx_active~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus_a|u_target_port_1|tx_active~q ),
	.cin(gnd),
	.combout(\bus_a|u_target_port_1|bus_data_out_valid~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_target_port_1|bus_data_out_valid~feeder .lut_mask = 16'hFF00;
defparam \bus_a|u_target_port_1|bus_data_out_valid~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N21
dffeas \bus_a|u_target_port_1|bus_data_out_valid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_target_port_1|bus_data_out_valid~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_target_port_1|bus_data_out_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_target_port_1|bus_data_out_valid .is_wysiwyg = "true";
defparam \bus_a|u_target_port_1|bus_data_out_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N26
cycloneive_lcell_comb \bus_a|Selector9~0 (
// Equation(s):
// \bus_a|Selector9~0_combout  = (\bus_a|target2_select_hold~q  & (\bus_a|u_target_port_2|bus_data_out_valid~q )) # (!\bus_a|target2_select_hold~q  & ((\bus_a|u_target_port_1|bus_data_out_valid~q )))

	.dataa(gnd),
	.datab(\bus_a|u_target_port_2|bus_data_out_valid~q ),
	.datac(\bus_a|target2_select_hold~q ),
	.datad(\bus_a|u_target_port_1|bus_data_out_valid~q ),
	.cin(gnd),
	.combout(\bus_a|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|Selector9~0 .lut_mask = 16'hCFC0;
defparam \bus_a|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N14
cycloneive_lcell_comb \bus_a|Selector9~1 (
// Equation(s):
// \bus_a|Selector9~1_combout  = (\bus_a|response_owner.INIT_2~1_combout  & ((\bus_a|Selector9~0_combout ))) # (!\bus_a|response_owner.INIT_2~1_combout  & (\bus_a|u_split_target_port|bus_data_out_valid~q ))

	.dataa(gnd),
	.datab(\bus_a|u_split_target_port|bus_data_out_valid~q ),
	.datac(\bus_a|response_owner.INIT_2~1_combout ),
	.datad(\bus_a|Selector9~0_combout ),
	.cin(gnd),
	.combout(\bus_a|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|Selector9~1 .lut_mask = 16'hFC0C;
defparam \bus_a|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N30
cycloneive_lcell_comb \bus_a|target3_release_pending~0 (
// Equation(s):
// \bus_a|target3_release_pending~0_combout  = (!\u_bridge_target|u_target_if|target_split_ack~q  & ((!\bus_a|target3_select_hold~2_combout ) # (!\bus_a|target3_select_hold~q )))

	.dataa(gnd),
	.datab(\u_bridge_target|u_target_if|target_split_ack~q ),
	.datac(\bus_a|target3_select_hold~q ),
	.datad(\bus_a|target3_select_hold~2_combout ),
	.cin(gnd),
	.combout(\bus_a|target3_release_pending~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|target3_release_pending~0 .lut_mask = 16'h0333;
defparam \bus_a|target3_release_pending~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N16
cycloneive_lcell_comb \bus_a|always0~1 (
// Equation(s):
// \bus_a|always0~1_combout  = (!\bus_a|target3_select_hold~q  & \bus_a|u_addr_decoder|held_valids [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_a|target3_select_hold~q ),
	.datad(\bus_a|u_addr_decoder|held_valids [2]),
	.cin(gnd),
	.combout(\bus_a|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|always0~1 .lut_mask = 16'h0F00;
defparam \bus_a|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N22
cycloneive_lcell_comb \bus_a|target3_release_pending~1 (
// Equation(s):
// \bus_a|target3_release_pending~1_combout  = (\bus_a|target3_release_pending~0_combout  & ((\u_bridge_target|u_target_if|target_ack~q ) # ((\bus_a|target3_release_pending~q  & !\bus_a|always0~1_combout ))))

	.dataa(\bus_a|target3_release_pending~0_combout ),
	.datab(\u_bridge_target|u_target_if|target_ack~q ),
	.datac(\bus_a|target3_release_pending~q ),
	.datad(\bus_a|always0~1_combout ),
	.cin(gnd),
	.combout(\bus_a|target3_release_pending~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|target3_release_pending~1 .lut_mask = 16'h88A8;
defparam \bus_a|target3_release_pending~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N23
dffeas \bus_a|target3_release_pending (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|target3_release_pending~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|target3_release_pending~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|target3_release_pending .is_wysiwyg = "true";
defparam \bus_a|target3_release_pending .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N10
cycloneive_lcell_comb \bus_a|target3_data_seen~0 (
// Equation(s):
// \bus_a|target3_data_seen~0_combout  = (\bus_a|target3_select_hold~q  & (((\bus_a|u_split_target_port|bus_data_out_valid~q ) # (\bus_a|target3_data_seen~q )))) # (!\bus_a|target3_select_hold~q  & (!\bus_a|u_addr_decoder|held_valids [2] & 
// ((\bus_a|target3_data_seen~q ))))

	.dataa(\bus_a|u_addr_decoder|held_valids [2]),
	.datab(\bus_a|u_split_target_port|bus_data_out_valid~q ),
	.datac(\bus_a|target3_select_hold~q ),
	.datad(\bus_a|target3_data_seen~q ),
	.cin(gnd),
	.combout(\bus_a|target3_data_seen~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|target3_data_seen~0 .lut_mask = 16'hF5C0;
defparam \bus_a|target3_data_seen~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N24
cycloneive_lcell_comb \bus_a|target3_data_seen~1 (
// Equation(s):
// \bus_a|target3_data_seen~1_combout  = (!\u_bridge_target|u_target_if|target_split_ack~q  & (\bus_a|target3_data_seen~0_combout  & ((!\bus_a|target3_select_hold~q ) # (!\bus_a|target3_select_hold~2_combout ))))

	.dataa(\bus_a|target3_select_hold~2_combout ),
	.datab(\bus_a|target3_select_hold~q ),
	.datac(\u_bridge_target|u_target_if|target_split_ack~q ),
	.datad(\bus_a|target3_data_seen~0_combout ),
	.cin(gnd),
	.combout(\bus_a|target3_data_seen~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|target3_data_seen~1 .lut_mask = 16'h0700;
defparam \bus_a|target3_data_seen~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N25
dffeas \bus_a|target3_data_seen (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|target3_data_seen~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|target3_data_seen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|target3_data_seen .is_wysiwyg = "true";
defparam \bus_a|target3_data_seen .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N18
cycloneive_lcell_comb \bus_a|target3_expect_data~0 (
// Equation(s):
// \bus_a|target3_expect_data~0_combout  = (\bus_a|target3_release_pending~0_combout  & ((\bus_a|always0~1_combout  & ((!\bus_a|Selector4~0_combout ))) # (!\bus_a|always0~1_combout  & (\bus_a|target3_expect_data~q ))))

	.dataa(\bus_a|target3_release_pending~0_combout ),
	.datab(\bus_a|always0~1_combout ),
	.datac(\bus_a|target3_expect_data~q ),
	.datad(\bus_a|Selector4~0_combout ),
	.cin(gnd),
	.combout(\bus_a|target3_expect_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|target3_expect_data~0 .lut_mask = 16'h20A8;
defparam \bus_a|target3_expect_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N19
dffeas \bus_a|target3_expect_data (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|target3_expect_data~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|target3_expect_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|target3_expect_data .is_wysiwyg = "true";
defparam \bus_a|target3_expect_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N12
cycloneive_lcell_comb \bus_a|target3_select_hold~2 (
// Equation(s):
// \bus_a|target3_select_hold~2_combout  = (\bus_a|target3_release_pending~q  & (((\bus_a|target3_data_seen~q  & !\bus_a|u_split_target_port|bus_data_out_valid~q )) # (!\bus_a|target3_expect_data~q )))

	.dataa(\bus_a|target3_release_pending~q ),
	.datab(\bus_a|target3_data_seen~q ),
	.datac(\bus_a|u_split_target_port|bus_data_out_valid~q ),
	.datad(\bus_a|target3_expect_data~q ),
	.cin(gnd),
	.combout(\bus_a|target3_select_hold~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|target3_select_hold~2 .lut_mask = 16'h08AA;
defparam \bus_a|target3_select_hold~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N4
cycloneive_lcell_comb \bus_a|target3_owner~12 (
// Equation(s):
// \bus_a|target3_owner~12_combout  = (!\u_bridge_target|u_target_if|target_split_ack~q  & (\bus_a|active_init.INIT_1~q  & ((!\bus_a|target3_select_hold~q ) # (!\bus_a|target3_select_hold~2_combout ))))

	.dataa(\bus_a|target3_select_hold~2_combout ),
	.datab(\bus_a|target3_select_hold~q ),
	.datac(\u_bridge_target|u_target_if|target_split_ack~q ),
	.datad(\bus_a|active_init.INIT_1~q ),
	.cin(gnd),
	.combout(\bus_a|target3_owner~12_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|target3_owner~12 .lut_mask = 16'h0700;
defparam \bus_a|target3_owner~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N20
cycloneive_lcell_comb \bus_a|target3_owner~13 (
// Equation(s):
// \bus_a|target3_owner~13_combout  = ((\bus_a|u_addr_decoder|held_valids [2] & (!\bus_a|target3_select_hold~q  & \bus_a|active_init.INIT_NONE~q ))) # (!\bus_a|target3_release_pending~0_combout )

	.dataa(\bus_a|u_addr_decoder|held_valids [2]),
	.datab(\bus_a|target3_select_hold~q ),
	.datac(\bus_a|target3_release_pending~0_combout ),
	.datad(\bus_a|active_init.INIT_NONE~q ),
	.cin(gnd),
	.combout(\bus_a|target3_owner~13_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|target3_owner~13 .lut_mask = 16'h2F0F;
defparam \bus_a|target3_owner~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N5
dffeas \bus_a|target3_owner.INIT_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|target3_owner~12_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|target3_owner~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|target3_owner.INIT_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|target3_owner.INIT_1 .is_wysiwyg = "true";
defparam \bus_a|target3_owner.INIT_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N10
cycloneive_lcell_comb \bus_a|target1_owner~14 (
// Equation(s):
// \bus_a|target1_owner~14_combout  = (\bus_a|active_init.INIT_1~q  & ((!\bus_a|target1_select_hold~2_combout ) # (!\bus_a|target1_select_hold~q )))

	.dataa(\bus_a|active_init.INIT_1~q ),
	.datab(gnd),
	.datac(\bus_a|target1_select_hold~q ),
	.datad(\bus_a|target1_select_hold~2_combout ),
	.cin(gnd),
	.combout(\bus_a|target1_owner~14_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|target1_owner~14 .lut_mask = 16'h0AAA;
defparam \bus_a|target1_owner~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N22
cycloneive_lcell_comb \bus_a|target1_owner~15 (
// Equation(s):
// \bus_a|target1_owner~15_combout  = (\bus_a|target1_select_hold~q  & (((\bus_a|target1_select_hold~2_combout )))) # (!\bus_a|target1_select_hold~q  & (\bus_a|active_init.INIT_NONE~q  & (\bus_a|u_addr_decoder|held_valids [0])))

	.dataa(\bus_a|active_init.INIT_NONE~q ),
	.datab(\bus_a|u_addr_decoder|held_valids [0]),
	.datac(\bus_a|target1_select_hold~q ),
	.datad(\bus_a|target1_select_hold~2_combout ),
	.cin(gnd),
	.combout(\bus_a|target1_owner~15_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|target1_owner~15 .lut_mask = 16'hF808;
defparam \bus_a|target1_owner~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N11
dffeas \bus_a|target1_owner.INIT_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|target1_owner~14_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|target1_owner~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|target1_owner.INIT_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|target1_owner.INIT_1 .is_wysiwyg = "true";
defparam \bus_a|target1_owner.INIT_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N27
dffeas \bus_a|target3_owner.INIT_NONE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_a|target3_release_pending~0_combout ),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus_a|target3_owner~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|target3_owner.INIT_NONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|target3_owner.INIT_NONE .is_wysiwyg = "true";
defparam \bus_a|target3_owner.INIT_NONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N26
cycloneive_lcell_comb \bus_a|response_owner.INIT_2~0 (
// Equation(s):
// \bus_a|response_owner.INIT_2~0_combout  = (\bus_a|target3_owner.INIT_NONE~q ) # (((!\bus_a|u_addr_decoder|held_valids [2] & !\bus_a|target3_select_hold~q )) # (!\bus_a|active_init.INIT_NONE~q ))

	.dataa(\bus_a|u_addr_decoder|held_valids [2]),
	.datab(\bus_a|target3_select_hold~q ),
	.datac(\bus_a|target3_owner.INIT_NONE~q ),
	.datad(\bus_a|active_init.INIT_NONE~q ),
	.cin(gnd),
	.combout(\bus_a|response_owner.INIT_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|response_owner.INIT_2~0 .lut_mask = 16'hF1FF;
defparam \bus_a|response_owner.INIT_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N8
cycloneive_lcell_comb \bus_a|target1_owner.INIT_NONE~0 (
// Equation(s):
// \bus_a|target1_owner.INIT_NONE~0_combout  = !\bus_a|always0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus_a|always0~4_combout ),
	.cin(gnd),
	.combout(\bus_a|target1_owner.INIT_NONE~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|target1_owner.INIT_NONE~0 .lut_mask = 16'h00FF;
defparam \bus_a|target1_owner.INIT_NONE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N9
dffeas \bus_a|target1_owner.INIT_NONE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|target1_owner.INIT_NONE~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|target1_owner~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|target1_owner.INIT_NONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|target1_owner.INIT_NONE .is_wysiwyg = "true";
defparam \bus_a|target1_owner.INIT_NONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N2
cycloneive_lcell_comb \bus_a|always6~0 (
// Equation(s):
// \bus_a|always6~0_combout  = (\bus_a|active_init.INIT_NONE~q  & (!\bus_a|target1_owner.INIT_NONE~q  & ((\bus_a|target1_select_hold~q ) # (\bus_a|u_addr_decoder|held_valids [0]))))

	.dataa(\bus_a|active_init.INIT_NONE~q ),
	.datab(\bus_a|target1_select_hold~q ),
	.datac(\bus_a|u_addr_decoder|held_valids [0]),
	.datad(\bus_a|target1_owner.INIT_NONE~q ),
	.cin(gnd),
	.combout(\bus_a|always6~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|always6~0 .lut_mask = 16'h00A8;
defparam \bus_a|always6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N8
cycloneive_lcell_comb \bus_a|response_owner.INIT_2~2 (
// Equation(s):
// \bus_a|response_owner.INIT_2~2_combout  = (\bus_a|response_owner.INIT_2~1_combout  & (((!\bus_a|target2_select_hold~q  & !\bus_a|always6~0_combout )))) # (!\bus_a|response_owner.INIT_2~1_combout  & (\bus_a|response_owner.INIT_2~0_combout ))

	.dataa(\bus_a|response_owner.INIT_2~0_combout ),
	.datab(\bus_a|target2_select_hold~q ),
	.datac(\bus_a|response_owner.INIT_2~1_combout ),
	.datad(\bus_a|always6~0_combout ),
	.cin(gnd),
	.combout(\bus_a|response_owner.INIT_2~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|response_owner.INIT_2~2 .lut_mask = 16'h0A3A;
defparam \bus_a|response_owner.INIT_2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N30
cycloneive_lcell_comb \bus_a|target2_owner.INIT_NONE~0 (
// Equation(s):
// \bus_a|target2_owner.INIT_NONE~0_combout  = !\bus_a|always0~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus_a|always0~5_combout ),
	.cin(gnd),
	.combout(\bus_a|target2_owner.INIT_NONE~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|target2_owner.INIT_NONE~0 .lut_mask = 16'h00FF;
defparam \bus_a|target2_owner.INIT_NONE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N10
cycloneive_lcell_comb \bus_a|target2_owner~13 (
// Equation(s):
// \bus_a|target2_owner~13_combout  = (\bus_a|target2_select_hold~q  & (((\bus_a|always0~3_combout )))) # (!\bus_a|target2_select_hold~q  & (\bus_a|active_init.INIT_NONE~q  & (\bus_a|u_addr_decoder|held_valids [1])))

	.dataa(\bus_a|active_init.INIT_NONE~q ),
	.datab(\bus_a|target2_select_hold~q ),
	.datac(\bus_a|u_addr_decoder|held_valids [1]),
	.datad(\bus_a|always0~3_combout ),
	.cin(gnd),
	.combout(\bus_a|target2_owner~13_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|target2_owner~13 .lut_mask = 16'hEC20;
defparam \bus_a|target2_owner~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N31
dffeas \bus_a|target2_owner.INIT_NONE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|target2_owner.INIT_NONE~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|target2_owner~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|target2_owner.INIT_NONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|target2_owner.INIT_NONE .is_wysiwyg = "true";
defparam \bus_a|target2_owner.INIT_NONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N16
cycloneive_lcell_comb \bus_a|target2_owner~12 (
// Equation(s):
// \bus_a|target2_owner~12_combout  = (\bus_a|active_init.INIT_1~q  & ((!\bus_a|always0~3_combout ) # (!\bus_a|target2_select_hold~q )))

	.dataa(gnd),
	.datab(\bus_a|active_init.INIT_1~q ),
	.datac(\bus_a|target2_select_hold~q ),
	.datad(\bus_a|always0~3_combout ),
	.cin(gnd),
	.combout(\bus_a|target2_owner~12_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|target2_owner~12 .lut_mask = 16'h0CCC;
defparam \bus_a|target2_owner~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N17
dffeas \bus_a|target2_owner.INIT_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|target2_owner~12_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|target2_owner~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|target2_owner.INIT_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|target2_owner.INIT_1 .is_wysiwyg = "true";
defparam \bus_a|target2_owner.INIT_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N30
cycloneive_lcell_comb \bus_a|response_owner.INIT_1~0 (
// Equation(s):
// \bus_a|response_owner.INIT_1~0_combout  = (\bus_a|active_init.INIT_NONE~q  & ((\bus_a|target2_owner.INIT_NONE~q  & ((\bus_a|target2_owner.INIT_1~q ))) # (!\bus_a|target2_owner.INIT_NONE~q  & (\bus_a|active_init.INIT_1~q )))) # 
// (!\bus_a|active_init.INIT_NONE~q  & (((\bus_a|target2_owner.INIT_1~q ))))

	.dataa(\bus_a|active_init.INIT_NONE~q ),
	.datab(\bus_a|target2_owner.INIT_NONE~q ),
	.datac(\bus_a|active_init.INIT_1~q ),
	.datad(\bus_a|target2_owner.INIT_1~q ),
	.cin(gnd),
	.combout(\bus_a|response_owner.INIT_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|response_owner.INIT_1~0 .lut_mask = 16'hFD20;
defparam \bus_a|response_owner.INIT_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N20
cycloneive_lcell_comb \bus_a|response_owner.INIT_1~1 (
// Equation(s):
// \bus_a|response_owner.INIT_1~1_combout  = (\bus_a|active_init.INIT_1~q  & (((\bus_a|always6~0_combout )) # (!\bus_a|response_owner.INIT_2~1_combout ))) # (!\bus_a|active_init.INIT_1~q  & (!\bus_a|response_owner.INIT_2~1_combout  & 
// (\bus_a|response_owner.INIT_2~0_combout )))

	.dataa(\bus_a|active_init.INIT_1~q ),
	.datab(\bus_a|response_owner.INIT_2~1_combout ),
	.datac(\bus_a|response_owner.INIT_2~0_combout ),
	.datad(\bus_a|always6~0_combout ),
	.cin(gnd),
	.combout(\bus_a|response_owner.INIT_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|response_owner.INIT_1~1 .lut_mask = 16'hBA32;
defparam \bus_a|response_owner.INIT_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N10
cycloneive_lcell_comb \bus_a|response_owner.INIT_1~2 (
// Equation(s):
// \bus_a|response_owner.INIT_1~2_combout  = (\bus_a|response_owner.INIT_2~1_combout  & ((\bus_a|target2_select_hold~q  & (\bus_a|response_owner.INIT_1~0_combout )) # (!\bus_a|target2_select_hold~q  & ((\bus_a|response_owner.INIT_1~1_combout ))))) # 
// (!\bus_a|response_owner.INIT_2~1_combout  & (((\bus_a|response_owner.INIT_1~1_combout ))))

	.dataa(\bus_a|response_owner.INIT_2~1_combout ),
	.datab(\bus_a|target2_select_hold~q ),
	.datac(\bus_a|response_owner.INIT_1~0_combout ),
	.datad(\bus_a|response_owner.INIT_1~1_combout ),
	.cin(gnd),
	.combout(\bus_a|response_owner.INIT_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|response_owner.INIT_1~2 .lut_mask = 16'hF780;
defparam \bus_a|response_owner.INIT_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N28
cycloneive_lcell_comb \bus_a|response_owner.INIT_1~3 (
// Equation(s):
// \bus_a|response_owner.INIT_1~3_combout  = (\bus_a|response_owner.INIT_2~2_combout  & ((\bus_a|response_owner.INIT_1~2_combout  & (\bus_a|target3_owner.INIT_1~q )) # (!\bus_a|response_owner.INIT_1~2_combout  & ((\bus_a|target1_owner.INIT_1~q ))))) # 
// (!\bus_a|response_owner.INIT_2~2_combout  & (((\bus_a|response_owner.INIT_1~2_combout ))))

	.dataa(\bus_a|target3_owner.INIT_1~q ),
	.datab(\bus_a|target1_owner.INIT_1~q ),
	.datac(\bus_a|response_owner.INIT_2~2_combout ),
	.datad(\bus_a|response_owner.INIT_1~2_combout ),
	.cin(gnd),
	.combout(\bus_a|response_owner.INIT_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|response_owner.INIT_1~3 .lut_mask = 16'hAFC0;
defparam \bus_a|response_owner.INIT_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N4
cycloneive_lcell_comb \bus_a|u_init_port_1|always1~0 (
// Equation(s):
// \bus_a|u_init_port_1|always1~0_combout  = (!\bus_a|split_route_active~0_combout  & (!\bus_a|u_init_port_1|tx_active~q  & (\bus_a|Selector9~1_combout  & \bus_a|response_owner.INIT_1~3_combout )))

	.dataa(\bus_a|split_route_active~0_combout ),
	.datab(\bus_a|u_init_port_1|tx_active~q ),
	.datac(\bus_a|Selector9~1_combout ),
	.datad(\bus_a|response_owner.INIT_1~3_combout ),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|always1~0 .lut_mask = 16'h1000;
defparam \bus_a|u_init_port_1|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N14
cycloneive_lcell_comb \bus_a|u_init_port_1|rx_bit_count[0]~2 (
// Equation(s):
// \bus_a|u_init_port_1|rx_bit_count[0]~2_combout  = \bus_a|u_init_port_1|rx_bit_count [0] $ (((\bus_a|u_init_port_1|always1~1_combout ) # (\bus_a|u_init_port_1|always1~0_combout )))

	.dataa(\bus_a|u_init_port_1|always1~1_combout ),
	.datab(gnd),
	.datac(\bus_a|u_init_port_1|rx_bit_count [0]),
	.datad(\bus_a|u_init_port_1|always1~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|rx_bit_count[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|rx_bit_count[0]~2 .lut_mask = 16'h0F5A;
defparam \bus_a|u_init_port_1|rx_bit_count[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N15
dffeas \bus_a|u_init_port_1|rx_bit_count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_init_port_1|rx_bit_count[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|rx_bit_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|rx_bit_count[0] .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|rx_bit_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N20
cycloneive_lcell_comb \bus_a|u_init_port_1|rx_bit_count[1]~1 (
// Equation(s):
// \bus_a|u_init_port_1|rx_bit_count[1]~1_combout  = \bus_a|u_init_port_1|rx_bit_count [1] $ (((\bus_a|u_init_port_1|rx_bit_count [0] & ((\bus_a|u_init_port_1|always1~1_combout ) # (\bus_a|u_init_port_1|always1~0_combout )))))

	.dataa(\bus_a|u_init_port_1|always1~1_combout ),
	.datab(\bus_a|u_init_port_1|rx_bit_count [0]),
	.datac(\bus_a|u_init_port_1|rx_bit_count [1]),
	.datad(\bus_a|u_init_port_1|always1~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|rx_bit_count[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|rx_bit_count[1]~1 .lut_mask = 16'h3C78;
defparam \bus_a|u_init_port_1|rx_bit_count[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N21
dffeas \bus_a|u_init_port_1|rx_bit_count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_init_port_1|rx_bit_count[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|rx_bit_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|rx_bit_count[1] .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|rx_bit_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N18
cycloneive_lcell_comb \bus_a|u_init_port_1|always1~2 (
// Equation(s):
// \bus_a|u_init_port_1|always1~2_combout  = (!\bus_a|u_init_port_1|tx_active~q  & !\bus_a|split_route_active~0_combout )

	.dataa(gnd),
	.datab(\bus_a|u_init_port_1|tx_active~q ),
	.datac(gnd),
	.datad(\bus_a|split_route_active~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|always1~2 .lut_mask = 16'h0033;
defparam \bus_a|u_init_port_1|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N8
cycloneive_lcell_comb \bus_a|u_init_port_1|always1~3 (
// Equation(s):
// \bus_a|u_init_port_1|always1~3_combout  = (\bus_a|u_init_port_1|always1~1_combout ) # ((\bus_a|u_init_port_1|always1~2_combout  & (\bus_a|Selector9~1_combout  & \bus_a|response_owner.INIT_1~3_combout )))

	.dataa(\bus_a|u_init_port_1|always1~1_combout ),
	.datab(\bus_a|u_init_port_1|always1~2_combout ),
	.datac(\bus_a|Selector9~1_combout ),
	.datad(\bus_a|response_owner.INIT_1~3_combout ),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|always1~3 .lut_mask = 16'hEAAA;
defparam \bus_a|u_init_port_1|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N30
cycloneive_lcell_comb \bus_a|u_init_port_1|rx_bit_count[2]~0 (
// Equation(s):
// \bus_a|u_init_port_1|rx_bit_count[2]~0_combout  = \bus_a|u_init_port_1|rx_bit_count [2] $ (((\bus_a|u_init_port_1|rx_bit_count [0] & (\bus_a|u_init_port_1|rx_bit_count [1] & \bus_a|u_init_port_1|always1~3_combout ))))

	.dataa(\bus_a|u_init_port_1|rx_bit_count [0]),
	.datab(\bus_a|u_init_port_1|rx_bit_count [1]),
	.datac(\bus_a|u_init_port_1|rx_bit_count [2]),
	.datad(\bus_a|u_init_port_1|always1~3_combout ),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|rx_bit_count[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|rx_bit_count[2]~0 .lut_mask = 16'h78F0;
defparam \bus_a|u_init_port_1|rx_bit_count[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N31
dffeas \bus_a|u_init_port_1|rx_bit_count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_init_port_1|rx_bit_count[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|rx_bit_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|rx_bit_count[2] .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|rx_bit_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N28
cycloneive_lcell_comb \bus_a|u_init_port_1|data_now_valid~0 (
// Equation(s):
// \bus_a|u_init_port_1|data_now_valid~0_combout  = (\bus_a|u_init_port_1|rx_bit_count [2] & (\bus_a|u_init_port_1|rx_bit_count [1] & (\bus_a|u_init_port_1|always1~3_combout  & \bus_a|u_init_port_1|rx_bit_count [0])))

	.dataa(\bus_a|u_init_port_1|rx_bit_count [2]),
	.datab(\bus_a|u_init_port_1|rx_bit_count [1]),
	.datac(\bus_a|u_init_port_1|always1~3_combout ),
	.datad(\bus_a|u_init_port_1|rx_bit_count [0]),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|data_now_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|data_now_valid~0 .lut_mask = 16'h8000;
defparam \bus_a|u_init_port_1|data_now_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N29
dffeas \bus_a|u_init_port_1|rx_byte_ready (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_init_port_1|data_now_valid~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|rx_byte_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|rx_byte_ready .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|rx_byte_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N18
cycloneive_lcell_comb \bus_a|u_init_port_1|expect_read_data~1 (
// Equation(s):
// \bus_a|u_init_port_1|expect_read_data~1_combout  = (!\bus_a|u_init_port_1|data_pending~q  & (!\bus_a|u_init_port_1|rx_byte_ready~q  & \bus_a|u_init_port_1|expect_read_data~q ))

	.dataa(\bus_a|u_init_port_1|data_pending~q ),
	.datab(gnd),
	.datac(\bus_a|u_init_port_1|rx_byte_ready~q ),
	.datad(\bus_a|u_init_port_1|expect_read_data~q ),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|expect_read_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|expect_read_data~1 .lut_mask = 16'h0500;
defparam \bus_a|u_init_port_1|expect_read_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N28
cycloneive_lcell_comb \bus_a|u_init_port_1|expect_read_data~0 (
// Equation(s):
// \bus_a|u_init_port_1|expect_read_data~0_combout  = (\bus_a|u_init_port_1|addr_pending~q  & (\bus_a|u_init_port_1|addr_is_read~q )) # (!\bus_a|u_init_port_1|addr_pending~q  & ((\bus_a|u_init_port_1|expect_read_data~1_combout )))

	.dataa(\bus_a|u_init_port_1|addr_is_read~q ),
	.datab(\bus_a|u_init_port_1|addr_pending~q ),
	.datac(gnd),
	.datad(\bus_a|u_init_port_1|expect_read_data~1_combout ),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|expect_read_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|expect_read_data~0 .lut_mask = 16'hBB88;
defparam \bus_a|u_init_port_1|expect_read_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N20
cycloneive_lcell_comb \bus_a|u_init_port_1|expect_read_data~2 (
// Equation(s):
// \bus_a|u_init_port_1|expect_read_data~2_combout  = (!\bus_a|u_init_port_1|rx_byte_ready~q  & \bus_a|u_init_port_1|expect_read_data~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_a|u_init_port_1|rx_byte_ready~q ),
	.datad(\bus_a|u_init_port_1|expect_read_data~q ),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|expect_read_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|expect_read_data~2 .lut_mask = 16'h0F00;
defparam \bus_a|u_init_port_1|expect_read_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N29
dffeas \bus_a|u_init_port_1|expect_read_data (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_init_port_1|expect_read_data~0_combout ),
	.asdata(\bus_a|u_init_port_1|expect_read_data~2_combout ),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\bus_a|u_init_port_1|tx_active~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|expect_read_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|expect_read_data .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|expect_read_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N12
cycloneive_lcell_comb \bus_a|init1_target_ack_int~1 (
// Equation(s):
// \bus_a|init1_target_ack_int~1_combout  = (\u_bridge_target|u_target_if|target_ack~q  & ((\bus_a|target3_select_hold~q ) # (\bus_a|split_owner.INIT_NONE~q )))

	.dataa(\u_bridge_target|u_target_if|target_ack~q ),
	.datab(\bus_a|target3_select_hold~q ),
	.datac(gnd),
	.datad(\bus_a|split_owner.INIT_NONE~q ),
	.cin(gnd),
	.combout(\bus_a|init1_target_ack_int~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|init1_target_ack_int~1 .lut_mask = 16'hAA88;
defparam \bus_a|init1_target_ack_int~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N14
cycloneive_lcell_comb \bus_a|init1_target_ack_int~0 (
// Equation(s):
// \bus_a|init1_target_ack_int~0_combout  = (\bus_a|split_owner.INIT_NONE~q  & \bus_a|split_owner.INIT_1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_a|split_owner.INIT_NONE~q ),
	.datad(\bus_a|split_owner.INIT_1~q ),
	.cin(gnd),
	.combout(\bus_a|init1_target_ack_int~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|init1_target_ack_int~0 .lut_mask = 16'hF000;
defparam \bus_a|init1_target_ack_int~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N26
cycloneive_lcell_comb \bus_a|init1_target_ack_int~2 (
// Equation(s):
// \bus_a|init1_target_ack_int~2_combout  = (\bus_a|target2_select_hold~q  & ((\u_target_2|target_ack~q ))) # (!\bus_a|target2_select_hold~q  & (\u_target_1|target_ack~q ))

	.dataa(gnd),
	.datab(\u_target_1|target_ack~q ),
	.datac(\u_target_2|target_ack~q ),
	.datad(\bus_a|target2_select_hold~q ),
	.cin(gnd),
	.combout(\bus_a|init1_target_ack_int~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|init1_target_ack_int~2 .lut_mask = 16'hF0CC;
defparam \bus_a|init1_target_ack_int~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N4
cycloneive_lcell_comb \bus_a|init1_target_ack_int~3 (
// Equation(s):
// \bus_a|init1_target_ack_int~3_combout  = (\bus_a|split_route_active~0_combout  & (((\bus_a|init1_target_ack_int~1_combout )))) # (!\bus_a|split_route_active~0_combout  & (\bus_a|response_owner.INIT_2~1_combout  & (!\bus_a|init1_target_ack_int~1_combout  & 
// \bus_a|init1_target_ack_int~2_combout )))

	.dataa(\bus_a|response_owner.INIT_2~1_combout ),
	.datab(\bus_a|split_route_active~0_combout ),
	.datac(\bus_a|init1_target_ack_int~1_combout ),
	.datad(\bus_a|init1_target_ack_int~2_combout ),
	.cin(gnd),
	.combout(\bus_a|init1_target_ack_int~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|init1_target_ack_int~3 .lut_mask = 16'hC2C0;
defparam \bus_a|init1_target_ack_int~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N22
cycloneive_lcell_comb \bus_a|init1_target_ack_int~4 (
// Equation(s):
// \bus_a|init1_target_ack_int~4_combout  = (\bus_a|init1_target_ack_int~1_combout  & ((\bus_a|init1_target_ack_int~0_combout ) # ((!\bus_a|init1_target_ack_int~3_combout  & \bus_a|response_owner.INIT_1~3_combout )))) # 
// (!\bus_a|init1_target_ack_int~1_combout  & (((\bus_a|init1_target_ack_int~3_combout  & \bus_a|response_owner.INIT_1~3_combout ))))

	.dataa(\bus_a|init1_target_ack_int~1_combout ),
	.datab(\bus_a|init1_target_ack_int~0_combout ),
	.datac(\bus_a|init1_target_ack_int~3_combout ),
	.datad(\bus_a|response_owner.INIT_1~3_combout ),
	.cin(gnd),
	.combout(\bus_a|init1_target_ack_int~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|init1_target_ack_int~4 .lut_mask = 16'hDA88;
defparam \bus_a|init1_target_ack_int~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N26
cycloneive_lcell_comb \bus_a|u_init_port_1|ack_pending_read~0 (
// Equation(s):
// \bus_a|u_init_port_1|ack_pending_read~0_combout  = (\bus_a|init1_target_ack_int~4_combout  & (!\bus_a|u_init_port_1|read_data_pending~q  & ((\bus_a|u_init_port_1|expect_read_data~q ) # (\bus_a|u_init_port_1|ack_pending_read~q )))) # 
// (!\bus_a|init1_target_ack_int~4_combout  & (((\bus_a|u_init_port_1|ack_pending_read~q ))))

	.dataa(\bus_a|u_init_port_1|read_data_pending~q ),
	.datab(\bus_a|u_init_port_1|expect_read_data~q ),
	.datac(\bus_a|u_init_port_1|ack_pending_read~q ),
	.datad(\bus_a|init1_target_ack_int~4_combout ),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|ack_pending_read~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|ack_pending_read~0 .lut_mask = 16'h54F0;
defparam \bus_a|u_init_port_1|ack_pending_read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N24
cycloneive_lcell_comb \bus_a|u_init_port_1|ack_pending_read~1 (
// Equation(s):
// \bus_a|u_init_port_1|ack_pending_read~1_combout  = (\bus_a|u_init_port_1|ack_pending_read~0_combout  & !\bus_a|u_init_port_1|data_now_valid~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_a|u_init_port_1|ack_pending_read~0_combout ),
	.datad(\bus_a|u_init_port_1|data_now_valid~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|ack_pending_read~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|ack_pending_read~1 .lut_mask = 16'h00F0;
defparam \bus_a|u_init_port_1|ack_pending_read~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N25
dffeas \bus_a|u_init_port_1|ack_pending_read (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_init_port_1|ack_pending_read~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|ack_pending_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|ack_pending_read .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|ack_pending_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N16
cycloneive_lcell_comb \bus_a|u_init_port_1|init_data_in_valid~0 (
// Equation(s):
// \bus_a|u_init_port_1|init_data_in_valid~0_combout  = (\bus_a|u_init_port_1|ack_pending_read~q ) # ((!\bus_a|u_init_port_1|read_data_pending~q  & !\bus_a|u_init_port_1|expect_read_data~q ))

	.dataa(\bus_a|u_init_port_1|ack_pending_read~q ),
	.datab(\bus_a|u_init_port_1|read_data_pending~q ),
	.datac(gnd),
	.datad(\bus_a|u_init_port_1|expect_read_data~q ),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|init_data_in_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|init_data_in_valid~0 .lut_mask = 16'hAABB;
defparam \bus_a|u_init_port_1|init_data_in_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N10
cycloneive_lcell_comb \bus_a|u_init_port_1|read_data_pending~0 (
// Equation(s):
// \bus_a|u_init_port_1|read_data_pending~0_combout  = (!\bus_a|init1_target_ack_int~4_combout  & ((\bus_a|u_init_port_1|data_now_valid~0_combout  & (!\bus_a|u_init_port_1|init_data_in_valid~0_combout )) # (!\bus_a|u_init_port_1|data_now_valid~0_combout  & 
// ((\bus_a|u_init_port_1|read_data_pending~q )))))

	.dataa(\bus_a|u_init_port_1|init_data_in_valid~0_combout ),
	.datab(\bus_a|init1_target_ack_int~4_combout ),
	.datac(\bus_a|u_init_port_1|read_data_pending~q ),
	.datad(\bus_a|u_init_port_1|data_now_valid~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|read_data_pending~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|read_data_pending~0 .lut_mask = 16'h1130;
defparam \bus_a|u_init_port_1|read_data_pending~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N11
dffeas \bus_a|u_init_port_1|read_data_pending (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_init_port_1|read_data_pending~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|read_data_pending~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|read_data_pending .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|read_data_pending .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N0
cycloneive_lcell_comb \bus_a|u_init_port_1|init_ack_reg~0 (
// Equation(s):
// \bus_a|u_init_port_1|init_ack_reg~0_combout  = (\bus_a|u_init_port_1|rx_bit_count [2] & (\bus_a|u_init_port_1|rx_bit_count [0] & \bus_a|u_init_port_1|rx_bit_count [1]))

	.dataa(\bus_a|u_init_port_1|rx_bit_count [2]),
	.datab(gnd),
	.datac(\bus_a|u_init_port_1|rx_bit_count [0]),
	.datad(\bus_a|u_init_port_1|rx_bit_count [1]),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|init_ack_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|init_ack_reg~0 .lut_mask = 16'hA000;
defparam \bus_a|u_init_port_1|init_ack_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N22
cycloneive_lcell_comb \bus_a|u_init_port_1|init_ack_reg~1 (
// Equation(s):
// \bus_a|u_init_port_1|init_ack_reg~1_combout  = (\bus_a|u_init_port_1|init_ack_reg~0_combout  & ((\bus_a|u_init_port_1|always1~1_combout ) # ((\bus_a|u_init_port_1|always1~0_combout ) # (!\bus_a|init1_target_ack_int~4_combout ))))

	.dataa(\bus_a|u_init_port_1|always1~1_combout ),
	.datab(\bus_a|u_init_port_1|init_ack_reg~0_combout ),
	.datac(\bus_a|u_init_port_1|always1~0_combout ),
	.datad(\bus_a|init1_target_ack_int~4_combout ),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|init_ack_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|init_ack_reg~1 .lut_mask = 16'hC8CC;
defparam \bus_a|u_init_port_1|init_ack_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N6
cycloneive_lcell_comb \bus_a|u_init_port_1|init_ack_reg~2 (
// Equation(s):
// \bus_a|u_init_port_1|init_ack_reg~2_combout  = (\bus_a|u_init_port_1|ack_pending_read~q  & (((\bus_a|u_init_port_1|always1~3_combout ) # (\bus_a|init1_target_ack_int~4_combout )))) # (!\bus_a|u_init_port_1|ack_pending_read~q  & 
// (\bus_a|u_init_port_1|expect_read_data~q  & ((\bus_a|init1_target_ack_int~4_combout ))))

	.dataa(\bus_a|u_init_port_1|ack_pending_read~q ),
	.datab(\bus_a|u_init_port_1|expect_read_data~q ),
	.datac(\bus_a|u_init_port_1|always1~3_combout ),
	.datad(\bus_a|init1_target_ack_int~4_combout ),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|init_ack_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|init_ack_reg~2 .lut_mask = 16'hEEA0;
defparam \bus_a|u_init_port_1|init_ack_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N2
cycloneive_lcell_comb \bus_a|u_init_port_1|init_ack_reg~3 (
// Equation(s):
// \bus_a|u_init_port_1|init_ack_reg~3_combout  = (\bus_a|u_init_port_1|init_ack_reg~2_combout  & ((\bus_a|u_init_port_1|init_ack_reg~1_combout ) # ((\bus_a|u_init_port_1|read_data_pending~q  & \bus_a|init1_target_ack_int~4_combout )))) # 
// (!\bus_a|u_init_port_1|init_ack_reg~2_combout  & (((\bus_a|init1_target_ack_int~4_combout ))))

	.dataa(\bus_a|u_init_port_1|read_data_pending~q ),
	.datab(\bus_a|init1_target_ack_int~4_combout ),
	.datac(\bus_a|u_init_port_1|init_ack_reg~1_combout ),
	.datad(\bus_a|u_init_port_1|init_ack_reg~2_combout ),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|init_ack_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|init_ack_reg~3 .lut_mask = 16'hF8CC;
defparam \bus_a|u_init_port_1|init_ack_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N3
dffeas \bus_a|u_init_port_1|init_ack_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_init_port_1|init_ack_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|init_ack_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|init_ack_reg .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|init_ack_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N10
cycloneive_lcell_comb \u_initiator_1|Selector2~2 (
// Equation(s):
// \u_initiator_1|Selector2~2_combout  = (!\u_initiator_1|state.S_WRITE_HOLD~q  & !\u_initiator_1|state.S_WRITE_WAIT_ACK~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_initiator_1|state.S_WRITE_HOLD~q ),
	.datad(\u_initiator_1|state.S_WRITE_WAIT_ACK~q ),
	.cin(gnd),
	.combout(\u_initiator_1|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|Selector2~2 .lut_mask = 16'h000F;
defparam \u_initiator_1|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N0
cycloneive_lcell_comb \bus_a|init1_target_split_int~0 (
// Equation(s):
// \bus_a|init1_target_split_int~0_combout  = (\u_bridge_target|u_target_if|target_split_ack~q  & ((\bus_a|active_init.INIT_1~q ) # ((\bus_a|split_owner.INIT_1~q  & !\bus_a|active_init.INIT_NONE~q ))))

	.dataa(\bus_a|split_owner.INIT_1~q ),
	.datab(\bus_a|active_init.INIT_1~q ),
	.datac(\bus_a|active_init.INIT_NONE~q ),
	.datad(\u_bridge_target|u_target_if|target_split_ack~q ),
	.cin(gnd),
	.combout(\bus_a|init1_target_split_int~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|init1_target_split_int~0 .lut_mask = 16'hCE00;
defparam \bus_a|init1_target_split_int~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N8
cycloneive_lcell_comb \u_initiator_1|Selector0~0 (
// Equation(s):
// \u_initiator_1|Selector0~0_combout  = ((\u_initiator_1|state.S_READ_WAIT~q  & (\u_initiator_1|init_req_r~q  & !\bus_a|init1_target_split_int~0_combout ))) # (!\u_initiator_1|Selector2~2_combout )

	.dataa(\u_initiator_1|Selector2~2_combout ),
	.datab(\u_initiator_1|state.S_READ_WAIT~q ),
	.datac(\u_initiator_1|init_req_r~q ),
	.datad(\bus_a|init1_target_split_int~0_combout ),
	.cin(gnd),
	.combout(\u_initiator_1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|Selector0~0 .lut_mask = 16'h55D5;
defparam \u_initiator_1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N2
cycloneive_lcell_comb \u_initiator_1|Selector0~1 (
// Equation(s):
// \u_initiator_1|Selector0~1_combout  = (\u_initiator_1|state.S_READ_REQ~q ) # ((\u_initiator_1|state.S_WRITE_REQ~q ) # ((!\bus_a|u_init_port_1|init_ack_reg~q  & \u_initiator_1|Selector0~0_combout )))

	.dataa(\bus_a|u_init_port_1|init_ack_reg~q ),
	.datab(\u_initiator_1|state.S_READ_REQ~q ),
	.datac(\u_initiator_1|Selector0~0_combout ),
	.datad(\u_initiator_1|state.S_WRITE_REQ~q ),
	.cin(gnd),
	.combout(\u_initiator_1|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|Selector0~1 .lut_mask = 16'hFFDC;
defparam \u_initiator_1|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N3
dffeas \u_initiator_1|init_req_r (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_initiator_1|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_initiator_1|init_req_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_initiator_1|init_req_r .is_wysiwyg = "true";
defparam \u_initiator_1|init_req_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N0
cycloneive_lcell_comb \bus_a|active_init.INIT_1~0 (
// Equation(s):
// \bus_a|active_init.INIT_1~0_combout  = (\bus_a|u_arbiter|current_state.GRANT_1~q ) # ((\u_initiator_1|init_req_r~q  & \bus_a|active_init.INIT_1~q ))

	.dataa(gnd),
	.datab(\u_initiator_1|init_req_r~q ),
	.datac(\bus_a|active_init.INIT_1~q ),
	.datad(\bus_a|u_arbiter|current_state.GRANT_1~q ),
	.cin(gnd),
	.combout(\bus_a|active_init.INIT_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|active_init.INIT_1~0 .lut_mask = 16'hFFC0;
defparam \bus_a|active_init.INIT_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N1
dffeas \bus_a|active_init.INIT_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|active_init.INIT_1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|active_init.INIT_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|active_init.INIT_1 .is_wysiwyg = "true";
defparam \bus_a|active_init.INIT_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N6
cycloneive_lcell_comb \bus_a|u_addr_decoder|always0~0 (
// Equation(s):
// \bus_a|u_addr_decoder|always0~0_combout  = (!\bus_a|u_arbiter|current_state.GRANT_SPLIT~q  & (\bus_a|active_init.INIT_1~q  & (\bus_a|u_init_port_1|bus_data_out_valid~q  & !\bus_a|u_init_port_1|bus_mode~q )))

	.dataa(\bus_a|u_arbiter|current_state.GRANT_SPLIT~q ),
	.datab(\bus_a|active_init.INIT_1~q ),
	.datac(\bus_a|u_init_port_1|bus_data_out_valid~q ),
	.datad(\bus_a|u_init_port_1|bus_mode~q ),
	.cin(gnd),
	.combout(\bus_a|u_addr_decoder|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_addr_decoder|always0~0 .lut_mask = 16'h0040;
defparam \bus_a|u_addr_decoder|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N20
cycloneive_lcell_comb \bus_a|u_addr_decoder|addr_bit_count[2]~9 (
// Equation(s):
// \bus_a|u_addr_decoder|addr_bit_count[2]~9_combout  = (\bus_a|u_addr_decoder|addr_bit_count [2] & (\bus_a|u_addr_decoder|addr_bit_count[1]~8  $ (GND))) # (!\bus_a|u_addr_decoder|addr_bit_count [2] & (!\bus_a|u_addr_decoder|addr_bit_count[1]~8  & VCC))
// \bus_a|u_addr_decoder|addr_bit_count[2]~10  = CARRY((\bus_a|u_addr_decoder|addr_bit_count [2] & !\bus_a|u_addr_decoder|addr_bit_count[1]~8 ))

	.dataa(gnd),
	.datab(\bus_a|u_addr_decoder|addr_bit_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus_a|u_addr_decoder|addr_bit_count[1]~8 ),
	.combout(\bus_a|u_addr_decoder|addr_bit_count[2]~9_combout ),
	.cout(\bus_a|u_addr_decoder|addr_bit_count[2]~10 ));
// synopsys translate_off
defparam \bus_a|u_addr_decoder|addr_bit_count[2]~9 .lut_mask = 16'hC30C;
defparam \bus_a|u_addr_decoder|addr_bit_count[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N22
cycloneive_lcell_comb \bus_a|u_addr_decoder|addr_bit_count[3]~11 (
// Equation(s):
// \bus_a|u_addr_decoder|addr_bit_count[3]~11_combout  = (\bus_a|u_addr_decoder|addr_bit_count [3] & (!\bus_a|u_addr_decoder|addr_bit_count[2]~10 )) # (!\bus_a|u_addr_decoder|addr_bit_count [3] & ((\bus_a|u_addr_decoder|addr_bit_count[2]~10 ) # (GND)))
// \bus_a|u_addr_decoder|addr_bit_count[3]~12  = CARRY((!\bus_a|u_addr_decoder|addr_bit_count[2]~10 ) # (!\bus_a|u_addr_decoder|addr_bit_count [3]))

	.dataa(\bus_a|u_addr_decoder|addr_bit_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus_a|u_addr_decoder|addr_bit_count[2]~10 ),
	.combout(\bus_a|u_addr_decoder|addr_bit_count[3]~11_combout ),
	.cout(\bus_a|u_addr_decoder|addr_bit_count[3]~12 ));
// synopsys translate_off
defparam \bus_a|u_addr_decoder|addr_bit_count[3]~11 .lut_mask = 16'h5A5F;
defparam \bus_a|u_addr_decoder|addr_bit_count[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y21_N23
dffeas \bus_a|u_addr_decoder|addr_bit_count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_addr_decoder|addr_bit_count[3]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\bus_a|u_addr_decoder|addr_bit_count[4]~15_combout ),
	.sload(gnd),
	.ena(\bus_a|u_addr_decoder|addr_shift[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_addr_decoder|addr_bit_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_addr_decoder|addr_bit_count[3] .is_wysiwyg = "true";
defparam \bus_a|u_addr_decoder|addr_bit_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N24
cycloneive_lcell_comb \bus_a|u_addr_decoder|addr_bit_count[4]~13 (
// Equation(s):
// \bus_a|u_addr_decoder|addr_bit_count[4]~13_combout  = \bus_a|u_addr_decoder|addr_bit_count [4] $ (!\bus_a|u_addr_decoder|addr_bit_count[3]~12 )

	.dataa(\bus_a|u_addr_decoder|addr_bit_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bus_a|u_addr_decoder|addr_bit_count[3]~12 ),
	.combout(\bus_a|u_addr_decoder|addr_bit_count[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_addr_decoder|addr_bit_count[4]~13 .lut_mask = 16'hA5A5;
defparam \bus_a|u_addr_decoder|addr_bit_count[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y21_N25
dffeas \bus_a|u_addr_decoder|addr_bit_count[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_addr_decoder|addr_bit_count[4]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\bus_a|u_addr_decoder|addr_bit_count[4]~15_combout ),
	.sload(gnd),
	.ena(\bus_a|u_addr_decoder|addr_shift[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_addr_decoder|addr_bit_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_addr_decoder|addr_bit_count[4] .is_wysiwyg = "true";
defparam \bus_a|u_addr_decoder|addr_bit_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N4
cycloneive_lcell_comb \bus_a|u_addr_decoder|addr_bit_count[4]~15 (
// Equation(s):
// \bus_a|u_addr_decoder|addr_bit_count[4]~15_combout  = (\bus_a|u_addr_decoder|hold_active~q ) # (((!\bus_a|u_addr_decoder|Equal0~0_combout  & !\bus_a|u_addr_decoder|addr_bit_count [4])) # (!\bus_a|u_addr_decoder|always0~0_combout ))

	.dataa(\bus_a|u_addr_decoder|hold_active~q ),
	.datab(\bus_a|u_addr_decoder|Equal0~0_combout ),
	.datac(\bus_a|u_addr_decoder|always0~0_combout ),
	.datad(\bus_a|u_addr_decoder|addr_bit_count [4]),
	.cin(gnd),
	.combout(\bus_a|u_addr_decoder|addr_bit_count[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_addr_decoder|addr_bit_count[4]~15 .lut_mask = 16'hAFBF;
defparam \bus_a|u_addr_decoder|addr_bit_count[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N17
dffeas \bus_a|u_addr_decoder|addr_bit_count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_addr_decoder|addr_bit_count[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\bus_a|u_addr_decoder|addr_bit_count[4]~15_combout ),
	.sload(gnd),
	.ena(\bus_a|u_addr_decoder|addr_shift[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_addr_decoder|addr_bit_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_addr_decoder|addr_bit_count[0] .is_wysiwyg = "true";
defparam \bus_a|u_addr_decoder|addr_bit_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N18
cycloneive_lcell_comb \bus_a|u_addr_decoder|addr_bit_count[1]~7 (
// Equation(s):
// \bus_a|u_addr_decoder|addr_bit_count[1]~7_combout  = (\bus_a|u_addr_decoder|addr_bit_count [1] & (!\bus_a|u_addr_decoder|addr_bit_count[0]~6 )) # (!\bus_a|u_addr_decoder|addr_bit_count [1] & ((\bus_a|u_addr_decoder|addr_bit_count[0]~6 ) # (GND)))
// \bus_a|u_addr_decoder|addr_bit_count[1]~8  = CARRY((!\bus_a|u_addr_decoder|addr_bit_count[0]~6 ) # (!\bus_a|u_addr_decoder|addr_bit_count [1]))

	.dataa(gnd),
	.datab(\bus_a|u_addr_decoder|addr_bit_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus_a|u_addr_decoder|addr_bit_count[0]~6 ),
	.combout(\bus_a|u_addr_decoder|addr_bit_count[1]~7_combout ),
	.cout(\bus_a|u_addr_decoder|addr_bit_count[1]~8 ));
// synopsys translate_off
defparam \bus_a|u_addr_decoder|addr_bit_count[1]~7 .lut_mask = 16'h3C3F;
defparam \bus_a|u_addr_decoder|addr_bit_count[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y21_N19
dffeas \bus_a|u_addr_decoder|addr_bit_count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_addr_decoder|addr_bit_count[1]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\bus_a|u_addr_decoder|addr_bit_count[4]~15_combout ),
	.sload(gnd),
	.ena(\bus_a|u_addr_decoder|addr_shift[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_addr_decoder|addr_bit_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_addr_decoder|addr_bit_count[1] .is_wysiwyg = "true";
defparam \bus_a|u_addr_decoder|addr_bit_count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N21
dffeas \bus_a|u_addr_decoder|addr_bit_count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_addr_decoder|addr_bit_count[2]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\bus_a|u_addr_decoder|addr_bit_count[4]~15_combout ),
	.sload(gnd),
	.ena(\bus_a|u_addr_decoder|addr_shift[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_addr_decoder|addr_bit_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_addr_decoder|addr_bit_count[2] .is_wysiwyg = "true";
defparam \bus_a|u_addr_decoder|addr_bit_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N8
cycloneive_lcell_comb \bus_a|u_addr_decoder|Equal0~0 (
// Equation(s):
// \bus_a|u_addr_decoder|Equal0~0_combout  = (((!\bus_a|u_addr_decoder|addr_bit_count [0]) # (!\bus_a|u_addr_decoder|addr_bit_count [3])) # (!\bus_a|u_addr_decoder|addr_bit_count [1])) # (!\bus_a|u_addr_decoder|addr_bit_count [2])

	.dataa(\bus_a|u_addr_decoder|addr_bit_count [2]),
	.datab(\bus_a|u_addr_decoder|addr_bit_count [1]),
	.datac(\bus_a|u_addr_decoder|addr_bit_count [3]),
	.datad(\bus_a|u_addr_decoder|addr_bit_count [0]),
	.cin(gnd),
	.combout(\bus_a|u_addr_decoder|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_addr_decoder|Equal0~0 .lut_mask = 16'h7FFF;
defparam \bus_a|u_addr_decoder|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N22
cycloneive_lcell_comb \bus_a|u_addr_decoder|pending_valids[2]~0 (
// Equation(s):
// \bus_a|u_addr_decoder|pending_valids[2]~0_combout  = (!\bus_a|u_addr_decoder|Equal0~0_combout  & (!\bus_a|u_addr_decoder|addr_bit_count [4] & (!\bus_a|u_addr_decoder|hold_active~q  & \bus_a|u_addr_decoder|always0~0_combout )))

	.dataa(\bus_a|u_addr_decoder|Equal0~0_combout ),
	.datab(\bus_a|u_addr_decoder|addr_bit_count [4]),
	.datac(\bus_a|u_addr_decoder|hold_active~q ),
	.datad(\bus_a|u_addr_decoder|always0~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_addr_decoder|pending_valids[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_addr_decoder|pending_valids[2]~0 .lut_mask = 16'h0100;
defparam \bus_a|u_addr_decoder|pending_valids[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N23
dffeas \bus_a|u_addr_decoder|pending_load (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_addr_decoder|pending_valids[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_addr_decoder|pending_load~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_addr_decoder|pending_load .is_wysiwyg = "true";
defparam \bus_a|u_addr_decoder|pending_load .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N26
cycloneive_lcell_comb \bus_a|u_addr_decoder|next_hold_active~1 (
// Equation(s):
// \bus_a|u_addr_decoder|next_hold_active~1_combout  = (!\bus_a|u_addr_decoder|pending_load~q  & \bus_a|u_addr_decoder|hold_active~q )

	.dataa(gnd),
	.datab(\bus_a|u_addr_decoder|pending_load~q ),
	.datac(\bus_a|u_addr_decoder|hold_active~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_a|u_addr_decoder|next_hold_active~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_addr_decoder|next_hold_active~1 .lut_mask = 16'h3030;
defparam \bus_a|u_addr_decoder|next_hold_active~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N24
cycloneive_lcell_comb \bus_a|u_addr_decoder|next_hold_active~2 (
// Equation(s):
// \bus_a|u_addr_decoder|next_hold_active~2_combout  = (\bus_a|u_addr_decoder|pending_load~q  & ((\bus_a|u_addr_decoder|pending_valids [2]) # ((\bus_a|u_addr_decoder|pending_valids [1]) # (\bus_a|u_addr_decoder|pending_valids [0]))))

	.dataa(\bus_a|u_addr_decoder|pending_valids [2]),
	.datab(\bus_a|u_addr_decoder|pending_valids [1]),
	.datac(\bus_a|u_addr_decoder|pending_valids [0]),
	.datad(\bus_a|u_addr_decoder|pending_load~q ),
	.cin(gnd),
	.combout(\bus_a|u_addr_decoder|next_hold_active~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_addr_decoder|next_hold_active~2 .lut_mask = 16'hFE00;
defparam \bus_a|u_addr_decoder|next_hold_active~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N28
cycloneive_lcell_comb \bus_a|target3_decoder_release~0 (
// Equation(s):
// \bus_a|target3_decoder_release~0_combout  = !\bus_a|target3_release_pending~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_a|target3_release_pending~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_a|target3_decoder_release~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|target3_decoder_release~0 .lut_mask = 16'h0F0F;
defparam \bus_a|target3_decoder_release~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N29
dffeas \bus_a|target3_decoder_release (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|target3_decoder_release~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|target3_decoder_release~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|target3_decoder_release .is_wysiwyg = "true";
defparam \bus_a|target3_decoder_release .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N4
cycloneive_lcell_comb \bus_a|u_addr_decoder|WideOr1~0 (
// Equation(s):
// \bus_a|u_addr_decoder|WideOr1~0_combout  = (\bus_a|target1_decoder_release~q ) # ((\bus_a|target2_decoder_release~q ) # (\bus_a|target3_decoder_release~q ))

	.dataa(\bus_a|target1_decoder_release~q ),
	.datab(gnd),
	.datac(\bus_a|target2_decoder_release~q ),
	.datad(\bus_a|target3_decoder_release~q ),
	.cin(gnd),
	.combout(\bus_a|u_addr_decoder|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_addr_decoder|WideOr1~0 .lut_mask = 16'hFFFA;
defparam \bus_a|u_addr_decoder|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N16
cycloneive_lcell_comb \bus_a|u_addr_decoder|next_hold_active~0 (
// Equation(s):
// \bus_a|u_addr_decoder|next_hold_active~0_combout  = (\bus_a|u_addr_decoder|WideOr1~0_combout  & ((\bus_a|u_addr_decoder|next_valids~1_combout ) # ((\bus_a|u_addr_decoder|next_valids~2_combout ) # (\bus_a|u_addr_decoder|next_valids~0_combout ))))

	.dataa(\bus_a|u_addr_decoder|next_valids~1_combout ),
	.datab(\bus_a|u_addr_decoder|WideOr1~0_combout ),
	.datac(\bus_a|u_addr_decoder|next_valids~2_combout ),
	.datad(\bus_a|u_addr_decoder|next_valids~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_addr_decoder|next_hold_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_addr_decoder|next_hold_active~0 .lut_mask = 16'hCCC8;
defparam \bus_a|u_addr_decoder|next_hold_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N30
cycloneive_lcell_comb \bus_a|u_addr_decoder|next_hold_active~3 (
// Equation(s):
// \bus_a|u_addr_decoder|next_hold_active~3_combout  = (\bus_a|u_addr_decoder|next_hold_active~0_combout ) # ((!\bus_a|u_addr_decoder|WideOr1~0_combout  & ((\bus_a|u_addr_decoder|next_hold_active~1_combout ) # 
// (\bus_a|u_addr_decoder|next_hold_active~2_combout ))))

	.dataa(\bus_a|u_addr_decoder|next_hold_active~1_combout ),
	.datab(\bus_a|u_addr_decoder|next_hold_active~2_combout ),
	.datac(\bus_a|u_addr_decoder|WideOr1~0_combout ),
	.datad(\bus_a|u_addr_decoder|next_hold_active~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_addr_decoder|next_hold_active~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_addr_decoder|next_hold_active~3 .lut_mask = 16'hFF0E;
defparam \bus_a|u_addr_decoder|next_hold_active~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N31
dffeas \bus_a|u_addr_decoder|hold_active (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_addr_decoder|next_hold_active~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_addr_decoder|hold_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_addr_decoder|hold_active .is_wysiwyg = "true";
defparam \bus_a|u_addr_decoder|hold_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N12
cycloneive_lcell_comb \bus_a|u_addr_decoder|addr_shift~3 (
// Equation(s):
// \bus_a|u_addr_decoder|addr_shift~3_combout  = (!\bus_a|u_addr_decoder|hold_active~q  & (\bus_a|u_addr_decoder|addr_shift [15] & \bus_a|u_addr_decoder|always0~0_combout ))

	.dataa(\bus_a|u_addr_decoder|hold_active~q ),
	.datab(\bus_a|u_addr_decoder|addr_shift [15]),
	.datac(\bus_a|u_addr_decoder|always0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_a|u_addr_decoder|addr_shift~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_addr_decoder|addr_shift~3 .lut_mask = 16'h4040;
defparam \bus_a|u_addr_decoder|addr_shift~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N13
dffeas \bus_a|u_addr_decoder|addr_shift[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_addr_decoder|addr_shift~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_addr_decoder|addr_shift[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_addr_decoder|addr_shift [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_addr_decoder|addr_shift[14] .is_wysiwyg = "true";
defparam \bus_a|u_addr_decoder|addr_shift[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N12
cycloneive_lcell_comb \bus_a|u_addr_decoder|decode_target~0 (
// Equation(s):
// \bus_a|u_addr_decoder|decode_target~0_combout  = (!\bus_a|u_addr_decoder|addr_shift [15] & (((!\bus_a|u_addr_decoder|addr_shift [13] & !\bus_a|u_addr_decoder|addr_shift [12])) # (!\bus_a|u_addr_decoder|addr_shift [14])))

	.dataa(\bus_a|u_addr_decoder|addr_shift [14]),
	.datab(\bus_a|u_addr_decoder|addr_shift [13]),
	.datac(\bus_a|u_addr_decoder|addr_shift [12]),
	.datad(\bus_a|u_addr_decoder|addr_shift [15]),
	.cin(gnd),
	.combout(\bus_a|u_addr_decoder|decode_target~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_addr_decoder|decode_target~0 .lut_mask = 16'h0057;
defparam \bus_a|u_addr_decoder|decode_target~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N28
cycloneive_lcell_comb \bus_a|u_addr_decoder|decode_target~1 (
// Equation(s):
// \bus_a|u_addr_decoder|decode_target~1_combout  = (\bus_a|u_addr_decoder|decode_target~0_combout  & (\bus_a|active_init.INIT_1~q  & \bus_a|u_init_port_1|bus_data_out~q ))

	.dataa(\bus_a|u_addr_decoder|decode_target~0_combout ),
	.datab(gnd),
	.datac(\bus_a|active_init.INIT_1~q ),
	.datad(\bus_a|u_init_port_1|bus_data_out~q ),
	.cin(gnd),
	.combout(\bus_a|u_addr_decoder|decode_target~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_addr_decoder|decode_target~1 .lut_mask = 16'hA000;
defparam \bus_a|u_addr_decoder|decode_target~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N29
dffeas \bus_a|u_addr_decoder|pending_valids[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_addr_decoder|decode_target~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_addr_decoder|pending_valids[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_addr_decoder|pending_valids [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_addr_decoder|pending_valids[2] .is_wysiwyg = "true";
defparam \bus_a|u_addr_decoder|pending_valids[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N20
cycloneive_lcell_comb \bus_a|u_addr_decoder|next_valids~0 (
// Equation(s):
// \bus_a|u_addr_decoder|next_valids~0_combout  = (!\bus_a|target3_decoder_release~q  & ((\bus_a|u_addr_decoder|pending_load~q  & (\bus_a|u_addr_decoder|pending_valids [2])) # (!\bus_a|u_addr_decoder|pending_load~q  & ((\bus_a|u_addr_decoder|held_valids 
// [2])))))

	.dataa(\bus_a|u_addr_decoder|pending_valids [2]),
	.datab(\bus_a|u_addr_decoder|pending_load~q ),
	.datac(\bus_a|u_addr_decoder|held_valids [2]),
	.datad(\bus_a|target3_decoder_release~q ),
	.cin(gnd),
	.combout(\bus_a|u_addr_decoder|next_valids~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_addr_decoder|next_valids~0 .lut_mask = 16'h00B8;
defparam \bus_a|u_addr_decoder|next_valids~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N17
dffeas \bus_a|u_addr_decoder|held_valids[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_a|u_addr_decoder|next_valids~0_combout ),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_addr_decoder|held_valids [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_addr_decoder|held_valids[2] .is_wysiwyg = "true";
defparam \bus_a|u_addr_decoder|held_valids[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N16
cycloneive_lcell_comb \bus_a|target3_select_hold~3 (
// Equation(s):
// \bus_a|target3_select_hold~3_combout  = (!\u_bridge_target|u_target_if|target_split_ack~q  & ((\bus_a|target3_select_hold~q  & ((!\bus_a|target3_select_hold~2_combout ))) # (!\bus_a|target3_select_hold~q  & (\bus_a|u_addr_decoder|held_valids [2]))))

	.dataa(\bus_a|u_addr_decoder|held_valids [2]),
	.datab(\bus_a|target3_select_hold~2_combout ),
	.datac(\bus_a|target3_select_hold~q ),
	.datad(\u_bridge_target|u_target_if|target_split_ack~q ),
	.cin(gnd),
	.combout(\bus_a|target3_select_hold~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|target3_select_hold~3 .lut_mask = 16'h003A;
defparam \bus_a|target3_select_hold~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N17
dffeas \bus_a|target3_select_hold (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|target3_select_hold~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|target3_select_hold~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|target3_select_hold .is_wysiwyg = "true";
defparam \bus_a|target3_select_hold .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N2
cycloneive_lcell_comb \bus_a|always5~0 (
// Equation(s):
// \bus_a|always5~0_combout  = (\bus_a|u_split_target_port|bus_data_out_valid~q ) # ((\bus_a|split_response_pending~q ) # ((\bus_a|target3_select_hold~q ) # (\u_bridge_target|u_target_if|target_ack~q )))

	.dataa(\bus_a|u_split_target_port|bus_data_out_valid~q ),
	.datab(\bus_a|split_response_pending~q ),
	.datac(\bus_a|target3_select_hold~q ),
	.datad(\u_bridge_target|u_target_if|target_ack~q ),
	.cin(gnd),
	.combout(\bus_a|always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|always5~0 .lut_mask = 16'hFFFE;
defparam \bus_a|always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N6
cycloneive_lcell_comb \bus_a|split_owner~12 (
// Equation(s):
// \bus_a|split_owner~12_combout  = (\bus_a|always5~0_combout  & ((\bus_a|active_init.INIT_NONE~q  & (\bus_a|active_init.INIT_1~q )) # (!\bus_a|active_init.INIT_NONE~q  & ((\bus_a|u_arbiter|current_state.GRANT_1~q )))))

	.dataa(\bus_a|always5~0_combout ),
	.datab(\bus_a|active_init.INIT_1~q ),
	.datac(\bus_a|active_init.INIT_NONE~q ),
	.datad(\bus_a|u_arbiter|current_state.GRANT_1~q ),
	.cin(gnd),
	.combout(\bus_a|split_owner~12_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|split_owner~12 .lut_mask = 16'h8A80;
defparam \bus_a|split_owner~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N18
cycloneive_lcell_comb \bus_a|split_owner~15 (
// Equation(s):
// \bus_a|split_owner~15_combout  = ((\u_bridge_target|u_target_if|target_split_ack~q  & ((\bus_a|active_init.INIT_NONE~q ) # (\bus_a|u_arbiter|current_state.GRANT_1~q )))) # (!\bus_a|always5~0_combout )

	.dataa(\bus_a|active_init.INIT_NONE~q ),
	.datab(\bus_a|u_arbiter|current_state.GRANT_1~q ),
	.datac(\bus_a|always5~0_combout ),
	.datad(\u_bridge_target|u_target_if|target_split_ack~q ),
	.cin(gnd),
	.combout(\bus_a|split_owner~15_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|split_owner~15 .lut_mask = 16'hEF0F;
defparam \bus_a|split_owner~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N7
dffeas \bus_a|split_owner.INIT_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|split_owner~12_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|split_owner~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|split_owner.INIT_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|split_owner.INIT_1 .is_wysiwyg = "true";
defparam \bus_a|split_owner.INIT_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N20
cycloneive_lcell_comb \bus_a|init1_arbiter_grant (
// Equation(s):
// \bus_a|init1_arbiter_grant~combout  = (\bus_a|u_arbiter|current_state.GRANT_1~q ) # ((\bus_a|u_arbiter|current_state.GRANT_SPLIT~q  & \bus_a|split_owner.INIT_1~q ))

	.dataa(\bus_a|u_arbiter|current_state.GRANT_SPLIT~q ),
	.datab(gnd),
	.datac(\bus_a|split_owner.INIT_1~q ),
	.datad(\bus_a|u_arbiter|current_state.GRANT_1~q ),
	.cin(gnd),
	.combout(\bus_a|init1_arbiter_grant~combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|init1_arbiter_grant .lut_mask = 16'hFFA0;
defparam \bus_a|init1_arbiter_grant .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N0
cycloneive_lcell_comb \u_initiator_1|Selector4~0 (
// Equation(s):
// \u_initiator_1|Selector4~0_combout  = (\u_initiator_1|data_sent~q  & (((\u_initiator_1|state.S_READ_REQ~q ) # (\u_initiator_1|state.S_WRITE_REQ~q )) # (!\u_initiator_1|Selector3~1_combout )))

	.dataa(\u_initiator_1|Selector3~1_combout ),
	.datab(\u_initiator_1|state.S_READ_REQ~q ),
	.datac(\u_initiator_1|data_sent~q ),
	.datad(\u_initiator_1|state.S_WRITE_REQ~q ),
	.cin(gnd),
	.combout(\u_initiator_1|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|Selector4~0 .lut_mask = 16'hF0D0;
defparam \u_initiator_1|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N4
cycloneive_lcell_comb \u_initiator_1|Selector4~1 (
// Equation(s):
// \u_initiator_1|Selector4~1_combout  = (\u_initiator_1|Selector4~0_combout ) # ((\bus_a|init1_arbiter_grant~combout  & (\u_initiator_1|state.S_WRITE_REQ~q  & \u_initiator_1|init_data_out_valid_r~q )))

	.dataa(\bus_a|init1_arbiter_grant~combout ),
	.datab(\u_initiator_1|state.S_WRITE_REQ~q ),
	.datac(\u_initiator_1|init_data_out_valid_r~q ),
	.datad(\u_initiator_1|Selector4~0_combout ),
	.cin(gnd),
	.combout(\u_initiator_1|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|Selector4~1 .lut_mask = 16'hFF80;
defparam \u_initiator_1|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N5
dffeas \u_initiator_1|data_sent (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_initiator_1|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_initiator_1|data_sent~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_initiator_1|data_sent .is_wysiwyg = "true";
defparam \u_initiator_1|data_sent .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N22
cycloneive_lcell_comb \u_initiator_1|init_data_out_valid_r~0 (
// Equation(s):
// \u_initiator_1|init_data_out_valid_r~0_combout  = (!\u_initiator_1|data_sent~q  & \u_initiator_1|state.S_WRITE_REQ~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_initiator_1|data_sent~q ),
	.datad(\u_initiator_1|state.S_WRITE_REQ~q ),
	.cin(gnd),
	.combout(\u_initiator_1|init_data_out_valid_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|init_data_out_valid_r~0 .lut_mask = 16'h0F00;
defparam \u_initiator_1|init_data_out_valid_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N26
cycloneive_lcell_comb \u_initiator_1|init_data_out_valid_r~feeder (
// Equation(s):
// \u_initiator_1|init_data_out_valid_r~feeder_combout  = \u_initiator_1|init_data_out_valid_r~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_initiator_1|init_data_out_valid_r~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_initiator_1|init_data_out_valid_r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|init_data_out_valid_r~feeder .lut_mask = 16'hF0F0;
defparam \u_initiator_1|init_data_out_valid_r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N27
dffeas \u_initiator_1|init_data_out_valid_r (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_initiator_1|init_data_out_valid_r~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_initiator_1|init_data_out_valid_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_initiator_1|init_data_out_valid_r .is_wysiwyg = "true";
defparam \u_initiator_1|init_data_out_valid_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N16
cycloneive_lcell_comb \u_initiator_1|Selector11~2 (
// Equation(s):
// \u_initiator_1|Selector11~2_combout  = (\u_initiator_1|Selector3~0_combout  & ((\u_initiator_1|data_sent~q ) # ((\u_initiator_1|init_data_out_valid_r~q  & \bus_a|init1_arbiter_grant~combout ))))

	.dataa(\u_initiator_1|init_data_out_valid_r~q ),
	.datab(\u_initiator_1|data_sent~q ),
	.datac(\bus_a|init1_arbiter_grant~combout ),
	.datad(\u_initiator_1|Selector3~0_combout ),
	.cin(gnd),
	.combout(\u_initiator_1|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|Selector11~2 .lut_mask = 16'hEC00;
defparam \u_initiator_1|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N6
cycloneive_lcell_comb \u_initiator_1|Selector11~5 (
// Equation(s):
// \u_initiator_1|Selector11~5_combout  = (\u_initiator_1|Selector11~3_combout ) # ((\u_initiator_1|Selector11~2_combout ) # ((!\u_initiator_1|Selector9~1_combout ) # (!\u_initiator_1|Selector9~0_combout )))

	.dataa(\u_initiator_1|Selector11~3_combout ),
	.datab(\u_initiator_1|Selector11~2_combout ),
	.datac(\u_initiator_1|Selector9~0_combout ),
	.datad(\u_initiator_1|Selector9~1_combout ),
	.cin(gnd),
	.combout(\u_initiator_1|Selector11~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|Selector11~5 .lut_mask = 16'hEFFF;
defparam \u_initiator_1|Selector11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N4
cycloneive_lcell_comb \u_initiator_1|Selector14~0 (
// Equation(s):
// \u_initiator_1|Selector14~0_combout  = (!\u_initiator_1|Selector11~4_combout  & ((\u_initiator_1|Selector11~5_combout  & (\u_initiator_1|Selector11~1_combout )) # (!\u_initiator_1|Selector11~5_combout  & ((\u_initiator_1|state.S_DONE~q )))))

	.dataa(\u_initiator_1|Selector11~4_combout ),
	.datab(\u_initiator_1|Selector11~1_combout ),
	.datac(\u_initiator_1|state.S_DONE~q ),
	.datad(\u_initiator_1|Selector11~5_combout ),
	.cin(gnd),
	.combout(\u_initiator_1|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|Selector14~0 .lut_mask = 16'h4450;
defparam \u_initiator_1|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N5
dffeas \u_initiator_1|state.S_DONE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_initiator_1|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_initiator_1|state.S_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_initiator_1|state.S_DONE .is_wysiwyg = "true";
defparam \u_initiator_1|state.S_DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N30
cycloneive_lcell_comb \u_initiator_1|Selector11~4 (
// Equation(s):
// \u_initiator_1|Selector11~4_combout  = (\u_initiator_1|state.S_DONE~q  & ((\trigger_sync_prev~q ) # (!\trigger_sync_ff2~q )))

	.dataa(\trigger_sync_prev~q ),
	.datab(\u_initiator_1|state.S_DONE~q ),
	.datac(\trigger_sync_ff2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_initiator_1|Selector11~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|Selector11~4 .lut_mask = 16'h8C8C;
defparam \u_initiator_1|Selector11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N22
cycloneive_lcell_comb \u_initiator_1|Selector13~0 (
// Equation(s):
// \u_initiator_1|Selector13~0_combout  = (!\u_initiator_1|Selector11~4_combout  & ((\u_initiator_1|Selector11~5_combout  & (\u_initiator_1|Selector11~0_combout )) # (!\u_initiator_1|Selector11~5_combout  & ((\u_initiator_1|state.S_READ_WAIT~q )))))

	.dataa(\u_initiator_1|Selector11~4_combout ),
	.datab(\u_initiator_1|Selector11~0_combout ),
	.datac(\u_initiator_1|state.S_READ_WAIT~q ),
	.datad(\u_initiator_1|Selector11~5_combout ),
	.cin(gnd),
	.combout(\u_initiator_1|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|Selector13~0 .lut_mask = 16'h4450;
defparam \u_initiator_1|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N23
dffeas \u_initiator_1|state.S_READ_WAIT (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_initiator_1|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_initiator_1|state.S_READ_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_initiator_1|state.S_READ_WAIT .is_wysiwyg = "true";
defparam \u_initiator_1|state.S_READ_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N18
cycloneive_lcell_comb \u_initiator_1|Selector6~0 (
// Equation(s):
// \u_initiator_1|Selector6~0_combout  = (!\u_initiator_1|state.S_READ_REQ~q  & (\u_initiator_1|state.S_IDLE~q  & !\u_initiator_1|state.S_READ_WAIT~q ))

	.dataa(gnd),
	.datab(\u_initiator_1|state.S_READ_REQ~q ),
	.datac(\u_initiator_1|state.S_IDLE~q ),
	.datad(\u_initiator_1|state.S_READ_WAIT~q ),
	.cin(gnd),
	.combout(\u_initiator_1|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|Selector6~0 .lut_mask = 16'h0030;
defparam \u_initiator_1|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N12
cycloneive_lcell_comb \bus_a|u_init_port_1|init_data_in_valid~1 (
// Equation(s):
// \bus_a|u_init_port_1|init_data_in_valid~1_combout  = (\bus_a|init1_target_ack_int~4_combout  & ((\bus_a|u_init_port_1|read_data_pending~q ) # ((\bus_a|u_init_port_1|data_now_valid~0_combout )))) # (!\bus_a|init1_target_ack_int~4_combout  & 
// (((\bus_a|u_init_port_1|init_data_in_valid~0_combout  & \bus_a|u_init_port_1|data_now_valid~0_combout ))))

	.dataa(\bus_a|u_init_port_1|read_data_pending~q ),
	.datab(\bus_a|init1_target_ack_int~4_combout ),
	.datac(\bus_a|u_init_port_1|init_data_in_valid~0_combout ),
	.datad(\bus_a|u_init_port_1|data_now_valid~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|init_data_in_valid~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|init_data_in_valid~1 .lut_mask = 16'hFC88;
defparam \bus_a|u_init_port_1|init_data_in_valid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N13
dffeas \bus_a|u_init_port_1|init_data_in_valid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_init_port_1|init_data_in_valid~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|init_data_in_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|init_data_in_valid .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|init_data_in_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N10
cycloneive_lcell_comb \u_initiator_1|Selector6~1 (
// Equation(s):
// \u_initiator_1|Selector6~1_combout  = (\u_initiator_1|state.S_READ_WAIT~q  & (!\u_initiator_1|always0~0_combout  & ((\u_initiator_1|split_active~q ) # (\bus_a|init1_target_split_int~0_combout ))))

	.dataa(\u_initiator_1|state.S_READ_WAIT~q ),
	.datab(\u_initiator_1|split_active~q ),
	.datac(\bus_a|init1_target_split_int~0_combout ),
	.datad(\u_initiator_1|always0~0_combout ),
	.cin(gnd),
	.combout(\u_initiator_1|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|Selector6~1 .lut_mask = 16'h00A8;
defparam \u_initiator_1|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N28
cycloneive_lcell_comb \u_initiator_1|Selector6~2 (
// Equation(s):
// \u_initiator_1|Selector6~2_combout  = (\u_initiator_1|Selector6~1_combout ) # ((\u_initiator_1|Selector6~0_combout  & \u_initiator_1|split_active~q ))

	.dataa(\u_initiator_1|Selector6~0_combout ),
	.datab(gnd),
	.datac(\u_initiator_1|split_active~q ),
	.datad(\u_initiator_1|Selector6~1_combout ),
	.cin(gnd),
	.combout(\u_initiator_1|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|Selector6~2 .lut_mask = 16'hFFA0;
defparam \u_initiator_1|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N29
dffeas \u_initiator_1|split_active (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_initiator_1|Selector6~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_initiator_1|split_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_initiator_1|split_active .is_wysiwyg = "true";
defparam \u_initiator_1|split_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
cycloneive_lcell_comb \u_initiator_1|Selector7~0 (
// Equation(s):
// \u_initiator_1|Selector7~0_combout  = (!\bus_a|u_init_port_1|init_data_in_valid~q  & ((\u_initiator_1|split_resume_ack~q ) # ((\bus_a|u_init_port_1|init_ack_reg~q  & \u_initiator_1|split_active~q ))))

	.dataa(\bus_a|u_init_port_1|init_ack_reg~q ),
	.datab(\u_initiator_1|split_resume_ack~q ),
	.datac(\bus_a|u_init_port_1|init_data_in_valid~q ),
	.datad(\u_initiator_1|split_active~q ),
	.cin(gnd),
	.combout(\u_initiator_1|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|Selector7~0 .lut_mask = 16'h0E0C;
defparam \u_initiator_1|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneive_lcell_comb \u_initiator_1|Selector7~1 (
// Equation(s):
// \u_initiator_1|Selector7~1_combout  = (\u_initiator_1|Selector6~0_combout  & ((\u_initiator_1|split_resume_ack~q ) # ((\u_initiator_1|Selector7~0_combout  & \u_initiator_1|state.S_READ_WAIT~q )))) # (!\u_initiator_1|Selector6~0_combout  & 
// (\u_initiator_1|Selector7~0_combout  & ((\u_initiator_1|state.S_READ_WAIT~q ))))

	.dataa(\u_initiator_1|Selector6~0_combout ),
	.datab(\u_initiator_1|Selector7~0_combout ),
	.datac(\u_initiator_1|split_resume_ack~q ),
	.datad(\u_initiator_1|state.S_READ_WAIT~q ),
	.cin(gnd),
	.combout(\u_initiator_1|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|Selector7~1 .lut_mask = 16'hECA0;
defparam \u_initiator_1|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N15
dffeas \u_initiator_1|split_resume_ack (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_initiator_1|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_initiator_1|split_resume_ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_initiator_1|split_resume_ack .is_wysiwyg = "true";
defparam \u_initiator_1|split_resume_ack .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneive_lcell_comb \u_initiator_1|always0~0 (
// Equation(s):
// \u_initiator_1|always0~0_combout  = (\bus_a|u_init_port_1|init_data_in_valid~q  & ((\bus_a|u_init_port_1|init_ack_reg~q ) # ((\u_initiator_1|split_resume_ack~q ) # (!\u_initiator_1|split_active~q ))))

	.dataa(\bus_a|u_init_port_1|init_ack_reg~q ),
	.datab(\u_initiator_1|split_resume_ack~q ),
	.datac(\bus_a|u_init_port_1|init_data_in_valid~q ),
	.datad(\u_initiator_1|split_active~q ),
	.cin(gnd),
	.combout(\u_initiator_1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|always0~0 .lut_mask = 16'hE0F0;
defparam \u_initiator_1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cycloneive_lcell_comb \u_initiator_1|Selector11~1 (
// Equation(s):
// \u_initiator_1|Selector11~1_combout  = (\u_initiator_1|state.S_READ_WAIT~q  & \u_initiator_1|always0~0_combout )

	.dataa(gnd),
	.datab(\u_initiator_1|state.S_READ_WAIT~q ),
	.datac(gnd),
	.datad(\u_initiator_1|always0~0_combout ),
	.cin(gnd),
	.combout(\u_initiator_1|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|Selector11~1 .lut_mask = 16'hCC00;
defparam \u_initiator_1|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N17
dffeas \u_initiator_1|write_ptr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_initiator_1|write_ptr[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_initiator_1|Selector11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_initiator_1|write_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_initiator_1|write_ptr[0] .is_wysiwyg = "true";
defparam \u_initiator_1|write_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N10
cycloneive_lcell_comb \u_initiator_1|init_data_out_r[0]~0 (
// Equation(s):
// \u_initiator_1|init_data_out_r[0]~0_combout  = !\u_initiator_1|write_ptr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_initiator_1|write_ptr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_initiator_1|init_data_out_r[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|init_data_out_r[0]~0 .lut_mask = 16'h0F0F;
defparam \u_initiator_1|init_data_out_r[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N11
dffeas \u_initiator_1|init_data_out_r[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_initiator_1|init_data_out_r[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_initiator_1|init_data_out_valid_r~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_initiator_1|init_data_out_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_initiator_1|init_data_out_r[0] .is_wysiwyg = "true";
defparam \u_initiator_1|init_data_out_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N8
cycloneive_lcell_comb \bus_a|u_init_port_1|pending_data[0]~feeder (
// Equation(s):
// \bus_a|u_init_port_1|pending_data[0]~feeder_combout  = \u_initiator_1|init_data_out_r [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_initiator_1|init_data_out_r [0]),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|pending_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|pending_data[0]~feeder .lut_mask = 16'hFF00;
defparam \bus_a|u_init_port_1|pending_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N9
dffeas \bus_a|u_init_port_1|pending_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_init_port_1|pending_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_init_port_1|data_pending~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|pending_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|pending_data[0] .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|pending_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N20
cycloneive_lcell_comb \u_initiator_1|init_addr_out_r[15]~0 (
// Equation(s):
// \u_initiator_1|init_addr_out_r[15]~0_combout  = (\u_initiator_1|init_addr_out_r [15]) # ((!\u_initiator_1|addr_sent~q  & ((\u_initiator_1|state.S_READ_REQ~q ) # (\u_initiator_1|state.S_WRITE_REQ~q ))))

	.dataa(\u_initiator_1|addr_sent~q ),
	.datab(\u_initiator_1|state.S_READ_REQ~q ),
	.datac(\u_initiator_1|init_addr_out_r [15]),
	.datad(\u_initiator_1|state.S_WRITE_REQ~q ),
	.cin(gnd),
	.combout(\u_initiator_1|init_addr_out_r[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|init_addr_out_r[15]~0 .lut_mask = 16'hF5F4;
defparam \u_initiator_1|init_addr_out_r[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N21
dffeas \u_initiator_1|init_addr_out_r[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_initiator_1|init_addr_out_r[15]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_initiator_1|init_addr_out_r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_initiator_1|init_addr_out_r[15] .is_wysiwyg = "true";
defparam \u_initiator_1|init_addr_out_r[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N30
cycloneive_lcell_comb \bus_a|u_init_port_1|pending_addr[15]~feeder (
// Equation(s):
// \bus_a|u_init_port_1|pending_addr[15]~feeder_combout  = \u_initiator_1|init_addr_out_r [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_initiator_1|init_addr_out_r [15]),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|pending_addr[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|pending_addr[15]~feeder .lut_mask = 16'hFF00;
defparam \bus_a|u_init_port_1|pending_addr[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N31
dffeas \bus_a|u_init_port_1|pending_addr[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_init_port_1|pending_addr[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_init_port_1|addr_pending~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|pending_addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|pending_addr[15] .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|pending_addr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cycloneive_lcell_comb \u_initiator_1|write_mem~0 (
// Equation(s):
// \u_initiator_1|write_mem~0_combout  = \u_initiator_1|write_ptr [1] $ (\u_initiator_1|write_ptr [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_initiator_1|write_ptr [1]),
	.datad(\u_initiator_1|write_ptr [0]),
	.cin(gnd),
	.combout(\u_initiator_1|write_mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|write_mem~0 .lut_mask = 16'h0FF0;
defparam \u_initiator_1|write_mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N27
dffeas \u_initiator_1|write_ptr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_initiator_1|write_mem~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_initiator_1|Selector11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_initiator_1|write_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_initiator_1|write_ptr[1] .is_wysiwyg = "true";
defparam \u_initiator_1|write_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N30
cycloneive_lcell_comb \u_initiator_1|Equal0~0 (
// Equation(s):
// \u_initiator_1|Equal0~0_combout  = (\u_initiator_1|write_ptr [1] & \u_initiator_1|write_ptr [0])

	.dataa(\u_initiator_1|write_ptr [1]),
	.datab(gnd),
	.datac(\u_initiator_1|write_ptr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_initiator_1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|Equal0~0 .lut_mask = 16'hA0A0;
defparam \u_initiator_1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneive_lcell_comb \u_initiator_1|init_data_out_r[2]~1 (
// Equation(s):
// \u_initiator_1|init_data_out_r[2]~1_combout  = !\u_initiator_1|Equal0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_initiator_1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u_initiator_1|init_data_out_r[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|init_data_out_r[2]~1 .lut_mask = 16'h00FF;
defparam \u_initiator_1|init_data_out_r[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N27
dffeas \u_initiator_1|init_data_out_r[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_initiator_1|init_data_out_r[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_initiator_1|init_data_out_valid_r~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_initiator_1|init_data_out_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_initiator_1|init_data_out_r[2] .is_wysiwyg = "true";
defparam \u_initiator_1|init_data_out_r[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N21
dffeas \bus_a|u_init_port_1|pending_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_initiator_1|init_data_out_r [2]),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus_a|u_init_port_1|data_pending~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|pending_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|pending_data[2] .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|pending_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N10
cycloneive_lcell_comb \bus_a|u_init_port_1|tx_shift~3 (
// Equation(s):
// \bus_a|u_init_port_1|tx_shift~3_combout  = (!\bus_a|u_init_port_1|addr_pending~q  & ((\bus_a|u_init_port_1|data_pending~q  & (\bus_a|u_init_port_1|pending_data [2])) # (!\bus_a|u_init_port_1|data_pending~q  & ((\bus_a|u_init_port_1|tx_shift [2])))))

	.dataa(\bus_a|u_init_port_1|pending_data [2]),
	.datab(\bus_a|u_init_port_1|addr_pending~q ),
	.datac(\bus_a|u_init_port_1|tx_shift [2]),
	.datad(\bus_a|u_init_port_1|data_pending~q ),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|tx_shift~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_shift~3 .lut_mask = 16'h2230;
defparam \bus_a|u_init_port_1|tx_shift~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N20
cycloneive_lcell_comb \bus_a|u_init_port_1|tx_shift~4 (
// Equation(s):
// \bus_a|u_init_port_1|tx_shift~4_combout  = (\bus_a|u_init_port_1|tx_shift~3_combout ) # ((\bus_a|u_init_port_1|addr_pending~q  & \bus_a|u_init_port_1|pending_addr [15]))

	.dataa(\bus_a|u_init_port_1|addr_pending~q ),
	.datab(\bus_a|u_init_port_1|pending_addr [15]),
	.datac(gnd),
	.datad(\bus_a|u_init_port_1|tx_shift~3_combout ),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|tx_shift~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_shift~4 .lut_mask = 16'hFF88;
defparam \bus_a|u_init_port_1|tx_shift~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N31
dffeas \u_initiator_1|init_data_out_r[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_initiator_1|Equal0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_initiator_1|init_data_out_valid_r~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_initiator_1|init_data_out_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_initiator_1|init_data_out_r[3] .is_wysiwyg = "true";
defparam \u_initiator_1|init_data_out_r[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N25
dffeas \bus_a|u_init_port_1|pending_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_initiator_1|init_data_out_r [3]),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus_a|u_init_port_1|data_pending~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|pending_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|pending_data[3] .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|pending_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N12
cycloneive_lcell_comb \bus_a|u_init_port_1|tx_shift~17 (
// Equation(s):
// \bus_a|u_init_port_1|tx_shift~17_combout  = (\bus_a|u_init_port_1|pending_addr [15] & \bus_a|u_init_port_1|addr_pending~q )

	.dataa(gnd),
	.datab(\bus_a|u_init_port_1|pending_addr [15]),
	.datac(gnd),
	.datad(\bus_a|u_init_port_1|addr_pending~q ),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|tx_shift~17_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_shift~17 .lut_mask = 16'hCC00;
defparam \bus_a|u_init_port_1|tx_shift~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N13
dffeas \bus_a|u_init_port_1|tx_shift[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_init_port_1|tx_shift~17_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\bus_a|u_init_port_1|tx_active~q ),
	.sload(gnd),
	.ena(\bus_a|u_init_port_1|tx_bits_remaining[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|tx_shift [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_shift[15] .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|tx_shift[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N10
cycloneive_lcell_comb \bus_a|u_init_port_1|tx_shift~16 (
// Equation(s):
// \bus_a|u_init_port_1|tx_shift~16_combout  = (\bus_a|u_init_port_1|tx_active~q  & \bus_a|u_init_port_1|tx_shift [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_a|u_init_port_1|tx_active~q ),
	.datad(\bus_a|u_init_port_1|tx_shift [15]),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|tx_shift~16_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_shift~16 .lut_mask = 16'hF000;
defparam \bus_a|u_init_port_1|tx_shift~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N11
dffeas \bus_a|u_init_port_1|tx_shift[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_init_port_1|tx_shift~16_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_init_port_1|tx_bits_remaining[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|tx_shift [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_shift[14] .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|tx_shift[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N4
cycloneive_lcell_comb \bus_a|u_init_port_1|tx_shift~15 (
// Equation(s):
// \bus_a|u_init_port_1|tx_shift~15_combout  = (\bus_a|u_init_port_1|tx_active~q  & \bus_a|u_init_port_1|tx_shift [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_a|u_init_port_1|tx_active~q ),
	.datad(\bus_a|u_init_port_1|tx_shift [14]),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|tx_shift~15_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_shift~15 .lut_mask = 16'hF000;
defparam \bus_a|u_init_port_1|tx_shift~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N5
dffeas \bus_a|u_init_port_1|tx_shift[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_init_port_1|tx_shift~15_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_init_port_1|tx_bits_remaining[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|tx_shift [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_shift[13] .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|tx_shift[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N22
cycloneive_lcell_comb \bus_a|u_init_port_1|tx_shift~14 (
// Equation(s):
// \bus_a|u_init_port_1|tx_shift~14_combout  = (\bus_a|u_init_port_1|tx_shift [13] & \bus_a|u_init_port_1|tx_active~q )

	.dataa(gnd),
	.datab(\bus_a|u_init_port_1|tx_shift [13]),
	.datac(\bus_a|u_init_port_1|tx_active~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|tx_shift~14_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_shift~14 .lut_mask = 16'hC0C0;
defparam \bus_a|u_init_port_1|tx_shift~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N23
dffeas \bus_a|u_init_port_1|tx_shift[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_init_port_1|tx_shift~14_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_init_port_1|tx_bits_remaining[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|tx_shift [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_shift[12] .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|tx_shift[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N24
cycloneive_lcell_comb \bus_a|u_init_port_1|tx_shift~13 (
// Equation(s):
// \bus_a|u_init_port_1|tx_shift~13_combout  = (\bus_a|u_init_port_1|tx_shift [12] & \bus_a|u_init_port_1|tx_active~q )

	.dataa(\bus_a|u_init_port_1|tx_shift [12]),
	.datab(gnd),
	.datac(\bus_a|u_init_port_1|tx_active~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|tx_shift~13_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_shift~13 .lut_mask = 16'hA0A0;
defparam \bus_a|u_init_port_1|tx_shift~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N25
dffeas \bus_a|u_init_port_1|tx_shift[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_init_port_1|tx_shift~13_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_init_port_1|tx_bits_remaining[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|tx_shift [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_shift[11] .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|tx_shift[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N26
cycloneive_lcell_comb \bus_a|u_init_port_1|tx_shift~12 (
// Equation(s):
// \bus_a|u_init_port_1|tx_shift~12_combout  = (\bus_a|u_init_port_1|tx_active~q  & \bus_a|u_init_port_1|tx_shift [11])

	.dataa(gnd),
	.datab(\bus_a|u_init_port_1|tx_active~q ),
	.datac(gnd),
	.datad(\bus_a|u_init_port_1|tx_shift [11]),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|tx_shift~12_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_shift~12 .lut_mask = 16'hCC00;
defparam \bus_a|u_init_port_1|tx_shift~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N27
dffeas \bus_a|u_init_port_1|tx_shift[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_init_port_1|tx_shift~12_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_init_port_1|tx_bits_remaining[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|tx_shift [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_shift[10] .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|tx_shift[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N0
cycloneive_lcell_comb \bus_a|u_init_port_1|tx_shift~11 (
// Equation(s):
// \bus_a|u_init_port_1|tx_shift~11_combout  = (\bus_a|u_init_port_1|tx_active~q  & \bus_a|u_init_port_1|tx_shift [10])

	.dataa(gnd),
	.datab(\bus_a|u_init_port_1|tx_active~q ),
	.datac(\bus_a|u_init_port_1|tx_shift [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|tx_shift~11_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_shift~11 .lut_mask = 16'hC0C0;
defparam \bus_a|u_init_port_1|tx_shift~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N1
dffeas \bus_a|u_init_port_1|tx_shift[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_init_port_1|tx_shift~11_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_init_port_1|tx_bits_remaining[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|tx_shift [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_shift[9] .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|tx_shift[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N30
cycloneive_lcell_comb \bus_a|u_init_port_1|tx_shift~10 (
// Equation(s):
// \bus_a|u_init_port_1|tx_shift~10_combout  = (\bus_a|u_init_port_1|tx_active~q  & \bus_a|u_init_port_1|tx_shift [9])

	.dataa(gnd),
	.datab(\bus_a|u_init_port_1|tx_active~q ),
	.datac(gnd),
	.datad(\bus_a|u_init_port_1|tx_shift [9]),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|tx_shift~10_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_shift~10 .lut_mask = 16'hCC00;
defparam \bus_a|u_init_port_1|tx_shift~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N31
dffeas \bus_a|u_init_port_1|tx_shift[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_init_port_1|tx_shift~10_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_init_port_1|tx_bits_remaining[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|tx_shift [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_shift[8] .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|tx_shift[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N22
cycloneive_lcell_comb \u_initiator_1|init_data_out_r[5]~feeder (
// Equation(s):
// \u_initiator_1|init_data_out_r[5]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_initiator_1|init_data_out_r[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_initiator_1|init_data_out_r[5]~feeder .lut_mask = 16'hFFFF;
defparam \u_initiator_1|init_data_out_r[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N23
dffeas \u_initiator_1|init_data_out_r[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_initiator_1|init_data_out_r[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_initiator_1|init_data_out_valid_r~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_initiator_1|init_data_out_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_initiator_1|init_data_out_r[5] .is_wysiwyg = "true";
defparam \u_initiator_1|init_data_out_r[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N1
dffeas \bus_a|u_init_port_1|pending_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_initiator_1|init_data_out_r [5]),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus_a|u_init_port_1|data_pending~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|pending_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|pending_data[5] .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|pending_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N18
cycloneive_lcell_comb \bus_a|u_init_port_1|tx_shift~9 (
// Equation(s):
// \bus_a|u_init_port_1|tx_shift~9_combout  = (\bus_a|u_init_port_1|tx_active~q  & (\bus_a|u_init_port_1|tx_shift [8])) # (!\bus_a|u_init_port_1|tx_active~q  & (((!\bus_a|u_init_port_1|addr_pending~q  & \bus_a|u_init_port_1|pending_data [5]))))

	.dataa(\bus_a|u_init_port_1|tx_shift [8]),
	.datab(\bus_a|u_init_port_1|addr_pending~q ),
	.datac(\bus_a|u_init_port_1|tx_active~q ),
	.datad(\bus_a|u_init_port_1|pending_data [5]),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|tx_shift~9_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_shift~9 .lut_mask = 16'hA3A0;
defparam \bus_a|u_init_port_1|tx_shift~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N19
dffeas \bus_a|u_init_port_1|tx_shift[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_init_port_1|tx_shift~9_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_init_port_1|tx_bits_remaining[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|tx_shift [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_shift[7] .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|tx_shift[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N8
cycloneive_lcell_comb \bus_a|u_init_port_1|tx_shift~8 (
// Equation(s):
// \bus_a|u_init_port_1|tx_shift~8_combout  = (\bus_a|u_init_port_1|tx_active~q  & \bus_a|u_init_port_1|tx_shift [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_a|u_init_port_1|tx_active~q ),
	.datad(\bus_a|u_init_port_1|tx_shift [7]),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|tx_shift~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_shift~8 .lut_mask = 16'hF000;
defparam \bus_a|u_init_port_1|tx_shift~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N9
dffeas \bus_a|u_init_port_1|tx_shift[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_init_port_1|tx_shift~8_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_init_port_1|tx_bits_remaining[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|tx_shift [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_shift[6] .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|tx_shift[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N14
cycloneive_lcell_comb \bus_a|u_init_port_1|tx_shift~7 (
// Equation(s):
// \bus_a|u_init_port_1|tx_shift~7_combout  = (\bus_a|u_init_port_1|tx_active~q  & (((\bus_a|u_init_port_1|tx_shift [6])))) # (!\bus_a|u_init_port_1|tx_active~q  & (!\bus_a|u_init_port_1|addr_pending~q  & ((\bus_a|u_init_port_1|pending_data [5]))))

	.dataa(\bus_a|u_init_port_1|tx_active~q ),
	.datab(\bus_a|u_init_port_1|addr_pending~q ),
	.datac(\bus_a|u_init_port_1|tx_shift [6]),
	.datad(\bus_a|u_init_port_1|pending_data [5]),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|tx_shift~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_shift~7 .lut_mask = 16'hB1A0;
defparam \bus_a|u_init_port_1|tx_shift~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N15
dffeas \bus_a|u_init_port_1|tx_shift[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_init_port_1|tx_shift~7_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_init_port_1|tx_bits_remaining[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|tx_shift [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_shift[5] .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|tx_shift[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N8
cycloneive_lcell_comb \bus_a|u_init_port_1|tx_shift~6 (
// Equation(s):
// \bus_a|u_init_port_1|tx_shift~6_combout  = (\bus_a|u_init_port_1|tx_active~q  & \bus_a|u_init_port_1|tx_shift [5])

	.dataa(gnd),
	.datab(\bus_a|u_init_port_1|tx_active~q ),
	.datac(gnd),
	.datad(\bus_a|u_init_port_1|tx_shift [5]),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|tx_shift~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_shift~6 .lut_mask = 16'hCC00;
defparam \bus_a|u_init_port_1|tx_shift~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N9
dffeas \bus_a|u_init_port_1|tx_shift[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_init_port_1|tx_shift~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_init_port_1|tx_bits_remaining[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|tx_shift [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_shift[4] .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|tx_shift[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N6
cycloneive_lcell_comb \bus_a|u_init_port_1|tx_shift~5 (
// Equation(s):
// \bus_a|u_init_port_1|tx_shift~5_combout  = (\bus_a|u_init_port_1|tx_active~q  & (((\bus_a|u_init_port_1|tx_shift [4])))) # (!\bus_a|u_init_port_1|tx_active~q  & (\bus_a|u_init_port_1|pending_data [3] & ((!\bus_a|u_init_port_1|addr_pending~q ))))

	.dataa(\bus_a|u_init_port_1|pending_data [3]),
	.datab(\bus_a|u_init_port_1|tx_active~q ),
	.datac(\bus_a|u_init_port_1|tx_shift [4]),
	.datad(\bus_a|u_init_port_1|addr_pending~q ),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|tx_shift~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_shift~5 .lut_mask = 16'hC0E2;
defparam \bus_a|u_init_port_1|tx_shift~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N7
dffeas \bus_a|u_init_port_1|tx_shift[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_init_port_1|tx_shift~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_init_port_1|tx_bits_remaining[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|tx_shift [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_shift[3] .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|tx_shift[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N21
dffeas \bus_a|u_init_port_1|tx_shift[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_init_port_1|tx_shift~4_combout ),
	.asdata(\bus_a|u_init_port_1|tx_shift [3]),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\bus_a|u_init_port_1|tx_active~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|tx_shift [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_shift[2] .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|tx_shift[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N19
dffeas \u_initiator_1|init_data_out_r[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_initiator_1|write_mem~0_combout ),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_initiator_1|init_data_out_valid_r~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_initiator_1|init_data_out_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_initiator_1|init_data_out_r[1] .is_wysiwyg = "true";
defparam \u_initiator_1|init_data_out_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N16
cycloneive_lcell_comb \bus_a|u_init_port_1|pending_data[1]~feeder (
// Equation(s):
// \bus_a|u_init_port_1|pending_data[1]~feeder_combout  = \u_initiator_1|init_data_out_r [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_initiator_1|init_data_out_r [1]),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|pending_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|pending_data[1]~feeder .lut_mask = 16'hFF00;
defparam \bus_a|u_init_port_1|pending_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N17
dffeas \bus_a|u_init_port_1|pending_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_init_port_1|pending_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_init_port_1|data_pending~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|pending_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|pending_data[1] .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|pending_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N28
cycloneive_lcell_comb \bus_a|u_init_port_1|tx_shift~2 (
// Equation(s):
// \bus_a|u_init_port_1|tx_shift~2_combout  = (\bus_a|u_init_port_1|tx_active~q  & (\bus_a|u_init_port_1|tx_shift [2])) # (!\bus_a|u_init_port_1|tx_active~q  & (((!\bus_a|u_init_port_1|addr_pending~q  & \bus_a|u_init_port_1|pending_data [1]))))

	.dataa(\bus_a|u_init_port_1|tx_shift [2]),
	.datab(\bus_a|u_init_port_1|addr_pending~q ),
	.datac(\bus_a|u_init_port_1|pending_data [1]),
	.datad(\bus_a|u_init_port_1|tx_active~q ),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|tx_shift~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_shift~2 .lut_mask = 16'hAA30;
defparam \bus_a|u_init_port_1|tx_shift~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N29
dffeas \bus_a|u_init_port_1|tx_shift[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_init_port_1|tx_shift~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_init_port_1|tx_bits_remaining[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|tx_shift [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_shift[1] .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|tx_shift[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N2
cycloneive_lcell_comb \bus_a|u_init_port_1|tx_shift~0 (
// Equation(s):
// \bus_a|u_init_port_1|tx_shift~0_combout  = (\bus_a|u_init_port_1|tx_active~q  & (((\bus_a|u_init_port_1|tx_shift [1])))) # (!\bus_a|u_init_port_1|tx_active~q  & (\bus_a|u_init_port_1|pending_data [0] & (!\bus_a|u_init_port_1|addr_pending~q )))

	.dataa(\bus_a|u_init_port_1|pending_data [0]),
	.datab(\bus_a|u_init_port_1|addr_pending~q ),
	.datac(\bus_a|u_init_port_1|tx_shift [1]),
	.datad(\bus_a|u_init_port_1|tx_active~q ),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|tx_shift~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_shift~0 .lut_mask = 16'hF022;
defparam \bus_a|u_init_port_1|tx_shift~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N3
dffeas \bus_a|u_init_port_1|tx_shift[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_init_port_1|tx_shift~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_init_port_1|tx_bits_remaining[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|tx_shift [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|tx_shift[0] .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|tx_shift[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N24
cycloneive_lcell_comb \bus_a|u_init_port_1|bus_data_out~feeder (
// Equation(s):
// \bus_a|u_init_port_1|bus_data_out~feeder_combout  = \bus_a|u_init_port_1|tx_shift [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus_a|u_init_port_1|tx_shift [0]),
	.cin(gnd),
	.combout(\bus_a|u_init_port_1|bus_data_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_init_port_1|bus_data_out~feeder .lut_mask = 16'hFF00;
defparam \bus_a|u_init_port_1|bus_data_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N25
dffeas \bus_a|u_init_port_1|bus_data_out (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_init_port_1|bus_data_out~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_init_port_1|tx_active~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_init_port_1|bus_data_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_init_port_1|bus_data_out .is_wysiwyg = "true";
defparam \bus_a|u_init_port_1|bus_data_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N22
cycloneive_lcell_comb \bus_a|forward_data~0 (
// Equation(s):
// \bus_a|forward_data~0_combout  = (\bus_a|u_init_port_1|bus_data_out~q  & (\bus_a|active_init.INIT_1~q  & !\bus_a|u_arbiter|current_state.GRANT_SPLIT~q ))

	.dataa(gnd),
	.datab(\bus_a|u_init_port_1|bus_data_out~q ),
	.datac(\bus_a|active_init.INIT_1~q ),
	.datad(\bus_a|u_arbiter|current_state.GRANT_SPLIT~q ),
	.cin(gnd),
	.combout(\bus_a|forward_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|forward_data~0 .lut_mask = 16'h00C0;
defparam \bus_a|forward_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cycloneive_lcell_comb \bus_a|u_split_target_port|updated_addr~2 (
// Equation(s):
// \bus_a|u_split_target_port|updated_addr~2_combout  = (\bus_a|u_split_target_port|addr_bit_count [3] & ((\bus_a|u_split_target_port|Decoder0~2_combout  & ((\bus_a|forward_data~0_combout ))) # (!\bus_a|u_split_target_port|Decoder0~2_combout  & 
// (\bus_a|u_split_target_port|rx_addr_shift [12])))) # (!\bus_a|u_split_target_port|addr_bit_count [3] & (\bus_a|u_split_target_port|rx_addr_shift [12]))

	.dataa(\bus_a|u_split_target_port|rx_addr_shift [12]),
	.datab(\bus_a|u_split_target_port|addr_bit_count [3]),
	.datac(\bus_a|u_split_target_port|Decoder0~2_combout ),
	.datad(\bus_a|forward_data~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|updated_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|updated_addr~2 .lut_mask = 16'hEA2A;
defparam \bus_a|u_split_target_port|updated_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cycloneive_lcell_comb \bus_a|u_split_target_port|addr_buffer[15]~0 (
// Equation(s):
// \bus_a|u_split_target_port|addr_buffer[15]~0_combout  = (\bus_a|u_split_target_port|addr_bit_count [0] & (\bus_a|u_split_target_port|Equal1~0_combout  & \bus_a|u_split_target_port|rx_addr_shift[15]~0_combout ))

	.dataa(\bus_a|u_split_target_port|addr_bit_count [0]),
	.datab(\bus_a|u_split_target_port|Equal1~0_combout ),
	.datac(gnd),
	.datad(\bus_a|u_split_target_port|rx_addr_shift[15]~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|addr_buffer[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|addr_buffer[15]~0 .lut_mask = 16'h8800;
defparam \bus_a|u_split_target_port|addr_buffer[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N11
dffeas \bus_a|u_split_target_port|addr_buffer[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|updated_addr~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|addr_buffer[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|addr_buffer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|addr_buffer[12] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|addr_buffer[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N11
dffeas \bus_a|u_split_target_port|target_addr_in[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_a|u_split_target_port|addr_buffer [12]),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus_a|u_split_target_port|target_addr_in[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|target_addr_in [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_addr_in[12] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|target_addr_in[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N26
cycloneive_lcell_comb \bus_a|u_split_target_port|Decoder0~0 (
// Equation(s):
// \bus_a|u_split_target_port|Decoder0~0_combout  = (\bus_a|u_split_target_port|addr_bit_count [2] & (!\bus_a|u_split_target_port|addr_bit_count [4] & (\bus_a|u_split_target_port|addr_bit_count [0] & \bus_a|u_split_target_port|addr_bit_count [1])))

	.dataa(\bus_a|u_split_target_port|addr_bit_count [2]),
	.datab(\bus_a|u_split_target_port|addr_bit_count [4]),
	.datac(\bus_a|u_split_target_port|addr_bit_count [0]),
	.datad(\bus_a|u_split_target_port|addr_bit_count [1]),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|Decoder0~0 .lut_mask = 16'h2000;
defparam \bus_a|u_split_target_port|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N4
cycloneive_lcell_comb \bus_a|u_split_target_port|rx_addr_shift~1 (
// Equation(s):
// \bus_a|u_split_target_port|rx_addr_shift~1_combout  = (\bus_a|u_split_target_port|updated_addr~0_combout  & ((!\bus_a|u_split_target_port|addr_bit_count [0]) # (!\bus_a|u_split_target_port|Equal1~0_combout )))

	.dataa(\bus_a|u_split_target_port|Equal1~0_combout ),
	.datab(gnd),
	.datac(\bus_a|u_split_target_port|addr_bit_count [0]),
	.datad(\bus_a|u_split_target_port|updated_addr~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|rx_addr_shift~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_addr_shift~1 .lut_mask = 16'h5F00;
defparam \bus_a|u_split_target_port|rx_addr_shift~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N5
dffeas \bus_a|u_split_target_port|rx_addr_shift[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|rx_addr_shift~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|rx_addr_shift[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|rx_addr_shift [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_addr_shift[15] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|rx_addr_shift[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N16
cycloneive_lcell_comb \bus_a|u_split_target_port|updated_addr~0 (
// Equation(s):
// \bus_a|u_split_target_port|updated_addr~0_combout  = (\bus_a|u_split_target_port|Decoder0~0_combout  & ((\bus_a|u_split_target_port|addr_bit_count [3] & ((\bus_a|forward_data~0_combout ))) # (!\bus_a|u_split_target_port|addr_bit_count [3] & 
// (\bus_a|u_split_target_port|rx_addr_shift [15])))) # (!\bus_a|u_split_target_port|Decoder0~0_combout  & (((\bus_a|u_split_target_port|rx_addr_shift [15]))))

	.dataa(\bus_a|u_split_target_port|Decoder0~0_combout ),
	.datab(\bus_a|u_split_target_port|addr_bit_count [3]),
	.datac(\bus_a|u_split_target_port|rx_addr_shift [15]),
	.datad(\bus_a|forward_data~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|updated_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|updated_addr~0 .lut_mask = 16'hF870;
defparam \bus_a|u_split_target_port|updated_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N17
dffeas \bus_a|u_split_target_port|addr_buffer[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|updated_addr~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|addr_buffer[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|addr_buffer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|addr_buffer[15] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|addr_buffer[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N13
dffeas \bus_a|u_split_target_port|target_addr_in[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_a|u_split_target_port|addr_buffer [15]),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus_a|u_split_target_port|target_addr_in[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|target_addr_in [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_addr_in[15] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|target_addr_in[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N24
cycloneive_lcell_comb \bus_a|u_split_target_port|rx_addr_shift~5 (
// Equation(s):
// \bus_a|u_split_target_port|rx_addr_shift~5_combout  = (\bus_a|u_split_target_port|updated_addr~4_combout  & ((!\bus_a|u_split_target_port|Equal1~0_combout ) # (!\bus_a|u_split_target_port|addr_bit_count [0])))

	.dataa(gnd),
	.datab(\bus_a|u_split_target_port|addr_bit_count [0]),
	.datac(\bus_a|u_split_target_port|Equal1~0_combout ),
	.datad(\bus_a|u_split_target_port|updated_addr~4_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|rx_addr_shift~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_addr_shift~5 .lut_mask = 16'h3F00;
defparam \bus_a|u_split_target_port|rx_addr_shift~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N25
dffeas \bus_a|u_split_target_port|rx_addr_shift[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|rx_addr_shift~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|rx_addr_shift[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|rx_addr_shift [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_addr_shift[13] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|rx_addr_shift[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cycloneive_lcell_comb \bus_a|u_split_target_port|Decoder0~4 (
// Equation(s):
// \bus_a|u_split_target_port|Decoder0~4_combout  = (\bus_a|u_split_target_port|addr_bit_count [0] & (!\bus_a|u_split_target_port|addr_bit_count [4] & (!\bus_a|u_split_target_port|addr_bit_count [1] & \bus_a|u_split_target_port|addr_bit_count [2])))

	.dataa(\bus_a|u_split_target_port|addr_bit_count [0]),
	.datab(\bus_a|u_split_target_port|addr_bit_count [4]),
	.datac(\bus_a|u_split_target_port|addr_bit_count [1]),
	.datad(\bus_a|u_split_target_port|addr_bit_count [2]),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|Decoder0~4 .lut_mask = 16'h0200;
defparam \bus_a|u_split_target_port|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cycloneive_lcell_comb \bus_a|u_split_target_port|updated_addr~4 (
// Equation(s):
// \bus_a|u_split_target_port|updated_addr~4_combout  = (\bus_a|u_split_target_port|Decoder0~4_combout  & ((\bus_a|u_split_target_port|addr_bit_count [3] & ((\bus_a|forward_data~0_combout ))) # (!\bus_a|u_split_target_port|addr_bit_count [3] & 
// (\bus_a|u_split_target_port|rx_addr_shift [13])))) # (!\bus_a|u_split_target_port|Decoder0~4_combout  & (\bus_a|u_split_target_port|rx_addr_shift [13]))

	.dataa(\bus_a|u_split_target_port|rx_addr_shift [13]),
	.datab(\bus_a|u_split_target_port|Decoder0~4_combout ),
	.datac(\bus_a|u_split_target_port|addr_bit_count [3]),
	.datad(\bus_a|forward_data~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|updated_addr~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|updated_addr~4 .lut_mask = 16'hEA2A;
defparam \bus_a|u_split_target_port|updated_addr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N3
dffeas \bus_a|u_split_target_port|addr_buffer[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|updated_addr~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|addr_buffer[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|addr_buffer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|addr_buffer[13] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|addr_buffer[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N15
dffeas \bus_a|u_split_target_port|target_addr_in[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_a|u_split_target_port|addr_buffer [13]),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus_a|u_split_target_port|target_addr_in[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|target_addr_in [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_addr_in[13] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|target_addr_in[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N2
cycloneive_lcell_comb \bus_a|u_split_target_port|rx_addr_shift~2 (
// Equation(s):
// \bus_a|u_split_target_port|rx_addr_shift~2_combout  = (\bus_a|u_split_target_port|updated_addr~1_combout  & ((!\bus_a|u_split_target_port|addr_bit_count [0]) # (!\bus_a|u_split_target_port|Equal1~0_combout )))

	.dataa(\bus_a|u_split_target_port|Equal1~0_combout ),
	.datab(gnd),
	.datac(\bus_a|u_split_target_port|addr_bit_count [0]),
	.datad(\bus_a|u_split_target_port|updated_addr~1_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|rx_addr_shift~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_addr_shift~2 .lut_mask = 16'h5F00;
defparam \bus_a|u_split_target_port|rx_addr_shift~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N3
dffeas \bus_a|u_split_target_port|rx_addr_shift[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|rx_addr_shift~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|rx_addr_shift[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|rx_addr_shift [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_addr_shift[14] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|rx_addr_shift[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N16
cycloneive_lcell_comb \bus_a|u_split_target_port|Decoder0~1 (
// Equation(s):
// \bus_a|u_split_target_port|Decoder0~1_combout  = (!\bus_a|u_split_target_port|addr_bit_count [0] & (!\bus_a|u_split_target_port|addr_bit_count [4] & (\bus_a|u_split_target_port|addr_bit_count [1] & \bus_a|u_split_target_port|addr_bit_count [2])))

	.dataa(\bus_a|u_split_target_port|addr_bit_count [0]),
	.datab(\bus_a|u_split_target_port|addr_bit_count [4]),
	.datac(\bus_a|u_split_target_port|addr_bit_count [1]),
	.datad(\bus_a|u_split_target_port|addr_bit_count [2]),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|Decoder0~1 .lut_mask = 16'h1000;
defparam \bus_a|u_split_target_port|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cycloneive_lcell_comb \bus_a|u_split_target_port|updated_addr~1 (
// Equation(s):
// \bus_a|u_split_target_port|updated_addr~1_combout  = (\bus_a|u_split_target_port|Decoder0~1_combout  & ((\bus_a|u_split_target_port|addr_bit_count [3] & ((\bus_a|forward_data~0_combout ))) # (!\bus_a|u_split_target_port|addr_bit_count [3] & 
// (\bus_a|u_split_target_port|rx_addr_shift [14])))) # (!\bus_a|u_split_target_port|Decoder0~1_combout  & (\bus_a|u_split_target_port|rx_addr_shift [14]))

	.dataa(\bus_a|u_split_target_port|rx_addr_shift [14]),
	.datab(\bus_a|u_split_target_port|Decoder0~1_combout ),
	.datac(\bus_a|u_split_target_port|addr_bit_count [3]),
	.datad(\bus_a|forward_data~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|updated_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|updated_addr~1 .lut_mask = 16'hEA2A;
defparam \bus_a|u_split_target_port|updated_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N29
dffeas \bus_a|u_split_target_port|addr_buffer[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|updated_addr~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|addr_buffer[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|addr_buffer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|addr_buffer[14] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|addr_buffer[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N7
dffeas \bus_a|u_split_target_port|target_addr_in[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_a|u_split_target_port|addr_buffer [14]),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus_a|u_split_target_port|target_addr_in[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|target_addr_in [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_addr_in[14] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|target_addr_in[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N2
cycloneive_lcell_comb \u_bridge_target|u_target_if|uses_split_now~0 (
// Equation(s):
// \u_bridge_target|u_target_if|uses_split_now~0_combout  = (!\bus_a|u_split_target_port|target_addr_in [12] & (\bus_a|u_split_target_port|target_addr_in [15] & (!\bus_a|u_split_target_port|target_addr_in [13] & !\bus_a|u_split_target_port|target_addr_in 
// [14])))

	.dataa(\bus_a|u_split_target_port|target_addr_in [12]),
	.datab(\bus_a|u_split_target_port|target_addr_in [15]),
	.datac(\bus_a|u_split_target_port|target_addr_in [13]),
	.datad(\bus_a|u_split_target_port|target_addr_in [14]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|uses_split_now~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|uses_split_now~0 .lut_mask = 16'h0004;
defparam \u_bridge_target|u_target_if|uses_split_now~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N3
dffeas \u_bridge_target|u_target_if|current_uses_split_path (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|uses_split_now~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|current_uses_split_path~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|current_uses_split_path~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|current_uses_split_path .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|current_uses_split_path .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N6
cycloneive_lcell_comb \u_bridge_target|u_target_if|Selector18~0 (
// Equation(s):
// \u_bridge_target|u_target_if|Selector18~0_combout  = (!\u_bridge_target|resp_pending.is_write~q  & (\u_bridge_target|u_target_if|state.TGT_WAIT_RESPONSE~q  & \u_bridge_target|resp_valid_reg~q ))

	.dataa(gnd),
	.datab(\u_bridge_target|resp_pending.is_write~q ),
	.datac(\u_bridge_target|u_target_if|state.TGT_WAIT_RESPONSE~q ),
	.datad(\u_bridge_target|resp_valid_reg~q ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|Selector18~0 .lut_mask = 16'h3000;
defparam \u_bridge_target|u_target_if|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N24
cycloneive_lcell_comb \u_bridge_target|u_target_if|Selector23~0 (
// Equation(s):
// \u_bridge_target|u_target_if|Selector23~0_combout  = (\bus_a|u_arbiter|current_state.GRANT_SPLIT~q  & (\u_bridge_target|u_target_if|current_uses_split_path~q  & ((\u_bridge_target|u_target_if|Selector18~0_combout )))) # 
// (!\bus_a|u_arbiter|current_state.GRANT_SPLIT~q  & ((\u_bridge_target|u_target_if|state.TGT_WAIT_READ_GRANT~q ) # ((\u_bridge_target|u_target_if|current_uses_split_path~q  & \u_bridge_target|u_target_if|Selector18~0_combout ))))

	.dataa(\bus_a|u_arbiter|current_state.GRANT_SPLIT~q ),
	.datab(\u_bridge_target|u_target_if|current_uses_split_path~q ),
	.datac(\u_bridge_target|u_target_if|state.TGT_WAIT_READ_GRANT~q ),
	.datad(\u_bridge_target|u_target_if|Selector18~0_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|Selector23~0 .lut_mask = 16'hDC50;
defparam \u_bridge_target|u_target_if|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N14
cycloneive_lcell_comb \u_bridge_target|u_target_if|Selector0~0 (
// Equation(s):
// \u_bridge_target|u_target_if|Selector0~0_combout  = (\u_bridge_target|u_target_if|Selector23~0_combout ) # ((\u_bridge_target|u_target_if|split_req~q  & ((\u_bridge_target|u_target_if|state.TGT_SEND_REQ~q ) # 
// (\u_bridge_target|u_target_if|state.TGT_WAIT_WRITE_DATA~q ))))

	.dataa(\u_bridge_target|u_target_if|state.TGT_SEND_REQ~q ),
	.datab(\u_bridge_target|u_target_if|Selector23~0_combout ),
	.datac(\u_bridge_target|u_target_if|split_req~q ),
	.datad(\u_bridge_target|u_target_if|state.TGT_WAIT_WRITE_DATA~q ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|Selector0~0 .lut_mask = 16'hFCEC;
defparam \u_bridge_target|u_target_if|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N15
dffeas \u_bridge_target|u_target_if|split_req (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|split_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|split_req .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|split_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N22
cycloneive_lcell_comb \bus_a|u_arbiter|Selector3~1 (
// Equation(s):
// \bus_a|u_arbiter|Selector3~1_combout  = (\bus_a|u_arbiter|current_state.IDLE~q  & (((!\bus_a|u_arbiter|Selector3~0_combout )))) # (!\bus_a|u_arbiter|current_state.IDLE~q  & ((\u_bridge_target|u_target_if|split_req~q ) # ((\u_initiator_1|init_req_r~q ))))

	.dataa(\u_bridge_target|u_target_if|split_req~q ),
	.datab(\bus_a|u_arbiter|current_state.IDLE~q ),
	.datac(\u_initiator_1|init_req_r~q ),
	.datad(\bus_a|u_arbiter|Selector3~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_arbiter|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_arbiter|Selector3~1 .lut_mask = 16'h32FE;
defparam \bus_a|u_arbiter|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N10
cycloneive_lcell_comb \bus_a|u_arbiter|Selector3~2 (
// Equation(s):
// \bus_a|u_arbiter|Selector3~2_combout  = (\bus_a|u_arbiter|Selector3~1_combout  & (!\bus_a|u_arbiter|current_state.IDLE~q  & ((\u_bridge_target|u_target_if|split_req~q )))) # (!\bus_a|u_arbiter|Selector3~1_combout  & 
// ((\bus_a|u_arbiter|current_state.GRANT_SPLIT~q ) # ((!\bus_a|u_arbiter|current_state.IDLE~q  & \u_bridge_target|u_target_if|split_req~q ))))

	.dataa(\bus_a|u_arbiter|Selector3~1_combout ),
	.datab(\bus_a|u_arbiter|current_state.IDLE~q ),
	.datac(\bus_a|u_arbiter|current_state.GRANT_SPLIT~q ),
	.datad(\u_bridge_target|u_target_if|split_req~q ),
	.cin(gnd),
	.combout(\bus_a|u_arbiter|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_arbiter|Selector3~2 .lut_mask = 16'h7350;
defparam \bus_a|u_arbiter|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N11
dffeas \bus_a|u_arbiter|current_state.GRANT_SPLIT (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_arbiter|Selector3~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_arbiter|current_state.GRANT_SPLIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_arbiter|current_state.GRANT_SPLIT .is_wysiwyg = "true";
defparam \bus_a|u_arbiter|current_state.GRANT_SPLIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N0
cycloneive_lcell_comb \bus_a|u_split_target_port|addr_pending~1 (
// Equation(s):
// \bus_a|u_split_target_port|addr_pending~1_combout  = (\bus_a|u_arbiter|current_state.GRANT_SPLIT~q ) # ((\bus_a|active_init.INIT_1~q  & ((\bus_a|u_init_port_1|bus_data_out_valid~q ) # (\bus_a|u_init_port_1|bus_mode~q ))))

	.dataa(\bus_a|u_arbiter|current_state.GRANT_SPLIT~q ),
	.datab(\bus_a|active_init.INIT_1~q ),
	.datac(\bus_a|u_init_port_1|bus_data_out_valid~q ),
	.datad(\bus_a|u_init_port_1|bus_mode~q ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|addr_pending~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|addr_pending~1 .lut_mask = 16'hEEEA;
defparam \bus_a|u_split_target_port|addr_pending~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N30
cycloneive_lcell_comb \bus_a|u_split_target_port|addr_pending~0 (
// Equation(s):
// \bus_a|u_split_target_port|addr_pending~0_combout  = (!\bus_a|u_split_target_port|data_pending~q  & \bus_a|u_split_target_port|addr_expect_data~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_a|u_split_target_port|data_pending~q ),
	.datad(\bus_a|u_split_target_port|addr_expect_data~q ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|addr_pending~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|addr_pending~0 .lut_mask = 16'h0F00;
defparam \bus_a|u_split_target_port|addr_pending~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N10
cycloneive_lcell_comb \bus_a|u_split_target_port|addr_pending~2 (
// Equation(s):
// \bus_a|u_split_target_port|addr_pending~2_combout  = (\bus_a|u_split_target_port|addr_pending~q  & ((\bus_a|u_addr_decoder|held_valids [2] & (\bus_a|u_split_target_port|addr_pending~0_combout )) # (!\bus_a|u_addr_decoder|held_valids [2] & 
// ((\bus_a|u_split_target_port|addr_pending~1_combout )))))

	.dataa(\bus_a|u_split_target_port|addr_pending~0_combout ),
	.datab(\bus_a|u_split_target_port|addr_pending~q ),
	.datac(\bus_a|u_split_target_port|addr_pending~1_combout ),
	.datad(\bus_a|u_addr_decoder|held_valids [2]),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|addr_pending~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|addr_pending~2 .lut_mask = 16'h88C0;
defparam \bus_a|u_split_target_port|addr_pending~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N14
cycloneive_lcell_comb \bus_a|u_split_target_port|addr_pending~3 (
// Equation(s):
// \bus_a|u_split_target_port|addr_pending~3_combout  = (\bus_a|u_split_target_port|addr_pending~2_combout ) # ((\bus_a|u_split_target_port|Equal1~0_combout  & (\bus_a|u_split_target_port|addr_bit_count [0] & 
// \bus_a|u_split_target_port|rx_addr_shift[15]~0_combout )))

	.dataa(\bus_a|u_split_target_port|addr_pending~2_combout ),
	.datab(\bus_a|u_split_target_port|Equal1~0_combout ),
	.datac(\bus_a|u_split_target_port|addr_bit_count [0]),
	.datad(\bus_a|u_split_target_port|rx_addr_shift[15]~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|addr_pending~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|addr_pending~3 .lut_mask = 16'hEAAA;
defparam \bus_a|u_split_target_port|addr_pending~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N15
dffeas \bus_a|u_split_target_port|addr_pending (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|addr_pending~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|addr_pending~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|addr_pending .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|addr_pending .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N22
cycloneive_lcell_comb \bus_a|u_split_target_port|data_buffer~2 (
// Equation(s):
// \bus_a|u_split_target_port|data_buffer~2_combout  = (!\bus_a|u_split_target_port|tx_active~q  & (\bus_a|u_split_target_port|addr_pending~q  & (\bus_a|u_split_target_port|addr_pending~0_combout  & \bus_a|u_split_target_port|data_buffer~1_combout )))

	.dataa(\bus_a|u_split_target_port|tx_active~q ),
	.datab(\bus_a|u_split_target_port|addr_pending~q ),
	.datac(\bus_a|u_split_target_port|addr_pending~0_combout ),
	.datad(\bus_a|u_split_target_port|data_buffer~1_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|data_buffer~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|data_buffer~2 .lut_mask = 16'h4000;
defparam \bus_a|u_split_target_port|data_buffer~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N2
cycloneive_lcell_comb \bus_a|u_split_target_port|always1~0 (
// Equation(s):
// \bus_a|u_split_target_port|always1~0_combout  = (!\bus_a|u_addr_decoder|held_valids [2] & (\bus_a|u_split_target_port|addr_pending~q  & !\bus_a|u_split_target_port|addr_pending~1_combout ))

	.dataa(gnd),
	.datab(\bus_a|u_addr_decoder|held_valids [2]),
	.datac(\bus_a|u_split_target_port|addr_pending~q ),
	.datad(\bus_a|u_split_target_port|addr_pending~1_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|always1~0 .lut_mask = 16'h0030;
defparam \bus_a|u_split_target_port|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N4
cycloneive_lcell_comb \bus_a|u_split_target_port|data_pending~0 (
// Equation(s):
// \bus_a|u_split_target_port|data_pending~0_combout  = (\bus_a|u_split_target_port|data_pending~q  & (((!\bus_a|u_addr_decoder|held_valids [2]) # (!\bus_a|u_split_target_port|addr_pending~q )) # (!\bus_a|u_split_target_port|addr_expect_data~q )))

	.dataa(\bus_a|u_split_target_port|addr_expect_data~q ),
	.datab(\bus_a|u_split_target_port|data_pending~q ),
	.datac(\bus_a|u_split_target_port|addr_pending~q ),
	.datad(\bus_a|u_addr_decoder|held_valids [2]),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|data_pending~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|data_pending~0 .lut_mask = 16'h4CCC;
defparam \bus_a|u_split_target_port|data_pending~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cycloneive_lcell_comb \bus_a|u_split_target_port|data_bit_count[0]~2 (
// Equation(s):
// \bus_a|u_split_target_port|data_bit_count[0]~2_combout  = !\bus_a|u_split_target_port|data_bit_count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus_a|u_split_target_port|data_bit_count [0]),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|data_bit_count[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|data_bit_count[0]~2 .lut_mask = 16'h00FF;
defparam \bus_a|u_split_target_port|data_bit_count[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N25
dffeas \bus_a|u_split_target_port|data_bit_count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_a|u_split_target_port|data_bit_count[0]~2_combout ),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus_a|u_split_target_port|data_buffer~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|data_bit_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|data_bit_count[0] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|data_bit_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N14
cycloneive_lcell_comb \bus_a|u_split_target_port|data_bit_count[1]~1 (
// Equation(s):
// \bus_a|u_split_target_port|data_bit_count[1]~1_combout  = \bus_a|u_split_target_port|data_bit_count [1] $ (((\bus_a|u_split_target_port|data_bit_count [0] & \bus_a|u_split_target_port|data_buffer~2_combout )))

	.dataa(gnd),
	.datab(\bus_a|u_split_target_port|data_bit_count [0]),
	.datac(\bus_a|u_split_target_port|data_bit_count [1]),
	.datad(\bus_a|u_split_target_port|data_buffer~2_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|data_bit_count[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|data_bit_count[1]~1 .lut_mask = 16'h3CF0;
defparam \bus_a|u_split_target_port|data_bit_count[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N15
dffeas \bus_a|u_split_target_port|data_bit_count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|data_bit_count[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|data_bit_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|data_bit_count[1] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|data_bit_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cycloneive_lcell_comb \bus_a|u_split_target_port|data_bit_count[2]~0 (
// Equation(s):
// \bus_a|u_split_target_port|data_bit_count[2]~0_combout  = \bus_a|u_split_target_port|data_bit_count [2] $ (((\bus_a|u_split_target_port|data_bit_count [1] & (\bus_a|u_split_target_port|data_bit_count [0] & \bus_a|u_split_target_port|data_buffer~2_combout 
// ))))

	.dataa(\bus_a|u_split_target_port|data_bit_count [1]),
	.datab(\bus_a|u_split_target_port|data_bit_count [0]),
	.datac(\bus_a|u_split_target_port|data_bit_count [2]),
	.datad(\bus_a|u_split_target_port|data_buffer~2_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|data_bit_count[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|data_bit_count[2]~0 .lut_mask = 16'h78F0;
defparam \bus_a|u_split_target_port|data_bit_count[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N13
dffeas \bus_a|u_split_target_port|data_bit_count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|data_bit_count[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|data_bit_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|data_bit_count[2] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|data_bit_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N8
cycloneive_lcell_comb \bus_a|u_split_target_port|Equal2~0 (
// Equation(s):
// \bus_a|u_split_target_port|Equal2~0_combout  = (\bus_a|u_split_target_port|data_bit_count [2] & (\bus_a|u_split_target_port|data_bit_count [1] & \bus_a|u_split_target_port|data_bit_count [0]))

	.dataa(\bus_a|u_split_target_port|data_bit_count [2]),
	.datab(gnd),
	.datac(\bus_a|u_split_target_port|data_bit_count [1]),
	.datad(\bus_a|u_split_target_port|data_bit_count [0]),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|Equal2~0 .lut_mask = 16'hA000;
defparam \bus_a|u_split_target_port|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N8
cycloneive_lcell_comb \bus_a|u_split_target_port|data_pending~1 (
// Equation(s):
// \bus_a|u_split_target_port|data_pending~1_combout  = (\bus_a|u_split_target_port|data_buffer~2_combout  & ((\bus_a|u_split_target_port|Equal2~0_combout ) # ((!\bus_a|u_split_target_port|always1~0_combout  & 
// \bus_a|u_split_target_port|data_pending~0_combout )))) # (!\bus_a|u_split_target_port|data_buffer~2_combout  & (!\bus_a|u_split_target_port|always1~0_combout  & (\bus_a|u_split_target_port|data_pending~0_combout )))

	.dataa(\bus_a|u_split_target_port|data_buffer~2_combout ),
	.datab(\bus_a|u_split_target_port|always1~0_combout ),
	.datac(\bus_a|u_split_target_port|data_pending~0_combout ),
	.datad(\bus_a|u_split_target_port|Equal2~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|data_pending~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|data_pending~1 .lut_mask = 16'hBA30;
defparam \bus_a|u_split_target_port|data_pending~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N9
dffeas \bus_a|u_split_target_port|data_pending (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|data_pending~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|data_pending~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|data_pending .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|data_pending .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N28
cycloneive_lcell_comb \bus_a|u_split_target_port|addr_expect_data~0 (
// Equation(s):
// \bus_a|u_split_target_port|addr_expect_data~0_combout  = ((\bus_a|u_addr_decoder|held_valids [2] & ((!\bus_a|u_split_target_port|data_pending~q ))) # (!\bus_a|u_addr_decoder|held_valids [2] & (\bus_a|u_split_target_port|addr_pending~1_combout ))) # 
// (!\bus_a|u_split_target_port|addr_pending~q )

	.dataa(\bus_a|u_split_target_port|addr_pending~1_combout ),
	.datab(\bus_a|u_split_target_port|data_pending~q ),
	.datac(\bus_a|u_split_target_port|addr_pending~q ),
	.datad(\bus_a|u_addr_decoder|held_valids [2]),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|addr_expect_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|addr_expect_data~0 .lut_mask = 16'h3FAF;
defparam \bus_a|u_split_target_port|addr_expect_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N18
cycloneive_lcell_comb \bus_a|u_split_target_port|addr_expect_data~1 (
// Equation(s):
// \bus_a|u_split_target_port|addr_expect_data~1_combout  = (\bus_a|u_split_target_port|addr_buffer[15]~0_combout  & (((\bus_a|Selector4~0_combout )))) # (!\bus_a|u_split_target_port|addr_buffer[15]~0_combout  & 
// (\bus_a|u_split_target_port|addr_expect_data~0_combout  & ((\bus_a|u_split_target_port|addr_expect_data~q ))))

	.dataa(\bus_a|u_split_target_port|addr_expect_data~0_combout ),
	.datab(\bus_a|Selector4~0_combout ),
	.datac(\bus_a|u_split_target_port|addr_expect_data~q ),
	.datad(\bus_a|u_split_target_port|addr_buffer[15]~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|addr_expect_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|addr_expect_data~1 .lut_mask = 16'hCCA0;
defparam \bus_a|u_split_target_port|addr_expect_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N19
dffeas \bus_a|u_split_target_port|addr_expect_data (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|addr_expect_data~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|addr_expect_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|addr_expect_data .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|addr_expect_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N20
cycloneive_lcell_comb \bus_a|u_split_target_port|target_addr_in[15]~0 (
// Equation(s):
// \bus_a|u_split_target_port|target_addr_in[15]~0_combout  = (\bus_a|u_split_target_port|addr_pending~q  & (\bus_a|u_addr_decoder|held_valids [2] & ((\bus_a|u_split_target_port|data_pending~q ) # (!\bus_a|u_split_target_port|addr_expect_data~q ))))

	.dataa(\bus_a|u_split_target_port|addr_expect_data~q ),
	.datab(\bus_a|u_split_target_port|data_pending~q ),
	.datac(\bus_a|u_split_target_port|addr_pending~q ),
	.datad(\bus_a|u_addr_decoder|held_valids [2]),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|target_addr_in[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_addr_in[15]~0 .lut_mask = 16'hD000;
defparam \bus_a|u_split_target_port|target_addr_in[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N12
cycloneive_lcell_comb \bus_a|u_split_target_port|target_addr_in_valid~feeder (
// Equation(s):
// \bus_a|u_split_target_port|target_addr_in_valid~feeder_combout  = \bus_a|u_split_target_port|target_addr_in[15]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_a|u_split_target_port|target_addr_in[15]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|target_addr_in_valid~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_addr_in_valid~feeder .lut_mask = 16'hF0F0;
defparam \bus_a|u_split_target_port|target_addr_in_valid~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N13
dffeas \bus_a|u_split_target_port|target_addr_in_valid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|target_addr_in_valid~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|target_addr_in_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_addr_in_valid .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|target_addr_in_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N26
cycloneive_lcell_comb \u_bridge_target|u_target_if|Selector19~2 (
// Equation(s):
// \u_bridge_target|u_target_if|Selector19~2_combout  = (\u_bridge_target|u_target_if|Selector19~1_combout  & ((\u_bridge_target|u_target_if|state.TGT_IDLE~q ) # ((\bus_a|u_split_target_port|target_addr_in_valid~q  & 
// \u_bridge_target|u_target_if|map_to_bus_b~2_combout ))))

	.dataa(\bus_a|u_split_target_port|target_addr_in_valid~q ),
	.datab(\u_bridge_target|u_target_if|Selector19~1_combout ),
	.datac(\u_bridge_target|u_target_if|state.TGT_IDLE~q ),
	.datad(\u_bridge_target|u_target_if|map_to_bus_b~2_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|Selector19~2 .lut_mask = 16'hC8C0;
defparam \u_bridge_target|u_target_if|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N27
dffeas \u_bridge_target|u_target_if|state.TGT_IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|Selector19~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|state.TGT_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|state.TGT_IDLE .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|state.TGT_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N8
cycloneive_lcell_comb \u_bridge_target|u_target_if|current_uses_split_path~0 (
// Equation(s):
// \u_bridge_target|u_target_if|current_uses_split_path~0_combout  = (!\u_bridge_target|u_target_if|state.TGT_IDLE~q  & \bus_a|u_split_target_port|target_addr_in_valid~q )

	.dataa(\u_bridge_target|u_target_if|state.TGT_IDLE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus_a|u_split_target_port|target_addr_in_valid~q ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|current_uses_split_path~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|current_uses_split_path~0 .lut_mask = 16'h5500;
defparam \u_bridge_target|u_target_if|current_uses_split_path~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N12
cycloneive_lcell_comb \u_bridge_target|u_target_if|Selector18~1 (
// Equation(s):
// \u_bridge_target|u_target_if|Selector18~1_combout  = (\u_bridge_target|u_target_if|Selector18~0_combout  & (((\bus_a|u_arbiter|current_state.GRANT_SPLIT~q  & \u_bridge_target|u_target_if|state.TGT_WAIT_READ_GRANT~q )) # 
// (!\u_bridge_target|u_target_if|current_uses_split_path~q ))) # (!\u_bridge_target|u_target_if|Selector18~0_combout  & (\bus_a|u_arbiter|current_state.GRANT_SPLIT~q  & ((\u_bridge_target|u_target_if|state.TGT_WAIT_READ_GRANT~q ))))

	.dataa(\u_bridge_target|u_target_if|Selector18~0_combout ),
	.datab(\bus_a|u_arbiter|current_state.GRANT_SPLIT~q ),
	.datac(\u_bridge_target|u_target_if|current_uses_split_path~q ),
	.datad(\u_bridge_target|u_target_if|state.TGT_WAIT_READ_GRANT~q ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|Selector18~1 .lut_mask = 16'hCE0A;
defparam \u_bridge_target|u_target_if|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N30
cycloneive_lcell_comb \u_bridge_target|u_target_if|Selector18~2 (
// Equation(s):
// \u_bridge_target|u_target_if|Selector18~2_combout  = (\u_bridge_target|u_target_if|Selector18~1_combout ) # ((\u_bridge_target|u_target_if|current_uses_split_path~0_combout  & (!\u_bridge_target|u_target_if|map_to_bus_b~2_combout  & 
// !\bus_a|Selector4~0_combout )))

	.dataa(\u_bridge_target|u_target_if|current_uses_split_path~0_combout ),
	.datab(\u_bridge_target|u_target_if|map_to_bus_b~2_combout ),
	.datac(\u_bridge_target|u_target_if|Selector18~1_combout ),
	.datad(\bus_a|Selector4~0_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|Selector18~2 .lut_mask = 16'hF0F2;
defparam \u_bridge_target|u_target_if|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N31
dffeas \u_bridge_target|u_target_if|target_data_out_valid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|Selector18~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|target_data_out_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|target_data_out_valid .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|target_data_out_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cycloneive_lcell_comb \bus_a|u_split_target_port|tx_bits_remaining~5 (
// Equation(s):
// \bus_a|u_split_target_port|tx_bits_remaining~5_combout  = (\bus_a|u_split_target_port|tx_active~q  & !\bus_a|u_split_target_port|tx_bits_remaining [0])

	.dataa(\bus_a|u_split_target_port|tx_active~q ),
	.datab(gnd),
	.datac(\bus_a|u_split_target_port|tx_bits_remaining [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|tx_bits_remaining~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|tx_bits_remaining~5 .lut_mask = 16'h0A0A;
defparam \bus_a|u_split_target_port|tx_bits_remaining~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N12
cycloneive_lcell_comb \bus_a|u_split_target_port|tx_bits_remaining[3]~2 (
// Equation(s):
// \bus_a|u_split_target_port|tx_bits_remaining[3]~2_combout  = (\bus_a|u_split_target_port|tx_active~q ) # (\u_bridge_target|u_target_if|target_data_out_valid~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_a|u_split_target_port|tx_active~q ),
	.datad(\u_bridge_target|u_target_if|target_data_out_valid~q ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|tx_bits_remaining[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|tx_bits_remaining[3]~2 .lut_mask = 16'hFFF0;
defparam \bus_a|u_split_target_port|tx_bits_remaining[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N19
dffeas \bus_a|u_split_target_port|tx_bits_remaining[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|tx_bits_remaining~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|tx_bits_remaining[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|tx_bits_remaining [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|tx_bits_remaining[0] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|tx_bits_remaining[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N4
cycloneive_lcell_comb \bus_a|u_split_target_port|tx_bits_remaining~4 (
// Equation(s):
// \bus_a|u_split_target_port|tx_bits_remaining~4_combout  = (\bus_a|u_split_target_port|tx_active~q  & (\bus_a|u_split_target_port|tx_bits_remaining[3]~0_combout  & (\bus_a|u_split_target_port|tx_bits_remaining [0] $ 
// (!\bus_a|u_split_target_port|tx_bits_remaining [1]))))

	.dataa(\bus_a|u_split_target_port|tx_active~q ),
	.datab(\bus_a|u_split_target_port|tx_bits_remaining [0]),
	.datac(\bus_a|u_split_target_port|tx_bits_remaining [1]),
	.datad(\bus_a|u_split_target_port|tx_bits_remaining[3]~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|tx_bits_remaining~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|tx_bits_remaining~4 .lut_mask = 16'h8200;
defparam \bus_a|u_split_target_port|tx_bits_remaining~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N5
dffeas \bus_a|u_split_target_port|tx_bits_remaining[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|tx_bits_remaining~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|tx_bits_remaining[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|tx_bits_remaining [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|tx_bits_remaining[1] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|tx_bits_remaining[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N26
cycloneive_lcell_comb \bus_a|u_split_target_port|Add0~1 (
// Equation(s):
// \bus_a|u_split_target_port|Add0~1_combout  = \bus_a|u_split_target_port|tx_bits_remaining [2] $ (((\bus_a|u_split_target_port|tx_bits_remaining [1]) # (\bus_a|u_split_target_port|tx_bits_remaining [0])))

	.dataa(\bus_a|u_split_target_port|tx_bits_remaining [2]),
	.datab(gnd),
	.datac(\bus_a|u_split_target_port|tx_bits_remaining [1]),
	.datad(\bus_a|u_split_target_port|tx_bits_remaining [0]),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|Add0~1 .lut_mask = 16'h555A;
defparam \bus_a|u_split_target_port|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cycloneive_lcell_comb \bus_a|u_split_target_port|tx_bits_remaining~3 (
// Equation(s):
// \bus_a|u_split_target_port|tx_bits_remaining~3_combout  = (!\bus_a|u_split_target_port|Add0~1_combout  & (\bus_a|u_split_target_port|tx_bits_remaining[3]~0_combout  & \bus_a|u_split_target_port|tx_active~q ))

	.dataa(\bus_a|u_split_target_port|Add0~1_combout ),
	.datab(\bus_a|u_split_target_port|tx_bits_remaining[3]~0_combout ),
	.datac(\bus_a|u_split_target_port|tx_active~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|tx_bits_remaining~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|tx_bits_remaining~3 .lut_mask = 16'h4040;
defparam \bus_a|u_split_target_port|tx_bits_remaining~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N11
dffeas \bus_a|u_split_target_port|tx_bits_remaining[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|tx_bits_remaining~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|tx_bits_remaining[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|tx_bits_remaining [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|tx_bits_remaining[2] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|tx_bits_remaining[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N22
cycloneive_lcell_comb \bus_a|u_split_target_port|Add0~0 (
// Equation(s):
// \bus_a|u_split_target_port|Add0~0_combout  = \bus_a|u_split_target_port|tx_bits_remaining [3] $ (((\bus_a|u_split_target_port|tx_bits_remaining [2]) # ((\bus_a|u_split_target_port|tx_bits_remaining [1]) # (\bus_a|u_split_target_port|tx_bits_remaining 
// [0]))))

	.dataa(\bus_a|u_split_target_port|tx_bits_remaining [2]),
	.datab(\bus_a|u_split_target_port|tx_bits_remaining [3]),
	.datac(\bus_a|u_split_target_port|tx_bits_remaining [1]),
	.datad(\bus_a|u_split_target_port|tx_bits_remaining [0]),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|Add0~0 .lut_mask = 16'h3336;
defparam \bus_a|u_split_target_port|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cycloneive_lcell_comb \bus_a|u_split_target_port|tx_bits_remaining~1 (
// Equation(s):
// \bus_a|u_split_target_port|tx_bits_remaining~1_combout  = ((!\bus_a|u_split_target_port|Add0~0_combout  & \bus_a|u_split_target_port|tx_bits_remaining[3]~0_combout )) # (!\bus_a|u_split_target_port|tx_active~q )

	.dataa(\bus_a|u_split_target_port|Add0~0_combout ),
	.datab(\bus_a|u_split_target_port|tx_bits_remaining[3]~0_combout ),
	.datac(\bus_a|u_split_target_port|tx_active~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|tx_bits_remaining~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|tx_bits_remaining~1 .lut_mask = 16'h4F4F;
defparam \bus_a|u_split_target_port|tx_bits_remaining~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N29
dffeas \bus_a|u_split_target_port|tx_bits_remaining[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|tx_bits_remaining~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|tx_bits_remaining[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|tx_bits_remaining [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|tx_bits_remaining[3] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|tx_bits_remaining[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cycloneive_lcell_comb \bus_a|u_split_target_port|tx_bits_remaining[3]~0 (
// Equation(s):
// \bus_a|u_split_target_port|tx_bits_remaining[3]~0_combout  = (\bus_a|u_split_target_port|tx_bits_remaining [2]) # ((\bus_a|u_split_target_port|tx_bits_remaining [3]) # ((\bus_a|u_split_target_port|tx_bits_remaining [1]) # 
// (!\bus_a|u_split_target_port|tx_bits_remaining [0])))

	.dataa(\bus_a|u_split_target_port|tx_bits_remaining [2]),
	.datab(\bus_a|u_split_target_port|tx_bits_remaining [3]),
	.datac(\bus_a|u_split_target_port|tx_bits_remaining [1]),
	.datad(\bus_a|u_split_target_port|tx_bits_remaining [0]),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|tx_bits_remaining[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|tx_bits_remaining[3]~0 .lut_mask = 16'hFEFF;
defparam \bus_a|u_split_target_port|tx_bits_remaining[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N12
cycloneive_lcell_comb \bus_a|u_split_target_port|tx_active~0 (
// Equation(s):
// \bus_a|u_split_target_port|tx_active~0_combout  = (\bus_a|u_split_target_port|tx_active~q  & ((\bus_a|u_split_target_port|tx_bits_remaining[3]~0_combout ))) # (!\bus_a|u_split_target_port|tx_active~q  & 
// (\u_bridge_target|u_target_if|target_data_out_valid~q ))

	.dataa(\u_bridge_target|u_target_if|target_data_out_valid~q ),
	.datab(gnd),
	.datac(\bus_a|u_split_target_port|tx_active~q ),
	.datad(\bus_a|u_split_target_port|tx_bits_remaining[3]~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|tx_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|tx_active~0 .lut_mask = 16'hFA0A;
defparam \bus_a|u_split_target_port|tx_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N13
dffeas \bus_a|u_split_target_port|tx_active (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|tx_active~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|tx_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|tx_active .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|tx_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneive_lcell_comb \bus_a|u_split_target_port|rx_addr_shift[15]~0 (
// Equation(s):
// \bus_a|u_split_target_port|rx_addr_shift[15]~0_combout  = (!\bus_a|u_split_target_port|tx_active~q  & (!\bus_a|u_split_target_port|addr_pending~q  & \bus_a|u_addr_decoder|always0~0_combout ))

	.dataa(\bus_a|u_split_target_port|tx_active~q ),
	.datab(\bus_a|u_split_target_port|addr_pending~q ),
	.datac(gnd),
	.datad(\bus_a|u_addr_decoder|always0~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|rx_addr_shift[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_addr_shift[15]~0 .lut_mask = 16'h1100;
defparam \bus_a|u_split_target_port|rx_addr_shift[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N7
dffeas \bus_a|u_split_target_port|addr_bit_count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|Add1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|rx_addr_shift[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|addr_bit_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|addr_bit_count[0] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|addr_bit_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N8
cycloneive_lcell_comb \bus_a|u_split_target_port|Add1~2 (
// Equation(s):
// \bus_a|u_split_target_port|Add1~2_combout  = (\bus_a|u_split_target_port|addr_bit_count [1] & (!\bus_a|u_split_target_port|Add1~1 )) # (!\bus_a|u_split_target_port|addr_bit_count [1] & ((\bus_a|u_split_target_port|Add1~1 ) # (GND)))
// \bus_a|u_split_target_port|Add1~3  = CARRY((!\bus_a|u_split_target_port|Add1~1 ) # (!\bus_a|u_split_target_port|addr_bit_count [1]))

	.dataa(gnd),
	.datab(\bus_a|u_split_target_port|addr_bit_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bus_a|u_split_target_port|Add1~1 ),
	.combout(\bus_a|u_split_target_port|Add1~2_combout ),
	.cout(\bus_a|u_split_target_port|Add1~3 ));
// synopsys translate_off
defparam \bus_a|u_split_target_port|Add1~2 .lut_mask = 16'h3C3F;
defparam \bus_a|u_split_target_port|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y19_N9
dffeas \bus_a|u_split_target_port|addr_bit_count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|Add1~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|rx_addr_shift[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|addr_bit_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|addr_bit_count[1] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|addr_bit_count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N11
dffeas \bus_a|u_split_target_port|addr_bit_count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|Add1~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|rx_addr_shift[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|addr_bit_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|addr_bit_count[2] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|addr_bit_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cycloneive_lcell_comb \bus_a|u_split_target_port|Equal1~0 (
// Equation(s):
// \bus_a|u_split_target_port|Equal1~0_combout  = (\bus_a|u_split_target_port|addr_bit_count [2] & (!\bus_a|u_split_target_port|addr_bit_count [4] & (\bus_a|u_split_target_port|addr_bit_count [1] & \bus_a|u_split_target_port|addr_bit_count [3])))

	.dataa(\bus_a|u_split_target_port|addr_bit_count [2]),
	.datab(\bus_a|u_split_target_port|addr_bit_count [4]),
	.datac(\bus_a|u_split_target_port|addr_bit_count [1]),
	.datad(\bus_a|u_split_target_port|addr_bit_count [3]),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|Equal1~0 .lut_mask = 16'h2000;
defparam \bus_a|u_split_target_port|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N18
cycloneive_lcell_comb \bus_a|u_split_target_port|rx_addr_shift~4 (
// Equation(s):
// \bus_a|u_split_target_port|rx_addr_shift~4_combout  = (\bus_a|u_split_target_port|updated_addr~3_combout  & ((!\bus_a|u_split_target_port|addr_bit_count [0]) # (!\bus_a|u_split_target_port|Equal1~0_combout )))

	.dataa(\bus_a|u_split_target_port|Equal1~0_combout ),
	.datab(\bus_a|u_split_target_port|addr_bit_count [0]),
	.datac(\bus_a|u_split_target_port|updated_addr~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|rx_addr_shift~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_addr_shift~4 .lut_mask = 16'h7070;
defparam \bus_a|u_split_target_port|rx_addr_shift~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N19
dffeas \bus_a|u_split_target_port|rx_addr_shift[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|rx_addr_shift~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|rx_addr_shift[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|rx_addr_shift [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_addr_shift[11] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|rx_addr_shift[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cycloneive_lcell_comb \bus_a|u_split_target_port|Decoder0~3 (
// Equation(s):
// \bus_a|u_split_target_port|Decoder0~3_combout  = (\bus_a|u_split_target_port|addr_bit_count [0] & (!\bus_a|u_split_target_port|addr_bit_count [4] & (\bus_a|u_split_target_port|addr_bit_count [1] & !\bus_a|u_split_target_port|addr_bit_count [2])))

	.dataa(\bus_a|u_split_target_port|addr_bit_count [0]),
	.datab(\bus_a|u_split_target_port|addr_bit_count [4]),
	.datac(\bus_a|u_split_target_port|addr_bit_count [1]),
	.datad(\bus_a|u_split_target_port|addr_bit_count [2]),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|Decoder0~3 .lut_mask = 16'h0020;
defparam \bus_a|u_split_target_port|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cycloneive_lcell_comb \bus_a|u_split_target_port|updated_addr~3 (
// Equation(s):
// \bus_a|u_split_target_port|updated_addr~3_combout  = (\bus_a|u_split_target_port|Decoder0~3_combout  & ((\bus_a|u_split_target_port|addr_bit_count [3] & ((\bus_a|forward_data~0_combout ))) # (!\bus_a|u_split_target_port|addr_bit_count [3] & 
// (\bus_a|u_split_target_port|rx_addr_shift [11])))) # (!\bus_a|u_split_target_port|Decoder0~3_combout  & (\bus_a|u_split_target_port|rx_addr_shift [11]))

	.dataa(\bus_a|u_split_target_port|rx_addr_shift [11]),
	.datab(\bus_a|u_split_target_port|Decoder0~3_combout ),
	.datac(\bus_a|u_split_target_port|addr_bit_count [3]),
	.datad(\bus_a|forward_data~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|updated_addr~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|updated_addr~3 .lut_mask = 16'hEA2A;
defparam \bus_a|u_split_target_port|updated_addr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N31
dffeas \bus_a|u_split_target_port|addr_buffer[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|updated_addr~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|addr_buffer[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|addr_buffer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|addr_buffer[11] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|addr_buffer[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N9
dffeas \bus_a|u_split_target_port|target_addr_in[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_a|u_split_target_port|addr_buffer [11]),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus_a|u_split_target_port|target_addr_in[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|target_addr_in [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_addr_in[11] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|target_addr_in[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N4
cycloneive_lcell_comb \u_bridge_target|u_target_if|LessThan3~4 (
// Equation(s):
// \u_bridge_target|u_target_if|LessThan3~4_combout  = (!\bus_a|u_split_target_port|target_addr_in [14] & \bus_a|u_split_target_port|target_addr_in [15])

	.dataa(\bus_a|u_split_target_port|target_addr_in [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus_a|u_split_target_port|target_addr_in [15]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|LessThan3~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|LessThan3~4 .lut_mask = 16'h5500;
defparam \u_bridge_target|u_target_if|LessThan3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N0
cycloneive_lcell_comb \u_bridge_target|u_target_if|map_to_bus_b~2 (
// Equation(s):
// \u_bridge_target|u_target_if|map_to_bus_b~2_combout  = (\u_bridge_target|u_target_if|LessThan3~4_combout  & (((!\bus_a|u_split_target_port|target_addr_in [11] & !\bus_a|u_split_target_port|target_addr_in [12])) # 
// (!\bus_a|u_split_target_port|target_addr_in [13])))

	.dataa(\bus_a|u_split_target_port|target_addr_in [11]),
	.datab(\u_bridge_target|u_target_if|LessThan3~4_combout ),
	.datac(\bus_a|u_split_target_port|target_addr_in [13]),
	.datad(\bus_a|u_split_target_port|target_addr_in [12]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|map_to_bus_b~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|map_to_bus_b~2 .lut_mask = 16'h0C4C;
defparam \u_bridge_target|u_target_if|map_to_bus_b~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N16
cycloneive_lcell_comb \bus_a|u_split_target_port|data_buffer~0 (
// Equation(s):
// \bus_a|u_split_target_port|data_buffer~0_combout  = (\bus_a|u_split_target_port|addr_expect_data~q  & (\bus_a|u_split_target_port|data_pending~q  & (\bus_a|u_split_target_port|addr_pending~q  & \bus_a|u_addr_decoder|held_valids [2])))

	.dataa(\bus_a|u_split_target_port|addr_expect_data~q ),
	.datab(\bus_a|u_split_target_port|data_pending~q ),
	.datac(\bus_a|u_split_target_port|addr_pending~q ),
	.datad(\bus_a|u_addr_decoder|held_valids [2]),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|data_buffer~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|data_buffer~0 .lut_mask = 16'h8000;
defparam \bus_a|u_split_target_port|data_buffer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N17
dffeas \bus_a|u_split_target_port|target_data_in_valid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|data_buffer~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|target_data_in_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_data_in_valid .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|target_data_in_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N0
cycloneive_lcell_comb \u_bridge_target|u_target_if|Selector20~4 (
// Equation(s):
// \u_bridge_target|u_target_if|Selector20~4_combout  = (!\bus_a|u_split_target_port|target_data_in_valid~q  & ((\u_bridge_target|u_target_if|current_uses_split_path~0_combout  & ((\bus_a|Selector4~0_combout ))) # 
// (!\u_bridge_target|u_target_if|current_uses_split_path~0_combout  & (\u_bridge_target|u_target_if|state.TGT_WAIT_WRITE_DATA~q ))))

	.dataa(\u_bridge_target|u_target_if|current_uses_split_path~0_combout ),
	.datab(\u_bridge_target|u_target_if|state.TGT_WAIT_WRITE_DATA~q ),
	.datac(\bus_a|Selector4~0_combout ),
	.datad(\bus_a|u_split_target_port|target_data_in_valid~q ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|Selector20~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|Selector20~4 .lut_mask = 16'h00E4;
defparam \u_bridge_target|u_target_if|Selector20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N4
cycloneive_lcell_comb \u_bridge_target|u_target_if|WideOr0~0 (
// Equation(s):
// \u_bridge_target|u_target_if|WideOr0~0_combout  = (\u_bridge_target|u_target_if|state.TGT_IDLE~q  & !\u_bridge_target|u_target_if|state.TGT_WAIT_WRITE_DATA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_bridge_target|u_target_if|state.TGT_IDLE~q ),
	.datad(\u_bridge_target|u_target_if|state.TGT_WAIT_WRITE_DATA~q ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|WideOr0~0 .lut_mask = 16'h00F0;
defparam \u_bridge_target|u_target_if|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N22
cycloneive_lcell_comb \u_bridge_target|u_target_if|Selector20~2 (
// Equation(s):
// \u_bridge_target|u_target_if|Selector20~2_combout  = (\u_bridge_target|u_target_if|state.TGT_WAIT_READ_GRANT~q  & (((\bus_a|u_arbiter|current_state.GRANT_SPLIT~q )))) # (!\u_bridge_target|u_target_if|state.TGT_WAIT_READ_GRANT~q  & 
// (\u_bridge_target|u_target_if|state.TGT_WAIT_RESPONSE~q  & ((\u_bridge_target|resp_valid_reg~q ))))

	.dataa(\u_bridge_target|u_target_if|state.TGT_WAIT_RESPONSE~q ),
	.datab(\u_bridge_target|u_target_if|state.TGT_WAIT_READ_GRANT~q ),
	.datac(\bus_a|u_arbiter|current_state.GRANT_SPLIT~q ),
	.datad(\u_bridge_target|resp_valid_reg~q ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|Selector20~2 .lut_mask = 16'hE2C0;
defparam \u_bridge_target|u_target_if|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N10
cycloneive_lcell_comb \u_bridge_target|u_target_if|Selector20~3 (
// Equation(s):
// \u_bridge_target|u_target_if|Selector20~3_combout  = (\u_bridge_target|u_target_if|WideOr0~0_combout  & ((\u_bridge_target|u_target_if|state.TGT_SEND_REQ~q  & (\u_bridge_target|always2~0_combout )) # (!\u_bridge_target|u_target_if|state.TGT_SEND_REQ~q  & 
// ((\u_bridge_target|u_target_if|Selector20~2_combout )))))

	.dataa(\u_bridge_target|always2~0_combout ),
	.datab(\u_bridge_target|u_target_if|WideOr0~0_combout ),
	.datac(\u_bridge_target|u_target_if|state.TGT_SEND_REQ~q ),
	.datad(\u_bridge_target|u_target_if|Selector20~2_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|Selector20~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|Selector20~3 .lut_mask = 16'h8C80;
defparam \u_bridge_target|u_target_if|Selector20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N28
cycloneive_lcell_comb \u_bridge_target|u_target_if|Selector20~5 (
// Equation(s):
// \u_bridge_target|u_target_if|Selector20~5_combout  = (\u_bridge_target|u_target_if|Selector20~4_combout  & (!\u_bridge_target|u_target_if|Selector20~3_combout  & ((\u_bridge_target|u_target_if|map_to_bus_b~2_combout ) # 
// (!\u_bridge_target|u_target_if|current_uses_split_path~0_combout ))))

	.dataa(\u_bridge_target|u_target_if|map_to_bus_b~2_combout ),
	.datab(\u_bridge_target|u_target_if|Selector20~4_combout ),
	.datac(\u_bridge_target|u_target_if|current_uses_split_path~0_combout ),
	.datad(\u_bridge_target|u_target_if|Selector20~3_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|Selector20~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|Selector20~5 .lut_mask = 16'h008C;
defparam \u_bridge_target|u_target_if|Selector20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N29
dffeas \u_bridge_target|u_target_if|state.TGT_WAIT_WRITE_DATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|Selector20~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|state.TGT_WAIT_WRITE_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|state.TGT_WAIT_WRITE_DATA .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|state.TGT_WAIT_WRITE_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N22
cycloneive_lcell_comb \u_bridge_target|u_target_if|Selector21~0 (
// Equation(s):
// \u_bridge_target|u_target_if|Selector21~0_combout  = (\u_bridge_target|u_target_if|current_uses_split_path~0_combout  & (((\bus_a|u_split_target_port|target_data_in_valid~q ) # (!\bus_a|Selector4~0_combout )))) # 
// (!\u_bridge_target|u_target_if|current_uses_split_path~0_combout  & (\u_bridge_target|u_target_if|state.TGT_SEND_REQ~q ))

	.dataa(\u_bridge_target|u_target_if|state.TGT_SEND_REQ~q ),
	.datab(\bus_a|u_split_target_port|target_data_in_valid~q ),
	.datac(\bus_a|Selector4~0_combout ),
	.datad(\u_bridge_target|u_target_if|current_uses_split_path~0_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|Selector21~0 .lut_mask = 16'hCFAA;
defparam \u_bridge_target|u_target_if|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N16
cycloneive_lcell_comb \u_bridge_target|u_target_if|Selector20~6 (
// Equation(s):
// \u_bridge_target|u_target_if|Selector20~6_combout  = (\u_bridge_target|u_target_if|Selector20~3_combout ) # ((!\u_bridge_target|u_target_if|map_to_bus_b~2_combout  & (\bus_a|u_split_target_port|target_addr_in_valid~q  & 
// !\u_bridge_target|u_target_if|state.TGT_IDLE~q )))

	.dataa(\u_bridge_target|u_target_if|map_to_bus_b~2_combout ),
	.datab(\bus_a|u_split_target_port|target_addr_in_valid~q ),
	.datac(\u_bridge_target|u_target_if|state.TGT_IDLE~q ),
	.datad(\u_bridge_target|u_target_if|Selector20~3_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|Selector20~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|Selector20~6 .lut_mask = 16'hFF04;
defparam \u_bridge_target|u_target_if|Selector20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N30
cycloneive_lcell_comb \u_bridge_target|u_target_if|Selector21~1 (
// Equation(s):
// \u_bridge_target|u_target_if|Selector21~1_combout  = (\u_bridge_target|u_target_if|state.TGT_WAIT_WRITE_DATA~q  & ((\bus_a|u_split_target_port|target_data_in_valid~q ) # ((\u_bridge_target|u_target_if|Selector21~0_combout  & 
// !\u_bridge_target|u_target_if|Selector20~6_combout )))) # (!\u_bridge_target|u_target_if|state.TGT_WAIT_WRITE_DATA~q  & (((\u_bridge_target|u_target_if|Selector21~0_combout  & !\u_bridge_target|u_target_if|Selector20~6_combout ))))

	.dataa(\u_bridge_target|u_target_if|state.TGT_WAIT_WRITE_DATA~q ),
	.datab(\bus_a|u_split_target_port|target_data_in_valid~q ),
	.datac(\u_bridge_target|u_target_if|Selector21~0_combout ),
	.datad(\u_bridge_target|u_target_if|Selector20~6_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|Selector21~1 .lut_mask = 16'h88F8;
defparam \u_bridge_target|u_target_if|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N31
dffeas \u_bridge_target|u_target_if|state.TGT_SEND_REQ (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|Selector21~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|state.TGT_SEND_REQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|state.TGT_SEND_REQ .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|state.TGT_SEND_REQ .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N19
dffeas \u_bridge_target|u_target_if|req_valid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|req_valid~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|state.TGT_SEND_REQ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|req_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|req_valid .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|req_valid .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N15
dffeas \u_bridge_target|uart_tx_busy_d (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q ),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|uart_tx_busy_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|uart_tx_busy_d .is_wysiwyg = "true";
defparam \u_bridge_target|uart_tx_busy_d .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N0
cycloneive_lcell_comb \u_bridge_target|Selector6~0 (
// Equation(s):
// \u_bridge_target|Selector6~0_combout  = (\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q  & (((\u_bridge_target|req_tx_state.REQ_TX_WAIT_DATA~q )))) # (!\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q  & 
// ((\u_bridge_target|req_tx_state.REQ_TX_SEND_DATA~q ) # ((\u_bridge_target|req_tx_state.REQ_TX_WAIT_DATA~q  & !\u_bridge_target|uart_tx_busy_d~q ))))

	.dataa(\u_bridge_target|req_tx_state.REQ_TX_SEND_DATA~q ),
	.datab(\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q ),
	.datac(\u_bridge_target|req_tx_state.REQ_TX_WAIT_DATA~q ),
	.datad(\u_bridge_target|uart_tx_busy_d~q ),
	.cin(gnd),
	.combout(\u_bridge_target|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|Selector6~0 .lut_mask = 16'hE2F2;
defparam \u_bridge_target|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N1
dffeas \u_bridge_target|req_tx_state.REQ_TX_WAIT_DATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|req_tx_state.REQ_TX_WAIT_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|req_tx_state.REQ_TX_WAIT_DATA .is_wysiwyg = "true";
defparam \u_bridge_target|req_tx_state.REQ_TX_WAIT_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N18
cycloneive_lcell_comb \u_bridge_target|Selector7~0 (
// Equation(s):
// \u_bridge_target|Selector7~0_combout  = (\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q  & (((\u_bridge_target|req_tx_state.REQ_TX_SEND_FLAGS~q )))) # (!\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q  & 
// (\u_bridge_target|uart_tx_busy_d~q  & ((\u_bridge_target|req_tx_state.REQ_TX_WAIT_DATA~q ))))

	.dataa(\u_bridge_target|uart_tx_busy_d~q ),
	.datab(\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q ),
	.datac(\u_bridge_target|req_tx_state.REQ_TX_SEND_FLAGS~q ),
	.datad(\u_bridge_target|req_tx_state.REQ_TX_WAIT_DATA~q ),
	.cin(gnd),
	.combout(\u_bridge_target|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|Selector7~0 .lut_mask = 16'hE2C0;
defparam \u_bridge_target|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N19
dffeas \u_bridge_target|req_tx_state.REQ_TX_SEND_FLAGS (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|req_tx_state.REQ_TX_SEND_FLAGS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|req_tx_state.REQ_TX_SEND_FLAGS .is_wysiwyg = "true";
defparam \u_bridge_target|req_tx_state.REQ_TX_SEND_FLAGS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N20
cycloneive_lcell_comb \u_bridge_target|Selector8~0 (
// Equation(s):
// \u_bridge_target|Selector8~0_combout  = (\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q  & (((\u_bridge_target|req_tx_state.REQ_TX_WAIT_FLAGS~q )))) # (!\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q  & 
// ((\u_bridge_target|req_tx_state.REQ_TX_SEND_FLAGS~q ) # ((\u_bridge_target|req_tx_state.REQ_TX_WAIT_FLAGS~q  & !\u_bridge_target|uart_tx_busy_d~q ))))

	.dataa(\u_bridge_target|req_tx_state.REQ_TX_SEND_FLAGS~q ),
	.datab(\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q ),
	.datac(\u_bridge_target|req_tx_state.REQ_TX_WAIT_FLAGS~q ),
	.datad(\u_bridge_target|uart_tx_busy_d~q ),
	.cin(gnd),
	.combout(\u_bridge_target|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|Selector8~0 .lut_mask = 16'hE2F2;
defparam \u_bridge_target|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N21
dffeas \u_bridge_target|req_tx_state.REQ_TX_WAIT_FLAGS (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|req_tx_state.REQ_TX_WAIT_FLAGS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|req_tx_state.REQ_TX_WAIT_FLAGS .is_wysiwyg = "true";
defparam \u_bridge_target|req_tx_state.REQ_TX_WAIT_FLAGS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N14
cycloneive_lcell_comb \u_bridge_target|Selector0~0 (
// Equation(s):
// \u_bridge_target|Selector0~0_combout  = (!\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q  & (\u_bridge_target|uart_tx_busy_d~q  & \u_bridge_target|req_tx_state.REQ_TX_WAIT_FLAGS~q ))

	.dataa(gnd),
	.datab(\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q ),
	.datac(\u_bridge_target|uart_tx_busy_d~q ),
	.datad(\u_bridge_target|req_tx_state.REQ_TX_WAIT_FLAGS~q ),
	.cin(gnd),
	.combout(\u_bridge_target|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|Selector0~0 .lut_mask = 16'h3000;
defparam \u_bridge_target|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N24
cycloneive_lcell_comb \u_bridge_target|Selector0~1 (
// Equation(s):
// \u_bridge_target|Selector0~1_combout  = (!\u_bridge_target|Selector0~0_combout  & ((\u_bridge_target|u_target_if|req_valid~q ) # (\u_bridge_target|req_tx_state.REQ_TX_IDLE~q )))

	.dataa(gnd),
	.datab(\u_bridge_target|u_target_if|req_valid~q ),
	.datac(\u_bridge_target|req_tx_state.REQ_TX_IDLE~q ),
	.datad(\u_bridge_target|Selector0~0_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|Selector0~1 .lut_mask = 16'h00FC;
defparam \u_bridge_target|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N25
dffeas \u_bridge_target|req_tx_state.REQ_TX_IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|req_tx_state.REQ_TX_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|req_tx_state.REQ_TX_IDLE .is_wysiwyg = "true";
defparam \u_bridge_target|req_tx_state.REQ_TX_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N20
cycloneive_lcell_comb \u_bridge_target|Selector1~0 (
// Equation(s):
// \u_bridge_target|Selector1~0_combout  = (\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q  & ((\u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_L~q ) # ((!\u_bridge_target|req_tx_state.REQ_TX_IDLE~q  & \u_bridge_target|u_target_if|req_valid~q 
// )))) # (!\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q  & (!\u_bridge_target|req_tx_state.REQ_TX_IDLE~q  & ((\u_bridge_target|u_target_if|req_valid~q ))))

	.dataa(\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q ),
	.datab(\u_bridge_target|req_tx_state.REQ_TX_IDLE~q ),
	.datac(\u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_L~q ),
	.datad(\u_bridge_target|u_target_if|req_valid~q ),
	.cin(gnd),
	.combout(\u_bridge_target|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|Selector1~0 .lut_mask = 16'hB3A0;
defparam \u_bridge_target|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N21
dffeas \u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_L (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_L~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_L .is_wysiwyg = "true";
defparam \u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_L .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N30
cycloneive_lcell_comb \u_bridge_target|Selector2~0 (
// Equation(s):
// \u_bridge_target|Selector2~0_combout  = (\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q  & (((\u_bridge_target|req_tx_state.REQ_TX_WAIT_ADDR_L~q )))) # (!\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q  & 
// ((\u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_L~q ) # ((\u_bridge_target|req_tx_state.REQ_TX_WAIT_ADDR_L~q  & !\u_bridge_target|uart_tx_busy_d~q ))))

	.dataa(\u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_L~q ),
	.datab(\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q ),
	.datac(\u_bridge_target|req_tx_state.REQ_TX_WAIT_ADDR_L~q ),
	.datad(\u_bridge_target|uart_tx_busy_d~q ),
	.cin(gnd),
	.combout(\u_bridge_target|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|Selector2~0 .lut_mask = 16'hE2F2;
defparam \u_bridge_target|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N31
dffeas \u_bridge_target|req_tx_state.REQ_TX_WAIT_ADDR_L (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|req_tx_state.REQ_TX_WAIT_ADDR_L~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|req_tx_state.REQ_TX_WAIT_ADDR_L .is_wysiwyg = "true";
defparam \u_bridge_target|req_tx_state.REQ_TX_WAIT_ADDR_L .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N8
cycloneive_lcell_comb \u_bridge_target|Selector3~0 (
// Equation(s):
// \u_bridge_target|Selector3~0_combout  = (\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q  & (((\u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H~q )))) # (!\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q  & 
// (\u_bridge_target|req_tx_state.REQ_TX_WAIT_ADDR_L~q  & ((\u_bridge_target|uart_tx_busy_d~q ))))

	.dataa(\u_bridge_target|req_tx_state.REQ_TX_WAIT_ADDR_L~q ),
	.datab(\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q ),
	.datac(\u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H~q ),
	.datad(\u_bridge_target|uart_tx_busy_d~q ),
	.cin(gnd),
	.combout(\u_bridge_target|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|Selector3~0 .lut_mask = 16'hE2C0;
defparam \u_bridge_target|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N9
dffeas \u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H .is_wysiwyg = "true";
defparam \u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N12
cycloneive_lcell_comb \u_bridge_target|Selector4~0 (
// Equation(s):
// \u_bridge_target|Selector4~0_combout  = (\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q  & (((\u_bridge_target|req_tx_state.REQ_TX_WAIT_ADDR_H~q )))) # (!\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q  & 
// ((\u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H~q ) # ((\u_bridge_target|req_tx_state.REQ_TX_WAIT_ADDR_H~q  & !\u_bridge_target|uart_tx_busy_d~q ))))

	.dataa(\u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H~q ),
	.datab(\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q ),
	.datac(\u_bridge_target|req_tx_state.REQ_TX_WAIT_ADDR_H~q ),
	.datad(\u_bridge_target|uart_tx_busy_d~q ),
	.cin(gnd),
	.combout(\u_bridge_target|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|Selector4~0 .lut_mask = 16'hE2F2;
defparam \u_bridge_target|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N13
dffeas \u_bridge_target|req_tx_state.REQ_TX_WAIT_ADDR_H (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|req_tx_state.REQ_TX_WAIT_ADDR_H~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|req_tx_state.REQ_TX_WAIT_ADDR_H .is_wysiwyg = "true";
defparam \u_bridge_target|req_tx_state.REQ_TX_WAIT_ADDR_H .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N22
cycloneive_lcell_comb \u_bridge_target|Selector5~0 (
// Equation(s):
// \u_bridge_target|Selector5~0_combout  = (\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q  & (((\u_bridge_target|req_tx_state.REQ_TX_SEND_DATA~q )))) # (!\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q  & 
// (\u_bridge_target|req_tx_state.REQ_TX_WAIT_ADDR_H~q  & ((\u_bridge_target|uart_tx_busy_d~q ))))

	.dataa(\u_bridge_target|req_tx_state.REQ_TX_WAIT_ADDR_H~q ),
	.datab(\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q ),
	.datac(\u_bridge_target|req_tx_state.REQ_TX_SEND_DATA~q ),
	.datad(\u_bridge_target|uart_tx_busy_d~q ),
	.cin(gnd),
	.combout(\u_bridge_target|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|Selector5~0 .lut_mask = 16'hE2C0;
defparam \u_bridge_target|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N23
dffeas \u_bridge_target|req_tx_state.REQ_TX_SEND_DATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|req_tx_state.REQ_TX_SEND_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|req_tx_state.REQ_TX_SEND_DATA .is_wysiwyg = "true";
defparam \u_bridge_target|req_tx_state.REQ_TX_SEND_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N28
cycloneive_lcell_comb \u_bridge_target|WideOr0~0 (
// Equation(s):
// \u_bridge_target|WideOr0~0_combout  = (!\u_bridge_target|req_tx_state.REQ_TX_SEND_DATA~q  & (!\u_bridge_target|req_tx_state.REQ_TX_SEND_FLAGS~q  & (!\u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H~q  & !\u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_L~q 
// )))

	.dataa(\u_bridge_target|req_tx_state.REQ_TX_SEND_DATA~q ),
	.datab(\u_bridge_target|req_tx_state.REQ_TX_SEND_FLAGS~q ),
	.datac(\u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H~q ),
	.datad(\u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_L~q ),
	.cin(gnd),
	.combout(\u_bridge_target|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|WideOr0~0 .lut_mask = 16'h0001;
defparam \u_bridge_target|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N4
cycloneive_lcell_comb \u_bridge_target|Selector16~0 (
// Equation(s):
// \u_bridge_target|Selector16~0_combout  = (!\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q  & !\u_bridge_target|WideOr0~0_combout )

	.dataa(gnd),
	.datab(\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q ),
	.datac(gnd),
	.datad(\u_bridge_target|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|Selector16~0 .lut_mask = 16'h0033;
defparam \u_bridge_target|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N11
dffeas \u_bridge_target|uart_wr_en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_bridge_target|Selector16~0_combout ),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|uart_wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|uart_wr_en .is_wysiwyg = "true";
defparam \u_bridge_target|uart_wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N28
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Tx|flag1~0 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Tx|flag1~0_combout  = !\u_bridge_target|u_target_uart|uart_Tx|flag1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_bridge_target|u_target_uart|uart_Tx|flag1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Tx|flag1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|flag1~0 .lut_mask = 16'h0F0F;
defparam \u_bridge_target|u_target_uart|uart_Tx|flag1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N29
dffeas \u_bridge_target|u_target_uart|uart_Tx|flag1 (
	.clk(\u_bridge_target|uart_wr_en~q ),
	.d(\u_bridge_target|u_target_uart|uart_Tx|flag1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_Tx|flag1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|flag1 .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_Tx|flag1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N16
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Tx|flag2~1 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Tx|flag2~1_combout  = (\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q  & ((\u_bridge_target|u_target_uart|uart_Tx|flag2~q ))) # (!\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q  & 
// (\u_bridge_target|u_target_uart|uart_Tx|flag1~q ))

	.dataa(\u_bridge_target|u_target_uart|uart_Tx|flag1~q ),
	.datab(\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q ),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_uart|uart_Tx|flag2~q ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Tx|flag2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|flag2~1 .lut_mask = 16'hEE22;
defparam \u_bridge_target|u_target_uart|uart_Tx|flag2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N18
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Tx|flag2~feeder (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Tx|flag2~feeder_combout  = \u_bridge_target|u_target_uart|uart_Tx|flag2~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_bridge_target|u_target_uart|uart_Tx|flag2~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Tx|flag2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|flag2~feeder .lut_mask = 16'hF0F0;
defparam \u_bridge_target|u_target_uart|uart_Tx|flag2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N19
dffeas \u_bridge_target|u_target_uart|uart_Tx|flag2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_uart|uart_Tx|flag2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_Tx|flag2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|flag2 .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_Tx|flag2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N22
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Tx|Selector0~1 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Tx|Selector0~1_combout  = (!\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q  & (\u_bridge_target|u_target_uart|uart_Tx|flag1~q  $ (!\u_bridge_target|u_target_uart|uart_Tx|flag2~q )))

	.dataa(\u_bridge_target|u_target_uart|uart_Tx|flag1~q ),
	.datab(\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q ),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_uart|uart_Tx|flag2~q ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Tx|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|Selector0~1 .lut_mask = 16'h2211;
defparam \u_bridge_target|u_target_uart|uart_Tx|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N4
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_baud|Add1~0 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_baud|Add1~0_combout  = \u_bridge_target|u_target_uart|uart_baud|tx_acc [0] $ (VCC)
// \u_bridge_target|u_target_uart|uart_baud|Add1~1  = CARRY(\u_bridge_target|u_target_uart|uart_baud|tx_acc [0])

	.dataa(gnd),
	.datab(\u_bridge_target|u_target_uart|uart_baud|tx_acc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_baud|Add1~0_combout ),
	.cout(\u_bridge_target|u_target_uart|uart_baud|Add1~1 ));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|Add1~0 .lut_mask = 16'h33CC;
defparam \u_bridge_target|u_target_uart|uart_baud|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N6
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_baud|Add1~2 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_baud|Add1~2_combout  = (\u_bridge_target|u_target_uart|uart_baud|tx_acc [1] & (!\u_bridge_target|u_target_uart|uart_baud|Add1~1 )) # (!\u_bridge_target|u_target_uart|uart_baud|tx_acc [1] & 
// ((\u_bridge_target|u_target_uart|uart_baud|Add1~1 ) # (GND)))
// \u_bridge_target|u_target_uart|uart_baud|Add1~3  = CARRY((!\u_bridge_target|u_target_uart|uart_baud|Add1~1 ) # (!\u_bridge_target|u_target_uart|uart_baud|tx_acc [1]))

	.dataa(\u_bridge_target|u_target_uart|uart_baud|tx_acc [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_bridge_target|u_target_uart|uart_baud|Add1~1 ),
	.combout(\u_bridge_target|u_target_uart|uart_baud|Add1~2_combout ),
	.cout(\u_bridge_target|u_target_uart|uart_baud|Add1~3 ));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|Add1~2 .lut_mask = 16'h5A5F;
defparam \u_bridge_target|u_target_uart|uart_baud|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N8
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_baud|Add1~4 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_baud|Add1~4_combout  = (\u_bridge_target|u_target_uart|uart_baud|tx_acc [2] & (\u_bridge_target|u_target_uart|uart_baud|Add1~3  $ (GND))) # (!\u_bridge_target|u_target_uart|uart_baud|tx_acc [2] & 
// (!\u_bridge_target|u_target_uart|uart_baud|Add1~3  & VCC))
// \u_bridge_target|u_target_uart|uart_baud|Add1~5  = CARRY((\u_bridge_target|u_target_uart|uart_baud|tx_acc [2] & !\u_bridge_target|u_target_uart|uart_baud|Add1~3 ))

	.dataa(gnd),
	.datab(\u_bridge_target|u_target_uart|uart_baud|tx_acc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_bridge_target|u_target_uart|uart_baud|Add1~3 ),
	.combout(\u_bridge_target|u_target_uart|uart_baud|Add1~4_combout ),
	.cout(\u_bridge_target|u_target_uart|uart_baud|Add1~5 ));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|Add1~4 .lut_mask = 16'hC30C;
defparam \u_bridge_target|u_target_uart|uart_baud|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y25_N9
dffeas \u_bridge_target|u_target_uart|uart_baud|tx_acc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_uart|uart_baud|Add1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_baud|tx_acc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|tx_acc[2] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_baud|tx_acc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N10
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_baud|Add1~6 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_baud|Add1~6_combout  = (\u_bridge_target|u_target_uart|uart_baud|tx_acc [3] & (!\u_bridge_target|u_target_uart|uart_baud|Add1~5 )) # (!\u_bridge_target|u_target_uart|uart_baud|tx_acc [3] & 
// ((\u_bridge_target|u_target_uart|uart_baud|Add1~5 ) # (GND)))
// \u_bridge_target|u_target_uart|uart_baud|Add1~7  = CARRY((!\u_bridge_target|u_target_uart|uart_baud|Add1~5 ) # (!\u_bridge_target|u_target_uart|uart_baud|tx_acc [3]))

	.dataa(\u_bridge_target|u_target_uart|uart_baud|tx_acc [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_bridge_target|u_target_uart|uart_baud|Add1~5 ),
	.combout(\u_bridge_target|u_target_uart|uart_baud|Add1~6_combout ),
	.cout(\u_bridge_target|u_target_uart|uart_baud|Add1~7 ));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|Add1~6 .lut_mask = 16'h5A5F;
defparam \u_bridge_target|u_target_uart|uart_baud|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y25_N11
dffeas \u_bridge_target|u_target_uart|uart_baud|tx_acc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_uart|uart_baud|Add1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_baud|tx_acc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|tx_acc[3] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_baud|tx_acc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N16
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_baud|Add1~12 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_baud|Add1~12_combout  = (\u_bridge_target|u_target_uart|uart_baud|tx_acc [6] & (\u_bridge_target|u_target_uart|uart_baud|Add1~11  $ (GND))) # (!\u_bridge_target|u_target_uart|uart_baud|tx_acc [6] & 
// (!\u_bridge_target|u_target_uart|uart_baud|Add1~11  & VCC))
// \u_bridge_target|u_target_uart|uart_baud|Add1~13  = CARRY((\u_bridge_target|u_target_uart|uart_baud|tx_acc [6] & !\u_bridge_target|u_target_uart|uart_baud|Add1~11 ))

	.dataa(gnd),
	.datab(\u_bridge_target|u_target_uart|uart_baud|tx_acc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_bridge_target|u_target_uart|uart_baud|Add1~11 ),
	.combout(\u_bridge_target|u_target_uart|uart_baud|Add1~12_combout ),
	.cout(\u_bridge_target|u_target_uart|uart_baud|Add1~13 ));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|Add1~12 .lut_mask = 16'hC30C;
defparam \u_bridge_target|u_target_uart|uart_baud|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N18
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_baud|Add1~14 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_baud|Add1~14_combout  = (\u_bridge_target|u_target_uart|uart_baud|tx_acc [7] & (!\u_bridge_target|u_target_uart|uart_baud|Add1~13 )) # (!\u_bridge_target|u_target_uart|uart_baud|tx_acc [7] & 
// ((\u_bridge_target|u_target_uart|uart_baud|Add1~13 ) # (GND)))
// \u_bridge_target|u_target_uart|uart_baud|Add1~15  = CARRY((!\u_bridge_target|u_target_uart|uart_baud|Add1~13 ) # (!\u_bridge_target|u_target_uart|uart_baud|tx_acc [7]))

	.dataa(gnd),
	.datab(\u_bridge_target|u_target_uart|uart_baud|tx_acc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_bridge_target|u_target_uart|uart_baud|Add1~13 ),
	.combout(\u_bridge_target|u_target_uart|uart_baud|Add1~14_combout ),
	.cout(\u_bridge_target|u_target_uart|uart_baud|Add1~15 ));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|Add1~14 .lut_mask = 16'h3C3F;
defparam \u_bridge_target|u_target_uart|uart_baud|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N28
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_baud|tx_acc~2 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_baud|tx_acc~2_combout  = (\u_bridge_target|u_target_uart|uart_baud|Add1~14_combout  & (((!\u_bridge_target|u_target_uart|uart_baud|Equal1~1_combout ) # (!\u_bridge_target|u_target_uart|uart_baud|Equal1~0_combout )) # 
// (!\u_bridge_target|u_target_uart|uart_baud|tx_acc [1])))

	.dataa(\u_bridge_target|u_target_uart|uart_baud|tx_acc [1]),
	.datab(\u_bridge_target|u_target_uart|uart_baud|Add1~14_combout ),
	.datac(\u_bridge_target|u_target_uart|uart_baud|Equal1~0_combout ),
	.datad(\u_bridge_target|u_target_uart|uart_baud|Equal1~1_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_baud|tx_acc~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|tx_acc~2 .lut_mask = 16'h4CCC;
defparam \u_bridge_target|u_target_uart|uart_baud|tx_acc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N29
dffeas \u_bridge_target|u_target_uart|uart_baud|tx_acc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_uart|uart_baud|tx_acc~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_baud|tx_acc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|tx_acc[7] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_baud|tx_acc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N20
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_baud|Add1~16 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_baud|Add1~16_combout  = \u_bridge_target|u_target_uart|uart_baud|tx_acc [8] $ (!\u_bridge_target|u_target_uart|uart_baud|Add1~15 )

	.dataa(\u_bridge_target|u_target_uart|uart_baud|tx_acc [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_bridge_target|u_target_uart|uart_baud|Add1~15 ),
	.combout(\u_bridge_target|u_target_uart|uart_baud|Add1~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|Add1~16 .lut_mask = 16'hA5A5;
defparam \u_bridge_target|u_target_uart|uart_baud|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N30
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_baud|tx_acc~1 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_baud|tx_acc~1_combout  = (\u_bridge_target|u_target_uart|uart_baud|Add1~16_combout  & (((!\u_bridge_target|u_target_uart|uart_baud|Equal1~1_combout ) # (!\u_bridge_target|u_target_uart|uart_baud|Equal1~0_combout )) # 
// (!\u_bridge_target|u_target_uart|uart_baud|tx_acc [1])))

	.dataa(\u_bridge_target|u_target_uart|uart_baud|tx_acc [1]),
	.datab(\u_bridge_target|u_target_uart|uart_baud|Add1~16_combout ),
	.datac(\u_bridge_target|u_target_uart|uart_baud|Equal1~0_combout ),
	.datad(\u_bridge_target|u_target_uart|uart_baud|Equal1~1_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_baud|tx_acc~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|tx_acc~1 .lut_mask = 16'h4CCC;
defparam \u_bridge_target|u_target_uart|uart_baud|tx_acc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N31
dffeas \u_bridge_target|u_target_uart|uart_baud|tx_acc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_uart|uart_baud|tx_acc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_baud|tx_acc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|tx_acc[8] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_baud|tx_acc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N8
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_baud|Equal1~1 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_baud|Equal1~1_combout  = (\u_bridge_target|u_target_uart|uart_baud|tx_acc [5] & (\u_bridge_target|u_target_uart|uart_baud|tx_acc [7] & (\u_bridge_target|u_target_uart|uart_baud|tx_acc [8] & 
// \u_bridge_target|u_target_uart|uart_baud|tx_acc [4])))

	.dataa(\u_bridge_target|u_target_uart|uart_baud|tx_acc [5]),
	.datab(\u_bridge_target|u_target_uart|uart_baud|tx_acc [7]),
	.datac(\u_bridge_target|u_target_uart|uart_baud|tx_acc [8]),
	.datad(\u_bridge_target|u_target_uart|uart_baud|tx_acc [4]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_baud|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|Equal1~1 .lut_mask = 16'h8000;
defparam \u_bridge_target|u_target_uart|uart_baud|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N12
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_baud|Add1~8 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_baud|Add1~8_combout  = (\u_bridge_target|u_target_uart|uart_baud|tx_acc [4] & (\u_bridge_target|u_target_uart|uart_baud|Add1~7  $ (GND))) # (!\u_bridge_target|u_target_uart|uart_baud|tx_acc [4] & 
// (!\u_bridge_target|u_target_uart|uart_baud|Add1~7  & VCC))
// \u_bridge_target|u_target_uart|uart_baud|Add1~9  = CARRY((\u_bridge_target|u_target_uart|uart_baud|tx_acc [4] & !\u_bridge_target|u_target_uart|uart_baud|Add1~7 ))

	.dataa(gnd),
	.datab(\u_bridge_target|u_target_uart|uart_baud|tx_acc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_bridge_target|u_target_uart|uart_baud|Add1~7 ),
	.combout(\u_bridge_target|u_target_uart|uart_baud|Add1~8_combout ),
	.cout(\u_bridge_target|u_target_uart|uart_baud|Add1~9 ));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|Add1~8 .lut_mask = 16'hC30C;
defparam \u_bridge_target|u_target_uart|uart_baud|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N24
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_baud|tx_acc~4 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_baud|tx_acc~4_combout  = (\u_bridge_target|u_target_uart|uart_baud|Add1~8_combout  & (((!\u_bridge_target|u_target_uart|uart_baud|Equal1~0_combout ) # (!\u_bridge_target|u_target_uart|uart_baud|Equal1~1_combout )) # 
// (!\u_bridge_target|u_target_uart|uart_baud|tx_acc [1])))

	.dataa(\u_bridge_target|u_target_uart|uart_baud|tx_acc [1]),
	.datab(\u_bridge_target|u_target_uart|uart_baud|Equal1~1_combout ),
	.datac(\u_bridge_target|u_target_uart|uart_baud|Equal1~0_combout ),
	.datad(\u_bridge_target|u_target_uart|uart_baud|Add1~8_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_baud|tx_acc~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|tx_acc~4 .lut_mask = 16'h7F00;
defparam \u_bridge_target|u_target_uart|uart_baud|tx_acc~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N25
dffeas \u_bridge_target|u_target_uart|uart_baud|tx_acc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_uart|uart_baud|tx_acc~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_baud|tx_acc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|tx_acc[4] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_baud|tx_acc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N14
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_baud|Add1~10 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_baud|Add1~10_combout  = (\u_bridge_target|u_target_uart|uart_baud|tx_acc [5] & (!\u_bridge_target|u_target_uart|uart_baud|Add1~9 )) # (!\u_bridge_target|u_target_uart|uart_baud|tx_acc [5] & 
// ((\u_bridge_target|u_target_uart|uart_baud|Add1~9 ) # (GND)))
// \u_bridge_target|u_target_uart|uart_baud|Add1~11  = CARRY((!\u_bridge_target|u_target_uart|uart_baud|Add1~9 ) # (!\u_bridge_target|u_target_uart|uart_baud|tx_acc [5]))

	.dataa(\u_bridge_target|u_target_uart|uart_baud|tx_acc [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_bridge_target|u_target_uart|uart_baud|Add1~9 ),
	.combout(\u_bridge_target|u_target_uart|uart_baud|Add1~10_combout ),
	.cout(\u_bridge_target|u_target_uart|uart_baud|Add1~11 ));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|Add1~10 .lut_mask = 16'h5A5F;
defparam \u_bridge_target|u_target_uart|uart_baud|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N26
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_baud|tx_acc~3 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_baud|tx_acc~3_combout  = (\u_bridge_target|u_target_uart|uart_baud|Add1~10_combout  & (((!\u_bridge_target|u_target_uart|uart_baud|Equal1~1_combout ) # (!\u_bridge_target|u_target_uart|uart_baud|tx_acc [1])) # 
// (!\u_bridge_target|u_target_uart|uart_baud|Equal1~0_combout )))

	.dataa(\u_bridge_target|u_target_uart|uart_baud|Equal1~0_combout ),
	.datab(\u_bridge_target|u_target_uart|uart_baud|Add1~10_combout ),
	.datac(\u_bridge_target|u_target_uart|uart_baud|tx_acc [1]),
	.datad(\u_bridge_target|u_target_uart|uart_baud|Equal1~1_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_baud|tx_acc~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|tx_acc~3 .lut_mask = 16'h4CCC;
defparam \u_bridge_target|u_target_uart|uart_baud|tx_acc~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N27
dffeas \u_bridge_target|u_target_uart|uart_baud|tx_acc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_uart|uart_baud|tx_acc~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_baud|tx_acc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|tx_acc[5] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_baud|tx_acc[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N17
dffeas \u_bridge_target|u_target_uart|uart_baud|tx_acc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_uart|uart_baud|Add1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_baud|tx_acc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|tx_acc[6] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_baud|tx_acc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N22
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_baud|Equal1~0 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_baud|Equal1~0_combout  = (!\u_bridge_target|u_target_uart|uart_baud|tx_acc [3] & (!\u_bridge_target|u_target_uart|uart_baud|tx_acc [0] & (!\u_bridge_target|u_target_uart|uart_baud|tx_acc [2] & 
// !\u_bridge_target|u_target_uart|uart_baud|tx_acc [6])))

	.dataa(\u_bridge_target|u_target_uart|uart_baud|tx_acc [3]),
	.datab(\u_bridge_target|u_target_uart|uart_baud|tx_acc [0]),
	.datac(\u_bridge_target|u_target_uart|uart_baud|tx_acc [2]),
	.datad(\u_bridge_target|u_target_uart|uart_baud|tx_acc [6]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_baud|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|Equal1~0 .lut_mask = 16'h0001;
defparam \u_bridge_target|u_target_uart|uart_baud|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N0
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_baud|tx_acc~0 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_baud|tx_acc~0_combout  = (\u_bridge_target|u_target_uart|uart_baud|Add1~0_combout  & (((!\u_bridge_target|u_target_uart|uart_baud|Equal1~1_combout ) # (!\u_bridge_target|u_target_uart|uart_baud|Equal1~0_combout )) # 
// (!\u_bridge_target|u_target_uart|uart_baud|tx_acc [1])))

	.dataa(\u_bridge_target|u_target_uart|uart_baud|tx_acc [1]),
	.datab(\u_bridge_target|u_target_uart|uart_baud|Add1~0_combout ),
	.datac(\u_bridge_target|u_target_uart|uart_baud|Equal1~0_combout ),
	.datad(\u_bridge_target|u_target_uart|uart_baud|Equal1~1_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_baud|tx_acc~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|tx_acc~0 .lut_mask = 16'h4CCC;
defparam \u_bridge_target|u_target_uart|uart_baud|tx_acc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N1
dffeas \u_bridge_target|u_target_uart|uart_baud|tx_acc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_uart|uart_baud|tx_acc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_baud|tx_acc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|tx_acc[0] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_baud|tx_acc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N16
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_baud|tx_acc~5 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_baud|tx_acc~5_combout  = (\u_bridge_target|u_target_uart|uart_baud|Add1~2_combout  & (((!\u_bridge_target|u_target_uart|uart_baud|Equal1~0_combout ) # (!\u_bridge_target|u_target_uart|uart_baud|tx_acc [1])) # 
// (!\u_bridge_target|u_target_uart|uart_baud|Equal1~1_combout )))

	.dataa(\u_bridge_target|u_target_uart|uart_baud|Add1~2_combout ),
	.datab(\u_bridge_target|u_target_uart|uart_baud|Equal1~1_combout ),
	.datac(\u_bridge_target|u_target_uart|uart_baud|tx_acc [1]),
	.datad(\u_bridge_target|u_target_uart|uart_baud|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_baud|tx_acc~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|tx_acc~5 .lut_mask = 16'h2AAA;
defparam \u_bridge_target|u_target_uart|uart_baud|tx_acc~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N17
dffeas \u_bridge_target|u_target_uart|uart_baud|tx_acc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_uart|uart_baud|tx_acc~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_baud|tx_acc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|tx_acc[1] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_baud|tx_acc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N2
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_baud|Equal3~0 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_baud|Equal3~0_combout  = (!\u_bridge_target|u_target_uart|uart_baud|tx_acc [8] & (!\u_bridge_target|u_target_uart|uart_baud|tx_acc [7] & (!\u_bridge_target|u_target_uart|uart_baud|tx_acc [5] & 
// !\u_bridge_target|u_target_uart|uart_baud|tx_acc [4])))

	.dataa(\u_bridge_target|u_target_uart|uart_baud|tx_acc [8]),
	.datab(\u_bridge_target|u_target_uart|uart_baud|tx_acc [7]),
	.datac(\u_bridge_target|u_target_uart|uart_baud|tx_acc [5]),
	.datad(\u_bridge_target|u_target_uart|uart_baud|tx_acc [4]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_baud|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|Equal3~0 .lut_mask = 16'h0001;
defparam \u_bridge_target|u_target_uart|uart_baud|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N22
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_baud|Equal3~1 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_baud|Equal3~1_combout  = (!\u_bridge_target|u_target_uart|uart_baud|tx_acc [1] & (\u_bridge_target|u_target_uart|uart_baud|Equal3~0_combout  & \u_bridge_target|u_target_uart|uart_baud|Equal1~0_combout ))

	.dataa(gnd),
	.datab(\u_bridge_target|u_target_uart|uart_baud|tx_acc [1]),
	.datac(\u_bridge_target|u_target_uart|uart_baud|Equal3~0_combout ),
	.datad(\u_bridge_target|u_target_uart|uart_baud|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_baud|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_baud|Equal3~1 .lut_mask = 16'h3000;
defparam \u_bridge_target|u_target_uart|uart_baud|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N2
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Tx|Selector1~1 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Tx|Selector1~1_combout  = (\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_DATA~q  & (\u_bridge_target|u_target_uart|uart_Tx|state~11_combout  & \u_bridge_target|u_target_uart|uart_baud|Equal3~1_combout ))

	.dataa(gnd),
	.datab(\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_DATA~q ),
	.datac(\u_bridge_target|u_target_uart|uart_Tx|state~11_combout ),
	.datad(\u_bridge_target|u_target_uart|uart_baud|Equal3~1_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Tx|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|Selector1~1 .lut_mask = 16'hC000;
defparam \u_bridge_target|u_target_uart|uart_Tx|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N30
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Tx|Selector1~2 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Tx|Selector1~2_combout  = (!\u_bridge_target|u_target_uart|uart_Tx|Selector1~1_combout  & ((\u_bridge_target|u_target_uart|uart_Tx|flag2~0_combout ) # ((\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_START~q  & 
// !\u_bridge_target|u_target_uart|uart_baud|Equal3~1_combout ))))

	.dataa(\u_bridge_target|u_target_uart|uart_Tx|flag2~0_combout ),
	.datab(\u_bridge_target|u_target_uart|uart_Tx|Selector1~1_combout ),
	.datac(\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_START~q ),
	.datad(\u_bridge_target|u_target_uart|uart_baud|Equal3~1_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Tx|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|Selector1~2 .lut_mask = 16'h2232;
defparam \u_bridge_target|u_target_uart|uart_Tx|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N31
dffeas \u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_START (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_uart|uart_Tx|Selector1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_START .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N20
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Tx|Selector2~0 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Tx|Selector2~0_combout  = (\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_DATA~q  & (((!\u_bridge_target|u_target_uart|uart_Tx|state~11_combout  & !\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_STOP~q )) 
// # (!\u_bridge_target|u_target_uart|uart_baud|Equal3~1_combout )))

	.dataa(\u_bridge_target|u_target_uart|uart_Tx|state~11_combout ),
	.datab(\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_DATA~q ),
	.datac(\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_STOP~q ),
	.datad(\u_bridge_target|u_target_uart|uart_baud|Equal3~1_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Tx|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|Selector2~0 .lut_mask = 16'h04CC;
defparam \u_bridge_target|u_target_uart|uart_Tx|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N24
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Tx|Selector2~1 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Tx|Selector2~1_combout  = (\u_bridge_target|u_target_uart|uart_Tx|Selector2~0_combout ) # ((\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_START~q  & (\u_bridge_target|u_target_uart|uart_baud|Equal3~1_combout  & 
// !\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_STOP~q )))

	.dataa(\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_START~q ),
	.datab(\u_bridge_target|u_target_uart|uart_baud|Equal3~1_combout ),
	.datac(\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_STOP~q ),
	.datad(\u_bridge_target|u_target_uart|uart_Tx|Selector2~0_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Tx|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|Selector2~1 .lut_mask = 16'hFF08;
defparam \u_bridge_target|u_target_uart|uart_Tx|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N25
dffeas \u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_DATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_uart|uart_Tx|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_DATA .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N26
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Tx|bit_pos[1]~4 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Tx|bit_pos[1]~4_combout  = (!\u_bridge_target|u_target_uart|uart_Tx|flag2~0_combout  & ((\u_bridge_target|u_target_uart|uart_Tx|state~11_combout ) # ((!\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_DATA~q ) # 
// (!\u_bridge_target|u_target_uart|uart_baud|Equal3~1_combout ))))

	.dataa(\u_bridge_target|u_target_uart|uart_Tx|state~11_combout ),
	.datab(\u_bridge_target|u_target_uart|uart_Tx|flag2~0_combout ),
	.datac(\u_bridge_target|u_target_uart|uart_baud|Equal3~1_combout ),
	.datad(\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_DATA~q ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Tx|bit_pos[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|bit_pos[1]~4 .lut_mask = 16'h2333;
defparam \u_bridge_target|u_target_uart|uart_Tx|bit_pos[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N18
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Tx|bit_pos[1]~5 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Tx|bit_pos[1]~5_combout  = (\u_bridge_target|u_target_uart|uart_Tx|bit_pos[1]~4_combout  & (((\u_bridge_target|u_target_uart|uart_Tx|bit_pos [1])))) # (!\u_bridge_target|u_target_uart|uart_Tx|bit_pos[1]~4_combout  & 
// (\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_DATA~q  & (\u_bridge_target|u_target_uart|uart_Tx|bit_pos [0] $ (\u_bridge_target|u_target_uart|uart_Tx|bit_pos [1]))))

	.dataa(\u_bridge_target|u_target_uart|uart_Tx|bit_pos [0]),
	.datab(\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_DATA~q ),
	.datac(\u_bridge_target|u_target_uart|uart_Tx|bit_pos [1]),
	.datad(\u_bridge_target|u_target_uart|uart_Tx|bit_pos[1]~4_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Tx|bit_pos[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|bit_pos[1]~5 .lut_mask = 16'hF048;
defparam \u_bridge_target|u_target_uart|uart_Tx|bit_pos[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N19
dffeas \u_bridge_target|u_target_uart|uart_Tx|bit_pos[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_uart|uart_Tx|bit_pos[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_Tx|bit_pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|bit_pos[1] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_Tx|bit_pos[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N8
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Tx|Add0~0 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Tx|Add0~0_combout  = \u_bridge_target|u_target_uart|uart_Tx|bit_pos [2] $ (((\u_bridge_target|u_target_uart|uart_Tx|bit_pos [0] & \u_bridge_target|u_target_uart|uart_Tx|bit_pos [1])))

	.dataa(\u_bridge_target|u_target_uart|uart_Tx|bit_pos [0]),
	.datab(gnd),
	.datac(\u_bridge_target|u_target_uart|uart_Tx|bit_pos [2]),
	.datad(\u_bridge_target|u_target_uart|uart_Tx|bit_pos [1]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Tx|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|Add0~0 .lut_mask = 16'h5AF0;
defparam \u_bridge_target|u_target_uart|uart_Tx|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N4
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Tx|bit_pos[2]~7 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Tx|bit_pos[2]~7_combout  = (\u_bridge_target|u_target_uart|uart_Tx|bit_pos[1]~4_combout  & (((\u_bridge_target|u_target_uart|uart_Tx|bit_pos [2])))) # (!\u_bridge_target|u_target_uart|uart_Tx|bit_pos[1]~4_combout  & 
// (\u_bridge_target|u_target_uart|uart_Tx|Add0~0_combout  & (\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_DATA~q )))

	.dataa(\u_bridge_target|u_target_uart|uart_Tx|Add0~0_combout ),
	.datab(\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_DATA~q ),
	.datac(\u_bridge_target|u_target_uart|uart_Tx|bit_pos [2]),
	.datad(\u_bridge_target|u_target_uart|uart_Tx|bit_pos[1]~4_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Tx|bit_pos[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|bit_pos[2]~7 .lut_mask = 16'hF088;
defparam \u_bridge_target|u_target_uart|uart_Tx|bit_pos[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N5
dffeas \u_bridge_target|u_target_uart|uart_Tx|bit_pos[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_uart|uart_Tx|bit_pos[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_Tx|bit_pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|bit_pos[2] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_Tx|bit_pos[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N16
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Tx|state~11 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Tx|state~11_combout  = (\u_bridge_target|u_target_uart|uart_Tx|bit_pos [0] & (\u_bridge_target|u_target_uart|uart_Tx|bit_pos [2] & \u_bridge_target|u_target_uart|uart_Tx|bit_pos [1]))

	.dataa(\u_bridge_target|u_target_uart|uart_Tx|bit_pos [0]),
	.datab(gnd),
	.datac(\u_bridge_target|u_target_uart|uart_Tx|bit_pos [2]),
	.datad(\u_bridge_target|u_target_uart|uart_Tx|bit_pos [1]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Tx|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|state~11 .lut_mask = 16'hA000;
defparam \u_bridge_target|u_target_uart|uart_Tx|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N8
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Tx|Selector3~0 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Tx|Selector3~0_combout  = (\u_bridge_target|u_target_uart|uart_baud|Equal3~1_combout  & (\u_bridge_target|u_target_uart|uart_Tx|state~11_combout  & (\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_DATA~q ))) # 
// (!\u_bridge_target|u_target_uart|uart_baud|Equal3~1_combout  & (((\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_STOP~q ))))

	.dataa(\u_bridge_target|u_target_uart|uart_Tx|state~11_combout ),
	.datab(\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_DATA~q ),
	.datac(\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_STOP~q ),
	.datad(\u_bridge_target|u_target_uart|uart_baud|Equal3~1_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Tx|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|Selector3~0 .lut_mask = 16'h88F0;
defparam \u_bridge_target|u_target_uart|uart_Tx|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N9
dffeas \u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_STOP (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_uart|uart_Tx|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_STOP .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_STOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N14
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Tx|Selector0~2 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Tx|Selector0~2_combout  = (!\u_bridge_target|u_target_uart|uart_Tx|Selector0~1_combout  & ((!\u_bridge_target|u_target_uart|uart_baud|Equal3~1_combout ) # (!\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_STOP~q 
// )))

	.dataa(\u_bridge_target|u_target_uart|uart_Tx|Selector0~1_combout ),
	.datab(gnd),
	.datac(\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_STOP~q ),
	.datad(\u_bridge_target|u_target_uart|uart_baud|Equal3~1_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Tx|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|Selector0~2 .lut_mask = 16'h0555;
defparam \u_bridge_target|u_target_uart|uart_Tx|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N15
dffeas \u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_uart|uart_Tx|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N24
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Tx|flag2~0 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Tx|flag2~0_combout  = (!\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q  & (\u_bridge_target|u_target_uart|uart_Tx|flag2~q  $ (\u_bridge_target|u_target_uart|uart_Tx|flag1~q )))

	.dataa(\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q ),
	.datab(\u_bridge_target|u_target_uart|uart_Tx|flag2~q ),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_uart|uart_Tx|flag1~q ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Tx|flag2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|flag2~0 .lut_mask = 16'h1144;
defparam \u_bridge_target|u_target_uart|uart_Tx|flag2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N6
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Tx|bit_pos[0]~8 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Tx|bit_pos[0]~8_combout  = ((\u_bridge_target|u_target_uart|uart_Tx|bit_pos [0] & (\u_bridge_target|u_target_uart|uart_Tx|bit_pos [1] & \u_bridge_target|u_target_uart|uart_Tx|bit_pos [2]))) # 
// (!\u_bridge_target|u_target_uart|uart_baud|Equal3~1_combout )

	.dataa(\u_bridge_target|u_target_uart|uart_Tx|bit_pos [0]),
	.datab(\u_bridge_target|u_target_uart|uart_Tx|bit_pos [1]),
	.datac(\u_bridge_target|u_target_uart|uart_baud|Equal3~1_combout ),
	.datad(\u_bridge_target|u_target_uart|uart_Tx|bit_pos [2]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Tx|bit_pos[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|bit_pos[0]~8 .lut_mask = 16'h8F0F;
defparam \u_bridge_target|u_target_uart|uart_Tx|bit_pos[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N10
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Tx|bit_pos[0]~6 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Tx|bit_pos[0]~6_combout  = (\u_bridge_target|u_target_uart|uart_Tx|flag2~0_combout  & (\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_DATA~q  & (!\u_bridge_target|u_target_uart|uart_Tx|bit_pos [0]))) # 
// (!\u_bridge_target|u_target_uart|uart_Tx|flag2~0_combout  & (\u_bridge_target|u_target_uart|uart_Tx|bit_pos [0] $ (((\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_DATA~q  & !\u_bridge_target|u_target_uart|uart_Tx|bit_pos[0]~8_combout )))))

	.dataa(\u_bridge_target|u_target_uart|uart_Tx|flag2~0_combout ),
	.datab(\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_DATA~q ),
	.datac(\u_bridge_target|u_target_uart|uart_Tx|bit_pos [0]),
	.datad(\u_bridge_target|u_target_uart|uart_Tx|bit_pos[0]~8_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Tx|bit_pos[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|bit_pos[0]~6 .lut_mask = 16'h581C;
defparam \u_bridge_target|u_target_uart|uart_Tx|bit_pos[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N11
dffeas \u_bridge_target|u_target_uart|uart_Tx|bit_pos[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_uart|uart_Tx|bit_pos[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_Tx|bit_pos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|bit_pos[0] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_Tx|bit_pos[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N12
cycloneive_lcell_comb \bus_a|u_split_target_port|rx_addr_shift~15 (
// Equation(s):
// \bus_a|u_split_target_port|rx_addr_shift~15_combout  = (\bus_a|u_split_target_port|updated_addr~14_combout  & ((!\bus_a|u_split_target_port|Equal1~0_combout ) # (!\bus_a|u_split_target_port|addr_bit_count [0])))

	.dataa(gnd),
	.datab(\bus_a|u_split_target_port|addr_bit_count [0]),
	.datac(\bus_a|u_split_target_port|Equal1~0_combout ),
	.datad(\bus_a|u_split_target_port|updated_addr~14_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|rx_addr_shift~15_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_addr_shift~15 .lut_mask = 16'h3F00;
defparam \bus_a|u_split_target_port|rx_addr_shift~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N13
dffeas \bus_a|u_split_target_port|rx_addr_shift[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|rx_addr_shift~15_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|rx_addr_shift[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|rx_addr_shift [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_addr_shift[8] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|rx_addr_shift[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N22
cycloneive_lcell_comb \bus_a|u_split_target_port|Decoder0~7 (
// Equation(s):
// \bus_a|u_split_target_port|Decoder0~7_combout  = (!\bus_a|u_split_target_port|addr_bit_count [0] & (!\bus_a|u_split_target_port|addr_bit_count [4] & (!\bus_a|u_split_target_port|addr_bit_count [1] & !\bus_a|u_split_target_port|addr_bit_count [2])))

	.dataa(\bus_a|u_split_target_port|addr_bit_count [0]),
	.datab(\bus_a|u_split_target_port|addr_bit_count [4]),
	.datac(\bus_a|u_split_target_port|addr_bit_count [1]),
	.datad(\bus_a|u_split_target_port|addr_bit_count [2]),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|Decoder0~7 .lut_mask = 16'h0001;
defparam \bus_a|u_split_target_port|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cycloneive_lcell_comb \bus_a|u_split_target_port|updated_addr~14 (
// Equation(s):
// \bus_a|u_split_target_port|updated_addr~14_combout  = (\bus_a|u_split_target_port|Decoder0~7_combout  & ((\bus_a|u_split_target_port|addr_bit_count [3] & ((\bus_a|forward_data~0_combout ))) # (!\bus_a|u_split_target_port|addr_bit_count [3] & 
// (\bus_a|u_split_target_port|rx_addr_shift [8])))) # (!\bus_a|u_split_target_port|Decoder0~7_combout  & (\bus_a|u_split_target_port|rx_addr_shift [8]))

	.dataa(\bus_a|u_split_target_port|rx_addr_shift [8]),
	.datab(\bus_a|u_split_target_port|Decoder0~7_combout ),
	.datac(\bus_a|u_split_target_port|addr_bit_count [3]),
	.datad(\bus_a|forward_data~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|updated_addr~14_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|updated_addr~14 .lut_mask = 16'hEA2A;
defparam \bus_a|u_split_target_port|updated_addr~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N7
dffeas \bus_a|u_split_target_port|addr_buffer[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|updated_addr~14_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|addr_buffer[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|addr_buffer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|addr_buffer[8] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|addr_buffer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N24
cycloneive_lcell_comb \bus_a|u_split_target_port|target_addr_in[8]~feeder (
// Equation(s):
// \bus_a|u_split_target_port|target_addr_in[8]~feeder_combout  = \bus_a|u_split_target_port|addr_buffer [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus_a|u_split_target_port|addr_buffer [8]),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|target_addr_in[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_addr_in[8]~feeder .lut_mask = 16'hFF00;
defparam \bus_a|u_split_target_port|target_addr_in[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N25
dffeas \bus_a|u_split_target_port|target_addr_in[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|target_addr_in[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|target_addr_in[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|target_addr_in [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_addr_in[8] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|target_addr_in[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N20
cycloneive_lcell_comb \u_bridge_target|u_target_if|map_to_bus_b~16 (
// Equation(s):
// \u_bridge_target|u_target_if|map_to_bus_b~16_combout  = (\bus_a|u_split_target_port|target_addr_in [8] & \u_bridge_target|u_target_if|map_to_bus_b~2_combout )

	.dataa(gnd),
	.datab(\bus_a|u_split_target_port|target_addr_in [8]),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_if|map_to_bus_b~2_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|map_to_bus_b~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|map_to_bus_b~16 .lut_mask = 16'hCC00;
defparam \u_bridge_target|u_target_if|map_to_bus_b~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N21
dffeas \u_bridge_target|u_target_if|current_addr_b[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|map_to_bus_b~16_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|current_uses_split_path~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|current_addr_b [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|current_addr_b[8] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|current_addr_b[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N12
cycloneive_lcell_comb \u_bridge_target|u_target_if|request_buffer.addr[8]~feeder (
// Equation(s):
// \u_bridge_target|u_target_if|request_buffer.addr[8]~feeder_combout  = \u_bridge_target|u_target_if|current_addr_b [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_if|current_addr_b [8]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|request_buffer.addr[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.addr[8]~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|u_target_if|request_buffer.addr[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N13
dffeas \u_bridge_target|u_target_if|request_buffer.addr[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|request_buffer.addr[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|state.TGT_SEND_REQ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|request_buffer.addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.addr[8] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|request_buffer.addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N28
cycloneive_lcell_comb \u_bridge_target|req_pending.addr[8]~feeder (
// Equation(s):
// \u_bridge_target|req_pending.addr[8]~feeder_combout  = \u_bridge_target|u_target_if|request_buffer.addr [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_if|request_buffer.addr [8]),
	.cin(gnd),
	.combout(\u_bridge_target|req_pending.addr[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|req_pending.addr[8]~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|req_pending.addr[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N29
dffeas \u_bridge_target|req_pending.addr[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|req_pending.addr[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|req_pending.addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|req_pending.addr[8] .is_wysiwyg = "true";
defparam \u_bridge_target|req_pending.addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N26
cycloneive_lcell_comb \bus_a|u_split_target_port|rx_addr_shift~14 (
// Equation(s):
// \bus_a|u_split_target_port|rx_addr_shift~14_combout  = (\bus_a|u_split_target_port|updated_addr~13_combout  & ((!\bus_a|u_split_target_port|addr_bit_count [0]) # (!\bus_a|u_split_target_port|Equal1~0_combout )))

	.dataa(\bus_a|u_split_target_port|Equal1~0_combout ),
	.datab(\bus_a|u_split_target_port|addr_bit_count [0]),
	.datac(\bus_a|u_split_target_port|updated_addr~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|rx_addr_shift~14_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_addr_shift~14 .lut_mask = 16'h7070;
defparam \bus_a|u_split_target_port|rx_addr_shift~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N27
dffeas \bus_a|u_split_target_port|rx_addr_shift[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|rx_addr_shift~14_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|rx_addr_shift[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|rx_addr_shift [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_addr_shift[0] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|rx_addr_shift[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneive_lcell_comb \bus_a|u_split_target_port|updated_addr~13 (
// Equation(s):
// \bus_a|u_split_target_port|updated_addr~13_combout  = (\bus_a|u_split_target_port|Decoder0~7_combout  & ((\bus_a|u_split_target_port|addr_bit_count [3] & (\bus_a|u_split_target_port|rx_addr_shift [0])) # (!\bus_a|u_split_target_port|addr_bit_count [3] & 
// ((\bus_a|forward_data~0_combout ))))) # (!\bus_a|u_split_target_port|Decoder0~7_combout  & (\bus_a|u_split_target_port|rx_addr_shift [0]))

	.dataa(\bus_a|u_split_target_port|rx_addr_shift [0]),
	.datab(\bus_a|u_split_target_port|Decoder0~7_combout ),
	.datac(\bus_a|u_split_target_port|addr_bit_count [3]),
	.datad(\bus_a|forward_data~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|updated_addr~13_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|updated_addr~13 .lut_mask = 16'hAEA2;
defparam \bus_a|u_split_target_port|updated_addr~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N15
dffeas \bus_a|u_split_target_port|addr_buffer[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|updated_addr~13_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|addr_buffer[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|addr_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|addr_buffer[0] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|addr_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N30
cycloneive_lcell_comb \bus_a|u_split_target_port|target_addr_in[0]~feeder (
// Equation(s):
// \bus_a|u_split_target_port|target_addr_in[0]~feeder_combout  = \bus_a|u_split_target_port|addr_buffer [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_a|u_split_target_port|addr_buffer [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|target_addr_in[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_addr_in[0]~feeder .lut_mask = 16'hF0F0;
defparam \bus_a|u_split_target_port|target_addr_in[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N31
dffeas \bus_a|u_split_target_port|target_addr_in[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|target_addr_in[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|target_addr_in[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|target_addr_in [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_addr_in[0] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|target_addr_in[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N14
cycloneive_lcell_comb \u_bridge_target|u_target_if|map_to_bus_b~15 (
// Equation(s):
// \u_bridge_target|u_target_if|map_to_bus_b~15_combout  = (\bus_a|u_split_target_port|target_addr_in [0] & \u_bridge_target|u_target_if|map_to_bus_b~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_a|u_split_target_port|target_addr_in [0]),
	.datad(\u_bridge_target|u_target_if|map_to_bus_b~2_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|map_to_bus_b~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|map_to_bus_b~15 .lut_mask = 16'hF000;
defparam \u_bridge_target|u_target_if|map_to_bus_b~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N15
dffeas \u_bridge_target|u_target_if|current_addr_b[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|map_to_bus_b~15_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|current_uses_split_path~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|current_addr_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|current_addr_b[0] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|current_addr_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N30
cycloneive_lcell_comb \u_bridge_target|u_target_if|request_buffer.addr[0]~feeder (
// Equation(s):
// \u_bridge_target|u_target_if|request_buffer.addr[0]~feeder_combout  = \u_bridge_target|u_target_if|current_addr_b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_if|current_addr_b [0]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|request_buffer.addr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.addr[0]~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|u_target_if|request_buffer.addr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N31
dffeas \u_bridge_target|u_target_if|request_buffer.addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|request_buffer.addr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|state.TGT_SEND_REQ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|request_buffer.addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.addr[0] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|request_buffer.addr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N27
dffeas \u_bridge_target|req_pending.addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_bridge_target|u_target_if|request_buffer.addr [0]),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_bridge_target|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|req_pending.addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|req_pending.addr[0] .is_wysiwyg = "true";
defparam \u_bridge_target|req_pending.addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
cycloneive_lcell_comb \u_bridge_target|Selector16~2 (
// Equation(s):
// \u_bridge_target|Selector16~2_combout  = (\u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H~q  & ((\u_bridge_target|req_pending.addr [8]) # ((\u_bridge_target|req_pending.addr [0] & \u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_L~q )))) # 
// (!\u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H~q  & (((\u_bridge_target|req_pending.addr [0] & \u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_L~q ))))

	.dataa(\u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H~q ),
	.datab(\u_bridge_target|req_pending.addr [8]),
	.datac(\u_bridge_target|req_pending.addr [0]),
	.datad(\u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_L~q ),
	.cin(gnd),
	.combout(\u_bridge_target|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|Selector16~2 .lut_mask = 16'hF888;
defparam \u_bridge_target|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N20
cycloneive_lcell_comb \bus_a|u_split_target_port|Decoder1~5 (
// Equation(s):
// \bus_a|u_split_target_port|Decoder1~5_combout  = (!\bus_a|u_split_target_port|data_bit_count [2] & (!\bus_a|u_split_target_port|data_bit_count [1] & !\bus_a|u_split_target_port|data_bit_count [0]))

	.dataa(\bus_a|u_split_target_port|data_bit_count [2]),
	.datab(gnd),
	.datac(\bus_a|u_split_target_port|data_bit_count [1]),
	.datad(\bus_a|u_split_target_port|data_bit_count [0]),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|Decoder1~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|Decoder1~5 .lut_mask = 16'h0005;
defparam \bus_a|u_split_target_port|Decoder1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cycloneive_lcell_comb \bus_a|u_split_target_port|rx_data_shift~5 (
// Equation(s):
// \bus_a|u_split_target_port|rx_data_shift~5_combout  = (!\bus_a|u_split_target_port|Equal2~0_combout  & ((\bus_a|u_split_target_port|Decoder1~5_combout  & ((\bus_a|forward_data~0_combout ))) # (!\bus_a|u_split_target_port|Decoder1~5_combout  & 
// (\bus_a|u_split_target_port|rx_data_shift [0]))))

	.dataa(\bus_a|u_split_target_port|Equal2~0_combout ),
	.datab(\bus_a|u_split_target_port|Decoder1~5_combout ),
	.datac(\bus_a|u_split_target_port|rx_data_shift [0]),
	.datad(\bus_a|forward_data~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|rx_data_shift~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_data_shift~5 .lut_mask = 16'h5410;
defparam \bus_a|u_split_target_port|rx_data_shift~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N5
dffeas \bus_a|u_split_target_port|rx_data_shift[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|rx_data_shift~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|data_buffer~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|rx_data_shift [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_data_shift[0] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|rx_data_shift[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N24
cycloneive_lcell_comb \bus_a|u_split_target_port|data_buffer~3 (
// Equation(s):
// \bus_a|u_split_target_port|data_buffer~3_combout  = (\bus_a|u_split_target_port|data_bit_count [1] & (\bus_a|u_split_target_port|data_bit_count [2] & (\bus_a|u_split_target_port|data_bit_count [0] & \bus_a|u_split_target_port|data_buffer~2_combout )))

	.dataa(\bus_a|u_split_target_port|data_bit_count [1]),
	.datab(\bus_a|u_split_target_port|data_bit_count [2]),
	.datac(\bus_a|u_split_target_port|data_bit_count [0]),
	.datad(\bus_a|u_split_target_port|data_buffer~2_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|data_buffer~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|data_buffer~3 .lut_mask = 16'h8000;
defparam \bus_a|u_split_target_port|data_buffer~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cycloneive_lcell_comb \bus_a|u_split_target_port|data_buffer~11 (
// Equation(s):
// \bus_a|u_split_target_port|data_buffer~11_combout  = (\bus_a|u_split_target_port|data_buffer~3_combout  & ((\bus_a|u_split_target_port|Decoder1~5_combout  & (\bus_a|forward_data~0_combout )) # (!\bus_a|u_split_target_port|Decoder1~5_combout  & 
// ((\bus_a|u_split_target_port|rx_data_shift [0])))))

	.dataa(\bus_a|forward_data~0_combout ),
	.datab(\bus_a|u_split_target_port|Decoder1~5_combout ),
	.datac(\bus_a|u_split_target_port|rx_data_shift [0]),
	.datad(\bus_a|u_split_target_port|data_buffer~3_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|data_buffer~11_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|data_buffer~11 .lut_mask = 16'hB800;
defparam \bus_a|u_split_target_port|data_buffer~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneive_lcell_comb \bus_a|u_split_target_port|data_buffer[5]~5 (
// Equation(s):
// \bus_a|u_split_target_port|data_buffer[5]~5_combout  = (\bus_a|u_split_target_port|data_buffer~0_combout ) # ((\bus_a|u_split_target_port|always1~0_combout ) # ((\bus_a|u_split_target_port|Equal2~0_combout  & 
// \bus_a|u_split_target_port|data_buffer~2_combout )))

	.dataa(\bus_a|u_split_target_port|Equal2~0_combout ),
	.datab(\bus_a|u_split_target_port|data_buffer~0_combout ),
	.datac(\bus_a|u_split_target_port|always1~0_combout ),
	.datad(\bus_a|u_split_target_port|data_buffer~2_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|data_buffer[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|data_buffer[5]~5 .lut_mask = 16'hFEFC;
defparam \bus_a|u_split_target_port|data_buffer[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N1
dffeas \bus_a|u_split_target_port|data_buffer[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|data_buffer~11_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|data_buffer[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|data_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|data_buffer[0] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|data_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N4
cycloneive_lcell_comb \bus_a|u_split_target_port|target_data_in~6 (
// Equation(s):
// \bus_a|u_split_target_port|target_data_in~6_combout  = (\bus_a|u_split_target_port|addr_expect_data~q  & \bus_a|u_split_target_port|data_buffer [0])

	.dataa(gnd),
	.datab(\bus_a|u_split_target_port|addr_expect_data~q ),
	.datac(gnd),
	.datad(\bus_a|u_split_target_port|data_buffer [0]),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|target_data_in~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_data_in~6 .lut_mask = 16'hCC00;
defparam \bus_a|u_split_target_port|target_data_in~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N5
dffeas \bus_a|u_split_target_port|target_data_in[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|target_data_in~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|target_addr_in[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|target_data_in [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_data_in[0] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|target_data_in[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N12
cycloneive_lcell_comb \u_bridge_target|u_target_if|current_write_data[0]~feeder (
// Equation(s):
// \u_bridge_target|u_target_if|current_write_data[0]~feeder_combout  = \bus_a|u_split_target_port|target_data_in [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus_a|u_split_target_port|target_data_in [0]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|current_write_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|current_write_data[0]~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|u_target_if|current_write_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N10
cycloneive_lcell_comb \u_bridge_target|u_target_if|current_write_data[1]~0 (
// Equation(s):
// \u_bridge_target|u_target_if|current_write_data[1]~0_combout  = (\u_bridge_target|u_target_if|state.TGT_WAIT_WRITE_DATA~q  & (((\bus_a|u_split_target_port|target_data_in_valid~q )))) # (!\u_bridge_target|u_target_if|state.TGT_WAIT_WRITE_DATA~q  & 
// (!\u_bridge_target|u_target_if|state.TGT_IDLE~q  & ((\bus_a|u_split_target_port|target_addr_in_valid~q ))))

	.dataa(\u_bridge_target|u_target_if|state.TGT_IDLE~q ),
	.datab(\bus_a|u_split_target_port|target_data_in_valid~q ),
	.datac(\u_bridge_target|u_target_if|state.TGT_WAIT_WRITE_DATA~q ),
	.datad(\bus_a|u_split_target_port|target_addr_in_valid~q ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|current_write_data[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|current_write_data[1]~0 .lut_mask = 16'hC5C0;
defparam \u_bridge_target|u_target_if|current_write_data[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N13
dffeas \u_bridge_target|u_target_if|current_write_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|current_write_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|current_write_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|current_write_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|current_write_data[0] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|current_write_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N24
cycloneive_lcell_comb \u_bridge_target|u_target_if|request_buffer.write_data[0]~feeder (
// Equation(s):
// \u_bridge_target|u_target_if|request_buffer.write_data[0]~feeder_combout  = \u_bridge_target|u_target_if|current_write_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_if|current_write_data [0]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|request_buffer.write_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.write_data[0]~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|u_target_if|request_buffer.write_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N25
dffeas \u_bridge_target|u_target_if|request_buffer.write_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|request_buffer.write_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|state.TGT_SEND_REQ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|request_buffer.write_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.write_data[0] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|request_buffer.write_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N25
dffeas \u_bridge_target|req_pending.write_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_bridge_target|u_target_if|request_buffer.write_data [0]),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_bridge_target|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|req_pending.write_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|req_pending.write_data[0] .is_wysiwyg = "true";
defparam \u_bridge_target|req_pending.write_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N24
cycloneive_lcell_comb \u_bridge_target|u_target_if|current_is_write~feeder (
// Equation(s):
// \u_bridge_target|u_target_if|current_is_write~feeder_combout  = \bus_a|Selector4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus_a|Selector4~0_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|current_is_write~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|current_is_write~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|u_target_if|current_is_write~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N25
dffeas \u_bridge_target|u_target_if|current_is_write (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|current_is_write~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|current_uses_split_path~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|current_is_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|current_is_write .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|current_is_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N24
cycloneive_lcell_comb \u_bridge_target|u_target_if|request_buffer.is_write~feeder (
// Equation(s):
// \u_bridge_target|u_target_if|request_buffer.is_write~feeder_combout  = \u_bridge_target|u_target_if|current_is_write~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_if|current_is_write~q ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|request_buffer.is_write~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.is_write~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|u_target_if|request_buffer.is_write~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N25
dffeas \u_bridge_target|u_target_if|request_buffer.is_write (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|request_buffer.is_write~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|state.TGT_SEND_REQ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|request_buffer.is_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.is_write .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|request_buffer.is_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N26
cycloneive_lcell_comb \u_bridge_target|req_pending.is_write~feeder (
// Equation(s):
// \u_bridge_target|req_pending.is_write~feeder_combout  = \u_bridge_target|u_target_if|request_buffer.is_write~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_if|request_buffer.is_write~q ),
	.cin(gnd),
	.combout(\u_bridge_target|req_pending.is_write~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|req_pending.is_write~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|req_pending.is_write~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N27
dffeas \u_bridge_target|req_pending.is_write (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|req_pending.is_write~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|req_pending.is_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|req_pending.is_write .is_wysiwyg = "true";
defparam \u_bridge_target|req_pending.is_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N24
cycloneive_lcell_comb \u_bridge_target|Selector16~1 (
// Equation(s):
// \u_bridge_target|Selector16~1_combout  = (\u_bridge_target|req_tx_state.REQ_TX_SEND_DATA~q  & ((\u_bridge_target|req_pending.write_data [0]) # ((\u_bridge_target|req_tx_state.REQ_TX_SEND_FLAGS~q  & \u_bridge_target|req_pending.is_write~q )))) # 
// (!\u_bridge_target|req_tx_state.REQ_TX_SEND_DATA~q  & (\u_bridge_target|req_tx_state.REQ_TX_SEND_FLAGS~q  & ((\u_bridge_target|req_pending.is_write~q ))))

	.dataa(\u_bridge_target|req_tx_state.REQ_TX_SEND_DATA~q ),
	.datab(\u_bridge_target|req_tx_state.REQ_TX_SEND_FLAGS~q ),
	.datac(\u_bridge_target|req_pending.write_data [0]),
	.datad(\u_bridge_target|req_pending.is_write~q ),
	.cin(gnd),
	.combout(\u_bridge_target|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|Selector16~1 .lut_mask = 16'hECA0;
defparam \u_bridge_target|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N10
cycloneive_lcell_comb \u_bridge_target|Selector16~3 (
// Equation(s):
// \u_bridge_target|Selector16~3_combout  = (!\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q  & ((\u_bridge_target|Selector16~2_combout ) # (\u_bridge_target|Selector16~1_combout )))

	.dataa(\u_bridge_target|Selector16~2_combout ),
	.datab(\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q ),
	.datac(gnd),
	.datad(\u_bridge_target|Selector16~1_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|Selector16~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|Selector16~3 .lut_mask = 16'h3322;
defparam \u_bridge_target|Selector16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N6
cycloneive_lcell_comb \u_bridge_target|Selector16~4 (
// Equation(s):
// \u_bridge_target|Selector16~4_combout  = (\u_bridge_target|Selector16~3_combout ) # ((\u_bridge_target|uart_data_in [0] & ((\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q ) # (\u_bridge_target|WideOr0~0_combout ))))

	.dataa(\u_bridge_target|Selector16~3_combout ),
	.datab(\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q ),
	.datac(\u_bridge_target|uart_data_in [0]),
	.datad(\u_bridge_target|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|Selector16~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|Selector16~4 .lut_mask = 16'hFAEA;
defparam \u_bridge_target|Selector16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N7
dffeas \u_bridge_target|uart_data_in[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|Selector16~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|uart_data_in [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|uart_data_in[0] .is_wysiwyg = "true";
defparam \u_bridge_target|uart_data_in[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N13
dffeas \u_bridge_target|u_target_uart|uart_Tx|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_bridge_target|uart_data_in [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_bridge_target|u_target_uart|uart_Tx|flag2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_Tx|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|data[0] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_Tx|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N14
cycloneive_lcell_comb \bus_a|u_split_target_port|rx_addr_shift~12 (
// Equation(s):
// \bus_a|u_split_target_port|rx_addr_shift~12_combout  = (\bus_a|u_split_target_port|updated_addr~11_combout  & ((!\bus_a|u_split_target_port|Equal1~0_combout ) # (!\bus_a|u_split_target_port|addr_bit_count [0])))

	.dataa(gnd),
	.datab(\bus_a|u_split_target_port|addr_bit_count [0]),
	.datac(\bus_a|u_split_target_port|Equal1~0_combout ),
	.datad(\bus_a|u_split_target_port|updated_addr~11_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|rx_addr_shift~12_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_addr_shift~12 .lut_mask = 16'h3F00;
defparam \bus_a|u_split_target_port|rx_addr_shift~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N15
dffeas \bus_a|u_split_target_port|rx_addr_shift[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|rx_addr_shift~12_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|rx_addr_shift[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|rx_addr_shift [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_addr_shift[9] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|rx_addr_shift[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cycloneive_lcell_comb \bus_a|u_split_target_port|Decoder0~6 (
// Equation(s):
// \bus_a|u_split_target_port|Decoder0~6_combout  = (\bus_a|u_split_target_port|addr_bit_count [0] & (!\bus_a|u_split_target_port|addr_bit_count [4] & (!\bus_a|u_split_target_port|addr_bit_count [1] & !\bus_a|u_split_target_port|addr_bit_count [2])))

	.dataa(\bus_a|u_split_target_port|addr_bit_count [0]),
	.datab(\bus_a|u_split_target_port|addr_bit_count [4]),
	.datac(\bus_a|u_split_target_port|addr_bit_count [1]),
	.datad(\bus_a|u_split_target_port|addr_bit_count [2]),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|Decoder0~6 .lut_mask = 16'h0002;
defparam \bus_a|u_split_target_port|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneive_lcell_comb \bus_a|u_split_target_port|updated_addr~11 (
// Equation(s):
// \bus_a|u_split_target_port|updated_addr~11_combout  = (\bus_a|u_split_target_port|addr_bit_count [3] & ((\bus_a|u_split_target_port|Decoder0~6_combout  & ((\bus_a|forward_data~0_combout ))) # (!\bus_a|u_split_target_port|Decoder0~6_combout  & 
// (\bus_a|u_split_target_port|rx_addr_shift [9])))) # (!\bus_a|u_split_target_port|addr_bit_count [3] & (\bus_a|u_split_target_port|rx_addr_shift [9]))

	.dataa(\bus_a|u_split_target_port|rx_addr_shift [9]),
	.datab(\bus_a|u_split_target_port|addr_bit_count [3]),
	.datac(\bus_a|u_split_target_port|Decoder0~6_combout ),
	.datad(\bus_a|forward_data~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|updated_addr~11_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|updated_addr~11 .lut_mask = 16'hEA2A;
defparam \bus_a|u_split_target_port|updated_addr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N17
dffeas \bus_a|u_split_target_port|addr_buffer[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|updated_addr~11_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|addr_buffer[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|addr_buffer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|addr_buffer[9] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|addr_buffer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N30
cycloneive_lcell_comb \bus_a|u_split_target_port|target_addr_in[9]~feeder (
// Equation(s):
// \bus_a|u_split_target_port|target_addr_in[9]~feeder_combout  = \bus_a|u_split_target_port|addr_buffer [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_a|u_split_target_port|addr_buffer [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|target_addr_in[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_addr_in[9]~feeder .lut_mask = 16'hF0F0;
defparam \bus_a|u_split_target_port|target_addr_in[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N31
dffeas \bus_a|u_split_target_port|target_addr_in[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|target_addr_in[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|target_addr_in[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|target_addr_in [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_addr_in[9] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|target_addr_in[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N18
cycloneive_lcell_comb \u_bridge_target|u_target_if|map_to_bus_b~13 (
// Equation(s):
// \u_bridge_target|u_target_if|map_to_bus_b~13_combout  = (\bus_a|u_split_target_port|target_addr_in [9] & \u_bridge_target|u_target_if|map_to_bus_b~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_a|u_split_target_port|target_addr_in [9]),
	.datad(\u_bridge_target|u_target_if|map_to_bus_b~2_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|map_to_bus_b~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|map_to_bus_b~13 .lut_mask = 16'hF000;
defparam \u_bridge_target|u_target_if|map_to_bus_b~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N19
dffeas \u_bridge_target|u_target_if|current_addr_b[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|map_to_bus_b~13_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|current_uses_split_path~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|current_addr_b [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|current_addr_b[9] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|current_addr_b[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N10
cycloneive_lcell_comb \u_bridge_target|u_target_if|request_buffer.addr[9]~feeder (
// Equation(s):
// \u_bridge_target|u_target_if|request_buffer.addr[9]~feeder_combout  = \u_bridge_target|u_target_if|current_addr_b [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_if|current_addr_b [9]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|request_buffer.addr[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.addr[9]~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|u_target_if|request_buffer.addr[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N11
dffeas \u_bridge_target|u_target_if|request_buffer.addr[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|request_buffer.addr[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|state.TGT_SEND_REQ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|request_buffer.addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.addr[9] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|request_buffer.addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N20
cycloneive_lcell_comb \u_bridge_target|req_pending.addr[9]~feeder (
// Equation(s):
// \u_bridge_target|req_pending.addr[9]~feeder_combout  = \u_bridge_target|u_target_if|request_buffer.addr [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_if|request_buffer.addr [9]),
	.cin(gnd),
	.combout(\u_bridge_target|req_pending.addr[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|req_pending.addr[9]~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|req_pending.addr[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N21
dffeas \u_bridge_target|req_pending.addr[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|req_pending.addr[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|req_pending.addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|req_pending.addr[9] .is_wysiwyg = "true";
defparam \u_bridge_target|req_pending.addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N28
cycloneive_lcell_comb \bus_a|u_split_target_port|rx_addr_shift~13 (
// Equation(s):
// \bus_a|u_split_target_port|rx_addr_shift~13_combout  = (\bus_a|u_split_target_port|updated_addr~12_combout  & ((!\bus_a|u_split_target_port|addr_bit_count [0]) # (!\bus_a|u_split_target_port|Equal1~0_combout )))

	.dataa(\bus_a|u_split_target_port|Equal1~0_combout ),
	.datab(gnd),
	.datac(\bus_a|u_split_target_port|addr_bit_count [0]),
	.datad(\bus_a|u_split_target_port|updated_addr~12_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|rx_addr_shift~13_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_addr_shift~13 .lut_mask = 16'h5F00;
defparam \bus_a|u_split_target_port|rx_addr_shift~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N29
dffeas \bus_a|u_split_target_port|rx_addr_shift[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|rx_addr_shift~13_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|rx_addr_shift[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|rx_addr_shift [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_addr_shift[1] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|rx_addr_shift[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cycloneive_lcell_comb \bus_a|u_split_target_port|updated_addr~12 (
// Equation(s):
// \bus_a|u_split_target_port|updated_addr~12_combout  = (\bus_a|u_split_target_port|Decoder0~6_combout  & ((\bus_a|u_split_target_port|addr_bit_count [3] & (\bus_a|u_split_target_port|rx_addr_shift [1])) # (!\bus_a|u_split_target_port|addr_bit_count [3] & 
// ((\bus_a|forward_data~0_combout ))))) # (!\bus_a|u_split_target_port|Decoder0~6_combout  & (\bus_a|u_split_target_port|rx_addr_shift [1]))

	.dataa(\bus_a|u_split_target_port|rx_addr_shift [1]),
	.datab(\bus_a|u_split_target_port|Decoder0~6_combout ),
	.datac(\bus_a|u_split_target_port|addr_bit_count [3]),
	.datad(\bus_a|forward_data~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|updated_addr~12_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|updated_addr~12 .lut_mask = 16'hAEA2;
defparam \bus_a|u_split_target_port|updated_addr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N23
dffeas \bus_a|u_split_target_port|addr_buffer[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|updated_addr~12_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|addr_buffer[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|addr_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|addr_buffer[1] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|addr_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N1
dffeas \bus_a|u_split_target_port|target_addr_in[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_a|u_split_target_port|addr_buffer [1]),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus_a|u_split_target_port|target_addr_in[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|target_addr_in [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_addr_in[1] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|target_addr_in[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N8
cycloneive_lcell_comb \u_bridge_target|u_target_if|map_to_bus_b~14 (
// Equation(s):
// \u_bridge_target|u_target_if|map_to_bus_b~14_combout  = (\bus_a|u_split_target_port|target_addr_in [1] & \u_bridge_target|u_target_if|map_to_bus_b~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_a|u_split_target_port|target_addr_in [1]),
	.datad(\u_bridge_target|u_target_if|map_to_bus_b~2_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|map_to_bus_b~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|map_to_bus_b~14 .lut_mask = 16'hF000;
defparam \u_bridge_target|u_target_if|map_to_bus_b~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N9
dffeas \u_bridge_target|u_target_if|current_addr_b[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|map_to_bus_b~14_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|current_uses_split_path~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|current_addr_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|current_addr_b[1] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|current_addr_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N18
cycloneive_lcell_comb \u_bridge_target|u_target_if|request_buffer.addr[1]~feeder (
// Equation(s):
// \u_bridge_target|u_target_if|request_buffer.addr[1]~feeder_combout  = \u_bridge_target|u_target_if|current_addr_b [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_if|current_addr_b [1]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|request_buffer.addr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.addr[1]~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|u_target_if|request_buffer.addr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N19
dffeas \u_bridge_target|u_target_if|request_buffer.addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|request_buffer.addr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|state.TGT_SEND_REQ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|request_buffer.addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.addr[1] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|request_buffer.addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N8
cycloneive_lcell_comb \u_bridge_target|req_pending.addr[1]~feeder (
// Equation(s):
// \u_bridge_target|req_pending.addr[1]~feeder_combout  = \u_bridge_target|u_target_if|request_buffer.addr [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_if|request_buffer.addr [1]),
	.cin(gnd),
	.combout(\u_bridge_target|req_pending.addr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|req_pending.addr[1]~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|req_pending.addr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N9
dffeas \u_bridge_target|req_pending.addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|req_pending.addr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|req_pending.addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|req_pending.addr[1] .is_wysiwyg = "true";
defparam \u_bridge_target|req_pending.addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N24
cycloneive_lcell_comb \u_bridge_target|Selector15~0 (
// Equation(s):
// \u_bridge_target|Selector15~0_combout  = (\u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H~q  & (\u_bridge_target|req_pending.addr [9])) # (!\u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H~q  & ((\u_bridge_target|req_pending.addr [1])))

	.dataa(\u_bridge_target|req_pending.addr [9]),
	.datab(\u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H~q ),
	.datac(gnd),
	.datad(\u_bridge_target|req_pending.addr [1]),
	.cin(gnd),
	.combout(\u_bridge_target|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|Selector15~0 .lut_mask = 16'hBB88;
defparam \u_bridge_target|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cycloneive_lcell_comb \bus_a|u_split_target_port|Decoder1~4 (
// Equation(s):
// \bus_a|u_split_target_port|Decoder1~4_combout  = (!\bus_a|u_split_target_port|data_bit_count [2] & (!\bus_a|u_split_target_port|data_bit_count [1] & \bus_a|u_split_target_port|data_bit_count [0]))

	.dataa(\bus_a|u_split_target_port|data_bit_count [2]),
	.datab(gnd),
	.datac(\bus_a|u_split_target_port|data_bit_count [1]),
	.datad(\bus_a|u_split_target_port|data_bit_count [0]),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|Decoder1~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|Decoder1~4 .lut_mask = 16'h0500;
defparam \bus_a|u_split_target_port|Decoder1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cycloneive_lcell_comb \bus_a|u_split_target_port|rx_data_shift~4 (
// Equation(s):
// \bus_a|u_split_target_port|rx_data_shift~4_combout  = (!\bus_a|u_split_target_port|Equal2~0_combout  & ((\bus_a|u_split_target_port|Decoder1~4_combout  & ((\bus_a|forward_data~0_combout ))) # (!\bus_a|u_split_target_port|Decoder1~4_combout  & 
// (\bus_a|u_split_target_port|rx_data_shift [1]))))

	.dataa(\bus_a|u_split_target_port|Equal2~0_combout ),
	.datab(\bus_a|u_split_target_port|Decoder1~4_combout ),
	.datac(\bus_a|u_split_target_port|rx_data_shift [1]),
	.datad(\bus_a|forward_data~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|rx_data_shift~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_data_shift~4 .lut_mask = 16'h5410;
defparam \bus_a|u_split_target_port|rx_data_shift~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N27
dffeas \bus_a|u_split_target_port|rx_data_shift[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|rx_data_shift~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|data_buffer~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|rx_data_shift [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_data_shift[1] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|rx_data_shift[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N6
cycloneive_lcell_comb \bus_a|u_split_target_port|data_buffer~10 (
// Equation(s):
// \bus_a|u_split_target_port|data_buffer~10_combout  = (\bus_a|u_split_target_port|data_buffer~3_combout  & ((\bus_a|u_split_target_port|Decoder1~4_combout  & (\bus_a|forward_data~0_combout )) # (!\bus_a|u_split_target_port|Decoder1~4_combout  & 
// ((\bus_a|u_split_target_port|rx_data_shift [1])))))

	.dataa(\bus_a|forward_data~0_combout ),
	.datab(\bus_a|u_split_target_port|Decoder1~4_combout ),
	.datac(\bus_a|u_split_target_port|rx_data_shift [1]),
	.datad(\bus_a|u_split_target_port|data_buffer~3_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|data_buffer~10_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|data_buffer~10 .lut_mask = 16'hB800;
defparam \bus_a|u_split_target_port|data_buffer~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N7
dffeas \bus_a|u_split_target_port|data_buffer[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|data_buffer~10_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|data_buffer[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|data_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|data_buffer[1] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|data_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N26
cycloneive_lcell_comb \bus_a|u_split_target_port|target_data_in~5 (
// Equation(s):
// \bus_a|u_split_target_port|target_data_in~5_combout  = (\bus_a|u_split_target_port|data_buffer [1] & \bus_a|u_split_target_port|addr_expect_data~q )

	.dataa(gnd),
	.datab(\bus_a|u_split_target_port|data_buffer [1]),
	.datac(gnd),
	.datad(\bus_a|u_split_target_port|addr_expect_data~q ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|target_data_in~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_data_in~5 .lut_mask = 16'hCC00;
defparam \bus_a|u_split_target_port|target_data_in~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N27
dffeas \bus_a|u_split_target_port|target_data_in[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|target_data_in~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|target_addr_in[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|target_data_in [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_data_in[1] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|target_data_in[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N18
cycloneive_lcell_comb \u_bridge_target|u_target_if|current_write_data[1]~feeder (
// Equation(s):
// \u_bridge_target|u_target_if|current_write_data[1]~feeder_combout  = \bus_a|u_split_target_port|target_data_in [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus_a|u_split_target_port|target_data_in [1]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|current_write_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|current_write_data[1]~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|u_target_if|current_write_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N19
dffeas \u_bridge_target|u_target_if|current_write_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|current_write_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|current_write_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|current_write_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|current_write_data[1] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|current_write_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N30
cycloneive_lcell_comb \u_bridge_target|u_target_if|request_buffer.write_data[1]~feeder (
// Equation(s):
// \u_bridge_target|u_target_if|request_buffer.write_data[1]~feeder_combout  = \u_bridge_target|u_target_if|current_write_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_if|current_write_data [1]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|request_buffer.write_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.write_data[1]~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|u_target_if|request_buffer.write_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N31
dffeas \u_bridge_target|u_target_if|request_buffer.write_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|request_buffer.write_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|state.TGT_SEND_REQ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|request_buffer.write_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.write_data[1] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|request_buffer.write_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N8
cycloneive_lcell_comb \u_bridge_target|req_pending.write_data[1]~feeder (
// Equation(s):
// \u_bridge_target|req_pending.write_data[1]~feeder_combout  = \u_bridge_target|u_target_if|request_buffer.write_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_bridge_target|u_target_if|request_buffer.write_data [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_bridge_target|req_pending.write_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|req_pending.write_data[1]~feeder .lut_mask = 16'hF0F0;
defparam \u_bridge_target|req_pending.write_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N9
dffeas \u_bridge_target|req_pending.write_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|req_pending.write_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|req_pending.write_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|req_pending.write_data[1] .is_wysiwyg = "true";
defparam \u_bridge_target|req_pending.write_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N25
dffeas \u_bridge_target|uart_data_in[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|Selector15~0_combout ),
	.asdata(\u_bridge_target|req_pending.write_data [1]),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_bridge_target|req_tx_state.REQ_TX_SEND_FLAGS~q ),
	.sload(\u_bridge_target|req_tx_state.REQ_TX_SEND_DATA~q ),
	.ena(\u_bridge_target|Selector16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|uart_data_in [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|uart_data_in[1] .is_wysiwyg = "true";
defparam \u_bridge_target|uart_data_in[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N30
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Tx|data[1]~feeder (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Tx|data[1]~feeder_combout  = \u_bridge_target|uart_data_in [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|uart_data_in [1]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Tx|data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|data[1]~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|u_target_uart|uart_Tx|data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N31
dffeas \u_bridge_target|u_target_uart|uart_Tx|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_uart|uart_Tx|data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_uart|uart_Tx|flag2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_Tx|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|data[1] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_Tx|data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N12
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Tx|Mux0~2 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Tx|Mux0~2_combout  = (\u_bridge_target|u_target_uart|uart_Tx|bit_pos [0] & ((\u_bridge_target|u_target_uart|uart_Tx|bit_pos [1]) # ((\u_bridge_target|u_target_uart|uart_Tx|data [1])))) # 
// (!\u_bridge_target|u_target_uart|uart_Tx|bit_pos [0] & (!\u_bridge_target|u_target_uart|uart_Tx|bit_pos [1] & (\u_bridge_target|u_target_uart|uart_Tx|data [0])))

	.dataa(\u_bridge_target|u_target_uart|uart_Tx|bit_pos [0]),
	.datab(\u_bridge_target|u_target_uart|uart_Tx|bit_pos [1]),
	.datac(\u_bridge_target|u_target_uart|uart_Tx|data [0]),
	.datad(\u_bridge_target|u_target_uart|uart_Tx|data [1]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Tx|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|Mux0~2 .lut_mask = 16'hBA98;
defparam \u_bridge_target|u_target_uart|uart_Tx|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N30
cycloneive_lcell_comb \bus_a|u_split_target_port|rx_addr_shift~16 (
// Equation(s):
// \bus_a|u_split_target_port|rx_addr_shift~16_combout  = (\bus_a|u_split_target_port|updated_addr~15_combout  & ((!\bus_a|u_split_target_port|addr_bit_count [0]) # (!\bus_a|u_split_target_port|Equal1~0_combout )))

	.dataa(\bus_a|u_split_target_port|Equal1~0_combout ),
	.datab(gnd),
	.datac(\bus_a|u_split_target_port|addr_bit_count [0]),
	.datad(\bus_a|u_split_target_port|updated_addr~15_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|rx_addr_shift~16_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_addr_shift~16 .lut_mask = 16'h5F00;
defparam \bus_a|u_split_target_port|rx_addr_shift~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N31
dffeas \bus_a|u_split_target_port|rx_addr_shift[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|rx_addr_shift~16_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|rx_addr_shift[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|rx_addr_shift [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_addr_shift[3] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|rx_addr_shift[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cycloneive_lcell_comb \bus_a|u_split_target_port|updated_addr~15 (
// Equation(s):
// \bus_a|u_split_target_port|updated_addr~15_combout  = (\bus_a|u_split_target_port|Decoder0~3_combout  & ((\bus_a|u_split_target_port|addr_bit_count [3] & (\bus_a|u_split_target_port|rx_addr_shift [3])) # (!\bus_a|u_split_target_port|addr_bit_count [3] & 
// ((\bus_a|forward_data~0_combout ))))) # (!\bus_a|u_split_target_port|Decoder0~3_combout  & (\bus_a|u_split_target_port|rx_addr_shift [3]))

	.dataa(\bus_a|u_split_target_port|rx_addr_shift [3]),
	.datab(\bus_a|u_split_target_port|Decoder0~3_combout ),
	.datac(\bus_a|u_split_target_port|addr_bit_count [3]),
	.datad(\bus_a|forward_data~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|updated_addr~15_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|updated_addr~15 .lut_mask = 16'hAEA2;
defparam \bus_a|u_split_target_port|updated_addr~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N19
dffeas \bus_a|u_split_target_port|addr_buffer[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|updated_addr~15_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|addr_buffer[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|addr_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|addr_buffer[3] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|addr_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N22
cycloneive_lcell_comb \bus_a|u_split_target_port|target_addr_in[3]~feeder (
// Equation(s):
// \bus_a|u_split_target_port|target_addr_in[3]~feeder_combout  = \bus_a|u_split_target_port|addr_buffer [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_a|u_split_target_port|addr_buffer [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|target_addr_in[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_addr_in[3]~feeder .lut_mask = 16'hF0F0;
defparam \bus_a|u_split_target_port|target_addr_in[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N23
dffeas \bus_a|u_split_target_port|target_addr_in[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|target_addr_in[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|target_addr_in[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|target_addr_in [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_addr_in[3] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|target_addr_in[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N10
cycloneive_lcell_comb \u_bridge_target|u_target_if|map_to_bus_b~18 (
// Equation(s):
// \u_bridge_target|u_target_if|map_to_bus_b~18_combout  = (\bus_a|u_split_target_port|target_addr_in [3] & \u_bridge_target|u_target_if|map_to_bus_b~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_a|u_split_target_port|target_addr_in [3]),
	.datad(\u_bridge_target|u_target_if|map_to_bus_b~2_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|map_to_bus_b~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|map_to_bus_b~18 .lut_mask = 16'hF000;
defparam \u_bridge_target|u_target_if|map_to_bus_b~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N11
dffeas \u_bridge_target|u_target_if|current_addr_b[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|map_to_bus_b~18_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|current_uses_split_path~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|current_addr_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|current_addr_b[3] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|current_addr_b[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N20
cycloneive_lcell_comb \u_bridge_target|u_target_if|request_buffer.addr[3]~feeder (
// Equation(s):
// \u_bridge_target|u_target_if|request_buffer.addr[3]~feeder_combout  = \u_bridge_target|u_target_if|current_addr_b [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_if|current_addr_b [3]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|request_buffer.addr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.addr[3]~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|u_target_if|request_buffer.addr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N21
dffeas \u_bridge_target|u_target_if|request_buffer.addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|request_buffer.addr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|state.TGT_SEND_REQ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|request_buffer.addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.addr[3] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|request_buffer.addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N22
cycloneive_lcell_comb \u_bridge_target|req_pending.addr[3]~feeder (
// Equation(s):
// \u_bridge_target|req_pending.addr[3]~feeder_combout  = \u_bridge_target|u_target_if|request_buffer.addr [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_if|request_buffer.addr [3]),
	.cin(gnd),
	.combout(\u_bridge_target|req_pending.addr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|req_pending.addr[3]~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|req_pending.addr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N23
dffeas \u_bridge_target|req_pending.addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|req_pending.addr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|req_pending.addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|req_pending.addr[3] .is_wysiwyg = "true";
defparam \u_bridge_target|req_pending.addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N8
cycloneive_lcell_comb \u_bridge_target|u_target_if|LessThan3~5 (
// Equation(s):
// \u_bridge_target|u_target_if|LessThan3~5_combout  = (!\bus_a|u_split_target_port|target_addr_in [13] & ((!\bus_a|u_split_target_port|target_addr_in [12]) # (!\bus_a|u_split_target_port|target_addr_in [11])))

	.dataa(gnd),
	.datab(\bus_a|u_split_target_port|target_addr_in [13]),
	.datac(\bus_a|u_split_target_port|target_addr_in [11]),
	.datad(\bus_a|u_split_target_port|target_addr_in [12]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|LessThan3~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|LessThan3~5 .lut_mask = 16'h0333;
defparam \u_bridge_target|u_target_if|LessThan3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N20
cycloneive_lcell_comb \u_bridge_target|u_target_if|Add3~0 (
// Equation(s):
// \u_bridge_target|u_target_if|Add3~0_combout  = \bus_a|u_split_target_port|target_addr_in [11] $ (VCC)
// \u_bridge_target|u_target_if|Add3~1  = CARRY(\bus_a|u_split_target_port|target_addr_in [11])

	.dataa(\bus_a|u_split_target_port|target_addr_in [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|Add3~0_combout ),
	.cout(\u_bridge_target|u_target_if|Add3~1 ));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|Add3~0 .lut_mask = 16'h55AA;
defparam \u_bridge_target|u_target_if|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N30
cycloneive_lcell_comb \u_bridge_target|u_target_if|map_to_bus_b~17 (
// Equation(s):
// \u_bridge_target|u_target_if|map_to_bus_b~17_combout  = (\u_bridge_target|u_target_if|map_to_bus_b~2_combout  & ((\u_bridge_target|u_target_if|LessThan3~5_combout  & (\bus_a|u_split_target_port|target_addr_in [11])) # 
// (!\u_bridge_target|u_target_if|LessThan3~5_combout  & ((\u_bridge_target|u_target_if|Add3~0_combout )))))

	.dataa(\bus_a|u_split_target_port|target_addr_in [11]),
	.datab(\u_bridge_target|u_target_if|LessThan3~5_combout ),
	.datac(\u_bridge_target|u_target_if|Add3~0_combout ),
	.datad(\u_bridge_target|u_target_if|map_to_bus_b~2_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|map_to_bus_b~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|map_to_bus_b~17 .lut_mask = 16'hB800;
defparam \u_bridge_target|u_target_if|map_to_bus_b~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N31
dffeas \u_bridge_target|u_target_if|current_addr_b[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|map_to_bus_b~17_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|current_uses_split_path~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|current_addr_b [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|current_addr_b[11] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|current_addr_b[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N6
cycloneive_lcell_comb \u_bridge_target|u_target_if|request_buffer.addr[11]~feeder (
// Equation(s):
// \u_bridge_target|u_target_if|request_buffer.addr[11]~feeder_combout  = \u_bridge_target|u_target_if|current_addr_b [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_if|current_addr_b [11]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|request_buffer.addr[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.addr[11]~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|u_target_if|request_buffer.addr[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N7
dffeas \u_bridge_target|u_target_if|request_buffer.addr[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|request_buffer.addr[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|state.TGT_SEND_REQ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|request_buffer.addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.addr[11] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|request_buffer.addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N16
cycloneive_lcell_comb \u_bridge_target|req_pending.addr[11]~feeder (
// Equation(s):
// \u_bridge_target|req_pending.addr[11]~feeder_combout  = \u_bridge_target|u_target_if|request_buffer.addr [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_if|request_buffer.addr [11]),
	.cin(gnd),
	.combout(\u_bridge_target|req_pending.addr[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|req_pending.addr[11]~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|req_pending.addr[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N17
dffeas \u_bridge_target|req_pending.addr[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|req_pending.addr[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|req_pending.addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|req_pending.addr[11] .is_wysiwyg = "true";
defparam \u_bridge_target|req_pending.addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N0
cycloneive_lcell_comb \u_bridge_target|Selector13~0 (
// Equation(s):
// \u_bridge_target|Selector13~0_combout  = (\u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H~q  & ((\u_bridge_target|req_pending.addr [11]))) # (!\u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H~q  & (\u_bridge_target|req_pending.addr [3]))

	.dataa(\u_bridge_target|req_pending.addr [3]),
	.datab(\u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H~q ),
	.datac(gnd),
	.datad(\u_bridge_target|req_pending.addr [11]),
	.cin(gnd),
	.combout(\u_bridge_target|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|Selector13~0 .lut_mask = 16'hEE22;
defparam \u_bridge_target|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N30
cycloneive_lcell_comb \bus_a|u_split_target_port|Decoder1~6 (
// Equation(s):
// \bus_a|u_split_target_port|Decoder1~6_combout  = (!\bus_a|u_split_target_port|data_bit_count [2] & (\bus_a|u_split_target_port|data_bit_count [1] & \bus_a|u_split_target_port|data_bit_count [0]))

	.dataa(\bus_a|u_split_target_port|data_bit_count [2]),
	.datab(gnd),
	.datac(\bus_a|u_split_target_port|data_bit_count [1]),
	.datad(\bus_a|u_split_target_port|data_bit_count [0]),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|Decoder1~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|Decoder1~6 .lut_mask = 16'h5000;
defparam \bus_a|u_split_target_port|Decoder1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N14
cycloneive_lcell_comb \bus_a|u_split_target_port|rx_data_shift~6 (
// Equation(s):
// \bus_a|u_split_target_port|rx_data_shift~6_combout  = (!\bus_a|u_split_target_port|Equal2~0_combout  & ((\bus_a|u_split_target_port|Decoder1~6_combout  & ((\bus_a|forward_data~0_combout ))) # (!\bus_a|u_split_target_port|Decoder1~6_combout  & 
// (\bus_a|u_split_target_port|rx_data_shift [3]))))

	.dataa(\bus_a|u_split_target_port|Equal2~0_combout ),
	.datab(\bus_a|u_split_target_port|Decoder1~6_combout ),
	.datac(\bus_a|u_split_target_port|rx_data_shift [3]),
	.datad(\bus_a|forward_data~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|rx_data_shift~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_data_shift~6 .lut_mask = 16'h5410;
defparam \bus_a|u_split_target_port|rx_data_shift~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N15
dffeas \bus_a|u_split_target_port|rx_data_shift[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|rx_data_shift~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|data_buffer~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|rx_data_shift [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_data_shift[3] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|rx_data_shift[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
cycloneive_lcell_comb \bus_a|u_split_target_port|data_buffer~12 (
// Equation(s):
// \bus_a|u_split_target_port|data_buffer~12_combout  = (\bus_a|u_split_target_port|data_buffer~3_combout  & ((\bus_a|u_split_target_port|Decoder1~6_combout  & (\bus_a|forward_data~0_combout )) # (!\bus_a|u_split_target_port|Decoder1~6_combout  & 
// ((\bus_a|u_split_target_port|rx_data_shift [3])))))

	.dataa(\bus_a|forward_data~0_combout ),
	.datab(\bus_a|u_split_target_port|Decoder1~6_combout ),
	.datac(\bus_a|u_split_target_port|rx_data_shift [3]),
	.datad(\bus_a|u_split_target_port|data_buffer~3_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|data_buffer~12_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|data_buffer~12 .lut_mask = 16'hB800;
defparam \bus_a|u_split_target_port|data_buffer~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N19
dffeas \bus_a|u_split_target_port|data_buffer[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|data_buffer~12_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|data_buffer[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|data_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|data_buffer[3] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|data_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cycloneive_lcell_comb \bus_a|u_split_target_port|target_data_in~7 (
// Equation(s):
// \bus_a|u_split_target_port|target_data_in~7_combout  = (\bus_a|u_split_target_port|data_buffer [3] & \bus_a|u_split_target_port|addr_expect_data~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_a|u_split_target_port|data_buffer [3]),
	.datad(\bus_a|u_split_target_port|addr_expect_data~q ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|target_data_in~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_data_in~7 .lut_mask = 16'hF000;
defparam \bus_a|u_split_target_port|target_data_in~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N13
dffeas \bus_a|u_split_target_port|target_data_in[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|target_data_in~7_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|target_addr_in[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|target_data_in [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_data_in[3] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|target_data_in[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N27
dffeas \u_bridge_target|u_target_if|current_write_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_a|u_split_target_port|target_data_in [3]),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_bridge_target|u_target_if|current_write_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|current_write_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|current_write_data[3] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|current_write_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N23
dffeas \u_bridge_target|u_target_if|request_buffer.write_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_bridge_target|u_target_if|current_write_data [3]),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_bridge_target|u_target_if|state.TGT_SEND_REQ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|request_buffer.write_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.write_data[3] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|request_buffer.write_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N18
cycloneive_lcell_comb \u_bridge_target|req_pending.write_data[3]~feeder (
// Equation(s):
// \u_bridge_target|req_pending.write_data[3]~feeder_combout  = \u_bridge_target|u_target_if|request_buffer.write_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_if|request_buffer.write_data [3]),
	.cin(gnd),
	.combout(\u_bridge_target|req_pending.write_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|req_pending.write_data[3]~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|req_pending.write_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N19
dffeas \u_bridge_target|req_pending.write_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|req_pending.write_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|req_pending.write_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|req_pending.write_data[3] .is_wysiwyg = "true";
defparam \u_bridge_target|req_pending.write_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N1
dffeas \u_bridge_target|uart_data_in[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|Selector13~0_combout ),
	.asdata(\u_bridge_target|req_pending.write_data [3]),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_bridge_target|req_tx_state.REQ_TX_SEND_FLAGS~q ),
	.sload(\u_bridge_target|req_tx_state.REQ_TX_SEND_DATA~q ),
	.ena(\u_bridge_target|Selector16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|uart_data_in [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|uart_data_in[3] .is_wysiwyg = "true";
defparam \u_bridge_target|uart_data_in[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N23
dffeas \u_bridge_target|u_target_uart|uart_Tx|data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_bridge_target|uart_data_in [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_bridge_target|u_target_uart|uart_Tx|flag2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_Tx|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|data[3] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_Tx|data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N20
cycloneive_lcell_comb \bus_a|u_split_target_port|Decoder0~5 (
// Equation(s):
// \bus_a|u_split_target_port|Decoder0~5_combout  = (!\bus_a|u_split_target_port|addr_bit_count [0] & (!\bus_a|u_split_target_port|addr_bit_count [4] & (\bus_a|u_split_target_port|addr_bit_count [1] & !\bus_a|u_split_target_port|addr_bit_count [2])))

	.dataa(\bus_a|u_split_target_port|addr_bit_count [0]),
	.datab(\bus_a|u_split_target_port|addr_bit_count [4]),
	.datac(\bus_a|u_split_target_port|addr_bit_count [1]),
	.datad(\bus_a|u_split_target_port|addr_bit_count [2]),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|Decoder0~5 .lut_mask = 16'h0010;
defparam \bus_a|u_split_target_port|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N8
cycloneive_lcell_comb \bus_a|u_split_target_port|rx_addr_shift~10 (
// Equation(s):
// \bus_a|u_split_target_port|rx_addr_shift~10_combout  = (\bus_a|u_split_target_port|updated_addr~9_combout  & ((!\bus_a|u_split_target_port|addr_bit_count [0]) # (!\bus_a|u_split_target_port|Equal1~0_combout )))

	.dataa(\bus_a|u_split_target_port|Equal1~0_combout ),
	.datab(\bus_a|u_split_target_port|addr_bit_count [0]),
	.datac(\bus_a|u_split_target_port|updated_addr~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|rx_addr_shift~10_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_addr_shift~10 .lut_mask = 16'h7070;
defparam \bus_a|u_split_target_port|rx_addr_shift~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N9
dffeas \bus_a|u_split_target_port|rx_addr_shift[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|rx_addr_shift~10_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|rx_addr_shift[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|rx_addr_shift [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_addr_shift[10] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|rx_addr_shift[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cycloneive_lcell_comb \bus_a|u_split_target_port|updated_addr~9 (
// Equation(s):
// \bus_a|u_split_target_port|updated_addr~9_combout  = (\bus_a|u_split_target_port|Decoder0~5_combout  & ((\bus_a|u_split_target_port|addr_bit_count [3] & ((\bus_a|forward_data~0_combout ))) # (!\bus_a|u_split_target_port|addr_bit_count [3] & 
// (\bus_a|u_split_target_port|rx_addr_shift [10])))) # (!\bus_a|u_split_target_port|Decoder0~5_combout  & (((\bus_a|u_split_target_port|rx_addr_shift [10]))))

	.dataa(\bus_a|u_split_target_port|Decoder0~5_combout ),
	.datab(\bus_a|u_split_target_port|addr_bit_count [3]),
	.datac(\bus_a|u_split_target_port|rx_addr_shift [10]),
	.datad(\bus_a|forward_data~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|updated_addr~9_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|updated_addr~9 .lut_mask = 16'hF870;
defparam \bus_a|u_split_target_port|updated_addr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N21
dffeas \bus_a|u_split_target_port|addr_buffer[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|updated_addr~9_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|addr_buffer[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|addr_buffer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|addr_buffer[10] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|addr_buffer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N22
cycloneive_lcell_comb \bus_a|u_split_target_port|target_addr_in[10]~feeder (
// Equation(s):
// \bus_a|u_split_target_port|target_addr_in[10]~feeder_combout  = \bus_a|u_split_target_port|addr_buffer [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus_a|u_split_target_port|addr_buffer [10]),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|target_addr_in[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_addr_in[10]~feeder .lut_mask = 16'hFF00;
defparam \bus_a|u_split_target_port|target_addr_in[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N23
dffeas \bus_a|u_split_target_port|target_addr_in[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|target_addr_in[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|target_addr_in[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|target_addr_in [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_addr_in[10] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|target_addr_in[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N10
cycloneive_lcell_comb \u_bridge_target|u_target_if|map_to_bus_b~11 (
// Equation(s):
// \u_bridge_target|u_target_if|map_to_bus_b~11_combout  = (\bus_a|u_split_target_port|target_addr_in [10] & \u_bridge_target|u_target_if|map_to_bus_b~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_a|u_split_target_port|target_addr_in [10]),
	.datad(\u_bridge_target|u_target_if|map_to_bus_b~2_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|map_to_bus_b~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|map_to_bus_b~11 .lut_mask = 16'hF000;
defparam \u_bridge_target|u_target_if|map_to_bus_b~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N11
dffeas \u_bridge_target|u_target_if|current_addr_b[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|map_to_bus_b~11_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|current_uses_split_path~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|current_addr_b [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|current_addr_b[10] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|current_addr_b[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N26
cycloneive_lcell_comb \u_bridge_target|u_target_if|request_buffer.addr[10]~feeder (
// Equation(s):
// \u_bridge_target|u_target_if|request_buffer.addr[10]~feeder_combout  = \u_bridge_target|u_target_if|current_addr_b [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_if|current_addr_b [10]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|request_buffer.addr[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.addr[10]~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|u_target_if|request_buffer.addr[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N27
dffeas \u_bridge_target|u_target_if|request_buffer.addr[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|request_buffer.addr[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|state.TGT_SEND_REQ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|request_buffer.addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.addr[10] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|request_buffer.addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N10
cycloneive_lcell_comb \u_bridge_target|req_pending.addr[10]~feeder (
// Equation(s):
// \u_bridge_target|req_pending.addr[10]~feeder_combout  = \u_bridge_target|u_target_if|request_buffer.addr [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_bridge_target|u_target_if|request_buffer.addr [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_bridge_target|req_pending.addr[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|req_pending.addr[10]~feeder .lut_mask = 16'hF0F0;
defparam \u_bridge_target|req_pending.addr[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N11
dffeas \u_bridge_target|req_pending.addr[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|req_pending.addr[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|req_pending.addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|req_pending.addr[10] .is_wysiwyg = "true";
defparam \u_bridge_target|req_pending.addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N2
cycloneive_lcell_comb \bus_a|u_split_target_port|rx_addr_shift~11 (
// Equation(s):
// \bus_a|u_split_target_port|rx_addr_shift~11_combout  = (\bus_a|u_split_target_port|updated_addr~10_combout  & ((!\bus_a|u_split_target_port|Equal1~0_combout ) # (!\bus_a|u_split_target_port|addr_bit_count [0])))

	.dataa(\bus_a|u_split_target_port|addr_bit_count [0]),
	.datab(\bus_a|u_split_target_port|Equal1~0_combout ),
	.datac(gnd),
	.datad(\bus_a|u_split_target_port|updated_addr~10_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|rx_addr_shift~11_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_addr_shift~11 .lut_mask = 16'h7700;
defparam \bus_a|u_split_target_port|rx_addr_shift~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N3
dffeas \bus_a|u_split_target_port|rx_addr_shift[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|rx_addr_shift~11_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|rx_addr_shift[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|rx_addr_shift [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_addr_shift[2] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|rx_addr_shift[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneive_lcell_comb \bus_a|u_split_target_port|updated_addr~10 (
// Equation(s):
// \bus_a|u_split_target_port|updated_addr~10_combout  = (\bus_a|u_split_target_port|addr_bit_count [3] & (\bus_a|u_split_target_port|rx_addr_shift [2])) # (!\bus_a|u_split_target_port|addr_bit_count [3] & ((\bus_a|u_split_target_port|Decoder0~5_combout  & 
// ((\bus_a|forward_data~0_combout ))) # (!\bus_a|u_split_target_port|Decoder0~5_combout  & (\bus_a|u_split_target_port|rx_addr_shift [2]))))

	.dataa(\bus_a|u_split_target_port|rx_addr_shift [2]),
	.datab(\bus_a|u_split_target_port|addr_bit_count [3]),
	.datac(\bus_a|u_split_target_port|Decoder0~5_combout ),
	.datad(\bus_a|forward_data~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|updated_addr~10_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|updated_addr~10 .lut_mask = 16'hBA8A;
defparam \bus_a|u_split_target_port|updated_addr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N13
dffeas \bus_a|u_split_target_port|addr_buffer[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|updated_addr~10_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|addr_buffer[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|addr_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|addr_buffer[2] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|addr_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N8
cycloneive_lcell_comb \bus_a|u_split_target_port|target_addr_in[2]~feeder (
// Equation(s):
// \bus_a|u_split_target_port|target_addr_in[2]~feeder_combout  = \bus_a|u_split_target_port|addr_buffer [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_a|u_split_target_port|addr_buffer [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|target_addr_in[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_addr_in[2]~feeder .lut_mask = 16'hF0F0;
defparam \bus_a|u_split_target_port|target_addr_in[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N9
dffeas \bus_a|u_split_target_port|target_addr_in[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|target_addr_in[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|target_addr_in[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|target_addr_in [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_addr_in[2] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|target_addr_in[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N28
cycloneive_lcell_comb \u_bridge_target|u_target_if|map_to_bus_b~12 (
// Equation(s):
// \u_bridge_target|u_target_if|map_to_bus_b~12_combout  = (\bus_a|u_split_target_port|target_addr_in [2] & \u_bridge_target|u_target_if|map_to_bus_b~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_a|u_split_target_port|target_addr_in [2]),
	.datad(\u_bridge_target|u_target_if|map_to_bus_b~2_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|map_to_bus_b~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|map_to_bus_b~12 .lut_mask = 16'hF000;
defparam \u_bridge_target|u_target_if|map_to_bus_b~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N29
dffeas \u_bridge_target|u_target_if|current_addr_b[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|map_to_bus_b~12_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|current_uses_split_path~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|current_addr_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|current_addr_b[2] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|current_addr_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N16
cycloneive_lcell_comb \u_bridge_target|u_target_if|request_buffer.addr[2]~feeder (
// Equation(s):
// \u_bridge_target|u_target_if|request_buffer.addr[2]~feeder_combout  = \u_bridge_target|u_target_if|current_addr_b [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_if|current_addr_b [2]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|request_buffer.addr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.addr[2]~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|u_target_if|request_buffer.addr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N17
dffeas \u_bridge_target|u_target_if|request_buffer.addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|request_buffer.addr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|state.TGT_SEND_REQ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|request_buffer.addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.addr[2] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|request_buffer.addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N22
cycloneive_lcell_comb \u_bridge_target|req_pending.addr[2]~feeder (
// Equation(s):
// \u_bridge_target|req_pending.addr[2]~feeder_combout  = \u_bridge_target|u_target_if|request_buffer.addr [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_if|request_buffer.addr [2]),
	.cin(gnd),
	.combout(\u_bridge_target|req_pending.addr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|req_pending.addr[2]~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|req_pending.addr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N23
dffeas \u_bridge_target|req_pending.addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|req_pending.addr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|req_pending.addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|req_pending.addr[2] .is_wysiwyg = "true";
defparam \u_bridge_target|req_pending.addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N12
cycloneive_lcell_comb \u_bridge_target|Selector14~0 (
// Equation(s):
// \u_bridge_target|Selector14~0_combout  = (\u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H~q  & (\u_bridge_target|req_pending.addr [10])) # (!\u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H~q  & ((\u_bridge_target|req_pending.addr [2])))

	.dataa(\u_bridge_target|req_pending.addr [10]),
	.datab(\u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H~q ),
	.datac(gnd),
	.datad(\u_bridge_target|req_pending.addr [2]),
	.cin(gnd),
	.combout(\u_bridge_target|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|Selector14~0 .lut_mask = 16'hBB88;
defparam \u_bridge_target|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N28
cycloneive_lcell_comb \bus_a|u_split_target_port|Decoder1~3 (
// Equation(s):
// \bus_a|u_split_target_port|Decoder1~3_combout  = (!\bus_a|u_split_target_port|data_bit_count [2] & (\bus_a|u_split_target_port|data_bit_count [1] & !\bus_a|u_split_target_port|data_bit_count [0]))

	.dataa(\bus_a|u_split_target_port|data_bit_count [2]),
	.datab(gnd),
	.datac(\bus_a|u_split_target_port|data_bit_count [1]),
	.datad(\bus_a|u_split_target_port|data_bit_count [0]),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|Decoder1~3 .lut_mask = 16'h0050;
defparam \bus_a|u_split_target_port|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N6
cycloneive_lcell_comb \bus_a|u_split_target_port|rx_data_shift~3 (
// Equation(s):
// \bus_a|u_split_target_port|rx_data_shift~3_combout  = (!\bus_a|u_split_target_port|Equal2~0_combout  & ((\bus_a|u_split_target_port|Decoder1~3_combout  & (\bus_a|forward_data~0_combout )) # (!\bus_a|u_split_target_port|Decoder1~3_combout  & 
// ((\bus_a|u_split_target_port|rx_data_shift [2])))))

	.dataa(\bus_a|forward_data~0_combout ),
	.datab(\bus_a|u_split_target_port|Decoder1~3_combout ),
	.datac(\bus_a|u_split_target_port|rx_data_shift [2]),
	.datad(\bus_a|u_split_target_port|Equal2~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|rx_data_shift~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_data_shift~3 .lut_mask = 16'h00B8;
defparam \bus_a|u_split_target_port|rx_data_shift~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N7
dffeas \bus_a|u_split_target_port|rx_data_shift[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|rx_data_shift~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|data_buffer~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|rx_data_shift [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_data_shift[2] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|rx_data_shift[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cycloneive_lcell_comb \bus_a|u_split_target_port|data_buffer~9 (
// Equation(s):
// \bus_a|u_split_target_port|data_buffer~9_combout  = (\bus_a|u_split_target_port|data_buffer~3_combout  & ((\bus_a|u_split_target_port|Decoder1~3_combout  & (\bus_a|forward_data~0_combout )) # (!\bus_a|u_split_target_port|Decoder1~3_combout  & 
// ((\bus_a|u_split_target_port|rx_data_shift [2])))))

	.dataa(\bus_a|forward_data~0_combout ),
	.datab(\bus_a|u_split_target_port|rx_data_shift [2]),
	.datac(\bus_a|u_split_target_port|Decoder1~3_combout ),
	.datad(\bus_a|u_split_target_port|data_buffer~3_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|data_buffer~9_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|data_buffer~9 .lut_mask = 16'hAC00;
defparam \bus_a|u_split_target_port|data_buffer~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N29
dffeas \bus_a|u_split_target_port|data_buffer[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|data_buffer~9_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|data_buffer[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|data_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|data_buffer[2] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|data_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N16
cycloneive_lcell_comb \bus_a|u_split_target_port|target_data_in~4 (
// Equation(s):
// \bus_a|u_split_target_port|target_data_in~4_combout  = (\bus_a|u_split_target_port|data_buffer [2] & \bus_a|u_split_target_port|addr_expect_data~q )

	.dataa(\bus_a|u_split_target_port|data_buffer [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus_a|u_split_target_port|addr_expect_data~q ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|target_data_in~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_data_in~4 .lut_mask = 16'hAA00;
defparam \bus_a|u_split_target_port|target_data_in~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N17
dffeas \bus_a|u_split_target_port|target_data_in[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|target_data_in~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|target_addr_in[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|target_data_in [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_data_in[2] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|target_data_in[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N20
cycloneive_lcell_comb \u_bridge_target|u_target_if|current_write_data[2]~feeder (
// Equation(s):
// \u_bridge_target|u_target_if|current_write_data[2]~feeder_combout  = \bus_a|u_split_target_port|target_data_in [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus_a|u_split_target_port|target_data_in [2]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|current_write_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|current_write_data[2]~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|u_target_if|current_write_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N21
dffeas \u_bridge_target|u_target_if|current_write_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|current_write_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|current_write_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|current_write_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|current_write_data[2] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|current_write_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N8
cycloneive_lcell_comb \u_bridge_target|u_target_if|request_buffer.write_data[2]~feeder (
// Equation(s):
// \u_bridge_target|u_target_if|request_buffer.write_data[2]~feeder_combout  = \u_bridge_target|u_target_if|current_write_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_if|current_write_data [2]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|request_buffer.write_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.write_data[2]~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|u_target_if|request_buffer.write_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N9
dffeas \u_bridge_target|u_target_if|request_buffer.write_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|request_buffer.write_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|state.TGT_SEND_REQ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|request_buffer.write_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.write_data[2] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|request_buffer.write_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N30
cycloneive_lcell_comb \u_bridge_target|req_pending.write_data[2]~feeder (
// Equation(s):
// \u_bridge_target|req_pending.write_data[2]~feeder_combout  = \u_bridge_target|u_target_if|request_buffer.write_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_if|request_buffer.write_data [2]),
	.cin(gnd),
	.combout(\u_bridge_target|req_pending.write_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|req_pending.write_data[2]~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|req_pending.write_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N31
dffeas \u_bridge_target|req_pending.write_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|req_pending.write_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|req_pending.write_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|req_pending.write_data[2] .is_wysiwyg = "true";
defparam \u_bridge_target|req_pending.write_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N13
dffeas \u_bridge_target|uart_data_in[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|Selector14~0_combout ),
	.asdata(\u_bridge_target|req_pending.write_data [2]),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_bridge_target|req_tx_state.REQ_TX_SEND_FLAGS~q ),
	.sload(\u_bridge_target|req_tx_state.REQ_TX_SEND_DATA~q ),
	.ena(\u_bridge_target|Selector16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|uart_data_in [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|uart_data_in[2] .is_wysiwyg = "true";
defparam \u_bridge_target|uart_data_in[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N0
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Tx|data[2]~feeder (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Tx|data[2]~feeder_combout  = \u_bridge_target|uart_data_in [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|uart_data_in [2]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Tx|data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|data[2]~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|u_target_uart|uart_Tx|data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N1
dffeas \u_bridge_target|u_target_uart|uart_Tx|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_uart|uart_Tx|data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_uart|uart_Tx|flag2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_Tx|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|data[2] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_Tx|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N22
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Tx|Mux0~3 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Tx|Mux0~3_combout  = (\u_bridge_target|u_target_uart|uart_Tx|Mux0~2_combout  & (((\u_bridge_target|u_target_uart|uart_Tx|data [3])) # (!\u_bridge_target|u_target_uart|uart_Tx|bit_pos [1]))) # 
// (!\u_bridge_target|u_target_uart|uart_Tx|Mux0~2_combout  & (\u_bridge_target|u_target_uart|uart_Tx|bit_pos [1] & ((\u_bridge_target|u_target_uart|uart_Tx|data [2]))))

	.dataa(\u_bridge_target|u_target_uart|uart_Tx|Mux0~2_combout ),
	.datab(\u_bridge_target|u_target_uart|uart_Tx|bit_pos [1]),
	.datac(\u_bridge_target|u_target_uart|uart_Tx|data [3]),
	.datad(\u_bridge_target|u_target_uart|uart_Tx|data [2]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Tx|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|Mux0~3 .lut_mask = 16'hE6A2;
defparam \u_bridge_target|u_target_uart|uart_Tx|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N6
cycloneive_lcell_comb \u_bridge_target|u_target_if|Add2~0 (
// Equation(s):
// \u_bridge_target|u_target_if|Add2~0_combout  = (\bus_a|u_split_target_port|target_addr_in [13]) # (\bus_a|u_split_target_port|target_addr_in [12])

	.dataa(gnd),
	.datab(\bus_a|u_split_target_port|target_addr_in [13]),
	.datac(gnd),
	.datad(\bus_a|u_split_target_port|target_addr_in [12]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|Add2~0 .lut_mask = 16'hFFCC;
defparam \u_bridge_target|u_target_if|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N22
cycloneive_lcell_comb \u_bridge_target|u_target_if|Add3~2 (
// Equation(s):
// \u_bridge_target|u_target_if|Add3~2_combout  = (\bus_a|u_split_target_port|target_addr_in [12] & (!\u_bridge_target|u_target_if|Add3~1 )) # (!\bus_a|u_split_target_port|target_addr_in [12] & (\u_bridge_target|u_target_if|Add3~1  & VCC))
// \u_bridge_target|u_target_if|Add3~3  = CARRY((\bus_a|u_split_target_port|target_addr_in [12] & !\u_bridge_target|u_target_if|Add3~1 ))

	.dataa(\bus_a|u_split_target_port|target_addr_in [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_bridge_target|u_target_if|Add3~1 ),
	.combout(\u_bridge_target|u_target_if|Add3~2_combout ),
	.cout(\u_bridge_target|u_target_if|Add3~3 ));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|Add3~2 .lut_mask = 16'h5A0A;
defparam \u_bridge_target|u_target_if|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N24
cycloneive_lcell_comb \u_bridge_target|u_target_if|Add3~4 (
// Equation(s):
// \u_bridge_target|u_target_if|Add3~4_combout  = (\u_bridge_target|u_target_if|Add3~3  & (\bus_a|u_split_target_port|target_addr_in [12] $ (\bus_a|u_split_target_port|target_addr_in [13] $ (GND)))) # (!\u_bridge_target|u_target_if|Add3~3  & 
// ((\bus_a|u_split_target_port|target_addr_in [12] $ (!\bus_a|u_split_target_port|target_addr_in [13])) # (GND)))
// \u_bridge_target|u_target_if|Add3~5  = CARRY((\bus_a|u_split_target_port|target_addr_in [12] $ (!\bus_a|u_split_target_port|target_addr_in [13])) # (!\u_bridge_target|u_target_if|Add3~3 ))

	.dataa(\bus_a|u_split_target_port|target_addr_in [12]),
	.datab(\bus_a|u_split_target_port|target_addr_in [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_bridge_target|u_target_if|Add3~3 ),
	.combout(\u_bridge_target|u_target_if|Add3~4_combout ),
	.cout(\u_bridge_target|u_target_if|Add3~5 ));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|Add3~4 .lut_mask = 16'h699F;
defparam \u_bridge_target|u_target_if|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N26
cycloneive_lcell_comb \u_bridge_target|u_target_if|Add3~6 (
// Equation(s):
// \u_bridge_target|u_target_if|Add3~6_combout  = (\u_bridge_target|u_target_if|Add3~5  & ((\bus_a|u_split_target_port|target_addr_in [14] $ (!\u_bridge_target|u_target_if|Add2~0_combout )))) # (!\u_bridge_target|u_target_if|Add3~5  & 
// (\bus_a|u_split_target_port|target_addr_in [14] $ ((\u_bridge_target|u_target_if|Add2~0_combout ))))
// \u_bridge_target|u_target_if|Add3~7  = CARRY((!\u_bridge_target|u_target_if|Add3~5  & (\bus_a|u_split_target_port|target_addr_in [14] $ (\u_bridge_target|u_target_if|Add2~0_combout ))))

	.dataa(\bus_a|u_split_target_port|target_addr_in [14]),
	.datab(\u_bridge_target|u_target_if|Add2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_bridge_target|u_target_if|Add3~5 ),
	.combout(\u_bridge_target|u_target_if|Add3~6_combout ),
	.cout(\u_bridge_target|u_target_if|Add3~7 ));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|Add3~6 .lut_mask = 16'h9606;
defparam \u_bridge_target|u_target_if|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N12
cycloneive_lcell_comb \u_bridge_target|u_target_if|Add2~1 (
// Equation(s):
// \u_bridge_target|u_target_if|Add2~1_combout  = (\bus_a|u_split_target_port|target_addr_in [14]) # ((\bus_a|u_split_target_port|target_addr_in [13]) # (\bus_a|u_split_target_port|target_addr_in [12]))

	.dataa(\bus_a|u_split_target_port|target_addr_in [14]),
	.datab(\bus_a|u_split_target_port|target_addr_in [13]),
	.datac(gnd),
	.datad(\bus_a|u_split_target_port|target_addr_in [12]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|Add2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|Add2~1 .lut_mask = 16'hFFEE;
defparam \u_bridge_target|u_target_if|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N28
cycloneive_lcell_comb \u_bridge_target|u_target_if|Add3~8 (
// Equation(s):
// \u_bridge_target|u_target_if|Add3~8_combout  = \bus_a|u_split_target_port|target_addr_in [15] $ (\u_bridge_target|u_target_if|Add3~7  $ (\u_bridge_target|u_target_if|Add2~1_combout ))

	.dataa(gnd),
	.datab(\bus_a|u_split_target_port|target_addr_in [15]),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_if|Add2~1_combout ),
	.cin(\u_bridge_target|u_target_if|Add3~7 ),
	.combout(\u_bridge_target|u_target_if|Add3~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|Add3~8 .lut_mask = 16'hC33C;
defparam \u_bridge_target|u_target_if|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N18
cycloneive_lcell_comb \u_bridge_target|u_target_if|map_to_bus_b~8 (
// Equation(s):
// \u_bridge_target|u_target_if|map_to_bus_b~8_combout  = ((!\u_bridge_target|u_target_if|LessThan3~5_combout  & (\u_bridge_target|u_target_if|Add3~6_combout  $ (\u_bridge_target|u_target_if|Add3~8_combout )))) # (!\u_bridge_target|u_target_if|Add2~0_combout 
// )

	.dataa(\u_bridge_target|u_target_if|Add3~6_combout ),
	.datab(\u_bridge_target|u_target_if|LessThan3~5_combout ),
	.datac(\u_bridge_target|u_target_if|Add2~0_combout ),
	.datad(\u_bridge_target|u_target_if|Add3~8_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|map_to_bus_b~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|map_to_bus_b~8 .lut_mask = 16'h1F2F;
defparam \u_bridge_target|u_target_if|map_to_bus_b~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N16
cycloneive_lcell_comb \u_bridge_target|u_target_if|map_to_bus_b~9 (
// Equation(s):
// \u_bridge_target|u_target_if|map_to_bus_b~9_combout  = (\u_bridge_target|u_target_if|map_to_bus_b~2_combout  & \u_bridge_target|u_target_if|map_to_bus_b~8_combout )

	.dataa(gnd),
	.datab(\u_bridge_target|u_target_if|map_to_bus_b~2_combout ),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_if|map_to_bus_b~8_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|map_to_bus_b~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|map_to_bus_b~9 .lut_mask = 16'hCC00;
defparam \u_bridge_target|u_target_if|map_to_bus_b~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N17
dffeas \u_bridge_target|u_target_if|current_addr_b[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|map_to_bus_b~9_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|current_uses_split_path~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|current_addr_b [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|current_addr_b[15] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|current_addr_b[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N0
cycloneive_lcell_comb \u_bridge_target|u_target_if|request_buffer.addr[15]~feeder (
// Equation(s):
// \u_bridge_target|u_target_if|request_buffer.addr[15]~feeder_combout  = \u_bridge_target|u_target_if|current_addr_b [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_if|current_addr_b [15]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|request_buffer.addr[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.addr[15]~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|u_target_if|request_buffer.addr[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N1
dffeas \u_bridge_target|u_target_if|request_buffer.addr[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|request_buffer.addr[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|state.TGT_SEND_REQ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|request_buffer.addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.addr[15] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|request_buffer.addr[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N5
dffeas \u_bridge_target|req_pending.addr[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_bridge_target|u_target_if|request_buffer.addr [15]),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_bridge_target|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|req_pending.addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|req_pending.addr[15] .is_wysiwyg = "true";
defparam \u_bridge_target|req_pending.addr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N22
cycloneive_lcell_comb \bus_a|u_split_target_port|rx_addr_shift~9 (
// Equation(s):
// \bus_a|u_split_target_port|rx_addr_shift~9_combout  = (\bus_a|u_split_target_port|updated_addr~8_combout  & ((!\bus_a|u_split_target_port|addr_bit_count [0]) # (!\bus_a|u_split_target_port|Equal1~0_combout )))

	.dataa(\bus_a|u_split_target_port|Equal1~0_combout ),
	.datab(gnd),
	.datac(\bus_a|u_split_target_port|addr_bit_count [0]),
	.datad(\bus_a|u_split_target_port|updated_addr~8_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|rx_addr_shift~9_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_addr_shift~9 .lut_mask = 16'h5F00;
defparam \bus_a|u_split_target_port|rx_addr_shift~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N23
dffeas \bus_a|u_split_target_port|rx_addr_shift[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|rx_addr_shift~9_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|rx_addr_shift[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|rx_addr_shift [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_addr_shift[7] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|rx_addr_shift[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N6
cycloneive_lcell_comb \bus_a|u_split_target_port|updated_addr~8 (
// Equation(s):
// \bus_a|u_split_target_port|updated_addr~8_combout  = (\bus_a|u_split_target_port|Decoder0~0_combout  & ((\bus_a|u_split_target_port|addr_bit_count [3] & (\bus_a|u_split_target_port|rx_addr_shift [7])) # (!\bus_a|u_split_target_port|addr_bit_count [3] & 
// ((\bus_a|forward_data~0_combout ))))) # (!\bus_a|u_split_target_port|Decoder0~0_combout  & (((\bus_a|u_split_target_port|rx_addr_shift [7]))))

	.dataa(\bus_a|u_split_target_port|Decoder0~0_combout ),
	.datab(\bus_a|u_split_target_port|addr_bit_count [3]),
	.datac(\bus_a|u_split_target_port|rx_addr_shift [7]),
	.datad(\bus_a|forward_data~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|updated_addr~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|updated_addr~8 .lut_mask = 16'hF2D0;
defparam \bus_a|u_split_target_port|updated_addr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N7
dffeas \bus_a|u_split_target_port|addr_buffer[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|updated_addr~8_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|addr_buffer[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|addr_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|addr_buffer[7] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|addr_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N5
dffeas \bus_a|u_split_target_port|target_addr_in[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_a|u_split_target_port|addr_buffer [7]),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus_a|u_split_target_port|target_addr_in[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|target_addr_in [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_addr_in[7] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|target_addr_in[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N20
cycloneive_lcell_comb \u_bridge_target|u_target_if|map_to_bus_b~10 (
// Equation(s):
// \u_bridge_target|u_target_if|map_to_bus_b~10_combout  = (\bus_a|u_split_target_port|target_addr_in [7] & \u_bridge_target|u_target_if|map_to_bus_b~2_combout )

	.dataa(\bus_a|u_split_target_port|target_addr_in [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_if|map_to_bus_b~2_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|map_to_bus_b~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|map_to_bus_b~10 .lut_mask = 16'hAA00;
defparam \u_bridge_target|u_target_if|map_to_bus_b~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N21
dffeas \u_bridge_target|u_target_if|current_addr_b[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|map_to_bus_b~10_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|current_uses_split_path~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|current_addr_b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|current_addr_b[7] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|current_addr_b[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N28
cycloneive_lcell_comb \u_bridge_target|u_target_if|request_buffer.addr[7]~feeder (
// Equation(s):
// \u_bridge_target|u_target_if|request_buffer.addr[7]~feeder_combout  = \u_bridge_target|u_target_if|current_addr_b [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_if|current_addr_b [7]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|request_buffer.addr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.addr[7]~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|u_target_if|request_buffer.addr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N29
dffeas \u_bridge_target|u_target_if|request_buffer.addr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|request_buffer.addr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|state.TGT_SEND_REQ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|request_buffer.addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.addr[7] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|request_buffer.addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N20
cycloneive_lcell_comb \u_bridge_target|req_pending.addr[7]~feeder (
// Equation(s):
// \u_bridge_target|req_pending.addr[7]~feeder_combout  = \u_bridge_target|u_target_if|request_buffer.addr [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_if|request_buffer.addr [7]),
	.cin(gnd),
	.combout(\u_bridge_target|req_pending.addr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|req_pending.addr[7]~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|req_pending.addr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N21
dffeas \u_bridge_target|req_pending.addr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|req_pending.addr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|req_pending.addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|req_pending.addr[7] .is_wysiwyg = "true";
defparam \u_bridge_target|req_pending.addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N2
cycloneive_lcell_comb \u_bridge_target|Selector9~0 (
// Equation(s):
// \u_bridge_target|Selector9~0_combout  = (\u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H~q  & (\u_bridge_target|req_pending.addr [15])) # (!\u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H~q  & ((\u_bridge_target|req_pending.addr [7])))

	.dataa(\u_bridge_target|req_pending.addr [15]),
	.datab(\u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H~q ),
	.datac(gnd),
	.datad(\u_bridge_target|req_pending.addr [7]),
	.cin(gnd),
	.combout(\u_bridge_target|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|Selector9~0 .lut_mask = 16'hBB88;
defparam \u_bridge_target|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneive_lcell_comb \bus_a|u_split_target_port|data_buffer~8 (
// Equation(s):
// \bus_a|u_split_target_port|data_buffer~8_combout  = (\bus_a|forward_data~0_combout  & (\bus_a|u_split_target_port|data_buffer~2_combout  & \bus_a|u_split_target_port|Equal2~0_combout ))

	.dataa(\bus_a|forward_data~0_combout ),
	.datab(\bus_a|u_split_target_port|data_buffer~2_combout ),
	.datac(gnd),
	.datad(\bus_a|u_split_target_port|Equal2~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|data_buffer~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|data_buffer~8 .lut_mask = 16'h8800;
defparam \bus_a|u_split_target_port|data_buffer~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N23
dffeas \bus_a|u_split_target_port|data_buffer[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|data_buffer~8_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|data_buffer[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|data_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|data_buffer[7] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|data_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N2
cycloneive_lcell_comb \bus_a|u_split_target_port|target_data_in~3 (
// Equation(s):
// \bus_a|u_split_target_port|target_data_in~3_combout  = (\bus_a|u_split_target_port|data_buffer [7] & \bus_a|u_split_target_port|addr_expect_data~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_a|u_split_target_port|data_buffer [7]),
	.datad(\bus_a|u_split_target_port|addr_expect_data~q ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|target_data_in~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_data_in~3 .lut_mask = 16'hF000;
defparam \bus_a|u_split_target_port|target_data_in~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N3
dffeas \bus_a|u_split_target_port|target_data_in[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|target_data_in~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|target_addr_in[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|target_data_in [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_data_in[7] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|target_data_in[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N10
cycloneive_lcell_comb \u_bridge_target|u_target_if|current_write_data[7]~feeder (
// Equation(s):
// \u_bridge_target|u_target_if|current_write_data[7]~feeder_combout  = \bus_a|u_split_target_port|target_data_in [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus_a|u_split_target_port|target_data_in [7]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|current_write_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|current_write_data[7]~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|u_target_if|current_write_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N11
dffeas \u_bridge_target|u_target_if|current_write_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|current_write_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|current_write_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|current_write_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|current_write_data[7] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|current_write_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N2
cycloneive_lcell_comb \u_bridge_target|u_target_if|request_buffer.write_data[7]~feeder (
// Equation(s):
// \u_bridge_target|u_target_if|request_buffer.write_data[7]~feeder_combout  = \u_bridge_target|u_target_if|current_write_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_if|current_write_data [7]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|request_buffer.write_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.write_data[7]~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|u_target_if|request_buffer.write_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N3
dffeas \u_bridge_target|u_target_if|request_buffer.write_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|request_buffer.write_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|state.TGT_SEND_REQ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|request_buffer.write_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.write_data[7] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|request_buffer.write_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N14
cycloneive_lcell_comb \u_bridge_target|req_pending.write_data[7]~feeder (
// Equation(s):
// \u_bridge_target|req_pending.write_data[7]~feeder_combout  = \u_bridge_target|u_target_if|request_buffer.write_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_bridge_target|u_target_if|request_buffer.write_data [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_bridge_target|req_pending.write_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|req_pending.write_data[7]~feeder .lut_mask = 16'hF0F0;
defparam \u_bridge_target|req_pending.write_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N15
dffeas \u_bridge_target|req_pending.write_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|req_pending.write_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|req_pending.write_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|req_pending.write_data[7] .is_wysiwyg = "true";
defparam \u_bridge_target|req_pending.write_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N3
dffeas \u_bridge_target|uart_data_in[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|Selector9~0_combout ),
	.asdata(\u_bridge_target|req_pending.write_data [7]),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_bridge_target|req_tx_state.REQ_TX_SEND_FLAGS~q ),
	.sload(\u_bridge_target|req_tx_state.REQ_TX_SEND_DATA~q ),
	.ena(\u_bridge_target|Selector16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|uart_data_in [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|uart_data_in[7] .is_wysiwyg = "true";
defparam \u_bridge_target|uart_data_in[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N2
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Tx|data[7]~feeder (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Tx|data[7]~feeder_combout  = \u_bridge_target|uart_data_in [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|uart_data_in [7]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Tx|data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|data[7]~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|u_target_uart|uart_Tx|data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N3
dffeas \u_bridge_target|u_target_uart|uart_Tx|data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_uart|uart_Tx|data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_uart|uart_Tx|flag2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_Tx|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|data[7] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_Tx|data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N10
cycloneive_lcell_comb \u_bridge_target|u_target_if|map_to_bus_b~0 (
// Equation(s):
// \u_bridge_target|u_target_if|map_to_bus_b~0_combout  = (\u_bridge_target|u_target_if|LessThan3~4_combout  & ((\bus_a|u_split_target_port|target_addr_in [13] & (!\bus_a|u_split_target_port|target_addr_in [12] & !\bus_a|u_split_target_port|target_addr_in 
// [11])) # (!\bus_a|u_split_target_port|target_addr_in [13] & (\bus_a|u_split_target_port|target_addr_in [12]))))

	.dataa(\u_bridge_target|u_target_if|LessThan3~4_combout ),
	.datab(\bus_a|u_split_target_port|target_addr_in [13]),
	.datac(\bus_a|u_split_target_port|target_addr_in [12]),
	.datad(\bus_a|u_split_target_port|target_addr_in [11]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|map_to_bus_b~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|map_to_bus_b~0 .lut_mask = 16'h2028;
defparam \u_bridge_target|u_target_if|map_to_bus_b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N14
cycloneive_lcell_comb \u_bridge_target|u_target_if|LessThan3~6 (
// Equation(s):
// \u_bridge_target|u_target_if|LessThan3~6_combout  = (!\bus_a|u_split_target_port|target_addr_in [14] & (\u_bridge_target|u_target_if|LessThan3~5_combout  & \bus_a|u_split_target_port|target_addr_in [15]))

	.dataa(\bus_a|u_split_target_port|target_addr_in [14]),
	.datab(\u_bridge_target|u_target_if|LessThan3~5_combout ),
	.datac(gnd),
	.datad(\bus_a|u_split_target_port|target_addr_in [15]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|LessThan3~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|LessThan3~6 .lut_mask = 16'h4400;
defparam \u_bridge_target|u_target_if|LessThan3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N24
cycloneive_lcell_comb \u_bridge_target|u_target_if|map_to_bus_b~1 (
// Equation(s):
// \u_bridge_target|u_target_if|map_to_bus_b~1_combout  = (\u_bridge_target|u_target_if|map_to_bus_b~0_combout  & ((\u_bridge_target|u_target_if|LessThan3~6_combout  & (!\u_bridge_target|u_target_if|Add2~0_combout )) # 
// (!\u_bridge_target|u_target_if|LessThan3~6_combout  & ((!\u_bridge_target|u_target_if|Add3~6_combout )))))

	.dataa(\u_bridge_target|u_target_if|map_to_bus_b~0_combout ),
	.datab(\u_bridge_target|u_target_if|Add2~0_combout ),
	.datac(\u_bridge_target|u_target_if|Add3~6_combout ),
	.datad(\u_bridge_target|u_target_if|LessThan3~6_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|map_to_bus_b~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|map_to_bus_b~1 .lut_mask = 16'h220A;
defparam \u_bridge_target|u_target_if|map_to_bus_b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N25
dffeas \u_bridge_target|u_target_if|current_addr_b[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|map_to_bus_b~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|current_uses_split_path~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|current_addr_b [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|current_addr_b[14] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|current_addr_b[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N6
cycloneive_lcell_comb \u_bridge_target|u_target_if|request_buffer.addr[14]~feeder (
// Equation(s):
// \u_bridge_target|u_target_if|request_buffer.addr[14]~feeder_combout  = \u_bridge_target|u_target_if|current_addr_b [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_if|current_addr_b [14]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|request_buffer.addr[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.addr[14]~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|u_target_if|request_buffer.addr[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N7
dffeas \u_bridge_target|u_target_if|request_buffer.addr[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|request_buffer.addr[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|state.TGT_SEND_REQ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|request_buffer.addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.addr[14] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|request_buffer.addr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N0
cycloneive_lcell_comb \u_bridge_target|req_pending.addr[14]~feeder (
// Equation(s):
// \u_bridge_target|req_pending.addr[14]~feeder_combout  = \u_bridge_target|u_target_if|request_buffer.addr [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_if|request_buffer.addr [14]),
	.cin(gnd),
	.combout(\u_bridge_target|req_pending.addr[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|req_pending.addr[14]~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|req_pending.addr[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N1
dffeas \u_bridge_target|req_pending.addr[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|req_pending.addr[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|req_pending.addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|req_pending.addr[14] .is_wysiwyg = "true";
defparam \u_bridge_target|req_pending.addr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N10
cycloneive_lcell_comb \bus_a|u_split_target_port|rx_addr_shift~6 (
// Equation(s):
// \bus_a|u_split_target_port|rx_addr_shift~6_combout  = (\bus_a|u_split_target_port|updated_addr~5_combout  & ((!\bus_a|u_split_target_port|addr_bit_count [0]) # (!\bus_a|u_split_target_port|Equal1~0_combout )))

	.dataa(\bus_a|u_split_target_port|Equal1~0_combout ),
	.datab(\bus_a|u_split_target_port|addr_bit_count [0]),
	.datac(\bus_a|u_split_target_port|updated_addr~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|rx_addr_shift~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_addr_shift~6 .lut_mask = 16'h7070;
defparam \bus_a|u_split_target_port|rx_addr_shift~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N11
dffeas \bus_a|u_split_target_port|rx_addr_shift[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|rx_addr_shift~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|rx_addr_shift[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|rx_addr_shift [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_addr_shift[6] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|rx_addr_shift[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cycloneive_lcell_comb \bus_a|u_split_target_port|updated_addr~5 (
// Equation(s):
// \bus_a|u_split_target_port|updated_addr~5_combout  = (\bus_a|u_split_target_port|Decoder0~1_combout  & ((\bus_a|u_split_target_port|addr_bit_count [3] & (\bus_a|u_split_target_port|rx_addr_shift [6])) # (!\bus_a|u_split_target_port|addr_bit_count [3] & 
// ((\bus_a|forward_data~0_combout ))))) # (!\bus_a|u_split_target_port|Decoder0~1_combout  & (\bus_a|u_split_target_port|rx_addr_shift [6]))

	.dataa(\bus_a|u_split_target_port|rx_addr_shift [6]),
	.datab(\bus_a|u_split_target_port|Decoder0~1_combout ),
	.datac(\bus_a|u_split_target_port|addr_bit_count [3]),
	.datad(\bus_a|forward_data~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|updated_addr~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|updated_addr~5 .lut_mask = 16'hAEA2;
defparam \bus_a|u_split_target_port|updated_addr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N9
dffeas \bus_a|u_split_target_port|addr_buffer[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|updated_addr~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|addr_buffer[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|addr_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|addr_buffer[6] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|addr_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N4
cycloneive_lcell_comb \bus_a|u_split_target_port|target_addr_in[6]~feeder (
// Equation(s):
// \bus_a|u_split_target_port|target_addr_in[6]~feeder_combout  = \bus_a|u_split_target_port|addr_buffer [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus_a|u_split_target_port|addr_buffer [6]),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|target_addr_in[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_addr_in[6]~feeder .lut_mask = 16'hFF00;
defparam \bus_a|u_split_target_port|target_addr_in[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N5
dffeas \bus_a|u_split_target_port|target_addr_in[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|target_addr_in[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|target_addr_in[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|target_addr_in [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_addr_in[6] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|target_addr_in[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N2
cycloneive_lcell_comb \u_bridge_target|u_target_if|map_to_bus_b~3 (
// Equation(s):
// \u_bridge_target|u_target_if|map_to_bus_b~3_combout  = (\bus_a|u_split_target_port|target_addr_in [6] & \u_bridge_target|u_target_if|map_to_bus_b~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_a|u_split_target_port|target_addr_in [6]),
	.datad(\u_bridge_target|u_target_if|map_to_bus_b~2_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|map_to_bus_b~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|map_to_bus_b~3 .lut_mask = 16'hF000;
defparam \u_bridge_target|u_target_if|map_to_bus_b~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N3
dffeas \u_bridge_target|u_target_if|current_addr_b[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|map_to_bus_b~3_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|current_uses_split_path~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|current_addr_b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|current_addr_b[6] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|current_addr_b[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N9
dffeas \u_bridge_target|u_target_if|request_buffer.addr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_bridge_target|u_target_if|current_addr_b [6]),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_bridge_target|u_target_if|state.TGT_SEND_REQ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|request_buffer.addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.addr[6] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|request_buffer.addr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N3
dffeas \u_bridge_target|req_pending.addr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_bridge_target|u_target_if|request_buffer.addr [6]),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_bridge_target|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|req_pending.addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|req_pending.addr[6] .is_wysiwyg = "true";
defparam \u_bridge_target|req_pending.addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N6
cycloneive_lcell_comb \u_bridge_target|Selector10~0 (
// Equation(s):
// \u_bridge_target|Selector10~0_combout  = (\u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H~q  & (\u_bridge_target|req_pending.addr [14])) # (!\u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H~q  & ((\u_bridge_target|req_pending.addr [6])))

	.dataa(\u_bridge_target|req_pending.addr [14]),
	.datab(\u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H~q ),
	.datac(gnd),
	.datad(\u_bridge_target|req_pending.addr [6]),
	.cin(gnd),
	.combout(\u_bridge_target|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|Selector10~0 .lut_mask = 16'hBB88;
defparam \u_bridge_target|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cycloneive_lcell_comb \bus_a|u_split_target_port|Decoder1~0 (
// Equation(s):
// \bus_a|u_split_target_port|Decoder1~0_combout  = (\bus_a|u_split_target_port|data_bit_count [2] & (\bus_a|u_split_target_port|data_bit_count [1] & !\bus_a|u_split_target_port|data_bit_count [0]))

	.dataa(\bus_a|u_split_target_port|data_bit_count [2]),
	.datab(gnd),
	.datac(\bus_a|u_split_target_port|data_bit_count [1]),
	.datad(\bus_a|u_split_target_port|data_bit_count [0]),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|Decoder1~0 .lut_mask = 16'h00A0;
defparam \bus_a|u_split_target_port|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N2
cycloneive_lcell_comb \bus_a|u_split_target_port|rx_data_shift~0 (
// Equation(s):
// \bus_a|u_split_target_port|rx_data_shift~0_combout  = (!\bus_a|u_split_target_port|Equal2~0_combout  & ((\bus_a|u_split_target_port|Decoder1~0_combout  & ((\bus_a|forward_data~0_combout ))) # (!\bus_a|u_split_target_port|Decoder1~0_combout  & 
// (\bus_a|u_split_target_port|rx_data_shift [6]))))

	.dataa(\bus_a|u_split_target_port|Equal2~0_combout ),
	.datab(\bus_a|u_split_target_port|Decoder1~0_combout ),
	.datac(\bus_a|u_split_target_port|rx_data_shift [6]),
	.datad(\bus_a|forward_data~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|rx_data_shift~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_data_shift~0 .lut_mask = 16'h5410;
defparam \bus_a|u_split_target_port|rx_data_shift~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N3
dffeas \bus_a|u_split_target_port|rx_data_shift[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|rx_data_shift~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|data_buffer~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|rx_data_shift [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_data_shift[6] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|rx_data_shift[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N20
cycloneive_lcell_comb \bus_a|u_split_target_port|data_buffer~4 (
// Equation(s):
// \bus_a|u_split_target_port|data_buffer~4_combout  = (\bus_a|u_split_target_port|data_buffer~3_combout  & ((\bus_a|u_split_target_port|Decoder1~0_combout  & (\bus_a|forward_data~0_combout )) # (!\bus_a|u_split_target_port|Decoder1~0_combout  & 
// ((\bus_a|u_split_target_port|rx_data_shift [6])))))

	.dataa(\bus_a|forward_data~0_combout ),
	.datab(\bus_a|u_split_target_port|rx_data_shift [6]),
	.datac(\bus_a|u_split_target_port|Decoder1~0_combout ),
	.datad(\bus_a|u_split_target_port|data_buffer~3_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|data_buffer~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|data_buffer~4 .lut_mask = 16'hAC00;
defparam \bus_a|u_split_target_port|data_buffer~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N21
dffeas \bus_a|u_split_target_port|data_buffer[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|data_buffer~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|data_buffer[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|data_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|data_buffer[6] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|data_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N28
cycloneive_lcell_comb \bus_a|u_split_target_port|target_data_in~0 (
// Equation(s):
// \bus_a|u_split_target_port|target_data_in~0_combout  = (\bus_a|u_split_target_port|data_buffer [6] & \bus_a|u_split_target_port|addr_expect_data~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_a|u_split_target_port|data_buffer [6]),
	.datad(\bus_a|u_split_target_port|addr_expect_data~q ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|target_data_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_data_in~0 .lut_mask = 16'hF000;
defparam \bus_a|u_split_target_port|target_data_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N29
dffeas \bus_a|u_split_target_port|target_data_in[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|target_data_in~0_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|target_addr_in[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|target_data_in [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_data_in[6] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|target_data_in[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N0
cycloneive_lcell_comb \u_bridge_target|u_target_if|current_write_data[6]~feeder (
// Equation(s):
// \u_bridge_target|u_target_if|current_write_data[6]~feeder_combout  = \bus_a|u_split_target_port|target_data_in [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus_a|u_split_target_port|target_data_in [6]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|current_write_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|current_write_data[6]~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|u_target_if|current_write_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N1
dffeas \u_bridge_target|u_target_if|current_write_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|current_write_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|current_write_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|current_write_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|current_write_data[6] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|current_write_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N16
cycloneive_lcell_comb \u_bridge_target|u_target_if|request_buffer.write_data[6]~feeder (
// Equation(s):
// \u_bridge_target|u_target_if|request_buffer.write_data[6]~feeder_combout  = \u_bridge_target|u_target_if|current_write_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_if|current_write_data [6]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|request_buffer.write_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.write_data[6]~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|u_target_if|request_buffer.write_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N17
dffeas \u_bridge_target|u_target_if|request_buffer.write_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|request_buffer.write_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|state.TGT_SEND_REQ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|request_buffer.write_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.write_data[6] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|request_buffer.write_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N22
cycloneive_lcell_comb \u_bridge_target|req_pending.write_data[6]~feeder (
// Equation(s):
// \u_bridge_target|req_pending.write_data[6]~feeder_combout  = \u_bridge_target|u_target_if|request_buffer.write_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_if|request_buffer.write_data [6]),
	.cin(gnd),
	.combout(\u_bridge_target|req_pending.write_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|req_pending.write_data[6]~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|req_pending.write_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N23
dffeas \u_bridge_target|req_pending.write_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|req_pending.write_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|req_pending.write_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|req_pending.write_data[6] .is_wysiwyg = "true";
defparam \u_bridge_target|req_pending.write_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N7
dffeas \u_bridge_target|uart_data_in[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|Selector10~0_combout ),
	.asdata(\u_bridge_target|req_pending.write_data [6]),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_bridge_target|req_tx_state.REQ_TX_SEND_FLAGS~q ),
	.sload(\u_bridge_target|req_tx_state.REQ_TX_SEND_DATA~q ),
	.ena(\u_bridge_target|Selector16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|uart_data_in [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|uart_data_in[6] .is_wysiwyg = "true";
defparam \u_bridge_target|uart_data_in[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N29
dffeas \u_bridge_target|u_target_uart|uart_Tx|data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_bridge_target|uart_data_in [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_bridge_target|u_target_uart|uart_Tx|flag2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_Tx|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|data[6] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_Tx|data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N16
cycloneive_lcell_comb \u_bridge_target|u_target_if|map_to_bus_b~6 (
// Equation(s):
// \u_bridge_target|u_target_if|map_to_bus_b~6_combout  = (\u_bridge_target|u_target_if|map_to_bus_b~0_combout  & ((\u_bridge_target|u_target_if|LessThan3~6_combout  & ((!\bus_a|u_split_target_port|target_addr_in [12]))) # 
// (!\u_bridge_target|u_target_if|LessThan3~6_combout  & (\u_bridge_target|u_target_if|Add3~2_combout ))))

	.dataa(\u_bridge_target|u_target_if|map_to_bus_b~0_combout ),
	.datab(\u_bridge_target|u_target_if|Add3~2_combout ),
	.datac(\bus_a|u_split_target_port|target_addr_in [12]),
	.datad(\u_bridge_target|u_target_if|LessThan3~6_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|map_to_bus_b~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|map_to_bus_b~6 .lut_mask = 16'h0A88;
defparam \u_bridge_target|u_target_if|map_to_bus_b~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N17
dffeas \u_bridge_target|u_target_if|current_addr_b[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|map_to_bus_b~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|current_uses_split_path~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|current_addr_b [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|current_addr_b[12] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|current_addr_b[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N4
cycloneive_lcell_comb \u_bridge_target|u_target_if|request_buffer.addr[12]~feeder (
// Equation(s):
// \u_bridge_target|u_target_if|request_buffer.addr[12]~feeder_combout  = \u_bridge_target|u_target_if|current_addr_b [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_bridge_target|u_target_if|current_addr_b [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|request_buffer.addr[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.addr[12]~feeder .lut_mask = 16'hF0F0;
defparam \u_bridge_target|u_target_if|request_buffer.addr[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N5
dffeas \u_bridge_target|u_target_if|request_buffer.addr[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|request_buffer.addr[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|state.TGT_SEND_REQ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|request_buffer.addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.addr[12] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|request_buffer.addr[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N15
dffeas \u_bridge_target|req_pending.addr[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_bridge_target|u_target_if|request_buffer.addr [12]),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_bridge_target|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|req_pending.addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|req_pending.addr[12] .is_wysiwyg = "true";
defparam \u_bridge_target|req_pending.addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N20
cycloneive_lcell_comb \bus_a|u_split_target_port|rx_addr_shift~8 (
// Equation(s):
// \bus_a|u_split_target_port|rx_addr_shift~8_combout  = (\bus_a|u_split_target_port|updated_addr~7_combout  & ((!\bus_a|u_split_target_port|addr_bit_count [0]) # (!\bus_a|u_split_target_port|Equal1~0_combout )))

	.dataa(\bus_a|u_split_target_port|Equal1~0_combout ),
	.datab(gnd),
	.datac(\bus_a|u_split_target_port|addr_bit_count [0]),
	.datad(\bus_a|u_split_target_port|updated_addr~7_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|rx_addr_shift~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_addr_shift~8 .lut_mask = 16'h5F00;
defparam \bus_a|u_split_target_port|rx_addr_shift~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N21
dffeas \bus_a|u_split_target_port|rx_addr_shift[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|rx_addr_shift~8_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|rx_addr_shift[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|rx_addr_shift [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_addr_shift[4] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|rx_addr_shift[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneive_lcell_comb \bus_a|u_split_target_port|updated_addr~7 (
// Equation(s):
// \bus_a|u_split_target_port|updated_addr~7_combout  = (\bus_a|u_split_target_port|Decoder0~2_combout  & ((\bus_a|u_split_target_port|addr_bit_count [3] & (\bus_a|u_split_target_port|rx_addr_shift [4])) # (!\bus_a|u_split_target_port|addr_bit_count [3] & 
// ((\bus_a|forward_data~0_combout ))))) # (!\bus_a|u_split_target_port|Decoder0~2_combout  & (\bus_a|u_split_target_port|rx_addr_shift [4]))

	.dataa(\bus_a|u_split_target_port|rx_addr_shift [4]),
	.datab(\bus_a|u_split_target_port|Decoder0~2_combout ),
	.datac(\bus_a|u_split_target_port|addr_bit_count [3]),
	.datad(\bus_a|forward_data~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|updated_addr~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|updated_addr~7 .lut_mask = 16'hAEA2;
defparam \bus_a|u_split_target_port|updated_addr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N25
dffeas \bus_a|u_split_target_port|addr_buffer[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|updated_addr~7_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|addr_buffer[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|addr_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|addr_buffer[4] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|addr_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N12
cycloneive_lcell_comb \bus_a|u_split_target_port|target_addr_in[4]~feeder (
// Equation(s):
// \bus_a|u_split_target_port|target_addr_in[4]~feeder_combout  = \bus_a|u_split_target_port|addr_buffer [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus_a|u_split_target_port|addr_buffer [4]),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|target_addr_in[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_addr_in[4]~feeder .lut_mask = 16'hFF00;
defparam \bus_a|u_split_target_port|target_addr_in[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N13
dffeas \bus_a|u_split_target_port|target_addr_in[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|target_addr_in[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|target_addr_in[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|target_addr_in [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_addr_in[4] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|target_addr_in[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N6
cycloneive_lcell_comb \u_bridge_target|u_target_if|map_to_bus_b~7 (
// Equation(s):
// \u_bridge_target|u_target_if|map_to_bus_b~7_combout  = (\bus_a|u_split_target_port|target_addr_in [4] & \u_bridge_target|u_target_if|map_to_bus_b~2_combout )

	.dataa(\bus_a|u_split_target_port|target_addr_in [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_if|map_to_bus_b~2_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|map_to_bus_b~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|map_to_bus_b~7 .lut_mask = 16'hAA00;
defparam \u_bridge_target|u_target_if|map_to_bus_b~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N7
dffeas \u_bridge_target|u_target_if|current_addr_b[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|map_to_bus_b~7_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|current_uses_split_path~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|current_addr_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|current_addr_b[4] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|current_addr_b[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N19
dffeas \u_bridge_target|u_target_if|request_buffer.addr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_bridge_target|u_target_if|current_addr_b [4]),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_bridge_target|u_target_if|state.TGT_SEND_REQ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|request_buffer.addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.addr[4] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|request_buffer.addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N24
cycloneive_lcell_comb \u_bridge_target|req_pending.addr[4]~feeder (
// Equation(s):
// \u_bridge_target|req_pending.addr[4]~feeder_combout  = \u_bridge_target|u_target_if|request_buffer.addr [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_if|request_buffer.addr [4]),
	.cin(gnd),
	.combout(\u_bridge_target|req_pending.addr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|req_pending.addr[4]~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|req_pending.addr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N25
dffeas \u_bridge_target|req_pending.addr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|req_pending.addr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|req_pending.addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|req_pending.addr[4] .is_wysiwyg = "true";
defparam \u_bridge_target|req_pending.addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N16
cycloneive_lcell_comb \u_bridge_target|Selector12~0 (
// Equation(s):
// \u_bridge_target|Selector12~0_combout  = (\u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H~q  & (\u_bridge_target|req_pending.addr [12])) # (!\u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H~q  & ((\u_bridge_target|req_pending.addr [4])))

	.dataa(\u_bridge_target|req_pending.addr [12]),
	.datab(\u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H~q ),
	.datac(gnd),
	.datad(\u_bridge_target|req_pending.addr [4]),
	.cin(gnd),
	.combout(\u_bridge_target|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|Selector12~0 .lut_mask = 16'hBB88;
defparam \u_bridge_target|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N22
cycloneive_lcell_comb \bus_a|u_split_target_port|Decoder1~2 (
// Equation(s):
// \bus_a|u_split_target_port|Decoder1~2_combout  = (\bus_a|u_split_target_port|data_bit_count [2] & (!\bus_a|u_split_target_port|data_bit_count [1] & !\bus_a|u_split_target_port|data_bit_count [0]))

	.dataa(\bus_a|u_split_target_port|data_bit_count [2]),
	.datab(gnd),
	.datac(\bus_a|u_split_target_port|data_bit_count [1]),
	.datad(\bus_a|u_split_target_port|data_bit_count [0]),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|Decoder1~2 .lut_mask = 16'h000A;
defparam \bus_a|u_split_target_port|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cycloneive_lcell_comb \bus_a|u_split_target_port|rx_data_shift~2 (
// Equation(s):
// \bus_a|u_split_target_port|rx_data_shift~2_combout  = (!\bus_a|u_split_target_port|Equal2~0_combout  & ((\bus_a|u_split_target_port|Decoder1~2_combout  & ((\bus_a|forward_data~0_combout ))) # (!\bus_a|u_split_target_port|Decoder1~2_combout  & 
// (\bus_a|u_split_target_port|rx_data_shift [4]))))

	.dataa(\bus_a|u_split_target_port|Equal2~0_combout ),
	.datab(\bus_a|u_split_target_port|Decoder1~2_combout ),
	.datac(\bus_a|u_split_target_port|rx_data_shift [4]),
	.datad(\bus_a|forward_data~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|rx_data_shift~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_data_shift~2 .lut_mask = 16'h5410;
defparam \bus_a|u_split_target_port|rx_data_shift~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N13
dffeas \bus_a|u_split_target_port|rx_data_shift[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|rx_data_shift~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|data_buffer~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|rx_data_shift [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_data_shift[4] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|rx_data_shift[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
cycloneive_lcell_comb \bus_a|u_split_target_port|data_buffer~7 (
// Equation(s):
// \bus_a|u_split_target_port|data_buffer~7_combout  = (\bus_a|u_split_target_port|data_buffer~3_combout  & ((\bus_a|u_split_target_port|Decoder1~2_combout  & (\bus_a|forward_data~0_combout )) # (!\bus_a|u_split_target_port|Decoder1~2_combout  & 
// ((\bus_a|u_split_target_port|rx_data_shift [4])))))

	.dataa(\bus_a|forward_data~0_combout ),
	.datab(\bus_a|u_split_target_port|Decoder1~2_combout ),
	.datac(\bus_a|u_split_target_port|rx_data_shift [4]),
	.datad(\bus_a|u_split_target_port|data_buffer~3_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|data_buffer~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|data_buffer~7 .lut_mask = 16'hB800;
defparam \bus_a|u_split_target_port|data_buffer~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N17
dffeas \bus_a|u_split_target_port|data_buffer[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|data_buffer~7_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|data_buffer[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|data_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|data_buffer[4] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|data_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cycloneive_lcell_comb \bus_a|u_split_target_port|target_data_in~2 (
// Equation(s):
// \bus_a|u_split_target_port|target_data_in~2_combout  = (\bus_a|u_split_target_port|data_buffer [4] & \bus_a|u_split_target_port|addr_expect_data~q )

	.dataa(gnd),
	.datab(\bus_a|u_split_target_port|data_buffer [4]),
	.datac(gnd),
	.datad(\bus_a|u_split_target_port|addr_expect_data~q ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|target_data_in~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_data_in~2 .lut_mask = 16'hCC00;
defparam \bus_a|u_split_target_port|target_data_in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N1
dffeas \bus_a|u_split_target_port|target_data_in[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|target_data_in~2_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|target_addr_in[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|target_data_in [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_data_in[4] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|target_data_in[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N29
dffeas \u_bridge_target|u_target_if|current_write_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_a|u_split_target_port|target_data_in [4]),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_bridge_target|u_target_if|current_write_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|current_write_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|current_write_data[4] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|current_write_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N4
cycloneive_lcell_comb \u_bridge_target|u_target_if|request_buffer.write_data[4]~feeder (
// Equation(s):
// \u_bridge_target|u_target_if|request_buffer.write_data[4]~feeder_combout  = \u_bridge_target|u_target_if|current_write_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_if|current_write_data [4]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|request_buffer.write_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.write_data[4]~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|u_target_if|request_buffer.write_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N5
dffeas \u_bridge_target|u_target_if|request_buffer.write_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|request_buffer.write_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|state.TGT_SEND_REQ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|request_buffer.write_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.write_data[4] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|request_buffer.write_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N4
cycloneive_lcell_comb \u_bridge_target|req_pending.write_data[4]~feeder (
// Equation(s):
// \u_bridge_target|req_pending.write_data[4]~feeder_combout  = \u_bridge_target|u_target_if|request_buffer.write_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_if|request_buffer.write_data [4]),
	.cin(gnd),
	.combout(\u_bridge_target|req_pending.write_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|req_pending.write_data[4]~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|req_pending.write_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N5
dffeas \u_bridge_target|req_pending.write_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|req_pending.write_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|req_pending.write_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|req_pending.write_data[4] .is_wysiwyg = "true";
defparam \u_bridge_target|req_pending.write_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N17
dffeas \u_bridge_target|uart_data_in[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|Selector12~0_combout ),
	.asdata(\u_bridge_target|req_pending.write_data [4]),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_bridge_target|req_tx_state.REQ_TX_SEND_FLAGS~q ),
	.sload(\u_bridge_target|req_tx_state.REQ_TX_SEND_DATA~q ),
	.ena(\u_bridge_target|Selector16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|uart_data_in [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|uart_data_in[4] .is_wysiwyg = "true";
defparam \u_bridge_target|uart_data_in[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N21
dffeas \u_bridge_target|u_target_uart|uart_Tx|data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_bridge_target|uart_data_in [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_bridge_target|u_target_uart|uart_Tx|flag2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_Tx|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|data[4] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_Tx|data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N30
cycloneive_lcell_comb \bus_a|u_split_target_port|rx_addr_shift~7 (
// Equation(s):
// \bus_a|u_split_target_port|rx_addr_shift~7_combout  = (\bus_a|u_split_target_port|updated_addr~6_combout  & ((!\bus_a|u_split_target_port|Equal1~0_combout ) # (!\bus_a|u_split_target_port|addr_bit_count [0])))

	.dataa(\bus_a|u_split_target_port|addr_bit_count [0]),
	.datab(\bus_a|u_split_target_port|Equal1~0_combout ),
	.datac(gnd),
	.datad(\bus_a|u_split_target_port|updated_addr~6_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|rx_addr_shift~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_addr_shift~7 .lut_mask = 16'h7700;
defparam \bus_a|u_split_target_port|rx_addr_shift~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N31
dffeas \bus_a|u_split_target_port|rx_addr_shift[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|rx_addr_shift~7_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|rx_addr_shift[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|rx_addr_shift [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_addr_shift[5] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|rx_addr_shift[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cycloneive_lcell_comb \bus_a|u_split_target_port|updated_addr~6 (
// Equation(s):
// \bus_a|u_split_target_port|updated_addr~6_combout  = (\bus_a|u_split_target_port|Decoder0~4_combout  & ((\bus_a|u_split_target_port|addr_bit_count [3] & (\bus_a|u_split_target_port|rx_addr_shift [5])) # (!\bus_a|u_split_target_port|addr_bit_count [3] & 
// ((\bus_a|forward_data~0_combout ))))) # (!\bus_a|u_split_target_port|Decoder0~4_combout  & (\bus_a|u_split_target_port|rx_addr_shift [5]))

	.dataa(\bus_a|u_split_target_port|rx_addr_shift [5]),
	.datab(\bus_a|u_split_target_port|Decoder0~4_combout ),
	.datac(\bus_a|u_split_target_port|addr_bit_count [3]),
	.datad(\bus_a|forward_data~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|updated_addr~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|updated_addr~6 .lut_mask = 16'hAEA2;
defparam \bus_a|u_split_target_port|updated_addr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N27
dffeas \bus_a|u_split_target_port|addr_buffer[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|updated_addr~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|addr_buffer[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|addr_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|addr_buffer[5] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|addr_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N26
cycloneive_lcell_comb \bus_a|u_split_target_port|target_addr_in[5]~feeder (
// Equation(s):
// \bus_a|u_split_target_port|target_addr_in[5]~feeder_combout  = \bus_a|u_split_target_port|addr_buffer [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_a|u_split_target_port|addr_buffer [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|target_addr_in[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_addr_in[5]~feeder .lut_mask = 16'hF0F0;
defparam \bus_a|u_split_target_port|target_addr_in[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N27
dffeas \bus_a|u_split_target_port|target_addr_in[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|target_addr_in[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|target_addr_in[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|target_addr_in [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_addr_in[5] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|target_addr_in[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N14
cycloneive_lcell_comb \u_bridge_target|u_target_if|map_to_bus_b~5 (
// Equation(s):
// \u_bridge_target|u_target_if|map_to_bus_b~5_combout  = (\bus_a|u_split_target_port|target_addr_in [5] & \u_bridge_target|u_target_if|map_to_bus_b~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bus_a|u_split_target_port|target_addr_in [5]),
	.datad(\u_bridge_target|u_target_if|map_to_bus_b~2_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|map_to_bus_b~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|map_to_bus_b~5 .lut_mask = 16'hF000;
defparam \u_bridge_target|u_target_if|map_to_bus_b~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N15
dffeas \u_bridge_target|u_target_if|current_addr_b[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|map_to_bus_b~5_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|current_uses_split_path~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|current_addr_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|current_addr_b[5] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|current_addr_b[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N30
cycloneive_lcell_comb \u_bridge_target|u_target_if|request_buffer.addr[5]~feeder (
// Equation(s):
// \u_bridge_target|u_target_if|request_buffer.addr[5]~feeder_combout  = \u_bridge_target|u_target_if|current_addr_b [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_if|current_addr_b [5]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|request_buffer.addr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.addr[5]~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|u_target_if|request_buffer.addr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N31
dffeas \u_bridge_target|u_target_if|request_buffer.addr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|request_buffer.addr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|state.TGT_SEND_REQ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|request_buffer.addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.addr[5] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|request_buffer.addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N2
cycloneive_lcell_comb \u_bridge_target|req_pending.addr[5]~feeder (
// Equation(s):
// \u_bridge_target|req_pending.addr[5]~feeder_combout  = \u_bridge_target|u_target_if|request_buffer.addr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_bridge_target|u_target_if|request_buffer.addr [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_bridge_target|req_pending.addr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|req_pending.addr[5]~feeder .lut_mask = 16'hF0F0;
defparam \u_bridge_target|req_pending.addr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N3
dffeas \u_bridge_target|req_pending.addr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|req_pending.addr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|req_pending.addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|req_pending.addr[5] .is_wysiwyg = "true";
defparam \u_bridge_target|req_pending.addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N0
cycloneive_lcell_comb \u_bridge_target|u_target_if|map_to_bus_b~4 (
// Equation(s):
// \u_bridge_target|u_target_if|map_to_bus_b~4_combout  = (\u_bridge_target|u_target_if|map_to_bus_b~0_combout  & (((\u_bridge_target|u_target_if|Add3~4_combout  & !\u_bridge_target|u_target_if|LessThan3~6_combout )) # 
// (!\u_bridge_target|u_target_if|Add2~0_combout )))

	.dataa(\u_bridge_target|u_target_if|map_to_bus_b~0_combout ),
	.datab(\u_bridge_target|u_target_if|Add2~0_combout ),
	.datac(\u_bridge_target|u_target_if|Add3~4_combout ),
	.datad(\u_bridge_target|u_target_if|LessThan3~6_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|map_to_bus_b~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|map_to_bus_b~4 .lut_mask = 16'h22A2;
defparam \u_bridge_target|u_target_if|map_to_bus_b~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N1
dffeas \u_bridge_target|u_target_if|current_addr_b[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|map_to_bus_b~4_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|current_uses_split_path~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|current_addr_b [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|current_addr_b[13] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|current_addr_b[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N8
cycloneive_lcell_comb \u_bridge_target|u_target_if|request_buffer.addr[13]~feeder (
// Equation(s):
// \u_bridge_target|u_target_if|request_buffer.addr[13]~feeder_combout  = \u_bridge_target|u_target_if|current_addr_b [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_bridge_target|u_target_if|current_addr_b [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|request_buffer.addr[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.addr[13]~feeder .lut_mask = 16'hF0F0;
defparam \u_bridge_target|u_target_if|request_buffer.addr[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N9
dffeas \u_bridge_target|u_target_if|request_buffer.addr[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|request_buffer.addr[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|state.TGT_SEND_REQ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|request_buffer.addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.addr[13] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|request_buffer.addr[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N13
dffeas \u_bridge_target|req_pending.addr[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_bridge_target|u_target_if|request_buffer.addr [13]),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_bridge_target|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|req_pending.addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|req_pending.addr[13] .is_wysiwyg = "true";
defparam \u_bridge_target|req_pending.addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N28
cycloneive_lcell_comb \u_bridge_target|Selector11~0 (
// Equation(s):
// \u_bridge_target|Selector11~0_combout  = (\u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H~q  & ((\u_bridge_target|req_pending.addr [13]))) # (!\u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H~q  & (\u_bridge_target|req_pending.addr [5]))

	.dataa(\u_bridge_target|req_pending.addr [5]),
	.datab(\u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H~q ),
	.datac(gnd),
	.datad(\u_bridge_target|req_pending.addr [13]),
	.cin(gnd),
	.combout(\u_bridge_target|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|Selector11~0 .lut_mask = 16'hEE22;
defparam \u_bridge_target|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N24
cycloneive_lcell_comb \bus_a|u_split_target_port|Decoder1~1 (
// Equation(s):
// \bus_a|u_split_target_port|Decoder1~1_combout  = (\bus_a|u_split_target_port|data_bit_count [2] & (!\bus_a|u_split_target_port|data_bit_count [1] & \bus_a|u_split_target_port|data_bit_count [0]))

	.dataa(\bus_a|u_split_target_port|data_bit_count [2]),
	.datab(gnd),
	.datac(\bus_a|u_split_target_port|data_bit_count [1]),
	.datad(\bus_a|u_split_target_port|data_bit_count [0]),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|Decoder1~1 .lut_mask = 16'h0A00;
defparam \bus_a|u_split_target_port|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneive_lcell_comb \bus_a|u_split_target_port|rx_data_shift~1 (
// Equation(s):
// \bus_a|u_split_target_port|rx_data_shift~1_combout  = (!\bus_a|u_split_target_port|Equal2~0_combout  & ((\bus_a|u_split_target_port|Decoder1~1_combout  & ((\bus_a|forward_data~0_combout ))) # (!\bus_a|u_split_target_port|Decoder1~1_combout  & 
// (\bus_a|u_split_target_port|rx_data_shift [5]))))

	.dataa(\bus_a|u_split_target_port|Equal2~0_combout ),
	.datab(\bus_a|u_split_target_port|Decoder1~1_combout ),
	.datac(\bus_a|u_split_target_port|rx_data_shift [5]),
	.datad(\bus_a|forward_data~0_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|rx_data_shift~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_data_shift~1 .lut_mask = 16'h5410;
defparam \bus_a|u_split_target_port|rx_data_shift~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N31
dffeas \bus_a|u_split_target_port|rx_data_shift[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|rx_data_shift~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|data_buffer~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|rx_data_shift [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|rx_data_shift[5] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|rx_data_shift[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cycloneive_lcell_comb \bus_a|u_split_target_port|data_buffer~6 (
// Equation(s):
// \bus_a|u_split_target_port|data_buffer~6_combout  = (\bus_a|u_split_target_port|data_buffer~3_combout  & ((\bus_a|u_split_target_port|Decoder1~1_combout  & (\bus_a|forward_data~0_combout )) # (!\bus_a|u_split_target_port|Decoder1~1_combout  & 
// ((\bus_a|u_split_target_port|rx_data_shift [5])))))

	.dataa(\bus_a|forward_data~0_combout ),
	.datab(\bus_a|u_split_target_port|Decoder1~1_combout ),
	.datac(\bus_a|u_split_target_port|rx_data_shift [5]),
	.datad(\bus_a|u_split_target_port|data_buffer~3_combout ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|data_buffer~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|data_buffer~6 .lut_mask = 16'hB800;
defparam \bus_a|u_split_target_port|data_buffer~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N11
dffeas \bus_a|u_split_target_port|data_buffer[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|data_buffer~6_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|data_buffer[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|data_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|data_buffer[5] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|data_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N18
cycloneive_lcell_comb \bus_a|u_split_target_port|target_data_in~1 (
// Equation(s):
// \bus_a|u_split_target_port|target_data_in~1_combout  = (\bus_a|u_split_target_port|data_buffer [5] & \bus_a|u_split_target_port|addr_expect_data~q )

	.dataa(\bus_a|u_split_target_port|data_buffer [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus_a|u_split_target_port|addr_expect_data~q ),
	.cin(gnd),
	.combout(\bus_a|u_split_target_port|target_data_in~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_data_in~1 .lut_mask = 16'hAA00;
defparam \bus_a|u_split_target_port|target_data_in~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N19
dffeas \bus_a|u_split_target_port|target_data_in[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_a|u_split_target_port|target_data_in~1_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_a|u_split_target_port|target_addr_in[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_a|u_split_target_port|target_data_in [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_a|u_split_target_port|target_data_in[5] .is_wysiwyg = "true";
defparam \bus_a|u_split_target_port|target_data_in[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N6
cycloneive_lcell_comb \u_bridge_target|u_target_if|current_write_data[5]~feeder (
// Equation(s):
// \u_bridge_target|u_target_if|current_write_data[5]~feeder_combout  = \bus_a|u_split_target_port|target_data_in [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus_a|u_split_target_port|target_data_in [5]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|current_write_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|current_write_data[5]~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|u_target_if|current_write_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N7
dffeas \u_bridge_target|u_target_if|current_write_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|current_write_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|current_write_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|current_write_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|current_write_data[5] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|current_write_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N14
cycloneive_lcell_comb \u_bridge_target|u_target_if|request_buffer.write_data[5]~feeder (
// Equation(s):
// \u_bridge_target|u_target_if|request_buffer.write_data[5]~feeder_combout  = \u_bridge_target|u_target_if|current_write_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_if|current_write_data [5]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_if|request_buffer.write_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.write_data[5]~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|u_target_if|request_buffer.write_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N15
dffeas \u_bridge_target|u_target_if|request_buffer.write_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_if|request_buffer.write_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|u_target_if|state.TGT_SEND_REQ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_if|request_buffer.write_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_if|request_buffer.write_data[5] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_if|request_buffer.write_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N26
cycloneive_lcell_comb \u_bridge_target|req_pending.write_data[5]~feeder (
// Equation(s):
// \u_bridge_target|req_pending.write_data[5]~feeder_combout  = \u_bridge_target|u_target_if|request_buffer.write_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_bridge_target|u_target_if|request_buffer.write_data [5]),
	.cin(gnd),
	.combout(\u_bridge_target|req_pending.write_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|req_pending.write_data[5]~feeder .lut_mask = 16'hFF00;
defparam \u_bridge_target|req_pending.write_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N27
dffeas \u_bridge_target|req_pending.write_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|req_pending.write_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_bridge_target|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|req_pending.write_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|req_pending.write_data[5] .is_wysiwyg = "true";
defparam \u_bridge_target|req_pending.write_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N29
dffeas \u_bridge_target|uart_data_in[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|Selector11~0_combout ),
	.asdata(\u_bridge_target|req_pending.write_data [5]),
	.clrn(!\reset_sync_ff2~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_bridge_target|req_tx_state.REQ_TX_SEND_FLAGS~q ),
	.sload(\u_bridge_target|req_tx_state.REQ_TX_SEND_DATA~q ),
	.ena(\u_bridge_target|Selector16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|uart_data_in [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|uart_data_in[5] .is_wysiwyg = "true";
defparam \u_bridge_target|uart_data_in[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N25
dffeas \u_bridge_target|u_target_uart|uart_Tx|data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_bridge_target|uart_data_in [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_bridge_target|u_target_uart|uart_Tx|flag2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_Tx|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|data[5] .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_Tx|data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N20
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Tx|Mux0~0 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Tx|Mux0~0_combout  = (\u_bridge_target|u_target_uart|uart_Tx|bit_pos [0] & ((\u_bridge_target|u_target_uart|uart_Tx|bit_pos [1]) # ((\u_bridge_target|u_target_uart|uart_Tx|data [5])))) # 
// (!\u_bridge_target|u_target_uart|uart_Tx|bit_pos [0] & (!\u_bridge_target|u_target_uart|uart_Tx|bit_pos [1] & (\u_bridge_target|u_target_uart|uart_Tx|data [4])))

	.dataa(\u_bridge_target|u_target_uart|uart_Tx|bit_pos [0]),
	.datab(\u_bridge_target|u_target_uart|uart_Tx|bit_pos [1]),
	.datac(\u_bridge_target|u_target_uart|uart_Tx|data [4]),
	.datad(\u_bridge_target|u_target_uart|uart_Tx|data [5]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Tx|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|Mux0~0 .lut_mask = 16'hBA98;
defparam \u_bridge_target|u_target_uart|uart_Tx|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N28
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Tx|Mux0~1 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Tx|Mux0~1_combout  = (\u_bridge_target|u_target_uart|uart_Tx|bit_pos [1] & ((\u_bridge_target|u_target_uart|uart_Tx|Mux0~0_combout  & (\u_bridge_target|u_target_uart|uart_Tx|data [7])) # 
// (!\u_bridge_target|u_target_uart|uart_Tx|Mux0~0_combout  & ((\u_bridge_target|u_target_uart|uart_Tx|data [6]))))) # (!\u_bridge_target|u_target_uart|uart_Tx|bit_pos [1] & (((\u_bridge_target|u_target_uart|uart_Tx|Mux0~0_combout ))))

	.dataa(\u_bridge_target|u_target_uart|uart_Tx|data [7]),
	.datab(\u_bridge_target|u_target_uart|uart_Tx|bit_pos [1]),
	.datac(\u_bridge_target|u_target_uart|uart_Tx|data [6]),
	.datad(\u_bridge_target|u_target_uart|uart_Tx|Mux0~0_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Tx|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|Mux0~1 .lut_mask = 16'hBBC0;
defparam \u_bridge_target|u_target_uart|uart_Tx|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N14
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Tx|Selector7~2 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Tx|Selector7~2_combout  = (\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_DATA~q  & ((\u_bridge_target|u_target_uart|uart_Tx|bit_pos [2] & ((\u_bridge_target|u_target_uart|uart_Tx|Mux0~1_combout ))) # 
// (!\u_bridge_target|u_target_uart|uart_Tx|bit_pos [2] & (\u_bridge_target|u_target_uart|uart_Tx|Mux0~3_combout ))))

	.dataa(\u_bridge_target|u_target_uart|uart_Tx|Mux0~3_combout ),
	.datab(\u_bridge_target|u_target_uart|uart_Tx|Mux0~1_combout ),
	.datac(\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_DATA~q ),
	.datad(\u_bridge_target|u_target_uart|uart_Tx|bit_pos [2]),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Tx|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|Selector7~2 .lut_mask = 16'hC0A0;
defparam \u_bridge_target|u_target_uart|uart_Tx|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N10
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Tx|Selector7~0 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Tx|Selector7~0_combout  = (!\u_bridge_target|u_target_uart|uart_baud|Equal3~1_combout  & ((\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_DATA~q ) # (\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_START~q 
// )))

	.dataa(gnd),
	.datab(\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_DATA~q ),
	.datac(\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_START~q ),
	.datad(\u_bridge_target|u_target_uart|uart_baud|Equal3~1_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Tx|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|Selector7~0 .lut_mask = 16'h00FC;
defparam \u_bridge_target|u_target_uart|uart_Tx|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N4
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Tx|Selector7~1 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Tx|Selector7~1_combout  = (!\u_bridge_target|u_target_uart|uart_Tx|Tx~q  & ((\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_STOP~q ) # ((\u_bridge_target|u_target_uart|uart_Tx|Selector7~0_combout ) # 
// (!\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q ))))

	.dataa(\u_bridge_target|u_target_uart|uart_Tx|Tx~q ),
	.datab(\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_STOP~q ),
	.datac(\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_IDLE~q ),
	.datad(\u_bridge_target|u_target_uart|uart_Tx|Selector7~0_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Tx|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|Selector7~1 .lut_mask = 16'h5545;
defparam \u_bridge_target|u_target_uart|uart_Tx|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N12
cycloneive_lcell_comb \u_bridge_target|u_target_uart|uart_Tx|Selector7~3 (
// Equation(s):
// \u_bridge_target|u_target_uart|uart_Tx|Selector7~3_combout  = (!\u_bridge_target|u_target_uart|uart_Tx|Selector7~1_combout  & (((!\u_bridge_target|u_target_uart|uart_Tx|Selector7~2_combout  & !\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_STOP~q 
// )) # (!\u_bridge_target|u_target_uart|uart_baud|Equal3~1_combout )))

	.dataa(\u_bridge_target|u_target_uart|uart_Tx|Selector7~2_combout ),
	.datab(\u_bridge_target|u_target_uart|uart_Tx|state.TX_STATE_STOP~q ),
	.datac(\u_bridge_target|u_target_uart|uart_Tx|Selector7~1_combout ),
	.datad(\u_bridge_target|u_target_uart|uart_baud|Equal3~1_combout ),
	.cin(gnd),
	.combout(\u_bridge_target|u_target_uart|uart_Tx|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|Selector7~3 .lut_mask = 16'h010F;
defparam \u_bridge_target|u_target_uart|uart_Tx|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N13
dffeas \u_bridge_target|u_target_uart|uart_Tx|Tx (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_bridge_target|u_target_uart|uart_Tx|Selector7~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_bridge_target|u_target_uart|uart_Tx|Tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_bridge_target|u_target_uart|uart_Tx|Tx .is_wysiwyg = "true";
defparam \u_bridge_target|u_target_uart|uart_Tx|Tx .power_up = "low";
// synopsys translate_on

assign uart_tx = \uart_tx~output_o ;

assign uart_tx_1 = \uart_tx_1~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
