Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Aug  8 13:22:45 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 98 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.792        0.000                      0                 1322        0.141        0.000                      0                 1322        3.000        0.000                       0                   592  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.792        0.000                      0                 1322        0.141        0.000                      0                 1322        3.000        0.000                       0                   592  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 fsm1/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.186ns  (logic 2.874ns (46.457%)  route 3.312ns (53.543%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=592, unset)          0.973     0.973    fsm1/clk
    SLICE_X41Y76         FDRE                                         r  fsm1/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[24]/Q
                         net (fo=3, routed)           0.856     2.285    fsm1/fsm1_out[24]
    SLICE_X40Y76         LUT4 (Prop_lut4_I2_O)        0.124     2.409 r  fsm1/L_addr0[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.417     2.827    fsm1/L_addr0[3]_INST_0_i_9_n_0
    SLICE_X40Y77         LUT5 (Prop_lut5_I4_O)        0.124     2.951 r  fsm1/L_addr0[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.832     3.782    fsm1/L_addr0[3]_INST_0_i_5_n_0
    SLICE_X42Y71         LUT3 (Prop_lut3_I0_O)        0.150     3.932 r  fsm1/out[31]_i_5__0/O
                         net (fo=8, routed)           0.528     4.461    fsm1/out_reg[29]_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.328     4.789 f  fsm1/out[31]_i_13__0/O
                         net (fo=63, routed)          0.670     5.458    fsm1/out[31]_i_13__0_n_0
    SLICE_X41Y70         LUT2 (Prop_lut2_I1_O)        0.124     5.582 r  fsm1/out[2]_i_8/O
                         net (fo=1, routed)           0.000     5.582    fsm1/out[2]_i_8_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.132 r  fsm1/out_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.132    fsm1/out_reg[2]_i_1_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.246 r  fsm1/out_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.246    fsm1/out_reg[7]_i_1__0_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.360 r  fsm1/out_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.360    fsm1/out_reg[11]_i_1__0_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.474 r  fsm1/out_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.474    fsm1/out_reg[15]_i_1__0_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.588 r  fsm1/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     6.597    fsm1/out_reg[19]_i_1__0_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.711 r  fsm1/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.711    fsm1/out_reg[23]_i_1__0_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.825 r  fsm1/out_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.825    fsm1/out_reg[27]_i_1__0_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.159 r  fsm1/out_reg[31]_i_3__0/O[1]
                         net (fo=1, routed)           0.000     7.159    fsm1/incr1_out[29]
    SLICE_X41Y77         FDRE                                         r  fsm1/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=592, unset)          0.924     7.924    fsm1/clk
    SLICE_X41Y77         FDRE                                         r  fsm1/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X41Y77         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm1/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.159    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 fsm1/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.165ns  (logic 2.853ns (46.275%)  route 3.312ns (53.725%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=592, unset)          0.973     0.973    fsm1/clk
    SLICE_X41Y76         FDRE                                         r  fsm1/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[24]/Q
                         net (fo=3, routed)           0.856     2.285    fsm1/fsm1_out[24]
    SLICE_X40Y76         LUT4 (Prop_lut4_I2_O)        0.124     2.409 r  fsm1/L_addr0[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.417     2.827    fsm1/L_addr0[3]_INST_0_i_9_n_0
    SLICE_X40Y77         LUT5 (Prop_lut5_I4_O)        0.124     2.951 r  fsm1/L_addr0[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.832     3.782    fsm1/L_addr0[3]_INST_0_i_5_n_0
    SLICE_X42Y71         LUT3 (Prop_lut3_I0_O)        0.150     3.932 r  fsm1/out[31]_i_5__0/O
                         net (fo=8, routed)           0.528     4.461    fsm1/out_reg[29]_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.328     4.789 f  fsm1/out[31]_i_13__0/O
                         net (fo=63, routed)          0.670     5.458    fsm1/out[31]_i_13__0_n_0
    SLICE_X41Y70         LUT2 (Prop_lut2_I1_O)        0.124     5.582 r  fsm1/out[2]_i_8/O
                         net (fo=1, routed)           0.000     5.582    fsm1/out[2]_i_8_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.132 r  fsm1/out_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.132    fsm1/out_reg[2]_i_1_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.246 r  fsm1/out_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.246    fsm1/out_reg[7]_i_1__0_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.360 r  fsm1/out_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.360    fsm1/out_reg[11]_i_1__0_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.474 r  fsm1/out_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.474    fsm1/out_reg[15]_i_1__0_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.588 r  fsm1/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     6.597    fsm1/out_reg[19]_i_1__0_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.711 r  fsm1/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.711    fsm1/out_reg[23]_i_1__0_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.825 r  fsm1/out_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.825    fsm1/out_reg[27]_i_1__0_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.138 r  fsm1/out_reg[31]_i_3__0/O[3]
                         net (fo=1, routed)           0.000     7.138    fsm1/incr1_out[31]
    SLICE_X41Y77         FDRE                                         r  fsm1/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=592, unset)          0.924     7.924    fsm1/clk
    SLICE_X41Y77         FDRE                                         r  fsm1/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X41Y77         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm1/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.138    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.887ns  (required time - arrival time)
  Source:                 fsm1/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.091ns  (logic 2.779ns (45.622%)  route 3.312ns (54.378%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=592, unset)          0.973     0.973    fsm1/clk
    SLICE_X41Y76         FDRE                                         r  fsm1/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[24]/Q
                         net (fo=3, routed)           0.856     2.285    fsm1/fsm1_out[24]
    SLICE_X40Y76         LUT4 (Prop_lut4_I2_O)        0.124     2.409 r  fsm1/L_addr0[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.417     2.827    fsm1/L_addr0[3]_INST_0_i_9_n_0
    SLICE_X40Y77         LUT5 (Prop_lut5_I4_O)        0.124     2.951 r  fsm1/L_addr0[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.832     3.782    fsm1/L_addr0[3]_INST_0_i_5_n_0
    SLICE_X42Y71         LUT3 (Prop_lut3_I0_O)        0.150     3.932 r  fsm1/out[31]_i_5__0/O
                         net (fo=8, routed)           0.528     4.461    fsm1/out_reg[29]_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.328     4.789 f  fsm1/out[31]_i_13__0/O
                         net (fo=63, routed)          0.670     5.458    fsm1/out[31]_i_13__0_n_0
    SLICE_X41Y70         LUT2 (Prop_lut2_I1_O)        0.124     5.582 r  fsm1/out[2]_i_8/O
                         net (fo=1, routed)           0.000     5.582    fsm1/out[2]_i_8_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.132 r  fsm1/out_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.132    fsm1/out_reg[2]_i_1_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.246 r  fsm1/out_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.246    fsm1/out_reg[7]_i_1__0_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.360 r  fsm1/out_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.360    fsm1/out_reg[11]_i_1__0_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.474 r  fsm1/out_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.474    fsm1/out_reg[15]_i_1__0_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.588 r  fsm1/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     6.597    fsm1/out_reg[19]_i_1__0_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.711 r  fsm1/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.711    fsm1/out_reg[23]_i_1__0_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.825 r  fsm1/out_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.825    fsm1/out_reg[27]_i_1__0_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.064 r  fsm1/out_reg[31]_i_3__0/O[2]
                         net (fo=1, routed)           0.000     7.064    fsm1/incr1_out[30]
    SLICE_X41Y77         FDRE                                         r  fsm1/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=592, unset)          0.924     7.924    fsm1/clk
    SLICE_X41Y77         FDRE                                         r  fsm1/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X41Y77         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm1/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.064    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 fsm1/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.075ns  (logic 2.763ns (45.479%)  route 3.312ns (54.521%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=592, unset)          0.973     0.973    fsm1/clk
    SLICE_X41Y76         FDRE                                         r  fsm1/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[24]/Q
                         net (fo=3, routed)           0.856     2.285    fsm1/fsm1_out[24]
    SLICE_X40Y76         LUT4 (Prop_lut4_I2_O)        0.124     2.409 r  fsm1/L_addr0[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.417     2.827    fsm1/L_addr0[3]_INST_0_i_9_n_0
    SLICE_X40Y77         LUT5 (Prop_lut5_I4_O)        0.124     2.951 r  fsm1/L_addr0[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.832     3.782    fsm1/L_addr0[3]_INST_0_i_5_n_0
    SLICE_X42Y71         LUT3 (Prop_lut3_I0_O)        0.150     3.932 r  fsm1/out[31]_i_5__0/O
                         net (fo=8, routed)           0.528     4.461    fsm1/out_reg[29]_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.328     4.789 f  fsm1/out[31]_i_13__0/O
                         net (fo=63, routed)          0.670     5.458    fsm1/out[31]_i_13__0_n_0
    SLICE_X41Y70         LUT2 (Prop_lut2_I1_O)        0.124     5.582 r  fsm1/out[2]_i_8/O
                         net (fo=1, routed)           0.000     5.582    fsm1/out[2]_i_8_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.132 r  fsm1/out_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.132    fsm1/out_reg[2]_i_1_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.246 r  fsm1/out_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.246    fsm1/out_reg[7]_i_1__0_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.360 r  fsm1/out_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.360    fsm1/out_reg[11]_i_1__0_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.474 r  fsm1/out_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.474    fsm1/out_reg[15]_i_1__0_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.588 r  fsm1/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     6.597    fsm1/out_reg[19]_i_1__0_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.711 r  fsm1/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.711    fsm1/out_reg[23]_i_1__0_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.825 r  fsm1/out_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.825    fsm1/out_reg[27]_i_1__0_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.048 r  fsm1/out_reg[31]_i_3__0/O[0]
                         net (fo=1, routed)           0.000     7.048    fsm1/incr1_out[28]
    SLICE_X41Y77         FDRE                                         r  fsm1/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=592, unset)          0.924     7.924    fsm1/clk
    SLICE_X41Y77         FDRE                                         r  fsm1/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X41Y77         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm1/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.048    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 fsm1/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.072ns  (logic 2.760ns (45.452%)  route 3.312ns (54.548%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=592, unset)          0.973     0.973    fsm1/clk
    SLICE_X41Y76         FDRE                                         r  fsm1/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[24]/Q
                         net (fo=3, routed)           0.856     2.285    fsm1/fsm1_out[24]
    SLICE_X40Y76         LUT4 (Prop_lut4_I2_O)        0.124     2.409 r  fsm1/L_addr0[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.417     2.827    fsm1/L_addr0[3]_INST_0_i_9_n_0
    SLICE_X40Y77         LUT5 (Prop_lut5_I4_O)        0.124     2.951 r  fsm1/L_addr0[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.832     3.782    fsm1/L_addr0[3]_INST_0_i_5_n_0
    SLICE_X42Y71         LUT3 (Prop_lut3_I0_O)        0.150     3.932 r  fsm1/out[31]_i_5__0/O
                         net (fo=8, routed)           0.528     4.461    fsm1/out_reg[29]_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.328     4.789 f  fsm1/out[31]_i_13__0/O
                         net (fo=63, routed)          0.670     5.458    fsm1/out[31]_i_13__0_n_0
    SLICE_X41Y70         LUT2 (Prop_lut2_I1_O)        0.124     5.582 r  fsm1/out[2]_i_8/O
                         net (fo=1, routed)           0.000     5.582    fsm1/out[2]_i_8_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.132 r  fsm1/out_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.132    fsm1/out_reg[2]_i_1_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.246 r  fsm1/out_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.246    fsm1/out_reg[7]_i_1__0_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.360 r  fsm1/out_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.360    fsm1/out_reg[11]_i_1__0_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.474 r  fsm1/out_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.474    fsm1/out_reg[15]_i_1__0_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.588 r  fsm1/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     6.597    fsm1/out_reg[19]_i_1__0_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.711 r  fsm1/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.711    fsm1/out_reg[23]_i_1__0_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.045 r  fsm1/out_reg[27]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.045    fsm1/incr1_out[25]
    SLICE_X41Y76         FDRE                                         r  fsm1/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=592, unset)          0.924     7.924    fsm1/clk
    SLICE_X41Y76         FDRE                                         r  fsm1/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X41Y76         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm1/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.045    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.927ns  (required time - arrival time)
  Source:                 fsm1/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.051ns  (logic 2.739ns (45.263%)  route 3.312ns (54.738%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=592, unset)          0.973     0.973    fsm1/clk
    SLICE_X41Y76         FDRE                                         r  fsm1/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[24]/Q
                         net (fo=3, routed)           0.856     2.285    fsm1/fsm1_out[24]
    SLICE_X40Y76         LUT4 (Prop_lut4_I2_O)        0.124     2.409 r  fsm1/L_addr0[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.417     2.827    fsm1/L_addr0[3]_INST_0_i_9_n_0
    SLICE_X40Y77         LUT5 (Prop_lut5_I4_O)        0.124     2.951 r  fsm1/L_addr0[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.832     3.782    fsm1/L_addr0[3]_INST_0_i_5_n_0
    SLICE_X42Y71         LUT3 (Prop_lut3_I0_O)        0.150     3.932 r  fsm1/out[31]_i_5__0/O
                         net (fo=8, routed)           0.528     4.461    fsm1/out_reg[29]_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.328     4.789 f  fsm1/out[31]_i_13__0/O
                         net (fo=63, routed)          0.670     5.458    fsm1/out[31]_i_13__0_n_0
    SLICE_X41Y70         LUT2 (Prop_lut2_I1_O)        0.124     5.582 r  fsm1/out[2]_i_8/O
                         net (fo=1, routed)           0.000     5.582    fsm1/out[2]_i_8_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.132 r  fsm1/out_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.132    fsm1/out_reg[2]_i_1_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.246 r  fsm1/out_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.246    fsm1/out_reg[7]_i_1__0_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.360 r  fsm1/out_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.360    fsm1/out_reg[11]_i_1__0_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.474 r  fsm1/out_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.474    fsm1/out_reg[15]_i_1__0_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.588 r  fsm1/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     6.597    fsm1/out_reg[19]_i_1__0_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.711 r  fsm1/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.711    fsm1/out_reg[23]_i_1__0_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.024 r  fsm1/out_reg[27]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.024    fsm1/incr1_out[27]
    SLICE_X41Y76         FDRE                                         r  fsm1/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=592, unset)          0.924     7.924    fsm1/clk
    SLICE_X41Y76         FDRE                                         r  fsm1/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X41Y76         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm1/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.024    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 fsm1/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.977ns  (logic 2.665ns (44.585%)  route 3.312ns (55.415%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=592, unset)          0.973     0.973    fsm1/clk
    SLICE_X41Y76         FDRE                                         r  fsm1/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[24]/Q
                         net (fo=3, routed)           0.856     2.285    fsm1/fsm1_out[24]
    SLICE_X40Y76         LUT4 (Prop_lut4_I2_O)        0.124     2.409 r  fsm1/L_addr0[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.417     2.827    fsm1/L_addr0[3]_INST_0_i_9_n_0
    SLICE_X40Y77         LUT5 (Prop_lut5_I4_O)        0.124     2.951 r  fsm1/L_addr0[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.832     3.782    fsm1/L_addr0[3]_INST_0_i_5_n_0
    SLICE_X42Y71         LUT3 (Prop_lut3_I0_O)        0.150     3.932 r  fsm1/out[31]_i_5__0/O
                         net (fo=8, routed)           0.528     4.461    fsm1/out_reg[29]_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.328     4.789 f  fsm1/out[31]_i_13__0/O
                         net (fo=63, routed)          0.670     5.458    fsm1/out[31]_i_13__0_n_0
    SLICE_X41Y70         LUT2 (Prop_lut2_I1_O)        0.124     5.582 r  fsm1/out[2]_i_8/O
                         net (fo=1, routed)           0.000     5.582    fsm1/out[2]_i_8_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.132 r  fsm1/out_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.132    fsm1/out_reg[2]_i_1_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.246 r  fsm1/out_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.246    fsm1/out_reg[7]_i_1__0_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.360 r  fsm1/out_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.360    fsm1/out_reg[11]_i_1__0_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.474 r  fsm1/out_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.474    fsm1/out_reg[15]_i_1__0_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.588 r  fsm1/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     6.597    fsm1/out_reg[19]_i_1__0_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.711 r  fsm1/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.711    fsm1/out_reg[23]_i_1__0_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.950 r  fsm1/out_reg[27]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     6.950    fsm1/incr1_out[26]
    SLICE_X41Y76         FDRE                                         r  fsm1/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=592, unset)          0.924     7.924    fsm1/clk
    SLICE_X41Y76         FDRE                                         r  fsm1/out_reg[26]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X41Y76         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm1/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -6.950    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.017ns  (required time - arrival time)
  Source:                 fsm1/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.961ns  (logic 2.649ns (44.436%)  route 3.312ns (55.564%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=592, unset)          0.973     0.973    fsm1/clk
    SLICE_X41Y76         FDRE                                         r  fsm1/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[24]/Q
                         net (fo=3, routed)           0.856     2.285    fsm1/fsm1_out[24]
    SLICE_X40Y76         LUT4 (Prop_lut4_I2_O)        0.124     2.409 r  fsm1/L_addr0[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.417     2.827    fsm1/L_addr0[3]_INST_0_i_9_n_0
    SLICE_X40Y77         LUT5 (Prop_lut5_I4_O)        0.124     2.951 r  fsm1/L_addr0[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.832     3.782    fsm1/L_addr0[3]_INST_0_i_5_n_0
    SLICE_X42Y71         LUT3 (Prop_lut3_I0_O)        0.150     3.932 r  fsm1/out[31]_i_5__0/O
                         net (fo=8, routed)           0.528     4.461    fsm1/out_reg[29]_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.328     4.789 f  fsm1/out[31]_i_13__0/O
                         net (fo=63, routed)          0.670     5.458    fsm1/out[31]_i_13__0_n_0
    SLICE_X41Y70         LUT2 (Prop_lut2_I1_O)        0.124     5.582 r  fsm1/out[2]_i_8/O
                         net (fo=1, routed)           0.000     5.582    fsm1/out[2]_i_8_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.132 r  fsm1/out_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.132    fsm1/out_reg[2]_i_1_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.246 r  fsm1/out_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.246    fsm1/out_reg[7]_i_1__0_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.360 r  fsm1/out_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.360    fsm1/out_reg[11]_i_1__0_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.474 r  fsm1/out_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.474    fsm1/out_reg[15]_i_1__0_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.588 r  fsm1/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     6.597    fsm1/out_reg[19]_i_1__0_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.711 r  fsm1/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.711    fsm1/out_reg[23]_i_1__0_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.934 r  fsm1/out_reg[27]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     6.934    fsm1/incr1_out[24]
    SLICE_X41Y76         FDRE                                         r  fsm1/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=592, unset)          0.924     7.924    fsm1/clk
    SLICE_X41Y76         FDRE                                         r  fsm1/out_reg[24]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X41Y76         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm1/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -6.934    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 fsm1/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.958ns  (logic 2.646ns (44.408%)  route 3.312ns (55.592%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=592, unset)          0.973     0.973    fsm1/clk
    SLICE_X41Y76         FDRE                                         r  fsm1/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[24]/Q
                         net (fo=3, routed)           0.856     2.285    fsm1/fsm1_out[24]
    SLICE_X40Y76         LUT4 (Prop_lut4_I2_O)        0.124     2.409 r  fsm1/L_addr0[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.417     2.827    fsm1/L_addr0[3]_INST_0_i_9_n_0
    SLICE_X40Y77         LUT5 (Prop_lut5_I4_O)        0.124     2.951 r  fsm1/L_addr0[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.832     3.782    fsm1/L_addr0[3]_INST_0_i_5_n_0
    SLICE_X42Y71         LUT3 (Prop_lut3_I0_O)        0.150     3.932 r  fsm1/out[31]_i_5__0/O
                         net (fo=8, routed)           0.528     4.461    fsm1/out_reg[29]_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.328     4.789 f  fsm1/out[31]_i_13__0/O
                         net (fo=63, routed)          0.670     5.458    fsm1/out[31]_i_13__0_n_0
    SLICE_X41Y70         LUT2 (Prop_lut2_I1_O)        0.124     5.582 r  fsm1/out[2]_i_8/O
                         net (fo=1, routed)           0.000     5.582    fsm1/out[2]_i_8_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.132 r  fsm1/out_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.132    fsm1/out_reg[2]_i_1_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.246 r  fsm1/out_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.246    fsm1/out_reg[7]_i_1__0_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.360 r  fsm1/out_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.360    fsm1/out_reg[11]_i_1__0_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.474 r  fsm1/out_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.474    fsm1/out_reg[15]_i_1__0_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.588 r  fsm1/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     6.597    fsm1/out_reg[19]_i_1__0_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.931 r  fsm1/out_reg[23]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     6.931    fsm1/incr1_out[21]
    SLICE_X41Y75         FDRE                                         r  fsm1/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=592, unset)          0.924     7.924    fsm1/clk
    SLICE_X41Y75         FDRE                                         r  fsm1/out_reg[21]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X41Y75         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm1/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -6.931    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 fsm1/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.937ns  (logic 2.625ns (44.212%)  route 3.312ns (55.788%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=592, unset)          0.973     0.973    fsm1/clk
    SLICE_X41Y76         FDRE                                         r  fsm1/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[24]/Q
                         net (fo=3, routed)           0.856     2.285    fsm1/fsm1_out[24]
    SLICE_X40Y76         LUT4 (Prop_lut4_I2_O)        0.124     2.409 r  fsm1/L_addr0[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.417     2.827    fsm1/L_addr0[3]_INST_0_i_9_n_0
    SLICE_X40Y77         LUT5 (Prop_lut5_I4_O)        0.124     2.951 r  fsm1/L_addr0[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.832     3.782    fsm1/L_addr0[3]_INST_0_i_5_n_0
    SLICE_X42Y71         LUT3 (Prop_lut3_I0_O)        0.150     3.932 r  fsm1/out[31]_i_5__0/O
                         net (fo=8, routed)           0.528     4.461    fsm1/out_reg[29]_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.328     4.789 f  fsm1/out[31]_i_13__0/O
                         net (fo=63, routed)          0.670     5.458    fsm1/out[31]_i_13__0_n_0
    SLICE_X41Y70         LUT2 (Prop_lut2_I1_O)        0.124     5.582 r  fsm1/out[2]_i_8/O
                         net (fo=1, routed)           0.000     5.582    fsm1/out[2]_i_8_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.132 r  fsm1/out_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.132    fsm1/out_reg[2]_i_1_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.246 r  fsm1/out_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.246    fsm1/out_reg[7]_i_1__0_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.360 r  fsm1/out_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.360    fsm1/out_reg[11]_i_1__0_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.474 r  fsm1/out_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.474    fsm1/out_reg[15]_i_1__0_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.588 r  fsm1/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     6.597    fsm1/out_reg[19]_i_1__0_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.910 r  fsm1/out_reg[23]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     6.910    fsm1/incr1_out[23]
    SLICE_X41Y75         FDRE                                         r  fsm1/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=592, unset)          0.924     7.924    fsm1/clk
    SLICE_X41Y75         FDRE                                         r  fsm1/out_reg[23]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X41Y75         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm1/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -6.910    
  -------------------------------------------------------------------
                         slack                                  1.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 div0/quotient_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.275%)  route 0.069ns (32.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=592, unset)          0.410     0.410    div0/clk
    SLICE_X45Y79         FDRE                                         r  div0/quotient_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  div0/quotient_reg[15]/Q
                         net (fo=2, routed)           0.069     0.620    div0/quotient_reg_n_0_[15]
    SLICE_X44Y79         FDRE                                         r  div0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=592, unset)          0.432     0.432    div0/clk
    SLICE_X44Y79         FDRE                                         r  div0/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X44Y79         FDRE (Hold_fdre_C_D)         0.047     0.479    div0/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 mult0/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            xWrite10/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=592, unset)          0.410     0.410    mult0/clk
    SLICE_X37Y77         FDRE                                         r  mult0/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_reg[8]/Q
                         net (fo=1, routed)           0.102     0.653    xWrite10/Q[8]
    SLICE_X39Y77         FDRE                                         r  xWrite10/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=592, unset)          0.432     0.432    xWrite10/clk
    SLICE_X39Y77         FDRE                                         r  xWrite10/out_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y77         FDRE (Hold_fdre_C_D)         0.078     0.510    xWrite10/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 bRead00/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            xWrite00/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.693%)  route 0.112ns (44.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=592, unset)          0.410     0.410    bRead00/clk
    SLICE_X43Y80         FDRE                                         r  bRead00/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bRead00/out_reg[10]/Q
                         net (fo=1, routed)           0.112     0.663    xWrite00/out_reg[10]_1
    SLICE_X42Y79         FDRE                                         r  xWrite00/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=592, unset)          0.432     0.432    xWrite00/clk
    SLICE_X42Y79         FDRE                                         r  xWrite00/out_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y79         FDRE (Hold_fdre_C_D)         0.075     0.507    xWrite00/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 LRead10/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/divisor_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=592, unset)          0.410     0.410    LRead10/clk
    SLICE_X52Y76         FDRE                                         r  LRead10/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  LRead10/out_reg[19]/Q
                         net (fo=1, routed)           0.087     0.638    div0/divisor_reg[50]_0
    SLICE_X53Y76         LUT4 (Prop_lut4_I2_O)        0.045     0.683 r  div0/divisor[50]_i_1/O
                         net (fo=1, routed)           0.000     0.683    div0/p_0_in[50]
    SLICE_X53Y76         FDRE                                         r  div0/divisor_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=592, unset)          0.432     0.432    div0/clk
    SLICE_X53Y76         FDRE                                         r  div0/divisor_reg[50]/C
                         clock pessimism              0.000     0.432    
    SLICE_X53Y76         FDRE (Hold_fdre_C_D)         0.092     0.524    div0/divisor_reg[50]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 bRead00/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            xWrite00/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=592, unset)          0.410     0.410    bRead00/clk
    SLICE_X39Y80         FDRE                                         r  bRead00/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bRead00/out_reg[28]/Q
                         net (fo=1, routed)           0.112     0.663    xWrite00/out_reg[28]_1
    SLICE_X39Y79         FDRE                                         r  xWrite00/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=592, unset)          0.432     0.432    xWrite00/clk
    SLICE_X39Y79         FDRE                                         r  xWrite00/out_reg[28]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y79         FDRE (Hold_fdre_C_D)         0.070     0.502    xWrite00/out_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=592, unset)          0.410     0.410    mult0/clk
    SLICE_X39Y72         FDRE                                         r  mult0/out_tmp_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_tmp_reg[0]__0/Q
                         net (fo=1, routed)           0.113     0.664    mult0/out_tmp_reg[0]__0_n_0
    SLICE_X39Y72         FDRE                                         r  mult0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=592, unset)          0.432     0.432    mult0/clk
    SLICE_X39Y72         FDRE                                         r  mult0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y72         FDRE (Hold_fdre_C_D)         0.070     0.502    mult0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 bRead00/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            xWrite00/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.115%)  route 0.115ns (44.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=592, unset)          0.410     0.410    bRead00/clk
    SLICE_X40Y79         FDRE                                         r  bRead00/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bRead00/out_reg[25]/Q
                         net (fo=1, routed)           0.115     0.666    xWrite00/out_reg[25]_1
    SLICE_X40Y78         FDRE                                         r  xWrite00/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=592, unset)          0.432     0.432    xWrite00/clk
    SLICE_X40Y78         FDRE                                         r  xWrite00/out_reg[25]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y78         FDRE (Hold_fdre_C_D)         0.070     0.502    xWrite00/out_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mult0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            xWrite10/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=592, unset)          0.410     0.410    mult0/clk
    SLICE_X39Y72         FDRE                                         r  mult0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_reg[0]/Q
                         net (fo=1, routed)           0.116     0.667    xWrite10/Q[0]
    SLICE_X39Y74         FDRE                                         r  xWrite10/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=592, unset)          0.432     0.432    xWrite10/clk
    SLICE_X39Y74         FDRE                                         r  xWrite10/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y74         FDRE (Hold_fdre_C_D)         0.070     0.502    xWrite10/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 bRead00/out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            xWrite00/out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=592, unset)          0.410     0.410    bRead00/clk
    SLICE_X40Y73         FDRE                                         r  bRead00/out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bRead00/out_reg[18]/Q
                         net (fo=1, routed)           0.114     0.665    xWrite00/out_reg[18]_1
    SLICE_X40Y74         FDRE                                         r  xWrite00/out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=592, unset)          0.432     0.432    xWrite00/clk
    SLICE_X40Y74         FDRE                                         r  xWrite00/out_reg[18]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y74         FDRE (Hold_fdre_C_D)         0.066     0.498    xWrite00/out_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.665    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=592, unset)          0.410     0.410    mult0/clk
    SLICE_X39Y72         FDRE                                         r  mult0/out_tmp_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_tmp_reg[1]__0/Q
                         net (fo=1, routed)           0.116     0.667    mult0/out_tmp_reg[1]__0_n_0
    SLICE_X39Y72         FDRE                                         r  mult0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=592, unset)          0.432     0.432    mult0/clk
    SLICE_X39Y72         FDRE                                         r  mult0/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y72         FDRE (Hold_fdre_C_D)         0.066     0.498    mult0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y30   mult0/out_tmp0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y29   mult0/out_tmp_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X39Y71  LRead00/out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X37Y75  LRead00/out_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X37Y75  LRead00/out_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X37Y74  LRead00/out_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X37Y75  LRead00/out_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X37Y74  LRead00/out_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X37Y75  LRead00/out_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X37Y74  LRead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X39Y71  LRead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y75  LRead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y75  LRead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y74  LRead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y75  LRead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y74  LRead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y75  LRead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y74  LRead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y71  LRead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X39Y71  LRead00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X39Y71  LRead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y75  LRead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y75  LRead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y74  LRead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y75  LRead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y74  LRead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y75  LRead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y74  LRead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y71  LRead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X39Y71  LRead00/out_reg[18]/C



