Warning (10273): Verilog HDL warning at altera_modular_adc_control_fsm.v(718): extended using "x" or "z" File: C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 718
