
---------- Begin Simulation Statistics ----------
final_tick                               2542168913500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 232593                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   232591                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.05                       # Real time elapsed on the host
host_tick_rate                              673604276                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198437                       # Number of instructions simulated
sim_ops                                       4198437                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012159                       # Number of seconds simulated
sim_ticks                                 12159068500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             50.328563                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  371992                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               739127                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2677                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            110724                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            945587                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              31377                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          209169                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           177792                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1148236                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   70967                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        29484                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198437                       # Number of instructions committed
system.cpu.committedOps                       4198437                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.788913                       # CPI: cycles per instruction
system.cpu.discardedOps                        301895                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   617377                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1477098                       # DTB hits
system.cpu.dtb.data_misses                       8162                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   415530                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       872869                       # DTB read hits
system.cpu.dtb.read_misses                       7336                       # DTB read misses
system.cpu.dtb.write_accesses                  201847                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604229                       # DTB write hits
system.cpu.dtb.write_misses                       826                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18222                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3669013                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1150337                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           684096                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17090757                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172744                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  986072                       # ITB accesses
system.cpu.itb.fetch_acv                          536                       # ITB acv
system.cpu.itb.fetch_hits                      980355                       # ITB hits
system.cpu.itb.fetch_misses                      5717                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4237     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6103                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14447                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.32%     47.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2696     52.33%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5152                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11205393000     92.12%     92.12% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8928500      0.07%     92.20% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19585000      0.16%     92.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               929565500      7.64%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12163472000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899481                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944876                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592114                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743809                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8199392000     67.41%     67.41% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3964080000     32.59%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24304386                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85435      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542843     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839919     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592957     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104944      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198437                       # Class of committed instruction
system.cpu.quiesceCycles                        13751                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7213629                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158230                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318070                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542168913500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542168913500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22815456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22815456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22815456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22815456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117002.338462                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117002.338462                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117002.338462                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117002.338462                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13052490                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13052490                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13052490                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13052490                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66935.846154                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66935.846154                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66935.846154                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66935.846154                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22465959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22465959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117010.203125                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117010.203125                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12852993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12852993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66942.671875                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66942.671875                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542168913500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.290923                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539666926000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.290923                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205683                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205683                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542168913500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130789                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34905                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88783                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34523                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28968                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28968                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89373                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41310                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267457                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267457                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209811                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478062                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11397376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11397376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6720128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6720569                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18129209                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               75                       # Total snoops (count)
system.membus.snoopTraffic                       4800                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160067                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002736                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052239                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159629     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     438      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160067                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836179537                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378083500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542168913500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474006750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542168913500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542168913500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542168913500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542168913500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542168913500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542168913500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542168913500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542168913500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542168913500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542168913500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542168913500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542168913500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542168913500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542168913500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542168913500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542168913500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542168913500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542168913500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542168913500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542168913500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542168913500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542168913500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542168913500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542168913500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542168913500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542168913500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542168913500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542168913500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5715264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4497472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10212736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5715264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5715264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89301                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70273                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34905                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34905                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470041270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369886229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             839927499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470041270                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470041270                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183724600                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183724600                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183724600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470041270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369886229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1023652100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121492.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69781.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000151162750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7478                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7478                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414104                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114090                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159574                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123468                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159574                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123468                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10343                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1976                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5751                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2047656250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746155000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4845737500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13721.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32471.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105514                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81964                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159574                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123468                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83216                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.161507                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.084803                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.431125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35313     42.44%     42.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24751     29.74%     72.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10158     12.21%     84.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4687      5.63%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2438      2.93%     92.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1520      1.83%     94.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          947      1.14%     95.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          582      0.70%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2820      3.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83216                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7478                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.955871                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.371892                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.687252                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1352     18.08%     18.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5656     75.64%     93.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           273      3.65%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            97      1.30%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            36      0.48%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            21      0.28%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           14      0.19%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           12      0.16%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7478                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7478                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.244049                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.228048                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.755490                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6679     89.32%     89.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               95      1.27%     90.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              459      6.14%     96.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              177      2.37%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               63      0.84%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7478                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9550784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  661952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7774272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10212736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7901952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       639.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    839.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12159063500                       # Total gap between requests
system.mem_ctrls.avgGap                      42958.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5084800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4465984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7774272                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418189929.598636627197                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367296557.297954201698                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 639380557.811644911766                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89301                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70273                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123468                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2584387250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2261350250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298693976250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28940.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32179.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2419201.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319150860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169613730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           567744240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314264880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     959453040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5300067480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        205867680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7836161910                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.470578                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    483484500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    405860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11269724000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            275082780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            146190990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497765100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319824180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     959453040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5253747000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        244874400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7696937490                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.020325                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    583338750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    405860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11169869750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542168913500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1001456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              135500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12151868500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542168913500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1704793                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1704793                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1704793                       # number of overall hits
system.cpu.icache.overall_hits::total         1704793                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89374                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89374                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89374                       # number of overall misses
system.cpu.icache.overall_misses::total         89374                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5508602500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5508602500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5508602500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5508602500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1794167                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1794167                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1794167                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1794167                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049814                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049814                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049814                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049814                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61635.402914                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61635.402914                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61635.402914                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61635.402914                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88783                       # number of writebacks
system.cpu.icache.writebacks::total             88783                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89374                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89374                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89374                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89374                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5419229500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5419229500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5419229500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5419229500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049814                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049814                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049814                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049814                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60635.414103                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60635.414103                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60635.414103                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60635.414103                       # average overall mshr miss latency
system.cpu.icache.replacements                  88783                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1704793                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1704793                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89374                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89374                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5508602500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5508602500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1794167                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1794167                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049814                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049814                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61635.402914                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61635.402914                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89374                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89374                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5419229500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5419229500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049814                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049814                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60635.414103                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60635.414103                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542168913500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.841402                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1759073                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88861                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.795782                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.841402                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995784                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995784                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          345                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3677707                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3677707                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542168913500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1334477                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1334477                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1334477                       # number of overall hits
system.cpu.dcache.overall_hits::total         1334477                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106042                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106042                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106042                       # number of overall misses
system.cpu.dcache.overall_misses::total        106042                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6801247500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6801247500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6801247500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6801247500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1440519                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1440519                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1440519                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1440519                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073614                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073614                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073614                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073614                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64137.299372                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64137.299372                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64137.299372                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64137.299372                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34729                       # number of writebacks
system.cpu.dcache.writebacks::total             34729                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36644                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36644                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36644                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36644                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69398                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69398                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69398                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69398                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4421911000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4421911000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4421911000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4421911000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21610500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21610500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048176                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048176                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048176                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048176                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63718.133087                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63718.133087                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63718.133087                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63718.133087                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103896.634615                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103896.634615                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69249                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       803192                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          803192                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49606                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49606                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3326563500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3326563500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       852798                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       852798                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058169                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058169                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67059.700439                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67059.700439                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9190                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9190                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40416                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40416                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2703326000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2703326000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21610500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21610500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047392                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047392                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66887.519794                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66887.519794                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200097.222222                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200097.222222                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531285                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531285                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56436                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56436                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3474684000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3474684000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096025                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096025                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61568.573251                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61568.573251                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27454                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27454                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28982                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28982                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1718585000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1718585000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049313                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049313                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59298.357601                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59298.357601                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10293                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10293                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          893                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          893                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64007500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64007500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079832                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079832                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71676.931691                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71676.931691                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          893                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          893                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63114500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63114500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079832                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079832                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70676.931691                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70676.931691                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542168913500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.465227                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1396025                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69249                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.159497                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.465227                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978970                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978970                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          747                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2995923                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2995923                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2955525800500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 341204                       # Simulator instruction rate (inst/s)
host_mem_usage                                 748928                       # Number of bytes of host memory used
host_op_rate                                   341204                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1498.28                       # Real time elapsed on the host
host_tick_rate                              274349213                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   511219702                       # Number of instructions simulated
sim_ops                                     511219702                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.411052                       # Number of seconds simulated
sim_ticks                                411051872000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             65.770098                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                25762066                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             39169876                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5936                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           3161033                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          38642923                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             138159                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          797015                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           658856                       # Number of indirect misses.
system.cpu.branchPred.lookups                47646718                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  900492                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        78062                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   506282029                       # Number of instructions committed
system.cpu.committedOps                     506282029                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.622719                       # CPI: cycles per instruction
system.cpu.discardedOps                       9385432                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                109888040                       # DTB accesses
system.cpu.dtb.data_acv                            42                       # DTB access violations
system.cpu.dtb.data_hits                    112809555                       # DTB hits
system.cpu.dtb.data_misses                      45300                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 94380426                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     95994595                       # DTB read hits
system.cpu.dtb.read_misses                      42888                       # DTB read misses
system.cpu.dtb.write_accesses                15507614                       # DTB write accesses
system.cpu.dtb.write_acv                           29                       # DTB write access violations
system.cpu.dtb.write_hits                    16814960                       # DTB write hits
system.cpu.dtb.write_misses                      2412                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions           179616704                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          239728025                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         114472212                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         21609672                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       113698084                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.616250                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               101480426                       # ITB accesses
system.cpu.itb.fetch_acv                          433                       # ITB acv
system.cpu.itb.fetch_hits                   100243951                       # ITB hits
system.cpu.itb.fetch_misses                   1236475                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   335      0.89%      0.89% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.03%      0.92% # number of callpals executed
system.cpu.kern.callpal::swpipl                 21568     57.59%     58.51% # number of callpals executed
system.cpu.kern.callpal::rdps                    1533      4.09%     62.60% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     62.60% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     62.60% # number of callpals executed
system.cpu.kern.callpal::rti                     2195      5.86%     68.47% # number of callpals executed
system.cpu.kern.callpal::callsys                  889      2.37%     70.84% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     70.85% # number of callpals executed
system.cpu.kern.callpal::rdunique               10917     29.15%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  37454                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      44875                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      366                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8273     34.01%     34.01% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     141      0.58%     34.59% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     421      1.73%     36.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   15488     63.68%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                24323                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8256     48.35%     48.35% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      141      0.83%     49.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      421      2.47%     51.64% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8258     48.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 17076                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             399147487500     97.10%     97.10% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               252144000      0.06%     97.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               388235000      0.09%     97.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             11266021500      2.74%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         411053888000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997945                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.533187                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.702052                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2014                      
system.cpu.kern.mode_good::user                  2012                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2526                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2012                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.797308                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.886834                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        33013051500      8.03%      8.03% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         377961288500     91.95%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             79548000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      335                       # number of times the context was actually changed
system.cpu.numCycles                        821553559                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       366                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2154310      0.43%      0.43% # Class of committed instruction
system.cpu.op_class_0::IntAlu               220623804     43.58%     44.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                3712937      0.73%     44.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     44.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              86608388     17.11%     61.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               2778845      0.55%     62.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt              33389467      6.60%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult             46911237      9.27%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                550079      0.11%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               222000      0.04%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::MemRead               62914154     12.43%     90.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12748080      2.52%     93.35% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          29429264      5.81%     99.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          4045835      0.80%     99.96% # Class of committed instruction
system.cpu.op_class_0::IprAccess               193629      0.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                506282029                       # Class of committed instruction
system.cpu.quiesceCycles                       550185                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       707855475                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          309                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1104643                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2208982                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 413356887000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 413356887000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        71561                       # number of demand (read+write) misses
system.iocache.demand_misses::total             71561                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        71561                       # number of overall misses
system.iocache.overall_misses::total            71561                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8439044863                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8439044863                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8439044863                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8439044863                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        71561                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           71561                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        71561                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          71561                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117927.989589                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117927.989589                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117927.989589                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117927.989589                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           509                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   10                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    50.900000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        71561                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        71561                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        71561                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        71561                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4856918394                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4856918394                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4856918394                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4856918394                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67871.024636                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67871.024636                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67871.024636                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67871.024636                       # average overall mshr miss latency
system.iocache.replacements                     71561                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          201                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              201                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     23230378                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     23230378                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115574.019900                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115574.019900                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     13180378                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13180378                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65574.019900                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65574.019900                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8415814485                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8415814485                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117934.620025                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117934.620025                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4843738016                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4843738016                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67877.494619                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67877.494619                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 413356887000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  71561                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71561                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644049                       # Number of tag accesses
system.iocache.tags.data_accesses              644049                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 413356887000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2075                       # Transaction distribution
system.membus.trans_dist::ReadResp             820282                       # Transaction distribution
system.membus.trans_dist::WriteReq               2879                       # Transaction distribution
system.membus.trans_dist::WriteResp              2879                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       311559                       # Transaction distribution
system.membus.trans_dist::WritebackClean       588490                       # Transaction distribution
system.membus.trans_dist::CleanEvict           204292                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               53                       # Transaction distribution
system.membus.trans_dist::ReadExReq            214775                       # Transaction distribution
system.membus.trans_dist::ReadExResp           214775                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         588491                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        229716                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         71360                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1765471                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1765471                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9908                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1332923                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1342831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3251424                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     75326720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     75326720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        11830                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     43807296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     43819126                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               123712886                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              202                       # Total snoops (count)
system.membus.snoopTraffic                      12928                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1109349                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000277                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016633                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1109042     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     307      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1109349                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9139500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5943106901                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1126878                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2386743750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 413356887000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3114094500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 413356887000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 413356887000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 413356887000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 413356887000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 413356887000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 413356887000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 413356887000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 413356887000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 413356887000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 413356887000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 413356887000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 413356887000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 413356887000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 413356887000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 413356887000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 413356887000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 413356887000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 413356887000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 413356887000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 413356887000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 413356887000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 413356887000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 413356887000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 413356887000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 413356887000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 413356887000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 413356887000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 413356887000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       37663360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       28434560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           66097920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     37663360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      37663360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19939776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19939776                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          588490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          444290                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1032780                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       311559                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             311559                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          91626781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          69175114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             160801895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     91626781                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         91626781                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       48509148                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             48509148                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       48509148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         91626781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         69175114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            209311043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    897339.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    542368.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    439379.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001940368500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        54604                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        54604                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2842179                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             845053                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1032780                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     899993                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1032780                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   899993                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  51033                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2654                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             56769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             53159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             50053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             70774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             61112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            108642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             50860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            109862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             39644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            65764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            60829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            53680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            56438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            56648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            50867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             52086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             48714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             58506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            105428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             47152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            108471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             39215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            59314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            48446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            50235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            39432                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  12086264250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4908735000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             30494020500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12310.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31060.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       246                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   722198                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  687941                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.66                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1032780                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               899993                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  937023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   43570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  47365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  50238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  50674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  50747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  51488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  51439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  52171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  53394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  54735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  54190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  54621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  54497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  54992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  55202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    880                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       468955                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    256.448589                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.122688                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   283.270951                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       173053     36.90%     36.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       146618     31.26%     68.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        51061     10.89%     79.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25261      5.39%     84.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15104      3.22%     87.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9039      1.93%     89.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7133      1.52%     91.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4553      0.97%     92.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37133      7.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       468955                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        54604                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.979525                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.213342                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.606471                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          50583     92.64%     92.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          3405      6.24%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           435      0.80%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           63      0.12%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           67      0.12%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           10      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.00%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            6      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            7      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            9      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         54604                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        54604                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.433723                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.408736                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.946620                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43551     79.76%     79.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1258      2.30%     82.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8193     15.00%     97.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              893      1.64%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              426      0.78%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              169      0.31%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               63      0.12%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               22      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               10      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         54604                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               62831808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3266112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                57430208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                66097920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             57599552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       152.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       139.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    160.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    140.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  411051872000                       # Total gap between requests
system.mem_ctrls.avgGap                     212674.68                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     34711552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     28120256                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     57430208                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 84445673.075538262725                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 68410480.320109084249                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 139715232.825895041227                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       588490                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       444290                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       899993                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16782101500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13711919000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9821949834250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28517.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30862.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10913362.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1722867720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            915703140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3525496380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2289241440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     32448074880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     106420456920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      68228495040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       215550335520                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        524.387189                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 176246185000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13725920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 221084312000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1625792280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            864106320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3484605600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2395254420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     32448074880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     112161989970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      63393538560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       216373362030                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        526.389433                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 163635934250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13725920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 233694761250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 413356887000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2276                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2276                       # Transaction distribution
system.iobus.trans_dist::WriteReq               74239                       # Transaction distribution
system.iobus.trans_dist::WriteResp              74239                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1612                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          128                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2092                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5860                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9908                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  153030                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6448                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1046                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3296                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11830                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4580478                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1748000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               189000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71762000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             7029000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           372724863                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5610500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1467000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              125000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 732                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283229.903227                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          366    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    413064087000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    292800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 413356887000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    102815595                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        102815595                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    102815595                       # number of overall hits
system.cpu.icache.overall_hits::total       102815595                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       588491                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         588491                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       588491                       # number of overall misses
system.cpu.icache.overall_misses::total        588491                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  36368541000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  36368541000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  36368541000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  36368541000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    103404086                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    103404086                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    103404086                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    103404086                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005691                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005691                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005691                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005691                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61799.655390                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61799.655390                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61799.655390                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61799.655390                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       588490                       # number of writebacks
system.cpu.icache.writebacks::total            588490                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       588491                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       588491                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       588491                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       588491                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  35780050000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35780050000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  35780050000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35780050000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005691                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005691                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005691                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005691                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60799.655390                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60799.655390                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60799.655390                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60799.655390                       # average overall mshr miss latency
system.cpu.icache.replacements                 588490                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    102815595                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       102815595                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       588491                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        588491                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  36368541000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  36368541000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    103404086                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    103404086                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005691                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005691                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61799.655390                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61799.655390                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       588491                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       588491                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  35780050000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35780050000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005691                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005691                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60799.655390                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60799.655390                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 413356887000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999972                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           103452897                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            588490                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            175.793806                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999972                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          321                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         207396663                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        207396663                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 413356887000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    111731105                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        111731105                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    111731105                       # number of overall hits
system.cpu.dcache.overall_hits::total       111731105                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       643758                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         643758                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       643758                       # number of overall misses
system.cpu.dcache.overall_misses::total        643758                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  39411814000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39411814000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  39411814000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39411814000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    112374863                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    112374863                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    112374863                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    112374863                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005729                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005729                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005729                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005729                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61221.474529                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61221.474529                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61221.474529                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61221.474529                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       240199                       # number of writebacks
system.cpu.dcache.writebacks::total            240199                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       201290                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       201290                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       201290                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       201290                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       442468                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       442468                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       442468                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       442468                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4954                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4954                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27602000500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27602000500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27602000500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27602000500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    374577000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    374577000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003937                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003937                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003937                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003937                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62381.913494                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62381.913494                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62381.913494                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62381.913494                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 75611.021397                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 75611.021397                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 444290                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     95389053                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        95389053                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       253418                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        253418                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16414784000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16414784000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     95642471                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     95642471                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002650                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002650                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64773.551997                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64773.551997                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        25762                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25762                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       227656                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       227656                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2075                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2075                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14711678500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14711678500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    374577000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    374577000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002380                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002380                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64622.406174                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64622.406174                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 180519.036145                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 180519.036145                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16342052                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16342052                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       390340                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       390340                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  22997030000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22997030000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16732392                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16732392                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023328                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023328                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58915.381462                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58915.381462                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       175528                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       175528                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       214812                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       214812                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2879                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2879                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12890322000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12890322000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012838                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012838                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60007.457684                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60007.457684                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        49735                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        49735                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1878                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1878                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    141422000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    141422000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        51613                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        51613                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.036386                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.036386                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75304.579340                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75304.579340                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1875                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1875                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    139380500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    139380500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.036328                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.036328                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74336.266667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74336.266667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        51144                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        51144                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        51144                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        51144                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 413356887000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           106611242                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            444290                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            239.958680                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          698                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          121                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         225399530                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        225399530                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2967554528500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               16488054                       # Simulator instruction rate (inst/s)
host_mem_usage                                 748928                       # Number of bytes of host memory used
host_op_rate                                 16487994                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    31.59                       # Real time elapsed on the host
host_tick_rate                              380793763                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   520831711                       # Number of instructions simulated
sim_ops                                     520831711                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012029                       # Number of seconds simulated
sim_ticks                                 12028728000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             83.671420                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  843018                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1007534                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                567                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             32620                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1054647                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              15895                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          113378                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            97483                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1130167                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   27479                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7037                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     9612009                       # Number of instructions committed
system.cpu.committedOps                       9612009                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.502854                       # CPI: cycles per instruction
system.cpu.discardedOps                         96019                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  1628597                       # DTB accesses
system.cpu.dtb.data_acv                            33                       # DTB access violations
system.cpu.dtb.data_hits                      1973954                       # DTB hits
system.cpu.dtb.data_misses                       1917                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   842389                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                      1022108                       # DTB read hits
system.cpu.dtb.read_misses                       1347                       # DTB read misses
system.cpu.dtb.write_accesses                  786208                       # DTB write accesses
system.cpu.dtb.write_acv                           19                       # DTB write access violations
system.cpu.dtb.write_hits                      951846                       # DTB write hits
system.cpu.dtb.write_misses                       570                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             3005979                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4933686                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1102048                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           979440                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8245094                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.399544                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 2470867                       # ITB accesses
system.cpu.itb.fetch_acv                          104                       # ITB acv
system.cpu.itb.fetch_hits                     2469781                       # ITB hits
system.cpu.itb.fetch_misses                      1086                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   118      3.27%      3.27% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.17%      3.43% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3173     87.80%     91.23% # number of callpals executed
system.cpu.kern.callpal::rdps                      31      0.86%     92.09% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     92.11% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     92.14% # number of callpals executed
system.cpu.kern.callpal::rti                      224      6.20%     98.34% # number of callpals executed
system.cpu.kern.callpal::callsys                   40      1.11%     99.45% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.33%     99.78% # number of callpals executed
system.cpu.kern.callpal::rdunique                   8      0.22%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3614                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5584                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1590     46.56%     46.56% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       6      0.18%     46.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.35%     47.09% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1807     52.91%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3415                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1588     49.72%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        6      0.19%     49.91% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.38%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1588     49.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3194                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11457757500     95.27%     95.27% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9033500      0.08%     95.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                15842500      0.13%     95.48% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               544174500      4.52%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12026808000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998742                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.878805                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.935286                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 214                      
system.cpu.kern.mode_good::user                   214                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               342                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 214                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.625731                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.769784                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         2664231000     22.15%     22.15% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           9362577000     77.85%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.numCycles                         24057456                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               33255      0.35%      0.35% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4583254     47.68%     48.03% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9383      0.10%     48.13% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.13% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1500812     15.61%     63.74% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                735627      7.65%     71.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                730106      7.60%     78.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                14787      0.15%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   258      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::MemRead                 264890      2.76%     81.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite                941206      9.79%     91.69% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            753928      7.84%     99.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            10610      0.11%     99.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess                33893      0.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  9612009                       # Class of committed instruction
system.cpu.tickCycles                        15812362                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           83                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        87348                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        174693                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  12028728000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  12028728000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  12028728000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  12028728000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 165                       # Transaction distribution
system.membus.trans_dist::ReadResp              32242                       # Transaction distribution
system.membus.trans_dist::WriteReq                 91                       # Transaction distribution
system.membus.trans_dist::WriteResp                91                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        57025                       # Transaction distribution
system.membus.trans_dist::WritebackClean        21244                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9072                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55273                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55273                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          21254                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10824                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        63745                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        63745                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       198292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       198804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 262549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2719424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2719424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7879808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7880232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10599656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                6                       # Total snoops (count)
system.membus.snoopTraffic                        384                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             87608                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000936                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030580                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   87526     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                      82      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               87608                       # Request fanout histogram
system.membus.reqLayer0.occupancy              393000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           514785500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy          350217750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  12028728000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          112695000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  12028728000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  12028728000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  12028728000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  12028728000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  12028728000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  12028728000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  12028728000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  12028728000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  12028728000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  12028728000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  12028728000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  12028728000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  12028728000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  12028728000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  12028728000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  12028728000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  12028728000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  12028728000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  12028728000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  12028728000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  12028728000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  12028728000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  12028728000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  12028728000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  12028728000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  12028728000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  12028728000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12028728000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        1359808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4230208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5590016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      1359808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1359808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3649600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3649600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           21247                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           66097                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               87344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        57025                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              57025                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         113046700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         351675422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             464722122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    113046700                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        113046700                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      303406977                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            303406977                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      303406977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        113046700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        351675422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            768129099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     77857.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     18848.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     65992.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000491282500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4543                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4543                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              247183                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              73413                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       87345                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      78224                       # Number of write requests accepted
system.mem_ctrls.readBursts                     87345                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    78224                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2505                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   367                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4550                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    827156750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  424200000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2417906750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9749.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28499.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    70391                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   62965                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 87345                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                78224                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   81533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29342                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    354.852975                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   207.994618                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.951284                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9432     32.15%     32.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7185     24.49%     56.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3164     10.78%     67.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1591      5.42%     72.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          854      2.91%     75.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1188      4.05%     79.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          451      1.54%     81.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          376      1.28%     82.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5101     17.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29342                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4543                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.674664                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.059745                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.436968                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              12      0.26%      0.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            387      8.52%      8.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          3871     85.21%     93.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           164      3.61%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            44      0.97%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            24      0.53%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            10      0.22%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            11      0.24%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             3      0.07%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             6      0.13%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.02%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             2      0.04%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            4      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            2      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::248-255            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4543                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4543                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.137574                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.107039                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.019948                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1988     43.76%     43.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               28      0.62%     44.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2459     54.13%     98.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               51      1.12%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               16      0.35%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4543                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5429760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  160320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4982784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5590080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5006336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       451.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       414.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    464.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    416.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12028731000                       # Total gap between requests
system.mem_ctrls.avgGap                      72650.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1206272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4223488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4982784                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 100282590.145857483149                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 351116759.810347318649                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 414240308.700969874859                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        21248                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        66097                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        78224                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    620347750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1797559000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 288429516250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29195.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27195.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3687225.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            116267760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             61805370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           321785520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          208554660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     949618800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4525098330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        808422240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         6991552680                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        581.237906                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2041616000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    401700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9585412000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             93219840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             49547520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           283972080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          197853660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     949618800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4517584020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        814750080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6906546000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.170935                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2059763000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    401700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9567265000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  12028728000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  165                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 165                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  91                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 91                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          428                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          214                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                36000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              421000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              310500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     12028728000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12028728000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2773593                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2773593                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2773593                       # number of overall hits
system.cpu.icache.overall_hits::total         2773593                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        21253                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21253                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        21253                       # number of overall misses
system.cpu.icache.overall_misses::total         21253                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1316469000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1316469000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1316469000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1316469000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2794846                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2794846                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2794846                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2794846                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007604                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007604                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007604                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007604                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61942.737496                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61942.737496                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61942.737496                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61942.737496                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        21244                       # number of writebacks
system.cpu.icache.writebacks::total             21244                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        21253                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        21253                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        21253                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        21253                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1295216000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1295216000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1295216000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1295216000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007604                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007604                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007604                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007604                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60942.737496                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60942.737496                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60942.737496                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60942.737496                       # average overall mshr miss latency
system.cpu.icache.replacements                  21244                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2773593                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2773593                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        21253                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21253                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1316469000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1316469000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2794846                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2794846                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007604                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007604                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61942.737496                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61942.737496                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        21253                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        21253                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1295216000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1295216000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007604                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007604                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60942.737496                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60942.737496                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12028728000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.990581                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2801541                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             21765                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            128.717712                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.990581                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          406                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5610945                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5610945                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12028728000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1836326                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1836326                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1836326                       # number of overall hits
system.cpu.dcache.overall_hits::total         1836326                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122554                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122554                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122554                       # number of overall misses
system.cpu.dcache.overall_misses::total        122554                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7073948500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7073948500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7073948500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7073948500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1958880                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1958880                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1958880                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1958880                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.062563                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062563                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.062563                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062563                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57721.073976                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57721.073976                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57721.073976                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57721.073976                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        57025                       # number of writebacks
system.cpu.dcache.writebacks::total             57025                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56774                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56774                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56774                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56774                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        65780                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        65780                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        65780                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        65780                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3871426000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3871426000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3871426000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3871426000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     35896500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     35896500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033580                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033580                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033580                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033580                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58854.150198                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58854.150198                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58854.150198                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58854.150198                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 140220.703125                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 140220.703125                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  66097                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1000385                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1000385                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12709                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12709                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    846755500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    846755500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1013094                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1013094                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012545                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012545                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66626.445826                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66626.445826                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2203                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2203                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10506                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10506                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    700460500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    700460500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     35896500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     35896500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010370                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010370                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66672.425281                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66672.425281                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 217554.545455                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 217554.545455                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       835941                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         835941                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       109845                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       109845                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6227193000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6227193000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       945786                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       945786                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.116141                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.116141                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56690.727844                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56690.727844                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54571                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54571                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        55274                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        55274                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           91                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           91                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3170965500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3170965500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.058442                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058442                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57368.120635                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57368.120635                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4490                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4490                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          318                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          318                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     22209500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     22209500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4808                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4808                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.066140                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.066140                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 69841.194969                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69841.194969                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          318                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          318                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     21891500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     21891500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.066140                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.066140                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 68841.194969                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68841.194969                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4757                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4757                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4757                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4757                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12028728000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7608220                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67121                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            113.350814                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          864                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4002987                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4002987                       # Number of data accesses

---------- End Simulation Statistics   ----------
