{
   Display-PortTypeClock: "true",
   Display-PortTypeData: "true",
   Display-PortTypeOthers: "true",
   Display-PortTypeReset: "true",
   DisplayMarkDebug: "0",
   guistr: "# # String gsaved with Nlview version 6.4-r1  2014-02-28 bk=1.3047 VDI=34 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port SPI1_SS1 -pg 1 -y 830 -defaultsOSRD
preplace port TRIG_IN -pg 1 -y 590 -defaultsOSRD
preplace port SPI1_SS2 -pg 1 -y 850 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 890 -defaultsOSRD
preplace port TRIGGER_out -pg 1 -y 550 -defaultsOSRD
preplace port DDR -pg 1 -y 870 -defaultsOSRD
preplace port SPI1_MOSI -pg 1 -y 790 -defaultsOSRD
preplace port SPI1_MISO -pg 1 -y 810 -defaultsOSRD -right
preplace port leds_8bits -pg 1 -y 360 -defaultsOSRD
preplace port SPI1_SCLK -pg 1 -y 770 -defaultsOSRD
preplace portBus DCO1_N -pg 1 -y 70 -defaultsOSRD
preplace portBus DCO1_P -pg 1 -y 50 -defaultsOSRD
preplace portBus ADC1_N -pg 1 -y 690 -defaultsOSRD
preplace portBus SW_SERVICE -pg 1 -y 610 -defaultsOSRD
preplace portBus ADC1_P -pg 1 -y 670 -defaultsOSRD
preplace portBus ADC0_N -pg 1 -y 650 -defaultsOSRD
preplace portBus DCO2_N -pg 1 -y 180 -defaultsOSRD
preplace portBus adc_clk_N -pg 1 -y 300 -defaultsOSRD
preplace portBus ADC0_P -pg 1 -y 630 -defaultsOSRD
preplace portBus DCO2_test -pg 1 -y 170 -defaultsOSRD
preplace portBus DCO2_P -pg 1 -y 160 -defaultsOSRD
preplace portBus adc_clk_P -pg 1 -y 280 -defaultsOSRD
preplace portBus DCO1_test -pg 1 -y 60 -defaultsOSRD
preplace inst util_ds_buf_1 -pg 1 -lvl 2 -y 60 -defaultsOSRD
preplace inst delay_input_0 -pg 1 -lvl 1 -y 280 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 2 -y 820 -defaultsOSRD -orient R180
preplace inst util_ds_buf_3 -pg 1 -lvl 2 -y 170 -defaultsOSRD
preplace inst rst_processing_system7_0_100M -pg 1 -lvl 1 -y 480 -defaultsOSRD
preplace inst Twin_ADC_controller|axi_bram_ctrl_0 -pg 1 -lvl 1 -y 630 -defaultsOSRD
preplace inst Twin_ADC_controller|axi_bram_ctrl_1 -pg 1 -lvl 1 -y 870 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 5 -y 360 -defaultsOSRD
preplace inst Twin_ADC_controller|util_vector_logic_0 -pg 1 -lvl 1 -y 760 -defaultsOSRD
preplace inst selectio_wiz_0 -pg 1 -lvl 3 -y 700 -defaultsOSRD
preplace inst Twin_ADC_controller -pg 1 -lvl 6 -y 550 -regy -110 -defaultsOSRD
preplace inst selectio_wiz_1 -pg 1 -lvl 3 -y 510 -defaultsOSRD
preplace inst Twin_ADC_controller|Interface_ADC_0 -pg 1 -lvl 2 -y 1080 -defaultsOSRD
preplace inst Twin_ADC_controller|blk_mem_gen_0 -pg 1 -lvl 2 -y 560 -defaultsOSRD
preplace inst Twin_ADC_controller|blk_mem_gen_1 -pg 1 -lvl 2 -y 800 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 7 -y 290 -defaultsOSRD
preplace inst processing_system7_0_axi_periph -pg 1 -lvl 4 -y 450 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -y 1000 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 1 7 NJ 870 NJ 870 NJ 870 NJ 1260 NJ 1260 NJ 870 N
preplace netloc SW_SERVICE_1 1 0 6 NJ 610 NJ 610 NJ 610 NJ 660 NJ 1050 1960
preplace netloc Twin_ADC_controller|processing_system7_0_axi_periph_M01_AXI 1 0 2 NJ 1000 N
preplace netloc Twin_ADC_controller|Interface_ADC_0_ADC0_mem 1 1 2 2490 930 2780
preplace netloc ADC0_N_1 1 0 1 180
preplace netloc processing_system7_0_axi_periph_M03_AXI 1 4 2 NJ 480 2000
preplace netloc processing_system7_0_axi_periph_M00_AXI 1 4 1 1660
preplace netloc ADC1_P_1 1 0 1 190
preplace netloc util_ds_buf_1_IBUF_OUT 1 2 6 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 N
preplace netloc SPI1_MISO_1 1 1 7 NJ 970 NJ 970 NJ 970 NJ 1300 NJ 1300 NJ 1300 3210
preplace netloc ADC2_CLK_P_1 1 0 2 NJ 160 N
preplace netloc ADC1_CLK_P_1 1 0 2 NJ 50 N
preplace netloc util_ds_buf_0_OBUF_DS_N 1 7 1 N
preplace netloc Twin_ADC_controller|axi_bram_ctrl_0_BRAM_PORTA 1 1 1 N
preplace netloc Twin_ADC_controller|Interface_ADC_0_TRIG_OUT 1 2 1 N
preplace netloc Twin_ADC_controller|util_vector_logic_1_Res 1 0 2 NJ 1080 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 3 NJ 670 NJ 630 1310
preplace netloc processing_system7_0_SPI1_SS_O 1 1 7 NJ 1010 NJ 1010 NJ 1010 NJ 1310 NJ 1310 NJ 1310 3220
preplace netloc util_ds_buf_0_OBUF_DS_P 1 7 1 N
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 230 820 590
preplace netloc Twin_ADC_controller|processing_system7_0_axi_periph_M02_AXI 1 0 1 N
preplace netloc ADC1_CLK_N_1 1 0 2 NJ 70 N
preplace netloc Twin_ADC_controller|selectio_wiz_0_data_in_to_device 1 0 2 NJ 1060 2430
preplace netloc Twin_ADC_controller|processing_system7_0_FCLK_CLK0 1 0 2 2170 1020 2460
preplace netloc Twin_ADC_controller|util_vector_logic_0_Res 1 1 1 2420
preplace netloc processing_system7_0_axi_periph_M02_AXI 1 4 2 NJ 460 2030
preplace netloc processing_system7_0_SPI1_SS1_O 1 1 7 NJ 1030 NJ 1030 NJ 1030 NJ 1320 NJ 1320 NJ 1320 3230
preplace netloc processing_system7_0_SPI1_MOSI_O 1 1 7 NJ 950 NJ 950 NJ 950 NJ 1290 NJ 1290 NJ 1290 3200
preplace netloc rst_processing_system7_0_100M_peripheral_aresetn 1 1 5 NJ 520 NJ 430 1330 630 1760 1030 1980
preplace netloc Twin_ADC_controller|processing_system7_0_axi_periph_M03_AXI 1 0 1 N
preplace netloc Twin_ADC_controller|TRIG_IN_1 1 0 2 NJ 1120 NJ
preplace netloc Twin_ADC_controller|rst_processing_system7_0_100M_peripheral_aresetn 1 0 2 2180 710 2430
preplace netloc ADC1_N_1 1 0 1 200
preplace netloc ADC0_P_1 1 0 1 170
preplace netloc xlconstant_0_dout 1 1 1 620
preplace netloc rst_processing_system7_0_100M_peripheral_reset 1 0 3 230 390 610 480 910
preplace netloc processing_system7_0_FIXED_IO 1 1 7 NJ 890 NJ 890 NJ 890 NJ 1270 NJ 1270 NJ 890 N
preplace netloc selectio_wiz_0_data_in_to_device 1 3 3 NJ 700 NJ 1060 N
preplace netloc util_ds_buf_3_IBUF_OUT 1 2 6 NJ 170 NJ 170 NJ 170 NJ 170 NJ 170 N
preplace netloc axi_gpio_0_GPIO 1 5 3 N 360 NJ 360 NJ
preplace netloc Interface_ADC_0_TRIG_OUT 1 6 2 2900 550 NJ
preplace netloc Twin_ADC_controller|axi_bram_ctrl_1_BRAM_PORTA 1 1 1 N
preplace netloc Twin_ADC_controller|Interface_ADC_0_ADC1_mem 1 1 2 2500 940 2770
preplace netloc TRIG_IN_1 1 0 6 NJ 590 NJ 590 NJ 590 NJ 650 NJ 1040 1970
preplace netloc delay_input_0_DDELAY_0 1 1 2 NJ 260 930
preplace netloc selectio_wiz_1_data_in_to_device 1 3 3 NJ 640 NJ 640 1990
preplace netloc rst_processing_system7_0_100M_interconnect_aresetn 1 1 3 NJ 500 NJ 370 N
preplace netloc processing_system7_0_FCLK_CLK0 1 0 7 220 800 630 770 940 440 1340 270 1760 290 2020 290 NJ
preplace netloc delay_input_0_DDELAY_1 1 1 2 630 680 NJ
preplace netloc processing_system7_0_FCLK_CLK1 1 0 2 210 810 600
preplace netloc processing_system7_0_SPI1_SCLK_O 1 1 7 NJ 930 NJ 930 NJ 930 NJ 1280 NJ 1280 NJ 1280 3190
preplace netloc Twin_ADC_controller|SW_SERVICE_1 1 0 2 NJ 1140 NJ
preplace netloc Twin_ADC_controller|selectio_wiz_1_data_in_to_device 1 0 2 NJ 1100 NJ
preplace netloc Twin_ADC_controller|Interface_ADC_0_ADDR_mem 1 1 2 2460 950 2760
preplace netloc Twin_ADC_controller|Interface_ADC_0_wea 1 1 2 2480 1230 2760
preplace netloc processing_system7_0_axi_periph_M01_AXI 1 4 2 NJ 440 2010
preplace netloc ADC2_CLK_N_1 1 0 2 NJ 180 N
preplace netloc Twin_ADC_controller|Interface_ADC_0_enable 1 1 2 2470 1220 2770
levelinfo -pg 1 150 410 780 1120 1500 1860 2480 3070 3250
levelinfo -hier Twin_ADC_controller 2150 2300 2630 2800
",
}
{
   da_axi4_cnt: "10",
   da_board_cnt: "1",
   da_bram_cntlr_cnt: "2",
   da_ps7_cnt: "1",
}