Analysis & Synthesis report for Mandel
Fri Nov 10 19:08:37 2017
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Mandel|Engine2VGA:u3|state
 12. State Machine - |Mandel|Engine:e1|state
 13. State Machine - |Mandel|Engine:e0|state
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated
 19. Source assignments for VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated
 20. Parameter Settings for User Entity Instance: Coor_gen:u1
 21. Parameter Settings for User Entity Instance: Coor_gen:u1|Mod_counter:x_cntr
 22. Parameter Settings for User Entity Instance: Coor_gen:u1|Mod_counter:y_cntr
 23. Parameter Settings for User Entity Instance: Engine:e0
 24. Parameter Settings for User Entity Instance: Engine:e1
 25. Parameter Settings for User Entity Instance: VGA:vpg|VGA_Controller:u0
 26. Parameter Settings for User Entity Instance: VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: engine_pll:u2|altpll:altpll_component
 29. Parameter Settings for User Entity Instance: vga_pll:u4|altpll:altpll_component
 30. Parameter Settings for Inferred Entity Instance: Engine:e0|lpm_mult:Mult1
 31. Parameter Settings for Inferred Entity Instance: Engine:e0|lpm_mult:Mult4
 32. Parameter Settings for Inferred Entity Instance: Engine:e0|lpm_mult:Mult0
 33. Parameter Settings for Inferred Entity Instance: Engine:e0|lpm_mult:Mult3
 34. Parameter Settings for Inferred Entity Instance: Engine:e1|lpm_mult:Mult1
 35. Parameter Settings for Inferred Entity Instance: Engine:e1|lpm_mult:Mult4
 36. Parameter Settings for Inferred Entity Instance: Engine:e1|lpm_mult:Mult0
 37. Parameter Settings for Inferred Entity Instance: Engine:e1|lpm_mult:Mult3
 38. Parameter Settings for Inferred Entity Instance: Engine:e0|lpm_mult:Mult2
 39. Parameter Settings for Inferred Entity Instance: Engine:e1|lpm_mult:Mult2
 40. Parameter Settings for Inferred Entity Instance: Coor_gen:u1|lpm_mult:Mult1
 41. Parameter Settings for Inferred Entity Instance: Coor_gen:u1|lpm_mult:Mult0
 42. altsyncram Parameter Settings by Entity Instance
 43. altpll Parameter Settings by Entity Instance
 44. lpm_mult Parameter Settings by Entity Instance
 45. Port Connectivity Checks: "VGA:vpg|VGA_Controller:u0"
 46. Port Connectivity Checks: "Engine:e1"
 47. Port Connectivity Checks: "Engine:e0"
 48. Port Connectivity Checks: "Coor_gen:u1|Mod_counter:y_cntr"
 49. Port Connectivity Checks: "Coor_gen:u1|Mod_counter:x_cntr"
 50. Port Connectivity Checks: "Coor_gen:u1"
 51. Elapsed Time Per Partition
 52. Analysis & Synthesis Messages
 53. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov 10 19:08:37 2017         ;
; Quartus II 32-bit Version          ; 11.1 Build 259 01/25/2012 SP 2 SJ Web Edition ;
; Revision Name                      ; Mandel                                        ;
; Top-level Entity Name              ; Mandel                                        ;
; Family                             ; Cyclone IV E                                  ;
; Total logic elements               ; 2,548                                         ;
;     Total combinational functions  ; 2,393                                         ;
;     Dedicated logic registers      ; 758                                           ;
; Total registers                    ; 758                                           ;
; Total pins                         ; 78                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 2,463,744                                     ;
; Embedded Multiplier 9-bit elements ; 94                                            ;
; Total PLLs                         ; 2                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; Mandel             ; Mandel             ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                   ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+
; Mandel.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/Administrator/OneDrive/fpga/altera/Pure_Mandel/Mandel.v               ;
; Coor_gen.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/Administrator/OneDrive/fpga/altera/Pure_Mandel/Coor_gen.v             ;
; Mod_counter.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/Administrator/OneDrive/fpga/altera/Pure_Mandel/Mod_counter.v          ;
; engine_pll.v                     ; yes             ; User Wizard-Generated File             ; C:/Users/Administrator/OneDrive/fpga/altera/Pure_Mandel/engine_pll.v           ;
; Engine.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/Administrator/OneDrive/fpga/altera/Pure_Mandel/Engine.v               ;
; Engine2VGA.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/Administrator/OneDrive/fpga/altera/Pure_Mandel/Engine2VGA.v           ;
; VGA.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/Administrator/OneDrive/fpga/altera/Pure_Mandel/VGA.v                  ;
; VGA_Controller.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/Administrator/OneDrive/fpga/altera/Pure_Mandel/VGA_Controller.v       ;
; my_img_data.v                    ; yes             ; User Wizard-Generated File             ; C:/Users/Administrator/OneDrive/fpga/altera/Pure_Mandel/my_img_data.v          ;
; img_index.v                      ; yes             ; User Wizard-Generated File             ; C:/Users/Administrator/OneDrive/fpga/altera/Pure_Mandel/img_index.v            ;
; vga_pll.v                        ; yes             ; User Wizard-Generated File             ; C:/Users/Administrator/OneDrive/fpga/altera/Pure_Mandel/vga_pll.v              ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf               ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/stratix_ram_block.inc        ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_mux.inc                  ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_decode.inc               ;
; aglobal111.inc                   ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/aglobal111.inc               ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/a_rdenreg.inc                ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altrom.inc                   ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altram.inc                   ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altdpram.inc                 ;
; db/altsyncram_ggn1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/OneDrive/fpga/altera/Pure_Mandel/db/altsyncram_ggn1.tdf ;
; img_data_logo1151.mif            ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Administrator/OneDrive/fpga/altera/Pure_Mandel/img_data_logo1151.mif  ;
; db/decode_hua.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/OneDrive/fpga/altera/Pure_Mandel/db/decode_hua.tdf      ;
; db/decode_aaa.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/OneDrive/fpga/altera/Pure_Mandel/db/decode_aaa.tdf      ;
; db/mux_1pb.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/OneDrive/fpga/altera/Pure_Mandel/db/mux_1pb.tdf         ;
; db/altsyncram_gfc1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/OneDrive/fpga/altera/Pure_Mandel/db/altsyncram_gfc1.tdf ;
; index_logo1151.mif               ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Administrator/OneDrive/fpga/altera/Pure_Mandel/index_logo1151.mif     ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altpll.tdf                   ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/stratix_pll.inc              ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/stratixii_pll.inc            ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/cycloneii_pll.inc            ;
; db/engine_pll_altpll.v           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/OneDrive/fpga/altera/Pure_Mandel/db/engine_pll_altpll.v ;
; db/vga_pll_altpll.v              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/OneDrive/fpga/altera/Pure_Mandel/db/vga_pll_altpll.v    ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_mult.tdf                 ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_add_sub.inc              ;
; multcore.inc                     ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/multcore.inc                 ;
; bypassff.inc                     ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/bypassff.inc                 ;
; altshift.inc                     ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altshift.inc                 ;
; db/mult_46t.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/OneDrive/fpga/altera/Pure_Mandel/db/mult_46t.tdf        ;
; db/mult_qgt.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/OneDrive/fpga/altera/Pure_Mandel/db/mult_qgt.tdf        ;
; db/mult_sgt.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/OneDrive/fpga/altera/Pure_Mandel/db/mult_sgt.tdf        ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                           ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                   ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,548                                                                                   ;
;                                             ;                                                                                         ;
; Total combinational functions               ; 2393                                                                                    ;
; Logic element usage by number of LUT inputs ;                                                                                         ;
;     -- 4 input functions                    ; 382                                                                                     ;
;     -- 3 input functions                    ; 1283                                                                                    ;
;     -- <=2 input functions                  ; 728                                                                                     ;
;                                             ;                                                                                         ;
; Logic elements by mode                      ;                                                                                         ;
;     -- normal mode                          ; 987                                                                                     ;
;     -- arithmetic mode                      ; 1406                                                                                    ;
;                                             ;                                                                                         ;
; Total registers                             ; 758                                                                                     ;
;     -- Dedicated logic registers            ; 758                                                                                     ;
;     -- I/O registers                        ; 0                                                                                       ;
;                                             ;                                                                                         ;
; I/O pins                                    ; 78                                                                                      ;
; Total memory bits                           ; 2463744                                                                                 ;
; Embedded Multiplier 9-bit elements          ; 94                                                                                      ;
; Total PLLs                                  ; 2                                                                                       ;
;     -- PLLs                                 ; 2                                                                                       ;
;                                             ;                                                                                         ;
; Maximum fan-out node                        ; engine_pll:u2|altpll:altpll_component|engine_pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 948                                                                                     ;
; Total fan-out                               ; 20536                                                                                   ;
; Average fan-out                             ; 5.50                                                                                    ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                               ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Mandel                                      ; 2393 (49)         ; 758 (0)      ; 2463744     ; 94           ; 2       ; 46        ; 78   ; 0            ; |Mandel                                                                                                                           ;              ;
;    |Coor_gen:u1|                             ; 184 (34)          ; 20 (1)       ; 0           ; 14           ; 2       ; 6         ; 0    ; 0            ; |Mandel|Coor_gen:u1                                                                                                               ;              ;
;       |Mod_counter:x_cntr|                   ; 16 (16)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mandel|Coor_gen:u1|Mod_counter:x_cntr                                                                                            ;              ;
;       |Mod_counter:y_cntr|                   ; 15 (15)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mandel|Coor_gen:u1|Mod_counter:y_cntr                                                                                            ;              ;
;       |lpm_mult:Mult0|                       ; 60 (0)            ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mandel|Coor_gen:u1|lpm_mult:Mult0                                                                                                ;              ;
;          |mult_sgt:auto_generated|           ; 60 (60)           ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mandel|Coor_gen:u1|lpm_mult:Mult0|mult_sgt:auto_generated                                                                        ;              ;
;       |lpm_mult:Mult1|                       ; 59 (0)            ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mandel|Coor_gen:u1|lpm_mult:Mult1                                                                                                ;              ;
;          |mult_qgt:auto_generated|           ; 59 (59)           ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Mandel|Coor_gen:u1|lpm_mult:Mult1|mult_qgt:auto_generated                                                                        ;              ;
;    |Engine2VGA:u3|                           ; 6 (6)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mandel|Engine2VGA:u3                                                                                                             ;              ;
;    |Engine:e0|                               ; 853 (411)         ; 307 (307)    ; 0           ; 40           ; 0       ; 20        ; 0    ; 0            ; |Mandel|Engine:e0                                                                                                                 ;              ;
;       |lpm_mult:Mult0|                       ; 92 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mandel|Engine:e0|lpm_mult:Mult0                                                                                                  ;              ;
;          |mult_46t:auto_generated|           ; 92 (92)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mandel|Engine:e0|lpm_mult:Mult0|mult_46t:auto_generated                                                                          ;              ;
;       |lpm_mult:Mult1|                       ; 92 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mandel|Engine:e0|lpm_mult:Mult1                                                                                                  ;              ;
;          |mult_46t:auto_generated|           ; 92 (92)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mandel|Engine:e0|lpm_mult:Mult1|mult_46t:auto_generated                                                                          ;              ;
;       |lpm_mult:Mult2|                       ; 74 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mandel|Engine:e0|lpm_mult:Mult2                                                                                                  ;              ;
;          |mult_46t:auto_generated|           ; 74 (74)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mandel|Engine:e0|lpm_mult:Mult2|mult_46t:auto_generated                                                                          ;              ;
;       |lpm_mult:Mult3|                       ; 92 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mandel|Engine:e0|lpm_mult:Mult3                                                                                                  ;              ;
;          |mult_46t:auto_generated|           ; 92 (92)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mandel|Engine:e0|lpm_mult:Mult3|mult_46t:auto_generated                                                                          ;              ;
;       |lpm_mult:Mult4|                       ; 92 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mandel|Engine:e0|lpm_mult:Mult4                                                                                                  ;              ;
;          |mult_46t:auto_generated|           ; 92 (92)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mandel|Engine:e0|lpm_mult:Mult4|mult_46t:auto_generated                                                                          ;              ;
;    |Engine:e1|                               ; 853 (411)         ; 307 (307)    ; 0           ; 40           ; 0       ; 20        ; 0    ; 0            ; |Mandel|Engine:e1                                                                                                                 ;              ;
;       |lpm_mult:Mult0|                       ; 92 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mandel|Engine:e1|lpm_mult:Mult0                                                                                                  ;              ;
;          |mult_46t:auto_generated|           ; 92 (92)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mandel|Engine:e1|lpm_mult:Mult0|mult_46t:auto_generated                                                                          ;              ;
;       |lpm_mult:Mult1|                       ; 92 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mandel|Engine:e1|lpm_mult:Mult1                                                                                                  ;              ;
;          |mult_46t:auto_generated|           ; 92 (92)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mandel|Engine:e1|lpm_mult:Mult1|mult_46t:auto_generated                                                                          ;              ;
;       |lpm_mult:Mult2|                       ; 74 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mandel|Engine:e1|lpm_mult:Mult2                                                                                                  ;              ;
;          |mult_46t:auto_generated|           ; 74 (74)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mandel|Engine:e1|lpm_mult:Mult2|mult_46t:auto_generated                                                                          ;              ;
;       |lpm_mult:Mult3|                       ; 92 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mandel|Engine:e1|lpm_mult:Mult3                                                                                                  ;              ;
;          |mult_46t:auto_generated|           ; 92 (92)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mandel|Engine:e1|lpm_mult:Mult3|mult_46t:auto_generated                                                                          ;              ;
;       |lpm_mult:Mult4|                       ; 92 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mandel|Engine:e1|lpm_mult:Mult4                                                                                                  ;              ;
;          |mult_46t:auto_generated|           ; 92 (92)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mandel|Engine:e1|lpm_mult:Mult4|mult_46t:auto_generated                                                                          ;              ;
;    |VGA:vpg|                                 ; 448 (0)           ; 115 (24)     ; 2463744     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mandel|VGA:vpg                                                                                                                   ;              ;
;       |VGA_Controller:u0|                    ; 127 (127)         ; 85 (85)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mandel|VGA:vpg|VGA_Controller:u0                                                                                                 ;              ;
;       |img_index:img_index_inst|             ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mandel|VGA:vpg|img_index:img_index_inst                                                                                          ;              ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mandel|VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component                                                          ;              ;
;             |altsyncram_gfc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mandel|VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated                           ;              ;
;       |my_img_data:img_data_inst|            ; 321 (0)           ; 6 (0)        ; 2457600     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mandel|VGA:vpg|my_img_data:img_data_inst                                                                                         ;              ;
;          |altsyncram:altsyncram_component|   ; 321 (0)           ; 6 (0)        ; 2457600     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mandel|VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component                                                         ;              ;
;             |altsyncram_ggn1:auto_generated| ; 321 (0)           ; 6 (6)        ; 2457600     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mandel|VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated                          ;              ;
;                |decode_aaa:rden_decode_b|    ; 44 (44)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mandel|VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|decode_aaa:rden_decode_b ;              ;
;                |decode_hua:decode2|          ; 43 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mandel|VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|decode_hua:decode2       ;              ;
;                |mux_1pb:mux3|                ; 234 (234)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mandel|VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|mux_1pb:mux3             ;              ;
;    |engine_pll:u2|                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mandel|engine_pll:u2                                                                                                             ;              ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mandel|engine_pll:u2|altpll:altpll_component                                                                                     ;              ;
;          |engine_pll_altpll:auto_generated|  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mandel|engine_pll:u2|altpll:altpll_component|engine_pll_altpll:auto_generated                                                    ;              ;
;    |vga_pll:u4|                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mandel|vga_pll:u4                                                                                                                ;              ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mandel|vga_pll:u4|altpll:altpll_component                                                                                        ;              ;
;          |vga_pll_altpll:auto_generated|     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mandel|vga_pll:u4|altpll:altpll_component|vga_pll_altpll:auto_generated                                                          ;              ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------------+
; Name                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                   ;
+-------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------------+
; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ALTSYNCRAM  ; M9K  ; ROM              ; 256          ; 24           ; --           ; --           ; 6144    ; index_logo1151.mif    ;
; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 307200       ; 8            ; 307200       ; 8            ; 2457600 ; img_data_logo1151.mif ;
+-------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 2           ;
; Simple Multipliers (18-bit)           ; 46          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 94          ;
; Signed Embedded Multipliers           ; 10          ;
; Unsigned Embedded Multipliers         ; 18          ;
; Mixed Sign Embedded Multipliers       ; 20          ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                           ; IP Include File                                                       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; 11.1    ; N/A          ; N/A          ; |Mandel|VGA:vpg|img_index:img_index_inst  ; C:/Users/Administrator/OneDrive/fpga/altera/Pure_Mandel/img_index.v   ;
; Altera ; RAM: 2-PORT  ; 11.1    ; N/A          ; N/A          ; |Mandel|VGA:vpg|my_img_data:img_data_inst ; C:/Users/Administrator/OneDrive/fpga/altera/Pure_Mandel/my_img_data.v ;
; Altera ; ALTPLL       ; 11.1    ; N/A          ; N/A          ; |Mandel|engine_pll:u2                     ; C:/Users/Administrator/OneDrive/fpga/altera/Pure_Mandel/engine_pll.v  ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |Mandel|vga_pll:u4                        ; C:/Users/Administrator/OneDrive/fpga/altera/Pure_Mandel/vga_pll.v     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |Mandel|Engine2VGA:u3|state                               ;
+---------------+---------------+---------------+---------------+-----------+
; Name          ; state.state_d ; state.state_c ; state.state_b ; state.000 ;
+---------------+---------------+---------------+---------------+-----------+
; state.000     ; 0             ; 0             ; 0             ; 0         ;
; state.state_b ; 0             ; 0             ; 1             ; 1         ;
; state.state_c ; 0             ; 1             ; 0             ; 1         ;
; state.state_d ; 1             ; 0             ; 0             ; 1         ;
+---------------+---------------+---------------+---------------+-----------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Mandel|Engine:e1|state                                                                                   ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+-----------+
; Name          ; state.state_g ; state.state_f ; state.state_e ; state.state_d ; state.state_c ; state.state_b ; state.000 ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+-----------+
; state.000     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0         ;
; state.state_b ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 1         ;
; state.state_c ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 1         ;
; state.state_d ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 1         ;
; state.state_e ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 1         ;
; state.state_f ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 1         ;
; state.state_g ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1         ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+-----------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Mandel|Engine:e0|state                                                                                   ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+-----------+
; Name          ; state.state_g ; state.state_f ; state.state_e ; state.state_d ; state.state_c ; state.state_b ; state.000 ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+-----------+
; state.000     ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0         ;
; state.state_b ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 1         ;
; state.state_c ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 1         ;
; state.state_d ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 1         ;
; state.state_e ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 1         ;
; state.state_f ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 1         ;
; state.state_g ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1         ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+-----------+


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; Engine:e1|temp1[40..63]                 ; Merged with Engine:e1|temp1[39]        ;
; Engine:e1|temp2[40..63]                 ; Merged with Engine:e1|temp2[39]        ;
; Engine:e1|latched_word[60..63]          ; Merged with Engine:e1|latched_word[59] ;
; Engine:e1|latched_word[27..31]          ; Merged with Engine:e1|latched_word[26] ;
; Engine:e0|temp1[40..63]                 ; Merged with Engine:e0|temp1[39]        ;
; Engine:e0|temp2[40..63]                 ; Merged with Engine:e0|temp2[39]        ;
; Engine:e0|latched_word[60..63]          ; Merged with Engine:e0|latched_word[59] ;
; Engine:e0|latched_word[27..31]          ; Merged with Engine:e0|latched_word[26] ;
; Engine2VGA:u3|state~4                   ; Lost fanout                            ;
; Engine2VGA:u3|state~5                   ; Lost fanout                            ;
; Engine2VGA:u3|state~6                   ; Lost fanout                            ;
; Engine:e1|state~4                       ; Lost fanout                            ;
; Engine:e1|state~5                       ; Lost fanout                            ;
; Engine:e1|state~6                       ; Lost fanout                            ;
; Engine:e0|state~4                       ; Lost fanout                            ;
; Engine:e0|state~5                       ; Lost fanout                            ;
; Engine:e0|state~6                       ; Lost fanout                            ;
; Total Number of Removed Registers = 123 ;                                        ;
+-----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 758   ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 288   ;
; Number of registers using Asynchronous Clear ; 125   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 668   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; Engine:e0|available                    ; 10      ;
; Engine:e1|available                    ; 10      ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                  ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------+----------------------------+
; 3:1                ; 80 bits   ; 160 LEs       ; 80 LEs               ; 80 LEs                 ; |Mandel|Engine:e1|temp1[19] ;                            ;
; 3:1                ; 80 bits   ; 160 LEs       ; 80 LEs               ; 80 LEs                 ; |Mandel|Engine:e0|temp1[8]  ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Coor_gen:u1 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; C_ADDR_WIDTH   ; 1     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Coor_gen:u1|Mod_counter:x_cntr ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; N              ; 10    ; Signed Integer                                     ;
; M              ; 640   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Coor_gen:u1|Mod_counter:y_cntr ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; N              ; 9     ; Signed Integer                                     ;
; M              ; 480   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: Engine:e0 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; MAX_ITERATIONS ; 255   ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: Engine:e1 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; MAX_ITERATIONS ; 255   ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:vpg|VGA_Controller:u0 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                                ;
; H_SYNC_BACK    ; 48    ; Signed Integer                                ;
; H_SYNC_ACT     ; 640   ; Signed Integer                                ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                                ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                                ;
; V_SYNC_CYC     ; 2     ; Signed Integer                                ;
; V_SYNC_BACK    ; 32    ; Signed Integer                                ;
; V_SYNC_ACT     ; 480   ; Signed Integer                                ;
; V_SYNC_FRONT   ; 11    ; Signed Integer                                ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                                ;
; X_START        ; 148   ; Signed Integer                                ;
; Y_START        ; 34    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                              ;
+------------------------------------+-----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT             ; Untyped                                           ;
; WIDTH_A                            ; 8                     ; Signed Integer                                    ;
; WIDTHAD_A                          ; 19                    ; Signed Integer                                    ;
; NUMWORDS_A                         ; 307200                ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                           ;
; WIDTH_B                            ; 8                     ; Signed Integer                                    ;
; WIDTHAD_B                          ; 19                    ; Signed Integer                                    ;
; NUMWORDS_B                         ; 307200                ; Signed Integer                                    ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                           ;
; BYTE_SIZE                          ; 8                     ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                           ;
; INIT_FILE                          ; img_data_logo1151.mif ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E          ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_ggn1       ; Untyped                                           ;
+------------------------------------+-----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                           ;
; WIDTH_A                            ; 24                   ; Signed Integer                                    ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                    ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; index_logo1151.mif   ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_gfc1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: engine_pll:u2|altpll:altpll_component ;
+-------------------------------+------------------------------+---------------------+
; Parameter Name                ; Value                        ; Type                ;
+-------------------------------+------------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped             ;
; PLL_TYPE                      ; AUTO                         ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=engine_pll ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped             ;
; SCAN_CHAIN                    ; LONG                         ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped             ;
; LOCK_HIGH                     ; 1                            ; Untyped             ;
; LOCK_LOW                      ; 1                            ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped             ;
; SKIP_VCO                      ; OFF                          ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped             ;
; BANDWIDTH                     ; 0                            ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped             ;
; DOWN_SPREAD                   ; 0                            ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                            ; Untyped             ;
; CLK0_MULTIPLY_BY              ; 46                           ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                            ; Untyped             ;
; CLK0_DIVIDE_BY                ; 25                           ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped             ;
; DPA_DIVIDER                   ; 0                            ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped             ;
; VCO_MIN                       ; 0                            ; Untyped             ;
; VCO_MAX                       ; 0                            ; Untyped             ;
; VCO_CENTER                    ; 0                            ; Untyped             ;
; PFD_MIN                       ; 0                            ; Untyped             ;
; PFD_MAX                       ; 0                            ; Untyped             ;
; M_INITIAL                     ; 0                            ; Untyped             ;
; M                             ; 0                            ; Untyped             ;
; N                             ; 1                            ; Untyped             ;
; M2                            ; 1                            ; Untyped             ;
; N2                            ; 1                            ; Untyped             ;
; SS                            ; 1                            ; Untyped             ;
; C0_HIGH                       ; 0                            ; Untyped             ;
; C1_HIGH                       ; 0                            ; Untyped             ;
; C2_HIGH                       ; 0                            ; Untyped             ;
; C3_HIGH                       ; 0                            ; Untyped             ;
; C4_HIGH                       ; 0                            ; Untyped             ;
; C5_HIGH                       ; 0                            ; Untyped             ;
; C6_HIGH                       ; 0                            ; Untyped             ;
; C7_HIGH                       ; 0                            ; Untyped             ;
; C8_HIGH                       ; 0                            ; Untyped             ;
; C9_HIGH                       ; 0                            ; Untyped             ;
; C0_LOW                        ; 0                            ; Untyped             ;
; C1_LOW                        ; 0                            ; Untyped             ;
; C2_LOW                        ; 0                            ; Untyped             ;
; C3_LOW                        ; 0                            ; Untyped             ;
; C4_LOW                        ; 0                            ; Untyped             ;
; C5_LOW                        ; 0                            ; Untyped             ;
; C6_LOW                        ; 0                            ; Untyped             ;
; C7_LOW                        ; 0                            ; Untyped             ;
; C8_LOW                        ; 0                            ; Untyped             ;
; C9_LOW                        ; 0                            ; Untyped             ;
; C0_INITIAL                    ; 0                            ; Untyped             ;
; C1_INITIAL                    ; 0                            ; Untyped             ;
; C2_INITIAL                    ; 0                            ; Untyped             ;
; C3_INITIAL                    ; 0                            ; Untyped             ;
; C4_INITIAL                    ; 0                            ; Untyped             ;
; C5_INITIAL                    ; 0                            ; Untyped             ;
; C6_INITIAL                    ; 0                            ; Untyped             ;
; C7_INITIAL                    ; 0                            ; Untyped             ;
; C8_INITIAL                    ; 0                            ; Untyped             ;
; C9_INITIAL                    ; 0                            ; Untyped             ;
; C0_MODE                       ; BYPASS                       ; Untyped             ;
; C1_MODE                       ; BYPASS                       ; Untyped             ;
; C2_MODE                       ; BYPASS                       ; Untyped             ;
; C3_MODE                       ; BYPASS                       ; Untyped             ;
; C4_MODE                       ; BYPASS                       ; Untyped             ;
; C5_MODE                       ; BYPASS                       ; Untyped             ;
; C6_MODE                       ; BYPASS                       ; Untyped             ;
; C7_MODE                       ; BYPASS                       ; Untyped             ;
; C8_MODE                       ; BYPASS                       ; Untyped             ;
; C9_MODE                       ; BYPASS                       ; Untyped             ;
; C0_PH                         ; 0                            ; Untyped             ;
; C1_PH                         ; 0                            ; Untyped             ;
; C2_PH                         ; 0                            ; Untyped             ;
; C3_PH                         ; 0                            ; Untyped             ;
; C4_PH                         ; 0                            ; Untyped             ;
; C5_PH                         ; 0                            ; Untyped             ;
; C6_PH                         ; 0                            ; Untyped             ;
; C7_PH                         ; 0                            ; Untyped             ;
; C8_PH                         ; 0                            ; Untyped             ;
; C9_PH                         ; 0                            ; Untyped             ;
; L0_HIGH                       ; 1                            ; Untyped             ;
; L1_HIGH                       ; 1                            ; Untyped             ;
; G0_HIGH                       ; 1                            ; Untyped             ;
; G1_HIGH                       ; 1                            ; Untyped             ;
; G2_HIGH                       ; 1                            ; Untyped             ;
; G3_HIGH                       ; 1                            ; Untyped             ;
; E0_HIGH                       ; 1                            ; Untyped             ;
; E1_HIGH                       ; 1                            ; Untyped             ;
; E2_HIGH                       ; 1                            ; Untyped             ;
; E3_HIGH                       ; 1                            ; Untyped             ;
; L0_LOW                        ; 1                            ; Untyped             ;
; L1_LOW                        ; 1                            ; Untyped             ;
; G0_LOW                        ; 1                            ; Untyped             ;
; G1_LOW                        ; 1                            ; Untyped             ;
; G2_LOW                        ; 1                            ; Untyped             ;
; G3_LOW                        ; 1                            ; Untyped             ;
; E0_LOW                        ; 1                            ; Untyped             ;
; E1_LOW                        ; 1                            ; Untyped             ;
; E2_LOW                        ; 1                            ; Untyped             ;
; E3_LOW                        ; 1                            ; Untyped             ;
; L0_INITIAL                    ; 1                            ; Untyped             ;
; L1_INITIAL                    ; 1                            ; Untyped             ;
; G0_INITIAL                    ; 1                            ; Untyped             ;
; G1_INITIAL                    ; 1                            ; Untyped             ;
; G2_INITIAL                    ; 1                            ; Untyped             ;
; G3_INITIAL                    ; 1                            ; Untyped             ;
; E0_INITIAL                    ; 1                            ; Untyped             ;
; E1_INITIAL                    ; 1                            ; Untyped             ;
; E2_INITIAL                    ; 1                            ; Untyped             ;
; E3_INITIAL                    ; 1                            ; Untyped             ;
; L0_MODE                       ; BYPASS                       ; Untyped             ;
; L1_MODE                       ; BYPASS                       ; Untyped             ;
; G0_MODE                       ; BYPASS                       ; Untyped             ;
; G1_MODE                       ; BYPASS                       ; Untyped             ;
; G2_MODE                       ; BYPASS                       ; Untyped             ;
; G3_MODE                       ; BYPASS                       ; Untyped             ;
; E0_MODE                       ; BYPASS                       ; Untyped             ;
; E1_MODE                       ; BYPASS                       ; Untyped             ;
; E2_MODE                       ; BYPASS                       ; Untyped             ;
; E3_MODE                       ; BYPASS                       ; Untyped             ;
; L0_PH                         ; 0                            ; Untyped             ;
; L1_PH                         ; 0                            ; Untyped             ;
; G0_PH                         ; 0                            ; Untyped             ;
; G1_PH                         ; 0                            ; Untyped             ;
; G2_PH                         ; 0                            ; Untyped             ;
; G3_PH                         ; 0                            ; Untyped             ;
; E0_PH                         ; 0                            ; Untyped             ;
; E1_PH                         ; 0                            ; Untyped             ;
; E2_PH                         ; 0                            ; Untyped             ;
; E3_PH                         ; 0                            ; Untyped             ;
; M_PH                          ; 0                            ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped             ;
; CLK0_COUNTER                  ; G0                           ; Untyped             ;
; CLK1_COUNTER                  ; G0                           ; Untyped             ;
; CLK2_COUNTER                  ; G0                           ; Untyped             ;
; CLK3_COUNTER                  ; G0                           ; Untyped             ;
; CLK4_COUNTER                  ; G0                           ; Untyped             ;
; CLK5_COUNTER                  ; G0                           ; Untyped             ;
; CLK6_COUNTER                  ; E0                           ; Untyped             ;
; CLK7_COUNTER                  ; E1                           ; Untyped             ;
; CLK8_COUNTER                  ; E2                           ; Untyped             ;
; CLK9_COUNTER                  ; E3                           ; Untyped             ;
; L0_TIME_DELAY                 ; 0                            ; Untyped             ;
; L1_TIME_DELAY                 ; 0                            ; Untyped             ;
; G0_TIME_DELAY                 ; 0                            ; Untyped             ;
; G1_TIME_DELAY                 ; 0                            ; Untyped             ;
; G2_TIME_DELAY                 ; 0                            ; Untyped             ;
; G3_TIME_DELAY                 ; 0                            ; Untyped             ;
; E0_TIME_DELAY                 ; 0                            ; Untyped             ;
; E1_TIME_DELAY                 ; 0                            ; Untyped             ;
; E2_TIME_DELAY                 ; 0                            ; Untyped             ;
; E3_TIME_DELAY                 ; 0                            ; Untyped             ;
; M_TIME_DELAY                  ; 0                            ; Untyped             ;
; N_TIME_DELAY                  ; 0                            ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped             ;
; ENABLE0_COUNTER               ; L0                           ; Untyped             ;
; ENABLE1_COUNTER               ; L0                           ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped             ;
; LOOP_FILTER_C                 ; 5                            ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped             ;
; VCO_POST_SCALE                ; 0                            ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                 ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped             ;
; PORT_CLK1                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED                  ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED                  ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped             ;
; M_TEST_SOURCE                 ; 5                            ; Untyped             ;
; C0_TEST_SOURCE                ; 5                            ; Untyped             ;
; C1_TEST_SOURCE                ; 5                            ; Untyped             ;
; C2_TEST_SOURCE                ; 5                            ; Untyped             ;
; C3_TEST_SOURCE                ; 5                            ; Untyped             ;
; C4_TEST_SOURCE                ; 5                            ; Untyped             ;
; C5_TEST_SOURCE                ; 5                            ; Untyped             ;
; C6_TEST_SOURCE                ; 5                            ; Untyped             ;
; C7_TEST_SOURCE                ; 5                            ; Untyped             ;
; C8_TEST_SOURCE                ; 5                            ; Untyped             ;
; C9_TEST_SOURCE                ; 5                            ; Untyped             ;
; CBXI_PARAMETER                ; engine_pll_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped             ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone IV E                 ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE      ;
+-------------------------------+------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_pll:u4|altpll:altpll_component ;
+-------------------------------+---------------------------+---------------------+
; Parameter Name                ; Value                     ; Type                ;
+-------------------------------+---------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped             ;
; PLL_TYPE                      ; AUTO                      ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=vga_pll ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped             ;
; SCAN_CHAIN                    ; LONG                      ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped             ;
; LOCK_HIGH                     ; 1                         ; Untyped             ;
; LOCK_LOW                      ; 1                         ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped             ;
; SKIP_VCO                      ; OFF                       ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped             ;
; BANDWIDTH                     ; 0                         ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped             ;
; DOWN_SPREAD                   ; 0                         ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped             ;
; CLK0_MULTIPLY_BY              ; 217                       ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped             ;
; CLK0_DIVIDE_BY                ; 400                       ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped             ;
; DPA_DIVIDER                   ; 0                         ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped             ;
; VCO_MIN                       ; 0                         ; Untyped             ;
; VCO_MAX                       ; 0                         ; Untyped             ;
; VCO_CENTER                    ; 0                         ; Untyped             ;
; PFD_MIN                       ; 0                         ; Untyped             ;
; PFD_MAX                       ; 0                         ; Untyped             ;
; M_INITIAL                     ; 0                         ; Untyped             ;
; M                             ; 0                         ; Untyped             ;
; N                             ; 1                         ; Untyped             ;
; M2                            ; 1                         ; Untyped             ;
; N2                            ; 1                         ; Untyped             ;
; SS                            ; 1                         ; Untyped             ;
; C0_HIGH                       ; 0                         ; Untyped             ;
; C1_HIGH                       ; 0                         ; Untyped             ;
; C2_HIGH                       ; 0                         ; Untyped             ;
; C3_HIGH                       ; 0                         ; Untyped             ;
; C4_HIGH                       ; 0                         ; Untyped             ;
; C5_HIGH                       ; 0                         ; Untyped             ;
; C6_HIGH                       ; 0                         ; Untyped             ;
; C7_HIGH                       ; 0                         ; Untyped             ;
; C8_HIGH                       ; 0                         ; Untyped             ;
; C9_HIGH                       ; 0                         ; Untyped             ;
; C0_LOW                        ; 0                         ; Untyped             ;
; C1_LOW                        ; 0                         ; Untyped             ;
; C2_LOW                        ; 0                         ; Untyped             ;
; C3_LOW                        ; 0                         ; Untyped             ;
; C4_LOW                        ; 0                         ; Untyped             ;
; C5_LOW                        ; 0                         ; Untyped             ;
; C6_LOW                        ; 0                         ; Untyped             ;
; C7_LOW                        ; 0                         ; Untyped             ;
; C8_LOW                        ; 0                         ; Untyped             ;
; C9_LOW                        ; 0                         ; Untyped             ;
; C0_INITIAL                    ; 0                         ; Untyped             ;
; C1_INITIAL                    ; 0                         ; Untyped             ;
; C2_INITIAL                    ; 0                         ; Untyped             ;
; C3_INITIAL                    ; 0                         ; Untyped             ;
; C4_INITIAL                    ; 0                         ; Untyped             ;
; C5_INITIAL                    ; 0                         ; Untyped             ;
; C6_INITIAL                    ; 0                         ; Untyped             ;
; C7_INITIAL                    ; 0                         ; Untyped             ;
; C8_INITIAL                    ; 0                         ; Untyped             ;
; C9_INITIAL                    ; 0                         ; Untyped             ;
; C0_MODE                       ; BYPASS                    ; Untyped             ;
; C1_MODE                       ; BYPASS                    ; Untyped             ;
; C2_MODE                       ; BYPASS                    ; Untyped             ;
; C3_MODE                       ; BYPASS                    ; Untyped             ;
; C4_MODE                       ; BYPASS                    ; Untyped             ;
; C5_MODE                       ; BYPASS                    ; Untyped             ;
; C6_MODE                       ; BYPASS                    ; Untyped             ;
; C7_MODE                       ; BYPASS                    ; Untyped             ;
; C8_MODE                       ; BYPASS                    ; Untyped             ;
; C9_MODE                       ; BYPASS                    ; Untyped             ;
; C0_PH                         ; 0                         ; Untyped             ;
; C1_PH                         ; 0                         ; Untyped             ;
; C2_PH                         ; 0                         ; Untyped             ;
; C3_PH                         ; 0                         ; Untyped             ;
; C4_PH                         ; 0                         ; Untyped             ;
; C5_PH                         ; 0                         ; Untyped             ;
; C6_PH                         ; 0                         ; Untyped             ;
; C7_PH                         ; 0                         ; Untyped             ;
; C8_PH                         ; 0                         ; Untyped             ;
; C9_PH                         ; 0                         ; Untyped             ;
; L0_HIGH                       ; 1                         ; Untyped             ;
; L1_HIGH                       ; 1                         ; Untyped             ;
; G0_HIGH                       ; 1                         ; Untyped             ;
; G1_HIGH                       ; 1                         ; Untyped             ;
; G2_HIGH                       ; 1                         ; Untyped             ;
; G3_HIGH                       ; 1                         ; Untyped             ;
; E0_HIGH                       ; 1                         ; Untyped             ;
; E1_HIGH                       ; 1                         ; Untyped             ;
; E2_HIGH                       ; 1                         ; Untyped             ;
; E3_HIGH                       ; 1                         ; Untyped             ;
; L0_LOW                        ; 1                         ; Untyped             ;
; L1_LOW                        ; 1                         ; Untyped             ;
; G0_LOW                        ; 1                         ; Untyped             ;
; G1_LOW                        ; 1                         ; Untyped             ;
; G2_LOW                        ; 1                         ; Untyped             ;
; G3_LOW                        ; 1                         ; Untyped             ;
; E0_LOW                        ; 1                         ; Untyped             ;
; E1_LOW                        ; 1                         ; Untyped             ;
; E2_LOW                        ; 1                         ; Untyped             ;
; E3_LOW                        ; 1                         ; Untyped             ;
; L0_INITIAL                    ; 1                         ; Untyped             ;
; L1_INITIAL                    ; 1                         ; Untyped             ;
; G0_INITIAL                    ; 1                         ; Untyped             ;
; G1_INITIAL                    ; 1                         ; Untyped             ;
; G2_INITIAL                    ; 1                         ; Untyped             ;
; G3_INITIAL                    ; 1                         ; Untyped             ;
; E0_INITIAL                    ; 1                         ; Untyped             ;
; E1_INITIAL                    ; 1                         ; Untyped             ;
; E2_INITIAL                    ; 1                         ; Untyped             ;
; E3_INITIAL                    ; 1                         ; Untyped             ;
; L0_MODE                       ; BYPASS                    ; Untyped             ;
; L1_MODE                       ; BYPASS                    ; Untyped             ;
; G0_MODE                       ; BYPASS                    ; Untyped             ;
; G1_MODE                       ; BYPASS                    ; Untyped             ;
; G2_MODE                       ; BYPASS                    ; Untyped             ;
; G3_MODE                       ; BYPASS                    ; Untyped             ;
; E0_MODE                       ; BYPASS                    ; Untyped             ;
; E1_MODE                       ; BYPASS                    ; Untyped             ;
; E2_MODE                       ; BYPASS                    ; Untyped             ;
; E3_MODE                       ; BYPASS                    ; Untyped             ;
; L0_PH                         ; 0                         ; Untyped             ;
; L1_PH                         ; 0                         ; Untyped             ;
; G0_PH                         ; 0                         ; Untyped             ;
; G1_PH                         ; 0                         ; Untyped             ;
; G2_PH                         ; 0                         ; Untyped             ;
; G3_PH                         ; 0                         ; Untyped             ;
; E0_PH                         ; 0                         ; Untyped             ;
; E1_PH                         ; 0                         ; Untyped             ;
; E2_PH                         ; 0                         ; Untyped             ;
; E3_PH                         ; 0                         ; Untyped             ;
; M_PH                          ; 0                         ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped             ;
; CLK0_COUNTER                  ; G0                        ; Untyped             ;
; CLK1_COUNTER                  ; G0                        ; Untyped             ;
; CLK2_COUNTER                  ; G0                        ; Untyped             ;
; CLK3_COUNTER                  ; G0                        ; Untyped             ;
; CLK4_COUNTER                  ; G0                        ; Untyped             ;
; CLK5_COUNTER                  ; G0                        ; Untyped             ;
; CLK6_COUNTER                  ; E0                        ; Untyped             ;
; CLK7_COUNTER                  ; E1                        ; Untyped             ;
; CLK8_COUNTER                  ; E2                        ; Untyped             ;
; CLK9_COUNTER                  ; E3                        ; Untyped             ;
; L0_TIME_DELAY                 ; 0                         ; Untyped             ;
; L1_TIME_DELAY                 ; 0                         ; Untyped             ;
; G0_TIME_DELAY                 ; 0                         ; Untyped             ;
; G1_TIME_DELAY                 ; 0                         ; Untyped             ;
; G2_TIME_DELAY                 ; 0                         ; Untyped             ;
; G3_TIME_DELAY                 ; 0                         ; Untyped             ;
; E0_TIME_DELAY                 ; 0                         ; Untyped             ;
; E1_TIME_DELAY                 ; 0                         ; Untyped             ;
; E2_TIME_DELAY                 ; 0                         ; Untyped             ;
; E3_TIME_DELAY                 ; 0                         ; Untyped             ;
; M_TIME_DELAY                  ; 0                         ; Untyped             ;
; N_TIME_DELAY                  ; 0                         ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped             ;
; ENABLE0_COUNTER               ; L0                        ; Untyped             ;
; ENABLE1_COUNTER               ; L0                        ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped             ;
; LOOP_FILTER_C                 ; 5                         ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped             ;
; VCO_POST_SCALE                ; 0                         ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped             ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped             ;
; M_TEST_SOURCE                 ; 5                         ; Untyped             ;
; C0_TEST_SOURCE                ; 5                         ; Untyped             ;
; C1_TEST_SOURCE                ; 5                         ; Untyped             ;
; C2_TEST_SOURCE                ; 5                         ; Untyped             ;
; C3_TEST_SOURCE                ; 5                         ; Untyped             ;
; C4_TEST_SOURCE                ; 5                         ; Untyped             ;
; C5_TEST_SOURCE                ; 5                         ; Untyped             ;
; C6_TEST_SOURCE                ; 5                         ; Untyped             ;
; C7_TEST_SOURCE                ; 5                         ; Untyped             ;
; C8_TEST_SOURCE                ; 5                         ; Untyped             ;
; C9_TEST_SOURCE                ; 5                         ; Untyped             ;
; CBXI_PARAMETER                ; vga_pll_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped             ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE      ;
+-------------------------------+---------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Engine:e0|lpm_mult:Mult1           ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Engine:e0|lpm_mult:Mult4           ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Engine:e0|lpm_mult:Mult0           ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Engine:e0|lpm_mult:Mult3           ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Engine:e1|lpm_mult:Mult1           ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Engine:e1|lpm_mult:Mult4           ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Engine:e1|lpm_mult:Mult0           ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Engine:e1|lpm_mult:Mult3           ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Engine:e0|lpm_mult:Mult2           ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Engine:e1|lpm_mult:Mult2           ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Coor_gen:u1|lpm_mult:Mult1         ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 24           ; Untyped             ;
; LPM_WIDTHB                                     ; 26           ; Untyped             ;
; LPM_WIDTHP                                     ; 50           ; Untyped             ;
; LPM_WIDTHR                                     ; 50           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_qgt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Coor_gen:u1|lpm_mult:Mult0         ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 25           ; Untyped             ;
; LPM_WIDTHB                                     ; 26           ; Untyped             ;
; LPM_WIDTHP                                     ; 51           ; Untyped             ;
; LPM_WIDTHR                                     ; 51           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_sgt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                              ;
+-------------------------------------------+-------------------------------------------------------------------+
; Name                                      ; Value                                                             ;
+-------------------------------------------+-------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                 ;
; Entity Instance                           ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                         ;
;     -- WIDTH_A                            ; 8                                                                 ;
;     -- NUMWORDS_A                         ; 307200                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 8                                                                 ;
;     -- NUMWORDS_B                         ; 307200                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                         ;
; Entity Instance                           ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                               ;
;     -- WIDTH_A                            ; 24                                                                ;
;     -- NUMWORDS_A                         ; 256                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 1                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                         ;
+-------------------------------------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 2                                     ;
; Entity Instance               ; engine_pll:u2|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
; Entity Instance               ; vga_pll:u4|altpll:altpll_component    ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+--------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                     ;
+---------------------------------------+----------------------------+
; Name                                  ; Value                      ;
+---------------------------------------+----------------------------+
; Number of entity instances            ; 12                         ;
; Entity Instance                       ; Engine:e0|lpm_mult:Mult1   ;
;     -- LPM_WIDTHA                     ; 32                         ;
;     -- LPM_WIDTHB                     ; 32                         ;
;     -- LPM_WIDTHP                     ; 64                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                         ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
; Entity Instance                       ; Engine:e0|lpm_mult:Mult4   ;
;     -- LPM_WIDTHA                     ; 32                         ;
;     -- LPM_WIDTHB                     ; 32                         ;
;     -- LPM_WIDTHP                     ; 64                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                         ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
; Entity Instance                       ; Engine:e0|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 32                         ;
;     -- LPM_WIDTHB                     ; 32                         ;
;     -- LPM_WIDTHP                     ; 64                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                         ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
; Entity Instance                       ; Engine:e0|lpm_mult:Mult3   ;
;     -- LPM_WIDTHA                     ; 32                         ;
;     -- LPM_WIDTHB                     ; 32                         ;
;     -- LPM_WIDTHP                     ; 64                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                         ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
; Entity Instance                       ; Engine:e1|lpm_mult:Mult1   ;
;     -- LPM_WIDTHA                     ; 32                         ;
;     -- LPM_WIDTHB                     ; 32                         ;
;     -- LPM_WIDTHP                     ; 64                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                         ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
; Entity Instance                       ; Engine:e1|lpm_mult:Mult4   ;
;     -- LPM_WIDTHA                     ; 32                         ;
;     -- LPM_WIDTHB                     ; 32                         ;
;     -- LPM_WIDTHP                     ; 64                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                         ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
; Entity Instance                       ; Engine:e1|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 32                         ;
;     -- LPM_WIDTHB                     ; 32                         ;
;     -- LPM_WIDTHP                     ; 64                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                         ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
; Entity Instance                       ; Engine:e1|lpm_mult:Mult3   ;
;     -- LPM_WIDTHA                     ; 32                         ;
;     -- LPM_WIDTHB                     ; 32                         ;
;     -- LPM_WIDTHP                     ; 64                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                         ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
; Entity Instance                       ; Engine:e0|lpm_mult:Mult2   ;
;     -- LPM_WIDTHA                     ; 32                         ;
;     -- LPM_WIDTHB                     ; 32                         ;
;     -- LPM_WIDTHP                     ; 64                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                         ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
; Entity Instance                       ; Engine:e1|lpm_mult:Mult2   ;
;     -- LPM_WIDTHA                     ; 32                         ;
;     -- LPM_WIDTHB                     ; 32                         ;
;     -- LPM_WIDTHP                     ; 64                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                         ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
; Entity Instance                       ; Coor_gen:u1|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 24                         ;
;     -- LPM_WIDTHB                     ; 26                         ;
;     -- LPM_WIDTHP                     ; 50                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                        ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
; Entity Instance                       ; Coor_gen:u1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 25                         ;
;     -- LPM_WIDTHB                     ; 26                         ;
;     -- LPM_WIDTHP                     ; 51                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                        ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
+---------------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA:vpg|VGA_Controller:u0"                                                                                                                      ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                         ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; iCursor_RGB_EN[2..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
; iCursor_RGB_EN[3]    ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; iCursor_X[6..5]      ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
; iCursor_X[9..7]      ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; iCursor_X[4..3]      ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; iCursor_X[1..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; iCursor_X[2]         ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
; iCursor_Y[6..5]      ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
; iCursor_Y[9..7]      ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; iCursor_Y[4..3]      ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; iCursor_Y[1..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; iCursor_Y[2]         ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
; iCursor_R            ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
; iCursor_G            ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
; iCursor_B            ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
; oAddress             ; Output ; Warning  ; Output or bidir port (20 bits) is wider than the port expression (19 bits) it drives; bit(s) "oAddress[19..19]" have no fanouts ;
; iRed[1..0]           ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; iGreen[1..0]         ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; iBlue[1..0]          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; oVGA_R[1..0]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; oVGA_G[1..0]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; oVGA_B[1..0]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; oCoord_X             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                        ;
; oCoord_Y             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                        ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Engine:e1"                                                                                                                                                                             ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; my_addr     ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (2 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; my_addr[1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; my_addr[0]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; engine_addr ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "engine_addr[1..1]" will be connected to GND.                              ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Engine:e0"                                                                                                                                                                               ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; my_addr       ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (2 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; my_addr[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; engine_addr   ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "engine_addr[1..1]" will be connected to GND.                              ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "Coor_gen:u1|Mod_counter:y_cntr" ;
+--------+-------+----------+--------------------------------+
; Port   ; Type  ; Severity ; Details                        ;
+--------+-------+----------+--------------------------------+
; clk_en ; Input ; Info     ; Stuck at VCC                   ;
+--------+-------+----------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Coor_gen:u1|Mod_counter:x_cntr"                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; max_tick ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Coor_gen:u1"                                                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ckey ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (2 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:43     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Nov 10 19:08:07 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Mandel -c Mandel
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file mandel.v
    Info (12023): Found entity 1: Mandel
Info (12021): Found 1 design units, including 1 entities, in source file coor_gen.v
    Info (12023): Found entity 1: Coor_gen
Info (12021): Found 1 design units, including 1 entities, in source file mod_counter.v
    Info (12023): Found entity 1: Mod_counter
Info (12021): Found 1 design units, including 1 entities, in source file coor_gen_tb.v
    Info (12023): Found entity 1: Coor_gen_tb
Info (12021): Found 1 design units, including 1 entities, in source file engine_pll.v
    Info (12023): Found entity 1: engine_pll
Info (12021): Found 1 design units, including 1 entities, in source file engine.v
    Info (12023): Found entity 1: Engine
Info (12021): Found 1 design units, including 1 entities, in source file engine2vga.v
    Info (12023): Found entity 1: Engine2VGA
Warning (10229): Verilog HDL Expression warning at VGA.v(43): truncated literal to match 10 bits
Warning (10229): Verilog HDL Expression warning at VGA.v(44): truncated literal to match 10 bits
Warning (10229): Verilog HDL Expression warning at VGA.v(45): truncated literal to match 10 bits
Info (12021): Found 1 design units, including 1 entities, in source file vga.v
    Info (12023): Found entity 1: VGA
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: VGA_Controller
Info (12021): Found 1 design units, including 1 entities, in source file my_img_data.v
    Info (12023): Found entity 1: my_img_data
Info (12021): Found 1 design units, including 1 entities, in source file img_index.v
    Info (12023): Found entity 1: img_index
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll.v
    Info (12023): Found entity 1: vga_pll
Info (12127): Elaborating entity "Mandel" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at Mandel.v(37): truncated value with size 32 to match size of target (19)
Warning (10034): Output port "LEDR[17..2]" at Mandel.v(10) has no driver
Warning (10034): Output port "LEDG[7..1]" at Mandel.v(11) has no driver
Info (12128): Elaborating entity "Coor_gen" for hierarchy "Coor_gen:u1"
Warning (10230): Verilog HDL assignment warning at Coor_gen.v(36): truncated value with size 64 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at Coor_gen.v(42): truncated value with size 64 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at Coor_gen.v(50): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "Mod_counter" for hierarchy "Coor_gen:u1|Mod_counter:x_cntr"
Warning (10230): Verilog HDL assignment warning at Mod_counter.v(22): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "Mod_counter" for hierarchy "Coor_gen:u1|Mod_counter:y_cntr"
Warning (10230): Verilog HDL assignment warning at Mod_counter.v(22): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "Engine" for hierarchy "Engine:e0"
Warning (10230): Verilog HDL assignment warning at Engine.v(41): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at Engine.v(86): truncated value with size 64 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at Engine.v(89): truncated value with size 64 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at Engine.v(101): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "Engine2VGA" for hierarchy "Engine2VGA:u3"
Info (12128): Elaborating entity "VGA" for hierarchy "VGA:vpg"
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA:vpg|VGA_Controller:u0"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(90): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(93): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(96): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(114): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(115): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(116): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(175): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(201): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "my_img_data" for hierarchy "VGA:vpg|my_img_data:img_data_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "img_data_logo1151.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "numwords_b" = "307200"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "widthad_b" = "19"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ggn1.tdf
    Info (12023): Found entity 1: altsyncram_ggn1
Info (12128): Elaborating entity "altsyncram_ggn1" for hierarchy "VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_hua.tdf
    Info (12023): Found entity 1: decode_hua
Info (12128): Elaborating entity "decode_hua" for hierarchy "VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|decode_hua:decode2"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_aaa.tdf
    Info (12023): Found entity 1: decode_aaa
Info (12128): Elaborating entity "decode_aaa" for hierarchy "VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|decode_aaa:rden_decode_b"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1pb.tdf
    Info (12023): Found entity 1: mux_1pb
Info (12128): Elaborating entity "mux_1pb" for hierarchy "VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|mux_1pb:mux3"
Info (12128): Elaborating entity "img_index" for hierarchy "VGA:vpg|img_index:img_index_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "index_logo1151.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gfc1.tdf
    Info (12023): Found entity 1: altsyncram_gfc1
Info (12128): Elaborating entity "altsyncram_gfc1" for hierarchy "VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated"
Info (12128): Elaborating entity "engine_pll" for hierarchy "engine_pll:u2"
Info (12128): Elaborating entity "altpll" for hierarchy "engine_pll:u2|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "engine_pll:u2|altpll:altpll_component"
Info (12133): Instantiated megafunction "engine_pll:u2|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "46"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=engine_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/engine_pll_altpll.v
    Info (12023): Found entity 1: engine_pll_altpll
Info (12128): Elaborating entity "engine_pll_altpll" for hierarchy "engine_pll:u2|altpll:altpll_component|engine_pll_altpll:auto_generated"
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_pll:u4"
Info (12128): Elaborating entity "altpll" for hierarchy "vga_pll:u4|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "vga_pll:u4|altpll:altpll_component"
Info (12133): Instantiated megafunction "vga_pll:u4|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "400"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "217"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=vga_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/vga_pll_altpll.v
    Info (12023): Found entity 1: vga_pll_altpll
Info (12128): Elaborating entity "vga_pll_altpll" for hierarchy "vga_pll:u4|altpll:altpll_component|vga_pll_altpll:auto_generated"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "engine_word[26]" into a selector
    Warning (13048): Converted tri-state node "engine_word[25]" into a selector
    Warning (13048): Converted tri-state node "engine_word[24]" into a selector
    Warning (13048): Converted tri-state node "engine_word[23]" into a selector
    Warning (13048): Converted tri-state node "engine_word[22]" into a selector
    Warning (13048): Converted tri-state node "engine_word[21]" into a selector
    Warning (13048): Converted tri-state node "engine_word[20]" into a selector
    Warning (13048): Converted tri-state node "engine_word[19]" into a selector
    Warning (13048): Converted tri-state node "engine_word[18]" into a selector
    Warning (13048): Converted tri-state node "engine_word[17]" into a selector
    Warning (13048): Converted tri-state node "engine_word[16]" into a selector
    Warning (13048): Converted tri-state node "engine_word[15]" into a selector
    Warning (13048): Converted tri-state node "engine_word[14]" into a selector
    Warning (13048): Converted tri-state node "engine_word[13]" into a selector
    Warning (13048): Converted tri-state node "engine_word[12]" into a selector
    Warning (13048): Converted tri-state node "engine_word[11]" into a selector
    Warning (13048): Converted tri-state node "engine_word[10]" into a selector
    Warning (13048): Converted tri-state node "engine_word[9]" into a selector
    Warning (13048): Converted tri-state node "engine_word[8]" into a selector
    Warning (13048): Converted tri-state node "engine_word[7]" into a selector
    Warning (13048): Converted tri-state node "engine_word[6]" into a selector
    Warning (13048): Converted tri-state node "engine_word[5]" into a selector
    Warning (13048): Converted tri-state node "engine_word[4]" into a selector
    Warning (13048): Converted tri-state node "engine_word[3]" into a selector
    Warning (13048): Converted tri-state node "engine_word[2]" into a selector
    Warning (13048): Converted tri-state node "engine_word[1]" into a selector
    Warning (13048): Converted tri-state node "engine_word[0]" into a selector
Info (13005): Duplicate registers merged to single register
Info (278001): Inferred 12 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Engine:e0|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Engine:e0|Mult4"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Engine:e0|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Engine:e0|Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Engine:e1|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Engine:e1|Mult4"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Engine:e1|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Engine:e1|Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Engine:e0|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Engine:e1|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Coor_gen:u1|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Coor_gen:u1|Mult0"
Info (12130): Elaborated megafunction instantiation "Engine:e0|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "Engine:e0|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_46t.tdf
    Info (12023): Found entity 1: mult_46t
Info (12130): Elaborated megafunction instantiation "Engine:e0|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "Engine:e0|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "Coor_gen:u1|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "Coor_gen:u1|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "26"
    Info (12134): Parameter "LPM_WIDTHP" = "50"
    Info (12134): Parameter "LPM_WIDTHR" = "50"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_qgt.tdf
    Info (12023): Found entity 1: mult_qgt
Info (12130): Elaborated megafunction instantiation "Coor_gen:u1|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "Coor_gen:u1|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "25"
    Info (12134): Parameter "LPM_WIDTHB" = "26"
    Info (12134): Parameter "LPM_WIDTHP" = "51"
    Info (12134): Parameter "LPM_WIDTHR" = "51"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_sgt.tdf
    Info (12023): Found entity 1: mult_sgt
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 2675 buffer(s)
    Info (13019): Ignored 2675 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 9 registers lost all their fanouts during netlist optimizations. The first 9 are displayed below.
    Info (17050): Register "Engine2VGA:u3|state~4" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Engine2VGA:u3|state~5" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Engine2VGA:u3|state~6" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Engine:e1|state~4" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Engine:e1|state~5" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Engine:e1|state~6" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Engine:e0|state~4" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Engine:e0|state~5" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Engine:e0|state~6" lost all its fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Administrator/OneDrive/fpga/altera/Pure_Mandel/Mandel.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding node "vga_pll:u4|altpll:altpll_component|vga_pll_altpll:auto_generated|pll1"
    Info (16011): Adding node "engine_pll:u2|altpll:altpll_component|engine_pll_altpll:auto_generated|pll1"
Warning (21074): Design contains 21 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
Info (21057): Implemented 3103 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 55 output pins
    Info (21061): Implemented 2601 logic cells
    Info (21064): Implemented 328 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 94 DSP elements
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 100 warnings
    Info: Peak virtual memory: 381 megabytes
    Info: Processing ended: Fri Nov 10 19:08:37 2017
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Administrator/OneDrive/fpga/altera/Pure_Mandel/Mandel.map.smsg.


