/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Apr  1 11:23:13 2015
 *                 Full Compile MD5 Checksum  267f8e92d9b43928c0a06f1ab29c511c
 *                     (minus title and desc)
 *                 MD5 Checksum               0548f7f0a8e20364fd383a7aa29c0b86
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15956
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
 ***************************************************************************/

#ifndef BCHP_XPT_MEMDMA_MCPB_CH20_H__
#define BCHP_XPT_MEMDMA_MCPB_CH20_H__

/***************************************************************************
 *XPT_MEMDMA_MCPB_CH20 - MCPB Channel 20 Configuration
 ***************************************************************************/
#define BCHP_XPT_MEMDMA_MCPB_CH20_DMA_DESC_CONTROL 0x00a63400 /* [RW] MCPB Channel x Descriptor control information */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DMA_DATA_CONTROL 0x00a63404 /* [RW] MCPB Channel x Data control information */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DMA_CURR_DESC_ADDRESS 0x00a63408 /* [RW] MCPB Channel x Current Descriptor address information */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DMA_NEXT_DESC_ADDRESS 0x00a6340c /* [RW] MCPB Channel x Next Descriptor address information */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DMA_BUFF_BASE_ADDRESS_UPPER 0x00a63410 /* [RW] MCPB Channel x Data Buffer Base address */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DMA_BUFF_BASE_ADDRESS_LOWER 0x00a63414 /* [RW] MCPB Channel x Data Buffer Base address */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DMA_BUFF_END_ADDRESS_UPPER 0x00a63418 /* [RW] MCPB Channel x Data Buffer End address */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DMA_BUFF_END_ADDRESS_LOWER 0x00a6341c /* [RW] MCPB Channel x Data Buffer End address */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DMA_BUFF_CURR_RD_ADDRESS_UPPER 0x00a63420 /* [RW] MCPB Channel x Current Data Buffer Read address */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DMA_BUFF_CURR_RD_ADDRESS_LOWER 0x00a63424 /* [RW] MCPB Channel x Current Data Buffer Read address */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DMA_BUFF_WRITE_ADDRESS_UPPER 0x00a63428 /* [RW] MCPB Channel x Data Buffer Write address */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DMA_BUFF_WRITE_ADDRESS_LOWER 0x00a6342c /* [RW] MCPB Channel x Data Buffer Write address */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DMA_STATUS_0   0x00a63430 /* [RW] MCPB Channel x Status information */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DMA_STATUS_1   0x00a63434 /* [RW] MCPB Channel x CRC value */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DMA_STATUS_2   0x00a63438 /* [RW] MCPB Channel x Manual mode status */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DMA_DESC_SLOT0_STATUS_0 0x00a6343c /* [RW] MCPB channel x Descriptor Slot 0 status information */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DMA_DESC_SLOT0_STATUS_1 0x00a63440 /* [RW] MCPB channel x Descriptor Slot 0 status information */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DMA_DESC_SLOT0_CURR_DESC_ADDR 0x00a63444 /* [RW] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DMA_DESC_SLOT0_CURR_DATA_ADDR_UPPER 0x00a63448 /* [RW] MCPB Channel x  Descriptor Slot 0 Current Data Address */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DMA_DESC_SLOT0_CURR_DATA_ADDR_LOWER 0x00a6344c /* [RW] MCPB Channel x  Descriptor Slot 0 Current Data Address */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DMA_DESC_SLOT0_NEXT_TIMESTAMP 0x00a63450 /* [RW] MCPB Channel x Descriptor Slot 0 Next Packet Timestamp */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DMA_DESC_SLOT0_PKT2PKT_TIMESTAMP_DELTA 0x00a63454 /* [RW] MCPB Channel x Descriptor Slot 0 Packet to packet Timestamp delta */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DMA_DESC_SLOT1_STATUS_0 0x00a63458 /* [RW] MCPB channel x Descriptor Slot 1 status information */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DMA_DESC_SLOT1_STATUS_1 0x00a6345c /* [RW] MCPB channel x Descriptor Slot 1 status information */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DMA_DESC_SLOT1_CURR_DESC_ADDR 0x00a63460 /* [RW] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DMA_DESC_SLOT1_CURR_DATA_ADDR_UPPER 0x00a63464 /* [RW] MCPB Channel x  Descriptor Slot 1 Current Data Address */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DMA_DESC_SLOT1_CURR_DATA_ADDR_LOWER 0x00a63468 /* [RW] MCPB Channel x  Descriptor Slot 1 Current Data Address */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DMA_DESC_SLOT1_NEXT_TIMESTAMP 0x00a6346c /* [RW] MCPB Channel x Descriptor Slot 1 Next Packet Timestamp */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DMA_DESC_SLOT1_PKT2PKT_TIMESTAMP_DELTA 0x00a63470 /* [RW] MCPB Channel x Descriptor Slot 1 Packet to packet Timestamp delta */
#define BCHP_XPT_MEMDMA_MCPB_CH20_SP_PKT_LEN     0x00a63474 /* [RW] MCPB Channel x Packet length control */
#define BCHP_XPT_MEMDMA_MCPB_CH20_SP_PARSER_CTRL 0x00a63478 /* [RW] MCPB Channel x Parser control */
#define BCHP_XPT_MEMDMA_MCPB_CH20_SP_PARSER_CTRL1 0x00a6347c /* [RW] MCPB Channel x Parser control 1 */
#define BCHP_XPT_MEMDMA_MCPB_CH20_SP_TS_CONFIG   0x00a63480 /* [RW] MCPB Channel x TS Configuration */
#define BCHP_XPT_MEMDMA_MCPB_CH20_SP_PES_ES_CONFIG 0x00a63484 /* [RW] MCPB Channel x PES and ES Configuration */
#define BCHP_XPT_MEMDMA_MCPB_CH20_SP_PES_SYNC_COUNTER 0x00a63488 /* [RW] MCPB Channel x PES Sync counter */
#define BCHP_XPT_MEMDMA_MCPB_CH20_SP_ASF_CONFIG  0x00a6348c /* [RW] MCPB Channel x ASF Configuration */
#define BCHP_XPT_MEMDMA_MCPB_CH20_SP_STATE_REG_0 0x00a63490 /* [RW] MCPB Channel x Stream Processor State Register 0 */
#define BCHP_XPT_MEMDMA_MCPB_CH20_SP_STATE_REG_1 0x00a63494 /* [RW] MCPB Channel x Stream Processor State Register 1 */
#define BCHP_XPT_MEMDMA_MCPB_CH20_SP_STATE_REG_2 0x00a63498 /* [RW] MCPB Channel x Stream Processor State Register 2 */
#define BCHP_XPT_MEMDMA_MCPB_CH20_SP_STATE_REG_3 0x00a6349c /* [RW] MCPB Channel x Stream Processor State Register 3 */
#define BCHP_XPT_MEMDMA_MCPB_CH20_SP_STATE_REG_4 0x00a634a0 /* [RW] MCPB Channel x Stream Processor State Register 4 */
#define BCHP_XPT_MEMDMA_MCPB_CH20_SP_STATE_REG_5 0x00a634a4 /* [RW] MCPB Channel x Stream Processor State Register 5 */
#define BCHP_XPT_MEMDMA_MCPB_CH20_SP_STATE_REG_6 0x00a634a8 /* [RW] MCPB Channel x Stream Processor State Register 6 */
#define BCHP_XPT_MEMDMA_MCPB_CH20_SP_STATE_REG_7 0x00a634ac /* [RW] MCPB Channel x Stream Processor State Register 7 */
#define BCHP_XPT_MEMDMA_MCPB_CH20_SP_STATE_REG_8 0x00a634b0 /* [RW] MCPB Channel x Stream Processor State Register 8 */
#define BCHP_XPT_MEMDMA_MCPB_CH20_SP_STATE_REG_9 0x00a634b4 /* [RW] MCPB Channel x Stream Processor State Register 9 */
#define BCHP_XPT_MEMDMA_MCPB_CH20_SP_STATE_REG_10 0x00a634b8 /* [RW] MCPB Channel x Stream Processor State Register 10 */
#define BCHP_XPT_MEMDMA_MCPB_CH20_SP_STATE_REG_11 0x00a634bc /* [RW] MCPB Channel x Stream Processor State Register 11 */
#define BCHP_XPT_MEMDMA_MCPB_CH20_SP_STATE_REG_12 0x00a634c0 /* [RW] MCPB Channel x Stream Processor State Register 12 */
#define BCHP_XPT_MEMDMA_MCPB_CH20_SP_STATE_REG_13 0x00a634c4 /* [RW] MCPB Channel x Stream Processor State Register 13 */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DMA_BBUFF_CTRL 0x00a634c8 /* [RW] MCPB Channel x Burst buffer control */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DMA_BBUFF_CRC  0x00a634cc /* [RW] MCPB Channel x Current CRC value */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DMA_BBUFF0_RW_STATUS 0x00a634d0 /* [RW] MCPB Channel x Burst buffer 0 data specific information */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DMA_BBUFF0_RO_STATUS 0x00a634d4 /* [RW] MCPB Channel x Burst buffer 0 control specific information */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DMA_BBUFF1_RW_STATUS 0x00a634d8 /* [RW] MCPB Channel x Burst buffer 1 data specific information */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DMA_BBUFF1_RO_STATUS 0x00a634dc /* [RW] MCPB Channel x Burst buffer 1 control specific information */
#define BCHP_XPT_MEMDMA_MCPB_CH20_TMEU_BLOCKOUT_CTRL 0x00a634e0 /* [RW] MCPB Channel x Blockout control information */
#define BCHP_XPT_MEMDMA_MCPB_CH20_TMEU_NEXT_BO_MON 0x00a634e4 /* [RW] MCPB Channel x next Blockout monitor information */
#define BCHP_XPT_MEMDMA_MCPB_CH20_TMEU_TIMING_CTRL 0x00a634e8 /* [RW] MCPB Channel x next Blockout monitor information */
#define BCHP_XPT_MEMDMA_MCPB_CH20_TMEU_REF_DIFF_VALUE_TS_MBOX 0x00a634ec /* [RW] MCPB Channel x reference difference value and next Timestamp information */
#define BCHP_XPT_MEMDMA_MCPB_CH20_TMEU_TS_ERR_BOUND_EARLY 0x00a634f0 /* [RW] MCPB Channel x TS error bound early information */
#define BCHP_XPT_MEMDMA_MCPB_CH20_TMEU_TS_ERR_BOUND_LATE 0x00a634f4 /* [RW] MCPB Channel x TS error bound late information */
#define BCHP_XPT_MEMDMA_MCPB_CH20_TMEU_NEXT_GPC_MON 0x00a634f8 /* [RW] MCPB Channel x next Global Pacing Counter and Timestamp monitor information */
#define BCHP_XPT_MEMDMA_MCPB_CH20_TMEU_REF_DIFF_VALUE_SIGN 0x00a634fc /* [RW] MCPB Channel x reference difference value sign information */
#define BCHP_XPT_MEMDMA_MCPB_CH20_TMEU_PES_PACING_CTRL 0x00a63500 /* [RW] MCPB Channel x PES pacing control information */
#define BCHP_XPT_MEMDMA_MCPB_CH20_TMEU_SLOT_STATUS 0x00a63504 /* [RW] MCPB Channel x Slot 0 and Slot 1 information */
#define BCHP_XPT_MEMDMA_MCPB_CH20_TMEU_TIMING_INFO_SLOT0_REG1 0x00a63508 /* [RW] MCPB Channel x timing information for Slot 0 */
#define BCHP_XPT_MEMDMA_MCPB_CH20_TMEU_TIMING_INFO_SLOT0_REG2 0x00a6350c /* [RW] MCPB Channel x timing information for Slot 0 */
#define BCHP_XPT_MEMDMA_MCPB_CH20_TMEU_TIMING_INFO_SLOT1_REG1 0x00a63510 /* [RW] MCPB Channel x timing information for Slot 1 */
#define BCHP_XPT_MEMDMA_MCPB_CH20_TMEU_TIMING_INFO_SLOT1_REG2 0x00a63514 /* [RW] MCPB Channel x timing information for Slot 1 */
#define BCHP_XPT_MEMDMA_MCPB_CH20_TMEU_TIMING_INFO_LAST_TIMESTAMP_DELTA 0x00a63518 /* [RW] MCPB Channel x last TS delta value */
#define BCHP_XPT_MEMDMA_MCPB_CH20_TMEU_TIMING_INFO_LAST_NEXT_TIMESTAMP 0x00a6351c /* [RW] MCPB Channel x last NEXT TS value */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DCPM_STATUS    0x00a63520 /* [RW] MCPB Channel x DCPM status information */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DCPM_DESC_ADDR 0x00a63524 /* [RW] MCPB Channel x DCPM descriptor address information */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DCPM_DESC_DONE_INT_ADDR 0x00a63528 /* [RW] MCPB Channel x DCPM descriptor done interrupt address information */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DCPM_PAUSE_AFTER_GROUP_PACKETS_CTRL 0x00a6352c /* [RW] MCPB Channel x Pause after group of packets control information */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DCPM_PAUSE_AFTER_GROUP_PACKETS_PKT_COUNTER 0x00a63530 /* [RW] MCPB Channel x Pause after group of packets local packet counter */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DCPM_LOCAL_PACKET_COUNTER 0x00a63534 /* [RW] MCPB Channel x local packet counter */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DCPM_DATA_ADDR_UPPER 0x00a63538 /* [RW] MCPB Channel x DCPM data address information */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DCPM_DATA_ADDR_LOWER 0x00a6353c /* [RW] MCPB Channel x DCPM data address information */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DCPM_CURR_DESC_ADDR 0x00a63540 /* [RW] MCPB Channel x DCPM current descriptor address information */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DCPM_SLOT_STATUS 0x00a63544 /* [RW] MCPB Channel x DCPM slot status information */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DCPM_DESC_ADDR_SLOT_0 0x00a63548 /* [RW] MCPB Channel x DCPM completed slot 0 descriptor address information */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DCPM_DATA_ADDR_SLOT_0_UPPER 0x00a6354c /* [RW] MCPB Channel x DCPM completed slot 0 data address information */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DCPM_DATA_ADDR_SLOT_0_LOWER 0x00a63550 /* [RW] MCPB Channel x DCPM completed slot 0 data address information */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DCPM_DESC_ADDR_SLOT_1 0x00a63554 /* [RW] MCPB Channel x DCPM completed slot 1 descriptor address information */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DCPM_DATA_ADDR_SLOT_1_UPPER 0x00a63558 /* [RW] MCPB Channel x DCPM completed slot 1 data address information */
#define BCHP_XPT_MEMDMA_MCPB_CH20_DCPM_DATA_ADDR_SLOT_1_LOWER 0x00a6355c /* [RW] MCPB Channel x DCPM completed slot 1 data address information */

#endif /* #ifndef BCHP_XPT_MEMDMA_MCPB_CH20_H__ */

/* End of File */
