// Seed: 3728533027
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_13;
  assign id_4 = 1'h0;
  integer id_14;
  wire id_15;
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1
    , id_4,
    input  tri1  id_2
);
  wire id_5;
  assign id_4 = {id_2};
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5
  );
endmodule
