sim_seconds                                  0.055823                       # Number of seconds simulated
sim_ticks                                 55823205000                       # Number of ticks simulated
final_tick                               4315579409500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                7529424                       # Simulator instruction rate (inst/s)
host_op_rate                                  8246884                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              446233750                       # Simulator tick rate (ticks/s)
host_mem_usage                                2567044                       # Number of bytes of host memory used
host_seconds                                   125.10                       # Real time elapsed on the host
sim_insts                                   941920002                       # Number of instructions simulated
sim_ops                                    1031673288                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst        11264                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data       713984                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data       720128                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data       687872                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data       690688                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.data       681472                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.data       732416                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data         1536                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total          4264704                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst        11264                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu4.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu5.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        36608                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       145408                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        145408                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst           44                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data         2789                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data         2813                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data         2687                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data         2698                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.data         2662                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.data         2861                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total             16659                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks          568                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total              568                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst       201780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data     12790093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst       105476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data     12900155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst        59617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data     12322331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst       114648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data     12372776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.inst        77960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.data     12207683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.inst        77960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.data     13120279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst        18344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data        27515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total            76396617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst       201780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst       105476                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst        59617                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst       114648                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu4.inst        77960                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu5.inst        77960                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst        18344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total         655785                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks       2604795                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            2604795                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks       2604795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst       201780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data     12790093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst       105476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data     12900155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst        59617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data     12322331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst       114648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data     12372776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.inst        77960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.data     12207683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.inst        77960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.data     13120279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst        18344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data        27515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total           79001412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                     16659                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                      568                       # Number of write requests accepted
system.mem_ctrls01.readBursts                  133272                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                   4544                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM              4256384                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                  8320                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                145664                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys               4264704                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             145408                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                  260                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0           18362                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1           16696                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2           16425                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3           15728                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4           15344                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5           17114                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6           18447                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7           14896                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             728                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1             472                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2             536                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3             488                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4             624                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5             576                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6             640                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7             488                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                 55851543000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5              133272                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5               4544                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                 16400                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                 16413                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                 16428                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                 16443                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                 16452                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                 16464                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                 16481                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                 16490                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                   233                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                   213                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                  197                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                  181                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                  172                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                  160                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                  143                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                  134                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  185                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  185                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  187                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  187                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  187                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  187                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  187                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  188                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  192                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  192                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  191                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  192                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  192                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  192                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  192                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  192                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  191                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  191                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  190                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  189                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  189                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  189                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  189                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  188                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples        17541                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   250.957642                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   246.000882                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    30.153781                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          239      1.36%      1.36% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           67      0.38%      1.74% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127           40      0.23%      1.97% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159            2      0.01%      1.98% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191           40      0.23%      2.21% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223           67      0.38%      2.59% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          227      1.29%      3.89% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287        16859     96.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total        17541                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          190                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean   699.936842                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean   350.907428                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev   684.683047                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-63           25     13.16%     13.16% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::64-127           34     17.89%     31.05% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::128-191           11      5.79%     36.84% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::192-255            6      3.16%     40.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::256-319            2      1.05%     41.05% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::320-383            6      3.16%     44.21% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::384-447            1      0.53%     44.74% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::448-511            6      3.16%     47.89% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::512-575            2      1.05%     48.95% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::576-639            7      3.68%     52.63% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::640-703            8      4.21%     56.84% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::704-767            5      2.63%     59.47% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::768-831            8      4.21%     63.68% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::832-895            7      3.68%     67.37% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::896-959            4      2.11%     69.47% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::960-1023            4      2.11%     71.58% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1024-1087            4      2.11%     73.68% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1088-1151            2      1.05%     74.74% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1152-1215            9      4.74%     79.47% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1216-1279            1      0.53%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1280-1343            4      2.11%     82.11% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1344-1407            1      0.53%     82.63% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1408-1471            1      0.53%     83.16% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1472-1535            6      3.16%     86.32% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1536-1599            6      3.16%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1600-1663            4      2.11%     91.58% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1664-1727            4      2.11%     93.68% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1728-1791            2      1.05%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1792-1855            1      0.53%     95.26% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1920-1983            1      0.53%     95.79% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1984-2047            1      0.53%     96.32% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2112-2175            1      0.53%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2368-2431            1      0.53%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2432-2495            1      0.53%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2496-2559            1      0.53%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2560-2623            1      0.53%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3072-3135            1      0.53%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3776-3839            1      0.53%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          190                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          190                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    23.957895                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    23.910486                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     1.472253                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16              2      1.05%      1.05% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::17              1      0.53%      1.58% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::18              1      0.53%      2.11% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::22              1      0.53%      2.63% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::23              1      0.53%      3.16% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            181     95.26%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::32              3      1.58%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          190                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                 3924033198                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat            6178586598                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                425638400                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   29501.35                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              46451.35                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                      76.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       2.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                   76.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    2.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       0.79                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.07                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    30.75                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                 116231                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                  3792                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.45                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                  3242093.40                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  87.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE  49568267404                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF    4905023400                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT    1349644123                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0              15981840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1          15789513.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          15551827.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3              16523136                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0              10781400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1              10651656                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2              10491312                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3              11146560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         86966131.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1         85674700.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2         83653939.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3         87857203.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        11532948.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        11154309.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        11310243.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        11940618.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      6807135386.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      6808518434.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      6807205045.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      6821505351.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0       74057136912                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1       74055923712                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2       74057075808                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3       74044531680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        103967687807.040009                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        103965865514.880005                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        103963441364.160004                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        103971657737.279999                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          77.948184                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          77.946817                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          77.945000                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          77.951160                       # Core power per rank (mW)
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst        19968                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data       725504                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data       747520                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data       721408                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data       722432                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.data       696832                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.data       744448                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total          4415488                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst        19968                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu4.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        56320                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       150528                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        150528                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst           78                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data         2834                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data         2920                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data         2818                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data         2822                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.data         2722                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.data         2908                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total             17248                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks          588                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total              588                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst       357701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data     12996459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst       100890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data     13390847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst       110062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data     12923085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst       169679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data     12941428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.inst       114648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.data     12482838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst       105476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.data     13335816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst        50445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data        18344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total            79097716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst       357701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst       100890                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst       110062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst       169679                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu4.inst       114648                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst       105476                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst        50445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total        1008899                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks       2696513                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            2696513                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks       2696513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst       357701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data     12996459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst       100890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data     13390847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst       110062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data     12923085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst       169679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data     12941428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.inst       114648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.data     12482838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst       105476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.data     13335816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst        50445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data        18344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total           81794229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                     17248                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                      588                       # Number of write requests accepted
system.mem_ctrls05.readBursts                  137984                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                   4704                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM              4407424                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                  8064                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                150784                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys               4415488                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             150528                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                  252                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0           18872                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1           20345                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2           17402                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3           14728                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4           14065                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5           15401                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6           18324                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7           18595                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             656                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             608                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             527                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             480                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             640                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5             544                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6             609                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7             648                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                 55839551000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5              137984                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5               4704                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                 17004                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                 17016                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                 17024                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                 17034                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                 17042                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                 17049                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                 17062                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                 17072                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                   218                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                   199                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                  191                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                  181                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                  172                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                  166                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                  153                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                  143                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  191                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  192                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  192                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  192                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  192                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  192                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  192                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  193                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  198                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  198                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  198                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  198                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  198                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  198                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  198                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  198                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  198                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  198                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  198                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  198                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  198                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  198                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  198                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  197                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples        18172                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   250.836892                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   245.874988                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    30.340254                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63          244      1.34%      1.34% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95           69      0.38%      1.72% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127           49      0.27%      1.99% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159           13      0.07%      2.06% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191           47      0.26%      2.32% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223           70      0.39%      2.71% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          232      1.28%      3.98% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287        17448     96.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total        18172                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          198                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean   699.656566                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean   359.399347                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev   675.768270                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-63           29     14.65%     14.65% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::64-127           28     14.14%     28.79% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::128-191            8      4.04%     32.83% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::192-255            6      3.03%     35.86% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::256-319           10      5.05%     40.91% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::320-383            4      2.02%     42.93% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::384-447            4      2.02%     44.95% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::448-511            6      3.03%     47.98% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::512-575            7      3.54%     51.52% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::576-639            7      3.54%     55.05% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::640-703            6      3.03%     58.08% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::704-767            4      2.02%     60.10% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::768-831            7      3.54%     63.64% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::832-895            8      4.04%     67.68% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::896-959            8      4.04%     71.72% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::960-1023            4      2.02%     73.74% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1024-1087            5      2.53%     76.26% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1088-1151            3      1.52%     77.78% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1152-1215            6      3.03%     80.81% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1216-1279            5      2.53%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1280-1343            2      1.01%     84.34% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1344-1407            3      1.52%     85.86% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1408-1471            2      1.01%     86.87% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1472-1535            2      1.01%     87.88% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1600-1663            1      0.51%     88.38% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1664-1727            1      0.51%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1728-1791            2      1.01%     89.90% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1792-1855            2      1.01%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1856-1919            2      1.01%     91.92% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1920-1983            2      1.01%     92.93% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1984-2047            4      2.02%     94.95% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2048-2111            2      1.01%     95.96% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2112-2175            3      1.52%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2240-2303            1      0.51%     97.98% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2304-2367            1      0.51%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2624-2687            1      0.51%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::3008-3071            1      0.51%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::3264-3327            1      0.51%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          198                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          198                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    23.797980                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    23.757476                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     1.233869                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16              4      2.02%      2.02% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::17              1      0.51%      2.53% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::23              2      1.01%      3.54% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            190     95.96%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::25              1      0.51%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          198                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                 4048282876                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat            6382840276                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                440742400                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   29392.46                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              46342.46                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                      78.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       2.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                   79.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    2.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       0.82                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.79                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.08                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    31.65                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                 120351                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                  3921                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.35                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                  3130721.63                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  87.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE  49514043105                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF    4905023400                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT    1403868422                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0              17212608                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1              16175376                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          14463187.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3              16970688                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0              11611680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1              10911960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2               9756912                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3              11448480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0         94722201.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1             87567168                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2             76422528                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3             91613184                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        11598888.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1            11529216                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        11194122.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        11692200.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      6816356308.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      6812896636.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      6801741745.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      6822671762.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0       74049048384                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1       74052083184                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2       74061868176                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3       74043508512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        103978703259.839996                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        103969316729.279999                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        103953599859.839996                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        103976058016.320007                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          77.956442                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          77.949405                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          77.937621                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          77.954459                       # Core power per rank (mW)
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data           18                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total           18                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data           18                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total           18                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst        11264                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data       709888                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data       714496                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data       687104                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst         9984                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data       689408                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.data       666624                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data       697600                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total          4210944                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst        11264                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu4.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu5.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        45312                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       170752                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        170752                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst           44                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data         2773                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data         2791                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data         2684                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data         2693                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.data         2604                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data         2725                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total             16449                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks          667                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total              667                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst       201780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data     12716719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst       123819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data     12799265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst        96304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data     12308573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst       178850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data     12349846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.inst        68789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.data     11941701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.inst       119234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data     12496595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst        22930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data         9172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total            75433576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst       201780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst       123819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst        96304                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst       178850                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu4.inst        68789                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu5.inst       119234                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst        22930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total         811705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       3058800                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            3058800                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       3058800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst       201780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data     12716719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst       123819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data     12799265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst        96304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data     12308573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst       178850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data     12349846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.inst        68789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.data     11941701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.inst       119234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data     12496595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst        22930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data         9172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total           78492376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                     16449                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                      667                       # Number of write requests accepted
system.mem_ctrls06.readBursts                  131592                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                   5336                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM              4202592                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                  8352                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                170496                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys               4210944                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             170752                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                  261                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0           18803                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1           16562                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2           16098                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3           14488                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4           14961                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5           16913                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6           17002                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7           16504                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0             872                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             624                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2             584                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3             520                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             584                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5             655                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6             929                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7             560                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                 55830475000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5              131592                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5               5336                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                 16149                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                 16156                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                 16172                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                 16194                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                 16205                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                 16223                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                 16238                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                 16245                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                   263                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                   245                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                  229                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                  207                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                  196                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                  178                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                  163                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                  156                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  219                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  220                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  220                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  221                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  221                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  221                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  222                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  222                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  224                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  224                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  224                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  224                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  224                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  224                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  224                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  224                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  223                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  223                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                  223                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                  222                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                  222                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                  222                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                  221                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  221                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples        17466                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   250.377190                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   244.689004                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    32.026316                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          288      1.65%      1.65% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95           57      0.33%      1.98% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127           38      0.22%      2.19% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159            4      0.02%      2.22% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191           39      0.22%      2.44% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223           58      0.33%      2.77% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          272      1.56%      4.33% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287        16710     95.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total        17466                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          223                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean   587.421525                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean   337.415094                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev   529.644145                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-63           30     13.45%     13.45% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::64-127           26     11.66%     25.11% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::128-191           14      6.28%     31.39% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::192-255            7      3.14%     34.53% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::256-319            9      4.04%     38.57% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::320-383            8      3.59%     42.15% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::384-447            7      3.14%     45.29% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::448-511           16      7.17%     52.47% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::512-575            9      4.04%     56.50% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::576-639            6      2.69%     59.19% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::640-703           11      4.93%     64.13% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::704-767           13      5.83%     69.96% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::768-831            8      3.59%     73.54% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::832-895            9      4.04%     77.58% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::896-959            5      2.24%     79.82% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::960-1023            4      1.79%     81.61% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1024-1087            7      3.14%     84.75% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1088-1151            7      3.14%     87.89% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1152-1215            1      0.45%     88.34% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1216-1279            2      0.90%     89.24% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1280-1343            6      2.69%     91.93% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1344-1407            2      0.90%     92.83% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1472-1535            2      0.90%     93.72% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1536-1599            1      0.45%     94.17% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1600-1663            1      0.45%     94.62% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1664-1727            2      0.90%     95.52% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1728-1791            1      0.45%     95.96% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1792-1855            1      0.45%     96.41% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1856-1919            2      0.90%     97.31% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1920-1983            1      0.45%     97.76% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1984-2047            1      0.45%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2048-2111            1      0.45%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2112-2175            2      0.90%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3072-3135            1      0.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          223                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          223                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    23.892377                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    23.877264                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     0.769395                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16              1      0.45%      0.45% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::18              1      0.45%      0.90% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::19              1      0.45%      1.35% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::22              2      0.90%      2.24% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::23              1      0.45%      2.69% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            217     97.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          223                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                 3905235678                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat            6131296128                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                420259200                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   29735.83                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              46685.83                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                      75.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       3.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                   75.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    3.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       0.78                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.07                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    31.21                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                 114756                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                  4437                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.15                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                  3261888.00                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  87.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE  49571954306                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF    4905023400                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT    1345957221                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0              16504992                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1          14810947.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2          15308092.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3          16158441.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0              11134320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1               9991512                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2              10326888                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3              10900536                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         89534515.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         79174118.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         82189286.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3         85569369.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        11851038.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        11104542.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2            11114496                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        12070425.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      6812148340.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      6801783114.240001                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      6806638748.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      6818351783.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0       74052739584                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1       74061831888                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2       74057572560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3       74047297968                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        103972065979.199997                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        103956849311.040009                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        103961303259.839996                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        103968501712.320007                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          77.951466                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          77.940058                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          77.943397                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          77.948794                       # Core power per rank (mW)
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data       744192                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data       755200                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data       714496                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data       717312                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.data       724992                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data       742400                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total          4434944                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu4.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu5.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        33280                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       221952                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        221952                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data         2907                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data         2950                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data         2791                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data         2802                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.data         2832                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data         2900                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total             17324                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks          867                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total              867                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.inst       142163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data     13331230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst        55031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data     13528424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.dtb.walker         4586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst        87132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data     12799265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.dtb.walker         4586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst        96304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data     12849710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.dtb.walker        18344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.inst        82546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.data     12987287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.dtb.walker         9172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.inst       105476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data     13299129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst        27515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data        18344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total            79446245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst       142163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst        55031                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst        87132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst        96304                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu4.inst        82546                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu5.inst       105476                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst        27515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total         596168                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       3975981                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            3975981                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       3975981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst       142163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data     13331230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst        55031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data     13528424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.dtb.walker         4586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst        87132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data     12799265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.dtb.walker         4586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst        96304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data     12849710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.dtb.walker        18344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.inst        82546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.data     12987287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.dtb.walker         9172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.inst       105476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data     13299129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst        27515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data        18344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total           83422226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                     17324                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                      867                       # Number of write requests accepted
system.mem_ctrls00.readBursts                  138592                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                   6936                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM              4419296                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                 15648                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                221728                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys               4434944                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             221952                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                  489                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs        33120                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0           16696                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1           15848                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2           18347                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3           19812                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4           18007                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5           15717                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6           17018                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7           16658                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0             688                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1             544                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2            1008                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3            1025                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4            1072                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5             768                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6            1232                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7             592                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                 55858514000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5              138592                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5               6936                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                 16987                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                 16982                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                 16993                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                 17010                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                 17014                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                 17027                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                 17038                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                 17062                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                   262                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                   250                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                  240                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                  223                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                  217                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                  203                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                  192                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                  168                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                   20                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                   20                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                   19                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                   19                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                   19                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                   19                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                   19                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                   19                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    9                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  285                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  285                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  285                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  285                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  285                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  285                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  285                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  286                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  290                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  290                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  290                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  291                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  291                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  291                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  291                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  291                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  291                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  291                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                  291                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                  290                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                  290                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                  290                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                  290                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                  289                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples        18608                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   249.410146                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   242.833745                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    34.539022                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63          356      1.91%      1.91% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           70      0.38%      2.29% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127           48      0.26%      2.55% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159           14      0.08%      2.62% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191           53      0.28%      2.91% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           68      0.37%      3.27% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          329      1.77%      5.04% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287        17670     94.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total        18608                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples          290                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean   477.044828                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean   290.429031                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev   436.589291                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-63           38     13.10%     13.10% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::64-127           35     12.07%     25.17% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::128-191           23      7.93%     33.10% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::192-255           18      6.21%     39.31% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::256-319           19      6.55%     45.86% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::320-383           23      7.93%     53.79% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::384-447           11      3.79%     57.59% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::448-511           15      5.17%     62.76% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::512-575           12      4.14%     66.90% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::576-639           16      5.52%     72.41% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::640-703            7      2.41%     74.83% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::704-767           12      4.14%     78.97% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::768-831            7      2.41%     81.38% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::832-895            6      2.07%     83.45% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::896-959            5      1.72%     85.17% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::960-1023            6      2.07%     87.24% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1024-1087            6      2.07%     89.31% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1088-1151            4      1.38%     90.69% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1152-1215            6      2.07%     92.76% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1216-1279            7      2.41%     95.17% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1280-1343            1      0.34%     95.52% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1408-1471            3      1.03%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1472-1535            3      1.03%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1536-1599            1      0.34%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1600-1663            1      0.34%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1664-1727            2      0.69%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1856-1919            1      0.34%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1920-1983            1      0.34%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2816-2879            1      0.34%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          290                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples          290                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    23.893103                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    23.861305                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     1.127950                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16              4      1.38%      1.38% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::17              1      0.34%      1.72% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::23              1      0.34%      2.07% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            282     97.24%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::25              1      0.34%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::32              1      0.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          290                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                 4137518781                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat            6478364631                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                441929600                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   29959.66                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              46909.66                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                      79.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       3.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                   79.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    3.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       0.83                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.79                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.08                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    30.87                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                 120662                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                  5762                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.16                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                  3070667.58                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  87.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE  49463651725                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF    4905023400                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT    1454259802                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          15660086.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          17558553.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          16280006.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3          17286998.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0          10564344.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1              11845056                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2          10982544.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3          11661864.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         84642355.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1         95029209.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2             86658624                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3         91451443.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        11466593.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        12498831.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        12272394.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        12977832.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      6807356565.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      6823881020.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      6816508539.840001                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3        6829228368                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0       74056942896                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1       74042447760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2       74048914848                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3       74037757104                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        103964786028.479996                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        103981413619.200012                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        103969770144.959991                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        103978516799.040009                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          77.946008                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          77.958474                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          77.949745                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          77.956302                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.inst        15360                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data       691968                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data       726016                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data       713216                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst         9984                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data       680960                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.data       645376                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data       713984                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data         1792                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total          4224256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst        15360                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu4.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu5.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        49920                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       161792                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        161792                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.inst           60                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data         2703                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data         2836                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data         2786                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data         2660                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.data         2521                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data         2789                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total             16501                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks          632                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total              632                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.dtb.walker         4586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.inst       275154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data     12395705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.dtb.walker         9172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst        96304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data     13005631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst       100890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data     12776336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst       178850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data     12198511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.dtb.walker         4586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.inst       110062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.data     11561070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.inst        96304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data     12790093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst        36687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data        32101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total            75672044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst       275154                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst        96304                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst       100890                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst       178850                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu4.inst       110062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu5.inst        96304                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst        36687                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total         894252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       2898293                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            2898293                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       2898293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.dtb.walker         4586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst       275154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data     12395705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.dtb.walker         9172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst        96304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data     13005631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst       100890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data     12776336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst       178850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data     12198511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.dtb.walker         4586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.inst       110062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.data     11561070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.inst        96304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data     12790093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst        36687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data        32101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total           78570336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                     16501                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                      632                       # Number of write requests accepted
system.mem_ctrls11.readBursts                  132008                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                   5056                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM              4219552                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                  4704                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                161792                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys               4224256                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             161792                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                  147                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs        22483                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0           17242                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1           17840                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2           16953                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3           17144                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4           14977                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5           15712                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6           15184                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7           16809                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0             881                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1             552                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2             576                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             544                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4             544                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5             528                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6             568                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7             863                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                 55838680000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5              132008                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5               5056                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                 16279                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                 16287                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                 16301                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                 16314                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                 16322                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                 16332                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                 16348                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                 16355                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                   188                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                   176                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                  162                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                  149                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                  142                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                  132                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                  117                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                  110                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                   14                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                   13                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                   13                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                   14                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                   13                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                   13                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                   12                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                   12                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  208                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  208                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  209                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  209                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  209                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  210                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  211                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  211                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  212                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  212                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  212                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  212                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  212                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  212                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  212                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  212                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  212                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  212                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  211                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  211                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  211                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  210                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  209                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  209                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples        17481                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   250.634632                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   245.245167                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    31.234380                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          270      1.54%      1.54% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           57      0.33%      1.87% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127           36      0.21%      2.08% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159           10      0.06%      2.13% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191           34      0.19%      2.33% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223           60      0.34%      2.67% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          257      1.47%      4.14% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287        16757     95.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total        17481                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          212                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean   621.570755                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean   356.830438                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev   561.618252                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-63           21      9.91%      9.91% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-127           32     15.09%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::128-191           12      5.66%     30.66% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::192-255            9      4.25%     34.91% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::256-319            7      3.30%     38.21% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::320-383           12      5.66%     43.87% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::384-447            3      1.42%     45.28% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::448-511           11      5.19%     50.47% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::512-575            9      4.25%     54.72% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::576-639            7      3.30%     58.02% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::640-703            8      3.77%     61.79% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::704-767           10      4.72%     66.51% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::768-831            9      4.25%     70.75% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::832-895            6      2.83%     73.58% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::896-959            7      3.30%     76.89% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::960-1023            7      3.30%     80.19% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1024-1087            4      1.89%     82.08% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1088-1151            7      3.30%     85.38% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1152-1215            1      0.47%     85.85% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1216-1279            1      0.47%     86.32% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1280-1343            4      1.89%     88.21% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1408-1471            3      1.42%     89.62% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1472-1535            1      0.47%     90.09% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1536-1599            3      1.42%     91.51% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1600-1663            7      3.30%     94.81% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1728-1791            2      0.94%     95.75% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1792-1855            1      0.47%     96.23% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1856-1919            2      0.94%     97.17% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1920-1983            1      0.47%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2176-2239            2      0.94%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2240-2303            1      0.47%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2560-2623            1      0.47%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2624-2687            1      0.47%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          212                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          212                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    23.849057                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    23.828315                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     0.905930                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::16              1      0.47%      0.47% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::18              2      0.94%      1.42% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::19              1      0.47%      1.89% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::21              1      0.47%      2.36% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::22              2      0.94%      3.30% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            205     96.70%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          212                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                 3902248500                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat            6137292450                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                421955200                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   29593.65                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              46543.65                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                      75.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       2.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                   75.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    2.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       0.78                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.06                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    31.27                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                 115231                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                  4205                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.17                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                  3259130.33                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  87.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE  49564300895                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF    4905023400                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT    1353610632                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0          16245532.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1              16078608                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          14682124.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          15643756.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0              10959288                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1              10846680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2               9904608                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3              10553328                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         88251571.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         86958643.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2         78657945.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3         83333452.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        11688883.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        11416412.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        10812579.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        11472814.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      6810581652.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      6811292629.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      6801816821.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      6812799454.080001                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0       74054113872                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1       74053490208                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2       74061802320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3       74052168432                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        103969993988.160004                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        103968236369.279999                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        103955829588.479996                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        103964124426.240005                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          77.949913                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          77.948595                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          77.939293                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          77.945512                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst        15104                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data       734208                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data       739328                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data       744448                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data       723712                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.data       706304                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.data       734208                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total          4423680                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst        15104                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu4.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        40960                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       159744                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        159744                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst           59                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data         2868                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data         2888                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data         2908                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data         2827                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.data         2759                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.data         2868                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total             17280                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks          624                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total              624                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst       270568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data     13152380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst        55031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data     13244098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst        36687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data     13335816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst       146749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data     12964358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.inst        87132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.data     12652516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst        91718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.data     13152380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst        45859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data         9172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total            79244465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst       270568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst        55031                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst        36687                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst       146749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu4.inst        87132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst        91718                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst        45859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total         733745                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks       2861606                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            2861606                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks       2861606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst       270568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data     13152380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst        55031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data     13244098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst        36687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data     13335816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst       146749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data     12964358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.inst        87132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.data     12652516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst        91718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.data     13152380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst        45859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data         9172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total           82106070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                     17280                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                      624                       # Number of write requests accepted
system.mem_ctrls03.readBursts                  138240                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                   4992                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM              4419552                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                  4128                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                159744                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys               4423680                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             159744                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                  129                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0           17328                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1           17376                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2           15691                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3           16000                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4           17322                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5           17168                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6           18615                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7           18611                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             625                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             752                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2             624                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             584                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             544                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5             543                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6             808                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7             512                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                 55845612000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5              138240                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5               4992                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                 17014                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                 17021                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                 17037                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                 17045                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                 17055                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                 17068                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                 17085                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                 17097                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                   244                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                   237                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                  221                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                  212                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                  202                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                  189                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                  172                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                  161                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                   11                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    6                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    6                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    6                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    6                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    6                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    4                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  203                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  203                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  203                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  203                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  203                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  203                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  205                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  207                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  210                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  210                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  210                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  211                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  211                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  211                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  211                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  211                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  211                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  211                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  211                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  210                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  210                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  210                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  208                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  206                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples        18251                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   250.906580                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   245.816999                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    30.398143                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          264      1.45%      1.45% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           56      0.31%      1.75% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127           42      0.23%      1.98% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159            4      0.02%      2.01% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191           43      0.24%      2.24% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223           56      0.31%      2.55% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          254      1.39%      3.94% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287        17532     96.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total        18251                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          210                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean   656.833333                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean   369.212399                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev   616.070777                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-63           23     10.95%     10.95% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-127           29     13.81%     24.76% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::128-191           10      4.76%     29.52% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::192-255           10      4.76%     34.29% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::256-319            8      3.81%     38.10% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::320-383            7      3.33%     41.43% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::384-447            8      3.81%     45.24% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::448-511            7      3.33%     48.57% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::512-575           10      4.76%     53.33% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::576-639            5      2.38%     55.71% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::640-703           10      4.76%     60.48% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::704-767            8      3.81%     64.29% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::768-831            9      4.29%     68.57% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::832-895            7      3.33%     71.90% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::896-959            5      2.38%     74.29% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::960-1023            4      1.90%     76.19% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1024-1087            6      2.86%     79.05% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1088-1151            7      3.33%     82.38% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1152-1215            6      2.86%     85.24% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1216-1279            2      0.95%     86.19% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1280-1343            3      1.43%     87.62% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1344-1407            1      0.48%     88.10% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1408-1471            4      1.90%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1472-1535            2      0.95%     90.95% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1536-1599            3      1.43%     92.38% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1664-1727            3      1.43%     93.81% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1728-1791            1      0.48%     94.29% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1792-1855            1      0.48%     94.76% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1856-1919            1      0.48%     95.24% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1920-1983            1      0.48%     95.71% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1984-2047            1      0.48%     96.19% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2048-2111            2      0.95%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2112-2175            2      0.95%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2304-2367            1      0.48%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2624-2687            2      0.95%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::3776-3839            1      0.48%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          210                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          210                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    23.771429                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    23.721299                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     1.426054                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16              3      1.43%      1.43% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::17              2      0.95%      2.38% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::18              2      0.95%      3.33% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::22              2      0.95%      4.29% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::23              2      0.95%      5.24% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            198     94.29%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::32              1      0.48%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          210                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                 4086594639                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat            6427576089                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                441955200                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   29589.20                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              46539.20                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                      79.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       2.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                   79.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    2.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       0.82                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.79                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.08                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    31.32                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                 120697                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                  4155                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.23                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                  3119169.57                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  87.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE  49512820608                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF    4905023400                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT    1405166419                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0          16180214.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1              15265152                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2              16036272                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          17447270.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0          10915224.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1              10297920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2              10818120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3          11769984.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         88339430.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1         82116902.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2             86596224                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         94460620.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0            11290752                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        11204075.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        11270430.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        11688468.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      6808302947.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      6803559872.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      6813793880.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      6827118364.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0       74056112736                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1       74060273328                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2       74051296128                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3       74039607984                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        103969294492.800003                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        103960870439.039993                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        103967964243.839996                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        103980245880.960007                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          77.949388                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          77.943072                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          77.948391                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          77.957599                       # Core power per rank (mW)
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.inst        13056                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data       751616                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data       743168                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data       737280                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data       728320                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.data       712192                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.data       745728                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total          4458240                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst        13056                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu4.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu5.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        39680                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       177664                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        177664                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data         2936                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data         2903                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data         2880                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data         2845                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.data         2782                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.data         2913                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total             17415                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks          694                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total              694                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.inst       233881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data     13464222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst        87132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data     13312887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst        64203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data     13207411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst       119234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data     13046904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.inst        73375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.data     12757992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.inst        96304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.data     13358746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst        36687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data         4586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total            79863562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst       233881                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst        87132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst        64203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst       119234                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu4.inst        73375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu5.inst        96304                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst        36687                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total         710816                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks       3182619                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            3182619                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks       3182619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst       233881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data     13464222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst        87132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data     13312887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst        64203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data     13207411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst       119234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data     13046904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.inst        73375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.data     12757992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.inst        96304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.data     13358746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst        36687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data         4586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total           83046181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                     17415                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                      694                       # Number of write requests accepted
system.mem_ctrls15.readBursts                  139320                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                   5552                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM              4441792                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                 16448                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                176928                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys               4458240                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             177664                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                  514                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs        39044                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0           16784                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1           16370                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2           18328                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3           18577                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4           15832                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5           19236                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6           16994                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7           16685                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             592                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             744                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2             567                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3             856                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4             545                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5             921                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6             544                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7             760                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                 55823372000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5              139320                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5               5552                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                 17111                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                 17114                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                 17130                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                 17143                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                 17155                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                 17167                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                 17188                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                 17200                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                   250                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                   233                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                  217                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                  204                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                  192                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                  180                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                  160                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                  148                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  226                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  227                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  227                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  227                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  227                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  227                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  227                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  229                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  233                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  233                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  233                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  234                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  234                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  234                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  234                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  234                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  233                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  233                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  233                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  232                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  232                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  232                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  232                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  230                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples        18428                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   250.635989                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   245.190486                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    31.324464                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          290      1.57%      1.57% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           58      0.31%      1.89% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127           40      0.22%      2.11% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159            1      0.01%      2.11% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191           40      0.22%      2.33% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223           57      0.31%      2.64% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          273      1.48%      4.12% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287        17669     95.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total        18428                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          232                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean   601.995690                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean   347.162947                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev   521.475309                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-63           35     15.09%     15.09% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-127           20      8.62%     23.71% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::128-191           12      5.17%     28.88% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::192-255           10      4.31%     33.19% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::256-319            6      2.59%     35.78% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::320-383            8      3.45%     39.22% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::384-447           14      6.03%     45.26% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::448-511           10      4.31%     49.57% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::512-575           11      4.74%     54.31% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::576-639            9      3.88%     58.19% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::640-703           17      7.33%     65.52% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::704-767           10      4.31%     69.83% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::768-831            7      3.02%     72.84% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::832-895            4      1.72%     74.57% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::896-959           12      5.17%     79.74% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::960-1023            3      1.29%     81.03% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1024-1087            6      2.59%     83.62% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1088-1151            3      1.29%     84.91% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1152-1215            4      1.72%     86.64% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1216-1279            3      1.29%     87.93% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1280-1343            2      0.86%     88.79% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1344-1407            5      2.16%     90.95% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1408-1471            3      1.29%     92.24% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1472-1535            5      2.16%     94.40% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1600-1663            1      0.43%     94.83% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1664-1727            2      0.86%     95.69% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1792-1855            2      0.86%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1856-1919            3      1.29%     97.84% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1984-2047            3      1.29%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2240-2303            1      0.43%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2496-2559            1      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          232                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          232                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    23.831897                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    23.786825                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     1.342679                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16              4      1.72%      1.72% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::17              2      0.86%      2.59% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::23              3      1.29%      3.88% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            220     94.83%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::25              2      0.86%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::32              1      0.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          232                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                 4074533325                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat            6427295025                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                444179200                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   29354.16                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              46304.16                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                      79.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       3.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                   79.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    3.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       0.83                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.80                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.08                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    30.82                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                 121293                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                  4614                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.21                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                  3082631.40                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  87.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE  49495116929                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF    4905023400                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT    1422794598                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0              15138144                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1          17008790.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          16345929.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3              15963696                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0              10212240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1          11474184.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2              11027016                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3              10769160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0         82215244.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         92747865.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2         87572659.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         85689676.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        10928701.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        11545804.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        11928176.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        11376599.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      6800338615.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      6819157206.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      6816684081.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      6812216467.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0       74063098992                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1       74046591456                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2       74048760864                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3       74052679824                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        103960085126.399994                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        103976678496                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        103970471915.520004                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        103966848611.519989                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          77.942484                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          77.954924                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          77.950271                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          77.947554                       # Core power per rank (mW)
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.inst        15104                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data       704768                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data       712192                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data       713216                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst         8960                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data       699904                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.data       675328                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst         9984                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data       700928                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total          4265472                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst        15104                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu4.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        58624                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       175360                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        175360                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.inst           59                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data         2753                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data         2782                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data         2786                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data         2734                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.data         2638                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data         2738                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total             16662                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks          685                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total              685                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.inst       270568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data     12625001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst       142163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data     12757992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst       137577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data     12776336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst       160507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data     12537868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.inst       119234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.data     12097621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst       178850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data     12556212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst        41273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data         9172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total            76410375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst       270568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst       142163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst       137577                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst       160507                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu4.inst       119234                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst       178850                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst        41273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total        1050173                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       3141346                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            3141346                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       3141346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst       270568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data     12625001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst       142163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data     12757992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst       137577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data     12776336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst       160507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data     12537868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.inst       119234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.data     12097621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst       178850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data     12556212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst        41273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data         9172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total           79551720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                     16662                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                      685                       # Number of write requests accepted
system.mem_ctrls13.readBursts                  133296                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                   5480                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM              4252832                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                 12640                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                175392                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys               4265472                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             175360                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                  395                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs         2617                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0           12984                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1           17921                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2           15985                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3           17129                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4           16601                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5           17662                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6           18161                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7           16458                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             448                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             760                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2             496                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3             696                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4             560                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5             832                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6             520                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7            1169                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                 55829352000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5              133296                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5               5480                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                 16386                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                 16390                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                 16403                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                 16412                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                 16419                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                 16435                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                 16447                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                 16457                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                   213                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                   196                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                  183                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                  174                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                  167                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                  151                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                  139                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                  129                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  224                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  224                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  224                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  224                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  224                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  224                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  224                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  225                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  229                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  229                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  229                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  230                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  230                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  230                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  230                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  231                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  231                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  231                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  231                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  230                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  230                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  230                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  230                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  228                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples        17697                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   250.224558                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   244.480979                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    32.341343                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          287      1.62%      1.62% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           72      0.41%      2.03% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127           41      0.23%      2.26% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159            2      0.01%      2.27% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191           43      0.24%      2.51% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223           71      0.40%      2.92% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          269      1.52%      4.44% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287        16912     95.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total        17697                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          229                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean   585.593886                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean   345.307731                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev   533.892982                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-63           25     10.92%     10.92% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::64-127           30     13.10%     24.02% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::128-191           11      4.80%     28.82% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::192-255            9      3.93%     32.75% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::256-319           10      4.37%     37.12% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::320-383           11      4.80%     41.92% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::384-447           12      5.24%     47.16% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::448-511           17      7.42%     54.59% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::512-575            9      3.93%     58.52% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::576-639           11      4.80%     63.32% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::640-703           10      4.37%     67.69% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::704-767            4      1.75%     69.43% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::768-831            8      3.49%     72.93% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::832-895            6      2.62%     75.55% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::896-959           13      5.68%     81.22% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::960-1023            2      0.87%     82.10% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1024-1087            7      3.06%     85.15% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1088-1151            4      1.75%     86.90% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1152-1215            4      1.75%     88.65% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1216-1279            4      1.75%     90.39% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1280-1343            2      0.87%     91.27% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1344-1407            3      1.31%     92.58% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1408-1471            3      1.31%     93.89% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1472-1535            1      0.44%     94.32% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1536-1599            1      0.44%     94.76% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1600-1663            2      0.87%     95.63% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1856-1919            1      0.44%     96.07% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1920-1983            4      1.75%     97.82% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2304-2367            1      0.44%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2368-2431            2      0.87%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2432-2495            1      0.44%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2816-2879            1      0.44%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          229                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          229                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    23.934498                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    23.896718                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     1.273924                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16              3      1.31%      1.31% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::17              1      0.44%      1.75% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::23              1      0.44%      2.18% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            221     96.51%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::25              1      0.44%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::32              2      0.87%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          229                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                 3984633362                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat            6237305312                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                425283200                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   29981.97                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              46931.97                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                      76.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       3.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                   76.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    3.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       0.79                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.08                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    31.17                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                 116124                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                  4561                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.34                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                  3218386.58                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  87.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE  49544034903                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF    4905023400                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT    1373876624                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0          14916787.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          15614121.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          15763507.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3              16456608                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0              10062912                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1              10533336                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2              10634112                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3              11101680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         80379686.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         84421708.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2         83748787.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         87429388.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        11174215.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        11243888.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        11805004.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        12160419.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      6800493801.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      6806709884.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      6812873873.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      6820611390.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0       74062962864                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1       74057510160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2       74052103152                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3       74045315856                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        103958143455.360001                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        103964186287.680008                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        103965081624.959991                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        103971228531.839996                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          77.941028                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          77.945558                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          77.946230                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          77.950838                       # Core power per rank (mW)
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.inst        10752                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data       711424                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data       689664                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data       675840                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data       684032                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.data       651776                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.data       704256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total          4159488                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst        10752                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu4.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total        42240                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       187904                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        187904                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data         2779                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data         2694                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data         2640                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data         2672                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.data         2546                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.data         2751                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total             16248                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks          734                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total              734                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.inst       192608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data     12744234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst       110062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data     12354432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst        82546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data     12106793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst       132991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data     12253542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.inst        73375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.data     11675718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst       137577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.data     12615829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst        27515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data         4586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total            74511809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst       192608                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst       110062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst        82546                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst       132991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu4.inst        73375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst       137577                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst        27515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total         756675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       3366055                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            3366055                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       3366055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst       192608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data     12744234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst       110062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data     12354432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst        82546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data     12106793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst       132991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data     12253542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.inst        73375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.data     11675718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst       137577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.data     12615829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst        27515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data         4586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total           77877865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                     16248                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                      734                       # Number of write requests accepted
system.mem_ctrls14.readBursts                  129984                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                   5872                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM              4145472                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                 14016                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                187904                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys               4159488                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             187904                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                  438                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs        39143                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0           14536                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1           15872                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2           17512                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3           16307                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4           14946                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5           18118                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6           15577                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7           16678                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0             447                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             680                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2             929                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3             880                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             584                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5             792                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6             688                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7             872                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                 55852030000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5              129984                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5               5872                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                 15959                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                 15959                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                 15974                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                 15983                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                 15992                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                 16002                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                 16016                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                 16025                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                   224                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                   208                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                  193                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                  185                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                  175                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                  165                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                  150                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                  141                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  240                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  240                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  240                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  240                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  240                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  240                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  241                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  241                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  247                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  247                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  247                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  247                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  247                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  247                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  247                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  247                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  247                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  247                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  247                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  247                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  247                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  247                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  246                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  246                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples        17337                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   249.949588                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   243.859762                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    33.183656                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          308      1.78%      1.78% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           55      0.32%      2.09% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127           43      0.25%      2.34% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159           14      0.08%      2.42% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191           43      0.25%      2.67% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223           56      0.32%      2.99% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          280      1.62%      4.61% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287        16538     95.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total        17337                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          247                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean   522.210526                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean   296.558150                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev   456.895129                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-63           43     17.41%     17.41% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::64-127           25     10.12%     27.53% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::128-191           11      4.45%     31.98% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::192-255           10      4.05%     36.03% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::256-319            9      3.64%     39.68% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::320-383           12      4.86%     44.53% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::384-447           11      4.45%     48.99% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::448-511           13      5.26%     54.25% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::512-575           15      6.07%     60.32% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::576-639           13      5.26%     65.59% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::640-703           13      5.26%     70.85% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::704-767            9      3.64%     74.49% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::768-831            7      2.83%     77.33% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::832-895            7      2.83%     80.16% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::896-959            7      2.83%     83.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::960-1023            5      2.02%     85.02% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1024-1087            8      3.24%     88.26% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1088-1151            6      2.43%     90.69% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1152-1215            2      0.81%     91.50% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1216-1279            4      1.62%     93.12% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1280-1343            3      1.21%     94.33% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1344-1407            2      0.81%     95.14% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1408-1471            1      0.40%     95.55% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1536-1599            2      0.81%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1600-1663            3      1.21%     97.57% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1664-1727            1      0.40%     97.98% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1728-1791            1      0.40%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1792-1855            1      0.40%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1920-1983            2      0.81%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2048-2111            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          247                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          247                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    23.773279                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    23.728752                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     1.293045                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16              6      2.43%      2.43% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::18              1      0.40%      2.83% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::22              1      0.40%      3.24% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            239     96.76%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          247                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                 3888783149                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat            6084587849                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                414547200                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   30018.55                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              46968.55                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                      74.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       3.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                   74.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    3.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       0.78                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.74                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.07                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    30.89                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                 113205                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                  4876                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.04                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                  3288895.89                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  87.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE  49569074928                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF    4905023400                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT    1348836599                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          14511571.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1          16137273.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          15966115.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3              15334704                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0               9789552                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1              10886256                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2              10770792                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3              10344840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0         78555110.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1         86228812.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2             85178496                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3         81730521.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        10626785.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        11991214.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        11884216.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        11227299.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      6796238117.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      6813747696.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      6813551799.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      6809742466.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0       74066695920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1       74051336640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2       74051508480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3       74054850000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        103954570245.119995                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        103968481081.920013                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        103967013087.360001                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        103961383020.479996                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          77.938349                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          77.948778                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          77.947678                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          77.943457                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data       705024                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data       723968                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data       717056                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst        12288                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data       689664                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.data       670464                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.data       720640                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data         1792                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total          4282368                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst        12288                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu4.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu5.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        52736                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       173312                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        173312                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data         2754                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data         2828                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data         2801                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst           48                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data         2694                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.data         2619                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.data         2815                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total             16728                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks          677                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total              677                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.inst       151335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data     12629587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst       169679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data     12968944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.dtb.walker         9172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst       114648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data     12845124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.dtb.walker         9172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst       220124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data     12354432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.inst        87132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.data     12010489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.inst       151335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.data     12909327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst        50445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data        32101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total            76713044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst       151335                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst       169679                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst       114648                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst       220124                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu4.inst        87132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu5.inst       151335                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst        50445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total         944697                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       3104659                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            3104659                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       3104659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst       151335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data     12629587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst       169679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data     12968944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.dtb.walker         9172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst       114648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data     12845124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.dtb.walker         9172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst       220124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data     12354432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.inst        87132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.data     12010489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.inst       151335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.data     12909327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst        50445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data        32101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total           79817703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                     16728                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                      677                       # Number of write requests accepted
system.mem_ctrls09.readBursts                  133824                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                   5416                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM              4274816                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                  7552                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                173312                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys               4282368                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             173312                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                  236                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs        24460                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0           17825                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1           15584                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2           16931                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3           16156                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4           16160                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5           16811                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6           19304                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7           14817                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0             593                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1             520                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2             640                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3             720                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4             568                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5             576                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6             928                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7             871                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                 55853450000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5              133824                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5               5416                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                 16455                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                 16455                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                 16470                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                 16483                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                 16493                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                 16509                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                 16523                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                 16532                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                   223                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                   211                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                  196                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                  183                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                  173                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                  158                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                  145                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                  136                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                   17                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                   17                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                   17                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                   17                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                   17                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                   16                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                   15                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                   15                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    9                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    9                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    9                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    9                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    9                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    9                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    9                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    9                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  220                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  220                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  221                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  221                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  221                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  222                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  225                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  225                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  228                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  228                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  228                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  228                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  228                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  228                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  228                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  229                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  229                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  229                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  228                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  228                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  228                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  227                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  224                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  223                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples        17789                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   250.049356                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   244.240658                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    32.666636                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63          290      1.63%      1.63% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           67      0.38%      2.01% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127           55      0.31%      2.32% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159            7      0.04%      2.36% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191           56      0.31%      2.67% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223           67      0.38%      3.05% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          271      1.52%      4.57% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287        16976     95.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total        17789                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          228                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean   587.526316                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean   313.210948                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev   577.489847                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-63           32     14.04%     14.04% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::64-127           36     15.79%     29.82% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::128-191           11      4.82%     34.65% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::192-255            7      3.07%     37.72% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::256-319           11      4.82%     42.54% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::320-383           10      4.39%     46.93% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::384-447           14      6.14%     53.07% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::448-511           11      4.82%     57.89% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::512-575            6      2.63%     60.53% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::576-639            5      2.19%     62.72% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::640-703            7      3.07%     65.79% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::704-767            5      2.19%     67.98% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::768-831            7      3.07%     71.05% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::832-895            7      3.07%     74.12% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::896-959            2      0.88%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::960-1023            4      1.75%     76.75% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1024-1087           10      4.39%     81.14% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1088-1151            7      3.07%     84.21% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1152-1215            7      3.07%     87.28% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1216-1279            1      0.44%     87.72% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1280-1343            4      1.75%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1344-1407            1      0.44%     89.91% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1408-1471            4      1.75%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1472-1535            3      1.32%     92.98% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1536-1599            2      0.88%     93.86% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1600-1663            2      0.88%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1728-1791            1      0.44%     95.18% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1792-1855            1      0.44%     95.61% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1856-1919            1      0.44%     96.05% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1920-1983            2      0.88%     96.93% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2048-2111            1      0.44%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2112-2175            2      0.88%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2176-2239            1      0.44%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2240-2303            1      0.44%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2560-2623            1      0.44%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::3136-3199            1      0.44%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          228                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          228                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    23.754386                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    23.707624                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     1.386285                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16              3      1.32%      1.32% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::18              4      1.75%      3.07% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::19              1      0.44%      3.51% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::21              1      0.44%      3.95% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::22              4      1.75%      5.70% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            214     93.86%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::32              1      0.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          228                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                 4015418336                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat            6279734936                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                427481600                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   30058.23                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              47008.23                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                      76.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       3.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                   76.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    3.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       0.80                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.77                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.07                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    31.25                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                 116712                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                  4503                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.14                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                  3209046.25                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  87.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE  49541185440                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF    4905023400                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT    1376726087                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          15684883.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1          15992726.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          15759878.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          16330809.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0              10581072                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1          10788744.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2          10631664.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3              11016816                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0         85531430.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1         86360601.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2         84942873.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3         86640652.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0            10958976                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        11572346.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        11207393.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        12070010.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      6806236008.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      6810620339.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      6810938262.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      6819067958.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0       74057925840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1       74054079936                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2       74053801056                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3       74046669744                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        103965071399.040009                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        103967567882.880005                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        103965434316.479996                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        103969949180.159988                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          77.946222                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          77.948094                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          77.946494                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          77.949879                       # Core power per rank (mW)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data       730368                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data       712448                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data       681472                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data       713472                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.data       683776                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.data       709888                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total          4272640                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu4.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu5.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        38912                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       163584                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        163584                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data         2853                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data         2783                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data         2662                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data         2787                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.data         2671                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.data         2773                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total             16690                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks          639                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total              639                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.inst       146749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data     13083591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.dtb.walker         4586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst       128405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data     12762578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst        64203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data     12207683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.dtb.walker        13758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst       142163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data     12780921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.dtb.walker         9172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.inst        73375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.data     12248956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.inst        87132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.data     12716719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst        55031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data        13758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total            76538780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst       146749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst       128405                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst        64203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst       142163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu4.inst        73375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu5.inst        87132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst        55031                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total         697058                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       2930394                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            2930394                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       2930394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst       146749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data     13083591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.dtb.walker         4586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst       128405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data     12762578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst        64203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data     12207683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.dtb.walker        13758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst       142163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data     12780921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.dtb.walker         9172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.inst        73375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.data     12248956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.inst        87132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.data     12716719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst        55031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data        13758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total           79469174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                     16690                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                      639                       # Number of write requests accepted
system.mem_ctrls02.readBursts                  133520                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                   5112                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM              4267296                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                  5344                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                163840                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys               4272640                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             163584                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                  167                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs           90                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0           17836                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1           15729                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2           14977                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3           18361                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4           15881                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5           15616                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6           18345                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7           16608                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             784                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1             552                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2             504                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             720                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4             616                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5             592                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6             856                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7             496                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                 55844310000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5              133520                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5               5112                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                 16456                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                 16464                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                 16474                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                 16479                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                 16484                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                 16493                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                 16505                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                 16516                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                   203                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                   188                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                  177                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                  175                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                  173                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                  166                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                  156                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                  148                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                   16                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                   16                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                   16                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                   13                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                   10                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    6                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  211                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  211                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  212                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  212                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  212                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  213                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  213                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  213                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  213                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  213                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  213                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  213                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  213                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  213                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  213                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  214                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  215                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  215                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  214                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  214                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  214                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  213                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  213                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  212                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples        17716                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   250.120569                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   244.338677                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    32.521365                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          289      1.63%      1.63% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           68      0.38%      2.02% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127           46      0.26%      2.27% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159           10      0.06%      2.33% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191           47      0.27%      2.60% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223           70      0.40%      2.99% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          273      1.54%      4.53% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287        16913     95.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total        17716                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          214                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean   622.953271                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean   318.661190                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev   610.771910                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-63           34     15.89%     15.89% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::64-127           27     12.62%     28.50% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::128-191           11      5.14%     33.64% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::192-255            8      3.74%     37.38% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::256-319           10      4.67%     42.06% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::320-383            7      3.27%     45.33% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::384-447            8      3.74%     49.07% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::448-511           10      4.67%     53.74% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::512-575           10      4.67%     58.41% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::576-639            7      3.27%     61.68% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::640-703            4      1.87%     63.55% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::704-767            6      2.80%     66.36% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::768-831            6      2.80%     69.16% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::832-895            6      2.80%     71.96% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::896-959            6      2.80%     74.77% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::960-1023            5      2.34%     77.10% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1024-1087            3      1.40%     78.50% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1088-1151            5      2.34%     80.84% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1152-1215            8      3.74%     84.58% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1216-1279            4      1.87%     86.45% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1344-1407            4      1.87%     88.32% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1408-1471            1      0.47%     88.79% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1472-1535            3      1.40%     90.19% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1536-1599            4      1.87%     92.06% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1600-1663            2      0.93%     92.99% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1664-1727            1      0.47%     93.46% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1728-1791            1      0.47%     93.93% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1792-1855            2      0.93%     94.86% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1920-1983            2      0.93%     95.79% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1984-2047            1      0.47%     96.26% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2048-2111            1      0.47%     96.73% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2112-2175            3      1.40%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2304-2367            1      0.47%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2496-2559            2      0.93%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3008-3071            1      0.47%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          214                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          214                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    23.925234                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    23.903787                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     0.970948                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              1      0.47%      0.47% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::18              1      0.47%      0.93% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::19              1      0.47%      1.40% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::21              1      0.47%      1.87% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::22              1      0.47%      2.34% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            208     97.20%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::32              1      0.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          214                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                 3958657726                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat            6218991076                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                426729600                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   29685.55                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              46635.55                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                      76.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       2.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                   76.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    2.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       0.79                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.07                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    30.66                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                 116503                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                  4254                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.22                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                  3222592.76                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  87.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE  49550153482                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF    4905023400                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT    1367758045                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0          15859065.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          16192310.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          15043795.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3          16696713.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0              10698576                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1          10923384.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2              10148592                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3              11263656                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         86000678.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         87616588.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2         80645260.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3             88944960                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0            11529216                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        11423047.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        10971832.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        12140098.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      6806291823.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      6812334826.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      6805212909.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      6820994977.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0       74057876880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1       74052576000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2       74058823296                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3       74044979376                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        103966409427.839996                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        103969219345.919998                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        103958998873.919998                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        103973172970.559998                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          77.947225                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          77.949332                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          77.941669                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          77.952296                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data       762368                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data       736512                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data       717568                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data       735744                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.data       655872                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data       750592                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data         2048                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total          4401664                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu4.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu5.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        40704                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       169472                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        169472                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data         2978                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data         2877                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data         2803                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data         2874                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.data         2562                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data         2932                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total             17194                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks          662                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total              662                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.inst       174264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data     13656830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst       132991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data     13193653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst        77960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data     12854296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.dtb.walker         4586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst       146749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data     13179895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.inst        68789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.data     11749093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.inst        91718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data     13445878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst        36687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data        36687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total            78850077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst       174264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst       132991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst        77960                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst       146749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu4.inst        68789                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu5.inst        91718                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst        36687                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total         729159                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       3035870                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            3035870                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       3035870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst       174264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data     13656830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst       132991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data     13193653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst        77960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data     12854296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.dtb.walker         4586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst       146749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data     13179895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.inst        68789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.data     11749093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.inst        91718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data     13445878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst        36687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data        36687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total           81885947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                     17194                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                      662                       # Number of write requests accepted
system.mem_ctrls10.readBursts                  137552                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                   5296                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM              4389728                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                 11936                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                169472                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys               4401664                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             169472                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                  373                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs        22396                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0           18089                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1           16321                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2           14880                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3           18505                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4           17457                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5           15322                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6           17697                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7           18908                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0             832                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1             541                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2             560                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3             744                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4             496                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5             496                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6             512                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7            1115                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                 55853546000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5              137552                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5               5296                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                 16845                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                 16854                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                 16868                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                 16879                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                 16894                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                 16912                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                 16929                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                 16940                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                   285                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                   266                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                  252                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                  241                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                  226                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                  209                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                  194                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                  183                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  216                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  216                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  216                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  217                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  217                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  218                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  218                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  218                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  222                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  222                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  222                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  222                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  222                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  222                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  223                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  224                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  224                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  224                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  224                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  223                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  223                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  222                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  221                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  220                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples        18222                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   250.203051                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   244.563445                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    32.206574                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          288      1.58%      1.58% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           65      0.36%      1.94% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127           54      0.30%      2.23% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159           14      0.08%      2.31% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191           55      0.30%      2.61% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223           65      0.36%      2.97% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          274      1.50%      4.47% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287        17407     95.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total        18222                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          222                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean   619.256757                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean   360.537270                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev   538.117955                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-63           26     11.71%     11.71% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-127           26     11.71%     23.42% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::128-191           10      4.50%     27.93% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::192-255           12      5.41%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::256-319            6      2.70%     36.04% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::320-383           12      5.41%     41.44% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::384-447           11      4.95%     46.40% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::448-511           10      4.50%     50.90% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::512-575           11      4.95%     55.86% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::576-639           11      4.95%     60.81% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::640-703            9      4.05%     64.86% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::704-767            3      1.35%     66.22% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::768-831            5      2.25%     68.47% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::832-895            7      3.15%     71.62% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::896-959            7      3.15%     74.77% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::960-1023            8      3.60%     78.38% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1024-1087            5      2.25%     80.63% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1088-1151            3      1.35%     81.98% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1152-1215            6      2.70%     84.68% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1216-1279            7      3.15%     87.84% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1280-1343            2      0.90%     88.74% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1344-1407            3      1.35%     90.09% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1408-1471            1      0.45%     90.54% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1472-1535            3      1.35%     91.89% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1536-1599            2      0.90%     92.79% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1600-1663            3      1.35%     94.14% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1664-1727            4      1.80%     95.95% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1728-1791            3      1.35%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1792-1855            2      0.90%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1920-1983            1      0.45%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2176-2239            1      0.45%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2304-2367            1      0.45%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2496-2559            1      0.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          222                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          222                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    23.855856                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    23.815087                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     1.289336                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::16              4      1.80%      1.80% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::19              1      0.45%      2.25% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::21              2      0.90%      3.15% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            213     95.95%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::27              1      0.45%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::32              1      0.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          222                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                 4098999418                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat            6424183468                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                438972800                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   29880.66                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              46830.66                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                      78.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       3.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                   78.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    3.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       0.82                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.79                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.10                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    31.04                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                 119852                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                  4401                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.10                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                  3127998.77                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  87.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE  49515518500                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF    4905023400                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT    1402393027                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0          16024780.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1              16175376                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2          15912892.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3              17109792                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0              10810368                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1              10911960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2              10734888                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3              11542320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         86887756.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1         87327052.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2             86089536                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3         92124364.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        11660682.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        11512627.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        11054776.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        11872604.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0        6808267872                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      6813239293.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      6810198886.080001                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      6824191446.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0       74056143504                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1       74051782608                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2       74054449632                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3       74042175456                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        103967948152.320007                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        103969102105.919998                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        103966593799.679993                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        103977169172.160004                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          77.948379                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          77.949244                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          77.947363                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          77.955292                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.inst        10240                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data       715520                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data       710912                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data       682496                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst         8960                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data       671232                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.dtb.walker         2304                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.data       648704                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data       698112                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total          4171776                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst        10240                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu4.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        39680                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       165376                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        165376                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.inst           40                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data         2795                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data         2777                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data         2666                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data         2622                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.dtb.walker            9                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.data         2534                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data         2727                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total             16296                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks          646                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total              646                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.dtb.walker         4586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.inst       183436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data     12817609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.dtb.walker         9172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst        87132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data     12735062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.dtb.walker         4586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst        82546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data     12226027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.dtb.walker         9172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst       160507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data     12024247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.dtb.walker        41273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.inst        64203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.data     11620687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.dtb.walker         9172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst       105476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data     12505767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.dtb.walker         4586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst        27515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.data         9172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total            74731933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst       183436                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst        87132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst        82546                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst       160507                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu4.inst        64203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst       105476                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst        27515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total         710816                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks       2962496                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            2962496                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks       2962496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.dtb.walker         4586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst       183436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data     12817609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.dtb.walker         9172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst        87132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data     12735062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.dtb.walker         4586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst        82546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data     12226027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.dtb.walker         9172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst       160507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data     12024247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.dtb.walker        41273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.inst        64203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.data     11620687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.dtb.walker         9172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst       105476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data     12505767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.dtb.walker         4586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst        27515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.data         9172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total           77694428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                     16296                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                      646                       # Number of write requests accepted
system.mem_ctrls12.readBursts                  130368                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                   5168                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM              4165440                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                  6336                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                165344                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys               4171776                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             165376                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                  198                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs         5071                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0           14681                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1           17008                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2           18756                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3           19313                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4           14408                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5           15489                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6           13905                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7           16610                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             704                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             616                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2             592                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             728                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4             576                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5             648                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6             567                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7             736                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                 55823188000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5              130368                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5               5168                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                 16046                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                 16055                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                 16071                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                 16078                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                 16092                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                 16100                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                 16110                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                 16121                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                   231                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                   215                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                  199                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                  191                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                  177                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                  169                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                  159                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                  148                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  211                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  211                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  211                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  211                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  212                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  212                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  212                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  217                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  216                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  216                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  216                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  216                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  216                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  217                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  218                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  218                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  218                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  218                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  218                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  218                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  217                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  216                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  215                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples        17301                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   250.319866                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   244.567398                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    32.200881                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          287      1.66%      1.66% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           64      0.37%      2.03% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127           33      0.19%      2.22% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159            3      0.02%      2.24% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191           31      0.18%      2.42% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223           68      0.39%      2.81% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          272      1.57%      4.38% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287        16543     95.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total        17301                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          216                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean   606.861111                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean   318.680865                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev   561.830860                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-63           36     16.67%     16.67% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-127           33     15.28%     31.94% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::128-191            5      2.31%     34.26% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::192-255            5      2.31%     36.57% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::256-319            6      2.78%     39.35% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::320-383            8      3.70%     43.06% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::384-447            6      2.78%     45.83% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::448-511            9      4.17%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::512-575            9      4.17%     54.17% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::576-639           12      5.56%     59.72% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::640-703            9      4.17%     63.89% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::704-767            8      3.70%     67.59% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::768-831            8      3.70%     71.30% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::832-895            3      1.39%     72.69% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::896-959            3      1.39%     74.07% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::960-1023            2      0.93%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1024-1087            7      3.24%     78.24% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1088-1151            7      3.24%     81.48% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1152-1215            7      3.24%     84.72% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1216-1279            5      2.31%     87.04% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1280-1343            6      2.78%     89.81% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1344-1407            4      1.85%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1408-1471            2      0.93%     92.59% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1472-1535            1      0.46%     93.06% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1536-1599            3      1.39%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1600-1663            3      1.39%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1664-1727            1      0.46%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1728-1791            3      1.39%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2048-2111            1      0.46%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2240-2303            1      0.46%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2368-2431            1      0.46%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2432-2495            1      0.46%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2880-2943            1      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          216                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          216                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    23.921296                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    23.870323                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     1.499864                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16              4      1.85%      1.85% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::19              1      0.46%      2.31% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::21              1      0.46%      2.78% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::23              2      0.93%      3.70% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            204     94.44%     98.15% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::25              1      0.46%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::32              3      1.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          216                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                 3837036832                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat            6043418332                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                416544000                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   29477.12                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              46427.12                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                      74.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       2.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                   74.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    2.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       0.78                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.08                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    30.87                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                 113734                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                  4302                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.24                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                  3294958.56                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  87.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE  49577997051                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF    4905023400                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT    1340117003                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          14866588.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1              17155152                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2          14549673.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3          15468969.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0              10029048                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1              11572920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2               9815256                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3              10435416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         80017267.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         93945446.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2         76648665.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3             81808896                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        11167580.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        11472814.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        11449589.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        11651973.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      6799161588.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      6819249300.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      6802610918.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      6814110490.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0       74064131472                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1       74046510672                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2       74061105744                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3       74051018400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        103957526733.119995                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        103978059493.440002                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        103954333035.839996                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        103962647333.759995                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          77.940565                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          77.955960                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          77.938171                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          77.944405                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst        12032                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data       732160                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data       731392                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data       716288                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst        11008                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data       696832                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.data       692480                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.inst         9984                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data       743936                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total          4368896                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst        12032                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst        11008                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu4.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu5.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        54784                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       171008                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        171008                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst           47                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data         2860                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data         2857                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data         2798                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data         2722                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.data         2705                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data         2906                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total             17066                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks          668                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total              668                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst       215538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data     13115693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst       119234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data     13101935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst       119234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data     12831366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst       197194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data     12482838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.inst       114648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.data     12404877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.inst       178850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data     13326644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst        36687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data        18344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total            78263081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst       215538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst       119234                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst       119234                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst       197194                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu4.inst       114648                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu5.inst       178850                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst        36687                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total         981384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       3063386                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            3063386                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       3063386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst       215538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data     13115693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst       119234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data     13101935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst       119234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data     12831366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst       197194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data     12482838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.inst       114648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.data     12404877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.inst       178850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data     13326644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst        36687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data        18344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total           81326466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                     17066                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                      668                       # Number of write requests accepted
system.mem_ctrls07.readBursts                  136528                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                   5344                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM              4365760                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                  3136                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                171264                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys               4368896                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             171008                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                   98                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs            9                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0           17482                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1           16688                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2           17889                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3           16032                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4           16048                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5           17386                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6           16505                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7           18400                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0             873                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             528                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2             592                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3             688                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             624                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5             560                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6             880                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7             607                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                 55833338000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5              136528                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5               5344                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                 16742                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                 16754                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                 16768                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                 16784                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                 16797                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                 16814                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                 16819                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                 16834                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                   262                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                   244                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                  230                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                  214                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                  201                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                  184                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                  179                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                  165                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                   13                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                   13                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                   21                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                   20                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                   21                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                   22                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                   22                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                   22                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                   22                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                   24                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                   18                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                   18                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                   17                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                   16                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                   16                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                   16                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                   16                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  216                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  216                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  217                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  217                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  217                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  217                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  219                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  221                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  226                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  226                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  226                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  226                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  226                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  226                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  226                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  226                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  226                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  226                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  225                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  225                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  225                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  225                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  223                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  221                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples        18110                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   250.525897                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   244.968590                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    31.616936                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          293      1.62%      1.62% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95           55      0.30%      1.92% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127           39      0.22%      2.14% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159            2      0.01%      2.15% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191           39      0.22%      2.36% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223           58      0.32%      2.68% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          281      1.55%      4.24% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287        17343     95.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total        18110                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          225                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean   609.662222                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean   339.950981                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev   585.652354                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-63           31     13.78%     13.78% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::64-127           25     11.11%     24.89% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::128-191           14      6.22%     31.11% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::192-255           15      6.67%     37.78% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::256-319            7      3.11%     40.89% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::320-383            7      3.11%     44.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::384-447            6      2.67%     46.67% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::448-511           14      6.22%     52.89% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::512-575            6      2.67%     55.56% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::576-639           11      4.89%     60.44% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::640-703            5      2.22%     62.67% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::704-767           14      6.22%     68.89% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::768-831            8      3.56%     72.44% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::832-895            6      2.67%     75.11% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::896-959            5      2.22%     77.33% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::960-1023            5      2.22%     79.56% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1024-1087            4      1.78%     81.33% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1088-1151            4      1.78%     83.11% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1152-1215           10      4.44%     87.56% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1216-1279            4      1.78%     89.33% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1280-1343            3      1.33%     90.67% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1344-1407            3      1.33%     92.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1472-1535            4      1.78%     93.78% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1536-1599            1      0.44%     94.22% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1600-1663            2      0.89%     95.11% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1728-1791            1      0.44%     95.56% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2048-2111            2      0.89%     96.44% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2112-2175            1      0.44%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2304-2367            1      0.44%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2368-2431            2      0.89%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2432-2495            2      0.89%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2816-2879            1      0.44%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::3008-3071            1      0.44%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          225                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          225                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    23.786667                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    23.728694                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     1.558044                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16              4      1.78%      1.78% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::17              1      0.44%      2.22% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::18              3      1.33%      3.56% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::22              3      1.33%      4.89% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::23              1      0.44%      5.33% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            211     93.78%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::32              2      0.89%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          225                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                 4098176560                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat            6410665060                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                436576000                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   30038.68                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              46988.68                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                      78.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       3.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                   78.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    3.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       0.81                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.78                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.09                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    30.90                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                 119216                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                  4456                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.38                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                  3148378.14                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  87.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE  49520863815                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF    4905023400                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT    1397047712                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          15689721.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1          15947971.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          15846969.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3          16563657.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0              10584336                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1              10758552                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2              10690416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3              11173896                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0             84734208                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1         86368089.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2         85206950.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3         88457241.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        11605939.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        11303608.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        11383234.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        11983749.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      6808439528.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      6809707281.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      6811385489.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      6819998745.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0       74055992928                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1       74054880864                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2       74053408752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3       74045853264                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        103965199849.919998                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        103967119555.200012                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        103966075000.320007                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        103972183742.400009                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          77.946318                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          77.947758                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          77.946974                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          77.951554                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data       722944                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data       731392                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data       727552                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data       721152                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.data       702208                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.data       750336                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total          4387328                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu4.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu5.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        29696                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       157440                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        157440                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data         2824                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data         2857                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data         2842                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data         2817                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.data         2743                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.data         2931                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total             17138                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks          615                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total              615                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.inst       155921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data     12950600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker         4586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst        45859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data     13101935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst        32101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data     13033146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.dtb.walker         4586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst       132991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data     12918499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.dtb.walker         9172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.inst        55031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.data     12579142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.dtb.walker         9172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.inst        36687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.data     13441292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.dtb.walker         4586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst        73375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.data         4586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total            78593266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst       155921                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst        45859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst        32101                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst       132991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu4.inst        55031                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu5.inst        36687                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst        73375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total         531965                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       2820333                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            2820333                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       2820333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst       155921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data     12950600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker         4586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst        45859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data     13101935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst        32101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data     13033146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.dtb.walker         4586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst       132991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data     12918499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.dtb.walker         9172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.inst        55031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.data     12579142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.dtb.walker         9172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.inst        36687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.data     13441292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.dtb.walker         4586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst        73375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.data         4586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total           81413599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                     17138                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                      615                       # Number of write requests accepted
system.mem_ctrls08.readBursts                  137104                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                   4920                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM              4379360                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                  7968                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                156928                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys               4387328                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             157440                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                  249                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs           11                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0           20440                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1           18569                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2           15328                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3           15594                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4           15730                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5           18360                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6           17169                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7           15665                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0             576                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1             561                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             520                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3             576                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             552                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5             640                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6             823                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7             656                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                 55822342000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5              137104                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5               4920                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                 16857                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                 16867                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                 16888                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                 16900                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                 16909                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                 16927                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                 16937                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                 16945                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                   231                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                   214                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                  193                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                  181                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                  172                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                  154                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                  144                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                  136                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  202                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  202                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  202                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  202                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  202                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  203                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  204                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  205                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  207                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  207                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  207                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  207                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  207                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  207                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  207                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  207                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  206                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  206                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  206                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  206                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  206                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  205                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  204                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  203                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples        18099                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   250.637494                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   245.340935                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    31.107669                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63          268      1.48%      1.48% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           68      0.38%      1.86% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127           41      0.23%      2.08% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159            7      0.04%      2.12% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191           40      0.22%      2.34% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223           69      0.38%      2.72% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          258      1.43%      4.15% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287        17348     95.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total        18099                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          206                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean   661.781553                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean   371.526582                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev   590.850174                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-63           26     12.62%     12.62% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::64-127           25     12.14%     24.76% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::128-191            8      3.88%     28.64% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::192-255           11      5.34%     33.98% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::256-319            6      2.91%     36.89% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::320-383            8      3.88%     40.78% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::384-447            9      4.37%     45.15% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::448-511            4      1.94%     47.09% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::512-575            7      3.40%     50.49% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::576-639            7      3.40%     53.88% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::640-703            5      2.43%     56.31% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::704-767            9      4.37%     60.68% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::768-831           11      5.34%     66.02% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::832-895           11      5.34%     71.36% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::896-959            7      3.40%     74.76% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::960-1023            2      0.97%     75.73% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1024-1087            5      2.43%     78.16% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1088-1151            5      2.43%     80.58% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1152-1215            4      1.94%     82.52% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1216-1279            4      1.94%     84.47% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1280-1343            6      2.91%     87.38% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1344-1407            5      2.43%     89.81% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1408-1471            2      0.97%     90.78% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1472-1535            1      0.49%     91.26% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1536-1599            5      2.43%     93.69% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1600-1663            1      0.49%     94.17% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1792-1855            1      0.49%     94.66% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1920-1983            3      1.46%     96.12% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1984-2047            3      1.46%     97.57% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2176-2239            2      0.97%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2304-2367            1      0.49%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2752-2815            1      0.49%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2880-2943            1      0.49%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          206                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          206                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    23.805825                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    23.775022                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     1.091504                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16              2      0.97%      0.97% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::17              1      0.49%      1.46% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::18              1      0.49%      1.94% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::19              1      0.49%      2.43% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::21              1      0.49%      2.91% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::22              1      0.49%      3.40% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::23              1      0.49%      3.88% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            198     96.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          206                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                 4083192748                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat            6402884998                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                437936000                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   29835.90                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              46785.90                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                      78.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       2.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                   78.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    2.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       0.81                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.78                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.08                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    30.76                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                 119578                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                  4082                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              82.97                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                  3144389.23                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  87.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE  49521301388                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF    4905023400                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT    1396610139                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0              17158176                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          15256684.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2              15963696                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3          15643756.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0              11574960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1              10292208                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2              10769160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3              10553328                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         94837017.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1         82159334.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2             85732608                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3         82870195.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        11330565.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        11150991.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        11313561.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        11708375.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      6814897309.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      6804554353.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      6814536266.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      6813548187.840001                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0       74050328208                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1       74059400976                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2       74050644912                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3       74051511648                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        103978279424.639999                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        103960967736.959991                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        103967113392.960007                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        103963988679.360001                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          77.956124                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          77.943145                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          77.947753                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          77.945410                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst        16640                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data       731904                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data       719616                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data       701952                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data       702208                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.data       685824                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.data       722432                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total          4321280                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst        16640                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu4.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu5.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        56832                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       156672                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        156672                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst           65                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data         2859                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data         2811                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data         2742                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data         2743                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.data         2679                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.data         2822                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total             16880                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks          612                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total              612                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst       298084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data     13111107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst        91718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data     12890983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst       123819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data     12574556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst       174264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data     12579142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.inst       151335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.data     12285644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.inst       155921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.data     12941428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst        22930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data         9172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total            77410102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst       298084                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst        91718                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst       123819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst       174264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu4.inst       151335                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu5.inst       155921                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst        22930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total        1018071                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       2806575                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            2806575                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       2806575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst       298084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data     13111107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst        91718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data     12890983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst       123819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data     12574556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst       174264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data     12579142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.inst       151335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.data     12285644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.inst       155921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.data     12941428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst        22930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data         9172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total           80216677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                     16880                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                      612                       # Number of write requests accepted
system.mem_ctrls04.readBursts                  135040                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                   4896                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM              4313984                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                  7296                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                156928                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys               4321280                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             156672                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                  228                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0           16259                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1           15857                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2           17216                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3           15648                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4           17496                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5           16072                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6           19968                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7           16296                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0             616                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1             648                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2             448                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3             576                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4             640                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5             681                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6             632                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7             663                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                 55827762000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5              135040                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5               4896                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                 16617                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                 16626                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                 16639                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                 16649                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                 16659                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                 16676                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                 16694                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                 16716                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                   238                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                   225                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                  212                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                  202                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                  192                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                  175                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                  157                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                  135                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  201                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  201                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  202                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  202                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  202                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  202                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  202                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  204                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  205                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  205                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  206                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  206                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  206                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  206                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  206                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  206                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  206                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  206                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  204                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  204                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  204                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  204                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  204                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  202                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples        17837                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   250.653809                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   245.391093                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    31.040225                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          260      1.46%      1.46% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           73      0.41%      1.87% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127           35      0.20%      2.06% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159           11      0.06%      2.12% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191           36      0.20%      2.33% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223           71      0.40%      2.72% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          253      1.42%      4.14% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287        17098     95.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total        17837                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          205                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean   661.365854                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean   382.381568                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev   538.651646                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-63           25     12.20%     12.20% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::64-127           27     13.17%     25.37% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::128-191            7      3.41%     28.78% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::192-255            5      2.44%     31.22% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::256-319            8      3.90%     35.12% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::320-383            6      2.93%     38.05% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::384-447            8      3.90%     41.95% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::448-511            7      3.41%     45.37% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::512-575            7      3.41%     48.78% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::576-639            7      3.41%     52.20% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::640-703            7      3.41%     55.61% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::704-767           13      6.34%     61.95% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::768-831            8      3.90%     65.85% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::832-895            4      1.95%     67.80% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::896-959            7      3.41%     71.22% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::960-1023            9      4.39%     75.61% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1024-1087            5      2.44%     78.05% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1088-1151            3      1.46%     79.51% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1152-1215            6      2.93%     82.44% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1216-1279            6      2.93%     85.37% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1280-1343            4      1.95%     87.32% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1344-1407            4      1.95%     89.27% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1408-1471            4      1.95%     91.22% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1472-1535            2      0.98%     92.20% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1536-1599            2      0.98%     93.17% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1600-1663            2      0.98%     94.15% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1664-1727            2      0.98%     95.12% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1728-1791            4      1.95%     97.07% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1792-1855            1      0.49%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1856-1919            1      0.49%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1920-1983            3      1.46%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2240-2303            1      0.49%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          205                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          205                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    23.921951                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    23.899317                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     0.996935                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::17              2      0.98%      0.98% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::18              1      0.49%      1.46% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::22              1      0.49%      1.95% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::23              2      0.98%      2.93% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            198     96.59%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::32              1      0.49%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          205                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                 3974472904                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat            6259536304                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                431398400                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   29481.60                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              46431.60                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                      77.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       2.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                   77.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    2.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       0.80                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.77                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.09                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    31.26                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                 117801                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                  4078                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.29                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                  3191616.85                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE  49544257975                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF    4905023400                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT    1373653552                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          15765321.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1          15170198.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          15859670.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3          16875734.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0              10635336                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1          10233864.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2          10698984.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3          11384424.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0         85317772.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         81602726.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2         85150041.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3             91333632                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        11592253.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        11034869.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        11513041.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        11439636.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      22978153188.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      6806413575.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      6805380242.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      6811687926.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      6821730195.840001                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0       74057770080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1       74058676512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2       74053143456                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3       74044334448                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        103965647527.679993                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        103960251601.920013                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        103966206309.119995                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        103975251259.199997                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          77.946654                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          77.942608                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          77.947073                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          77.953854                       # Core power per rank (mW)
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq              268764                       # Transaction distribution
system.membus.trans_dist::ReadResp             268764                       # Transaction distribution
system.membus.trans_dist::WriteReq                 46                       # Transaction distribution
system.membus.trans_dist::WriteResp                46                       # Transaction distribution
system.membus.trans_dist::Writeback             10578                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           230538                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          41555                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          188472                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           10                       # Transaction distribution
system.membus.trans_dist::ReadExReq             25621                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1126                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          314                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave      1035206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1035520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1035520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio          628                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave     71771137                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     71771765                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                71771765                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq    134382000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp   4432870000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq        46000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp        23000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    174537000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq    115391736                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq     20857833                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp     94236000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq         7495                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq     12948717                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp     18579000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq         2215                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp        19780                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq           29                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp            2                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback          181                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq         1055                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq           87                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp        10253                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq           47                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp           72                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq      4824976                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp    160823469                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp         2000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback       116976                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq      3091989                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq       159500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp     79660000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq        34999                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp       677000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                          3614                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                        30107                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime             8228440                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime          241162469                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                           108126                       # Total snoops (count)
system.membus.snoop_fanout::samples            576954                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  576954    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              576954                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy              101000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                 157                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy           403663000                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.7                       # Layer utilization (%)
system.membus.reqLayer5.succeeded              468829                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         4545708000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              8.1                       # Layer utilization (%)
system.membus.respLayer3.succeeded             458408                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq             268652                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp            268652                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            10578                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq          176312                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq         12160                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp         188472                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq             1126                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp            1126                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port        25378                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port         8439                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port         8485                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port         8865                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port         8736                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port         8858                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port         8381                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port         8910                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port         8669                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port        20697                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port        19587                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port        19730                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port        10769                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port         9962                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port        27745                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port        28469                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total       231681                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port        25570                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port         8294                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port         8584                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port         8825                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port         8716                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port         8663                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port         8490                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port         8653                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port         8697                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port        20718                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port        19991                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port        19599                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port        10871                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port         9821                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port        27879                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port        28402                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total       231774                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port        25379                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port         8512                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port         8632                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port         8792                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port         8333                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port         8791                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port         8339                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port         8562                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port         8750                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port        20850                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port        20141                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port        19788                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port        10883                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port         9676                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port        27832                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port        28532                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total       231792                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port        25428                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port         8647                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port         8498                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port         8716                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port         8597                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port         8786                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port         8367                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port         8693                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port         8797                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port        20788                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port        20123                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port        19483                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port        10857                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port         9784                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port        28060                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port        28209                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total       231833                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total                927080                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port      1141760                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port      1099264                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port      1102336                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port      1156352                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port      1138432                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port      1152000                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port      1094400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port      1164032                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port      1127936                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port      1116416                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port      1112576                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port      1092864                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port      1075712                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port      1129472                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port      1096192                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port      1148672                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total     17948416                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port      1145344                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port      1081856                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port      1113856                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port      1148416                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port      1136640                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port      1126912                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port      1105664                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port      1126656                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port      1134080                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port      1120256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port      1148928                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port      1101568                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port      1078528                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port      1109760                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port      1070080                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port      1159680                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total     17908225                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port      1184000                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port      1107968                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port      1119488                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port      1142528                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port      1086464                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port      1144320                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port      1088000                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port      1117696                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port      1137408                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port      1120512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port      1167616                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port      1096192                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port      1092352                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port      1092096                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port      1092608                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port      1161984                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total     17951232                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port      1185792                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port      1121024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port      1100544                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port      1136128                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port      1116416                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port      1142784                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port      1093632                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port      1131520                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port      1145344                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port      1098496                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port      1142016                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port      1095424                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port      1090560                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port      1109504                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port      1088512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port      1165568                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total     17963264                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total               71771137                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq    375966000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp   2647677423                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback     99431600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq    246814400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq     17022400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp    263701146                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq      1555600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp     11022317                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq          367                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp           14                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            4                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq           56                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            4                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp           18                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq           52                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq       392800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp        56819                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback         1600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq        57400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq         2600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp        79182                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq        62800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                          483                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                          32                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime             517200                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime            136001                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           78746600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded              51311                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           28663200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded              17230                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           29494200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded              17419                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           30062200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded              17911                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           29389000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded              17497                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           29679400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded              17843                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           29300400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded              17122                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           30163000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded              17743                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy           29777200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded              17764                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy           64007000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded              41865                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy          61631200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded             40252                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy          60504800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded             39616                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy          35981000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded             22013                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          33414000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded             19964                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          84424200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded             56125                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          85552600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded             57153                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy         729936520                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             1.3                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded            114474                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy         729539251                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             1.3                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded            114566                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy         731011513                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             1.3                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded            114585                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy         731915102                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             1.3                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded            114626                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq       268652                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp       268652                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        10578                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq       176312                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq        12160                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp       188472                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq         1126                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp         1126                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave       231681                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave       231774                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave       231792                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave       231833                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total       927080                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave     17948416                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave     17908225                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave     17951232                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave     17963264                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total     71771137                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq    214921600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp   1074608000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback     42312000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq    141049600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq      9728000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp    150777600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq       900800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp      4504000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp         6908                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp         2742                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp           34                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp     21594400                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp      5043500                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp        94800                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                  9684                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime     26732700                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy    102514400                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded       117207                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy    102217700                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded       117208                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy    102156000                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded       117207                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy    102024800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded       117207                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy   1229890400                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          2.2                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded       458251                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            2701367                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2699493                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate         1874                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                46                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               46                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            40939                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          230531                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         41678                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         272209                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          214                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          214                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            46955                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           46955                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         5750                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       409845                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side       504492                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4604                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       410970                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       503230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         4162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       421493                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       497647                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         4042                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       404371                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       494681                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         4974                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       402577                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side           50                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side       474537                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         4354                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       404616                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side           46                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side       503824                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         1518                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          950                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side           24                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5462761                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       736000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     32918368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side      1008912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       589312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     32215404                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side      1006316                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       532736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     32151396                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side       995188                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       517376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     31483484                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side       989288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       636672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     30786656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side          100                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side       949000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       557312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     32245592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side           92                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side      1006616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       194304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side       105265                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side           48                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              201625693                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   1354137325                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp  24873929311                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq        46000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp        23000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback   1330555407                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq    116962636                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq     20981692                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp     94352369                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq       115981                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq     23918574                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp    130274965                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq        73001                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp         4321                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq           38                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback         1182                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq         6352                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq         1376                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp          114                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq           59                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq         1546                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp          580                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq    674659185                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp     45276855                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq      3666978                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback     12096995                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq     61778383                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq     16377993                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp      1640996                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq      1005996                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq     16201476                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp      9036991                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                        83745                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                        5015                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime          785787006                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime          55954842                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                          619760                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3061572                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               3061572    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3061572                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2846799615                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.1                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded            3061730                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy          93582730                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded              2875                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy        6787108490                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            12.2                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded            251433                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy         252710073                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded            252264                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy          74936324                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded              2302                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy        6775826142                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            12.1                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded            253517                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy         252097051                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded            251651                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy         67785321                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded             2081                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy       7048325857                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           12.6                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded           262923                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy        249300544                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded           248850                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy         65836320                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded             2021                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy       6642519623                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization           11.9                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded           249517                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy        247819046                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded           247359                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy         80994712                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded             2487                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy       6741331233                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization           12.1                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded           251128                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.occupancy            25499                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer26.succeeded               25                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy        237741034                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded           237287                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy         70880391                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded             2177                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy       6589675385                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization           11.8                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded           247429                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.occupancy            23000                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer32.succeeded               23                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy        252653494                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded           252170                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy            97500                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded                3                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy         24673487                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded              759                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy         13343988                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded              498                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy            12000                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded               12                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples         5581                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0         5581    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total         5581                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples         5581                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0         5581    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total         5581                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples         5581                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0         5581    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total         5581                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples         5581                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0         5581    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total         5581                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples         5581                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0             5581    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total         5581                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples         5581                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0            5581    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total         5581                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                    270111                       # number of replacements
system.l2.tags.tagsinuse                  8184.087574                       # Cycle average of tags in use
system.l2.tags.total_refs                      441984                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    270111                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.636305                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      328.235667                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     1.679434                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    23.395319                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data  1345.672143                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     0.978056                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst    12.653721                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data  1317.329339                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     2.248969                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst    12.481443                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data  1276.628568                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     1.560797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.itb.walker     0.016735                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst    16.184916                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data  1297.069446                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.dtb.walker     1.892012                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst     8.547963                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data  1209.678214                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.dtb.walker     0.628862                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst    11.706103                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data  1283.239510                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     4.581924                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst    10.149771                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data    17.528660                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.040068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000205                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.002856                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.164267                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.001545                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.160807                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000275                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.001524                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.155838                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.itb.walker     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.001976                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.158334                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.dtb.walker     0.000231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.001043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.147666                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.dtb.walker     0.000077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.001429                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.156645                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.001239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.002140                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999034                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            15                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8132                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          167                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3882                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3534                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.001831                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.992676                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  19809638                       # Number of tag accesses
system.l2.tags.data_accesses                 19809638                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker       252217                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst         1847                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data        74904                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker       251563                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst         1717                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data        73554                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker       248780                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst         1490                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data        73616                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker       247300                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst         1192                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data        72274                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker       237223                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.itb.walker           25                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst         1854                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data        70104                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker       251639                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.itb.walker           23                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst         1532                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data        73485                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.data            1                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker           10                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst          626                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data          193                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1937169                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            40939                       # number of Writeback hits
system.l2.Writeback_hits::total                 40939                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data           89                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data           52                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data           51                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data           48                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data           34                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data           57                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  337                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data           25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data           25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data           21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data           17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu4.data           18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data           16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu7.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                123                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data          526                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data          365                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data          430                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data          385                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data          411                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data          400                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data           21                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2538                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker       252217                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst          1847                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data         75430                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker       251563                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst          1717                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data         73919                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker       248780                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst          1490                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data         74046                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker       247300                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst          1192                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data         72659                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker       237223                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.itb.walker           25                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst          1854                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data         70515                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker       251639                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.itb.walker           23                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst          1532                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data         73885                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.data             1                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker           10                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst           626                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data           214                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1939707                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker       252217                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst         1847                       # number of overall hits
system.l2.overall_hits::system.cpu0.data        75430                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker       251563                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst         1717                       # number of overall hits
system.l2.overall_hits::system.cpu1.data        73919                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker       248780                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst         1490                       # number of overall hits
system.l2.overall_hits::system.cpu2.data        74046                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker       247300                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst         1192                       # number of overall hits
system.l2.overall_hits::system.cpu3.data        72659                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker       237223                       # number of overall hits
system.l2.overall_hits::system.cpu4.itb.walker           25                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst         1854                       # number of overall hits
system.l2.overall_hits::system.cpu4.data        70515                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker       251639                       # number of overall hits
system.l2.overall_hits::system.cpu5.itb.walker           23                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst         1532                       # number of overall hits
system.l2.overall_hits::system.cpu5.data        73885                       # number of overall hits
system.l2.overall_hits::system.cpu6.data            1                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker           10                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst          626                       # number of overall hits
system.l2.overall_hits::system.cpu7.data          214                       # number of overall hits
system.l2.overall_hits::total                 1939707                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker           11                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst         1028                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data        45170                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker           16                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst          585                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data        45288                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker           17                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst          591                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data        44252                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker           22                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst          829                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data        43976                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.dtb.walker           27                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.inst          633                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.data        42532                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.dtb.walker           15                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst          645                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data        45285                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker            2                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          133                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data           51                       # number of ReadReq misses
system.l2.ReadReq_misses::total                271108                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data        27606                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data        29519                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data        30798                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data        29704                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data        29254                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data        29070                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data           17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             175968                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data         2081                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data         1989                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data         2084                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data         2080                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data         1859                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data         2063                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            12160                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data          337                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data          233                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data          241                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data          215                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu4.data          228                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data          208                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data            8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1470                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker           11                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst         1028                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data        45507                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker           16                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst          585                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data        45521                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker           17                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst          591                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data        44493                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker           22                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst          829                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data        44191                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.dtb.walker           27                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.inst          633                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data        42760                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.dtb.walker           15                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst          645                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data        45493                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          133                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data           59                       # number of demand (read+write) misses
system.l2.demand_misses::total                 272578                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker           11                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst         1028                       # number of overall misses
system.l2.overall_misses::system.cpu0.data        45507                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker           16                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst          585                       # number of overall misses
system.l2.overall_misses::system.cpu1.data        45521                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker           17                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst          591                       # number of overall misses
system.l2.overall_misses::system.cpu2.data        44493                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker           22                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst          829                       # number of overall misses
system.l2.overall_misses::system.cpu3.data        44191                       # number of overall misses
system.l2.overall_misses::system.cpu4.dtb.walker           27                       # number of overall misses
system.l2.overall_misses::system.cpu4.inst          633                       # number of overall misses
system.l2.overall_misses::system.cpu4.data        42760                       # number of overall misses
system.l2.overall_misses::system.cpu5.dtb.walker           15                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst          645                       # number of overall misses
system.l2.overall_misses::system.cpu5.data        45493                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker            2                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          133                       # number of overall misses
system.l2.overall_misses::system.cpu7.data           59                       # number of overall misses
system.l2.overall_misses::total                272578                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker      1247000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst    129379000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data   5900602946                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker      1969000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst     70891000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data   5917313962                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker      2101000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst     73900500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data   5788442965                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker      2721500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst    105006000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data   5744192955                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.dtb.walker      3282000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.inst     78613000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.data   5556088964                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.dtb.walker      1924999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst     81859500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data   5915443953                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker       249000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     17379500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data      6694000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     35399302744                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data      5008999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data      4880996                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data      4602498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data      3539500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu4.data      3354499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data      3490496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data       195500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     25072488                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data       984500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data      1314000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data      1437000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data      1251500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu4.data      1126000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu5.data      1580000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu7.data        65000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      7758000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data     36102999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data     26237500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data     28161000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data     26705499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu4.data     28975000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data     25380000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data       863500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     172425498                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker      1247000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst    129379000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data   5936705945                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker      1969000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst     70891000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data   5943551462                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker      2101000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst     73900500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data   5816603965                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker      2721500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst    105006000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data   5770898454                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.dtb.walker      3282000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.inst     78613000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data   5585063964                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.dtb.walker      1924999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst     81859500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data   5940823953                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker       249000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     17379500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data      7557500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      35571728242                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker      1247000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst    129379000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data   5936705945                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker      1969000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst     70891000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data   5943551462                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker      2101000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst     73900500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data   5816603965                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker      2721500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst    105006000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data   5770898454                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.dtb.walker      3282000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.inst     78613000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data   5585063964                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.dtb.walker      1924999                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst     81859500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data   5940823953                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker       249000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     17379500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data      7557500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     35571728242                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker       252228                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst         2875                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data       120074                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker       251579                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst         2302                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data       118842                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker       248797                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst         2081                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data       117868                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker       247322                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst         2021                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data       116250                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker       237250                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.itb.walker           25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst         2487                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data       112636                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker       251654                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.itb.walker           23                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst         2177                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data       118770                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.data            1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker           12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst          759                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data          244                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2208277                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        40939                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             40939                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data        27695                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data        29571                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data        30849                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data        29752                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data        29288                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data        29127                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           176305                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data         2106                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data         2014                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data         2105                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data         2097                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data         1877                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data         2079                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          12283                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data          863                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data          598                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data          671                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data          600                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data          639                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data          608                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data           29                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4008                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker       252228                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst         2875                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data       120937                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker       251579                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst         2302                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data       119440                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker       248797                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst         2081                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data       118539                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker       247322                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst         2021                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data       116850                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker       237250                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.itb.walker           25                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst         2487                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data       113275                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker       251654                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.itb.walker           23                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst         2177                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data       119378                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst          759                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data          273                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2212285                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker       252228                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst         2875                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data       120937                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker       251579                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst         2302                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data       119440                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker       248797                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst         2081                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data       118539                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker       247322                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst         2021                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data       116850                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker       237250                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.itb.walker           25                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst         2487                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data       113275                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker       251654                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.itb.walker           23                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst         2177                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data       119378                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst          759                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data          273                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2212285                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.000044                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.357565                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.376185                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.000064                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.254127                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.381077                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.000068                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.283998                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.375437                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.000089                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.410193                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.378288                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.dtb.walker     0.000114                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.inst     0.254524                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.data     0.377606                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.dtb.walker     0.000060                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.296279                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.381283                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.166667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.175231                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.209016                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.122769                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.996786                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.998242                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.998347                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.998387                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.998839                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.998043                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.739130                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.998089                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.988129                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.987587                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.990024                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.991893                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data     0.990410                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.992304                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.989986                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.390498                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.389632                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.359165                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.358333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu4.data     0.356808                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.342105                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.275862                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.366766                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.000044                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.357565                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.376287                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.000064                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.254127                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.381120                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.000068                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.283998                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.375345                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.000089                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.410193                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.378186                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.dtb.walker     0.000114                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.inst     0.254524                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.377488                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.dtb.walker     0.000060                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.296279                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.381084                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.166667                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.175231                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.216117                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.123211                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.000044                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.357565                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.376287                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.000064                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.254127                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.381120                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.000068                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.283998                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.375345                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.000089                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.410193                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.378186                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.dtb.walker     0.000114                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.inst     0.254524                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.377488                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.dtb.walker     0.000060                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.296279                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.381084                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.166667                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.175231                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.216117                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.123211                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 113363.636364                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 125855.058366                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 130631.014966                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 123062.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 121181.196581                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 130659.644100                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker 123588.235294                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 125043.147208                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 130806.358244                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker 123704.545455                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 126665.862485                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 130621.087752                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.dtb.walker 121555.555556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.inst 124191.153239                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.data 130633.145961                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.dtb.walker 128333.266667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst 126913.953488                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 130627.005697                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker       124500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 130672.932331                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 131254.901961                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 130572.697021                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data   181.446026                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data   165.350994                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data   149.441457                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data   119.159036                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu4.data   114.668045                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data   120.072102                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data        11500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   142.483224                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data   473.089861                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data   660.633484                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data   689.539347                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data   601.682692                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu4.data   605.701990                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu5.data   765.874939                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu7.data        16250                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   637.993421                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 107130.560831                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 112607.296137                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 116850.622407                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 124211.623256                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu4.data 127083.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 122019.230769                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 107937.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 117296.257143                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 113363.636364                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 125855.058366                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 130456.983431                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 123062.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 121181.196581                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 130567.242855                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker 123588.235294                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 125043.147208                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 130730.765851                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker 123704.545455                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 126665.862485                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 130589.904143                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.dtb.walker 121555.555556                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.inst 124191.153239                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data 130614.218054                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.dtb.walker 128333.266667                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst 126913.953488                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 130587.649814                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker       124500                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 130672.932331                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 128093.220339                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 130501.097822                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 113363.636364                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 125855.058366                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 130456.983431                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 123062.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 121181.196581                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 130567.242855                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker 123588.235294                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 125043.147208                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 130730.765851                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker 123704.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 126665.862485                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 130589.904143                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.dtb.walker 121555.555556                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.inst 124191.153239                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data 130614.218054                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.dtb.walker 128333.266667                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst 126913.953488                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 130587.649814                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker       124500                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 130672.932331                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 128093.220339                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 130501.097822                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10578                       # number of writebacks
system.l2.writebacks::total                     10578                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.dtb.walker            9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.inst          271                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data          127                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker           10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst          225                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data           99                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.dtb.walker           13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst          288                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data          135                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.dtb.walker           12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst          290                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data          137                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.dtb.walker            9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.inst          323                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.data          146                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.dtb.walker            9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst          249                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.data          104                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               2456                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.dtb.walker            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst          271                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data          127                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst          225                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data           99                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.dtb.walker           13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst          288                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data          135                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.dtb.walker           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst          290                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data          137                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.dtb.walker            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.inst          323                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.data          146                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.dtb.walker            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst          249                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.data          104                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2456                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.dtb.walker            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst          271                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data          127                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst          225                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data           99                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.dtb.walker           13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst          288                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data          135                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.dtb.walker           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst          290                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data          137                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.dtb.walker            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.inst          323                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.data          146                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.dtb.walker            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst          249                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.data          104                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2456                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst          757                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data        45043                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker            6                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst          360                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data        45189                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst          303                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data        44117                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst          539                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data        43839                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.dtb.walker           18                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.inst          310                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.data        42386                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.dtb.walker            6                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst          396                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data        45181                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          133                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data           51                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           268652                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data        27606                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data        29519                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data        30798                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data        29704                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data        29254                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data        29070                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        175968                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data         2081                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data         1989                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data         2084                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data         2080                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data         1859                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data         2063                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        12160                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data          337                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data          233                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data          241                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data          215                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu4.data          228                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data          208                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data            8                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1470                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst          757                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data        45380                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst          360                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data        45422                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst          303                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data        44358                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst          539                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data        44054                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.dtb.walker           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.inst          310                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data        42614                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.dtb.walker            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst          396                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data        45389                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data           59                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            270122                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst          757                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data        45380                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst          360                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data        45422                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst          303                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data        44358                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst          539                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data        44054                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.dtb.walker           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.inst          310                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data        42614                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.dtb.walker            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst          396                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data        45389                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data           59                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           270122                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker       226000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst     91287500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data   5389073946                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker       623000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst     42624000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data   5408098462                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker       452000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst     37134500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data   5286793465                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker      1224000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst     64928000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data   5245054955                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.dtb.walker      2011500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.inst     37819000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.data   5072197464                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.dtb.walker       713999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst     48259000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data   5406292953                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker       227000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     15916500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data      6133000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  32157090244                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data   1514836439                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data   1619761881                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data   1690010334                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data   1630087926                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data   1604687412                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data   1595751423                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data       932500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   9656067915                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data    113870975                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data    108790476                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data    114102481                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data    113574974                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data    101801981                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data    112993973                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data       224000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    665358860                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data     32395999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data     23674500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data     25510000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data     24340499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu4.data     26467000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data     23092000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data       775500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    156255498                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker       226000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst     91287500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data   5421469945                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker       623000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst     42624000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data   5431772962                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker       452000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst     37134500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data   5312303465                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker      1224000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst     64928000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data   5269395454                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.dtb.walker      2011500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.inst     37819000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data   5098664464                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.dtb.walker       713999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst     48259000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data   5429384953                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker       227000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     15916500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data      6908500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  32313345742                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker       226000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst     91287500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data   5421469945                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker       623000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst     42624000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data   5431772962                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker       452000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst     37134500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data   5312303465                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker      1224000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst     64928000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data   5269395454                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.dtb.walker      2011500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.inst     37819000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data   5098664464                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.dtb.walker       713999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst     48259000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data   5429384953                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker       227000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     15916500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data      6908500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  32313345742                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data       349000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data       422000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data       381000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data       365500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data       353000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data       329000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data       168000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total      2367500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data       140500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data       160000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data       140000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data       120000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data       140000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data       120000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data       112000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       932500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data       489500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data       582000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data       521000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data       485500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data       493000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data       449000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data       280000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      3300000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.000008                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.263304                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.375127                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.000024                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.156386                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.380244                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.000016                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.145603                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.374292                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.000040                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.266700                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.377110                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.dtb.walker     0.000076                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.inst     0.124648                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.data     0.376310                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.dtb.walker     0.000024                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.181902                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.380408                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.166667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.175231                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.209016                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.121657                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.996786                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.998242                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.998347                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.998387                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.998839                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.998043                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.739130                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.998089                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.988129                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.987587                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.990024                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.991893                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data     0.990410                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.992304                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.989986                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.390498                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.389632                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.359165                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.358333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu4.data     0.356808                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.342105                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.275862                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.366766                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.000008                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.263304                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.375237                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.000024                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.156386                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.380291                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.000016                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.145603                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.374206                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.000040                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.266700                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.377013                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.dtb.walker     0.000076                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.inst     0.124648                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.376200                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.dtb.walker     0.000024                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.181902                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.380212                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.166667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.175231                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.216117                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.122101                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.000008                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.263304                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.375237                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.000024                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.156386                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.380291                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.000016                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.145603                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.374206                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.000040                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.266700                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.377013                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.dtb.walker     0.000076                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.inst     0.124648                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.376200                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.dtb.walker     0.000024                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.181902                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.380212                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.166667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.175231                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.216117                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.122101                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker       113000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 120591.149273                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 119642.873388                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 103833.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst       118400                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 119677.321074                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker       113000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 122556.105611                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 119835.742798                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker       122400                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 120460.111317                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 119643.581172                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.dtb.walker       111750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 121996.774194                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.data 119666.811306                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.dtb.walker 118999.833333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 121866.161616                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 119658.550121                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker       113500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 119672.932331                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 120254.901961                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 119697.937272                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54873.449214                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54871.841221                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54874.028638                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54877.724414                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54853.606755                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54893.409804                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54852.941176                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54873.999335                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54719.353676                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54696.066365                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54751.670345                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54603.352885                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54761.689618                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54771.678623                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data        56000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54717.011513                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 96130.560831                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 101607.296137                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 105850.622407                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 113211.623256                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu4.data 116083.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 111019.230769                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 96937.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 106296.257143                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker       113000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 120591.149273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 119468.266747                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 103833.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst       118400                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 119584.627757                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker       113000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 122556.105611                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 119759.760697                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker       122400                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 120460.111317                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 119612.190811                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.dtb.walker       111750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.inst 121996.774194                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data 119647.638429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.dtb.walker 118999.833333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst 121866.161616                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 119618.959506                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker       113500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 119672.932331                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 117093.220339                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 119625.005523                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker       113000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 120591.149273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 119468.266747                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 103833.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst       118400                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 119584.627757                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker       113000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 122556.105611                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 119759.760697                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker       122400                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 120460.111317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 119612.190811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.dtb.walker       111750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.inst 121996.774194                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data 119647.638429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.dtb.walker 118999.833333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst 121866.161616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 119618.959506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker       113500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 119672.932331                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 117093.220339                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 119625.005523                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                       3614                       # Number of times sendTimingReq failed
system.Lmon0.readBurstLengthHist::samples        67377                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271        67377    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total         67377                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples         2734                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271         2734    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total         2734                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples          5581                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     309002687.690378                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean    297103173.633126                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    84647446.298267                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-6.71089e+07            2      0.04%      0.04% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.34218e+08           71      1.27%      1.31% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-2.01327e+08          336      6.02%      7.33% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.68435e+08         1390     24.91%     32.23% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.35544e+08         2051     36.75%     68.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-4.02653e+08          943     16.90%     85.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.69762e+08          633     11.34%     97.22% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.36871e+08          106      1.90%     99.12% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-6.0398e+08           24      0.43%     99.55% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.71089e+08           16      0.29%     99.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+08-7.38198e+08            2      0.04%     99.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::7.38198e+08-8.05306e+08            3      0.05%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.05306e+08-8.72415e+08            3      0.05%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::9.39524e+08-1.00663e+09            1      0.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total            5581                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        308984623.867440      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                  17248512                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples         5581                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    12536247.984232                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   27120781.478392                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-1.67772e+07         3813     68.32%     68.32% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+07-3.35544e+07         1312     23.51%     91.83% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     91.83% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+07-6.71089e+07          295      5.29%     97.12% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-8.38861e+07           52      0.93%     98.05% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     98.05% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.17441e+08           28      0.50%     98.55% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.17441e+08-1.34218e+08           19      0.34%     98.89% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     98.89% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.50995e+08-1.67772e+08           23      0.41%     99.30% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-1.84549e+08           14      0.25%     99.55% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.55% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.18104e+08           11      0.20%     99.75% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.18104e+08-2.34881e+08            5      0.09%     99.84% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.84% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.51658e+08-2.68435e+08            3      0.05%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-2.85213e+08            3      0.05%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.18767e+08            3      0.05%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total           5581                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       12537868.436612      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                 699904                       # Number of bytes written
system.Lmon0.readLatencyHist::samples           67377                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       100353.970940                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      98866.918664                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      21849.101543                       # Read request-response latency
system.Lmon0.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-65535          101      0.15%      0.15% # Read request-response latency
system.Lmon0.readLatencyHist::65536-98303        60081     89.17%     89.32% # Read request-response latency
system.Lmon0.readLatencyHist::98304-131071         2856      4.24%     93.56% # Read request-response latency
system.Lmon0.readLatencyHist::131072-163839         2379      3.53%     97.09% # Read request-response latency
system.Lmon0.readLatencyHist::163840-196607         1224      1.82%     98.91% # Read request-response latency
system.Lmon0.readLatencyHist::196608-229375          595      0.88%     99.79% # Read request-response latency
system.Lmon0.readLatencyHist::229376-262143           71      0.11%     99.90% # Read request-response latency
system.Lmon0.readLatencyHist::262144-294911           11      0.02%     99.91% # Read request-response latency
system.Lmon0.readLatencyHist::294912-327679           20      0.03%     99.94% # Read request-response latency
system.Lmon0.readLatencyHist::327680-360447            4      0.01%     99.95% # Read request-response latency
system.Lmon0.readLatencyHist::360448-393215           10      0.01%     99.96% # Read request-response latency
system.Lmon0.readLatencyHist::393216-425983           10      0.01%     99.98% # Read request-response latency
system.Lmon0.readLatencyHist::425984-458751            2      0.00%     99.98% # Read request-response latency
system.Lmon0.readLatencyHist::458752-491519            3      0.00%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::491520-524287            3      0.00%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::524288-557055            5      0.01%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::589824-622591            2      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total             67377                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon0.ittReadRead::samples               67377                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           828680.098550                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          756551.636423                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                   13      0.02%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               1      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               1      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               1      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               2      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               1      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000               1      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000               1      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000               2      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000               4      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000               5      0.01%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000               1      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000               4      0.01%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000             11      0.02%      0.07% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows             67329     99.93%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value          11878000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                 67377                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples              2734                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         20417059.619605                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        27529516.799696                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            1      0.04%      0.04% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows            2733     99.96%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value           97000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       255085000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total                2734                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                 70111                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             796209.025688                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            728863.674179                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                     13      0.02%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 2      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                 2      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                 3      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                 4      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                 6      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                 2      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                 7      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000               16      0.02%      0.09% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows               70049     99.91%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value            10140000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                   70111                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples         5581                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.117004                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.321454                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0             4928     88.30%     88.30% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1              653     11.70%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total         5581                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples         5581                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0            5581    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total         5581                       # Outstanding write transactions
system.Lmon0.readTransHist::samples              5581                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean            12.070417                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean           11.605256                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            3.303396                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-1                     2      0.04%      0.04% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::2-3                     5      0.09%      0.13% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-5                    66      1.18%      1.31% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::6-7                   332      5.95%      7.26% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-9                   782     14.01%     21.27% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::10-11                1310     23.47%     44.74% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-13                1340     24.01%     68.75% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::14-15                 965     17.29%     86.04% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-17                 507      9.08%     95.13% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::18-19                 192      3.44%     98.57% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-21                  42      0.75%     99.32% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::22-23                  15      0.27%     99.59% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-25                   7      0.13%     99.71% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::26-27                   8      0.14%     99.86% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-29                   2      0.04%     99.89% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::30-31                   2      0.04%     99.93% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-33                   3      0.05%     99.98% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::34-35                   0      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-37                   1      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total                5581                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples             5581                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.489697                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           1.059406                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                   3813     68.32%     68.32% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                   1312     23.51%     91.83% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    295      5.29%     97.12% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                     52      0.93%     98.05% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                     28      0.50%     98.55% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                     19      0.34%     98.89% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                     23      0.41%     99.30% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                     14      0.25%     99.55% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                     11      0.20%     99.75% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      5      0.09%     99.84% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     3      0.05%     99.89% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     3      0.05%     99.95% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     3      0.05%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total               5581                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples        67313                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271        67313    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total         67313                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples         2642                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean    255.903482                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   255.463256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev     4.961052                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             1      0.04%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271         2641     99.96%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total         2642                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples          5581                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     308704533.237771                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean    296881289.349594                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    84620661.465328                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-6.71089e+07            3      0.05%      0.05% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.34218e+08           67      1.20%      1.25% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-2.01327e+08          315      5.64%      6.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.68435e+08         1419     25.43%     32.32% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.35544e+08         2096     37.56%     69.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-4.02653e+08          938     16.81%     86.69% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.69762e+08          581     10.41%     97.10% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.36871e+08           97      1.74%     98.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-6.0398e+08           42      0.75%     99.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.71089e+08           10      0.18%     99.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+08-7.38198e+08            6      0.11%     99.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::7.38198e+08-8.05306e+08            3      0.05%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.05306e+08-8.72415e+08            3      0.05%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.72415e+08-9.39524e+08            1      0.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total            5581                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        308691125.849904      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                  17232128                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples         5581                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    12114244.759004                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   26075571.855438                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-1.67772e+07         3875     69.43%     69.43% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+07-3.35544e+07         1258     22.54%     91.97% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     91.97% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+07-6.71089e+07          274      4.91%     96.88% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-8.38861e+07           66      1.18%     98.06% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     98.06% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.17441e+08           26      0.47%     98.53% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.17441e+08-1.34218e+08           33      0.59%     99.12% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.12% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.50995e+08-1.67772e+08           11      0.20%     99.32% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-1.84549e+08           19      0.34%     99.66% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.66% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.18104e+08            9      0.16%     99.82% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.18104e+08-2.34881e+08            5      0.09%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.51658e+08-2.68435e+08            3      0.05%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-2.85213e+08            2      0.04%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total           5581                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       12111397.043577      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                 676097                       # Number of bytes written
system.Lmon1.readLatencyHist::samples           67313                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       100353.208147                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      98897.152987                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      21356.600198                       # Read request-response latency
system.Lmon1.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-65535          100      0.15%      0.15% # Read request-response latency
system.Lmon1.readLatencyHist::65536-98303        59900     88.99%     89.14% # Read request-response latency
system.Lmon1.readLatencyHist::98304-131071         2900      4.31%     93.44% # Read request-response latency
system.Lmon1.readLatencyHist::131072-163839         2434      3.62%     97.06% # Read request-response latency
system.Lmon1.readLatencyHist::163840-196607         1264      1.88%     98.94% # Read request-response latency
system.Lmon1.readLatencyHist::196608-229375          601      0.89%     99.83% # Read request-response latency
system.Lmon1.readLatencyHist::229376-262143           58      0.09%     99.92% # Read request-response latency
system.Lmon1.readLatencyHist::262144-294911           10      0.01%     99.93% # Read request-response latency
system.Lmon1.readLatencyHist::294912-327679           23      0.03%     99.97% # Read request-response latency
system.Lmon1.readLatencyHist::327680-360447            5      0.01%     99.97% # Read request-response latency
system.Lmon1.readLatencyHist::360448-393215            3      0.00%     99.98% # Read request-response latency
system.Lmon1.readLatencyHist::393216-425983            3      0.00%     99.98% # Read request-response latency
system.Lmon1.readLatencyHist::425984-458751            3      0.00%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::458752-491519            2      0.00%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::491520-524287            0      0.00%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::524288-557055            4      0.01%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::589824-622591            3      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total             67313                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon1.ittReadRead::samples               67313                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           829450.715315                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          748613.950454                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                   19      0.03%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                1      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               2      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               1      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               1      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000               4      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000               1      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000               1      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000               1      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000               1      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000               1      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000               1      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000               5      0.01%      0.06% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000               6      0.01%      0.07% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000              1      0.00%      0.07% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows             67267     99.93%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value          11721000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                 67313                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples              2642                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         21148650.643452                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        28766628.473416                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows            2642    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value          130000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value       232607000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total                2642                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                 69955                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             798141.876921                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            725214.520928                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                     19      0.03%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 2      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                 4      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                 2      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                 9      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                 2      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                 1      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                 7      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                 6      0.01%      0.08% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000                2      0.00%      0.08% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows               69896     99.92%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value            11721000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                   69955                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples         5581                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.113421                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.317135                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0             4948     88.66%     88.66% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1              633     11.34%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total         5581                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples         5581                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0            5581    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total         5581                       # Outstanding write transactions
system.Lmon1.readTransHist::samples              5581                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean            12.058771                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            3.304464                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-1                     1      0.02%      0.02% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::2-3                     6      0.11%      0.13% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-5                    64      1.15%      1.27% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::6-7                   315      5.64%      6.92% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-9                   828     14.84%     21.75% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::10-11                1237     22.16%     43.92% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-13                1424     25.52%     69.43% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::14-15                 964     17.27%     86.70% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-17                 468      8.39%     95.09% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::18-19                 172      3.08%     98.17% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-21                  61      1.09%     99.27% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::22-23                  16      0.29%     99.55% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-25                   8      0.14%     99.70% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::26-27                   6      0.11%     99.80% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-29                   5      0.09%     99.89% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::30-31                   2      0.04%     99.93% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-33                   3      0.05%     99.98% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::34-35                   1      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total                5581                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples             5581                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.473213                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           1.018577                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                   3875     69.43%     69.43% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                   1258     22.54%     91.97% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                    274      4.91%     96.88% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                     66      1.18%     98.06% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                     26      0.47%     98.53% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                     33      0.59%     99.12% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                     11      0.20%     99.32% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                     19      0.34%     99.66% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                      9      0.16%     99.82% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      5      0.09%     99.91% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     3      0.05%     99.96% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     2      0.04%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total               5581                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples        67500                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271        67500    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total         67500                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples         2622                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271         2622    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total         2622                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples          5581                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     309557713.671385                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean    297652142.758520                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    85110529.970764                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-6.71089e+07            3      0.05%      0.05% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.34218e+08           67      1.20%      1.25% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-2.01327e+08          308      5.52%      6.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.68435e+08         1387     24.85%     31.63% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.35544e+08         2074     37.16%     68.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-4.02653e+08          963     17.25%     86.04% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.69762e+08          617     11.06%     97.10% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.36871e+08           98      1.76%     98.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-6.0398e+08           43      0.77%     99.62% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.71089e+08           10      0.18%     99.80% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+08-7.38198e+08            2      0.04%     99.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::7.38198e+08-8.05306e+08            2      0.04%     99.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.05306e+08-8.72415e+08            6      0.11%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::9.39524e+08-1.00663e+09            1      0.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total            5581                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        309548690.369892      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                  17280000                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples         5581                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    12027091.919011                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   25833288.739822                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-3.35544e+07         5169     92.62%     92.62% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-6.71089e+07          255      4.57%     97.19% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-1.00663e+08           50      0.90%     98.08% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.34218e+08           64      1.15%     99.23% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.67772e+08           12      0.22%     99.44% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-2.01327e+08           15      0.27%     99.71% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.34881e+08           10      0.18%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.68435e+08            2      0.04%     99.93% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-3.0199e+08            1      0.02%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.35544e+08            1      0.02%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.02%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.02653e+08-4.36208e+08            1      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total           5581                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       12024246.905924      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                 671232                       # Number of bytes written
system.Lmon2.readLatencyHist::samples           67500                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       100548.333333                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      99017.008764                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      22186.655866                       # Read request-response latency
system.Lmon2.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-65535          106      0.16%      0.16% # Read request-response latency
system.Lmon2.readLatencyHist::65536-98303        59942     88.80%     88.96% # Read request-response latency
system.Lmon2.readLatencyHist::98304-131071         2941      4.36%     93.32% # Read request-response latency
system.Lmon2.readLatencyHist::131072-163839         2443      3.62%     96.94% # Read request-response latency
system.Lmon2.readLatencyHist::163840-196607         1323      1.96%     98.90% # Read request-response latency
system.Lmon2.readLatencyHist::196608-229375          609      0.90%     99.80% # Read request-response latency
system.Lmon2.readLatencyHist::229376-262143           75      0.11%     99.91% # Read request-response latency
system.Lmon2.readLatencyHist::262144-294911            5      0.01%     99.92% # Read request-response latency
system.Lmon2.readLatencyHist::294912-327679           13      0.02%     99.94% # Read request-response latency
system.Lmon2.readLatencyHist::327680-360447            9      0.01%     99.95% # Read request-response latency
system.Lmon2.readLatencyHist::360448-393215            3      0.00%     99.95% # Read request-response latency
system.Lmon2.readLatencyHist::393216-425983            9      0.01%     99.97% # Read request-response latency
system.Lmon2.readLatencyHist::425984-458751            7      0.01%     99.98% # Read request-response latency
system.Lmon2.readLatencyHist::458752-491519            6      0.01%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::491520-524287            1      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::524288-557055            3      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::557056-589823            2      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::589824-622591            3      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total             67500                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples               67500                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           827006.237037                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          750314.829099                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                   17      0.03%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               1      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               1      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               1      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               3      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               1      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000               1      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000               1      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000               1      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000               1      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000               6      0.01%      0.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000               0      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000               3      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000               3      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000               6      0.01%      0.07% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000              2      0.00%      0.07% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows             67452     99.93%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value          11530000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                 67500                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples              2622                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         21304062.929062                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        28787118.573296                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows            2622    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value          130000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value       402614000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total                2622                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                 70122                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             796082.841334                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            725150.074787                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                     17      0.02%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 3      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                 7      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                 3      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                 5      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                 6      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                10      0.01%      0.08% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000                5      0.01%      0.09% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows               70058     99.91%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value            11530000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                   70122                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples         5581                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.118617                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.324472                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0             4921     88.17%     88.17% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1              658     11.79%     99.96% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                2      0.04%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total         5581                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples         5581                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0            5581    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total         5581                       # Outstanding write transactions
system.Lmon2.readTransHist::samples              5581                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean            12.092098                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean           11.627185                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            3.321934                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-1                     2      0.04%      0.04% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::2-3                     6      0.11%      0.14% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-5                    60      1.08%      1.22% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::6-7                   309      5.54%      6.76% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-9                   829     14.85%     21.61% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::10-11                1274     22.83%     44.44% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-13                1369     24.53%     68.97% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::14-15                 958     17.17%     86.13% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-17                 492      8.82%     94.95% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::18-19                 178      3.19%     98.14% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-21                  69      1.24%     99.37% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::22-23                  12      0.22%     99.59% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-25                   8      0.14%     99.73% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::26-27                   6      0.11%     99.84% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-29                   1      0.02%     99.86% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::30-31                   2      0.04%     99.89% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-33                   5      0.09%     99.98% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::34-35                   0      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-37                   1      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total                5581                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples             5581                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.469808                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           1.009113                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                   3828     68.59%     68.59% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                   1341     24.03%     92.62% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                    255      4.57%     97.19% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                     50      0.90%     98.08% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                     34      0.61%     98.69% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                     30      0.54%     99.23% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                     12      0.22%     99.44% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                     15      0.27%     99.71% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                      5      0.09%     99.80% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                      5      0.09%     99.89% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     2      0.04%     99.93% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     1      0.02%     99.95% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     1      0.02%     99.96% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     0      0.00%     99.96% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     1      0.02%     99.98% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     0      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     1      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total               5581                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples        67588                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271        67588    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total         67588                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples         2581                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271         2581    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total         2581                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples          5581                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     309965955.921878                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean    298162149.407036                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    84868133.272119                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-6.71089e+07            2      0.04%      0.04% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.34218e+08           60      1.08%      1.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-2.01327e+08          306      5.48%      6.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.68435e+08         1436     25.73%     32.32% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.35544e+08         2019     36.18%     68.50% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-4.02653e+08          980     17.56%     86.06% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.69762e+08          599     10.73%     96.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.36871e+08          120      2.15%     98.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-6.0398e+08           36      0.65%     99.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.71089e+08           12      0.22%     99.80% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+08-7.38198e+08            2      0.04%     99.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::7.38198e+08-8.05306e+08            5      0.09%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.05306e+08-8.72415e+08            3      0.05%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::9.39524e+08-1.00663e+09            1      0.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total            5581                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        309952250.144004      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                  17302528                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples         5581                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    11829851.281132                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   25381686.829367                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-3.35544e+07         5175     92.73%     92.73% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-6.71089e+07          244      4.37%     97.10% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-1.00663e+08           65      1.16%     98.26% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.34218e+08           49      0.88%     99.14% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.67772e+08           24      0.43%     99.57% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-2.01327e+08            7      0.13%     99.70% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.34881e+08            9      0.16%     99.86% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.68435e+08            5      0.09%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-3.0199e+08            1      0.02%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.35544e+08            1      0.02%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total           5581                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       11836224.738440      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                 660736                       # Number of bytes written
system.Lmon3.readLatencyHist::samples           67588                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       100300.689472                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      98853.418164                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      21326.336009                       # Read request-response latency
system.Lmon3.readLatencyHist::0-65535             108      0.16%      0.16% # Read request-response latency
system.Lmon3.readLatencyHist::65536-131071        63110     93.37%     93.53% # Read request-response latency
system.Lmon3.readLatencyHist::131072-196607         3663      5.42%     98.95% # Read request-response latency
system.Lmon3.readLatencyHist::196608-262143          655      0.97%     99.92% # Read request-response latency
system.Lmon3.readLatencyHist::262144-327679           19      0.03%     99.95% # Read request-response latency
system.Lmon3.readLatencyHist::327680-393215           13      0.02%     99.97% # Read request-response latency
system.Lmon3.readLatencyHist::393216-458751           12      0.02%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::458752-524287            3      0.00%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::524288-589823            3      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::589824-655359            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::655360-720895            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::720896-786431            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::786432-851967            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::851968-917503            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::917504-983039            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::983040-1.04858e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::1.04858e+06-1.11411e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::1.11411e+06-1.17965e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::1.17965e+06-1.24518e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::1.24518e+06-1.31072e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total             67588                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples               67588                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           825929.573297                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          746789.738144                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                   14      0.02%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               1      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               1      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               2      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               1      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               1      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000               1      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000               1      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000               2      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000               3      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000               3      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000               5      0.01%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000               5      0.01%      0.06% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000               3      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000              6      0.01%      0.07% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows             67539     99.93%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value          12511000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                 67588                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples              2581                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         21655392.483534                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        29338624.944035                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             2      0.08%      0.08% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.08% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             0      0.00%      0.08% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             1      0.04%      0.12% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            0      0.00%      0.12% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows            2578     99.88%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value           76000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value       250207000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total                2581                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                 70169                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             795549.715686                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            722518.992337                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                     14      0.02%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 2      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                 3      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                10      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                 6      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                 6      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                 6      0.01%      0.08% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                 5      0.01%      0.08% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000                7      0.01%      0.09% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows               70104     99.91%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value             8179000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                   70169                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples         5581                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.122738                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.328165                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0             4896     87.73%     87.73% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1              685     12.27%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total         5581                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples         5581                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0            5581    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total         5581                       # Outstanding write transactions
system.Lmon3.readTransHist::samples              5581                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean            12.108045                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean           11.645088                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            3.321480                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-1                     2      0.04%      0.04% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::2-3                     2      0.04%      0.07% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-5                    58      1.04%      1.11% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::6-7                   315      5.64%      6.76% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-9                   809     14.50%     21.25% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::10-11                1290     23.11%     44.36% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-13                1330     23.83%     68.20% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::14-15                1006     18.03%     86.22% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-17                 491      8.80%     95.02% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::18-19                 171      3.06%     98.08% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-21                  64      1.15%     99.23% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::22-23                  20      0.36%     99.59% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-25                   7      0.13%     99.71% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::26-27                   5      0.09%     99.80% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-29                   3      0.05%     99.86% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::30-31                   4      0.07%     99.93% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-33                   3      0.05%     99.98% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::34-35                   0      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-37                   1      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total                5581                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples             5581                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.462104                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           0.991472                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                   3853     69.04%     69.04% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                   1322     23.69%     92.73% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                    244      4.37%     97.10% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                     65      1.16%     98.26% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                     27      0.48%     98.75% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                     22      0.39%     99.14% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                     24      0.43%     99.57% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                      7      0.13%     99.70% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                      5      0.09%     99.78% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      4      0.07%     99.86% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     5      0.09%     99.95% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     1      0.02%     99.96% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     1      0.02%     99.98% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     0      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     1      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total               5581                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples       294283                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271       294283    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total         294283                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        10579                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.975896                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.865848                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      2.479236                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        10578     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         10579                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples           5581                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      1237230890.521412                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean     1202241676.557944                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     294405522.959116                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-2.68435e+08            2      0.04%      0.04% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-5.36871e+08           14      0.25%      0.29% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-8.05306e+08          300      5.38%      5.66% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-1.07374e+09         1203     21.56%     27.22% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.34218e+09         2197     39.37%     66.58% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.61061e+09         1340     24.01%     90.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.87905e+09          434      7.78%     98.37% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.14748e+09           57      1.02%     99.39% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.41592e+09           16      0.29%     99.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.68435e+09            6      0.11%     99.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+09-2.95279e+09            4      0.07%     99.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.95279e+09-3.22123e+09            3      0.05%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.22123e+09-3.48966e+09            4      0.07%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.48966e+09-3.7581e+09            1      0.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.7581e+09-4.02653e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+09-4.29497e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.29497e+09-4.5634e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.5634e+09-4.83184e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.83184e+09-5.10027e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.10027e+09-5.36871e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total             5581                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         1237176690.231240      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                   69063168                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples          5581                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     48507435.943379                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    85363098.703855                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-6.71089e+07         4496     80.56%     80.56% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+07-1.34218e+08          860     15.41%     95.97% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.01327e+08           55      0.99%     96.95% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+08-2.68435e+08           31      0.56%     97.51% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-3.35544e+08           26      0.47%     97.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+08-4.02653e+08           18      0.32%     98.30% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-4.69762e+08           25      0.45%     98.75% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.69762e+08-5.36871e+08           17      0.30%     99.05% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.0398e+08           16      0.29%     99.34% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.0398e+08-6.71089e+08           15      0.27%     99.61% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-7.38198e+08            4      0.07%     99.68% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::7.38198e+08-8.05306e+08            9      0.16%     99.84% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-8.72415e+08            4      0.07%     99.91% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.72415e+08-9.39524e+08            3      0.05%     99.96% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.00663e+09            1      0.02%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.00663e+09-1.07374e+09            1      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total            5581                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        48509737.124552      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                 2707969                       # Number of bytes written
system.Hmon.readLatencyHist::samples           269778                       # Read request-response latency
system.Hmon.readLatencyHist::mean        109688.555034                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       108226.755846                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       22175.658579                       # Read request-response latency
system.Hmon.readLatencyHist::0-65535              415      0.15%      0.15% # Read request-response latency
system.Hmon.readLatencyHist::65536-131071       248281     92.03%     92.19% # Read request-response latency
system.Hmon.readLatencyHist::131072-196607        17726      6.57%     98.76% # Read request-response latency
system.Hmon.readLatencyHist::196608-262143         3038      1.13%     99.88% # Read request-response latency
system.Hmon.readLatencyHist::262144-327679          143      0.05%     99.94% # Read request-response latency
system.Hmon.readLatencyHist::327680-393215           75      0.03%     99.96% # Read request-response latency
system.Hmon.readLatencyHist::393216-458751           40      0.01%     99.98% # Read request-response latency
system.Hmon.readLatencyHist::458752-524287           31      0.01%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::524288-589823           18      0.01%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-655359           10      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::655360-720895            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::720896-786431            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::786432-851967            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::851968-917503            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::917504-983039            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::983040-1.04858e+06            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::1.04858e+06-1.11411e+06            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::1.11411e+06-1.17965e+06            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::1.17965e+06-1.24518e+06            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::1.24518e+06-1.31072e+06            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total             269778                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples               294283                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            189692.194248                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           244579.258441                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                42      0.01%      0.01% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                  5621      1.91%      1.92% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000              5554      1.89%      3.81% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000             5013      1.70%      5.52% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000             7909      2.69%      8.20% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000             5377      1.83%     10.03% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000             5447      1.85%     11.88% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000             4977      1.69%     13.57% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000             6050      2.06%     15.63% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000             4683      1.59%     17.22% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000             4599      1.56%     18.78% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000             4522      1.54%     20.32% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000             4646      1.58%     21.90% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000             5015      1.70%     23.60% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000             4293      1.46%     25.06% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000             5353      1.82%     26.88% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000             4274      1.45%     28.33% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000             4615      1.57%     29.90% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000             4243      1.44%     31.34% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000             4864      1.65%     32.99% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000            4172      1.42%     34.41% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows             193014     65.59%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                  0                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value            6080500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                 294283                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              10579                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          5276794.120427                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         7217663.421439                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000            145      1.37%      1.37% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000             21      0.20%      1.57% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000             43      0.41%      1.98% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000             24      0.23%      2.20% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000             24      0.23%      2.43% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000             19      0.18%      2.61% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000             26      0.25%      2.85% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000             19      0.18%      3.03% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000             32      0.30%      3.34% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000             20      0.19%      3.53% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000             27      0.26%      3.78% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000             21      0.20%      3.98% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000             19      0.18%      4.16% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000             30      0.28%      4.44% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000             17      0.16%      4.60% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000             28      0.26%      4.87% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000            17      0.16%      5.03% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows            10047     94.97%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value         82682000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                10579                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                 304862                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              183109.751297                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             241076.015533                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                  42      0.01%      0.01% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                    5873      1.93%      1.94% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000                5771      1.89%      3.83% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000               5181      1.70%      5.53% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000               8985      2.95%      8.48% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000               5790      1.90%     10.38% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000               5829      1.91%     12.29% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000               5394      1.77%     14.06% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000               6575      2.16%     16.22% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000               5277      1.73%     17.95% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000               4928      1.62%     19.56% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000               4893      1.60%     21.17% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000               5163      1.69%     22.86% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000               5277      1.73%     24.59% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000               4843      1.59%     26.18% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000               7930      2.60%     28.78% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000               4431      1.45%     30.24% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000               4756      1.56%     31.80% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000               4526      1.48%     33.28% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000               5032      1.65%     34.93% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000              4483      1.47%     36.40% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows               193883     63.60%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                    0                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value              5967500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                   304862                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples         5581                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.517649                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.691670                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0              3258     58.38%     58.38% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1              1821     32.63%     91.01% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2               444      7.96%     98.96% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3                54      0.97%     99.93% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                 2      0.04%     99.96% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 2      0.04%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total          5581                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples         5581                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0             5581    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total         5581                       # Outstanding write transactions
system.Hmon.readTransHist::samples               5581                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean             52.720122                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean            51.308640                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev            12.033889                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-7                      2      0.04%      0.04% # Histogram of read transactions per sample period
system.Hmon.readTransHist::8-15                     3      0.05%      0.09% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-23                   23      0.41%      0.50% # Histogram of read transactions per sample period
system.Hmon.readTransHist::24-31                  144      2.58%      3.08% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-39                  524      9.39%     12.47% # Histogram of read transactions per sample period
system.Hmon.readTransHist::40-47                 1157     20.73%     33.20% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-55                 1524     27.31%     60.51% # Histogram of read transactions per sample period
system.Hmon.readTransHist::56-63                 1284     23.01%     83.52% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-71                  630     11.29%     94.80% # Histogram of read transactions per sample period
system.Hmon.readTransHist::72-79                  203      3.64%     98.44% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-87                   53      0.95%     99.39% # Histogram of read transactions per sample period
system.Hmon.readTransHist::88-95                   12      0.22%     99.61% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-103                   7      0.13%     99.73% # Histogram of read transactions per sample period
system.Hmon.readTransHist::104-111                  6      0.11%     99.84% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-119                  1      0.02%     99.86% # Histogram of read transactions per sample period
system.Hmon.readTransHist::120-127                  4      0.07%     99.93% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-135                  3      0.05%     99.98% # Histogram of read transactions per sample period
system.Hmon.readTransHist::136-143                  0      0.00%     99.98% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-151                  1      0.02%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::152-159                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                 5581                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples              5581                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             1.894822                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            3.334496                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-3                  5063     90.72%     90.72% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-7                   348      6.24%     96.95% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-11                   42      0.75%     97.71% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-15                  33      0.59%     98.30% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-19                  31      0.56%     98.85% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-23                  27      0.48%     99.34% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-27                  17      0.30%     99.64% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-31                  11      0.20%     99.84% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-35                   5      0.09%     99.93% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-39                   3      0.05%     99.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::40-43                   1      0.02%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::44-47                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total                5581                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                     8032198                       # DTB read hits
system.cpu0.dtb.read_misses                    126245                       # DTB read misses
system.cpu0.dtb.write_hits                    1062977                       # DTB write hits
system.cpu0.dtb.write_misses                      120                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  7                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                    11                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                 8158443                       # DTB read accesses
system.cpu0.dtb.write_accesses                1063097                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                          9095175                       # DTB hits
system.cpu0.dtb.misses                         126365                       # DTB misses
system.cpu0.dtb.accesses                      9221540                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                    30381443                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  7                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                30381443                       # ITB inst accesses
system.cpu0.itb.hits                         30381443                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                     30381443                       # DTB accesses
system.cpu0.numCycles                       110446817                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   28795086                       # Number of instructions committed
system.cpu0.committedOps                     28977928                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             23042243                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu0.num_func_calls                      86703                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      4056117                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    23042243                       # number of integer instructions
system.cpu0.num_fp_insts                           64                       # number of float instructions
system.cpu0.num_int_register_reads           31505343                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          16207831                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads           111009068                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           18425432                       # number of times the CC registers were written
system.cpu0.num_mem_refs                      9102712                       # number of memory refs
system.cpu0.num_load_insts                    8033273                       # Number of load instructions
system.cpu0.num_store_insts                   1069439                       # Number of store instructions
system.cpu0.num_idle_cycles              1193987.848339                       # Number of idle cycles
system.cpu0.num_busy_cycles              109252829.151661                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.989189                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.010811                       # Percentage of idle cycles
system.cpu0.Branches                          5122369                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 19882908     68.59%     68.59% # Class of executed instruction
system.cpu0.op_class::IntMult                     334      0.00%     68.60% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     68.60% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     68.60% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.60% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.60% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.60% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.60% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.60% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.60% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.60% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     68.60% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.60% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     68.60% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     68.60% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.60% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.60% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.60% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.60% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.60% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.60% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.60% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.60% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.60% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.60% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                20      0.00%     68.60% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.60% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.60% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.60% # Class of executed instruction
system.cpu0.op_class::MemRead                 8033273     27.71%     96.31% # Class of executed instruction
system.cpu0.op_class::MemWrite                1069439      3.69%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  28985975                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      52                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements             2875                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           29413771                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2875                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         10230.876870                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         60765761                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        60765761                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst     30378568                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       30378568                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst     30378568                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        30378568                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst     30378568                       # number of overall hits
system.cpu0.icache.overall_hits::total       30378568                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst         2875                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2875                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst         2875                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2875                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst         2875                       # number of overall misses
system.cpu0.icache.overall_misses::total         2875                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst    160506230                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    160506230                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst    160506230                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    160506230                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst    160506230                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    160506230                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst     30381443                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     30381443                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst     30381443                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     30381443                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst     30381443                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     30381443                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000095                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000095                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000095                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000095                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000095                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000095                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 55828.253913                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55828.253913                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 55828.253913                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55828.253913                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 55828.253913                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55828.253913                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst         2875                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         2875                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst         2875                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         2875                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst         2875                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         2875                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst    154465770                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    154465770                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst    154465770                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    154465770                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst    154465770                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    154465770                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000095                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000095                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000095                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000095                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000095                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000095                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 53727.224348                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53727.224348                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 53727.224348                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53727.224348                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 53727.224348                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53727.224348                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry               273                       # Number of times sendTimingReq failed
system.cpu0.dcache.tags.replacements           124909                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          250.731263                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           13008374                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           124909                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           104.142808                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   250.731263                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.979419                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.979419                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          205                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          204                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         18397258                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        18397258                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data      7816350                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        7816350                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data      1002766                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1002766                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data          158                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          158                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data        15501                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        15501                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data         8251                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         8251                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data      8819116                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8819116                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data      8819274                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8819274                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data       194685                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       194685                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data        44293                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        44293                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data          180                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          180                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data         5307                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         5307                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data         7127                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         7127                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data       238978                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        238978                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data       239158                       # number of overall misses
system.cpu0.dcache.overall_misses::total       239158                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data   9074161655                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9074161655                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data   2054467665                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2054467665                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data     47951253                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     47951253                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data    202125987                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    202125987                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data       817500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       817500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data  11128629320                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11128629320                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data  11128629320                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11128629320                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data      8011035                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8011035                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data      1047059                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1047059                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data          338                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          338                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data        20808                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20808                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data        15378                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        15378                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data      9058094                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      9058094                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data      9058432                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      9058432                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.024302                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.024302                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.042302                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.042302                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.532544                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.532544                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.255046                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.255046                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.463454                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.463454                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.026383                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.026383                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.026402                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.026402                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 46609.454529                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 46609.454529                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 46383.574493                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46383.574493                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data  9035.472583                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9035.472583                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 28360.598709                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 28360.598709                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 46567.589150                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 46567.589150                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 46532.540496                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 46532.540496                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7650                       # number of writebacks
system.cpu0.dcache.writebacks::total             7650                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data          144                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          144                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data       194685                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       194685                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data        44293                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        44293                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data          180                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          180                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data         5163                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         5163                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data         7088                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         7088                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data       238978                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       238978                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data       239158                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       239158                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data   8675935497                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8675935497                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data   1965596321                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1965596321                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data      5420506                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      5420506                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data     32401240                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     32401240                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data    188005013                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    188005013                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data       749500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       749500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data  10641531818                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10641531818                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data  10646952324                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10646952324                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data       562985                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total       562985                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data      1112500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total      1112500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data      1675485                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      1675485                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.024302                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.024302                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.042302                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.042302                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.532544                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.532544                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.248126                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.248126                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.460918                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.460918                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.026383                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.026383                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.026402                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.026402                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 44563.964851                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 44563.964851                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 44377.132301                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 44377.132301                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 30113.922222                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 30113.922222                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data  6275.661437                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6275.661437                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 26524.409283                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 26524.409283                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 44529.336667                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 44529.336667                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 44518.487042                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 44518.487042                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry              7534                       # Number of times sendTimingReq failed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                     8099394                       # DTB read hits
system.cpu1.dtb.read_misses                    125918                       # DTB read misses
system.cpu1.dtb.write_hits                    1051738                       # DTB write hits
system.cpu1.dtb.write_misses                       99                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  7                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     5                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                 8225312                       # DTB read accesses
system.cpu1.dtb.write_accesses                1051837                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                          9151132                       # DTB hits
system.cpu1.dtb.misses                         126017                       # DTB misses
system.cpu1.dtb.accesses                      9277149                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                    30623439                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  7                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                30623439                       # ITB inst accesses
system.cpu1.itb.hits                         30623439                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                     30623439                       # DTB accesses
system.cpu1.numCycles                       111169474                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   29042884                       # Number of instructions committed
system.cpu1.committedOps                     29215583                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             23209431                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu1.num_func_calls                      84657                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      4102063                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    23209431                       # number of integer instructions
system.cpu1.num_fp_insts                           64                       # number of float instructions
system.cpu1.num_int_register_reads           31675111                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          16314762                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           111922769                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           18618514                       # number of times the CC registers were written
system.cpu1.num_mem_refs                      9158203                       # number of memory refs
system.cpu1.num_load_insts                    8100186                       # Number of load instructions
system.cpu1.num_store_insts                   1058017                       # Number of store instructions
system.cpu1.num_idle_cycles              486896.200267                       # Number of idle cycles
system.cpu1.num_busy_cycles              110682577.799733                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.995620                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.004380                       # Percentage of idle cycles
system.cpu1.Branches                          5178747                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 20064522     68.66%     68.66% # Class of executed instruction
system.cpu1.op_class::IntMult                     311      0.00%     68.66% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     68.66% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     68.66% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     68.66% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     68.66% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     68.66% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     68.66% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     68.66% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     68.66% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     68.66% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     68.66% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     68.66% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     68.66% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     68.66% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     68.66% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     68.66% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     68.66% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     68.66% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     68.66% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     68.66% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     68.66% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     68.66% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     68.66% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     68.66% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 8      0.00%     68.66% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     68.66% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     68.66% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     68.66% # Class of executed instruction
system.cpu1.op_class::MemRead                 8100186     27.72%     96.38% # Class of executed instruction
system.cpu1.op_class::MemWrite                1058017      3.62%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  29223044                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      49                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements             2302                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           25145880                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2302                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         10923.492615                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         61249180                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        61249180                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst     30621137                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       30621137                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst     30621137                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        30621137                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst     30621137                       # number of overall hits
system.cpu1.icache.overall_hits::total       30621137                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst         2302                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2302                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst         2302                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2302                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst         2302                       # number of overall misses
system.cpu1.icache.overall_misses::total         2302                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst     99706824                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     99706824                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst     99706824                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     99706824                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst     99706824                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     99706824                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst     30623439                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     30623439                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst     30623439                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     30623439                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst     30623439                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     30623439                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000075                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000075                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000075                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000075                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000075                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000075                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 43313.129453                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 43313.129453                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 43313.129453                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 43313.129453                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 43313.129453                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 43313.129453                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst         2302                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2302                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst         2302                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2302                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst         2302                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2302                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst     94860176                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     94860176                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst     94860176                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     94860176                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst     94860176                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     94860176                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000075                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000075                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000075                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000075                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 41207.721981                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 41207.721981                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 41207.721981                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 41207.721981                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 41207.721981                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 41207.721981                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry               281                       # Number of times sendTimingReq failed
system.cpu1.dcache.tags.replacements           123450                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          250.786339                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6145397                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           123450                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            49.780454                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   250.786339                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.979634                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.979634                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          215                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          214                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         18508728                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        18508728                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data      7883651                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        7883651                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data       990135                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        990135                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data          130                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          130                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data        15117                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15117                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data         7892                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         7892                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data      8873786                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8873786                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data      8873916                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8873916                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data       195125                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       195125                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data        46208                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        46208                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data          138                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          138                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data         5214                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         5214                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data         6942                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         6942                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data       241333                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        241333                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data       241471                       # number of overall misses
system.cpu1.dcache.overall_misses::total       241471                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data   9113222836                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9113222836                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data   2173062571                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2173062571                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data     42753785                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     42753785                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data    193169487                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    193169487                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data       612499                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       612499                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data  11286285407                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  11286285407                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data  11286285407                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  11286285407                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data      8078776                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8078776                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data      1036343                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1036343                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data          268                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          268                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data        20331                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20331                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data        14834                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14834                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data      9115119                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      9115119                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data      9115387                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      9115387                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.024153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.024153                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.044588                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.044588                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.514925                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.514925                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.256456                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.256456                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.467979                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.467979                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.026476                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.026476                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.026490                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.026490                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 46704.537276                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 46704.537276                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 47027.843036                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 47027.843036                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data  8199.805332                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  8199.805332                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 27826.200951                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 27826.200951                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 46766.440590                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 46766.440590                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 46739.713701                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 46739.713701                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         6401                       # number of writebacks
system.cpu1.dcache.writebacks::total             6401                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data          115                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          115                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data       195125                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       195125                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data        46208                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        46208                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data          138                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          138                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data         5099                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         5099                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data         6920                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         6920                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data       241333                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       241333                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data       241471                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       241471                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data   8713362238                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8713362238                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data   2080268429                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2080268429                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data      3446502                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      3446502                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data     29008711                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     29008711                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data    179375513                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    179375513                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data       553501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       553501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data  10793630667                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10793630667                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data  10797077169                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10797077169                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data       656482                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       656482                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data      1106000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      1106000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data      1762482                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      1762482                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.024153                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.024153                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.044588                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.044588                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.514925                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.514925                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.250799                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.250799                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.466496                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.466496                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.026476                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.026476                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.026490                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.026490                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 44655.283731                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 44655.283731                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 45019.659561                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 45019.659561                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 24974.652174                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 24974.652174                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data  5689.098058                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5689.098058                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 25921.316908                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 25921.316908                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 44725.050727                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 44725.050727                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 44713.763429                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 44713.763429                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry              7458                       # Number of times sendTimingReq failed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                     8086605                       # DTB read hits
system.cpu2.dtb.read_misses                    124525                       # DTB read misses
system.cpu2.dtb.write_hits                    1039795                       # DTB write hits
system.cpu2.dtb.write_misses                      104                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  7                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     5                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                 8211130                       # DTB read accesses
system.cpu2.dtb.write_accesses                1039899                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                          9126400                       # DTB hits
system.cpu2.dtb.misses                         124629                       # DTB misses
system.cpu2.dtb.accesses                      9251029                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                    30590530                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  7                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                30590530                       # ITB inst accesses
system.cpu2.itb.hits                         30590530                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                     30590530                       # DTB accesses
system.cpu2.numCycles                       111629916                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   29029484                       # Number of instructions committed
system.cpu2.committedOps                     29201752                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             23176553                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                      84352                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      4112962                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    23176553                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads           31578714                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          16273218                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           111841906                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           18649916                       # number of times the CC registers were written
system.cpu2.num_mem_refs                      9133288                       # number of memory refs
system.cpu2.num_load_insts                    8087368                       # Number of load instructions
system.cpu2.num_store_insts                   1045920                       # Number of store instructions
system.cpu2.num_idle_cycles              18681.289725                       # Number of idle cycles
system.cpu2.num_busy_cycles              111611234.710275                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.999833                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.000167                       # Percentage of idle cycles
system.cpu2.Branches                          5192006                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                 20075435     68.73%     68.73% # Class of executed instruction
system.cpu2.op_class::IntMult                     286      0.00%     68.73% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     68.73% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     68.73% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     68.73% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     68.73% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     68.73% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     68.73% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     68.73% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     68.73% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     68.73% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     68.73% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     68.73% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     68.73% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     68.73% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     68.73% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     68.73% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     68.73% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     68.73% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     68.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     68.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     68.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     68.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     68.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     68.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 2      0.00%     68.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     68.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     68.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     68.73% # Class of executed instruction
system.cpu2.op_class::MemRead                 8087368     27.69%     96.42% # Class of executed instruction
system.cpu2.op_class::MemWrite                1045920      3.58%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  29209011                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      38                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements             2081                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           25195268                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             2081                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         12107.288803                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         61183141                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        61183141                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst     30588449                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       30588449                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst     30588449                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        30588449                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst     30588449                       # number of overall hits
system.cpu2.icache.overall_hits::total       30588449                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst         2081                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         2081                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst         2081                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          2081                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst         2081                       # number of overall misses
system.cpu2.icache.overall_misses::total         2081                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst     98501821                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     98501821                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst     98501821                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     98501821                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst     98501821                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     98501821                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst     30590530                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     30590530                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst     30590530                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     30590530                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst     30590530                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     30590530                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000068                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000068                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 47333.888035                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 47333.888035                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 47333.888035                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 47333.888035                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 47333.888035                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 47333.888035                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst         2081                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         2081                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst         2081                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         2081                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst         2081                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         2081                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst     94034179                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     94034179                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst     94034179                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     94034179                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst     94034179                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     94034179                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000068                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000068                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 45187.015377                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 45187.015377                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 45187.015377                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 45187.015377                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 45187.015377                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 45187.015377                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry               251                       # Number of times sendTimingReq failed
system.cpu2.dcache.tags.replacements           122335                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          250.775563                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           13040571                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           122335                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           106.597221                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   250.775563                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.979592                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.979592                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          249                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          204                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         18467622                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        18467622                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data      7864498                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7864498                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data       975038                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        975038                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data           94                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total           94                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data        15275                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        15275                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data         7881                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         7881                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data      8839536                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8839536                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data      8839630                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8839630                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data       201355                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       201355                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data        49282                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        49282                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data          131                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          131                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data         5234                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         5234                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data         7034                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         7034                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data       250637                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        250637                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data       250768                       # number of overall misses
system.cpu2.dcache.overall_misses::total       250768                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data   9269065075                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9269065075                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data   2276803063                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   2276803063                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data     45381786                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     45381786                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data    198412990                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    198412990                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data       393000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       393000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data  11545868138                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  11545868138                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data  11545868138                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  11545868138                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data      8065853                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8065853                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data      1024320                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1024320                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data          225                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          225                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data        20509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        20509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data        14915                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        14915                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data      9090173                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      9090173                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data      9090398                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      9090398                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.024964                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.024964                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.048112                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.048112                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.582222                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.582222                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.255205                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.255205                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.471606                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.471606                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.027572                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.027572                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.027586                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.027586                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 46033.448760                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 46033.448760                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 46199.485877                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 46199.485877                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data  8670.574322                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  8670.574322                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 28207.704009                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 28207.704009                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 46066.096139                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 46066.096139                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 46042.031431                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 46042.031431                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7052                       # number of writebacks
system.cpu2.dcache.writebacks::total             7052                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::system.cpu2.data            1                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data          108                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          108                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::system.cpu2.data            1                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::system.cpu2.data            1                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data       201354                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       201354                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data        49282                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        49282                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data          131                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          131                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data         5126                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         5126                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data         7005                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         7005                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data       250636                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       250636                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data       250767                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       250767                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data   8855794545                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   8855794545                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data   2177853933                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2177853933                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data      3593000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      3593000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data     31434212                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     31434212                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data    184456010                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    184456010                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data       331000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       331000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data  11033648478                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  11033648478                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data  11037241478                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  11037241478                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data       610482                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       610482                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data      1111500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      1111500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data      1721982                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      1721982                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.024964                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.024964                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.048112                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.048112                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.582222                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.582222                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.249939                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.249939                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.469661                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.469661                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.027572                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.027572                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.027586                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.027586                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 43981.219867                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 43981.219867                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 44191.671056                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 44191.671056                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 27427.480916                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 27427.480916                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data  6132.308233                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6132.308233                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 26332.049964                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 26332.049964                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 44022.600417                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 44022.600417                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 44013.931171                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 44013.931171                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry              8020                       # Number of times sendTimingReq failed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                     8056345                       # DTB read hits
system.cpu3.dtb.read_misses                    123777                       # DTB read misses
system.cpu3.dtb.write_hits                    1035969                       # DTB write hits
system.cpu3.dtb.write_misses                      106                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  7                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     7                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                 8180122                       # DTB read accesses
system.cpu3.dtb.write_accesses                1036075                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                          9092314                       # DTB hits
system.cpu3.dtb.misses                         123883                       # DTB misses
system.cpu3.dtb.accesses                      9216197                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                    30475775                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  7                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                30475775                       # ITB inst accesses
system.cpu3.itb.hits                         30475775                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                     30475775                       # DTB accesses
system.cpu3.numCycles                       110172086                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   28923558                       # Number of instructions committed
system.cpu3.committedOps                     29095633                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             23091868                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                      84328                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      4097753                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    23091868                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads           31457408                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          16212524                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads           111432427                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           18582594                       # number of times the CC registers were written
system.cpu3.num_mem_refs                      9099154                       # number of memory refs
system.cpu3.num_load_insts                    8057141                       # Number of load instructions
system.cpu3.num_store_insts                   1042013                       # Number of store instructions
system.cpu3.num_idle_cycles              1457733.662944                       # Number of idle cycles
system.cpu3.num_busy_cycles              108714352.337056                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.986769                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.013231                       # Percentage of idle cycles
system.cpu3.Branches                          5173595                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                 20003465     68.73%     68.73% # Class of executed instruction
system.cpu3.op_class::IntMult                     259      0.00%     68.73% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     68.73% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     68.73% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     68.73% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     68.73% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     68.73% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     68.73% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     68.73% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     68.73% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     68.73% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     68.73% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     68.73% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     68.73% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     68.73% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     68.73% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     68.73% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     68.73% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     68.73% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     68.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     68.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     68.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     68.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     68.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     68.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 2      0.00%     68.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     68.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     68.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     68.73% # Class of executed instruction
system.cpu3.op_class::MemRead                 8057141     27.69%     96.42% # Class of executed instruction
system.cpu3.op_class::MemWrite                1042013      3.58%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  29102880                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      53                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements             2021                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           25087872                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2021                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         12413.593271                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         60953571                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        60953571                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst     30473754                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       30473754                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst     30473754                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        30473754                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst     30473754                       # number of overall hits
system.cpu3.icache.overall_hits::total       30473754                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst         2021                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2021                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst         2021                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2021                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst         2021                       # number of overall misses
system.cpu3.icache.overall_misses::total         2021                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst    125849320                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    125849320                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst    125849320                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    125849320                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst    125849320                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    125849320                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst     30475775                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     30475775                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst     30475775                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     30475775                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst     30475775                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     30475775                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000066                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000066                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000066                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 62270.816428                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 62270.816428                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 62270.816428                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 62270.816428                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 62270.816428                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 62270.816428                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst         2021                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2021                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst         2021                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2021                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst         2021                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2021                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst    121499680                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    121499680                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst    121499680                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    121499680                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst    121499680                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    121499680                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000066                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000066                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000066                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000066                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 60118.594755                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 60118.594755                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 60118.594755                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 60118.594755                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 60118.594755                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 60118.594755                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry               240                       # Number of times sendTimingReq failed
system.cpu3.dcache.tags.replacements           120834                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          250.581629                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            6156085                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           120834                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            50.946629                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   250.581629                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.978834                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.978834                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          208                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          204                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         18387091                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        18387091                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data      7844774                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7844774                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data       974561                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        974561                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data           97                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total           97                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data        14980                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        14980                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data         7735                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         7735                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data      8819335                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8819335                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data      8819432                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8819432                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data       191124                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       191124                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data        46087                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        46087                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data          151                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          151                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data         5202                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         5202                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data         7070                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         7070                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data       237211                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        237211                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data       237362                       # number of overall misses
system.cpu3.dcache.overall_misses::total       237362                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data   8857522753                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   8857522753                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data   2184217113                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   2184217113                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data     45960298                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     45960298                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data    200895483                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    200895483                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data       588000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       588000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data  11041739866                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  11041739866                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data  11041739866                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  11041739866                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data      8035898                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8035898                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data      1020648                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1020648                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data          248                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          248                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data        20182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        20182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data        14805                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        14805                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data      9056546                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      9056546                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data      9056794                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      9056794                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.023784                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.023784                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.045155                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.045155                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.608871                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.608871                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.257754                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.257754                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.477541                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.477541                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.026192                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.026192                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.026208                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.026208                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 46344.377226                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 46344.377226                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 47393.345477                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 47393.345477                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data  8835.120723                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  8835.120723                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 28415.202687                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 28415.202687                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 46548.178061                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 46548.178061                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 46518.566013                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 46518.566013                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         6132                       # number of writebacks
system.cpu3.dcache.writebacks::total             6132                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::system.cpu3.data            4                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data          111                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          111                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::system.cpu3.data            4                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::system.cpu3.data            4                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data       191120                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       191120                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data        46087                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        46087                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data          151                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          151                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data         5091                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         5091                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data         7045                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         7045                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data       237207                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       237207                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data       237358                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       237358                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data   8466067299                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   8466067299                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data   2091706881                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2091706881                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data      3600503                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      3600503                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data     32230201                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     32230201                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data    186858517                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    186858517                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data       518000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       518000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data  10557774180                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  10557774180                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data  10561374683                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  10561374683                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data       580990                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       580990                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data      1017000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1017000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data      1597990                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1597990                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.023783                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.023783                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.045155                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.045155                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.608871                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.608871                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.252254                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.252254                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.475853                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.475853                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.026192                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.026192                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.026208                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.026208                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 44297.129024                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 44297.129024                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 45386.049884                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 45386.049884                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 23844.390728                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 23844.390728                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data  6330.819289                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6330.819289                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 26523.565224                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 26523.565224                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 44508.695696                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 44508.695696                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 44495.549689                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 44495.549689                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry              7412                       # Number of times sendTimingReq failed
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                     8183298                       # DTB read hits
system.cpu4.dtb.read_misses                    118751                       # DTB read misses
system.cpu4.dtb.write_hits                    1011879                       # DTB write hits
system.cpu4.dtb.write_misses                      134                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  7                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     8                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                 8302049                       # DTB read accesses
system.cpu4.dtb.write_accesses                1012013                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                          9195177                       # DTB hits
system.cpu4.dtb.misses                         118885                       # DTB misses
system.cpu4.dtb.accesses                      9314062                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                    30982536                       # ITB inst hits
system.cpu4.itb.inst_misses                        13                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  7                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                30982549                       # ITB inst accesses
system.cpu4.itb.hits                         30982536                       # DTB hits
system.cpu4.itb.misses                             13                       # DTB misses
system.cpu4.itb.accesses                     30982549                       # DTB accesses
system.cpu4.numCycles                       111215682                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                   29481887                       # Number of instructions committed
system.cpu4.committedOps                     29656748                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses             23459132                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu4.num_func_calls                      84512                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts      4225177                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                    23459132                       # number of integer instructions
system.cpu4.num_fp_insts                           64                       # number of float instructions
system.cpu4.num_int_register_reads           31777661                       # number of times the integer registers were read
system.cpu4.num_int_register_writes          16405602                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads           113498844                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes           19079440                       # number of times the CC registers were written
system.cpu4.num_mem_refs                      9202399                       # number of memory refs
system.cpu4.num_load_insts                    8184268                       # Number of load instructions
system.cpu4.num_store_insts                   1018131                       # Number of store instructions
system.cpu4.num_idle_cycles              435533.284061                       # Number of idle cycles
system.cpu4.num_busy_cycles              110780148.715939                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.996084                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.003916                       # Percentage of idle cycles
system.cpu4.Branches                          5332746                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                 20461759     68.98%     68.98% # Class of executed instruction
system.cpu4.op_class::IntMult                     283      0.00%     68.98% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     68.98% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     68.98% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     68.98% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     68.98% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     68.98% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     68.98% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     68.98% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     68.98% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     68.98% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     68.98% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     68.98% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     68.98% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     68.98% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     68.98% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     68.98% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     68.98% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     68.98% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     68.98% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     68.98% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     68.98% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     68.98% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     68.98% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     68.98% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 8      0.00%     68.98% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     68.98% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     68.98% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     68.98% # Class of executed instruction
system.cpu4.op_class::MemRead                 8184268     27.59%     96.57% # Class of executed instruction
system.cpu4.op_class::MemWrite                1018131      3.43%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                  29664450                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      51                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements             2487                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           26100470                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             2487                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         10494.760756                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         61967559                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        61967559                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst     30980049                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       30980049                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst     30980049                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        30980049                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst     30980049                       # number of overall hits
system.cpu4.icache.overall_hits::total       30980049                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst         2487                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         2487                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst         2487                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          2487                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst         2487                       # number of overall misses
system.cpu4.icache.overall_misses::total         2487                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst    109025211                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total    109025211                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst    109025211                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total    109025211                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst    109025211                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total    109025211                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst     30982536                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     30982536                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst     30982536                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     30982536                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst     30982536                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     30982536                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000080                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000080                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000080                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000080                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000080                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000080                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 43838.042220                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 43838.042220                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 43838.042220                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 43838.042220                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 43838.042220                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 43838.042220                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst         2487                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         2487                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst         2487                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         2487                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst         2487                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         2487                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst    103716787                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total    103716787                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst    103716787                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total    103716787                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst    103716787                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total    103716787                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000080                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000080                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000080                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000080                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000080                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000080                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 41703.573382                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 41703.573382                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 41703.573382                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 41703.573382                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 41703.573382                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 41703.573382                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry               316                       # Number of times sendTimingReq failed
system.cpu4.dcache.tags.replacements           117016                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          250.725196                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            9019941                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           117016                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            77.082972                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   250.725196                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.979395                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.979395                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          211                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          211                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.824219                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         18595859                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        18595859                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data      7970541                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        7970541                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data       950411                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        950411                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data          147                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total          147                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data        14604                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        14604                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data         7667                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         7667                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data      8920952                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         8920952                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data      8921099                       # number of overall hits
system.cpu4.dcache.overall_hits::total        8921099                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data       192442                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       192442                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data        46587                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        46587                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data          183                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total          183                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data         5364                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         5364                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data         6690                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         6690                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data       239029                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        239029                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data       239212                       # number of overall misses
system.cpu4.dcache.overall_misses::total       239212                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data   8895349864                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   8895349864                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data   2159189625                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   2159189625                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data     44991292                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total     44991292                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data    184362990                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total    184362990                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::system.cpu4.data      1101500                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total      1101500                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data  11054539489                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  11054539489                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data  11054539489                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  11054539489                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data      8162983                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8162983                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data       996998                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       996998                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data          330                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total          330                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data        19968                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        19968                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data        14357                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        14357                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data      9159981                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      9159981                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data      9160311                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      9160311                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.023575                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.023575                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.046727                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.046727                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.554545                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.554545                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.268630                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.268630                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.465975                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.465975                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.026095                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.026095                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.026114                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.026114                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 46223.536775                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 46223.536775                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 46347.470861                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 46347.470861                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data  8387.638330                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total  8387.638330                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data 27557.995516                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 27557.995516                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 46247.691657                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 46247.691657                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 46212.311627                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 46212.311627                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         6985                       # number of writebacks
system.cpu4.dcache.writebacks::total             6985                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::system.cpu4.data            2                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data          135                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total          135                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::system.cpu4.data            2                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::system.cpu4.data            2                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data       192440                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       192440                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data        46587                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        46587                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data          183                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total          183                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data         5229                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total         5229                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data         6665                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total         6665                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data       239027                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       239027                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data       239210                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       239210                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data   8501008222                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   8501008222                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data   2065694367                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   2065694367                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data      4800503                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total      4800503                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data     30067703                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total     30067703                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data    171113010                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total    171113010                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu4.data      1011500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total      1011500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data  10566702589                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  10566702589                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data  10571503092                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  10571503092                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data       584480                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total       584480                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data      1113000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total      1113000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data      1697480                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total      1697480                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.023575                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.023575                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.046727                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.046727                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.554545                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.554545                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.261869                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.261869                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.464233                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.464233                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.026095                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.026095                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.026114                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.026114                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 44174.850457                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 44174.850457                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 44340.574989                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 44340.574989                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data 26232.256831                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 26232.256831                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data  5750.182253                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5750.182253                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data 25673.369842                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 25673.369842                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 44207.150611                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 44207.150611                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 44193.399490                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 44193.399490                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry              7524                       # Number of times sendTimingReq failed
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                     8185854                       # DTB read hits
system.cpu5.dtb.read_misses                    126205                       # DTB read misses
system.cpu5.dtb.write_hits                    1058424                       # DTB write hits
system.cpu5.dtb.write_misses                      125                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  7                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     4                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                 8312059                       # DTB read accesses
system.cpu5.dtb.write_accesses                1058549                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                          9244278                       # DTB hits
system.cpu5.dtb.misses                         126330                       # DTB misses
system.cpu5.dtb.accesses                      9370608                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                    30957500                       # ITB inst hits
system.cpu5.itb.inst_misses                        12                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  7                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                30957512                       # ITB inst accesses
system.cpu5.itb.hits                         30957500                       # DTB hits
system.cpu5.itb.misses                             12                       # DTB misses
system.cpu5.itb.accesses                     30957512                       # DTB accesses
system.cpu5.numCycles                       111534731                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                   29369879                       # Number of instructions committed
system.cpu5.committedOps                     29546602                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses             23460837                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                      85576                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts      4155673                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                    23460837                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads           31990850                       # number of times the integer registers were read
system.cpu5.num_int_register_writes          16480934                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads           113175452                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes           18848551                       # number of times the CC registers were written
system.cpu5.num_mem_refs                      9251628                       # number of memory refs
system.cpu5.num_load_insts                    8186739                       # Number of load instructions
system.cpu5.num_store_insts                   1064889                       # Number of store instructions
system.cpu5.num_idle_cycles              115387.527218                       # Number of idle cycles
system.cpu5.num_busy_cycles              111419343.472782                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.998965                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.001035                       # Percentage of idle cycles
system.cpu5.Branches                          5246665                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                 20302484     68.70%     68.70% # Class of executed instruction
system.cpu5.op_class::IntMult                     280      0.00%     68.70% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     68.70% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     68.70% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     68.70% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     68.70% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     68.70% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     68.70% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     68.70% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     68.70% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     68.70% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     68.70% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     68.70% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     68.70% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     68.70% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     68.70% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     68.70% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     68.70% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     68.70% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     68.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     68.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     68.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     68.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     68.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     68.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 2      0.00%     68.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     68.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     68.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     68.70% # Class of executed instruction
system.cpu5.op_class::MemRead                 8186739     27.70%     96.40% # Class of executed instruction
system.cpu5.op_class::MemWrite                1064889      3.60%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                  29554394                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      47                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements             2177                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           25316334                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             2177                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         11629.000459                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         61917177                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        61917177                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst     30955323                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       30955323                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst     30955323                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        30955323                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst     30955323                       # number of overall hits
system.cpu5.icache.overall_hits::total       30955323                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst         2177                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         2177                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst         2177                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          2177                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst         2177                       # number of overall misses
system.cpu5.icache.overall_misses::total         2177                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst    107056391                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total    107056391                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst    107056391                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total    107056391                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst    107056391                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total    107056391                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst     30957500                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     30957500                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst     30957500                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     30957500                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst     30957500                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     30957500                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000070                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000070                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000070                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000070                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000070                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000070                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 49176.109784                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 49176.109784                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 49176.109784                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 49176.109784                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 49176.109784                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 49176.109784                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst         2177                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         2177                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst         2177                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         2177                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst         2177                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         2177                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst    102446609                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total    102446609                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst    102446609                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total    102446609                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst    102446609                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total    102446609                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000070                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000070                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000070                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000070                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 47058.616904                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 47058.616904                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 47058.616904                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 47058.616904                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 47058.616904                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 47058.616904                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry               245                       # Number of times sendTimingReq failed
system.cpu5.dcache.tags.replacements           123486                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          250.903460                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            6206873                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           123486                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            50.263779                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   250.903460                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.980092                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.980092                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          219                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          115                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          103                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         18689447                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        18689447                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data      7974971                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        7974971                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data       997899                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        997899                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data          102                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total          102                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data        15314                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        15314                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data         7908                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         7908                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data      8972870                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         8972870                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data      8972972                       # number of overall hits
system.cpu5.dcache.overall_hits::total        8972972                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data       190043                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       190043                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data        44947                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        44947                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data          175                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total          175                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data         5233                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         5233                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data         7167                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         7167                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data       234990                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        234990                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data       235165                       # number of overall misses
system.cpu5.dcache.overall_misses::total       235165                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data   8939554503                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   8939554503                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data   2133181647                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   2133181647                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data     43248781                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total     43248781                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data    199174994                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total    199174994                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::system.cpu5.data       765000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total       765000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data  11072736150                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  11072736150                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data  11072736150                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  11072736150                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data      8165014                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      8165014                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data      1042846                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1042846                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data          277                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total          277                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data        20547                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        20547                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data        15075                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        15075                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data      9207860                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      9207860                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data      9208137                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      9208137                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.023275                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.023275                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.043100                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.043100                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.631769                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.631769                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.254684                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.254684                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.475423                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.475423                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.025521                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.025521                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.025539                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.025539                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 47039.641044                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 47039.641044                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 47459.933855                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 47459.933855                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data  8264.624689                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total  8264.624689                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 27790.567043                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 27790.567043                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 47120.031278                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 47120.031278                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 47084.966513                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 47084.966513                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         6581                       # number of writebacks
system.cpu5.dcache.writebacks::total             6581                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::system.cpu5.data            1                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data          130                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total          130                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::system.cpu5.data            1                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::system.cpu5.data            1                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data       190042                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       190042                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data        44947                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        44947                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data          175                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total          175                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data         5103                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total         5103                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data         7140                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total         7140                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data       234989                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       234989                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data       235164                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       235164                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data   8551468085                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   8551468085                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data   2042997347                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total   2042997347                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data      4266504                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      4266504                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data     28735713                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total     28735713                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data    184969006                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total    184969006                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu5.data       685000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total       685000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data  10594465432                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  10594465432                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data  10598731936                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  10598731936                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data       528990                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total       528990                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data      1081500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total      1081500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data      1610490                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total      1610490                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.023275                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.023275                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.043100                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.043100                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.631769                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.631769                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.248357                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.248357                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.473632                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.473632                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.025520                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.025520                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.025539                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.025539                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 44997.779885                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 44997.779885                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 45453.475137                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 45453.475137                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data 24380.022857                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 24380.022857                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data  5631.141093                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5631.141093                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 25906.023249                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 25906.023249                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 45084.941985                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 45084.941985                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 45069.534180                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 45069.534180                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry              7140                       # Number of times sendTimingReq failed
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                          65                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                         63                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  7                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                      65                       # DTB read accesses
system.cpu6.dtb.write_accesses                     63                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                              128                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                          128                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                         287                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  7                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                     287                       # ITB inst accesses
system.cpu6.itb.hits                              287                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                          287                       # DTB accesses
system.cpu6.numCycles                       139979528                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                        281                       # Number of instructions committed
system.cpu6.committedOps                          371                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                  342                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                         32                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts           25                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                         342                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                574                       # number of times the integer registers were read
system.cpu6.num_int_register_writes               248                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads                1343                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes                 87                       # number of times the CC registers were written
system.cpu6.num_mem_refs                          134                       # number of memory refs
system.cpu6.num_load_insts                         68                       # Number of load instructions
system.cpu6.num_store_insts                        66                       # Number of store instructions
system.cpu6.num_idle_cycles              139978397.094544                       # Number of idle cycles
system.cpu6.num_busy_cycles               1130.905456                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.000008                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.999992                       # Percentage of idle cycles
system.cpu6.Branches                               58                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                      245     64.64%     64.64% # Class of executed instruction
system.cpu6.op_class::IntMult                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::MemRead                      68     17.94%     82.59% # Class of executed instruction
system.cpu6.op_class::MemWrite                     66     17.41%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                       379                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses              574                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses             574                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst          287                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total            287                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst          287                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total             287                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst          287                       # number of overall hits
system.cpu6.icache.overall_hits::total            287                       # number of overall hits
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst          287                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total          287                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst          287                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total          287                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst          287                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total          287                       # number of overall (read+write) accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          179.670499                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   179.670499                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.701838                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.701838                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          179                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          179                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.699219                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses              259                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses             259                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data           59                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total             59                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data           60                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total            60                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data            2                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data            2                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data            2                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data          119                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total             119                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data          121                       # number of overall hits
system.cpu6.dcache.overall_hits::total            121                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data            2                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data            1                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data            3                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data            3                       # number of overall misses
system.cpu6.dcache.overall_misses::total            3                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data        17000                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total        17000                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data         4500                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total         4500                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data        21500                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total        21500                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data        21500                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total        21500                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data           61                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total           61                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data           61                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total           61                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data          122                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total          122                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data          124                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total          124                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.032787                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.032787                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.016393                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.016393                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.024590                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.024590                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.024194                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.024194                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data         8500                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total         8500                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data         4500                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total         4500                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data  7166.666667                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total  7166.666667                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data  7166.666667                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total  7166.666667                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data            2                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data            1                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data            3                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data            3                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data        13000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total        13000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data         2500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total         2500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data        15500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total        15500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data        15500                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total        15500                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.032787                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.032787                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.024590                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.024590                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.024194                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.024194                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data         6500                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total         6500                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data         2500                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total         2500                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data  5166.666667                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total  5166.666667                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data  5166.666667                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total  5166.666667                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry                 1                       # Number of times sendTimingReq failed
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                        8110                       # DTB read hits
system.cpu7.dtb.read_misses                         6                       # DTB read misses
system.cpu7.dtb.write_hits                       6446                       # DTB write hits
system.cpu7.dtb.write_misses                        1                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  7                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       1                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                    8116                       # DTB read accesses
system.cpu7.dtb.write_accesses                   6447                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                            14556                       # DTB hits
system.cpu7.dtb.misses                              7                       # DTB misses
system.cpu7.dtb.accesses                        14563                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                       37624                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  7                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                   37624                       # ITB inst accesses
system.cpu7.itb.hits                            37624                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                        37624                       # DTB accesses
system.cpu7.numCycles                       111646815                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                      36918                       # Number of instructions committed
system.cpu7.committedOps                        43983                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                39867                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu7.num_func_calls                       2334                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         4786                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                       39867                       # number of integer instructions
system.cpu7.num_fp_insts                           64                       # number of float instructions
system.cpu7.num_int_register_reads              69505                       # number of times the integer registers were read
system.cpu7.num_int_register_writes             27444                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads              160426                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes              16746                       # number of times the CC registers were written
system.cpu7.num_mem_refs                        15684                       # number of memory refs
system.cpu7.num_load_insts                       8381                       # Number of load instructions
system.cpu7.num_store_insts                      7303                       # Number of store instructions
system.cpu7.num_idle_cycles              111409516.417201                       # Number of idle cycles
system.cpu7.num_busy_cycles              237298.582799                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.002125                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.997875                       # Percentage of idle cycles
system.cpu7.Branches                             7241                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                    29454     65.09%     65.09% # Class of executed instruction
system.cpu7.op_class::IntMult                     100      0.22%     65.31% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     65.31% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                14      0.03%     65.34% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     65.34% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     65.34% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     65.34% # Class of executed instruction
system.cpu7.op_class::MemRead                    8381     18.52%     83.86% # Class of executed instruction
system.cpu7.op_class::MemWrite                   7303     16.14%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                     45252                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements              759                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              41372                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              759                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            54.508564                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            76007                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           76007                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst        36865                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          36865                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst        36865                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           36865                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst        36865                       # number of overall hits
system.cpu7.icache.overall_hits::total          36865                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst          759                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          759                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst          759                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           759                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst          759                       # number of overall misses
system.cpu7.icache.overall_misses::total          759                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     28305987                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     28305987                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     28305987                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     28305987                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     28305987                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     28305987                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst        37624                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        37624                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst        37624                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        37624                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst        37624                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        37624                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.020173                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.020173                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.020173                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.020173                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.020173                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.020173                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 37293.790514                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 37293.790514                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 37293.790514                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 37293.790514                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 37293.790514                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 37293.790514                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst          759                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total          759                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst          759                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total          759                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst          759                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total          759                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     26776013                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     26776013                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     26776013                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     26776013                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     26776013                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     26776013                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.020173                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.020173                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.020173                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.020173                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.020173                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.020173                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 35278.014493                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 35278.014493                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 35278.014493                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 35278.014493                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 35278.014493                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 35278.014493                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry                97                       # Number of times sendTimingReq failed
system.cpu7.dcache.tags.replacements              290                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          214.405027                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs              16694                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              290                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            57.565517                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   214.405027                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.837520                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.837520                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          224                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          120                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            29495                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           29495                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data         7474                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           7474                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data         6193                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          6193                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data           90                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total           90                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data          138                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          138                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data          138                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          138                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data        13667                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total           13667                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data        13757                       # number of overall hits
system.cpu7.dcache.overall_hits::total          13757                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data          343                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          343                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data           81                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           81                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data           25                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total           25                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data           32                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           32                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data           29                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data          424                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           424                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data          449                       # number of overall misses
system.cpu7.dcache.overall_misses::total          449                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data     10503991                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total     10503991                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data      2965997                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      2965997                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data       981000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total       981000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data       866500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total       866500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data     13469988                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total     13469988                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data     13469988                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total     13469988                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data         7817                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         7817                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data         6274                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         6274                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data          115                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total          115                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data          170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data          167                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          167                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data        14091                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total        14091                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data        14206                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total        14206                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.043879                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.043879                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.012910                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.012910                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.217391                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.217391                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.188235                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.188235                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.173653                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.173653                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.030090                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.030090                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.031606                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.031606                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 30623.880466                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 30623.880466                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 36617.246914                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 36617.246914                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 30656.250000                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 30656.250000                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 29879.310345                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 29879.310345                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 31768.839623                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 31768.839623                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 29999.973274                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 29999.973274                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          138                       # number of writebacks
system.cpu7.dcache.writebacks::total              138                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data           25                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total           25                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data          343                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          343                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data           81                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           81                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data           25                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total           25                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data            7                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data           29                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total           29                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data          424                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          424                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data          449                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          449                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data      9815009                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      9815009                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data      2801003                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      2801003                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data       921500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       921500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data        46500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total        46500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data       808500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total       808500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data     12616012                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     12616012                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data     13537512                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     13537512                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data       319000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total       319000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data       174000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total       174000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data       493000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total       493000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.043879                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.043879                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.012910                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.012910                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.217391                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.217391                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.041176                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.041176                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.173653                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.173653                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.030090                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.030090                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.031606                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.031606                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 28615.186589                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 28615.186589                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 34580.283951                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 34580.283951                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data        36860                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total        36860                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data  6642.857143                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6642.857143                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 27879.310345                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 27879.310345                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 29754.745283                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 29754.745283                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 30150.360802                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 30150.360802                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry                84                       # Number of times sendTimingReq failed
sim_ticks.pim 55823205000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -848531980.800000
system.mem_ctrls.total_actEnergy                       1021537440.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -572422368.000000
system.mem_ctrls.total_preEnergy                       689132400.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -4423472601.599999
system.mem_ctrls.total_readEnergy                       5498640576.000002
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -702031380.480000
system.mem_ctrls.total_writeEnergy                       737120839.680000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -1409053598269.438721
system.mem_ctrls.total_refreshEnergy                       1470601804062.719238
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -416788176248.640137
system.mem_ctrls.total_actBackEnergy                       435950564183.999939
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -4541847996912.000000
system.mem_ctrls.total_preBackEnergy                       4739398955856.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.055823
system.cpu.totalNumCycles                       917795049.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       255096133.324299
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       139480273.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       256.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       31253427.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       48657424.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       6305778.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       174679977.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       190055166.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       97922563.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       256.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       0.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       512494.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       139480273.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       256.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       184049159.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       25.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       184049134.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       14702.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       48527437.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       6174549.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       55665276.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       746116.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       1165119.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       277486.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       4468384
system.mem_ctrls.total_reads                       269778.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       10578.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       286055.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       1881946.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       70399.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       268652.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
