Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:48:31 MST 2014
| Date              : Thu Jul 28 17:14:28 2016
| Host              : verratnix.zmk.uni-kl.de running 64-bit CentOS release 6.7 (Final)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file zed_wrapper_timing_summary_routed.rpt -rpx zed_wrapper_timing_summary_routed.rpx
| Design            : zed_wrapper
| Device            : 7z020-clg484
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.130       -1.086                     20                73426        0.051        0.000                      0                73426        2.250        0.000                       0                 28257  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 3.000}        6.000           166.667         
clk_fpga_1  {0.000 3.500}        7.000           142.857         
clk_fpga_2  {0.000 5.000}        10.000          100.000         
clk_fpga_3  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_1         -0.130       -1.086                     20                72398        0.051        0.000                      0                72398        2.250        0.000                       0                 28257  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_1         clk_fpga_1               0.793        0.000                      0                 1028        0.171        0.000                      0                 1028  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           20  Failing Endpoints,  Worst Slack       -0.130ns,  Total Violation       -1.086ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.130ns  (required time - arrival time)
  Source:                 zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.352ns  (logic 1.200ns (18.893%)  route 5.152ns (81.107%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 9.748 - 7.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       1.713     3.007    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/aclk
    SLICE_X56Y52                                                      r  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDCE (Prop_fdce_C_Q)         0.456     3.463 r  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_reg/Q
                         net (fo=16, routed)          0.623     4.086    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/WEBWE[0]
    SLICE_X58Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.210 r  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/ap_fifo_oarg_0_full_n_INST_0/O
                         net (fo=2, routed)           0.173     4.383    zed_i/mmult_accel_0/inst/a_buf_0_U/mmult_accel_a_buf_0_ram_U/out_C_full_n
    SLICE_X58Y52         LUT3 (Prop_lut3_I0_O)        0.124     4.507 r  zed_i/mmult_accel_0/inst/a_buf_0_U/mmult_accel_a_buf_0_ram_U/ap_reg_ppstg_exitcond_flatten1_reg_1876_pp2_it71[0]_i_1/O
                         net (fo=1423, routed)        0.389     4.896    zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U33/mmult_accel_ap_fmul_3_max_dsp_32_u/ap_NS_fsm5
    SLICE_X57Y51         LUT2 (Prop_lut2_I0_O)        0.124     5.020 r  zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U33/mmult_accel_ap_fmul_3_max_dsp_32_u/ap_reg_ppstg_index_b_0_i_mid2_reg_1885_pp2_it1[5]_i_1/O
                         net (fo=66, routed)          1.389     6.409    zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U35/mmult_accel_ap_fmul_3_max_dsp_32_u/I2[0]
    SLICE_X36Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.533 r  zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U35/mmult_accel_ap_fmul_3_max_dsp_32_u/U0_i_1__46/O
                         net (fo=127, routed)         1.164     7.697    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/I2[0]
    SLICE_X22Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.821 r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0_i_1__45/O
                         net (fo=327, routed)         0.907     8.728    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/aclken
    SLICE_X18Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.852 r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[7]_i_1/O
                         net (fo=8, routed)           0.506     9.359    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/p_19_out
    SLICE_X18Y29         FDRE                                         r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       1.569     9.748    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/aclk
    SLICE_X18Y29                                                      r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[2]/C
                         clock pessimism              0.115     9.863    
                         clock uncertainty           -0.111     9.753    
    SLICE_X18Y29         FDRE (Setup_fdre_C_R)       -0.524     9.229    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[2]
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                 -0.130    

Slack (VIOLATED) :        -0.130ns  (required time - arrival time)
  Source:                 zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.352ns  (logic 1.200ns (18.893%)  route 5.152ns (81.107%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 9.748 - 7.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       1.713     3.007    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/aclk
    SLICE_X56Y52                                                      r  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDCE (Prop_fdce_C_Q)         0.456     3.463 r  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_reg/Q
                         net (fo=16, routed)          0.623     4.086    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/WEBWE[0]
    SLICE_X58Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.210 r  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/ap_fifo_oarg_0_full_n_INST_0/O
                         net (fo=2, routed)           0.173     4.383    zed_i/mmult_accel_0/inst/a_buf_0_U/mmult_accel_a_buf_0_ram_U/out_C_full_n
    SLICE_X58Y52         LUT3 (Prop_lut3_I0_O)        0.124     4.507 r  zed_i/mmult_accel_0/inst/a_buf_0_U/mmult_accel_a_buf_0_ram_U/ap_reg_ppstg_exitcond_flatten1_reg_1876_pp2_it71[0]_i_1/O
                         net (fo=1423, routed)        0.389     4.896    zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U33/mmult_accel_ap_fmul_3_max_dsp_32_u/ap_NS_fsm5
    SLICE_X57Y51         LUT2 (Prop_lut2_I0_O)        0.124     5.020 r  zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U33/mmult_accel_ap_fmul_3_max_dsp_32_u/ap_reg_ppstg_index_b_0_i_mid2_reg_1885_pp2_it1[5]_i_1/O
                         net (fo=66, routed)          1.389     6.409    zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U35/mmult_accel_ap_fmul_3_max_dsp_32_u/I2[0]
    SLICE_X36Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.533 r  zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U35/mmult_accel_ap_fmul_3_max_dsp_32_u/U0_i_1__46/O
                         net (fo=127, routed)         1.164     7.697    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/I2[0]
    SLICE_X22Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.821 r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0_i_1__45/O
                         net (fo=327, routed)         0.907     8.728    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/aclken
    SLICE_X18Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.852 r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[7]_i_1/O
                         net (fo=8, routed)           0.506     9.359    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/p_19_out
    SLICE_X18Y29         FDRE                                         r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       1.569     9.748    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/aclk
    SLICE_X18Y29                                                      r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[3]/C
                         clock pessimism              0.115     9.863    
                         clock uncertainty           -0.111     9.753    
    SLICE_X18Y29         FDRE (Setup_fdre_C_R)       -0.524     9.229    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[3]
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                 -0.130    

Slack (VIOLATED) :        -0.122ns  (required time - arrival time)
  Source:                 zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.340ns  (logic 1.200ns (18.926%)  route 5.140ns (81.074%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 9.745 - 7.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       1.713     3.007    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/aclk
    SLICE_X56Y52                                                      r  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDCE (Prop_fdce_C_Q)         0.456     3.463 r  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_reg/Q
                         net (fo=16, routed)          0.623     4.086    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/WEBWE[0]
    SLICE_X58Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.210 r  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/ap_fifo_oarg_0_full_n_INST_0/O
                         net (fo=2, routed)           0.173     4.383    zed_i/mmult_accel_0/inst/a_buf_0_U/mmult_accel_a_buf_0_ram_U/out_C_full_n
    SLICE_X58Y52         LUT3 (Prop_lut3_I0_O)        0.124     4.507 r  zed_i/mmult_accel_0/inst/a_buf_0_U/mmult_accel_a_buf_0_ram_U/ap_reg_ppstg_exitcond_flatten1_reg_1876_pp2_it71[0]_i_1/O
                         net (fo=1423, routed)        0.389     4.896    zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U33/mmult_accel_ap_fmul_3_max_dsp_32_u/ap_NS_fsm5
    SLICE_X57Y51         LUT2 (Prop_lut2_I0_O)        0.124     5.020 r  zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U33/mmult_accel_ap_fmul_3_max_dsp_32_u/ap_reg_ppstg_index_b_0_i_mid2_reg_1885_pp2_it1[5]_i_1/O
                         net (fo=66, routed)          1.389     6.409    zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U35/mmult_accel_ap_fmul_3_max_dsp_32_u/I2[0]
    SLICE_X36Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.533 r  zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U35/mmult_accel_ap_fmul_3_max_dsp_32_u/U0_i_1__46/O
                         net (fo=127, routed)         1.164     7.697    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/I2[0]
    SLICE_X22Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.821 r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0_i_1__45/O
                         net (fo=327, routed)         0.907     8.728    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/aclken
    SLICE_X18Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.852 r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[7]_i_1/O
                         net (fo=8, routed)           0.495     9.347    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/p_19_out
    SLICE_X16Y27         FDRE                                         r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       1.566     9.745    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/aclk
    SLICE_X16Y27                                                      r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[0]/C
                         clock pessimism              0.115     9.860    
                         clock uncertainty           -0.111     9.750    
    SLICE_X16Y27         FDRE (Setup_fdre_C_R)       -0.524     9.226    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[0]
  -------------------------------------------------------------------
                         required time                          9.226    
                         arrival time                          -9.347    
  -------------------------------------------------------------------
                         slack                                 -0.122    

Slack (VIOLATED) :        -0.122ns  (required time - arrival time)
  Source:                 zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.340ns  (logic 1.200ns (18.926%)  route 5.140ns (81.074%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 9.745 - 7.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       1.713     3.007    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/aclk
    SLICE_X56Y52                                                      r  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDCE (Prop_fdce_C_Q)         0.456     3.463 r  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_reg/Q
                         net (fo=16, routed)          0.623     4.086    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/WEBWE[0]
    SLICE_X58Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.210 r  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/ap_fifo_oarg_0_full_n_INST_0/O
                         net (fo=2, routed)           0.173     4.383    zed_i/mmult_accel_0/inst/a_buf_0_U/mmult_accel_a_buf_0_ram_U/out_C_full_n
    SLICE_X58Y52         LUT3 (Prop_lut3_I0_O)        0.124     4.507 r  zed_i/mmult_accel_0/inst/a_buf_0_U/mmult_accel_a_buf_0_ram_U/ap_reg_ppstg_exitcond_flatten1_reg_1876_pp2_it71[0]_i_1/O
                         net (fo=1423, routed)        0.389     4.896    zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U33/mmult_accel_ap_fmul_3_max_dsp_32_u/ap_NS_fsm5
    SLICE_X57Y51         LUT2 (Prop_lut2_I0_O)        0.124     5.020 r  zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U33/mmult_accel_ap_fmul_3_max_dsp_32_u/ap_reg_ppstg_index_b_0_i_mid2_reg_1885_pp2_it1[5]_i_1/O
                         net (fo=66, routed)          1.389     6.409    zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U35/mmult_accel_ap_fmul_3_max_dsp_32_u/I2[0]
    SLICE_X36Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.533 r  zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U35/mmult_accel_ap_fmul_3_max_dsp_32_u/U0_i_1__46/O
                         net (fo=127, routed)         1.164     7.697    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/I2[0]
    SLICE_X22Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.821 r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0_i_1__45/O
                         net (fo=327, routed)         0.907     8.728    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/aclken
    SLICE_X18Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.852 r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[7]_i_1/O
                         net (fo=8, routed)           0.495     9.347    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/p_19_out
    SLICE_X16Y27         FDRE                                         r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       1.566     9.745    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/aclk
    SLICE_X16Y27                                                      r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[1]/C
                         clock pessimism              0.115     9.860    
                         clock uncertainty           -0.111     9.750    
    SLICE_X16Y27         FDRE (Setup_fdre_C_R)       -0.524     9.226    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[1]
  -------------------------------------------------------------------
                         required time                          9.226    
                         arrival time                          -9.347    
  -------------------------------------------------------------------
                         slack                                 -0.122    

Slack (VIOLATED) :        -0.122ns  (required time - arrival time)
  Source:                 zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.340ns  (logic 1.200ns (18.926%)  route 5.140ns (81.074%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 9.745 - 7.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       1.713     3.007    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/aclk
    SLICE_X56Y52                                                      r  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDCE (Prop_fdce_C_Q)         0.456     3.463 r  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_reg/Q
                         net (fo=16, routed)          0.623     4.086    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/WEBWE[0]
    SLICE_X58Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.210 r  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/ap_fifo_oarg_0_full_n_INST_0/O
                         net (fo=2, routed)           0.173     4.383    zed_i/mmult_accel_0/inst/a_buf_0_U/mmult_accel_a_buf_0_ram_U/out_C_full_n
    SLICE_X58Y52         LUT3 (Prop_lut3_I0_O)        0.124     4.507 r  zed_i/mmult_accel_0/inst/a_buf_0_U/mmult_accel_a_buf_0_ram_U/ap_reg_ppstg_exitcond_flatten1_reg_1876_pp2_it71[0]_i_1/O
                         net (fo=1423, routed)        0.389     4.896    zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U33/mmult_accel_ap_fmul_3_max_dsp_32_u/ap_NS_fsm5
    SLICE_X57Y51         LUT2 (Prop_lut2_I0_O)        0.124     5.020 r  zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U33/mmult_accel_ap_fmul_3_max_dsp_32_u/ap_reg_ppstg_index_b_0_i_mid2_reg_1885_pp2_it1[5]_i_1/O
                         net (fo=66, routed)          1.389     6.409    zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U35/mmult_accel_ap_fmul_3_max_dsp_32_u/I2[0]
    SLICE_X36Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.533 r  zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U35/mmult_accel_ap_fmul_3_max_dsp_32_u/U0_i_1__46/O
                         net (fo=127, routed)         1.164     7.697    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/I2[0]
    SLICE_X22Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.821 r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0_i_1__45/O
                         net (fo=327, routed)         0.907     8.728    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/aclken
    SLICE_X18Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.852 r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[7]_i_1/O
                         net (fo=8, routed)           0.495     9.347    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/p_19_out
    SLICE_X16Y27         FDRE                                         r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       1.566     9.745    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/aclk
    SLICE_X16Y27                                                      r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]/C
                         clock pessimism              0.115     9.860    
                         clock uncertainty           -0.111     9.750    
    SLICE_X16Y27         FDRE (Setup_fdre_C_R)       -0.524     9.226    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]
  -------------------------------------------------------------------
                         required time                          9.226    
                         arrival time                          -9.347    
  -------------------------------------------------------------------
                         slack                                 -0.122    

Slack (VIOLATED) :        -0.122ns  (required time - arrival time)
  Source:                 zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.340ns  (logic 1.200ns (18.926%)  route 5.140ns (81.074%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 9.745 - 7.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       1.713     3.007    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/aclk
    SLICE_X56Y52                                                      r  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDCE (Prop_fdce_C_Q)         0.456     3.463 r  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_reg/Q
                         net (fo=16, routed)          0.623     4.086    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/WEBWE[0]
    SLICE_X58Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.210 r  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/ap_fifo_oarg_0_full_n_INST_0/O
                         net (fo=2, routed)           0.173     4.383    zed_i/mmult_accel_0/inst/a_buf_0_U/mmult_accel_a_buf_0_ram_U/out_C_full_n
    SLICE_X58Y52         LUT3 (Prop_lut3_I0_O)        0.124     4.507 r  zed_i/mmult_accel_0/inst/a_buf_0_U/mmult_accel_a_buf_0_ram_U/ap_reg_ppstg_exitcond_flatten1_reg_1876_pp2_it71[0]_i_1/O
                         net (fo=1423, routed)        0.389     4.896    zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U33/mmult_accel_ap_fmul_3_max_dsp_32_u/ap_NS_fsm5
    SLICE_X57Y51         LUT2 (Prop_lut2_I0_O)        0.124     5.020 r  zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U33/mmult_accel_ap_fmul_3_max_dsp_32_u/ap_reg_ppstg_index_b_0_i_mid2_reg_1885_pp2_it1[5]_i_1/O
                         net (fo=66, routed)          1.389     6.409    zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U35/mmult_accel_ap_fmul_3_max_dsp_32_u/I2[0]
    SLICE_X36Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.533 r  zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U35/mmult_accel_ap_fmul_3_max_dsp_32_u/U0_i_1__46/O
                         net (fo=127, routed)         1.164     7.697    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/I2[0]
    SLICE_X22Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.821 r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0_i_1__45/O
                         net (fo=327, routed)         0.907     8.728    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/aclken
    SLICE_X18Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.852 r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[7]_i_1/O
                         net (fo=8, routed)           0.495     9.347    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/p_19_out
    SLICE_X16Y27         FDRE                                         r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       1.566     9.745    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/aclk
    SLICE_X16Y27                                                      r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]/C
                         clock pessimism              0.115     9.860    
                         clock uncertainty           -0.111     9.750    
    SLICE_X16Y27         FDRE (Setup_fdre_C_R)       -0.524     9.226    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]
  -------------------------------------------------------------------
                         required time                          9.226    
                         arrival time                          -9.347    
  -------------------------------------------------------------------
                         slack                                 -0.122    

Slack (VIOLATED) :        -0.096ns  (required time - arrival time)
  Source:                 zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.407ns  (logic 1.200ns (18.730%)  route 5.207ns (81.270%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 9.742 - 7.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       1.713     3.007    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/aclk
    SLICE_X56Y52                                                      r  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDCE (Prop_fdce_C_Q)         0.456     3.463 r  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_reg/Q
                         net (fo=16, routed)          0.623     4.086    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/WEBWE[0]
    SLICE_X58Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.210 r  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/ap_fifo_oarg_0_full_n_INST_0/O
                         net (fo=2, routed)           0.173     4.383    zed_i/mmult_accel_0/inst/a_buf_0_U/mmult_accel_a_buf_0_ram_U/out_C_full_n
    SLICE_X58Y52         LUT3 (Prop_lut3_I0_O)        0.124     4.507 r  zed_i/mmult_accel_0/inst/a_buf_0_U/mmult_accel_a_buf_0_ram_U/ap_reg_ppstg_exitcond_flatten1_reg_1876_pp2_it71[0]_i_1/O
                         net (fo=1423, routed)        0.389     4.896    zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U33/mmult_accel_ap_fmul_3_max_dsp_32_u/ap_NS_fsm5
    SLICE_X57Y51         LUT2 (Prop_lut2_I0_O)        0.124     5.020 r  zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U33/mmult_accel_ap_fmul_3_max_dsp_32_u/ap_reg_ppstg_index_b_0_i_mid2_reg_1885_pp2_it1[5]_i_1/O
                         net (fo=66, routed)          1.389     6.409    zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U35/mmult_accel_ap_fmul_3_max_dsp_32_u/I2[0]
    SLICE_X36Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.533 r  zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U35/mmult_accel_ap_fmul_3_max_dsp_32_u/U0_i_1__46/O
                         net (fo=127, routed)         1.164     7.697    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/I2[0]
    SLICE_X22Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.821 r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0_i_1__45/O
                         net (fo=327, routed)         0.907     8.728    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/aclken
    SLICE_X18Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.852 r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[7]_i_1/O
                         net (fo=8, routed)           0.561     9.414    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/p_19_out
    SLICE_X19Y25         FDRE                                         r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       1.563     9.742    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/aclk
    SLICE_X19Y25                                                      r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[4]/C
                         clock pessimism              0.115     9.857    
                         clock uncertainty           -0.111     9.747    
    SLICE_X19Y25         FDRE (Setup_fdre_C_R)       -0.429     9.318    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[4]
  -------------------------------------------------------------------
                         required time                          9.318    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.096ns  (required time - arrival time)
  Source:                 zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.407ns  (logic 1.200ns (18.730%)  route 5.207ns (81.270%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 9.742 - 7.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       1.713     3.007    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/aclk
    SLICE_X56Y52                                                      r  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDCE (Prop_fdce_C_Q)         0.456     3.463 r  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_reg/Q
                         net (fo=16, routed)          0.623     4.086    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/WEBWE[0]
    SLICE_X58Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.210 r  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/ap_fifo_oarg_0_full_n_INST_0/O
                         net (fo=2, routed)           0.173     4.383    zed_i/mmult_accel_0/inst/a_buf_0_U/mmult_accel_a_buf_0_ram_U/out_C_full_n
    SLICE_X58Y52         LUT3 (Prop_lut3_I0_O)        0.124     4.507 r  zed_i/mmult_accel_0/inst/a_buf_0_U/mmult_accel_a_buf_0_ram_U/ap_reg_ppstg_exitcond_flatten1_reg_1876_pp2_it71[0]_i_1/O
                         net (fo=1423, routed)        0.389     4.896    zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U33/mmult_accel_ap_fmul_3_max_dsp_32_u/ap_NS_fsm5
    SLICE_X57Y51         LUT2 (Prop_lut2_I0_O)        0.124     5.020 r  zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U33/mmult_accel_ap_fmul_3_max_dsp_32_u/ap_reg_ppstg_index_b_0_i_mid2_reg_1885_pp2_it1[5]_i_1/O
                         net (fo=66, routed)          1.389     6.409    zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U35/mmult_accel_ap_fmul_3_max_dsp_32_u/I2[0]
    SLICE_X36Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.533 r  zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U35/mmult_accel_ap_fmul_3_max_dsp_32_u/U0_i_1__46/O
                         net (fo=127, routed)         1.164     7.697    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/I2[0]
    SLICE_X22Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.821 r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0_i_1__45/O
                         net (fo=327, routed)         0.907     8.728    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/aclken
    SLICE_X18Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.852 r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[7]_i_1/O
                         net (fo=8, routed)           0.561     9.414    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/p_19_out
    SLICE_X19Y25         FDRE                                         r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       1.563     9.742    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/aclk
    SLICE_X19Y25                                                      r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/C
                         clock pessimism              0.115     9.857    
                         clock uncertainty           -0.111     9.747    
    SLICE_X19Y25         FDRE (Setup_fdre_C_R)       -0.429     9.318    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]
  -------------------------------------------------------------------
                         required time                          9.318    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.015ns  (required time - arrival time)
  Source:                 zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 1.200ns (19.254%)  route 5.033ns (80.746%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 9.744 - 7.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       1.713     3.007    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/aclk
    SLICE_X56Y52                                                      r  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDCE (Prop_fdce_C_Q)         0.456     3.463 r  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_reg/Q
                         net (fo=16, routed)          0.623     4.086    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/WEBWE[0]
    SLICE_X58Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.210 r  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/ap_fifo_oarg_0_full_n_INST_0/O
                         net (fo=2, routed)           0.173     4.383    zed_i/mmult_accel_0/inst/a_buf_0_U/mmult_accel_a_buf_0_ram_U/out_C_full_n
    SLICE_X58Y52         LUT3 (Prop_lut3_I0_O)        0.124     4.507 r  zed_i/mmult_accel_0/inst/a_buf_0_U/mmult_accel_a_buf_0_ram_U/ap_reg_ppstg_exitcond_flatten1_reg_1876_pp2_it71[0]_i_1/O
                         net (fo=1423, routed)        0.389     4.896    zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U33/mmult_accel_ap_fmul_3_max_dsp_32_u/ap_NS_fsm5
    SLICE_X57Y51         LUT2 (Prop_lut2_I0_O)        0.124     5.020 r  zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U33/mmult_accel_ap_fmul_3_max_dsp_32_u/ap_reg_ppstg_index_b_0_i_mid2_reg_1885_pp2_it1[5]_i_1/O
                         net (fo=66, routed)          1.389     6.409    zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U35/mmult_accel_ap_fmul_3_max_dsp_32_u/I2[0]
    SLICE_X36Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.533 r  zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U35/mmult_accel_ap_fmul_3_max_dsp_32_u/U0_i_1__46/O
                         net (fo=127, routed)         1.164     7.697    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/I2[0]
    SLICE_X22Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.821 r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0_i_1__45/O
                         net (fo=327, routed)         0.783     8.604    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/aclken
    SLICE_X19Y29         LUT4 (Prop_lut4_I1_O)        0.124     8.728 r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.512     9.240    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/p_2_out
    SLICE_X18Y26         FDRE                                         r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       1.565     9.744    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/aclk
    SLICE_X18Y26                                                      r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[10]/C
                         clock pessimism              0.115     9.859    
                         clock uncertainty           -0.111     9.749    
    SLICE_X18Y26         FDRE (Setup_fdre_C_R)       -0.524     9.225    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[10]
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                 -0.015    

Slack (VIOLATED) :        -0.015ns  (required time - arrival time)
  Source:                 zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 1.200ns (19.254%)  route 5.033ns (80.746%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 9.744 - 7.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       1.713     3.007    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/aclk
    SLICE_X56Y52                                                      r  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDCE (Prop_fdce_C_Q)         0.456     3.463 r  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_reg/Q
                         net (fo=16, routed)          0.623     4.086    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/WEBWE[0]
    SLICE_X58Y52         LUT4 (Prop_lut4_I1_O)        0.124     4.210 r  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/ap_fifo_oarg_0_full_n_INST_0/O
                         net (fo=2, routed)           0.173     4.383    zed_i/mmult_accel_0/inst/a_buf_0_U/mmult_accel_a_buf_0_ram_U/out_C_full_n
    SLICE_X58Y52         LUT3 (Prop_lut3_I0_O)        0.124     4.507 r  zed_i/mmult_accel_0/inst/a_buf_0_U/mmult_accel_a_buf_0_ram_U/ap_reg_ppstg_exitcond_flatten1_reg_1876_pp2_it71[0]_i_1/O
                         net (fo=1423, routed)        0.389     4.896    zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U33/mmult_accel_ap_fmul_3_max_dsp_32_u/ap_NS_fsm5
    SLICE_X57Y51         LUT2 (Prop_lut2_I0_O)        0.124     5.020 r  zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U33/mmult_accel_ap_fmul_3_max_dsp_32_u/ap_reg_ppstg_index_b_0_i_mid2_reg_1885_pp2_it1[5]_i_1/O
                         net (fo=66, routed)          1.389     6.409    zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U35/mmult_accel_ap_fmul_3_max_dsp_32_u/I2[0]
    SLICE_X36Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.533 r  zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U35/mmult_accel_ap_fmul_3_max_dsp_32_u/U0_i_1__46/O
                         net (fo=127, routed)         1.164     7.697    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/I2[0]
    SLICE_X22Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.821 r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0_i_1__45/O
                         net (fo=327, routed)         0.783     8.604    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/aclken
    SLICE_X19Y29         LUT4 (Prop_lut4_I1_O)        0.124     8.728 r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.512     9.240    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/p_2_out
    SLICE_X18Y26         FDRE                                         r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       1.565     9.744    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/aclk
    SLICE_X18Y26                                                      r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[19]/C
                         clock pessimism              0.115     9.859    
                         clock uncertainty           -0.111     9.749    
    SLICE_X18Y26         FDRE (Setup_fdre_C_R)       -0.524     9.225    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[19]
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                 -0.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 zed_i/mmult_accel_0/inst/result_24_reg_2908_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U27/din0_buf1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.214%)  route 0.216ns (56.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       0.592     0.928    zed_i/mmult_accel_0/inst/ap_clk
    SLICE_X26Y49                                                      r  zed_i/mmult_accel_0/inst/result_24_reg_2908_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.164     1.092 r  zed_i/mmult_accel_0/inst/result_24_reg_2908_reg[11]/Q
                         net (fo=1, routed)           0.216     1.307    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U27/Q[11]
    SLICE_X28Y50         FDRE                                         r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U27/din0_buf1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       0.845     1.211    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U27/ap_clk
    SLICE_X28Y50                                                      r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U27/din0_buf1_reg[11]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.075     1.256    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U27/din0_buf1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 zed_i/mmult_accel_0/inst/result_24_reg_2908_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U27/din0_buf1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.148ns (45.797%)  route 0.175ns (54.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       0.592     0.928    zed_i/mmult_accel_0/inst/ap_clk
    SLICE_X26Y49                                                      r  zed_i/mmult_accel_0/inst/result_24_reg_2908_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.148     1.076 r  zed_i/mmult_accel_0/inst/result_24_reg_2908_reg[8]/Q
                         net (fo=1, routed)           0.175     1.251    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U27/Q[8]
    SLICE_X29Y51         FDRE                                         r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U27/din0_buf1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       0.845     1.211    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U27/ap_clk
    SLICE_X29Y51                                                      r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U27/din0_buf1_reg[8]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X29Y51         FDRE (Hold_fdre_C_D)         0.018     1.199    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U27/din0_buf1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U17/din0_buf1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U17/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.087%)  route 0.239ns (62.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       0.642     0.977    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U17/ap_clk
    SLICE_X107Y48                                                     r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U17/din0_buf1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y48        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U17/din0_buf1_reg[6]/Q
                         net (fo=4, routed)           0.239     1.358    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U17/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/s_axis_a_tdata[6]
    SLICE_X108Y50        FDRE                                         r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U17/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       0.906     1.272    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U17/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/aclk
    SLICE_X108Y50                                                     r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U17/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism             -0.030     1.242    
    SLICE_X108Y50        FDRE (Hold_fdre_C_D)         0.064     1.306    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U17/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.249%)  route 0.127ns (49.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       0.639     0.975    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X44Y101                                                     r  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[39]/Q
                         net (fo=1, routed)           0.127     1.230    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/D[39]
    SLICE_X44Y99         FDRE                                         r  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       0.825     1.191    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/s_aclk
    SLICE_X44Y99                                                      r  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[39]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X44Y99         FDRE (Hold_fdre_C_D)         0.022     1.178    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U16/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U16/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       0.614     0.949    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U16/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/aclk
    SLICE_X99Y46                                                      r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U16/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y46         FDRE (Prop_fdre_C_Q)         0.141     1.090 r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U16/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.110     1.201    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U16/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/n_3_opt_has_pipe.first_q_reg[7]
    SLICE_X98Y45         SRL16E                                       r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U16/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       0.883     1.249    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U16/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/aclk
    SLICE_X98Y45                                                      r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U16/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][7]_srl2/CLK
                         clock pessimism             -0.283     0.966    
    SLICE_X98Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.149    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U16/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U10/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U10/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       0.549     0.885    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U10/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/aclk
    SLICE_X51Y20                                                      r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U10/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U10/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.110     1.136    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U10/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/n_3_opt_has_pipe.first_q_reg[7]
    SLICE_X50Y19         SRL16E                                       r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U10/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       0.815     1.181    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U10/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/aclk
    SLICE_X50Y19                                                      r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U10/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][7]_srl2/CLK
                         clock pessimism             -0.282     0.900    
    SLICE_X50Y19         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.082    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U10/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U23/din1_buf1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U23/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (36.012%)  route 0.251ns (63.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       0.552     0.888    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U23/ap_clk
    SLICE_X53Y54                                                      r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U23/din1_buf1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U23/din1_buf1_reg[28]/Q
                         net (fo=7, routed)           0.251     1.279    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U23/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/B_EXP_DELAY/i_pipe/s_axis_b_tdata[5]
    SLICE_X44Y52         FDRE                                         r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U23/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       0.825     1.191    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U23/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/B_EXP_DELAY/i_pipe/aclk
    SLICE_X44Y52                                                      r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U23/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X44Y52         FDRE (Hold_fdre_C_D)         0.070     1.226    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U23/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U30/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/mmult_accel_0/inst/result_28_reg_2928_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.700%)  route 0.214ns (60.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       0.545     0.881    zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U30/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/aclk
    SLICE_X48Y77                                                      r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U30/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U30/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.mant_op_reg[17]/Q
                         net (fo=2, routed)           0.214     1.236    zed_i/mmult_accel_0/inst/grp_fu_1404_p2[17]
    SLICE_X52Y76         FDRE                                         r  zed_i/mmult_accel_0/inst/result_28_reg_2928_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       0.805     1.171    zed_i/mmult_accel_0/inst/ap_clk
    SLICE_X52Y76                                                      r  zed_i/mmult_accel_0/inst/result_28_reg_2928_reg[17]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X52Y76         FDRE (Hold_fdre_C_D)         0.046     1.182    zed_i/mmult_accel_0/inst/result_28_reg_2928_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.148ns (49.990%)  route 0.148ns (50.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       0.639     0.975    zed_i/axi_interconnect_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X42Y100                                                     r  zed_i/axi_interconnect_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.148     1.123 r  zed_i/axi_interconnect_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[13]/Q
                         net (fo=1, routed)           0.148     1.271    zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41/DIC1
    SLICE_X42Y98         RAMD32                                       r  zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       0.825     1.191    zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41/WCLK
    SLICE_X42Y98                                                      r  zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41/RAMC_D1/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X42Y98         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.061     1.217    zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U49/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/mmult_accel_0/inst/product_term_15_reg_2483_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.190%)  route 0.249ns (63.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       0.609     0.945    zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U49/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X99Y52                                                      r  zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U49/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y52         FDRE (Prop_fdre_C_Q)         0.141     1.086 r  zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U49/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[10]/Q
                         net (fo=2, routed)           0.249     1.334    zed_i/mmult_accel_0/inst/grp_fu_1480_p2[10]
    SLICE_X102Y49        FDRE                                         r  zed_i/mmult_accel_0/inst/product_term_15_reg_2483_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       0.885     1.251    zed_i/mmult_accel_0/inst/ap_clk
    SLICE_X102Y49                                                     r  zed_i/mmult_accel_0/inst/product_term_15_reg_2483_reg[10]/C
                         clock pessimism             -0.030     1.221    
    SLICE_X102Y49        FDRE (Hold_fdre_C_D)         0.059     1.280    zed_i/mmult_accel_0/inst/product_term_15_reg_2483_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform:           { 0 3.5 }
Period:             7.000
Sources:            { zed_i/ps7/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin      Reference Pin  Required  Actual  Slack  Location       Pin                                                                                                                                                                                                                                                            
Min Period        n/a     DSP48E1/CLK  n/a            4.275     7.000   2.725  DSP48_X0Y7     zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U33/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK                                                                                  
Min Period        n/a     DSP48E1/CLK  n/a            4.275     7.000   2.725  DSP48_X1Y14    zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U34/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK                                                                                  
Min Period        n/a     DSP48E1/CLK  n/a            4.275     7.000   2.725  DSP48_X0Y3     zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U35/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK                                                                                  
Min Period        n/a     DSP48E1/CLK  n/a            4.275     7.000   2.725  DSP48_X1Y5     zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U36/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK                                                                                  
Min Period        n/a     DSP48E1/CLK  n/a            4.275     7.000   2.725  DSP48_X1Y9     zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U37/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK                                                                                  
Min Period        n/a     DSP48E1/CLK  n/a            4.275     7.000   2.725  DSP48_X1Y2     zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U38/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK                                                                                  
Min Period        n/a     DSP48E1/CLK  n/a            4.275     7.000   2.725  DSP48_X2Y17    zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U39/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK                                                                                  
Min Period        n/a     DSP48E1/CLK  n/a            4.275     7.000   2.725  DSP48_X2Y9     zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U40/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK                                                                                  
Min Period        n/a     DSP48E1/CLK  n/a            4.275     7.000   2.725  DSP48_X2Y6     zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U41/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK                                                                                  
Min Period        n/a     DSP48E1/CLK  n/a            4.275     7.000   2.725  DSP48_X2Y1     zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U42/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK                                                                                  
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250     3.500   2.250  SLICE_X26Y70   zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK  
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250     3.500   2.250  SLICE_X26Y70   zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP/CLK  
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250     3.500   2.250  SLICE_X54Y101  zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59/RAMA/CLK                                                  
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250     3.500   2.250  SLICE_X54Y101  zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59/RAMA_D1/CLK                                               
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250     3.500   2.250  SLICE_X54Y101  zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59/RAMB/CLK                                                  
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250     3.500   2.250  SLICE_X54Y101  zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59/RAMB_D1/CLK                                               
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250     3.500   2.250  SLICE_X54Y101  zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59/RAMC/CLK                                                  
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250     3.500   2.250  SLICE_X54Y101  zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59/RAMC_D1/CLK                                               
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250     3.500   2.250  SLICE_X54Y101  zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59/RAMD/CLK                                                  
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250     3.500   2.250  SLICE_X54Y101  zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59/RAMD_D1/CLK                                               
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250     3.500   2.250  SLICE_X32Y91   zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK        
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250     3.500   2.250  SLICE_X32Y91   zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK     
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250     3.500   2.250  SLICE_X32Y91   zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/CLK        
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250     3.500   2.250  SLICE_X32Y91   zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK     
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250     3.500   2.250  SLICE_X32Y91   zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/CLK        
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250     3.500   2.250  SLICE_X32Y91   zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK     
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250     3.500   2.250  SLICE_X32Y91   zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/CLK        
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250     3.500   2.250  SLICE_X32Y91   zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK     
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250     3.500   2.250  SLICE_X58Y101  zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA/CLK                                                  
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250     3.500   2.250  SLICE_X58Y101  zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK                                               



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 0.580ns (10.451%)  route 4.970ns (89.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.851ns = ( 9.851 - 7.000 ) 
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       1.827     3.121    zed_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X39Y127                                                     r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y127        FDRE (Prop_fdre_C_Q)         0.456     3.577 r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=17, routed)          3.618     7.195    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/s_axis_aresetn
    SLICE_X101Y87        LUT1 (Prop_lut1_I0_O)        0.124     7.319 f  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_i_2/O
                         net (fo=56, routed)          1.352     8.671    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/I1[0]
    SLICE_X111Y77        FDCE                                         f  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       1.672     9.851    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/s_axis_aclk
    SLICE_X111Y77                                                     r  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[1]/C
                         clock pessimism              0.129     9.980    
                         clock uncertainty           -0.111     9.869    
    SLICE_X111Y77        FDCE (Recov_fdce_C_CLR)     -0.405     9.464    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.464    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 0.580ns (10.451%)  route 4.970ns (89.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.851ns = ( 9.851 - 7.000 ) 
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       1.827     3.121    zed_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X39Y127                                                     r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y127        FDRE (Prop_fdre_C_Q)         0.456     3.577 r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=17, routed)          3.618     7.195    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/s_axis_aresetn
    SLICE_X101Y87        LUT1 (Prop_lut1_I0_O)        0.124     7.319 f  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_i_2/O
                         net (fo=56, routed)          1.352     8.671    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/I1[0]
    SLICE_X111Y77        FDCE                                         f  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       1.672     9.851    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/s_axis_aclk
    SLICE_X111Y77                                                     r  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[3]/C
                         clock pessimism              0.129     9.980    
                         clock uncertainty           -0.111     9.869    
    SLICE_X111Y77        FDCE (Recov_fdce_C_CLR)     -0.405     9.464    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.464    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 0.580ns (10.451%)  route 4.970ns (89.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.851ns = ( 9.851 - 7.000 ) 
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       1.827     3.121    zed_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X39Y127                                                     r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y127        FDRE (Prop_fdre_C_Q)         0.456     3.577 r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=17, routed)          3.618     7.195    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/s_axis_aresetn
    SLICE_X101Y87        LUT1 (Prop_lut1_I0_O)        0.124     7.319 f  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_i_2/O
                         net (fo=56, routed)          1.352     8.671    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/I1[0]
    SLICE_X111Y77        FDCE                                         f  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       1.672     9.851    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/s_axis_aclk
    SLICE_X111Y77                                                     r  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[4]/C
                         clock pessimism              0.129     9.980    
                         clock uncertainty           -0.111     9.869    
    SLICE_X111Y77        FDCE (Recov_fdce_C_CLR)     -0.405     9.464    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.464    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 0.580ns (10.451%)  route 4.970ns (89.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.851ns = ( 9.851 - 7.000 ) 
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       1.827     3.121    zed_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X39Y127                                                     r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y127        FDRE (Prop_fdre_C_Q)         0.456     3.577 r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=17, routed)          3.618     7.195    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/s_axis_aresetn
    SLICE_X101Y87        LUT1 (Prop_lut1_I0_O)        0.124     7.319 f  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_i_2/O
                         net (fo=56, routed)          1.352     8.671    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/I1[0]
    SLICE_X111Y77        FDCE                                         f  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       1.672     9.851    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/s_axis_aclk
    SLICE_X111Y77                                                     r  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[5]/C
                         clock pessimism              0.129     9.980    
                         clock uncertainty           -0.111     9.869    
    SLICE_X111Y77        FDCE (Recov_fdce_C_CLR)     -0.405     9.464    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.464    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 0.580ns (10.451%)  route 4.970ns (89.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.851ns = ( 9.851 - 7.000 ) 
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       1.827     3.121    zed_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X39Y127                                                     r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y127        FDRE (Prop_fdre_C_Q)         0.456     3.577 r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=17, routed)          3.618     7.195    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/s_axis_aresetn
    SLICE_X101Y87        LUT1 (Prop_lut1_I0_O)        0.124     7.319 f  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_i_2/O
                         net (fo=56, routed)          1.352     8.671    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/I1[0]
    SLICE_X111Y77        FDCE                                         f  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       1.672     9.851    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/s_axis_aclk
    SLICE_X111Y77                                                     r  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[6]/C
                         clock pessimism              0.129     9.980    
                         clock uncertainty           -0.111     9.869    
    SLICE_X111Y77        FDCE (Recov_fdce_C_CLR)     -0.405     9.464    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          9.464    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 0.580ns (10.451%)  route 4.970ns (89.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.851ns = ( 9.851 - 7.000 ) 
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       1.827     3.121    zed_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X39Y127                                                     r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y127        FDRE (Prop_fdre_C_Q)         0.456     3.577 r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=17, routed)          3.618     7.195    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/s_axis_aresetn
    SLICE_X101Y87        LUT1 (Prop_lut1_I0_O)        0.124     7.319 f  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_i_2/O
                         net (fo=56, routed)          1.352     8.671    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/I1[0]
    SLICE_X111Y77        FDCE                                         f  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       1.672     9.851    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/s_axis_aclk
    SLICE_X111Y77                                                     r  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[7]/C
                         clock pessimism              0.129     9.980    
                         clock uncertainty           -0.111     9.869    
    SLICE_X111Y77        FDCE (Recov_fdce_C_CLR)     -0.405     9.464    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          9.464    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.815ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 0.667ns (12.861%)  route 4.519ns (87.139%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 9.714 - 7.000 ) 
    Source Clock Delay      (SCD):    3.118ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       1.824     3.118    zed_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X36Y124                                                     r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y124        FDRE (Prop_fdre_C_Q)         0.518     3.636 r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=33, routed)          3.096     6.732    zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aresetn
    SLICE_X93Y84         LUT1 (Prop_lut1_I0_O)        0.149     6.881 f  zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=19, routed)          1.423     8.304    zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/inverted_reset
    SLICE_X61Y85         FDCE                                         f  zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       1.535     9.714    zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X61Y85                                                      r  zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]/C
                         clock pessimism              0.129     9.843    
                         clock uncertainty           -0.111     9.732    
    SLICE_X61Y85         FDCE (Recov_fdce_C_CLR)     -0.613     9.119    zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                          -8.304    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.832ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/next_wr_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 0.580ns (10.524%)  route 4.931ns (89.476%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.851ns = ( 9.851 - 7.000 ) 
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       1.827     3.121    zed_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X39Y127                                                     r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y127        FDRE (Prop_fdre_C_Q)         0.456     3.577 r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=17, routed)          3.618     7.195    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/s_axis_aresetn
    SLICE_X101Y87        LUT1 (Prop_lut1_I0_O)        0.124     7.319 f  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_i_2/O
                         net (fo=56, routed)          1.313     8.632    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/I1[0]
    SLICE_X109Y80        FDCE                                         f  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/next_wr_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       1.672     9.851    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/s_axis_aclk
    SLICE_X109Y80                                                     r  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/next_wr_cnt_reg[0]/C
                         clock pessimism              0.129     9.980    
                         clock uncertainty           -0.111     9.869    
    SLICE_X109Y80        FDCE (Recov_fdce_C_CLR)     -0.405     9.464    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/next_wr_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.464    
                         arrival time                          -8.632    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.832ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/next_wr_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 0.580ns (10.524%)  route 4.931ns (89.476%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.851ns = ( 9.851 - 7.000 ) 
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       1.827     3.121    zed_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X39Y127                                                     r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y127        FDRE (Prop_fdre_C_Q)         0.456     3.577 r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=17, routed)          3.618     7.195    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/s_axis_aresetn
    SLICE_X101Y87        LUT1 (Prop_lut1_I0_O)        0.124     7.319 f  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_i_2/O
                         net (fo=56, routed)          1.313     8.632    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/I1[0]
    SLICE_X109Y80        FDCE                                         f  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/next_wr_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       1.672     9.851    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/s_axis_aclk
    SLICE_X109Y80                                                     r  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/next_wr_cnt_reg[1]/C
                         clock pessimism              0.129     9.980    
                         clock uncertainty           -0.111     9.869    
    SLICE_X109Y80        FDCE (Recov_fdce_C_CLR)     -0.405     9.464    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/next_wr_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.464    
                         arrival time                          -8.632    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.832ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_addr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 0.580ns (10.524%)  route 4.931ns (89.476%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.851ns = ( 9.851 - 7.000 ) 
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       1.827     3.121    zed_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X39Y127                                                     r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y127        FDRE (Prop_fdre_C_Q)         0.456     3.577 r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=17, routed)          3.618     7.195    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/s_axis_aresetn
    SLICE_X101Y87        LUT1 (Prop_lut1_I0_O)        0.124     7.319 f  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_i_2/O
                         net (fo=56, routed)          1.313     8.632    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/I1[0]
    SLICE_X109Y80        FDCE                                         f  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       1.672     9.851    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/s_axis_aclk
    SLICE_X109Y80                                                     r  zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_addr_reg[1]/C
                         clock pessimism              0.129     9.980    
                         clock uncertainty           -0.111     9.869    
    SLICE_X109Y80        FDCE (Recov_fdce_C_CLR)     -0.405     9.464    zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          9.464    
                         arrival time                          -8.632    
  -------------------------------------------------------------------
                         slack                                  0.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.721%)  route 0.180ns (52.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       0.634     0.970    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X50Y104                                                     r  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDPE (Prop_fdpe_C_Q)         0.164     1.134 f  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.180     1.314    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Q[0]
    SLICE_X49Y105        FDPE                                         f  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       0.910     1.276    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_aclk
    SLICE_X49Y105                                                     r  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.039     1.237    
    SLICE_X49Y105        FDPE (Remov_fdpe_C_PRE)     -0.095     1.142    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.227%)  route 0.302ns (64.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       0.634     0.970    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X50Y104                                                     r  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDPE (Prop_fdpe_C_Q)         0.164     1.134 f  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.302     1.436    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I3[0]
    SLICE_X49Y106        FDCE                                         f  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       0.910     1.276    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X49Y106                                                     r  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X49Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.145    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.227%)  route 0.302ns (64.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       0.634     0.970    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X50Y104                                                     r  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDPE (Prop_fdpe_C_Q)         0.164     1.134 f  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.302     1.436    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I3[0]
    SLICE_X49Y106        FDCE                                         f  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       0.910     1.276    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X49Y106                                                     r  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X49Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.145    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.227%)  route 0.302ns (64.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       0.634     0.970    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X50Y104                                                     r  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDPE (Prop_fdpe_C_Q)         0.164     1.134 f  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.302     1.436    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I3[0]
    SLICE_X49Y106        FDCE                                         f  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       0.910     1.276    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X49Y106                                                     r  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X49Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.145    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.227%)  route 0.302ns (64.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       0.634     0.970    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X50Y104                                                     r  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDPE (Prop_fdpe_C_Q)         0.164     1.134 f  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.302     1.436    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I3[0]
    SLICE_X49Y106        FDPE                                         f  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       0.910     1.276    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X49Y106                                                     r  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X49Y106        FDPE (Remov_fdpe_C_PRE)     -0.095     1.142    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.164ns (34.900%)  route 0.306ns (65.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       0.634     0.970    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X50Y104                                                     r  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDPE (Prop_fdpe_C_Q)         0.164     1.134 f  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.306     1.440    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I3[0]
    SLICE_X48Y106        FDCE                                         f  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       0.910     1.276    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X48Y106                                                     r  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X48Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.145    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.164ns (34.900%)  route 0.306ns (65.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       0.634     0.970    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X50Y104                                                     r  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDPE (Prop_fdpe_C_Q)         0.164     1.134 f  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.306     1.440    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I3[0]
    SLICE_X48Y106        FDCE                                         f  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       0.910     1.276    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X48Y106                                                     r  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X48Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.145    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.164ns (34.900%)  route 0.306ns (65.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       0.634     0.970    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X50Y104                                                     r  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDPE (Prop_fdpe_C_Q)         0.164     1.134 f  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.306     1.440    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I3[0]
    SLICE_X48Y106        FDCE                                         f  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       0.910     1.276    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X48Y106                                                     r  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X48Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.145    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.164ns (34.900%)  route 0.306ns (65.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       0.634     0.970    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X50Y104                                                     r  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDPE (Prop_fdpe_C_Q)         0.164     1.134 f  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.306     1.440    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I3[0]
    SLICE_X48Y106        FDCE                                         f  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       0.910     1.276    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X48Y106                                                     r  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X48Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.145    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.164ns (34.900%)  route 0.306ns (65.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       0.634     0.970    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X50Y104                                                     r  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDPE (Prop_fdpe_C_Q)         0.164     1.134 f  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.306     1.440    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I3[0]
    SLICE_X48Y106        FDCE                                         f  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=28322, routed)       0.910     1.276    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X48Y106                                                     r  zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X48Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.145    zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.295    





