---
title: "Noise Margin Analysis of 6T SRAM Cell in Latest UMC28nm Technology Node"
excerpt: "<br/><img src='/images/SRAM_umc28.png' style='width: 400px;'>"
collection: portfolio
---

The UMC's 28nm technology node features high performance, leveraging a high-k/metal gate stack for enhanced transistor performance and power efficiency.
I designed a 6T SRAM cell using this technology node and hence carried out simulation for the calculation of noise margins through butterfly curves.The read 
and write noise margins were found out to be 116mV and 303mV respectively at a supply voltage range of 900mV.

<div style="display: flex; justify-content: center;">
    <figure style="margin-right: 20px;">
        <img src='/images/read_curve_Si.png' style="width: 100%;">
        <figcaption style="text-align: center;">Read Noise Margin Calculation</figcaption>
    </figure>
    <figure>
        <img src='/images/write_curve_Si.png' style="width: 100%;">
        <figcaption style="text-align: center;">Write Noise Margin Calculation</figcaption>
    </figure>
</div>
