GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v'
Analyzing Verilog file '/home/shaw/GW/IDE/bin/fpga_project/src/ddr3_memory_interface/ddr3_memory_interface.v'
Analyzing Verilog file '/home/shaw/GW/IDE/bin/fpga_project/src/toplevel.v'
Undeclared symbol 'user_led3', assumed default net type 'wire'("/home/shaw/GW/IDE/bin/fpga_project/src/toplevel.v":35)
Undeclared symbol 'user_led2', assumed default net type 'wire'("/home/shaw/GW/IDE/bin/fpga_project/src/toplevel.v":35)
Undeclared symbol 'user_led1', assumed default net type 'wire'("/home/shaw/GW/IDE/bin/fpga_project/src/toplevel.v":35)
Undeclared symbol 'user_led0', assumed default net type 'wire'("/home/shaw/GW/IDE/bin/fpga_project/src/toplevel.v":35)
ERROR (EX3872) : 'user_sw3' is not declared("/home/shaw/GW/IDE/bin/fpga_project/src/toplevel.v":36)
ERROR (EX3872) : 'user_sw2' is not declared("/home/shaw/GW/IDE/bin/fpga_project/src/toplevel.v":36)
ERROR (EX3872) : 'user_sw1' is not declared("/home/shaw/GW/IDE/bin/fpga_project/src/toplevel.v":36)
ERROR (EX3872) : 'user_sw0' is not declared("/home/shaw/GW/IDE/bin/fpga_project/src/toplevel.v":36)
ERROR (EX3872) : 'user_btn3' is not declared("/home/shaw/GW/IDE/bin/fpga_project/src/toplevel.v":37)
ERROR (EX3872) : 'user_btn2' is not declared("/home/shaw/GW/IDE/bin/fpga_project/src/toplevel.v":37)
ERROR (EX3872) : 'user_btn1' is not declared("/home/shaw/GW/IDE/bin/fpga_project/src/toplevel.v":37)
ERROR (EX3872) : 'user_btn0' is not declared("/home/shaw/GW/IDE/bin/fpga_project/src/toplevel.v":37)
ERROR (EX3872) : 'tck' is not declared("/home/shaw/GW/IDE/bin/fpga_project/src/toplevel.v":38)
ERROR (EX3872) : 'tms' is not declared("/home/shaw/GW/IDE/bin/fpga_project/src/toplevel.v":38)
ERROR (EX3872) : 'tdi' is not declared("/home/shaw/GW/IDE/bin/fpga_project/src/toplevel.v":38)
ERROR (EX3872) : 'trst' is not declared("/home/shaw/GW/IDE/bin/fpga_project/src/toplevel.v":38)
ERROR (EX3928) : Module 'toplevel' is ignored due to previous errors("/home/shaw/GW/IDE/bin/fpga_project/src/toplevel.v":65)
Verilog file '/home/shaw/GW/IDE/bin/fpga_project/src/toplevel.v' ignored due to errors
GowinSynthesis finish
