#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Sep  7 12:27:32 2017
# Process ID: 8475
# Current directory: /home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_DIV_CLK/Lab1_DIV_CLK.runs/synth_1
# Command line: vivado -log top_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl
# Log file: /home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_DIV_CLK/Lab1_DIV_CLK.runs/synth_1/top_module.vds
# Journal file: /home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_DIV_CLK/Lab1_DIV_CLK.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8487 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1154.520 ; gain = 56.992 ; free physical = 2387 ; free virtual = 6037
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_DIV_CLK/Lab1_DIV_CLK.srcs/sources_1/new/top_module.vhd:14]
INFO: [Synth 8-3491] module 'mux_4x1' declared at '/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_DIV_CLK/Lab1_DIV_CLK.srcs/sources_1/new/mux_4x1.vhd:4' bound to instance 'mymux_1' of component 'mux_4x1' [/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_DIV_CLK/Lab1_DIV_CLK.srcs/sources_1/new/top_module.vhd:51]
INFO: [Synth 8-638] synthesizing module 'mux_4x1' [/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_DIV_CLK/Lab1_DIV_CLK.srcs/sources_1/new/mux_4x1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'mux_4x1' (1#1) [/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_DIV_CLK/Lab1_DIV_CLK.srcs/sources_1/new/mux_4x1.vhd:14]
INFO: [Synth 8-3491] module 'mux_4x1' declared at '/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_DIV_CLK/Lab1_DIV_CLK.srcs/sources_1/new/mux_4x1.vhd:4' bound to instance 'mymux_2' of component 'mux_4x1' [/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_DIV_CLK/Lab1_DIV_CLK.srcs/sources_1/new/top_module.vhd:60]
INFO: [Synth 8-3491] module 'mux_4x1' declared at '/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_DIV_CLK/Lab1_DIV_CLK.srcs/sources_1/new/mux_4x1.vhd:4' bound to instance 'mymux_3' of component 'mux_4x1' [/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_DIV_CLK/Lab1_DIV_CLK.srcs/sources_1/new/top_module.vhd:69]
INFO: [Synth 8-3491] module 'mux_4x1' declared at '/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_DIV_CLK/Lab1_DIV_CLK.srcs/sources_1/new/mux_4x1.vhd:4' bound to instance 'mymux_4' of component 'mux_4x1' [/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_DIV_CLK/Lab1_DIV_CLK.srcs/sources_1/new/top_module.vhd:78]
INFO: [Synth 8-3491] module 'div_clk' declared at '/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_DIV_CLK/Lab1_DIV_CLK.srcs/sources_1/new/div_clk.vhd:6' bound to instance 'clkdiv_1' of component 'div_clk' [/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_DIV_CLK/Lab1_DIV_CLK.srcs/sources_1/new/top_module.vhd:87]
INFO: [Synth 8-638] synthesizing module 'div_clk' [/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_DIV_CLK/Lab1_DIV_CLK.srcs/sources_1/new/div_clk.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'div_clk' (2#1) [/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_DIV_CLK/Lab1_DIV_CLK.srcs/sources_1/new/div_clk.vhd:14]
INFO: [Synth 8-3491] module 'div_clk' declared at '/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_DIV_CLK/Lab1_DIV_CLK.srcs/sources_1/new/div_clk.vhd:6' bound to instance 'clkdiv_2' of component 'div_clk' [/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_DIV_CLK/Lab1_DIV_CLK.srcs/sources_1/new/top_module.vhd:94]
INFO: [Synth 8-3491] module 'div_clk' declared at '/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_DIV_CLK/Lab1_DIV_CLK.srcs/sources_1/new/div_clk.vhd:6' bound to instance 'clkdiv_3' of component 'div_clk' [/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_DIV_CLK/Lab1_DIV_CLK.srcs/sources_1/new/top_module.vhd:101]
INFO: [Synth 8-3491] module 'div_clk' declared at '/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_DIV_CLK/Lab1_DIV_CLK.srcs/sources_1/new/div_clk.vhd:6' bound to instance 'clkdiv_4' of component 'div_clk' [/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_DIV_CLK/Lab1_DIV_CLK.srcs/sources_1/new/top_module.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'top_module' (3#1) [/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_DIV_CLK/Lab1_DIV_CLK.srcs/sources_1/new/top_module.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1196.027 ; gain = 98.500 ; free physical = 2397 ; free virtual = 6047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1196.027 ; gain = 98.500 ; free physical = 2397 ; free virtual = 6047
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_DIV_CLK/Lab1_DIV_CLK.srcs/constrs_1/imports/Lab1_DIV_CLK/Basys3_Master.xdc]
Finished Parsing XDC File [/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_DIV_CLK/Lab1_DIV_CLK.srcs/constrs_1/imports/Lab1_DIV_CLK/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_DIV_CLK/Lab1_DIV_CLK.srcs/constrs_1/imports/Lab1_DIV_CLK/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1535.852 ; gain = 0.000 ; free physical = 2080 ; free virtual = 5724
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1535.855 ; gain = 438.328 ; free physical = 2245 ; free virtual = 5889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1535.855 ; gain = 438.328 ; free physical = 2245 ; free virtual = 5889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1535.855 ; gain = 438.328 ; free physical = 2245 ; free virtual = 5889
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_DIV_CLK/Lab1_DIV_CLK.srcs/sources_1/new/div_clk.vhd:25]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1535.855 ; gain = 438.328 ; free physical = 2238 ; free virtual = 5882
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     27 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mux_4x1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     27 Bit        Muxes := 1     
Module div_clk 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_DIV_CLK/Lab1_DIV_CLK.srcs/sources_1/new/div_clk.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_DIV_CLK/Lab1_DIV_CLK.srcs/sources_1/new/div_clk.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_DIV_CLK/Lab1_DIV_CLK.srcs/sources_1/new/div_clk.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_DIV_CLK/Lab1_DIV_CLK.srcs/sources_1/new/div_clk.vhd:25]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1535.855 ; gain = 438.328 ; free physical = 2228 ; free virtual = 5872
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1535.855 ; gain = 438.328 ; free physical = 2105 ; free virtual = 5749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1535.855 ; gain = 438.328 ; free physical = 2102 ; free virtual = 5746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1535.855 ; gain = 438.328 ; free physical = 2102 ; free virtual = 5746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1535.855 ; gain = 438.328 ; free physical = 2102 ; free virtual = 5746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1535.855 ; gain = 438.328 ; free physical = 2102 ; free virtual = 5746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1535.855 ; gain = 438.328 ; free physical = 2102 ; free virtual = 5746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1535.855 ; gain = 438.328 ; free physical = 2102 ; free virtual = 5746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1535.855 ; gain = 438.328 ; free physical = 2102 ; free virtual = 5746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1535.855 ; gain = 438.328 ; free physical = 2102 ; free virtual = 5746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    40|
|3     |LUT1   |   108|
|4     |LUT2   |     8|
|5     |LUT3   |     4|
|6     |LUT5   |    32|
|7     |FDRE   |   112|
|8     |IBUF   |    10|
|9     |OBUF   |     4|
+------+-------+------+

Report Instance Areas: 
+------+-----------+----------+------+
|      |Instance   |Module    |Cells |
+------+-----------+----------+------+
|1     |top        |          |   319|
|2     |  clkdiv_1 |div_clk   |    76|
|3     |  clkdiv_2 |div_clk_0 |    76|
|4     |  clkdiv_3 |div_clk_1 |    76|
|5     |  clkdiv_4 |div_clk_2 |    76|
+------+-----------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1535.855 ; gain = 438.328 ; free physical = 2102 ; free virtual = 5746
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1535.855 ; gain = 98.504 ; free physical = 2157 ; free virtual = 5802
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1535.859 ; gain = 438.328 ; free physical = 2159 ; free virtual = 5803
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

25 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1535.859 ; gain = 450.918 ; free physical = 2130 ; free virtual = 5775
INFO: [Common 17-1381] The checkpoint '/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Lab1_DIV_CLK/Lab1_DIV_CLK.runs/synth_1/top_module.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1535.859 ; gain = 0.000 ; free physical = 2131 ; free virtual = 5775
INFO: [Common 17-206] Exiting Vivado at Thu Sep  7 12:28:24 2017...
