// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_21 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
output  [10:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_298_p2;
reg   [0:0] icmp_ln86_reg_1286;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1286_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1286_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1286_pp0_iter3_reg;
wire   [0:0] icmp_ln86_592_fu_304_p2;
reg   [0:0] icmp_ln86_592_reg_1297;
wire   [0:0] icmp_ln86_593_fu_310_p2;
reg   [0:0] icmp_ln86_593_reg_1302;
reg   [0:0] icmp_ln86_593_reg_1302_pp0_iter1_reg;
reg   [0:0] icmp_ln86_593_reg_1302_pp0_iter2_reg;
wire   [0:0] icmp_ln86_594_fu_316_p2;
reg   [0:0] icmp_ln86_594_reg_1308;
wire   [0:0] icmp_ln86_595_fu_322_p2;
reg   [0:0] icmp_ln86_595_reg_1314;
reg   [0:0] icmp_ln86_595_reg_1314_pp0_iter1_reg;
wire   [0:0] icmp_ln86_596_fu_328_p2;
reg   [0:0] icmp_ln86_596_reg_1320;
reg   [0:0] icmp_ln86_596_reg_1320_pp0_iter1_reg;
reg   [0:0] icmp_ln86_596_reg_1320_pp0_iter2_reg;
reg   [0:0] icmp_ln86_596_reg_1320_pp0_iter3_reg;
wire   [0:0] icmp_ln86_597_fu_334_p2;
reg   [0:0] icmp_ln86_597_reg_1326;
reg   [0:0] icmp_ln86_597_reg_1326_pp0_iter1_reg;
reg   [0:0] icmp_ln86_597_reg_1326_pp0_iter2_reg;
reg   [0:0] icmp_ln86_597_reg_1326_pp0_iter3_reg;
wire   [0:0] icmp_ln86_598_fu_340_p2;
reg   [0:0] icmp_ln86_598_reg_1332;
wire   [0:0] icmp_ln86_599_fu_346_p2;
reg   [0:0] icmp_ln86_599_reg_1338;
reg   [0:0] icmp_ln86_599_reg_1338_pp0_iter1_reg;
wire   [0:0] icmp_ln86_600_fu_352_p2;
reg   [0:0] icmp_ln86_600_reg_1344;
reg   [0:0] icmp_ln86_600_reg_1344_pp0_iter1_reg;
reg   [0:0] icmp_ln86_600_reg_1344_pp0_iter2_reg;
wire   [0:0] icmp_ln86_601_fu_358_p2;
reg   [0:0] icmp_ln86_601_reg_1350;
reg   [0:0] icmp_ln86_601_reg_1350_pp0_iter1_reg;
reg   [0:0] icmp_ln86_601_reg_1350_pp0_iter2_reg;
reg   [0:0] icmp_ln86_601_reg_1350_pp0_iter3_reg;
wire   [0:0] icmp_ln86_602_fu_364_p2;
reg   [0:0] icmp_ln86_602_reg_1356;
reg   [0:0] icmp_ln86_602_reg_1356_pp0_iter1_reg;
reg   [0:0] icmp_ln86_602_reg_1356_pp0_iter2_reg;
reg   [0:0] icmp_ln86_602_reg_1356_pp0_iter3_reg;
wire   [0:0] icmp_ln86_603_fu_370_p2;
reg   [0:0] icmp_ln86_603_reg_1362;
reg   [0:0] icmp_ln86_603_reg_1362_pp0_iter1_reg;
reg   [0:0] icmp_ln86_603_reg_1362_pp0_iter2_reg;
reg   [0:0] icmp_ln86_603_reg_1362_pp0_iter3_reg;
reg   [0:0] icmp_ln86_603_reg_1362_pp0_iter4_reg;
wire   [0:0] icmp_ln86_604_fu_376_p2;
reg   [0:0] icmp_ln86_604_reg_1368;
reg   [0:0] icmp_ln86_604_reg_1368_pp0_iter1_reg;
reg   [0:0] icmp_ln86_604_reg_1368_pp0_iter2_reg;
reg   [0:0] icmp_ln86_604_reg_1368_pp0_iter3_reg;
reg   [0:0] icmp_ln86_604_reg_1368_pp0_iter4_reg;
reg   [0:0] icmp_ln86_604_reg_1368_pp0_iter5_reg;
wire   [0:0] icmp_ln86_605_fu_382_p2;
reg   [0:0] icmp_ln86_605_reg_1374;
reg   [0:0] icmp_ln86_605_reg_1374_pp0_iter1_reg;
reg   [0:0] icmp_ln86_605_reg_1374_pp0_iter2_reg;
reg   [0:0] icmp_ln86_605_reg_1374_pp0_iter3_reg;
reg   [0:0] icmp_ln86_605_reg_1374_pp0_iter4_reg;
reg   [0:0] icmp_ln86_605_reg_1374_pp0_iter5_reg;
reg   [0:0] icmp_ln86_605_reg_1374_pp0_iter6_reg;
wire   [0:0] icmp_ln86_606_fu_388_p2;
reg   [0:0] icmp_ln86_606_reg_1380;
reg   [0:0] icmp_ln86_606_reg_1380_pp0_iter1_reg;
wire   [0:0] icmp_ln86_607_fu_394_p2;
reg   [0:0] icmp_ln86_607_reg_1385;
wire   [0:0] icmp_ln86_608_fu_400_p2;
reg   [0:0] icmp_ln86_608_reg_1390;
reg   [0:0] icmp_ln86_608_reg_1390_pp0_iter1_reg;
wire   [0:0] icmp_ln86_609_fu_406_p2;
reg   [0:0] icmp_ln86_609_reg_1395;
reg   [0:0] icmp_ln86_609_reg_1395_pp0_iter1_reg;
wire   [0:0] icmp_ln86_610_fu_412_p2;
reg   [0:0] icmp_ln86_610_reg_1400;
reg   [0:0] icmp_ln86_610_reg_1400_pp0_iter1_reg;
reg   [0:0] icmp_ln86_610_reg_1400_pp0_iter2_reg;
wire   [0:0] icmp_ln86_611_fu_418_p2;
reg   [0:0] icmp_ln86_611_reg_1405;
reg   [0:0] icmp_ln86_611_reg_1405_pp0_iter1_reg;
reg   [0:0] icmp_ln86_611_reg_1405_pp0_iter2_reg;
wire   [0:0] icmp_ln86_612_fu_424_p2;
reg   [0:0] icmp_ln86_612_reg_1410;
reg   [0:0] icmp_ln86_612_reg_1410_pp0_iter1_reg;
reg   [0:0] icmp_ln86_612_reg_1410_pp0_iter2_reg;
wire   [0:0] icmp_ln86_613_fu_430_p2;
reg   [0:0] icmp_ln86_613_reg_1415;
reg   [0:0] icmp_ln86_613_reg_1415_pp0_iter1_reg;
reg   [0:0] icmp_ln86_613_reg_1415_pp0_iter2_reg;
reg   [0:0] icmp_ln86_613_reg_1415_pp0_iter3_reg;
wire   [0:0] icmp_ln86_614_fu_436_p2;
reg   [0:0] icmp_ln86_614_reg_1420;
reg   [0:0] icmp_ln86_614_reg_1420_pp0_iter1_reg;
reg   [0:0] icmp_ln86_614_reg_1420_pp0_iter2_reg;
reg   [0:0] icmp_ln86_614_reg_1420_pp0_iter3_reg;
wire   [0:0] icmp_ln86_615_fu_442_p2;
reg   [0:0] icmp_ln86_615_reg_1425;
reg   [0:0] icmp_ln86_615_reg_1425_pp0_iter1_reg;
reg   [0:0] icmp_ln86_615_reg_1425_pp0_iter2_reg;
reg   [0:0] icmp_ln86_615_reg_1425_pp0_iter3_reg;
wire   [0:0] icmp_ln86_616_fu_448_p2;
reg   [0:0] icmp_ln86_616_reg_1430;
reg   [0:0] icmp_ln86_616_reg_1430_pp0_iter1_reg;
reg   [0:0] icmp_ln86_616_reg_1430_pp0_iter2_reg;
reg   [0:0] icmp_ln86_616_reg_1430_pp0_iter3_reg;
reg   [0:0] icmp_ln86_616_reg_1430_pp0_iter4_reg;
wire   [0:0] icmp_ln86_617_fu_454_p2;
reg   [0:0] icmp_ln86_617_reg_1435;
reg   [0:0] icmp_ln86_617_reg_1435_pp0_iter1_reg;
reg   [0:0] icmp_ln86_617_reg_1435_pp0_iter2_reg;
reg   [0:0] icmp_ln86_617_reg_1435_pp0_iter3_reg;
reg   [0:0] icmp_ln86_617_reg_1435_pp0_iter4_reg;
wire   [0:0] icmp_ln86_618_fu_460_p2;
reg   [0:0] icmp_ln86_618_reg_1440;
reg   [0:0] icmp_ln86_618_reg_1440_pp0_iter1_reg;
reg   [0:0] icmp_ln86_618_reg_1440_pp0_iter2_reg;
reg   [0:0] icmp_ln86_618_reg_1440_pp0_iter3_reg;
reg   [0:0] icmp_ln86_618_reg_1440_pp0_iter4_reg;
wire   [0:0] icmp_ln86_619_fu_466_p2;
reg   [0:0] icmp_ln86_619_reg_1445;
reg   [0:0] icmp_ln86_619_reg_1445_pp0_iter1_reg;
reg   [0:0] icmp_ln86_619_reg_1445_pp0_iter2_reg;
reg   [0:0] icmp_ln86_619_reg_1445_pp0_iter3_reg;
reg   [0:0] icmp_ln86_619_reg_1445_pp0_iter4_reg;
reg   [0:0] icmp_ln86_619_reg_1445_pp0_iter5_reg;
wire   [0:0] icmp_ln86_620_fu_472_p2;
reg   [0:0] icmp_ln86_620_reg_1450;
reg   [0:0] icmp_ln86_620_reg_1450_pp0_iter1_reg;
reg   [0:0] icmp_ln86_620_reg_1450_pp0_iter2_reg;
reg   [0:0] icmp_ln86_620_reg_1450_pp0_iter3_reg;
reg   [0:0] icmp_ln86_620_reg_1450_pp0_iter4_reg;
reg   [0:0] icmp_ln86_620_reg_1450_pp0_iter5_reg;
wire   [0:0] icmp_ln86_621_fu_478_p2;
reg   [0:0] icmp_ln86_621_reg_1455;
reg   [0:0] icmp_ln86_621_reg_1455_pp0_iter1_reg;
reg   [0:0] icmp_ln86_621_reg_1455_pp0_iter2_reg;
reg   [0:0] icmp_ln86_621_reg_1455_pp0_iter3_reg;
reg   [0:0] icmp_ln86_621_reg_1455_pp0_iter4_reg;
reg   [0:0] icmp_ln86_621_reg_1455_pp0_iter5_reg;
reg   [0:0] icmp_ln86_621_reg_1455_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_484_p2;
reg   [0:0] and_ln102_reg_1460;
reg   [0:0] and_ln102_reg_1460_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1460_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_495_p2;
reg   [0:0] and_ln104_reg_1470;
wire   [0:0] and_ln102_570_fu_500_p2;
reg   [0:0] and_ln102_570_reg_1476;
wire   [0:0] and_ln104_121_fu_509_p2;
reg   [0:0] and_ln104_121_reg_1483;
wire   [0:0] and_ln102_574_fu_514_p2;
reg   [0:0] and_ln102_574_reg_1488;
wire   [0:0] and_ln102_575_fu_524_p2;
reg   [0:0] and_ln102_575_reg_1494;
wire   [0:0] or_ln117_fu_540_p2;
reg   [0:0] or_ln117_reg_1500;
wire   [0:0] xor_ln104_fu_546_p2;
reg   [0:0] xor_ln104_reg_1505;
wire   [0:0] and_ln102_571_fu_551_p2;
reg   [0:0] and_ln102_571_reg_1511;
wire   [0:0] and_ln104_122_fu_560_p2;
reg   [0:0] and_ln104_122_reg_1517;
reg   [0:0] and_ln104_122_reg_1517_pp0_iter3_reg;
wire   [0:0] and_ln102_576_fu_570_p2;
reg   [0:0] and_ln102_576_reg_1523;
wire   [3:0] select_ln117_578_fu_671_p3;
reg   [3:0] select_ln117_578_reg_1528;
wire   [0:0] or_ln117_551_fu_678_p2;
reg   [0:0] or_ln117_551_reg_1533;
wire   [0:0] and_ln102_569_fu_683_p2;
reg   [0:0] and_ln102_569_reg_1539;
wire   [0:0] and_ln104_120_fu_692_p2;
reg   [0:0] and_ln104_120_reg_1545;
wire   [0:0] and_ln102_572_fu_697_p2;
reg   [0:0] and_ln102_572_reg_1551;
wire   [0:0] and_ln102_578_fu_711_p2;
reg   [0:0] and_ln102_578_reg_1557;
wire   [0:0] or_ln117_555_fu_785_p2;
reg   [0:0] or_ln117_555_reg_1563;
wire   [3:0] select_ln117_584_fu_799_p3;
reg   [3:0] select_ln117_584_reg_1568;
wire   [0:0] and_ln104_123_fu_812_p2;
reg   [0:0] and_ln104_123_reg_1573;
wire   [0:0] and_ln102_573_fu_817_p2;
reg   [0:0] and_ln102_573_reg_1578;
reg   [0:0] and_ln102_573_reg_1578_pp0_iter5_reg;
wire   [0:0] and_ln104_124_fu_826_p2;
reg   [0:0] and_ln104_124_reg_1585;
reg   [0:0] and_ln104_124_reg_1585_pp0_iter5_reg;
reg   [0:0] and_ln104_124_reg_1585_pp0_iter6_reg;
wire   [0:0] and_ln102_579_fu_841_p2;
reg   [0:0] and_ln102_579_reg_1591;
wire   [0:0] or_ln117_560_fu_924_p2;
reg   [0:0] or_ln117_560_reg_1596;
wire   [4:0] select_ln117_590_fu_936_p3;
reg   [4:0] select_ln117_590_reg_1601;
wire   [0:0] or_ln117_562_fu_944_p2;
reg   [0:0] or_ln117_562_reg_1606;
wire   [0:0] or_ln117_564_fu_950_p2;
reg   [0:0] or_ln117_564_reg_1612;
reg   [0:0] or_ln117_564_reg_1612_pp0_iter5_reg;
wire   [0:0] or_ln117_566_fu_1026_p2;
reg   [0:0] or_ln117_566_reg_1620;
wire   [4:0] select_ln117_596_fu_1039_p3;
reg   [4:0] select_ln117_596_reg_1625;
wire   [0:0] or_ln117_570_fu_1101_p2;
reg   [0:0] or_ln117_570_reg_1630;
wire   [4:0] select_ln117_600_fu_1115_p3;
reg   [4:0] select_ln117_600_reg_1635;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_287_fu_490_p2;
wire   [0:0] xor_ln104_289_fu_504_p2;
wire   [0:0] xor_ln104_293_fu_519_p2;
wire   [0:0] and_ln102_598_fu_529_p2;
wire   [0:0] and_ln102_583_fu_534_p2;
wire   [0:0] xor_ln104_290_fu_555_p2;
wire   [0:0] xor_ln104_294_fu_565_p2;
wire   [0:0] and_ln102_599_fu_583_p2;
wire   [0:0] and_ln102_582_fu_575_p2;
wire   [0:0] xor_ln117_fu_593_p2;
wire   [1:0] zext_ln117_fu_599_p1;
wire   [1:0] select_ln117_fu_603_p3;
wire   [1:0] select_ln117_573_fu_610_p3;
wire   [0:0] and_ln102_584_fu_579_p2;
wire   [2:0] zext_ln117_64_fu_617_p1;
wire   [0:0] or_ln117_547_fu_621_p2;
wire   [2:0] select_ln117_574_fu_626_p3;
wire   [0:0] or_ln117_548_fu_633_p2;
wire   [0:0] and_ln102_585_fu_588_p2;
wire   [2:0] select_ln117_575_fu_637_p3;
wire   [0:0] or_ln117_549_fu_645_p2;
wire   [2:0] select_ln117_576_fu_651_p3;
wire   [2:0] select_ln117_577_fu_659_p3;
wire   [3:0] zext_ln117_65_fu_667_p1;
wire   [0:0] xor_ln104_288_fu_687_p2;
wire   [0:0] xor_ln104_295_fu_702_p2;
wire   [0:0] and_ln102_600_fu_720_p2;
wire   [0:0] and_ln102_577_fu_707_p2;
wire   [0:0] and_ln102_586_fu_716_p2;
wire   [0:0] or_ln117_550_fu_735_p2;
wire   [0:0] and_ln102_587_fu_725_p2;
wire   [3:0] select_ln117_579_fu_740_p3;
wire   [0:0] or_ln117_552_fu_747_p2;
wire   [3:0] select_ln117_580_fu_752_p3;
wire   [0:0] or_ln117_553_fu_759_p2;
wire   [0:0] and_ln102_588_fu_730_p2;
wire   [3:0] select_ln117_581_fu_763_p3;
wire   [0:0] or_ln117_554_fu_771_p2;
wire   [3:0] select_ln117_582_fu_777_p3;
wire   [3:0] select_ln117_583_fu_791_p3;
wire   [0:0] xor_ln104_291_fu_807_p2;
wire   [0:0] xor_ln104_292_fu_821_p2;
wire   [0:0] xor_ln104_296_fu_831_p2;
wire   [0:0] and_ln102_601_fu_846_p2;
wire   [0:0] xor_ln104_297_fu_836_p2;
wire   [0:0] and_ln102_602_fu_860_p2;
wire   [0:0] and_ln102_589_fu_851_p2;
wire   [0:0] or_ln117_556_fu_870_p2;
wire   [3:0] select_ln117_585_fu_875_p3;
wire   [0:0] and_ln102_590_fu_856_p2;
wire   [4:0] zext_ln117_66_fu_882_p1;
wire   [0:0] or_ln117_557_fu_886_p2;
wire   [4:0] select_ln117_586_fu_891_p3;
wire   [0:0] or_ln117_558_fu_898_p2;
wire   [0:0] and_ln102_591_fu_865_p2;
wire   [4:0] select_ln117_587_fu_902_p3;
wire   [0:0] or_ln117_559_fu_910_p2;
wire   [4:0] select_ln117_588_fu_916_p3;
wire   [4:0] select_ln117_589_fu_928_p3;
wire   [0:0] xor_ln104_298_fu_954_p2;
wire   [0:0] and_ln102_603_fu_967_p2;
wire   [0:0] and_ln102_580_fu_959_p2;
wire   [0:0] and_ln102_592_fu_963_p2;
wire   [0:0] or_ln117_561_fu_982_p2;
wire   [0:0] and_ln102_593_fu_972_p2;
wire   [4:0] select_ln117_591_fu_987_p3;
wire   [0:0] or_ln117_563_fu_994_p2;
wire   [4:0] select_ln117_592_fu_999_p3;
wire   [0:0] and_ln102_594_fu_977_p2;
wire   [4:0] select_ln117_593_fu_1006_p3;
wire   [0:0] or_ln117_565_fu_1014_p2;
wire   [4:0] select_ln117_594_fu_1019_p3;
wire   [4:0] select_ln117_595_fu_1031_p3;
wire   [0:0] xor_ln104_299_fu_1047_p2;
wire   [0:0] and_ln102_604_fu_1056_p2;
wire   [0:0] and_ln102_581_fu_1052_p2;
wire   [0:0] and_ln102_595_fu_1061_p2;
wire   [0:0] or_ln117_567_fu_1071_p2;
wire   [0:0] or_ln117_568_fu_1076_p2;
wire   [0:0] and_ln102_596_fu_1066_p2;
wire   [4:0] select_ln117_597_fu_1080_p3;
wire   [0:0] or_ln117_569_fu_1087_p2;
wire   [4:0] select_ln117_598_fu_1093_p3;
wire   [4:0] select_ln117_599_fu_1107_p3;
wire   [0:0] xor_ln104_300_fu_1123_p2;
wire   [0:0] and_ln102_605_fu_1128_p2;
wire   [0:0] and_ln102_597_fu_1133_p2;
wire   [0:0] or_ln117_571_fu_1138_p2;
wire   [10:0] agg_result_fu_1150_p65;
wire   [4:0] agg_result_fu_1150_p66;
wire   [10:0] agg_result_fu_1150_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
wire   [4:0] agg_result_fu_1150_p1;
wire   [4:0] agg_result_fu_1150_p3;
wire   [4:0] agg_result_fu_1150_p5;
wire   [4:0] agg_result_fu_1150_p7;
wire   [4:0] agg_result_fu_1150_p9;
wire   [4:0] agg_result_fu_1150_p11;
wire   [4:0] agg_result_fu_1150_p13;
wire   [4:0] agg_result_fu_1150_p15;
wire   [4:0] agg_result_fu_1150_p17;
wire   [4:0] agg_result_fu_1150_p19;
wire   [4:0] agg_result_fu_1150_p21;
wire   [4:0] agg_result_fu_1150_p23;
wire   [4:0] agg_result_fu_1150_p25;
wire   [4:0] agg_result_fu_1150_p27;
wire   [4:0] agg_result_fu_1150_p29;
wire   [4:0] agg_result_fu_1150_p31;
wire  signed [4:0] agg_result_fu_1150_p33;
wire  signed [4:0] agg_result_fu_1150_p35;
wire  signed [4:0] agg_result_fu_1150_p37;
wire  signed [4:0] agg_result_fu_1150_p39;
wire  signed [4:0] agg_result_fu_1150_p41;
wire  signed [4:0] agg_result_fu_1150_p43;
wire  signed [4:0] agg_result_fu_1150_p45;
wire  signed [4:0] agg_result_fu_1150_p47;
wire  signed [4:0] agg_result_fu_1150_p49;
wire  signed [4:0] agg_result_fu_1150_p51;
wire  signed [4:0] agg_result_fu_1150_p53;
wire  signed [4:0] agg_result_fu_1150_p55;
wire  signed [4:0] agg_result_fu_1150_p57;
wire  signed [4:0] agg_result_fu_1150_p59;
wire  signed [4:0] agg_result_fu_1150_p61;
wire  signed [4:0] agg_result_fu_1150_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_11_1_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 11 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 11 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 11 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 11 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 11 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 11 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 11 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 11 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 11 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 11 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 11 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 11 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 11 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 11 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 11 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 11 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 11 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 11 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 11 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 11 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 11 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 11 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 11 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 11 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 11 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 11 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 11 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 11 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 11 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 11 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 11 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 11 ),
    .def_WIDTH( 11 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 11 ))
sparsemux_65_5_11_1_1_x_U130(
    .din0(11'd132),
    .din1(11'd4),
    .din2(11'd1939),
    .din3(11'd1245),
    .din4(11'd1799),
    .din5(11'd1972),
    .din6(11'd1212),
    .din7(11'd1727),
    .din8(11'd272),
    .din9(11'd501),
    .din10(11'd334),
    .din11(11'd1881),
    .din12(11'd1818),
    .din13(11'd361),
    .din14(11'd1452),
    .din15(11'd1793),
    .din16(11'd1666),
    .din17(11'd226),
    .din18(11'd1667),
    .din19(11'd231),
    .din20(11'd1109),
    .din21(11'd1611),
    .din22(11'd1901),
    .din23(11'd1617),
    .din24(11'd7),
    .din25(11'd1631),
    .din26(11'd343),
    .din27(11'd1568),
    .din28(11'd1613),
    .din29(11'd1507),
    .din30(11'd1519),
    .din31(11'd1564),
    .def(agg_result_fu_1150_p65),
    .sel(agg_result_fu_1150_p66),
    .dout(agg_result_fu_1150_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_569_reg_1539 <= and_ln102_569_fu_683_p2;
        and_ln102_570_reg_1476 <= and_ln102_570_fu_500_p2;
        and_ln102_571_reg_1511 <= and_ln102_571_fu_551_p2;
        and_ln102_572_reg_1551 <= and_ln102_572_fu_697_p2;
        and_ln102_573_reg_1578 <= and_ln102_573_fu_817_p2;
        and_ln102_573_reg_1578_pp0_iter5_reg <= and_ln102_573_reg_1578;
        and_ln102_574_reg_1488 <= and_ln102_574_fu_514_p2;
        and_ln102_575_reg_1494 <= and_ln102_575_fu_524_p2;
        and_ln102_576_reg_1523 <= and_ln102_576_fu_570_p2;
        and_ln102_578_reg_1557 <= and_ln102_578_fu_711_p2;
        and_ln102_579_reg_1591 <= and_ln102_579_fu_841_p2;
        and_ln102_reg_1460 <= and_ln102_fu_484_p2;
        and_ln102_reg_1460_pp0_iter1_reg <= and_ln102_reg_1460;
        and_ln102_reg_1460_pp0_iter2_reg <= and_ln102_reg_1460_pp0_iter1_reg;
        and_ln104_120_reg_1545 <= and_ln104_120_fu_692_p2;
        and_ln104_121_reg_1483 <= and_ln104_121_fu_509_p2;
        and_ln104_122_reg_1517 <= and_ln104_122_fu_560_p2;
        and_ln104_122_reg_1517_pp0_iter3_reg <= and_ln104_122_reg_1517;
        and_ln104_123_reg_1573 <= and_ln104_123_fu_812_p2;
        and_ln104_124_reg_1585 <= and_ln104_124_fu_826_p2;
        and_ln104_124_reg_1585_pp0_iter5_reg <= and_ln104_124_reg_1585;
        and_ln104_124_reg_1585_pp0_iter6_reg <= and_ln104_124_reg_1585_pp0_iter5_reg;
        and_ln104_reg_1470 <= and_ln104_fu_495_p2;
        icmp_ln86_592_reg_1297 <= icmp_ln86_592_fu_304_p2;
        icmp_ln86_593_reg_1302 <= icmp_ln86_593_fu_310_p2;
        icmp_ln86_593_reg_1302_pp0_iter1_reg <= icmp_ln86_593_reg_1302;
        icmp_ln86_593_reg_1302_pp0_iter2_reg <= icmp_ln86_593_reg_1302_pp0_iter1_reg;
        icmp_ln86_594_reg_1308 <= icmp_ln86_594_fu_316_p2;
        icmp_ln86_595_reg_1314 <= icmp_ln86_595_fu_322_p2;
        icmp_ln86_595_reg_1314_pp0_iter1_reg <= icmp_ln86_595_reg_1314;
        icmp_ln86_596_reg_1320 <= icmp_ln86_596_fu_328_p2;
        icmp_ln86_596_reg_1320_pp0_iter1_reg <= icmp_ln86_596_reg_1320;
        icmp_ln86_596_reg_1320_pp0_iter2_reg <= icmp_ln86_596_reg_1320_pp0_iter1_reg;
        icmp_ln86_596_reg_1320_pp0_iter3_reg <= icmp_ln86_596_reg_1320_pp0_iter2_reg;
        icmp_ln86_597_reg_1326 <= icmp_ln86_597_fu_334_p2;
        icmp_ln86_597_reg_1326_pp0_iter1_reg <= icmp_ln86_597_reg_1326;
        icmp_ln86_597_reg_1326_pp0_iter2_reg <= icmp_ln86_597_reg_1326_pp0_iter1_reg;
        icmp_ln86_597_reg_1326_pp0_iter3_reg <= icmp_ln86_597_reg_1326_pp0_iter2_reg;
        icmp_ln86_598_reg_1332 <= icmp_ln86_598_fu_340_p2;
        icmp_ln86_599_reg_1338 <= icmp_ln86_599_fu_346_p2;
        icmp_ln86_599_reg_1338_pp0_iter1_reg <= icmp_ln86_599_reg_1338;
        icmp_ln86_600_reg_1344 <= icmp_ln86_600_fu_352_p2;
        icmp_ln86_600_reg_1344_pp0_iter1_reg <= icmp_ln86_600_reg_1344;
        icmp_ln86_600_reg_1344_pp0_iter2_reg <= icmp_ln86_600_reg_1344_pp0_iter1_reg;
        icmp_ln86_601_reg_1350 <= icmp_ln86_601_fu_358_p2;
        icmp_ln86_601_reg_1350_pp0_iter1_reg <= icmp_ln86_601_reg_1350;
        icmp_ln86_601_reg_1350_pp0_iter2_reg <= icmp_ln86_601_reg_1350_pp0_iter1_reg;
        icmp_ln86_601_reg_1350_pp0_iter3_reg <= icmp_ln86_601_reg_1350_pp0_iter2_reg;
        icmp_ln86_602_reg_1356 <= icmp_ln86_602_fu_364_p2;
        icmp_ln86_602_reg_1356_pp0_iter1_reg <= icmp_ln86_602_reg_1356;
        icmp_ln86_602_reg_1356_pp0_iter2_reg <= icmp_ln86_602_reg_1356_pp0_iter1_reg;
        icmp_ln86_602_reg_1356_pp0_iter3_reg <= icmp_ln86_602_reg_1356_pp0_iter2_reg;
        icmp_ln86_603_reg_1362 <= icmp_ln86_603_fu_370_p2;
        icmp_ln86_603_reg_1362_pp0_iter1_reg <= icmp_ln86_603_reg_1362;
        icmp_ln86_603_reg_1362_pp0_iter2_reg <= icmp_ln86_603_reg_1362_pp0_iter1_reg;
        icmp_ln86_603_reg_1362_pp0_iter3_reg <= icmp_ln86_603_reg_1362_pp0_iter2_reg;
        icmp_ln86_603_reg_1362_pp0_iter4_reg <= icmp_ln86_603_reg_1362_pp0_iter3_reg;
        icmp_ln86_604_reg_1368 <= icmp_ln86_604_fu_376_p2;
        icmp_ln86_604_reg_1368_pp0_iter1_reg <= icmp_ln86_604_reg_1368;
        icmp_ln86_604_reg_1368_pp0_iter2_reg <= icmp_ln86_604_reg_1368_pp0_iter1_reg;
        icmp_ln86_604_reg_1368_pp0_iter3_reg <= icmp_ln86_604_reg_1368_pp0_iter2_reg;
        icmp_ln86_604_reg_1368_pp0_iter4_reg <= icmp_ln86_604_reg_1368_pp0_iter3_reg;
        icmp_ln86_604_reg_1368_pp0_iter5_reg <= icmp_ln86_604_reg_1368_pp0_iter4_reg;
        icmp_ln86_605_reg_1374 <= icmp_ln86_605_fu_382_p2;
        icmp_ln86_605_reg_1374_pp0_iter1_reg <= icmp_ln86_605_reg_1374;
        icmp_ln86_605_reg_1374_pp0_iter2_reg <= icmp_ln86_605_reg_1374_pp0_iter1_reg;
        icmp_ln86_605_reg_1374_pp0_iter3_reg <= icmp_ln86_605_reg_1374_pp0_iter2_reg;
        icmp_ln86_605_reg_1374_pp0_iter4_reg <= icmp_ln86_605_reg_1374_pp0_iter3_reg;
        icmp_ln86_605_reg_1374_pp0_iter5_reg <= icmp_ln86_605_reg_1374_pp0_iter4_reg;
        icmp_ln86_605_reg_1374_pp0_iter6_reg <= icmp_ln86_605_reg_1374_pp0_iter5_reg;
        icmp_ln86_606_reg_1380 <= icmp_ln86_606_fu_388_p2;
        icmp_ln86_606_reg_1380_pp0_iter1_reg <= icmp_ln86_606_reg_1380;
        icmp_ln86_607_reg_1385 <= icmp_ln86_607_fu_394_p2;
        icmp_ln86_608_reg_1390 <= icmp_ln86_608_fu_400_p2;
        icmp_ln86_608_reg_1390_pp0_iter1_reg <= icmp_ln86_608_reg_1390;
        icmp_ln86_609_reg_1395 <= icmp_ln86_609_fu_406_p2;
        icmp_ln86_609_reg_1395_pp0_iter1_reg <= icmp_ln86_609_reg_1395;
        icmp_ln86_610_reg_1400 <= icmp_ln86_610_fu_412_p2;
        icmp_ln86_610_reg_1400_pp0_iter1_reg <= icmp_ln86_610_reg_1400;
        icmp_ln86_610_reg_1400_pp0_iter2_reg <= icmp_ln86_610_reg_1400_pp0_iter1_reg;
        icmp_ln86_611_reg_1405 <= icmp_ln86_611_fu_418_p2;
        icmp_ln86_611_reg_1405_pp0_iter1_reg <= icmp_ln86_611_reg_1405;
        icmp_ln86_611_reg_1405_pp0_iter2_reg <= icmp_ln86_611_reg_1405_pp0_iter1_reg;
        icmp_ln86_612_reg_1410 <= icmp_ln86_612_fu_424_p2;
        icmp_ln86_612_reg_1410_pp0_iter1_reg <= icmp_ln86_612_reg_1410;
        icmp_ln86_612_reg_1410_pp0_iter2_reg <= icmp_ln86_612_reg_1410_pp0_iter1_reg;
        icmp_ln86_613_reg_1415 <= icmp_ln86_613_fu_430_p2;
        icmp_ln86_613_reg_1415_pp0_iter1_reg <= icmp_ln86_613_reg_1415;
        icmp_ln86_613_reg_1415_pp0_iter2_reg <= icmp_ln86_613_reg_1415_pp0_iter1_reg;
        icmp_ln86_613_reg_1415_pp0_iter3_reg <= icmp_ln86_613_reg_1415_pp0_iter2_reg;
        icmp_ln86_614_reg_1420 <= icmp_ln86_614_fu_436_p2;
        icmp_ln86_614_reg_1420_pp0_iter1_reg <= icmp_ln86_614_reg_1420;
        icmp_ln86_614_reg_1420_pp0_iter2_reg <= icmp_ln86_614_reg_1420_pp0_iter1_reg;
        icmp_ln86_614_reg_1420_pp0_iter3_reg <= icmp_ln86_614_reg_1420_pp0_iter2_reg;
        icmp_ln86_615_reg_1425 <= icmp_ln86_615_fu_442_p2;
        icmp_ln86_615_reg_1425_pp0_iter1_reg <= icmp_ln86_615_reg_1425;
        icmp_ln86_615_reg_1425_pp0_iter2_reg <= icmp_ln86_615_reg_1425_pp0_iter1_reg;
        icmp_ln86_615_reg_1425_pp0_iter3_reg <= icmp_ln86_615_reg_1425_pp0_iter2_reg;
        icmp_ln86_616_reg_1430 <= icmp_ln86_616_fu_448_p2;
        icmp_ln86_616_reg_1430_pp0_iter1_reg <= icmp_ln86_616_reg_1430;
        icmp_ln86_616_reg_1430_pp0_iter2_reg <= icmp_ln86_616_reg_1430_pp0_iter1_reg;
        icmp_ln86_616_reg_1430_pp0_iter3_reg <= icmp_ln86_616_reg_1430_pp0_iter2_reg;
        icmp_ln86_616_reg_1430_pp0_iter4_reg <= icmp_ln86_616_reg_1430_pp0_iter3_reg;
        icmp_ln86_617_reg_1435 <= icmp_ln86_617_fu_454_p2;
        icmp_ln86_617_reg_1435_pp0_iter1_reg <= icmp_ln86_617_reg_1435;
        icmp_ln86_617_reg_1435_pp0_iter2_reg <= icmp_ln86_617_reg_1435_pp0_iter1_reg;
        icmp_ln86_617_reg_1435_pp0_iter3_reg <= icmp_ln86_617_reg_1435_pp0_iter2_reg;
        icmp_ln86_617_reg_1435_pp0_iter4_reg <= icmp_ln86_617_reg_1435_pp0_iter3_reg;
        icmp_ln86_618_reg_1440 <= icmp_ln86_618_fu_460_p2;
        icmp_ln86_618_reg_1440_pp0_iter1_reg <= icmp_ln86_618_reg_1440;
        icmp_ln86_618_reg_1440_pp0_iter2_reg <= icmp_ln86_618_reg_1440_pp0_iter1_reg;
        icmp_ln86_618_reg_1440_pp0_iter3_reg <= icmp_ln86_618_reg_1440_pp0_iter2_reg;
        icmp_ln86_618_reg_1440_pp0_iter4_reg <= icmp_ln86_618_reg_1440_pp0_iter3_reg;
        icmp_ln86_619_reg_1445 <= icmp_ln86_619_fu_466_p2;
        icmp_ln86_619_reg_1445_pp0_iter1_reg <= icmp_ln86_619_reg_1445;
        icmp_ln86_619_reg_1445_pp0_iter2_reg <= icmp_ln86_619_reg_1445_pp0_iter1_reg;
        icmp_ln86_619_reg_1445_pp0_iter3_reg <= icmp_ln86_619_reg_1445_pp0_iter2_reg;
        icmp_ln86_619_reg_1445_pp0_iter4_reg <= icmp_ln86_619_reg_1445_pp0_iter3_reg;
        icmp_ln86_619_reg_1445_pp0_iter5_reg <= icmp_ln86_619_reg_1445_pp0_iter4_reg;
        icmp_ln86_620_reg_1450 <= icmp_ln86_620_fu_472_p2;
        icmp_ln86_620_reg_1450_pp0_iter1_reg <= icmp_ln86_620_reg_1450;
        icmp_ln86_620_reg_1450_pp0_iter2_reg <= icmp_ln86_620_reg_1450_pp0_iter1_reg;
        icmp_ln86_620_reg_1450_pp0_iter3_reg <= icmp_ln86_620_reg_1450_pp0_iter2_reg;
        icmp_ln86_620_reg_1450_pp0_iter4_reg <= icmp_ln86_620_reg_1450_pp0_iter3_reg;
        icmp_ln86_620_reg_1450_pp0_iter5_reg <= icmp_ln86_620_reg_1450_pp0_iter4_reg;
        icmp_ln86_621_reg_1455 <= icmp_ln86_621_fu_478_p2;
        icmp_ln86_621_reg_1455_pp0_iter1_reg <= icmp_ln86_621_reg_1455;
        icmp_ln86_621_reg_1455_pp0_iter2_reg <= icmp_ln86_621_reg_1455_pp0_iter1_reg;
        icmp_ln86_621_reg_1455_pp0_iter3_reg <= icmp_ln86_621_reg_1455_pp0_iter2_reg;
        icmp_ln86_621_reg_1455_pp0_iter4_reg <= icmp_ln86_621_reg_1455_pp0_iter3_reg;
        icmp_ln86_621_reg_1455_pp0_iter5_reg <= icmp_ln86_621_reg_1455_pp0_iter4_reg;
        icmp_ln86_621_reg_1455_pp0_iter6_reg <= icmp_ln86_621_reg_1455_pp0_iter5_reg;
        icmp_ln86_reg_1286 <= icmp_ln86_fu_298_p2;
        icmp_ln86_reg_1286_pp0_iter1_reg <= icmp_ln86_reg_1286;
        icmp_ln86_reg_1286_pp0_iter2_reg <= icmp_ln86_reg_1286_pp0_iter1_reg;
        icmp_ln86_reg_1286_pp0_iter3_reg <= icmp_ln86_reg_1286_pp0_iter2_reg;
        or_ln117_551_reg_1533 <= or_ln117_551_fu_678_p2;
        or_ln117_555_reg_1563 <= or_ln117_555_fu_785_p2;
        or_ln117_560_reg_1596 <= or_ln117_560_fu_924_p2;
        or_ln117_562_reg_1606 <= or_ln117_562_fu_944_p2;
        or_ln117_564_reg_1612 <= or_ln117_564_fu_950_p2;
        or_ln117_564_reg_1612_pp0_iter5_reg <= or_ln117_564_reg_1612;
        or_ln117_566_reg_1620 <= or_ln117_566_fu_1026_p2;
        or_ln117_570_reg_1630 <= or_ln117_570_fu_1101_p2;
        or_ln117_reg_1500 <= or_ln117_fu_540_p2;
        select_ln117_578_reg_1528 <= select_ln117_578_fu_671_p3;
        select_ln117_584_reg_1568 <= select_ln117_584_fu_799_p3;
        select_ln117_590_reg_1601 <= select_ln117_590_fu_936_p3;
        select_ln117_596_reg_1625 <= select_ln117_596_fu_1039_p3;
        select_ln117_600_reg_1635 <= select_ln117_600_fu_1115_p3;
        xor_ln104_reg_1505 <= xor_ln104_fu_546_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
    end
end

assign agg_result_fu_1150_p65 = 'bx;

assign agg_result_fu_1150_p66 = ((or_ln117_571_fu_1138_p2[0:0] == 1'b1) ? select_ln117_600_reg_1635 : 5'd31);

assign and_ln102_569_fu_683_p2 = (xor_ln104_reg_1505 & icmp_ln86_593_reg_1302_pp0_iter2_reg);

assign and_ln102_570_fu_500_p2 = (icmp_ln86_594_reg_1308 & and_ln102_reg_1460);

assign and_ln102_571_fu_551_p2 = (icmp_ln86_595_reg_1314_pp0_iter1_reg & and_ln104_reg_1470);

assign and_ln102_572_fu_697_p2 = (icmp_ln86_596_reg_1320_pp0_iter2_reg & and_ln102_569_fu_683_p2);

assign and_ln102_573_fu_817_p2 = (icmp_ln86_597_reg_1326_pp0_iter3_reg & and_ln104_120_reg_1545);

assign and_ln102_574_fu_514_p2 = (icmp_ln86_598_reg_1332 & and_ln102_570_fu_500_p2);

assign and_ln102_575_fu_524_p2 = (icmp_ln86_599_reg_1338 & and_ln104_121_fu_509_p2);

assign and_ln102_576_fu_570_p2 = (icmp_ln86_600_reg_1344_pp0_iter1_reg & and_ln102_571_fu_551_p2);

assign and_ln102_577_fu_707_p2 = (icmp_ln86_601_reg_1350_pp0_iter2_reg & and_ln104_122_reg_1517);

assign and_ln102_578_fu_711_p2 = (icmp_ln86_602_reg_1356_pp0_iter2_reg & and_ln102_572_fu_697_p2);

assign and_ln102_579_fu_841_p2 = (icmp_ln86_603_reg_1362_pp0_iter3_reg & and_ln104_123_fu_812_p2);

assign and_ln102_580_fu_959_p2 = (icmp_ln86_604_reg_1368_pp0_iter4_reg & and_ln102_573_reg_1578);

assign and_ln102_581_fu_1052_p2 = (icmp_ln86_605_reg_1374_pp0_iter5_reg & and_ln104_124_reg_1585_pp0_iter5_reg);

assign and_ln102_582_fu_575_p2 = (icmp_ln86_606_reg_1380_pp0_iter1_reg & and_ln102_574_reg_1488);

assign and_ln102_583_fu_534_p2 = (and_ln102_598_fu_529_p2 & and_ln102_570_fu_500_p2);

assign and_ln102_584_fu_579_p2 = (icmp_ln86_608_reg_1390_pp0_iter1_reg & and_ln102_575_reg_1494);

assign and_ln102_585_fu_588_p2 = (and_ln104_121_reg_1483 & and_ln102_599_fu_583_p2);

assign and_ln102_586_fu_716_p2 = (icmp_ln86_610_reg_1400_pp0_iter2_reg & and_ln102_576_reg_1523);

assign and_ln102_587_fu_725_p2 = (and_ln102_600_fu_720_p2 & and_ln102_571_reg_1511);

assign and_ln102_588_fu_730_p2 = (icmp_ln86_612_reg_1410_pp0_iter2_reg & and_ln102_577_fu_707_p2);

assign and_ln102_589_fu_851_p2 = (and_ln104_122_reg_1517_pp0_iter3_reg & and_ln102_601_fu_846_p2);

assign and_ln102_590_fu_856_p2 = (icmp_ln86_614_reg_1420_pp0_iter3_reg & and_ln102_578_reg_1557);

assign and_ln102_591_fu_865_p2 = (and_ln102_602_fu_860_p2 & and_ln102_572_reg_1551);

assign and_ln102_592_fu_963_p2 = (icmp_ln86_616_reg_1430_pp0_iter4_reg & and_ln102_579_reg_1591);

assign and_ln102_593_fu_972_p2 = (and_ln104_123_reg_1573 & and_ln102_603_fu_967_p2);

assign and_ln102_594_fu_977_p2 = (icmp_ln86_618_reg_1440_pp0_iter4_reg & and_ln102_580_fu_959_p2);

assign and_ln102_595_fu_1061_p2 = (and_ln102_604_fu_1056_p2 & and_ln102_573_reg_1578_pp0_iter5_reg);

assign and_ln102_596_fu_1066_p2 = (icmp_ln86_620_reg_1450_pp0_iter5_reg & and_ln102_581_fu_1052_p2);

assign and_ln102_597_fu_1133_p2 = (and_ln104_124_reg_1585_pp0_iter6_reg & and_ln102_605_fu_1128_p2);

assign and_ln102_598_fu_529_p2 = (xor_ln104_293_fu_519_p2 & icmp_ln86_607_reg_1385);

assign and_ln102_599_fu_583_p2 = (xor_ln104_294_fu_565_p2 & icmp_ln86_609_reg_1395_pp0_iter1_reg);

assign and_ln102_600_fu_720_p2 = (xor_ln104_295_fu_702_p2 & icmp_ln86_611_reg_1405_pp0_iter2_reg);

assign and_ln102_601_fu_846_p2 = (xor_ln104_296_fu_831_p2 & icmp_ln86_613_reg_1415_pp0_iter3_reg);

assign and_ln102_602_fu_860_p2 = (xor_ln104_297_fu_836_p2 & icmp_ln86_615_reg_1425_pp0_iter3_reg);

assign and_ln102_603_fu_967_p2 = (xor_ln104_298_fu_954_p2 & icmp_ln86_617_reg_1435_pp0_iter4_reg);

assign and_ln102_604_fu_1056_p2 = (xor_ln104_299_fu_1047_p2 & icmp_ln86_619_reg_1445_pp0_iter5_reg);

assign and_ln102_605_fu_1128_p2 = (xor_ln104_300_fu_1123_p2 & icmp_ln86_621_reg_1455_pp0_iter6_reg);

assign and_ln102_fu_484_p2 = (icmp_ln86_fu_298_p2 & icmp_ln86_592_fu_304_p2);

assign and_ln104_120_fu_692_p2 = (xor_ln104_reg_1505 & xor_ln104_288_fu_687_p2);

assign and_ln104_121_fu_509_p2 = (xor_ln104_289_fu_504_p2 & and_ln102_reg_1460);

assign and_ln104_122_fu_560_p2 = (xor_ln104_290_fu_555_p2 & and_ln104_reg_1470);

assign and_ln104_123_fu_812_p2 = (xor_ln104_291_fu_807_p2 & and_ln102_569_reg_1539);

assign and_ln104_124_fu_826_p2 = (xor_ln104_292_fu_821_p2 & and_ln104_120_reg_1545);

assign and_ln104_fu_495_p2 = (xor_ln104_287_fu_490_p2 & icmp_ln86_reg_1286);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1150_p67;

assign icmp_ln86_592_fu_304_p2 = (($signed(p_read7_int_reg) < $signed(18'd39)) ? 1'b1 : 1'b0);

assign icmp_ln86_593_fu_310_p2 = (($signed(p_read3_int_reg) < $signed(18'd262054)) ? 1'b1 : 1'b0);

assign icmp_ln86_594_fu_316_p2 = (($signed(p_read8_int_reg) < $signed(18'd261842)) ? 1'b1 : 1'b0);

assign icmp_ln86_595_fu_322_p2 = (($signed(p_read7_int_reg) < $signed(18'd137)) ? 1'b1 : 1'b0);

assign icmp_ln86_596_fu_328_p2 = (($signed(p_read8_int_reg) < $signed(18'd261417)) ? 1'b1 : 1'b0);

assign icmp_ln86_597_fu_334_p2 = (($signed(p_read3_int_reg) < $signed(18'd262089)) ? 1'b1 : 1'b0);

assign icmp_ln86_598_fu_340_p2 = (($signed(p_read3_int_reg) < $signed(18'd261932)) ? 1'b1 : 1'b0);

assign icmp_ln86_599_fu_346_p2 = (($signed(p_read3_int_reg) < $signed(18'd261919)) ? 1'b1 : 1'b0);

assign icmp_ln86_600_fu_352_p2 = (($signed(p_read3_int_reg) < $signed(18'd261968)) ? 1'b1 : 1'b0);

assign icmp_ln86_601_fu_358_p2 = (($signed(p_read8_int_reg) < $signed(18'd123)) ? 1'b1 : 1'b0);

assign icmp_ln86_602_fu_364_p2 = (($signed(p_read7_int_reg) < $signed(18'd250)) ? 1'b1 : 1'b0);

assign icmp_ln86_603_fu_370_p2 = (($signed(p_read3_int_reg) < $signed(18'd262006)) ? 1'b1 : 1'b0);

assign icmp_ln86_604_fu_376_p2 = (($signed(p_read7_int_reg) < $signed(18'd129)) ? 1'b1 : 1'b0);

assign icmp_ln86_605_fu_382_p2 = (($signed(p_read6_int_reg) < $signed(18'd261797)) ? 1'b1 : 1'b0);

assign icmp_ln86_606_fu_388_p2 = (($signed(p_read5_int_reg) < $signed(18'd1131)) ? 1'b1 : 1'b0);

assign icmp_ln86_607_fu_394_p2 = (($signed(p_read8_int_reg) < $signed(18'd261370)) ? 1'b1 : 1'b0);

assign icmp_ln86_608_fu_400_p2 = (($signed(p_read3_int_reg) < $signed(18'd261361)) ? 1'b1 : 1'b0);

assign icmp_ln86_609_fu_406_p2 = (($signed(p_read7_int_reg) < $signed(18'd30)) ? 1'b1 : 1'b0);

assign icmp_ln86_610_fu_412_p2 = (($signed(p_read3_int_reg) < $signed(18'd261831)) ? 1'b1 : 1'b0);

assign icmp_ln86_611_fu_418_p2 = (($signed(p_read8_int_reg) < $signed(18'd261700)) ? 1'b1 : 1'b0);

assign icmp_ln86_612_fu_424_p2 = (($signed(p_read3_int_reg) < $signed(18'd261849)) ? 1'b1 : 1'b0);

assign icmp_ln86_613_fu_430_p2 = (($signed(p_read3_int_reg) < $signed(18'd261886)) ? 1'b1 : 1'b0);

assign icmp_ln86_614_fu_436_p2 = (($signed(p_read7_int_reg) < $signed(18'd70)) ? 1'b1 : 1'b0);

assign icmp_ln86_615_fu_442_p2 = (($signed(p_read4_int_reg) < $signed(18'd261541)) ? 1'b1 : 1'b0);

assign icmp_ln86_616_fu_448_p2 = (($signed(p_read7_int_reg) < $signed(18'd76)) ? 1'b1 : 1'b0);

assign icmp_ln86_617_fu_454_p2 = (($signed(p_read7_int_reg) < $signed(18'd229)) ? 1'b1 : 1'b0);

assign icmp_ln86_618_fu_460_p2 = (($signed(p_read8_int_reg) < $signed(18'd261606)) ? 1'b1 : 1'b0);

assign icmp_ln86_619_fu_466_p2 = (($signed(p_read2_int_reg) < $signed(18'd261851)) ? 1'b1 : 1'b0);

assign icmp_ln86_620_fu_472_p2 = (($signed(p_read7_int_reg) < $signed(18'd127)) ? 1'b1 : 1'b0);

assign icmp_ln86_621_fu_478_p2 = (($signed(p_read1_int_reg) < $signed(18'd261529)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_298_p2 = (($signed(p_read3_int_reg) < $signed(18'd261981)) ? 1'b1 : 1'b0);

assign or_ln117_547_fu_621_p2 = (and_ln102_584_fu_579_p2 | and_ln102_570_reg_1476);

assign or_ln117_548_fu_633_p2 = (and_ln102_575_reg_1494 | and_ln102_570_reg_1476);

assign or_ln117_549_fu_645_p2 = (or_ln117_548_fu_633_p2 | and_ln102_585_fu_588_p2);

assign or_ln117_550_fu_735_p2 = (and_ln102_reg_1460_pp0_iter2_reg | and_ln102_586_fu_716_p2);

assign or_ln117_551_fu_678_p2 = (and_ln102_reg_1460_pp0_iter1_reg | and_ln102_576_fu_570_p2);

assign or_ln117_552_fu_747_p2 = (or_ln117_551_reg_1533 | and_ln102_587_fu_725_p2);

assign or_ln117_553_fu_759_p2 = (and_ln102_reg_1460_pp0_iter2_reg | and_ln102_571_reg_1511);

assign or_ln117_554_fu_771_p2 = (or_ln117_553_fu_759_p2 | and_ln102_588_fu_730_p2);

assign or_ln117_555_fu_785_p2 = (or_ln117_553_fu_759_p2 | and_ln102_577_fu_707_p2);

assign or_ln117_556_fu_870_p2 = (or_ln117_555_reg_1563 | and_ln102_589_fu_851_p2);

assign or_ln117_557_fu_886_p2 = (icmp_ln86_reg_1286_pp0_iter3_reg | and_ln102_590_fu_856_p2);

assign or_ln117_558_fu_898_p2 = (icmp_ln86_reg_1286_pp0_iter3_reg | and_ln102_578_reg_1557);

assign or_ln117_559_fu_910_p2 = (or_ln117_558_fu_898_p2 | and_ln102_591_fu_865_p2);

assign or_ln117_560_fu_924_p2 = (icmp_ln86_reg_1286_pp0_iter3_reg | and_ln102_572_reg_1551);

assign or_ln117_561_fu_982_p2 = (or_ln117_560_reg_1596 | and_ln102_592_fu_963_p2);

assign or_ln117_562_fu_944_p2 = (or_ln117_560_fu_924_p2 | and_ln102_579_fu_841_p2);

assign or_ln117_563_fu_994_p2 = (or_ln117_562_reg_1606 | and_ln102_593_fu_972_p2);

assign or_ln117_564_fu_950_p2 = (icmp_ln86_reg_1286_pp0_iter3_reg | and_ln102_569_reg_1539);

assign or_ln117_565_fu_1014_p2 = (or_ln117_564_reg_1612 | and_ln102_594_fu_977_p2);

assign or_ln117_566_fu_1026_p2 = (or_ln117_564_reg_1612 | and_ln102_580_fu_959_p2);

assign or_ln117_567_fu_1071_p2 = (or_ln117_566_reg_1620 | and_ln102_595_fu_1061_p2);

assign or_ln117_568_fu_1076_p2 = (or_ln117_564_reg_1612_pp0_iter5_reg | and_ln102_573_reg_1578_pp0_iter5_reg);

assign or_ln117_569_fu_1087_p2 = (or_ln117_568_fu_1076_p2 | and_ln102_596_fu_1066_p2);

assign or_ln117_570_fu_1101_p2 = (or_ln117_568_fu_1076_p2 | and_ln102_581_fu_1052_p2);

assign or_ln117_571_fu_1138_p2 = (or_ln117_570_reg_1630 | and_ln102_597_fu_1133_p2);

assign or_ln117_fu_540_p2 = (and_ln102_583_fu_534_p2 | and_ln102_574_fu_514_p2);

assign select_ln117_573_fu_610_p3 = ((or_ln117_reg_1500[0:0] == 1'b1) ? select_ln117_fu_603_p3 : 2'd3);

assign select_ln117_574_fu_626_p3 = ((and_ln102_570_reg_1476[0:0] == 1'b1) ? zext_ln117_64_fu_617_p1 : 3'd4);

assign select_ln117_575_fu_637_p3 = ((or_ln117_547_fu_621_p2[0:0] == 1'b1) ? select_ln117_574_fu_626_p3 : 3'd5);

assign select_ln117_576_fu_651_p3 = ((or_ln117_548_fu_633_p2[0:0] == 1'b1) ? select_ln117_575_fu_637_p3 : 3'd6);

assign select_ln117_577_fu_659_p3 = ((or_ln117_549_fu_645_p2[0:0] == 1'b1) ? select_ln117_576_fu_651_p3 : 3'd7);

assign select_ln117_578_fu_671_p3 = ((and_ln102_reg_1460_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_65_fu_667_p1 : 4'd8);

assign select_ln117_579_fu_740_p3 = ((or_ln117_550_fu_735_p2[0:0] == 1'b1) ? select_ln117_578_reg_1528 : 4'd9);

assign select_ln117_580_fu_752_p3 = ((or_ln117_551_reg_1533[0:0] == 1'b1) ? select_ln117_579_fu_740_p3 : 4'd10);

assign select_ln117_581_fu_763_p3 = ((or_ln117_552_fu_747_p2[0:0] == 1'b1) ? select_ln117_580_fu_752_p3 : 4'd11);

assign select_ln117_582_fu_777_p3 = ((or_ln117_553_fu_759_p2[0:0] == 1'b1) ? select_ln117_581_fu_763_p3 : 4'd12);

assign select_ln117_583_fu_791_p3 = ((or_ln117_554_fu_771_p2[0:0] == 1'b1) ? select_ln117_582_fu_777_p3 : 4'd13);

assign select_ln117_584_fu_799_p3 = ((or_ln117_555_fu_785_p2[0:0] == 1'b1) ? select_ln117_583_fu_791_p3 : 4'd14);

assign select_ln117_585_fu_875_p3 = ((or_ln117_556_fu_870_p2[0:0] == 1'b1) ? select_ln117_584_reg_1568 : 4'd15);

assign select_ln117_586_fu_891_p3 = ((icmp_ln86_reg_1286_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_66_fu_882_p1 : 5'd16);

assign select_ln117_587_fu_902_p3 = ((or_ln117_557_fu_886_p2[0:0] == 1'b1) ? select_ln117_586_fu_891_p3 : 5'd17);

assign select_ln117_588_fu_916_p3 = ((or_ln117_558_fu_898_p2[0:0] == 1'b1) ? select_ln117_587_fu_902_p3 : 5'd18);

assign select_ln117_589_fu_928_p3 = ((or_ln117_559_fu_910_p2[0:0] == 1'b1) ? select_ln117_588_fu_916_p3 : 5'd19);

assign select_ln117_590_fu_936_p3 = ((or_ln117_560_fu_924_p2[0:0] == 1'b1) ? select_ln117_589_fu_928_p3 : 5'd20);

assign select_ln117_591_fu_987_p3 = ((or_ln117_561_fu_982_p2[0:0] == 1'b1) ? select_ln117_590_reg_1601 : 5'd21);

assign select_ln117_592_fu_999_p3 = ((or_ln117_562_reg_1606[0:0] == 1'b1) ? select_ln117_591_fu_987_p3 : 5'd22);

assign select_ln117_593_fu_1006_p3 = ((or_ln117_563_fu_994_p2[0:0] == 1'b1) ? select_ln117_592_fu_999_p3 : 5'd23);

assign select_ln117_594_fu_1019_p3 = ((or_ln117_564_reg_1612[0:0] == 1'b1) ? select_ln117_593_fu_1006_p3 : 5'd24);

assign select_ln117_595_fu_1031_p3 = ((or_ln117_565_fu_1014_p2[0:0] == 1'b1) ? select_ln117_594_fu_1019_p3 : 5'd25);

assign select_ln117_596_fu_1039_p3 = ((or_ln117_566_fu_1026_p2[0:0] == 1'b1) ? select_ln117_595_fu_1031_p3 : 5'd26);

assign select_ln117_597_fu_1080_p3 = ((or_ln117_567_fu_1071_p2[0:0] == 1'b1) ? select_ln117_596_reg_1625 : 5'd27);

assign select_ln117_598_fu_1093_p3 = ((or_ln117_568_fu_1076_p2[0:0] == 1'b1) ? select_ln117_597_fu_1080_p3 : 5'd28);

assign select_ln117_599_fu_1107_p3 = ((or_ln117_569_fu_1087_p2[0:0] == 1'b1) ? select_ln117_598_fu_1093_p3 : 5'd29);

assign select_ln117_600_fu_1115_p3 = ((or_ln117_570_fu_1101_p2[0:0] == 1'b1) ? select_ln117_599_fu_1107_p3 : 5'd30);

assign select_ln117_fu_603_p3 = ((and_ln102_574_reg_1488[0:0] == 1'b1) ? zext_ln117_fu_599_p1 : 2'd2);

assign xor_ln104_287_fu_490_p2 = (icmp_ln86_592_reg_1297 ^ 1'd1);

assign xor_ln104_288_fu_687_p2 = (icmp_ln86_593_reg_1302_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_289_fu_504_p2 = (icmp_ln86_594_reg_1308 ^ 1'd1);

assign xor_ln104_290_fu_555_p2 = (icmp_ln86_595_reg_1314_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_291_fu_807_p2 = (icmp_ln86_596_reg_1320_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_292_fu_821_p2 = (icmp_ln86_597_reg_1326_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_293_fu_519_p2 = (icmp_ln86_598_reg_1332 ^ 1'd1);

assign xor_ln104_294_fu_565_p2 = (icmp_ln86_599_reg_1338_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_295_fu_702_p2 = (icmp_ln86_600_reg_1344_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_296_fu_831_p2 = (icmp_ln86_601_reg_1350_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_297_fu_836_p2 = (icmp_ln86_602_reg_1356_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_298_fu_954_p2 = (icmp_ln86_603_reg_1362_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_299_fu_1047_p2 = (icmp_ln86_604_reg_1368_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_300_fu_1123_p2 = (icmp_ln86_605_reg_1374_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_546_p2 = (icmp_ln86_reg_1286_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_593_p2 = (1'd1 ^ and_ln102_582_fu_575_p2);

assign zext_ln117_64_fu_617_p1 = select_ln117_573_fu_610_p3;

assign zext_ln117_65_fu_667_p1 = select_ln117_577_fu_659_p3;

assign zext_ln117_66_fu_882_p1 = select_ln117_585_fu_875_p3;

assign zext_ln117_fu_599_p1 = xor_ln117_fu_593_p2;

endmodule //conifer_jettag_accelerator_decision_function_21
