{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "design_1_cg_fpga_0_0",
    "cell_name": "cg_fpga_0",
    "component_reference": "educg.net:user:cg_fpga:1.4",
    "ip_revision": "5",
    "gen_directory": "../../../../../../project_4.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0",
    "parameters": {
      "component_parameters": {
        "Component_Name": [ { "value": "design_1_cg_fpga_0_0", "resolve_type": "user", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "zynq" } ],
        "BASE_BOARD_PART": [ { "value": "tul.com.tw:pynq-z2:part0:1.0" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7z020" } ],
        "PACKAGE": [ { "value": "clg400" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-1" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "5" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../project_4.gen/sources_1/bd/design_1/ip/design_1_cg_fpga_0_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2024.2" } ],
        "SYNTHESISFLOW": [ { "value": "OUT_OF_CONTEXT" } ]
      }
    },
    "boundary": {
      "ports": {
        "DDR_addr": [ { "direction": "inout", "size_left": "14", "size_right": "0" } ],
        "DDR_ba": [ { "direction": "inout", "size_left": "2", "size_right": "0" } ],
        "DDR_cas_n": [ { "direction": "inout" } ],
        "DDR_ck_n": [ { "direction": "inout" } ],
        "DDR_ck_p": [ { "direction": "inout" } ],
        "DDR_cke": [ { "direction": "inout" } ],
        "DDR_cs_n": [ { "direction": "inout" } ],
        "DDR_dm": [ { "direction": "inout", "size_left": "3", "size_right": "0" } ],
        "DDR_dq": [ { "direction": "inout", "size_left": "31", "size_right": "0" } ],
        "DDR_dqs_n": [ { "direction": "inout", "size_left": "3", "size_right": "0" } ],
        "DDR_dqs_p": [ { "direction": "inout", "size_left": "3", "size_right": "0" } ],
        "DDR_odt": [ { "direction": "inout" } ],
        "DDR_ras_n": [ { "direction": "inout" } ],
        "DDR_reset_n": [ { "direction": "inout" } ],
        "DDR_we_n": [ { "direction": "inout" } ],
        "FIXED_IO_ddr_vrn": [ { "direction": "inout" } ],
        "FIXED_IO_ddr_vrp": [ { "direction": "inout" } ],
        "FIXED_IO_mio": [ { "direction": "inout", "size_left": "53", "size_right": "0" } ],
        "FIXED_IO_ps_clk": [ { "direction": "inout" } ],
        "FIXED_IO_ps_porb": [ { "direction": "inout" } ],
        "FIXED_IO_ps_srstb": [ { "direction": "inout" } ],
        "audio": [ { "direction": "in", "size_left": "6", "size_right": "0", "driver_value": "0x7f" } ],
        "btn": [ { "direction": "out", "size_left": "7", "size_right": "0" } ],
        "btn_clk": [ { "direction": "out", "size_left": "0", "size_right": "0" } ],
        "btn_rst": [ { "direction": "out", "size_left": "0", "size_right": "0" } ],
        "clk_100M": [ { "direction": "out" } ],
        "gpio_led": [ { "direction": "in", "size_left": "31", "size_right": "0", "driver_value": "0xffffffff" } ],
        "gpio_sw_1": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "gpio_sw_2": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "ledm_cs": [ { "direction": "in", "size_left": "5", "size_right": "0", "driver_value": "0" } ],
        "ledm_data": [ { "direction": "in", "size_left": "15", "size_right": "0", "driver_value": "0xffff" } ],
        "rx_0": [ { "direction": "in", "driver_value": "1" } ],
        "seg_cs": [ { "direction": "in", "size_left": "3", "size_right": "0", "driver_value": "0xf" } ],
        "seg_data": [ { "direction": "in", "size_left": "7", "size_right": "0", "driver_value": "0xff" } ],
        "tx_0": [ { "direction": "out" } ],
        "vid_active": [ { "direction": "in", "driver_value": "0" } ],
        "vid_data": [ { "direction": "in", "size_left": "23", "size_right": "0", "driver_value": "0" } ],
        "vid_hblank": [ { "direction": "in", "driver_value": "0" } ],
        "vid_hsync": [ { "direction": "in", "driver_value": "0" } ],
        "vid_io_in_clk": [ { "direction": "in", "driver_value": "0" } ],
        "vid_vblank": [ { "direction": "in", "driver_value": "0" } ],
        "vid_vsync": [ { "direction": "in", "driver_value": "0" } ]
      },
      "interfaces": {
        "FIXED_IO": {
          "vlnv": "xilinx.com:display_processing_system7:fixedio:1.0",
          "abstraction_type": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
          "mode": "master",
          "parameters": {
            "CAN_DEBUG": [ { "value": "false", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ]
          },
          "port_maps": {
            "MIO": [ { "physical_name": "FIXED_IO_mio", "physical_left": "53", "physical_right": "0" } ],
            "DDR_VRN": [ { "physical_name": "FIXED_IO_ddr_vrn" } ],
            "DDR_VRP": [ { "physical_name": "FIXED_IO_ddr_vrp" } ],
            "PS_SRSTB": [ { "physical_name": "FIXED_IO_ps_srstb" } ],
            "PS_CLK": [ { "physical_name": "FIXED_IO_ps_clk" } ],
            "PS_PORB": [ { "physical_name": "FIXED_IO_ps_porb" } ]
          }
        },
        "DDR": {
          "vlnv": "xilinx.com:interface:ddrx:1.0",
          "abstraction_type": "xilinx.com:interface:ddrx_rtl:1.0",
          "mode": "master",
          "parameters": {
            "CAN_DEBUG": [ { "value": "false", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "TIMEPERIOD_PS": [ { "value": "1250", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "MEMORY_TYPE": [ { "value": "COMPONENTS", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "DATA_WIDTH": [ { "value": "8", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "CS_ENABLED": [ { "value": "true", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "DATA_MASK_ENABLED": [ { "value": "true", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "SLOT": [ { "value": "Single", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "MEM_ADDR_MAP": [ { "value": "ROW_COLUMN_BANK", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "BURST_LENGTH": [ { "value": "8", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "AXI_ARBITRATION_SCHEME": [ { "value": "TDM", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "CAS_LATENCY": [ { "value": "11", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "CAS_WRITE_LATENCY": [ { "value": "11", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "MEMORY_PART": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "CUSTOM_PARTS": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CAS_N": [ { "physical_name": "DDR_cas_n" } ],
            "CKE": [ { "physical_name": "DDR_cke" } ],
            "CK_N": [ { "physical_name": "DDR_ck_n" } ],
            "CK_P": [ { "physical_name": "DDR_ck_p" } ],
            "CS_N": [ { "physical_name": "DDR_cs_n" } ],
            "RESET_N": [ { "physical_name": "DDR_reset_n" } ],
            "ODT": [ { "physical_name": "DDR_odt" } ],
            "RAS_N": [ { "physical_name": "DDR_ras_n" } ],
            "WE_N": [ { "physical_name": "DDR_we_n" } ],
            "BA": [ { "physical_name": "DDR_ba", "physical_left": "2", "physical_right": "0" } ],
            "ADDR": [ { "physical_name": "DDR_addr", "physical_left": "14", "physical_right": "0" } ],
            "DM": [ { "physical_name": "DDR_dm", "physical_left": "3", "physical_right": "0" } ],
            "DQ": [ { "physical_name": "DDR_dq", "physical_left": "31", "physical_right": "0" } ],
            "DQS_N": [ { "physical_name": "DDR_dqs_n", "physical_left": "3", "physical_right": "0" } ],
            "DQS_P": [ { "physical_name": "DDR_dqs_p", "physical_left": "3", "physical_right": "0" } ]
          }
        }
      }
    }
  }
}