
*** Running vivado
    with args -log top_mem.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_mem.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_mem.tcl -notrace
Command: synth_design -top top_mem -part xc7a100tfgg484-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12408 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 467.590 ; gain = 100.957
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_mem' [D:/Documents/Project/Exp5/Exp5.srcs/sources_1/new/top_mem.v:3]
INFO: [Synth 8-6157] synthesizing module 'memory' [D:/Documents/Project/Exp5/Exp5.srcs/sources_1/new/memory.v:3]
INFO: [Synth 8-6157] synthesizing module 'RAM_B' [D:/Documents/Project/Exp5/Exp5.runs/synth_1/.Xil/Vivado-23088-Shadow-Light/realtime/RAM_B_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM_B' (1#1) [D:/Documents/Project/Exp5/Exp5.runs/synth_1/.Xil/Vivado-23088-Shadow-Light/realtime/RAM_B_stub.v:6]
INFO: [Synth 8-226] default block is never used [D:/Documents/Project/Exp5/Exp5.srcs/sources_1/new/memory.v:63]
INFO: [Synth 8-6155] done synthesizing module 'memory' (2#1) [D:/Documents/Project/Exp5/Exp5.srcs/sources_1/new/memory.v:3]
INFO: [Synth 8-6157] synthesizing module 'Display' [D:/Documents/Project/Board_Test/Board_Test/Board_Test.srcs/sources_1/new/Display.v:3]
WARNING: [Synth 8-3848] Net enable in module/entity Display does not have driver. [D:/Documents/Project/Board_Test/Board_Test/Board_Test.srcs/sources_1/new/Display.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Display' (3#1) [D:/Documents/Project/Board_Test/Board_Test/Board_Test.srcs/sources_1/new/Display.v:3]
INFO: [Synth 8-226] default block is never used [D:/Documents/Project/Exp5/Exp5.srcs/sources_1/new/top_mem.v:40]
INFO: [Synth 8-6155] done synthesizing module 'top_mem' (4#1) [D:/Documents/Project/Exp5/Exp5.srcs/sources_1/new/top_mem.v:3]
WARNING: [Synth 8-3331] design Display has unconnected port enable
WARNING: [Synth 8-3331] design top_mem has unconnected port SW[25]
WARNING: [Synth 8-3331] design top_mem has unconnected port SW[24]
WARNING: [Synth 8-3331] design top_mem has unconnected port SW[23]
WARNING: [Synth 8-3331] design top_mem has unconnected port SW[22]
WARNING: [Synth 8-3331] design top_mem has unconnected port SW[21]
WARNING: [Synth 8-3331] design top_mem has unconnected port SW[20]
WARNING: [Synth 8-3331] design top_mem has unconnected port SW[19]
WARNING: [Synth 8-3331] design top_mem has unconnected port SW[18]
WARNING: [Synth 8-3331] design top_mem has unconnected port SW[17]
WARNING: [Synth 8-3331] design top_mem has unconnected port SW[16]
WARNING: [Synth 8-3331] design top_mem has unconnected port SW[15]
WARNING: [Synth 8-3331] design top_mem has unconnected port SW[14]
WARNING: [Synth 8-3331] design top_mem has unconnected port SW[13]
WARNING: [Synth 8-3331] design top_mem has unconnected port SW[12]
WARNING: [Synth 8-3331] design top_mem has unconnected port SW[11]
WARNING: [Synth 8-3331] design top_mem has unconnected port SW[10]
WARNING: [Synth 8-3331] design top_mem has unconnected port SW[9]
WARNING: [Synth 8-3331] design top_mem has unconnected port SW[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 523.145 ; gain = 156.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 523.145 ; gain = 156.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 523.145 ; gain = 156.512
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Documents/Project/Exp5/Exp5.srcs/sources_1/ip/RAM_B/RAM_B/RAM_B_in_context.xdc] for cell 'mem/ram'
Finished Parsing XDC File [d:/Documents/Project/Exp5/Exp5.srcs/sources_1/ip/RAM_B/RAM_B/RAM_B_in_context.xdc] for cell 'mem/ram'
Parsing XDC File [D:/Documents/Project/Exp5/Exp5.srcs/constrs_1/new/mem.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_dm_IBUF'. [D:/Documents/Project/Exp5/Exp5.srcs/constrs_1/new/mem.xdc:137]
Finished Parsing XDC File [D:/Documents/Project/Exp5/Exp5.srcs/constrs_1/new/mem.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Documents/Project/Exp5/Exp5.srcs/constrs_1/new/mem.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_mem_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documents/Project/Exp5/Exp5.srcs/constrs_1/new/mem.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_mem_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_mem_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 845.785 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 845.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 845.785 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 845.785 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 845.785 ; gain = 479.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 845.785 ; gain = 479.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for mem/ram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 845.785 ; gain = 479.152
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "Y_W" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 845.785 ; gain = 479.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_mem 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design top_mem has unconnected port enable
WARNING: [Synth 8-3331] design top_mem has unconnected port SW[25]
WARNING: [Synth 8-3331] design top_mem has unconnected port SW[24]
WARNING: [Synth 8-3331] design top_mem has unconnected port SW[23]
WARNING: [Synth 8-3331] design top_mem has unconnected port SW[22]
WARNING: [Synth 8-3331] design top_mem has unconnected port SW[21]
WARNING: [Synth 8-3331] design top_mem has unconnected port SW[20]
WARNING: [Synth 8-3331] design top_mem has unconnected port SW[19]
WARNING: [Synth 8-3331] design top_mem has unconnected port SW[18]
WARNING: [Synth 8-3331] design top_mem has unconnected port SW[17]
WARNING: [Synth 8-3331] design top_mem has unconnected port SW[16]
WARNING: [Synth 8-3331] design top_mem has unconnected port SW[15]
WARNING: [Synth 8-3331] design top_mem has unconnected port SW[14]
WARNING: [Synth 8-3331] design top_mem has unconnected port SW[13]
WARNING: [Synth 8-3331] design top_mem has unconnected port SW[12]
WARNING: [Synth 8-3331] design top_mem has unconnected port SW[11]
WARNING: [Synth 8-3331] design top_mem has unconnected port SW[10]
WARNING: [Synth 8-3331] design top_mem has unconnected port SW[9]
WARNING: [Synth 8-3331] design top_mem has unconnected port SW[8]
INFO: [Synth 8-3886] merging instance 'mem/temp_W_Data_reg[2]' (FDE) to 'mem/temp_W_Data_reg[6]'
INFO: [Synth 8-3886] merging instance 'mem/temp_W_Data_reg[3]' (FDE) to 'mem/temp_W_Data_reg[7]'
INFO: [Synth 8-3886] merging instance 'mem/temp_W_Data_reg[4]' (FDE) to 'mem/temp_W_Data_reg[7]'
INFO: [Synth 8-3886] merging instance 'mem/temp_W_Data_reg[10]' (FDE) to 'mem/temp_W_Data_reg[14]'
INFO: [Synth 8-3886] merging instance 'mem/temp_W_Data_reg[11]' (FDE) to 'mem/temp_W_Data_reg[15]'
INFO: [Synth 8-3886] merging instance 'mem/temp_W_Data_reg[18]' (FDE) to 'mem/temp_W_Data_reg[22]'
INFO: [Synth 8-3886] merging instance 'mem/temp_W_Data_reg[19]' (FDE) to 'mem/temp_W_Data_reg[23]'
INFO: [Synth 8-3886] merging instance 'mem/temp_W_Data_reg[26]' (FDE) to 'mem/temp_W_Data_reg[30]'
INFO: [Synth 8-3886] merging instance 'mem/temp_W_Data_reg[27]' (FDE) to 'mem/temp_W_Data_reg[31]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 845.785 ; gain = 479.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 858.746 ; gain = 492.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 858.895 ; gain = 492.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 878.797 ; gain = 512.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 878.797 ; gain = 512.164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 878.797 ; gain = 512.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 878.797 ; gain = 512.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 878.797 ; gain = 512.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 878.797 ; gain = 512.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 878.797 ; gain = 512.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |RAM_B         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |RAM_B  |     1|
|2     |BUFG   |     2|
|3     |CARRY4 |     4|
|4     |LUT1   |     2|
|5     |LUT2   |     3|
|6     |LUT3   |    25|
|7     |LUT4   |    14|
|8     |LUT5   |    15|
|9     |LUT6   |    55|
|10    |MUXF7  |     4|
|11    |FDCE   |    18|
|12    |FDRE   |    64|
|13    |FDSE   |    19|
|14    |IBUF   |    17|
|15    |OBUF   |    11|
|16    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   286|
|2     |  D      |Display |    26|
|3     |  mem    |memory  |   229|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 878.797 ; gain = 512.164
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 878.797 ; gain = 189.523
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 878.797 ; gain = 512.164
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 885.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 885.191 ; gain = 530.078
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 885.191 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Documents/Project/Exp5/Exp5.runs/synth_1/top_mem.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_mem_utilization_synth.rpt -pb top_mem_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 29 12:31:24 2024...
