git clone --depth 1 --no-tags https://github.com/IulianOlaru249/UPB_IV_C2_2020-2021.git f:/verilog_sva_gh_scraper/data/full_repos/413744979
git clone --depth 1 --no-tags https://github.com/luominjie19981026/A-CPU-Based-On-RV32I-Instruction-Set.git f:/verilog_sva_gh_scraper/data/full_repos/416369498
git clone --depth 1 --no-tags https://github.com/jhz701/caravel_avsdvco_1v8_sky130.git f:/verilog_sva_gh_scraper/data/full_repos/416079858
git clone --depth 1 --no-tags https://github.com/reza-ghanbari/FPU.git f:/verilog_sva_gh_scraper/data/full_repos/408133516
git clone --depth 1 --no-tags https://github.com/redfoggg/eletronica-digital.git f:/verilog_sva_gh_scraper/data/full_repos/410675246
git clone --depth 1 --no-tags https://github.com/zhhhhahahaha/RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/410425997
git clone --depth 1 --no-tags https://github.com/JLefebvre55/ECE241-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/409679461
git clone --depth 1 --no-tags https://github.com/anthonyle-ql/raptor_regression.git f:/verilog_sva_gh_scraper/data/full_repos/411471014
git clone --depth 1 --no-tags https://github.com/Lacriux/Proyecto-1-Digitales-2.git f:/verilog_sva_gh_scraper/data/full_repos/412883346
git clone --depth 1 --no-tags https://github.com/danielpmarks/computer_architecture.git f:/verilog_sva_gh_scraper/data/full_repos/412926430
git clone --depth 1 --no-tags https://github.com/swastik1308/Verilog_codes.git f:/verilog_sva_gh_scraper/data/full_repos/412893655
git clone --depth 1 --no-tags https://github.com/MT21205/RISC_V_Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/417930682
git clone --depth 1 --no-tags https://github.com/FreddyZC/sumador_pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/419228505
git clone --depth 1 --no-tags https://github.com/Barria9/Booth-MAC-IP.git f:/verilog_sva_gh_scraper/data/full_repos/415313693
git clone --depth 1 --no-tags https://github.com/alcalcides/ledsshow.git f:/verilog_sva_gh_scraper/data/full_repos/415499680
git clone --depth 1 --no-tags https://github.com/saiharishk/Counter-4.git f:/verilog_sva_gh_scraper/data/full_repos/414531566
git clone --depth 1 --no-tags https://github.com/aarontmai/System-On-Chip-Specification.git f:/verilog_sva_gh_scraper/data/full_repos/414868097
git clone --depth 1 --no-tags https://github.com/tortuenoire5408/CellBased2010_univ_preliminary.git f:/verilog_sva_gh_scraper/data/full_repos/415499065
git clone --depth 1 --no-tags https://github.com/rawanalaa/calculator.git f:/verilog_sva_gh_scraper/data/full_repos/419826785
git clone --depth 1 --no-tags https://github.com/Elijahwu/Component-Labeling-Engine.git f:/verilog_sva_gh_scraper/data/full_repos/420005155
git clone --depth 1 --no-tags https://github.com/nicholasshort/16Bit-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/419980384
git clone --depth 1 --no-tags https://github.com/yneo918/CNN_to_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/418341919
git clone --depth 1 --no-tags https://github.com/Voxel-3D-Display/EmbeddedSoftware.git f:/verilog_sva_gh_scraper/data/full_repos/416942937
git clone --depth 1 --no-tags https://github.com/KimiaMontazeri/CE201-LC-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/420452622
git clone --depth 1 --no-tags https://github.com/kadu-v/hackcpu.git f:/verilog_sva_gh_scraper/data/full_repos/408050267
git clone --depth 1 --no-tags https://github.com/stellaw1/Lab1-tone-organ.git f:/verilog_sva_gh_scraper/data/full_repos/410179665
git clone --depth 1 --no-tags https://github.com/minhoad/nRisc_8bits.git f:/verilog_sva_gh_scraper/data/full_repos/413061884
git clone --depth 1 --no-tags https://github.com/aalopz02/superEncriptador4k.git f:/verilog_sva_gh_scraper/data/full_repos/413222629
git clone --depth 1 --no-tags https://github.com/elijahmoline/General.git f:/verilog_sva_gh_scraper/data/full_repos/417272053
git clone --depth 1 --no-tags https://github.com/PE-611/SPI_TX.git f:/verilog_sva_gh_scraper/data/full_repos/417054877
git clone --depth 1 --no-tags https://github.com/rupal13g/XOR-and-XNOR-Gates.git f:/verilog_sva_gh_scraper/data/full_repos/414466901
git clone --depth 1 --no-tags https://github.com/saiharishk/NOR-gate-using-NAND.git f:/verilog_sva_gh_scraper/data/full_repos/414494881
git clone --depth 1 --no-tags https://github.com/jaronsander/CPEN311_Lab2.git f:/verilog_sva_gh_scraper/data/full_repos/414704818
git clone --depth 1 --no-tags https://github.com/francescobabbaro/ISA_LAB1.git f:/verilog_sva_gh_scraper/data/full_repos/416864608
git clone --depth 1 --no-tags https://github.com/gc-na/cisc_8bit_mcu.git f:/verilog_sva_gh_scraper/data/full_repos/417464939
git clone --depth 1 --no-tags https://github.com/jrmoulton/FullAdder.git f:/verilog_sva_gh_scraper/data/full_repos/417248930
git clone --depth 1 --no-tags https://github.com/CarlosChen1126/110-1_ComputerOrganization.git f:/verilog_sva_gh_scraper/data/full_repos/418404298
git clone --depth 1 --no-tags https://github.com/huai0216/ISLAB.git f:/verilog_sva_gh_scraper/data/full_repos/417794482
git clone --depth 1 --no-tags https://github.com/facucc/ARQUITECTURA.git f:/verilog_sva_gh_scraper/data/full_repos/417872481
git clone --depth 1 --no-tags https://github.com/kalyani2119/Arithmetic-and-Logical-unit-module.git f:/verilog_sva_gh_scraper/data/full_repos/417375375
git clone --depth 1 --no-tags https://github.com/bradenmeans/FullDatapath.git f:/verilog_sva_gh_scraper/data/full_repos/408961510
git clone --depth 1 --no-tags https://github.com/SergeyBalaysny/ki4_test.git f:/verilog_sva_gh_scraper/data/full_repos/409228681
git clone --depth 1 --no-tags https://github.com/SteveLRojas/RIPTIDE-III.git f:/verilog_sva_gh_scraper/data/full_repos/408275732
git clone --depth 1 --no-tags https://github.com/Zmek95/Microsequencer.git f:/verilog_sva_gh_scraper/data/full_repos/408695094
git clone --depth 1 --no-tags https://github.com/SooryaSivakumar/VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/408712619
git clone --depth 1 --no-tags https://github.com/justincavalli/7-Segment-Scrolling-Hex-Digits.git f:/verilog_sva_gh_scraper/data/full_repos/418661087
git clone --depth 1 --no-tags https://github.com/RahilV2000/Digital-Circuits-in-verilog-and-it-s-verification.git f:/verilog_sva_gh_scraper/data/full_repos/418749135
git clone --depth 1 --no-tags https://github.com/bejarane/MT-4001.git f:/verilog_sva_gh_scraper/data/full_repos/419557592
git clone --depth 1 --no-tags https://github.com/daliawk/RISCV_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/418801102
git clone --depth 1 --no-tags https://github.com/russ-klein/edge_detect.git f:/verilog_sva_gh_scraper/data/full_repos/419859099
git clone --depth 1 --no-tags https://github.com/jonasmittun/cs-a1-g20.git f:/verilog_sva_gh_scraper/data/full_repos/414117357
git clone --depth 1 --no-tags https://github.com/MMoshtaghi/signal-generator-signal-processing-USART-and-VGA-Modules-on-FPGA-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/412797009
git clone --depth 1 --no-tags https://github.com/ofek9993/1-bit-stack-implementation-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/412509261
git clone --depth 1 --no-tags https://github.com/mrnolan17/411-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/412236168
git clone --depth 1 --no-tags https://github.com/tom23785886/LogicDesignFinal.git f:/verilog_sva_gh_scraper/data/full_repos/415758181
git clone --depth 1 --no-tags https://github.com/tom23785886/LogicDesignLab2.git f:/verilog_sva_gh_scraper/data/full_repos/415768323
git clone --depth 1 --no-tags https://github.com/tom23785886/LogicDesignLab1.git f:/verilog_sva_gh_scraper/data/full_repos/415766617
git clone --depth 1 --no-tags https://github.com/Jams1001/Proyecto_I_Digitales_II.git f:/verilog_sva_gh_scraper/data/full_repos/412899846
git clone --depth 1 --no-tags https://github.com/hachetman/ice40-playground.git f:/verilog_sva_gh_scraper/data/full_repos/411785365
git clone --depth 1 --no-tags https://github.com/leo880714/EE4039.git f:/verilog_sva_gh_scraper/data/full_repos/411114828
git clone --depth 1 --no-tags https://github.com/lorinzzz/arrow_deca_lift_tool.git f:/verilog_sva_gh_scraper/data/full_repos/411121516
git clone --depth 1 --no-tags https://github.com/tortuenoire5408/CellBased2012_preliminary.git f:/verilog_sva_gh_scraper/data/full_repos/413375486
git clone --depth 1 --no-tags https://github.com/cblmemo/WinterOrb.git f:/verilog_sva_gh_scraper/data/full_repos/414091765
git clone --depth 1 --no-tags https://github.com/ShivaRadmanesh/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/418439504
git clone --depth 1 --no-tags https://github.com/muhan-alan-li/circuit-design-with-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/420543205
git clone --depth 1 --no-tags https://github.com/LibroWu/RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/410202053
git clone --depth 1 --no-tags https://github.com/njnaanep/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/418180040
git clone --depth 1 --no-tags https://github.com/stonelllooo/PPPoE_discovery.git f:/verilog_sva_gh_scraper/data/full_repos/417117344
git clone --depth 1 --no-tags https://github.com/meening42/ice40HX1K_examples.git f:/verilog_sva_gh_scraper/data/full_repos/417242278
git clone --depth 1 --no-tags https://github.com/SangTruongTan/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/412828649
git clone --depth 1 --no-tags https://github.com/ETOgaosion/Multiplier_Divider.git f:/verilog_sva_gh_scraper/data/full_repos/413634928
git clone --depth 1 --no-tags https://github.com/jrmoulton/CarrySelect16.git f:/verilog_sva_gh_scraper/data/full_repos/419784043
git clone --depth 1 --no-tags https://github.com/jrmoulton/CarrySelect.git f:/verilog_sva_gh_scraper/data/full_repos/419785156
git clone --depth 1 --no-tags https://github.com/eccentricshuvo/Logic-Locking.git f:/verilog_sva_gh_scraper/data/full_repos/419859203
git clone --depth 1 --no-tags https://github.com/TheSonders/Components74xx.git f:/verilog_sva_gh_scraper/data/full_repos/419365208
git clone --depth 1 --no-tags https://github.com/thanpavlis/DesignOfDigitalCircuits-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/419677538
git clone --depth 1 --no-tags https://github.com/SwapnamanjiriSV/EEN212025_IEC_lab_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/418208913
git clone --depth 1 --no-tags https://github.com/KuanLi-good/fpga-vhdl.git f:/verilog_sva_gh_scraper/data/full_repos/418746516
git clone --depth 1 --no-tags https://github.com/jaigora24/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/411568109
git clone --depth 1 --no-tags https://github.com/AJ12i/SC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/413935075
git clone --depth 1 --no-tags https://github.com/tslotboom/cme_433_lab_2.git f:/verilog_sva_gh_scraper/data/full_repos/414001189
git clone --depth 1 --no-tags https://github.com/SangTruongTan/RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/413840541
git clone --depth 1 --no-tags https://github.com/MrNextor/I2C-slave.git f:/verilog_sva_gh_scraper/data/full_repos/413440740
git clone --depth 1 --no-tags https://github.com/MrHePro/EE552_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/419974010
git clone --depth 1 --no-tags https://github.com/Phallsoft/symbiflow-examples.git f:/verilog_sva_gh_scraper/data/full_repos/419935712
git clone --depth 1 --no-tags https://github.com/shawst18/DigCircuits_WSU_Fall21.git f:/verilog_sva_gh_scraper/data/full_repos/420203362
git clone --depth 1 --no-tags https://github.com/jayspss/mylticycle_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/420152455
git clone --depth 1 --no-tags https://github.com/Amank2854/Vending-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/420329924
git clone --depth 1 --no-tags https://github.com/saurabhsls/Sequencial-Mulitplier---verilog.git f:/verilog_sva_gh_scraper/data/full_repos/420327880
git clone --depth 1 --no-tags https://github.com/CardeDeveloper/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/418569596
git clone --depth 1 --no-tags https://github.com/Pepitaw/logical_design_project.git f:/verilog_sva_gh_scraper/data/full_repos/418180809
git clone --depth 1 --no-tags https://github.com/efraintg13/Lab9-14_ECE369.git f:/verilog_sva_gh_scraper/data/full_repos/420538233
git clone --depth 1 --no-tags https://github.com/Y-Galal/FCS-16bit.git f:/verilog_sva_gh_scraper/data/full_repos/413193889
git clone --depth 1 --no-tags https://github.com/syedtihaamahmad/RISCV_pipeline_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/415392919
git clone --depth 1 --no-tags https://github.com/rupal13g/Full-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/415300183
git clone --depth 1 --no-tags https://github.com/morris-wang/Local-Binary-Patterns.git f:/verilog_sva_gh_scraper/data/full_repos/415797468
git clone --depth 1 --no-tags https://github.com/omnitrix123/verilogLabs.git f:/verilog_sva_gh_scraper/data/full_repos/414834849
git clone --depth 1 --no-tags https://github.com/nandakishormpaicet/dslab.git f:/verilog_sva_gh_scraper/data/full_repos/414664095
git clone --depth 1 --no-tags https://github.com/SaritaB21/Reconfigurational-Computing.git f:/verilog_sva_gh_scraper/data/full_repos/414718267
git clone --depth 1 --no-tags https://github.com/SaifTTU/Verilog-Asignment-3.git f:/verilog_sva_gh_scraper/data/full_repos/414379512
