// Seed: 3348252521
module module_0 (
    input tri id_0,
    output wor id_1,
    output supply0 id_2,
    input wand id_3,
    output uwire id_4,
    input tri1 id_5,
    input supply0 id_6
);
  wire id_8;
  parameter id_9 = 1'b0;
  wire id_10;
  always @(posedge -1);
  wire id_11;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input tri1 id_2,
    input tri1 id_3,
    output wand id_4,
    output tri0 id_5,
    output tri0 id_6,
    input tri0 id_7,
    output tri0 id_8,
    input wire id_9,
    input supply0 id_10,
    input tri0 id_11,
    output supply1 id_12,
    output uwire id_13,
    input tri1 id_14,
    output supply1 id_15,
    inout tri1 id_16,
    output supply0 id_17,
    input wor id_18,
    input wor id_19
    , id_25,
    input tri id_20,
    output tri0 id_21,
    input tri id_22,
    output supply1 id_23
);
  logic id_26;
  ;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_5,
      id_9,
      id_8,
      id_18,
      id_20
  );
  assign modCall_1.id_6 = 0;
endmodule
