0.7
2020.2
Nov 18 2020
09:47:47
D:/USTC/COD_LAB_2021/lab1/ALU/ALU.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/USTC/COD_LAB_2021/lab1/ALU/ALU.srcs/sim_1/new/ALU_simulation.v,1617704194,verilog,,,,ALU_simulation,,,,,,,,
D:/USTC/COD_LAB_2021/lab1/ALU/ALU.srcs/sources_1/new/ALU.v,1617704359,verilog,,D:/USTC/COD_LAB_2021/lab1/ALU/ALU.srcs/sim_1/new/ALU_simulation.v,,ALU;ALU_module;decoder;distributor;register;register1,,,,,,,,
