gfxBufRam.v,verilog,xil_defaultlib,../../../../tangerineA7_200.gen/sources_1/ip/gfxBufRam/sim/gfxBufRam.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
