
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.104610                       # Number of seconds simulated
sim_ticks                                104609830551                       # Number of ticks simulated
final_tick                               632553946563                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 188343                       # Simulator instruction rate (inst/s)
host_op_rate                                   243684                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6140233                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907668                       # Number of bytes of host memory used
host_seconds                                 17036.79                       # Real time elapsed on the host
sim_insts                                  3208761736                       # Number of instructions simulated
sim_ops                                    4151600374                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1059072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       635392                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1384960                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3084928                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1299328                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1299328                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8274                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4964                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        10820                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 24101                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10151                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10151                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15907                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10124020                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        19578                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6073922                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        17130                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13239291                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                29489848                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15907                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        19578                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        17130                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              52615                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12420706                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12420706                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12420706                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15907                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10124020                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        19578                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6073922                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        17130                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13239291                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               41910554                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               250862904                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20648944                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16879874                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2014241                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8611545                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8115796                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2119394                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91672                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    199013457                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             115917413                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20648944                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10235190                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24164708                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5564297                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4545843                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         12190367                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2015916                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    231240133                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.614795                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.958499                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       207075425     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1163717      0.50%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1772374      0.77%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2422305      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2482738      1.07%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2079135      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1178438      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1735267      0.75%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        11330734      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    231240133                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.082312                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.462075                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       196739905                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6837897                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24101039                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        45408                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3515883                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3409454                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          236                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     142050527                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1335                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3515883                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       197293871                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1328400                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4111076                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23601841                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1389061                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     141958913                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1409                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        313943                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       554256                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1267                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    197278634                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    660640979                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    660640979                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170748560                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        26530029                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        39559                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22890                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4030118                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13492776                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7394838                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       130417                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1658776                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         141763647                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39541                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        134567878                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        26652                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     15951767                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     37760635                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6205                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    231240133                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581940                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.270635                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    174273684     75.36%     75.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23271657     10.06%     85.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12027465      5.20%     90.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      9018982      3.90%     94.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7010020      3.03%     97.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2822529      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1792486      0.78%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       909776      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       113534      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    231240133                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          24173     10.13%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         87845     36.81%     46.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       126616     53.06%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    112738980     83.78%     83.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2082226      1.55%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12389281      9.21%     94.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7340722      5.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     134567878                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.536420                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             238634                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001773                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500641171                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    157755299                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    132544188                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     134806512                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       313977                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2224905                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          344                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       172425                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           28                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3515883                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1042507                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       126378                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    141803189                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65176                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13492776                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7394838                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22873                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         93380                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          344                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1174170                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1142665                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2316835                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    132736497                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11681455                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1831377                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19020655                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18771243                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7339200                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.529120                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             132544412                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            132544188                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         76292424                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204332590                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.528353                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.373374                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904055                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     18907009                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2047613                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    227724250                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.539706                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.388843                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177438005     77.92%     77.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24811703     10.90%     88.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9413441      4.13%     92.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4543584      2.00%     94.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3784486      1.66%     96.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2250052      0.99%     97.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1887095      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       843128      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2752756      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    227724250                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904055                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490280                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267871                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627217                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781424                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507745                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2752756                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           366782558                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          287138285                       # The number of ROB writes
system.switch_cpus0.timesIdled                3098617                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               19622771                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904055                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.508629                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.508629                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.398624                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.398624                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       598257872                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183918106                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      132199973                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               250862904                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22485978                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18453390                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2095236                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9188770                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8824120                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2240331                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        98005                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    201166375                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             123427128                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22485978                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11064451                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26598182                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5854533                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5700102                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12170174                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2085580                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    237205788                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.638349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.001192                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       210607606     88.79%     88.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1976504      0.83%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3589003      1.51%     91.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2117541      0.89%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1735221      0.73%     92.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1540050      0.65%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          856051      0.36%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2134893      0.90%     94.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12648919      5.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    237205788                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089635                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.492010                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       199507076                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7372613                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26519343                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        65905                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3740848                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3694629                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     151351649                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1642                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3740848                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       199803293                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         692297                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5772960                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26271791                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       924591                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     151302962                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        100944                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       534764                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    213123841                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    702220044                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    702220044                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    180701435                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        32422406                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35957                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18006                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2678266                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14058796                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7571425                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        73562                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1722867                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         150149680                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35958                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        143003965                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        69890                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     18069834                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37607007                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           54                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    237205788                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.602869                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.290130                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    177693881     74.91%     74.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23656623      9.97%     84.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12380944      5.22%     90.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8754761      3.69%     93.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8746500      3.69%     97.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3134559      1.32%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2383272      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       279240      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       176008      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    237205788                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          52351     13.66%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        171536     44.75%     58.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       159391     41.59%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120653331     84.37%     84.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1964441      1.37%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17951      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12815942      8.96%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7552300      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     143003965                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.570048                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             383278                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002680                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    523666886                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    168255718                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    140571553                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     143387243                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       291887                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2316904                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          246                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       104685                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3740848                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         484015                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        56645                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    150185638                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        16208                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14058796                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7571425                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18006                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         46826                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          246                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1201981                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1101982                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2303963                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    141385479                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12715721                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1618486                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20268015                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20023126                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7552294                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.563597                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             140571598                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            140571553                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82252405                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        224087607                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.560352                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367055                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    105065146                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    129507703                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20678192                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35904                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2112961                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    233464940                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.554720                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.406506                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    180593900     77.35%     77.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25792957     11.05%     88.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9891055      4.24%     92.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5211520      2.23%     94.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4418878      1.89%     96.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2096164      0.90%     97.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       993772      0.43%     98.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1554440      0.67%     98.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2912254      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    233464940                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    105065146                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     129507703                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19208632                       # Number of memory references committed
system.switch_cpus1.commit.loads             11741892                       # Number of loads committed
system.switch_cpus1.commit.membars              17952                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18790256                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        116590208                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2678581                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2912254                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           380738581                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          304112640                       # The number of ROB writes
system.switch_cpus1.timesIdled                2966405                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               13657116                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          105065146                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            129507703                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    105065146                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.387689                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.387689                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.418815                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.418815                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       635707395                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      196344169                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      140130403                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35904                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               250862904                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        18914100                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16789226                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1635440                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9954146                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9675515                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1206932                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        47516                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    203778505                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             107039849                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           18914100                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10882447                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             21661154                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        4985883                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       1944451                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12466674                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1630164                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    230726014                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.522955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.773282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       209064860     90.61%     90.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          986849      0.43%     91.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1834681      0.80%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1593976      0.69%     92.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3195424      1.38%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3863886      1.67%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          931588      0.40%     95.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          507472      0.22%     96.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         8747278      3.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    230726014                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.075396                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.426687                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       202314589                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      3423967                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         21627339                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        22592                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3337525                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1857523                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4379                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     120589325                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1332                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3337525                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       202557005                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1569342                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1133147                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         21397368                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       731617                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     120492008                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         78669                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       445038                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    159189679                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    544901071                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    544901071                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    131731932                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        27457720                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        16655                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         8333                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2294952                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     20904575                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      3725884                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        65953                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       831406                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         120038495                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        16655                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        114040722                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        72266                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     18019710                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     37856321                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    230726014                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.494269                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.177307                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    181914814     78.84%     78.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     20476220      8.87%     87.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10487030      4.55%     92.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6040569      2.62%     94.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6725754      2.92%     97.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3358380      1.46%     99.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1349240      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       313677      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        60330      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    230726014                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         211473     48.19%     48.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     48.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     48.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     48.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     48.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     48.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     48.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     48.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     48.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     48.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     48.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     48.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     48.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     48.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     48.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     48.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     48.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     48.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     48.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     48.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     48.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     48.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     48.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     48.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     48.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     48.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     48.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     48.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        159612     36.37%     84.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        67712     15.43%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     89573918     78.55%     78.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       907400      0.80%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         8322      0.01%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     19844030     17.40%     96.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      3707052      3.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     114040722                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.454594                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             438797                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003848                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    459318515                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    138075123                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    111402306                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     114479519                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       201019                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3458729                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          269                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          263                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        93771                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3337525                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1062792                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        57495                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    120055150                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         5124                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     20904575                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      3725884                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         8333                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         33449                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          458                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          263                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       741751                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       979518                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1721269                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    113029881                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     19595189                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1010835                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            23302198                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        17460180                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           3707009                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.450564                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             111432392                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            111402306                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         63732237                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        147326796                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.444076                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.432591                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     89659714                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    101078347                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     18979035                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        16644                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1639399                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    227388489                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.444518                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.294395                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    189477972     83.33%     83.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     14391674      6.33%     89.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11210939      4.93%     94.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2220920      0.98%     95.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2809238      1.24%     96.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       953300      0.42%     97.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      4048653      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       899679      0.40%     99.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1376114      0.61%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    227388489                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     89659714                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     101078347                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              21077959                       # Number of memory references committed
system.switch_cpus2.commit.loads             17445846                       # Number of loads committed
system.switch_cpus2.commit.membars               8322                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          15936870                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         87944448                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1282013                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1376114                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           346069757                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          243452370                       # The number of ROB writes
system.switch_cpus2.timesIdled                5372296                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               20136890                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           89659714                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            101078347                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     89659714                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.797945                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.797945                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.357405                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.357405                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       523299681                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      145406272                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      127445331                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         16644                       # number of misc regfile writes
system.l2.replacements                          24101                       # number of replacements
system.l2.tagsinuse                      32767.982566                       # Cycle average of tags in use
system.l2.total_refs                           836290                       # Total number of references to valid blocks.
system.l2.sampled_refs                          56869                       # Sample count of references to valid blocks.
system.l2.avg_refs                          14.705551                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1282.581690                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.968664                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4035.115673                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.423402                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2429.893719                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.119875                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5242.649463                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           7093.871912                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4289.047747                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           8357.310422                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.039141                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000335                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.123142                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000410                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.074154                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000400                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.159993                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.216488                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.130891                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.255045                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        44284                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        29503                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        34915                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  108702                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            42429                       # number of Writeback hits
system.l2.Writeback_hits::total                 42429                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        44284                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        29503                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        34915                       # number of demand (read+write) hits
system.l2.demand_hits::total                   108702                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        44284                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        29503                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        34915                       # number of overall hits
system.l2.overall_hits::total                  108702                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         8271                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4964                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        10820                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 24098                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         8274                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4964                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        10820                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24101                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         8274                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4964                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        10820                       # number of overall misses
system.l2.overall_misses::total                 24101                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1823546                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1359875418                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2416460                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    833597842                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2128053                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1770294305                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3970135624                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       539804                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        539804                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1823546                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1360415222                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2416460                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    833597842                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2128053                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1770294305                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3970675428                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1823546                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1360415222                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2416460                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    833597842                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2128053                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1770294305                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3970675428                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        52555                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        34467                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        45735                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              132800                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        42429                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             42429                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        52558                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        34467                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        45735                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               132803                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        52558                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        34467                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        45735                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              132803                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.157378                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.144022                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.236580                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.181461                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.157426                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.144022                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.236580                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.181479                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.157426                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.144022                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.236580                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.181479                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 140272.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 164414.873413                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 151028.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 167928.654714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 152003.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 163613.152033                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164749.590173                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 179934.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 179934.666667                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 140272.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 164420.500604                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 151028.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 167928.654714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 152003.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 163613.152033                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164751.480354                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 140272.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 164420.500604                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 151028.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 167928.654714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 152003.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 163613.152033                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164751.480354                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10151                       # number of writebacks
system.l2.writebacks::total                     10151                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         8271                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4964                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        10820                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            24098                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         8274                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4964                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        10820                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24101                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         8274                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4964                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        10820                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24101                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1065734                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    877816549                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1482072                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    544462366                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1313696                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1139767492                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2565907909                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       364998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       364998                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1065734                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    878181547                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1482072                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    544462366                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1313696                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1139767492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2566272907                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1065734                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    878181547                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1482072                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    544462366                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1313696                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1139767492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2566272907                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.157378                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.144022                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.236580                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.181461                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.157426                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.144022                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.236580                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.181479                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.157426                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.144022                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.236580                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.181479                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 81979.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106131.852134                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 92629.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 109682.184932                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 93835.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 105338.954898                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106478.044195                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       121666                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       121666                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 81979.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 106137.484530                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 92629.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 109682.184932                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 93835.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 105338.954898                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106479.934733                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 81979.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 106137.484530                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 92629.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 109682.184932                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 93835.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 105338.954898                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106479.934733                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               492.996203                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012197972                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2053139.902637                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996203                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          480                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.769231                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.790058                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12190350                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12190350                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12190350                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12190350                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12190350                       # number of overall hits
system.cpu0.icache.overall_hits::total       12190350                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2525763                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2525763                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2525763                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2525763                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2525763                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2525763                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12190367                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12190367                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12190367                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12190367                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12190367                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12190367                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 148574.294118                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 148574.294118                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 148574.294118                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 148574.294118                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 148574.294118                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 148574.294118                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1932326                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1932326                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1932326                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1932326                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1932326                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1932326                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 148640.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 148640.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 148640.461538                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 148640.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 148640.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 148640.461538                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52558                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               171838307                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52814                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3253.650680                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.294866                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.705134                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911308                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088692                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8569924                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8569924                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7185208                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7185208                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17595                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17595                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15755132                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15755132                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15755132                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15755132                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       152245                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       152245                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2853                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2853                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       155098                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        155098                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       155098                       # number of overall misses
system.cpu0.dcache.overall_misses::total       155098                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  15388343739                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  15388343739                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    411172571                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    411172571                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  15799516310                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  15799516310                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  15799516310                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  15799516310                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8722169                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8722169                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188061                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188061                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17595                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17595                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15910230                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15910230                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15910230                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15910230                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.017455                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.017455                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000397                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000397                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009748                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009748                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009748                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009748                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 101076.184696                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 101076.184696                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 144119.372941                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 144119.372941                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 101867.956453                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 101867.956453                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 101867.956453                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 101867.956453                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       305669                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 101889.666667                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        24106                       # number of writebacks
system.cpu0.dcache.writebacks::total            24106                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        99690                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        99690                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         2850                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2850                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       102540                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       102540                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       102540                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       102540                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52555                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52555                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52558                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52558                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52558                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52558                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4341912630                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4341912630                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       564704                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       564704                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4342477334                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4342477334                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4342477334                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4342477334                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006025                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006025                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003303                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003303                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003303                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003303                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 82616.547046                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 82616.547046                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 188234.666667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 188234.666667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 82622.575707                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 82622.575707                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 82622.575707                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 82622.575707                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.017620                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015313225                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2197647.673160                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.017620                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024067                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738810                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12170155                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12170155                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12170155                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12170155                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12170155                       # number of overall hits
system.cpu1.icache.overall_hits::total       12170155                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2991516                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2991516                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2991516                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2991516                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2991516                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2991516                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12170174                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12170174                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12170174                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12170174                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12170174                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12170174                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 157448.210526                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 157448.210526                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 157448.210526                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 157448.210526                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 157448.210526                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 157448.210526                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2550288                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2550288                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2550288                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2550288                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2550288                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2550288                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       159393                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       159393                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       159393                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       159393                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       159393                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       159393                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 34467                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               163669638                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34723                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4713.579990                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.164966                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.835034                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902988                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097012                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9476607                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9476607                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7430837                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7430837                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17984                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17984                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17952                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17952                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16907444                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16907444                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16907444                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16907444                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        88615                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        88615                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        88615                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         88615                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        88615                       # number of overall misses
system.cpu1.dcache.overall_misses::total        88615                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8034421306                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8034421306                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8034421306                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8034421306                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8034421306                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8034421306                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9565222                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9565222                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7430837                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7430837                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17984                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17984                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17952                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17952                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16996059                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16996059                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16996059                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16996059                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009264                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009264                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005214                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005214                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005214                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005214                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 90666.606173                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 90666.606173                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 90666.606173                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 90666.606173                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 90666.606173                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 90666.606173                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8109                       # number of writebacks
system.cpu1.dcache.writebacks::total             8109                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        54148                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        54148                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        54148                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        54148                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        54148                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        54148                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        34467                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        34467                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        34467                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        34467                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        34467                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        34467                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2803074672                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2803074672                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2803074672                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2803074672                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2803074672                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2803074672                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003603                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003603                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002028                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002028                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002028                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002028                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 81326.331622                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 81326.331622                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 81326.331622                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 81326.331622                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 81326.331622                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 81326.331622                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               540.890020                       # Cycle average of tags in use
system.cpu2.icache.total_refs               923400232                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1706839.615527                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.890020                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022260                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.866811                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12466660                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12466660                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12466660                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12466660                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12466660                       # number of overall hits
system.cpu2.icache.overall_hits::total       12466660                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.cpu2.icache.overall_misses::total           14                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2391253                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2391253                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2391253                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2391253                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2391253                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2391253                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12466674                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12466674                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12466674                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12466674                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12466674                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12466674                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 170803.785714                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 170803.785714                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 170803.785714                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 170803.785714                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 170803.785714                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 170803.785714                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2244453                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2244453                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2244453                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2244453                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2244453                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2244453                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 160318.071429                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 160318.071429                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 160318.071429                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 160318.071429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 160318.071429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 160318.071429                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 45735                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               227135819                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 45991                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4938.701463                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   208.961465                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    47.038535                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.816256                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.183744                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     17880803                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       17880803                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3615419                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3615419                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         8336                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         8336                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         8322                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         8322                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     21496222                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        21496222                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     21496222                       # number of overall hits
system.cpu2.dcache.overall_hits::total       21496222                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       164218                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       164218                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       164218                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        164218                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       164218                       # number of overall misses
system.cpu2.dcache.overall_misses::total       164218                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  16580586376                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  16580586376                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  16580586376                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  16580586376                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  16580586376                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  16580586376                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     18045021                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     18045021                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      3615419                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3615419                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         8336                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         8336                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         8322                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         8322                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     21660440                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     21660440                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     21660440                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     21660440                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009100                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009100                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007581                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007581                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007581                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007581                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 100966.924308                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 100966.924308                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 100966.924308                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 100966.924308                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 100966.924308                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 100966.924308                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10214                       # number of writebacks
system.cpu2.dcache.writebacks::total            10214                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       118483                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       118483                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       118483                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       118483                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       118483                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       118483                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        45735                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        45735                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        45735                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        45735                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        45735                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        45735                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4143500735                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4143500735                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4143500735                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4143500735                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4143500735                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4143500735                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002534                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002534                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002111                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002111                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002111                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002111                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 90598.026347                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 90598.026347                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 90598.026347                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 90598.026347                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 90598.026347                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 90598.026347                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
