# Digital Design
Implemented Digital Circuit Designs in VHDL

Simulated Circuits Using DO Script in Modelsim

Synthesized Circuits Using TCL and XDC Scripts in Vivado

## Sum of Min Terms
- Implemented a Sum of Min Terms Circuit using Processes 
    - With Components and Port Maps
    - With Concurrent Signal Assignment (CSA) Only

## Signed Converter
- Implemented a Signed Converter using Processes 
    - With Signals Only
    - With Both Signals and Variables  

## Asynchronous Shift Register 
- Implemented an Asynchronous Shift Register using Clocked Processes 
    - With Min-Max Logic and DFF

## Serial Adder
- Implemented a Serial Adder using Synchronous Design Methodology
- Translated Behavioral Description of Circuit into Hierarchical VHDL Code
