Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Wed Apr 20 12:37:47 2022
| Host             : THB running 64-bit major release  (build 9200)
| Command          : report_power -file progettoRL_power_routed.rpt -pb progettoRL_power_summary_routed.pb -rpx progettoRL_power_routed.rpx
| Design           : progettoRL
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.353        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.255        |
| Device Static (W)        | 0.098        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.4         |
| Junction Temperature (C) | 26.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.026 |        7 |       --- |             --- |
| Slice Logic    |     0.051 |    64670 |       --- |             --- |
|   LUT as Logic |     0.048 |    43194 |     63400 |           68.13 |
|   CARRY4       |     0.002 |     8894 |     15850 |           56.11 |
|   Register     |     0.002 |     4763 |    126800 |            3.76 |
|   F7/F8 Muxes  |    <0.001 |      247 |     63400 |            0.39 |
|   Others       |     0.000 |      615 |       --- |             --- |
|   BUFG         |     0.000 |        3 |        32 |            9.38 |
| Signals        |     0.061 |    67757 |       --- |             --- |
| Block RAM      |     0.004 |        1 |       135 |            0.74 |
| MMCM           |     0.103 |        1 |         6 |           16.67 |
| DSPs           |     0.000 |      240 |       240 |          100.00 |
| I/O            |     0.009 |       47 |       210 |           22.38 |
| Static Power   |     0.098 |          |           |                 |
| Total          |     0.353 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.159 |       0.143 |      0.016 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.076 |       0.057 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.006 |       0.002 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------------+------------------------------------+-----------------+
| Clock                  | Domain                             | Constraint (ns) |
+------------------------+------------------------------------+-----------------+
| clk_25MHz_clk_wiz_0    | clkGen/inst/clk_25MHz_clk_wiz_0    |            40.0 |
| clk_6_144MHz_clk_wiz_0 | clkGen/inst/clk_6_144MHz_clk_wiz_0 |           162.8 |
| clkfbout_clk_wiz_0     | clkGen/inst/clkfbout_clk_wiz_0     |            10.0 |
| sys_clk_pin            | ck100MHz                           |            10.0 |
| sys_clk_pin            | ck100MHz_IBUF_BUFG                 |            10.0 |
+------------------------+------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| progettoRL               |     0.255 |
|   clkGen                 |     0.104 |
|     inst                 |     0.104 |
|   fftBlock               |     0.135 |
|     FFT_module           |     0.133 |
|       gen_mod[0].modulo  |     0.002 |
|       gen_mod[10].modulo |     0.002 |
|       gen_mod[11].modulo |     0.002 |
|       gen_mod[12].modulo |     0.002 |
|       gen_mod[13].modulo |     0.001 |
|       gen_mod[14].modulo |     0.002 |
|       gen_mod[15].modulo |     0.002 |
|       gen_mod[16].modulo |     0.002 |
|       gen_mod[17].modulo |     0.010 |
|       gen_mod[18].modulo |     0.010 |
|       gen_mod[19].modulo |     0.011 |
|       gen_mod[1].modulo  |     0.002 |
|       gen_mod[20].modulo |     0.011 |
|       gen_mod[21].modulo |     0.011 |
|       gen_mod[22].modulo |     0.010 |
|       gen_mod[23].modulo |     0.011 |
|       gen_mod[24].modulo |     0.002 |
|       gen_mod[25].modulo |     0.002 |
|       gen_mod[26].modulo |     0.011 |
|       gen_mod[27].modulo |     0.011 |
|       gen_mod[28].modulo |     0.002 |
|       gen_mod[29].modulo |     0.001 |
|       gen_mod[2].modulo  |     0.002 |
|       gen_mod[30].modulo |     0.002 |
|       gen_mod[31].modulo |     0.001 |
|       gen_mod[3].modulo  |     0.001 |
|       gen_mod[4].modulo  |     0.002 |
|       gen_mod[5].modulo  |     0.002 |
|       gen_mod[6].modulo  |     0.002 |
|       gen_mod[7].modulo  |     0.002 |
|       gen_mod[8].modulo  |     0.001 |
|       gen_mod[9].modulo  |     0.001 |
|   video                  |     0.006 |
|     freqInVGA            |     0.003 |
|       U0                 |     0.003 |
|     timeInVGA            |     0.001 |
|       U0                 |     0.001 |
+--------------------------+-----------+


