;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL -277, @-129
	JMN 270, 60
	MOV -7, <-25
	SUB @-127, 100
	SLT <300, 90
	ADD @7, @2
	SUB @-127, 100
	SUB @-127, 100
	SUB @-127, 100
	SUB -207, <-120
	DJN 321, 18
	SPL -277, @-129
	ADD #70, <-800
	JMP <-277, @-124
	JMZ -277, @-129
	JMZ -277, @-129
	JMZ -277, @-129
	SUB 920, @10
	SUB @-127, 100
	JMZ <-127, <155
	SUB 920, @10
	SUB 920, @10
	JMZ <-127, <155
	SPL 0, <332
	SPL 0, <332
	SUB @321, 18
	SUB @321, 18
	SUB @321, 18
	SLT <300, 90
	SUB 920, @10
	SLT <300, 90
	ADD #270, <1
	SLT <300, 90
	SUB @-127, 300
	JMN @1, @-60
	SLT <300, 90
	SUB @-127, 100
	SPL @277, @550
	SPL @277, @550
	SPL @277, @550
	MOV 210, 180
	SPL @277, @550
	SUB <72, @200
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	CMP -207, <-120
