
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /data/opt/Xilinx/Vivado/2017.4/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/data/opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'iavendano' on host 'fabricant' (Linux_x86_64 version 4.4.0-127-generic) on Wed Aug 22 11:37:04 PDT 2018
INFO: [HLS 200-10] On os Linux Mint 18 Sarah
INFO: [HLS 200-10] In directory '/home/iavendano/pynq-copter/pynqcopter/ip/normalizer'
INFO: [HLS 200-10] Opening project '/home/iavendano/pynq-copter/pynqcopter/ip/normalizer/normalizer'.
INFO: [HLS 200-10] Adding test bench file 'main.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'normalizer.cpp' to the project
INFO: [HLS 200-10] Adding design file 'main.cpp' to the project
INFO: [HLS 200-10] Adding design file 'normalizer.cpp' to the project
INFO: [HLS 200-10] Opening solution '/home/iavendano/pynq-copter/pynqcopter/ip/normalizer/normalizer/normalizer'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
make[2]: Entering directory '/home/iavendano/pynq-copter/pynqcopter/ip/normalizer/normalizer/normalizer/csim/build'
make[2]: 'csim.exe' is up to date.
make[2]: Leaving directory '/home/iavendano/pynq-copter/pynqcopter/ip/normalizer/normalizer/normalizer/csim/build'
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'normalizer.cpp' ...
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:17 ; elapsed = 00:00:29 . Memory (MB): peak = 359.945 ; gain = 13.379 ; free physical = 110113 ; free virtual = 503140
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:19 ; elapsed = 00:00:31 . Memory (MB): peak = 359.945 ; gain = 13.379 ; free physical = 110104 ; free virtual = 503131
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:20 ; elapsed = 00:00:32 . Memory (MB): peak = 360.391 ; gain = 13.824 ; free physical = 110103 ; free virtual = 503130
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:20 ; elapsed = 00:00:33 . Memory (MB): peak = 488.254 ; gain = 141.688 ; free physical = 110096 ; free virtual = 503124
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:21 ; elapsed = 00:00:33 . Memory (MB): peak = 488.254 ; gain = 141.688 ; free physical = 110078 ; free virtual = 503105
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:22 ; elapsed = 00:00:34 . Memory (MB): peak = 488.254 ; gain = 141.688 ; free physical = 110066 ; free virtual = 503093
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'normalizer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normalizer'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (5.27ns) of 'sdiv' operation ('tmp_8', normalizer.cpp:87) exceeds the target cycle time (target cycle time: 4ns, clock uncertainty: 0.5ns, effective cycle time: 3.5ns).
INFO: [SCHED 204-61] Pipelining function 'normalizer'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 103.
WARNING: [SCHED 204-21] Estimated clock period (5.272ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sdiv' operation ('tmp_8', normalizer.cpp:87) (5.27 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.91 seconds; current allocated memory: 85.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 86.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normalizer'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'normalizer/regs_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'normalizer/min_high' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'normalizer/max_high' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'normalizer/m_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'normalizer' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'last' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'min_high', 'max_high' and 'm_V' to AXI-Lite port in.
INFO: [SYN 201-210] Renamed object name 'normalizer_sdiv_96ns_64s_96_100_1' to 'normalizer_sdiv_9bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'normalizer_sdiv_9bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'normalizer'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 87.963 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'normalizer_sdiv_9bkb_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:23 ; elapsed = 00:00:35 . Memory (MB): peak = 488.254 ; gain = 141.688 ; free physical = 110073 ; free virtual = 503100
INFO: [SYSC 207-301] Generating SystemC RTL for normalizer.
INFO: [VHDL 208-304] Generating VHDL RTL for normalizer.
INFO: [VLOG 209-307] Generating Verilog RTL for normalizer.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Aug 22 11:37:49 2018...
INFO: [HLS 200-112] Total elapsed time: 66.7 seconds; peak allocated memory: 87.963 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Aug 22 11:38:11 2018...
