INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/DataMemoryDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemoryDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/Hex7Seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex7Seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/IDmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/Top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/mux2_MemToReg_32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_MemToReg_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/mux2_RegDst.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_RegDst
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/mux3_PCsrc_32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3_PCsrc_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/mux4_ALUsrb_32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_ALUsrb_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/reg_AB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_AB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/reg_Instr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_Instr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/reg_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/reg_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/x7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/ze_expend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ze_expend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sim_1/new/TestBench_IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench_IO
