{"vcs1":{"timestamp_begin":1696237973.710711663, "rt":20.26, "ut":18.32, "st":0.80}}
{"vcselab":{"timestamp_begin":1696237994.061407796, "rt":1.78, "ut":0.47, "st":0.17}}
{"link":{"timestamp_begin":1696237995.925744379, "rt":0.46, "ut":0.27, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696237972.919052584}
{"VCS_COMP_START_TIME": 1696237972.919052584}
{"VCS_COMP_END_TIME": 1696237996.557263573}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -assert svaext +vcs+lic+wait -f compile.f ../TOP/ei_tdp_ram_top.sv +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 393424}}
{"stitch_vcselab": {"peak_mem": 227836}}
