###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID 192.168.188.128)
#  Generated on:      Fri Oct  6 01:31:13 2023
#  Command:           optDesign -preCTS
###############################################################
Path 1: MET Setup Check with Pin alu/\ALU_OUT_reg[0] /CK 
Endpoint:   alu/\ALU_OUT_reg[0] /D    (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[1][7] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.210
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.590
- Arrival Time                  9.498
= Slack Time                    0.093
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |              |             |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |             | 0.050 |       |   0.000 |    0.093 | 
     | refmux/U1                            | A ^ -> Y ^   | MX2X6M      | 0.050 | 0.000 |   0.000 |    0.093 | 
     | RegFile/\mem_reg[1][7]               | CK ^ -> Q v  | SDFFRHQX4M  | 0.170 | 0.356 |   0.356 |    0.448 | 
     | alu/div_36/FE_RC_7_0                 | B v -> Y ^   | NOR2X4M     | 0.154 | 0.152 |   0.508 |    0.600 | 
     | alu/div_36/FE_RC_22_0                | A ^ -> Y v   | NAND2X5M    | 0.094 | 0.093 |   0.600 |    0.693 | 
     | alu/div_36/FE_RC_25_0                | A v -> Y ^   | NOR2X8M     | 0.156 | 0.121 |   0.721 |    0.814 | 
     | alu/div_36/FE_RC_15_0                | A ^ -> Y ^   | AND2X2M     | 0.207 | 0.231 |   0.952 |    1.045 | 
     | alu/div_36/FE_RC_47_0                | A ^ -> Y ^   | AND2X2M     | 0.066 | 0.155 |   1.107 |    1.200 | 
     | alu/div_36/FE_RC_54_0                | AN ^ -> Y ^  | NOR2BX2M    | 0.206 | 0.185 |   1.293 |    1.385 | 
     | alu/div_36/FE_RC_119_0               | B ^ -> Y v   | CLKNAND2X2M | 0.128 | 0.129 |   1.422 |    1.515 | 
     | alu/div_36/FE_RC_52_0                | A v -> Y ^   | NAND2X2M    | 0.354 | 0.233 |   1.655 |    1.747 | 
     | alu/div_36/FE_RC_148_0               | A ^ -> Y v   | CLKNAND2X2M | 0.144 | 0.146 |   1.801 |    1.893 | 
     | alu/div_36/FE_RC_133_0               | B0 v -> Y ^  | OAI2B11X2M  | 0.343 | 0.124 |   1.925 |    2.017 | 
     | alu/div_36/FE_RC_112_0               | B ^ -> Y v   | NAND2X2M    | 0.100 | 0.107 |   2.032 |    2.124 | 
     | alu/div_36/FE_RC_111_0               | B0 v -> Y ^  | OAI2B1X2M   | 0.321 | 0.108 |   2.140 |    2.232 | 
     | alu/div_36/FE_RC_114_0               | A ^ -> Y ^   | XOR2X2M     | 0.252 | 0.159 |   2.299 |    2.392 | 
     | alu/div_36/FE_RC_109_0               | A ^ -> Y v   | MXI2X1M     | 0.201 | 0.168 |   2.468 |    2.560 | 
     | alu/div_36/FE_RC_245_0               | A v -> Y v   | CLKAND2X4M  | 0.120 | 0.214 |   2.682 |    2.774 | 
     | alu/div_36/FE_RC_244_0               | A v -> Y ^   | INVX2M      | 0.082 | 0.084 |   2.765 |    2.858 | 
     | alu/div_36/FE_RC_240_0               | B ^ -> Y v   | CLKNAND2X4M | 0.120 | 0.104 |   2.870 |    2.963 | 
     | alu/div_36/FE_RC_258_0               | C v -> Y ^   | NAND3X4M    | 0.149 | 0.131 |   3.001 |    3.093 | 
     | alu/div_36/FE_RC_266_0               | B ^ -> Y v   | NAND2X6M    | 0.167 | 0.124 |   3.124 |    3.217 | 
     | alu/div_36/FE_RC_299_0               | B v -> Y ^   | NOR2X4M     | 0.207 | 0.178 |   3.303 |    3.395 | 
     | alu/div_36/FE_RC_298_0               | A ^ -> Y v   | INVX2M      | 0.077 | 0.082 |   3.385 |    3.477 | 
     | alu/div_36/FE_RC_294_0               | B v -> Y ^   | NAND2X4M    | 0.075 | 0.073 |   3.458 |    3.551 | 
     | alu/div_36/FE_RC_293_0               | A ^ -> Y v   | NAND2X4M    | 0.104 | 0.064 |   3.522 |    3.615 | 
     | alu/div_36/FE_RC_335_0               | A v -> Y ^   | NAND2X4M    | 0.094 | 0.083 |   3.606 |    3.698 | 
     | alu/div_36/FE_RC_356_0               | A ^ -> Y v   | NAND2X4M    | 0.061 | 0.059 |   3.665 |    3.757 | 
     | alu/div_36/FE_RC_355_0               | A v -> Y ^   | NAND2X4M    | 0.091 | 0.062 |   3.727 |    3.820 | 
     | alu/div_36/FE_RC_354_0               | A ^ -> Y v   | NAND2X4M    | 0.117 | 0.096 |   3.823 |    3.916 | 
     | alu/div_36/FE_RC_413_0               | A v -> Y ^   | NAND2X2M    | 0.252 | 0.174 |   3.997 |    4.090 | 
     | alu/div_36/FE_RC_442_0               | A ^ -> Y v   | NAND2X2M    | 0.205 | 0.188 |   4.185 |    4.277 | 
     | alu/div_36/FE_RC_453_0               | B v -> Y v   | AND2X2M     | 0.095 | 0.241 |   4.426 |    4.518 | 
     | alu/div_36/FE_RC_452_0               | A v -> Y ^   | INVX2M      | 0.065 | 0.068 |   4.494 |    4.586 | 
     | alu/div_36/FE_RC_449_0               | B ^ -> Y v   | NAND3X2M    | 0.131 | 0.106 |   4.600 |    4.693 | 
     | alu/div_36/FE_RC_448_0               | A v -> Y ^   | NAND2X3M    | 0.092 | 0.092 |   4.692 |    4.785 | 
     | alu/div_36/FE_RC_475_0               | A ^ -> Y v   | NAND2X4M    | 0.089 | 0.066 |   4.758 |    4.851 | 
     | alu/div_36/FE_RC_469_0               | B v -> Y ^   | NAND2X2M    | 0.114 | 0.098 |   4.856 |    4.948 | 
     | alu/div_36/FE_RC_468_0               | A ^ -> Y v   | NAND2X4M    | 0.111 | 0.080 |   4.936 |    5.028 | 
     | alu/div_36/FE_RC_511_0               | B v -> Y ^   | NAND3X4M    | 0.229 | 0.169 |   5.104 |    5.197 | 
     | alu/div_36/FE_RC_563_0               | A ^ -> Y v   | NAND2X3M    | 0.185 | 0.154 |   5.258 |    5.350 | 
     | alu/div_36/FE_RC_562_0               | A v -> Y ^   | NOR2X4M     | 0.175 | 0.154 |   5.412 |    5.504 | 
     | alu/div_36/FE_RC_561_0               | A ^ -> Y v   | INVX2M      | 0.064 | 0.069 |   5.480 |    5.573 | 
     | alu/div_36/FE_RC_555_0               | B v -> Y ^   | CLKNAND2X4M | 0.071 | 0.054 |   5.534 |    5.627 | 
     | alu/div_36/FE_RC_554_0               | A ^ -> Y v   | NAND2X2M    | 0.082 | 0.060 |   5.594 |    5.686 | 
     | alu/div_36/FE_RC_553_0               | A v -> Y ^   | NAND2X2M    | 0.229 | 0.151 |   5.744 |    5.837 | 
     | alu/div_36/FE_RC_593_0               | C ^ -> Y v   | NAND3X4M    | 0.112 | 0.126 |   5.870 |    5.963 | 
     | alu/div_36/FE_RC_622_0               | C v -> Y ^   | NAND3X4M    | 0.188 | 0.150 |   6.020 |    6.113 | 
     | alu/div_36/FE_RC_637_0               | B ^ -> Y v   | NAND3BX4M   | 0.098 | 0.106 |   6.126 |    6.218 | 
     | alu/div_36/FE_RC_636_0               | A v -> Y ^   | NAND3X4M    | 0.099 | 0.078 |   6.204 |    6.297 | 
     | alu/div_36/U71                       | A ^ -> Y ^   | AND2X8M     | 0.184 | 0.201 |   6.405 |    6.497 | 
     | alu/div_36/U61                       | S0 ^ -> Y v  | MX2X2M      | 0.087 | 0.231 |   6.636 |    6.729 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFX1M     | 0.184 | 0.504 |   7.140 |    7.232 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFHX2M    | 0.098 | 0.273 |   7.413 |    7.506 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFHX2M    | 0.097 | 0.246 |   7.659 |    7.752 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFHX2M    | 0.105 | 0.255 |   7.914 |    8.007 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFHX2M    | 0.096 | 0.247 |   8.161 |    8.253 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFHX2M    | 0.089 | 0.237 |   8.397 |    8.490 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFHX2M    | 0.118 | 0.267 |   8.664 |    8.757 | 
     | alu/U53                              | C0 v -> Y ^  | AOI222X4M   | 0.464 | 0.393 |   9.057 |    9.150 | 
     | alu/U91                              | A1 ^ -> Y v  | AOI31X2M    | 0.207 | 0.197 |   9.254 |    9.346 | 
     | alu/U90                              | B0 v -> Y v  | AO21X2M     | 0.075 | 0.244 |   9.497 |    9.590 | 
     | alu/\ALU_OUT_reg[0]                  | D v          | SDFFRHQX1M  | 0.075 | 0.000 |   9.498 |    9.590 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |            |       |       |  Time   |   Time   | 
     |---------------------+-------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^       |            | 0.050 |       |   0.000 |   -0.093 | 
     | clkGate             | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.093 | 
     | alu/\ALU_OUT_reg[0] | CK ^        | SDFFRHQX1M | 0.050 | 0.000 |   0.000 |   -0.093 | 
     +-------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin alu/\ALU_OUT_reg[15] /CK 
Endpoint:   alu/\ALU_OUT_reg[15] /D   (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[0][2] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.394
- Arrival Time                  7.628
= Slack Time                    1.765
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.050 |       |   0.000 |    1.765 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    1.765 | 
     | RegFile/\mem_reg[0][2]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.073 | 0.354 |   0.354 |    2.119 | 
     | RegFile/FE_OFC8_reg0_A_2_ | A ^ -> Y ^   | CLKBUFX2M  | 0.779 | 0.508 |   0.862 |    2.627 | 
     | alu/U69                   | A ^ -> Y v   | INVX2M     | 0.400 | 0.421 |   1.282 |    3.048 | 
     | alu/mult_35/U100          | B v -> Y ^   | NOR2X1M    | 0.227 | 0.224 |   1.506 |    3.272 | 
     | alu/mult_35/S2_2_2        | A ^ -> CO ^  | ADDFX2M    | 0.113 | 0.513 |   2.020 |    3.785 | 
     | alu/mult_35/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.559 |   2.579 |    4.344 | 
     | alu/mult_35/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.137 |    4.902 | 
     | alu/mult_35/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   3.698 |    5.464 | 
     | alu/mult_35/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.561 |   4.259 |    6.024 | 
     | alu/mult_35/S4_2          | B ^ -> S v   | ADDFX2M    | 0.153 | 0.586 |   4.845 |    6.611 | 
     | alu/mult_35/U11           | B v -> Y ^   | CLKXOR2X2M | 0.126 | 0.322 |   5.167 |    6.933 | 
     | alu/mult_35/FS_1/U2       | A ^ -> Y v   | NAND2X2M   | 0.076 | 0.079 |   5.247 |    7.012 | 
     | alu/mult_35/FS_1/U31      | A0 v -> Y v  | OA21X1M    | 0.136 | 0.385 |   5.631 |    7.397 | 
     | alu/mult_35/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.113 | 0.275 |   5.906 |    7.672 | 
     | alu/mult_35/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.144 | 0.414 |   6.320 |    8.085 | 
     | alu/mult_35/FS_1/U21      | A1 v -> Y ^  | OAI21BX1M  | 0.378 | 0.279 |   6.598 |    8.364 | 
     | alu/mult_35/FS_1/U19      | A1 ^ -> Y v  | OAI21X1M   | 0.120 | 0.143 |   6.741 |    8.507 | 
     | alu/mult_35/FS_1/U3       | B0N v -> Y v | AOI21BX2M  | 0.065 | 0.184 |   6.925 |    8.691 | 
     | alu/mult_35/FS_1/U7       | B v -> Y v   | XNOR2X2M   | 0.112 | 0.166 |   7.091 |    8.857 | 
     | alu/U86                   | B0 v -> Y ^  | AOI221XLM  | 0.595 | 0.463 |   7.554 |    9.319 | 
     | alu/U85                   | A ^ -> Y v   | INVX2M     | 0.105 | 0.075 |   7.628 |    9.394 | 
     | alu/\ALU_OUT_reg[15]      | D v          | SDFFRQX2M  | 0.105 | 0.000 |   7.628 |    9.394 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |           |       |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+-------+---------+----------| 
     | clkGate/u0           | ECK ^       |           | 0.050 |       |   0.000 |   -1.765 | 
     | clkGate              | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -1.765 | 
     | alu/\ALU_OUT_reg[15] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -1.765 | 
     +-------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin alu/\ALU_OUT_reg[14] /CK 
Endpoint:   alu/\ALU_OUT_reg[14] /D   (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[0][2] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.394
- Arrival Time                  7.437
= Slack Time                    1.957
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.050 |       |   0.000 |    1.957 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    1.957 | 
     | RegFile/\mem_reg[0][2]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.073 | 0.354 |   0.354 |    2.311 | 
     | RegFile/FE_OFC8_reg0_A_2_ | A ^ -> Y ^   | CLKBUFX2M  | 0.779 | 0.508 |   0.862 |    2.819 | 
     | alu/U69                   | A ^ -> Y v   | INVX2M     | 0.400 | 0.421 |   1.282 |    3.240 | 
     | alu/mult_35/U100          | B v -> Y ^   | NOR2X1M    | 0.227 | 0.224 |   1.506 |    3.464 | 
     | alu/mult_35/S2_2_2        | A ^ -> CO ^  | ADDFX2M    | 0.113 | 0.513 |   2.020 |    3.977 | 
     | alu/mult_35/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.559 |   2.579 |    4.536 | 
     | alu/mult_35/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.137 |    5.094 | 
     | alu/mult_35/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   3.698 |    5.656 | 
     | alu/mult_35/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.561 |   4.259 |    6.216 | 
     | alu/mult_35/S4_2          | B ^ -> S v   | ADDFX2M    | 0.153 | 0.586 |   4.845 |    6.803 | 
     | alu/mult_35/U11           | B v -> Y ^   | CLKXOR2X2M | 0.126 | 0.322 |   5.167 |    7.125 | 
     | alu/mult_35/FS_1/U2       | A ^ -> Y v   | NAND2X2M   | 0.076 | 0.079 |   5.247 |    7.204 | 
     | alu/mult_35/FS_1/U31      | A0 v -> Y v  | OA21X1M    | 0.136 | 0.385 |   5.631 |    7.589 | 
     | alu/mult_35/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.113 | 0.275 |   5.906 |    7.863 | 
     | alu/mult_35/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.144 | 0.414 |   6.320 |    8.277 | 
     | alu/mult_35/FS_1/U21      | A1 v -> Y ^  | OAI21BX1M  | 0.378 | 0.279 |   6.598 |    8.556 | 
     | alu/mult_35/FS_1/U20      | C ^ -> Y v   | XOR3XLM    | 0.177 | 0.279 |   6.877 |    8.835 | 
     | alu/U84                   | B0 v -> Y ^  | AOI221XLM  | 0.613 | 0.488 |   7.365 |    9.322 | 
     | alu/U83                   | A ^ -> Y v   | INVX2M     | 0.104 | 0.072 |   7.437 |    9.394 | 
     | alu/\ALU_OUT_reg[14]      | D v          | SDFFRQX2M  | 0.104 | 0.000 |   7.437 |    9.394 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |           |       |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+-------+---------+----------| 
     | clkGate/u0           | ECK ^       |           | 0.050 |       |   0.000 |   -1.957 | 
     | clkGate              | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -1.957 | 
     | alu/\ALU_OUT_reg[14] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -1.957 | 
     +-------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin alu/\ALU_OUT_reg[1] /CK 
Endpoint:   alu/\ALU_OUT_reg[1] /D    (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[1][7] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.405
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.395
- Arrival Time                  7.218
= Slack Time                    2.177
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^   |              | 0.050 |       |   0.000 |    2.177 | 
     | refmux/U1              | A ^ -> Y ^  | MX2X6M       | 0.050 | 0.000 |   0.000 |    2.177 | 
     | RegFile/\mem_reg[1][7] | CK ^ -> Q v | SDFFRHQX4M   | 0.170 | 0.356 |   0.356 |    2.533 | 
     | alu/div_36/FE_RC_7_0   | B v -> Y ^  | NOR2X4M      | 0.154 | 0.152 |   0.508 |    2.685 | 
     | alu/div_36/FE_RC_22_0  | A ^ -> Y v  | NAND2X5M     | 0.094 | 0.093 |   0.601 |    2.777 | 
     | alu/div_36/FE_RC_25_0  | A v -> Y ^  | NOR2X8M      | 0.156 | 0.121 |   0.721 |    2.898 | 
     | alu/div_36/FE_RC_15_0  | A ^ -> Y ^  | AND2X2M      | 0.207 | 0.231 |   0.952 |    3.129 | 
     | alu/div_36/FE_RC_47_0  | A ^ -> Y ^  | AND2X2M      | 0.066 | 0.155 |   1.108 |    3.284 | 
     | alu/div_36/FE_RC_54_0  | AN ^ -> Y ^ | NOR2BX2M     | 0.206 | 0.185 |   1.293 |    3.470 | 
     | alu/div_36/FE_RC_119_0 | B ^ -> Y v  | CLKNAND2X2M  | 0.128 | 0.129 |   1.422 |    3.599 | 
     | alu/div_36/FE_RC_52_0  | A v -> Y ^  | NAND2X2M     | 0.354 | 0.233 |   1.655 |    3.832 | 
     | alu/div_36/FE_RC_148_0 | A ^ -> Y v  | CLKNAND2X2M  | 0.144 | 0.146 |   1.801 |    3.977 | 
     | alu/div_36/FE_RC_133_0 | B0 v -> Y ^ | OAI2B11X2M   | 0.343 | 0.124 |   1.925 |    4.101 | 
     | alu/div_36/FE_RC_112_0 | B ^ -> Y v  | NAND2X2M     | 0.100 | 0.107 |   2.032 |    4.208 | 
     | alu/div_36/FE_RC_111_0 | B0 v -> Y ^ | OAI2B1X2M    | 0.321 | 0.108 |   2.140 |    4.317 | 
     | alu/div_36/FE_RC_114_0 | A ^ -> Y ^  | XOR2X2M      | 0.252 | 0.159 |   2.299 |    4.476 | 
     | alu/div_36/FE_RC_109_0 | A ^ -> Y v  | MXI2X1M      | 0.201 | 0.168 |   2.468 |    4.644 | 
     | alu/div_36/FE_RC_245_0 | A v -> Y v  | CLKAND2X4M   | 0.120 | 0.214 |   2.682 |    4.858 | 
     | alu/div_36/FE_RC_244_0 | A v -> Y ^  | INVX2M       | 0.082 | 0.084 |   2.766 |    4.942 | 
     | alu/div_36/FE_RC_240_0 | B ^ -> Y v  | CLKNAND2X4M  | 0.120 | 0.104 |   2.870 |    5.047 | 
     | alu/div_36/FE_RC_258_0 | C v -> Y ^  | NAND3X4M     | 0.149 | 0.131 |   3.001 |    5.177 | 
     | alu/div_36/FE_RC_266_0 | B ^ -> Y v  | NAND2X6M     | 0.167 | 0.124 |   3.124 |    5.301 | 
     | alu/div_36/FE_RC_299_0 | B v -> Y ^  | NOR2X4M      | 0.207 | 0.178 |   3.303 |    5.479 | 
     | alu/div_36/FE_RC_298_0 | A ^ -> Y v  | INVX2M       | 0.077 | 0.082 |   3.385 |    5.562 | 
     | alu/div_36/FE_RC_294_0 | B v -> Y ^  | NAND2X4M     | 0.075 | 0.073 |   3.458 |    5.635 | 
     | alu/div_36/FE_RC_293_0 | A ^ -> Y v  | NAND2X4M     | 0.104 | 0.064 |   3.523 |    5.699 | 
     | alu/div_36/FE_RC_335_0 | A v -> Y ^  | NAND2X4M     | 0.094 | 0.083 |   3.606 |    5.783 | 
     | alu/div_36/FE_RC_356_0 | A ^ -> Y v  | NAND2X4M     | 0.061 | 0.059 |   3.665 |    5.842 | 
     | alu/div_36/FE_RC_355_0 | A v -> Y ^  | NAND2X4M     | 0.091 | 0.062 |   3.727 |    5.904 | 
     | alu/div_36/FE_RC_354_0 | A ^ -> Y v  | NAND2X4M     | 0.117 | 0.096 |   3.823 |    6.000 | 
     | alu/div_36/FE_RC_413_0 | A v -> Y ^  | NAND2X2M     | 0.252 | 0.174 |   3.997 |    6.174 | 
     | alu/div_36/FE_RC_442_0 | A ^ -> Y v  | NAND2X2M     | 0.205 | 0.188 |   4.185 |    6.362 | 
     | alu/div_36/FE_RC_453_0 | B v -> Y v  | AND2X2M      | 0.095 | 0.241 |   4.426 |    6.603 | 
     | alu/div_36/FE_RC_452_0 | A v -> Y ^  | INVX2M       | 0.065 | 0.068 |   4.494 |    6.671 | 
     | alu/div_36/FE_RC_449_0 | B ^ -> Y v  | NAND3X2M     | 0.131 | 0.106 |   4.600 |    6.777 | 
     | alu/div_36/FE_RC_448_0 | A v -> Y ^  | NAND2X3M     | 0.092 | 0.092 |   4.692 |    6.869 | 
     | alu/div_36/FE_RC_475_0 | A ^ -> Y v  | NAND2X4M     | 0.089 | 0.066 |   4.758 |    6.935 | 
     | alu/div_36/FE_RC_469_0 | B v -> Y ^  | NAND2X2M     | 0.114 | 0.098 |   4.856 |    7.033 | 
     | alu/div_36/FE_RC_468_0 | A ^ -> Y v  | NAND2X4M     | 0.111 | 0.080 |   4.936 |    7.112 | 
     | alu/div_36/FE_RC_511_0 | B v -> Y ^  | NAND3X4M     | 0.229 | 0.169 |   5.104 |    7.281 | 
     | alu/div_36/FE_RC_575_0 | B ^ -> Y v  | CLKNAND2X16M | 0.188 | 0.150 |   5.255 |    7.431 | 
     | alu/div_36/FE_RC_532_0 | B v -> Y ^  | NAND2X2M     | 0.182 | 0.166 |   5.420 |    7.597 | 
     | alu/div_36/FE_RC_531_0 | C0 ^ -> Y v | OAI211X8M    | 0.109 | 0.119 |   5.539 |    7.716 | 
     | alu/div_36/FE_RC_554_0 | B v -> Y ^  | NAND2X2M     | 0.083 | 0.087 |   5.626 |    7.803 | 
     | alu/div_36/FE_RC_553_0 | A ^ -> Y v  | NAND2X2M     | 0.181 | 0.133 |   5.759 |    7.936 | 
     | alu/div_36/FE_RC_593_0 | C v -> Y ^  | NAND3X4M     | 0.119 | 0.130 |   5.889 |    8.065 | 
     | alu/div_36/FE_RC_622_0 | C ^ -> Y v  | NAND3X4M     | 0.183 | 0.157 |   6.046 |    8.222 | 
     | alu/div_36/FE_RC_637_0 | B v -> Y ^  | NAND3BX4M    | 0.105 | 0.114 |   6.160 |    8.337 | 
     | alu/div_36/FE_RC_636_0 | A ^ -> Y v  | NAND3X4M     | 0.087 | 0.079 |   6.239 |    8.416 | 
     | alu/div_36/U71         | A v -> Y v  | AND2X8M      | 0.104 | 0.192 |   6.431 |    8.608 | 
     | alu/U97                | A0 v -> Y ^ | AOI222X1M    | 0.562 | 0.312 |   6.743 |    8.920 | 
     | alu/U95                | A1 ^ -> Y v | AOI31X2M     | 0.198 | 0.184 |   6.927 |    9.104 | 
     | alu/U94                | B0 v -> Y v | AO21XLM      | 0.101 | 0.291 |   7.218 |    9.395 | 
     | alu/\ALU_OUT_reg[1]    | D v         | SDFFRQX1M    | 0.101 | 0.000 |   7.218 |    9.395 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |           |       |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^       |           | 0.050 |       |   0.000 |   -2.177 | 
     | clkGate             | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -2.177 | 
     | alu/\ALU_OUT_reg[1] | CK ^        | SDFFRQX1M | 0.050 | 0.000 |   0.000 |   -2.177 | 
     +------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin alu/\ALU_OUT_reg[13] /CK 
Endpoint:   alu/\ALU_OUT_reg[13] /D   (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[0][2] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.394
- Arrival Time                  7.016
= Slack Time                    2.377
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.050 |       |   0.000 |    2.377 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    2.377 | 
     | RegFile/\mem_reg[0][2]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.073 | 0.354 |   0.354 |    2.731 | 
     | RegFile/FE_OFC8_reg0_A_2_ | A ^ -> Y ^   | CLKBUFX2M  | 0.779 | 0.508 |   0.862 |    3.239 | 
     | alu/U69                   | A ^ -> Y v   | INVX2M     | 0.400 | 0.421 |   1.282 |    3.660 | 
     | alu/mult_35/U100          | B v -> Y ^   | NOR2X1M    | 0.227 | 0.224 |   1.506 |    3.884 | 
     | alu/mult_35/S2_2_2        | A ^ -> CO ^  | ADDFX2M    | 0.113 | 0.513 |   2.020 |    4.397 | 
     | alu/mult_35/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.559 |   2.579 |    4.956 | 
     | alu/mult_35/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.137 |    5.514 | 
     | alu/mult_35/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   3.698 |    6.075 | 
     | alu/mult_35/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.561 |   4.259 |    6.636 | 
     | alu/mult_35/S4_2          | B ^ -> S v   | ADDFX2M    | 0.153 | 0.586 |   4.845 |    7.223 | 
     | alu/mult_35/U11           | B v -> Y ^   | CLKXOR2X2M | 0.126 | 0.322 |   5.167 |    7.545 | 
     | alu/mult_35/FS_1/U2       | A ^ -> Y v   | NAND2X2M   | 0.076 | 0.079 |   5.247 |    7.624 | 
     | alu/mult_35/FS_1/U31      | A0 v -> Y v  | OA21X1M    | 0.136 | 0.385 |   5.631 |    8.009 | 
     | alu/mult_35/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.113 | 0.275 |   5.906 |    8.283 | 
     | alu/mult_35/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.144 | 0.414 |   6.320 |    8.697 | 
     | alu/mult_35/FS_1/U22      | A v -> Y v   | XNOR2X1M   | 0.113 | 0.155 |   6.475 |    8.852 | 
     | alu/U82                   | B0 v -> Y ^  | AOI221XLM  | 0.600 | 0.465 |   6.940 |    9.318 | 
     | alu/U81                   | A ^ -> Y v   | INVX2M     | 0.106 | 0.076 |   7.016 |    9.394 | 
     | alu/\ALU_OUT_reg[13]      | D v          | SDFFRQX2M  | 0.106 | 0.000 |   7.016 |    9.394 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |           |       |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+-------+---------+----------| 
     | clkGate/u0           | ECK ^       |           | 0.050 |       |   0.000 |   -2.377 | 
     | clkGate              | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -2.377 | 
     | alu/\ALU_OUT_reg[13] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -2.377 | 
     +-------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin alu/\ALU_OUT_reg[12] /CK 
Endpoint:   alu/\ALU_OUT_reg[12] /D   (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[0][2] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.394
- Arrival Time                  6.652
= Slack Time                    2.742
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.050 |       |   0.000 |    2.742 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    2.742 | 
     | RegFile/\mem_reg[0][2]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.073 | 0.354 |   0.354 |    3.096 | 
     | RegFile/FE_OFC8_reg0_A_2_ | A ^ -> Y ^   | CLKBUFX2M  | 0.779 | 0.508 |   0.862 |    3.604 | 
     | alu/U69                   | A ^ -> Y v   | INVX2M     | 0.400 | 0.421 |   1.283 |    4.024 | 
     | alu/mult_35/U100          | B v -> Y ^   | NOR2X1M    | 0.227 | 0.224 |   1.506 |    4.248 | 
     | alu/mult_35/S2_2_2        | A ^ -> CO ^  | ADDFX2M    | 0.113 | 0.513 |   2.020 |    4.762 | 
     | alu/mult_35/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.559 |   2.579 |    5.321 | 
     | alu/mult_35/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.137 |    5.879 | 
     | alu/mult_35/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   3.698 |    6.440 | 
     | alu/mult_35/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.561 |   4.259 |    7.001 | 
     | alu/mult_35/S4_2          | B ^ -> S v   | ADDFX2M    | 0.153 | 0.586 |   4.845 |    7.587 | 
     | alu/mult_35/U11           | B v -> Y ^   | CLKXOR2X2M | 0.126 | 0.322 |   5.167 |    7.909 | 
     | alu/mult_35/FS_1/U2       | A ^ -> Y v   | NAND2X2M   | 0.076 | 0.079 |   5.247 |    7.988 | 
     | alu/mult_35/FS_1/U31      | A0 v -> Y v  | OA21X1M    | 0.136 | 0.385 |   5.631 |    8.373 | 
     | alu/mult_35/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.113 | 0.275 |   5.906 |    8.648 | 
     | alu/mult_35/FS_1/U27      | B v -> Y v   | CLKXOR2X2M | 0.081 | 0.225 |   6.131 |    8.873 | 
     | alu/U80                   | B0 v -> Y ^  | AOI221XLM  | 0.581 | 0.447 |   6.578 |    9.320 | 
     | alu/U79                   | A ^ -> Y v   | INVX2M     | 0.103 | 0.074 |   6.652 |    9.394 | 
     | alu/\ALU_OUT_reg[12]      | D v          | SDFFRQX2M  | 0.103 | 0.000 |   6.652 |    9.394 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |           |       |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+-------+---------+----------| 
     | clkGate/u0           | ECK ^       |           | 0.050 |       |   0.000 |   -2.742 | 
     | clkGate              | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -2.742 | 
     | alu/\ALU_OUT_reg[12] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -2.742 | 
     +-------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin alu/\ALU_OUT_reg[11] /CK 
Endpoint:   alu/\ALU_OUT_reg[11] /D   (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[0][2] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.407
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.393
- Arrival Time                  6.329
= Slack Time                    3.064
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.050 |       |   0.000 |    3.064 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |    3.064 | 
     | RegFile/\mem_reg[0][2]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.354 |   0.354 |    3.417 | 
     | RegFile/FE_OFC8_reg0_A_2_ | A ^ -> Y ^  | CLKBUFX2M  | 0.779 | 0.508 |   0.862 |    3.925 | 
     | alu/U69                   | A ^ -> Y v  | INVX2M     | 0.400 | 0.421 |   1.282 |    4.346 | 
     | alu/mult_35/U100          | B v -> Y ^  | NOR2X1M    | 0.227 | 0.224 |   1.506 |    4.570 | 
     | alu/mult_35/S2_2_2        | A ^ -> CO ^ | ADDFX2M    | 0.113 | 0.513 |   2.020 |    5.083 | 
     | alu/mult_35/S2_3_2        | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.559 |   2.579 |    5.643 | 
     | alu/mult_35/S2_4_2        | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.558 |   3.137 |    6.201 | 
     | alu/mult_35/S2_5_2        | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.561 |   3.698 |    6.762 | 
     | alu/mult_35/S2_6_2        | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.561 |   4.259 |    7.323 | 
     | alu/mult_35/S4_2          | B ^ -> S v  | ADDFX2M    | 0.153 | 0.586 |   4.845 |    7.909 | 
     | alu/mult_35/U11           | B v -> Y ^  | CLKXOR2X2M | 0.126 | 0.322 |   5.167 |    8.231 | 
     | alu/mult_35/FS_1/U2       | A ^ -> Y v  | NAND2X2M   | 0.076 | 0.079 |   5.247 |    8.310 | 
     | alu/mult_35/FS_1/U31      | A0 v -> Y v | OA21X1M    | 0.136 | 0.385 |   5.631 |    8.695 | 
     | alu/mult_35/FS_1/U15      | A v -> Y v  | XNOR2X1M   | 0.109 | 0.150 |   5.782 |    8.845 | 
     | alu/U78                   | B0 v -> Y ^ | AOI221XLM  | 0.609 | 0.470 |   6.251 |    9.315 | 
     | alu/U77                   | A ^ -> Y v  | INVX2M     | 0.109 | 0.078 |   6.329 |    9.393 | 
     | alu/\ALU_OUT_reg[11]      | D v         | SDFFRQX2M  | 0.109 | 0.000 |   6.329 |    9.393 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |           |       |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+-------+---------+----------| 
     | clkGate/u0           | ECK ^       |           | 0.050 |       |   0.000 |   -3.064 | 
     | clkGate              | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -3.064 | 
     | alu/\ALU_OUT_reg[11] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -3.064 | 
     +-------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin alu/\ALU_OUT_reg[2] /CK 
Endpoint:   alu/\ALU_OUT_reg[2] /D    (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[1][7] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.405
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.395
- Arrival Time                  6.223
= Slack Time                    3.172
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^   |              | 0.050 |       |   0.000 |    3.172 | 
     | refmux/U1              | A ^ -> Y ^  | MX2X6M       | 0.050 | 0.000 |   0.000 |    3.172 | 
     | RegFile/\mem_reg[1][7] | CK ^ -> Q v | SDFFRHQX4M   | 0.170 | 0.356 |   0.356 |    3.528 | 
     | alu/div_36/FE_RC_7_0   | B v -> Y ^  | NOR2X4M      | 0.154 | 0.152 |   0.508 |    3.680 | 
     | alu/div_36/FE_RC_22_0  | A ^ -> Y v  | NAND2X5M     | 0.094 | 0.093 |   0.600 |    3.773 | 
     | alu/div_36/FE_RC_25_0  | A v -> Y ^  | NOR2X8M      | 0.156 | 0.121 |   0.721 |    3.894 | 
     | alu/div_36/FE_RC_15_0  | A ^ -> Y ^  | AND2X2M      | 0.207 | 0.231 |   0.952 |    4.125 | 
     | alu/div_36/FE_RC_47_0  | A ^ -> Y ^  | AND2X2M      | 0.066 | 0.155 |   1.107 |    4.280 | 
     | alu/div_36/FE_RC_54_0  | AN ^ -> Y ^ | NOR2BX2M     | 0.206 | 0.185 |   1.293 |    4.465 | 
     | alu/div_36/FE_RC_119_0 | B ^ -> Y v  | CLKNAND2X2M  | 0.128 | 0.129 |   1.422 |    4.595 | 
     | alu/div_36/FE_RC_52_0  | A v -> Y ^  | NAND2X2M     | 0.354 | 0.233 |   1.655 |    4.827 | 
     | alu/div_36/FE_RC_148_0 | A ^ -> Y v  | CLKNAND2X2M  | 0.144 | 0.146 |   1.801 |    4.973 | 
     | alu/div_36/FE_RC_133_0 | B0 v -> Y ^ | OAI2B11X2M   | 0.343 | 0.124 |   1.925 |    5.097 | 
     | alu/div_36/FE_RC_112_0 | B ^ -> Y v  | NAND2X2M     | 0.100 | 0.107 |   2.032 |    5.204 | 
     | alu/div_36/FE_RC_111_0 | B0 v -> Y ^ | OAI2B1X2M    | 0.321 | 0.108 |   2.140 |    5.312 | 
     | alu/div_36/FE_RC_114_0 | A ^ -> Y ^  | XOR2X2M      | 0.252 | 0.159 |   2.299 |    5.472 | 
     | alu/div_36/FE_RC_109_0 | A ^ -> Y v  | MXI2X1M      | 0.201 | 0.168 |   2.468 |    5.640 | 
     | alu/div_36/FE_RC_245_0 | A v -> Y v  | CLKAND2X4M   | 0.120 | 0.214 |   2.682 |    5.854 | 
     | alu/div_36/FE_RC_244_0 | A v -> Y ^  | INVX2M       | 0.082 | 0.084 |   2.765 |    5.938 | 
     | alu/div_36/FE_RC_240_0 | B ^ -> Y v  | CLKNAND2X4M  | 0.120 | 0.104 |   2.870 |    6.042 | 
     | alu/div_36/FE_RC_258_0 | C v -> Y ^  | NAND3X4M     | 0.149 | 0.131 |   3.001 |    6.173 | 
     | alu/div_36/FE_RC_266_0 | B ^ -> Y v  | NAND2X6M     | 0.167 | 0.124 |   3.124 |    6.297 | 
     | alu/div_36/FE_RC_299_0 | B v -> Y ^  | NOR2X4M      | 0.207 | 0.178 |   3.303 |    6.475 | 
     | alu/div_36/FE_RC_298_0 | A ^ -> Y v  | INVX2M       | 0.077 | 0.082 |   3.385 |    6.557 | 
     | alu/div_36/FE_RC_294_0 | B v -> Y ^  | NAND2X4M     | 0.075 | 0.073 |   3.458 |    6.631 | 
     | alu/div_36/FE_RC_293_0 | A ^ -> Y v  | NAND2X4M     | 0.104 | 0.064 |   3.522 |    6.695 | 
     | alu/div_36/FE_RC_335_0 | A v -> Y ^  | NAND2X4M     | 0.094 | 0.083 |   3.606 |    6.778 | 
     | alu/div_36/FE_RC_356_0 | A ^ -> Y v  | NAND2X4M     | 0.061 | 0.059 |   3.665 |    6.837 | 
     | alu/div_36/FE_RC_355_0 | A v -> Y ^  | NAND2X4M     | 0.091 | 0.062 |   3.727 |    6.900 | 
     | alu/div_36/FE_RC_354_0 | A ^ -> Y v  | NAND2X4M     | 0.117 | 0.096 |   3.823 |    6.996 | 
     | alu/div_36/FE_RC_413_0 | A v -> Y ^  | NAND2X2M     | 0.252 | 0.174 |   3.997 |    7.170 | 
     | alu/div_36/FE_RC_442_0 | A ^ -> Y v  | NAND2X2M     | 0.205 | 0.188 |   4.185 |    7.357 | 
     | alu/div_36/FE_RC_453_0 | B v -> Y v  | AND2X2M      | 0.095 | 0.241 |   4.426 |    7.598 | 
     | alu/div_36/FE_RC_452_0 | A v -> Y ^  | INVX2M       | 0.065 | 0.068 |   4.494 |    7.666 | 
     | alu/div_36/FE_RC_449_0 | B ^ -> Y v  | NAND3X2M     | 0.131 | 0.106 |   4.600 |    7.773 | 
     | alu/div_36/FE_RC_448_0 | A v -> Y ^  | NAND2X3M     | 0.092 | 0.092 |   4.692 |    7.865 | 
     | alu/div_36/FE_RC_475_0 | A ^ -> Y v  | NAND2X4M     | 0.089 | 0.066 |   4.758 |    7.931 | 
     | alu/div_36/FE_RC_469_0 | B v -> Y ^  | NAND2X2M     | 0.114 | 0.098 |   4.856 |    8.028 | 
     | alu/div_36/FE_RC_468_0 | A ^ -> Y v  | NAND2X4M     | 0.111 | 0.080 |   4.936 |    8.108 | 
     | alu/div_36/FE_RC_511_0 | B v -> Y ^  | NAND3X4M     | 0.229 | 0.169 |   5.104 |    8.277 | 
     | alu/div_36/FE_RC_575_0 | B ^ -> Y v  | CLKNAND2X16M | 0.188 | 0.150 |   5.255 |    8.427 | 
     | alu/U54                | C0 v -> Y ^ | AOI222X1M    | 0.591 | 0.495 |   5.750 |    8.922 | 
     | alu/U99                | A1 ^ -> Y v | AOI31X2M     | 0.193 | 0.186 |   5.935 |    9.108 | 
     | alu/U98                | B0 v -> Y v | AO21XLM      | 0.099 | 0.287 |   6.223 |    9.395 | 
     | alu/\ALU_OUT_reg[2]    | D v         | SDFFRQX1M    | 0.099 | 0.000 |   6.223 |    9.395 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |           |       |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^       |           | 0.050 |       |   0.000 |   -3.172 | 
     | clkGate             | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -3.172 | 
     | alu/\ALU_OUT_reg[2] | CK ^        | SDFFRQX1M | 0.050 | 0.000 |   0.000 |   -3.172 | 
     +------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin alu/\ALU_OUT_reg[10] /CK 
Endpoint:   alu/\ALU_OUT_reg[10] /D   (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[0][2] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.407
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.393
- Arrival Time                  6.190
= Slack Time                    3.202
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.050 |       |   0.000 |    3.202 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |    3.202 | 
     | RegFile/\mem_reg[0][2]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.354 |   0.354 |    3.556 | 
     | RegFile/FE_OFC8_reg0_A_2_ | A ^ -> Y ^  | CLKBUFX2M  | 0.779 | 0.508 |   0.862 |    4.064 | 
     | alu/U69                   | A ^ -> Y v  | INVX2M     | 0.400 | 0.421 |   1.282 |    4.485 | 
     | alu/mult_35/U99           | B v -> Y ^  | NOR2X1M    | 0.234 | 0.230 |   1.512 |    4.714 | 
     | alu/mult_35/S2_2_3        | A ^ -> CO ^ | ADDFX2M    | 0.116 | 0.517 |   2.029 |    5.231 | 
     | alu/mult_35/S2_3_3        | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.558 |   2.587 |    5.789 | 
     | alu/mult_35/S2_4_3        | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.556 |   3.143 |    6.345 | 
     | alu/mult_35/S2_5_3        | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.559 |   3.702 |    6.904 | 
     | alu/mult_35/S2_6_3        | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.560 |   4.262 |    7.464 | 
     | alu/mult_35/S4_3          | B ^ -> S v  | ADDFX2M    | 0.158 | 0.594 |   4.855 |    8.057 | 
     | alu/mult_35/U13           | B v -> Y v  | CLKXOR2X2M | 0.119 | 0.271 |   5.126 |    8.328 | 
     | alu/mult_35/FS_1/U33      | B v -> Y ^  | NOR2X1M    | 0.170 | 0.147 |   5.273 |    8.475 | 
     | alu/mult_35/FS_1/U18      | AN ^ -> Y ^ | NAND2BX1M  | 0.112 | 0.158 |   5.431 |    8.633 | 
     | alu/mult_35/FS_1/U17      | A ^ -> Y v  | CLKXOR2X2M | 0.093 | 0.218 |   5.649 |    8.851 | 
     | alu/U76                   | B0 v -> Y ^ | AOI221XLM  | 0.600 | 0.461 |   6.109 |    9.311 | 
     | alu/U75                   | A ^ -> Y v  | INVX2M     | 0.111 | 0.081 |   6.190 |    9.392 | 
     | alu/\ALU_OUT_reg[10]      | D v         | SDFFRQX2M  | 0.111 | 0.000 |   6.190 |    9.393 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |           |       |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+-------+---------+----------| 
     | clkGate/u0           | ECK ^       |           | 0.050 |       |   0.000 |   -3.202 | 
     | clkGate              | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -3.202 | 
     | alu/\ALU_OUT_reg[10] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -3.202 | 
     +-------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin alu/\ALU_OUT_reg[9] /CK 
Endpoint:   alu/\ALU_OUT_reg[9] /D    (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[0][2] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.394
- Arrival Time                  5.820
= Slack Time                    3.573
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.050 |       |   0.000 |    3.573 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |    3.573 | 
     | RegFile/\mem_reg[0][2]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.354 |   0.354 |    3.927 | 
     | RegFile/FE_OFC8_reg0_A_2_ | A ^ -> Y ^  | CLKBUFX2M  | 0.779 | 0.508 |   0.862 |    4.435 | 
     | alu/U69                   | A ^ -> Y v  | INVX2M     | 0.400 | 0.421 |   1.282 |    4.856 | 
     | alu/mult_35/U100          | B v -> Y ^  | NOR2X1M    | 0.227 | 0.224 |   1.506 |    5.080 | 
     | alu/mult_35/S2_2_2        | A ^ -> CO ^ | ADDFX2M    | 0.113 | 0.513 |   2.020 |    5.593 | 
     | alu/mult_35/S2_3_2        | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.559 |   2.579 |    6.152 | 
     | alu/mult_35/S2_4_2        | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.558 |   3.137 |    6.710 | 
     | alu/mult_35/S2_5_2        | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.561 |   3.698 |    7.272 | 
     | alu/mult_35/S2_6_2        | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.561 |   4.259 |    7.832 | 
     | alu/mult_35/S4_2          | B ^ -> S v  | ADDFX2M    | 0.153 | 0.586 |   4.845 |    8.419 | 
     | alu/mult_35/U11           | B v -> Y v  | CLKXOR2X2M | 0.142 | 0.287 |   5.133 |    8.706 | 
     | alu/mult_35/FS_1/U5       | A v -> Y v  | XNOR2X2M   | 0.107 | 0.143 |   5.276 |    8.849 | 
     | alu/U74                   | B0 v -> Y ^ | AOI221XLM  | 0.613 | 0.472 |   5.748 |    9.321 | 
     | alu/U73                   | A ^ -> Y v  | INVX2M     | 0.105 | 0.073 |   5.820 |    9.394 | 
     | alu/\ALU_OUT_reg[9]       | D v         | SDFFRQX2M  | 0.105 | 0.000 |   5.820 |    9.394 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |           |       |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^       |           | 0.050 |       |   0.000 |   -3.573 | 
     | clkGate             | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -3.573 | 
     | alu/\ALU_OUT_reg[9] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -3.573 | 
     +------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin alu/\ALU_OUT_reg[8] /CK 
Endpoint:   alu/\ALU_OUT_reg[8] /D    (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[0][2] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.414
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.386
- Arrival Time                  5.726
= Slack Time                    3.660
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |           | 0.050 |       |   0.000 |    3.660 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |    3.660 | 
     | RegFile/\mem_reg[0][2]    | CK ^ -> Q ^ | SDFFRQX2M | 0.073 | 0.354 |   0.354 |    4.013 | 
     | RegFile/FE_OFC8_reg0_A_2_ | A ^ -> Y ^  | CLKBUFX2M | 0.779 | 0.508 |   0.862 |    4.521 | 
     | alu/U69                   | A ^ -> Y v  | INVX2M    | 0.400 | 0.421 |   1.283 |    4.942 | 
     | alu/mult_35/U101          | B v -> Y ^  | NOR2X1M   | 0.205 | 0.207 |   1.489 |    5.149 | 
     | alu/mult_35/S2_2_1        | A ^ -> CO ^ | ADDFX2M   | 0.112 | 0.509 |   1.998 |    5.657 | 
     | alu/mult_35/S2_3_1        | B ^ -> CO ^ | ADDFX2M   | 0.114 | 0.555 |   2.552 |    6.212 | 
     | alu/mult_35/S2_4_1        | B ^ -> CO ^ | ADDFX2M   | 0.122 | 0.562 |   3.115 |    6.774 | 
     | alu/mult_35/S2_5_1        | B ^ -> CO ^ | ADDFX2M   | 0.116 | 0.558 |   3.673 |    7.333 | 
     | alu/mult_35/S2_6_1        | B ^ -> CO ^ | ADDFX2M   | 0.124 | 0.564 |   4.237 |    7.897 | 
     | alu/mult_35/S4_1          | B ^ -> S v  | ADDFX2M   | 0.161 | 0.599 |   4.836 |    8.496 | 
     | alu/mult_35/U23           | A v -> Y ^  | INVX2M    | 0.076 | 0.083 |   4.919 |    8.579 | 
     | alu/mult_35/U22           | B ^ -> Y v  | XNOR2X2M  | 0.110 | 0.097 |   5.016 |    8.676 | 
     | alu/mult_35/FS_1/U4       | A v -> Y ^  | INVX2M    | 0.067 | 0.072 |   5.088 |    8.748 | 
     | alu/mult_35/FS_1/U8       | A ^ -> Y v  | INVX2M    | 0.033 | 0.040 |   5.129 |    8.788 | 
     | alu/U88                   | C0 v -> Y ^ | AOI222X1M | 0.584 | 0.454 |   5.583 |    9.242 | 
     | alu/U87                   | A0 ^ -> Y v | OAI211X2M | 0.145 | 0.143 |   5.726 |    9.386 | 
     | alu/\ALU_OUT_reg[8]       | D v         | SDFFRQX1M | 0.145 | 0.000 |   5.726 |    9.386 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |           |       |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^       |           | 0.050 |       |   0.000 |   -3.660 | 
     | clkGate             | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -3.660 | 
     | alu/\ALU_OUT_reg[8] | CK ^        | SDFFRQX1M | 0.050 | 0.000 |   0.000 |   -3.660 | 
     +------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin alu/\ALU_OUT_reg[7] /CK 
Endpoint:   alu/\ALU_OUT_reg[7] /D    (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[0][2] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.394
- Arrival Time                  5.642
= Slack Time                    3.753
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |           | 0.050 |       |   0.000 |    3.753 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |    3.753 | 
     | RegFile/\mem_reg[0][2]    | CK ^ -> Q ^ | SDFFRQX2M | 0.073 | 0.354 |   0.354 |    4.107 | 
     | RegFile/FE_OFC8_reg0_A_2_ | A ^ -> Y ^  | CLKBUFX2M | 0.779 | 0.508 |   0.862 |    4.615 | 
     | alu/U69                   | A ^ -> Y v  | INVX2M    | 0.400 | 0.421 |   1.283 |    5.035 | 
     | alu/mult_35/U102          | B v -> Y ^  | NOR2X1M   | 0.219 | 0.217 |   1.499 |    5.252 | 
     | alu/mult_35/S1_2_0        | A ^ -> CO ^ | ADDFX2M   | 0.123 | 0.521 |   2.020 |    5.773 | 
     | alu/mult_35/S1_3_0        | B ^ -> CO ^ | ADDFX2M   | 0.115 | 0.558 |   2.578 |    6.331 | 
     | alu/mult_35/S1_4_0        | B ^ -> CO ^ | ADDFX2M   | 0.118 | 0.559 |   3.137 |    6.890 | 
     | alu/mult_35/S1_5_0        | B ^ -> CO ^ | ADDFX2M   | 0.119 | 0.561 |   3.698 |    7.451 | 
     | alu/mult_35/S1_6_0        | B ^ -> CO ^ | ADDFX2M   | 0.117 | 0.560 |   4.258 |    8.011 | 
     | alu/mult_35/S4_0          | B ^ -> S v  | ADDFX2M   | 0.151 | 0.584 |   4.841 |    8.594 | 
     | alu/mult_35/FS_1/U14      | A v -> Y v  | BUFX2M    | 0.052 | 0.158 |   5.000 |    8.753 | 
     | alu/U120                  | B0 v -> Y ^ | AOI22X1M  | 0.270 | 0.210 |   5.210 |    8.963 | 
     | alu/U119                  | A1 ^ -> Y v | AOI31X2M  | 0.191 | 0.142 |   5.352 |    9.105 | 
     | alu/U118                  | B0 v -> Y v | AO21XLM   | 0.102 | 0.290 |   5.642 |    9.394 | 
     | alu/\ALU_OUT_reg[7]       | D v         | SDFFRQX2M | 0.102 | 0.000 |   5.642 |    9.394 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |           |       |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^       |           | 0.050 |       |   0.000 |   -3.753 | 
     | clkGate             | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -3.753 | 
     | alu/\ALU_OUT_reg[7] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -3.753 | 
     +------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin alu/\ALU_OUT_reg[3] /CK 
Endpoint:   alu/\ALU_OUT_reg[3] /D    (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[1][7] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.405
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.395
- Arrival Time                  5.255
= Slack Time                    4.140
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |             |       |       |  Time   |   Time   | 
     |------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^   |             | 0.050 |       |   0.000 |    4.140 | 
     | refmux/U1              | A ^ -> Y ^  | MX2X6M      | 0.050 | 0.000 |   0.000 |    4.140 | 
     | RegFile/\mem_reg[1][7] | CK ^ -> Q v | SDFFRHQX4M  | 0.170 | 0.356 |   0.356 |    4.496 | 
     | alu/div_36/FE_RC_7_0   | B v -> Y ^  | NOR2X4M     | 0.154 | 0.152 |   0.508 |    4.648 | 
     | alu/div_36/FE_RC_22_0  | A ^ -> Y v  | NAND2X5M    | 0.094 | 0.093 |   0.601 |    4.741 | 
     | alu/div_36/FE_RC_25_0  | A v -> Y ^  | NOR2X8M     | 0.156 | 0.121 |   0.721 |    4.862 | 
     | alu/div_36/FE_RC_15_0  | A ^ -> Y ^  | AND2X2M     | 0.207 | 0.231 |   0.952 |    5.093 | 
     | alu/div_36/FE_RC_47_0  | A ^ -> Y ^  | AND2X2M     | 0.066 | 0.155 |   1.108 |    5.248 | 
     | alu/div_36/FE_RC_54_0  | AN ^ -> Y ^ | NOR2BX2M    | 0.206 | 0.185 |   1.293 |    5.433 | 
     | alu/div_36/FE_RC_119_0 | B ^ -> Y v  | CLKNAND2X2M | 0.128 | 0.129 |   1.422 |    5.563 | 
     | alu/div_36/FE_RC_52_0  | A v -> Y ^  | NAND2X2M    | 0.354 | 0.233 |   1.655 |    5.795 | 
     | alu/div_36/FE_RC_148_0 | A ^ -> Y v  | CLKNAND2X2M | 0.144 | 0.146 |   1.801 |    5.941 | 
     | alu/div_36/FE_RC_133_0 | B0 v -> Y ^ | OAI2B11X2M  | 0.343 | 0.124 |   1.925 |    6.065 | 
     | alu/div_36/FE_RC_112_0 | B ^ -> Y v  | NAND2X2M    | 0.100 | 0.107 |   2.032 |    6.172 | 
     | alu/div_36/FE_RC_111_0 | B0 v -> Y ^ | OAI2B1X2M   | 0.321 | 0.108 |   2.140 |    6.280 | 
     | alu/div_36/FE_RC_114_0 | A ^ -> Y ^  | XOR2X2M     | 0.252 | 0.159 |   2.299 |    6.440 | 
     | alu/div_36/FE_RC_109_0 | A ^ -> Y v  | MXI2X1M     | 0.201 | 0.168 |   2.468 |    6.608 | 
     | alu/div_36/FE_RC_245_0 | A v -> Y v  | CLKAND2X4M  | 0.120 | 0.214 |   2.682 |    6.822 | 
     | alu/div_36/FE_RC_244_0 | A v -> Y ^  | INVX2M      | 0.082 | 0.084 |   2.765 |    6.906 | 
     | alu/div_36/FE_RC_240_0 | B ^ -> Y v  | CLKNAND2X4M | 0.120 | 0.104 |   2.870 |    7.010 | 
     | alu/div_36/FE_RC_258_0 | C v -> Y ^  | NAND3X4M    | 0.149 | 0.131 |   3.001 |    7.141 | 
     | alu/div_36/FE_RC_266_0 | B ^ -> Y v  | NAND2X6M    | 0.167 | 0.124 |   3.124 |    7.265 | 
     | alu/div_36/FE_RC_317_0 | B v -> Y v  | AND2X2M     | 0.101 | 0.234 |   3.358 |    7.498 | 
     | alu/div_36/FE_RC_322_0 | A1 v -> Y ^ | OAI21X2M    | 0.416 | 0.296 |   3.654 |    7.794 | 
     | alu/div_36/FE_RC_355_0 | B ^ -> Y v  | NAND2X4M    | 0.101 | 0.101 |   3.755 |    7.895 | 
     | alu/div_36/FE_RC_354_0 | A v -> Y ^  | NAND2X4M    | 0.158 | 0.118 |   3.873 |    8.013 | 
     | alu/div_36/FE_RC_413_0 | A ^ -> Y v  | NAND2X2M    | 0.204 | 0.163 |   4.036 |    8.176 | 
     | alu/div_36/FE_RC_442_0 | A v -> Y ^  | NAND2X2M    | 0.254 | 0.200 |   4.236 |    8.376 | 
     | alu/div_36/FE_RC_467_0 | A ^ -> Y v  | INVX3M      | 0.127 | 0.134 |   4.370 |    8.511 | 
     | alu/U55                | C0 v -> Y ^ | AOI222X1M   | 0.493 | 0.427 |   4.797 |    8.938 | 
     | alu/U103               | A1 ^ -> Y v | AOI31X2M    | 0.191 | 0.172 |   4.969 |    9.109 | 
     | alu/U102               | B0 v -> Y v | AO21XLM     | 0.098 | 0.286 |   5.255 |    9.395 | 
     | alu/\ALU_OUT_reg[3]    | D v         | SDFFRQX2M   | 0.098 | 0.000 |   5.255 |    9.395 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |           |       |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^       |           | 0.050 |       |   0.000 |   -4.140 | 
     | clkGate             | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -4.140 | 
     | alu/\ALU_OUT_reg[3] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -4.140 | 
     +------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin alu/\ALU_OUT_reg[6] /CK 
Endpoint:   alu/\ALU_OUT_reg[6] /D    (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[0][2] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.408
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.392
- Arrival Time                  5.188
= Slack Time                    4.205
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |           | 0.050 |       |   0.000 |    4.205 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |    4.205 | 
     | RegFile/\mem_reg[0][2]    | CK ^ -> Q v | SDFFRQX2M | 0.071 | 0.425 |   0.425 |    4.630 | 
     | RegFile/FE_OFC8_reg0_A_2_ | A v -> Y v  | CLKBUFX2M | 0.794 | 0.555 |   0.981 |    5.186 | 
     | alu/U69                   | A v -> Y ^  | INVX2M    | 0.686 | 0.616 |   1.596 |    5.801 | 
     | alu/mult_35/U102          | B ^ -> Y v  | NOR2X1M   | 0.176 | 0.155 |   1.752 |    5.956 | 
     | alu/mult_35/S1_2_0        | A v -> CO v | ADDFX2M   | 0.131 | 0.484 |   2.236 |    6.441 | 
     | alu/mult_35/S1_3_0        | B v -> CO v | ADDFX2M   | 0.125 | 0.507 |   2.743 |    6.948 | 
     | alu/mult_35/S1_4_0        | B v -> CO v | ADDFX2M   | 0.128 | 0.509 |   3.252 |    7.457 | 
     | alu/mult_35/S1_5_0        | B v -> CO v | ADDFX2M   | 0.128 | 0.510 |   3.762 |    7.967 | 
     | alu/mult_35/S1_6_0        | B v -> S v  | ADDFX2M   | 0.137 | 0.530 |   4.292 |    8.497 | 
     | alu/mult_35/FS_1/U13      | A v -> Y v  | BUFX2M    | 0.054 | 0.157 |   4.449 |    8.654 | 
     | alu/U58                   | A0 v -> Y ^ | AOI222X1M | 0.504 | 0.266 |   4.715 |    8.920 | 
     | alu/U115                  | A1 ^ -> Y v | AOI31X2M  | 0.191 | 0.173 |   4.887 |    9.092 | 
     | alu/U114                  | B0 v -> Y v | AO21XLM   | 0.111 | 0.300 |   5.188 |    9.392 | 
     | alu/\ALU_OUT_reg[6]       | D v         | SDFFRQX2M | 0.111 | 0.000 |   5.188 |    9.392 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |           |       |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^       |           | 0.050 |       |   0.000 |   -4.205 | 
     | clkGate             | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -4.205 | 
     | alu/\ALU_OUT_reg[6] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -4.205 | 
     +------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin alu/\ALU_OUT_reg[5] /CK 
Endpoint:   alu/\ALU_OUT_reg[5] /D    (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[0][2] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.407
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.393
- Arrival Time                  4.695
= Slack Time                    4.698
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |           | 0.050 |       |   0.000 |    4.698 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |    4.698 | 
     | RegFile/\mem_reg[0][2]    | CK ^ -> Q v | SDFFRQX2M | 0.071 | 0.425 |   0.425 |    5.123 | 
     | RegFile/FE_OFC8_reg0_A_2_ | A v -> Y v  | CLKBUFX2M | 0.794 | 0.555 |   0.981 |    5.678 | 
     | alu/U69                   | A v -> Y ^  | INVX2M    | 0.686 | 0.616 |   1.596 |    6.294 | 
     | alu/mult_35/U102          | B ^ -> Y v  | NOR2X1M   | 0.176 | 0.155 |   1.752 |    6.449 | 
     | alu/mult_35/S1_2_0        | A v -> CO v | ADDFX2M   | 0.131 | 0.484 |   2.236 |    6.934 | 
     | alu/mult_35/S1_3_0        | B v -> CO v | ADDFX2M   | 0.125 | 0.507 |   2.743 |    7.441 | 
     | alu/mult_35/S1_4_0        | B v -> CO v | ADDFX2M   | 0.128 | 0.509 |   3.252 |    7.950 | 
     | alu/mult_35/S1_5_0        | B v -> S v  | ADDFX2M   | 0.140 | 0.535 |   3.786 |    8.484 | 
     | alu/mult_35/FS_1/U12      | A v -> Y v  | BUFX2M    | 0.056 | 0.159 |   3.945 |    8.643 | 
     | alu/U57                   | A0 v -> Y ^ | AOI222X1M | 0.515 | 0.272 |   4.218 |    8.915 | 
     | alu/U111                  | A1 ^ -> Y v | AOI31X2M  | 0.194 | 0.180 |   4.397 |    9.095 | 
     | alu/U110                  | B0 v -> Y v | AO21XLM   | 0.108 | 0.298 |   4.695 |    9.393 | 
     | alu/\ALU_OUT_reg[5]       | D v         | SDFFRQX2M | 0.108 | 0.000 |   4.695 |    9.393 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |           |       |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^       |           | 0.050 |       |   0.000 |   -4.698 | 
     | clkGate             | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -4.698 | 
     | alu/\ALU_OUT_reg[5] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -4.698 | 
     +------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin RegFile/\RdData_reg[3] /CK 
Endpoint:   RegFile/\RdData_reg[3] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[3] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.408
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.392
- Arrival Time                  4.312
= Slack Time                    5.081
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |           | 0.050 |       |   0.000 |    5.081 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |    5.081 | 
     | FSM/\current_state_reg[3] | CK ^ -> Q v | SDFFRQX2M | 0.189 | 0.534 |   0.534 |    5.615 | 
     | FSM/U45                   | B v -> Y ^  | NOR2BX2M  | 0.457 | 0.323 |   0.857 |    5.938 | 
     | FSM/U18                   | A ^ -> Y ^  | AND3X2M   | 0.132 | 0.264 |   1.121 |    6.201 | 
     | FSM/U17                   | A ^ -> Y v  | NOR2X2M   | 0.154 | 0.123 |   1.244 |    6.325 | 
     | FSM/U52                   | B0 v -> Y ^ | OAI2B2X1M | 0.371 | 0.257 |   1.501 |    6.582 | 
     | U2                        | A ^ -> Y ^  | CLKBUFX2M | 1.266 | 0.830 |   2.331 |    7.411 | 
     | RegFile/U193              | A ^ -> Y v  | INVX2M    | 0.250 | 0.193 |   2.524 |    7.604 | 
     | RegFile/U143              | A v -> Y ^  | INVX2M    | 0.927 | 0.584 |   3.108 |    8.188 | 
     | RegFile/U214              | S1 ^ -> Y v | MX4X1M    | 0.264 | 0.437 |   3.544 |    8.625 | 
     | RegFile/U212              | B v -> Y v  | MX4X1M    | 0.158 | 0.425 |   3.969 |    9.049 | 
     | RegFile/U211              | A0 v -> Y v | AO22X1M   | 0.112 | 0.343 |   4.312 |    9.392 | 
     | RegFile/\RdData_reg[3]    | D v         | SDFFRQX2M | 0.112 | 0.000 |   4.312 |    9.392 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |   -5.081 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |   -5.081 | 
     | RegFile/\RdData_reg[3] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.081 | 
     +--------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin RegFile/\RdData_reg[4] /CK 
Endpoint:   RegFile/\RdData_reg[4] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[3] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.394
- Arrival Time                  4.238
= Slack Time                    5.155
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |           | 0.050 |       |   0.000 |    5.155 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |    5.155 | 
     | FSM/\current_state_reg[3] | CK ^ -> Q v | SDFFRQX2M | 0.189 | 0.534 |   0.534 |    5.689 | 
     | FSM/U45                   | B v -> Y ^  | NOR2BX2M  | 0.457 | 0.323 |   0.857 |    6.012 | 
     | FSM/U18                   | A ^ -> Y ^  | AND3X2M   | 0.132 | 0.264 |   1.121 |    6.276 | 
     | FSM/U17                   | A ^ -> Y v  | NOR2X2M   | 0.154 | 0.123 |   1.244 |    6.399 | 
     | FSM/U52                   | B0 v -> Y ^ | OAI2B2X1M | 0.371 | 0.257 |   1.501 |    6.656 | 
     | U2                        | A ^ -> Y ^  | CLKBUFX2M | 1.266 | 0.830 |   2.331 |    7.486 | 
     | RegFile/U193              | A ^ -> Y v  | INVX2M    | 0.250 | 0.193 |   2.524 |    7.679 | 
     | RegFile/U143              | A v -> Y ^  | INVX2M    | 0.927 | 0.584 |   3.107 |    8.263 | 
     | RegFile/U243              | S1 ^ -> Y v | MX4X1M    | 0.191 | 0.377 |   3.485 |    8.640 | 
     | RegFile/U216              | D v -> Y v  | MX4X1M    | 0.159 | 0.417 |   3.902 |    9.057 | 
     | RegFile/U215              | A0 v -> Y v | AO22X1M   | 0.106 | 0.337 |   4.238 |    9.394 | 
     | RegFile/\RdData_reg[4]    | D v         | SDFFRQX2M | 0.106 | 0.000 |   4.238 |    9.394 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |   -5.155 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |   -5.155 | 
     | RegFile/\RdData_reg[4] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.155 | 
     +--------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin RegFile/\RdData_reg[0] /CK 
Endpoint:   RegFile/\RdData_reg[0] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[3] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.410
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.390
- Arrival Time                  4.231
= Slack Time                    5.160
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |           | 0.050 |       |   0.000 |    5.160 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |    5.160 | 
     | FSM/\current_state_reg[3] | CK ^ -> Q v | SDFFRQX2M | 0.189 | 0.534 |   0.534 |    5.694 | 
     | FSM/U45                   | B v -> Y ^  | NOR2BX2M  | 0.457 | 0.323 |   0.857 |    6.017 | 
     | FSM/U18                   | A ^ -> Y ^  | AND3X2M   | 0.132 | 0.264 |   1.121 |    6.281 | 
     | FSM/U17                   | A ^ -> Y v  | NOR2X2M   | 0.154 | 0.123 |   1.244 |    6.404 | 
     | FSM/U52                   | B0 v -> Y ^ | OAI2B2X1M | 0.371 | 0.257 |   1.501 |    6.661 | 
     | U2                        | A ^ -> Y ^  | CLKBUFX2M | 1.266 | 0.830 |   2.331 |    7.491 | 
     | RegFile/U193              | A ^ -> Y v  | INVX2M    | 0.250 | 0.193 |   2.524 |    7.683 | 
     | RegFile/U143              | A v -> Y ^  | INVX2M    | 0.927 | 0.584 |   3.108 |    8.267 | 
     | RegFile/U240              | S1 ^ -> Y v | MX4X1M    | 0.167 | 0.355 |   3.462 |    8.622 | 
     | RegFile/U200              | D v -> Y v  | MX4X1M    | 0.163 | 0.414 |   3.876 |    9.035 | 
     | RegFile/U199              | A0 v -> Y v | AO22X1M   | 0.122 | 0.355 |   4.231 |    9.390 | 
     | RegFile/\RdData_reg[0]    | D v         | SDFFRQX2M | 0.122 | 0.000 |   4.231 |    9.390 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |   -5.160 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |   -5.160 | 
     | RegFile/\RdData_reg[0] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.160 | 
     +--------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin RegFile/\RdData_reg[2] /CK 
Endpoint:   RegFile/\RdData_reg[2] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[3] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.394
- Arrival Time                  4.229
= Slack Time                    5.165
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |           | 0.050 |       |   0.000 |    5.165 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |    5.165 | 
     | FSM/\current_state_reg[3] | CK ^ -> Q v | SDFFRQX2M | 0.189 | 0.534 |   0.534 |    5.699 | 
     | FSM/U45                   | B v -> Y ^  | NOR2BX2M  | 0.457 | 0.323 |   0.857 |    6.022 | 
     | FSM/U18                   | A ^ -> Y ^  | AND3X2M   | 0.132 | 0.264 |   1.121 |    6.286 | 
     | FSM/U17                   | A ^ -> Y v  | NOR2X2M   | 0.154 | 0.123 |   1.244 |    6.409 | 
     | FSM/U52                   | B0 v -> Y ^ | OAI2B2X1M | 0.371 | 0.257 |   1.501 |    6.666 | 
     | U2                        | A ^ -> Y ^  | CLKBUFX2M | 1.266 | 0.830 |   2.331 |    7.496 | 
     | RegFile/U193              | A ^ -> Y v  | INVX2M    | 0.250 | 0.193 |   2.524 |    7.688 | 
     | RegFile/U143              | A v -> Y ^  | INVX2M    | 0.927 | 0.584 |   3.107 |    8.272 | 
     | RegFile/U241              | S1 ^ -> Y v | MX4X1M    | 0.195 | 0.380 |   3.488 |    8.652 | 
     | RegFile/U208              | D v -> Y v  | MX4X1M    | 0.147 | 0.406 |   3.894 |    9.059 | 
     | RegFile/U207              | A0 v -> Y v | AO22X1M   | 0.107 | 0.335 |   4.229 |    9.394 | 
     | RegFile/\RdData_reg[2]    | D v         | SDFFRQX2M | 0.107 | 0.000 |   4.229 |    9.394 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |   -5.165 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |   -5.165 | 
     | RegFile/\RdData_reg[2] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.165 | 
     +--------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin RegFile/\RdData_reg[1] /CK 
Endpoint:   RegFile/\RdData_reg[1] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[3] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.394
- Arrival Time                  4.216
= Slack Time                    5.177
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |           | 0.050 |       |   0.000 |    5.177 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |    5.177 | 
     | FSM/\current_state_reg[3] | CK ^ -> Q v | SDFFRQX2M | 0.189 | 0.534 |   0.534 |    5.711 | 
     | FSM/U45                   | B v -> Y ^  | NOR2BX2M  | 0.457 | 0.323 |   0.857 |    6.034 | 
     | FSM/U18                   | A ^ -> Y ^  | AND3X2M   | 0.132 | 0.264 |   1.121 |    6.298 | 
     | FSM/U17                   | A ^ -> Y v  | NOR2X2M   | 0.154 | 0.123 |   1.244 |    6.422 | 
     | FSM/U52                   | B0 v -> Y ^ | OAI2B2X1M | 0.371 | 0.257 |   1.501 |    6.678 | 
     | U2                        | A ^ -> Y ^  | CLKBUFX2M | 1.266 | 0.830 |   2.331 |    7.508 | 
     | RegFile/U193              | A ^ -> Y v  | INVX2M    | 0.250 | 0.193 |   2.524 |    7.701 | 
     | RegFile/U143              | A v -> Y ^  | INVX2M    | 0.927 | 0.584 |   3.108 |    8.285 | 
     | RegFile/U206              | S1 ^ -> Y v | MX4X1M    | 0.185 | 0.371 |   3.479 |    8.656 | 
     | RegFile/U204              | D v -> Y v  | MX4X1M    | 0.148 | 0.404 |   3.883 |    9.060 | 
     | RegFile/U203              | A0 v -> Y v | AO22X1M   | 0.106 | 0.334 |   4.216 |    9.394 | 
     | RegFile/\RdData_reg[1]    | D v         | SDFFRQX2M | 0.106 | 0.000 |   4.216 |    9.394 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |   -5.177 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |   -5.177 | 
     | RegFile/\RdData_reg[1] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.177 | 
     +--------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin alu/\ALU_OUT_reg[4] /CK 
Endpoint:   alu/\ALU_OUT_reg[4] /D    (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[0][2] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.407
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.393
- Arrival Time                  4.179
= Slack Time                    5.214
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |           | 0.050 |       |   0.000 |    5.214 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |    5.214 | 
     | RegFile/\mem_reg[0][2]    | CK ^ -> Q v | SDFFRQX2M | 0.071 | 0.425 |   0.425 |    5.640 | 
     | RegFile/FE_OFC8_reg0_A_2_ | A v -> Y v  | CLKBUFX2M | 0.794 | 0.555 |   0.981 |    6.195 | 
     | alu/U69                   | A v -> Y ^  | INVX2M    | 0.686 | 0.616 |   1.596 |    6.811 | 
     | alu/mult_35/U102          | B ^ -> Y v  | NOR2X1M   | 0.176 | 0.155 |   1.752 |    6.966 | 
     | alu/mult_35/S1_2_0        | A v -> CO v | ADDFX2M   | 0.131 | 0.484 |   2.236 |    7.450 | 
     | alu/mult_35/S1_3_0        | B v -> CO v | ADDFX2M   | 0.125 | 0.507 |   2.743 |    7.958 | 
     | alu/mult_35/S1_4_0        | B v -> S v  | ADDFX2M   | 0.142 | 0.536 |   3.279 |    8.494 | 
     | alu/mult_35/FS_1/U11      | A v -> Y v  | BUFX2M    | 0.055 | 0.159 |   3.438 |    8.653 | 
     | alu/U56                   | A0 v -> Y ^ | AOI222X1M | 0.498 | 0.263 |   3.701 |    8.915 | 
     | alu/U107                  | A1 ^ -> Y v | AOI31X2M  | 0.195 | 0.179 |   3.881 |    9.095 | 
     | alu/U106                  | B0 v -> Y v | AO21XLM   | 0.108 | 0.298 |   4.179 |    9.393 | 
     | alu/\ALU_OUT_reg[4]       | D v         | SDFFRQX2M | 0.108 | 0.000 |   4.179 |    9.393 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |           |       |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^       |           | 0.050 |       |   0.000 |   -5.214 | 
     | clkGate             | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -5.214 | 
     | alu/\ALU_OUT_reg[4] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.214 | 
     +------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin RegFile/\RdData_reg[5] /CK 
Endpoint:   RegFile/\RdData_reg[5] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[3] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.407
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.393
- Arrival Time                  4.026
= Slack Time                    5.367
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |           | 0.050 |       |   0.000 |    5.367 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |    5.367 | 
     | FSM/\current_state_reg[3] | CK ^ -> Q v | SDFFRQX2M | 0.189 | 0.534 |   0.534 |    5.901 | 
     | FSM/U45                   | B v -> Y ^  | NOR2BX2M  | 0.457 | 0.323 |   0.857 |    6.224 | 
     | FSM/U18                   | A ^ -> Y ^  | AND3X2M   | 0.132 | 0.264 |   1.121 |    6.488 | 
     | FSM/U17                   | A ^ -> Y v  | NOR2X2M   | 0.154 | 0.123 |   1.244 |    6.611 | 
     | FSM/U43                   | A0 v -> Y ^ | OAI221X1M | 0.460 | 0.276 |   1.520 |    6.887 | 
     | U1                        | A ^ -> Y ^  | BUFX2M    | 0.694 | 0.505 |   2.024 |    7.392 | 
     | RegFile/U178              | A ^ -> Y v  | INVX2M    | 0.211 | 0.203 |   2.228 |    7.595 | 
     | RegFile/U144              | A v -> Y ^  | INVX4M    | 0.859 | 0.534 |   2.762 |    8.129 | 
     | RegFile/U222              | S0 ^ -> Y v | MX4X1M    | 0.186 | 0.531 |   3.293 |    8.660 | 
     | RegFile/U220              | B v -> Y v  | MX4X1M    | 0.153 | 0.395 |   3.688 |    9.056 | 
     | RegFile/U219              | A0 v -> Y v | AO22X1M   | 0.108 | 0.338 |   4.026 |    9.393 | 
     | RegFile/\RdData_reg[5]    | D v         | SDFFRQX2M | 0.108 | 0.000 |   4.026 |    9.393 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |   -5.367 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |   -5.367 | 
     | RegFile/\RdData_reg[5] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.367 | 
     +--------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin RegFile/\RdData_reg[6] /CK 
Endpoint:   RegFile/\RdData_reg[6] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[3] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.394
- Arrival Time                  3.995
= Slack Time                    5.399
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |           | 0.050 |       |   0.000 |    5.399 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |    5.399 | 
     | FSM/\current_state_reg[3] | CK ^ -> Q v | SDFFRQX2M | 0.189 | 0.534 |   0.534 |    5.933 | 
     | FSM/U45                   | B v -> Y ^  | NOR2BX2M  | 0.457 | 0.323 |   0.857 |    6.256 | 
     | FSM/U18                   | A ^ -> Y ^  | AND3X2M   | 0.132 | 0.264 |   1.121 |    6.520 | 
     | FSM/U17                   | A ^ -> Y v  | NOR2X2M   | 0.154 | 0.123 |   1.244 |    6.643 | 
     | FSM/U43                   | A0 v -> Y ^ | OAI221X1M | 0.460 | 0.276 |   1.520 |    6.919 | 
     | U1                        | A ^ -> Y ^  | BUFX2M    | 0.694 | 0.505 |   2.024 |    7.423 | 
     | RegFile/U178              | A ^ -> Y v  | INVX2M    | 0.211 | 0.203 |   2.227 |    7.626 | 
     | RegFile/U144              | A v -> Y ^  | INVX4M    | 0.859 | 0.534 |   2.762 |    8.161 | 
     | RegFile/U238              | S0 ^ -> Y v | MX4X1M    | 0.168 | 0.514 |   3.276 |    8.675 | 
     | RegFile/U224              | C v -> Y v  | MX4X1M    | 0.145 | 0.385 |   3.660 |    9.059 | 
     | RegFile/U223              | A0 v -> Y v | AO22X1M   | 0.107 | 0.334 |   3.995 |    9.394 | 
     | RegFile/\RdData_reg[6]    | D v         | SDFFRQX2M | 0.107 | 0.000 |   3.995 |    9.394 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |   -5.399 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |   -5.399 | 
     | RegFile/\RdData_reg[6] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.399 | 
     +--------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin RegFile/\RdData_reg[7] /CK 
Endpoint:   RegFile/\RdData_reg[7] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[3] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.409
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.391
- Arrival Time                  3.974
= Slack Time                    5.418
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |           | 0.050 |       |   0.000 |    5.418 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |    5.418 | 
     | FSM/\current_state_reg[3] | CK ^ -> Q v | SDFFRQX2M | 0.189 | 0.534 |   0.534 |    5.952 | 
     | FSM/U45                   | B v -> Y ^  | NOR2BX2M  | 0.457 | 0.323 |   0.857 |    6.275 | 
     | FSM/U18                   | A ^ -> Y ^  | AND3X2M   | 0.132 | 0.264 |   1.121 |    6.539 | 
     | FSM/U17                   | A ^ -> Y v  | NOR2X2M   | 0.154 | 0.123 |   1.244 |    6.662 | 
     | FSM/U43                   | A0 v -> Y ^ | OAI221X1M | 0.460 | 0.276 |   1.520 |    6.938 | 
     | U1                        | A ^ -> Y ^  | BUFX2M    | 0.694 | 0.505 |   2.024 |    7.442 | 
     | RegFile/U178              | A ^ -> Y v  | INVX2M    | 0.211 | 0.203 |   2.227 |    7.645 | 
     | RegFile/U144              | A v -> Y ^  | INVX4M    | 0.859 | 0.534 |   2.762 |    8.179 | 
     | RegFile/U230              | S0 ^ -> Y v | MX4X1M    | 0.163 | 0.507 |   3.269 |    8.687 | 
     | RegFile/U228              | B v -> Y v  | MX4X1M    | 0.130 | 0.363 |   3.632 |    9.050 | 
     | RegFile/U227              | A0 v -> Y v | AO22X1M   | 0.117 | 0.341 |   3.973 |    9.391 | 
     | RegFile/\RdData_reg[7]    | D v         | SDFFRQX2M | 0.117 | 0.000 |   3.974 |    9.391 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |   -5.418 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |   -5.418 | 
     | RegFile/\RdData_reg[7] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.418 | 
     +--------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin RegFile/\mem_reg[0][4] /CK 
Endpoint:   RegFile/\mem_reg[0][4] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.421
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.379
- Arrival Time                  3.688
= Slack Time                    5.691
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.050 |       |   0.000 |    5.691 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.691 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.349 | 0.528 |   0.528 |    6.219 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.108 | 0.108 |   0.636 |    6.326 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.141 | 0.291 |   0.927 |    6.618 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.598 | 0.393 |   1.319 |    7.010 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.189 | 0.224 |   1.543 |    7.234 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.291 | 0.873 |   2.416 |    8.107 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   2.948 |    8.639 | 
     | RegFile/U162              | A ^ -> Y v   | NAND2X2M   | 0.456 | 0.397 |   3.344 |    9.035 | 
     | RegFile/U251              | A1N v -> Y v | OAI2BB2X1M | 0.176 | 0.344 |   3.688 |    9.379 | 
     | RegFile/\mem_reg[0][4]    | D v          | SDFFRQX2M  | 0.176 | 0.000 |   3.688 |    9.379 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |   -5.691 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |   -5.691 | 
     | RegFile/\mem_reg[0][4] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.691 | 
     +--------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin RegFile/\mem_reg[0][0] /CK 
Endpoint:   RegFile/\mem_reg[0][0] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.420
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.380
- Arrival Time                  3.689
= Slack Time                    5.692
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.050 |       |   0.000 |    5.692 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.692 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.349 | 0.528 |   0.528 |    6.220 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.108 | 0.108 |   0.636 |    6.327 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.141 | 0.291 |   0.927 |    6.618 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.598 | 0.393 |   1.319 |    7.011 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.189 | 0.224 |   1.543 |    7.235 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.291 | 0.873 |   2.416 |    8.108 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   2.948 |    8.639 | 
     | RegFile/U162              | A ^ -> Y v   | NAND2X2M   | 0.456 | 0.397 |   3.344 |    9.036 | 
     | RegFile/U247              | A1N v -> Y v | OAI2BB2X1M | 0.171 | 0.344 |   3.689 |    9.380 | 
     | RegFile/\mem_reg[0][0]    | D v          | SDFFRQX2M  | 0.171 | 0.000 |   3.689 |    9.380 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |   -5.692 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |   -5.692 | 
     | RegFile/\mem_reg[0][0] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.692 | 
     +--------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin RegFile/\mem_reg[0][2] /CK 
Endpoint:   RegFile/\mem_reg[0][2] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.420
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.380
- Arrival Time                  3.688
= Slack Time                    5.692
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.050 |       |   0.000 |    5.692 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.692 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.349 | 0.528 |   0.528 |    6.220 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.108 | 0.108 |   0.636 |    6.328 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.141 | 0.291 |   0.927 |    6.619 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.598 | 0.393 |   1.319 |    7.011 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.189 | 0.224 |   1.543 |    7.235 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.291 | 0.873 |   2.416 |    8.108 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   2.948 |    8.640 | 
     | RegFile/U162              | A ^ -> Y v   | NAND2X2M   | 0.456 | 0.397 |   3.344 |    9.036 | 
     | RegFile/U249              | A1N v -> Y v | OAI2BB2X1M | 0.173 | 0.343 |   3.688 |    9.380 | 
     | RegFile/\mem_reg[0][2]    | D v          | SDFFRQX2M  | 0.173 | 0.000 |   3.688 |    9.380 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |   -5.692 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |   -5.692 | 
     | RegFile/\mem_reg[0][2] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.692 | 
     +--------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin RegFile/\mem_reg[0][1] /CK 
Endpoint:   RegFile/\mem_reg[0][1] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.418
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.382
- Arrival Time                  3.688
= Slack Time                    5.694
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.050 |       |   0.000 |    5.694 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.694 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.349 | 0.528 |   0.528 |    6.222 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.108 | 0.108 |   0.636 |    6.329 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.141 | 0.291 |   0.927 |    6.621 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.598 | 0.393 |   1.319 |    7.013 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.189 | 0.224 |   1.543 |    7.237 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.291 | 0.873 |   2.416 |    8.110 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   2.948 |    8.642 | 
     | RegFile/U162              | A ^ -> Y v   | NAND2X2M   | 0.456 | 0.397 |   3.344 |    9.038 | 
     | RegFile/U248              | A1N v -> Y v | OAI2BB2X1M | 0.164 | 0.344 |   3.688 |    9.382 | 
     | RegFile/\mem_reg[0][1]    | D v          | SDFFRQX2M  | 0.164 | 0.000 |   3.688 |    9.382 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |   -5.694 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |   -5.694 | 
     | RegFile/\mem_reg[0][1] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.694 | 
     +--------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin RegFile/\mem_reg[0][3] /CK 
Endpoint:   RegFile/\mem_reg[0][3] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.418
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.382
- Arrival Time                  3.682
= Slack Time                    5.700
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.050 |       |   0.000 |    5.700 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.700 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.349 | 0.528 |   0.528 |    6.228 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.108 | 0.108 |   0.636 |    6.335 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.141 | 0.291 |   0.927 |    6.627 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.598 | 0.393 |   1.319 |    7.019 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.189 | 0.224 |   1.543 |    7.243 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.291 | 0.873 |   2.416 |    8.116 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   2.948 |    8.648 | 
     | RegFile/U162              | A ^ -> Y v   | NAND2X2M   | 0.456 | 0.397 |   3.344 |    9.044 | 
     | RegFile/U250              | A1N v -> Y v | OAI2BB2X1M | 0.163 | 0.338 |   3.682 |    9.382 | 
     | RegFile/\mem_reg[0][3]    | D v          | SDFFRQX2M  | 0.163 | 0.000 |   3.682 |    9.382 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |   -5.700 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |   -5.700 | 
     | RegFile/\mem_reg[0][3] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.700 | 
     +--------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin RegFile/\mem_reg[9][0] /CK 
Endpoint:   RegFile/\mem_reg[9][0] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.418
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.382
- Arrival Time                  3.647
= Slack Time                    5.736
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.050 |       |   0.000 |    5.736 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.736 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.349 | 0.528 |   0.528 |    6.263 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.108 | 0.108 |   0.636 |    6.371 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.141 | 0.291 |   0.927 |    6.662 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.598 | 0.393 |   1.319 |    7.055 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.189 | 0.224 |   1.543 |    7.279 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.291 | 0.873 |   2.416 |    8.152 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   2.948 |    8.683 | 
     | RegFile/U149              | B ^ -> Y v   | NAND2X2M   | 0.417 | 0.357 |   3.305 |    9.041 | 
     | RegFile/U284              | A1N v -> Y v | OAI2BB2X1M | 0.162 | 0.341 |   3.647 |    9.382 | 
     | RegFile/\mem_reg[9][0]    | D v          | SDFFRQX2M  | 0.162 | 0.000 |   3.647 |    9.382 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |   -5.736 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |   -5.736 | 
     | RegFile/\mem_reg[9][0] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.736 | 
     +--------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin RegFile/\mem_reg[9][5] /CK 
Endpoint:   RegFile/\mem_reg[9][5] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.383
- Arrival Time                  3.643
= Slack Time                    5.741
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.050 |       |   0.000 |    5.741 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.741 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.349 | 0.528 |   0.528 |    6.268 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.108 | 0.108 |   0.636 |    6.376 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.141 | 0.291 |   0.927 |    6.667 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.598 | 0.393 |   1.319 |    7.060 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.189 | 0.224 |   1.543 |    7.284 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.291 | 0.873 |   2.416 |    8.157 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   2.948 |    8.688 | 
     | RegFile/U149              | B ^ -> Y v   | NAND2X2M   | 0.417 | 0.357 |   3.305 |    9.046 | 
     | RegFile/U289              | A1N v -> Y v | OAI2BB2X1M | 0.157 | 0.337 |   3.642 |    9.383 | 
     | RegFile/\mem_reg[9][5]    | D v          | SDFFRQX2M  | 0.157 | 0.000 |   3.643 |    9.383 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |   -5.741 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |   -5.741 | 
     | RegFile/\mem_reg[9][5] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.741 | 
     +--------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin RegFile/\mem_reg[8][4] /CK 
Endpoint:   RegFile/\mem_reg[8][4] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.420
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.380
- Arrival Time                  3.638
= Slack Time                    5.742
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.050 |       |   0.000 |    5.742 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.742 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.349 | 0.528 |   0.528 |    6.270 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.108 | 0.108 |   0.636 |    6.378 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.141 | 0.291 |   0.927 |    6.669 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.598 | 0.393 |   1.319 |    7.062 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.189 | 0.224 |   1.543 |    7.286 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.291 | 0.873 |   2.416 |    8.159 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   2.948 |    8.690 | 
     | RegFile/U148              | B ^ -> Y v   | NAND2X2M   | 0.407 | 0.352 |   3.299 |    9.042 | 
     | RegFile/U280              | A1N v -> Y v | OAI2BB2X1M | 0.171 | 0.338 |   3.638 |    9.380 | 
     | RegFile/\mem_reg[8][4]    | D v          | SDFFRQX2M  | 0.171 | 0.000 |   3.638 |    9.380 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |   -5.742 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |   -5.742 | 
     | RegFile/\mem_reg[8][4] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.742 | 
     +--------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin RegFile/\mem_reg[9][4] /CK 
Endpoint:   RegFile/\mem_reg[9][4] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.418
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.382
- Arrival Time                  3.640
= Slack Time                    5.743
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.050 |       |   0.000 |    5.743 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.743 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.349 | 0.528 |   0.528 |    6.271 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.108 | 0.108 |   0.636 |    6.378 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.141 | 0.291 |   0.927 |    6.670 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.598 | 0.393 |   1.319 |    7.062 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.189 | 0.224 |   1.543 |    7.286 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.291 | 0.873 |   2.416 |    8.159 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   2.948 |    8.691 | 
     | RegFile/U149              | B ^ -> Y v   | NAND2X2M   | 0.417 | 0.357 |   3.305 |    9.048 | 
     | RegFile/U288              | A1N v -> Y v | OAI2BB2X1M | 0.161 | 0.334 |   3.640 |    9.382 | 
     | RegFile/\mem_reg[9][4]    | D v          | SDFFRQX2M  | 0.161 | 0.000 |   3.640 |    9.382 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |   -5.743 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |   -5.743 | 
     | RegFile/\mem_reg[9][4] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.743 | 
     +--------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin RegFile/\mem_reg[9][2] /CK 
Endpoint:   RegFile/\mem_reg[9][2] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.383
- Arrival Time                  3.639
= Slack Time                    5.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.050 |       |   0.000 |    5.744 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.744 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.349 | 0.528 |   0.528 |    6.272 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.108 | 0.108 |   0.636 |    6.380 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.141 | 0.291 |   0.927 |    6.671 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.598 | 0.393 |   1.319 |    7.064 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.189 | 0.224 |   1.543 |    7.287 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.291 | 0.873 |   2.416 |    8.160 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   2.948 |    8.692 | 
     | RegFile/U149              | B ^ -> Y v   | NAND2X2M   | 0.417 | 0.357 |   3.305 |    9.049 | 
     | RegFile/U286              | A1N v -> Y v | OAI2BB2X1M | 0.158 | 0.333 |   3.639 |    9.383 | 
     | RegFile/\mem_reg[9][2]    | D v          | SDFFRQX2M  | 0.158 | 0.000 |   3.639 |    9.383 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |   -5.744 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |   -5.744 | 
     | RegFile/\mem_reg[9][2] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.744 | 
     +--------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin RegFile/\mem_reg[8][0] /CK 
Endpoint:   RegFile/\mem_reg[8][0] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.418
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.382
- Arrival Time                  3.637
= Slack Time                    5.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.050 |       |   0.000 |    5.745 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.745 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.349 | 0.528 |   0.528 |    6.273 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.108 | 0.108 |   0.636 |    6.381 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.141 | 0.291 |   0.927 |    6.672 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.598 | 0.393 |   1.319 |    7.065 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.189 | 0.224 |   1.543 |    7.289 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.291 | 0.873 |   2.416 |    8.162 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   2.948 |    8.693 | 
     | RegFile/U148              | B ^ -> Y v   | NAND2X2M   | 0.407 | 0.352 |   3.299 |    9.045 | 
     | RegFile/U276              | A1N v -> Y v | OAI2BB2X1M | 0.163 | 0.337 |   3.636 |    9.382 | 
     | RegFile/\mem_reg[8][0]    | D v          | SDFFRQX2M  | 0.163 | 0.000 |   3.637 |    9.382 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |   -5.745 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |   -5.745 | 
     | RegFile/\mem_reg[8][0] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.745 | 
     +--------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin RegFile/\mem_reg[8][5] /CK 
Endpoint:   RegFile/\mem_reg[8][5] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.383
- Arrival Time                  3.636
= Slack Time                    5.746
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.050 |       |   0.000 |    5.746 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.746 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.349 | 0.528 |   0.528 |    6.274 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.108 | 0.108 |   0.636 |    6.382 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.141 | 0.291 |   0.927 |    6.673 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.598 | 0.393 |   1.319 |    7.066 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.189 | 0.224 |   1.543 |    7.289 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.291 | 0.873 |   2.416 |    8.162 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   2.948 |    8.694 | 
     | RegFile/U148              | B ^ -> Y v   | NAND2X2M   | 0.407 | 0.352 |   3.299 |    9.046 | 
     | RegFile/U281              | A1N v -> Y v | OAI2BB2X1M | 0.160 | 0.337 |   3.636 |    9.382 | 
     | RegFile/\mem_reg[8][5]    | D v          | SDFFRQX2M  | 0.160 | 0.000 |   3.636 |    9.383 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |   -5.746 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |   -5.746 | 
     | RegFile/\mem_reg[8][5] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.746 | 
     +--------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin RegFile/\mem_reg[0][6] /CK 
Endpoint:   RegFile/\mem_reg[0][6] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.350
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.450
- Arrival Time                  3.701
= Slack Time                    5.749
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.050 |       |   0.000 |    5.749 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.749 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.349 | 0.528 |   0.528 |    6.277 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.108 | 0.108 |   0.636 |    6.385 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.141 | 0.291 |   0.927 |    6.676 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.598 | 0.393 |   1.319 |    7.068 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.189 | 0.224 |   1.543 |    7.292 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.291 | 0.873 |   2.416 |    8.165 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   2.948 |    8.697 | 
     | RegFile/U162              | A ^ -> Y v   | NAND2X2M   | 0.456 | 0.397 |   3.344 |    9.093 | 
     | RegFile/U253              | A1N v -> Y v | OAI2BB2X1M | 0.188 | 0.356 |   3.701 |    9.450 | 
     | RegFile/\mem_reg[0][6]    | D v          | SDFFRHQX2M | 0.188 | 0.000 |   3.701 |    9.450 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.050 |       |   0.000 |   -5.749 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.749 | 
     | RegFile/\mem_reg[0][6] | CK ^       | SDFFRHQX2M | 0.050 | 0.000 |   0.000 |   -5.749 | 
     +---------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin RegFile/\mem_reg[9][1] /CK 
Endpoint:   RegFile/\mem_reg[9][1] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.414
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.386
- Arrival Time                  3.636
= Slack Time                    5.750
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.050 |       |   0.000 |    5.750 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.750 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.349 | 0.528 |   0.528 |    6.277 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.108 | 0.108 |   0.636 |    6.385 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.141 | 0.291 |   0.927 |    6.676 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.598 | 0.393 |   1.319 |    7.069 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.189 | 0.224 |   1.543 |    7.293 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.291 | 0.873 |   2.416 |    8.166 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   2.948 |    8.697 | 
     | RegFile/U149              | B ^ -> Y v   | NAND2X2M   | 0.417 | 0.357 |   3.305 |    9.055 | 
     | RegFile/U285              | A1N v -> Y v | OAI2BB2X1M | 0.145 | 0.331 |   3.636 |    9.386 | 
     | RegFile/\mem_reg[9][1]    | D v          | SDFFRQX2M  | 0.145 | 0.000 |   3.636 |    9.386 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |   -5.750 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |   -5.750 | 
     | RegFile/\mem_reg[9][1] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.750 | 
     +--------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin RegFile/\mem_reg[9][6] /CK 
Endpoint:   RegFile/\mem_reg[9][6] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.385
- Arrival Time                  3.634
= Slack Time                    5.751
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.050 |       |   0.000 |    5.751 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.751 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.349 | 0.528 |   0.528 |    6.279 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.108 | 0.108 |   0.636 |    6.387 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.141 | 0.291 |   0.927 |    6.678 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.598 | 0.393 |   1.319 |    7.071 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.189 | 0.224 |   1.543 |    7.295 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.291 | 0.873 |   2.416 |    8.168 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   2.948 |    8.699 | 
     | RegFile/U149              | B ^ -> Y v   | NAND2X2M   | 0.417 | 0.357 |   3.305 |    9.057 | 
     | RegFile/U290              | A1N v -> Y v | OAI2BB2X1M | 0.147 | 0.328 |   3.634 |    9.385 | 
     | RegFile/\mem_reg[9][6]    | D v          | SDFFRQX2M  | 0.147 | 0.000 |   3.634 |    9.385 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |   -5.751 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |   -5.751 | 
     | RegFile/\mem_reg[9][6] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.751 | 
     +--------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin RegFile/\mem_reg[9][3] /CK 
Endpoint:   RegFile/\mem_reg[9][3] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.385
- Arrival Time                  3.633
= Slack Time                    5.752
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.050 |       |   0.000 |    5.752 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.752 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.349 | 0.528 |   0.528 |    6.280 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.108 | 0.108 |   0.636 |    6.387 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.141 | 0.291 |   0.927 |    6.679 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.598 | 0.393 |   1.319 |    7.071 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.189 | 0.224 |   1.543 |    7.295 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.291 | 0.873 |   2.416 |    8.168 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   2.948 |    8.700 | 
     | RegFile/U149              | B ^ -> Y v   | NAND2X2M   | 0.417 | 0.357 |   3.305 |    9.057 | 
     | RegFile/U287              | A1N v -> Y v | OAI2BB2X1M | 0.149 | 0.328 |   3.633 |    9.385 | 
     | RegFile/\mem_reg[9][3]    | D v          | SDFFRQX2M  | 0.149 | 0.000 |   3.633 |    9.385 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |   -5.752 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |   -5.752 | 
     | RegFile/\mem_reg[9][3] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.752 | 
     +--------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin RegFile/\mem_reg[9][7] /CK 
Endpoint:   RegFile/\mem_reg[9][7] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.412
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.388
- Arrival Time                  3.631
= Slack Time                    5.756
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.050 |       |   0.000 |    5.756 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.756 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.349 | 0.528 |   0.528 |    6.284 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.108 | 0.108 |   0.636 |    6.392 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.141 | 0.291 |   0.927 |    6.683 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.598 | 0.393 |   1.319 |    7.076 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.189 | 0.224 |   1.543 |    7.300 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.291 | 0.873 |   2.416 |    8.173 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   2.948 |    8.704 | 
     | RegFile/U149              | B ^ -> Y v   | NAND2X2M   | 0.417 | 0.357 |   3.305 |    9.062 | 
     | RegFile/U291              | A1N v -> Y v | OAI2BB2X1M | 0.135 | 0.326 |   3.631 |    9.388 | 
     | RegFile/\mem_reg[9][7]    | D v          | SDFFRQX2M  | 0.135 | 0.000 |   3.631 |    9.388 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |   -5.756 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |   -5.756 | 
     | RegFile/\mem_reg[9][7] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.756 | 
     +--------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin RegFile/\mem_reg[8][6] /CK 
Endpoint:   RegFile/\mem_reg[8][6] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.385
- Arrival Time                  3.626
= Slack Time                    5.759
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.050 |       |   0.000 |    5.759 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.759 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.349 | 0.528 |   0.528 |    6.287 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.108 | 0.108 |   0.636 |    6.395 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.141 | 0.291 |   0.927 |    6.686 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.598 | 0.393 |   1.319 |    7.079 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.189 | 0.224 |   1.543 |    7.302 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.291 | 0.873 |   2.416 |    8.175 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   2.948 |    8.707 | 
     | RegFile/U148              | B ^ -> Y v   | NAND2X2M   | 0.407 | 0.352 |   3.300 |    9.059 | 
     | RegFile/U282              | A1N v -> Y v | OAI2BB2X1M | 0.148 | 0.326 |   3.626 |    9.385 | 
     | RegFile/\mem_reg[8][6]    | D v          | SDFFRQX2M  | 0.148 | 0.000 |   3.626 |    9.385 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |   -5.759 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |   -5.759 | 
     | RegFile/\mem_reg[8][6] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.759 | 
     +--------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin RegFile/\mem_reg[8][2] /CK 
Endpoint:   RegFile/\mem_reg[8][2] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.385
- Arrival Time                  3.622
= Slack Time                    5.763
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.050 |       |   0.000 |    5.763 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.763 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.349 | 0.528 |   0.528 |    6.291 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.108 | 0.108 |   0.636 |    6.399 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.141 | 0.291 |   0.927 |    6.690 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.598 | 0.393 |   1.319 |    7.082 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.189 | 0.224 |   1.543 |    7.306 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.291 | 0.873 |   2.416 |    8.179 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   2.948 |    8.711 | 
     | RegFile/U148              | B ^ -> Y v   | NAND2X2M   | 0.407 | 0.352 |   3.299 |    9.062 | 
     | RegFile/U278              | A1N v -> Y v | OAI2BB2X1M | 0.147 | 0.323 |   3.622 |    9.385 | 
     | RegFile/\mem_reg[8][2]    | D v          | SDFFRQX2M  | 0.147 | 0.000 |   3.622 |    9.385 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |   -5.763 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |   -5.763 | 
     | RegFile/\mem_reg[8][2] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.763 | 
     +--------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin RegFile/\mem_reg[8][3] /CK 
Endpoint:   RegFile/\mem_reg[8][3] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.414
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.386
- Arrival Time                  3.621
= Slack Time                    5.764
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.050 |       |   0.000 |    5.764 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.764 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.349 | 0.528 |   0.528 |    6.292 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.108 | 0.108 |   0.636 |    6.400 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.141 | 0.291 |   0.927 |    6.691 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.598 | 0.393 |   1.319 |    7.084 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.189 | 0.224 |   1.543 |    7.308 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.291 | 0.873 |   2.416 |    8.181 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   2.948 |    8.712 | 
     | RegFile/U148              | B ^ -> Y v   | NAND2X2M   | 0.407 | 0.352 |   3.299 |    9.064 | 
     | RegFile/U279              | A1N v -> Y v | OAI2BB2X1M | 0.145 | 0.322 |   3.621 |    9.386 | 
     | RegFile/\mem_reg[8][3]    | D v          | SDFFRQX2M  | 0.145 | 0.000 |   3.621 |    9.386 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |   -5.764 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |   -5.764 | 
     | RegFile/\mem_reg[8][3] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.764 | 
     +--------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin RegFile/\mem_reg[8][7] /CK 
Endpoint:   RegFile/\mem_reg[8][7] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.385
- Arrival Time                  3.620
= Slack Time                    5.765
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.050 |       |   0.000 |    5.765 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.765 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.349 | 0.528 |   0.528 |    6.293 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.108 | 0.108 |   0.636 |    6.401 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.141 | 0.291 |   0.927 |    6.692 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.598 | 0.393 |   1.319 |    7.084 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.189 | 0.224 |   1.543 |    7.308 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.291 | 0.873 |   2.416 |    8.181 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   2.948 |    8.713 | 
     | RegFile/U148              | B ^ -> Y v   | NAND2X2M   | 0.407 | 0.352 |   3.299 |    9.064 | 
     | RegFile/U283              | A1N v -> Y v | OAI2BB2X1M | 0.133 | 0.321 |   3.620 |    9.385 | 
     | RegFile/\mem_reg[8][7]    | D v          | SDFFRQX4M  | 0.133 | 0.000 |   3.620 |    9.385 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |   -5.765 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |   -5.765 | 
     | RegFile/\mem_reg[8][7] | CK ^       | SDFFRQX4M | 0.050 | 0.000 |   0.000 |   -5.765 | 
     +--------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin RegFile/\mem_reg[8][1] /CK 
Endpoint:   RegFile/\mem_reg[8][1] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.413
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.387
- Arrival Time                  3.622
= Slack Time                    5.765
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.050 |       |   0.000 |    5.765 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.765 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.349 | 0.528 |   0.528 |    6.293 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.108 | 0.108 |   0.636 |    6.401 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.141 | 0.291 |   0.927 |    6.692 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.598 | 0.393 |   1.319 |    7.085 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.189 | 0.224 |   1.543 |    7.308 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.291 | 0.873 |   2.416 |    8.181 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   2.948 |    8.713 | 
     | RegFile/U148              | B ^ -> Y v   | NAND2X2M   | 0.407 | 0.352 |   3.299 |    9.065 | 
     | RegFile/U277              | A1N v -> Y v | OAI2BB2X1M | 0.137 | 0.323 |   3.622 |    9.387 | 
     | RegFile/\mem_reg[8][1]    | D v          | SDFFRQX2M  | 0.137 | 0.000 |   3.622 |    9.387 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |   -5.765 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |   -5.765 | 
     | RegFile/\mem_reg[8][1] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.765 | 
     +--------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin RegFile/\mem_reg[12][6] /CK 
Endpoint:   RegFile/\mem_reg[12][6] /D   (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.419
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.381
- Arrival Time                  3.601
= Slack Time                    5.780
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.050 |       |   0.000 |    5.780 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.780 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.349 | 0.528 |   0.528 |    6.307 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.108 | 0.108 |   0.636 |    6.415 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.141 | 0.291 |   0.927 |    6.706 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.598 | 0.393 |   1.319 |    7.099 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.189 | 0.224 |   1.543 |    7.323 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.291 | 0.873 |   2.416 |    8.196 | 
     | RegFile/U193              | A v -> Y ^   | INVX2M     | 0.310 | 0.320 |   2.736 |    8.515 | 
     | RegFile/U190              | B ^ -> Y ^   | AND2X2M    | 0.183 | 0.238 |   2.973 |    8.753 | 
     | RegFile/U158              | B ^ -> Y v   | NAND2X2M   | 0.402 | 0.287 |   3.261 |    9.041 | 
     | RegFile/U317              | A1N v -> Y v | OAI2BB2X1M | 0.168 | 0.340 |   3.601 |    9.381 | 
     | RegFile/\mem_reg[12][6]   | D v          | SDFFRQX2M  | 0.168 | 0.000 |   3.601 |    9.381 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |           | 0.050 |       |   0.000 |   -5.780 | 
     | refmux/U1               | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |   -5.780 | 
     | RegFile/\mem_reg[12][6] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.780 | 
     +---------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin RegFile/\mem_reg[12][3] /CK 
Endpoint:   RegFile/\mem_reg[12][3] /D   (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.418
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.382
- Arrival Time                  3.595
= Slack Time                    5.786
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.050 |       |   0.000 |    5.786 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.786 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.349 | 0.528 |   0.528 |    6.314 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.108 | 0.108 |   0.636 |    6.422 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.141 | 0.291 |   0.927 |    6.713 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.598 | 0.393 |   1.319 |    7.106 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.189 | 0.224 |   1.543 |    7.330 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.291 | 0.873 |   2.416 |    8.203 | 
     | RegFile/U193              | A v -> Y ^   | INVX2M     | 0.310 | 0.320 |   2.736 |    8.522 | 
     | RegFile/U190              | B ^ -> Y ^   | AND2X2M    | 0.183 | 0.238 |   2.973 |    8.760 | 
     | RegFile/U158              | B ^ -> Y v   | NAND2X2M   | 0.402 | 0.287 |   3.261 |    9.047 | 
     | RegFile/U314              | A1N v -> Y v | OAI2BB2X1M | 0.163 | 0.334 |   3.595 |    9.382 | 
     | RegFile/\mem_reg[12][3]   | D v          | SDFFRQX2M  | 0.163 | 0.000 |   3.595 |    9.382 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |           | 0.050 |       |   0.000 |   -5.786 | 
     | refmux/U1               | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |   -5.786 | 
     | RegFile/\mem_reg[12][3] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.786 | 
     +---------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin RegFile/\mem_reg[12][2] /CK 
Endpoint:   RegFile/\mem_reg[12][2] /D   (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.418
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.382
- Arrival Time                  3.595
= Slack Time                    5.787
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.050 |       |   0.000 |    5.787 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.787 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.349 | 0.528 |   0.528 |    6.315 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.108 | 0.108 |   0.636 |    6.423 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.141 | 0.291 |   0.927 |    6.714 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.598 | 0.393 |   1.319 |    7.106 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.189 | 0.224 |   1.543 |    7.330 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.291 | 0.873 |   2.416 |    8.203 | 
     | RegFile/U193              | A v -> Y ^   | INVX2M     | 0.310 | 0.320 |   2.736 |    8.523 | 
     | RegFile/U190              | B ^ -> Y ^   | AND2X2M    | 0.183 | 0.238 |   2.973 |    8.761 | 
     | RegFile/U158              | B ^ -> Y v   | NAND2X2M   | 0.402 | 0.287 |   3.261 |    9.048 | 
     | RegFile/U313              | A1N v -> Y v | OAI2BB2X1M | 0.163 | 0.334 |   3.595 |    9.382 | 
     | RegFile/\mem_reg[12][2]   | D v          | SDFFRQX2M  | 0.163 | 0.000 |   3.595 |    9.382 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |           | 0.050 |       |   0.000 |   -5.787 | 
     | refmux/U1               | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |   -5.787 | 
     | RegFile/\mem_reg[12][2] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.787 | 
     +---------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin RegFile/\mem_reg[12][1] /CK 
Endpoint:   RegFile/\mem_reg[12][1] /D   (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.416
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.384
- Arrival Time                  3.595
= Slack Time                    5.789
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.050 |       |   0.000 |    5.789 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.789 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.349 | 0.528 |   0.528 |    6.317 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.108 | 0.108 |   0.636 |    6.425 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.141 | 0.291 |   0.927 |    6.716 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.598 | 0.393 |   1.319 |    7.109 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.189 | 0.224 |   1.543 |    7.333 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.291 | 0.873 |   2.416 |    8.206 | 
     | RegFile/U193              | A v -> Y ^   | INVX2M     | 0.310 | 0.320 |   2.736 |    8.525 | 
     | RegFile/U190              | B ^ -> Y ^   | AND2X2M    | 0.183 | 0.238 |   2.973 |    8.763 | 
     | RegFile/U158              | B ^ -> Y v   | NAND2X2M   | 0.402 | 0.287 |   3.261 |    9.050 | 
     | RegFile/U312              | A1N v -> Y v | OAI2BB2X1M | 0.153 | 0.333 |   3.594 |    9.384 | 
     | RegFile/\mem_reg[12][1]   | D v          | SDFFRQX2M  | 0.153 | 0.000 |   3.595 |    9.384 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |           | 0.050 |       |   0.000 |   -5.789 | 
     | refmux/U1               | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |   -5.789 | 
     | RegFile/\mem_reg[12][1] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -5.789 | 
     +---------------------------------------------------------------------------------------+ 

