<profile>
    <ReportVersion>
        <Version>2020.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z100i-ffv900-2L</Part>
        <TopModelName>activity_kernel</TopModelName>
        <TargetClockPeriod>60.00</TargetClockPeriod>
        <ClockUncertainty>0.00</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>none</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>59.969</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_11_1>
                <TripCount>undef</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>3</PipelineDepth>
            </VITIS_LOOP_11_1>
            <VITIS_LOOP_15_2>
                <TripCount>undef</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>2</PipelineDepth>
            </VITIS_LOOP_15_2>
            <VITIS_LOOP_28_3>
                <TripCount>undef</TripCount>
                <Latency>
                    <range>
                        <min>2</min>
                        <max>-1</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>120</min>
                        <max>-60</max>
                    </range>
                </AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>3</PipelineDepth>
            </VITIS_LOOP_28_3>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>28</DSP>
            <FF>3090</FF>
            <LUT>6783</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>1510</BRAM_18K>
            <DSP>2020</DSP>
            <FF>554800</FF>
            <LUT>277400</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>activity_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>activity_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>activity_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>activity_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>activity_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>activity_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>len</name>
            <Object>len</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>hr</name>
            <Object>hr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>t</name>
            <Object>t</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>meanhr</name>
            <Object>meanhr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>meanhr_ap_vld</name>
            <Object>meanhr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>tpower</name>
            <Object>tpower</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>tpower_ap_vld</name>
            <Object>tpower</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stationarity</name>
            <Object>stationarity</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stationarity_ap_vld</name>
            <Object>stationarity</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>activity</name>
            <Object>activity</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>activity_ap_vld</name>
            <Object>activity</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>acmin_i</name>
            <Object>acmin</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>acmin_o</name>
            <Object>acmin</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>acmin_o_ap_vld</name>
            <Object>acmin</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>hrmin</name>
            <Object>hrmin</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>hrmin_ap_vld</name>
            <Object>hrmin</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stmin</name>
            <Object>stmin</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stmin_ap_vld</name>
            <Object>stmin</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>tpmin</name>
            <Object>tpmin</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>tpmin_ap_vld</name>
            <Object>tpmin</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>tmin0</name>
            <Object>tmin0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>tmin0_ap_vld</name>
            <Object>tmin0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>tmin1</name>
            <Object>tmin1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>tmin1_ap_vld</name>
            <Object>tmin1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule>
            <ModuleName>activity_kernel</ModuleName>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>activity_kernel</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>60.00</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>59.969</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_11_1>
                        <Name>VITIS_LOOP_11_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                    </VITIS_LOOP_11_1>
                    <VITIS_LOOP_15_2>
                        <Name>VITIS_LOOP_15_2</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </VITIS_LOOP_15_2>
                    <VITIS_LOOP_28_3>
                        <Name>VITIS_LOOP_28_3</Name>
                        <TripCount>undef</TripCount>
                        <Latency>2 ~ ?</Latency>
                        <AbsoluteTimeLatency>0.120 us ~ ?</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                    </VITIS_LOOP_28_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>28</DSP>
                    <AVAIL_DSP>2020</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>3090</FF>
                    <AVAIL_FF>554800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6783</LUT>
                    <AVAIL_LUT>277400</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1510</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>activity_kernel</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>activity_kernel</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>activity_kernel</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>activity_kernel</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>activity_kernel</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>activity_kernel</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>len</name>
                    <Object>len</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>hr</name>
                    <Object>hr</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>t</name>
                    <Object>t</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>meanhr</name>
                    <Object>meanhr</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_vld</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>meanhr_ap_vld</name>
                    <Object>meanhr</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_vld</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>tpower</name>
                    <Object>tpower</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_vld</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>tpower_ap_vld</name>
                    <Object>tpower</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_vld</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>stationarity</name>
                    <Object>stationarity</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_vld</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>stationarity_ap_vld</name>
                    <Object>stationarity</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_vld</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>activity</name>
                    <Object>activity</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_vld</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>activity_ap_vld</name>
                    <Object>activity</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_vld</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>acmin_i</name>
                    <Object>acmin</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_ovld</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>acmin_o</name>
                    <Object>acmin</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_ovld</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>acmin_o_ap_vld</name>
                    <Object>acmin</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_ovld</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>hrmin</name>
                    <Object>hrmin</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_vld</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>hrmin_ap_vld</name>
                    <Object>hrmin</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_vld</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>stmin</name>
                    <Object>stmin</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_vld</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>stmin_ap_vld</name>
                    <Object>stmin</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_vld</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>tpmin</name>
                    <Object>tpmin</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_vld</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>tpmin_ap_vld</name>
                    <Object>tpmin</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_vld</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>tmin0</name>
                    <Object>tmin0</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_vld</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>tmin0_ap_vld</name>
                    <Object>tmin0</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_vld</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>tmin1</name>
                    <Object>tmin1</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_vld</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>tmin1_ap_vld</name>
                    <Object>tmin1</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_vld</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <Args>
        <Arg ArgName="len" index="0" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="len" name="len" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="hr" index="1" direction="in" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="hr" name="hr" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="t" index="2" direction="in" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="t" name="t" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="meanhr" index="3" direction="out" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="meanhr" name="meanhr" usage="data" direction="out"/>
                <hwRef type="port" interface="meanhr_ap_vld" name="meanhr_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="tpower" index="4" direction="out" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="tpower" name="tpower" usage="data" direction="out"/>
                <hwRef type="port" interface="tpower_ap_vld" name="tpower_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="stationarity" index="5" direction="out" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="stationarity" name="stationarity" usage="data" direction="out"/>
                <hwRef type="port" interface="stationarity_ap_vld" name="stationarity_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="activity" index="6" direction="out" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="activity" name="activity" usage="data" direction="out"/>
                <hwRef type="port" interface="activity_ap_vld" name="activity_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="acmin" index="7" direction="inout" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="acmin_i" name="acmin_i" usage="data" direction="in"/>
                <hwRef type="port" interface="acmin_o" name="acmin_o" usage="data" direction="out"/>
                <hwRef type="port" interface="acmin_o_ap_vld" name="acmin_o_ap_vld" usage="control" direction="inout"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="hrmin" index="8" direction="out" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="hrmin" name="hrmin" usage="data" direction="out"/>
                <hwRef type="port" interface="hrmin_ap_vld" name="hrmin_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="stmin" index="9" direction="out" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="stmin" name="stmin" usage="data" direction="out"/>
                <hwRef type="port" interface="stmin_ap_vld" name="stmin_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="tpmin" index="10" direction="out" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="tpmin" name="tpmin" usage="data" direction="out"/>
                <hwRef type="port" interface="tpmin_ap_vld" name="tpmin_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="tmin0" index="11" direction="out" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="tmin0" name="tmin0" usage="data" direction="out"/>
                <hwRef type="port" interface="tmin0_ap_vld" name="tmin0_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="tmin1" index="12" direction="out" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="tmin1" name="tmin1" usage="data" direction="out"/>
                <hwRef type="port" interface="tmin1_ap_vld" name="tmin1_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="acmin_i" type="data" busTypeName="data" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="acmin_i">DATA</portMap>
            </portMaps>
            <ports>
                <port>acmin_i</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="acmin"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="acmin_o" type="data" busTypeName="data" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="acmin_o">DATA</portMap>
            </portMaps>
            <ports>
                <port>acmin_o</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="acmin"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="activity" type="data" busTypeName="data" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="activity">DATA</portMap>
            </portMaps>
            <ports>
                <port>activity</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="activity"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="hr" type="data" busTypeName="data" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="hr">DATA</portMap>
            </portMaps>
            <ports>
                <port>hr</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="hr"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="hrmin" type="data" busTypeName="data" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="hrmin">DATA</portMap>
            </portMaps>
            <ports>
                <port>hrmin</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="hrmin"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="len" type="data" busTypeName="data" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="len">DATA</portMap>
            </portMaps>
            <ports>
                <port>len</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="len"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="meanhr" type="data" busTypeName="data" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="meanhr">DATA</portMap>
            </portMaps>
            <ports>
                <port>meanhr</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="meanhr"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="stationarity" type="data" busTypeName="data" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="stationarity">DATA</portMap>
            </portMaps>
            <ports>
                <port>stationarity</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="stationarity"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="stmin" type="data" busTypeName="data" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="stmin">DATA</portMap>
            </portMaps>
            <ports>
                <port>stmin</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="stmin"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="t" type="data" busTypeName="data" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="t">DATA</portMap>
            </portMaps>
            <ports>
                <port>t</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="t"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="tmin0" type="data" busTypeName="data" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="tmin0">DATA</portMap>
            </portMaps>
            <ports>
                <port>tmin0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="tmin0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="tmin1" type="data" busTypeName="data" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="tmin1">DATA</portMap>
            </portMaps>
            <ports>
                <port>tmin1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="tmin1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="tpmin" type="data" busTypeName="data" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="tpmin">DATA</portMap>
            </portMaps>
            <ports>
                <port>tpmin</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="tpmin"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="tpower" type="data" busTypeName="data" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="tpower">DATA</portMap>
            </portMaps>
            <ports>
                <port>tpower</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="tpower"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="REGISTER">
                <table>
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="acmin_i">ap_none, 64</column>
                    <column name="acmin_o">ap_none, 64</column>
                    <column name="activity">ap_none, 64</column>
                    <column name="hr">ap_none, 64</column>
                    <column name="hrmin">ap_none, 64</column>
                    <column name="len">ap_none, 32</column>
                    <column name="meanhr">ap_none, 64</column>
                    <column name="stationarity">ap_none, 64</column>
                    <column name="stmin">ap_none, 64</column>
                    <column name="t">ap_none, 64</column>
                    <column name="tmin0">ap_none, 64</column>
                    <column name="tmin1">ap_none, 64</column>
                    <column name="tpmin">ap_none, 64</column>
                    <column name="tpower">ap_none, 64</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="len">in, int</column>
                    <column name="hr">in, double*</column>
                    <column name="t">in, double*</column>
                    <column name="meanhr">out, double*</column>
                    <column name="tpower">out, double*</column>
                    <column name="stationarity">out, double*</column>
                    <column name="activity">out, double*</column>
                    <column name="acmin">inout, double*</column>
                    <column name="hrmin">out, double*</column>
                    <column name="stmin">out, double*</column>
                    <column name="tpmin">out, double*</column>
                    <column name="tmin0">out, double*</column>
                    <column name="tmin1">out, double*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Name, HW Type</keys>
                    <column name="len">len, port</column>
                    <column name="hr">hr, port</column>
                    <column name="t">t, port</column>
                    <column name="meanhr">meanhr, port</column>
                    <column name="meanhr">meanhr_ap_vld, port</column>
                    <column name="tpower">tpower, port</column>
                    <column name="tpower">tpower_ap_vld, port</column>
                    <column name="stationarity">stationarity, port</column>
                    <column name="stationarity">stationarity_ap_vld, port</column>
                    <column name="activity">activity, port</column>
                    <column name="activity">activity_ap_vld, port</column>
                    <column name="acmin">acmin_i, port</column>
                    <column name="acmin">acmin_o, port</column>
                    <column name="acmin">acmin_o_ap_vld, port</column>
                    <column name="hrmin">hrmin, port</column>
                    <column name="hrmin">hrmin_ap_vld, port</column>
                    <column name="stmin">stmin, port</column>
                    <column name="stmin">stmin_ap_vld, port</column>
                    <column name="tpmin">tpmin, port</column>
                    <column name="tpmin">tpmin_ap_vld, port</column>
                    <column name="tmin0">tmin0, port</column>
                    <column name="tmin0">tmin0_ap_vld, port</column>
                    <column name="tmin1">tmin1, port</column>
                    <column name="tmin1">tmin1_ap_vld, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0"/>
    </ReportBurst>
</profile>

