{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1691042319257 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1691042319257 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 03 02:58:39 2023 " "Processing started: Thu Aug 03 02:58:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1691042319257 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1691042319257 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD_DRIVER -c LCD_DRIVER " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCD_DRIVER -c LCD_DRIVER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1691042319257 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1691042319533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_driver_blink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_driver_blink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_driver_blink-logic " "Found design unit 1: lcd_driver_blink-logic" {  } { { "lcd_driver_blink.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/lcd_driver_blink.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1691042319864 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver_blink " "Found entity 1: lcd_driver_blink" {  } { { "lcd_driver_blink.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/lcd_driver_blink.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1691042319864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1691042319864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_driver-logic " "Found design unit 1: lcd_driver-logic" {  } { { "lcd_driver.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/lcd_driver.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1691042319866 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "lcd_driver.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/lcd_driver.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1691042319866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1691042319866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_driver1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_driver1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_DRIVER1-logic " "Found design unit 1: LCD_DRIVER1-logic" {  } { { "LCD_DRIVER1.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/LCD_DRIVER1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1691042319867 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_DRIVER1 " "Found entity 1: LCD_DRIVER1" {  } { { "LCD_DRIVER1.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/LCD_DRIVER1.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1691042319867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1691042319867 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lcd_driver " "Elaborating entity \"lcd_driver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1691042319891 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ADDRESS lcd_driver.vhd(66) " "VHDL Process Statement warning at lcd_driver.vhd(66): inferring latch(es) for signal or variable \"ADDRESS\", which holds its previous value in one or more paths through the process" {  } { { "lcd_driver.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/lcd_driver.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1691042319892 "|lcd_driver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRESS\[0\] lcd_driver.vhd(66) " "Inferred latch for \"ADDRESS\[0\]\" at lcd_driver.vhd(66)" {  } { { "lcd_driver.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/lcd_driver.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1691042319892 "|lcd_driver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRESS\[1\] lcd_driver.vhd(66) " "Inferred latch for \"ADDRESS\[1\]\" at lcd_driver.vhd(66)" {  } { { "lcd_driver.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/lcd_driver.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1691042319892 "|lcd_driver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRESS\[2\] lcd_driver.vhd(66) " "Inferred latch for \"ADDRESS\[2\]\" at lcd_driver.vhd(66)" {  } { { "lcd_driver.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/lcd_driver.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1691042319892 "|lcd_driver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRESS\[3\] lcd_driver.vhd(66) " "Inferred latch for \"ADDRESS\[3\]\" at lcd_driver.vhd(66)" {  } { { "lcd_driver.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/lcd_driver.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1691042319892 "|lcd_driver"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "lcd_driver.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/lcd_driver.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691042320146 "|lcd_driver|RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1691042320146 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1691042320249 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1691042320249 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "82 " "Implemented 82 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1691042320267 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1691042320267 ""} { "Info" "ICUT_CUT_TM_LCELLS" "69 " "Implemented 69 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1691042320267 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1691042320267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1691042320278 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 03 02:58:40 2023 " "Processing ended: Thu Aug 03 02:58:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1691042320278 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1691042320278 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1691042320278 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1691042320278 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1691042321196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1691042321197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 03 02:58:40 2023 " "Processing started: Thu Aug 03 02:58:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1691042321197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1691042321197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LCD_DRIVER -c LCD_DRIVER " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LCD_DRIVER -c LCD_DRIVER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1691042321197 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1691042321262 ""}
{ "Info" "0" "" "Project  = LCD_DRIVER" {  } {  } 0 0 "Project  = LCD_DRIVER" 0 0 "Fitter" 0 0 1691042321264 ""}
{ "Info" "0" "" "Revision = LCD_DRIVER" {  } {  } 0 0 "Revision = LCD_DRIVER" 0 0 "Fitter" 0 0 1691042321264 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1691042321317 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LCD_DRIVER EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"LCD_DRIVER\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1691042321324 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1691042321345 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1691042321345 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1691042321381 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1691042321389 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1691042321779 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1691042321779 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1691042321779 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1691042321780 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1691042321780 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1691042321780 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1691042321780 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1691042321931 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LCD_DRIVER.sdc " "Synopsys Design Constraints File file not found: 'LCD_DRIVER.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1691042321932 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1691042321932 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1691042321933 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1691042321937 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "lcd_driver.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/lcd_driver.vhd" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691042321937 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "E~reg0  " "Automatically promoted node E~reg0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1691042321938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "E~1 " "Destination node E~1" {  } { { "lcd_driver.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/lcd_driver.vhd" 6 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { E~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1691042321938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "E " "Destination node E" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { E } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "E" } } } } { "lcd_driver.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/lcd_driver.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { E } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1691042321938 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1691042321938 ""}  } { { "lcd_driver.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/lcd_driver.vhd" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { E~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691042321938 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pr_state.WriteData1  " "Automatically promoted node pr_state.WriteData1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1691042321938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector5~0 " "Destination node Selector5~0" {  } { { "lcd_driver.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/lcd_driver.vhd" 69 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector5~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1691042321938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector4~0 " "Destination node Selector4~0" {  } { { "lcd_driver.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/lcd_driver.vhd" 69 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1691042321938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector3~0 " "Destination node Selector3~0" {  } { { "lcd_driver.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/lcd_driver.vhd" 69 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1691042321938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector2~0 " "Destination node Selector2~0" {  } { { "lcd_driver.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/lcd_driver.vhd" 69 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1691042321938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector1~0 " "Destination node Selector1~0" {  } { { "lcd_driver.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/lcd_driver.vhd" 69 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1691042321938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector0~2 " "Destination node Selector0~2" {  } { { "lcd_driver.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/lcd_driver.vhd" 69 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1691042321938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DB~1 " "Destination node DB~1" {  } { { "lcd_driver.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/lcd_driver.vhd" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DB~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1691042321938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pr_state~11 " "Destination node pr_state~11" {  } { { "lcd_driver.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/lcd_driver.vhd" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pr_state~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1691042321938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pr_state~15 " "Destination node pr_state~15" {  } { { "lcd_driver.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/lcd_driver.vhd" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pr_state~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1691042321938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RS " "Destination node RS" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RS } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RS" } } } } { "lcd_driver.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/lcd_driver.vhd" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1691042321938 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1691042321938 ""}  } { { "lcd_driver.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/lcd_driver.vhd" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pr_state.WriteData1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691042321938 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1691042321991 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1691042321991 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1691042321991 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1691042321992 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1691042321992 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1691042321992 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1691042321992 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1691042321992 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1691042321992 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1691042321993 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1691042321993 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691042321997 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1691042323237 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691042323297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1691042323302 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1691042323754 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691042323754 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1691042323790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X55_Y24 X65_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y24 to location X65_Y36" {  } { { "loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y24 to location X65_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y24 to location X65_Y36"} 55 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1691042324402 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1691042324402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691042324652 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1691042324654 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1691042324654 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1691042324659 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1691042324661 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "11 " "Found 11 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS 0 " "Pin \"RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1691042324663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RW 0 " "Pin \"RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1691042324663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "E 0 " "Pin \"E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1691042324663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DB\[0\] 0 " "Pin \"DB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1691042324663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DB\[1\] 0 " "Pin \"DB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1691042324663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DB\[2\] 0 " "Pin \"DB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1691042324663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DB\[3\] 0 " "Pin \"DB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1691042324663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DB\[4\] 0 " "Pin \"DB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1691042324663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DB\[5\] 0 " "Pin \"DB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1691042324663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DB\[6\] 0 " "Pin \"DB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1691042324663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DB\[7\] 0 " "Pin \"DB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1691042324663 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1691042324663 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1691042324726 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1691042324732 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1691042324793 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691042324999 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1691042325068 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/output_files/LCD_DRIVER.fit.smsg " "Generated suppressed messages file C:/Users/vieir/OneDrive/Documentos/GitHub/Projetos_VHDL/LCD_DRIVER_externo/output_files/LCD_DRIVER.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1691042325117 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1691042325192 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 03 02:58:45 2023 " "Processing ended: Thu Aug 03 02:58:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1691042325192 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1691042325192 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1691042325192 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1691042325192 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1691042325983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1691042325984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 03 02:58:45 2023 " "Processing started: Thu Aug 03 02:58:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1691042325984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1691042325984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LCD_DRIVER -c LCD_DRIVER " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LCD_DRIVER -c LCD_DRIVER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1691042325984 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1691042326920 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1691042326959 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4564 " "Peak virtual memory: 4564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1691042327347 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 03 02:58:47 2023 " "Processing ended: Thu Aug 03 02:58:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1691042327347 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1691042327347 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1691042327347 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1691042327347 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1691042327917 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1691042328282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1691042328282 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 03 02:58:48 2023 " "Processing started: Thu Aug 03 02:58:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1691042328282 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1691042328282 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LCD_DRIVER -c LCD_DRIVER " "Command: quartus_sta LCD_DRIVER -c LCD_DRIVER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1691042328282 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1691042328355 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1691042328454 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1691042328478 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1691042328478 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1691042328531 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LCD_DRIVER.sdc " "Synopsys Design Constraints File file not found: 'LCD_DRIVER.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1691042328536 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1691042328537 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1691042328537 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name E~reg0 E~reg0 " "create_clock -period 1.000 -name E~reg0 E~reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1691042328537 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pr_state.WriteData1 pr_state.WriteData1 " "create_clock -period 1.000 -name pr_state.WriteData1 pr_state.WriteData1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1691042328537 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1691042328537 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1691042328539 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1691042328546 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1691042328549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.325 " "Worst-case setup slack is -3.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1691042328550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1691042328550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.325       -31.271 clk  " "   -3.325       -31.271 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1691042328550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.127        -4.121 pr_state.WriteData1  " "   -1.127        -4.121 pr_state.WriteData1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1691042328550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.692        -1.382 E~reg0  " "   -0.692        -1.382 E~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1691042328550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1691042328550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.549 " "Worst-case hold slack is -2.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1691042328551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1691042328551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.549        -2.549 clk  " "   -2.549        -2.549 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1691042328551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.977        -3.248 E~reg0  " "   -1.977        -3.248 E~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1691042328551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.812         0.000 pr_state.WriteData1  " "    0.812         0.000 pr_state.WriteData1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1691042328551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1691042328551 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1691042328552 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1691042328553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1691042328554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1691042328554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -19.380 clk  " "   -1.380       -19.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1691042328554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -9.000 E~reg0  " "   -0.500        -9.000 E~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1691042328554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 pr_state.WriteData1  " "    0.500         0.000 pr_state.WriteData1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1691042328554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1691042328554 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1691042328579 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1691042328580 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1691042328587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.949 " "Worst-case setup slack is -0.949" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1691042328589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1691042328589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.949        -6.318 clk  " "   -0.949        -6.318 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1691042328589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.045         0.000 E~reg0  " "    0.045         0.000 E~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1691042328589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.093         0.000 pr_state.WriteData1  " "    0.093         0.000 pr_state.WriteData1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1691042328589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1691042328589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.592 " "Worst-case hold slack is -1.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1691042328591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1691042328591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.592        -1.592 clk  " "   -1.592        -1.592 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1691042328591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.234        -2.167 E~reg0  " "   -1.234        -2.167 E~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1691042328591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339         0.000 pr_state.WriteData1  " "    0.339         0.000 pr_state.WriteData1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1691042328591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1691042328591 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1691042328591 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1691042328594 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1691042328596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1691042328596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -19.380 clk  " "   -1.380       -19.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1691042328596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -9.000 E~reg0  " "   -0.500        -9.000 E~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1691042328596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 pr_state.WriteData1  " "    0.500         0.000 pr_state.WriteData1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1691042328596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1691042328596 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1691042328627 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1691042328640 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1691042328640 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4545 " "Peak virtual memory: 4545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1691042328676 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 03 02:58:48 2023 " "Processing ended: Thu Aug 03 02:58:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1691042328676 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1691042328676 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1691042328676 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1691042328676 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1691042329282 ""}
