
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001047                       # Number of seconds simulated
sim_ticks                                  1047255696                       # Number of ticks simulated
final_tick                                 1047255696                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 385481                       # Simulator instruction rate (inst/s)
host_op_rate                                   678801                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              711514022                       # Simulator tick rate (ticks/s)
host_mem_usage                                 680716                       # Number of bytes of host memory used
host_seconds                                     1.47                       # Real time elapsed on the host
sim_insts                                      567373                       # Number of instructions simulated
sim_ops                                        999102                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           333                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1047255696                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            53888                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data           190144                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              244032                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        53888                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          53888                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::cpu.inst               842                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data              2971                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 3813                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst            51456392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data           181564064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              233020456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst       51456392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          51456392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst           51456392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data          181564064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             233020456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                         3813                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       7626                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  244032                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   244032                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                936                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                930                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                944                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                954                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                906                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1032                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                988                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                936                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     1047178107                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                   7626                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     3813                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     3813                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         1342                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     181.842027                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    129.569524                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    157.933916                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-63              6      0.45%      0.45% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::64-127          654     48.73%     49.18% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-191          180     13.41%     62.59% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::192-255          122      9.09%     71.68% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-319           79      5.89%     77.57% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::320-383           55      4.10%     81.67% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-447           45      3.35%     85.02% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::448-511           40      2.98%     88.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-575          161     12.00%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          1342                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                     161945346                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                333530346                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    57195000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      21235.95                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     7500.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 43735.95                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        233.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     233.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                        4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          5.46                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      5.46                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        2.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      6284                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  82.40                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      274633.65                       # Average gap between requests
system.mem_ctrl.pageHitRate                     82.40                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy              4082275.428000                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy              1430547.552000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy             13098917.865600                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          4582739.700000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy          8105940.864000                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy          271082.750400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy     4828679.472960                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy     41014.387680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy      2363968.911360                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy            38805166.932000                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower              37.054124                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             840240895                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       1427659                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       21465000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     409556951                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     20115039                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT      184122142                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    410568905                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1047255696                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1047255696                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      249423                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       76154                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            70                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            26                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 5328                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1047255696                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1047255696                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      752043                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            88                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1047255696                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          3144912                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                      567373                       # Number of instructions committed
system.cpu.committedOps                        999102                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                995811                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   3447                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                        1354                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts        74244                       # number of instructions that are conditional controls
system.cpu.num_int_insts                       995811                       # number of integer instructions
system.cpu.num_fp_insts                          3447                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads             2058680                       # number of times the integer registers were read
system.cpu.num_int_register_writes             844600                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 5525                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                2660                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads               415476                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              386790                       # number of times the CC registers were written
system.cpu.num_mem_refs                        325568                       # number of memory refs
system.cpu.num_load_insts                      249414                       # Number of load instructions
system.cpu.num_store_insts                      76154                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                    3144912                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                             77407                       # Number of branches fetched
system.cpu.op_class::No_OpClass                  1287      0.13%      0.13% # Class of executed instruction
system.cpu.op_class::IntAlu                    668743     66.93%     67.06% # Class of executed instruction
system.cpu.op_class::IntMult                      146      0.01%     67.08% # Class of executed instruction
system.cpu.op_class::IntDiv                      1131      0.11%     67.19% # Class of executed instruction
system.cpu.op_class::FloatAdd                    2227      0.22%     67.41% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::MemRead                   248632     24.89%     92.30% # Class of executed instruction
system.cpu.op_class::MemWrite                   75770      7.58%     99.88% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 782      0.08%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                384      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     999102                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1047255696                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              1496                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1472.059119                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              322281                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3296                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             97.779430                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1472.059119                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.718779                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.718779                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1800                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1700                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            328873                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           328873                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1047255696                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       247303                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          247303                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        74978                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          74978                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        322281                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           322281                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       322281                       # number of overall hits
system.cpu.dcache.overall_hits::total          322281                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         2120                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2120                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1176                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1176                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         3296                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3296                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         3296                       # number of overall misses
system.cpu.dcache.overall_misses::total          3296                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    165631869                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    165631869                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     92743830                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     92743830                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    258375699                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    258375699                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    258375699                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    258375699                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       249423                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       249423                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        76154                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        76154                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       325577                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       325577                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       325577                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       325577                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008500                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008500                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.015442                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015442                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.010124                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010124                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.010124                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010124                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 78128.240094                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78128.240094                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 78863.801020                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78863.801020                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 78390.685376                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78390.685376                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 78390.685376                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78390.685376                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          550                       # number of writebacks
system.cpu.dcache.writebacks::total               550                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         2120                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2120                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1176                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1176                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         3296                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3296                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         3296                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3296                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    164219949                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    164219949                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     91960614                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     91960614                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    256180563                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    256180563                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    256180563                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    256180563                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008500                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008500                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.015442                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015442                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.010124                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010124                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.010124                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010124                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 77462.240094                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77462.240094                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 78197.801020                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78197.801020                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 77724.685376                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77724.685376                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 77724.685376                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77724.685376                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1047255696                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               230                       # number of replacements
system.cpu.icache.tags.tagsinuse           522.565593                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              751165                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               878                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            855.541002                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   522.565593                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.510318                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.510318                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          648                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          170                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.632812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            752921                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           752921                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1047255696                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       751165                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          751165                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        751165                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           751165                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       751165                       # number of overall hits
system.cpu.icache.overall_hits::total          751165                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          878                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           878                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          878                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            878                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          878                       # number of overall misses
system.cpu.icache.overall_misses::total           878                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     73969956                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     73969956                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     73969956                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     73969956                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     73969956                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     73969956                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       752043                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       752043                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       752043                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       752043                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       752043                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       752043                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001167                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001167                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001167                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001167                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001167                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001167                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 84248.241458                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 84248.241458                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 84248.241458                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 84248.241458                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 84248.241458                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 84248.241458                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          878                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          878                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          878                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          878                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          878                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          878                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     73385208                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     73385208                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     73385208                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     73385208                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     73385208                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     73385208                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001167                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001167                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001167                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001167                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001167                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001167                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 83582.241458                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83582.241458                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 83582.241458                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83582.241458                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 83582.241458                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83582.241458                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests           5900                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         1727                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1047255696                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                2998                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           550                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1176                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1176                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1176                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           2998                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1986                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         8088                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   10074                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        56192                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       246144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   302336                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               4174                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000719                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.026803                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     4171     99.93%     99.93% # Request fanout histogram
system.l2bus.snoop_fanout::1                        3      0.07%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 4174                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              2331000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              877122                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             3292704                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1047255696                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    0                       # number of replacements
system.l2cache.tags.tagsinuse             2797.247833                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   2085                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 3813                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 0.546814                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   607.211246                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data  2190.036587                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.009265                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.033417                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.042683                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         3813                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         3178                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          467                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.058182                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                50997                       # Number of tag accesses
system.l2cache.tags.data_accesses               50997                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1047255696                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks          550                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          550                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data            79                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               79                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst           36                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data          246                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          282                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst               36                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data              325                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 361                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst              36                       # number of overall hits
system.l2cache.overall_hits::cpu.data             325                       # number of overall hits
system.l2cache.overall_hits::total                361                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data         1097                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1097                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          842                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data         1874                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         2716                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            842                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           2971                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              3813                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           842                       # number of overall misses
system.l2cache.overall_misses::cpu.data          2971                       # number of overall misses
system.l2cache.overall_misses::total             3813                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data     90233343                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     90233343                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     72254673                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data    160381125                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    232635798                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     72254673                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data    250614468                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    322869141                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     72254673                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data    250614468                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    322869141                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks          550                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          550                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data         1176                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1176                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst          878                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data         2120                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         2998                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst          878                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data         3296                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            4174                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst          878                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data         3296                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           4174                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.932823                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.932823                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.958998                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.883962                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.905937                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.958998                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.901396                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.913512                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.958998                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.901396                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.913512                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 82254.642662                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 82254.642662                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 85813.150831                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 85582.243863                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 85653.828424                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 85813.150831                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 84353.573881                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 84675.882769                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 85813.150831                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 84353.573881                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 84675.882769                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::cpu.data         1097                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1097                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          842                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data         1874                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         2716                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          842                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         2971                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         3813                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          842                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         2971                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         3813                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     82927323                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     82927323                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     66646953                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data    147900285                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    214547238                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     66646953                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data    230827608                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    297474561                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     66646953                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data    230827608                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    297474561                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.932823                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.932823                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.958998                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.883962                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.905937                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.958998                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.901396                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.913512                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.958998                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.901396                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.913512                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 75594.642662                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 75594.642662                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 79153.150831                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 78922.243863                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 78993.828424                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 79153.150831                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 77693.573881                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 78015.882769                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 79153.150831                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 77693.573881                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 78015.882769                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3813                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1047255696                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2716                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1097                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1097                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2716                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         7626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         7626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       244032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       244032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  244032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3813                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3813    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3813                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1269729                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            6763684                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
