
*** Running vivado
    with args -log sd_fec_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sd_fec_0.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source sd_fec_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2930.266 ; gain = 2.016 ; free physical = 45127 ; free virtual = 112514
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/miglioranza/FEC/FEC.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:Encoder:1.0'. The one found in IP location '/home/miglioranza/FEC/FEC.srcs/sources_1/new' will take precedence over the same IP in locations: 
   /home/miglioranza/FEC/FEC.srcs
   /home/miglioranza/FEC/FEC.srcs/sources_1
Command: synth_design -top sd_fec_0 -part xczu28dr-ffvg1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-1686] The version limit for your license is '2025.01' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2302947
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3474.758 ; gain = 229.688 ; free physical = 43804 ; free virtual = 111192
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sd_fec_0' [/home/miglioranza/FEC/FEC.gen/sources_1/ip/sd_fec_0/synth/sd_fec_0.sv:59]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (2#1) [/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
WARNING: [Synth 8-6014] Unused sequential element mem_array_reg was removed. 
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/scripts/rt/data/unisim_comp_diablo.v:107165]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (12#1) [/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/scripts/rt/data/unisim_comp_diablo.v:107165]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3015]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (15#1) [/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1906]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (16#1) [/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1906]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (17#1) [/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (18#1) [/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (18#1) [/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (18#1) [/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (18#1) [/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (19#1) [/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (20#1) [/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized0' [/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3015]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (20#1) [/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (20#1) [/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized0' (20#1) [/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951]
INFO: [Synth 8-6157] synthesizing module 'FE' [/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/scripts/rt/data/unisim_comp_diablo.v:28032]
INFO: [Synth 8-6155] done synthesizing module 'FE' (24#1) [/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/scripts/rt/data/unisim_comp_diablo.v:28032]
INFO: [Synth 8-6155] done synthesizing module 'sd_fec_0' (27#1) [/home/miglioranza/FEC/FEC.gen/sources_1/ip/sd_fec_0/synth/sd_fec_0.sv:59]
WARNING: [Synth 8-7129] Port rd_clk in module xpm_fifo_rst is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[0] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[17] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[16] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[15] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[14] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[13] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[12] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[11] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[10] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[9] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[8] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[7] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[6] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[5] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[4] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[3] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[2] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[1] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[0] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[0] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[31] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[30] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[29] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[28] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[27] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[26] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[25] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[24] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[23] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[22] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[21] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[20] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[19] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[18] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[17] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[16] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[15] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[14] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[13] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[12] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[11] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[10] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[9] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[8] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[7] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[6] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[5] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[4] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[3] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[2] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[1] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[0] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module ecc_v2_0_13_reg_stage__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module ecc_v2_0_13_reg_stage__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_en_in in module ecc_v2_0_13_reg_stage__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module ecc_v2_0_13_reg_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module ecc_v2_0_13_reg_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_en_in in module ecc_v2_0_13_reg_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_encode in module ecc_v2_0_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset_n in module sd_fec_v1_1_8_rom_rtl is either unconnected or has no load
WARNING: [Synth 8-7129] Port code_gen_cmd[pf][2] in module sd_fec_v1_1_8_non_5g_code_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port code_gen_cmd[pf][1] in module sd_fec_v1_1_8_non_5g_code_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port code_gen_cmd[pf][0] in module sd_fec_v1_1_8_non_5g_code_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port code_gen_cmd[sdfec_region_idx][3] in module sd_fec_v1_1_8_non_5g_code_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port code_gen_cmd[sdfec_region_idx][2] in module sd_fec_v1_1_8_non_5g_code_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port code_gen_cmd[sdfec_region_idx][1] in module sd_fec_v1_1_8_non_5g_code_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port code_gen_cmd[sdfec_region_idx][0] in module sd_fec_v1_1_8_non_5g_code_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port code_gen_cmd[psize][8] in module sd_fec_v1_1_8_non_5g_code_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port code_gen_cmd[psize][7] in module sd_fec_v1_1_8_non_5g_code_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port code_gen_cmd[psize][6] in module sd_fec_v1_1_8_non_5g_code_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port code_gen_cmd[psize][5] in module sd_fec_v1_1_8_non_5g_code_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port code_gen_cmd[psize][4] in module sd_fec_v1_1_8_non_5g_code_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port code_gen_cmd[psize][3] in module sd_fec_v1_1_8_non_5g_code_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port code_gen_cmd[psize][2] in module sd_fec_v1_1_8_non_5g_code_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port code_gen_cmd[psize][1] in module sd_fec_v1_1_8_non_5g_code_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port code_gen_cmd[psize][0] in module sd_fec_v1_1_8_non_5g_code_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port code_param_reg[reg3][qc_off][10] in module sd_fec_v1_1_8_non_5g_code_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port code_param_reg[reg3][qc_off][9] in module sd_fec_v1_1_8_non_5g_code_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port code_param_reg[reg3][qc_off][8] in module sd_fec_v1_1_8_non_5g_code_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port code_param_reg[reg3][qc_off][7] in module sd_fec_v1_1_8_non_5g_code_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port code_param_reg[reg3][qc_off][6] in module sd_fec_v1_1_8_non_5g_code_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port code_param_reg[reg3][qc_off][5] in module sd_fec_v1_1_8_non_5g_code_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port code_param_reg[reg3][qc_off][4] in module sd_fec_v1_1_8_non_5g_code_generator is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3537.664 ; gain = 292.594 ; free physical = 43774 ; free virtual = 111163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3555.477 ; gain = 310.406 ; free physical = 43771 ; free virtual = 111160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3555.477 ; gain = 310.406 ; free physical = 43771 ; free virtual = 111160
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3562.414 ; gain = 0.000 ; free physical = 43763 ; free virtual = 111151
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/miglioranza/FEC/FEC.gen/sources_1/ip/sd_fec_0/sd_fec_0_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3749.102 ; gain = 2.969 ; free physical = 43646 ; free virtual = 111034
Finished Parsing XDC File [/home/miglioranza/FEC/FEC.gen/sources_1/ip/sd_fec_0/sd_fec_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/miglioranza/FEC/FEC.runs/sd_fec_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/miglioranza/FEC/FEC.runs/sd_fec_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sd_fec_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sd_fec_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 3 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3749.102 ; gain = 0.000 ; free physical = 43642 ; free virtual = 111030
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3752.070 ; gain = 2.969 ; free physical = 43639 ; free virtual = 111027
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3752.070 ; gain = 507.000 ; free physical = 43759 ; free virtual = 111147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3752.070 ; gain = 507.000 ; free physical = 43759 ; free virtual = 111147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/miglioranza/FEC/FEC.runs/sd_fec_0_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\STD_OTHER_G.STD_OTHER_I /\S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\STD_OTHER_G.STD_OTHER_I /\S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I /\LDPC_MODE.AXI_WDATA_IF_I . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\STD_OTHER_G.STD_OTHER_I /\S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I /\LDPC_MODE.AXI_WADDR_IF_I . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3752.070 ; gain = 507.000 ; free physical = 43755 ; free virtual = 111143
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'sm_5g_code_manage_reg' in module 'sd_fec_v1_1_8_non_5g_code_manager'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'LDPC_MODE.sm_5g_code_gen_reg' in module 'sd_fec_v1_1_8_non_5g_code_generator'
INFO: [Synth 8-802] inferred FSM for state register 'LDPC_MODE.sm_axi4_reg' in module 'sd_fec_v1_1_8_non_5g_code_generator'
INFO: [Synth 8-802] inferred FSM for state register 'sm_arb_reg' in module 'sd_fec_v1_1_8_arbiter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             MANAGE_IDLE |                      00000000001 |                             0000
     COMPUTE_CODE_PARAMS |                      00000000010 |                             0011
           CHK_CODE_LOG0 |                      00000000100 |                             0001
           CHK_CODE_LOG1 |                      00000001000 |                             0010
         COMPUTE_OFFSETS |                      00000010000 |                             0100
        SC_TABLE_CMD_GEN |                      00000100000 |                             0110
        SC_TABLE_CMD_EXE |                      00001000000 |                             0111
        LA_TABLE_CMD_GEN |                      00010000000 |                             0101
        QC_TABLE_CMD_GEN |                      00100000000 |                             1000
      CODE_TABLE_CMD_GEN |                      01000000000 |                             1001
            CODE_STATUS0 |                      10000000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_5g_code_manage_reg' using encoding 'one-hot' in module 'sd_fec_v1_1_8_non_5g_code_manager'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                GEN_IDLE |                             0001 |                              000
              OFFSET_GEN |                             0010 |                              010
             ADDRESS_GEN |                             0100 |                              011
            END_CODE_GEN |                             1000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'LDPC_MODE.sm_5g_code_gen_reg' using encoding 'one-hot' in module 'sd_fec_v1_1_8_non_5g_code_generator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                AXI_IDLE |                             0000 |                             0000
               AXI_INIT0 |                             0001 |                             0001
               AXI_INIT1 |                             0010 |                             0010
               AXI_READY |                             0011 |                             0011
              AXI_OFFSET |                             0100 |                             0100
               AXI_WRITE |                             0101 |                             0101
                AXI_WAIT |                             0110 |                             1000
                AXI_READ |                             0111 |                             0110
            AXI_READDATA |                             1000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'LDPC_MODE.sm_axi4_reg' using encoding 'sequential' in module 'sd_fec_v1_1_8_non_5g_code_generator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                ARB_IDLE |                               00 |                               00
            ARB_AGNT1_WR |                               01 |                               10
               ARB_AGNT0 |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_arb_reg' using encoding 'sequential' in module 'sd_fec_v1_1_8_arbiter'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3752.070 ; gain = 507.000 ; free physical = 43747 ; free virtual = 111137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_ARBITER_I/FSM_sequential_sm_arb_reg[0]) is unused and will be removed from module sd_fec_v1_1_8.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 3752.070 ; gain = 507.000 ; free physical = 43733 ; free virtual = 111128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 4039.199 ; gain = 794.129 ; free physical = 43190 ; free virtual = 110586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 4072.223 ; gain = 827.152 ; free physical = 43178 ; free virtual = 110574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/RD_LAT_NZ_G.rdata_d_reg[1]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/RD_LAT_NZ_G.rdata_d_reg[1]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/RD_LAT_NZ_G.rdata_d_reg[1]_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/RD_LAT_NZ_G.rdata_d_reg[1]_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 4072.223 ; gain = 827.152 ; free physical = 43176 ; free virtual = 110572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 4081.129 ; gain = 836.059 ; free physical = 43172 ; free virtual = 110568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 4081.129 ; gain = 836.059 ; free physical = 43172 ; free virtual = 110568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 4081.129 ; gain = 836.059 ; free physical = 43172 ; free virtual = 110568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 4081.129 ; gain = 836.059 ; free physical = 43172 ; free virtual = 110568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 4081.129 ; gain = 836.059 ; free physical = 43172 ; free virtual = 110568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 4081.129 ; gain = 836.059 ; free physical = 43172 ; free virtual = 110568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    10|
|2     |FE       |     1|
|3     |LUT1     |     6|
|4     |LUT2     |    76|
|5     |LUT3     |    57|
|6     |LUT4     |    59|
|7     |LUT5     |    53|
|8     |LUT6     |   177|
|9     |RAM32M   |     2|
|10    |RAM32M16 |     3|
|11    |RAMB36E2 |     4|
|15    |SRL16E   |    32|
|16    |FDRE     |   440|
|17    |FDSE     |    27|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 4081.129 ; gain = 836.059 ; free physical = 43172 ; free virtual = 110568
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 334 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 4081.129 ; gain = 639.465 ; free physical = 43207 ; free virtual = 110602
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 4081.137 ; gain = 836.059 ; free physical = 43207 ; free virtual = 110602
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4081.137 ; gain = 0.000 ; free physical = 43304 ; free virtual = 110700
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4173.773 ; gain = 0.000 ; free physical = 43227 ; free virtual = 110623
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 3 instances

Synth Design complete, checksum: bf3b4d11
INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 4173.773 ; gain = 1217.359 ; free physical = 43429 ; free virtual = 110824
INFO: [Common 17-1381] The checkpoint '/home/miglioranza/FEC/FEC.runs/sd_fec_0_synth_1/sd_fec_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP sd_fec_0, cache-ID = 026767ed55a8e3da
INFO: [Coretcl 2-1174] Renamed 36 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/miglioranza/FEC/FEC.runs/sd_fec_0_synth_1/sd_fec_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sd_fec_0_utilization_synth.rpt -pb sd_fec_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 28 11:44:55 2025...
