
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003271                       # Number of seconds simulated
sim_ticks                                  3270514737                       # Number of ticks simulated
final_tick                               574773437856                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 331158                       # Simulator instruction rate (inst/s)
host_op_rate                                   426246                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 252207                       # Simulator tick rate (ticks/s)
host_mem_usage                               16943632                       # Number of bytes of host memory used
host_seconds                                 12967.60                       # Real time elapsed on the host
sim_insts                                  4294321227                       # Number of instructions simulated
sim_ops                                    5527386703                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       110080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       127872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        33664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        50816                       # Number of bytes read from this memory
system.physmem.bytes_read::total               329472                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       220160                       # Number of bytes written to this memory
system.physmem.bytes_written::total            220160                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          860                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          999                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          263                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          397                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2574                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1720                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1720                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       587064                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     33658310                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       508788                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     39098433                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       547926                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10293181                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       508788                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     15537615                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               100740106                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       587064                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       508788                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       547926                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       508788                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2152566                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          67316621                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               67316621                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          67316621                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       587064                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     33658310                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       508788                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     39098433                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       547926                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10293181                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       508788                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     15537615                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              168056726                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 7842962                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2872690                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2508656                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185485                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1411311                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1372999                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207813                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5903                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3382005                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15972861                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2872690                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1580812                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3289401                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         908777                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        360153                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1667362                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74115                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7753829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.374096                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.176347                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4464428     57.58%     57.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          164326      2.12%     59.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          298274      3.85%     63.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          280507      3.62%     67.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456295      5.88%     73.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          475290      6.13%     79.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          113509      1.46%     80.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           86343      1.11%     81.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1414857     18.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7753829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.366276                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.036585                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3489976                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       348400                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3181040                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12865                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        721538                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313993                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          731                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17878803                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1331                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        721538                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3638302                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         109029                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        41445                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3043769                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       199737                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17395796                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69010                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        79197                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23105487                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79200504                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79200504                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8192437                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2060                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           541476                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2666921                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       583065                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9738                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       239940                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16448142                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13837472                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18364                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5025408                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13786293                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7753829                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.784599                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.838826                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2692411     34.72%     34.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1430441     18.45%     53.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1279621     16.50%     69.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       772667      9.96%     79.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       800267     10.32%     89.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       474512      6.12%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       209383      2.70%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56354      0.73%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38173      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7753829                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          55050     66.42%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17871     21.56%     87.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9965     12.02%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10860208     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109706      0.79%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2373116     17.15%     96.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       493442      3.57%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13837472                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.764317                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82886                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005990                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35530022                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21475603                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13376721                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13920358                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34578                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       781967                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           94                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           52                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       144124                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        721538                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          55086                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5247                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16450146                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19531                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2666921                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       583065                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1001                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3112                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           25                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           52                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97302                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110625                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207927                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13572998                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2278529                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       264473                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2760125                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048199                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            481596                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.730596                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13392179                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13376721                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8220536                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20106566                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.705570                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408848                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5078441                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185772                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7032291                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.617080                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.311068                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3236312     46.02%     46.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1493658     21.24%     67.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       832413     11.84%     79.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283561      4.03%     83.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272968      3.88%     87.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       115580      1.64%     88.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       300296      4.27%     92.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88961      1.27%     94.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       408542      5.81%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7032291                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       408542                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23073968                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33622627                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2581                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  89133                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.784296                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.784296                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.275029                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.275029                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62757211                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17545222                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18396232                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 7842962                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2845490                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2312655                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       195888                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1173252                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1103572                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          299265                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8404                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2853476                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15779181                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2845490                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1402837                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3466915                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1046676                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        567452                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1397589                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        84271                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7734291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.520829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.309525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4267376     55.17%     55.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          305315      3.95%     59.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          244895      3.17%     62.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          595886      7.70%     69.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          159238      2.06%     72.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          208688      2.70%     74.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          152812      1.98%     76.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           83853      1.08%     77.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1716228     22.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7734291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.362808                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.011891                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2986240                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       551140                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3331927                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22869                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        842110                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       485546                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4401                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18855713                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         9891                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        842110                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3206106                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         116630                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       112633                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3129796                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       327011                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18181483                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2752                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        134587                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       102108                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          284                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25455828                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84860935                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84860935                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15567915                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9887846                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3818                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2182                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           901885                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1697165                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       863789                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13748                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       282295                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17186183                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3667                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13634005                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27119                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5959241                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18216629                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          651                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7734291                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.762800                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.887318                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2683498     34.70%     34.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1664023     21.51%     56.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1092319     14.12%     70.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       807639     10.44%     80.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       694401      8.98%     89.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       359002      4.64%     94.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       309760      4.01%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        57939      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        65710      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7734291                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          79907     71.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16349     14.53%     85.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16294     14.48%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11359702     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       193430      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1508      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1353557      9.93%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       725808      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13634005                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.738374                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             112551                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008255                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35141970                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23149153                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13284483                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13746556                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        50915                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       672571                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          245                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       223069                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        842110                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          48852                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7334                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17189851                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        39288                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1697165                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       863789                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2159                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6512                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           62                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       116232                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       110575                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       226807                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13415203                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1269575                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       218801                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1976070                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1892895                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            706495                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.710477                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13293482                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13284483                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8652537                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24436586                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.693809                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354081                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9119950                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11200235                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5989631                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3016                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       195875                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6892181                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.625064                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.139255                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2674921     38.81%     38.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1912413     27.75%     66.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       777685     11.28%     77.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       437397      6.35%     84.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       357236      5.18%     89.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       145577      2.11%     91.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       172733      2.51%     93.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        86718      1.26%     95.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       327501      4.75%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6892181                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9119950                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11200235                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1665308                       # Number of memory references committed
system.switch_cpus1.commit.loads              1024591                       # Number of loads committed
system.switch_cpus1.commit.membars               1508                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1609279                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10091809                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       228018                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       327501                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23754546                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35222452                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3676                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 108671                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9119950                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11200235                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9119950                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.859979                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.859979                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.162820                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.162820                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60345747                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18363073                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17403230                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3016                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 7842962                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2912248                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2375347                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       195853                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1220908                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1131531                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          312401                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8714                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2908702                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              15996202                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2912248                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1443932                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3546570                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1037967                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        477282                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1435463                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        94710                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      7772345                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.549846                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.297694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4225775     54.37%     54.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          233839      3.01%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          433917      5.58%     62.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          436519      5.62%     68.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          270490      3.48%     72.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          217427      2.80%     74.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          135148      1.74%     76.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          126774      1.63%     78.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1692456     21.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      7772345                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.371320                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.039561                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3034227                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       472056                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3405553                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        21037                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        839471                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       491689                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          275                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19175747                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1363                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        839471                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3256051                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          94184                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        76670                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3200512                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       305453                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      18481710                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        126645                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        93854                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     25972825                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     86190924                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     86190924                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     15994274                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         9978477                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3288                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1574                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           856303                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1707682                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       869236                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10895                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       269983                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17410744                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3148                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13851603                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        27732                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5918700                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18082829                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      7772345                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.782165                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.898722                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2661240     34.24%     34.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1696879     21.83%     56.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1103970     14.20%     70.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       732146      9.42%     79.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       775724      9.98%     89.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       369927      4.76%     94.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       297454      3.83%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        66949      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        68056      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      7772345                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          86186     72.44%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16303     13.70%     86.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16488     13.86%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11585290     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       185999      1.34%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1574      0.01%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1340110      9.67%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       738630      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13851603                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.766119                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             118977                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008589                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     35622256                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     23332625                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13530707                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13970580                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        43878                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       665188                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          184                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       208862                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        839471                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          48584                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8400                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17413899                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        35204                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1707682                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       869236                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1574                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          6627                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           33                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       121601                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       109325                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       230926                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13665182                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1278456                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       186417                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1998876                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1936907                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            720420                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.742350                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13535230                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13530707                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8618216                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         24725525                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.725204                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348555                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9314740                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11468874                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      5945030                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3148                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       197955                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      6932874                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.654274                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.149639                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2626956     37.89%     37.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1944999     28.05%     65.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       808935     11.67%     77.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       402607      5.81%     83.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       400422      5.78%     89.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       161367      2.33%     91.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       161996      2.34%     93.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        87051      1.26%     95.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       338541      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      6932874                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9314740                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11468874                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1702864                       # Number of memory references committed
system.switch_cpus2.commit.loads              1042490                       # Number of loads committed
system.switch_cpus2.commit.membars               1574                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1655311                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10332589                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       236504                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       338541                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24008237                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           35667918                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3039                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  70617                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9314740                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11468874                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9314740                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.841995                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.841995                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.187656                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.187656                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        61381424                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       18801923                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       17624602                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3148                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 7842962                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2884004                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2348655                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       193850                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1215445                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1132428                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          295075                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8620                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3181963                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              15749487                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2884004                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1427503                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3306256                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         993693                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        467622                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1555182                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        77900                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7752520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.502209                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.304103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4446264     57.35%     57.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          178220      2.30%     59.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          231064      2.98%     62.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          350443      4.52%     67.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          339187      4.38%     71.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          257753      3.32%     74.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          152563      1.97%     76.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          230354      2.97%     79.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1566672     20.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7752520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.367719                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.008104                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3288337                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       457104                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3185466                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25137                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        796474                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       486721                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          219                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      18831777                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1200                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        796474                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3464725                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          98798                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       102789                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3030173                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       259559                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18276088                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           82                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        111915                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        81992                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           31                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     25478136                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     85102349                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     85102349                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15782491                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         9695627                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3759                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2088                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           739239                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1693971                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       894273                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        17403                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       267195                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          16980033                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3583                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13659486                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        25605                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5553270                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     16874167                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          499                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7752520                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.761941                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.899114                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2685474     34.64%     34.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1706367     22.01%     56.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1094381     14.12%     70.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       754973      9.74%     80.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       707311      9.12%     89.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       374855      4.84%     94.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       277422      3.58%     98.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        82509      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        69228      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7752520                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          66581     69.06%     69.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         13659     14.17%     83.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16177     16.78%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11365361     83.20%     83.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       192968      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1541      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1349051      9.88%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       750565      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13659486                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.741623                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              96417                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007059                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35193512                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     22536969                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13271655                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13755903                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        46694                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       652532                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          178                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           86                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       226815                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            4                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        796474                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          58364                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9367                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     16983616                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       116907                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1693971                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       894273                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2041                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7146                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           86                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       117813                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       109853                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       227666                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13394127                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1269278                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       265357                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2002379                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1875926                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            733101                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.707789                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13275423                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13271655                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8523917                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         23932103                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.692174                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356171                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9243122                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11360319                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      5623321                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3084                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       196739                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      6956046                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.633158                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.155507                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2671930     38.41%     38.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2004366     28.81%     67.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       739010     10.62%     77.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       422007      6.07%     83.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       351432      5.05%     88.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       169546      2.44%     91.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       174943      2.51%     93.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        73700      1.06%     94.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       349112      5.02%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      6956046                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9243122                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11360319                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1708895                       # Number of memory references committed
system.switch_cpus3.commit.loads              1041437                       # Number of loads committed
system.switch_cpus3.commit.membars               1542                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1629430                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10239702                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       231814                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       349112                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            23590574                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           34764218                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3037                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  90442                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9243122                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11360319                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9243122                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.848519                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.848519                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.178524                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.178524                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        60273104                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18332722                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17397844                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3084                       # number of misc regfile writes
system.l2.replacements                           2574                       # number of replacements
system.l2.tagsinuse                      131071.932369                       # Cycle average of tags in use
system.l2.total_refs                          2100964                       # Total number of references to valid blocks.
system.l2.sampled_refs                         133646                       # Sample count of references to valid blocks.
system.l2.avg_refs                          15.720366                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         37033.024008                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     14.913455                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    454.109485                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.974475                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    498.592101                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.958088                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    132.171507                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.969393                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    202.402656                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst             79.382495                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          24332.858989                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          27724.770692                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data          17440.614356                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          23117.190667                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.282540                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000114                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.003465                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.003804                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000106                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.001008                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.001544                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000606                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.185645                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000008                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.211523                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.inst             0.000008                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.133061                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.176370                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         4190                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5657                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3425                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4419                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   17691                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             7369                       # number of Writeback hits
system.l2.Writeback_hits::total                  7369                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         4190                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5657                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3425                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4419                       # number of demand (read+write) hits
system.l2.demand_hits::total                    17691                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         4190                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5657                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3425                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4419                       # number of overall hits
system.l2.overall_hits::total                   17691                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          860                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          999                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          263                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          397                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2574                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          860                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          999                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          263                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          397                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2574                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          860                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          999                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          263                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          397                       # number of overall misses
system.l2.overall_misses::total                  2574                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       722075                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     53495240                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       816703                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     60651720                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       659356                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     16102730                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       791784                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     25028224                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       158267832                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       722075                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     53495240                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       816703                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     60651720                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       659356                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     16102730                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       791784                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     25028224                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        158267832                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       722075                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     53495240                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       816703                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     60651720                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       659356                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     16102730                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       791784                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     25028224                       # number of overall miss cycles
system.l2.overall_miss_latency::total       158267832                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5050                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6656                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3688                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         4816                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               20265                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         7369                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              7369                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5050                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6656                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3688                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4816                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                20265                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5050                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6656                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3688                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4816                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               20265                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.170297                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.150090                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.071312                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.082434                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.127017                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.170297                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.150090                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.071312                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.082434                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.127017                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.170297                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.150090                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.071312                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.082434                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.127017                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 48138.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 62203.767442                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 62823.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 60712.432432                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 47096.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 61227.110266                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 60906.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 63043.385390                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 61487.114219                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 48138.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 62203.767442                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 62823.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 60712.432432                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 47096.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 61227.110266                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 60906.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 63043.385390                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61487.114219                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 48138.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 62203.767442                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 62823.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 60712.432432                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 47096.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 61227.110266                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 60906.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 63043.385390                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61487.114219                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1720                       # number of writebacks
system.l2.writebacks::total                      1720                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          860                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          999                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          263                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          397                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2574                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          860                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          999                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          263                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          397                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2574                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          860                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          999                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          263                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          397                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2574                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       637520                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     48521162                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       740362                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     54865268                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       577439                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     14592662                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       717841                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     22723825                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    143376079                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       637520                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     48521162                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       740362                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     54865268                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       577439                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     14592662                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       717841                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     22723825                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    143376079                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       637520                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     48521162                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       740362                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     54865268                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       577439                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     14592662                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       717841                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     22723825                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    143376079                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.170297                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.150090                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.071312                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.082434                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.127017                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.170297                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.150090                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.071312                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.082434                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.127017                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.170297                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.150090                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.071312                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.082434                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.127017                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 42501.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56419.955814                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 56950.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 54920.188188                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 41245.642857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 55485.406844                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 55218.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 57238.853904                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55701.662393                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 42501.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56419.955814                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 56950.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 54920.188188                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 41245.642857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 55485.406844                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 55218.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 57238.853904                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55701.662393                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 42501.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56419.955814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 56950.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 54920.188188                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 41245.642857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 55485.406844                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 55218.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 57238.853904                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55701.662393                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.913428                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001699458                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1848153.981550                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.913428                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023900                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868451                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1667344                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1667344                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1667344                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1667344                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1667344                       # number of overall hits
system.cpu0.icache.overall_hits::total        1667344                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       893330                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       893330                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       893330                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       893330                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       893330                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       893330                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1667362                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1667362                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1667362                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1667362                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1667362                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1667362                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 49629.444444                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 49629.444444                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 49629.444444                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 49629.444444                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 49629.444444                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 49629.444444                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       739943                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       739943                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       739943                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       739943                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       739943                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       739943                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 49329.533333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 49329.533333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 49329.533333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 49329.533333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 49329.533333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 49329.533333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5050                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223936259                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5306                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42204.345835                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   198.999873                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    57.000127                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777343                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222657                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2067903                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2067903                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1000                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1000                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2504843                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2504843                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2504843                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2504843                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        14106                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        14106                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        14106                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         14106                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        14106                       # number of overall misses
system.cpu0.dcache.overall_misses::total        14106                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    519479452                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    519479452                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    519479452                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    519479452                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    519479452                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    519479452                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2082009                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2082009                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2518949                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2518949                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2518949                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2518949                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006775                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006775                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005600                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005600                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005600                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005600                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 36826.843329                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 36826.843329                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 36826.843329                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 36826.843329                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 36826.843329                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 36826.843329                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1706                       # number of writebacks
system.cpu0.dcache.writebacks::total             1706                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         9056                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         9056                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         9056                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         9056                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         9056                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         9056                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5050                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5050                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5050                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5050                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5050                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5050                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     88482684                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     88482684                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     88482684                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     88482684                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     88482684                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     88482684                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002426                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002426                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002005                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002005                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002005                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002005                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17521.323564                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17521.323564                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17521.323564                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17521.323564                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17521.323564                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17521.323564                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.974450                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088370987                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2194296.344758                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.974450                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020792                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794831                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1397573                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1397573                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1397573                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1397573                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1397573                       # number of overall hits
system.cpu1.icache.overall_hits::total        1397573                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1038317                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1038317                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1038317                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1038317                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1038317                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1038317                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1397589                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1397589                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1397589                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1397589                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1397589                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1397589                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 64894.812500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 64894.812500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 64894.812500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 64894.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 64894.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 64894.812500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       843712                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       843712                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       843712                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       843712                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       843712                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       843712                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 64900.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64900.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 64900.923077                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64900.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 64900.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64900.923077                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6656                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177806377                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6912                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              25724.302228                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.212320                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.787680                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.868017                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.131983                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       964455                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         964455                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       637701                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        637701                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2029                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2029                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1508                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1508                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1602156                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1602156                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1602156                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1602156                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14364                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14364                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14364                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14364                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14364                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14364                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    430701087                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    430701087                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    430701087                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    430701087                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    430701087                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    430701087                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       978819                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       978819                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       637701                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       637701                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2029                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2029                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1508                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1508                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1616520                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1616520                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1616520                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1616520                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014675                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014675                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008886                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008886                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008886                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008886                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 29984.759607                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 29984.759607                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 29984.759607                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29984.759607                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 29984.759607                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29984.759607                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2320                       # number of writebacks
system.cpu1.dcache.writebacks::total             2320                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7708                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7708                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7708                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7708                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7708                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7708                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6656                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6656                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6656                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6656                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6656                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6656                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    113581136                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    113581136                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    113581136                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    113581136                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    113581136                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    113581136                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006800                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006800                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004117                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004117                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004117                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004117                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17064.473558                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17064.473558                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17064.473558                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17064.473558                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17064.473558                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17064.473558                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.958063                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1086075131                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2345734.624190                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.958063                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022369                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741920                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1435447                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1435447                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1435447                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1435447                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1435447                       # number of overall hits
system.cpu2.icache.overall_hits::total        1435447                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       860925                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       860925                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       860925                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       860925                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       860925                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       860925                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1435463                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1435463                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1435463                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1435463                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1435463                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1435463                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 53807.812500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 53807.812500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 53807.812500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 53807.812500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 53807.812500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 53807.812500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       674026                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       674026                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       674026                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       674026                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       674026                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       674026                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 48144.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 48144.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 48144.714286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 48144.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 48144.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 48144.714286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3688                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166191761                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3944                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              42137.870436                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   219.022564                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    36.977436                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.855557                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.144443                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       974898                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         974898                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       657273                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        657273                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1574                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1574                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1574                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1574                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1632171                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1632171                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1632171                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1632171                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9746                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9746                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         9746                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          9746                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         9746                       # number of overall misses
system.cpu2.dcache.overall_misses::total         9746                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    280003633                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    280003633                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    280003633                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    280003633                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    280003633                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    280003633                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       984644                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       984644                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       657273                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       657273                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1574                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1574                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1574                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1574                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1641917                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1641917                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1641917                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1641917                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009898                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009898                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005936                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005936                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005936                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005936                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 28730.108044                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 28730.108044                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 28730.108044                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 28730.108044                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 28730.108044                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 28730.108044                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          938                       # number of writebacks
system.cpu2.dcache.writebacks::total              938                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6058                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6058                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6058                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6058                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6058                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6058                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3688                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3688                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3688                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3688                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3688                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3688                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     43086572                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     43086572                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     43086572                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     43086572                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     43086572                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     43086572                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003746                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003746                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002246                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002246                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002246                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002246                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 11682.909978                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 11682.909978                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 11682.909978                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 11682.909978                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 11682.909978                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 11682.909978                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.969370                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086608359                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2190742.659274                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.969370                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020784                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794823                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1555164                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1555164                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1555164                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1555164                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1555164                       # number of overall hits
system.cpu3.icache.overall_hits::total        1555164                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           18                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           18                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           18                       # number of overall misses
system.cpu3.icache.overall_misses::total           18                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      1044522                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1044522                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      1044522                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1044522                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      1044522                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1044522                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1555182                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1555182                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1555182                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1555182                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1555182                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1555182                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst        58029                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total        58029                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst        58029                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total        58029                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst        58029                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total        58029                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            5                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       815155                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       815155                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       815155                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       815155                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       815155                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       815155                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 62704.230769                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 62704.230769                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 62704.230769                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 62704.230769                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 62704.230769                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 62704.230769                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4816                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170714051                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5072                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              33658.133084                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.335494                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.664506                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884123                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115877                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       965703                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         965703                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       664005                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        664005                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1622                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1622                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1542                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1542                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1629708                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1629708                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1629708                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1629708                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12267                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12267                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          284                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          284                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12551                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12551                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12551                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12551                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    345005947                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    345005947                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     16538067                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     16538067                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    361544014                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    361544014                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    361544014                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    361544014                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       977970                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       977970                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       664289                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       664289                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1622                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1622                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1542                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1542                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1642259                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1642259                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1642259                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1642259                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012543                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012543                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000428                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000428                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007643                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007643                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007643                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007643                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 28124.720551                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 28124.720551                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 58232.630282                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 58232.630282                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 28805.992670                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 28805.992670                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 28805.992670                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 28805.992670                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        11298                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        11298                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2405                       # number of writebacks
system.cpu3.dcache.writebacks::total             2405                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7451                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7451                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          284                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          284                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         7735                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         7735                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         7735                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         7735                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4816                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4816                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4816                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4816                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4816                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4816                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     66243949                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     66243949                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     66243949                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     66243949                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     66243949                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     66243949                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004924                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004924                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002933                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002933                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002933                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002933                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 13754.972799                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 13754.972799                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 13754.972799                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 13754.972799                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 13754.972799                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 13754.972799                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
