{
    "//": "Basics",
    "DESIGN_NAME": "MULTIPLIER",
    "VERILOG_FILES": "dir::src/*.v",
    "PNR_SDC_FILE": "dir::src/pnr.sdc",
    "SIGNOFF_SDC_FILE": "dir::src/signoff.sdc",

    "//": "PDN",
    "FP_PDN_VOFFSET": 5,
    "FP_PDN_HOFFSET": 5,
    "FP_PDN_VWIDTH": 2,
    "FP_PDN_HWIDTH": 2,
    "FP_PDN_VPITCH": 30,
    "FP_PDN_HPITCH": 30,
    "FP_PDN_SKIPTRIM": true,

    "//": "Clock Config (Not required for combinational designs)",
    "CLOCK_PORT": "",
    "RUN_STA": false,

    "//": "Technology-Specific Configs",
    "pdk::sky130*": {
        "FP_CORE_UTIL": 50
    },
    "pdk::gf180mcu*": {
        "FP_CORE_UTIL": 40,
        "PL_TARGET_DENSITY": 0.5
    }
}

