Command: report datapath > reports/FME_INTER_2_datapath_map.log
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 20 2019  08:55:58 am
  Module:                 FME_INTER_2
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Inferred components

                 Operator   Signedness  Inputs  Outputs CellArea Line Col     Filename    
==========================================================================================
FME_INTER_2
 U_crtl
  inc_add_649_29
  module:increment_unsigned_19
   slow         increment   unsigned   7x1      7          34.32                          
------------------------------------------------------------------------------------------
   add_649_29       +       unsigned   7x1      7                   0   0 a               
==========================================================================================
FME_INTER_2
 U_crtl
  inc_add_664_29
  module:increment_unsigned_19_7671
   slow         increment   unsigned   7x1      7          34.32                          
------------------------------------------------------------------------------------------
   add_664_29       +       unsigned   7x1      7                   0   0 a               
==========================================================================================
FME_INTER_2
 U_crtl
  inc_add_679_29
  module:increment_unsigned_22_23
   slow         increment   unsigned   8x1      8          40.56                          
------------------------------------------------------------------------------------------
   add_679_29       +       unsigned   8x1      8                   0   0 a               
==========================================================================================
FME_INTER_2
 U_crtl
  lt_577_18
  module:lt_signed_2366
   slow             <       signed     8x6      1           8.84  577  18 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_crtl
  lt_584_18
  module:lt_signed_2364
   slow             <       signed     8x5      1          10.40  577  18 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_crtl
  lt_591_18
  module:lt_signed_2362
   slow             <       signed     9x7      1           7.28  577  18 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[0].U_F2_U_0_U_S0_add_18_16
  module:add_signed_carry_198_3697
   very_fast        +       signed     12x12x1  12        499.72                          
------------------------------------------------------------------------------------------
   PUs[0].U_F2_U_0_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[0].U_F2_U_0_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[0].U_F2_U_0_U_S1_add_18_16
  module:add_signed_carry_3664
   very_fast        +       signed     14x14x1  14        501.80                          
------------------------------------------------------------------------------------------
   PUs[0].U_F2_U_0_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[0].U_F2_U_0_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[0].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_198
   very_fast        +       signed     12x12x1  12        505.44                          
------------------------------------------------------------------------------------------
   PUs[0].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[0].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[0].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry
   very_fast        +       signed     14x14x1  14        510.12                          
------------------------------------------------------------------------------------------
   PUs[0].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[0].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[0].U_F2_U_S10_add_41_28
  module:add_unsigned_carry
   slow             +       unsigned   8x8x1    9          29.12                          
------------------------------------------------------------------------------------------
   PUs[0].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[0].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[10].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_198_3678
   very_fast        +       signed     12x12x1  12        495.04                          
------------------------------------------------------------------------------------------
   PUs[10].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[10].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[10].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_3645
   very_fast        +       signed     14x14x1  14        508.04                          
------------------------------------------------------------------------------------------
   PUs[10].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[10].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[10].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_3708_7687
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[10].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[10].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[11].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_198_3676
   very_fast        +       signed     12x12x1  12        511.16                          
------------------------------------------------------------------------------------------
   PUs[11].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[11].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[11].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_3643
   very_fast        +       signed     14x14x1  14        488.80                          
------------------------------------------------------------------------------------------
   PUs[11].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[11].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[11].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_3708_7686
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[11].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[11].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[12].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_198_3674
   very_fast        +       signed     12x12x1  12        495.04                          
------------------------------------------------------------------------------------------
   PUs[12].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[12].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[12].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_3641
   very_fast        +       signed     14x14x1  14        499.20                          
------------------------------------------------------------------------------------------
   PUs[12].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[12].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[12].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_3708_7685
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[12].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[12].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[13].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_198_3672
   very_fast        +       signed     12x12x1  12        492.44                          
------------------------------------------------------------------------------------------
   PUs[13].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[13].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[13].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_3639
   very_fast        +       signed     14x14x1  14        490.88                          
------------------------------------------------------------------------------------------
   PUs[13].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[13].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[13].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_3708_7684
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[13].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[13].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[14].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_198_3670
   very_fast        +       signed     12x12x1  12        490.36                          
------------------------------------------------------------------------------------------
   PUs[14].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[14].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[14].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_3637
   very_fast        +       signed     14x14x1  14        488.28                          
------------------------------------------------------------------------------------------
   PUs[14].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[14].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[14].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_3708_7683
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[14].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[14].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[15].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_198_3668
   very_fast        +       signed     12x12x1  12        501.80                          
------------------------------------------------------------------------------------------
   PUs[15].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[15].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[15].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_3635
   very_fast        +       signed     14x14x1  14        479.96                          
------------------------------------------------------------------------------------------
   PUs[15].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[15].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[15].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_3708_7682
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[15].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[15].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[16].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_198_3666
   very_fast        +       signed     12x12x1  12        508.04                          
------------------------------------------------------------------------------------------
   PUs[16].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[16].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[16].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_3633
   very_fast        +       signed     14x14x1  14        499.72                          
------------------------------------------------------------------------------------------
   PUs[16].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[16].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[16].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_3708_7681
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[16].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[16].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[1].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_198_3696
   very_fast        +       signed     12x12x1  12        503.36                          
------------------------------------------------------------------------------------------
   PUs[1].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[1].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[1].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_3663
   very_fast        +       signed     14x14x1  14        502.84                          
------------------------------------------------------------------------------------------
   PUs[1].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[1].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[1].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_7678
   slow             +       unsigned   8x8x1    9          29.12                          
------------------------------------------------------------------------------------------
   PUs[1].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[1].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[2].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_198_3694
   very_fast        +       signed     12x12x1  12        506.48                          
------------------------------------------------------------------------------------------
   PUs[2].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[2].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[2].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_3661
   very_fast        +       signed     14x14x1  14        499.72                          
------------------------------------------------------------------------------------------
   PUs[2].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[2].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[2].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_7677
   slow             +       unsigned   8x8x1    9          29.12                          
------------------------------------------------------------------------------------------
   PUs[2].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[2].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[3].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_198_3692
   very_fast        +       signed     12x12x1  12        486.72                          
------------------------------------------------------------------------------------------
   PUs[3].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[3].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[3].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_3659
   very_fast        +       signed     14x14x1  14        477.36                          
------------------------------------------------------------------------------------------
   PUs[3].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[3].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[3].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_7676
   slow             +       unsigned   8x8x1    9          29.12                          
------------------------------------------------------------------------------------------
   PUs[3].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[3].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[4].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_198_3690
   very_fast        +       signed     12x12x1  12        503.36                          
------------------------------------------------------------------------------------------
   PUs[4].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[4].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[4].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_3657
   very_fast        +       signed     14x14x1  14        501.28                          
------------------------------------------------------------------------------------------
   PUs[4].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[4].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[4].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_7675
   slow             +       unsigned   8x8x1    9          29.12                          
------------------------------------------------------------------------------------------
   PUs[4].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[4].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[5].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_198_3688
   very_fast        +       signed     12x12x1  12        504.92                          
------------------------------------------------------------------------------------------
   PUs[5].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[5].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[5].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_3655
   very_fast        +       signed     14x14x1  14        496.60                          
------------------------------------------------------------------------------------------
   PUs[5].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[5].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[5].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_7674
   slow             +       unsigned   8x8x1    9          29.12                          
------------------------------------------------------------------------------------------
   PUs[5].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[5].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[6].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_198_3686
   very_fast        +       signed     12x12x1  12        496.08                          
------------------------------------------------------------------------------------------
   PUs[6].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[6].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[6].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_3653
   very_fast        +       signed     14x14x1  14        494.52                          
------------------------------------------------------------------------------------------
   PUs[6].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[6].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[6].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_3708
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[6].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[6].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[7].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_198_3684
   very_fast        +       signed     12x12x1  12        507.00                          
------------------------------------------------------------------------------------------
   PUs[7].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[7].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[7].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_3651
   very_fast        +       signed     14x14x1  14        492.44                          
------------------------------------------------------------------------------------------
   PUs[7].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[7].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[7].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_3708_7690
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[7].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[7].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[8].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_198_3682
   very_fast        +       signed     12x12x1  12        495.04                          
------------------------------------------------------------------------------------------
   PUs[8].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[8].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[8].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_3649
   very_fast        +       signed     14x14x1  14        489.84                          
------------------------------------------------------------------------------------------
   PUs[8].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[8].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[8].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_3708_7689
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[8].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[8].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[9].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_198_3680
   very_fast        +       signed     12x12x1  12        500.76                          
------------------------------------------------------------------------------------------
   PUs[9].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[9].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[9].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_3647
   very_fast        +       signed     14x14x1  14        498.16                          
------------------------------------------------------------------------------------------
   PUs[9].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[9].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[9].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_3708_7688
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[9].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[9].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_0__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_0__U_F2_U_S1_add_18_10_group_431
   very_fast  csa_and_adder            14x12x16 16        887.64                          
------------------------------------------------------------------------------------------
   PUs[0].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[0].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[0].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_0__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_0__U_F2_U_S21_add_18_10_group_429
   very_fast  csa_and_adder            14x12x16 16        750.88                          
------------------------------------------------------------------------------------------
   PUs[0].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[0].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[0].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_10__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_10__U_F2_U_S1_add_18_10_group_391
   very_fast  csa_and_adder            14x12x16 16        667.16                          
------------------------------------------------------------------------------------------
   PUs[10].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[10].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[10].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_10__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_10__U_F2_U_S21_add_18_10_group_389
   very_fast  csa_and_adder            14x12x16 16        660.40                          
------------------------------------------------------------------------------------------
   PUs[10].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[10].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[10].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_11__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_11__U_F2_U_S1_add_18_10_group_387
   very_fast  csa_and_adder            14x12x16 16        629.20                          
------------------------------------------------------------------------------------------
   PUs[11].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[11].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[11].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_11__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_11__U_F2_U_S21_add_18_10_group_385
   very_fast  csa_and_adder            14x12x16 16        672.36                          
------------------------------------------------------------------------------------------
   PUs[11].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[11].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[11].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_12__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_12__U_F2_U_S1_add_18_10_group_383
   very_fast  csa_and_adder            14x12x16 16        652.08                          
------------------------------------------------------------------------------------------
   PUs[12].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[12].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[12].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_12__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_12__U_F2_U_S21_add_18_10_group_381
   very_fast  csa_and_adder            14x12x16 16        629.20                          
------------------------------------------------------------------------------------------
   PUs[12].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[12].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[12].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_13__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_13__U_F2_U_S1_add_18_10_group_379
   very_fast  csa_and_adder            14x12x16 16        645.84                          
------------------------------------------------------------------------------------------
   PUs[13].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[13].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[13].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_13__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_13__U_F2_U_S21_add_18_10_group_377
   very_fast  csa_and_adder            14x12x16 16        652.08                          
------------------------------------------------------------------------------------------
   PUs[13].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[13].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[13].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_14__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_14__U_F2_U_S1_add_18_10_group_375
   very_fast  csa_and_adder            14x12x16 16        655.72                          
------------------------------------------------------------------------------------------
   PUs[14].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[14].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[14].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_14__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_14__U_F2_U_S21_add_18_10_group_373
   very_fast  csa_and_adder            14x12x16 16        645.84                          
------------------------------------------------------------------------------------------
   PUs[14].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[14].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[14].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_15__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_15__U_F2_U_S1_add_18_10_group_371
   very_fast  csa_and_adder            14x12x16 16        637.52                          
------------------------------------------------------------------------------------------
   PUs[15].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[15].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[15].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_15__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_15__U_F2_U_S21_add_18_10_group_369
   very_fast  csa_and_adder            14x12x16 16        656.24                          
------------------------------------------------------------------------------------------
   PUs[15].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[15].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[15].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_16__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_16__U_F2_U_S1_add_18_10_group_367
   very_fast  csa_and_adder            14x12x16 16        725.40                          
------------------------------------------------------------------------------------------
   PUs[16].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[16].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[16].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_16__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_16__U_F2_U_S21_add_18_10_group_365
   very_fast  csa_and_adder            14x12x16 16        653.64                          
------------------------------------------------------------------------------------------
   PUs[16].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[16].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[16].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_1__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_1__U_F2_U_S1_add_18_10_group_427
   very_fast  csa_and_adder            14x12x16 16        751.40                          
------------------------------------------------------------------------------------------
   PUs[1].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[1].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[1].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_1__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_1__U_F2_U_S21_add_18_10_group_425
   very_fast  csa_and_adder            14x12x16 16        790.92                          
------------------------------------------------------------------------------------------
   PUs[1].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[1].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[1].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_2__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_2__U_F2_U_S1_add_18_10_group_423
   very_fast  csa_and_adder            14x12x16 16        763.88                          
------------------------------------------------------------------------------------------
   PUs[2].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[2].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[2].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_2__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_2__U_F2_U_S21_add_18_10_group_421
   very_fast  csa_and_adder            14x12x16 16        755.04                          
------------------------------------------------------------------------------------------
   PUs[2].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[2].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[2].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_3__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_3__U_F2_U_S1_add_18_10_group_419
   very_fast  csa_and_adder            14x12x16 16        756.08                          
------------------------------------------------------------------------------------------
   PUs[3].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[3].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[3].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_3__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_3__U_F2_U_S21_add_18_10_group_417
   very_fast  csa_and_adder            14x12x16 16        767.00                          
------------------------------------------------------------------------------------------
   PUs[3].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[3].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[3].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_4__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_4__U_F2_U_S1_add_18_10_group_415
   very_fast  csa_and_adder            14x12x16 16        757.64                          
------------------------------------------------------------------------------------------
   PUs[4].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[4].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[4].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_4__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_4__U_F2_U_S21_add_18_10_group_413
   very_fast  csa_and_adder            14x12x16 16        760.24                          
------------------------------------------------------------------------------------------
   PUs[4].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[4].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[4].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_5__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_5__U_F2_U_S1_add_18_10_group_411
   very_fast  csa_and_adder            14x12x16 16        770.64                          
------------------------------------------------------------------------------------------
   PUs[5].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[5].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[5].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_5__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_5__U_F2_U_S21_add_18_10_group_409
   very_fast  csa_and_adder            14x12x16 16        639.08                          
------------------------------------------------------------------------------------------
   PUs[5].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[5].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[5].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_6__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_6__U_F2_U_S1_add_18_10_group_407
   very_fast  csa_and_adder            14x12x16 16        643.76                          
------------------------------------------------------------------------------------------
   PUs[6].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[6].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[6].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_6__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_6__U_F2_U_S21_add_18_10_group_405
   very_fast  csa_and_adder            14x12x16 16        626.08                          
------------------------------------------------------------------------------------------
   PUs[6].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[6].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[6].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_7__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_7__U_F2_U_S1_add_18_10_group_403
   very_fast  csa_and_adder            14x12x16 16        663.00                          
------------------------------------------------------------------------------------------
   PUs[7].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[7].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[7].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_7__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_7__U_F2_U_S21_add_18_10_group_401
   very_fast  csa_and_adder            14x12x16 16        642.72                          
------------------------------------------------------------------------------------------
   PUs[7].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[7].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[7].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_8__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_8__U_F2_U_S1_add_18_10_group_399
   very_fast  csa_and_adder            14x12x16 16        658.32                          
------------------------------------------------------------------------------------------
   PUs[8].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[8].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[8].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_8__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_8__U_F2_U_S21_add_18_10_group_397
   very_fast  csa_and_adder            14x12x16 16        656.24                          
------------------------------------------------------------------------------------------
   PUs[8].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[8].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[8].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_9__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_9__U_F2_U_S1_add_18_10_group_395
   very_fast  csa_and_adder            14x12x16 16        654.16                          
------------------------------------------------------------------------------------------
   PUs[9].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[9].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[9].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_9__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_9__U_F2_U_S21_add_18_10_group_393
   very_fast  csa_and_adder            14x12x16 16        661.96                          
------------------------------------------------------------------------------------------
   PUs[9].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[9].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[9].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[0].U_clip
  gte_446_34
  module:geq_signed_2160_3598
   very_fast        >=      signed     11x9     1          50.96  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[11].U_clip
  gte_446_34
  module:geq_signed_2160_3588
   very_fast        >=      signed     11x9     1          34.32  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[12].U_clip
  gte_446_34
  module:geq_signed_2160_3589
   very_fast        >=      signed     11x9     1          40.04  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[14].U_clip
  gte_446_34
  module:geq_signed_2160_3590
   very_fast        >=      signed     11x9     1          34.32  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[15].U_clip
  gte_446_34
  module:geq_signed_2160_3591
   very_fast        >=      signed     11x9     1          34.32  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[17].U_clip_gte_446_34
 module:geq_signed_2160_3599
  very_fast         >=      signed     11x9     1          35.36  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[18].U_clip_gte_446_34
 module:geq_signed_2160_3600
  very_fast         >=      signed     11x9     1          35.36  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[20].U_clip_gte_446_34
 module:geq_signed_2160_3602
  very_fast         >=      signed     11x9     1          35.36  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[21].U_clip_gte_446_34
 module:geq_signed_2160_3603
  very_fast         >=      signed     11x9     1          35.36  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[23].U_clip_gte_446_34
 module:geq_signed_2160_3605
  very_fast         >=      signed     11x9     1          46.28  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[24].U_clip_gte_446_34
 module:geq_signed_2160_3606
  very_fast         >=      signed     11x9     1          35.36  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[26].U_clip_gte_446_34
 module:geq_signed_2160_3608
  very_fast         >=      signed     11x9     1          46.28  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[27].U_clip_gte_446_34
 module:geq_signed_2160_3609
  very_fast         >=      signed     11x9     1          35.36  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[29].U_clip_gte_446_34
 module:geq_signed_2160_3611
  very_fast         >=      signed     11x9     1          35.36  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[2].U_clip
  gte_446_34
  module:geq_signed_2160_3582
   very_fast        >=      signed     11x9     1          34.32  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[30].U_clip_gte_446_34
 module:geq_signed_2160_3612
  very_fast         >=      signed     11x9     1          35.36  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[32].U_clip_gte_446_34
 module:geq_signed_2160_3614
  very_fast         >=      signed     11x9     1          35.36  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[33].U_clip_gte_446_34
 module:geq_signed_2160_3615
  very_fast         >=      signed     11x9     1          35.36  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[35].U_clip_gte_446_34
 module:geq_signed_2160_3617
  very_fast         >=      signed     11x9     1          35.36  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[36].U_clip_gte_446_34
 module:geq_signed_2160_3618
  very_fast         >=      signed     11x9     1          35.36  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[38].U_clip_gte_446_34
 module:geq_signed_2160_3620
  very_fast         >=      signed     11x9     1          35.36  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[39].U_clip_gte_446_34
 module:geq_signed_2160_3621
  very_fast         >=      signed     11x9     1          41.08  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[3].U_clip
  gte_446_34
  module:geq_signed_2160_3583
   very_fast        >=      signed     11x9     1          34.32  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[41].U_clip_gte_446_34
 module:geq_signed_2160_3623
  very_fast         >=      signed     11x9     1          35.36  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[42].U_clip_gte_446_34
 module:geq_signed_2160_3624
  very_fast         >=      signed     11x9     1          35.36  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[44].U_clip_gte_446_34
 module:geq_signed_2160_3626
  very_fast         >=      signed     11x9     1          41.08  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[45].U_clip_gte_446_34
 module:geq_signed_2160_3627
  very_fast         >=      signed     11x9     1          43.68  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[47].U_clip_gte_446_34
 module:geq_signed_2160_3629
  very_fast         >=      signed     11x9     1          35.36  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[48].U_clip_gte_446_34
 module:geq_signed_2160_3630
  very_fast         >=      signed     11x9     1          43.68  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[50].U_clip_gte_446_34
 module:geq_signed_2160
  very_fast         >=      signed     11x9     1          44.72  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[5].U_clip
  gte_446_34
  module:geq_signed_2160_3584
   very_fast        >=      signed     11x9     1          44.72  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[6].U_clip
  gte_446_34
  module:geq_signed_2160_3585
   very_fast        >=      signed     11x9     1          34.32  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[8].U_clip
  gte_446_34
  module:geq_signed_2160_3586
   very_fast        >=      signed     11x9     1          37.96  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[9].U_clip
  gte_446_34
  module:geq_signed_2160_3587
   very_fast        >=      signed     11x9     1          35.88  446  34 FME_INTER_2.vhd 
==========================================================================================

      Type        CellArea Percentage 
--------------------------------------
datapath modules  43323.28      32.40 
external muxes        0.00       0.00 
others            90398.88      67.60 
--------------------------------------
total            133722.16     100.00 

