// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module edge_canny_detector_xFSuppression3x3_2_0_0_1080_1920_3_0_0_1_5_1_1_1920_5760_5760_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        magnitude_mat_data_dout,
        magnitude_mat_data_empty_n,
        magnitude_mat_data_read,
        phase_mat_data_dout,
        phase_mat_data_empty_n,
        phase_mat_data_read,
        nms_mat_data_din,
        nms_mat_data_full_n,
        nms_mat_data_write,
        lowthreshold_dout,
        lowthreshold_empty_n,
        lowthreshold_read,
        highthreshold_dout,
        highthreshold_empty_n,
        highthreshold_read
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_pp0_stage0 = 6'd2;
parameter    ap_ST_fsm_state4 = 6'd4;
parameter    ap_ST_fsm_state5 = 6'd8;
parameter    ap_ST_fsm_pp1_stage0 = 6'd16;
parameter    ap_ST_fsm_state11 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] magnitude_mat_data_dout;
input   magnitude_mat_data_empty_n;
output   magnitude_mat_data_read;
input  [7:0] phase_mat_data_dout;
input   phase_mat_data_empty_n;
output   phase_mat_data_read;
output  [7:0] nms_mat_data_din;
input   nms_mat_data_full_n;
output   nms_mat_data_write;
input  [7:0] lowthreshold_dout;
input   lowthreshold_empty_n;
output   lowthreshold_read;
input  [7:0] highthreshold_dout;
input   highthreshold_empty_n;
output   highthreshold_read;

reg ap_done;
reg ap_idle;
reg start_write;
reg magnitude_mat_data_read;
reg phase_mat_data_read;
reg nms_mat_data_write;
reg lowthreshold_read;
reg highthreshold_read;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    magnitude_mat_data_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln882_reg_836;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] icmp_ln882_1_reg_896;
reg   [0:0] cmp_i_i161_i_i_i_reg_879;
reg    phase_mat_data_blk_n;
reg    nms_mat_data_blk_n;
reg    ap_enable_reg_pp1_iter4;
reg   [0:0] icmp_ln874_4_reg_926;
reg   [0:0] icmp_ln874_4_reg_926_pp1_iter3_reg;
wire    ap_CS_fsm_state11;
reg    lowthreshold_blk_n;
reg    highthreshold_blk_n;
reg   [10:0] empty_reg_340;
reg   [10:0] empty_45_reg_399;
reg   [10:0] empty_45_reg_399_pp1_iter1_reg;
wire    ap_block_state6_pp1_stage0_iter0;
reg    ap_predicate_op114_read_state7;
reg    ap_predicate_op125_read_state7;
reg    ap_block_state7_pp1_stage0_iter1;
wire    ap_block_state8_pp1_stage0_iter2;
wire    ap_block_state9_pp1_stage0_iter3;
reg    ap_block_state10_pp1_stage0_iter4;
reg    ap_block_pp1_stage0_11001;
reg   [7:0] agg_tmp31_i_i_0_i_i_reg_411;
reg   [15:0] agg_tmp23_i_i_0_i_i_reg_423;
reg   [15:0] agg_tmp20_i_i_0_i_i_reg_435;
reg   [15:0] agg_tmp12_i_i_0_i_i_reg_448;
reg   [15:0] agg_tmp9_i_i_0_i_i_reg_460;
reg   [15:0] agg_tmp2_i_i_0_i_i_reg_473;
reg   [15:0] agg_tmp139_0_i_i_reg_485;
reg   [7:0] lowthreshold_read_reg_826;
reg    ap_block_state1;
reg   [7:0] highthreshold_read_reg_831;
wire   [0:0] icmp_ln882_fu_554_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [10:0] add_ln695_fu_560_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [63:0] zext_ln538_fu_566_p1;
reg   [63:0] zext_ln538_reg_845;
wire   [0:0] icmp_ln334_fu_571_p2;
wire    ap_CS_fsm_state5;
wire   [0:0] cmp_i_i161_i_i_i_fu_652_p2;
wire   [1:0] trunc_ln187_fu_658_p1;
reg   [1:0] trunc_ln187_reg_883;
wire   [0:0] trunc_ln188_fu_662_p1;
reg   [0:0] trunc_ln188_reg_887;
wire   [0:0] trunc_ln204_fu_666_p1;
reg   [0:0] trunc_ln204_reg_891;
wire   [0:0] icmp_ln882_1_fu_670_p2;
reg   [0:0] icmp_ln882_1_reg_896_pp1_iter1_reg;
reg   [0:0] icmp_ln882_1_reg_896_pp1_iter2_reg;
reg   [0:0] icmp_ln882_1_reg_896_pp1_iter3_reg;
wire   [10:0] add_ln695_5_fu_676_p2;
reg   [10:0] add_ln695_5_reg_900;
reg    ap_enable_reg_pp1_iter0;
wire   [63:0] zext_ln324_fu_700_p1;
reg   [63:0] zext_ln324_reg_905;
wire   [0:0] icmp_ln874_4_fu_707_p2;
wire   [15:0] l00_buf_V_2_xfExtractPixels_1_5_3_s_fu_525_ap_return;
reg   [15:0] l00_buf_V_2_reg_930;
reg    ap_enable_reg_pp1_iter3;
wire   [15:0] l10_buf_V_2_xfExtractPixels_1_5_3_s_fu_530_ap_return;
reg   [15:0] l10_buf_V_2_reg_936;
wire   [15:0] l20_buf_V_2_xfExtractPixels_1_5_3_s_fu_535_ap_return;
reg   [15:0] l20_buf_V_2_reg_942;
wire   [7:0] angle_buf_V_2_xfExtractPixels_1_1_0_s_fu_540_ap_return;
wire   [12:0] select_ln386_fu_784_p3;
wire   [12:0] select_ln389_fu_798_p3;
wire   [12:0] select_ln393_fu_812_p3;
wire   [10:0] add_ln695_4_fu_820_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_flush_enable;
reg    ap_enable_reg_pp1_iter2;
reg    ap_condition_pp1_exit_iter3_state9;
reg   [10:0] angle_V_0_address0;
reg    angle_V_0_ce0;
reg    angle_V_0_we0;
reg   [7:0] angle_V_0_d0;
wire   [10:0] angle_V_0_address1;
reg    angle_V_0_ce1;
wire   [7:0] angle_V_0_q1;
reg   [10:0] angle_V_1_address0;
reg    angle_V_1_ce0;
reg    angle_V_1_we0;
reg   [7:0] angle_V_1_d0;
wire   [10:0] angle_V_1_address1;
reg    angle_V_1_ce1;
wire   [7:0] angle_V_1_q1;
reg   [10:0] buf_V_0_address0;
reg    buf_V_0_ce0;
reg    buf_V_0_we0;
reg   [15:0] buf_V_0_d0;
wire   [10:0] buf_V_0_address1;
reg    buf_V_0_ce1;
wire   [15:0] buf_V_0_q1;
reg   [10:0] buf_V_1_address0;
reg    buf_V_1_ce0;
reg    buf_V_1_we0;
reg   [15:0] buf_V_1_d0;
wire   [10:0] buf_V_1_address1;
reg    buf_V_1_ce1;
wire   [15:0] buf_V_1_q1;
reg   [10:0] buf_V_2_address0;
reg    buf_V_2_ce0;
reg    buf_V_2_we0;
reg   [15:0] buf_V_2_d0;
wire   [10:0] buf_V_2_address1;
reg    buf_V_2_ce1;
wire   [15:0] buf_V_2_q1;
wire    grp_xFFindmax3x3_3_0_0_s_fu_498_ap_ready;
reg   [15:0] grp_xFFindmax3x3_3_0_0_s_fu_498_p_i02;
reg   [15:0] grp_xFFindmax3x3_3_0_0_s_fu_498_p_i12;
reg   [15:0] grp_xFFindmax3x3_3_0_0_s_fu_498_p_i22;
wire   [7:0] grp_xFFindmax3x3_3_0_0_s_fu_498_ap_return;
wire    l00_buf_V_2_xfExtractPixels_1_5_3_s_fu_525_ap_ready;
wire    l10_buf_V_2_xfExtractPixels_1_5_3_s_fu_530_ap_ready;
wire    l20_buf_V_2_xfExtractPixels_1_5_3_s_fu_535_ap_ready;
wire    angle_buf_V_2_xfExtractPixels_1_1_0_s_fu_540_ap_ready;
wire   [7:0] angle_buf_V_2_xfExtractPixels_1_1_0_s_fu_540_p_read1;
reg   [10:0] empty_43_reg_351;
wire    ap_CS_fsm_state4;
wire   [12:0] ap_phi_mux_empty_44_phi_fu_367_p4;
reg   [12:0] empty_44_reg_363;
reg   [12:0] read_ind635_load_0372530_i_i_reg_375;
reg   [12:0] write_ind628_load_0374529_i_i_reg_387;
reg   [10:0] ap_phi_mux_empty_45_phi_fu_403_p4;
wire   [15:0] buf0_V_fu_713_p5;
wire   [15:0] buf1_V_fu_726_p5;
wire   [15:0] buf2_V_fu_739_p5;
wire   [63:0] zext_ln538_2_fu_682_p1;
wire   [63:0] zext_ln538_1_fu_691_p1;
reg   [1:0] empty_40_fu_116;
wire   [1:0] select_ln348_fu_613_p3;
reg   [1:0] empty_41_fu_120;
wire   [1:0] select_ln348_1_fu_621_p3;
reg   [1:0] empty_42_fu_124;
wire   [1:0] select_ln348_2_fu_629_p3;
reg    ap_block_pp1_stage0_01001;
wire   [0:0] icmp_ln874_fu_607_p2;
wire   [12:0] add_ln695_1_fu_760_p2;
wire   [0:0] icmp_ln874_1_fu_778_p2;
wire   [12:0] add_ln695_2_fu_766_p2;
wire   [0:0] icmp_ln874_2_fu_792_p2;
wire   [12:0] add_ln695_3_fu_772_p2;
wire   [0:0] icmp_ln874_3_fu_806_p2;
reg   [5:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_condition_714;
reg    ap_condition_718;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 6'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
end

edge_canny_detector_xFSuppression3x3_2_0_0_1080_1920_3_0_0_1_5_1_1_1920_5760_5760_s_angle_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
angle_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(angle_V_0_address0),
    .ce0(angle_V_0_ce0),
    .we0(angle_V_0_we0),
    .d0(angle_V_0_d0),
    .address1(angle_V_0_address1),
    .ce1(angle_V_0_ce1),
    .q1(angle_V_0_q1)
);

edge_canny_detector_xFSuppression3x3_2_0_0_1080_1920_3_0_0_1_5_1_1_1920_5760_5760_s_angle_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
angle_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(angle_V_1_address0),
    .ce0(angle_V_1_ce0),
    .we0(angle_V_1_we0),
    .d0(angle_V_1_d0),
    .address1(angle_V_1_address1),
    .ce1(angle_V_1_ce1),
    .q1(angle_V_1_q1)
);

edge_canny_detector_xFSuppression3x3_2_0_0_1080_1920_3_0_0_1_5_1_1_1920_5760_5760_s_buf_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buf_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_0_address0),
    .ce0(buf_V_0_ce0),
    .we0(buf_V_0_we0),
    .d0(buf_V_0_d0),
    .address1(buf_V_0_address1),
    .ce1(buf_V_0_ce1),
    .q1(buf_V_0_q1)
);

edge_canny_detector_xFSuppression3x3_2_0_0_1080_1920_3_0_0_1_5_1_1_1920_5760_5760_s_buf_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buf_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_1_address0),
    .ce0(buf_V_1_ce0),
    .we0(buf_V_1_we0),
    .d0(buf_V_1_d0),
    .address1(buf_V_1_address1),
    .ce1(buf_V_1_ce1),
    .q1(buf_V_1_q1)
);

edge_canny_detector_xFSuppression3x3_2_0_0_1080_1920_3_0_0_1_5_1_1_1920_5760_5760_s_buf_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buf_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_2_address0),
    .ce0(buf_V_2_ce0),
    .we0(buf_V_2_we0),
    .d0(buf_V_2_d0),
    .address1(buf_V_2_address1),
    .ce1(buf_V_2_ce1),
    .q1(buf_V_2_q1)
);

edge_canny_detector_xFFindmax3x3_3_0_0_s grp_xFFindmax3x3_3_0_0_s_fu_498(
    .ap_ready(grp_xFFindmax3x3_3_0_0_s_fu_498_ap_ready),
    .p_i00(agg_tmp139_0_i_i_reg_485),
    .p_i01(agg_tmp2_i_i_0_i_i_reg_473),
    .p_i02(grp_xFFindmax3x3_3_0_0_s_fu_498_p_i02),
    .p_i10(agg_tmp9_i_i_0_i_i_reg_460),
    .p_i11(agg_tmp12_i_i_0_i_i_reg_448),
    .p_i12(grp_xFFindmax3x3_3_0_0_s_fu_498_p_i12),
    .p_i20(agg_tmp20_i_i_0_i_i_reg_435),
    .p_i21(agg_tmp23_i_i_0_i_i_reg_423),
    .p_i22(grp_xFFindmax3x3_3_0_0_s_fu_498_p_i22),
    .angle(agg_tmp31_i_i_0_i_i_reg_411),
    .p_low_threshold(lowthreshold_read_reg_826),
    .p_high_threshold(highthreshold_read_reg_831),
    .ap_return(grp_xFFindmax3x3_3_0_0_s_fu_498_ap_return)
);

edge_canny_detector_xfExtractPixels_1_5_3_s l00_buf_V_2_xfExtractPixels_1_5_3_s_fu_525(
    .ap_ready(l00_buf_V_2_xfExtractPixels_1_5_3_s_fu_525_ap_ready),
    .p_read1(buf0_V_fu_713_p5),
    .ap_return(l00_buf_V_2_xfExtractPixels_1_5_3_s_fu_525_ap_return)
);

edge_canny_detector_xfExtractPixels_1_5_3_s l10_buf_V_2_xfExtractPixels_1_5_3_s_fu_530(
    .ap_ready(l10_buf_V_2_xfExtractPixels_1_5_3_s_fu_530_ap_ready),
    .p_read1(buf1_V_fu_726_p5),
    .ap_return(l10_buf_V_2_xfExtractPixels_1_5_3_s_fu_530_ap_return)
);

edge_canny_detector_xfExtractPixels_1_5_3_s l20_buf_V_2_xfExtractPixels_1_5_3_s_fu_535(
    .ap_ready(l20_buf_V_2_xfExtractPixels_1_5_3_s_fu_535_ap_ready),
    .p_read1(buf2_V_fu_739_p5),
    .ap_return(l20_buf_V_2_xfExtractPixels_1_5_3_s_fu_535_ap_return)
);

edge_canny_detector_xfExtractPixels_1_1_0_s angle_buf_V_2_xfExtractPixels_1_1_0_s_fu_540(
    .ap_ready(angle_buf_V_2_xfExtractPixels_1_1_0_s_fu_540_ap_ready),
    .p_read1(angle_buf_V_2_xfExtractPixels_1_1_0_s_fu_540_p_read1),
    .ap_return(angle_buf_V_2_xfExtractPixels_1_1_0_s_fu_540_ap_return)
);

edge_canny_detector_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_32_16_1_1_U74(
    .din0(buf_V_0_q1),
    .din1(buf_V_1_q1),
    .din2(buf_V_2_q1),
    .din3(empty_42_fu_124),
    .dout(buf0_V_fu_713_p5)
);

edge_canny_detector_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_32_16_1_1_U75(
    .din0(buf_V_0_q1),
    .din1(buf_V_1_q1),
    .din2(buf_V_2_q1),
    .din3(empty_41_fu_120),
    .dout(buf1_V_fu_726_p5)
);

edge_canny_detector_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_32_16_1_1_U76(
    .din0(buf_V_0_q1),
    .din1(buf_V_1_q1),
    .din2(buf_V_2_q1),
    .din3(empty_40_fu_116),
    .dout(buf2_V_fu_739_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln334_fu_571_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((highthreshold_empty_n == 1'b0) | (lowthreshold_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((~((highthreshold_empty_n == 1'b0) | (lowthreshold_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp1_flush_enable)) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln334_fu_571_p2 == 1'd0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end else if ((((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter2 == 1'b0) & (1'b1 == ap_condition_pp1_exit_iter3_state9)) | ((1'b1 == ap_CS_fsm_state5) & (icmp_ln334_fu_571_p2 == 1'd0)))) begin
            ap_enable_reg_pp1_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter3_state9))) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter2;
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln334_fu_571_p2 == 1'd0))) begin
            ap_enable_reg_pp1_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln882_1_reg_896_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        agg_tmp12_i_i_0_i_i_reg_448 <= l10_buf_V_2_reg_936;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln334_fu_571_p2 == 1'd0))) begin
        agg_tmp12_i_i_0_i_i_reg_448 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln882_1_reg_896_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        agg_tmp139_0_i_i_reg_485 <= agg_tmp2_i_i_0_i_i_reg_473;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln334_fu_571_p2 == 1'd0))) begin
        agg_tmp139_0_i_i_reg_485 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln882_1_reg_896_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        agg_tmp20_i_i_0_i_i_reg_435 <= agg_tmp23_i_i_0_i_i_reg_423;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln334_fu_571_p2 == 1'd0))) begin
        agg_tmp20_i_i_0_i_i_reg_435 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln882_1_reg_896_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        agg_tmp23_i_i_0_i_i_reg_423 <= l20_buf_V_2_reg_942;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln334_fu_571_p2 == 1'd0))) begin
        agg_tmp23_i_i_0_i_i_reg_423 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln882_1_reg_896_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        agg_tmp2_i_i_0_i_i_reg_473 <= l00_buf_V_2_reg_930;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln334_fu_571_p2 == 1'd0))) begin
        agg_tmp2_i_i_0_i_i_reg_473 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln882_1_reg_896_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        agg_tmp31_i_i_0_i_i_reg_411 <= angle_buf_V_2_xfExtractPixels_1_1_0_s_fu_540_ap_return;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln334_fu_571_p2 == 1'd0))) begin
        agg_tmp31_i_i_0_i_i_reg_411 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln882_1_reg_896_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        agg_tmp9_i_i_0_i_i_reg_460 <= agg_tmp12_i_i_0_i_i_reg_448;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln334_fu_571_p2 == 1'd0))) begin
        agg_tmp9_i_i_0_i_i_reg_460 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln334_fu_571_p2 == 1'd0))) begin
        if ((~(ap_phi_mux_empty_44_phi_fu_367_p4 == 13'd2) & ~(ap_phi_mux_empty_44_phi_fu_367_p4 == 13'd0))) begin
            empty_40_fu_116 <= select_ln348_fu_613_p3;
        end else if ((ap_phi_mux_empty_44_phi_fu_367_p4 == 13'd2)) begin
            empty_40_fu_116 <= 2'd2;
        end else if ((ap_phi_mux_empty_44_phi_fu_367_p4 == 13'd0)) begin
            empty_40_fu_116 <= 2'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln334_fu_571_p2 == 1'd0))) begin
        if ((~(ap_phi_mux_empty_44_phi_fu_367_p4 == 13'd2) & ~(ap_phi_mux_empty_44_phi_fu_367_p4 == 13'd0))) begin
            empty_41_fu_120 <= select_ln348_1_fu_621_p3;
        end else if ((ap_phi_mux_empty_44_phi_fu_367_p4 == 13'd2)) begin
            empty_41_fu_120 <= 2'd1;
        end else if ((ap_phi_mux_empty_44_phi_fu_367_p4 == 13'd0)) begin
            empty_41_fu_120 <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln334_fu_571_p2 == 1'd0))) begin
        if ((~(ap_phi_mux_empty_44_phi_fu_367_p4 == 13'd2) & ~(ap_phi_mux_empty_44_phi_fu_367_p4 == 13'd0))) begin
            empty_42_fu_124 <= select_ln348_2_fu_629_p3;
        end else if ((ap_phi_mux_empty_44_phi_fu_367_p4 == 13'd2)) begin
            empty_42_fu_124 <= 2'd0;
        end else if ((ap_phi_mux_empty_44_phi_fu_367_p4 == 13'd0)) begin
            empty_42_fu_124 <= 2'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        empty_43_reg_351 <= 11'd1;
    end else if (((nms_mat_data_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        empty_43_reg_351 <= add_ln695_4_fu_820_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        empty_44_reg_363 <= 13'd2;
    end else if (((nms_mat_data_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        empty_44_reg_363 <= select_ln386_fu_784_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln882_1_reg_896 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        empty_45_reg_399 <= add_ln695_5_reg_900;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln334_fu_571_p2 == 1'd0))) begin
        empty_45_reg_399 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln882_fu_554_p2 == 1'd0))) begin
        empty_reg_340 <= add_ln695_fu_560_p2;
    end else if ((~((highthreshold_empty_n == 1'b0) | (lowthreshold_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        empty_reg_340 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        read_ind635_load_0372530_i_i_reg_375 <= 13'd1;
    end else if (((nms_mat_data_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        read_ind635_load_0372530_i_i_reg_375 <= select_ln389_fu_798_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        write_ind628_load_0374529_i_i_reg_387 <= 13'd0;
    end else if (((nms_mat_data_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        write_ind628_load_0374529_i_i_reg_387 <= select_ln393_fu_812_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        add_ln695_5_reg_900 <= add_ln695_5_fu_676_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln334_fu_571_p2 == 1'd0))) begin
        cmp_i_i161_i_i_i_reg_879 <= cmp_i_i161_i_i_i_fu_652_p2;
        trunc_ln187_reg_883 <= trunc_ln187_fu_658_p1;
        trunc_ln188_reg_887 <= trunc_ln188_fu_662_p1;
        trunc_ln204_reg_891 <= trunc_ln204_fu_666_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        empty_45_reg_399_pp1_iter1_reg <= empty_45_reg_399;
        icmp_ln882_1_reg_896 <= icmp_ln882_1_fu_670_p2;
        icmp_ln882_1_reg_896_pp1_iter1_reg <= icmp_ln882_1_reg_896;
    end
end

always @ (posedge ap_clk) begin
    if ((~((highthreshold_empty_n == 1'b0) | (lowthreshold_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        highthreshold_read_reg_831 <= highthreshold_dout;
        lowthreshold_read_reg_826 <= lowthreshold_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln882_1_reg_896_pp1_iter1_reg == 1'd0))) begin
        icmp_ln874_4_reg_926 <= icmp_ln874_4_fu_707_p2;
        zext_ln324_reg_905[10 : 0] <= zext_ln324_fu_700_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        icmp_ln874_4_reg_926_pp1_iter3_reg <= icmp_ln874_4_reg_926;
        icmp_ln882_1_reg_896_pp1_iter2_reg <= icmp_ln882_1_reg_896_pp1_iter1_reg;
        icmp_ln882_1_reg_896_pp1_iter3_reg <= icmp_ln882_1_reg_896_pp1_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln882_reg_836 <= icmp_ln882_fu_554_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (icmp_ln882_1_reg_896_pp1_iter2_reg == 1'd0))) begin
        l00_buf_V_2_reg_930 <= l00_buf_V_2_xfExtractPixels_1_5_3_s_fu_525_ap_return;
        l10_buf_V_2_reg_936 <= l10_buf_V_2_xfExtractPixels_1_5_3_s_fu_530_ap_return;
        l20_buf_V_2_reg_942 <= l20_buf_V_2_xfExtractPixels_1_5_3_s_fu_535_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln882_fu_554_p2 == 1'd0))) begin
        zext_ln538_reg_845[10 : 0] <= zext_ln538_fu_566_p1[10 : 0];
    end
end

always @ (*) begin
    if (((cmp_i_i161_i_i_i_reg_879 == 1'd1) & (icmp_ln882_1_reg_896 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (trunc_ln188_reg_887 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        angle_V_0_address0 = zext_ln538_1_fu_691_p1;
    end else if (((cmp_i_i161_i_i_i_reg_879 == 1'd0) & (icmp_ln882_1_reg_896 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (trunc_ln188_reg_887 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        angle_V_0_address0 = zext_ln538_2_fu_682_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        angle_V_0_address0 = zext_ln538_reg_845;
    end else begin
        angle_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((cmp_i_i161_i_i_i_reg_879 == 1'd1) & (icmp_ln882_1_reg_896 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln188_reg_887 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((cmp_i_i161_i_i_i_reg_879 == 1'd0) & (icmp_ln882_1_reg_896 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln188_reg_887 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        angle_V_0_ce0 = 1'b1;
    end else begin
        angle_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        angle_V_0_ce1 = 1'b1;
    end else begin
        angle_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((cmp_i_i161_i_i_i_reg_879 == 1'd0) & (icmp_ln882_1_reg_896 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (trunc_ln188_reg_887 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        angle_V_0_d0 = 8'd0;
    end else if ((((cmp_i_i161_i_i_i_reg_879 == 1'd1) & (icmp_ln882_1_reg_896 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (trunc_ln188_reg_887 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        angle_V_0_d0 = phase_mat_data_dout;
    end else begin
        angle_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((cmp_i_i161_i_i_i_reg_879 == 1'd1) & (icmp_ln882_1_reg_896 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln188_reg_887 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln882_reg_836 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((cmp_i_i161_i_i_i_reg_879 == 1'd0) & (icmp_ln882_1_reg_896 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln188_reg_887 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        angle_V_0_we0 = 1'b1;
    end else begin
        angle_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_714)) begin
        if ((cmp_i_i161_i_i_i_reg_879 == 1'd1)) begin
            angle_V_1_address0 = zext_ln538_1_fu_691_p1;
        end else if ((cmp_i_i161_i_i_i_reg_879 == 1'd0)) begin
            angle_V_1_address0 = zext_ln538_2_fu_682_p1;
        end else begin
            angle_V_1_address0 = 'bx;
        end
    end else begin
        angle_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((cmp_i_i161_i_i_i_reg_879 == 1'd1) & (icmp_ln882_1_reg_896 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln188_reg_887 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((cmp_i_i161_i_i_i_reg_879 == 1'd0) & (icmp_ln882_1_reg_896 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln188_reg_887 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        angle_V_1_ce0 = 1'b1;
    end else begin
        angle_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        angle_V_1_ce1 = 1'b1;
    end else begin
        angle_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_714)) begin
        if ((cmp_i_i161_i_i_i_reg_879 == 1'd1)) begin
            angle_V_1_d0 = phase_mat_data_dout;
        end else if ((cmp_i_i161_i_i_i_reg_879 == 1'd0)) begin
            angle_V_1_d0 = 8'd0;
        end else begin
            angle_V_1_d0 = 'bx;
        end
    end else begin
        angle_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((cmp_i_i161_i_i_i_reg_879 == 1'd1) & (icmp_ln882_1_reg_896 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln188_reg_887 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((cmp_i_i161_i_i_i_reg_879 == 1'd0) & (icmp_ln882_1_reg_896 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln188_reg_887 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        angle_V_1_we0 = 1'b1;
    end else begin
        angle_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln882_fu_554_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        ap_condition_pp1_exit_iter3_state9 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter3_state9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln882_1_fu_670_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_condition_pp1_flush_enable = 1'b1;
    end else begin
        ap_condition_pp1_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln334_fu_571_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln882_1_reg_896 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_empty_45_phi_fu_403_p4 = add_ln695_5_reg_900;
    end else begin
        ap_phi_mux_empty_45_phi_fu_403_p4 = empty_45_reg_399;
    end
end

always @ (*) begin
    if (((cmp_i_i161_i_i_i_reg_879 == 1'd1) & (icmp_ln882_1_reg_896 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (trunc_ln187_reg_883 == 2'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buf_V_0_address0 = zext_ln538_1_fu_691_p1;
    end else if (((cmp_i_i161_i_i_i_reg_879 == 1'd0) & (icmp_ln882_1_reg_896 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (trunc_ln187_reg_883 == 2'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buf_V_0_address0 = zext_ln538_2_fu_682_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        buf_V_0_address0 = zext_ln538_fu_566_p1;
    end else begin
        buf_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((cmp_i_i161_i_i_i_reg_879 == 1'd1) & (icmp_ln882_1_reg_896 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln187_reg_883 == 2'd0) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((cmp_i_i161_i_i_i_reg_879 == 1'd0) & (icmp_ln882_1_reg_896 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln187_reg_883 == 2'd0) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        buf_V_0_ce0 = 1'b1;
    end else begin
        buf_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        buf_V_0_ce1 = 1'b1;
    end else begin
        buf_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((cmp_i_i161_i_i_i_reg_879 == 1'd1) & (icmp_ln882_1_reg_896 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (trunc_ln187_reg_883 == 2'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buf_V_0_d0 = magnitude_mat_data_dout;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((cmp_i_i161_i_i_i_reg_879 == 1'd0) & (icmp_ln882_1_reg_896 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (trunc_ln187_reg_883 == 2'd0) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        buf_V_0_d0 = 16'd0;
    end else begin
        buf_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((cmp_i_i161_i_i_i_reg_879 == 1'd1) & (icmp_ln882_1_reg_896 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln187_reg_883 == 2'd0) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((cmp_i_i161_i_i_i_reg_879 == 1'd0) & (icmp_ln882_1_reg_896 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln187_reg_883 == 2'd0) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln882_fu_554_p2 == 1'd0)))) begin
        buf_V_0_we0 = 1'b1;
    end else begin
        buf_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((cmp_i_i161_i_i_i_reg_879 == 1'd1) & (icmp_ln882_1_reg_896 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (trunc_ln187_reg_883 == 2'd1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buf_V_1_address0 = zext_ln538_1_fu_691_p1;
    end else if (((cmp_i_i161_i_i_i_reg_879 == 1'd0) & (icmp_ln882_1_reg_896 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (trunc_ln187_reg_883 == 2'd1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buf_V_1_address0 = zext_ln538_2_fu_682_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_V_1_address0 = zext_ln538_reg_845;
    end else begin
        buf_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((cmp_i_i161_i_i_i_reg_879 == 1'd1) & (icmp_ln882_1_reg_896 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln187_reg_883 == 2'd1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((cmp_i_i161_i_i_i_reg_879 == 1'd0) & (icmp_ln882_1_reg_896 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln187_reg_883 == 2'd1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_V_1_ce0 = 1'b1;
    end else begin
        buf_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        buf_V_1_ce1 = 1'b1;
    end else begin
        buf_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((cmp_i_i161_i_i_i_reg_879 == 1'd0) & (icmp_ln882_1_reg_896 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (trunc_ln187_reg_883 == 2'd1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buf_V_1_d0 = 16'd0;
    end else if ((((cmp_i_i161_i_i_i_reg_879 == 1'd1) & (icmp_ln882_1_reg_896 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (trunc_ln187_reg_883 == 2'd1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_V_1_d0 = magnitude_mat_data_dout;
    end else begin
        buf_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((cmp_i_i161_i_i_i_reg_879 == 1'd1) & (icmp_ln882_1_reg_896 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln187_reg_883 == 2'd1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln882_reg_836 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((cmp_i_i161_i_i_i_reg_879 == 1'd0) & (icmp_ln882_1_reg_896 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (trunc_ln187_reg_883 == 2'd1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        buf_V_1_we0 = 1'b1;
    end else begin
        buf_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_718)) begin
        if ((cmp_i_i161_i_i_i_reg_879 == 1'd1)) begin
            buf_V_2_address0 = zext_ln538_1_fu_691_p1;
        end else if ((cmp_i_i161_i_i_i_reg_879 == 1'd0)) begin
            buf_V_2_address0 = zext_ln538_2_fu_682_p1;
        end else begin
            buf_V_2_address0 = 'bx;
        end
    end else begin
        buf_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln187_reg_883 == 2'd1) & ~(trunc_ln187_reg_883 == 2'd0) & (cmp_i_i161_i_i_i_reg_879 == 1'd1) & (icmp_ln882_1_reg_896 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | (~(trunc_ln187_reg_883 == 2'd1) & ~(trunc_ln187_reg_883 == 2'd0) & (cmp_i_i161_i_i_i_reg_879 == 1'd0) & (icmp_ln882_1_reg_896 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        buf_V_2_ce0 = 1'b1;
    end else begin
        buf_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        buf_V_2_ce1 = 1'b1;
    end else begin
        buf_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_718)) begin
        if ((cmp_i_i161_i_i_i_reg_879 == 1'd1)) begin
            buf_V_2_d0 = magnitude_mat_data_dout;
        end else if ((cmp_i_i161_i_i_i_reg_879 == 1'd0)) begin
            buf_V_2_d0 = 16'd0;
        end else begin
            buf_V_2_d0 = 'bx;
        end
    end else begin
        buf_V_2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln187_reg_883 == 2'd1) & ~(trunc_ln187_reg_883 == 2'd0) & (cmp_i_i161_i_i_i_reg_879 == 1'd1) & (icmp_ln882_1_reg_896 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | (~(trunc_ln187_reg_883 == 2'd1) & ~(trunc_ln187_reg_883 == 2'd0) & (cmp_i_i161_i_i_i_reg_879 == 1'd0) & (icmp_ln882_1_reg_896 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        buf_V_2_we0 = 1'b1;
    end else begin
        buf_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_xFFindmax3x3_3_0_0_s_fu_498_p_i02 = 16'd0;
    end else if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln882_1_reg_896_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        grp_xFFindmax3x3_3_0_0_s_fu_498_p_i02 = l00_buf_V_2_reg_930;
    end else begin
        grp_xFFindmax3x3_3_0_0_s_fu_498_p_i02 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_xFFindmax3x3_3_0_0_s_fu_498_p_i12 = 16'd0;
    end else if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln882_1_reg_896_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        grp_xFFindmax3x3_3_0_0_s_fu_498_p_i12 = l10_buf_V_2_reg_936;
    end else begin
        grp_xFFindmax3x3_3_0_0_s_fu_498_p_i12 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_xFFindmax3x3_3_0_0_s_fu_498_p_i22 = 16'd0;
    end else if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln882_1_reg_896_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        grp_xFFindmax3x3_3_0_0_s_fu_498_p_i22 = l20_buf_V_2_reg_942;
    end else begin
        grp_xFFindmax3x3_3_0_0_s_fu_498_p_i22 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        highthreshold_blk_n = highthreshold_empty_n;
    end else begin
        highthreshold_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((highthreshold_empty_n == 1'b0) | (lowthreshold_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        highthreshold_read = 1'b1;
    end else begin
        highthreshold_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln334_fu_571_p2 == 1'd1))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        lowthreshold_blk_n = lowthreshold_empty_n;
    end else begin
        lowthreshold_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((highthreshold_empty_n == 1'b0) | (lowthreshold_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        lowthreshold_read = 1'b1;
    end else begin
        lowthreshold_read = 1'b0;
    end
end

always @ (*) begin
    if ((((cmp_i_i161_i_i_i_reg_879 == 1'd1) & (icmp_ln882_1_reg_896 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln882_reg_836 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        magnitude_mat_data_blk_n = magnitude_mat_data_empty_n;
    end else begin
        magnitude_mat_data_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_predicate_op114_read_state7 == 1'b1)) | ((icmp_ln882_reg_836 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        magnitude_mat_data_read = 1'b1;
    end else begin
        magnitude_mat_data_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_pp1_stage0) & (icmp_ln874_4_reg_926_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1)))) begin
        nms_mat_data_blk_n = nms_mat_data_full_n;
    end else begin
        nms_mat_data_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((nms_mat_data_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln874_4_reg_926_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1)))) begin
        nms_mat_data_write = 1'b1;
    end else begin
        nms_mat_data_write = 1'b0;
    end
end

always @ (*) begin
    if ((((cmp_i_i161_i_i_i_reg_879 == 1'd1) & (icmp_ln882_1_reg_896 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln882_reg_836 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        phase_mat_data_blk_n = phase_mat_data_empty_n;
    end else begin
        phase_mat_data_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_predicate_op125_read_state7 == 1'b1)) | ((icmp_ln882_reg_836 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        phase_mat_data_read = 1'b1;
    end else begin
        phase_mat_data_read = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((highthreshold_empty_n == 1'b0) | (lowthreshold_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln882_fu_554_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln882_fu_554_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln334_fu_571_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((nms_mat_data_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln695_1_fu_760_p2 = (empty_44_reg_363 + 13'd1);

assign add_ln695_2_fu_766_p2 = (read_ind635_load_0372530_i_i_reg_375 + 13'd1);

assign add_ln695_3_fu_772_p2 = (write_ind628_load_0374529_i_i_reg_387 + 13'd1);

assign add_ln695_4_fu_820_p2 = (empty_43_reg_351 + 11'd1);

assign add_ln695_5_fu_676_p2 = (ap_phi_mux_empty_45_phi_fu_403_p4 + 11'd1);

assign add_ln695_fu_560_p2 = (empty_reg_340 + 11'd1);

assign angle_V_0_address1 = zext_ln324_reg_905;

assign angle_V_1_address1 = zext_ln324_reg_905;

assign angle_buf_V_2_xfExtractPixels_1_1_0_s_fu_540_p_read1 = ((trunc_ln204_reg_891[0:0] === 1'b1) ? angle_V_1_q1 : angle_V_0_q1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln882_reg_836 == 1'd0) & (phase_mat_data_empty_n == 1'b0)) | ((icmp_ln882_reg_836 == 1'd0) & (magnitude_mat_data_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln882_reg_836 == 1'd0) & (phase_mat_data_empty_n == 1'b0)) | ((icmp_ln882_reg_836 == 1'd0) & (magnitude_mat_data_empty_n == 1'b0))));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = (((ap_enable_reg_pp1_iter1 == 1'b1) & (((phase_mat_data_empty_n == 1'b0) & (ap_predicate_op125_read_state7 == 1'b1)) | ((magnitude_mat_data_empty_n == 1'b0) & (ap_predicate_op114_read_state7 == 1'b1)))) | ((nms_mat_data_full_n == 1'b0) & (icmp_ln874_4_reg_926_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = (((ap_enable_reg_pp1_iter1 == 1'b1) & (((phase_mat_data_empty_n == 1'b0) & (ap_predicate_op125_read_state7 == 1'b1)) | ((magnitude_mat_data_empty_n == 1'b0) & (ap_predicate_op114_read_state7 == 1'b1)))) | ((nms_mat_data_full_n == 1'b0) & (icmp_ln874_4_reg_926_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = (((ap_enable_reg_pp1_iter1 == 1'b1) & (((phase_mat_data_empty_n == 1'b0) & (ap_predicate_op125_read_state7 == 1'b1)) | ((magnitude_mat_data_empty_n == 1'b0) & (ap_predicate_op114_read_state7 == 1'b1)))) | ((nms_mat_data_full_n == 1'b0) & (icmp_ln874_4_reg_926_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((highthreshold_empty_n == 1'b0) | (lowthreshold_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state10_pp1_stage0_iter4 = ((nms_mat_data_full_n == 1'b0) & (icmp_ln874_4_reg_926_pp1_iter3_reg == 1'd0));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = (((icmp_ln882_reg_836 == 1'd0) & (phase_mat_data_empty_n == 1'b0)) | ((icmp_ln882_reg_836 == 1'd0) & (magnitude_mat_data_empty_n == 1'b0)));
end

assign ap_block_state6_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_pp1_stage0_iter1 = (((phase_mat_data_empty_n == 1'b0) & (ap_predicate_op125_read_state7 == 1'b1)) | ((magnitude_mat_data_empty_n == 1'b0) & (ap_predicate_op114_read_state7 == 1'b1)));
end

assign ap_block_state8_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_714 = ((icmp_ln882_1_reg_896 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (trunc_ln188_reg_887 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_718 = (~(trunc_ln187_reg_883 == 2'd1) & ~(trunc_ln187_reg_883 == 2'd0) & (icmp_ln882_1_reg_896 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_phi_mux_empty_44_phi_fu_367_p4 = empty_44_reg_363;

always @ (*) begin
    ap_predicate_op114_read_state7 = ((cmp_i_i161_i_i_i_reg_879 == 1'd1) & (icmp_ln882_1_reg_896 == 1'd0));
end

always @ (*) begin
    ap_predicate_op125_read_state7 = ((cmp_i_i161_i_i_i_reg_879 == 1'd1) & (icmp_ln882_1_reg_896 == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign buf_V_0_address1 = zext_ln324_fu_700_p1;

assign buf_V_1_address1 = zext_ln324_fu_700_p1;

assign buf_V_2_address1 = zext_ln324_fu_700_p1;

assign cmp_i_i161_i_i_i_fu_652_p2 = ((empty_43_reg_351 < 11'd1080) ? 1'b1 : 1'b0);

assign icmp_ln334_fu_571_p2 = ((empty_43_reg_351 == 11'd1081) ? 1'b1 : 1'b0);

assign icmp_ln874_1_fu_778_p2 = ((add_ln695_1_fu_760_p2 == 13'd3) ? 1'b1 : 1'b0);

assign icmp_ln874_2_fu_792_p2 = ((add_ln695_2_fu_766_p2 == 13'd2) ? 1'b1 : 1'b0);

assign icmp_ln874_3_fu_806_p2 = ((add_ln695_3_fu_772_p2 == 13'd2) ? 1'b1 : 1'b0);

assign icmp_ln874_4_fu_707_p2 = ((empty_45_reg_399_pp1_iter1_reg == 11'd0) ? 1'b1 : 1'b0);

assign icmp_ln874_fu_607_p2 = ((empty_44_reg_363 == 13'd1) ? 1'b1 : 1'b0);

assign icmp_ln882_1_fu_670_p2 = ((ap_phi_mux_empty_45_phi_fu_403_p4 == 11'd1920) ? 1'b1 : 1'b0);

assign icmp_ln882_fu_554_p2 = ((empty_reg_340 == 11'd1920) ? 1'b1 : 1'b0);

assign nms_mat_data_din = grp_xFFindmax3x3_3_0_0_s_fu_498_ap_return;

assign select_ln348_1_fu_621_p3 = ((icmp_ln874_fu_607_p2[0:0] === 1'b1) ? 2'd0 : empty_41_fu_120);

assign select_ln348_2_fu_629_p3 = ((icmp_ln874_fu_607_p2[0:0] === 1'b1) ? 2'd2 : empty_42_fu_124);

assign select_ln348_fu_613_p3 = ((icmp_ln874_fu_607_p2[0:0] === 1'b1) ? 2'd1 : empty_40_fu_116);

assign select_ln386_fu_784_p3 = ((icmp_ln874_1_fu_778_p2[0:0] === 1'b1) ? 13'd0 : add_ln695_1_fu_760_p2);

assign select_ln389_fu_798_p3 = ((icmp_ln874_2_fu_792_p2[0:0] === 1'b1) ? 13'd0 : add_ln695_2_fu_766_p2);

assign select_ln393_fu_812_p3 = ((icmp_ln874_3_fu_806_p2[0:0] === 1'b1) ? 13'd0 : add_ln695_3_fu_772_p2);

assign start_out = real_start;

assign trunc_ln187_fu_658_p1 = empty_44_reg_363[1:0];

assign trunc_ln188_fu_662_p1 = read_ind635_load_0372530_i_i_reg_375[0:0];

assign trunc_ln204_fu_666_p1 = write_ind628_load_0374529_i_i_reg_387[0:0];

assign zext_ln324_fu_700_p1 = empty_45_reg_399_pp1_iter1_reg;

assign zext_ln538_1_fu_691_p1 = empty_45_reg_399;

assign zext_ln538_2_fu_682_p1 = empty_45_reg_399;

assign zext_ln538_fu_566_p1 = empty_reg_340;

always @ (posedge ap_clk) begin
    zext_ln538_reg_845[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln324_reg_905[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
end

endmodule //edge_canny_detector_xFSuppression3x3_2_0_0_1080_1920_3_0_0_1_5_1_1_1920_5760_5760_s
