`begin_keywords "1800-2017"
`line 1 "ArithmeticRightShiftRegister_NegEdge_2Bit.v" 1
module ArithmeticRightShiftRegister_NegEdge_2Bit (clock, reset, D, Q);
    input clock;
    input reset;
    input [1:0] D;
    output reg [1:0] Q;

`line 7 "ArithmeticRightShiftRegister_NegEdge_2Bit.v" 0
    always @(negedge clock)
    begin
        if (reset)
            Q <= 2'b00;
        else
            Q <= {D[1], D[1:1]};        
    end
endmodule

`line 16 "ArithmeticRightShiftRegister_NegEdge_2Bit.v" 2
