Info: Generated by version: 22.4 build 94
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\data_instruction_ram.ip --synthesis=VERILOG --output-directory=C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\data_instruction_ram --family="Arria 10" --part=10AX115S3F45E2SGE3
Info: data_instruction_ram: "Transforming system: data_instruction_ram"
Info: data_instruction_ram: "Naming system components in system: data_instruction_ram"
Info: data_instruction_ram: "Processing generation queue"
Info: data_instruction_ram: "Generating: data_instruction_ram"
Info: data_instruction_ram: "Generating: data_instruction_ram_altera_avalon_onchip_memory2_1936_haggmgy"
Info: data_instruction_ram: Starting RTL generation for module 'data_instruction_ram_altera_avalon_onchip_memory2_1936_haggmgy'
Info: data_instruction_ram:   Generation command is [exec C:/intelfpga_pro/22.4/quartus/bin64//perl/bin/perl.exe -I C:/intelfpga_pro/22.4/quartus/bin64//perl/lib -I C:/intelfpga_pro/22.4/quartus/sopc_builder/bin/europa -I C:/intelfpga_pro/22.4/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_pro/22.4/quartus/sopc_builder/bin -I C:/intelfpga_pro/22.4/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_pro/22.4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_pro/22.4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=data_instruction_ram_altera_avalon_onchip_memory2_1936_haggmgy --dir=C:/Users/kweldon/AppData/Local/Temp/alt9367_6420528821239069150.dir/0002_data_instruction_ram_gen/ --quartus_dir=C:/intelfpga_pro/22.4/quartus --verilog --config=C:/Users/kweldon/AppData/Local/Temp/alt9367_6420528821239069150.dir/0002_data_instruction_ram_gen//data_instruction_ram_altera_avalon_onchip_memory2_1936_haggmgy_component_configuration.pl  --do_build_sim=0  ]
Info: data_instruction_ram: Done RTL generation for module 'data_instruction_ram_altera_avalon_onchip_memory2_1936_haggmgy'
Info: data_instruction_ram: Done "data_instruction_ram" with 2 modules, 2 files
Info: Finished: Create HDL design files for synthesis
