<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>srcnn</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>6066420713</Best-caseLatency>
            <Average-caseLatency>6066420713</Average-caseLatency>
            <Worst-caseLatency>6066420713</Worst-caseLatency>
            <Best-caseRealTimeLatency>60.664 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>60.664 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>60.664 sec</Worst-caseRealTimeLatency>
            <Interval-min>6066420714</Interval-min>
            <Interval-max>6066420714</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <Loop1>
                <Slack>7.30</Slack>
                <TripCount>4161600</TripCount>
                <Latency>8323200</Latency>
                <AbsoluteTimeLatency>83232000</AbsoluteTimeLatency>
                <IterationLatency>2</IterationLatency>
                <InstanceList/>
            </Loop1>
            <Loop2>
                <Slack>7.30</Slack>
                <TripCount>2080800</TripCount>
                <Latency>4161600</Latency>
                <AbsoluteTimeLatency>41616000</AbsoluteTimeLatency>
                <IterationLatency>2</IterationLatency>
                <InstanceList/>
            </Loop2>
            <Loop3>
                <Slack>7.30</Slack>
                <TripCount>65025</TripCount>
                <Latency>130050</Latency>
                <AbsoluteTimeLatency>1300500</AbsoluteTimeLatency>
                <IterationLatency>2</IterationLatency>
                <InstanceList/>
            </Loop3>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>133</BRAM_18K>
            <DSP>6</DSP>
            <FF>5833</FF>
            <LUT>9401</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>srcnn</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_conv1_fu_279</InstName>
                    <ModuleName>conv1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>279</ID>
                    <BindInstances>add_ln31_fu_562_p2 add_ln32_fu_586_p2 empty_109_fu_602_p2 add_ln94_1_fu_613_p2 add_ln94_fu_629_p2 tmp1_fu_635_p2 empty_110_fu_645_p2 sub_ln102_fu_714_p2 add_ln102_2_fu_728_p2 add_ln95_fu_749_p2 add_ln98_1_fu_767_p2 add_ln98_fu_777_p2 add_ln45_1_fu_873_p2 empty_111_fu_895_p2 add_ln45_fu_907_p2 add_ln48_1_fu_921_p2 add_ln62_7_fu_926_p2 empty_112_fu_935_p2 empty_114_fu_956_p2 add_ln48_fu_968_p2 empty_115_fu_978_p2 add_ln49_fu_994_p2 add_ln52_fu_1010_p2 empty_116_fu_1024_p2 mul_5ns_6ns_10_1_1_U1 add_ln53_fu_1050_p2 add_ln57_fu_1056_p2 add_ln62_9_fu_1066_p2 add_ln62_8_fu_1071_p2 add_ln62_5_fu_1080_p2 add_ln62_fu_1109_p2 add_ln62_6_fu_1134_p2 mac_muladd_24s_12s_36ns_36_4_1_U2 mac_muladd_24s_12s_36ns_36_4_1_U2 add_ln115_5_fu_1192_p2 add_ln119_1_fu_1214_p2 add_ln115_fu_1226_p2 empty_119_fu_1254_p2 empty_120_fu_1279_p2 add_ln119_2_fu_1324_p2 add_ln119_3_fu_1345_p2 add_ln116_fu_1361_p2 empty_122_fu_1367_p2 empty_123_fu_1396_p2 tmp12_fu_1420_p2 add_ln119_4_fu_1464_p2 add_ln117_fu_1480_p2 add_ln119_fu_1490_p2 add_ln120_fu_1495_p2 empty_128_fu_1526_p2 input_fm_buffer_2_0_U output_fm_buffer_1_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv2_fu_293</InstName>
                    <ModuleName>conv2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>293</ID>
                    <BindInstances>add_ln32_fu_562_p2 add_ln33_fu_582_p2 empty_88_fu_598_p2 tmp_fu_623_p2 add_ln109_1_fu_632_p2 add_ln118_fu_654_p2 add_ln109_fu_666_p2 add_ln118_1_fu_676_p2 add_ln118_2_fu_697_p2 add_ln110_fu_713_p2 empty_89_fu_719_p2 empty_90_fu_748_p2 tmp1_fu_758_p2 empty_91_fu_767_p2 add_ln118_3_fu_796_p2 add_ln111_fu_812_p2 empty_93_fu_834_p2 add_ln47_fu_846_p2 add_ln49_fu_868_p2 empty_94_fu_906_p2 empty_96_fu_927_p2 add_ln49_1_fu_939_p2 empty_97_fu_949_p2 add_ln50_fu_965_p2 add_ln62_fu_1040_p2 mul_32s_18s_49_1_1_U12 add_ln65_fu_1067_p2 tmp2_fu_893_p2 add_ln131_2_fu_1099_p2 add_ln135_1_fu_1121_p2 add_ln131_fu_1089_p2 add_ln135_2_fu_1151_p2 add_ln135_3_fu_1172_p2 add_ln132_fu_1188_p2 empty_101_fu_1194_p2 empty_102_fu_1223_p2 tmp3_fu_1233_p2 empty_103_fu_1242_p2 add_ln135_4_fu_1271_p2 add_ln133_fu_1287_p2 add_ln135_fu_1297_p2 add_ln136_fu_1302_p2 empty_107_fu_1333_p2 input_fm_buffer_1_U output_fm_buffer_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv3_fu_307</InstName>
                    <ModuleName>conv3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>307</ID>
                    <BindInstances>add_ln31_fu_619_p2 add_ln32_fu_651_p2 empty_75_fu_667_p2 add_ln106_1_fu_678_p2 add_ln106_2_fu_684_p2 add_ln106_fu_696_p2 add_ln115_fu_706_p2 add_ln115_3_fu_715_p2 mul_10ns_6ns_14_1_1_U21 add_ln107_fu_741_p2 tmp1_fu_747_p2 empty_76_fu_757_p2 sub_ln115_fu_826_p2 add_ln115_4_fu_836_p2 add_ln108_fu_856_p2 add_ln111_1_fu_874_p2 add_ln111_fu_884_p2 add_ln115_1_fu_946_p2 add_ln115_2_fu_955_p2 empty_77_fu_992_p2 add_ln48_fu_1004_p2 empty_78_fu_1014_p2 add_ln49_fu_1030_p2 add_ln52_fu_1046_p2 empty_79_fu_1052_p2 add_ln62_fu_1082_p2 add_ln53_fu_1102_p2 add_ln57_fu_1108_p2 add_ln62_7_fu_1130_p2 ama_addmuladd_10ns_5ns_5ns_5ns_14_4_1_U22 ama_addmuladd_10ns_5ns_5ns_5ns_14_4_1_U22 ama_addmuladd_10ns_5ns_5ns_5ns_14_4_1_U22 add_ln61_fu_1146_p2 add_ln62_8_fu_1152_p2 add_ln62_1_fu_1158_p2 mul_32s_20s_51_1_1_U20 add_ln62_3_fu_1218_p2 add_ln131_fu_1246_p2 add_ln128_fu_1262_p2 empty_81_fu_1268_p2 empty_82_fu_1297_p2 add_ln131_1_fu_1356_p2 add_ln129_fu_1372_p2 empty_87_fu_1384_p2 add_ln79_fu_1404_p2 sub_ln82_fu_1434_p2 add_ln80_fu_1450_p2 add_ln82_2_fu_1506_p2 add_ln83_fu_1510_p2 input_fm_buffer_U output_fm_buffer_0_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>empty_65_fu_355_p2 empty_69_fu_400_p2 empty_73_fu_445_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>conv1</Name>
            <Loops>
                <TILE_J>
                    <TILE_I>
                        <TILE_I.1/>
                        <IN_BUFFER_BY>
                            <IN_BUFFER_BX/>
                        </IN_BUFFER_BY>
                        <NOUT>
                            <TY>
                                <TX>
                                    <KY>
                                        <KX/>
                                    </KY>
                                </TX>
                            </TY>
                        </NOUT>
                        <OUT_BUFFER_NOUT>
                            <OUT_BUFFER_TY>
                                <OUT_BUFFER_TX/>
                            </OUT_BUFFER_TY>
                        </OUT_BUFFER_NOUT>
                        <TILE_I.5/>
                    </TILE_I>
                </TILE_J>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4827573706</Best-caseLatency>
                    <Average-caseLatency>4827573706</Average-caseLatency>
                    <Worst-caseLatency>4827573706</Worst-caseLatency>
                    <Best-caseRealTimeLatency>48.276 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>48.276 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>48.276 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4827573706</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TILE_J>
                        <Name>TILE_J</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15</TripCount>
                        <Latency>4827573705</Latency>
                        <AbsoluteTimeLatency>48.276 sec</AbsoluteTimeLatency>
                        <IterationLatency>321838247</IterationLatency>
                        <PipelineDepth>321838247</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <TILE_I>
                            <Name>TILE_I</Name>
                            <Slack>7.30</Slack>
                            <TripCount>15</TripCount>
                            <Latency>321838245</Latency>
                            <AbsoluteTimeLatency>3.218 sec</AbsoluteTimeLatency>
                            <IterationLatency>21455883</IterationLatency>
                            <PipelineDepth>21455883</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <TILE_I.1>
                                <Name>TILE_I.1</Name>
                                <Slack>7.30</Slack>
                                <TripCount>312</TripCount>
                                <Latency>312</Latency>
                                <AbsoluteTimeLatency>3.120 us</AbsoluteTimeLatency>
                                <IterationLatency>1</IterationLatency>
                                <PipelineDepth>1</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </TILE_I.1>
                            <IN_BUFFER_BY>
                                <Name>IN_BUFFER_BY</Name>
                                <Slack>7.30</Slack>
                                <TripCount>25</TripCount>
                                <Latency>6925</Latency>
                                <AbsoluteTimeLatency>69.250 us</AbsoluteTimeLatency>
                                <IterationLatency>277</IterationLatency>
                                <PipelineDepth>277</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <IN_BUFFER_BX>
                                    <Name>IN_BUFFER_BX</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>25</TripCount>
                                    <Latency>275</Latency>
                                    <AbsoluteTimeLatency>2.750 us</AbsoluteTimeLatency>
                                    <IterationLatency>11</IterationLatency>
                                    <PipelineDepth>11</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                </IN_BUFFER_BX>
                            </IN_BUFFER_BY>
                            <NOUT>
                                <Name>NOUT</Name>
                                <Slack>7.30</Slack>
                                <TripCount>64</TripCount>
                                <Latency>21365184</Latency>
                                <AbsoluteTimeLatency>0.214 sec</AbsoluteTimeLatency>
                                <IterationLatency>333831</IterationLatency>
                                <PipelineDepth>333831</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <TY>
                                    <Name>TY</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>17</TripCount>
                                    <Latency>333829</Latency>
                                    <AbsoluteTimeLatency>3.338 ms</AbsoluteTimeLatency>
                                    <IterationLatency>19637</IterationLatency>
                                    <PipelineDepth>19637</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <TX>
                                        <Name>TX</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>17</TripCount>
                                        <Latency>19635</Latency>
                                        <AbsoluteTimeLatency>0.196 ms</AbsoluteTimeLatency>
                                        <IterationLatency>1155</IterationLatency>
                                        <PipelineDepth>1155</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                        <KY>
                                            <Name>KY</Name>
                                            <Slack>7.30</Slack>
                                            <TripCount>9</TripCount>
                                            <Latency>1152</Latency>
                                            <AbsoluteTimeLatency>11.520 us</AbsoluteTimeLatency>
                                            <IterationLatency>128</IterationLatency>
                                            <PipelineDepth>128</PipelineDepth>
                                            <PipelineType>no</PipelineType>
                                            <InstanceList/>
                                            <KX>
                                                <Name>KX</Name>
                                                <Slack>7.30</Slack>
                                                <TripCount>9</TripCount>
                                                <Latency>126</Latency>
                                                <AbsoluteTimeLatency>1.260 us</AbsoluteTimeLatency>
                                                <IterationLatency>14</IterationLatency>
                                                <PipelineDepth>14</PipelineDepth>
                                                <PipelineType>no</PipelineType>
                                                <InstanceList/>
                                            </KX>
                                        </KY>
                                    </TX>
                                </TY>
                            </NOUT>
                            <OUT_BUFFER_NOUT>
                                <Name>OUT_BUFFER_NOUT</Name>
                                <Slack>7.30</Slack>
                                <TripCount>64</TripCount>
                                <Latency>64960</Latency>
                                <AbsoluteTimeLatency>0.650 ms</AbsoluteTimeLatency>
                                <IterationLatency>1015</IterationLatency>
                                <PipelineDepth>1015</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <OUT_BUFFER_TY>
                                    <Name>OUT_BUFFER_TY</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>17</TripCount>
                                    <Latency>1003</Latency>
                                    <AbsoluteTimeLatency>10.030 us</AbsoluteTimeLatency>
                                    <IterationLatency>59</IterationLatency>
                                    <PipelineDepth>59</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <OUT_BUFFER_TX>
                                        <Name>OUT_BUFFER_TX</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>17</TripCount>
                                        <Latency>51</Latency>
                                        <AbsoluteTimeLatency>0.510 us</AbsoluteTimeLatency>
                                        <IterationLatency>3</IterationLatency>
                                        <PipelineDepth>3</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                    </OUT_BUFFER_TX>
                                </OUT_BUFFER_TY>
                            </OUT_BUFFER_NOUT>
                            <TILE_I.5>
                                <Name>TILE_I.5</Name>
                                <Slack>7.30</Slack>
                                <TripCount>18496</TripCount>
                                <Latency>18496</Latency>
                                <AbsoluteTimeLatency>0.185 ms</AbsoluteTimeLatency>
                                <IterationLatency>1</IterationLatency>
                                <PipelineDepth>1</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </TILE_I.5>
                        </TILE_I>
                    </TILE_J>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>40</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>13</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1042</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2306</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_J" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_562_p2" SOURCE="src/conv1.cpp:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_586_p2" SOURCE="src/conv1.cpp:32" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_I.1" OPTYPE="add" PRAGMA="" RTLNAME="empty_109_fu_602_p2" SOURCE="" URAM="0" VARIABLE="empty_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_BUFFER_BY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_1_fu_613_p2" SOURCE="src/conv1.cpp:94" URAM="0" VARIABLE="add_ln94_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_BUFFER_BY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_fu_629_p2" SOURCE="src/conv1.cpp:94" URAM="0" VARIABLE="add_ln94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_BUFFER_BY" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_fu_635_p2" SOURCE="src/conv1.cpp:94" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_BUFFER_BY" OPTYPE="add" PRAGMA="" RTLNAME="empty_110_fu_645_p2" SOURCE="src/conv1.cpp:94" URAM="0" VARIABLE="empty_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_BUFFER_BY" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln102_fu_714_p2" SOURCE="src/conv1.cpp:102" URAM="0" VARIABLE="sub_ln102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_BUFFER_BX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_2_fu_728_p2" SOURCE="src/conv1.cpp:102" URAM="0" VARIABLE="add_ln102_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_BUFFER_BX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_749_p2" SOURCE="src/conv1.cpp:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_BUFFER_BX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_1_fu_767_p2" SOURCE="src/conv1.cpp:98" URAM="0" VARIABLE="add_ln98_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_BUFFER_BX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_fu_777_p2" SOURCE="src/conv1.cpp:98" URAM="0" VARIABLE="add_ln98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NOUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_1_fu_873_p2" SOURCE="src/conv1.cpp:45" URAM="0" VARIABLE="add_ln45_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NOUT" OPTYPE="add" PRAGMA="" RTLNAME="empty_111_fu_895_p2" SOURCE="src/conv1.cpp:45" URAM="0" VARIABLE="empty_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NOUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_907_p2" SOURCE="src/conv1.cpp:45" URAM="0" VARIABLE="add_ln45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NOUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_1_fu_921_p2" SOURCE="src/conv1.cpp:48" URAM="0" VARIABLE="add_ln48_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NOUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_7_fu_926_p2" SOURCE="src/conv1.cpp:62" URAM="0" VARIABLE="add_ln62_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY" OPTYPE="add" PRAGMA="" RTLNAME="empty_112_fu_935_p2" SOURCE="src/conv1.cpp:45" URAM="0" VARIABLE="empty_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY" OPTYPE="add" PRAGMA="" RTLNAME="empty_114_fu_956_p2" SOURCE="src/conv1.cpp:45" URAM="0" VARIABLE="empty_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_968_p2" SOURCE="src/conv1.cpp:48" URAM="0" VARIABLE="add_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_115_fu_978_p2" SOURCE="src/conv1.cpp:45" URAM="0" VARIABLE="empty_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_994_p2" SOURCE="src/conv1.cpp:49" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_1010_p2" SOURCE="src/conv1.cpp:52" URAM="0" VARIABLE="add_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="empty_116_fu_1024_p2" SOURCE="src/conv1.cpp:52" URAM="0" VARIABLE="empty_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KY" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_6ns_10_1_1_U1" SOURCE="src/conv1.cpp:62" URAM="0" VARIABLE="mul_ln62_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_1050_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_1056_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="add_ln57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_9_fu_1066_p2" SOURCE="src/conv1.cpp:62" URAM="0" VARIABLE="add_ln62_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_8_fu_1071_p2" SOURCE="src/conv1.cpp:62" URAM="0" VARIABLE="add_ln62_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_5_fu_1080_p2" SOURCE="src/conv1.cpp:62" URAM="0" VARIABLE="add_ln62_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_1109_p2" SOURCE="src/conv1.cpp:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_6_fu_1134_p2" SOURCE="src/conv1.cpp:62" URAM="0" VARIABLE="add_ln62_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="KX" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_36ns_36_4_1_U2" SOURCE="src/conv1.cpp:62" URAM="0" VARIABLE="mul_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_36ns_36_4_1_U2" SOURCE="src/conv1.cpp:62" URAM="0" VARIABLE="add_ln62_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_BUFFER_NOUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_5_fu_1192_p2" SOURCE="src/conv1.cpp:115" URAM="0" VARIABLE="add_ln115_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_BUFFER_NOUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_1_fu_1214_p2" SOURCE="src/conv1.cpp:119" URAM="0" VARIABLE="add_ln119_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_BUFFER_NOUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_1226_p2" SOURCE="src/conv1.cpp:115" URAM="0" VARIABLE="add_ln115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_BUFFER_NOUT" OPTYPE="add" PRAGMA="" RTLNAME="empty_119_fu_1254_p2" SOURCE="src/conv1.cpp:115" URAM="0" VARIABLE="empty_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_BUFFER_NOUT" OPTYPE="add" PRAGMA="" RTLNAME="empty_120_fu_1279_p2" SOURCE="src/conv1.cpp:115" URAM="0" VARIABLE="empty_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_BUFFER_TY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_2_fu_1324_p2" SOURCE="src/conv1.cpp:119" URAM="0" VARIABLE="add_ln119_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_BUFFER_TY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_3_fu_1345_p2" SOURCE="src/conv1.cpp:119" URAM="0" VARIABLE="add_ln119_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_BUFFER_TY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_1361_p2" SOURCE="src/conv1.cpp:116" URAM="0" VARIABLE="add_ln116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_BUFFER_TY" OPTYPE="add" PRAGMA="" RTLNAME="empty_122_fu_1367_p2" SOURCE="src/conv1.cpp:116" URAM="0" VARIABLE="empty_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_BUFFER_TY" OPTYPE="sub" PRAGMA="" RTLNAME="empty_123_fu_1396_p2" SOURCE="src/conv1.cpp:116" URAM="0" VARIABLE="empty_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_BUFFER_TY" OPTYPE="add" PRAGMA="" RTLNAME="tmp12_fu_1420_p2" SOURCE="src/conv1.cpp:115" URAM="0" VARIABLE="tmp12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_BUFFER_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_4_fu_1464_p2" SOURCE="src/conv1.cpp:119" URAM="0" VARIABLE="add_ln119_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_BUFFER_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_1480_p2" SOURCE="src/conv1.cpp:117" URAM="0" VARIABLE="add_ln117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_BUFFER_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_fu_1490_p2" SOURCE="src/conv1.cpp:119" URAM="0" VARIABLE="add_ln119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_BUFFER_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_1495_p2" SOURCE="src/conv1.cpp:120" URAM="0" VARIABLE="add_ln120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_I.5" OPTYPE="add" PRAGMA="" RTLNAME="empty_128_fu_1526_p2" SOURCE="" URAM="0" VARIABLE="empty_128"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_fm_buffer_2_0_U" SOURCE="" URAM="0" VARIABLE="input_fm_buffer_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="38" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_fm_buffer_1_U" SOURCE="" URAM="0" VARIABLE="output_fm_buffer_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2</Name>
            <Loops>
                <TJ>
                    <TI>
                        <TI.1/>
                        <VITIS_LOOP_109_1>
                            <VITIS_LOOP_110_2>
                                <VITIS_LOOP_111_3/>
                            </VITIS_LOOP_110_2>
                        </VITIS_LOOP_109_1>
                        <NOUT>
                            <TY>
                                <TX>
                                    <NIN/>
                                </TX>
                            </TY>
                        </NOUT>
                        <VITIS_LOOP_131_1>
                            <VITIS_LOOP_132_2>
                                <VITIS_LOOP_133_3/>
                            </VITIS_LOOP_132_2>
                        </VITIS_LOOP_131_1>
                        <TI.5/>
                    </TI>
                </TJ>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>449153806</Best-caseLatency>
                    <Average-caseLatency>449153806</Average-caseLatency>
                    <Worst-caseLatency>449153806</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.492 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.492 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.492 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>449153806</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TJ>
                        <Name>TJ</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15</TripCount>
                        <Latency>449153805</Latency>
                        <AbsoluteTimeLatency>4.492 sec</AbsoluteTimeLatency>
                        <IterationLatency>29943587</IterationLatency>
                        <PipelineDepth>29943587</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <TI>
                            <Name>TI</Name>
                            <Slack>7.30</Slack>
                            <TripCount>15</TripCount>
                            <Latency>29943585</Latency>
                            <AbsoluteTimeLatency>0.299 sec</AbsoluteTimeLatency>
                            <IterationLatency>1996239</IterationLatency>
                            <PipelineDepth>1996239</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <TI.1>
                                <Name>TI.1</Name>
                                <Slack>7.30</Slack>
                                <TripCount>18496</TripCount>
                                <Latency>18496</Latency>
                                <AbsoluteTimeLatency>0.185 ms</AbsoluteTimeLatency>
                                <IterationLatency>1</IterationLatency>
                                <PipelineDepth>1</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </TI.1>
                            <VITIS_LOOP_109_1>
                                <Name>VITIS_LOOP_109_1</Name>
                                <Slack>7.30</Slack>
                                <TripCount>64</TripCount>
                                <Latency>66496</Latency>
                                <AbsoluteTimeLatency>0.665 ms</AbsoluteTimeLatency>
                                <IterationLatency>1039</IterationLatency>
                                <PipelineDepth>1039</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <VITIS_LOOP_110_2>
                                    <Name>VITIS_LOOP_110_2</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>17</TripCount>
                                    <Latency>1037</Latency>
                                    <AbsoluteTimeLatency>10.370 us</AbsoluteTimeLatency>
                                    <IterationLatency>61</IterationLatency>
                                    <PipelineDepth>61</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <VITIS_LOOP_111_3>
                                        <Name>VITIS_LOOP_111_3</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>17</TripCount>
                                        <Latency>51</Latency>
                                        <AbsoluteTimeLatency>0.510 us</AbsoluteTimeLatency>
                                        <IterationLatency>3</IterationLatency>
                                        <PipelineDepth>3</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                    </VITIS_LOOP_111_3>
                                </VITIS_LOOP_110_2>
                            </VITIS_LOOP_109_1>
                            <NOUT>
                                <Name>NOUT</Name>
                                <Slack>7.30</Slack>
                                <TripCount>32</TripCount>
                                <Latency>1869792</Latency>
                                <AbsoluteTimeLatency>18.698 ms</AbsoluteTimeLatency>
                                <IterationLatency>58431</IterationLatency>
                                <PipelineDepth>58431</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <TY>
                                    <Name>TY</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>17</TripCount>
                                    <Latency>58429</Latency>
                                    <AbsoluteTimeLatency>0.584 ms</AbsoluteTimeLatency>
                                    <IterationLatency>3437</IterationLatency>
                                    <PipelineDepth>3437</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <TX>
                                        <Name>TX</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>17</TripCount>
                                        <Latency>3435</Latency>
                                        <AbsoluteTimeLatency>34.350 us</AbsoluteTimeLatency>
                                        <IterationLatency>202</IterationLatency>
                                        <PipelineDepth>202</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                        <NIN>
                                            <Name>NIN</Name>
                                            <Slack>7.30</Slack>
                                            <TripCount>64</TripCount>
                                            <Latency>192</Latency>
                                            <AbsoluteTimeLatency>1.920 us</AbsoluteTimeLatency>
                                            <IterationLatency>3</IterationLatency>
                                            <PipelineDepth>3</PipelineDepth>
                                            <PipelineType>no</PipelineType>
                                            <InstanceList/>
                                        </NIN>
                                    </TX>
                                </TY>
                            </NOUT>
                            <VITIS_LOOP_131_1>
                                <Name>VITIS_LOOP_131_1</Name>
                                <Slack>7.30</Slack>
                                <TripCount>32</TripCount>
                                <Latency>32193</Latency>
                                <AbsoluteTimeLatency>0.322 ms</AbsoluteTimeLatency>
                                <IterationLatency>1006</IterationLatency>
                                <PipelineDepth>1006</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <VITIS_LOOP_132_2>
                                    <Name>VITIS_LOOP_132_2</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>17</TripCount>
                                    <Latency>1003</Latency>
                                    <AbsoluteTimeLatency>10.030 us</AbsoluteTimeLatency>
                                    <IterationLatency>59</IterationLatency>
                                    <PipelineDepth>59</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <VITIS_LOOP_133_3>
                                        <Name>VITIS_LOOP_133_3</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>17</TripCount>
                                        <Latency>51</Latency>
                                        <AbsoluteTimeLatency>0.510 us</AbsoluteTimeLatency>
                                        <IterationLatency>3</IterationLatency>
                                        <PipelineDepth>3</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                    </VITIS_LOOP_133_3>
                                </VITIS_LOOP_132_2>
                            </VITIS_LOOP_131_1>
                            <TI.5>
                                <Name>TI.5</Name>
                                <Slack>7.30</Slack>
                                <TripCount>9248</TripCount>
                                <Latency>9248</Latency>
                                <AbsoluteTimeLatency>92.480 us</AbsoluteTimeLatency>
                                <IterationLatency>1</IterationLatency>
                                <PipelineDepth>1</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </TI.5>
                        </TI>
                    </TJ>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>60</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>20</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1175</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1993</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TJ" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_562_p2" SOURCE="src/conv2.cpp:32" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TI" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_582_p2" SOURCE="src/conv2.cpp:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TI.1" OPTYPE="add" PRAGMA="" RTLNAME="empty_88_fu_598_p2" SOURCE="" URAM="0" VARIABLE="empty_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TI" OPTYPE="add" PRAGMA="" RTLNAME="tmp_fu_623_p2" SOURCE="src/conv2.cpp:109" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_1_fu_632_p2" SOURCE="src/conv2.cpp:109" URAM="0" VARIABLE="add_ln109_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_654_p2" SOURCE="src/conv2.cpp:118" URAM="0" VARIABLE="add_ln118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_666_p2" SOURCE="src/conv2.cpp:109" URAM="0" VARIABLE="add_ln109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_1_fu_676_p2" SOURCE="src/conv2.cpp:118" URAM="0" VARIABLE="add_ln118_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_2_fu_697_p2" SOURCE="src/conv2.cpp:118" URAM="0" VARIABLE="add_ln118_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_713_p2" SOURCE="src/conv2.cpp:110" URAM="0" VARIABLE="add_ln110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_89_fu_719_p2" SOURCE="src/conv2.cpp:110" URAM="0" VARIABLE="empty_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_2" OPTYPE="sub" PRAGMA="" RTLNAME="empty_90_fu_748_p2" SOURCE="src/conv2.cpp:110" URAM="0" VARIABLE="empty_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_2" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_fu_758_p2" SOURCE="src/conv2.cpp:109" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_91_fu_767_p2" SOURCE="src/conv2.cpp:109" URAM="0" VARIABLE="empty_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_3_fu_796_p2" SOURCE="src/conv2.cpp:118" URAM="0" VARIABLE="add_ln118_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_812_p2" SOURCE="src/conv2.cpp:111" URAM="0" VARIABLE="add_ln111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NOUT" OPTYPE="add" PRAGMA="" RTLNAME="empty_93_fu_834_p2" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="empty_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NOUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_846_p2" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NOUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_868_p2" SOURCE="src/conv2.cpp:49" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY" OPTYPE="add" PRAGMA="" RTLNAME="empty_94_fu_906_p2" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="empty_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY" OPTYPE="add" PRAGMA="" RTLNAME="empty_96_fu_927_p2" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="empty_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_1_fu_939_p2" SOURCE="src/conv2.cpp:49" URAM="0" VARIABLE="add_ln49_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_97_fu_949_p2" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="empty_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_965_p2" SOURCE="src/conv2.cpp:50" URAM="0" VARIABLE="add_ln50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NIN" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_1040_p2" SOURCE="src/conv2.cpp:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="NIN" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U12" SOURCE="src/conv2.cpp:65" URAM="0" VARIABLE="mul_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NIN" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_1067_p2" SOURCE="src/conv2.cpp:65" URAM="0" VARIABLE="add_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TI" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_fu_893_p2" SOURCE="src/conv2.cpp:109" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_2_fu_1099_p2" SOURCE="src/conv2.cpp:131" URAM="0" VARIABLE="add_ln131_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_1_fu_1121_p2" SOURCE="src/conv2.cpp:135" URAM="0" VARIABLE="add_ln135_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_fu_1089_p2" SOURCE="src/conv2.cpp:131" URAM="0" VARIABLE="add_ln131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_2_fu_1151_p2" SOURCE="src/conv2.cpp:135" URAM="0" VARIABLE="add_ln135_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_3_fu_1172_p2" SOURCE="src/conv2.cpp:135" URAM="0" VARIABLE="add_ln135_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_fu_1188_p2" SOURCE="src/conv2.cpp:132" URAM="0" VARIABLE="add_ln132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_101_fu_1194_p2" SOURCE="src/conv2.cpp:132" URAM="0" VARIABLE="empty_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_2" OPTYPE="sub" PRAGMA="" RTLNAME="empty_102_fu_1223_p2" SOURCE="src/conv2.cpp:132" URAM="0" VARIABLE="empty_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_2" OPTYPE="add" PRAGMA="" RTLNAME="tmp3_fu_1233_p2" SOURCE="src/conv2.cpp:131" URAM="0" VARIABLE="tmp3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_103_fu_1242_p2" SOURCE="src/conv2.cpp:131" URAM="0" VARIABLE="empty_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_133_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_4_fu_1271_p2" SOURCE="src/conv2.cpp:135" URAM="0" VARIABLE="add_ln135_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_133_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_fu_1287_p2" SOURCE="src/conv2.cpp:133" URAM="0" VARIABLE="add_ln133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_133_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_fu_1297_p2" SOURCE="src/conv2.cpp:135" URAM="0" VARIABLE="add_ln135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_133_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_fu_1302_p2" SOURCE="src/conv2.cpp:136" URAM="0" VARIABLE="add_ln136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TI.5" OPTYPE="add" PRAGMA="" RTLNAME="empty_107_fu_1333_p2" SOURCE="" URAM="0" VARIABLE="empty_107"/>
                <BindNode BINDTYPE="storage" BRAM="38" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_fm_buffer_1_U" SOURCE="" URAM="0" VARIABLE="input_fm_buffer_1"/>
                <BindNode BINDTYPE="storage" BRAM="22" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_fm_buffer_U" SOURCE="" URAM="0" VARIABLE="output_fm_buffer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3</Name>
            <Loops>
                <VITIS_LOOP_31_1>
                    <VITIS_LOOP_32_2>
                        <VITIS_LOOP_32_2.1/>
                        <VITIS_LOOP_106_1>
                            <VITIS_LOOP_107_2>
                                <VITIS_LOOP_108_3/>
                            </VITIS_LOOP_107_2>
                        </VITIS_LOOP_106_1>
                        <VITIS_LOOP_48_4>
                            <VITIS_LOOP_49_5>
                                <VITIS_LOOP_52_6>
                                    <VITIS_LOOP_53_7>
                                        <VITIS_LOOP_61_8/>
                                    </VITIS_LOOP_53_7>
                                </VITIS_LOOP_52_6>
                            </VITIS_LOOP_49_5>
                        </VITIS_LOOP_48_4>
                        <VITIS_LOOP_128_2>
                            <VITIS_LOOP_129_3/>
                        </VITIS_LOOP_128_2>
                        <VITIS_LOOP_32_2.5/>
                    </VITIS_LOOP_32_2>
                </VITIS_LOOP_31_1>
                <VITIS_LOOP_79_10>
                    <VITIS_LOOP_80_11/>
                </VITIS_LOOP_79_10>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>777078317</Best-caseLatency>
                    <Average-caseLatency>777078317</Average-caseLatency>
                    <Worst-caseLatency>777078317</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.771 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.771 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.771 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>777078317</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_31_1>
                        <Name>VITIS_LOOP_31_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15</TripCount>
                        <Latency>775972380</Latency>
                        <AbsoluteTimeLatency>7.760 sec</AbsoluteTimeLatency>
                        <IterationLatency>51731492</IterationLatency>
                        <PipelineDepth>51731492</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_32_2>
                            <Name>VITIS_LOOP_32_2</Name>
                            <Slack>7.30</Slack>
                            <TripCount>15</TripCount>
                            <Latency>51731490</Latency>
                            <AbsoluteTimeLatency>0.517 sec</AbsoluteTimeLatency>
                            <IterationLatency>3448766</IterationLatency>
                            <PipelineDepth>3448766</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_32_2.1>
                                <Name>VITIS_LOOP_32_2.1</Name>
                                <Slack>7.30</Slack>
                                <TripCount>14112</TripCount>
                                <Latency>14112</Latency>
                                <AbsoluteTimeLatency>0.141 ms</AbsoluteTimeLatency>
                                <IterationLatency>1</IterationLatency>
                                <PipelineDepth>1</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </VITIS_LOOP_32_2.1>
                            <VITIS_LOOP_106_1>
                                <Name>VITIS_LOOP_106_1</Name>
                                <Slack>7.30</Slack>
                                <TripCount>32</TripCount>
                                <Latency>156640</Latency>
                                <AbsoluteTimeLatency>1.566 ms</AbsoluteTimeLatency>
                                <IterationLatency>4895</IterationLatency>
                                <PipelineDepth>4895</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <VITIS_LOOP_107_2>
                                    <Name>VITIS_LOOP_107_2</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>21</TripCount>
                                    <Latency>4893</Latency>
                                    <AbsoluteTimeLatency>48.930 us</AbsoluteTimeLatency>
                                    <IterationLatency>233</IterationLatency>
                                    <PipelineDepth>233</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <VITIS_LOOP_108_3>
                                        <Name>VITIS_LOOP_108_3</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>21</TripCount>
                                        <Latency>231</Latency>
                                        <AbsoluteTimeLatency>2.310 us</AbsoluteTimeLatency>
                                        <IterationLatency>11</IterationLatency>
                                        <PipelineDepth>11</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                    </VITIS_LOOP_108_3>
                                </VITIS_LOOP_107_2>
                            </VITIS_LOOP_106_1>
                            <VITIS_LOOP_48_4>
                                <Name>VITIS_LOOP_48_4</Name>
                                <Slack>7.30</Slack>
                                <TripCount>17</TripCount>
                                <Latency>3276716</Latency>
                                <AbsoluteTimeLatency>32.767 ms</AbsoluteTimeLatency>
                                <IterationLatency>192748</IterationLatency>
                                <PipelineDepth>192748</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <VITIS_LOOP_49_5>
                                    <Name>VITIS_LOOP_49_5</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>17</TripCount>
                                    <Latency>192746</Latency>
                                    <AbsoluteTimeLatency>1.927 ms</AbsoluteTimeLatency>
                                    <IterationLatency>11338</IterationLatency>
                                    <PipelineDepth>11338</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <VITIS_LOOP_52_6>
                                        <Name>VITIS_LOOP_52_6</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>5</TripCount>
                                        <Latency>11335</Latency>
                                        <AbsoluteTimeLatency>0.113 ms</AbsoluteTimeLatency>
                                        <IterationLatency>2267</IterationLatency>
                                        <PipelineDepth>2267</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                        <VITIS_LOOP_53_7>
                                            <Name>VITIS_LOOP_53_7</Name>
                                            <Slack>7.30</Slack>
                                            <TripCount>5</TripCount>
                                            <Latency>2265</Latency>
                                            <AbsoluteTimeLatency>22.650 us</AbsoluteTimeLatency>
                                            <IterationLatency>453</IterationLatency>
                                            <PipelineDepth>453</PipelineDepth>
                                            <PipelineType>no</PipelineType>
                                            <InstanceList/>
                                            <VITIS_LOOP_61_8>
                                                <Name>VITIS_LOOP_61_8</Name>
                                                <Slack>7.30</Slack>
                                                <TripCount>32</TripCount>
                                                <Latency>451</Latency>
                                                <AbsoluteTimeLatency>4.510 us</AbsoluteTimeLatency>
                                                <IterationLatency>14</IterationLatency>
                                                <PipelineDepth>14</PipelineDepth>
                                                <PipelineType>no</PipelineType>
                                                <InstanceList/>
                                            </VITIS_LOOP_61_8>
                                        </VITIS_LOOP_53_7>
                                    </VITIS_LOOP_52_6>
                                </VITIS_LOOP_49_5>
                            </VITIS_LOOP_48_4>
                            <VITIS_LOOP_128_2>
                                <Name>VITIS_LOOP_128_2</Name>
                                <Slack>7.30</Slack>
                                <TripCount>17</TripCount>
                                <Latency>1003</Latency>
                                <AbsoluteTimeLatency>10.030 us</AbsoluteTimeLatency>
                                <IterationLatency>59</IterationLatency>
                                <PipelineDepth>59</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <VITIS_LOOP_129_3>
                                    <Name>VITIS_LOOP_129_3</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>17</TripCount>
                                    <Latency>51</Latency>
                                    <AbsoluteTimeLatency>0.510 us</AbsoluteTimeLatency>
                                    <IterationLatency>3</IterationLatency>
                                    <PipelineDepth>3</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                </VITIS_LOOP_129_3>
                            </VITIS_LOOP_128_2>
                            <VITIS_LOOP_32_2.5>
                                <Name>VITIS_LOOP_32_2.5</Name>
                                <Slack>7.30</Slack>
                                <TripCount>289</TripCount>
                                <Latency>289</Latency>
                                <AbsoluteTimeLatency>2.890 us</AbsoluteTimeLatency>
                                <IterationLatency>1</IterationLatency>
                                <PipelineDepth>1</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </VITIS_LOOP_32_2.5>
                        </VITIS_LOOP_32_2>
                    </VITIS_LOOP_31_1>
                    <VITIS_LOOP_79_10>
                        <Name>VITIS_LOOP_79_10</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>1105935</Latency>
                        <AbsoluteTimeLatency>11.059 ms</AbsoluteTimeLatency>
                        <IterationLatency>4337</IterationLatency>
                        <PipelineDepth>4337</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_80_11>
                            <Name>VITIS_LOOP_80_11</Name>
                            <Slack>7.30</Slack>
                            <TripCount>255</TripCount>
                            <Latency>4335</Latency>
                            <AbsoluteTimeLatency>43.350 us</AbsoluteTimeLatency>
                            <IterationLatency>17</IterationLatency>
                            <PipelineDepth>17</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_80_11>
                    </VITIS_LOOP_79_10>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>29</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>10</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1150</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2375</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_619_p2" SOURCE="src/conv3.cpp:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_651_p2" SOURCE="src/conv3.cpp:32" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_2.1" OPTYPE="add" PRAGMA="" RTLNAME="empty_75_fu_667_p2" SOURCE="" URAM="0" VARIABLE="empty_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_106_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_1_fu_678_p2" SOURCE="src/conv3.cpp:106" URAM="0" VARIABLE="add_ln106_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_106_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_2_fu_684_p2" SOURCE="src/conv3.cpp:106" URAM="0" VARIABLE="add_ln106_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_106_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_696_p2" SOURCE="src/conv3.cpp:106" URAM="0" VARIABLE="add_ln106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_106_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_706_p2" SOURCE="src/conv3.cpp:115" URAM="0" VARIABLE="add_ln115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_3_fu_715_p2" SOURCE="src/conv3.cpp:115" URAM="0" VARIABLE="add_ln115_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_6ns_14_1_1_U21" SOURCE="src/conv3.cpp:107" URAM="0" VARIABLE="mul_ln107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_fu_741_p2" SOURCE="src/conv3.cpp:107" URAM="0" VARIABLE="add_ln107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_2" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_fu_747_p2" SOURCE="src/conv3.cpp:107" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_76_fu_757_p2" SOURCE="src/conv3.cpp:107" URAM="0" VARIABLE="empty_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln115_fu_826_p2" SOURCE="src/conv3.cpp:115" URAM="0" VARIABLE="sub_ln115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_4_fu_836_p2" SOURCE="src/conv3.cpp:115" URAM="0" VARIABLE="add_ln115_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_856_p2" SOURCE="src/conv3.cpp:108" URAM="0" VARIABLE="add_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_1_fu_874_p2" SOURCE="src/conv3.cpp:111" URAM="0" VARIABLE="add_ln111_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_884_p2" SOURCE="src/conv3.cpp:111" URAM="0" VARIABLE="add_ln111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_1_fu_946_p2" SOURCE="src/conv3.cpp:115" URAM="0" VARIABLE="add_ln115_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_2_fu_955_p2" SOURCE="src/conv3.cpp:115" URAM="0" VARIABLE="add_ln115_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_77_fu_992_p2" SOURCE="src/conv3.cpp:48" URAM="0" VARIABLE="empty_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_1004_p2" SOURCE="src/conv3.cpp:48" URAM="0" VARIABLE="add_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_78_fu_1014_p2" SOURCE="src/conv3.cpp:48" URAM="0" VARIABLE="empty_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_1030_p2" SOURCE="src/conv3.cpp:49" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_1046_p2" SOURCE="src/conv3.cpp:52" URAM="0" VARIABLE="add_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="empty_79_fu_1052_p2" SOURCE="src/conv3.cpp:52" URAM="0" VARIABLE="empty_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_1082_p2" SOURCE="src/conv3.cpp:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_1102_p2" SOURCE="src/conv3.cpp:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_1108_p2" SOURCE="src/conv3.cpp:57" URAM="0" VARIABLE="add_ln57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_7_fu_1130_p2" SOURCE="src/conv3.cpp:62" URAM="0" VARIABLE="add_ln62_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_61_8" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_10ns_5ns_5ns_5ns_14_4_1_U22" SOURCE="src/conv3.cpp:62" URAM="0" VARIABLE="add_ln62_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_61_8" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_10ns_5ns_5ns_5ns_14_4_1_U22" SOURCE="src/conv3.cpp:62" URAM="0" VARIABLE="mul_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_61_8" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_10ns_5ns_5ns_5ns_14_4_1_U22" SOURCE="src/conv3.cpp:62" URAM="0" VARIABLE="add_ln62_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_1146_p2" SOURCE="src/conv3.cpp:61" URAM="0" VARIABLE="add_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_8_fu_1152_p2" SOURCE="src/conv3.cpp:62" URAM="0" VARIABLE="add_ln62_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_1_fu_1158_p2" SOURCE="src/conv3.cpp:62" URAM="0" VARIABLE="add_ln62_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_20s_51_1_1_U20" SOURCE="src/conv3.cpp:62" URAM="0" VARIABLE="mul_ln62_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_3_fu_1218_p2" SOURCE="src/conv3.cpp:62" URAM="0" VARIABLE="add_ln62_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_128_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_fu_1246_p2" SOURCE="src/conv3.cpp:131" URAM="0" VARIABLE="add_ln131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_128_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln128_fu_1262_p2" SOURCE="src/conv3.cpp:128" URAM="0" VARIABLE="add_ln128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_128_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_81_fu_1268_p2" SOURCE="src/conv3.cpp:128" URAM="0" VARIABLE="empty_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_128_2" OPTYPE="sub" PRAGMA="" RTLNAME="empty_82_fu_1297_p2" SOURCE="src/conv3.cpp:128" URAM="0" VARIABLE="empty_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_129_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_1_fu_1356_p2" SOURCE="src/conv3.cpp:131" URAM="0" VARIABLE="add_ln131_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_129_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln129_fu_1372_p2" SOURCE="src/conv3.cpp:129" URAM="0" VARIABLE="add_ln129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_2.5" OPTYPE="add" PRAGMA="" RTLNAME="empty_87_fu_1384_p2" SOURCE="" URAM="0" VARIABLE="empty_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_79_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_1404_p2" SOURCE="src/conv3.cpp:79" URAM="0" VARIABLE="add_ln79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_79_10" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln82_fu_1434_p2" SOURCE="src/conv3.cpp:82" URAM="0" VARIABLE="sub_ln82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_1450_p2" SOURCE="src/conv3.cpp:80" URAM="0" VARIABLE="add_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_2_fu_1506_p2" SOURCE="src/conv3.cpp:82" URAM="0" VARIABLE="add_ln82_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_fu_1510_p2" SOURCE="src/conv3.cpp:83" URAM="0" VARIABLE="add_ln83"/>
                <BindNode BINDTYPE="storage" BRAM="28" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_fm_buffer_U" SOURCE="" URAM="0" VARIABLE="input_fm_buffer"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_fm_buffer_0_U" SOURCE="" URAM="0" VARIABLE="output_fm_buffer_0"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>srcnn</Name>
            <Loops>
                <Loop1/>
                <Loop2/>
                <Loop3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6066420713</Best-caseLatency>
                    <Average-caseLatency>6066420713</Average-caseLatency>
                    <Worst-caseLatency>6066420713</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.664 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.664 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.664 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6066420714</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4161600</TripCount>
                        <Latency>8323200</Latency>
                        <AbsoluteTimeLatency>83.232 ms</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </Loop1>
                    <Loop2>
                        <Name>Loop 2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2080800</TripCount>
                        <Latency>4161600</Latency>
                        <AbsoluteTimeLatency>41.616 ms</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </Loop2>
                    <Loop3>
                        <Name>Loop 3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65025</TripCount>
                        <Latency>130050</Latency>
                        <AbsoluteTimeLatency>1.300 ms</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </Loop3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>133</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>46</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>5833</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>9401</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_65_fu_355_p2" SOURCE="" URAM="0" VARIABLE="empty_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 2" OPTYPE="add" PRAGMA="" RTLNAME="empty_69_fu_400_p2" SOURCE="" URAM="0" VARIABLE="empty_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 3" OPTYPE="add" PRAGMA="" RTLNAME="empty_73_fu_445_p2" SOURCE="" URAM="0" VARIABLE="empty_73"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export output="C:/SPB_Data/ELEN90096-Group-2"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="input_ftmap" index="0" direction="inout" srcType="ap_fixed&lt;24, 2, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="input_ftmap_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="input_ftmap_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_weights" index="1" direction="inout" srcType="ap_fixed&lt;12, 1, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="conv1_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv1_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_biases" index="2" direction="inout" srcType="ap_fixed&lt;10, 1, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="conv1_biases_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv1_biases_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_output_ftmap" index="3" direction="inout" srcType="ap_fixed&lt;32, 3, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="conv1_output_ftmap_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv1_output_ftmap_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_weights" index="4" direction="inout" srcType="ap_fixed&lt;18, 1, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="conv2_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv2_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_biases" index="5" direction="inout" srcType="ap_fixed&lt;24, 1, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="conv2_biases_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv2_biases_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_output_ftmap" index="6" direction="inout" srcType="ap_fixed&lt;32, 3, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="conv2_output_ftmap_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv2_output_ftmap_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv3_weights" index="7" direction="inout" srcType="ap_fixed&lt;20, 1, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="conv3_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv3_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv3_biases" index="8" direction="inout" srcType="ap_fixed&lt;32, 3, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="conv3_biases_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv3_biases_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_ftmap" index="9" direction="inout" srcType="ap_fixed&lt;32, 3, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="output_ftmap_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="output_ftmap_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="8" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="input_ftmap_1" access="W" description="Data signal of input_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_ftmap" access="W" description="Bit 31 to 0 of input_ftmap"/>
                    </fields>
                </register>
                <register offset="0x14" name="input_ftmap_2" access="W" description="Data signal of input_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_ftmap" access="W" description="Bit 63 to 32 of input_ftmap"/>
                    </fields>
                </register>
                <register offset="0x1c" name="conv1_weights_1" access="W" description="Data signal of conv1_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_weights" access="W" description="Bit 31 to 0 of conv1_weights"/>
                    </fields>
                </register>
                <register offset="0x20" name="conv1_weights_2" access="W" description="Data signal of conv1_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_weights" access="W" description="Bit 63 to 32 of conv1_weights"/>
                    </fields>
                </register>
                <register offset="0x28" name="conv1_biases_1" access="W" description="Data signal of conv1_biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_biases" access="W" description="Bit 31 to 0 of conv1_biases"/>
                    </fields>
                </register>
                <register offset="0x2c" name="conv1_biases_2" access="W" description="Data signal of conv1_biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_biases" access="W" description="Bit 63 to 32 of conv1_biases"/>
                    </fields>
                </register>
                <register offset="0x34" name="conv1_output_ftmap_1" access="W" description="Data signal of conv1_output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_output_ftmap" access="W" description="Bit 31 to 0 of conv1_output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x38" name="conv1_output_ftmap_2" access="W" description="Data signal of conv1_output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_output_ftmap" access="W" description="Bit 63 to 32 of conv1_output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x40" name="conv2_weights_1" access="W" description="Data signal of conv2_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_weights" access="W" description="Bit 31 to 0 of conv2_weights"/>
                    </fields>
                </register>
                <register offset="0x44" name="conv2_weights_2" access="W" description="Data signal of conv2_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_weights" access="W" description="Bit 63 to 32 of conv2_weights"/>
                    </fields>
                </register>
                <register offset="0x4c" name="conv2_biases_1" access="W" description="Data signal of conv2_biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_biases" access="W" description="Bit 31 to 0 of conv2_biases"/>
                    </fields>
                </register>
                <register offset="0x50" name="conv2_biases_2" access="W" description="Data signal of conv2_biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_biases" access="W" description="Bit 63 to 32 of conv2_biases"/>
                    </fields>
                </register>
                <register offset="0x58" name="conv2_output_ftmap_1" access="W" description="Data signal of conv2_output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_output_ftmap" access="W" description="Bit 31 to 0 of conv2_output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x5c" name="conv2_output_ftmap_2" access="W" description="Data signal of conv2_output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_output_ftmap" access="W" description="Bit 63 to 32 of conv2_output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x64" name="conv3_weights_1" access="W" description="Data signal of conv3_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv3_weights" access="W" description="Bit 31 to 0 of conv3_weights"/>
                    </fields>
                </register>
                <register offset="0x68" name="conv3_weights_2" access="W" description="Data signal of conv3_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv3_weights" access="W" description="Bit 63 to 32 of conv3_weights"/>
                    </fields>
                </register>
                <register offset="0x70" name="conv3_biases_1" access="W" description="Data signal of conv3_biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv3_biases" access="W" description="Bit 31 to 0 of conv3_biases"/>
                    </fields>
                </register>
                <register offset="0x74" name="conv3_biases_2" access="W" description="Data signal of conv3_biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv3_biases" access="W" description="Bit 63 to 32 of conv3_biases"/>
                    </fields>
                </register>
                <register offset="0x7c" name="output_ftmap_1" access="W" description="Data signal of output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_ftmap" access="W" description="Bit 31 to 0 of output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x80" name="output_ftmap_2" access="W" description="Data signal of output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_ftmap" access="W" description="Bit 63 to 32 of output_ftmap"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="input_ftmap"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="conv1_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="conv1_biases"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="conv1_output_ftmap"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="conv2_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="conv2_biases"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="conv2_output_ftmap"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="100" argName="conv3_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="conv3_biases"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="124" argName="output_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="input_ftmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="input_ftmap"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv1_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="32" argName="conv1_weights"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv1_biases"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="10" final_bitwidth="32" argName="conv1_biases"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv1_output_ftmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv1_output_ftmap"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv2_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv2_weights"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv2_biases"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="24" final_bitwidth="32" argName="conv2_biases"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv2_output_ftmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv2_output_ftmap"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv3_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv3_weights"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv3_biases"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv3_biases"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="output_ftmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="output_ftmap"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 8, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">input_ftmap_1, 0x10, 32, W, Data signal of input_ftmap, </column>
                    <column name="s_axi_control">input_ftmap_2, 0x14, 32, W, Data signal of input_ftmap, </column>
                    <column name="s_axi_control">conv1_weights_1, 0x1c, 32, W, Data signal of conv1_weights, </column>
                    <column name="s_axi_control">conv1_weights_2, 0x20, 32, W, Data signal of conv1_weights, </column>
                    <column name="s_axi_control">conv1_biases_1, 0x28, 32, W, Data signal of conv1_biases, </column>
                    <column name="s_axi_control">conv1_biases_2, 0x2c, 32, W, Data signal of conv1_biases, </column>
                    <column name="s_axi_control">conv1_output_ftmap_1, 0x34, 32, W, Data signal of conv1_output_ftmap, </column>
                    <column name="s_axi_control">conv1_output_ftmap_2, 0x38, 32, W, Data signal of conv1_output_ftmap, </column>
                    <column name="s_axi_control">conv2_weights_1, 0x40, 32, W, Data signal of conv2_weights, </column>
                    <column name="s_axi_control">conv2_weights_2, 0x44, 32, W, Data signal of conv2_weights, </column>
                    <column name="s_axi_control">conv2_biases_1, 0x4c, 32, W, Data signal of conv2_biases, </column>
                    <column name="s_axi_control">conv2_biases_2, 0x50, 32, W, Data signal of conv2_biases, </column>
                    <column name="s_axi_control">conv2_output_ftmap_1, 0x58, 32, W, Data signal of conv2_output_ftmap, </column>
                    <column name="s_axi_control">conv2_output_ftmap_2, 0x5c, 32, W, Data signal of conv2_output_ftmap, </column>
                    <column name="s_axi_control">conv3_weights_1, 0x64, 32, W, Data signal of conv3_weights, </column>
                    <column name="s_axi_control">conv3_weights_2, 0x68, 32, W, Data signal of conv3_weights, </column>
                    <column name="s_axi_control">conv3_biases_1, 0x70, 32, W, Data signal of conv3_biases, </column>
                    <column name="s_axi_control">conv3_biases_2, 0x74, 32, W, Data signal of conv3_biases, </column>
                    <column name="s_axi_control">output_ftmap_1, 0x7c, 32, W, Data signal of output_ftmap, </column>
                    <column name="s_axi_control">output_ftmap_2, 0x80, 32, W, Data signal of output_ftmap, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_ftmap">inout, ap_fixed&lt;24 2 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="conv1_weights">inout, ap_fixed&lt;12 1 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="conv1_biases">inout, ap_fixed&lt;10 1 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="conv1_output_ftmap">inout, ap_fixed&lt;32 3 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="conv2_weights">inout, ap_fixed&lt;18 1 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="conv2_biases">inout, ap_fixed&lt;24 1 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="conv2_output_ftmap">inout, ap_fixed&lt;32 3 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="conv3_weights">inout, ap_fixed&lt;20 1 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="conv3_biases">inout, ap_fixed&lt;32 3 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="output_ftmap">inout, ap_fixed&lt;32 3 AP_TRN AP_WRAP 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="input_ftmap">m_axi_gmem, interface, , </column>
                    <column name="input_ftmap">s_axi_control, register, offset, name=input_ftmap_1 offset=0x10 range=32</column>
                    <column name="input_ftmap">s_axi_control, register, offset, name=input_ftmap_2 offset=0x14 range=32</column>
                    <column name="conv1_weights">m_axi_gmem, interface, , </column>
                    <column name="conv1_weights">s_axi_control, register, offset, name=conv1_weights_1 offset=0x1c range=32</column>
                    <column name="conv1_weights">s_axi_control, register, offset, name=conv1_weights_2 offset=0x20 range=32</column>
                    <column name="conv1_biases">m_axi_gmem, interface, , </column>
                    <column name="conv1_biases">s_axi_control, register, offset, name=conv1_biases_1 offset=0x28 range=32</column>
                    <column name="conv1_biases">s_axi_control, register, offset, name=conv1_biases_2 offset=0x2c range=32</column>
                    <column name="conv1_output_ftmap">m_axi_gmem, interface, , </column>
                    <column name="conv1_output_ftmap">s_axi_control, register, offset, name=conv1_output_ftmap_1 offset=0x34 range=32</column>
                    <column name="conv1_output_ftmap">s_axi_control, register, offset, name=conv1_output_ftmap_2 offset=0x38 range=32</column>
                    <column name="conv2_weights">m_axi_gmem, interface, , </column>
                    <column name="conv2_weights">s_axi_control, register, offset, name=conv2_weights_1 offset=0x40 range=32</column>
                    <column name="conv2_weights">s_axi_control, register, offset, name=conv2_weights_2 offset=0x44 range=32</column>
                    <column name="conv2_biases">m_axi_gmem, interface, , </column>
                    <column name="conv2_biases">s_axi_control, register, offset, name=conv2_biases_1 offset=0x4c range=32</column>
                    <column name="conv2_biases">s_axi_control, register, offset, name=conv2_biases_2 offset=0x50 range=32</column>
                    <column name="conv2_output_ftmap">m_axi_gmem, interface, , </column>
                    <column name="conv2_output_ftmap">s_axi_control, register, offset, name=conv2_output_ftmap_1 offset=0x58 range=32</column>
                    <column name="conv2_output_ftmap">s_axi_control, register, offset, name=conv2_output_ftmap_2 offset=0x5c range=32</column>
                    <column name="conv3_weights">m_axi_gmem, interface, , </column>
                    <column name="conv3_weights">s_axi_control, register, offset, name=conv3_weights_1 offset=0x64 range=32</column>
                    <column name="conv3_weights">s_axi_control, register, offset, name=conv3_weights_2 offset=0x68 range=32</column>
                    <column name="conv3_biases">m_axi_gmem, interface, , </column>
                    <column name="conv3_biases">s_axi_control, register, offset, name=conv3_biases_1 offset=0x70 range=32</column>
                    <column name="conv3_biases">s_axi_control, register, offset, name=conv3_biases_2 offset=0x74 range=32</column>
                    <column name="output_ftmap">m_axi_gmem, interface, , </column>
                    <column name="output_ftmap">s_axi_control, register, offset, name=output_ftmap_1 offset=0x7c range=32</column>
                    <column name="output_ftmap">s_axi_control, register, offset, name=output_ftmap_2 offset=0x80 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem">write, 17, 32, OUT_BUFFER_TX, src/conv1.cpp:117:19</column>
                    <column name="m_axi_gmem">read, 64, 32, NIN, src/conv2.cpp:62:11</column>
                    <column name="m_axi_gmem">read, 17, 32, VITIS_LOOP_111_3, src/conv2.cpp:111:22</column>
                    <column name="m_axi_gmem">read, 32, 32, VITIS_LOOP_131_1, src/conv2.cpp:131:20</column>
                    <column name="m_axi_gmem">write, 17, 32, VITIS_LOOP_133_3, src/conv2.cpp:133:22</column>
                    <column name="m_axi_gmem">write, 17, 32, VITIS_LOOP_129_3, src/conv3.cpp:129:22</column>
                    <column name="m_axi_gmem">write, 4161600, 32, anonymous, src/srcnn.cpp:34:2</column>
                    <column name="m_axi_gmem">write, 2080800, 32, anonymous, src/srcnn.cpp:35:2</column>
                    <column name="m_axi_gmem">write, 65025, 32, anonymous, src/srcnn.cpp:36:2</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem">output_ftmap, src/conv1.cpp:62:75, write, Widen Fail, , VITIS_LOOP_129_3, src/conv3.cpp:129:22, 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">input_ftmap, src/conv1.cpp:62:75, read, Widen Fail, , VITIS_LOOP_111_3, src/conv2.cpp:111:22, 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">conv1_weights, src/conv1.cpp:62:75, read, Widen Fail, , KX, src/conv1.cpp:53:10, 214-353, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">output_ftmap, src/conv1.cpp:62:75, write, Fail, , VITIS_LOOP_128_2, src/conv3.cpp:128:21, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">input_ftmap, src/conv1.cpp:62:75, read, Fail, , VITIS_LOOP_110_2, src/conv2.cpp:110:21, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">conv1_weights, src/conv1.cpp:62:75, read, Fail, , TX, src/conv1.cpp:49:9, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">conv1_weights, src/conv1.cpp:62:75, read, Inferred, 81, KY, src/conv1.cpp:52:10, , </column>
                    <column name="m_axi_gmem">input_ftmap, src/conv1.cpp:102:34, read, Fail, , VITIS_LOOP_108_3, src/conv3.cpp:108:22, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem">input_ftmap, src/conv1.cpp:102:34, read, Fail, , IN_BUFFER_BX, src/conv1.cpp:95:18, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem">conv1_biases, src/conv1.cpp:115:19, read, Widen Fail, , OUT_BUFFER_NOUT, src/conv1.cpp:115:19, 214-353, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">conv1_biases, src/conv1.cpp:115:19, read, Fail, , TILE_I, src/conv1.cpp:32:11, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem">conv1_biases, src/conv1.cpp:115:19, read, Inferred, 64, OUT_BUFFER_NOUT, src/conv1.cpp:115:19, , </column>
                    <column name="m_axi_gmem">conv2_weights, src/conv1.cpp:117:19, read, Widen Fail, , NIN, src/conv2.cpp:62:11, 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">output_ftmap, src/conv1.cpp:117:19, write, Widen Fail, , OUT_BUFFER_TX, src/conv1.cpp:117:19, 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">conv2_weights, src/conv1.cpp:117:19, read, Fail, , TX, src/conv2.cpp:50:8, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">output_ftmap, src/conv1.cpp:117:19, write, Fail, , OUT_BUFFER_TY, src/conv1.cpp:116:18, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">output_ftmap, src/conv1.cpp:117:19, write, Inferred, 17, OUT_BUFFER_TX, src/conv1.cpp:117:19, , </column>
                    <column name="m_axi_gmem">conv2_weights, src/conv2.cpp:65:74, read, Inferred, 64, NIN, src/conv2.cpp:62:11, , </column>
                    <column name="m_axi_gmem">input_ftmap, src/conv2.cpp:118:34, read, Inferred, 17, VITIS_LOOP_111_3, src/conv2.cpp:111:22, , </column>
                    <column name="m_axi_gmem">conv2_biases, src/conv2.cpp:131:20, read, Widen Fail, , , , , i24 allocated space contains padding. This is unsupported</column>
                    <column name="m_axi_gmem">conv2_biases, src/conv2.cpp:131:20, read, Fail, , TI, src/conv2.cpp:33:6, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem">conv2_biases, src/conv2.cpp:131:20, read, Inferred, 32, VITIS_LOOP_131_1, src/conv2.cpp:131:20, , </column>
                    <column name="m_axi_gmem">output_ftmap, src/conv2.cpp:133:22, write, Widen Fail, , VITIS_LOOP_133_3, src/conv2.cpp:133:22, 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">output_ftmap, src/conv2.cpp:133:22, write, Fail, , VITIS_LOOP_132_2, src/conv2.cpp:132:21, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">output_ftmap, src/conv2.cpp:133:22, write, Inferred, 17, VITIS_LOOP_133_3, src/conv2.cpp:133:22, , </column>
                    <column name="m_axi_gmem">conv3_weights, src/conv3.cpp:62:74, read, Fail, , VITIS_LOOP_61_8, src/conv3.cpp:61:23, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">output_ftmap, src/conv3.cpp:82:28, write, Fail, , VITIS_LOOP_80_11, src/conv3.cpp:80:20, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem">output_ftmap, src/conv3.cpp:82:28, read, Fail, , , , 214-231, Access is clobbered by store</column>
                    <column name="m_axi_gmem">output_ftmap, src/conv3.cpp:131:44, write, Inferred, 17, VITIS_LOOP_129_3, src/conv3.cpp:129:22, , </column>
                    <column name="m_axi_gmem">conv1_output_ftmap, src/srcnn.cpp:34:2, write, Widen Fail, , anonymous, src/srcnn.cpp:34:2, 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">conv1_output_ftmap, src/srcnn.cpp:34:2, write, Inferred, 4161600, anonymous, src/srcnn.cpp:34:2, , </column>
                    <column name="m_axi_gmem">conv2_output_ftmap, src/srcnn.cpp:35:2, write, Widen Fail, , anonymous, src/srcnn.cpp:35:2, 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">conv2_output_ftmap, src/srcnn.cpp:35:2, write, Inferred, 2080800, anonymous, src/srcnn.cpp:35:2, , </column>
                    <column name="m_axi_gmem">output_ftmap, src/srcnn.cpp:36:2, write, Widen Fail, , anonymous, src/srcnn.cpp:36:2, 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">output_ftmap, src/srcnn.cpp:36:2, write, Inferred, 65025, anonymous, src/srcnn.cpp:36:2, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="pipeline" location="src/conv1.cpp:28" status="valid" parentFunction="conv1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/conv2.cpp:28" status="valid" parentFunction="conv2" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/conv3.cpp:28" status="valid" parentFunction="conv3" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:19" status="valid" parentFunction="srcnn" variable="" isDirective="0" options="off"/>
        <Pragma type="interface" location="src/srcnn.cpp:22" status="valid" parentFunction="srcnn" variable="input_ftmap" isDirective="0" options="m_axi port=input_ftmap offset=slave"/>
        <Pragma type="interface" location="src/srcnn.cpp:23" status="valid" parentFunction="srcnn" variable="conv1_weights" isDirective="0" options="m_axi port=conv1_weights offset=slave depth=1"/>
        <Pragma type="interface" location="src/srcnn.cpp:24" status="valid" parentFunction="srcnn" variable="conv1_biases" isDirective="0" options="m_axi port=conv1_biases offset=slave depth=1"/>
        <Pragma type="interface" location="src/srcnn.cpp:25" status="valid" parentFunction="srcnn" variable="conv1_output_ftmap" isDirective="0" options="m_axi port=conv1_output_ftmap offset=slave"/>
        <Pragma type="interface" location="src/srcnn.cpp:26" status="valid" parentFunction="srcnn" variable="conv2_weights" isDirective="0" options="m_axi port=conv2_weights offset=slave depth=1"/>
        <Pragma type="interface" location="src/srcnn.cpp:27" status="valid" parentFunction="srcnn" variable="conv2_biases" isDirective="0" options="m_axi port=conv2_biases offset=slave depth=1"/>
        <Pragma type="interface" location="src/srcnn.cpp:28" status="valid" parentFunction="srcnn" variable="conv2_output_ftmap" isDirective="0" options="m_axi port=conv2_output_ftmap offset=slave"/>
        <Pragma type="interface" location="src/srcnn.cpp:29" status="valid" parentFunction="srcnn" variable="conv3_weights" isDirective="0" options="m_axi port=conv3_weights offset=slave depth=1"/>
        <Pragma type="interface" location="src/srcnn.cpp:30" status="valid" parentFunction="srcnn" variable="conv3_biases" isDirective="0" options="m_axi port=conv3_biases offset=slave depth=1"/>
        <Pragma type="interface" location="src/srcnn.cpp:31" status="valid" parentFunction="srcnn" variable="output_ftmap" isDirective="0" options="m_axi port=output_ftmap offset=slave"/>
        <Pragma type="interface" location="src/srcnn.cpp:32" status="valid" parentFunction="srcnn" variable="return" isDirective="0" options="s_axilite port=return"/>
    </PragmaReport>
</profile>

