# Microprocessor without Interlocked Pipelined Stages
## Subject: Arquitectura de Computadoras
#### 	- Goldman, Nicol√°s
#### 	- Drudi, Leandro

MIPS is a reduced instruction set computer (RISC) instruction set architecture (ISA) developed by MIPS Computer Systems, now MIPS Technologies.

Project developed in verilog using Vivado 2019.2.

![mips-processor](https://i.ibb.co/wC67z9H/image.png)
