vhdl xil_defaultlib "H:/School/Spring2015/EECS443/project_4/proj4/proj4.srcs/sources_1/imports/project_4/memutils.vhd"
vhdl xil_defaultlib "H:/School/Spring2015/EECS443/project_4/proj4/proj4.srcs/sources_1/new/RegFile.vhd"
vhdl xil_defaultlib "H:/School/Spring2015/EECS443/project_4/proj4/proj4.srcs/sources_1/imports/project_4/test.vhd"
verilog xil_defaultlib "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v"
