###############################################################
#  Generated by:      Cadence Encounter 10.11-s096_1
#  OS:                Linux x86_64(Host ID elab1.109)
#  Generated on:      Thu May  5 16:47:30 2016
#  Design:            top
#  Command:           defOut -floorplan ../../../2_DESIGN/0118/netlist/TestC...
###############################################################
VERSION 5.7 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN top ;
UNITS DISTANCE MICRONS 1000 ;

PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 0.000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 3500.000 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 0.000 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 3500.000 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 3500000 3500000 ) ;


TRACKS Y 1000 DO 3499 STEP 1000 LAYER METAL6 ;
TRACKS X 1000 DO 3499 STEP 1000 LAYER METAL6 ;
TRACKS X 1000 DO 3499 STEP 1000 LAYER METAL5 ;
TRACKS Y 1000 DO 3499 STEP 1000 LAYER METAL5 ;
TRACKS Y 1000 DO 3499 STEP 1000 LAYER METAL4 ;
TRACKS X 1000 DO 3499 STEP 1000 LAYER METAL4 ;
TRACKS X 1000 DO 3499 STEP 1000 LAYER METAL3 ;
TRACKS Y 1000 DO 3499 STEP 1000 LAYER METAL3 ;
TRACKS Y 1000 DO 3499 STEP 1000 LAYER METAL2 ;
TRACKS X 1000 DO 3499 STEP 1000 LAYER METAL2 ;
TRACKS X 1000 DO 3499 STEP 1000 LAYER METAL1 ;
TRACKS Y 1000 DO 3499 STEP 1000 LAYER METAL1 ;

GCELLGRID X 3491000 DO 2 STEP 9000 ;
GCELLGRID X 1000 DO 350 STEP 10000 ;
GCELLGRID X 0 DO 2 STEP 1000 ;
GCELLGRID Y 3491000 DO 2 STEP 9000 ;
GCELLGRID Y 1000 DO 350 STEP 10000 ;
GCELLGRID Y 0 DO 2 STEP 1000 ;

COMPONENTS 55 ;
- B1_01 block1 + PLACED ( 2500000 1224700 ) N
 ;
- B1_02 block1 + PLACED ( 3000000 2500000 ) W
 ;
- B1_03 block1 + PLACED ( 2500000 1727500 ) N
 ;
- B1_04 block1 + PLACED ( 0 0 ) S
 ;
- B2_01 block2 + PLACED ( 0 586800 ) S
 ;
- B2_02 block2 + PLACED ( 1614900 2796000 ) W
 ;
- B3_01 block3 + PLACED ( 2390100 2672700 ) FS
 ;
- B4_01 block4 + PLACED ( 1839800 934300 ) E
 ;
- B4_02 block4 + PLACED ( 2053400 514800 ) E
 ;
- B4_03 block4 + PLACED ( 1639800 934300 ) E
 ;
- B4_04 block4 + PLACED ( 1914400 1179600 ) FW
 ;
- B4_05 block4 + PLACED ( 2136700 847700 ) E
 ;
- B4_06 block4 + PLACED ( 1439800 934300 ) E
 ;
- B5_01 block5 + PLACED ( 0 2500000 ) S
 ;
- B5_02 block5 + PLACED ( 0 1400000 ) S
 ;
- B5_03 block5 + PLACED ( 550000 3300000 ) W
 ;
- B5_04 block5 + PLACED ( 350000 2500000 ) FN
 ;
- B5_05 block5 + PLACED ( 350000 1400000 ) S
 ;
- B6_01 block6 + PLACED ( 1581700 1859300 ) E
 ;
- B6_02 block6 + PLACED ( 1881700 1859300 ) E
 ;
- B6_03 block6 + PLACED ( 1281700 1859300 ) E
 ;
- B6_04 block6 + PLACED ( 1881700 1559300 ) W
 ;
- B6_05 block6 + PLACED ( 1581700 1559300 ) W
 ;
- B6_06 block6 + PLACED ( 1281700 1559300 ) W
 ;
- B7_01 block7 + PLACED ( 2158900 267300 ) W
 ;
- B7_02 block7 + PLACED ( 1914200 2396000 ) N
 ;
- B7_03 block7 + PLACED ( 2758900 267300 ) W
 ;
- B7_04 block7 + PLACED ( 2853600 71600 ) E
 ;
- B7_05 block7 + PLACED ( 2653600 71600 ) W
 ;
- B7_06 block7 + PLACED ( 2253600 71600 ) W
 ;
- B7_07 block7 + PLACED ( 1958900 267300 ) E
 ;
- B7_08 block7 + PLACED ( 1758400 2596000 ) S
 ;
- B7_09 block7 + PLACED ( 1622800 2596000 ) S
 ;
- B7_11 block7 + PLACED ( 2358900 267300 ) W
 ;
- B7_12 block7 + PLACED ( 1758400 2396000 ) S
 ;
- B7_13 block7 + PLACED ( 2558900 267300 ) W
 ;
- B7_14 block7 + PLACED ( 2453600 71600 ) E
 ;
- B7_15 block7 + PLACED ( 2053600 71600 ) E
 ;
- B7_16 block7 + PLACED ( 1853600 71600 ) E
 ;
- B7_17 block7 + PLACED ( 2958900 267300 ) W
 ;
- B7_18 block7 + PLACED ( 1914200 2596000 ) N
 ;
- B7_19 block7 + PLACED ( 1622800 2396000 ) S
 ;
- B8___55688_01_ block8 + PLACED ( 2671200 742400 ) N
 ;
- B8___55688_02_ block8 + PLACED ( 2523400 791500 ) N
 ;
- B8___55688_03_ block8 + PLACED ( 1161700 966000 ) N
 ;
- B8___55688_04_ block8 + PLACED ( 3267400 801800 ) S
 ;
- B8___55688_05_ block8 + PLACED ( 1687000 456000 ) N
 ;
- B8___55688_06_ block8 + PLACED ( 3030200 580000 ) S
 ;
- B8___55688_07_ block8 + PLACED ( 1498400 487400 ) N
 ;
- B8___55688_08_ block8 + PLACED ( 1254800 593400 ) N
 ;
- B8___55688_09_ block8 + PLACED ( 2937200 779000 ) S
 ;
- B8___55688_10_ block8 + PLACED ( 2805800 551200 ) S
 ;
- B8___55688_11_ block8 + PLACED ( 3174500 409800 ) S
 ;
- B9_01 block9 + PLACED ( 1241300 2548700 ) N
 ;
- B9_02 block9 + PLACED ( 935400 1561500 ) N
 ;
END COMPONENTS

PINS 30 ;
- VDD1 + NET VDD1 + DIRECTION INPUT + USE POWER
  + LAYER METAL6 ( -5000 0 ) ( 5000 2500 )
  + FIXED ( 1200000 0 ) N ;
- VDD2 + NET VDD2 + DIRECTION INPUT + USE POWER
  + LAYER METAL6 ( -5000 0 ) ( 5000 2500 )
  + FIXED ( 1300000 0 ) N ;
- VDD3 + NET VDD3 + DIRECTION INPUT + USE POWER
  + LAYER METAL6 ( -5000 0 ) ( 5000 2500 )
  + FIXED ( 1400000 0 ) N ;
- VDD4 + NET VDD4 + DIRECTION INPUT + USE POWER
  + LAYER METAL6 ( -5000 0 ) ( 5000 2500 )
  + FIXED ( 1500000 0 ) N ;
- VDD5 + NET VDD5 + DIRECTION INPUT + USE POWER
  + LAYER METAL6 ( -5000 0 ) ( 5000 2500 )
  + FIXED ( 1600000 0 ) N ;
- VDD6 + NET VDD6 + DIRECTION INPUT + USE POWER
  + LAYER METAL6 ( -5000 0 ) ( 5000 2500 )
  + FIXED ( 1800000 0 ) N ;
- VDD7 + NET VDD7 + DIRECTION INPUT + USE POWER
  + LAYER METAL6 ( -5000 0 ) ( 5000 2500 )
  + FIXED ( 2000000 0 ) N ;
- VDD8 + NET VDD8 + DIRECTION INPUT + USE POWER
  + LAYER METAL6 ( -5000 0 ) ( 5000 2500 )
  + FIXED ( 2500000 0 ) N ;
- VDD9 + NET VDD9 + DIRECTION INPUT + USE POWER
  + LAYER METAL6 ( -5000 0 ) ( 5000 2500 )
  + FIXED ( 2800000 0 ) N ;
- VDD10 + NET VDD10 + DIRECTION INPUT + USE POWER
  + LAYER METAL6 ( -5000 0 ) ( 5000 2500 )
  + FIXED ( 3000000 0 ) N ;
- VDD11 + NET VDD11 + DIRECTION INPUT + USE POWER
  + LAYER METAL6 ( -5000 0 ) ( 5000 2500 )
  + FIXED ( 3100000 0 ) N ;
- VDD12 + NET VDD12 + DIRECTION INPUT + USE POWER
  + LAYER METAL6 ( -5000 0 ) ( 5000 2500 )
  + FIXED ( 3200000 0 ) N ;
- VDD13 + NET VDD13 + DIRECTION INPUT + USE POWER
  + LAYER METAL6 ( -5000 0 ) ( 5000 2500 )
  + FIXED ( 3300000 0 ) N ;
- VDD14 + NET VDD14 + DIRECTION INPUT + USE POWER
  + LAYER METAL5 ( -5000 0 ) ( 5000 2500 )
  + FIXED ( 3500000 100000 ) W ;
- VDD15 + NET VDD15 + DIRECTION INPUT + USE POWER
  + LAYER METAL5 ( -5000 0 ) ( 5000 2500 )
  + FIXED ( 3500000 200000 ) W ;
- VDD16 + NET VDD16 + DIRECTION INPUT + USE POWER
  + LAYER METAL5 ( -5000 0 ) ( 5000 2500 )
  + FIXED ( 3500000 300000 ) W ;
- VDD17 + NET VDD17 + DIRECTION INPUT + USE POWER
  + LAYER METAL5 ( -5000 0 ) ( 5000 2500 )
  + FIXED ( 3500000 400000 ) W ;
- VDD18 + NET VDD18 + DIRECTION INPUT + USE POWER
  + LAYER METAL5 ( -5000 0 ) ( 5000 2500 )
  + FIXED ( 3500000 500000 ) W ;
- VDD19 + NET VDD19 + DIRECTION INPUT + USE POWER
  + LAYER METAL5 ( -5000 0 ) ( 5000 2500 )
  + FIXED ( 3500000 600000 ) W ;
- VDD20 + NET VDD20 + DIRECTION INPUT + USE POWER
  + LAYER METAL5 ( -5000 0 ) ( 5000 2500 )
  + FIXED ( 3500000 700000 ) W ;
- VDD21 + NET VDD21 + DIRECTION INPUT + USE POWER
  + LAYER METAL5 ( -5000 0 ) ( 5000 2500 )
  + FIXED ( 3500000 800000 ) W ;
- VDD22 + NET VDD22 + DIRECTION INPUT + USE POWER
  + LAYER METAL5 ( -5000 0 ) ( 5000 2500 )
  + FIXED ( 3500000 900000 ) W ;
- VDD23 + NET VDD23 + DIRECTION INPUT + USE POWER
  + LAYER METAL5 ( -5000 0 ) ( 5000 2500 )
  + FIXED ( 3500000 1000000 ) W ;
- VDD24 + NET VDD24 + DIRECTION INPUT + USE POWER
  + LAYER METAL5 ( -5000 0 ) ( 5000 2500 )
  + FIXED ( 3500000 1100000 ) W ;
- VDD25 + NET VDD25 + DIRECTION INPUT + USE POWER
  + LAYER METAL5 ( -5000 0 ) ( 5000 2500 )
  + FIXED ( 3500000 2300000 ) W ;
- VDD26 + NET VDD26 + DIRECTION INPUT + USE POWER
  + LAYER METAL5 ( -5000 0 ) ( 5000 2500 )
  + FIXED ( 3500000 2350000 ) W ;
- VDD_111a + NET VDD_111a + DIRECTION INPUT + USE POWER
 + PORT
  + LAYER METAL5 ( -5000 0 ) ( 5000 2500 )
  + FIXED ( 3500000 2400000 ) W 
 + PORT
  + LAYER METAL5 ( -5000 0 ) ( 5000 2500 )
  + FIXED ( 0 1250000 ) E
  ;
- VDD_111b + NET VDD_111b + DIRECTION INPUT + USE POWER
 + PORT
  + LAYER METAL5 ( -5000 0 ) ( 5000 2500 )
  + FIXED ( 3500000 2450000 ) W
 + PORT
  + LAYER METAL5 ( -5000 0 ) ( 5000 2500 )
  + FIXED ( 0 1350000 ) E
 ;
END PINS


END DESIGN
