
006_ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000190  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000338  08000340  00010340  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000338  08000338  00010340  2**0
                  CONTENTS
  4 .ARM          00000000  08000338  08000338  00010340  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000338  08000340  00010340  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000338  08000338  00010338  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800033c  0800033c  0001033c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010340  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00010340  2**0
                  CONTENTS
 10 .bss          00000020  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000020  20000020  00020000  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00010340  2**0
                  CONTENTS, READONLY
 13 .debug_info   000000ef  00000000  00000000  0001036a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000084  00000000  00000000  00010459  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000048  00000000  00000000  000104e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000030  00000000  00000000  00010528  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00000fa0  00000000  00000000  00010558  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00000438  00000000  00000000  000114f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00003dbf  00000000  00000000  00011930  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  000156ef  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000054  00000000  00000000  00015744  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000000 	.word	0x20000000
 80001c4:	00000000 	.word	0x00000000
 80001c8:	08000320 	.word	0x08000320

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000004 	.word	0x20000004
 80001e4:	08000320 	.word	0x08000320

080001e8 <main>:
#define ADC1_DR 	(*((volatile uint32_t *)0x4001204C))

volatile uint16_t result = 0;

int main(void)
{
 80001e8:	b480      	push	{r7}
 80001ea:	af00      	add	r7, sp, #0
	//	Clock Configuration
	RCC_AHB1ENR |= BIT(0);				//	Enable Clock to port A
 80001ec:	4b1c      	ldr	r3, [pc, #112]	; (8000260 <main+0x78>)
 80001ee:	681b      	ldr	r3, [r3, #0]
 80001f0:	4a1b      	ldr	r2, [pc, #108]	; (8000260 <main+0x78>)
 80001f2:	f043 0301 	orr.w	r3, r3, #1
 80001f6:	6013      	str	r3, [r2, #0]
	RCC_APB2ENR |= BIT(8);				//	Enable Clock to ADC module 1
 80001f8:	4b1a      	ldr	r3, [pc, #104]	; (8000264 <main+0x7c>)
 80001fa:	681b      	ldr	r3, [r3, #0]
 80001fc:	4a19      	ldr	r2, [pc, #100]	; (8000264 <main+0x7c>)
 80001fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000202:	6013      	str	r3, [r2, #0]

	//	GPIO Configuration
	GPIOA_MODER |= (BIT(2) | BIT(3));	//	Analog mode for PA1
 8000204:	4b18      	ldr	r3, [pc, #96]	; (8000268 <main+0x80>)
 8000206:	681b      	ldr	r3, [r3, #0]
 8000208:	4a17      	ldr	r2, [pc, #92]	; (8000268 <main+0x80>)
 800020a:	f043 030c 	orr.w	r3, r3, #12
 800020e:	6013      	str	r3, [r2, #0]

	//	Configuring ADC module 1
	//	ADC1_CR1 |= BIT(8);				//	Scan mode enabled
	ADC1_CR2 |= BIT(1);					//	Continuous conversion mode
 8000210:	4b16      	ldr	r3, [pc, #88]	; (800026c <main+0x84>)
 8000212:	681b      	ldr	r3, [r3, #0]
 8000214:	4a15      	ldr	r2, [pc, #84]	; (800026c <main+0x84>)
 8000216:	f043 0302 	orr.w	r3, r3, #2
 800021a:	6013      	str	r3, [r2, #0]
	ADC1_SMPR2 |= (7 << 3); 			//	Max sampling time for channel 1
 800021c:	4b14      	ldr	r3, [pc, #80]	; (8000270 <main+0x88>)
 800021e:	681b      	ldr	r3, [r3, #0]
 8000220:	4a13      	ldr	r2, [pc, #76]	; (8000270 <main+0x88>)
 8000222:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 8000226:	6013      	str	r3, [r2, #0]
	ADC1_SQR3 = 1;   					//	Channel 1
 8000228:	4b12      	ldr	r3, [pc, #72]	; (8000274 <main+0x8c>)
 800022a:	2201      	movs	r2, #1
 800022c:	601a      	str	r2, [r3, #0]
	ADC1_CR2 |= BIT(0);					//	Enable ADC
 800022e:	4b0f      	ldr	r3, [pc, #60]	; (800026c <main+0x84>)
 8000230:	681b      	ldr	r3, [r3, #0]
 8000232:	4a0e      	ldr	r2, [pc, #56]	; (800026c <main+0x84>)
 8000234:	f043 0301 	orr.w	r3, r3, #1
 8000238:	6013      	str	r3, [r2, #0]
	ADC1_CR2 |= BIT(30);				//	Starts conversion of regular channels
 800023a:	4b0c      	ldr	r3, [pc, #48]	; (800026c <main+0x84>)
 800023c:	681b      	ldr	r3, [r3, #0]
 800023e:	4a0b      	ldr	r2, [pc, #44]	; (800026c <main+0x84>)
 8000240:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000244:	6013      	str	r3, [r2, #0]

	while(1)
	{
		while (!(ADC1_SR & BIT(1)));  // Wait for EOC
 8000246:	bf00      	nop
 8000248:	4b0b      	ldr	r3, [pc, #44]	; (8000278 <main+0x90>)
 800024a:	681b      	ldr	r3, [r3, #0]
 800024c:	f003 0302 	and.w	r3, r3, #2
 8000250:	2b00      	cmp	r3, #0
 8000252:	d0f9      	beq.n	8000248 <main+0x60>
		result = ADC1_DR;
 8000254:	4b09      	ldr	r3, [pc, #36]	; (800027c <main+0x94>)
 8000256:	681b      	ldr	r3, [r3, #0]
 8000258:	b29a      	uxth	r2, r3
 800025a:	4b09      	ldr	r3, [pc, #36]	; (8000280 <main+0x98>)
 800025c:	801a      	strh	r2, [r3, #0]
		while (!(ADC1_SR & BIT(1)));  // Wait for EOC
 800025e:	e7f2      	b.n	8000246 <main+0x5e>
 8000260:	40023830 	.word	0x40023830
 8000264:	40023844 	.word	0x40023844
 8000268:	40020000 	.word	0x40020000
 800026c:	40012008 	.word	0x40012008
 8000270:	40012010 	.word	0x40012010
 8000274:	40012034 	.word	0x40012034
 8000278:	40012000 	.word	0x40012000
 800027c:	4001204c 	.word	0x4001204c
 8000280:	2000001c 	.word	0x2000001c

08000284 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000284:	480d      	ldr	r0, [pc, #52]	; (80002bc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000286:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000288:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800028c:	480c      	ldr	r0, [pc, #48]	; (80002c0 <LoopForever+0x6>)
  ldr r1, =_edata
 800028e:	490d      	ldr	r1, [pc, #52]	; (80002c4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000290:	4a0d      	ldr	r2, [pc, #52]	; (80002c8 <LoopForever+0xe>)
  movs r3, #0
 8000292:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000294:	e002      	b.n	800029c <LoopCopyDataInit>

08000296 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000296:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000298:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800029a:	3304      	adds	r3, #4

0800029c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800029c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800029e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002a0:	d3f9      	bcc.n	8000296 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002a2:	4a0a      	ldr	r2, [pc, #40]	; (80002cc <LoopForever+0x12>)
  ldr r4, =_ebss
 80002a4:	4c0a      	ldr	r4, [pc, #40]	; (80002d0 <LoopForever+0x16>)
  movs r3, #0
 80002a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002a8:	e001      	b.n	80002ae <LoopFillZerobss>

080002aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002ac:	3204      	adds	r2, #4

080002ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002b0:	d3fb      	bcc.n	80002aa <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002b2:	f000 f811 	bl	80002d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002b6:	f7ff ff97 	bl	80001e8 <main>

080002ba <LoopForever>:

LoopForever:
    b LoopForever
 80002ba:	e7fe      	b.n	80002ba <LoopForever>
  ldr   r0, =_estack
 80002bc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80002c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002c4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002c8:	08000340 	.word	0x08000340
  ldr r2, =_sbss
 80002cc:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002d0:	20000020 	.word	0x20000020

080002d4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002d4:	e7fe      	b.n	80002d4 <ADC_IRQHandler>
	...

080002d8 <__libc_init_array>:
 80002d8:	b570      	push	{r4, r5, r6, lr}
 80002da:	4d0d      	ldr	r5, [pc, #52]	; (8000310 <__libc_init_array+0x38>)
 80002dc:	4c0d      	ldr	r4, [pc, #52]	; (8000314 <__libc_init_array+0x3c>)
 80002de:	1b64      	subs	r4, r4, r5
 80002e0:	10a4      	asrs	r4, r4, #2
 80002e2:	2600      	movs	r6, #0
 80002e4:	42a6      	cmp	r6, r4
 80002e6:	d109      	bne.n	80002fc <__libc_init_array+0x24>
 80002e8:	4d0b      	ldr	r5, [pc, #44]	; (8000318 <__libc_init_array+0x40>)
 80002ea:	4c0c      	ldr	r4, [pc, #48]	; (800031c <__libc_init_array+0x44>)
 80002ec:	f000 f818 	bl	8000320 <_init>
 80002f0:	1b64      	subs	r4, r4, r5
 80002f2:	10a4      	asrs	r4, r4, #2
 80002f4:	2600      	movs	r6, #0
 80002f6:	42a6      	cmp	r6, r4
 80002f8:	d105      	bne.n	8000306 <__libc_init_array+0x2e>
 80002fa:	bd70      	pop	{r4, r5, r6, pc}
 80002fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8000300:	4798      	blx	r3
 8000302:	3601      	adds	r6, #1
 8000304:	e7ee      	b.n	80002e4 <__libc_init_array+0xc>
 8000306:	f855 3b04 	ldr.w	r3, [r5], #4
 800030a:	4798      	blx	r3
 800030c:	3601      	adds	r6, #1
 800030e:	e7f2      	b.n	80002f6 <__libc_init_array+0x1e>
 8000310:	08000338 	.word	0x08000338
 8000314:	08000338 	.word	0x08000338
 8000318:	08000338 	.word	0x08000338
 800031c:	0800033c 	.word	0x0800033c

08000320 <_init>:
 8000320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000322:	bf00      	nop
 8000324:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000326:	bc08      	pop	{r3}
 8000328:	469e      	mov	lr, r3
 800032a:	4770      	bx	lr

0800032c <_fini>:
 800032c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800032e:	bf00      	nop
 8000330:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000332:	bc08      	pop	{r3}
 8000334:	469e      	mov	lr, r3
 8000336:	4770      	bx	lr
