// Seed: 1570878903
module module_0 #(
    parameter id_1 = 32'd81
);
  logic [-1 'h0 : -1 'b0] _id_1;
  wire [id_1 : id_1] id_2;
endmodule
module module_1 (
    input  wor   id_0,
    output uwire id_1,
    input  uwire id_2,
    output wor   id_3,
    input  uwire id_4,
    input  uwire id_5,
    output logic id_6,
    output logic id_7,
    input  uwire id_8,
    output tri   id_9,
    input  wand  id_10
);
  always @(id_2 or posedge -1) begin : LABEL_0
    id_6 <= id_2;
    wait (id_4);
  end
  module_0 modCall_1 ();
  assign id_9 = -1;
  always @(1'b0) id_7 = ~id_8;
  assign id_1 = ~id_0;
  logic id_12;
endmodule
