m255
K4
z2
!s11f vlog 2019.2 2019.04, Apr 16 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time32/sim
vtb_tristate
!s110 1693815292
!i10b 1
!s100 Qb<dg7e:DJ5gM95KzXU5^1
!s11b VHP9NB`X^APVMDoBNEBYL0
Imd@B`FXW_LUAd;T`C12z53
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time33/sim
w1693815208
8/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time33/tb_tristate.v
F/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time33/tb_tristate.v
L0 3
Z2 OP;L;2019.2;69
r1
!s85 0
31
Z3 !s108 1693815292.000000
!s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time33/tb_tristate.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time33/tb_tristate.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
vtristate_buffer_1bit
!s110 1693815293
!i10b 1
!s100 k_C_0C@RkOGL?D1ZXRA3:0
!s11b o[:3`?6@Ji=BP0dGNIIXz3
IOSjo2@SI_fU<3jIXkNCY[2
R0
R1
w1693815207
8/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time33/tristate_buffer_1bit.v
F/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time33/tristate_buffer_1bit.v
L0 1
R2
r1
!s85 0
31
R3
!s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time33/tristate_buffer_1bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time33/tristate_buffer_1bit.v|
!i113 1
R4
R5
