#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5c4c2e2f5c40 .scope module, "tb_decoder" "tb_decoder" 2 3;
 .timescale -9 -12;
v0x5c4c2e31f560_0 .var "i_inst", 31 0;
v0x5c4c2e31f640_0 .net "o_alu_op", 5 0, v0x5c4c2e31e900_0;  1 drivers
v0x5c4c2e31f6e0_0 .net "o_alu_src_a", 0 0, v0x5c4c2e31e9e0_0;  1 drivers
v0x5c4c2e31f780_0 .net "o_alu_src_b", 0 0, v0x5c4c2e31eaa0_0;  1 drivers
v0x5c4c2e31f820_0 .net "o_branch", 0 0, v0x5c4c2e31eb60_0;  1 drivers
v0x5c4c2e31f8c0_0 .net "o_branch_op", 2 0, v0x5c4c2e31ec20_0;  1 drivers
v0x5c4c2e31f960_0 .net "o_mem_write", 0 0, v0x5c4c2e31ed00_0;  1 drivers
v0x5c4c2e31fa30_0 .net "o_opcode", 6 0, L_0x5c4c2e2e5050;  1 drivers
v0x5c4c2e31fb00_0 .net "o_rd_addr", 4 0, L_0x5c4c2e3201a0;  1 drivers
v0x5c4c2e31fbd0_0 .net "o_reg_write", 0 0, v0x5c4c2e31ef80_0;  1 drivers
v0x5c4c2e31fca0_0 .net "o_result_mux", 1 0, v0x5c4c2e31f040_0;  1 drivers
v0x5c4c2e31fd70_0 .net "o_rs1_addr", 4 0, L_0x5c4c2e320490;  1 drivers
v0x5c4c2e31fe40_0 .net "o_rs2_addr", 4 0, L_0x5c4c2e320670;  1 drivers
S_0x5c4c2e2f5dd0 .scope module, "uut" "decoder" 2 24, 3 5 0, S_0x5c4c2e2f5c40;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "i_inst";
    .port_info 1 /OUTPUT 7 "o_opcode";
    .port_info 2 /OUTPUT 1 "o_branch";
    .port_info 3 /OUTPUT 2 "o_result_mux";
    .port_info 4 /OUTPUT 3 "o_branch_op";
    .port_info 5 /OUTPUT 1 "o_mem_write";
    .port_info 6 /OUTPUT 1 "o_alu_src_a";
    .port_info 7 /OUTPUT 1 "o_alu_src_b";
    .port_info 8 /OUTPUT 1 "o_reg_write";
    .port_info 9 /OUTPUT 6 "o_alu_op";
    .port_info 10 /OUTPUT 5 "o_rs1_addr";
    .port_info 11 /OUTPUT 5 "o_rs2_addr";
    .port_info 12 /OUTPUT 5 "o_rd_addr";
L_0x5c4c2e2e5050 .functor BUFZ 7, L_0x5c4c2e31ff10, C4<0000000>, C4<0000000>, C4<0000000>;
L_0x77d6a8480018 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x5c4c2e2a95d0_0 .net/2u *"_ivl_10", 6 0, L_0x77d6a8480018;  1 drivers
v0x5c4c2e31e3b0_0 .net *"_ivl_12", 0 0, L_0x5c4c2e3202c0;  1 drivers
L_0x77d6a8480060 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5c4c2e31e470_0 .net/2u *"_ivl_14", 4 0, L_0x77d6a8480060;  1 drivers
v0x5c4c2e31e530_0 .net *"_ivl_17", 4 0, L_0x5c4c2e3203b0;  1 drivers
v0x5c4c2e31e610_0 .net "funct_3", 2 0, L_0x5c4c2e320080;  1 drivers
v0x5c4c2e31e740_0 .net "funct_7", 6 0, L_0x5c4c2e31ffe0;  1 drivers
v0x5c4c2e31e820_0 .net "i_inst", 31 0, v0x5c4c2e31f560_0;  1 drivers
v0x5c4c2e31e900_0 .var "o_alu_op", 5 0;
v0x5c4c2e31e9e0_0 .var "o_alu_src_a", 0 0;
v0x5c4c2e31eaa0_0 .var "o_alu_src_b", 0 0;
v0x5c4c2e31eb60_0 .var "o_branch", 0 0;
v0x5c4c2e31ec20_0 .var "o_branch_op", 2 0;
v0x5c4c2e31ed00_0 .var "o_mem_write", 0 0;
v0x5c4c2e31edc0_0 .net "o_opcode", 6 0, L_0x5c4c2e2e5050;  alias, 1 drivers
v0x5c4c2e31eea0_0 .net "o_rd_addr", 4 0, L_0x5c4c2e3201a0;  alias, 1 drivers
v0x5c4c2e31ef80_0 .var "o_reg_write", 0 0;
v0x5c4c2e31f040_0 .var "o_result_mux", 1 0;
v0x5c4c2e31f120_0 .net "o_rs1_addr", 4 0, L_0x5c4c2e320490;  alias, 1 drivers
v0x5c4c2e31f200_0 .net "o_rs2_addr", 4 0, L_0x5c4c2e320670;  alias, 1 drivers
v0x5c4c2e31f2e0_0 .net "opcode", 6 0, L_0x5c4c2e31ff10;  1 drivers
E_0x5c4c2e2e4390 .event anyedge, v0x5c4c2e31f2e0_0, v0x5c4c2e31e610_0, v0x5c4c2e31e740_0, v0x5c4c2e31e820_0;
L_0x5c4c2e31ff10 .part v0x5c4c2e31f560_0, 0, 7;
L_0x5c4c2e31ffe0 .part v0x5c4c2e31f560_0, 25, 7;
L_0x5c4c2e320080 .part v0x5c4c2e31f560_0, 12, 3;
L_0x5c4c2e3201a0 .part v0x5c4c2e31f560_0, 7, 5;
L_0x5c4c2e3202c0 .cmp/eq 7, L_0x77d6a8480018, L_0x5c4c2e31ff10;
L_0x5c4c2e3203b0 .part v0x5c4c2e31f560_0, 15, 5;
L_0x5c4c2e320490 .functor MUXZ 5, L_0x5c4c2e3203b0, L_0x77d6a8480060, L_0x5c4c2e3202c0, C4<>;
L_0x5c4c2e320670 .part v0x5c4c2e31f560_0, 20, 5;
    .scope S_0x5c4c2e2f5dd0;
T_0 ;
    %wait E_0x5c4c2e2e4390;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c4c2e31eb60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5c4c2e31f040_0, 0, 2;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v0x5c4c2e31e900_0, 0, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5c4c2e31ec20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c4c2e31ed00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c4c2e31e9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c4c2e31eaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c4c2e31ef80_0, 0, 1;
    %load/vec4 v0x5c4c2e31f2e0_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %jmp T_0.12;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c4c2e31eaa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c4c2e31ef80_0, 0, 1;
    %jmp T_0.12;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c4c2e31e9e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c4c2e31eaa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c4c2e31ef80_0, 0, 1;
    %jmp T_0.12;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c4c2e31ef80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c4c2e31eb60_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5c4c2e31f040_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c4c2e31e9e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c4c2e31eaa0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5c4c2e31ec20_0, 0, 3;
    %jmp T_0.12;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c4c2e31ef80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c4c2e31eb60_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5c4c2e31f040_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c4c2e31eaa0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5c4c2e31ec20_0, 0, 3;
    %jmp T_0.12;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c4c2e31eb60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c4c2e31e9e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c4c2e31eaa0_0, 0, 1;
    %load/vec4 v0x5c4c2e31e610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5c4c2e31ec20_0, 0, 3;
    %jmp T_0.20;
T_0.13 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5c4c2e31ec20_0, 0, 3;
    %jmp T_0.20;
T_0.14 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5c4c2e31ec20_0, 0, 3;
    %jmp T_0.20;
T_0.15 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5c4c2e31ec20_0, 0, 3;
    %jmp T_0.20;
T_0.16 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5c4c2e31ec20_0, 0, 3;
    %jmp T_0.20;
T_0.17 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5c4c2e31ec20_0, 0, 3;
    %jmp T_0.20;
T_0.18 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5c4c2e31ec20_0, 0, 3;
    %jmp T_0.20;
T_0.20 ;
    %pop/vec4 1;
    %jmp T_0.12;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c4c2e31ef80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5c4c2e31f040_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c4c2e31eaa0_0, 0, 1;
    %jmp T_0.12;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c4c2e31ed00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c4c2e31eaa0_0, 0, 1;
    %jmp T_0.12;
T_0.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c4c2e31ef80_0, 0, 1;
    %load/vec4 v0x5c4c2e31e610_0;
    %load/vec4 v0x5c4c2e31e740_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5c4c2e31e900_0, 0, 6;
    %jmp T_0.36;
T_0.21 ;
    %load/vec4 v0x5c4c2e31e820_0;
    %parti/s 1, 30, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.37, 8;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0x5c4c2e31e900_0, 0, 6;
    %jmp T_0.38;
T_0.37 ;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v0x5c4c2e31e900_0, 0, 6;
T_0.38 ;
    %jmp T_0.36;
T_0.22 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v0x5c4c2e31e900_0, 0, 6;
    %jmp T_0.36;
T_0.23 ;
    %pushi/vec4 31, 0, 6;
    %store/vec4 v0x5c4c2e31e900_0, 0, 6;
    %jmp T_0.36;
T_0.24 ;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0x5c4c2e31e900_0, 0, 6;
    %jmp T_0.36;
T_0.25 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x5c4c2e31e900_0, 0, 6;
    %jmp T_0.36;
T_0.26 ;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v0x5c4c2e31e900_0, 0, 6;
    %jmp T_0.36;
T_0.27 ;
    %pushi/vec4 39, 0, 6;
    %store/vec4 v0x5c4c2e31e900_0, 0, 6;
    %jmp T_0.36;
T_0.28 ;
    %load/vec4 v0x5c4c2e31e820_0;
    %parti/s 1, 30, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.39, 8;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v0x5c4c2e31e900_0, 0, 6;
    %jmp T_0.40;
T_0.39 ;
    %pushi/vec4 41, 0, 6;
    %store/vec4 v0x5c4c2e31e900_0, 0, 6;
T_0.40 ;
    %jmp T_0.36;
T_0.29 ;
    %pushi/vec4 48, 0, 6;
    %store/vec4 v0x5c4c2e31e900_0, 0, 6;
    %jmp T_0.36;
T_0.30 ;
    %pushi/vec4 49, 0, 6;
    %store/vec4 v0x5c4c2e31e900_0, 0, 6;
    %jmp T_0.36;
T_0.31 ;
    %pushi/vec4 50, 0, 6;
    %store/vec4 v0x5c4c2e31e900_0, 0, 6;
    %jmp T_0.36;
T_0.32 ;
    %pushi/vec4 51, 0, 6;
    %store/vec4 v0x5c4c2e31e900_0, 0, 6;
    %jmp T_0.36;
T_0.33 ;
    %pushi/vec4 52, 0, 6;
    %store/vec4 v0x5c4c2e31e900_0, 0, 6;
    %jmp T_0.36;
T_0.34 ;
    %pushi/vec4 53, 0, 6;
    %store/vec4 v0x5c4c2e31e900_0, 0, 6;
    %jmp T_0.36;
T_0.36 ;
    %pop/vec4 1;
    %jmp T_0.12;
T_0.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c4c2e31eaa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c4c2e31ef80_0, 0, 1;
    %load/vec4 v0x5c4c2e31e610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.44, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.45, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.46, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.47, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.48, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5c4c2e31e900_0, 0, 6;
    %jmp T_0.50;
T_0.41 ;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v0x5c4c2e31e900_0, 0, 6;
    %jmp T_0.50;
T_0.42 ;
    %pushi/vec4 31, 0, 6;
    %store/vec4 v0x5c4c2e31e900_0, 0, 6;
    %jmp T_0.50;
T_0.43 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v0x5c4c2e31e900_0, 0, 6;
    %jmp T_0.50;
T_0.44 ;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0x5c4c2e31e900_0, 0, 6;
    %jmp T_0.50;
T_0.45 ;
    %pushi/vec4 39, 0, 6;
    %store/vec4 v0x5c4c2e31e900_0, 0, 6;
    %jmp T_0.50;
T_0.46 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x5c4c2e31e900_0, 0, 6;
    %jmp T_0.50;
T_0.47 ;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v0x5c4c2e31e900_0, 0, 6;
    %jmp T_0.50;
T_0.48 ;
    %load/vec4 v0x5c4c2e31e820_0;
    %parti/s 1, 30, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.51, 8;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v0x5c4c2e31e900_0, 0, 6;
    %jmp T_0.52;
T_0.51 ;
    %pushi/vec4 41, 0, 6;
    %store/vec4 v0x5c4c2e31e900_0, 0, 6;
T_0.52 ;
    %jmp T_0.50;
T_0.50 ;
    %pop/vec4 1;
    %jmp T_0.12;
T_0.9 ;
    %jmp T_0.12;
T_0.10 ;
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5c4c2e2f5c40;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c4c2e31f560_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 2130483, 0, 32;
    %store/vec4 v0x5c4c2e31f560_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 48 "$display", "R-Type (ADD): opcode = %b, rs1 = %d, rs2 = %d, rd = %d, Branch = %b, RegWrite = %b, ALUOp = %b", v0x5c4c2e31fa30_0, v0x5c4c2e31fd70_0, v0x5c4c2e31fe40_0, v0x5c4c2e31fb00_0, v0x5c4c2e31f820_0, v0x5c4c2e31fbd0_0, v0x5c4c2e31f640_0 {0 0 0};
    %pushi/vec4 1081875, 0, 32;
    %store/vec4 v0x5c4c2e31f560_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 53 "$display", "I-Type (ADDI): opcode = %b, rs1 = %d, rd = %d, RegWrite = %b, ALUOp = %b, ALUSrcB = %b", v0x5c4c2e31fa30_0, v0x5c4c2e31fd70_0, v0x5c4c2e31fb00_0, v0x5c4c2e31fbd0_0, v0x5c4c2e31f640_0, v0x5c4c2e31f780_0 {0 0 0};
    %pushi/vec4 4235779, 0, 32;
    %store/vec4 v0x5c4c2e31f560_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 58 "$display", "Load (LW): opcode = %b, rs1 = %d, rd = %d, RegWrite = %b, MemWrite = %b, ALUSrcB = %b, ResultMux = %b", v0x5c4c2e31fa30_0, v0x5c4c2e31fd70_0, v0x5c4c2e31fb00_0, v0x5c4c2e31fbd0_0, v0x5c4c2e31f960_0, v0x5c4c2e31f780_0, v0x5c4c2e31fca0_0 {0 0 0};
    %pushi/vec4 4235555, 0, 32;
    %store/vec4 v0x5c4c2e31f560_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 63 "$display", "Store (SW): opcode = %b, rs1 = %d, rs2 = %d, MemWrite = %b, ALUSrcB = %b", v0x5c4c2e31fa30_0, v0x5c4c2e31fd70_0, v0x5c4c2e31fe40_0, v0x5c4c2e31f960_0, v0x5c4c2e31f780_0 {0 0 0};
    %pushi/vec4 1114339, 0, 32;
    %store/vec4 v0x5c4c2e31f560_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 68 "$display", "Branch (BEQ): opcode = %b, rs1 = %d, rs2 = %d, Branch = %b, BranchOp = %b", v0x5c4c2e31fa30_0, v0x5c4c2e31fd70_0, v0x5c4c2e31fe40_0, v0x5c4c2e31f820_0, v0x5c4c2e31f8c0_0 {0 0 0};
    %pushi/vec4 1048815, 0, 32;
    %store/vec4 v0x5c4c2e31f560_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 73 "$display", "Jump (JAL): opcode = %b, rd = %d, RegWrite = %b, ResultMux = %b", v0x5c4c2e31fa30_0, v0x5c4c2e31fb00_0, v0x5c4c2e31fbd0_0, v0x5c4c2e31fca0_0 {0 0 0};
    %pushi/vec4 1081703, 0, 32;
    %store/vec4 v0x5c4c2e31f560_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 78 "$display", "Jump Register (JALR): opcode = %b, rs1 = %d, rd = %d, RegWrite = %b, ResultMux = %b", v0x5c4c2e31fa30_0, v0x5c4c2e31fd70_0, v0x5c4c2e31fb00_0, v0x5c4c2e31fbd0_0, v0x5c4c2e31fca0_0 {0 0 0};
    %vpi_call 2 81 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_decoder.v";
    "decoder.v";
