[01/30 18:53:58      0s] 
[01/30 18:53:58      0s] Cadence Innovus(TM) Implementation System.
[01/30 18:53:58      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[01/30 18:53:58      0s] 
[01/30 18:53:58      0s] Version:	v21.10-p004_1, built Tue May 18 11:58:29 PDT 2021
[01/30 18:53:58      0s] Options:	
[01/30 18:53:58      0s] Date:		Thu Jan 30 18:53:58 2025
[01/30 18:53:58      0s] Host:		vlsicadclient05 (x86_64 w/Linux 3.10.0-1160.95.1.el7.x86_64) (6cores*12cpus*Intel(R) Core(TM) i7-8700 CPU @ 3.20GHz 12288KB)
[01/30 18:53:58      0s] OS:		Red Hat Enterprise Linux Workstation release 7.9 (Maipo)
[01/30 18:53:58      0s] 
[01/30 18:53:58      0s] License:
[01/30 18:53:58      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[01/30 18:53:58      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[01/30 18:54:08      8s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.10-p004_1 (64bit) 05/18/2021 11:58 (Linux 3.10.0-693.el7.x86_64)
[01/30 18:54:10     10s] @(#)CDS: NanoRoute 21.10-p004_1 NR210506-1544/21_10-UB (database version 18.20.544) {superthreading v2.14}
[01/30 18:54:10     10s] @(#)CDS: AAE 21.10-p006 (64bit) 05/18/2021 (Linux 3.10.0-693.el7.x86_64)
[01/30 18:54:10     10s] @(#)CDS: CTE 21.10-p004_1 () May 13 2021 20:04:41 ( )
[01/30 18:54:10     10s] @(#)CDS: SYNTECH 21.10-b006_1 () Apr 18 2021 22:44:07 ( )
[01/30 18:54:10     10s] @(#)CDS: CPE v21.10-p004
[01/30 18:54:10     10s] @(#)CDS: IQuantus/TQuantus 20.1.2-s510 (64bit) Sun Apr 18 10:29:16 PDT 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[01/30 18:54:10     10s] @(#)CDS: OA 22.60-p052 Thu Feb 25 10:35:13 2021
[01/30 18:54:10     10s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[01/30 18:54:10     10s] @(#)CDS: RCDB 11.15.0
[01/30 18:54:10     10s] @(#)CDS: STYLUS 21.10-d038_1 (02/12/2021 04:34 PST)
[01/30 18:54:10     10s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_8761_vlsicadclient05_vlsiuser_hBKm8c.

[01/30 18:54:10     10s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[01/30 18:54:12     12s] 
[01/30 18:54:12     12s] **INFO:  MMMC transition support version v31-84 
[01/30 18:54:12     12s] 
[01/30 18:54:12     12s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[01/30 18:54:12     12s] <CMD> suppressMessage ENCEXT-2799
[01/30 18:54:12     12s] <CMD> getVersion
[01/30 18:54:13     12s] [INFO] Loading PVS 21.12 fill procedures
[01/30 18:54:13     12s] <CMD> win
[01/30 19:06:35    338s] <CMD> optDesign -preCTS
[01/30 19:06:35    338s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 714.6M, totSessionCpu=0:05:38 **
[01/30 19:06:35    338s] Executing: place_opt_design -opt
[01/30 19:06:35    338s] **ERROR: (IMPSP-9506):	Design must be in memory before running 'place_opt_design'.
[01/30 19:08:41    365s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsiuser/cds.lib - Unable to open library umc110ae at path /home/vlsiuser/umc110ae: Invalid Lib Path..
[01/30 19:13:51    549s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsiuser/cds.lib - Unable to open library umc110ae at path /home/vlsiuser/umc110ae: Invalid Lib Path..
[01/30 19:14:00    553s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[01/30 19:14:00    553s] <CMD> set dbgDualViewAwareXTree 1
[01/30 19:14:00    553s] <CMD> set dcgHonorSignalNetNDR 1
[01/30 19:14:00    553s] <CMD> set defHierChar /
[01/30 19:14:00    553s] Set Default Input Pin Transition as 0.1 ps.
[01/30 19:14:00    553s] <CMD> set delaycal_input_transition_delay 0.1ps
[01/30 19:14:00    553s] <CMD> set distributed_client_message_echo 1
[01/30 19:14:00    553s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[01/30 19:14:00    553s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[01/30 19:14:00    553s] <CMD> set enc_enable_print_mode_command_reset_options 1
[01/30 19:14:00    553s] <CMD> set floorplan_default_site CoreSite
[01/30 19:14:00    553s] <CMD> set fpIsMaxIoHeight 0
[01/30 19:14:00    553s] <CMD> set init_gnd_net VSS
[01/30 19:14:00    553s] <CMD> set init_lef_file {../lef/gsclib045_tech.lef ../lef/gsclib045_macro.lef}
[01/30 19:14:00    553s] <CMD> set init_mmmc_file ../../../../counter1.view
[01/30 19:14:00    553s] <CMD> set init_original_verilog_files ../synthesis/reports/hdl_synthesis.v
[01/30 19:14:00    553s] <CMD> set init_pwr_net VDD
[01/30 19:14:00    553s] <CMD> set init_verilog ../synthesis/reports/hdl_synthesis.v
[01/30 19:14:00    553s] <CMD> get_message -id GLOBAL-100 -suppress
[01/30 19:14:00    553s] <CMD> get_message -id GLOBAL-100 -suppress
[01/30 19:14:00    553s] <CMD> set latch_time_borrow_mode max_borrow
[01/30 19:14:00    553s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_total_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} show_label_every {!!int 10} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} show_label_every {!!int 10} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} title {!!str {Worst Setup Paths}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str path_depth} type {!!str section} title {!!str {Path Depth Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str path_depth_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.path_depth.min} title {!!str min} group {!!str {Path Depth}}}} {!!map {metric {!!str timing.setup.path_depth.max} title {!!str max} group {!!str {Path Depth}}}} {!!map {metric {!!str timing.setup.path_depth.mean} title {!!str mean} group {!!str {Path Depth}}}} {!!map {metric {!!str timing.setup.path_depth.std_dev} title {!!str std_dev} group {!!str {Path Depth}}}} {!!map {metric {!!str timing.setup.cell_depth.min} title {!!str min} group {!!str {Cell Depth}}}} {!!map {metric {!!str timing.setup.cell_depth.max} title {!!str max} group {!!str {Cell Depth}}}} {!!map {metric {!!str timing.setup.cell_depth.mean} title {!!str mean} group {!!str {Cell Depth}}}} {!!map {metric {!!str timing.setup.cell_depth.std_dev} title {!!str std_dev} group {!!str {Cell Depth}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}} {!!map {id {!!str path_depth_histogram} type {!!str histogram} title {!!str {Path Depth}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.path_depth.histogram}}}}} show_label_every {!!int 5}}} {!!map {id {!!str cell_depth_histogram} type {!!str histogram} title {!!str {Cell Depth}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.cell_depth.histogram}}}}} show_label_every {!!int 5}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} show_label_every {!!int 10} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} show_label_every {!!int 10} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} title {!!str {Worst Hold Paths}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} auto_hide {!!true 1} hierarchical_separator {!!str /} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution} graph_type {!!str histogram}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} auto_hide {!!true 1} hierarchical_separator {!!str /} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} auto_hide {!!true 1} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} auto_hide {!!true 1} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}} link_file_metric {!!str rail.worstivreport.name:%.type:%}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} auto_hide {!!true 1} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[01/30 19:14:00    553s] <CMD> set pegDefaultResScaleFactor 1
[01/30 19:14:00    553s] <CMD> set pegDetailResScaleFactor 1
[01/30 19:14:00    553s] <CMD> set pegEnableDualViewForTQuantus 1
[01/30 19:14:00    553s] <CMD> get_message -id GLOBAL-100 -suppress
[01/30 19:14:00    553s] <CMD> get_message -id GLOBAL-100 -suppress
[01/30 19:14:00    553s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[01/30 19:14:00    553s] <CMD> set spgUnflattenIlmInCheckPlace 2
[01/30 19:14:00    553s] <CMD> set init_verilog_tolerate_port_mismatch 0
[01/30 19:14:00    553s] <CMD> set load_netlist_ignore_undefined_cell 1
[01/30 19:14:10    556s] <CMD> init_design
[01/30 19:14:10    556s] #% Begin Load MMMC data ... (date=01/30 19:14:10, mem=728.2M)
[01/30 19:14:10    556s] #% End Load MMMC data ... (date=01/30 19:14:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=728.4M, current mem=728.4M)
[01/30 19:14:10    556s] 
[01/30 19:14:10    556s] Loading LEF file ../lef/gsclib045_tech.lef ...
[01/30 19:14:10    556s] 
[01/30 19:14:10    556s] Loading LEF file ../lef/gsclib045_macro.lef ...
[01/30 19:14:10    556s] Set DBUPerIGU to M2 pitch 400.
[01/30 19:14:11    556s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/30 19:14:11    556s] Type 'man IMPLF-200' for more detail.
[01/30 19:14:11    556s] 
[01/30 19:14:11    556s] viaInitial starts at Thu Jan 30 19:14:11 2025
viaInitial ends at Thu Jan 30 19:14:11 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[01/30 19:14:11    556s] Loading view definition file from ../../../../counter1.view
[01/30 19:14:11    556s] Reading max_timing timing library '/home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/slow_vdd1v0_basicCells.lib' ...
[01/30 19:14:11    557s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/slow_vdd1v0_basicCells.lib)
[01/30 19:14:11    557s] Read 480 cells in library 'slow_vdd1v0' 
[01/30 19:14:11    557s] Reading min_timing timing library '/home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/fast_vdd1v0_basicCells.lib' ...
[01/30 19:14:11    557s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/fast_vdd1v0_basicCells.lib)
[01/30 19:14:11    557s] Read 480 cells in library 'fast_vdd1v0' 
[01/30 19:14:11    557s] Ending "PreSetAnalysisView" (total cpu=0:00:00.7, real=0:00:00.0, peak res=800.0M, current mem=745.4M)
[01/30 19:14:11    557s] *** End library_loading (cpu=0.01min, real=0.00min, mem=16.9M, fe_cpu=9.29min, fe_real=20.22min, fe_mem=843.3M) ***
[01/30 19:14:11    557s] #% Begin Load netlist data ... (date=01/30 19:14:11, mem=745.4M)
[01/30 19:14:11    557s] *** Begin netlist parsing (mem=843.3M) ***
[01/30 19:14:11    557s] Created 480 new cells from 2 timing libraries.
[01/30 19:14:11    557s] Reading netlist ...
[01/30 19:14:11    557s] Backslashed names will retain backslash and a trailing blank character.
[01/30 19:14:11    557s] Reading verilog netlist '../synthesis/reports/hdl_synthesis.v'
[01/30 19:14:11    557s] 
[01/30 19:14:11    557s] *** Memory Usage v#1 (Current mem = 843.289M, initial mem = 308.848M) ***
[01/30 19:14:11    557s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=843.3M) ***
[01/30 19:14:11    557s] #% End Load netlist data ... (date=01/30 19:14:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=756.4M, current mem=756.4M)
[01/30 19:14:11    557s] Top level cell is t1c_riscv_cpu.
[01/30 19:14:11    557s] Hooked 960 DB cells to tlib cells.
[01/30 19:14:11    557s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=771.5M, current mem=771.5M)
[01/30 19:14:11    557s] Starting recursive module instantiation check.
[01/30 19:14:11    557s] No recursion found.
[01/30 19:14:11    557s] Building hierarchical netlist for Cell t1c_riscv_cpu ...
[01/30 19:14:12    557s] *** Netlist is unique.
[01/30 19:14:12    557s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[01/30 19:14:12    557s] ** info: there are 1055 modules.
[01/30 19:14:12    557s] ** info: there are 4357 stdCell insts.
[01/30 19:14:12    557s] 
[01/30 19:14:12    557s] *** Memory Usage v#1 (Current mem = 908.715M, initial mem = 308.848M) ***
[01/30 19:14:12    557s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/30 19:14:12    557s] Type 'man IMPFP-3961' for more detail.
[01/30 19:14:12    557s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/30 19:14:12    557s] Type 'man IMPFP-3961' for more detail.
[01/30 19:14:12    557s] Set Default Net Delay as 1000 ps.
[01/30 19:14:12    557s] Set Default Net Load as 0.5 pF. 
[01/30 19:14:12    557s] Set Default Input Pin Transition as 0.1 ps.
[01/30 19:14:12    557s] Extraction setup Started 
[01/30 19:14:12    557s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[01/30 19:14:12    557s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[01/30 19:14:12    557s] Type 'man IMPEXT-6202' for more detail.
[01/30 19:14:12    557s] Reading Capacitance Table File ../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl ...
[01/30 19:14:12    557s] Cap table was created using Encounter 10.10-b056_1.
[01/30 19:14:12    557s] Process name: cln28hpl_1p10m+alrdl_5x2yu2yz_typical.
[01/30 19:14:12    557s] Set Shrink Factor to 0.90000
[01/30 19:14:12    557s] Importing multi-corner RC tables ... 
[01/30 19:14:12    557s] Summary of Active RC-Corners : 
[01/30 19:14:12    557s]  
[01/30 19:14:12    557s]  Analysis View: wc
[01/30 19:14:12    557s]     RC-Corner Name        : rccorners
[01/30 19:14:12    557s]     RC-Corner Index       : 0
[01/30 19:14:12    557s]     RC-Corner Temperature : 25 Celsius
[01/30 19:14:12    557s]     RC-Corner Cap Table   : '../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
[01/30 19:14:12    557s]     RC-Corner PreRoute Res Factor         : 1
[01/30 19:14:12    557s]     RC-Corner PreRoute Cap Factor         : 1
[01/30 19:14:12    557s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/30 19:14:12    557s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/30 19:14:12    557s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/30 19:14:12    557s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[01/30 19:14:12    557s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[01/30 19:14:12    557s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[01/30 19:14:12    557s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[01/30 19:14:12    557s]     RC-Corner Technology file: '../QRC_Tech/gpdk045.tch'
[01/30 19:14:12    557s]  
[01/30 19:14:12    557s]  Analysis View: bc
[01/30 19:14:12    557s]     RC-Corner Name        : rccorners
[01/30 19:14:12    557s]     RC-Corner Index       : 0
[01/30 19:14:12    557s]     RC-Corner Temperature : 25 Celsius
[01/30 19:14:12    557s]     RC-Corner Cap Table   : '../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
[01/30 19:14:12    557s]     RC-Corner PreRoute Res Factor         : 1
[01/30 19:14:12    557s]     RC-Corner PreRoute Cap Factor         : 1
[01/30 19:14:12    557s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/30 19:14:12    557s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/30 19:14:12    557s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/30 19:14:12    557s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[01/30 19:14:12    557s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[01/30 19:14:12    557s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[01/30 19:14:12    557s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[01/30 19:14:12    557s]     RC-Corner Technology file: '../QRC_Tech/gpdk045.tch'
[01/30 19:14:12    558s] LayerId::1 widthSet size::4
[01/30 19:14:12    558s] LayerId::2 widthSet size::4
[01/30 19:14:12    558s] LayerId::3 widthSet size::4
[01/30 19:14:12    558s] LayerId::4 widthSet size::4
[01/30 19:14:12    558s] LayerId::5 widthSet size::4
[01/30 19:14:12    558s] LayerId::6 widthSet size::4
[01/30 19:14:12    558s] LayerId::7 widthSet size::5
[01/30 19:14:12    558s] LayerId::8 widthSet size::5
[01/30 19:14:12    558s] LayerId::9 widthSet size::5
[01/30 19:14:12    558s] LayerId::10 widthSet size::4
[01/30 19:14:12    558s] LayerId::11 widthSet size::3
[01/30 19:14:12    558s] Updating RC grid for preRoute extraction ...
[01/30 19:14:12    558s] eee: pegSigSF::1.070000
[01/30 19:14:12    558s] Initializing multi-corner capacitance tables ... 
[01/30 19:14:12    558s] Initializing multi-corner resistance tables ...
[01/30 19:14:12    558s] Creating RPSQ from WeeR and WRes ...
[01/30 19:14:12    558s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/30 19:14:12    558s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/30 19:14:12    558s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/30 19:14:12    558s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/30 19:14:12    558s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/30 19:14:12    558s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/30 19:14:12    558s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/30 19:14:12    558s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/30 19:14:12    558s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/30 19:14:12    558s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/30 19:14:12    558s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/30 19:14:12    558s] **Info: Trial Route has Max Route Layer 15/11.
[01/30 19:14:12    558s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[01/30 19:14:12    558s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[01/30 19:14:12    558s] *Info: initialize multi-corner CTS.
[01/30 19:14:12    558s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1029.6M, current mem=801.0M)
[01/30 19:14:12    558s] Reading timing constraints file 'counter_sdc.sdc' ...
[01/30 19:14:12    558s] Current (total cpu=0:09:18, real=0:20:14, peak res=1046.0M, current mem=1046.0M)
[01/30 19:14:12    558s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File counter_sdc.sdc, Line 9).
[01/30 19:14:12    558s] 
[01/30 19:14:12    558s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File counter_sdc.sdc, Line 10).
[01/30 19:14:12    558s] 
[01/30 19:14:12    558s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'counter' (File counter_sdc.sdc, Line 13).
[01/30 19:14:12    558s] 
[01/30 19:14:12    558s] **ERROR: (TCLCMD-917):	Cannot find 'designs' that match 'counter' (File counter_sdc.sdc, Line 13).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'rst' (File counter_sdc.sdc, Line 18).
[01/30 19:14:12    558s] 
[01/30 19:14:12    558s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'rst' (File counter_sdc.sdc, Line 18).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File counter_sdc.sdc, Line 18).
[01/30 19:14:12    558s] 
[01/30 19:14:12    558s] **ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File counter_sdc.sdc, Line 18).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'count[7]' (File counter_sdc.sdc, Line 19).
[01/30 19:14:12    558s] 
[01/30 19:14:12    558s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'count[7]' (File counter_sdc.sdc, Line 19).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File counter_sdc.sdc, Line 19).
[01/30 19:14:12    558s] 
[01/30 19:14:12    558s] **ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File counter_sdc.sdc, Line 19).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'count[6]' (File counter_sdc.sdc, Line 20).
[01/30 19:14:12    558s] 
[01/30 19:14:12    558s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'count[6]' (File counter_sdc.sdc, Line 20).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File counter_sdc.sdc, Line 20).
[01/30 19:14:12    558s] 
[01/30 19:14:12    558s] **ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File counter_sdc.sdc, Line 20).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'count[5]' (File counter_sdc.sdc, Line 21).
[01/30 19:14:12    558s] 
[01/30 19:14:12    558s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'count[5]' (File counter_sdc.sdc, Line 21).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File counter_sdc.sdc, Line 21).
[01/30 19:14:12    558s] 
[01/30 19:14:12    558s] **ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File counter_sdc.sdc, Line 21).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'count[4]' (File counter_sdc.sdc, Line 22).
[01/30 19:14:12    558s] 
[01/30 19:14:12    558s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'count[4]' (File counter_sdc.sdc, Line 22).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File counter_sdc.sdc, Line 22).
[01/30 19:14:12    558s] 
[01/30 19:14:12    558s] **ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File counter_sdc.sdc, Line 22).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'count[3]' (File counter_sdc.sdc, Line 23).
[01/30 19:14:12    558s] 
[01/30 19:14:12    558s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'count[3]' (File counter_sdc.sdc, Line 23).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File counter_sdc.sdc, Line 23).
[01/30 19:14:12    558s] 
[01/30 19:14:12    558s] **ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File counter_sdc.sdc, Line 23).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'count[2]' (File counter_sdc.sdc, Line 24).
[01/30 19:14:12    558s] 
[01/30 19:14:12    558s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'count[2]' (File counter_sdc.sdc, Line 24).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File counter_sdc.sdc, Line 24).
[01/30 19:14:12    558s] 
[01/30 19:14:12    558s] **ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File counter_sdc.sdc, Line 24).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'count[1]' (File counter_sdc.sdc, Line 25).
[01/30 19:14:12    558s] 
[01/30 19:14:12    558s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'count[1]' (File counter_sdc.sdc, Line 25).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File counter_sdc.sdc, Line 25).
[01/30 19:14:12    558s] 
[01/30 19:14:12    558s] **ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File counter_sdc.sdc, Line 25).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'count[0]' (File counter_sdc.sdc, Line 26).
[01/30 19:14:12    558s] 
[01/30 19:14:12    558s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'count[0]' (File counter_sdc.sdc, Line 26).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File counter_sdc.sdc, Line 26).
[01/30 19:14:12    558s] 
[01/30 19:14:12    558s] **ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File counter_sdc.sdc, Line 26).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'rst' (File counter_sdc.sdc, Line 27).
[01/30 19:14:12    558s] 
[01/30 19:14:12    558s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'rst' (File counter_sdc.sdc, Line 27).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match '' (File counter_sdc.sdc, Line 27).

Message <TCLCMD-513> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit. (File counter_sdc.sdc, Line 28).
[01/30 19:14:12    558s] 
[01/30 19:14:12    558s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'SE' (File counter_sdc.sdc, Line 28).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match '' (File counter_sdc.sdc, Line 28).

INFO (CTE): Reading of timing constraints file counter_sdc.sdc completed, with 22 Warnings and 23 Errors.
[01/30 19:14:12    558s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1065.6M, current mem=1065.6M)
[01/30 19:14:12    558s] Current (total cpu=0:09:18, real=0:20:14, peak res=1065.6M, current mem=1065.6M)
[01/30 19:14:12    558s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/30 19:14:12    558s] 
[01/30 19:14:12    558s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[01/30 19:14:12    558s] Summary for sequential cells identification: 
[01/30 19:14:12    558s]   Identified SBFF number: 104
[01/30 19:14:12    558s]   Identified MBFF number: 0
[01/30 19:14:12    558s]   Identified SB Latch number: 0
[01/30 19:14:12    558s]   Identified MB Latch number: 0
[01/30 19:14:12    558s]   Not identified SBFF number: 16
[01/30 19:14:12    558s]   Not identified MBFF number: 0
[01/30 19:14:12    558s]   Not identified SB Latch number: 0
[01/30 19:14:12    558s]   Not identified MB Latch number: 0
[01/30 19:14:12    558s]   Number of sequential cells which are not FFs: 32
[01/30 19:14:12    558s] Total number of combinational cells: 318
[01/30 19:14:12    558s] Total number of sequential cells: 152
[01/30 19:14:12    558s] Total number of tristate cells: 10
[01/30 19:14:12    558s] Total number of level shifter cells: 0
[01/30 19:14:12    558s] Total number of power gating cells: 0
[01/30 19:14:12    558s] Total number of isolation cells: 0
[01/30 19:14:12    558s] Total number of power switch cells: 0
[01/30 19:14:12    558s] Total number of pulse generator cells: 0
[01/30 19:14:12    558s] Total number of always on buffers: 0
[01/30 19:14:12    558s] Total number of retention cells: 0
[01/30 19:14:12    558s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[01/30 19:14:12    558s] Total number of usable buffers: 16
[01/30 19:14:12    558s] List of unusable buffers:
[01/30 19:14:12    558s] Total number of unusable buffers: 0
[01/30 19:14:12    558s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[01/30 19:14:12    558s] Total number of usable inverters: 19
[01/30 19:14:12    558s] List of unusable inverters:
[01/30 19:14:12    558s] Total number of unusable inverters: 0
[01/30 19:14:12    558s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[01/30 19:14:12    558s] Total number of identified usable delay cells: 8
[01/30 19:14:12    558s] List of identified unusable delay cells:
[01/30 19:14:12    558s] Total number of identified unusable delay cells: 0
[01/30 19:14:12    558s] 
[01/30 19:14:12    558s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[01/30 19:14:12    558s] 
[01/30 19:14:12    558s] TimeStamp Deleting Cell Server Begin ...
[01/30 19:14:12    558s] 
[01/30 19:14:12    558s] TimeStamp Deleting Cell Server End ...
[01/30 19:14:12    558s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1087.4M, current mem=1087.4M)
[01/30 19:14:12    558s] 
[01/30 19:14:12    558s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/30 19:14:12    558s] Summary for sequential cells identification: 
[01/30 19:14:12    558s]   Identified SBFF number: 104
[01/30 19:14:12    558s]   Identified MBFF number: 0
[01/30 19:14:12    558s]   Identified SB Latch number: 0
[01/30 19:14:12    558s]   Identified MB Latch number: 0
[01/30 19:14:12    558s]   Not identified SBFF number: 16
[01/30 19:14:12    558s]   Not identified MBFF number: 0
[01/30 19:14:12    558s]   Not identified SB Latch number: 0
[01/30 19:14:12    558s]   Not identified MB Latch number: 0
[01/30 19:14:12    558s]   Number of sequential cells which are not FFs: 32
[01/30 19:14:12    558s]  Visiting view : wc
[01/30 19:14:12    558s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[01/30 19:14:12    558s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/30 19:14:12    558s]  Visiting view : bc
[01/30 19:14:12    558s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[01/30 19:14:12    558s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[01/30 19:14:12    558s] TLC MultiMap info (StdDelay):
[01/30 19:14:12    558s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[01/30 19:14:12    558s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[01/30 19:14:12    558s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[01/30 19:14:12    558s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[01/30 19:14:12    558s]  Setting StdDelay to: 36.8ps
[01/30 19:14:12    558s] 
[01/30 19:14:12    558s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/30 19:14:12    558s] 
[01/30 19:14:12    558s] *** Summary of all messages that are not suppressed in this session:
[01/30 19:14:12    558s] Severity  ID               Count  Summary                                  
[01/30 19:14:12    558s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/30 19:14:12    558s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[01/30 19:14:12    558s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[01/30 19:14:12    558s] WARNING   TCLCMD-513          21  The software could not find a matching o...
[01/30 19:14:12    558s] ERROR     TCLCMD-917          14  Cannot find '%s' that match '%s'         
[01/30 19:14:12    558s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[01/30 19:14:12    558s] ERROR     TCLNL-312            9  %s: Invalid list of pins: '%s'           
[01/30 19:14:12    558s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[01/30 19:14:12    558s] *** Message Summary: 29 warning(s), 23 error(s)
[01/30 19:14:12    558s] 
[01/30 19:16:55    605s] <CMD> getIoFlowFlag
[01/30 19:17:18    612s] <CMD> setIoFlowFlag 0
[01/30 19:17:18    612s] <CMD> floorPlan -site CoreSite -r 1 0.699996 10 10 10 10
[01/30 19:17:18    612s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/30 19:17:18    612s] Type 'man IMPFP-3961' for more detail.
[01/30 19:17:18    612s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/30 19:17:18    612s] Type 'man IMPFP-3961' for more detail.
[01/30 19:17:18    612s] <CMD> uiSetTool select
[01/30 19:17:18    612s] <CMD> getIoFlowFlag
[01/30 19:17:18    612s] <CMD> fit
[01/30 19:17:19    612s] <CMD> setIoFlowFlag 0
[01/30 19:17:19    612s] <CMD> floorPlan -site CoreSite -r 0.987321428571 0.699767 10.0 10.07 10.0 10.07
[01/30 19:17:19    612s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/30 19:17:19    612s] Type 'man IMPFP-3961' for more detail.
[01/30 19:17:19    612s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/30 19:17:19    612s] Type 'man IMPFP-3961' for more detail.
[01/30 19:17:19    612s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[01/30 19:17:19    612s] <CMD> uiSetTool select
[01/30 19:17:19    612s] <CMD> getIoFlowFlag
[01/30 19:17:19    612s] <CMD> fit
[01/30 19:17:26    614s] <CMD> set sprCreateIeRingOffset 1.0
[01/30 19:17:26    614s] <CMD> set sprCreateIeRingThreshold 1.0
[01/30 19:17:26    614s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/30 19:17:26    614s] <CMD> set sprCreateIeRingLayers {}
[01/30 19:17:26    614s] <CMD> set sprCreateIeRingOffset 1.0
[01/30 19:17:26    614s] <CMD> set sprCreateIeRingThreshold 1.0
[01/30 19:17:26    614s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/30 19:17:26    614s] <CMD> set sprCreateIeRingLayers {}
[01/30 19:17:26    614s] <CMD> set sprCreateIeStripeWidth 10.0
[01/30 19:17:26    614s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/30 19:17:26    614s] <CMD> set sprCreateIeStripeWidth 10.0
[01/30 19:17:26    614s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/30 19:17:26    614s] <CMD> set sprCreateIeRingOffset 1.0
[01/30 19:17:26    614s] <CMD> set sprCreateIeRingThreshold 1.0
[01/30 19:17:26    614s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/30 19:17:26    614s] <CMD> set sprCreateIeRingLayers {}
[01/30 19:17:26    614s] <CMD> set sprCreateIeStripeWidth 10.0
[01/30 19:17:26    614s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/30 19:17:41    618s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/30 19:17:41    618s] The ring targets are set to core/block ring wires.
[01/30 19:17:41    618s] addRing command will consider rows while creating rings.
[01/30 19:17:41    618s] addRing command will disallow rings to go over rows.
[01/30 19:17:41    618s] addRing command will ignore shorts while creating rings.
[01/30 19:17:41    618s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal1 bottom Metal1 left Metal2 right Metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/30 19:17:41    618s] 
[01/30 19:17:41    618s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1366.7M)
[01/30 19:17:41    618s] Ring generation is complete.
[01/30 19:17:41    618s] vias are now being generated.
[01/30 19:17:41    618s] addRing created 8 wires.
[01/30 19:17:41    618s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[01/30 19:17:41    618s] +--------+----------------+----------------+
[01/30 19:17:41    618s] |  Layer |     Created    |     Deleted    |
[01/30 19:17:41    618s] +--------+----------------+----------------+
[01/30 19:17:41    618s] | Metal1 |        4       |       NA       |
[01/30 19:17:41    618s] |  Via1  |        8       |        0       |
[01/30 19:17:41    618s] | Metal2 |        4       |       NA       |
[01/30 19:17:41    618s] +--------+----------------+----------------+
[01/30 19:17:45    619s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/30 19:17:45    619s] The ring targets are set to core/block ring wires.
[01/30 19:17:45    619s] addRing command will consider rows while creating rings.
[01/30 19:17:45    619s] addRing command will disallow rings to go over rows.
[01/30 19:17:45    619s] addRing command will ignore shorts while creating rings.
[01/30 19:17:45    619s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal1 bottom Metal1 left Metal2 right Metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.75 bottom 0.75 left 0.75 right 0.75} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/30 19:17:45    620s] 
[01/30 19:17:45    620s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1366.7M)
[01/30 19:17:45    620s] Ring generation is complete.
[01/30 19:18:05    625s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/30 19:18:05    625s] The ring targets are set to core/block ring wires.
[01/30 19:18:05    625s] addRing command will consider rows while creating rings.
[01/30 19:18:05    625s] addRing command will disallow rings to go over rows.
[01/30 19:18:05    625s] addRing command will ignore shorts while creating rings.
[01/30 19:18:05    625s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.75 bottom 0.75 left 0.75 right 0.75} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/30 19:18:05    625s] 
[01/30 19:18:05    625s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1366.7M)
[01/30 19:18:05    625s] Ring generation is complete.
[01/30 19:18:05    625s] vias are now being generated.
[01/30 19:18:05    625s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer Metal10 & Metal2 at (5.20, 5.27) (8.20, 179.03).
[01/30 19:18:05    625s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer Metal10 & Metal2 at (181.60, 5.27) (184.60, 179.03).
[01/30 19:18:05    625s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer Metal11 & Metal1 at (5.20, 5.27) (184.60, 8.27).
[01/30 19:18:05    625s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer Metal11 & Metal1 at (5.20, 176.03) (184.60, 179.03).
[01/30 19:18:05    625s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer Metal10 & Metal2 at (1.45, 1.52) (3.40, 182.78).
[01/30 19:18:05    625s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer Metal10 & Metal2 at (186.40, 1.52) (188.35, 182.78).
[01/30 19:18:05    625s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer Metal11 & Metal1 at (1.45, 1.52) (188.35, 3.47).
[01/30 19:18:05    625s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer Metal11 & Metal1 at (1.45, 180.83) (188.35, 182.78).
[01/30 19:18:05    625s] addRing created 8 wires.
[01/30 19:18:05    625s] ViaGen created 76 vias, deleted 0 via to avoid violation.
[01/30 19:18:05    625s] +--------+----------------+----------------+
[01/30 19:18:05    625s] |  Layer |     Created    |     Deleted    |
[01/30 19:18:05    625s] +--------+----------------+----------------+
[01/30 19:18:05    625s] |  Via1  |        4       |        0       |
[01/30 19:18:05    625s] |  Via2  |        8       |        0       |
[01/30 19:18:05    625s] |  Via3  |        8       |        0       |
[01/30 19:18:05    625s] |  Via4  |        8       |        0       |
[01/30 19:18:05    625s] |  Via5  |        8       |        0       |
[01/30 19:18:05    625s] |  Via6  |        8       |        0       |
[01/30 19:18:05    625s] |  Via7  |        8       |        0       |
[01/30 19:18:05    625s] |  Via8  |        8       |        0       |
[01/30 19:18:05    625s] |  Via9  |        8       |        0       |
[01/30 19:18:05    625s] | Metal10|        4       |       NA       |
[01/30 19:18:05    625s] |  Via10 |        8       |        0       |
[01/30 19:18:05    625s] | Metal11|        4       |       NA       |
[01/30 19:18:05    625s] +--------+----------------+----------------+
[01/30 19:18:11    627s] <CMD> undo
[01/30 19:20:10    660s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/30 19:20:10    660s] The ring targets are set to core/block ring wires.
[01/30 19:20:10    660s] addRing command will consider rows while creating rings.
[01/30 19:20:10    660s] addRing command will disallow rings to go over rows.
[01/30 19:20:10    660s] addRing command will ignore shorts while creating rings.
[01/30 19:20:10    660s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.75 bottom 0.75 left 0.75 right 0.75} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/30 19:20:10    660s] 
[01/30 19:20:10    660s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1364.7M)
[01/30 19:20:10    660s] Ring generation is complete.
[01/30 19:20:10    660s] vias are now being generated.
[01/30 19:20:10    660s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer Metal10 & Metal2 at (5.20, 5.27) (8.20, 179.03).
[01/30 19:20:10    660s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer Metal10 & Metal2 at (181.60, 5.27) (184.60, 179.03).
[01/30 19:20:10    660s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer Metal11 & Metal1 at (5.20, 5.27) (184.60, 8.27).
[01/30 19:20:10    660s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer Metal11 & Metal1 at (5.20, 176.03) (184.60, 179.03).
[01/30 19:20:10    660s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer Metal10 & Metal2 at (1.45, 1.52) (3.40, 182.78).
[01/30 19:20:10    660s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer Metal10 & Metal2 at (186.40, 1.52) (188.35, 182.78).
[01/30 19:20:10    660s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer Metal11 & Metal1 at (1.45, 1.52) (188.35, 3.47).
[01/30 19:20:10    660s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer Metal11 & Metal1 at (1.45, 180.83) (188.35, 182.78).
[01/30 19:20:10    660s] addRing created 8 wires.
[01/30 19:20:10    660s] ViaGen created 76 vias, deleted 0 via to avoid violation.
[01/30 19:20:10    660s] +--------+----------------+----------------+
[01/30 19:20:10    660s] |  Layer |     Created    |     Deleted    |
[01/30 19:20:10    660s] +--------+----------------+----------------+
[01/30 19:20:10    660s] |  Via1  |        4       |        0       |
[01/30 19:20:10    660s] |  Via2  |        8       |        0       |
[01/30 19:20:10    660s] |  Via3  |        8       |        0       |
[01/30 19:20:10    660s] |  Via4  |        8       |        0       |
[01/30 19:20:10    660s] |  Via5  |        8       |        0       |
[01/30 19:20:10    660s] |  Via6  |        8       |        0       |
[01/30 19:20:10    660s] |  Via7  |        8       |        0       |
[01/30 19:20:10    660s] |  Via8  |        8       |        0       |
[01/30 19:20:10    660s] |  Via9  |        8       |        0       |
[01/30 19:20:10    660s] | Metal10|        4       |       NA       |
[01/30 19:20:10    660s] |  Via10 |        8       |        0       |
[01/30 19:20:10    660s] | Metal11|        4       |       NA       |
[01/30 19:20:10    660s] +--------+----------------+----------------+
[01/30 19:20:20    662s] <CMD> setAddRingMode -reset
[01/30 19:20:21    663s] <CMD> setAddRingMode -reset
[01/30 19:20:22    663s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/30 19:20:22    663s] The ring targets are set to core/block ring wires.
[01/30 19:20:22    663s] addRing command will consider rows while creating rings.
[01/30 19:20:22    663s] addRing command will disallow rings to go over rows.
[01/30 19:20:22    663s] addRing command will ignore shorts while creating rings.
[01/30 19:20:22    663s] <CMD> addRing -nets {} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/30 19:20:22    663s] 
[01/30 19:20:22    663s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1364.7M)
[01/30 19:20:22    663s] **ERROR: Error: Invalid net names specified. 
[01/30 19:20:30    665s] <CMD> deselectAll
[01/30 19:20:30    666s] <CMD> selectWire 5.2000 176.0300 184.6000 179.0300 11 VDD
[01/30 19:20:31    666s] <CMD> deselectAll
[01/30 19:20:31    666s] <CMD> selectWire 5.2000 176.0300 184.6000 179.0300 11 VDD
[01/30 19:20:33    666s] <CMD> dbSetStripBoxState [uiGetRecordObjByInfo -objType sWire -rect {5.2 176.03 184.6 179.03} -layer 11 -name VDD] ROUTED
[01/30 19:22:03    690s] <CMD> undo
[01/30 19:22:03    690s] **ERROR: (IMPSYT-6852):	No more action to undo.
[01/30 19:22:03    690s] <CMD> undo
[01/30 19:22:03    690s] **ERROR: (IMPSYT-6852):	No more action to undo.
[01/30 19:22:03    690s] <CMD> undo
[01/30 19:22:03    690s] **ERROR: (IMPSYT-6852):	No more action to undo.
[01/30 19:22:03    690s] <CMD> undo
[01/30 19:22:03    690s] **ERROR: (IMPSYT-6852):	No more action to undo.
[01/30 19:22:03    691s] <CMD> undo
[01/30 19:22:03    691s] **ERROR: (IMPSYT-6852):	No more action to undo.
[01/30 19:22:03    691s] <CMD> undo
[01/30 19:22:03    691s] **ERROR: (IMPSYT-6852):	No more action to undo.
[01/30 19:22:04    691s] <CMD> deselectAll
[01/30 19:22:04    691s] <CMD> undo
[01/30 19:22:04    691s] **ERROR: (IMPSYT-6852):	No more action to undo.
[01/30 19:22:04    691s] <CMD> undo
[01/30 19:22:04    691s] **ERROR: (IMPSYT-6852):	No more action to undo.
[01/30 19:22:04    691s] <CMD> undo
[01/30 19:22:04    691s] **ERROR: (IMPSYT-6852):	No more action to undo.
[01/30 19:22:05    691s] <CMD> undo
[01/30 19:22:05    691s] **ERROR: (IMPSYT-6852):	No more action to undo.
[01/30 19:22:05    691s] <CMD> undo
[01/30 19:22:05    691s] **ERROR: (IMPSYT-6852):	No more action to undo.
[01/30 19:22:05    691s] <CMD> undo
[01/30 19:22:05    691s] **ERROR: (IMPSYT-6852):	No more action to undo.
[01/30 19:22:05    692s] <CMD> undo
[01/30 19:22:05    692s] **ERROR: (IMPSYT-6852):	No more action to undo.
[01/30 19:22:06    692s] <CMD> undo
[01/30 19:22:06    692s] **ERROR: (IMPSYT-6852):	No more action to undo.
[01/30 19:22:06    692s] <CMD> undo
[01/30 19:22:06    692s] **ERROR: (IMPSYT-6852):	No more action to undo.
[01/30 19:22:10    693s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/30 19:22:10    693s] The ring targets are set to core/block ring wires.
[01/30 19:22:10    693s] addRing command will consider rows while creating rings.
[01/30 19:22:10    693s] addRing command will disallow rings to go over rows.
[01/30 19:22:10    693s] addRing command will ignore shorts while creating rings.
[01/30 19:22:10    693s] <CMD> addRing -nets {} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/30 19:22:10    693s] 
[01/30 19:22:10    693s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1364.7M)
[01/30 19:22:10    693s] **ERROR: Error: Invalid net names specified. 
[01/30 19:22:11    693s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/30 19:22:11    693s] The ring targets are set to core/block ring wires.
[01/30 19:22:11    693s] addRing command will consider rows while creating rings.
[01/30 19:22:11    693s] addRing command will disallow rings to go over rows.
[01/30 19:22:11    693s] addRing command will ignore shorts while creating rings.
[01/30 19:22:11    693s] <CMD> addRing -nets {} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/30 19:22:11    693s] 
[01/30 19:22:11    693s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1364.7M)
[01/30 19:22:11    693s] **ERROR: Error: Invalid net names specified. 
[01/30 19:22:11    693s] <CMD> undo
[01/30 19:22:11    693s] **ERROR: (IMPSYT-6852):	No more action to undo.
[01/30 19:22:11    694s] <CMD> undo
[01/30 19:22:11    694s] **ERROR: (IMPSYT-6852):	No more action to undo.
[01/30 19:22:12    694s] <CMD> undo
[01/30 19:22:12    694s] **ERROR: (IMPSYT-6852):	No more action to undo.
[01/30 19:22:12    694s] <CMD> undo
[01/30 19:22:12    694s] **ERROR: (IMPSYT-6852):	No more action to undo.
[01/30 19:22:12    694s] <CMD> undo
[01/30 19:22:12    694s] **ERROR: (IMPSYT-6852):	No more action to undo.
[01/30 19:23:01    708s] <CMD> setPlaceMode -fp false
[01/30 19:23:01    708s] <CMD> place_design
[01/30 19:23:01    708s] [check_scan_connected]: number of scan connected with missing definition = 8, number of scan = 2048, number of sequential = 2078, percentage of missing scan cell = 0.38% (8 / 2078)
[01/30 19:23:01    708s] #Start colorize_geometry on Thu Jan 30 19:23:01 2025
[01/30 19:23:01    708s] #
[01/30 19:23:01    708s] ### Time Record (colorize_geometry) is installed.
[01/30 19:23:01    708s] ### Time Record (Pre Callback) is installed.
[01/30 19:23:01    708s] ### Time Record (Pre Callback) is uninstalled.
[01/30 19:23:01    708s] ### Time Record (DB Import) is installed.
[01/30 19:23:01    708s] #create default rule from bind_ndr_rule rule=0x7f208ba90060 0x7f206f256558
[01/30 19:23:01    708s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:23:01    708s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:23:01    708s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:23:01    708s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:23:01    708s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:23:01    708s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:23:01    708s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:23:01    708s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:23:01    708s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:23:01    708s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:23:01    708s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:23:01    708s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:23:01    708s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:23:01    708s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:23:01    708s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:23:01    708s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:23:01    708s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1512748638 placement=984943660 pin_access=1 inst_pattern=1
[01/30 19:23:01    708s] ### Time Record (DB Import) is uninstalled.
[01/30 19:23:01    708s] ### Time Record (DB Export) is installed.
[01/30 19:23:01    708s] ### export design design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1512748638 placement=984943660 pin_access=1 inst_pattern=1
[01/30 19:23:01    708s] ### Time Record (DB Export) is uninstalled.
[01/30 19:23:01    708s] ### Time Record (Post Callback) is installed.
[01/30 19:23:01    708s] ### Time Record (Post Callback) is uninstalled.
[01/30 19:23:01    708s] #
[01/30 19:23:01    708s] #colorize_geometry statistics:
[01/30 19:23:01    708s] #Cpu time = 00:00:00
[01/30 19:23:01    708s] #Elapsed time = 00:00:00
[01/30 19:23:01    708s] #Increased memory = 31.99 (MB)
[01/30 19:23:01    708s] #Total memory = 1244.94 (MB)
[01/30 19:23:01    708s] #Peak memory = 1245.91 (MB)
[01/30 19:23:01    708s] #Number of warnings = 16
[01/30 19:23:01    708s] #Total number of warnings = 16
[01/30 19:23:01    708s] #Number of fails = 0
[01/30 19:23:01    708s] #Total number of fails = 0
[01/30 19:23:01    708s] #Complete colorize_geometry on Thu Jan 30 19:23:01 2025
[01/30 19:23:01    708s] #
[01/30 19:23:01    708s] ### Time Record (colorize_geometry) is uninstalled.
[01/30 19:23:01    708s] ### 
[01/30 19:23:01    708s] ###   Scalability Statistics
[01/30 19:23:01    708s] ### 
[01/30 19:23:01    708s] ### ------------------------+----------------+----------------+----------------+
[01/30 19:23:01    708s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[01/30 19:23:01    708s] ### ------------------------+----------------+----------------+----------------+
[01/30 19:23:01    708s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[01/30 19:23:01    708s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[01/30 19:23:01    708s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[01/30 19:23:01    708s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[01/30 19:23:01    708s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[01/30 19:23:01    708s] ### ------------------------+----------------+----------------+----------------+
[01/30 19:23:01    708s] ### 
[01/30 19:23:01    708s] *** Starting placeDesign default flow ***
[01/30 19:23:01    708s] **Info: Trial Route has Max Route Layer 15/11.
[01/30 19:23:01    708s] ### Creating LA Mngr. totSessionCpu=0:11:48 mem=1411.7M
[01/30 19:23:01    708s] ### Creating LA Mngr, finished. totSessionCpu=0:11:48 mem=1411.7M
[01/30 19:23:01    708s] *** Start deleteBufferTree ***
[01/30 19:23:01    708s] Info: Detect buffers to remove automatically.
[01/30 19:23:01    708s] Analyzing netlist ...
[01/30 19:23:02    708s] Updating netlist
[01/30 19:23:02    708s] 
[01/30 19:23:02    708s] *summary: 15 instances (buffers/inverters) removed
[01/30 19:23:02    708s] *** Finish deleteBufferTree (0:00:00.2) ***
[01/30 19:23:02    708s] 
[01/30 19:23:02    708s] TimeStamp Deleting Cell Server Begin ...
[01/30 19:23:02    708s] 
[01/30 19:23:02    708s] TimeStamp Deleting Cell Server End ...
[01/30 19:23:02    708s] **INFO: Enable pre-place timing setting for timing analysis
[01/30 19:23:02    708s] Set Using Default Delay Limit as 101.
[01/30 19:23:02    708s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[01/30 19:23:02    708s] Set Default Net Delay as 0 ps.
[01/30 19:23:02    708s] Set Default Net Load as 0 pF. 
[01/30 19:23:02    708s] **INFO: Analyzing IO path groups for slack adjustment
[01/30 19:23:02    708s] Effort level <high> specified for reg2reg_tmp.8761 path_group
[01/30 19:23:02    708s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/30 19:23:02    709s] AAE DB initialization (MEM=1431.35 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/30 19:23:02    709s] #################################################################################
[01/30 19:23:02    709s] # Design Stage: PreRoute
[01/30 19:23:02    709s] # Design Name: t1c_riscv_cpu
[01/30 19:23:02    709s] # Design Mode: 90nm
[01/30 19:23:02    709s] # Analysis Mode: MMMC Non-OCV 
[01/30 19:23:02    709s] # Parasitics Mode: No SPEF/RCDB 
[01/30 19:23:02    709s] # Signoff Settings: SI Off 
[01/30 19:23:02    709s] #################################################################################
[01/30 19:23:02    709s] Calculate delays in BcWc mode...
[01/30 19:23:02    709s] Topological Sorting (REAL = 0:00:00.0, MEM = 1431.3M, InitMEM = 1431.3M)
[01/30 19:23:02    709s] Start delay calculation (fullDC) (1 T). (MEM=1431.35)
[01/30 19:23:02    709s] Start AAE Lib Loading. (MEM=1442.86)
[01/30 19:23:02    709s] End AAE Lib Loading. (MEM=1452.4 CPU=0:00:00.0 Real=0:00:00.0)
[01/30 19:23:02    709s] End AAE Lib Interpolated Model. (MEM=1452.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/30 19:23:03    709s] Total number of fetched objects 4410
[01/30 19:23:03    709s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/30 19:23:03    709s] End delay calculation. (MEM=1490.55 CPU=0:00:00.3 REAL=0:00:01.0)
[01/30 19:23:03    709s] End delay calculation (fullDC). (MEM=1473.02 CPU=0:00:00.4 REAL=0:00:01.0)
[01/30 19:23:03    709s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1473.0M) ***
[01/30 19:23:03    709s] **INFO: Disable pre-place timing setting for timing analysis
[01/30 19:23:03    709s] Set Using Default Delay Limit as 1000.
[01/30 19:23:03    709s] Set Default Net Delay as 1000 ps.
[01/30 19:23:03    709s] Set Default Net Load as 0.5 pF. 
[01/30 19:23:03    709s] **INFO: Pre-place timing setting for timing analysis already disabled
[01/30 19:23:03    709s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1463.5M, EPOCH TIME: 1738245183.294454
[01/30 19:23:03    709s] Deleted 0 physical inst  (cell - / prefix -).
[01/30 19:23:03    709s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1463.5M, EPOCH TIME: 1738245183.294646
[01/30 19:23:03    709s] INFO: #ExclusiveGroups=0
[01/30 19:23:03    709s] INFO: There are no Exclusive Groups.
[01/30 19:23:03    709s] Extracting standard cell pins and blockage ...... 
[01/30 19:23:03    709s] Pin and blockage extraction finished
[01/30 19:23:03    709s] Extracting macro/IO cell pins and blockage ...... 
[01/30 19:23:03    709s] Pin and blockage extraction finished
[01/30 19:23:03    709s] *** Starting "NanoPlace(TM) placement v#2 (mem=1463.5M)" ...
[01/30 19:23:03    709s] Wait...
[01/30 19:23:04    710s] *** Build Buffered Sizing Timing Model
[01/30 19:23:04    710s] (cpu=0:00:00.9 mem=1471.5M) ***
[01/30 19:23:04    710s] *** Build Virtual Sizing Timing Model
[01/30 19:23:04    710s] (cpu=0:00:00.9 mem=1471.5M) ***
[01/30 19:23:04    710s] No user-set net weight.
[01/30 19:23:04    710s] Net fanout histogram:
[01/30 19:23:04    710s] 2		: 1520 (34.5%) nets
[01/30 19:23:04    710s] 3		: 2072 (47.0%) nets
[01/30 19:23:04    710s] 4     -	14	: 789 (17.9%) nets
[01/30 19:23:04    710s] 15    -	39	: 15 (0.3%) nets
[01/30 19:23:04    710s] 40    -	79	: 5 (0.1%) nets
[01/30 19:23:04    710s] 80    -	159	: 0 (0.0%) nets
[01/30 19:23:04    710s] 160   -	319	: 8 (0.2%) nets
[01/30 19:23:04    710s] 320   -	639	: 0 (0.0%) nets
[01/30 19:23:04    710s] 640   -	1279	: 0 (0.0%) nets
[01/30 19:23:04    710s] 1280  -	2559	: 1 (0.0%) nets
[01/30 19:23:04    710s] 2560  -	5119	: 0 (0.0%) nets
[01/30 19:23:04    710s] 5120+		: 0 (0.0%) nets
[01/30 19:23:04    710s] no activity file in design. spp won't run.
[01/30 19:23:04    710s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[01/30 19:23:04    710s] Scan chains were not defined.
[01/30 19:23:04    710s] z: 2, totalTracks: 1
[01/30 19:23:04    710s] z: 4, totalTracks: 1
[01/30 19:23:04    710s] z: 6, totalTracks: 1
[01/30 19:23:04    710s] z: 8, totalTracks: 1
[01/30 19:23:04    710s] All LLGs are deleted
[01/30 19:23:04    710s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1471.5M, EPOCH TIME: 1738245184.349383
[01/30 19:23:04    710s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1471.5M, EPOCH TIME: 1738245184.349669
[01/30 19:23:04    710s] # Building t1c_riscv_cpu llgBox search-tree.
[01/30 19:23:04    710s] #std cell=4342 (0 fixed + 4342 movable) #buf cell=0 #inv cell=116 #block=0 (0 floating + 0 preplaced)
[01/30 19:23:04    710s] #ioInst=0 #net=4410 #term=20013 #term/net=4.54, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=226
[01/30 19:23:04    710s] stdCell: 4342 single + 0 double + 0 multi
[01/30 19:23:04    710s] Total standard cell length = 11.3678 (mm), area = 0.0194 (mm^2)
[01/30 19:23:04    710s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1471.5M, EPOCH TIME: 1738245184.350993
[01/30 19:23:04    710s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1471.5M, EPOCH TIME: 1738245184.351868
[01/30 19:23:04    710s] Core basic site is CoreSite
[01/30 19:23:04    710s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1471.5M, EPOCH TIME: 1738245184.365788
[01/30 19:23:04    710s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.005, MEM:1503.5M, EPOCH TIME: 1738245184.370759
[01/30 19:23:04    710s] Use non-trimmed site array because memory saving is not enough.
[01/30 19:23:04    710s] SiteArray: non-trimmed site array dimensions = 96 x 849
[01/30 19:23:04    710s] SiteArray: use 393,216 bytes
[01/30 19:23:04    710s] SiteArray: current memory after site array memory allocation 1503.9M
[01/30 19:23:04    710s] SiteArray: FP blocked sites are writable
[01/30 19:23:04    710s] Estimated cell power/ground rail width = 0.213 um
[01/30 19:23:04    710s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/30 19:23:04    710s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1503.9M, EPOCH TIME: 1738245184.373896
[01/30 19:23:04    710s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1503.9M, EPOCH TIME: 1738245184.373974
[01/30 19:23:04    710s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.023, MEM:1503.9M, EPOCH TIME: 1738245184.374847
[01/30 19:23:04    710s] 
[01/30 19:23:04    710s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/30 19:23:04    710s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.025, MEM:1503.9M, EPOCH TIME: 1738245184.375585
[01/30 19:23:04    710s] 
[01/30 19:23:04    710s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/30 19:23:04    710s] OPERPROF: Starting pre-place ADS at level 1, MEM:1503.9M, EPOCH TIME: 1738245184.375691
[01/30 19:23:04    710s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1503.9M, EPOCH TIME: 1738245184.377329
[01/30 19:23:04    710s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1503.9M, EPOCH TIME: 1738245184.377387
[01/30 19:23:04    710s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1503.9M, EPOCH TIME: 1738245184.377448
[01/30 19:23:04    710s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1503.9M, EPOCH TIME: 1738245184.377498
[01/30 19:23:04    710s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1503.9M, EPOCH TIME: 1738245184.377543
[01/30 19:23:04    710s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1503.9M, EPOCH TIME: 1738245184.377655
[01/30 19:23:04    710s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1503.9M, EPOCH TIME: 1738245184.377703
[01/30 19:23:04    710s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1503.9M, EPOCH TIME: 1738245184.377754
[01/30 19:23:04    710s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1503.9M, EPOCH TIME: 1738245184.377800
[01/30 19:23:04    710s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1503.9M, EPOCH TIME: 1738245184.377872
[01/30 19:23:04    710s] ADSU 0.697 -> 0.697. GS 13.680
[01/30 19:23:04    710s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.005, MEM:1503.9M, EPOCH TIME: 1738245184.380454
[01/30 19:23:04    710s] Average module density = 0.697.
[01/30 19:23:04    710s] Density for the design = 0.697.
[01/30 19:23:04    710s]        = stdcell_area 56839 sites (19439 um^2) / alloc_area 81504 sites (27874 um^2).
[01/30 19:23:04    710s] Pin Density = 0.2455.
[01/30 19:23:04    710s]             = total # of pins 20013 / total area 81504.
[01/30 19:23:04    710s] OPERPROF: Starting spMPad at level 1, MEM:1477.9M, EPOCH TIME: 1738245184.382716
[01/30 19:23:04    710s] OPERPROF:   Starting spContextMPad at level 2, MEM:1477.9M, EPOCH TIME: 1738245184.382939
[01/30 19:23:04    710s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1477.9M, EPOCH TIME: 1738245184.382989
[01/30 19:23:04    710s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1477.9M, EPOCH TIME: 1738245184.383039
[01/30 19:23:04    710s] Initial padding reaches pin density 0.462 for top
[01/30 19:23:04    710s] InitPadU 0.697 -> 0.824 for top
[01/30 19:23:04    710s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1477.9M, EPOCH TIME: 1738245184.389418
[01/30 19:23:04    710s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.001, MEM:1477.9M, EPOCH TIME: 1738245184.390051
[01/30 19:23:04    710s] === lastAutoLevel = 8 
[01/30 19:23:04    710s] OPERPROF: Starting spInitNetWt at level 1, MEM:1477.9M, EPOCH TIME: 1738245184.391461
[01/30 19:23:04    710s] no activity file in design. spp won't run.
[01/30 19:23:04    710s] [spp] 0
[01/30 19:23:04    710s] [adp] 0:1:1:3
[01/30 19:23:04    711s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.360, REAL:0.367, MEM:1507.7M, EPOCH TIME: 1738245184.758726
[01/30 19:23:04    711s] Clock gating cells determined by native netlist tracing.
[01/30 19:23:04    711s] no activity file in design. spp won't run.
[01/30 19:23:04    711s] no activity file in design. spp won't run.
[01/30 19:23:04    711s] Effort level <high> specified for reg2reg path_group
[01/30 19:23:04    711s] OPERPROF: Starting npMain at level 1, MEM:1510.7M, EPOCH TIME: 1738245184.977998
[01/30 19:23:05    711s] OPERPROF:   Starting npPlace at level 2, MEM:1513.7M, EPOCH TIME: 1738245185.991737
[01/30 19:23:06    711s] Iteration  1: Total net bbox = 5.722e-09 (7.12e-10 5.01e-09)
[01/30 19:23:06    711s]               Est.  stn bbox = 5.949e-09 (7.41e-10 5.21e-09)
[01/30 19:23:06    711s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1536.7M
[01/30 19:23:06    711s] Iteration  2: Total net bbox = 5.722e-09 (7.12e-10 5.01e-09)
[01/30 19:23:06    711s]               Est.  stn bbox = 5.949e-09 (7.41e-10 5.21e-09)
[01/30 19:23:06    711s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 1536.7M
[01/30 19:23:06    711s] exp_mt_sequential is set from setPlaceMode option to 1
[01/30 19:23:06    711s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[01/30 19:23:06    711s] place_exp_mt_interval set to default 32
[01/30 19:23:06    711s] place_exp_mt_interval_bias (first half) set to default 0.750000
[01/30 19:23:06    711s] Iteration  3: Total net bbox = 1.369e+02 (4.32e+01 9.37e+01)
[01/30 19:23:06    711s]               Est.  stn bbox = 1.900e+02 (6.44e+01 1.26e+02)
[01/30 19:23:06    711s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1545.5M
[01/30 19:23:06    711s] Total number of setup views is 1.
[01/30 19:23:06    711s] Total number of active setup views is 1.
[01/30 19:23:06    711s] Active setup views:
[01/30 19:23:06    711s]     wc
[01/30 19:23:06    712s] Iteration  4: Total net bbox = 4.629e+04 (2.52e+04 2.11e+04)
[01/30 19:23:06    712s]               Est.  stn bbox = 5.688e+04 (3.08e+04 2.61e+04)
[01/30 19:23:06    712s]               cpu = 0:00:00.7 real = 0:00:00.0 mem = 1545.5M
[01/30 19:23:07    713s] Iteration  5: Total net bbox = 4.905e+04 (2.66e+04 2.25e+04)
[01/30 19:23:07    713s]               Est.  stn bbox = 6.259e+04 (3.37e+04 2.88e+04)
[01/30 19:23:07    713s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 1545.5M
[01/30 19:23:07    713s] OPERPROF:   Finished npPlace at level 2, CPU:1.600, REAL:1.587, MEM:1545.5M, EPOCH TIME: 1738245187.579163
[01/30 19:23:07    713s] OPERPROF: Finished npMain at level 1, CPU:1.620, REAL:2.604, MEM:1545.5M, EPOCH TIME: 1738245187.582444
[01/30 19:23:07    713s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1545.5M, EPOCH TIME: 1738245187.583991
[01/30 19:23:07    713s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/30 19:23:07    713s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1545.5M, EPOCH TIME: 1738245187.585429
[01/30 19:23:07    713s] OPERPROF: Starting npMain at level 1, MEM:1545.5M, EPOCH TIME: 1738245187.585779
[01/30 19:23:07    713s] OPERPROF:   Starting npPlace at level 2, MEM:1545.5M, EPOCH TIME: 1738245187.608362
[01/30 19:23:09    715s] Iteration  6: Total net bbox = 5.806e+04 (3.07e+04 2.74e+04)
[01/30 19:23:09    715s]               Est.  stn bbox = 7.348e+04 (3.86e+04 3.49e+04)
[01/30 19:23:09    715s]               cpu = 0:00:02.0 real = 0:00:02.0 mem = 1551.9M
[01/30 19:23:09    715s] OPERPROF:   Finished npPlace at level 2, CPU:1.960, REAL:1.952, MEM:1551.9M, EPOCH TIME: 1738245189.560342
[01/30 19:23:09    715s] OPERPROF: Finished npMain at level 1, CPU:1.990, REAL:1.978, MEM:1551.9M, EPOCH TIME: 1738245189.564120
[01/30 19:23:09    715s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1551.9M, EPOCH TIME: 1738245189.564467
[01/30 19:23:09    715s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/30 19:23:09    715s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1551.9M, EPOCH TIME: 1738245189.564748
[01/30 19:23:09    715s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1551.9M, EPOCH TIME: 1738245189.564839
[01/30 19:23:09    715s] Starting Early Global Route rough congestion estimation: mem = 1551.9M
[01/30 19:23:09    715s] (I)      ==================== Layers =====================
[01/30 19:23:09    715s] (I)      +-----+----+---------+---------+--------+-------+
[01/30 19:23:09    715s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/30 19:23:09    715s] (I)      +-----+----+---------+---------+--------+-------+
[01/30 19:23:09    715s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/30 19:23:09    715s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/30 19:23:09    715s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/30 19:23:09    715s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/30 19:23:09    715s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/30 19:23:09    715s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/30 19:23:09    715s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/30 19:23:09    715s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/30 19:23:09    715s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/30 19:23:09    715s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/30 19:23:09    715s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/30 19:23:09    715s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/30 19:23:09    715s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/30 19:23:09    715s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/30 19:23:09    715s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/30 19:23:09    715s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/30 19:23:09    715s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/30 19:23:09    715s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/30 19:23:09    715s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/30 19:23:09    715s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/30 19:23:09    715s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/30 19:23:09    715s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/30 19:23:09    715s] (I)      +-----+----+---------+---------+--------+-------+
[01/30 19:23:09    715s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/30 19:23:09    715s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/30 19:23:09    715s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/30 19:23:09    715s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/30 19:23:09    715s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/30 19:23:09    715s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/30 19:23:09    715s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/30 19:23:09    715s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/30 19:23:09    715s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/30 19:23:09    715s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/30 19:23:09    715s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/30 19:23:09    715s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/30 19:23:09    715s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/30 19:23:09    715s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/30 19:23:09    715s] (I)      +-----+----+---------+---------+--------+-------+
[01/30 19:23:09    715s] (I)      Started Import and model ( Curr Mem: 1551.89 MB )
[01/30 19:23:09    715s] (I)      Default power domain name = t1c_riscv_cpu
[01/30 19:23:09    715s] .== Non-default Options ==
[01/30 19:23:09    715s] (I)      Print mode                                         : 2
[01/30 19:23:09    715s] (I)      Stop if highly congested                           : false
[01/30 19:23:09    715s] (I)      Maximum routing layer                              : 11
[01/30 19:23:09    715s] (I)      Assign partition pins                              : false
[01/30 19:23:09    715s] (I)      Support large GCell                                : true
[01/30 19:23:09    715s] (I)      Number of threads                                  : 1
[01/30 19:23:09    715s] (I)      Number of rows per GCell                           : 7
[01/30 19:23:09    715s] (I)      Max num rows per GCell                             : 32
[01/30 19:23:09    715s] (I)      Method to set GCell size                           : row
[01/30 19:23:09    715s] (I)      Counted 100 PG shapes. We will not process PG shapes layer by layer.
[01/30 19:23:09    715s] (I)      Use row-based GCell size
[01/30 19:23:09    715s] (I)      Use row-based GCell align
[01/30 19:23:09    715s] (I)      layer 0 area = 80000
[01/30 19:23:09    715s] (I)      layer 1 area = 80000
[01/30 19:23:09    715s] (I)      layer 2 area = 80000
[01/30 19:23:09    715s] (I)      layer 3 area = 80000
[01/30 19:23:09    715s] (I)      layer 4 area = 80000
[01/30 19:23:09    715s] (I)      layer 5 area = 80000
[01/30 19:23:09    715s] (I)      layer 6 area = 80000
[01/30 19:23:09    715s] (I)      layer 7 area = 80000
[01/30 19:23:09    715s] (I)      layer 8 area = 80000
[01/30 19:23:09    715s] (I)      layer 9 area = 400000
[01/30 19:23:09    715s] (I)      layer 10 area = 400000
[01/30 19:23:09    715s] (I)      GCell unit size   : 3420
[01/30 19:23:09    715s] (I)      GCell multiplier  : 7
[01/30 19:23:09    715s] (I)      GCell row height  : 3420
[01/30 19:23:09    715s] (I)      Actual row height : 3420
[01/30 19:23:09    715s] (I)      GCell align ref   : 20000 20140
[01/30 19:23:09    715s] [NR-eGR] Track table information for default rule: 
[01/30 19:23:09    715s] [NR-eGR] Metal1 has no routable track
[01/30 19:23:09    715s] [NR-eGR] Metal2 has single uniform track structure
[01/30 19:23:09    715s] [NR-eGR] Metal3 has single uniform track structure
[01/30 19:23:09    715s] [NR-eGR] Metal4 has single uniform track structure
[01/30 19:23:09    715s] [NR-eGR] Metal5 has single uniform track structure
[01/30 19:23:09    715s] [NR-eGR] Metal6 has single uniform track structure
[01/30 19:23:09    715s] [NR-eGR] Metal7 has single uniform track structure
[01/30 19:23:09    715s] [NR-eGR] Metal8 has single uniform track structure
[01/30 19:23:09    715s] [NR-eGR] Metal9 has single uniform track structure
[01/30 19:23:09    715s] [NR-eGR] Metal10 has single uniform track structure
[01/30 19:23:09    715s] [NR-eGR] Metal11 has single uniform track structure
[01/30 19:23:09    715s] (I)      ==================== Default via =====================
[01/30 19:23:09    715s] (I)      +----+------------------+----------------------------+
[01/30 19:23:09    715s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/30 19:23:09    715s] (I)      +----+------------------+----------------------------+
[01/30 19:23:09    715s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/30 19:23:09    715s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/30 19:23:09    715s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/30 19:23:09    715s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/30 19:23:09    715s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/30 19:23:09    715s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/30 19:23:09    715s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/30 19:23:09    715s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/30 19:23:09    715s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/30 19:23:09    715s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/30 19:23:09    715s] (I)      +----+------------------+----------------------------+
[01/30 19:23:09    715s] [NR-eGR] Read 168 PG shapes
[01/30 19:23:09    715s] [NR-eGR] Read 0 clock shapes
[01/30 19:23:09    715s] [NR-eGR] Read 0 other shapes
[01/30 19:23:09    715s] [NR-eGR] #Routing Blockages  : 0
[01/30 19:23:09    715s] [NR-eGR] #Instance Blockages : 0
[01/30 19:23:09    715s] [NR-eGR] #PG Blockages       : 168
[01/30 19:23:09    715s] [NR-eGR] #Halo Blockages     : 0
[01/30 19:23:09    715s] [NR-eGR] #Boundary Blockages : 0
[01/30 19:23:09    715s] [NR-eGR] #Clock Blockages    : 0
[01/30 19:23:09    715s] [NR-eGR] #Other Blockages    : 0
[01/30 19:23:09    715s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/30 19:23:09    715s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/30 19:23:09    715s] [NR-eGR] Read 4285 nets ( ignored 0 )
[01/30 19:23:09    715s] (I)      early_global_route_priority property id does not exist.
[01/30 19:23:09    715s] (I)      Read Num Blocks=168  Num Prerouted Wires=0  Num CS=0
[01/30 19:23:09    715s] (I)      Layer 1 (V) : #blockages 24 : #preroutes 0
[01/30 19:23:09    715s] (I)      Layer 2 (H) : #blockages 16 : #preroutes 0
[01/30 19:23:09    715s] (I)      Layer 3 (V) : #blockages 16 : #preroutes 0
[01/30 19:23:09    715s] (I)      Layer 4 (H) : #blockages 16 : #preroutes 0
[01/30 19:23:09    715s] (I)      Layer 5 (V) : #blockages 16 : #preroutes 0
[01/30 19:23:09    715s] (I)      Layer 6 (H) : #blockages 16 : #preroutes 0
[01/30 19:23:09    715s] (I)      Layer 7 (V) : #blockages 16 : #preroutes 0
[01/30 19:23:09    715s] (I)      Layer 8 (H) : #blockages 16 : #preroutes 0
[01/30 19:23:09    715s] (I)      Layer 9 (V) : #blockages 20 : #preroutes 0
[01/30 19:23:09    715s] (I)      Layer 10 (H) : #blockages 12 : #preroutes 0
[01/30 19:23:09    715s] (I)      Number of ignored nets                =      0
[01/30 19:23:09    715s] (I)      Number of connected nets              =      0
[01/30 19:23:09    715s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/30 19:23:09    715s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/30 19:23:09    715s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/30 19:23:09    715s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/30 19:23:09    715s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/30 19:23:09    715s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/30 19:23:09    715s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/30 19:23:09    715s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/30 19:23:09    715s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/30 19:23:09    715s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/30 19:23:09    715s] (I)      Ndr track 0 does not exist
[01/30 19:23:09    715s] (I)      ---------------------Grid Graph Info--------------------
[01/30 19:23:09    715s] (I)      Routing area        : (0, 0) - (379600, 368600)
[01/30 19:23:09    715s] (I)      Core area           : (20000, 20140) - (359600, 348460)
[01/30 19:23:09    715s] (I)      Site width          :   400  (dbu)
[01/30 19:23:09    715s] (I)      Row height          :  3420  (dbu)
[01/30 19:23:09    715s] (I)      GCell row height    :  3420  (dbu)
[01/30 19:23:09    715s] (I)      GCell width         : 23940  (dbu)
[01/30 19:23:09    715s] (I)      GCell height        : 23940  (dbu)
[01/30 19:23:09    715s] (I)      Grid                :    16    16    11
[01/30 19:23:09    715s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/30 19:23:09    715s] (I)      Vertical capacity   :     0 23940     0 23940     0 23940     0 23940     0 23940     0
[01/30 19:23:09    715s] (I)      Horizontal capacity :     0     0 23940     0 23940     0 23940     0 23940     0 23940
[01/30 19:23:09    715s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/30 19:23:09    715s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/30 19:23:09    715s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/30 19:23:09    715s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/30 19:23:09    715s] (I)      First track coord   :     0   200   190   200   190   200   190   200   190  1200  1330
[01/30 19:23:09    715s] (I)      Num tracks per GCell: 99.75 59.85 63.00 59.85 63.00 59.85 63.00 59.85 63.00 23.94 25.20
[01/30 19:23:09    715s] (I)      Total num of tracks :     0   949   970   949   970   949   970   949   970   379   387
[01/30 19:23:09    715s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/30 19:23:09    715s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/30 19:23:09    715s] (I)      --------------------------------------------------------
[01/30 19:23:09    715s] 
[01/30 19:23:09    715s] [NR-eGR] ============ Routing rule table ============
[01/30 19:23:09    715s] [NR-eGR] Rule id: 0  Nets: 4285
[01/30 19:23:09    715s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/30 19:23:09    715s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/30 19:23:09    715s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/30 19:23:09    715s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/30 19:23:09    715s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/30 19:23:09    715s] [NR-eGR] ========================================
[01/30 19:23:09    715s] [NR-eGR] 
[01/30 19:23:09    715s] (I)      =============== Blocked Tracks ===============
[01/30 19:23:09    715s] (I)      +-------+---------+----------+---------------+
[01/30 19:23:09    715s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/30 19:23:09    715s] (I)      +-------+---------+----------+---------------+
[01/30 19:23:09    715s] (I)      |     1 |       0 |        0 |         0.00% |
[01/30 19:23:09    715s] (I)      |     2 |   15184 |     1210 |         7.97% |
[01/30 19:23:09    715s] (I)      |     3 |   15520 |      148 |         0.95% |
[01/30 19:23:09    715s] (I)      |     4 |   15184 |      192 |         1.26% |
[01/30 19:23:09    715s] (I)      |     5 |   15520 |      148 |         0.95% |
[01/30 19:23:09    715s] (I)      |     6 |   15184 |      192 |         1.26% |
[01/30 19:23:09    715s] (I)      |     7 |   15520 |      148 |         0.95% |
[01/30 19:23:09    715s] (I)      |     8 |   15184 |      192 |         1.26% |
[01/30 19:23:09    715s] (I)      |     9 |   15520 |      148 |         0.95% |
[01/30 19:23:09    715s] (I)      |    10 |    6064 |      496 |         8.18% |
[01/30 19:23:09    715s] (I)      |    11 |    6192 |      528 |         8.53% |
[01/30 19:23:09    715s] (I)      +-------+---------+----------+---------------+
[01/30 19:23:09    715s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1551.89 MB )
[01/30 19:23:09    715s] (I)      Reset routing kernel
[01/30 19:23:09    715s] (I)      numLocalWires=22295  numGlobalNetBranches=7477  numLocalNetBranches=3699
[01/30 19:23:09    715s] (I)      totalPins=19662  totalGlobalPin=6499 (33.05%)
[01/30 19:23:09    715s] (I)      total 2D Cap : 132362 = (67434 H, 64928 V)
[01/30 19:23:09    715s] (I)      
[01/30 19:23:09    715s] (I)      ============  Phase 1a Route ============
[01/30 19:23:09    715s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[01/30 19:23:09    715s] (I)      Usage: 6246 = (3416 H, 2830 V) = (5.07% H, 4.36% V) = (4.089e+04um H, 3.388e+04um V)
[01/30 19:23:09    715s] (I)      
[01/30 19:23:09    715s] (I)      ============  Phase 1b Route ============
[01/30 19:23:09    715s] (I)      Usage: 6246 = (3416 H, 2830 V) = (5.07% H, 4.36% V) = (4.089e+04um H, 3.388e+04um V)
[01/30 19:23:09    715s] (I)      eGR overflow: 0.00% H + 0.00% V
[01/30 19:23:09    715s] 
[01/30 19:23:09    715s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/30 19:23:09    715s] Finished Early Global Route rough congestion estimation: mem = 1551.9M
[01/30 19:23:09    715s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.040, REAL:0.034, MEM:1551.9M, EPOCH TIME: 1738245189.598527
[01/30 19:23:09    715s] earlyGlobalRoute rough estimation gcell size 7 row height
[01/30 19:23:09    715s] OPERPROF: Starting CDPad at level 1, MEM:1551.9M, EPOCH TIME: 1738245189.598657
[01/30 19:23:09    715s] CDPadU 0.824 -> 0.823. R=0.697, N=4342, GS=11.970
[01/30 19:23:09    715s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.010, MEM:1551.9M, EPOCH TIME: 1738245189.608879
[01/30 19:23:09    715s] OPERPROF: Starting npMain at level 1, MEM:1551.9M, EPOCH TIME: 1738245189.609360
[01/30 19:23:09    715s] OPERPROF:   Starting npPlace at level 2, MEM:1551.9M, EPOCH TIME: 1738245189.628797
[01/30 19:23:09    715s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.010, MEM:1551.9M, EPOCH TIME: 1738245189.638767
[01/30 19:23:09    715s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.033, MEM:1551.9M, EPOCH TIME: 1738245189.642636
[01/30 19:23:09    715s] Global placement CDP skipped at cutLevel 7.
[01/30 19:23:09    715s] Iteration  7: Total net bbox = 1.075e+05 (6.27e+04 4.48e+04)
[01/30 19:23:09    715s]               Est.  stn bbox = 1.247e+05 (7.17e+04 5.31e+04)
[01/30 19:23:09    715s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1551.9M
[01/30 19:23:10    715s] 
[01/30 19:23:10    715s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/30 19:23:10    715s] TLC MultiMap info (StdDelay):
[01/30 19:23:10    715s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[01/30 19:23:10    715s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[01/30 19:23:10    715s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[01/30 19:23:10    715s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[01/30 19:23:10    715s]  Setting StdDelay to: 36.8ps
[01/30 19:23:10    715s] 
[01/30 19:23:10    715s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/30 19:23:10    715s] nrCritNet: 0.00% ( 0 / 4410 ) cutoffSlk: 214748364.7ps stdDelay: 36.8ps
[01/30 19:23:10    716s] nrCritNet: 0.00% ( 0 / 4410 ) cutoffSlk: 214748364.7ps stdDelay: 36.8ps
[01/30 19:23:10    716s] Iteration  8: Total net bbox = 1.075e+05 (6.27e+04 4.48e+04)
[01/30 19:23:10    716s]               Est.  stn bbox = 1.247e+05 (7.17e+04 5.31e+04)
[01/30 19:23:10    716s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1551.9M
[01/30 19:23:10    716s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1551.9M, EPOCH TIME: 1738245190.540594
[01/30 19:23:10    716s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/30 19:23:10    716s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1551.9M, EPOCH TIME: 1738245190.540925
[01/30 19:23:10    716s] Legalizing MH Cells... 0 / 0 (level 8)
[01/30 19:23:10    716s] No instances found in the vector
[01/30 19:23:10    716s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1551.9M, DRC: 0)
[01/30 19:23:10    716s] 0 (out of 0) MH cells were successfully legalized.
[01/30 19:23:10    716s] OPERPROF: Starting npMain at level 1, MEM:1551.9M, EPOCH TIME: 1738245190.541337
[01/30 19:23:10    716s] OPERPROF:   Starting npPlace at level 2, MEM:1551.9M, EPOCH TIME: 1738245190.562955
[01/30 19:23:15    721s] Iteration  9: Total net bbox = 6.487e+04 (3.40e+04 3.09e+04)
[01/30 19:23:15    721s]               Est.  stn bbox = 8.130e+04 (4.24e+04 3.89e+04)
[01/30 19:23:15    721s]               cpu = 0:00:01.9 real = 0:00:02.0 mem = 1549.9M
[01/30 19:23:15    721s] GP RA stats: MHOnly 0 nrInst 4342 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[01/30 19:23:16    721s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1550.9M, EPOCH TIME: 1738245196.225540
[01/30 19:23:16    721s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1551.9M, EPOCH TIME: 1738245196.225654
[01/30 19:23:16    721s] Iteration 10: Total net bbox = 6.370e+04 (3.32e+04 3.05e+04)
[01/30 19:23:16    721s]               Est.  stn bbox = 7.999e+04 (4.15e+04 3.85e+04)
[01/30 19:23:16    721s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1551.9M
[01/30 19:23:16    721s] OPERPROF:   Finished npPlace at level 2, CPU:5.690, REAL:5.664, MEM:1551.9M, EPOCH TIME: 1738245196.226532
[01/30 19:23:16    721s] OPERPROF: Finished npMain at level 1, CPU:5.710, REAL:5.689, MEM:1551.9M, EPOCH TIME: 1738245196.230704
[01/30 19:23:16    721s] Iteration 11: Total net bbox = 1.127e+05 (6.49e+04 4.78e+04)
[01/30 19:23:16    721s]               Est.  stn bbox = 1.308e+05 (7.43e+04 5.65e+04)
[01/30 19:23:16    721s]               cpu = 0:00:05.7 real = 0:00:06.0 mem = 1551.9M
[01/30 19:23:16    721s] Iteration 12: Total net bbox = 1.127e+05 (6.49e+04 4.78e+04)
[01/30 19:23:16    721s]               Est.  stn bbox = 1.308e+05 (7.43e+04 5.65e+04)
[01/30 19:23:16    721s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1551.9M
[01/30 19:23:16    721s] [adp] clock
[01/30 19:23:16    721s] [adp] weight, nr nets, wire length
[01/30 19:23:16    721s] [adp]      0        1  349.305500
[01/30 19:23:16    721s] [adp] data
[01/30 19:23:16    721s] [adp] weight, nr nets, wire length
[01/30 19:23:16    721s] [adp]      0     4409  112355.503000
[01/30 19:23:16    721s] [adp] 0.000000|0.000000|0.000000
[01/30 19:23:16    721s] Iteration 13: Total net bbox = 1.127e+05 (6.49e+04 4.78e+04)
[01/30 19:23:16    721s]               Est.  stn bbox = 1.308e+05 (7.43e+04 5.65e+04)
[01/30 19:23:16    721s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1551.9M
[01/30 19:23:16    721s] *** cost = 1.127e+05 (6.49e+04 4.78e+04) (cpu for global=0:00:10.5) real=0:00:12.0***
[01/30 19:23:16    721s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[01/30 19:23:16    721s] Saved padding area to DB
[01/30 19:23:16    721s] All LLGs are deleted
[01/30 19:23:16    721s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1551.9M, EPOCH TIME: 1738245196.265786
[01/30 19:23:16    721s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1551.9M, EPOCH TIME: 1738245196.266024
[01/30 19:23:16    721s] Solver runtime cpu: 0:00:09.1 real: 0:00:09.0
[01/30 19:23:16    721s] Core Placement runtime cpu: 0:00:09.4 real: 0:00:11.0
[01/30 19:23:16    721s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/30 19:23:16    721s] Type 'man IMPSP-9025' for more detail.
[01/30 19:23:16    721s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1551.9M, EPOCH TIME: 1738245196.267318
[01/30 19:23:16    721s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1551.9M, EPOCH TIME: 1738245196.267435
[01/30 19:23:16    721s] z: 2, totalTracks: 1
[01/30 19:23:16    721s] z: 4, totalTracks: 1
[01/30 19:23:16    721s] z: 6, totalTracks: 1
[01/30 19:23:16    721s] z: 8, totalTracks: 1
[01/30 19:23:16    721s] #spOpts: mergeVia=F 
[01/30 19:23:16    721s] All LLGs are deleted
[01/30 19:23:16    721s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1551.9M, EPOCH TIME: 1738245196.270356
[01/30 19:23:16    721s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1551.9M, EPOCH TIME: 1738245196.270559
[01/30 19:23:16    721s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1551.9M, EPOCH TIME: 1738245196.271425
[01/30 19:23:16    721s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1551.9M, EPOCH TIME: 1738245196.272396
[01/30 19:23:16    721s] Core basic site is CoreSite
[01/30 19:23:16    721s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1551.9M, EPOCH TIME: 1738245196.288965
[01/30 19:23:16    721s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.005, MEM:1559.9M, EPOCH TIME: 1738245196.293543
[01/30 19:23:16    721s] Fast DP-INIT is on for default
[01/30 19:23:16    721s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/30 19:23:16    721s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.030, REAL:0.025, MEM:1559.9M, EPOCH TIME: 1738245196.297666
[01/30 19:23:16    721s] 
[01/30 19:23:16    721s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/30 19:23:16    721s] OPERPROF:       Starting CMU at level 4, MEM:1559.9M, EPOCH TIME: 1738245196.298319
[01/30 19:23:16    721s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1559.9M, EPOCH TIME: 1738245196.298821
[01/30 19:23:16    721s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.028, MEM:1559.9M, EPOCH TIME: 1738245196.299055
[01/30 19:23:16    721s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1559.9MB).
[01/30 19:23:16    721s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.033, MEM:1559.9M, EPOCH TIME: 1738245196.300296
[01/30 19:23:16    721s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.033, MEM:1559.9M, EPOCH TIME: 1738245196.300349
[01/30 19:23:16    721s] TDRefine: refinePlace mode is spiral
[01/30 19:23:16    721s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8761.1
[01/30 19:23:16    721s] OPERPROF: Starting RefinePlace at level 1, MEM:1559.9M, EPOCH TIME: 1738245196.300441
[01/30 19:23:16    721s] *** Starting refinePlace (0:12:02 mem=1559.9M) ***
[01/30 19:23:16    721s] Total net bbox length = 1.127e+05 (6.489e+04 4.781e+04) (ext = 4.251e+04)
[01/30 19:23:16    721s] 
[01/30 19:23:16    721s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/30 19:23:16    721s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/30 19:23:16    721s] (I)      Default power domain name = t1c_riscv_cpu
[01/30 19:23:16    721s] .Default power domain name = t1c_riscv_cpu
[01/30 19:23:16    721s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:1559.9M, EPOCH TIME: 1738245196.307081
[01/30 19:23:16    721s] Starting refinePlace ...
[01/30 19:23:16    721s] Default power domain name = t1c_riscv_cpu
[01/30 19:23:16    721s] .Default power domain name = t1c_riscv_cpu
[01/30 19:23:16    721s] .** Cut row section cpu time 0:00:00.0.
[01/30 19:23:16    721s]    Spread Effort: high, standalone mode, useDDP on.
[01/30 19:23:16    721s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1559.9MB) @(0:12:02 - 0:12:02).
[01/30 19:23:16    721s] Move report: preRPlace moves 4342 insts, mean move: 0.14 um, max move: 2.45 um 
[01/30 19:23:16    721s] 	Max move on inst (datamem_data_ram_reg[19][12]): (24.85, 70.33) --> (26.00, 71.63)
[01/30 19:23:16    721s] 	Length: 22 sites, height: 1 rows, site name: CoreSite, cell type: SDFFQX1
[01/30 19:23:16    721s] wireLenOptFixPriorityInst 0 inst fixed
[01/30 19:23:16    721s] Placement tweakage begins.
[01/30 19:23:16    721s] wire length = 9.733e+04
[01/30 19:23:16    722s] wire length = 9.810e+04
[01/30 19:23:16    722s] Placement tweakage ends.
[01/30 19:23:16    722s] Move report: tweak moves 1150 insts, mean move: 5.35 um, max move: 49.60 um 
[01/30 19:23:16    722s] 	Max move on inst (g145056): (174.60, 92.15) --> (125.00, 92.15)
[01/30 19:23:16    722s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:00.0, mem=1559.9MB) @(0:12:02 - 0:12:02).
[01/30 19:23:16    722s] 
[01/30 19:23:16    722s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[01/30 19:23:16    722s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/30 19:23:16    722s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/30 19:23:16    722s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/30 19:23:16    722s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1559.9MB) @(0:12:02 - 0:12:02).
[01/30 19:23:16    722s] Move report: Detail placement moves 4342 insts, mean move: 1.53 um, max move: 49.60 um 
[01/30 19:23:16    722s] 	Max move on inst (g145056): (174.60, 92.15) --> (125.00, 92.15)
[01/30 19:23:16    722s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1559.9MB
[01/30 19:23:16    722s] Statistics of distance of Instance movement in refine placement:
[01/30 19:23:16    722s]   maximum (X+Y) =        49.60 um
[01/30 19:23:16    722s]   inst (g145056) with max move: (174.598, 92.148) -> (125, 92.15)
[01/30 19:23:16    722s]   mean    (X+Y) =         1.53 um
[01/30 19:23:16    722s] Summary Report:
[01/30 19:23:16    722s] Instances move: 4342 (out of 4342 movable)
[01/30 19:23:16    722s] Instances flipped: 0
[01/30 19:23:16    722s] Mean displacement: 1.53 um
[01/30 19:23:16    722s] Max displacement: 49.60 um (Instance: g145056) (174.598, 92.148) -> (125, 92.15)
[01/30 19:23:16    722s] 	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: AND2X6
[01/30 19:23:16    722s] Total instances moved : 4342
[01/30 19:23:16    722s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.330, REAL:0.333, MEM:1559.9M, EPOCH TIME: 1738245196.639998
[01/30 19:23:16    722s] Total net bbox length = 1.097e+05 (6.199e+04 4.768e+04) (ext = 3.882e+04)
[01/30 19:23:16    722s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1559.9MB
[01/30 19:23:16    722s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1559.9MB) @(0:12:02 - 0:12:02).
[01/30 19:23:16    722s] *** Finished refinePlace (0:12:02 mem=1559.9M) ***
[01/30 19:23:16    722s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8761.1
[01/30 19:23:16    722s] OPERPROF: Finished RefinePlace at level 1, CPU:0.350, REAL:0.341, MEM:1559.9M, EPOCH TIME: 1738245196.641565
[01/30 19:23:16    722s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1559.9M, EPOCH TIME: 1738245196.641619
[01/30 19:23:16    722s] All LLGs are deleted
[01/30 19:23:16    722s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1559.9M, EPOCH TIME: 1738245196.643297
[01/30 19:23:16    722s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1559.9M, EPOCH TIME: 1738245196.643998
[01/30 19:23:16    722s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.005, MEM:1554.9M, EPOCH TIME: 1738245196.646200
[01/30 19:23:16    722s] *** End of Placement (cpu=0:00:12.4, real=0:00:13.0, mem=1554.9M) ***
[01/30 19:23:16    722s] z: 2, totalTracks: 1
[01/30 19:23:16    722s] z: 4, totalTracks: 1
[01/30 19:23:16    722s] z: 6, totalTracks: 1
[01/30 19:23:16    722s] z: 8, totalTracks: 1
[01/30 19:23:16    722s] #spOpts: mergeVia=F 
[01/30 19:23:16    722s] All LLGs are deleted
[01/30 19:23:16    722s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1554.9M, EPOCH TIME: 1738245196.649246
[01/30 19:23:16    722s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1554.9M, EPOCH TIME: 1738245196.649448
[01/30 19:23:16    722s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1554.9M, EPOCH TIME: 1738245196.650032
[01/30 19:23:16    722s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1554.9M, EPOCH TIME: 1738245196.650900
[01/30 19:23:16    722s] Core basic site is CoreSite
[01/30 19:23:16    722s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1554.9M, EPOCH TIME: 1738245196.667396
[01/30 19:23:16    722s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.003, MEM:1554.9M, EPOCH TIME: 1738245196.670710
[01/30 19:23:16    722s] Fast DP-INIT is on for default
[01/30 19:23:16    722s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/30 19:23:16    722s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:1554.9M, EPOCH TIME: 1738245196.675574
[01/30 19:23:16    722s] 
[01/30 19:23:16    722s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/30 19:23:16    722s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.027, MEM:1554.9M, EPOCH TIME: 1738245196.676535
[01/30 19:23:16    722s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1554.9M, EPOCH TIME: 1738245196.677495
[01/30 19:23:16    722s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.010, REAL:0.002, MEM:1554.9M, EPOCH TIME: 1738245196.679009
[01/30 19:23:16    722s] default core: bins with density > 0.750 = 21.00 % ( 21 / 100 )
[01/30 19:23:16    722s] Density distribution unevenness ratio = 3.862%
[01/30 19:23:16    722s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1554.9M, EPOCH TIME: 1738245196.679118
[01/30 19:23:16    722s] All LLGs are deleted
[01/30 19:23:16    722s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1554.9M, EPOCH TIME: 1738245196.681148
[01/30 19:23:16    722s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1554.9M, EPOCH TIME: 1738245196.681361
[01/30 19:23:16    722s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:1554.9M, EPOCH TIME: 1738245196.682108
[01/30 19:23:16    722s] *** Free Virtual Timing Model ...(mem=1554.9M)
[01/30 19:23:16    722s] **INFO: Enable pre-place timing setting for timing analysis
[01/30 19:23:16    722s] Set Using Default Delay Limit as 101.
[01/30 19:23:16    722s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[01/30 19:23:16    722s] Set Default Net Delay as 0 ps.
[01/30 19:23:16    722s] Set Default Net Load as 0 pF. 
[01/30 19:23:16    722s] **INFO: Analyzing IO path groups for slack adjustment
[01/30 19:23:16    722s] Effort level <high> specified for reg2reg_tmp.8761 path_group
[01/30 19:23:16    722s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/30 19:23:16    722s] #################################################################################
[01/30 19:23:16    722s] # Design Stage: PreRoute
[01/30 19:23:16    722s] # Design Name: t1c_riscv_cpu
[01/30 19:23:16    722s] # Design Mode: 90nm
[01/30 19:23:16    722s] # Analysis Mode: MMMC Non-OCV 
[01/30 19:23:16    722s] # Parasitics Mode: No SPEF/RCDB 
[01/30 19:23:16    722s] # Signoff Settings: SI Off 
[01/30 19:23:16    722s] #################################################################################
[01/30 19:23:16    722s] Calculate delays in BcWc mode...
[01/30 19:23:16    722s] Topological Sorting (REAL = 0:00:00.0, MEM = 1545.4M, InitMEM = 1545.4M)
[01/30 19:23:16    722s] Start delay calculation (fullDC) (1 T). (MEM=1545.38)
[01/30 19:23:16    722s] End AAE Lib Interpolated Model. (MEM=1556.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/30 19:23:17    722s] Total number of fetched objects 4410
[01/30 19:23:17    722s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/30 19:23:17    722s] End delay calculation. (MEM=1572.58 CPU=0:00:00.3 REAL=0:00:01.0)
[01/30 19:23:17    722s] End delay calculation (fullDC). (MEM=1572.58 CPU=0:00:00.4 REAL=0:00:01.0)
[01/30 19:23:17    722s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1572.6M) ***
[01/30 19:23:17    723s] **INFO: Disable pre-place timing setting for timing analysis
[01/30 19:23:17    723s] Set Using Default Delay Limit as 1000.
[01/30 19:23:17    723s] Set Default Net Delay as 1000 ps.
[01/30 19:23:17    723s] Set Default Net Load as 0.5 pF. 
[01/30 19:23:17    723s] Info: Disable timing driven in postCTS congRepair.
[01/30 19:23:17    723s] 
[01/30 19:23:17    723s] Starting congRepair ...
[01/30 19:23:17    723s] User Input Parameters:
[01/30 19:23:17    723s] - Congestion Driven    : On
[01/30 19:23:17    723s] - Timing Driven        : Off
[01/30 19:23:17    723s] - Area-Violation Based : On
[01/30 19:23:17    723s] - Start Rollback Level : -5
[01/30 19:23:17    723s] - Legalized            : On
[01/30 19:23:17    723s] - Window Based         : Off
[01/30 19:23:17    723s] - eDen incr mode       : Off
[01/30 19:23:17    723s] - Small incr mode      : Off
[01/30 19:23:17    723s] 
[01/30 19:23:17    723s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1563.1M, EPOCH TIME: 1738245197.453481
[01/30 19:23:17    723s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.004, MEM:1563.1M, EPOCH TIME: 1738245197.457830
[01/30 19:23:17    723s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1563.1M, EPOCH TIME: 1738245197.457976
[01/30 19:23:17    723s] Starting Early Global Route congestion estimation: mem = 1563.1M
[01/30 19:23:17    723s] ==================== Layers =====================
[01/30 19:23:17    723s] (I)      +-----+----+---------+---------+--------+-------+
[01/30 19:23:17    723s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/30 19:23:17    723s] (I)      +-----+----+---------+---------+--------+-------+
[01/30 19:23:17    723s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/30 19:23:17    723s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/30 19:23:17    723s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/30 19:23:17    723s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/30 19:23:17    723s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/30 19:23:17    723s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/30 19:23:17    723s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/30 19:23:17    723s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/30 19:23:17    723s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/30 19:23:17    723s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/30 19:23:17    723s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/30 19:23:17    723s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/30 19:23:17    723s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/30 19:23:17    723s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/30 19:23:17    723s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/30 19:23:17    723s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/30 19:23:17    723s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/30 19:23:17    723s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/30 19:23:17    723s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/30 19:23:17    723s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/30 19:23:17    723s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/30 19:23:17    723s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/30 19:23:17    723s] (I)      +-----+----+---------+---------+--------+-------+
[01/30 19:23:17    723s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/30 19:23:17    723s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/30 19:23:17    723s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/30 19:23:17    723s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/30 19:23:17    723s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/30 19:23:17    723s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/30 19:23:17    723s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/30 19:23:17    723s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/30 19:23:17    723s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/30 19:23:17    723s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/30 19:23:17    723s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/30 19:23:17    723s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/30 19:23:17    723s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/30 19:23:17    723s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/30 19:23:17    723s] (I)      +-----+----+---------+---------+--------+-------+
[01/30 19:23:17    723s] (I)      Started Import and model ( Curr Mem: 1563.06 MB )
[01/30 19:23:17    723s] (I)      Default power domain name = t1c_riscv_cpu
[01/30 19:23:17    723s] .== Non-default Options ==
[01/30 19:23:17    723s] (I)      Maximum routing layer                              : 11
[01/30 19:23:17    723s] (I)      Number of threads                                  : 1
[01/30 19:23:17    723s] (I)      Use non-blocking free Dbs wires                    : false
[01/30 19:23:17    723s] (I)      Method to set GCell size                           : row
[01/30 19:23:17    723s] (I)      Counted 100 PG shapes. We will not process PG shapes layer by layer.
[01/30 19:23:17    723s] (I)      Use row-based GCell size
[01/30 19:23:17    723s] (I)      Use row-based GCell align
[01/30 19:23:17    723s] (I)      layer 0 area = 80000
[01/30 19:23:17    723s] (I)      layer 1 area = 80000
[01/30 19:23:17    723s] (I)      layer 2 area = 80000
[01/30 19:23:17    723s] (I)      layer 3 area = 80000
[01/30 19:23:17    723s] (I)      layer 4 area = 80000
[01/30 19:23:17    723s] (I)      layer 5 area = 80000
[01/30 19:23:17    723s] (I)      layer 6 area = 80000
[01/30 19:23:17    723s] (I)      layer 7 area = 80000
[01/30 19:23:17    723s] (I)      layer 8 area = 80000
[01/30 19:23:17    723s] (I)      layer 9 area = 400000
[01/30 19:23:17    723s] (I)      layer 10 area = 400000
[01/30 19:23:17    723s] (I)      GCell unit size   : 3420
[01/30 19:23:17    723s] (I)      GCell multiplier  : 1
[01/30 19:23:17    723s] (I)      GCell row height  : 3420
[01/30 19:23:17    723s] (I)      Actual row height : 3420
[01/30 19:23:17    723s] (I)      GCell align ref   : 20000 20140
[01/30 19:23:17    723s] [NR-eGR] Track table information for default rule: 
[01/30 19:23:17    723s] [NR-eGR] Metal1 has no routable track
[01/30 19:23:17    723s] [NR-eGR] Metal2 has single uniform track structure
[01/30 19:23:17    723s] [NR-eGR] Metal3 has single uniform track structure
[01/30 19:23:17    723s] [NR-eGR] Metal4 has single uniform track structure
[01/30 19:23:17    723s] [NR-eGR] Metal5 has single uniform track structure
[01/30 19:23:17    723s] [NR-eGR] Metal6 has single uniform track structure
[01/30 19:23:17    723s] [NR-eGR] Metal7 has single uniform track structure
[01/30 19:23:17    723s] [NR-eGR] Metal8 has single uniform track structure
[01/30 19:23:17    723s] [NR-eGR] Metal9 has single uniform track structure
[01/30 19:23:17    723s] [NR-eGR] Metal10 has single uniform track structure
[01/30 19:23:17    723s] [NR-eGR] Metal11 has single uniform track structure
[01/30 19:23:17    723s] (I)      ==================== Default via =====================
[01/30 19:23:17    723s] (I)      +----+------------------+----------------------------+
[01/30 19:23:17    723s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/30 19:23:17    723s] (I)      +----+------------------+----------------------------+
[01/30 19:23:17    723s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/30 19:23:17    723s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/30 19:23:17    723s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/30 19:23:17    723s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/30 19:23:17    723s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/30 19:23:17    723s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/30 19:23:17    723s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/30 19:23:17    723s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/30 19:23:17    723s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/30 19:23:17    723s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/30 19:23:17    723s] (I)      +----+------------------+----------------------------+
[01/30 19:23:17    723s] [NR-eGR] Read 168 PG shapes
[01/30 19:23:17    723s] [NR-eGR] Read 0 clock shapes
[01/30 19:23:17    723s] [NR-eGR] Read 0 other shapes
[01/30 19:23:17    723s] [NR-eGR] #Routing Blockages  : 0
[01/30 19:23:17    723s] [NR-eGR] #Instance Blockages : 0
[01/30 19:23:17    723s] [NR-eGR] #PG Blockages       : 168
[01/30 19:23:17    723s] [NR-eGR] #Halo Blockages     : 0
[01/30 19:23:17    723s] [NR-eGR] #Boundary Blockages : 0
[01/30 19:23:17    723s] [NR-eGR] #Clock Blockages    : 0
[01/30 19:23:17    723s] [NR-eGR] #Other Blockages    : 0
[01/30 19:23:17    723s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/30 19:23:17    723s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/30 19:23:17    723s] [NR-eGR] Read 4285 nets ( ignored 0 )
[01/30 19:23:17    723s] (I)      early_global_route_priority property id does not exist.
[01/30 19:23:17    723s] (I)      Read Num Blocks=168  Num Prerouted Wires=0  Num CS=0
[01/30 19:23:17    723s] (I)      Layer 1 (V) : #blockages 24 : #preroutes 0
[01/30 19:23:17    723s] (I)      Layer 2 (H) : #blockages 16 : #preroutes 0
[01/30 19:23:17    723s] (I)      Layer 3 (V) : #blockages 16 : #preroutes 0
[01/30 19:23:17    723s] (I)      Layer 4 (H) : #blockages 16 : #preroutes 0
[01/30 19:23:17    723s] (I)      Layer 5 (V) : #blockages 16 : #preroutes 0
[01/30 19:23:17    723s] (I)      Layer 6 (H) : #blockages 16 : #preroutes 0
[01/30 19:23:17    723s] (I)      Layer 7 (V) : #blockages 16 : #preroutes 0
[01/30 19:23:17    723s] (I)      Layer 8 (H) : #blockages 16 : #preroutes 0
[01/30 19:23:17    723s] (I)      Layer 9 (V) : #blockages 20 : #preroutes 0
[01/30 19:23:17    723s] (I)      Layer 10 (H) : #blockages 12 : #preroutes 0
[01/30 19:23:17    723s] (I)      Number of ignored nets                =      0
[01/30 19:23:17    723s] (I)      Number of connected nets              =      0
[01/30 19:23:17    723s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/30 19:23:17    723s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/30 19:23:17    723s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/30 19:23:17    723s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/30 19:23:17    723s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/30 19:23:17    723s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/30 19:23:17    723s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/30 19:23:17    723s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/30 19:23:17    723s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/30 19:23:17    723s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/30 19:23:17    723s] (I)      Ndr track 0 does not exist
[01/30 19:23:17    723s] (I)      ---------------------Grid Graph Info--------------------
[01/30 19:23:17    723s] (I)      Routing area        : (0, 0) - (379600, 368600)
[01/30 19:23:17    723s] (I)      Core area           : (20000, 20140) - (359600, 348460)
[01/30 19:23:17    723s] (I)      Site width          :   400  (dbu)
[01/30 19:23:17    723s] (I)      Row height          :  3420  (dbu)
[01/30 19:23:17    723s] (I)      GCell row height    :  3420  (dbu)
[01/30 19:23:17    723s] (I)      GCell width         :  3420  (dbu)
[01/30 19:23:17    723s] (I)      GCell height        :  3420  (dbu)
[01/30 19:23:17    723s] (I)      Grid                :   111   107    11
[01/30 19:23:17    723s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/30 19:23:17    723s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/30 19:23:17    723s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/30 19:23:17    723s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/30 19:23:17    723s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/30 19:23:17    723s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/30 19:23:17    723s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/30 19:23:17    723s] (I)      First track coord   :     0   200   190   200   190   200   190   200   190  1200  1330
[01/30 19:23:17    723s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/30 19:23:17    723s] (I)      Total num of tracks :     0   949   970   949   970   949   970   949   970   379   387
[01/30 19:23:17    723s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/30 19:23:17    723s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/30 19:23:17    723s] (I)      --------------------------------------------------------
[01/30 19:23:17    723s] 
[01/30 19:23:17    723s] [NR-eGR] ============ Routing rule table ============
[01/30 19:23:17    723s] [NR-eGR] Rule id: 0  Nets: 4285
[01/30 19:23:17    723s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/30 19:23:17    723s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/30 19:23:17    723s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/30 19:23:17    723s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/30 19:23:17    723s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/30 19:23:17    723s] [NR-eGR] ========================================
[01/30 19:23:17    723s] [NR-eGR] 
[01/30 19:23:17    723s] (I)      =============== Blocked Tracks ===============
[01/30 19:23:17    723s] (I)      +-------+---------+----------+---------------+
[01/30 19:23:17    723s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/30 19:23:17    723s] (I)      +-------+---------+----------+---------------+
[01/30 19:23:17    723s] (I)      |     1 |       0 |        0 |         0.00% |
[01/30 19:23:17    723s] (I)      |     2 |  101543 |     8002 |         7.88% |
[01/30 19:23:17    723s] (I)      |     3 |  107670 |      370 |         0.34% |
[01/30 19:23:17    723s] (I)      |     4 |  101543 |      352 |         0.35% |
[01/30 19:23:17    723s] (I)      |     5 |  107670 |      370 |         0.34% |
[01/30 19:23:17    723s] (I)      |     6 |  101543 |      352 |         0.35% |
[01/30 19:23:17    723s] (I)      |     7 |  107670 |      370 |         0.34% |
[01/30 19:23:17    723s] (I)      |     8 |  101543 |      352 |         0.35% |
[01/30 19:23:17    723s] (I)      |     9 |  107670 |      370 |         0.34% |
[01/30 19:23:17    723s] (I)      |    10 |   40553 |     3344 |         8.25% |
[01/30 19:23:17    723s] (I)      |    11 |   42957 |     3570 |         8.31% |
[01/30 19:23:17    723s] (I)      +-------+---------+----------+---------------+
[01/30 19:23:17    723s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1563.06 MB )
[01/30 19:23:17    723s] (I)      Reset routing kernel
[01/30 19:23:17    723s] (I)      Started Global Routing ( Curr Mem: 1563.06 MB )
[01/30 19:23:17    723s] (I)      totalPins=19662  totalGlobalPin=19530 (99.33%)
[01/30 19:23:17    723s] (I)      total 2D Cap : 903339 = (468750 H, 434589 V)
[01/30 19:23:17    723s] [NR-eGR] Layer group 1: route 4285 net(s) in layer range [2, 11]
[01/30 19:23:17    723s] (I)      
[01/30 19:23:17    723s] (I)      ============  Phase 1a Route ============
[01/30 19:23:17    723s] (I)      Usage: 54570 = (29499 H, 25071 V) = (6.29% H, 5.77% V) = (5.044e+04um H, 4.287e+04um V)
[01/30 19:23:17    723s] (I)      
[01/30 19:23:17    723s] (I)      ============  Phase 1b Route ============
[01/30 19:23:17    723s] (I)      Usage: 54570 = (29499 H, 25071 V) = (6.29% H, 5.77% V) = (5.044e+04um H, 4.287e+04um V)
[01/30 19:23:17    723s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.331470e+04um
[01/30 19:23:17    723s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/30 19:23:17    723s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/30 19:23:17    723s] (I)      
[01/30 19:23:17    723s] (I)      ============  Phase 1c Route ============
[01/30 19:23:17    723s] (I)      Usage: 54570 = (29499 H, 25071 V) = (6.29% H, 5.77% V) = (5.044e+04um H, 4.287e+04um V)
[01/30 19:23:17    723s] (I)      
[01/30 19:23:17    723s] (I)      ============  Phase 1d Route ============
[01/30 19:23:17    723s] (I)      Usage: 54570 = (29499 H, 25071 V) = (6.29% H, 5.77% V) = (5.044e+04um H, 4.287e+04um V)
[01/30 19:23:17    723s] (I)      
[01/30 19:23:17    723s] (I)      ============  Phase 1e Route ============
[01/30 19:23:17    723s] (I)      Usage: 54570 = (29499 H, 25071 V) = (6.29% H, 5.77% V) = (5.044e+04um H, 4.287e+04um V)
[01/30 19:23:17    723s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.331470e+04um
[01/30 19:23:17    723s] (I)      
[01/30 19:23:17    723s] (I)      ============  Phase 1l Route ============
[01/30 19:23:17    723s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/30 19:23:17    723s] (I)      Layer  2:      92657     26689         0        6259       94341    ( 6.22%) 
[01/30 19:23:17    723s] (I)      Layer  3:     106370     27471         0         180      105750    ( 0.17%) 
[01/30 19:23:17    723s] (I)      Layer  4:     100332      5420         0         137      100463    ( 0.14%) 
[01/30 19:23:17    723s] (I)      Layer  5:     106370      2316         0         180      105750    ( 0.17%) 
[01/30 19:23:17    723s] (I)      Layer  6:     100332         0         0         137      100463    ( 0.14%) 
[01/30 19:23:17    723s] (I)      Layer  7:     106370         0         0         180      105750    ( 0.17%) 
[01/30 19:23:17    723s] (I)      Layer  8:     100332         0         0         137      100463    ( 0.14%) 
[01/30 19:23:17    723s] (I)      Layer  9:     106370         0         0         180      105750    ( 0.17%) 
[01/30 19:23:17    723s] (I)      Layer 10:      36846         0         0        2469       37770    ( 6.14%) 
[01/30 19:23:17    723s] (I)      Layer 11:      39011         0         0        2689       39683    ( 6.35%) 
[01/30 19:23:17    723s] (I)      Total:        894990     61896         0       12544      896178    ( 1.38%) 
[01/30 19:23:17    723s] (I)      
[01/30 19:23:17    723s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/30 19:23:17    723s] [NR-eGR]                        OverCon            
[01/30 19:23:17    723s] [NR-eGR]                         #Gcell     %Gcell
[01/30 19:23:17    723s] [NR-eGR]        Layer             (1-0)    OverCon
[01/30 19:23:17    723s] [NR-eGR] ----------------------------------------------
[01/30 19:23:17    723s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/30 19:23:17    723s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/30 19:23:17    723s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/30 19:23:17    723s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/30 19:23:17    723s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/30 19:23:17    723s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/30 19:23:17    723s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/30 19:23:17    723s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/30 19:23:17    723s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/30 19:23:17    723s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/30 19:23:17    723s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/30 19:23:17    723s] [NR-eGR] ----------------------------------------------
[01/30 19:23:17    723s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/30 19:23:17    723s] [NR-eGR] 
[01/30 19:23:17    723s] (I)      Finished Global Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1571.07 MB )
[01/30 19:23:17    723s] (I)      total 2D Cap : 903352 = (468757 H, 434595 V)
[01/30 19:23:17    723s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/30 19:23:17    723s] Early Global Route congestion estimation runtime: 0.08 seconds, mem = 1571.1M
[01/30 19:23:17    723s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.080, REAL:0.084, MEM:1571.1M, EPOCH TIME: 1738245197.542471
[01/30 19:23:17    723s] OPERPROF: Starting HotSpotCal at level 1, MEM:1571.1M, EPOCH TIME: 1738245197.542527
[01/30 19:23:17    723s] [hotspot] +------------+---------------+---------------+
[01/30 19:23:17    723s] [hotspot] |            |   max hotspot | total hotspot |
[01/30 19:23:17    723s] [hotspot] +------------+---------------+---------------+
[01/30 19:23:17    723s] [hotspot] | normalized |          0.00 |          0.00 |
[01/30 19:23:17    723s] [hotspot] +------------+---------------+---------------+
[01/30 19:23:17    723s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/30 19:23:17    723s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/30 19:23:17    723s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1571.1M, EPOCH TIME: 1738245197.543304
[01/30 19:23:17    723s] Skipped repairing congestion.
[01/30 19:23:17    723s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1571.1M, EPOCH TIME: 1738245197.543392
[01/30 19:23:17    723s] Starting Early Global Route wiring: mem = 1571.1M
[01/30 19:23:17    723s] (I)      ============= Track Assignment ============
[01/30 19:23:17    723s] (I)      Started Track Assignment (1T) ( Curr Mem: 1571.07 MB )
[01/30 19:23:17    723s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/30 19:23:17    723s] (I)      Run Multi-thread track assignment
[01/30 19:23:17    723s] (I)      Finished Track Assignment (1T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1571.07 MB )
[01/30 19:23:17    723s] (I)      Started Export ( Curr Mem: 1571.07 MB )
[01/30 19:23:17    723s] [NR-eGR]                  Length (um)   Vias 
[01/30 19:23:17    723s] [NR-eGR] ------------------------------------
[01/30 19:23:17    723s] [NR-eGR]  Metal1   (1H)             0  19662 
[01/30 19:23:17    723s] [NR-eGR]  Metal2   (2V)         38003  31002 
[01/30 19:23:17    723s] [NR-eGR]  Metal3   (3H)         47799   1282 
[01/30 19:23:17    723s] [NR-eGR]  Metal4   (4V)          9242    201 
[01/30 19:23:17    723s] [NR-eGR]  Metal5   (5H)          3969      4 
[01/30 19:23:17    723s] [NR-eGR]  Metal6   (6V)             1      0 
[01/30 19:23:17    723s] [NR-eGR]  Metal7   (7H)             0      0 
[01/30 19:23:17    723s] [NR-eGR]  Metal8   (8V)             0      0 
[01/30 19:23:17    723s] [NR-eGR]  Metal9   (9H)             0      0 
[01/30 19:23:17    723s] [NR-eGR]  Metal10  (10V)            0      0 
[01/30 19:23:17    723s] [NR-eGR]  Metal11  (11H)            0      0 
[01/30 19:23:17    723s] [NR-eGR] ------------------------------------
[01/30 19:23:17    723s] [NR-eGR]           Total        99014  52151 
[01/30 19:23:17    723s] [NR-eGR] --------------------------------------------------------------------------
[01/30 19:23:17    723s] [NR-eGR] Total half perimeter of net bounding box: 109670um
[01/30 19:23:17    723s] [NR-eGR] Total length: 99014um, number of vias: 52151
[01/30 19:23:17    723s] [NR-eGR] --------------------------------------------------------------------------
[01/30 19:23:17    723s] [NR-eGR] Total eGR-routed clock nets wire length: 6993um, number of vias: 6046
[01/30 19:23:17    723s] [NR-eGR] --------------------------------------------------------------------------
[01/30 19:23:17    723s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1571.07 MB )
[01/30 19:23:17    723s] Early Global Route wiring runtime: 0.09 seconds, mem = 1513.1M
[01/30 19:23:17    723s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.090, REAL:0.092, MEM:1513.1M, EPOCH TIME: 1738245197.635580
[01/30 19:23:17    723s] Tdgp not successfully inited but do clear! skip clearing
[01/30 19:23:17    723s] End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
[01/30 19:23:17    723s] *** Finishing placeDesign default flow ***
[01/30 19:23:17    723s] **placeDesign ... cpu = 0: 0:15, real = 0: 0:16, mem = 1513.1M **
[01/30 19:23:17    723s] Tdgp not successfully inited but do clear! skip clearing
[01/30 19:23:17    723s] 
[01/30 19:23:17    723s] *** Summary of all messages that are not suppressed in this session:
[01/30 19:23:17    723s] Severity  ID               Count  Summary                                  
[01/30 19:23:17    723s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[01/30 19:23:17    723s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[01/30 19:23:17    723s] *** Message Summary: 3 warning(s), 0 error(s)
[01/30 19:23:17    723s] 
[01/30 19:23:23    724s] <CMD> undo
[01/30 19:23:23    724s] **ERROR: (IMPSYT-6852):	No more action to undo.
[01/30 19:24:17    741s] 
--------------------------------------------------------------------------------
Exiting Innovus on Thu Jan 30 19:24:17 2025
  Total CPU time:     0:12:22
  Total real time:    0:30:20
  Peak memory (main): 1353.29MB

[01/30 19:24:17    741s] 
[01/30 19:24:17    741s] *** Memory Usage v#1 (Current mem = 1523.270M, initial mem = 308.848M) ***
[01/30 19:24:17    741s] 
[01/30 19:24:17    741s] *** Summary of all messages that are not suppressed in this session:
[01/30 19:24:17    741s] Severity  ID               Count  Summary                                  
[01/30 19:24:17    741s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/30 19:24:17    741s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[01/30 19:24:17    741s] WARNING   IMPFP-3961           6  The techSite '%s' has no related standar...
[01/30 19:24:17    741s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[01/30 19:24:17    741s] ERROR     IMPSYT-6852         21  No more action to undo.                  
[01/30 19:24:17    741s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[01/30 19:24:17    741s] WARNING   IMPPP-532           16  ViaGen Warning: The top layer and bottom...
[01/30 19:24:17    741s] ERROR     IMPSP-9506           1  Design must be in memory before running ...
[01/30 19:24:17    741s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[01/30 19:24:17    741s] WARNING   IMPOAX-793           2  Problem in processing library definition...
[01/30 19:24:17    741s] WARNING   TCLCMD-513          21  The software could not find a matching o...
[01/30 19:24:17    741s] ERROR     TCLCMD-917          14  Cannot find '%s' that match '%s'         
[01/30 19:24:17    741s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[01/30 19:24:17    741s] ERROR     TCLNL-312            9  %s: Invalid list of pins: '%s'           
[01/30 19:24:17    741s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[01/30 19:24:17    741s] *** Message Summary: 55 warning(s), 45 error(s)
[01/30 19:24:17    741s] 
[01/30 19:24:17    741s] --- Ending "Innovus" (totcpu=0:12:21, real=0:30:19, mem=1523.3M) ---
