<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="25000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="inst_addr[31]"/>
        <net name="inst_addr[30]"/>
        <net name="inst_addr[29]"/>
        <net name="inst_addr[28]"/>
        <net name="inst_addr[27]"/>
        <net name="inst_addr[26]"/>
        <net name="inst_addr[25]"/>
        <net name="inst_addr[24]"/>
        <net name="inst_addr[23]"/>
        <net name="inst_addr[22]"/>
        <net name="inst_addr[21]"/>
        <net name="inst_addr[20]"/>
        <net name="inst_addr[19]"/>
        <net name="inst_addr[18]"/>
        <net name="inst_addr[17]"/>
        <net name="inst_addr[16]"/>
        <net name="inst_addr[15]"/>
        <net name="inst_addr[14]"/>
        <net name="inst_addr[13]"/>
        <net name="inst_addr[12]"/>
        <net name="inst_addr[11]"/>
        <net name="inst_addr[10]"/>
        <net name="inst_addr[9]"/>
        <net name="inst_addr[8]"/>
        <net name="inst_addr[7]"/>
        <net name="inst_addr[6]"/>
        <net name="inst_addr[5]"/>
        <net name="inst_addr[4]"/>
        <net name="inst_addr[3]"/>
        <net name="inst_addr[2]"/>
        <net name="inst_addr[1]"/>
        <net name="inst_addr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="25000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="ram_addr[31]"/>
        <net name="ram_addr[30]"/>
        <net name="ram_addr[29]"/>
        <net name="ram_addr[28]"/>
        <net name="ram_addr[27]"/>
        <net name="ram_addr[26]"/>
        <net name="ram_addr[25]"/>
        <net name="ram_addr[24]"/>
        <net name="ram_addr[23]"/>
        <net name="ram_addr[22]"/>
        <net name="ram_addr[21]"/>
        <net name="ram_addr[20]"/>
        <net name="ram_addr[19]"/>
        <net name="ram_addr[18]"/>
        <net name="ram_addr[17]"/>
        <net name="ram_addr[16]"/>
        <net name="ram_addr[15]"/>
        <net name="ram_addr[14]"/>
        <net name="ram_addr[13]"/>
        <net name="ram_addr[12]"/>
        <net name="ram_addr[11]"/>
        <net name="ram_addr[10]"/>
        <net name="ram_addr[9]"/>
        <net name="ram_addr[8]"/>
        <net name="ram_addr[7]"/>
        <net name="ram_addr[6]"/>
        <net name="ram_addr[5]"/>
        <net name="ram_addr[4]"/>
        <net name="ram_addr[3]"/>
        <net name="ram_addr[2]"/>
        <net name="ram_addr[1]"/>
        <net name="ram_addr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="25000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="ram_data_i[31]"/>
        <net name="ram_data_i[30]"/>
        <net name="ram_data_i[29]"/>
        <net name="ram_data_i[28]"/>
        <net name="ram_data_i[27]"/>
        <net name="ram_data_i[26]"/>
        <net name="ram_data_i[25]"/>
        <net name="ram_data_i[24]"/>
        <net name="ram_data_i[23]"/>
        <net name="ram_data_i[22]"/>
        <net name="ram_data_i[21]"/>
        <net name="ram_data_i[20]"/>
        <net name="ram_data_i[19]"/>
        <net name="ram_data_i[18]"/>
        <net name="ram_data_i[17]"/>
        <net name="ram_data_i[16]"/>
        <net name="ram_data_i[15]"/>
        <net name="ram_data_i[14]"/>
        <net name="ram_data_i[13]"/>
        <net name="ram_data_i[12]"/>
        <net name="ram_data_i[11]"/>
        <net name="ram_data_i[10]"/>
        <net name="ram_data_i[9]"/>
        <net name="ram_data_i[8]"/>
        <net name="ram_data_i[7]"/>
        <net name="ram_data_i[6]"/>
        <net name="ram_data_i[5]"/>
        <net name="ram_data_i[4]"/>
        <net name="ram_data_i[3]"/>
        <net name="ram_data_i[2]"/>
        <net name="ram_data_i[1]"/>
        <net name="ram_data_i[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="25000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="inst[31]"/>
        <net name="inst[30]"/>
        <net name="inst[29]"/>
        <net name="inst[28]"/>
        <net name="inst[27]"/>
        <net name="inst[26]"/>
        <net name="inst[25]"/>
        <net name="inst[24]"/>
        <net name="inst[23]"/>
        <net name="inst[22]"/>
        <net name="inst[21]"/>
        <net name="inst[20]"/>
        <net name="inst[19]"/>
        <net name="inst[18]"/>
        <net name="inst[17]"/>
        <net name="inst[16]"/>
        <net name="inst[15]"/>
        <net name="inst[14]"/>
        <net name="inst[13]"/>
        <net name="inst[12]"/>
        <net name="inst[11]"/>
        <net name="inst[10]"/>
        <net name="inst[9]"/>
        <net name="inst[8]"/>
        <net name="inst[7]"/>
        <net name="inst[6]"/>
        <net name="inst[5]"/>
        <net name="inst[4]"/>
        <net name="inst[3]"/>
        <net name="inst[2]"/>
        <net name="inst[1]"/>
        <net name="inst[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="25000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="ram_data_o[31]"/>
        <net name="ram_data_o[30]"/>
        <net name="ram_data_o[29]"/>
        <net name="ram_data_o[28]"/>
        <net name="ram_data_o[27]"/>
        <net name="ram_data_o[26]"/>
        <net name="ram_data_o[25]"/>
        <net name="ram_data_o[24]"/>
        <net name="ram_data_o[23]"/>
        <net name="ram_data_o[22]"/>
        <net name="ram_data_o[21]"/>
        <net name="ram_data_o[20]"/>
        <net name="ram_data_o[19]"/>
        <net name="ram_data_o[18]"/>
        <net name="ram_data_o[17]"/>
        <net name="ram_data_o[16]"/>
        <net name="ram_data_o[15]"/>
        <net name="ram_data_o[14]"/>
        <net name="ram_data_o[13]"/>
        <net name="ram_data_o[12]"/>
        <net name="ram_data_o[11]"/>
        <net name="ram_data_o[10]"/>
        <net name="ram_data_o[9]"/>
        <net name="ram_data_o[8]"/>
        <net name="ram_data_o[7]"/>
        <net name="ram_data_o[6]"/>
        <net name="ram_data_o[5]"/>
        <net name="ram_data_o[4]"/>
        <net name="ram_data_o[3]"/>
        <net name="ram_data_o[2]"/>
        <net name="ram_data_o[1]"/>
        <net name="ram_data_o[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="25000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="openmips0/pc_reg0/new_pc[31]"/>
        <net name="openmips0/pc_reg0/new_pc[30]"/>
        <net name="openmips0/pc_reg0/new_pc[29]"/>
        <net name="openmips0/pc_reg0/new_pc[28]"/>
        <net name="openmips0/pc_reg0/new_pc[27]"/>
        <net name="openmips0/pc_reg0/new_pc[26]"/>
        <net name="openmips0/pc_reg0/new_pc[25]"/>
        <net name="openmips0/pc_reg0/new_pc[24]"/>
        <net name="openmips0/pc_reg0/new_pc[23]"/>
        <net name="openmips0/pc_reg0/new_pc[22]"/>
        <net name="openmips0/pc_reg0/new_pc[21]"/>
        <net name="openmips0/pc_reg0/new_pc[20]"/>
        <net name="openmips0/pc_reg0/new_pc[19]"/>
        <net name="openmips0/pc_reg0/new_pc[18]"/>
        <net name="openmips0/pc_reg0/new_pc[17]"/>
        <net name="openmips0/pc_reg0/new_pc[16]"/>
        <net name="openmips0/pc_reg0/new_pc[15]"/>
        <net name="openmips0/pc_reg0/new_pc[14]"/>
        <net name="openmips0/pc_reg0/new_pc[13]"/>
        <net name="openmips0/pc_reg0/new_pc[12]"/>
        <net name="openmips0/pc_reg0/new_pc[11]"/>
        <net name="openmips0/pc_reg0/new_pc[10]"/>
        <net name="openmips0/pc_reg0/new_pc[9]"/>
        <net name="openmips0/pc_reg0/new_pc[8]"/>
        <net name="openmips0/pc_reg0/new_pc[7]"/>
        <net name="openmips0/pc_reg0/new_pc[6]"/>
        <net name="openmips0/pc_reg0/new_pc[5]"/>
        <net name="openmips0/pc_reg0/new_pc[4]"/>
        <net name="openmips0/pc_reg0/new_pc[3]"/>
        <net name="openmips0/pc_reg0/new_pc[2]"/>
        <net name="openmips0/pc_reg0/new_pc[1]"/>
        <net name="openmips0/pc_reg0/new_pc[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="25000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="openmips0/pc_reg0/branch_target_address_i[31]"/>
        <net name="openmips0/pc_reg0/branch_target_address_i[30]"/>
        <net name="openmips0/pc_reg0/branch_target_address_i[29]"/>
        <net name="openmips0/pc_reg0/branch_target_address_i[28]"/>
        <net name="openmips0/pc_reg0/branch_target_address_i[27]"/>
        <net name="openmips0/pc_reg0/branch_target_address_i[26]"/>
        <net name="openmips0/pc_reg0/branch_target_address_i[25]"/>
        <net name="openmips0/pc_reg0/branch_target_address_i[24]"/>
        <net name="openmips0/pc_reg0/branch_target_address_i[23]"/>
        <net name="openmips0/pc_reg0/branch_target_address_i[22]"/>
        <net name="openmips0/pc_reg0/branch_target_address_i[21]"/>
        <net name="openmips0/pc_reg0/branch_target_address_i[20]"/>
        <net name="openmips0/pc_reg0/branch_target_address_i[19]"/>
        <net name="openmips0/pc_reg0/branch_target_address_i[18]"/>
        <net name="openmips0/pc_reg0/branch_target_address_i[17]"/>
        <net name="openmips0/pc_reg0/branch_target_address_i[16]"/>
        <net name="openmips0/pc_reg0/branch_target_address_i[15]"/>
        <net name="openmips0/pc_reg0/branch_target_address_i[14]"/>
        <net name="openmips0/pc_reg0/branch_target_address_i[13]"/>
        <net name="openmips0/pc_reg0/branch_target_address_i[12]"/>
        <net name="openmips0/pc_reg0/branch_target_address_i[11]"/>
        <net name="openmips0/pc_reg0/branch_target_address_i[10]"/>
        <net name="openmips0/pc_reg0/branch_target_address_i[9]"/>
        <net name="openmips0/pc_reg0/branch_target_address_i[8]"/>
        <net name="openmips0/pc_reg0/branch_target_address_i[7]"/>
        <net name="openmips0/pc_reg0/branch_target_address_i[6]"/>
        <net name="openmips0/pc_reg0/branch_target_address_i[5]"/>
        <net name="openmips0/pc_reg0/branch_target_address_i[4]"/>
        <net name="openmips0/pc_reg0/branch_target_address_i[3]"/>
        <net name="openmips0/pc_reg0/branch_target_address_i[2]"/>
        <net name="openmips0/pc_reg0/branch_target_address_i[1]"/>
        <net name="openmips0/pc_reg0/branch_target_address_i[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="25000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="mmu_memory_version1/directUart/ext_uart_tx[7]"/>
        <net name="mmu_memory_version1/directUart/ext_uart_tx[6]"/>
        <net name="mmu_memory_version1/directUart/ext_uart_tx[5]"/>
        <net name="mmu_memory_version1/directUart/ext_uart_tx[4]"/>
        <net name="mmu_memory_version1/directUart/ext_uart_tx[3]"/>
        <net name="mmu_memory_version1/directUart/ext_uart_tx[2]"/>
        <net name="mmu_memory_version1/directUart/ext_uart_tx[1]"/>
        <net name="mmu_memory_version1/directUart/ext_uart_tx[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="25000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="openmips0/pc_reg0/branch_flag_i"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="25000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_ext_uart_busy"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="25000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="mmu_memory_version1/directUart/ext_uart_ready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="25000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="pause_signal"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="25000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="ram_we"/>
      </nets>
    </probe>
  </probeset>
</probeData>
