<stg><name>dense</name>


<trans_list>

<trans id="1590" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1591" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1592" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1593" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1594" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1595" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1596" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1597" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1615" from="8" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1598" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1614" from="10" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1616" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1618" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1619" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1620" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1621" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1622" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1623" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1624" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1625" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1626" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1627" from="21" to="302">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1628" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1630" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1638" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1639" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1640" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1641" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1642" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1643" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1644" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1645" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1646" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1648" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1656" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1657" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1658" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1659" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1660" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1661" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1662" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1663" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1664" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1666" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1674" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1675" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1676" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1677" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1678" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1679" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1680" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1681" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1682" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1684" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1692" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1693" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1694" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1695" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1696" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1697" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1698" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1699" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1700" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1702" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1710" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1711" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1712" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1713" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1714" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1715" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1716" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1717" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1718" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1720" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1728" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1729" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1730" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1731" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1732" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1733" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1734" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1735" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1736" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1738" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1746" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1747" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1748" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1749" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1750" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1751" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1752" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1753" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1754" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1756" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1764" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1765" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1766" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1767" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1768" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1769" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1770" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1771" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1772" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1774" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1782" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1783" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1784" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1785" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1786" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1787" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1788" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1789" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1790" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1792" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1800" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1801" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1802" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1803" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1804" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1805" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1806" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1807" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1808" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1810" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1818" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1819" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1820" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1821" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1822" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1823" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1824" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1825" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1826" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1828" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1836" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1837" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1838" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1839" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1840" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1841" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1842" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1843" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1844" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1846" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1854" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1855" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1856" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1857" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1858" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1859" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1860" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1861" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1862" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1864" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1872" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1873" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1874" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1875" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1876" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1877" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1878" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1879" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1880" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1882" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1890" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1891" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1892" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1893" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1894" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1895" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1896" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1897" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1898" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1900" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1908" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1909" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1910" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1911" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1912" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1913" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1914" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1915" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1916" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1918" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1926" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1927" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1928" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1929" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1930" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1931" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1932" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1933" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1934" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1936" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1944" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1945" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1946" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1947" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1948" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1949" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1950" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1951" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1952" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1954" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1962" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1963" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1964" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1965" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1966" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1967" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1968" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1969" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1970" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1972" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1980" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1981" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1982" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1983" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1984" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1985" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1986" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1987" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1988" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1990" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1998" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1999" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2000" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2001" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2002" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2003" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2004" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2005" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2006" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2008" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2016" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2017" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2018" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2019" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2020" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2021" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2022" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2023" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2024" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2026" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2034" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2035" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2036" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2037" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2038" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2039" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2040" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2041" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2042" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2044" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2052" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2053" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2054" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2055" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2056" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2057" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2058" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2059" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2060" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2062" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2070" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2071" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2072" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2073" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2074" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2075" from="268" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2076" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2077" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2078" from="271" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2080" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2088" from="273" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2089" from="274" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2090" from="275" to="276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2091" from="276" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2092" from="277" to="278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2093" from="278" to="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2094" from="279" to="280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2095" from="280" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2096" from="281" to="282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2098" from="282" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2106" from="283" to="284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2107" from="284" to="285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2108" from="285" to="286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2109" from="286" to="287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2110" from="287" to="288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2111" from="288" to="289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2112" from="289" to="290">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2113" from="290" to="291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2114" from="291" to="292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2116" from="292" to="293">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2124" from="293" to="294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2125" from="294" to="295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2126" from="295" to="296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2127" from="296" to="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2128" from="297" to="298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2129" from="298" to="299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2130" from="299" to="300">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2131" from="300" to="301">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2132" from="301" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2134" from="302" to="303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2135" from="303" to="304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2136" from="304" to="305">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2137" from="305" to="306">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2138" from="306" to="307">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2139" from="307" to="308">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2140" from="308" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:3  %input_V_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %input_V_offset)

]]></Node>
<StgValue><ssdm name="input_V_offset_read"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:6  %sext_ln5_1 = sext i32 %input_V_offset_read to i64

]]></Node>
<StgValue><ssdm name="sext_ln5_1"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
.preheader.preheader:7  %input_V_addr = getelementptr i8* %input_V, i64 %sext_ln5_1

]]></Node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="64">
<![CDATA[
.preheader.preheader:12  %temp_0_V = alloca [49 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_0_V"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="64">
<![CDATA[
.preheader.preheader:13  %temp_1_V = alloca [49 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_1_V"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="64">
<![CDATA[
.preheader.preheader:14  %temp_2_V = alloca [49 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_2_V"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="64">
<![CDATA[
.preheader.preheader:15  %temp_3_V = alloca [49 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_3_V"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="64">
<![CDATA[
.preheader.preheader:16  %temp_4_V = alloca [49 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_4_V"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="64">
<![CDATA[
.preheader.preheader:17  %temp_5_V = alloca [49 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_5_V"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="64">
<![CDATA[
.preheader.preheader:18  %temp_6_V = alloca [49 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_6_V"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="64">
<![CDATA[
.preheader.preheader:19  %temp_7_V = alloca [49 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_7_V"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="64">
<![CDATA[
.preheader.preheader:20  %temp_8_V = alloca [49 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_8_V"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="64">
<![CDATA[
.preheader.preheader:21  %temp_9_V = alloca [49 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_9_V"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="64">
<![CDATA[
.preheader.preheader:22  %temp_10_V = alloca [49 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_10_V"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="64">
<![CDATA[
.preheader.preheader:23  %temp_11_V = alloca [49 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_11_V"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="64">
<![CDATA[
.preheader.preheader:24  %temp_12_V = alloca [49 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_12_V"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="64">
<![CDATA[
.preheader.preheader:25  %temp_13_V = alloca [49 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_13_V"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="64">
<![CDATA[
.preheader.preheader:26  %temp_14_V = alloca [49 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_14_V"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="64">
<![CDATA[
.preheader.preheader:27  %temp_15_V = alloca [49 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_15_V"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:28  %input_V_addr_2_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 784)

]]></Node>
<StgValue><ssdm name="input_V_addr_2_rd_re"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="329" st_id="2" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:28  %input_V_addr_2_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 784)

]]></Node>
<StgValue><ssdm name="input_V_addr_2_rd_re"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="330" st_id="3" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:28  %input_V_addr_2_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 784)

]]></Node>
<StgValue><ssdm name="input_V_addr_2_rd_re"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="331" st_id="4" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:28  %input_V_addr_2_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 784)

]]></Node>
<StgValue><ssdm name="input_V_addr_2_rd_re"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="332" st_id="5" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:28  %input_V_addr_2_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 784)

]]></Node>
<StgValue><ssdm name="input_V_addr_2_rd_re"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="333" st_id="6" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:28  %input_V_addr_2_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 784)

]]></Node>
<StgValue><ssdm name="input_V_addr_2_rd_re"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="334" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:0  %fcBias_V_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %fcBias_V_offset)

]]></Node>
<StgValue><ssdm name="fcBias_V_offset_read"/></StgValue>
</operation>

<operation id="335" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1  %fcWeight_V_offset_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %fcWeight_V_offset)

]]></Node>
<StgValue><ssdm name="fcWeight_V_offset_re"/></StgValue>
</operation>

<operation id="336" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:2  %outputDense_V_offset_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %outputDense_V_offset)

]]></Node>
<StgValue><ssdm name="outputDense_V_offset_1"/></StgValue>
</operation>

<operation id="337" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="33" op_0_bw="32">
<![CDATA[
.preheader.preheader:4  %sext_ln6 = sext i32 %fcBias_V_offset_read to i33

]]></Node>
<StgValue><ssdm name="sext_ln6"/></StgValue>
</operation>

<operation id="338" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="33" op_0_bw="32">
<![CDATA[
.preheader.preheader:5  %sext_ln5 = sext i32 %outputDense_V_offset_1 to i33

]]></Node>
<StgValue><ssdm name="sext_ln5"/></StgValue>
</operation>

<operation id="339" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:8  call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str18, i32 0, i32 0, [5 x i8]* @p_str29, [6 x i8]* @p_str310, [1 x i8]* @p_str18, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str18, [1 x i8]* @p_str18)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="340" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:9  call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str18, i32 0, i32 0, [5 x i8]* @p_str29, [6 x i8]* @p_str310, [1 x i8]* @p_str18, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str18, [1 x i8]* @p_str18)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="341" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:10  call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str18, i32 0, i32 0, [5 x i8]* @p_str29, [6 x i8]* @p_str310, [1 x i8]* @p_str18, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str18, [1 x i8]* @p_str18)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="342" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:11  call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str18, i32 0, i32 0, [5 x i8]* @p_str29, [6 x i8]* @p_str310, [1 x i8]* @p_str18, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str18, [1 x i8]* @p_str18)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="343" st_id="7" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:28  %input_V_addr_2_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 784)

]]></Node>
<StgValue><ssdm name="input_V_addr_2_rd_re"/></StgValue>
</operation>

<operation id="344" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:29  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="345" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader:0  %i_0 = phi i10 [ %i, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="346" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:1  %icmp_ln13 = icmp eq i10 %i_0, -240

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="347" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="348" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:3  %i = add i10 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="349" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln13, label %.preheader1064.preheader, label %0

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="350" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1">
<![CDATA[
:0  %input_V_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %input_V_addr)

]]></Node>
<StgValue><ssdm name="input_V_addr_read"/></StgValue>
</operation>

<operation id="351" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="10">
<![CDATA[
:1  %trunc_ln203 = trunc i10 %i_0 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln203"/></StgValue>
</operation>

<operation id="352" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %lshr_ln = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %i_0, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="353" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="6">
<![CDATA[
:3  %zext_ln203 = zext i6 %lshr_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="354" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %temp_0_V_addr = getelementptr [49 x i8]* %temp_0_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="temp_0_V_addr"/></StgValue>
</operation>

<operation id="355" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %temp_1_V_addr = getelementptr [49 x i8]* %temp_1_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="temp_1_V_addr"/></StgValue>
</operation>

<operation id="356" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %temp_2_V_addr = getelementptr [49 x i8]* %temp_2_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="temp_2_V_addr"/></StgValue>
</operation>

<operation id="357" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %temp_3_V_addr = getelementptr [49 x i8]* %temp_3_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="temp_3_V_addr"/></StgValue>
</operation>

<operation id="358" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %temp_4_V_addr = getelementptr [49 x i8]* %temp_4_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="temp_4_V_addr"/></StgValue>
</operation>

<operation id="359" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %temp_5_V_addr = getelementptr [49 x i8]* %temp_5_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="temp_5_V_addr"/></StgValue>
</operation>

<operation id="360" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %temp_6_V_addr = getelementptr [49 x i8]* %temp_6_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="temp_6_V_addr"/></StgValue>
</operation>

<operation id="361" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %temp_7_V_addr = getelementptr [49 x i8]* %temp_7_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="temp_7_V_addr"/></StgValue>
</operation>

<operation id="362" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %temp_8_V_addr = getelementptr [49 x i8]* %temp_8_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="temp_8_V_addr"/></StgValue>
</operation>

<operation id="363" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %temp_9_V_addr = getelementptr [49 x i8]* %temp_9_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="temp_9_V_addr"/></StgValue>
</operation>

<operation id="364" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %temp_10_V_addr = getelementptr [49 x i8]* %temp_10_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="temp_10_V_addr"/></StgValue>
</operation>

<operation id="365" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %temp_11_V_addr = getelementptr [49 x i8]* %temp_11_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="temp_11_V_addr"/></StgValue>
</operation>

<operation id="366" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %temp_12_V_addr = getelementptr [49 x i8]* %temp_12_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="temp_12_V_addr"/></StgValue>
</operation>

<operation id="367" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %temp_13_V_addr = getelementptr [49 x i8]* %temp_13_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="temp_13_V_addr"/></StgValue>
</operation>

<operation id="368" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %temp_14_V_addr = getelementptr [49 x i8]* %temp_14_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="temp_14_V_addr"/></StgValue>
</operation>

<operation id="369" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %temp_15_V_addr = getelementptr [49 x i8]* %temp_15_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="temp_15_V_addr"/></StgValue>
</operation>

<operation id="370" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
:20  switch i4 %trunc_ln203, label %branch463 [
    i4 0, label %branch448
    i4 1, label %branch449
    i4 2, label %branch450
    i4 3, label %branch451
    i4 4, label %branch452
    i4 5, label %branch453
    i4 6, label %branch454
    i4 7, label %branch455
    i4 -8, label %branch456
    i4 -7, label %branch457
    i4 -6, label %branch458
    i4 -5, label %branch459
    i4 -4, label %branch460
    i4 -3, label %branch461
    i4 -2, label %branch462
  ]

]]></Node>
<StgValue><ssdm name="switch_ln14"/></StgValue>
</operation>

<operation id="371" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="33" op_0_bw="32">
<![CDATA[
.preheader1064.preheader:0  %sext_ln25 = sext i32 %fcWeight_V_offset_re to i33

]]></Node>
<StgValue><ssdm name="sext_ln25"/></StgValue>
</operation>

<operation id="372" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
.preheader1064.preheader:1  br label %.preheader1064

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="373" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch462:0  store i8 %input_V_addr_read, i8* %temp_14_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="374" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
branch462:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="375" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch461:0  store i8 %input_V_addr_read, i8* %temp_13_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="376" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
branch461:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="377" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch460:0  store i8 %input_V_addr_read, i8* %temp_12_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="378" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
branch460:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="379" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch459:0  store i8 %input_V_addr_read, i8* %temp_11_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="380" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
branch459:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="381" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch458:0  store i8 %input_V_addr_read, i8* %temp_10_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="382" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
branch458:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="383" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch457:0  store i8 %input_V_addr_read, i8* %temp_9_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="384" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
branch457:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="385" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch456:0  store i8 %input_V_addr_read, i8* %temp_8_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="386" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
branch456:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="387" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch455:0  store i8 %input_V_addr_read, i8* %temp_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="388" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
branch455:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="389" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch454:0  store i8 %input_V_addr_read, i8* %temp_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="390" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
branch454:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="391" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch453:0  store i8 %input_V_addr_read, i8* %temp_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="392" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
branch453:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="393" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch452:0  store i8 %input_V_addr_read, i8* %temp_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="394" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
branch452:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="395" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch451:0  store i8 %input_V_addr_read, i8* %temp_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="396" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
branch451:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="397" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch450:0  store i8 %input_V_addr_read, i8* %temp_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="398" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
branch450:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="399" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch449:0  store i8 %input_V_addr_read, i8* %temp_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="400" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
branch449:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="401" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch448:0  store i8 %input_V_addr_read, i8* %temp_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="402" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
branch448:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="403" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
branch463:0  store i8 %input_V_addr_read, i8* %temp_15_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="404" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
branch463:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="405" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="406" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader1064:0  %c_0 = phi i4 [ %c, %4 ], [ 0, %.preheader1064.preheader ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="407" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.preheader1064:1  %phi_mul = phi i13 [ %add_ln25_28, %4 ], [ 0, %.preheader1064.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="408" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader1064:2  %add_ln25_28 = add i13 %phi_mul, 784

]]></Node>
<StgValue><ssdm name="add_ln25_28"/></StgValue>
</operation>

<operation id="409" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1064:3  %icmp_ln20 = icmp eq i4 %c_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="410" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1064:4  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="411" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1064:5  %c = add i4 %c_0, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="412" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1064:6  br i1 %icmp_ln20, label %5, label %2

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="413" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="33" op_0_bw="4">
<![CDATA[
:0  %zext_ln21 = zext i4 %c_0 to i33

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="414" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:1  %add_ln21 = add i33 %sext_ln6, %zext_ln21

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="415" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="33">
<![CDATA[
:2  %sext_ln21 = sext i33 %add_ln21 to i64

]]></Node>
<StgValue><ssdm name="sext_ln21"/></StgValue>
</operation>

<operation id="416" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
:3  %fcBias_V_addr = getelementptr i8* %input_V, i64 %sext_ln21

]]></Node>
<StgValue><ssdm name="fcBias_V_addr"/></StgValue>
</operation>

<operation id="417" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln29"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="418" st_id="12" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
:4  %sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sum_V_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="419" st_id="13" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
:4  %sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sum_V_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="420" st_id="14" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
:4  %sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sum_V_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="421" st_id="15" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
:4  %sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sum_V_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="422" st_id="16" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
:4  %sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sum_V_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="423" st_id="17" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
:4  %sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sum_V_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="424" st_id="18" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
:4  %sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sum_V_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="425" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1">
<![CDATA[
:5  %sum_V = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr)

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="426" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %3

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="427" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %p_Val2_0 = phi i8 [ %sum_V, %2 ], [ %trunc_ln708_s, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.028 ]

]]></Node>
<StgValue><ssdm name="p_Val2_0"/></StgValue>
</operation>

<operation id="428" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:1  %i1_0_0 = phi i10 [ 0, %2 ], [ %add_ln23_24, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.028 ]

]]></Node>
<StgValue><ssdm name="i1_0_0"/></StgValue>
</operation>

<operation id="429" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="13" op_0_bw="10">
<![CDATA[
:2  %i1_0_0_cast1 = zext i10 %i1_0_0 to i13

]]></Node>
<StgValue><ssdm name="i1_0_0_cast1"/></StgValue>
</operation>

<operation id="430" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="431" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %icmp_ln23 = icmp eq i10 %i1_0_0, -240

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="432" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln23, label %4, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="433" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:0  %add_ln25 = add i13 %phi_mul, %i1_0_0_cast1

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="434" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="33" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:1  %zext_ln1116_25 = zext i13 %add_ln25 to i33

]]></Node>
<StgValue><ssdm name="zext_ln1116_25"/></StgValue>
</operation>

<operation id="435" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="4" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:2  %trunc_ln1116 = trunc i10 %i1_0_0 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln1116"/></StgValue>
</operation>

<operation id="436" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:3  %lshr_ln1 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %i1_0_0, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="437" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:4  %zext_ln1116 = zext i6 %lshr_ln1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116"/></StgValue>
</operation>

<operation id="438" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:5  %temp_0_V_addr_1 = getelementptr [49 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_1"/></StgValue>
</operation>

<operation id="439" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:6  %temp_4_V_addr_1 = getelementptr [49 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_1"/></StgValue>
</operation>

<operation id="440" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:7  %temp_8_V_addr_1 = getelementptr [49 x i8]* %temp_8_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="temp_8_V_addr_1"/></StgValue>
</operation>

<operation id="441" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:8  %temp_12_V_addr_1 = getelementptr [49 x i8]* %temp_12_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="temp_12_V_addr_1"/></StgValue>
</operation>

<operation id="442" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0:9  switch i4 %trunc_ln1116, label %branch444 [
    i4 0, label %branch432
    i4 4, label %branch436
    i4 -8, label %branch440
  ]

]]></Node>
<StgValue><ssdm name="switch_ln25"/></StgValue>
</operation>

<operation id="443" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="6">
<![CDATA[
branch440:0  %temp_8_V_load = load i8* %temp_8_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_8_V_load"/></StgValue>
</operation>

<operation id="444" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="6">
<![CDATA[
branch436:0  %temp_4_V_load = load i8* %temp_4_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load"/></StgValue>
</operation>

<operation id="445" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="6">
<![CDATA[
branch432:0  %temp_0_V_load = load i8* %temp_0_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load"/></StgValue>
</operation>

<operation id="446" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="6">
<![CDATA[
branch444:0  %temp_12_V_load = load i8* %temp_12_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_12_V_load"/></StgValue>
</operation>

<operation id="447" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:0  %add_ln203 = add i33 %zext_ln21, %sext_ln5

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="448" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="33">
<![CDATA[
:1  %sext_ln203 = sext i33 %add_ln203 to i64

]]></Node>
<StgValue><ssdm name="sext_ln203"/></StgValue>
</operation>

<operation id="449" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
:2  %fcBias_V_addr_1 = getelementptr i8* %input_V, i64 %sext_ln203

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="450" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="6">
<![CDATA[
branch440:0  %temp_8_V_load = load i8* %temp_8_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_8_V_load"/></StgValue>
</operation>

<operation id="451" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
branch440:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.01027

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="452" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="6">
<![CDATA[
branch436:0  %temp_4_V_load = load i8* %temp_4_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load"/></StgValue>
</operation>

<operation id="453" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
branch436:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.01027

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="454" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="6">
<![CDATA[
branch432:0  %temp_0_V_load = load i8* %temp_0_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load"/></StgValue>
</operation>

<operation id="455" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
branch432:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.01027

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="456" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="6">
<![CDATA[
branch444:0  %temp_12_V_load = load i8* %temp_12_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_12_V_load"/></StgValue>
</operation>

<operation id="457" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
branch444:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.01027

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="458" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.01027:2  %add_ln1117 = add i33 %zext_ln1116_25, %sext_ln25

]]></Node>
<StgValue><ssdm name="add_ln1117"/></StgValue>
</operation>

<operation id="459" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.01027:3  %sext_ln1117 = sext i33 %add_ln1117 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117"/></StgValue>
</operation>

<operation id="460" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.01027:4  %fcBias_V_addr_2 = getelementptr i8* %input_V, i64 %sext_ln1117

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="461" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.01027:0  %phi_ln1116 = phi i8 [ %temp_0_V_load, %branch432 ], [ %temp_4_V_load, %branch436 ], [ %temp_8_V_load, %branch440 ], [ %temp_12_V_load, %branch444 ]

]]></Node>
<StgValue><ssdm name="phi_ln1116"/></StgValue>
</operation>

<operation id="462" st_id="23" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.01027:5  %fcBias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_2_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="463" st_id="24" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.01027:5  %fcBias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_2_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="464" st_id="25" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.01027:5  %fcBias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_2_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="465" st_id="26" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.01027:5  %fcBias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_2_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="466" st_id="27" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.01027:5  %fcBias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_2_req"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="467" st_id="28" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.01027:5  %fcBias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_2_req"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="468" st_id="29" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.01027:5  %fcBias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_2_req"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="469" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.01027:6  %fcBias_V_addr_2_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_2)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_2_read"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="470" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.01027:1  %sext_ln1192 = sext i8 %phi_ln1116 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="471" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.01027:7  %sext_ln1192_1 = sext i8 %fcBias_V_addr_2_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_1"/></StgValue>
</operation>

<operation id="472" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.01027:8  %mul_ln1192 = mul i11 %sext_ln1192_1, %sext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="473" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.01027:9  %shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %p_Val2_0, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="474" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.01027:10  %add_ln1192 = add i11 %shl_ln, %mul_ln1192

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="475" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.01027:11  %or_ln23 = or i10 %i1_0_0, 1

]]></Node>
<StgValue><ssdm name="or_ln23"/></StgValue>
</operation>

<operation id="476" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="13" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.01027:12  %zext_ln23 = zext i10 %or_ln23 to i13

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="477" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.01027:13  %add_ln25_1 = add i13 %zext_ln23, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln25_1"/></StgValue>
</operation>

<operation id="478" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="33" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.01027:14  %zext_ln1116_26 = zext i13 %add_ln25_1 to i33

]]></Node>
<StgValue><ssdm name="zext_ln1116_26"/></StgValue>
</operation>

<operation id="479" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.01027:15  %or_ln1116 = or i4 %trunc_ln1116, 1

]]></Node>
<StgValue><ssdm name="or_ln1116"/></StgValue>
</operation>

<operation id="480" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.01027:16  %temp_1_V_addr_1 = getelementptr [49 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_1"/></StgValue>
</operation>

<operation id="481" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.01027:17  %temp_5_V_addr_1 = getelementptr [49 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_1"/></StgValue>
</operation>

<operation id="482" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.01027:18  %temp_9_V_addr_1 = getelementptr [49 x i8]* %temp_9_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="temp_9_V_addr_1"/></StgValue>
</operation>

<operation id="483" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.01027:19  %temp_13_V_addr_1 = getelementptr [49 x i8]* %temp_13_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="temp_13_V_addr_1"/></StgValue>
</operation>

<operation id="484" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.01027:20  switch i4 %or_ln1116, label %branch429 [
    i4 1, label %branch417
    i4 5, label %branch421
    i4 -7, label %branch425
  ]

]]></Node>
<StgValue><ssdm name="switch_ln25"/></StgValue>
</operation>

<operation id="485" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1116" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="6">
<![CDATA[
branch425:0  %temp_9_V_load = load i8* %temp_9_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_9_V_load"/></StgValue>
</operation>

<operation id="486" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1116" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="6">
<![CDATA[
branch421:0  %temp_5_V_load = load i8* %temp_5_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load"/></StgValue>
</operation>

<operation id="487" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="6">
<![CDATA[
branch417:0  %temp_1_V_load = load i8* %temp_1_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load"/></StgValue>
</operation>

<operation id="488" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1116" val="!1"/>
<literal name="or_ln1116" val="!5"/>
<literal name="or_ln1116" val="!9"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="6">
<![CDATA[
branch429:0  %temp_13_V_load = load i8* %temp_13_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_13_V_load"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="489" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1116" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="6">
<![CDATA[
branch425:0  %temp_9_V_load = load i8* %temp_9_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_9_V_load"/></StgValue>
</operation>

<operation id="490" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1116" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
branch425:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0990

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="491" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1116" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="6">
<![CDATA[
branch421:0  %temp_5_V_load = load i8* %temp_5_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load"/></StgValue>
</operation>

<operation id="492" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1116" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
branch421:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0990

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="493" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="6">
<![CDATA[
branch417:0  %temp_1_V_load = load i8* %temp_1_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load"/></StgValue>
</operation>

<operation id="494" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
branch417:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0990

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="495" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1116" val="!1"/>
<literal name="or_ln1116" val="!5"/>
<literal name="or_ln1116" val="!9"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="6">
<![CDATA[
branch429:0  %temp_13_V_load = load i8* %temp_13_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_13_V_load"/></StgValue>
</operation>

<operation id="496" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1116" val="!1"/>
<literal name="or_ln1116" val="!5"/>
<literal name="or_ln1116" val="!9"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
branch429:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0990

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="497" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0990:2  %add_ln1117_1 = add i33 %zext_ln1116_26, %sext_ln25

]]></Node>
<StgValue><ssdm name="add_ln1117_1"/></StgValue>
</operation>

<operation id="498" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0990:3  %sext_ln1117_1 = sext i33 %add_ln1117_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_1"/></StgValue>
</operation>

<operation id="499" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0990:4  %fcBias_V_addr_3 = getelementptr i8* %input_V, i64 %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_3"/></StgValue>
</operation>

<operation id="500" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0990:9  %tmp = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="501" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0990:0  %phi_ln1116_1 = phi i8 [ %temp_1_V_load, %branch417 ], [ %temp_5_V_load, %branch421 ], [ %temp_9_V_load, %branch425 ], [ %temp_13_V_load, %branch429 ]

]]></Node>
<StgValue><ssdm name="phi_ln1116_1"/></StgValue>
</operation>

<operation id="502" st_id="33" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0990:5  %fcBias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_3_req"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="503" st_id="34" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0990:5  %fcBias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_3_req"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="504" st_id="35" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0990:5  %fcBias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_3_req"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="505" st_id="36" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0990:5  %fcBias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_3_req"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="506" st_id="37" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0990:5  %fcBias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_3_req"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="507" st_id="38" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0990:5  %fcBias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_3_req"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="508" st_id="39" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0990:5  %fcBias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_3_req"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="509" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0990:6  %fcBias_V_addr_3_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_3)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_3_read"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="510" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0990:1  %sext_ln1192_2 = sext i8 %phi_ln1116_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_2"/></StgValue>
</operation>

<operation id="511" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0990:7  %sext_ln1192_3 = sext i8 %fcBias_V_addr_3_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_3"/></StgValue>
</operation>

<operation id="512" st_id="41" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0990:8  %mul_ln1192_1 = mul i11 %sext_ln1192_3, %sext_ln1192_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_1"/></StgValue>
</operation>

<operation id="513" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0990:10  %shl_ln728_1 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_1"/></StgValue>
</operation>

<operation id="514" st_id="41" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0990:11  %add_ln1192_1 = add i11 %shl_ln728_1, %mul_ln1192_1

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>

<operation id="515" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0990:12  %or_ln23_1 = or i10 %i1_0_0, 2

]]></Node>
<StgValue><ssdm name="or_ln23_1"/></StgValue>
</operation>

<operation id="516" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="13" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0990:13  %zext_ln23_1 = zext i10 %or_ln23_1 to i13

]]></Node>
<StgValue><ssdm name="zext_ln23_1"/></StgValue>
</operation>

<operation id="517" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0990:14  %add_ln25_2 = add i13 %zext_ln23_1, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln25_2"/></StgValue>
</operation>

<operation id="518" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="33" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0990:15  %zext_ln1116_27 = zext i13 %add_ln25_2 to i33

]]></Node>
<StgValue><ssdm name="zext_ln1116_27"/></StgValue>
</operation>

<operation id="519" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0990:16  %or_ln1116_1 = or i4 %trunc_ln1116, 2

]]></Node>
<StgValue><ssdm name="or_ln1116_1"/></StgValue>
</operation>

<operation id="520" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0990:17  %temp_2_V_addr_1 = getelementptr [49 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_1"/></StgValue>
</operation>

<operation id="521" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0990:18  %temp_6_V_addr_1 = getelementptr [49 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_1"/></StgValue>
</operation>

<operation id="522" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0990:19  %temp_10_V_addr_1 = getelementptr [49 x i8]* %temp_10_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="temp_10_V_addr_1"/></StgValue>
</operation>

<operation id="523" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0990:20  %temp_14_V_addr_1 = getelementptr [49 x i8]* %temp_14_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="temp_14_V_addr_1"/></StgValue>
</operation>

<operation id="524" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0990:21  switch i4 %or_ln1116_1, label %branch414 [
    i4 2, label %branch402
    i4 6, label %branch406
    i4 -6, label %branch410
  ]

]]></Node>
<StgValue><ssdm name="switch_ln25"/></StgValue>
</operation>

<operation id="525" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1116_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="6">
<![CDATA[
branch410:0  %temp_10_V_load = load i8* %temp_10_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_10_V_load"/></StgValue>
</operation>

<operation id="526" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1116_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="6">
<![CDATA[
branch406:0  %temp_6_V_load = load i8* %temp_6_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load"/></StgValue>
</operation>

<operation id="527" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1116_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="6">
<![CDATA[
branch402:0  %temp_2_V_load = load i8* %temp_2_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load"/></StgValue>
</operation>

<operation id="528" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1116_1" val="!2"/>
<literal name="or_ln1116_1" val="!6"/>
<literal name="or_ln1116_1" val="!10"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="6">
<![CDATA[
branch414:0  %temp_14_V_load = load i8* %temp_14_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_14_V_load"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="529" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1116_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="6">
<![CDATA[
branch410:0  %temp_10_V_load = load i8* %temp_10_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_10_V_load"/></StgValue>
</operation>

<operation id="530" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1116_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
branch410:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0953

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="531" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1116_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="6">
<![CDATA[
branch406:0  %temp_6_V_load = load i8* %temp_6_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load"/></StgValue>
</operation>

<operation id="532" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1116_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
branch406:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0953

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="533" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1116_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="6">
<![CDATA[
branch402:0  %temp_2_V_load = load i8* %temp_2_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load"/></StgValue>
</operation>

<operation id="534" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1116_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
branch402:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0953

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="535" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1116_1" val="!2"/>
<literal name="or_ln1116_1" val="!6"/>
<literal name="or_ln1116_1" val="!10"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="6">
<![CDATA[
branch414:0  %temp_14_V_load = load i8* %temp_14_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_14_V_load"/></StgValue>
</operation>

<operation id="536" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1116_1" val="!2"/>
<literal name="or_ln1116_1" val="!6"/>
<literal name="or_ln1116_1" val="!10"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
branch414:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0953

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="537" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0953:2  %add_ln1117_2 = add i33 %zext_ln1116_27, %sext_ln25

]]></Node>
<StgValue><ssdm name="add_ln1117_2"/></StgValue>
</operation>

<operation id="538" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0953:3  %sext_ln1117_2 = sext i33 %add_ln1117_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_2"/></StgValue>
</operation>

<operation id="539" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0953:4  %fcBias_V_addr_4 = getelementptr i8* %input_V, i64 %sext_ln1117_2

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_4"/></StgValue>
</operation>

<operation id="540" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0953:9  %tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_1, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="541" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0953:17  %temp_3_V_addr_1 = getelementptr [49 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_1"/></StgValue>
</operation>

<operation id="542" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0953:18  %temp_7_V_addr_1 = getelementptr [49 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_1"/></StgValue>
</operation>

<operation id="543" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0953:19  %temp_11_V_addr_1 = getelementptr [49 x i8]* %temp_11_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="temp_11_V_addr_1"/></StgValue>
</operation>

<operation id="544" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0953:20  %temp_15_V_addr_1 = getelementptr [49 x i8]* %temp_15_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="temp_15_V_addr_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="545" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0953:0  %phi_ln1116_2 = phi i8 [ %temp_2_V_load, %branch402 ], [ %temp_6_V_load, %branch406 ], [ %temp_10_V_load, %branch410 ], [ %temp_14_V_load, %branch414 ]

]]></Node>
<StgValue><ssdm name="phi_ln1116_2"/></StgValue>
</operation>

<operation id="546" st_id="43" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0953:5  %fcBias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_4_req"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="547" st_id="44" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0953:5  %fcBias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_4_req"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="548" st_id="45" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0953:5  %fcBias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_4_req"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="549" st_id="46" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0953:5  %fcBias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_4_req"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="550" st_id="47" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0953:5  %fcBias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_4_req"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="551" st_id="48" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0953:5  %fcBias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_4_req"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="552" st_id="49" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0953:5  %fcBias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_4_req"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="553" st_id="50" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0953:6  %fcBias_V_addr_4_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_4)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_4_read"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="554" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0953:1  %sext_ln1192_4 = sext i8 %phi_ln1116_2 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_4"/></StgValue>
</operation>

<operation id="555" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0953:7  %sext_ln1192_5 = sext i8 %fcBias_V_addr_4_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_5"/></StgValue>
</operation>

<operation id="556" st_id="51" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0953:8  %mul_ln1192_2 = mul i11 %sext_ln1192_5, %sext_ln1192_4

]]></Node>
<StgValue><ssdm name="mul_ln1192_2"/></StgValue>
</operation>

<operation id="557" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0953:10  %shl_ln728_2 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_2"/></StgValue>
</operation>

<operation id="558" st_id="51" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0953:11  %add_ln1192_2 = add i11 %shl_ln728_2, %mul_ln1192_2

]]></Node>
<StgValue><ssdm name="add_ln1192_2"/></StgValue>
</operation>

<operation id="559" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0953:12  %or_ln23_2 = or i10 %i1_0_0, 3

]]></Node>
<StgValue><ssdm name="or_ln23_2"/></StgValue>
</operation>

<operation id="560" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="13" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0953:13  %zext_ln23_2 = zext i10 %or_ln23_2 to i13

]]></Node>
<StgValue><ssdm name="zext_ln23_2"/></StgValue>
</operation>

<operation id="561" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0953:14  %add_ln25_3 = add i13 %zext_ln23_2, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln25_3"/></StgValue>
</operation>

<operation id="562" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="33" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0953:15  %zext_ln1116_28 = zext i13 %add_ln25_3 to i33

]]></Node>
<StgValue><ssdm name="zext_ln1116_28"/></StgValue>
</operation>

<operation id="563" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0953:16  %or_ln1116_2 = or i4 %trunc_ln1116, 3

]]></Node>
<StgValue><ssdm name="or_ln1116_2"/></StgValue>
</operation>

<operation id="564" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0953:21  switch i4 %or_ln1116_2, label %branch399 [
    i4 3, label %branch387
    i4 7, label %branch391
    i4 -5, label %branch395
  ]

]]></Node>
<StgValue><ssdm name="switch_ln25"/></StgValue>
</operation>

<operation id="565" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1116_2" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="6">
<![CDATA[
branch395:0  %temp_11_V_load = load i8* %temp_11_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_11_V_load"/></StgValue>
</operation>

<operation id="566" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1116_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="6">
<![CDATA[
branch391:0  %temp_7_V_load = load i8* %temp_7_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load"/></StgValue>
</operation>

<operation id="567" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1116_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="6">
<![CDATA[
branch387:0  %temp_3_V_load = load i8* %temp_3_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load"/></StgValue>
</operation>

<operation id="568" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1116_2" val="!3"/>
<literal name="or_ln1116_2" val="!7"/>
<literal name="or_ln1116_2" val="!11"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="6">
<![CDATA[
branch399:0  %temp_15_V_load = load i8* %temp_15_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_15_V_load"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="569" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1116_2" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="6">
<![CDATA[
branch395:0  %temp_11_V_load = load i8* %temp_11_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_11_V_load"/></StgValue>
</operation>

<operation id="570" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1116_2" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
branch395:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0916

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="571" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1116_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="6">
<![CDATA[
branch391:0  %temp_7_V_load = load i8* %temp_7_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load"/></StgValue>
</operation>

<operation id="572" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1116_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
branch391:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0916

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="573" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1116_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="6">
<![CDATA[
branch387:0  %temp_3_V_load = load i8* %temp_3_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load"/></StgValue>
</operation>

<operation id="574" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1116_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
branch387:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0916

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="575" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1116_2" val="!3"/>
<literal name="or_ln1116_2" val="!7"/>
<literal name="or_ln1116_2" val="!11"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="6">
<![CDATA[
branch399:0  %temp_15_V_load = load i8* %temp_15_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_15_V_load"/></StgValue>
</operation>

<operation id="576" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1116_2" val="!3"/>
<literal name="or_ln1116_2" val="!7"/>
<literal name="or_ln1116_2" val="!11"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
branch399:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0916

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="577" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0916:2  %add_ln1117_3 = add i33 %zext_ln1116_28, %sext_ln25

]]></Node>
<StgValue><ssdm name="add_ln1117_3"/></StgValue>
</operation>

<operation id="578" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0916:3  %sext_ln1117_3 = sext i33 %add_ln1117_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_3"/></StgValue>
</operation>

<operation id="579" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0916:4  %fcBias_V_addr_5 = getelementptr i8* %input_V, i64 %sext_ln1117_3

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_5"/></StgValue>
</operation>

<operation id="580" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0916:9  %tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_2, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="581" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0916:0  %phi_ln1116_3 = phi i8 [ %temp_3_V_load, %branch387 ], [ %temp_7_V_load, %branch391 ], [ %temp_11_V_load, %branch395 ], [ %temp_15_V_load, %branch399 ]

]]></Node>
<StgValue><ssdm name="phi_ln1116_3"/></StgValue>
</operation>

<operation id="582" st_id="53" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0916:5  %fcBias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_5_req"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="583" st_id="54" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0916:5  %fcBias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_5_req"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="584" st_id="55" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0916:5  %fcBias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_5_req"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="585" st_id="56" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0916:5  %fcBias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_5_req"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="586" st_id="57" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0916:5  %fcBias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_5_req"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="587" st_id="58" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0916:5  %fcBias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_5_req"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="588" st_id="59" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0916:5  %fcBias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_5_req"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="589" st_id="60" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0916:6  %fcBias_V_addr_5_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_5)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_5_read"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="590" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0916:1  %sext_ln1192_6 = sext i8 %phi_ln1116_3 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_6"/></StgValue>
</operation>

<operation id="591" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0916:7  %sext_ln1192_7 = sext i8 %fcBias_V_addr_5_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_7"/></StgValue>
</operation>

<operation id="592" st_id="61" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0916:8  %mul_ln1192_3 = mul i11 %sext_ln1192_7, %sext_ln1192_6

]]></Node>
<StgValue><ssdm name="mul_ln1192_3"/></StgValue>
</operation>

<operation id="593" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0916:10  %shl_ln728_3 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_2, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_3"/></StgValue>
</operation>

<operation id="594" st_id="61" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0916:11  %add_ln1192_3 = add i11 %shl_ln728_3, %mul_ln1192_3

]]></Node>
<StgValue><ssdm name="add_ln1192_3"/></StgValue>
</operation>

<operation id="595" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0916:12  %add_ln23 = add i10 %i1_0_0, 4

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="596" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="13" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0916:13  %zext_ln23_3 = zext i10 %add_ln23 to i13

]]></Node>
<StgValue><ssdm name="zext_ln23_3"/></StgValue>
</operation>

<operation id="597" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0916:14  %add_ln25_4 = add i13 %zext_ln23_3, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln25_4"/></StgValue>
</operation>

<operation id="598" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="33" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0916:15  %zext_ln1116_29 = zext i13 %add_ln25_4 to i33

]]></Node>
<StgValue><ssdm name="zext_ln1116_29"/></StgValue>
</operation>

<operation id="599" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0916:16  %lshr_ln1116_1 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_1"/></StgValue>
</operation>

<operation id="600" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0916:17  %zext_ln1116_1 = zext i6 %lshr_ln1116_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_1"/></StgValue>
</operation>

<operation id="601" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0916:18  %temp_4_V_addr_2 = getelementptr [49 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_2"/></StgValue>
</operation>

<operation id="602" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0916:19  %temp_8_V_addr_2 = getelementptr [49 x i8]* %temp_8_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="temp_8_V_addr_2"/></StgValue>
</operation>

<operation id="603" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0916:20  %temp_12_V_addr_2 = getelementptr [49 x i8]* %temp_12_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="temp_12_V_addr_2"/></StgValue>
</operation>

<operation id="604" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0916:21  %temp_0_V_addr_2 = getelementptr [49 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_2"/></StgValue>
</operation>

<operation id="605" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0916:22  switch i4 %trunc_ln1116, label %branch380 [
    i4 0, label %branch368
    i4 4, label %branch372
    i4 -8, label %branch376
  ]

]]></Node>
<StgValue><ssdm name="switch_ln25"/></StgValue>
</operation>

<operation id="606" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="6">
<![CDATA[
branch376:0  %temp_12_V_load_1 = load i8* %temp_12_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_12_V_load_1"/></StgValue>
</operation>

<operation id="607" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="6">
<![CDATA[
branch372:0  %temp_8_V_load_1 = load i8* %temp_8_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_8_V_load_1"/></StgValue>
</operation>

<operation id="608" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="6">
<![CDATA[
branch368:0  %temp_4_V_load_1 = load i8* %temp_4_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_1"/></StgValue>
</operation>

<operation id="609" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="6">
<![CDATA[
branch380:0  %temp_0_V_load_1 = load i8* %temp_0_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="610" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="6">
<![CDATA[
branch376:0  %temp_12_V_load_1 = load i8* %temp_12_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_12_V_load_1"/></StgValue>
</operation>

<operation id="611" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
branch376:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0879

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="612" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="6">
<![CDATA[
branch372:0  %temp_8_V_load_1 = load i8* %temp_8_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_8_V_load_1"/></StgValue>
</operation>

<operation id="613" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
branch372:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0879

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="614" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="6">
<![CDATA[
branch368:0  %temp_4_V_load_1 = load i8* %temp_4_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_1"/></StgValue>
</operation>

<operation id="615" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
branch368:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0879

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="616" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="6">
<![CDATA[
branch380:0  %temp_0_V_load_1 = load i8* %temp_0_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_1"/></StgValue>
</operation>

<operation id="617" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
branch380:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0879

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="618" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0879:2  %add_ln1117_4 = add i33 %zext_ln1116_29, %sext_ln25

]]></Node>
<StgValue><ssdm name="add_ln1117_4"/></StgValue>
</operation>

<operation id="619" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0879:3  %sext_ln1117_4 = sext i33 %add_ln1117_4 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_4"/></StgValue>
</operation>

<operation id="620" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0879:4  %fcBias_V_addr_6 = getelementptr i8* %input_V, i64 %sext_ln1117_4

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_6"/></StgValue>
</operation>

<operation id="621" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0879:9  %tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_3, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="622" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0879:0  %phi_ln1116_4 = phi i8 [ %temp_4_V_load_1, %branch368 ], [ %temp_8_V_load_1, %branch372 ], [ %temp_12_V_load_1, %branch376 ], [ %temp_0_V_load_1, %branch380 ]

]]></Node>
<StgValue><ssdm name="phi_ln1116_4"/></StgValue>
</operation>

<operation id="623" st_id="63" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0879:5  %fcBias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_6_req"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="624" st_id="64" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0879:5  %fcBias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_6_req"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="625" st_id="65" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0879:5  %fcBias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_6_req"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="626" st_id="66" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0879:5  %fcBias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_6_req"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="627" st_id="67" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0879:5  %fcBias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_6_req"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="628" st_id="68" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0879:5  %fcBias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_6_req"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="629" st_id="69" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0879:5  %fcBias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_6_req"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="630" st_id="70" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0879:6  %fcBias_V_addr_6_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_6)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_6_read"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="631" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0879:1  %sext_ln1192_8 = sext i8 %phi_ln1116_4 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_8"/></StgValue>
</operation>

<operation id="632" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0879:7  %sext_ln1192_9 = sext i8 %fcBias_V_addr_6_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_9"/></StgValue>
</operation>

<operation id="633" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0879:8  %mul_ln1192_4 = mul i11 %sext_ln1192_9, %sext_ln1192_8

]]></Node>
<StgValue><ssdm name="mul_ln1192_4"/></StgValue>
</operation>

<operation id="634" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0879:10  %shl_ln728_4 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_3, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_4"/></StgValue>
</operation>

<operation id="635" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0879:11  %add_ln1192_4 = add i11 %shl_ln728_4, %mul_ln1192_4

]]></Node>
<StgValue><ssdm name="add_ln1192_4"/></StgValue>
</operation>

<operation id="636" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0879:12  %add_ln23_1 = add i10 %i1_0_0, 5

]]></Node>
<StgValue><ssdm name="add_ln23_1"/></StgValue>
</operation>

<operation id="637" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="13" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0879:13  %zext_ln23_4 = zext i10 %add_ln23_1 to i13

]]></Node>
<StgValue><ssdm name="zext_ln23_4"/></StgValue>
</operation>

<operation id="638" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0879:14  %add_ln25_5 = add i13 %zext_ln23_4, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln25_5"/></StgValue>
</operation>

<operation id="639" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="33" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0879:15  %zext_ln1116_30 = zext i13 %add_ln25_5 to i33

]]></Node>
<StgValue><ssdm name="zext_ln1116_30"/></StgValue>
</operation>

<operation id="640" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0879:16  %lshr_ln1116_2 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_1, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_2"/></StgValue>
</operation>

<operation id="641" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0879:17  %zext_ln1116_2 = zext i6 %lshr_ln1116_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_2"/></StgValue>
</operation>

<operation id="642" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0879:18  %temp_5_V_addr_2 = getelementptr [49 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_2"/></StgValue>
</operation>

<operation id="643" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0879:19  %temp_9_V_addr_2 = getelementptr [49 x i8]* %temp_9_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="temp_9_V_addr_2"/></StgValue>
</operation>

<operation id="644" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0879:20  %temp_13_V_addr_2 = getelementptr [49 x i8]* %temp_13_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="temp_13_V_addr_2"/></StgValue>
</operation>

<operation id="645" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0879:21  %temp_1_V_addr_2 = getelementptr [49 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_2"/></StgValue>
</operation>

<operation id="646" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0879:22  switch i4 %trunc_ln1116, label %branch364 [
    i4 0, label %branch352
    i4 4, label %branch356
    i4 -8, label %branch360
  ]

]]></Node>
<StgValue><ssdm name="switch_ln25"/></StgValue>
</operation>

<operation id="647" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="6">
<![CDATA[
branch360:0  %temp_13_V_load_1 = load i8* %temp_13_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_13_V_load_1"/></StgValue>
</operation>

<operation id="648" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="6">
<![CDATA[
branch356:0  %temp_9_V_load_1 = load i8* %temp_9_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_9_V_load_1"/></StgValue>
</operation>

<operation id="649" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="6">
<![CDATA[
branch352:0  %temp_5_V_load_1 = load i8* %temp_5_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_1"/></StgValue>
</operation>

<operation id="650" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="6">
<![CDATA[
branch364:0  %temp_1_V_load_1 = load i8* %temp_1_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_1"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="651" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="6">
<![CDATA[
branch360:0  %temp_13_V_load_1 = load i8* %temp_13_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_13_V_load_1"/></StgValue>
</operation>

<operation id="652" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
branch360:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0842

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="653" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="6">
<![CDATA[
branch356:0  %temp_9_V_load_1 = load i8* %temp_9_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_9_V_load_1"/></StgValue>
</operation>

<operation id="654" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
branch356:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0842

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="655" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="6">
<![CDATA[
branch352:0  %temp_5_V_load_1 = load i8* %temp_5_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_1"/></StgValue>
</operation>

<operation id="656" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
branch352:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0842

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="657" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="6">
<![CDATA[
branch364:0  %temp_1_V_load_1 = load i8* %temp_1_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_1"/></StgValue>
</operation>

<operation id="658" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
branch364:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0842

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="659" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0842:2  %add_ln1117_5 = add i33 %zext_ln1116_30, %sext_ln25

]]></Node>
<StgValue><ssdm name="add_ln1117_5"/></StgValue>
</operation>

<operation id="660" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0842:3  %sext_ln1117_5 = sext i33 %add_ln1117_5 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_5"/></StgValue>
</operation>

<operation id="661" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0842:4  %fcBias_V_addr_7 = getelementptr i8* %input_V, i64 %sext_ln1117_5

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_7"/></StgValue>
</operation>

<operation id="662" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0842:9  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_4, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="663" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0842:0  %phi_ln1116_5 = phi i8 [ %temp_5_V_load_1, %branch352 ], [ %temp_9_V_load_1, %branch356 ], [ %temp_13_V_load_1, %branch360 ], [ %temp_1_V_load_1, %branch364 ]

]]></Node>
<StgValue><ssdm name="phi_ln1116_5"/></StgValue>
</operation>

<operation id="664" st_id="73" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0842:5  %fcBias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_7_req"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="665" st_id="74" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0842:5  %fcBias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_7_req"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="666" st_id="75" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0842:5  %fcBias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_7_req"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="667" st_id="76" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0842:5  %fcBias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_7_req"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="668" st_id="77" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0842:5  %fcBias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_7_req"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="669" st_id="78" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0842:5  %fcBias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_7_req"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="670" st_id="79" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0842:5  %fcBias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_7_req"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="671" st_id="80" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0842:6  %fcBias_V_addr_7_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_7)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_7_read"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="672" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0842:1  %sext_ln1192_10 = sext i8 %phi_ln1116_5 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_10"/></StgValue>
</operation>

<operation id="673" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0842:7  %sext_ln1192_11 = sext i8 %fcBias_V_addr_7_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_11"/></StgValue>
</operation>

<operation id="674" st_id="81" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0842:8  %mul_ln1192_5 = mul i11 %sext_ln1192_11, %sext_ln1192_10

]]></Node>
<StgValue><ssdm name="mul_ln1192_5"/></StgValue>
</operation>

<operation id="675" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0842:10  %shl_ln728_5 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_4, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_5"/></StgValue>
</operation>

<operation id="676" st_id="81" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0842:11  %add_ln1192_5 = add i11 %shl_ln728_5, %mul_ln1192_5

]]></Node>
<StgValue><ssdm name="add_ln1192_5"/></StgValue>
</operation>

<operation id="677" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0842:12  %add_ln23_2 = add i10 %i1_0_0, 6

]]></Node>
<StgValue><ssdm name="add_ln23_2"/></StgValue>
</operation>

<operation id="678" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="13" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0842:13  %zext_ln23_5 = zext i10 %add_ln23_2 to i13

]]></Node>
<StgValue><ssdm name="zext_ln23_5"/></StgValue>
</operation>

<operation id="679" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0842:14  %add_ln25_6 = add i13 %zext_ln23_5, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln25_6"/></StgValue>
</operation>

<operation id="680" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="33" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0842:15  %zext_ln1116_31 = zext i13 %add_ln25_6 to i33

]]></Node>
<StgValue><ssdm name="zext_ln1116_31"/></StgValue>
</operation>

<operation id="681" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0842:16  %lshr_ln1116_3 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_2, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_3"/></StgValue>
</operation>

<operation id="682" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0842:17  %zext_ln1116_3 = zext i6 %lshr_ln1116_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_3"/></StgValue>
</operation>

<operation id="683" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0842:18  %temp_6_V_addr_2 = getelementptr [49 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_2"/></StgValue>
</operation>

<operation id="684" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0842:19  %temp_10_V_addr_2 = getelementptr [49 x i8]* %temp_10_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="temp_10_V_addr_2"/></StgValue>
</operation>

<operation id="685" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0842:20  %temp_14_V_addr_2 = getelementptr [49 x i8]* %temp_14_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="temp_14_V_addr_2"/></StgValue>
</operation>

<operation id="686" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0842:21  %temp_2_V_addr_2 = getelementptr [49 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_2"/></StgValue>
</operation>

<operation id="687" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0842:22  switch i4 %trunc_ln1116, label %branch348 [
    i4 0, label %branch336
    i4 4, label %branch340
    i4 -8, label %branch344
  ]

]]></Node>
<StgValue><ssdm name="switch_ln25"/></StgValue>
</operation>

<operation id="688" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="6">
<![CDATA[
branch344:0  %temp_14_V_load_1 = load i8* %temp_14_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_14_V_load_1"/></StgValue>
</operation>

<operation id="689" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="6">
<![CDATA[
branch340:0  %temp_10_V_load_1 = load i8* %temp_10_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_10_V_load_1"/></StgValue>
</operation>

<operation id="690" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="6">
<![CDATA[
branch336:0  %temp_6_V_load_1 = load i8* %temp_6_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_1"/></StgValue>
</operation>

<operation id="691" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="6">
<![CDATA[
branch348:0  %temp_2_V_load_1 = load i8* %temp_2_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_1"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="692" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="6">
<![CDATA[
branch344:0  %temp_14_V_load_1 = load i8* %temp_14_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_14_V_load_1"/></StgValue>
</operation>

<operation id="693" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0">
<![CDATA[
branch344:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0805

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="694" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="6">
<![CDATA[
branch340:0  %temp_10_V_load_1 = load i8* %temp_10_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_10_V_load_1"/></StgValue>
</operation>

<operation id="695" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
branch340:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0805

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="696" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="6">
<![CDATA[
branch336:0  %temp_6_V_load_1 = load i8* %temp_6_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_1"/></StgValue>
</operation>

<operation id="697" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
branch336:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0805

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="698" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="6">
<![CDATA[
branch348:0  %temp_2_V_load_1 = load i8* %temp_2_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_1"/></StgValue>
</operation>

<operation id="699" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
branch348:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0805

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="700" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0805:2  %add_ln1117_6 = add i33 %zext_ln1116_31, %sext_ln25

]]></Node>
<StgValue><ssdm name="add_ln1117_6"/></StgValue>
</operation>

<operation id="701" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0805:3  %sext_ln1117_6 = sext i33 %add_ln1117_6 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_6"/></StgValue>
</operation>

<operation id="702" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0805:4  %fcBias_V_addr_8 = getelementptr i8* %input_V, i64 %sext_ln1117_6

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_8"/></StgValue>
</operation>

<operation id="703" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0805:9  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_5, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="704" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0805:0  %phi_ln1116_6 = phi i8 [ %temp_6_V_load_1, %branch336 ], [ %temp_10_V_load_1, %branch340 ], [ %temp_14_V_load_1, %branch344 ], [ %temp_2_V_load_1, %branch348 ]

]]></Node>
<StgValue><ssdm name="phi_ln1116_6"/></StgValue>
</operation>

<operation id="705" st_id="83" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0805:5  %fcBias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_8_req"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="706" st_id="84" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0805:5  %fcBias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_8_req"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="707" st_id="85" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0805:5  %fcBias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_8_req"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="708" st_id="86" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0805:5  %fcBias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_8_req"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="709" st_id="87" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0805:5  %fcBias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_8_req"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="710" st_id="88" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0805:5  %fcBias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_8_req"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="711" st_id="89" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0805:5  %fcBias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_8_req"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="712" st_id="90" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0805:6  %fcBias_V_addr_8_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_8)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_8_read"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="713" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0805:1  %sext_ln1192_12 = sext i8 %phi_ln1116_6 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_12"/></StgValue>
</operation>

<operation id="714" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0805:7  %sext_ln1192_13 = sext i8 %fcBias_V_addr_8_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_13"/></StgValue>
</operation>

<operation id="715" st_id="91" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0805:8  %mul_ln1192_6 = mul i11 %sext_ln1192_13, %sext_ln1192_12

]]></Node>
<StgValue><ssdm name="mul_ln1192_6"/></StgValue>
</operation>

<operation id="716" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0805:10  %shl_ln728_6 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_5, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_6"/></StgValue>
</operation>

<operation id="717" st_id="91" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0805:11  %add_ln1192_6 = add i11 %shl_ln728_6, %mul_ln1192_6

]]></Node>
<StgValue><ssdm name="add_ln1192_6"/></StgValue>
</operation>

<operation id="718" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0805:12  %add_ln23_3 = add i10 %i1_0_0, 7

]]></Node>
<StgValue><ssdm name="add_ln23_3"/></StgValue>
</operation>

<operation id="719" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="13" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0805:13  %zext_ln23_6 = zext i10 %add_ln23_3 to i13

]]></Node>
<StgValue><ssdm name="zext_ln23_6"/></StgValue>
</operation>

<operation id="720" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0805:14  %add_ln25_7 = add i13 %zext_ln23_6, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln25_7"/></StgValue>
</operation>

<operation id="721" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="33" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0805:15  %zext_ln1116_32 = zext i13 %add_ln25_7 to i33

]]></Node>
<StgValue><ssdm name="zext_ln1116_32"/></StgValue>
</operation>

<operation id="722" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0805:16  %lshr_ln1116_4 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_3, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_4"/></StgValue>
</operation>

<operation id="723" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0805:17  %zext_ln1116_4 = zext i6 %lshr_ln1116_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_4"/></StgValue>
</operation>

<operation id="724" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0805:18  %temp_7_V_addr_2 = getelementptr [49 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_2"/></StgValue>
</operation>

<operation id="725" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0805:19  %temp_11_V_addr_2 = getelementptr [49 x i8]* %temp_11_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="temp_11_V_addr_2"/></StgValue>
</operation>

<operation id="726" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0805:20  %temp_15_V_addr_2 = getelementptr [49 x i8]* %temp_15_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="temp_15_V_addr_2"/></StgValue>
</operation>

<operation id="727" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0805:21  %temp_3_V_addr_2 = getelementptr [49 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_2"/></StgValue>
</operation>

<operation id="728" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0805:22  switch i4 %trunc_ln1116, label %branch332 [
    i4 0, label %branch320
    i4 4, label %branch324
    i4 -8, label %branch328
  ]

]]></Node>
<StgValue><ssdm name="switch_ln25"/></StgValue>
</operation>

<operation id="729" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="6">
<![CDATA[
branch328:0  %temp_15_V_load_1 = load i8* %temp_15_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_15_V_load_1"/></StgValue>
</operation>

<operation id="730" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="6">
<![CDATA[
branch324:0  %temp_11_V_load_1 = load i8* %temp_11_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_11_V_load_1"/></StgValue>
</operation>

<operation id="731" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="6">
<![CDATA[
branch320:0  %temp_7_V_load_1 = load i8* %temp_7_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_1"/></StgValue>
</operation>

<operation id="732" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="6">
<![CDATA[
branch332:0  %temp_3_V_load_1 = load i8* %temp_3_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_1"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="733" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="6">
<![CDATA[
branch328:0  %temp_15_V_load_1 = load i8* %temp_15_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_15_V_load_1"/></StgValue>
</operation>

<operation id="734" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0">
<![CDATA[
branch328:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0768

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="735" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="6">
<![CDATA[
branch324:0  %temp_11_V_load_1 = load i8* %temp_11_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_11_V_load_1"/></StgValue>
</operation>

<operation id="736" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0">
<![CDATA[
branch324:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0768

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="737" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="6">
<![CDATA[
branch320:0  %temp_7_V_load_1 = load i8* %temp_7_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_1"/></StgValue>
</operation>

<operation id="738" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
branch320:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0768

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="739" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="6">
<![CDATA[
branch332:0  %temp_3_V_load_1 = load i8* %temp_3_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_1"/></StgValue>
</operation>

<operation id="740" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
branch332:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0768

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="741" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0768:2  %add_ln1117_7 = add i33 %zext_ln1116_32, %sext_ln25

]]></Node>
<StgValue><ssdm name="add_ln1117_7"/></StgValue>
</operation>

<operation id="742" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0768:3  %sext_ln1117_7 = sext i33 %add_ln1117_7 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_7"/></StgValue>
</operation>

<operation id="743" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0768:4  %fcBias_V_addr_9 = getelementptr i8* %input_V, i64 %sext_ln1117_7

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_9"/></StgValue>
</operation>

<operation id="744" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0768:9  %tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_6, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="745" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0768:0  %phi_ln1116_7 = phi i8 [ %temp_7_V_load_1, %branch320 ], [ %temp_11_V_load_1, %branch324 ], [ %temp_15_V_load_1, %branch328 ], [ %temp_3_V_load_1, %branch332 ]

]]></Node>
<StgValue><ssdm name="phi_ln1116_7"/></StgValue>
</operation>

<operation id="746" st_id="93" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0768:5  %fcBias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_9_req"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="747" st_id="94" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0768:5  %fcBias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_9_req"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="748" st_id="95" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0768:5  %fcBias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_9_req"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="749" st_id="96" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0768:5  %fcBias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_9_req"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="750" st_id="97" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0768:5  %fcBias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_9_req"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="751" st_id="98" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0768:5  %fcBias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_9_req"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="752" st_id="99" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0768:5  %fcBias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_9_req"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="753" st_id="100" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0768:6  %fcBias_V_addr_9_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_9)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_9_read"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="754" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0768:1  %sext_ln1192_14 = sext i8 %phi_ln1116_7 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_14"/></StgValue>
</operation>

<operation id="755" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0768:7  %sext_ln1192_15 = sext i8 %fcBias_V_addr_9_read to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_15"/></StgValue>
</operation>

<operation id="756" st_id="101" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0768:8  %mul_ln1192_7 = mul i11 %sext_ln1192_15, %sext_ln1192_14

]]></Node>
<StgValue><ssdm name="mul_ln1192_7"/></StgValue>
</operation>

<operation id="757" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0768:10  %shl_ln728_7 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_6, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_7"/></StgValue>
</operation>

<operation id="758" st_id="101" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0768:11  %add_ln1192_7 = add i11 %shl_ln728_7, %mul_ln1192_7

]]></Node>
<StgValue><ssdm name="add_ln1192_7"/></StgValue>
</operation>

<operation id="759" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0768:12  %add_ln23_4 = add i10 %i1_0_0, 8

]]></Node>
<StgValue><ssdm name="add_ln23_4"/></StgValue>
</operation>

<operation id="760" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="13" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0768:13  %zext_ln23_7 = zext i10 %add_ln23_4 to i13

]]></Node>
<StgValue><ssdm name="zext_ln23_7"/></StgValue>
</operation>

<operation id="761" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0768:14  %add_ln25_8 = add i13 %zext_ln23_7, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln25_8"/></StgValue>
</operation>

<operation id="762" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="33" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0768:15  %zext_ln1116_33 = zext i13 %add_ln25_8 to i33

]]></Node>
<StgValue><ssdm name="zext_ln1116_33"/></StgValue>
</operation>

<operation id="763" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0768:16  %lshr_ln1116_5 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_4, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_5"/></StgValue>
</operation>

<operation id="764" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0768:17  %zext_ln1116_5 = zext i6 %lshr_ln1116_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_5"/></StgValue>
</operation>

<operation id="765" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0768:18  %temp_8_V_addr_3 = getelementptr [49 x i8]* %temp_8_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="temp_8_V_addr_3"/></StgValue>
</operation>

<operation id="766" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0768:19  %temp_12_V_addr_3 = getelementptr [49 x i8]* %temp_12_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="temp_12_V_addr_3"/></StgValue>
</operation>

<operation id="767" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0768:20  %temp_0_V_addr_3 = getelementptr [49 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_3"/></StgValue>
</operation>

<operation id="768" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0768:21  %temp_4_V_addr_3 = getelementptr [49 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_3"/></StgValue>
</operation>

<operation id="769" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0768:22  switch i4 %trunc_ln1116, label %branch316 [
    i4 0, label %branch304
    i4 4, label %branch308
    i4 -8, label %branch312
  ]

]]></Node>
<StgValue><ssdm name="switch_ln25"/></StgValue>
</operation>

<operation id="770" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="6">
<![CDATA[
branch312:0  %temp_0_V_load_2 = load i8* %temp_0_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_2"/></StgValue>
</operation>

<operation id="771" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="6">
<![CDATA[
branch308:0  %temp_12_V_load_2 = load i8* %temp_12_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_12_V_load_2"/></StgValue>
</operation>

<operation id="772" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="6">
<![CDATA[
branch304:0  %temp_8_V_load_2 = load i8* %temp_8_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_8_V_load_2"/></StgValue>
</operation>

<operation id="773" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="6">
<![CDATA[
branch316:0  %temp_4_V_load_2 = load i8* %temp_4_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_2"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="774" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="6">
<![CDATA[
branch312:0  %temp_0_V_load_2 = load i8* %temp_0_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_2"/></StgValue>
</operation>

<operation id="775" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0">
<![CDATA[
branch312:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0731

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="776" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="6">
<![CDATA[
branch308:0  %temp_12_V_load_2 = load i8* %temp_12_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_12_V_load_2"/></StgValue>
</operation>

<operation id="777" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0">
<![CDATA[
branch308:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0731

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="778" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="6">
<![CDATA[
branch304:0  %temp_8_V_load_2 = load i8* %temp_8_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_8_V_load_2"/></StgValue>
</operation>

<operation id="779" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0">
<![CDATA[
branch304:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0731

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="780" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="6">
<![CDATA[
branch316:0  %temp_4_V_load_2 = load i8* %temp_4_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_2"/></StgValue>
</operation>

<operation id="781" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0">
<![CDATA[
branch316:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0731

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="782" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0731:2  %add_ln1117_8 = add i33 %zext_ln1116_33, %sext_ln25

]]></Node>
<StgValue><ssdm name="add_ln1117_8"/></StgValue>
</operation>

<operation id="783" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0731:3  %sext_ln1117_8 = sext i33 %add_ln1117_8 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_8"/></StgValue>
</operation>

<operation id="784" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0731:4  %fcBias_V_addr_10 = getelementptr i8* %input_V, i64 %sext_ln1117_8

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_10"/></StgValue>
</operation>

<operation id="785" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0731:9  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_7, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="786" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0731:0  %phi_ln1116_8 = phi i8 [ %temp_8_V_load_2, %branch304 ], [ %temp_12_V_load_2, %branch308 ], [ %temp_0_V_load_2, %branch312 ], [ %temp_4_V_load_2, %branch316 ]

]]></Node>
<StgValue><ssdm name="phi_ln1116_8"/></StgValue>
</operation>

<operation id="787" st_id="103" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0731:5  %fcBias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_10_req"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="788" st_id="104" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0731:5  %fcBias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_10_req"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="789" st_id="105" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0731:5  %fcBias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_10_req"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="790" st_id="106" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0731:5  %fcBias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_10_req"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="791" st_id="107" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0731:5  %fcBias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_10_req"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="792" st_id="108" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0731:5  %fcBias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_10_req"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="793" st_id="109" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0731:5  %fcBias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_10_req"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="794" st_id="110" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0731:6  %fcBias_V_addr_10_rea = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_10)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_10_rea"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="795" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0731:1  %sext_ln1192_16 = sext i8 %phi_ln1116_8 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_16"/></StgValue>
</operation>

<operation id="796" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0731:7  %sext_ln1192_17 = sext i8 %fcBias_V_addr_10_rea to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_17"/></StgValue>
</operation>

<operation id="797" st_id="111" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0731:8  %mul_ln1192_8 = mul i11 %sext_ln1192_17, %sext_ln1192_16

]]></Node>
<StgValue><ssdm name="mul_ln1192_8"/></StgValue>
</operation>

<operation id="798" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0731:10  %shl_ln728_8 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_7, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_8"/></StgValue>
</operation>

<operation id="799" st_id="111" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0731:11  %add_ln1192_8 = add i11 %shl_ln728_8, %mul_ln1192_8

]]></Node>
<StgValue><ssdm name="add_ln1192_8"/></StgValue>
</operation>

<operation id="800" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0731:12  %add_ln23_5 = add i10 %i1_0_0, 9

]]></Node>
<StgValue><ssdm name="add_ln23_5"/></StgValue>
</operation>

<operation id="801" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="13" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0731:13  %zext_ln23_8 = zext i10 %add_ln23_5 to i13

]]></Node>
<StgValue><ssdm name="zext_ln23_8"/></StgValue>
</operation>

<operation id="802" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0731:14  %add_ln25_9 = add i13 %zext_ln23_8, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln25_9"/></StgValue>
</operation>

<operation id="803" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="33" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0731:15  %zext_ln1116_34 = zext i13 %add_ln25_9 to i33

]]></Node>
<StgValue><ssdm name="zext_ln1116_34"/></StgValue>
</operation>

<operation id="804" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0731:16  %lshr_ln1116_6 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_5, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_6"/></StgValue>
</operation>

<operation id="805" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0731:17  %zext_ln1116_6 = zext i6 %lshr_ln1116_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_6"/></StgValue>
</operation>

<operation id="806" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0731:18  %temp_9_V_addr_3 = getelementptr [49 x i8]* %temp_9_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="temp_9_V_addr_3"/></StgValue>
</operation>

<operation id="807" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0731:19  %temp_13_V_addr_3 = getelementptr [49 x i8]* %temp_13_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="temp_13_V_addr_3"/></StgValue>
</operation>

<operation id="808" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0731:20  %temp_1_V_addr_3 = getelementptr [49 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_3"/></StgValue>
</operation>

<operation id="809" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0731:21  %temp_5_V_addr_3 = getelementptr [49 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_3"/></StgValue>
</operation>

<operation id="810" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0731:22  switch i4 %trunc_ln1116, label %branch300 [
    i4 0, label %branch288
    i4 4, label %branch292
    i4 -8, label %branch296
  ]

]]></Node>
<StgValue><ssdm name="switch_ln25"/></StgValue>
</operation>

<operation id="811" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="8" op_0_bw="6">
<![CDATA[
branch296:0  %temp_1_V_load_2 = load i8* %temp_1_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_2"/></StgValue>
</operation>

<operation id="812" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="6">
<![CDATA[
branch292:0  %temp_13_V_load_2 = load i8* %temp_13_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_13_V_load_2"/></StgValue>
</operation>

<operation id="813" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="8" op_0_bw="6">
<![CDATA[
branch288:0  %temp_9_V_load_2 = load i8* %temp_9_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_9_V_load_2"/></StgValue>
</operation>

<operation id="814" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="8" op_0_bw="6">
<![CDATA[
branch300:0  %temp_5_V_load_2 = load i8* %temp_5_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_2"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="815" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="8" op_0_bw="6">
<![CDATA[
branch296:0  %temp_1_V_load_2 = load i8* %temp_1_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_2"/></StgValue>
</operation>

<operation id="816" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0">
<![CDATA[
branch296:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0694

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="817" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="6">
<![CDATA[
branch292:0  %temp_13_V_load_2 = load i8* %temp_13_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_13_V_load_2"/></StgValue>
</operation>

<operation id="818" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0">
<![CDATA[
branch292:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0694

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="819" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="8" op_0_bw="6">
<![CDATA[
branch288:0  %temp_9_V_load_2 = load i8* %temp_9_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_9_V_load_2"/></StgValue>
</operation>

<operation id="820" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0">
<![CDATA[
branch288:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0694

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="821" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="8" op_0_bw="6">
<![CDATA[
branch300:0  %temp_5_V_load_2 = load i8* %temp_5_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_2"/></StgValue>
</operation>

<operation id="822" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0">
<![CDATA[
branch300:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0694

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="823" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0694:2  %add_ln1117_9 = add i33 %zext_ln1116_34, %sext_ln25

]]></Node>
<StgValue><ssdm name="add_ln1117_9"/></StgValue>
</operation>

<operation id="824" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0694:3  %sext_ln1117_9 = sext i33 %add_ln1117_9 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_9"/></StgValue>
</operation>

<operation id="825" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0694:4  %fcBias_V_addr_11 = getelementptr i8* %input_V, i64 %sext_ln1117_9

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_11"/></StgValue>
</operation>

<operation id="826" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0694:9  %tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_8, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="827" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0694:0  %phi_ln1116_9 = phi i8 [ %temp_9_V_load_2, %branch288 ], [ %temp_13_V_load_2, %branch292 ], [ %temp_1_V_load_2, %branch296 ], [ %temp_5_V_load_2, %branch300 ]

]]></Node>
<StgValue><ssdm name="phi_ln1116_9"/></StgValue>
</operation>

<operation id="828" st_id="113" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0694:5  %fcBias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_11_req"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="829" st_id="114" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0694:5  %fcBias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_11_req"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="830" st_id="115" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0694:5  %fcBias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_11_req"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="831" st_id="116" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0694:5  %fcBias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_11_req"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="832" st_id="117" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0694:5  %fcBias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_11_req"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="833" st_id="118" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0694:5  %fcBias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_11_req"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="834" st_id="119" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0694:5  %fcBias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_11_req"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="835" st_id="120" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0694:6  %fcBias_V_addr_11_rea = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_11)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_11_rea"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="836" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0694:1  %sext_ln1192_18 = sext i8 %phi_ln1116_9 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_18"/></StgValue>
</operation>

<operation id="837" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0694:7  %sext_ln1192_19 = sext i8 %fcBias_V_addr_11_rea to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_19"/></StgValue>
</operation>

<operation id="838" st_id="121" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0694:8  %mul_ln1192_9 = mul i11 %sext_ln1192_19, %sext_ln1192_18

]]></Node>
<StgValue><ssdm name="mul_ln1192_9"/></StgValue>
</operation>

<operation id="839" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0694:10  %shl_ln728_9 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_8, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_9"/></StgValue>
</operation>

<operation id="840" st_id="121" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0694:11  %add_ln1192_9 = add i11 %shl_ln728_9, %mul_ln1192_9

]]></Node>
<StgValue><ssdm name="add_ln1192_9"/></StgValue>
</operation>

<operation id="841" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0694:12  %add_ln23_6 = add i10 %i1_0_0, 10

]]></Node>
<StgValue><ssdm name="add_ln23_6"/></StgValue>
</operation>

<operation id="842" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="13" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0694:13  %zext_ln23_9 = zext i10 %add_ln23_6 to i13

]]></Node>
<StgValue><ssdm name="zext_ln23_9"/></StgValue>
</operation>

<operation id="843" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0694:14  %add_ln25_10 = add i13 %zext_ln23_9, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln25_10"/></StgValue>
</operation>

<operation id="844" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="33" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0694:15  %zext_ln1116_35 = zext i13 %add_ln25_10 to i33

]]></Node>
<StgValue><ssdm name="zext_ln1116_35"/></StgValue>
</operation>

<operation id="845" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0694:16  %lshr_ln1116_7 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_6, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_7"/></StgValue>
</operation>

<operation id="846" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0694:17  %zext_ln1116_7 = zext i6 %lshr_ln1116_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_7"/></StgValue>
</operation>

<operation id="847" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0694:18  %temp_10_V_addr_3 = getelementptr [49 x i8]* %temp_10_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="temp_10_V_addr_3"/></StgValue>
</operation>

<operation id="848" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0694:19  %temp_14_V_addr_3 = getelementptr [49 x i8]* %temp_14_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="temp_14_V_addr_3"/></StgValue>
</operation>

<operation id="849" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0694:20  %temp_2_V_addr_3 = getelementptr [49 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_3"/></StgValue>
</operation>

<operation id="850" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0694:21  %temp_6_V_addr_3 = getelementptr [49 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_3"/></StgValue>
</operation>

<operation id="851" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0694:22  switch i4 %trunc_ln1116, label %branch284 [
    i4 0, label %branch272
    i4 4, label %branch276
    i4 -8, label %branch280
  ]

]]></Node>
<StgValue><ssdm name="switch_ln25"/></StgValue>
</operation>

<operation id="852" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="8" op_0_bw="6">
<![CDATA[
branch280:0  %temp_2_V_load_2 = load i8* %temp_2_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_2"/></StgValue>
</operation>

<operation id="853" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="8" op_0_bw="6">
<![CDATA[
branch276:0  %temp_14_V_load_2 = load i8* %temp_14_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_14_V_load_2"/></StgValue>
</operation>

<operation id="854" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="6">
<![CDATA[
branch272:0  %temp_10_V_load_2 = load i8* %temp_10_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_10_V_load_2"/></StgValue>
</operation>

<operation id="855" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="6">
<![CDATA[
branch284:0  %temp_6_V_load_2 = load i8* %temp_6_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_2"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="856" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="8" op_0_bw="6">
<![CDATA[
branch280:0  %temp_2_V_load_2 = load i8* %temp_2_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_2"/></StgValue>
</operation>

<operation id="857" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0">
<![CDATA[
branch280:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0657

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="858" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="8" op_0_bw="6">
<![CDATA[
branch276:0  %temp_14_V_load_2 = load i8* %temp_14_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_14_V_load_2"/></StgValue>
</operation>

<operation id="859" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0">
<![CDATA[
branch276:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0657

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="860" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="6">
<![CDATA[
branch272:0  %temp_10_V_load_2 = load i8* %temp_10_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_10_V_load_2"/></StgValue>
</operation>

<operation id="861" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0">
<![CDATA[
branch272:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0657

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="862" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="6">
<![CDATA[
branch284:0  %temp_6_V_load_2 = load i8* %temp_6_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_2"/></StgValue>
</operation>

<operation id="863" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0">
<![CDATA[
branch284:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0657

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="864" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0657:2  %add_ln1117_10 = add i33 %zext_ln1116_35, %sext_ln25

]]></Node>
<StgValue><ssdm name="add_ln1117_10"/></StgValue>
</operation>

<operation id="865" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0657:3  %sext_ln1117_10 = sext i33 %add_ln1117_10 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_10"/></StgValue>
</operation>

<operation id="866" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0657:4  %fcBias_V_addr_12 = getelementptr i8* %input_V, i64 %sext_ln1117_10

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_12"/></StgValue>
</operation>

<operation id="867" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0657:9  %tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_9, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="868" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0657:0  %phi_ln1116_10 = phi i8 [ %temp_10_V_load_2, %branch272 ], [ %temp_14_V_load_2, %branch276 ], [ %temp_2_V_load_2, %branch280 ], [ %temp_6_V_load_2, %branch284 ]

]]></Node>
<StgValue><ssdm name="phi_ln1116_10"/></StgValue>
</operation>

<operation id="869" st_id="123" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0657:5  %fcBias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_12_req"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="870" st_id="124" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0657:5  %fcBias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_12_req"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="871" st_id="125" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0657:5  %fcBias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_12_req"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="872" st_id="126" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0657:5  %fcBias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_12_req"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="873" st_id="127" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0657:5  %fcBias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_12_req"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="874" st_id="128" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0657:5  %fcBias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_12_req"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="875" st_id="129" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0657:5  %fcBias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_12_req"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="876" st_id="130" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0657:6  %fcBias_V_addr_12_rea = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_12)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_12_rea"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="877" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0657:1  %sext_ln1192_20 = sext i8 %phi_ln1116_10 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_20"/></StgValue>
</operation>

<operation id="878" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0657:7  %sext_ln1192_21 = sext i8 %fcBias_V_addr_12_rea to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_21"/></StgValue>
</operation>

<operation id="879" st_id="131" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0657:8  %mul_ln1192_10 = mul i11 %sext_ln1192_21, %sext_ln1192_20

]]></Node>
<StgValue><ssdm name="mul_ln1192_10"/></StgValue>
</operation>

<operation id="880" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0657:10  %shl_ln728_s = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_9, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_s"/></StgValue>
</operation>

<operation id="881" st_id="131" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0657:11  %add_ln1192_10 = add i11 %shl_ln728_s, %mul_ln1192_10

]]></Node>
<StgValue><ssdm name="add_ln1192_10"/></StgValue>
</operation>

<operation id="882" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0657:12  %add_ln23_7 = add i10 %i1_0_0, 11

]]></Node>
<StgValue><ssdm name="add_ln23_7"/></StgValue>
</operation>

<operation id="883" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="13" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0657:13  %zext_ln23_10 = zext i10 %add_ln23_7 to i13

]]></Node>
<StgValue><ssdm name="zext_ln23_10"/></StgValue>
</operation>

<operation id="884" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0657:14  %add_ln25_11 = add i13 %zext_ln23_10, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln25_11"/></StgValue>
</operation>

<operation id="885" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="33" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0657:15  %zext_ln1116_36 = zext i13 %add_ln25_11 to i33

]]></Node>
<StgValue><ssdm name="zext_ln1116_36"/></StgValue>
</operation>

<operation id="886" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0657:16  %lshr_ln1116_8 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_7, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_8"/></StgValue>
</operation>

<operation id="887" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0657:17  %zext_ln1116_8 = zext i6 %lshr_ln1116_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_8"/></StgValue>
</operation>

<operation id="888" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0657:18  %temp_11_V_addr_3 = getelementptr [49 x i8]* %temp_11_V, i64 0, i64 %zext_ln1116_8

]]></Node>
<StgValue><ssdm name="temp_11_V_addr_3"/></StgValue>
</operation>

<operation id="889" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0657:19  %temp_15_V_addr_3 = getelementptr [49 x i8]* %temp_15_V, i64 0, i64 %zext_ln1116_8

]]></Node>
<StgValue><ssdm name="temp_15_V_addr_3"/></StgValue>
</operation>

<operation id="890" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0657:20  %temp_3_V_addr_3 = getelementptr [49 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_8

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_3"/></StgValue>
</operation>

<operation id="891" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0657:21  %temp_7_V_addr_3 = getelementptr [49 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_8

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_3"/></StgValue>
</operation>

<operation id="892" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0657:22  switch i4 %trunc_ln1116, label %branch268 [
    i4 0, label %branch256
    i4 4, label %branch260
    i4 -8, label %branch264
  ]

]]></Node>
<StgValue><ssdm name="switch_ln25"/></StgValue>
</operation>

<operation id="893" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="8" op_0_bw="6">
<![CDATA[
branch264:0  %temp_3_V_load_2 = load i8* %temp_3_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_2"/></StgValue>
</operation>

<operation id="894" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="8" op_0_bw="6">
<![CDATA[
branch260:0  %temp_15_V_load_2 = load i8* %temp_15_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_15_V_load_2"/></StgValue>
</operation>

<operation id="895" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="6">
<![CDATA[
branch256:0  %temp_11_V_load_2 = load i8* %temp_11_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_11_V_load_2"/></StgValue>
</operation>

<operation id="896" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="8" op_0_bw="6">
<![CDATA[
branch268:0  %temp_7_V_load_2 = load i8* %temp_7_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_2"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="897" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="8" op_0_bw="6">
<![CDATA[
branch264:0  %temp_3_V_load_2 = load i8* %temp_3_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_2"/></StgValue>
</operation>

<operation id="898" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0">
<![CDATA[
branch264:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0620

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="899" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="8" op_0_bw="6">
<![CDATA[
branch260:0  %temp_15_V_load_2 = load i8* %temp_15_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_15_V_load_2"/></StgValue>
</operation>

<operation id="900" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0">
<![CDATA[
branch260:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0620

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="901" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="6">
<![CDATA[
branch256:0  %temp_11_V_load_2 = load i8* %temp_11_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_11_V_load_2"/></StgValue>
</operation>

<operation id="902" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0">
<![CDATA[
branch256:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0620

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="903" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="8" op_0_bw="6">
<![CDATA[
branch268:0  %temp_7_V_load_2 = load i8* %temp_7_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_2"/></StgValue>
</operation>

<operation id="904" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0">
<![CDATA[
branch268:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0620

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="905" st_id="132" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0620:2  %add_ln1117_11 = add i33 %zext_ln1116_36, %sext_ln25

]]></Node>
<StgValue><ssdm name="add_ln1117_11"/></StgValue>
</operation>

<operation id="906" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0620:3  %sext_ln1117_11 = sext i33 %add_ln1117_11 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_11"/></StgValue>
</operation>

<operation id="907" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0620:4  %fcBias_V_addr_13 = getelementptr i8* %input_V, i64 %sext_ln1117_11

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_13"/></StgValue>
</operation>

<operation id="908" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0620:9  %tmp_s = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_10, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="909" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0620:0  %phi_ln1116_11 = phi i8 [ %temp_11_V_load_2, %branch256 ], [ %temp_15_V_load_2, %branch260 ], [ %temp_3_V_load_2, %branch264 ], [ %temp_7_V_load_2, %branch268 ]

]]></Node>
<StgValue><ssdm name="phi_ln1116_11"/></StgValue>
</operation>

<operation id="910" st_id="133" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0620:5  %fcBias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_13_req"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="911" st_id="134" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0620:5  %fcBias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_13_req"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="912" st_id="135" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0620:5  %fcBias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_13_req"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="913" st_id="136" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0620:5  %fcBias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_13_req"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="914" st_id="137" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0620:5  %fcBias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_13_req"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="915" st_id="138" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0620:5  %fcBias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_13_req"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="916" st_id="139" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0620:5  %fcBias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_13_req"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="917" st_id="140" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0620:6  %fcBias_V_addr_13_rea = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_13)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_13_rea"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="918" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0620:1  %sext_ln1192_22 = sext i8 %phi_ln1116_11 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_22"/></StgValue>
</operation>

<operation id="919" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0620:7  %sext_ln1192_23 = sext i8 %fcBias_V_addr_13_rea to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_23"/></StgValue>
</operation>

<operation id="920" st_id="141" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0620:8  %mul_ln1192_11 = mul i11 %sext_ln1192_23, %sext_ln1192_22

]]></Node>
<StgValue><ssdm name="mul_ln1192_11"/></StgValue>
</operation>

<operation id="921" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0620:10  %shl_ln728_10 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_s, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_10"/></StgValue>
</operation>

<operation id="922" st_id="141" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0620:11  %add_ln1192_11 = add i11 %shl_ln728_10, %mul_ln1192_11

]]></Node>
<StgValue><ssdm name="add_ln1192_11"/></StgValue>
</operation>

<operation id="923" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0620:12  %add_ln23_8 = add i10 %i1_0_0, 12

]]></Node>
<StgValue><ssdm name="add_ln23_8"/></StgValue>
</operation>

<operation id="924" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="13" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0620:13  %zext_ln23_11 = zext i10 %add_ln23_8 to i13

]]></Node>
<StgValue><ssdm name="zext_ln23_11"/></StgValue>
</operation>

<operation id="925" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0620:14  %add_ln25_12 = add i13 %zext_ln23_11, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln25_12"/></StgValue>
</operation>

<operation id="926" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="33" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0620:15  %zext_ln1116_37 = zext i13 %add_ln25_12 to i33

]]></Node>
<StgValue><ssdm name="zext_ln1116_37"/></StgValue>
</operation>

<operation id="927" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0620:16  %lshr_ln1116_9 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_8, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_9"/></StgValue>
</operation>

<operation id="928" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0620:17  %zext_ln1116_9 = zext i6 %lshr_ln1116_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_9"/></StgValue>
</operation>

<operation id="929" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0620:18  %temp_12_V_addr_4 = getelementptr [49 x i8]* %temp_12_V, i64 0, i64 %zext_ln1116_9

]]></Node>
<StgValue><ssdm name="temp_12_V_addr_4"/></StgValue>
</operation>

<operation id="930" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0620:19  %temp_0_V_addr_4 = getelementptr [49 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_9

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_4"/></StgValue>
</operation>

<operation id="931" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0620:20  %temp_4_V_addr_4 = getelementptr [49 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_9

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_4"/></StgValue>
</operation>

<operation id="932" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0620:21  %temp_8_V_addr_4 = getelementptr [49 x i8]* %temp_8_V, i64 0, i64 %zext_ln1116_9

]]></Node>
<StgValue><ssdm name="temp_8_V_addr_4"/></StgValue>
</operation>

<operation id="933" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0620:22  switch i4 %trunc_ln1116, label %branch252 [
    i4 0, label %branch240
    i4 4, label %branch244
    i4 -8, label %branch248
  ]

]]></Node>
<StgValue><ssdm name="switch_ln25"/></StgValue>
</operation>

<operation id="934" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="8" op_0_bw="6">
<![CDATA[
branch248:0  %temp_4_V_load_3 = load i8* %temp_4_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_3"/></StgValue>
</operation>

<operation id="935" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="8" op_0_bw="6">
<![CDATA[
branch244:0  %temp_0_V_load_3 = load i8* %temp_0_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_3"/></StgValue>
</operation>

<operation id="936" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="6">
<![CDATA[
branch240:0  %temp_12_V_load_3 = load i8* %temp_12_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_12_V_load_3"/></StgValue>
</operation>

<operation id="937" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="8" op_0_bw="6">
<![CDATA[
branch252:0  %temp_8_V_load_3 = load i8* %temp_8_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_8_V_load_3"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="938" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="8" op_0_bw="6">
<![CDATA[
branch248:0  %temp_4_V_load_3 = load i8* %temp_4_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_3"/></StgValue>
</operation>

<operation id="939" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0">
<![CDATA[
branch248:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0583

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="940" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="8" op_0_bw="6">
<![CDATA[
branch244:0  %temp_0_V_load_3 = load i8* %temp_0_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_3"/></StgValue>
</operation>

<operation id="941" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0">
<![CDATA[
branch244:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0583

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="942" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="6">
<![CDATA[
branch240:0  %temp_12_V_load_3 = load i8* %temp_12_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_12_V_load_3"/></StgValue>
</operation>

<operation id="943" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0">
<![CDATA[
branch240:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0583

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="944" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="8" op_0_bw="6">
<![CDATA[
branch252:0  %temp_8_V_load_3 = load i8* %temp_8_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_8_V_load_3"/></StgValue>
</operation>

<operation id="945" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0">
<![CDATA[
branch252:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0583

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="946" st_id="142" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0583:2  %add_ln1117_12 = add i33 %zext_ln1116_37, %sext_ln25

]]></Node>
<StgValue><ssdm name="add_ln1117_12"/></StgValue>
</operation>

<operation id="947" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0583:3  %sext_ln1117_12 = sext i33 %add_ln1117_12 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_12"/></StgValue>
</operation>

<operation id="948" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0583:4  %fcBias_V_addr_14 = getelementptr i8* %input_V, i64 %sext_ln1117_12

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_14"/></StgValue>
</operation>

<operation id="949" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0583:9  %tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_11, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="950" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0583:0  %phi_ln1116_12 = phi i8 [ %temp_12_V_load_3, %branch240 ], [ %temp_0_V_load_3, %branch244 ], [ %temp_4_V_load_3, %branch248 ], [ %temp_8_V_load_3, %branch252 ]

]]></Node>
<StgValue><ssdm name="phi_ln1116_12"/></StgValue>
</operation>

<operation id="951" st_id="143" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0583:5  %fcBias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_14_req"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="952" st_id="144" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0583:5  %fcBias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_14_req"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="953" st_id="145" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0583:5  %fcBias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_14_req"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="954" st_id="146" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0583:5  %fcBias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_14_req"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="955" st_id="147" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0583:5  %fcBias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_14_req"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="956" st_id="148" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0583:5  %fcBias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_14_req"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="957" st_id="149" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0583:5  %fcBias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_14_req"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="958" st_id="150" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0583:6  %fcBias_V_addr_14_rea = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_14)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_14_rea"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="959" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0583:1  %sext_ln1192_24 = sext i8 %phi_ln1116_12 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_24"/></StgValue>
</operation>

<operation id="960" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0583:7  %sext_ln1192_25 = sext i8 %fcBias_V_addr_14_rea to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_25"/></StgValue>
</operation>

<operation id="961" st_id="151" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0583:8  %mul_ln1192_12 = mul i11 %sext_ln1192_25, %sext_ln1192_24

]]></Node>
<StgValue><ssdm name="mul_ln1192_12"/></StgValue>
</operation>

<operation id="962" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0583:10  %shl_ln728_11 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_10, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_11"/></StgValue>
</operation>

<operation id="963" st_id="151" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0583:11  %add_ln1192_12 = add i11 %shl_ln728_11, %mul_ln1192_12

]]></Node>
<StgValue><ssdm name="add_ln1192_12"/></StgValue>
</operation>

<operation id="964" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0583:12  %add_ln23_9 = add i10 %i1_0_0, 13

]]></Node>
<StgValue><ssdm name="add_ln23_9"/></StgValue>
</operation>

<operation id="965" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="13" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0583:13  %zext_ln23_12 = zext i10 %add_ln23_9 to i13

]]></Node>
<StgValue><ssdm name="zext_ln23_12"/></StgValue>
</operation>

<operation id="966" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0583:14  %add_ln25_13 = add i13 %zext_ln23_12, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln25_13"/></StgValue>
</operation>

<operation id="967" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="33" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0583:15  %zext_ln1116_38 = zext i13 %add_ln25_13 to i33

]]></Node>
<StgValue><ssdm name="zext_ln1116_38"/></StgValue>
</operation>

<operation id="968" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0583:16  %lshr_ln1116_s = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_9, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_s"/></StgValue>
</operation>

<operation id="969" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0583:17  %zext_ln1116_10 = zext i6 %lshr_ln1116_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_10"/></StgValue>
</operation>

<operation id="970" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0583:18  %temp_13_V_addr_4 = getelementptr [49 x i8]* %temp_13_V, i64 0, i64 %zext_ln1116_10

]]></Node>
<StgValue><ssdm name="temp_13_V_addr_4"/></StgValue>
</operation>

<operation id="971" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0583:19  %temp_1_V_addr_4 = getelementptr [49 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_10

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_4"/></StgValue>
</operation>

<operation id="972" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0583:20  %temp_5_V_addr_4 = getelementptr [49 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_10

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_4"/></StgValue>
</operation>

<operation id="973" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0583:21  %temp_9_V_addr_4 = getelementptr [49 x i8]* %temp_9_V, i64 0, i64 %zext_ln1116_10

]]></Node>
<StgValue><ssdm name="temp_9_V_addr_4"/></StgValue>
</operation>

<operation id="974" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0583:22  switch i4 %trunc_ln1116, label %branch236 [
    i4 0, label %branch224
    i4 4, label %branch228
    i4 -8, label %branch232
  ]

]]></Node>
<StgValue><ssdm name="switch_ln25"/></StgValue>
</operation>

<operation id="975" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="8" op_0_bw="6">
<![CDATA[
branch232:0  %temp_5_V_load_3 = load i8* %temp_5_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_3"/></StgValue>
</operation>

<operation id="976" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="6">
<![CDATA[
branch228:0  %temp_1_V_load_3 = load i8* %temp_1_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_3"/></StgValue>
</operation>

<operation id="977" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="8" op_0_bw="6">
<![CDATA[
branch224:0  %temp_13_V_load_3 = load i8* %temp_13_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_13_V_load_3"/></StgValue>
</operation>

<operation id="978" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="8" op_0_bw="6">
<![CDATA[
branch236:0  %temp_9_V_load_3 = load i8* %temp_9_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_9_V_load_3"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="979" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="8" op_0_bw="6">
<![CDATA[
branch232:0  %temp_5_V_load_3 = load i8* %temp_5_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_3"/></StgValue>
</operation>

<operation id="980" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0">
<![CDATA[
branch232:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0546

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="981" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="6">
<![CDATA[
branch228:0  %temp_1_V_load_3 = load i8* %temp_1_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_3"/></StgValue>
</operation>

<operation id="982" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0">
<![CDATA[
branch228:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0546

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="983" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="8" op_0_bw="6">
<![CDATA[
branch224:0  %temp_13_V_load_3 = load i8* %temp_13_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_13_V_load_3"/></StgValue>
</operation>

<operation id="984" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0">
<![CDATA[
branch224:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0546

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="985" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="8" op_0_bw="6">
<![CDATA[
branch236:0  %temp_9_V_load_3 = load i8* %temp_9_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_9_V_load_3"/></StgValue>
</operation>

<operation id="986" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0">
<![CDATA[
branch236:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0546

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="987" st_id="152" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0546:2  %add_ln1117_13 = add i33 %zext_ln1116_38, %sext_ln25

]]></Node>
<StgValue><ssdm name="add_ln1117_13"/></StgValue>
</operation>

<operation id="988" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0546:3  %sext_ln1117_13 = sext i33 %add_ln1117_13 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_13"/></StgValue>
</operation>

<operation id="989" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0546:4  %fcBias_V_addr_15 = getelementptr i8* %input_V, i64 %sext_ln1117_13

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_15"/></StgValue>
</operation>

<operation id="990" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0546:9  %tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_12, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="991" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0546:0  %phi_ln1116_13 = phi i8 [ %temp_13_V_load_3, %branch224 ], [ %temp_1_V_load_3, %branch228 ], [ %temp_5_V_load_3, %branch232 ], [ %temp_9_V_load_3, %branch236 ]

]]></Node>
<StgValue><ssdm name="phi_ln1116_13"/></StgValue>
</operation>

<operation id="992" st_id="153" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0546:5  %fcBias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_15_req"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="993" st_id="154" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0546:5  %fcBias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_15_req"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="994" st_id="155" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0546:5  %fcBias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_15_req"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="995" st_id="156" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0546:5  %fcBias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_15_req"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="996" st_id="157" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0546:5  %fcBias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_15_req"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="997" st_id="158" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0546:5  %fcBias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_15_req"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="998" st_id="159" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0546:5  %fcBias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_15_req"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="999" st_id="160" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0546:6  %fcBias_V_addr_15_rea = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_15)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_15_rea"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1000" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0546:1  %sext_ln1192_26 = sext i8 %phi_ln1116_13 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_26"/></StgValue>
</operation>

<operation id="1001" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0546:7  %sext_ln1192_27 = sext i8 %fcBias_V_addr_15_rea to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_27"/></StgValue>
</operation>

<operation id="1002" st_id="161" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0546:8  %mul_ln1192_13 = mul i11 %sext_ln1192_27, %sext_ln1192_26

]]></Node>
<StgValue><ssdm name="mul_ln1192_13"/></StgValue>
</operation>

<operation id="1003" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0546:10  %shl_ln728_12 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_11, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_12"/></StgValue>
</operation>

<operation id="1004" st_id="161" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0546:11  %add_ln1192_13 = add i11 %shl_ln728_12, %mul_ln1192_13

]]></Node>
<StgValue><ssdm name="add_ln1192_13"/></StgValue>
</operation>

<operation id="1005" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0546:12  %add_ln23_10 = add i10 %i1_0_0, 14

]]></Node>
<StgValue><ssdm name="add_ln23_10"/></StgValue>
</operation>

<operation id="1006" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="13" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0546:13  %zext_ln23_13 = zext i10 %add_ln23_10 to i13

]]></Node>
<StgValue><ssdm name="zext_ln23_13"/></StgValue>
</operation>

<operation id="1007" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0546:14  %add_ln25_14 = add i13 %zext_ln23_13, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln25_14"/></StgValue>
</operation>

<operation id="1008" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="33" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0546:15  %zext_ln1116_39 = zext i13 %add_ln25_14 to i33

]]></Node>
<StgValue><ssdm name="zext_ln1116_39"/></StgValue>
</operation>

<operation id="1009" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0546:16  %lshr_ln1116_10 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_10, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_10"/></StgValue>
</operation>

<operation id="1010" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0546:17  %zext_ln1116_11 = zext i6 %lshr_ln1116_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_11"/></StgValue>
</operation>

<operation id="1011" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0546:18  %temp_14_V_addr_4 = getelementptr [49 x i8]* %temp_14_V, i64 0, i64 %zext_ln1116_11

]]></Node>
<StgValue><ssdm name="temp_14_V_addr_4"/></StgValue>
</operation>

<operation id="1012" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0546:19  %temp_2_V_addr_4 = getelementptr [49 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_11

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_4"/></StgValue>
</operation>

<operation id="1013" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0546:20  %temp_6_V_addr_4 = getelementptr [49 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_11

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_4"/></StgValue>
</operation>

<operation id="1014" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0546:21  %temp_10_V_addr_4 = getelementptr [49 x i8]* %temp_10_V, i64 0, i64 %zext_ln1116_11

]]></Node>
<StgValue><ssdm name="temp_10_V_addr_4"/></StgValue>
</operation>

<operation id="1015" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0546:22  switch i4 %trunc_ln1116, label %branch220 [
    i4 0, label %branch208
    i4 4, label %branch212
    i4 -8, label %branch216
  ]

]]></Node>
<StgValue><ssdm name="switch_ln25"/></StgValue>
</operation>

<operation id="1016" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="8" op_0_bw="6">
<![CDATA[
branch216:0  %temp_6_V_load_3 = load i8* %temp_6_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_3"/></StgValue>
</operation>

<operation id="1017" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="6">
<![CDATA[
branch212:0  %temp_2_V_load_3 = load i8* %temp_2_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_3"/></StgValue>
</operation>

<operation id="1018" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="8" op_0_bw="6">
<![CDATA[
branch208:0  %temp_14_V_load_3 = load i8* %temp_14_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_14_V_load_3"/></StgValue>
</operation>

<operation id="1019" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="6">
<![CDATA[
branch220:0  %temp_10_V_load_3 = load i8* %temp_10_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_10_V_load_3"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1020" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="8" op_0_bw="6">
<![CDATA[
branch216:0  %temp_6_V_load_3 = load i8* %temp_6_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_3"/></StgValue>
</operation>

<operation id="1021" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="0">
<![CDATA[
branch216:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0509

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1022" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="6">
<![CDATA[
branch212:0  %temp_2_V_load_3 = load i8* %temp_2_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_3"/></StgValue>
</operation>

<operation id="1023" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0">
<![CDATA[
branch212:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0509

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1024" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="8" op_0_bw="6">
<![CDATA[
branch208:0  %temp_14_V_load_3 = load i8* %temp_14_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_14_V_load_3"/></StgValue>
</operation>

<operation id="1025" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="0">
<![CDATA[
branch208:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0509

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1026" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="6">
<![CDATA[
branch220:0  %temp_10_V_load_3 = load i8* %temp_10_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_10_V_load_3"/></StgValue>
</operation>

<operation id="1027" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0">
<![CDATA[
branch220:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0509

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1028" st_id="162" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0509:2  %add_ln1117_14 = add i33 %zext_ln1116_39, %sext_ln25

]]></Node>
<StgValue><ssdm name="add_ln1117_14"/></StgValue>
</operation>

<operation id="1029" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0509:3  %sext_ln1117_14 = sext i33 %add_ln1117_14 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_14"/></StgValue>
</operation>

<operation id="1030" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0509:4  %fcBias_V_addr_16 = getelementptr i8* %input_V, i64 %sext_ln1117_14

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_16"/></StgValue>
</operation>

<operation id="1031" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0509:9  %tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_13, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1032" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0509:0  %phi_ln1116_14 = phi i8 [ %temp_14_V_load_3, %branch208 ], [ %temp_2_V_load_3, %branch212 ], [ %temp_6_V_load_3, %branch216 ], [ %temp_10_V_load_3, %branch220 ]

]]></Node>
<StgValue><ssdm name="phi_ln1116_14"/></StgValue>
</operation>

<operation id="1033" st_id="163" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0509:5  %fcBias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_16_req"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1034" st_id="164" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0509:5  %fcBias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_16_req"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1035" st_id="165" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0509:5  %fcBias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_16_req"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1036" st_id="166" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0509:5  %fcBias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_16_req"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1037" st_id="167" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0509:5  %fcBias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_16_req"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1038" st_id="168" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0509:5  %fcBias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_16_req"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1039" st_id="169" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0509:5  %fcBias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_16_req"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1040" st_id="170" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0509:6  %fcBias_V_addr_16_rea = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_16)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_16_rea"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1041" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0509:1  %sext_ln1192_28 = sext i8 %phi_ln1116_14 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_28"/></StgValue>
</operation>

<operation id="1042" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0509:7  %sext_ln1192_29 = sext i8 %fcBias_V_addr_16_rea to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_29"/></StgValue>
</operation>

<operation id="1043" st_id="171" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0509:8  %mul_ln1192_14 = mul i11 %sext_ln1192_29, %sext_ln1192_28

]]></Node>
<StgValue><ssdm name="mul_ln1192_14"/></StgValue>
</operation>

<operation id="1044" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0509:10  %shl_ln728_13 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_12, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_13"/></StgValue>
</operation>

<operation id="1045" st_id="171" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0509:11  %add_ln1192_14 = add i11 %shl_ln728_13, %mul_ln1192_14

]]></Node>
<StgValue><ssdm name="add_ln1192_14"/></StgValue>
</operation>

<operation id="1046" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0509:12  %add_ln23_11 = add i10 %i1_0_0, 15

]]></Node>
<StgValue><ssdm name="add_ln23_11"/></StgValue>
</operation>

<operation id="1047" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="13" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0509:13  %zext_ln23_14 = zext i10 %add_ln23_11 to i13

]]></Node>
<StgValue><ssdm name="zext_ln23_14"/></StgValue>
</operation>

<operation id="1048" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0509:14  %add_ln25_15 = add i13 %zext_ln23_14, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln25_15"/></StgValue>
</operation>

<operation id="1049" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="33" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0509:15  %zext_ln1116_40 = zext i13 %add_ln25_15 to i33

]]></Node>
<StgValue><ssdm name="zext_ln1116_40"/></StgValue>
</operation>

<operation id="1050" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0509:16  %lshr_ln1116_11 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_11, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_11"/></StgValue>
</operation>

<operation id="1051" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="64" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0509:17  %zext_ln1116_12 = zext i6 %lshr_ln1116_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_12"/></StgValue>
</operation>

<operation id="1052" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0509:18  %temp_15_V_addr_4 = getelementptr [49 x i8]* %temp_15_V, i64 0, i64 %zext_ln1116_12

]]></Node>
<StgValue><ssdm name="temp_15_V_addr_4"/></StgValue>
</operation>

<operation id="1053" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0509:19  %temp_3_V_addr_4 = getelementptr [49 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_12

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_4"/></StgValue>
</operation>

<operation id="1054" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0509:20  %temp_7_V_addr_4 = getelementptr [49 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_12

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_4"/></StgValue>
</operation>

<operation id="1055" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0509:21  %temp_11_V_addr_4 = getelementptr [49 x i8]* %temp_11_V, i64 0, i64 %zext_ln1116_12

]]></Node>
<StgValue><ssdm name="temp_11_V_addr_4"/></StgValue>
</operation>

<operation id="1056" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0509:22  switch i4 %trunc_ln1116, label %branch204 [
    i4 0, label %branch192
    i4 4, label %branch196
    i4 -8, label %branch200
  ]

]]></Node>
<StgValue><ssdm name="switch_ln25"/></StgValue>
</operation>

<operation id="1057" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="8" op_0_bw="6">
<![CDATA[
branch200:0  %temp_7_V_load_3 = load i8* %temp_7_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_3"/></StgValue>
</operation>

<operation id="1058" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="8" op_0_bw="6">
<![CDATA[
branch196:0  %temp_3_V_load_3 = load i8* %temp_3_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_3"/></StgValue>
</operation>

<operation id="1059" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="8" op_0_bw="6">
<![CDATA[
branch192:0  %temp_15_V_load_3 = load i8* %temp_15_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_15_V_load_3"/></StgValue>
</operation>

<operation id="1060" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="8" op_0_bw="6">
<![CDATA[
branch204:0  %temp_11_V_load_3 = load i8* %temp_11_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_11_V_load_3"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1061" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="8" op_0_bw="6">
<![CDATA[
branch200:0  %temp_7_V_load_3 = load i8* %temp_7_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_3"/></StgValue>
</operation>

<operation id="1062" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="0">
<![CDATA[
branch200:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0472

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1063" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="8" op_0_bw="6">
<![CDATA[
branch196:0  %temp_3_V_load_3 = load i8* %temp_3_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_3"/></StgValue>
</operation>

<operation id="1064" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="0">
<![CDATA[
branch196:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0472

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1065" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="8" op_0_bw="6">
<![CDATA[
branch192:0  %temp_15_V_load_3 = load i8* %temp_15_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_15_V_load_3"/></StgValue>
</operation>

<operation id="1066" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="0">
<![CDATA[
branch192:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0472

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1067" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="8" op_0_bw="6">
<![CDATA[
branch204:0  %temp_11_V_load_3 = load i8* %temp_11_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_11_V_load_3"/></StgValue>
</operation>

<operation id="1068" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0">
<![CDATA[
branch204:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0472

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1069" st_id="172" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0472:2  %add_ln1117_15 = add i33 %zext_ln1116_40, %sext_ln25

]]></Node>
<StgValue><ssdm name="add_ln1117_15"/></StgValue>
</operation>

<operation id="1070" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0472:3  %sext_ln1117_15 = sext i33 %add_ln1117_15 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_15"/></StgValue>
</operation>

<operation id="1071" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0472:4  %fcBias_V_addr_17 = getelementptr i8* %input_V, i64 %sext_ln1117_15

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_17"/></StgValue>
</operation>

<operation id="1072" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0472:9  %tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_14, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1073" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0472:0  %phi_ln1116_15 = phi i8 [ %temp_15_V_load_3, %branch192 ], [ %temp_3_V_load_3, %branch196 ], [ %temp_7_V_load_3, %branch200 ], [ %temp_11_V_load_3, %branch204 ]

]]></Node>
<StgValue><ssdm name="phi_ln1116_15"/></StgValue>
</operation>

<operation id="1074" st_id="173" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0472:5  %fcBias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_17_req"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1075" st_id="174" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0472:5  %fcBias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_17_req"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1076" st_id="175" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0472:5  %fcBias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_17_req"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1077" st_id="176" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0472:5  %fcBias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_17_req"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1078" st_id="177" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0472:5  %fcBias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_17_req"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1079" st_id="178" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0472:5  %fcBias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_17_req"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1080" st_id="179" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0472:5  %fcBias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_17_req"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1081" st_id="180" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0472:6  %fcBias_V_addr_17_rea = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_17)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_17_rea"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1082" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0472:1  %sext_ln1192_30 = sext i8 %phi_ln1116_15 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_30"/></StgValue>
</operation>

<operation id="1083" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0472:7  %sext_ln1192_31 = sext i8 %fcBias_V_addr_17_rea to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_31"/></StgValue>
</operation>

<operation id="1084" st_id="181" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0472:8  %mul_ln1192_15 = mul i11 %sext_ln1192_31, %sext_ln1192_30

]]></Node>
<StgValue><ssdm name="mul_ln1192_15"/></StgValue>
</operation>

<operation id="1085" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0472:10  %shl_ln728_14 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_13, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_14"/></StgValue>
</operation>

<operation id="1086" st_id="181" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0472:11  %add_ln1192_15 = add i11 %shl_ln728_14, %mul_ln1192_15

]]></Node>
<StgValue><ssdm name="add_ln1192_15"/></StgValue>
</operation>

<operation id="1087" st_id="181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0472:12  %add_ln23_12 = add i10 %i1_0_0, 16

]]></Node>
<StgValue><ssdm name="add_ln23_12"/></StgValue>
</operation>

<operation id="1088" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="13" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0472:13  %zext_ln23_15 = zext i10 %add_ln23_12 to i13

]]></Node>
<StgValue><ssdm name="zext_ln23_15"/></StgValue>
</operation>

<operation id="1089" st_id="181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0472:14  %add_ln25_16 = add i13 %zext_ln23_15, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln25_16"/></StgValue>
</operation>

<operation id="1090" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="33" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0472:15  %zext_ln1116_41 = zext i13 %add_ln25_16 to i33

]]></Node>
<StgValue><ssdm name="zext_ln1116_41"/></StgValue>
</operation>

<operation id="1091" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0472:16  %lshr_ln1116_12 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_12, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_12"/></StgValue>
</operation>

<operation id="1092" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0472:17  %zext_ln1116_13 = zext i6 %lshr_ln1116_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_13"/></StgValue>
</operation>

<operation id="1093" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0472:18  %temp_0_V_addr_5 = getelementptr [49 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_13

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_5"/></StgValue>
</operation>

<operation id="1094" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0472:19  %temp_4_V_addr_5 = getelementptr [49 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_13

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_5"/></StgValue>
</operation>

<operation id="1095" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0472:20  %temp_8_V_addr_5 = getelementptr [49 x i8]* %temp_8_V, i64 0, i64 %zext_ln1116_13

]]></Node>
<StgValue><ssdm name="temp_8_V_addr_5"/></StgValue>
</operation>

<operation id="1096" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0472:21  %temp_12_V_addr_5 = getelementptr [49 x i8]* %temp_12_V, i64 0, i64 %zext_ln1116_13

]]></Node>
<StgValue><ssdm name="temp_12_V_addr_5"/></StgValue>
</operation>

<operation id="1097" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0472:22  switch i4 %trunc_ln1116, label %branch188 [
    i4 0, label %branch176
    i4 4, label %branch180
    i4 -8, label %branch184
  ]

]]></Node>
<StgValue><ssdm name="switch_ln25"/></StgValue>
</operation>

<operation id="1098" st_id="181" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="8" op_0_bw="6">
<![CDATA[
branch184:0  %temp_8_V_load_4 = load i8* %temp_8_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_8_V_load_4"/></StgValue>
</operation>

<operation id="1099" st_id="181" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="8" op_0_bw="6">
<![CDATA[
branch180:0  %temp_4_V_load_4 = load i8* %temp_4_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_4"/></StgValue>
</operation>

<operation id="1100" st_id="181" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="8" op_0_bw="6">
<![CDATA[
branch176:0  %temp_0_V_load_4 = load i8* %temp_0_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_4"/></StgValue>
</operation>

<operation id="1101" st_id="181" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="8" op_0_bw="6">
<![CDATA[
branch188:0  %temp_12_V_load_4 = load i8* %temp_12_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_12_V_load_4"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1102" st_id="182" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="8" op_0_bw="6">
<![CDATA[
branch184:0  %temp_8_V_load_4 = load i8* %temp_8_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_8_V_load_4"/></StgValue>
</operation>

<operation id="1103" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="0">
<![CDATA[
branch184:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0435

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1104" st_id="182" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="8" op_0_bw="6">
<![CDATA[
branch180:0  %temp_4_V_load_4 = load i8* %temp_4_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_4"/></StgValue>
</operation>

<operation id="1105" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="0">
<![CDATA[
branch180:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0435

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1106" st_id="182" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="8" op_0_bw="6">
<![CDATA[
branch176:0  %temp_0_V_load_4 = load i8* %temp_0_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_4"/></StgValue>
</operation>

<operation id="1107" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="0">
<![CDATA[
branch176:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0435

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1108" st_id="182" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="8" op_0_bw="6">
<![CDATA[
branch188:0  %temp_12_V_load_4 = load i8* %temp_12_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_12_V_load_4"/></StgValue>
</operation>

<operation id="1109" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="0">
<![CDATA[
branch188:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0435

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1110" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0435:2  %add_ln1117_16 = add i33 %zext_ln1116_41, %sext_ln25

]]></Node>
<StgValue><ssdm name="add_ln1117_16"/></StgValue>
</operation>

<operation id="1111" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0435:3  %sext_ln1117_16 = sext i33 %add_ln1117_16 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_16"/></StgValue>
</operation>

<operation id="1112" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0435:4  %fcBias_V_addr_18 = getelementptr i8* %input_V, i64 %sext_ln1117_16

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_18"/></StgValue>
</operation>

<operation id="1113" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0435:9  %tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_15, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1114" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0435:0  %phi_ln1116_16 = phi i8 [ %temp_0_V_load_4, %branch176 ], [ %temp_4_V_load_4, %branch180 ], [ %temp_8_V_load_4, %branch184 ], [ %temp_12_V_load_4, %branch188 ]

]]></Node>
<StgValue><ssdm name="phi_ln1116_16"/></StgValue>
</operation>

<operation id="1115" st_id="183" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0435:5  %fcBias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_18_req"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1116" st_id="184" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0435:5  %fcBias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_18_req"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1117" st_id="185" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0435:5  %fcBias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_18_req"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1118" st_id="186" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0435:5  %fcBias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_18_req"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1119" st_id="187" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0435:5  %fcBias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_18_req"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1120" st_id="188" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0435:5  %fcBias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_18_req"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1121" st_id="189" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0435:5  %fcBias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_18_req"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1122" st_id="190" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0435:6  %fcBias_V_addr_18_rea = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_18)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_18_rea"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1123" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0435:1  %sext_ln1192_32 = sext i8 %phi_ln1116_16 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_32"/></StgValue>
</operation>

<operation id="1124" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0435:7  %sext_ln1192_33 = sext i8 %fcBias_V_addr_18_rea to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_33"/></StgValue>
</operation>

<operation id="1125" st_id="191" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0435:8  %mul_ln1192_16 = mul i11 %sext_ln1192_33, %sext_ln1192_32

]]></Node>
<StgValue><ssdm name="mul_ln1192_16"/></StgValue>
</operation>

<operation id="1126" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0435:10  %shl_ln728_15 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_14, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_15"/></StgValue>
</operation>

<operation id="1127" st_id="191" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0435:11  %add_ln1192_16 = add i11 %shl_ln728_15, %mul_ln1192_16

]]></Node>
<StgValue><ssdm name="add_ln1192_16"/></StgValue>
</operation>

<operation id="1128" st_id="191" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0435:12  %add_ln23_13 = add i10 %i1_0_0, 17

]]></Node>
<StgValue><ssdm name="add_ln23_13"/></StgValue>
</operation>

<operation id="1129" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="13" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0435:13  %zext_ln23_16 = zext i10 %add_ln23_13 to i13

]]></Node>
<StgValue><ssdm name="zext_ln23_16"/></StgValue>
</operation>

<operation id="1130" st_id="191" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0435:14  %add_ln25_17 = add i13 %zext_ln23_16, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln25_17"/></StgValue>
</operation>

<operation id="1131" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="33" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0435:15  %zext_ln1116_42 = zext i13 %add_ln25_17 to i33

]]></Node>
<StgValue><ssdm name="zext_ln1116_42"/></StgValue>
</operation>

<operation id="1132" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0435:16  %lshr_ln1116_13 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_13, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_13"/></StgValue>
</operation>

<operation id="1133" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="64" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0435:17  %zext_ln1116_14 = zext i6 %lshr_ln1116_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_14"/></StgValue>
</operation>

<operation id="1134" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0435:18  %temp_1_V_addr_5 = getelementptr [49 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_14

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_5"/></StgValue>
</operation>

<operation id="1135" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0435:19  %temp_5_V_addr_5 = getelementptr [49 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_14

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_5"/></StgValue>
</operation>

<operation id="1136" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0435:20  %temp_9_V_addr_5 = getelementptr [49 x i8]* %temp_9_V, i64 0, i64 %zext_ln1116_14

]]></Node>
<StgValue><ssdm name="temp_9_V_addr_5"/></StgValue>
</operation>

<operation id="1137" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0435:21  %temp_13_V_addr_5 = getelementptr [49 x i8]* %temp_13_V, i64 0, i64 %zext_ln1116_14

]]></Node>
<StgValue><ssdm name="temp_13_V_addr_5"/></StgValue>
</operation>

<operation id="1138" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0435:22  switch i4 %trunc_ln1116, label %branch172 [
    i4 0, label %branch160
    i4 4, label %branch164
    i4 -8, label %branch168
  ]

]]></Node>
<StgValue><ssdm name="switch_ln25"/></StgValue>
</operation>

<operation id="1139" st_id="191" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="8" op_0_bw="6">
<![CDATA[
branch168:0  %temp_9_V_load_4 = load i8* %temp_9_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_9_V_load_4"/></StgValue>
</operation>

<operation id="1140" st_id="191" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="8" op_0_bw="6">
<![CDATA[
branch164:0  %temp_5_V_load_4 = load i8* %temp_5_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_4"/></StgValue>
</operation>

<operation id="1141" st_id="191" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="8" op_0_bw="6">
<![CDATA[
branch160:0  %temp_1_V_load_4 = load i8* %temp_1_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_4"/></StgValue>
</operation>

<operation id="1142" st_id="191" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="8" op_0_bw="6">
<![CDATA[
branch172:0  %temp_13_V_load_4 = load i8* %temp_13_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_13_V_load_4"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1143" st_id="192" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="8" op_0_bw="6">
<![CDATA[
branch168:0  %temp_9_V_load_4 = load i8* %temp_9_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_9_V_load_4"/></StgValue>
</operation>

<operation id="1144" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="0">
<![CDATA[
branch168:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0398

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1145" st_id="192" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="8" op_0_bw="6">
<![CDATA[
branch164:0  %temp_5_V_load_4 = load i8* %temp_5_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_4"/></StgValue>
</operation>

<operation id="1146" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="0">
<![CDATA[
branch164:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0398

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1147" st_id="192" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="8" op_0_bw="6">
<![CDATA[
branch160:0  %temp_1_V_load_4 = load i8* %temp_1_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_4"/></StgValue>
</operation>

<operation id="1148" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="0">
<![CDATA[
branch160:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0398

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1149" st_id="192" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="8" op_0_bw="6">
<![CDATA[
branch172:0  %temp_13_V_load_4 = load i8* %temp_13_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_13_V_load_4"/></StgValue>
</operation>

<operation id="1150" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0">
<![CDATA[
branch172:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0398

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1151" st_id="192" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0398:2  %add_ln1117_17 = add i33 %zext_ln1116_42, %sext_ln25

]]></Node>
<StgValue><ssdm name="add_ln1117_17"/></StgValue>
</operation>

<operation id="1152" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0398:3  %sext_ln1117_17 = sext i33 %add_ln1117_17 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_17"/></StgValue>
</operation>

<operation id="1153" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0398:4  %fcBias_V_addr_19 = getelementptr i8* %input_V, i64 %sext_ln1117_17

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_19"/></StgValue>
</operation>

<operation id="1154" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0398:9  %tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_16, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1155" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0398:0  %phi_ln1116_17 = phi i8 [ %temp_1_V_load_4, %branch160 ], [ %temp_5_V_load_4, %branch164 ], [ %temp_9_V_load_4, %branch168 ], [ %temp_13_V_load_4, %branch172 ]

]]></Node>
<StgValue><ssdm name="phi_ln1116_17"/></StgValue>
</operation>

<operation id="1156" st_id="193" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0398:5  %fcBias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_19_req"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1157" st_id="194" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0398:5  %fcBias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_19_req"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1158" st_id="195" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0398:5  %fcBias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_19_req"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1159" st_id="196" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0398:5  %fcBias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_19_req"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1160" st_id="197" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0398:5  %fcBias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_19_req"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1161" st_id="198" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0398:5  %fcBias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_19_req"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1162" st_id="199" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0398:5  %fcBias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_19_req"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1163" st_id="200" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0398:6  %fcBias_V_addr_19_rea = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_19)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_19_rea"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1164" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0398:1  %sext_ln1192_34 = sext i8 %phi_ln1116_17 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_34"/></StgValue>
</operation>

<operation id="1165" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0398:7  %sext_ln1192_35 = sext i8 %fcBias_V_addr_19_rea to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_35"/></StgValue>
</operation>

<operation id="1166" st_id="201" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0398:8  %mul_ln1192_17 = mul i11 %sext_ln1192_35, %sext_ln1192_34

]]></Node>
<StgValue><ssdm name="mul_ln1192_17"/></StgValue>
</operation>

<operation id="1167" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0398:10  %shl_ln728_16 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_15, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_16"/></StgValue>
</operation>

<operation id="1168" st_id="201" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0398:11  %add_ln1192_17 = add i11 %shl_ln728_16, %mul_ln1192_17

]]></Node>
<StgValue><ssdm name="add_ln1192_17"/></StgValue>
</operation>

<operation id="1169" st_id="201" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0398:12  %add_ln23_14 = add i10 %i1_0_0, 18

]]></Node>
<StgValue><ssdm name="add_ln23_14"/></StgValue>
</operation>

<operation id="1170" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="13" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0398:13  %zext_ln23_17 = zext i10 %add_ln23_14 to i13

]]></Node>
<StgValue><ssdm name="zext_ln23_17"/></StgValue>
</operation>

<operation id="1171" st_id="201" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0398:14  %add_ln25_18 = add i13 %zext_ln23_17, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln25_18"/></StgValue>
</operation>

<operation id="1172" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="33" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0398:15  %zext_ln1116_43 = zext i13 %add_ln25_18 to i33

]]></Node>
<StgValue><ssdm name="zext_ln1116_43"/></StgValue>
</operation>

<operation id="1173" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0398:16  %lshr_ln1116_14 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_14, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_14"/></StgValue>
</operation>

<operation id="1174" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0398:17  %zext_ln1116_15 = zext i6 %lshr_ln1116_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_15"/></StgValue>
</operation>

<operation id="1175" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0398:18  %temp_2_V_addr_5 = getelementptr [49 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_15

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_5"/></StgValue>
</operation>

<operation id="1176" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0398:19  %temp_6_V_addr_5 = getelementptr [49 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_15

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_5"/></StgValue>
</operation>

<operation id="1177" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0398:20  %temp_10_V_addr_5 = getelementptr [49 x i8]* %temp_10_V, i64 0, i64 %zext_ln1116_15

]]></Node>
<StgValue><ssdm name="temp_10_V_addr_5"/></StgValue>
</operation>

<operation id="1178" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0398:21  %temp_14_V_addr_5 = getelementptr [49 x i8]* %temp_14_V, i64 0, i64 %zext_ln1116_15

]]></Node>
<StgValue><ssdm name="temp_14_V_addr_5"/></StgValue>
</operation>

<operation id="1179" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0398:22  switch i4 %trunc_ln1116, label %branch156 [
    i4 0, label %branch144
    i4 4, label %branch148
    i4 -8, label %branch152
  ]

]]></Node>
<StgValue><ssdm name="switch_ln25"/></StgValue>
</operation>

<operation id="1180" st_id="201" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="8" op_0_bw="6">
<![CDATA[
branch152:0  %temp_10_V_load_4 = load i8* %temp_10_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_10_V_load_4"/></StgValue>
</operation>

<operation id="1181" st_id="201" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="8" op_0_bw="6">
<![CDATA[
branch148:0  %temp_6_V_load_4 = load i8* %temp_6_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_4"/></StgValue>
</operation>

<operation id="1182" st_id="201" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="8" op_0_bw="6">
<![CDATA[
branch144:0  %temp_2_V_load_4 = load i8* %temp_2_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_4"/></StgValue>
</operation>

<operation id="1183" st_id="201" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="8" op_0_bw="6">
<![CDATA[
branch156:0  %temp_14_V_load_4 = load i8* %temp_14_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_14_V_load_4"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="1184" st_id="202" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="8" op_0_bw="6">
<![CDATA[
branch152:0  %temp_10_V_load_4 = load i8* %temp_10_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_10_V_load_4"/></StgValue>
</operation>

<operation id="1185" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="0">
<![CDATA[
branch152:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0361

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1186" st_id="202" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="8" op_0_bw="6">
<![CDATA[
branch148:0  %temp_6_V_load_4 = load i8* %temp_6_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_4"/></StgValue>
</operation>

<operation id="1187" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="0">
<![CDATA[
branch148:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0361

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1188" st_id="202" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="8" op_0_bw="6">
<![CDATA[
branch144:0  %temp_2_V_load_4 = load i8* %temp_2_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_4"/></StgValue>
</operation>

<operation id="1189" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="0">
<![CDATA[
branch144:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0361

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1190" st_id="202" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="8" op_0_bw="6">
<![CDATA[
branch156:0  %temp_14_V_load_4 = load i8* %temp_14_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_14_V_load_4"/></StgValue>
</operation>

<operation id="1191" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="0">
<![CDATA[
branch156:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0361

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1192" st_id="202" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0361:2  %add_ln1117_18 = add i33 %zext_ln1116_43, %sext_ln25

]]></Node>
<StgValue><ssdm name="add_ln1117_18"/></StgValue>
</operation>

<operation id="1193" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0361:3  %sext_ln1117_18 = sext i33 %add_ln1117_18 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_18"/></StgValue>
</operation>

<operation id="1194" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0361:4  %fcBias_V_addr_20 = getelementptr i8* %input_V, i64 %sext_ln1117_18

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_20"/></StgValue>
</operation>

<operation id="1195" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0361:9  %tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_17, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="1196" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0361:0  %phi_ln1116_18 = phi i8 [ %temp_2_V_load_4, %branch144 ], [ %temp_6_V_load_4, %branch148 ], [ %temp_10_V_load_4, %branch152 ], [ %temp_14_V_load_4, %branch156 ]

]]></Node>
<StgValue><ssdm name="phi_ln1116_18"/></StgValue>
</operation>

<operation id="1197" st_id="203" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0361:5  %fcBias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_20_req"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="1198" st_id="204" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0361:5  %fcBias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_20_req"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="1199" st_id="205" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0361:5  %fcBias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_20_req"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="1200" st_id="206" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0361:5  %fcBias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_20_req"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="1201" st_id="207" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0361:5  %fcBias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_20_req"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="1202" st_id="208" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0361:5  %fcBias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_20_req"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="1203" st_id="209" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0361:5  %fcBias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_20_req"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="1204" st_id="210" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0361:6  %fcBias_V_addr_20_rea = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_20)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_20_rea"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="1205" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0361:1  %sext_ln1192_36 = sext i8 %phi_ln1116_18 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_36"/></StgValue>
</operation>

<operation id="1206" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0361:7  %sext_ln1192_37 = sext i8 %fcBias_V_addr_20_rea to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_37"/></StgValue>
</operation>

<operation id="1207" st_id="211" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0361:8  %mul_ln1192_18 = mul i11 %sext_ln1192_37, %sext_ln1192_36

]]></Node>
<StgValue><ssdm name="mul_ln1192_18"/></StgValue>
</operation>

<operation id="1208" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0361:10  %shl_ln728_17 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_16, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_17"/></StgValue>
</operation>

<operation id="1209" st_id="211" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0361:11  %add_ln1192_18 = add i11 %shl_ln728_17, %mul_ln1192_18

]]></Node>
<StgValue><ssdm name="add_ln1192_18"/></StgValue>
</operation>

<operation id="1210" st_id="211" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0361:12  %add_ln23_15 = add i10 %i1_0_0, 19

]]></Node>
<StgValue><ssdm name="add_ln23_15"/></StgValue>
</operation>

<operation id="1211" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="13" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0361:13  %zext_ln23_18 = zext i10 %add_ln23_15 to i13

]]></Node>
<StgValue><ssdm name="zext_ln23_18"/></StgValue>
</operation>

<operation id="1212" st_id="211" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0361:14  %add_ln25_19 = add i13 %zext_ln23_18, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln25_19"/></StgValue>
</operation>

<operation id="1213" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="33" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0361:15  %zext_ln1116_44 = zext i13 %add_ln25_19 to i33

]]></Node>
<StgValue><ssdm name="zext_ln1116_44"/></StgValue>
</operation>

<operation id="1214" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0361:16  %lshr_ln1116_15 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_15, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_15"/></StgValue>
</operation>

<operation id="1215" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0361:17  %zext_ln1116_16 = zext i6 %lshr_ln1116_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_16"/></StgValue>
</operation>

<operation id="1216" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0361:18  %temp_3_V_addr_5 = getelementptr [49 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_16

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_5"/></StgValue>
</operation>

<operation id="1217" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0361:19  %temp_7_V_addr_5 = getelementptr [49 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_16

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_5"/></StgValue>
</operation>

<operation id="1218" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0361:20  %temp_11_V_addr_5 = getelementptr [49 x i8]* %temp_11_V, i64 0, i64 %zext_ln1116_16

]]></Node>
<StgValue><ssdm name="temp_11_V_addr_5"/></StgValue>
</operation>

<operation id="1219" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0361:21  %temp_15_V_addr_5 = getelementptr [49 x i8]* %temp_15_V, i64 0, i64 %zext_ln1116_16

]]></Node>
<StgValue><ssdm name="temp_15_V_addr_5"/></StgValue>
</operation>

<operation id="1220" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0361:22  switch i4 %trunc_ln1116, label %branch140 [
    i4 0, label %branch128
    i4 4, label %branch132
    i4 -8, label %branch136
  ]

]]></Node>
<StgValue><ssdm name="switch_ln25"/></StgValue>
</operation>

<operation id="1221" st_id="211" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="8" op_0_bw="6">
<![CDATA[
branch136:0  %temp_11_V_load_4 = load i8* %temp_11_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_11_V_load_4"/></StgValue>
</operation>

<operation id="1222" st_id="211" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="8" op_0_bw="6">
<![CDATA[
branch132:0  %temp_7_V_load_4 = load i8* %temp_7_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_4"/></StgValue>
</operation>

<operation id="1223" st_id="211" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="8" op_0_bw="6">
<![CDATA[
branch128:0  %temp_3_V_load_4 = load i8* %temp_3_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_4"/></StgValue>
</operation>

<operation id="1224" st_id="211" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="8" op_0_bw="6">
<![CDATA[
branch140:0  %temp_15_V_load_4 = load i8* %temp_15_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_15_V_load_4"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="1225" st_id="212" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="8" op_0_bw="6">
<![CDATA[
branch136:0  %temp_11_V_load_4 = load i8* %temp_11_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_11_V_load_4"/></StgValue>
</operation>

<operation id="1226" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0">
<![CDATA[
branch136:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0324

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1227" st_id="212" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="8" op_0_bw="6">
<![CDATA[
branch132:0  %temp_7_V_load_4 = load i8* %temp_7_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_4"/></StgValue>
</operation>

<operation id="1228" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="0">
<![CDATA[
branch132:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0324

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1229" st_id="212" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="8" op_0_bw="6">
<![CDATA[
branch128:0  %temp_3_V_load_4 = load i8* %temp_3_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_4"/></StgValue>
</operation>

<operation id="1230" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0">
<![CDATA[
branch128:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0324

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1231" st_id="212" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="8" op_0_bw="6">
<![CDATA[
branch140:0  %temp_15_V_load_4 = load i8* %temp_15_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_15_V_load_4"/></StgValue>
</operation>

<operation id="1232" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0">
<![CDATA[
branch140:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0324

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1233" st_id="212" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0324:2  %add_ln1117_19 = add i33 %zext_ln1116_44, %sext_ln25

]]></Node>
<StgValue><ssdm name="add_ln1117_19"/></StgValue>
</operation>

<operation id="1234" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0324:3  %sext_ln1117_19 = sext i33 %add_ln1117_19 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_19"/></StgValue>
</operation>

<operation id="1235" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0324:4  %fcBias_V_addr_21 = getelementptr i8* %input_V, i64 %sext_ln1117_19

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_21"/></StgValue>
</operation>

<operation id="1236" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0324:9  %tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_18, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="1237" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0324:0  %phi_ln1116_19 = phi i8 [ %temp_3_V_load_4, %branch128 ], [ %temp_7_V_load_4, %branch132 ], [ %temp_11_V_load_4, %branch136 ], [ %temp_15_V_load_4, %branch140 ]

]]></Node>
<StgValue><ssdm name="phi_ln1116_19"/></StgValue>
</operation>

<operation id="1238" st_id="213" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0324:5  %fcBias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_21_req"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="1239" st_id="214" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0324:5  %fcBias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_21_req"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="1240" st_id="215" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0324:5  %fcBias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_21_req"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="1241" st_id="216" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0324:5  %fcBias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_21_req"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="1242" st_id="217" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0324:5  %fcBias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_21_req"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="1243" st_id="218" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0324:5  %fcBias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_21_req"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="1244" st_id="219" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0324:5  %fcBias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_21_req"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="1245" st_id="220" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0324:6  %fcBias_V_addr_21_rea = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_21)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_21_rea"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="1246" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0324:1  %sext_ln1192_38 = sext i8 %phi_ln1116_19 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_38"/></StgValue>
</operation>

<operation id="1247" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0324:7  %sext_ln1192_39 = sext i8 %fcBias_V_addr_21_rea to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_39"/></StgValue>
</operation>

<operation id="1248" st_id="221" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0324:8  %mul_ln1192_19 = mul i11 %sext_ln1192_39, %sext_ln1192_38

]]></Node>
<StgValue><ssdm name="mul_ln1192_19"/></StgValue>
</operation>

<operation id="1249" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0324:10  %shl_ln728_18 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_17, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_18"/></StgValue>
</operation>

<operation id="1250" st_id="221" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0324:11  %add_ln1192_19 = add i11 %shl_ln728_18, %mul_ln1192_19

]]></Node>
<StgValue><ssdm name="add_ln1192_19"/></StgValue>
</operation>

<operation id="1251" st_id="221" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0324:12  %add_ln23_16 = add i10 %i1_0_0, 20

]]></Node>
<StgValue><ssdm name="add_ln23_16"/></StgValue>
</operation>

<operation id="1252" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="13" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0324:13  %zext_ln23_19 = zext i10 %add_ln23_16 to i13

]]></Node>
<StgValue><ssdm name="zext_ln23_19"/></StgValue>
</operation>

<operation id="1253" st_id="221" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0324:14  %add_ln25_20 = add i13 %zext_ln23_19, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln25_20"/></StgValue>
</operation>

<operation id="1254" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="33" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0324:15  %zext_ln1116_45 = zext i13 %add_ln25_20 to i33

]]></Node>
<StgValue><ssdm name="zext_ln1116_45"/></StgValue>
</operation>

<operation id="1255" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0324:16  %lshr_ln1116_16 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_16, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_16"/></StgValue>
</operation>

<operation id="1256" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0324:17  %zext_ln1116_17 = zext i6 %lshr_ln1116_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_17"/></StgValue>
</operation>

<operation id="1257" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0324:18  %temp_4_V_addr_6 = getelementptr [49 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_17

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_6"/></StgValue>
</operation>

<operation id="1258" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0324:19  %temp_8_V_addr_6 = getelementptr [49 x i8]* %temp_8_V, i64 0, i64 %zext_ln1116_17

]]></Node>
<StgValue><ssdm name="temp_8_V_addr_6"/></StgValue>
</operation>

<operation id="1259" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0324:20  %temp_12_V_addr_6 = getelementptr [49 x i8]* %temp_12_V, i64 0, i64 %zext_ln1116_17

]]></Node>
<StgValue><ssdm name="temp_12_V_addr_6"/></StgValue>
</operation>

<operation id="1260" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0324:21  %temp_0_V_addr_6 = getelementptr [49 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_17

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_6"/></StgValue>
</operation>

<operation id="1261" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0324:22  switch i4 %trunc_ln1116, label %branch124 [
    i4 0, label %branch112
    i4 4, label %branch116
    i4 -8, label %branch120
  ]

]]></Node>
<StgValue><ssdm name="switch_ln25"/></StgValue>
</operation>

<operation id="1262" st_id="221" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="8" op_0_bw="6">
<![CDATA[
branch120:0  %temp_12_V_load_5 = load i8* %temp_12_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_12_V_load_5"/></StgValue>
</operation>

<operation id="1263" st_id="221" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="8" op_0_bw="6">
<![CDATA[
branch116:0  %temp_8_V_load_5 = load i8* %temp_8_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_8_V_load_5"/></StgValue>
</operation>

<operation id="1264" st_id="221" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="8" op_0_bw="6">
<![CDATA[
branch112:0  %temp_4_V_load_5 = load i8* %temp_4_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_5"/></StgValue>
</operation>

<operation id="1265" st_id="221" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="8" op_0_bw="6">
<![CDATA[
branch124:0  %temp_0_V_load_5 = load i8* %temp_0_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_5"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="1266" st_id="222" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="8" op_0_bw="6">
<![CDATA[
branch120:0  %temp_12_V_load_5 = load i8* %temp_12_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_12_V_load_5"/></StgValue>
</operation>

<operation id="1267" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0">
<![CDATA[
branch120:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0287

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1268" st_id="222" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="8" op_0_bw="6">
<![CDATA[
branch116:0  %temp_8_V_load_5 = load i8* %temp_8_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_8_V_load_5"/></StgValue>
</operation>

<operation id="1269" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0">
<![CDATA[
branch116:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0287

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1270" st_id="222" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="8" op_0_bw="6">
<![CDATA[
branch112:0  %temp_4_V_load_5 = load i8* %temp_4_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_5"/></StgValue>
</operation>

<operation id="1271" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="0">
<![CDATA[
branch112:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0287

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1272" st_id="222" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="8" op_0_bw="6">
<![CDATA[
branch124:0  %temp_0_V_load_5 = load i8* %temp_0_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_5"/></StgValue>
</operation>

<operation id="1273" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="0">
<![CDATA[
branch124:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0287

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1274" st_id="222" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0287:2  %add_ln1117_20 = add i33 %zext_ln1116_45, %sext_ln25

]]></Node>
<StgValue><ssdm name="add_ln1117_20"/></StgValue>
</operation>

<operation id="1275" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0287:3  %sext_ln1117_20 = sext i33 %add_ln1117_20 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_20"/></StgValue>
</operation>

<operation id="1276" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0287:4  %fcBias_V_addr_22 = getelementptr i8* %input_V, i64 %sext_ln1117_20

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_22"/></StgValue>
</operation>

<operation id="1277" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0287:9  %tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_19, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="1278" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0287:0  %phi_ln1116_20 = phi i8 [ %temp_4_V_load_5, %branch112 ], [ %temp_8_V_load_5, %branch116 ], [ %temp_12_V_load_5, %branch120 ], [ %temp_0_V_load_5, %branch124 ]

]]></Node>
<StgValue><ssdm name="phi_ln1116_20"/></StgValue>
</operation>

<operation id="1279" st_id="223" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0287:5  %fcBias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_22_req"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="1280" st_id="224" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0287:5  %fcBias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_22_req"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="1281" st_id="225" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0287:5  %fcBias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_22_req"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="1282" st_id="226" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0287:5  %fcBias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_22_req"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="1283" st_id="227" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0287:5  %fcBias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_22_req"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="1284" st_id="228" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0287:5  %fcBias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_22_req"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="1285" st_id="229" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0287:5  %fcBias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_22_req"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="1286" st_id="230" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0287:6  %fcBias_V_addr_22_rea = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_22)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_22_rea"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="1287" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0287:1  %sext_ln1192_40 = sext i8 %phi_ln1116_20 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_40"/></StgValue>
</operation>

<operation id="1288" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0287:7  %sext_ln1192_41 = sext i8 %fcBias_V_addr_22_rea to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_41"/></StgValue>
</operation>

<operation id="1289" st_id="231" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0287:8  %mul_ln1192_20 = mul i11 %sext_ln1192_41, %sext_ln1192_40

]]></Node>
<StgValue><ssdm name="mul_ln1192_20"/></StgValue>
</operation>

<operation id="1290" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0287:10  %shl_ln728_19 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_18, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_19"/></StgValue>
</operation>

<operation id="1291" st_id="231" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0287:11  %add_ln1192_20 = add i11 %shl_ln728_19, %mul_ln1192_20

]]></Node>
<StgValue><ssdm name="add_ln1192_20"/></StgValue>
</operation>

<operation id="1292" st_id="231" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0287:12  %add_ln23_17 = add i10 %i1_0_0, 21

]]></Node>
<StgValue><ssdm name="add_ln23_17"/></StgValue>
</operation>

<operation id="1293" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="13" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0287:13  %zext_ln23_20 = zext i10 %add_ln23_17 to i13

]]></Node>
<StgValue><ssdm name="zext_ln23_20"/></StgValue>
</operation>

<operation id="1294" st_id="231" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0287:14  %add_ln25_21 = add i13 %zext_ln23_20, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln25_21"/></StgValue>
</operation>

<operation id="1295" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="33" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0287:15  %zext_ln1116_46 = zext i13 %add_ln25_21 to i33

]]></Node>
<StgValue><ssdm name="zext_ln1116_46"/></StgValue>
</operation>

<operation id="1296" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0287:16  %lshr_ln1116_17 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_17, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_17"/></StgValue>
</operation>

<operation id="1297" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="64" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0287:17  %zext_ln1116_18 = zext i6 %lshr_ln1116_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_18"/></StgValue>
</operation>

<operation id="1298" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0287:18  %temp_5_V_addr_6 = getelementptr [49 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_18

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_6"/></StgValue>
</operation>

<operation id="1299" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0287:19  %temp_9_V_addr_6 = getelementptr [49 x i8]* %temp_9_V, i64 0, i64 %zext_ln1116_18

]]></Node>
<StgValue><ssdm name="temp_9_V_addr_6"/></StgValue>
</operation>

<operation id="1300" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0287:20  %temp_13_V_addr_6 = getelementptr [49 x i8]* %temp_13_V, i64 0, i64 %zext_ln1116_18

]]></Node>
<StgValue><ssdm name="temp_13_V_addr_6"/></StgValue>
</operation>

<operation id="1301" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0287:21  %temp_1_V_addr_6 = getelementptr [49 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_18

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_6"/></StgValue>
</operation>

<operation id="1302" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0287:22  switch i4 %trunc_ln1116, label %branch108 [
    i4 0, label %branch96
    i4 4, label %branch100
    i4 -8, label %branch104
  ]

]]></Node>
<StgValue><ssdm name="switch_ln25"/></StgValue>
</operation>

<operation id="1303" st_id="231" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="8" op_0_bw="6">
<![CDATA[
branch104:0  %temp_13_V_load_5 = load i8* %temp_13_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_13_V_load_5"/></StgValue>
</operation>

<operation id="1304" st_id="231" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="8" op_0_bw="6">
<![CDATA[
branch100:0  %temp_9_V_load_5 = load i8* %temp_9_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_9_V_load_5"/></StgValue>
</operation>

<operation id="1305" st_id="231" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="8" op_0_bw="6">
<![CDATA[
branch96:0  %temp_5_V_load_5 = load i8* %temp_5_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_5"/></StgValue>
</operation>

<operation id="1306" st_id="231" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="8" op_0_bw="6">
<![CDATA[
branch108:0  %temp_1_V_load_5 = load i8* %temp_1_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_5"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="1307" st_id="232" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="8" op_0_bw="6">
<![CDATA[
branch104:0  %temp_13_V_load_5 = load i8* %temp_13_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_13_V_load_5"/></StgValue>
</operation>

<operation id="1308" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0">
<![CDATA[
branch104:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0250

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1309" st_id="232" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="8" op_0_bw="6">
<![CDATA[
branch100:0  %temp_9_V_load_5 = load i8* %temp_9_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_9_V_load_5"/></StgValue>
</operation>

<operation id="1310" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="0">
<![CDATA[
branch100:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0250

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1311" st_id="232" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="8" op_0_bw="6">
<![CDATA[
branch96:0  %temp_5_V_load_5 = load i8* %temp_5_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_5"/></StgValue>
</operation>

<operation id="1312" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="0">
<![CDATA[
branch96:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0250

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1313" st_id="232" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="8" op_0_bw="6">
<![CDATA[
branch108:0  %temp_1_V_load_5 = load i8* %temp_1_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_5"/></StgValue>
</operation>

<operation id="1314" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="0">
<![CDATA[
branch108:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0250

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1315" st_id="232" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0250:2  %add_ln1117_21 = add i33 %zext_ln1116_46, %sext_ln25

]]></Node>
<StgValue><ssdm name="add_ln1117_21"/></StgValue>
</operation>

<operation id="1316" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0250:3  %sext_ln1117_21 = sext i33 %add_ln1117_21 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_21"/></StgValue>
</operation>

<operation id="1317" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0250:4  %fcBias_V_addr_23 = getelementptr i8* %input_V, i64 %sext_ln1117_21

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_23"/></StgValue>
</operation>

<operation id="1318" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0250:9  %tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_20, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="1319" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0250:0  %phi_ln1116_21 = phi i8 [ %temp_5_V_load_5, %branch96 ], [ %temp_9_V_load_5, %branch100 ], [ %temp_13_V_load_5, %branch104 ], [ %temp_1_V_load_5, %branch108 ]

]]></Node>
<StgValue><ssdm name="phi_ln1116_21"/></StgValue>
</operation>

<operation id="1320" st_id="233" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0250:5  %fcBias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_23_req"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="1321" st_id="234" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0250:5  %fcBias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_23_req"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="1322" st_id="235" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0250:5  %fcBias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_23_req"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="1323" st_id="236" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0250:5  %fcBias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_23_req"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="1324" st_id="237" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0250:5  %fcBias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_23_req"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="1325" st_id="238" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0250:5  %fcBias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_23_req"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="1326" st_id="239" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0250:5  %fcBias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_23_req"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="1327" st_id="240" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0250:6  %fcBias_V_addr_23_rea = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_23)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_23_rea"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="1328" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0250:1  %sext_ln1192_42 = sext i8 %phi_ln1116_21 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_42"/></StgValue>
</operation>

<operation id="1329" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0250:7  %sext_ln1192_43 = sext i8 %fcBias_V_addr_23_rea to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_43"/></StgValue>
</operation>

<operation id="1330" st_id="241" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0250:8  %mul_ln1192_21 = mul i11 %sext_ln1192_43, %sext_ln1192_42

]]></Node>
<StgValue><ssdm name="mul_ln1192_21"/></StgValue>
</operation>

<operation id="1331" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0250:10  %shl_ln728_20 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_19, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_20"/></StgValue>
</operation>

<operation id="1332" st_id="241" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0250:11  %add_ln1192_21 = add i11 %shl_ln728_20, %mul_ln1192_21

]]></Node>
<StgValue><ssdm name="add_ln1192_21"/></StgValue>
</operation>

<operation id="1333" st_id="241" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0250:12  %add_ln23_18 = add i10 %i1_0_0, 22

]]></Node>
<StgValue><ssdm name="add_ln23_18"/></StgValue>
</operation>

<operation id="1334" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="13" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0250:13  %zext_ln23_21 = zext i10 %add_ln23_18 to i13

]]></Node>
<StgValue><ssdm name="zext_ln23_21"/></StgValue>
</operation>

<operation id="1335" st_id="241" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0250:14  %add_ln25_22 = add i13 %zext_ln23_21, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln25_22"/></StgValue>
</operation>

<operation id="1336" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="33" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0250:15  %zext_ln1116_47 = zext i13 %add_ln25_22 to i33

]]></Node>
<StgValue><ssdm name="zext_ln1116_47"/></StgValue>
</operation>

<operation id="1337" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0250:16  %lshr_ln1116_18 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_18, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_18"/></StgValue>
</operation>

<operation id="1338" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0250:17  %zext_ln1116_19 = zext i6 %lshr_ln1116_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_19"/></StgValue>
</operation>

<operation id="1339" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0250:18  %temp_6_V_addr_6 = getelementptr [49 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_19

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_6"/></StgValue>
</operation>

<operation id="1340" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0250:19  %temp_10_V_addr_6 = getelementptr [49 x i8]* %temp_10_V, i64 0, i64 %zext_ln1116_19

]]></Node>
<StgValue><ssdm name="temp_10_V_addr_6"/></StgValue>
</operation>

<operation id="1341" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0250:20  %temp_14_V_addr_6 = getelementptr [49 x i8]* %temp_14_V, i64 0, i64 %zext_ln1116_19

]]></Node>
<StgValue><ssdm name="temp_14_V_addr_6"/></StgValue>
</operation>

<operation id="1342" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0250:21  %temp_2_V_addr_6 = getelementptr [49 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_19

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_6"/></StgValue>
</operation>

<operation id="1343" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0250:22  switch i4 %trunc_ln1116, label %branch92 [
    i4 0, label %branch80
    i4 4, label %branch84
    i4 -8, label %branch88
  ]

]]></Node>
<StgValue><ssdm name="switch_ln25"/></StgValue>
</operation>

<operation id="1344" st_id="241" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="8" op_0_bw="6">
<![CDATA[
branch88:0  %temp_14_V_load_5 = load i8* %temp_14_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_14_V_load_5"/></StgValue>
</operation>

<operation id="1345" st_id="241" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="8" op_0_bw="6">
<![CDATA[
branch84:0  %temp_10_V_load_5 = load i8* %temp_10_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_10_V_load_5"/></StgValue>
</operation>

<operation id="1346" st_id="241" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="8" op_0_bw="6">
<![CDATA[
branch80:0  %temp_6_V_load_5 = load i8* %temp_6_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_5"/></StgValue>
</operation>

<operation id="1347" st_id="241" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="8" op_0_bw="6">
<![CDATA[
branch92:0  %temp_2_V_load_5 = load i8* %temp_2_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_5"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="1348" st_id="242" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="8" op_0_bw="6">
<![CDATA[
branch88:0  %temp_14_V_load_5 = load i8* %temp_14_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_14_V_load_5"/></StgValue>
</operation>

<operation id="1349" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="0">
<![CDATA[
branch88:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0213

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1350" st_id="242" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="8" op_0_bw="6">
<![CDATA[
branch84:0  %temp_10_V_load_5 = load i8* %temp_10_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_10_V_load_5"/></StgValue>
</operation>

<operation id="1351" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="0">
<![CDATA[
branch84:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0213

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1352" st_id="242" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="8" op_0_bw="6">
<![CDATA[
branch80:0  %temp_6_V_load_5 = load i8* %temp_6_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_5"/></StgValue>
</operation>

<operation id="1353" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="0">
<![CDATA[
branch80:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0213

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1354" st_id="242" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="8" op_0_bw="6">
<![CDATA[
branch92:0  %temp_2_V_load_5 = load i8* %temp_2_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_5"/></StgValue>
</operation>

<operation id="1355" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="0">
<![CDATA[
branch92:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0213

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1356" st_id="242" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0213:2  %add_ln1117_22 = add i33 %zext_ln1116_47, %sext_ln25

]]></Node>
<StgValue><ssdm name="add_ln1117_22"/></StgValue>
</operation>

<operation id="1357" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0213:3  %sext_ln1117_22 = sext i33 %add_ln1117_22 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_22"/></StgValue>
</operation>

<operation id="1358" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0213:4  %fcBias_V_addr_24 = getelementptr i8* %input_V, i64 %sext_ln1117_22

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_24"/></StgValue>
</operation>

<operation id="1359" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0213:9  %tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_21, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="1360" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0213:0  %phi_ln1116_22 = phi i8 [ %temp_6_V_load_5, %branch80 ], [ %temp_10_V_load_5, %branch84 ], [ %temp_14_V_load_5, %branch88 ], [ %temp_2_V_load_5, %branch92 ]

]]></Node>
<StgValue><ssdm name="phi_ln1116_22"/></StgValue>
</operation>

<operation id="1361" st_id="243" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0213:5  %fcBias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_24_req"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="1362" st_id="244" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0213:5  %fcBias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_24_req"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="1363" st_id="245" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0213:5  %fcBias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_24_req"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="1364" st_id="246" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0213:5  %fcBias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_24_req"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="1365" st_id="247" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0213:5  %fcBias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_24_req"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="1366" st_id="248" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0213:5  %fcBias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_24_req"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="1367" st_id="249" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0213:5  %fcBias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_24_req"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="1368" st_id="250" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0213:6  %fcBias_V_addr_24_rea = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_24)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_24_rea"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="1369" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0213:1  %sext_ln1192_44 = sext i8 %phi_ln1116_22 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_44"/></StgValue>
</operation>

<operation id="1370" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0213:7  %sext_ln1192_45 = sext i8 %fcBias_V_addr_24_rea to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_45"/></StgValue>
</operation>

<operation id="1371" st_id="251" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0213:8  %mul_ln1192_22 = mul i11 %sext_ln1192_45, %sext_ln1192_44

]]></Node>
<StgValue><ssdm name="mul_ln1192_22"/></StgValue>
</operation>

<operation id="1372" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0213:10  %shl_ln728_21 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_20, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_21"/></StgValue>
</operation>

<operation id="1373" st_id="251" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0213:11  %add_ln1192_22 = add i11 %shl_ln728_21, %mul_ln1192_22

]]></Node>
<StgValue><ssdm name="add_ln1192_22"/></StgValue>
</operation>

<operation id="1374" st_id="251" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0213:12  %add_ln23_19 = add i10 %i1_0_0, 23

]]></Node>
<StgValue><ssdm name="add_ln23_19"/></StgValue>
</operation>

<operation id="1375" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="13" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0213:13  %zext_ln23_22 = zext i10 %add_ln23_19 to i13

]]></Node>
<StgValue><ssdm name="zext_ln23_22"/></StgValue>
</operation>

<operation id="1376" st_id="251" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0213:14  %add_ln25_23 = add i13 %zext_ln23_22, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln25_23"/></StgValue>
</operation>

<operation id="1377" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="33" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0213:15  %zext_ln1116_48 = zext i13 %add_ln25_23 to i33

]]></Node>
<StgValue><ssdm name="zext_ln1116_48"/></StgValue>
</operation>

<operation id="1378" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0213:16  %lshr_ln1116_19 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_19, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_19"/></StgValue>
</operation>

<operation id="1379" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="64" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0213:17  %zext_ln1116_20 = zext i6 %lshr_ln1116_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_20"/></StgValue>
</operation>

<operation id="1380" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0213:18  %temp_7_V_addr_6 = getelementptr [49 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_20

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_6"/></StgValue>
</operation>

<operation id="1381" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0213:19  %temp_11_V_addr_6 = getelementptr [49 x i8]* %temp_11_V, i64 0, i64 %zext_ln1116_20

]]></Node>
<StgValue><ssdm name="temp_11_V_addr_6"/></StgValue>
</operation>

<operation id="1382" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0213:20  %temp_15_V_addr_6 = getelementptr [49 x i8]* %temp_15_V, i64 0, i64 %zext_ln1116_20

]]></Node>
<StgValue><ssdm name="temp_15_V_addr_6"/></StgValue>
</operation>

<operation id="1383" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0213:21  %temp_3_V_addr_6 = getelementptr [49 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_20

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_6"/></StgValue>
</operation>

<operation id="1384" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0213:22  switch i4 %trunc_ln1116, label %branch76 [
    i4 0, label %branch64
    i4 4, label %branch68
    i4 -8, label %branch72
  ]

]]></Node>
<StgValue><ssdm name="switch_ln25"/></StgValue>
</operation>

<operation id="1385" st_id="251" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="8" op_0_bw="6">
<![CDATA[
branch72:0  %temp_15_V_load_5 = load i8* %temp_15_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_15_V_load_5"/></StgValue>
</operation>

<operation id="1386" st_id="251" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="8" op_0_bw="6">
<![CDATA[
branch68:0  %temp_11_V_load_5 = load i8* %temp_11_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_11_V_load_5"/></StgValue>
</operation>

<operation id="1387" st_id="251" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="8" op_0_bw="6">
<![CDATA[
branch64:0  %temp_7_V_load_5 = load i8* %temp_7_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_5"/></StgValue>
</operation>

<operation id="1388" st_id="251" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="8" op_0_bw="6">
<![CDATA[
branch76:0  %temp_3_V_load_5 = load i8* %temp_3_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_5"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="1389" st_id="252" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="8" op_0_bw="6">
<![CDATA[
branch72:0  %temp_15_V_load_5 = load i8* %temp_15_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_15_V_load_5"/></StgValue>
</operation>

<operation id="1390" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="0">
<![CDATA[
branch72:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0176

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1391" st_id="252" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="8" op_0_bw="6">
<![CDATA[
branch68:0  %temp_11_V_load_5 = load i8* %temp_11_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_11_V_load_5"/></StgValue>
</operation>

<operation id="1392" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="0">
<![CDATA[
branch68:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0176

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1393" st_id="252" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="8" op_0_bw="6">
<![CDATA[
branch64:0  %temp_7_V_load_5 = load i8* %temp_7_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_5"/></StgValue>
</operation>

<operation id="1394" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="0">
<![CDATA[
branch64:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0176

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1395" st_id="252" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="8" op_0_bw="6">
<![CDATA[
branch76:0  %temp_3_V_load_5 = load i8* %temp_3_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_5"/></StgValue>
</operation>

<operation id="1396" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="0">
<![CDATA[
branch76:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0176

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1397" st_id="252" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0176:2  %add_ln1117_23 = add i33 %zext_ln1116_48, %sext_ln25

]]></Node>
<StgValue><ssdm name="add_ln1117_23"/></StgValue>
</operation>

<operation id="1398" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0176:3  %sext_ln1117_23 = sext i33 %add_ln1117_23 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_23"/></StgValue>
</operation>

<operation id="1399" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0176:4  %fcBias_V_addr_25 = getelementptr i8* %input_V, i64 %sext_ln1117_23

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_25"/></StgValue>
</operation>

<operation id="1400" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0176:9  %tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_22, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="1401" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0176:0  %phi_ln1116_23 = phi i8 [ %temp_7_V_load_5, %branch64 ], [ %temp_11_V_load_5, %branch68 ], [ %temp_15_V_load_5, %branch72 ], [ %temp_3_V_load_5, %branch76 ]

]]></Node>
<StgValue><ssdm name="phi_ln1116_23"/></StgValue>
</operation>

<operation id="1402" st_id="253" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0176:5  %fcBias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_25_req"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="1403" st_id="254" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0176:5  %fcBias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_25_req"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="1404" st_id="255" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0176:5  %fcBias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_25_req"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="1405" st_id="256" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0176:5  %fcBias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_25_req"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="1406" st_id="257" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0176:5  %fcBias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_25_req"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="1407" st_id="258" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0176:5  %fcBias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_25_req"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="1408" st_id="259" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0176:5  %fcBias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_25_req"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="1409" st_id="260" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0176:6  %fcBias_V_addr_25_rea = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_25)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_25_rea"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="1410" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0176:1  %sext_ln1192_46 = sext i8 %phi_ln1116_23 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_46"/></StgValue>
</operation>

<operation id="1411" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0176:7  %sext_ln1192_47 = sext i8 %fcBias_V_addr_25_rea to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_47"/></StgValue>
</operation>

<operation id="1412" st_id="261" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0176:8  %mul_ln1192_23 = mul i11 %sext_ln1192_47, %sext_ln1192_46

]]></Node>
<StgValue><ssdm name="mul_ln1192_23"/></StgValue>
</operation>

<operation id="1413" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0176:10  %shl_ln728_22 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_21, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_22"/></StgValue>
</operation>

<operation id="1414" st_id="261" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0176:11  %add_ln1192_23 = add i11 %shl_ln728_22, %mul_ln1192_23

]]></Node>
<StgValue><ssdm name="add_ln1192_23"/></StgValue>
</operation>

<operation id="1415" st_id="261" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0176:12  %add_ln23_20 = add i10 %i1_0_0, 24

]]></Node>
<StgValue><ssdm name="add_ln23_20"/></StgValue>
</operation>

<operation id="1416" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="13" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0176:13  %zext_ln23_23 = zext i10 %add_ln23_20 to i13

]]></Node>
<StgValue><ssdm name="zext_ln23_23"/></StgValue>
</operation>

<operation id="1417" st_id="261" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0176:14  %add_ln25_24 = add i13 %zext_ln23_23, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln25_24"/></StgValue>
</operation>

<operation id="1418" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="33" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0176:15  %zext_ln1116_49 = zext i13 %add_ln25_24 to i33

]]></Node>
<StgValue><ssdm name="zext_ln1116_49"/></StgValue>
</operation>

<operation id="1419" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0176:16  %lshr_ln1116_20 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_20, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_20"/></StgValue>
</operation>

<operation id="1420" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="64" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0176:17  %zext_ln1116_21 = zext i6 %lshr_ln1116_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_21"/></StgValue>
</operation>

<operation id="1421" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0176:18  %temp_8_V_addr_7 = getelementptr [49 x i8]* %temp_8_V, i64 0, i64 %zext_ln1116_21

]]></Node>
<StgValue><ssdm name="temp_8_V_addr_7"/></StgValue>
</operation>

<operation id="1422" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0176:19  %temp_12_V_addr_7 = getelementptr [49 x i8]* %temp_12_V, i64 0, i64 %zext_ln1116_21

]]></Node>
<StgValue><ssdm name="temp_12_V_addr_7"/></StgValue>
</operation>

<operation id="1423" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0176:20  %temp_0_V_addr_7 = getelementptr [49 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_21

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_7"/></StgValue>
</operation>

<operation id="1424" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0176:21  %temp_4_V_addr_7 = getelementptr [49 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_21

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_7"/></StgValue>
</operation>

<operation id="1425" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0176:22  switch i4 %trunc_ln1116, label %branch60 [
    i4 0, label %branch48
    i4 4, label %branch52
    i4 -8, label %branch56
  ]

]]></Node>
<StgValue><ssdm name="switch_ln25"/></StgValue>
</operation>

<operation id="1426" st_id="261" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="8" op_0_bw="6">
<![CDATA[
branch56:0  %temp_0_V_load_6 = load i8* %temp_0_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_6"/></StgValue>
</operation>

<operation id="1427" st_id="261" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="8" op_0_bw="6">
<![CDATA[
branch52:0  %temp_12_V_load_6 = load i8* %temp_12_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_12_V_load_6"/></StgValue>
</operation>

<operation id="1428" st_id="261" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="8" op_0_bw="6">
<![CDATA[
branch48:0  %temp_8_V_load_6 = load i8* %temp_8_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_8_V_load_6"/></StgValue>
</operation>

<operation id="1429" st_id="261" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="8" op_0_bw="6">
<![CDATA[
branch60:0  %temp_4_V_load_6 = load i8* %temp_4_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_6"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="1430" st_id="262" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="8" op_0_bw="6">
<![CDATA[
branch56:0  %temp_0_V_load_6 = load i8* %temp_0_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_6"/></StgValue>
</operation>

<operation id="1431" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="0">
<![CDATA[
branch56:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0139

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1432" st_id="262" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="8" op_0_bw="6">
<![CDATA[
branch52:0  %temp_12_V_load_6 = load i8* %temp_12_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_12_V_load_6"/></StgValue>
</operation>

<operation id="1433" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0139

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1434" st_id="262" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="8" op_0_bw="6">
<![CDATA[
branch48:0  %temp_8_V_load_6 = load i8* %temp_8_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_8_V_load_6"/></StgValue>
</operation>

<operation id="1435" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0139

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1436" st_id="262" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="8" op_0_bw="6">
<![CDATA[
branch60:0  %temp_4_V_load_6 = load i8* %temp_4_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_6"/></StgValue>
</operation>

<operation id="1437" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="0">
<![CDATA[
branch60:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0139

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1438" st_id="262" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0139:2  %add_ln1117_24 = add i33 %zext_ln1116_49, %sext_ln25

]]></Node>
<StgValue><ssdm name="add_ln1117_24"/></StgValue>
</operation>

<operation id="1439" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0139:3  %sext_ln1117_24 = sext i33 %add_ln1117_24 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_24"/></StgValue>
</operation>

<operation id="1440" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0139:4  %fcBias_V_addr_26 = getelementptr i8* %input_V, i64 %sext_ln1117_24

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_26"/></StgValue>
</operation>

<operation id="1441" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0139:9  %tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_23, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="1442" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0139:0  %phi_ln1116_24 = phi i8 [ %temp_8_V_load_6, %branch48 ], [ %temp_12_V_load_6, %branch52 ], [ %temp_0_V_load_6, %branch56 ], [ %temp_4_V_load_6, %branch60 ]

]]></Node>
<StgValue><ssdm name="phi_ln1116_24"/></StgValue>
</operation>

<operation id="1443" st_id="263" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0139:5  %fcBias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_26_req"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="1444" st_id="264" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0139:5  %fcBias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_26_req"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="1445" st_id="265" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0139:5  %fcBias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_26_req"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="1446" st_id="266" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0139:5  %fcBias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_26_req"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="1447" st_id="267" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0139:5  %fcBias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_26_req"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="1448" st_id="268" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0139:5  %fcBias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_26_req"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="1449" st_id="269" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0139:5  %fcBias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_26_req"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="1450" st_id="270" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0139:6  %fcBias_V_addr_26_rea = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_26)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_26_rea"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="1451" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0139:1  %sext_ln1192_48 = sext i8 %phi_ln1116_24 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_48"/></StgValue>
</operation>

<operation id="1452" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0139:7  %sext_ln1192_49 = sext i8 %fcBias_V_addr_26_rea to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_49"/></StgValue>
</operation>

<operation id="1453" st_id="271" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0139:8  %mul_ln1192_24 = mul i11 %sext_ln1192_49, %sext_ln1192_48

]]></Node>
<StgValue><ssdm name="mul_ln1192_24"/></StgValue>
</operation>

<operation id="1454" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0139:10  %shl_ln728_23 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_22, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_23"/></StgValue>
</operation>

<operation id="1455" st_id="271" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0139:11  %add_ln1192_24 = add i11 %shl_ln728_23, %mul_ln1192_24

]]></Node>
<StgValue><ssdm name="add_ln1192_24"/></StgValue>
</operation>

<operation id="1456" st_id="271" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0139:12  %add_ln23_21 = add i10 %i1_0_0, 25

]]></Node>
<StgValue><ssdm name="add_ln23_21"/></StgValue>
</operation>

<operation id="1457" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="13" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0139:13  %zext_ln23_24 = zext i10 %add_ln23_21 to i13

]]></Node>
<StgValue><ssdm name="zext_ln23_24"/></StgValue>
</operation>

<operation id="1458" st_id="271" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0139:14  %add_ln25_25 = add i13 %zext_ln23_24, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln25_25"/></StgValue>
</operation>

<operation id="1459" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="33" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0139:15  %zext_ln1116_50 = zext i13 %add_ln25_25 to i33

]]></Node>
<StgValue><ssdm name="zext_ln1116_50"/></StgValue>
</operation>

<operation id="1460" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0139:16  %lshr_ln1116_21 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_21, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_21"/></StgValue>
</operation>

<operation id="1461" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="64" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0139:17  %zext_ln1116_22 = zext i6 %lshr_ln1116_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_22"/></StgValue>
</operation>

<operation id="1462" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0139:18  %temp_9_V_addr_7 = getelementptr [49 x i8]* %temp_9_V, i64 0, i64 %zext_ln1116_22

]]></Node>
<StgValue><ssdm name="temp_9_V_addr_7"/></StgValue>
</operation>

<operation id="1463" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0139:19  %temp_13_V_addr_7 = getelementptr [49 x i8]* %temp_13_V, i64 0, i64 %zext_ln1116_22

]]></Node>
<StgValue><ssdm name="temp_13_V_addr_7"/></StgValue>
</operation>

<operation id="1464" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0139:20  %temp_1_V_addr_7 = getelementptr [49 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_22

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_7"/></StgValue>
</operation>

<operation id="1465" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0139:21  %temp_5_V_addr_7 = getelementptr [49 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_22

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_7"/></StgValue>
</operation>

<operation id="1466" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0139:22  switch i4 %trunc_ln1116, label %branch44 [
    i4 0, label %branch32
    i4 4, label %branch36
    i4 -8, label %branch40
  ]

]]></Node>
<StgValue><ssdm name="switch_ln25"/></StgValue>
</operation>

<operation id="1467" st_id="271" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="8" op_0_bw="6">
<![CDATA[
branch40:0  %temp_1_V_load_6 = load i8* %temp_1_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_6"/></StgValue>
</operation>

<operation id="1468" st_id="271" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="8" op_0_bw="6">
<![CDATA[
branch36:0  %temp_13_V_load_6 = load i8* %temp_13_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_13_V_load_6"/></StgValue>
</operation>

<operation id="1469" st_id="271" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="8" op_0_bw="6">
<![CDATA[
branch32:0  %temp_9_V_load_6 = load i8* %temp_9_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_9_V_load_6"/></StgValue>
</operation>

<operation id="1470" st_id="271" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="8" op_0_bw="6">
<![CDATA[
branch44:0  %temp_5_V_load_6 = load i8* %temp_5_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_6"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="1471" st_id="272" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="8" op_0_bw="6">
<![CDATA[
branch40:0  %temp_1_V_load_6 = load i8* %temp_1_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_6"/></StgValue>
</operation>

<operation id="1472" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0102

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1473" st_id="272" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="8" op_0_bw="6">
<![CDATA[
branch36:0  %temp_13_V_load_6 = load i8* %temp_13_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_13_V_load_6"/></StgValue>
</operation>

<operation id="1474" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0102

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1475" st_id="272" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="8" op_0_bw="6">
<![CDATA[
branch32:0  %temp_9_V_load_6 = load i8* %temp_9_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_9_V_load_6"/></StgValue>
</operation>

<operation id="1476" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0102

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1477" st_id="272" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="8" op_0_bw="6">
<![CDATA[
branch44:0  %temp_5_V_load_6 = load i8* %temp_5_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_6"/></StgValue>
</operation>

<operation id="1478" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0102

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1479" st_id="272" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0102:2  %add_ln1117_25 = add i33 %zext_ln1116_50, %sext_ln25

]]></Node>
<StgValue><ssdm name="add_ln1117_25"/></StgValue>
</operation>

<operation id="1480" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0102:3  %sext_ln1117_25 = sext i33 %add_ln1117_25 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_25"/></StgValue>
</operation>

<operation id="1481" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0102:4  %fcBias_V_addr_27 = getelementptr i8* %input_V, i64 %sext_ln1117_25

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_27"/></StgValue>
</operation>

<operation id="1482" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0102:9  %tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_24, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="1483" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0102:0  %phi_ln1116_25 = phi i8 [ %temp_9_V_load_6, %branch32 ], [ %temp_13_V_load_6, %branch36 ], [ %temp_1_V_load_6, %branch40 ], [ %temp_5_V_load_6, %branch44 ]

]]></Node>
<StgValue><ssdm name="phi_ln1116_25"/></StgValue>
</operation>

<operation id="1484" st_id="273" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0102:5  %fcBias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_27_req"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="1485" st_id="274" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0102:5  %fcBias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_27_req"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="1486" st_id="275" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0102:5  %fcBias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_27_req"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="1487" st_id="276" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0102:5  %fcBias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_27_req"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="1488" st_id="277" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0102:5  %fcBias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_27_req"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="1489" st_id="278" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0102:5  %fcBias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_27_req"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="1490" st_id="279" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0102:5  %fcBias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_27_req"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="1491" st_id="280" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0102:6  %fcBias_V_addr_27_rea = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_27)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_27_rea"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="1492" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0102:1  %sext_ln1192_50 = sext i8 %phi_ln1116_25 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_50"/></StgValue>
</operation>

<operation id="1493" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0102:7  %sext_ln1192_51 = sext i8 %fcBias_V_addr_27_rea to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_51"/></StgValue>
</operation>

<operation id="1494" st_id="281" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0102:8  %mul_ln1192_25 = mul i11 %sext_ln1192_51, %sext_ln1192_50

]]></Node>
<StgValue><ssdm name="mul_ln1192_25"/></StgValue>
</operation>

<operation id="1495" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0102:10  %shl_ln728_24 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_23, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_24"/></StgValue>
</operation>

<operation id="1496" st_id="281" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0102:11  %add_ln1192_25 = add i11 %shl_ln728_24, %mul_ln1192_25

]]></Node>
<StgValue><ssdm name="add_ln1192_25"/></StgValue>
</operation>

<operation id="1497" st_id="281" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0102:12  %add_ln23_22 = add i10 %i1_0_0, 26

]]></Node>
<StgValue><ssdm name="add_ln23_22"/></StgValue>
</operation>

<operation id="1498" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="13" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0102:13  %zext_ln23_25 = zext i10 %add_ln23_22 to i13

]]></Node>
<StgValue><ssdm name="zext_ln23_25"/></StgValue>
</operation>

<operation id="1499" st_id="281" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0102:14  %add_ln25_26 = add i13 %zext_ln23_25, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln25_26"/></StgValue>
</operation>

<operation id="1500" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="33" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0102:15  %zext_ln1116_51 = zext i13 %add_ln25_26 to i33

]]></Node>
<StgValue><ssdm name="zext_ln1116_51"/></StgValue>
</operation>

<operation id="1501" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0102:16  %lshr_ln1116_22 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_22, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_22"/></StgValue>
</operation>

<operation id="1502" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0102:17  %zext_ln1116_23 = zext i6 %lshr_ln1116_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_23"/></StgValue>
</operation>

<operation id="1503" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0102:18  %temp_10_V_addr_7 = getelementptr [49 x i8]* %temp_10_V, i64 0, i64 %zext_ln1116_23

]]></Node>
<StgValue><ssdm name="temp_10_V_addr_7"/></StgValue>
</operation>

<operation id="1504" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0102:19  %temp_14_V_addr_7 = getelementptr [49 x i8]* %temp_14_V, i64 0, i64 %zext_ln1116_23

]]></Node>
<StgValue><ssdm name="temp_14_V_addr_7"/></StgValue>
</operation>

<operation id="1505" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0102:20  %temp_2_V_addr_7 = getelementptr [49 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_23

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_7"/></StgValue>
</operation>

<operation id="1506" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0102:21  %temp_6_V_addr_7 = getelementptr [49 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_23

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_7"/></StgValue>
</operation>

<operation id="1507" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0102:22  switch i4 %trunc_ln1116, label %branch28 [
    i4 0, label %branch16
    i4 4, label %branch20
    i4 -8, label %branch24
  ]

]]></Node>
<StgValue><ssdm name="switch_ln25"/></StgValue>
</operation>

<operation id="1508" st_id="281" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="8" op_0_bw="6">
<![CDATA[
branch24:0  %temp_2_V_load_6 = load i8* %temp_2_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_6"/></StgValue>
</operation>

<operation id="1509" st_id="281" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="8" op_0_bw="6">
<![CDATA[
branch20:0  %temp_14_V_load_6 = load i8* %temp_14_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_14_V_load_6"/></StgValue>
</operation>

<operation id="1510" st_id="281" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="8" op_0_bw="6">
<![CDATA[
branch16:0  %temp_10_V_load_6 = load i8* %temp_10_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_10_V_load_6"/></StgValue>
</operation>

<operation id="1511" st_id="281" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="8" op_0_bw="6">
<![CDATA[
branch28:0  %temp_6_V_load_6 = load i8* %temp_6_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_6"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="1512" st_id="282" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="8" op_0_bw="6">
<![CDATA[
branch24:0  %temp_2_V_load_6 = load i8* %temp_2_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_6"/></StgValue>
</operation>

<operation id="1513" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.065

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1514" st_id="282" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="8" op_0_bw="6">
<![CDATA[
branch20:0  %temp_14_V_load_6 = load i8* %temp_14_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_14_V_load_6"/></StgValue>
</operation>

<operation id="1515" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.065

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1516" st_id="282" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="8" op_0_bw="6">
<![CDATA[
branch16:0  %temp_10_V_load_6 = load i8* %temp_10_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_10_V_load_6"/></StgValue>
</operation>

<operation id="1517" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.065

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1518" st_id="282" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="8" op_0_bw="6">
<![CDATA[
branch28:0  %temp_6_V_load_6 = load i8* %temp_6_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_6"/></StgValue>
</operation>

<operation id="1519" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.065

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1520" st_id="282" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.065:2  %add_ln1117_26 = add i33 %zext_ln1116_51, %sext_ln25

]]></Node>
<StgValue><ssdm name="add_ln1117_26"/></StgValue>
</operation>

<operation id="1521" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.065:3  %sext_ln1117_26 = sext i33 %add_ln1117_26 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_26"/></StgValue>
</operation>

<operation id="1522" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.065:4  %fcBias_V_addr_28 = getelementptr i8* %input_V, i64 %sext_ln1117_26

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_28"/></StgValue>
</operation>

<operation id="1523" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.065:9  %tmp_24 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_25, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="1524" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.065:0  %phi_ln1116_26 = phi i8 [ %temp_10_V_load_6, %branch16 ], [ %temp_14_V_load_6, %branch20 ], [ %temp_2_V_load_6, %branch24 ], [ %temp_6_V_load_6, %branch28 ]

]]></Node>
<StgValue><ssdm name="phi_ln1116_26"/></StgValue>
</operation>

<operation id="1525" st_id="283" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.065:5  %fcBias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_28_req"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="1526" st_id="284" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.065:5  %fcBias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_28_req"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="1527" st_id="285" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.065:5  %fcBias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_28_req"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="1528" st_id="286" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.065:5  %fcBias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_28_req"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="1529" st_id="287" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.065:5  %fcBias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_28_req"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="1530" st_id="288" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.065:5  %fcBias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_28_req"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="1531" st_id="289" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.065:5  %fcBias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_28_req"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="1532" st_id="290" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.065:6  %fcBias_V_addr_28_rea = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_28)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_28_rea"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="1533" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.065:1  %sext_ln1192_52 = sext i8 %phi_ln1116_26 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_52"/></StgValue>
</operation>

<operation id="1534" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.065:7  %sext_ln1192_53 = sext i8 %fcBias_V_addr_28_rea to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_53"/></StgValue>
</operation>

<operation id="1535" st_id="291" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.065:8  %mul_ln1192_26 = mul i11 %sext_ln1192_53, %sext_ln1192_52

]]></Node>
<StgValue><ssdm name="mul_ln1192_26"/></StgValue>
</operation>

<operation id="1536" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.065:10  %shl_ln728_25 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_24, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_25"/></StgValue>
</operation>

<operation id="1537" st_id="291" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.065:11  %add_ln1192_26 = add i11 %shl_ln728_25, %mul_ln1192_26

]]></Node>
<StgValue><ssdm name="add_ln1192_26"/></StgValue>
</operation>

<operation id="1538" st_id="291" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.065:12  %add_ln23_23 = add i10 %i1_0_0, 27

]]></Node>
<StgValue><ssdm name="add_ln23_23"/></StgValue>
</operation>

<operation id="1539" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="13" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.065:13  %zext_ln23_26 = zext i10 %add_ln23_23 to i13

]]></Node>
<StgValue><ssdm name="zext_ln23_26"/></StgValue>
</operation>

<operation id="1540" st_id="291" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.065:14  %add_ln25_27 = add i13 %zext_ln23_26, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln25_27"/></StgValue>
</operation>

<operation id="1541" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="33" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.065:15  %zext_ln1116_52 = zext i13 %add_ln25_27 to i33

]]></Node>
<StgValue><ssdm name="zext_ln1116_52"/></StgValue>
</operation>

<operation id="1542" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.065:16  %lshr_ln1116_23 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %add_ln23_23, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_23"/></StgValue>
</operation>

<operation id="1543" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="64" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.065:17  %zext_ln1116_24 = zext i6 %lshr_ln1116_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_24"/></StgValue>
</operation>

<operation id="1544" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.065:18  %temp_11_V_addr_7 = getelementptr [49 x i8]* %temp_11_V, i64 0, i64 %zext_ln1116_24

]]></Node>
<StgValue><ssdm name="temp_11_V_addr_7"/></StgValue>
</operation>

<operation id="1545" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.065:19  %temp_15_V_addr_7 = getelementptr [49 x i8]* %temp_15_V, i64 0, i64 %zext_ln1116_24

]]></Node>
<StgValue><ssdm name="temp_15_V_addr_7"/></StgValue>
</operation>

<operation id="1546" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.065:20  %temp_3_V_addr_7 = getelementptr [49 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_24

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_7"/></StgValue>
</operation>

<operation id="1547" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.065:21  %temp_7_V_addr_7 = getelementptr [49 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_24

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_7"/></StgValue>
</operation>

<operation id="1548" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.065:22  switch i4 %trunc_ln1116, label %branch12 [
    i4 0, label %branch0
    i4 4, label %branch4
    i4 -8, label %branch8
  ]

]]></Node>
<StgValue><ssdm name="switch_ln25"/></StgValue>
</operation>

<operation id="1549" st_id="291" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="8" op_0_bw="6">
<![CDATA[
branch8:0  %temp_3_V_load_6 = load i8* %temp_3_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_6"/></StgValue>
</operation>

<operation id="1550" st_id="291" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="8" op_0_bw="6">
<![CDATA[
branch4:0  %temp_15_V_load_6 = load i8* %temp_15_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_15_V_load_6"/></StgValue>
</operation>

<operation id="1551" st_id="291" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="8" op_0_bw="6">
<![CDATA[
branch0:0  %temp_11_V_load_6 = load i8* %temp_11_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_11_V_load_6"/></StgValue>
</operation>

<operation id="1552" st_id="291" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="8" op_0_bw="6">
<![CDATA[
branch12:0  %temp_7_V_load_6 = load i8* %temp_7_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_6"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="1553" st_id="292" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="8" op_0_bw="6">
<![CDATA[
branch8:0  %temp_3_V_load_6 = load i8* %temp_3_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_6"/></StgValue>
</operation>

<operation id="1554" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.028

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1555" st_id="292" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="8" op_0_bw="6">
<![CDATA[
branch4:0  %temp_15_V_load_6 = load i8* %temp_15_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_15_V_load_6"/></StgValue>
</operation>

<operation id="1556" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.028

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1557" st_id="292" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="8" op_0_bw="6">
<![CDATA[
branch0:0  %temp_11_V_load_6 = load i8* %temp_11_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_11_V_load_6"/></StgValue>
</operation>

<operation id="1558" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.028

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1559" st_id="292" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="8" op_0_bw="6">
<![CDATA[
branch12:0  %temp_7_V_load_6 = load i8* %temp_7_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_6"/></StgValue>
</operation>

<operation id="1560" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1116" val="!0"/>
<literal name="trunc_ln1116" val="!4"/>
<literal name="trunc_ln1116" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.028

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1561" st_id="292" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.028:2  %add_ln1117_27 = add i33 %sext_ln25, %zext_ln1116_52

]]></Node>
<StgValue><ssdm name="add_ln1117_27"/></StgValue>
</operation>

<operation id="1562" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="64" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.028:3  %sext_ln1117_27 = sext i33 %add_ln1117_27 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_27"/></StgValue>
</operation>

<operation id="1563" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.028:4  %fcBias_V_addr_29 = getelementptr i8* %input_V, i64 %sext_ln1117_27

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_29"/></StgValue>
</operation>

<operation id="1564" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.028:9  %tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_26, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1565" st_id="292" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.028:13  %add_ln23_24 = add i10 %i1_0_0, 28

]]></Node>
<StgValue><ssdm name="add_ln23_24"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="1566" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.028:0  %phi_ln1116_27 = phi i8 [ %temp_11_V_load_6, %branch0 ], [ %temp_15_V_load_6, %branch4 ], [ %temp_3_V_load_6, %branch8 ], [ %temp_7_V_load_6, %branch12 ]

]]></Node>
<StgValue><ssdm name="phi_ln1116_27"/></StgValue>
</operation>

<operation id="1567" st_id="293" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.028:5  %fcBias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_29_req"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="1568" st_id="294" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.028:5  %fcBias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_29_req"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="1569" st_id="295" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.028:5  %fcBias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_29_req"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="1570" st_id="296" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.028:5  %fcBias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_29_req"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="1571" st_id="297" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.028:5  %fcBias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_29_req"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="1572" st_id="298" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.028:5  %fcBias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_29_req"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="1573" st_id="299" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.028:5  %fcBias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_load_29_req"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="1574" st_id="300" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="1" op_7_bw="8" op_8_bw="1" op_9_bw="8" op_10_bw="1" op_11_bw="8" op_12_bw="1" op_13_bw="8" op_14_bw="1" op_15_bw="8" op_16_bw="1" op_17_bw="8" op_18_bw="1" op_19_bw="8" op_20_bw="1" op_21_bw="8" op_22_bw="1" op_23_bw="8" op_24_bw="1" op_25_bw="8" op_26_bw="1" op_27_bw="8" op_28_bw="1" op_29_bw="8" op_30_bw="1" op_31_bw="8" op_32_bw="1" op_33_bw="8" op_34_bw="1" op_35_bw="8" op_36_bw="1" op_37_bw="8" op_38_bw="1" op_39_bw="8" op_40_bw="1" op_41_bw="8" op_42_bw="1" op_43_bw="8" op_44_bw="1" op_45_bw="8" op_46_bw="1" op_47_bw="8" op_48_bw="1" op_49_bw="8" op_50_bw="1" op_51_bw="8" op_52_bw="1" op_53_bw="8" op_54_bw="1" op_55_bw="8" op_56_bw="1" op_57_bw="8" op_58_bw="1" op_59_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.028:6  %fcBias_V_addr_29_rea = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr_29)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_29_rea"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="1575" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.028:1  %sext_ln1192_54 = sext i8 %phi_ln1116_27 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_54"/></StgValue>
</operation>

<operation id="1576" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.028:7  %sext_ln1192_55 = sext i8 %fcBias_V_addr_29_rea to i11

]]></Node>
<StgValue><ssdm name="sext_ln1192_55"/></StgValue>
</operation>

<operation id="1577" st_id="301" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.028:8  %mul_ln1192_27 = mul i11 %sext_ln1192_55, %sext_ln1192_54

]]></Node>
<StgValue><ssdm name="mul_ln1192_27"/></StgValue>
</operation>

<operation id="1578" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.028:10  %shl_ln728_26 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_25, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_26"/></StgValue>
</operation>

<operation id="1579" st_id="301" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.028:11  %add_ln1192_27 = add i11 %mul_ln1192_27, %shl_ln728_26

]]></Node>
<StgValue><ssdm name="add_ln1192_27"/></StgValue>
</operation>

<operation id="1580" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.028:12  %trunc_ln708_s = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_27, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="1581" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.028:14  br label %3

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="1582" st_id="302" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:3  %fcBias_V_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %fcBias_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_2_req"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="1583" st_id="303" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="1">
<![CDATA[
:4  call void @_ssdm_op_Write.m_axi.i8P(i8* %fcBias_V_addr_1, i8 %p_Val2_0, i1 true)

]]></Node>
<StgValue><ssdm name="write_ln27"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="1584" st_id="304" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
:5  %fcBias_V_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %fcBias_V_addr_1)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="1585" st_id="305" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
:5  %fcBias_V_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %fcBias_V_addr_1)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="1586" st_id="306" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
:5  %fcBias_V_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %fcBias_V_addr_1)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="1587" st_id="307" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
:5  %fcBias_V_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %fcBias_V_addr_1)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="1588" st_id="308" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
:5  %fcBias_V_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %fcBias_V_addr_1)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_2_resp"/></StgValue>
</operation>

<operation id="1589" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader1064

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
