# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_25.srcs/sources_1/new/fa.v" \
"../../../../project_25.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" \
"../../../../project_25.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" \
"../../../../project_25.ip_user_files/bd/design_1/ip/design_1_xlslice_0_2/sim/design_1_xlslice_0_2.v" \
"../../../../project_25.ip_user_files/bd/design_1/ip/design_1_xlslice_0_3/sim/design_1_xlslice_0_3.v" \
"../../../../project_25.ip_user_files/bd/design_1/ip/design_1_xlslice_0_4/sim/design_1_xlslice_0_4.v" \
"../../../../project_25.ip_user_files/bd/design_1/ip/design_1_xlslice_1_0/sim/design_1_xlslice_1_0.v" \
"../../../../project_25.ip_user_files/bd/design_1/ip/design_1_xlslice_2_0/sim/design_1_xlslice_2_0.v" \
"../../../../project_25.ip_user_files/bd/design_1/ip/design_1_xlslice_3_0/sim/design_1_xlslice_3_0.v" \
"../../../../project_25.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../../project_25.ip_user_files/bd/design_1/ip/design_1_fa_0_1/sim/design_1_fa_0_1.v" \
"../../../../project_25.ip_user_files/bd/design_1/ip/design_1_fa_0_2/sim/design_1_fa_0_2.v" \
"../../../../project_25.ip_user_files/bd/design_1/ip/design_1_fa_0_0/sim/design_1_fa_0_0.v" \
"../../../../project_25.ip_user_files/bd/design_1/ip/design_1_fa_0_3/sim/design_1_fa_0_3.v" \
"../../../../project_25.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../project_25.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
