INFO: [VRFC 10-2263] Analyzing Verilog file "/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1/new/ETH_CORE_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ETH_CORE_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sim_1/new/sim_ETH_CORE_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_ETH_CORE_CTRL
