verilog xil_defaultlib  \
"../../../../cpu_pipeline_branch_in_ex.srcs/sources_1/ip/data_mem_256x32/sim/data_mem_256x32.v" \

verilog xil_defaultlib "glbl.v"

nosort
