module shift_register_4b(clk,clr,A,B,C,D,E);
input clk,clr,A;
output reg E;
output reg B,C,D;
always @(posedge clk or negedge clr)
begin 
if(!clr)
begin 
B<=0;C<=0;D<=0;E<=0;
end
else begin 
E<=D;
D<=C;
C<=B;
B<=A;
end 
end
endmodule
