// Seed: 979605892
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always
    if (id_4) begin
      $display(1 - 1'd0);
    end
  wire id_11;
  assign id_7 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_10;
  module_0(
      id_7, id_7, id_10, id_9, id_9, id_6, id_7, id_10, id_2, id_10
  );
  tri1 id_11, id_12, id_13, id_14;
  assign id_14 = 1'd0;
  assign id_6  = 1;
  tri0 id_15 = id_12 - id_14;
  wire id_16;
endmodule
