Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jan  8 13:15:50 2022
| Host         : LAPTOP-M1QHB0JF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rolex_timing_summary_routed.rpt -pb rolex_timing_summary_routed.pb -rpx rolex_timing_summary_routed.rpx -warn_on_violation
| Design       : rolex
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (102)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (262)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (102)
--------------------------
 There are 102 register/latch pins with no clock driven by root clock pin: divisore/clockfx_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (262)
--------------------------------------------------
 There are 262 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.404        0.000                      0                  604        0.030        0.000                      0                  604        3.750        0.000                       0                   265  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.404        0.000                      0                  604        0.030        0.000                      0                  604        3.750        0.000                       0                   265  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.404ns  (required time - arrival time)
  Source:                 inter/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter/head_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.890ns (22.838%)  route 3.007ns (77.162%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.647     5.250    inter/clock_in_IBUF_BUFG
    SLICE_X8Y99          FDRE                                         r  inter/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518     5.768 f  inter/head_reg[3]/Q
                         net (fo=2, routed)           0.786     6.554    inter/head[3]
    SLICE_X9Y106         LUT4 (Prop_lut4_I1_O)        0.124     6.678 f  inter/head[31]_i_9/O
                         net (fo=1, routed)           0.655     7.333    inter/head[31]_i_9_n_0
    SLICE_X9Y100         LUT5 (Prop_lut5_I4_O)        0.124     7.457 f  inter/head[31]_i_5/O
                         net (fo=1, routed)           0.571     8.028    inter/head[31]_i_5_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I3_O)        0.124     8.152 r  inter/head[31]_i_1/O
                         net (fo=32, routed)          0.994     9.147    inter/head[31]_i_1_n_0
    SLICE_X8Y105         FDRE                                         r  inter/head_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.508    14.930    inter/clock_in_IBUF_BUFG
    SLICE_X8Y105         FDRE                                         r  inter/head_reg[25]/C
                         clock pessimism              0.180    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X8Y105         FDRE (Setup_fdre_C_R)       -0.524    14.551    inter/head_reg[25]
  -------------------------------------------------------------------
                         required time                         14.551    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  5.404    

Slack (MET) :             5.404ns  (required time - arrival time)
  Source:                 inter/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter/head_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.890ns (22.838%)  route 3.007ns (77.162%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.647     5.250    inter/clock_in_IBUF_BUFG
    SLICE_X8Y99          FDRE                                         r  inter/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518     5.768 f  inter/head_reg[3]/Q
                         net (fo=2, routed)           0.786     6.554    inter/head[3]
    SLICE_X9Y106         LUT4 (Prop_lut4_I1_O)        0.124     6.678 f  inter/head[31]_i_9/O
                         net (fo=1, routed)           0.655     7.333    inter/head[31]_i_9_n_0
    SLICE_X9Y100         LUT5 (Prop_lut5_I4_O)        0.124     7.457 f  inter/head[31]_i_5/O
                         net (fo=1, routed)           0.571     8.028    inter/head[31]_i_5_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I3_O)        0.124     8.152 r  inter/head[31]_i_1/O
                         net (fo=32, routed)          0.994     9.147    inter/head[31]_i_1_n_0
    SLICE_X8Y105         FDRE                                         r  inter/head_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.508    14.930    inter/clock_in_IBUF_BUFG
    SLICE_X8Y105         FDRE                                         r  inter/head_reg[26]/C
                         clock pessimism              0.180    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X8Y105         FDRE (Setup_fdre_C_R)       -0.524    14.551    inter/head_reg[26]
  -------------------------------------------------------------------
                         required time                         14.551    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  5.404    

Slack (MET) :             5.404ns  (required time - arrival time)
  Source:                 inter/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter/head_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.890ns (22.838%)  route 3.007ns (77.162%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.647     5.250    inter/clock_in_IBUF_BUFG
    SLICE_X8Y99          FDRE                                         r  inter/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518     5.768 f  inter/head_reg[3]/Q
                         net (fo=2, routed)           0.786     6.554    inter/head[3]
    SLICE_X9Y106         LUT4 (Prop_lut4_I1_O)        0.124     6.678 f  inter/head[31]_i_9/O
                         net (fo=1, routed)           0.655     7.333    inter/head[31]_i_9_n_0
    SLICE_X9Y100         LUT5 (Prop_lut5_I4_O)        0.124     7.457 f  inter/head[31]_i_5/O
                         net (fo=1, routed)           0.571     8.028    inter/head[31]_i_5_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I3_O)        0.124     8.152 r  inter/head[31]_i_1/O
                         net (fo=32, routed)          0.994     9.147    inter/head[31]_i_1_n_0
    SLICE_X8Y105         FDRE                                         r  inter/head_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.508    14.930    inter/clock_in_IBUF_BUFG
    SLICE_X8Y105         FDRE                                         r  inter/head_reg[27]/C
                         clock pessimism              0.180    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X8Y105         FDRE (Setup_fdre_C_R)       -0.524    14.551    inter/head_reg[27]
  -------------------------------------------------------------------
                         required time                         14.551    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  5.404    

Slack (MET) :             5.404ns  (required time - arrival time)
  Source:                 inter/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter/head_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.890ns (22.838%)  route 3.007ns (77.162%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.647     5.250    inter/clock_in_IBUF_BUFG
    SLICE_X8Y99          FDRE                                         r  inter/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.518     5.768 f  inter/head_reg[3]/Q
                         net (fo=2, routed)           0.786     6.554    inter/head[3]
    SLICE_X9Y106         LUT4 (Prop_lut4_I1_O)        0.124     6.678 f  inter/head[31]_i_9/O
                         net (fo=1, routed)           0.655     7.333    inter/head[31]_i_9_n_0
    SLICE_X9Y100         LUT5 (Prop_lut5_I4_O)        0.124     7.457 f  inter/head[31]_i_5/O
                         net (fo=1, routed)           0.571     8.028    inter/head[31]_i_5_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I3_O)        0.124     8.152 r  inter/head[31]_i_1/O
                         net (fo=32, routed)          0.994     9.147    inter/head[31]_i_1_n_0
    SLICE_X8Y105         FDRE                                         r  inter/head_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.508    14.930    inter/clock_in_IBUF_BUFG
    SLICE_X8Y105         FDRE                                         r  inter/head_reg[28]/C
                         clock pessimism              0.180    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X8Y105         FDRE (Setup_fdre_C_R)       -0.524    14.551    inter/head_reg[28]
  -------------------------------------------------------------------
                         required time                         14.551    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  5.404    

Slack (MET) :             5.407ns  (required time - arrival time)
  Source:                 btn1/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn1/deb.count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 0.828ns (20.748%)  route 3.163ns (79.252%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.726     5.329    btn1/clock_in_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  btn1/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  btn1/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.981     6.766    btn1/deb.count_reg_n_0_[4]
    SLICE_X0Y100         LUT4 (Prop_lut4_I1_O)        0.124     6.890 f  btn1/deb.count[31]_i_9__0/O
                         net (fo=1, routed)           0.609     7.499    btn1/deb.count[31]_i_9__0_n_0
    SLICE_X0Y99          LUT5 (Prop_lut5_I4_O)        0.124     7.623 f  btn1/deb.count[31]_i_5__0/O
                         net (fo=3, routed)           0.597     8.220    btn1/deb.count[31]_i_5__0_n_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I4_O)        0.124     8.344 r  btn1/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.976     9.319    btn1/deb.count[31]_i_1__0_n_0
    SLICE_X1Y106         FDRE                                         r  btn1/deb.count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.589    15.011    btn1/clock_in_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  btn1/deb.count_reg[29]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X1Y106         FDRE (Setup_fdre_C_R)       -0.429    14.727    btn1/deb.count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                  5.407    

Slack (MET) :             5.407ns  (required time - arrival time)
  Source:                 btn1/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn1/deb.count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 0.828ns (20.748%)  route 3.163ns (79.252%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.726     5.329    btn1/clock_in_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  btn1/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  btn1/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.981     6.766    btn1/deb.count_reg_n_0_[4]
    SLICE_X0Y100         LUT4 (Prop_lut4_I1_O)        0.124     6.890 f  btn1/deb.count[31]_i_9__0/O
                         net (fo=1, routed)           0.609     7.499    btn1/deb.count[31]_i_9__0_n_0
    SLICE_X0Y99          LUT5 (Prop_lut5_I4_O)        0.124     7.623 f  btn1/deb.count[31]_i_5__0/O
                         net (fo=3, routed)           0.597     8.220    btn1/deb.count[31]_i_5__0_n_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I4_O)        0.124     8.344 r  btn1/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.976     9.319    btn1/deb.count[31]_i_1__0_n_0
    SLICE_X1Y106         FDRE                                         r  btn1/deb.count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.589    15.011    btn1/clock_in_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  btn1/deb.count_reg[30]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X1Y106         FDRE (Setup_fdre_C_R)       -0.429    14.727    btn1/deb.count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                  5.407    

Slack (MET) :             5.407ns  (required time - arrival time)
  Source:                 btn1/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn1/deb.count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 0.828ns (20.748%)  route 3.163ns (79.252%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.726     5.329    btn1/clock_in_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  btn1/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  btn1/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.981     6.766    btn1/deb.count_reg_n_0_[4]
    SLICE_X0Y100         LUT4 (Prop_lut4_I1_O)        0.124     6.890 f  btn1/deb.count[31]_i_9__0/O
                         net (fo=1, routed)           0.609     7.499    btn1/deb.count[31]_i_9__0_n_0
    SLICE_X0Y99          LUT5 (Prop_lut5_I4_O)        0.124     7.623 f  btn1/deb.count[31]_i_5__0/O
                         net (fo=3, routed)           0.597     8.220    btn1/deb.count[31]_i_5__0_n_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I4_O)        0.124     8.344 r  btn1/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.976     9.319    btn1/deb.count[31]_i_1__0_n_0
    SLICE_X1Y106         FDRE                                         r  btn1/deb.count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.589    15.011    btn1/clock_in_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  btn1/deb.count_reg[31]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X1Y106         FDRE (Setup_fdre_C_R)       -0.429    14.727    btn1/deb.count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                  5.407    

Slack (MET) :             5.451ns  (required time - arrival time)
  Source:                 inter/tail_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter/tail_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 0.996ns (25.863%)  route 2.855ns (74.137%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.725     5.328    inter/clock_in_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  inter/tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  inter/tail_reg[1]/Q
                         net (fo=20, routed)          1.784     7.630    inter/tail[1]
    SLICE_X7Y102         LUT5 (Prop_lut5_I1_O)        0.152     7.782 f  inter/tail[31]_i_6/O
                         net (fo=1, routed)           0.154     7.936    inter/tail[31]_i_6_n_0
    SLICE_X7Y102         LUT6 (Prop_lut6_I4_O)        0.326     8.262 r  inter/tail[31]_i_1/O
                         net (fo=32, routed)          0.917     9.179    inter/tail[31]_i_1_n_0
    SLICE_X6Y105         FDRE                                         r  inter/tail_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.587    15.009    inter/clock_in_IBUF_BUFG
    SLICE_X6Y105         FDRE                                         r  inter/tail_reg[25]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X6Y105         FDRE (Setup_fdre_C_R)       -0.524    14.630    inter/tail_reg[25]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  5.451    

Slack (MET) :             5.451ns  (required time - arrival time)
  Source:                 inter/tail_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter/tail_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 0.996ns (25.863%)  route 2.855ns (74.137%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.725     5.328    inter/clock_in_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  inter/tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  inter/tail_reg[1]/Q
                         net (fo=20, routed)          1.784     7.630    inter/tail[1]
    SLICE_X7Y102         LUT5 (Prop_lut5_I1_O)        0.152     7.782 f  inter/tail[31]_i_6/O
                         net (fo=1, routed)           0.154     7.936    inter/tail[31]_i_6_n_0
    SLICE_X7Y102         LUT6 (Prop_lut6_I4_O)        0.326     8.262 r  inter/tail[31]_i_1/O
                         net (fo=32, routed)          0.917     9.179    inter/tail[31]_i_1_n_0
    SLICE_X6Y105         FDRE                                         r  inter/tail_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.587    15.009    inter/clock_in_IBUF_BUFG
    SLICE_X6Y105         FDRE                                         r  inter/tail_reg[26]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X6Y105         FDRE (Setup_fdre_C_R)       -0.524    14.630    inter/tail_reg[26]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  5.451    

Slack (MET) :             5.451ns  (required time - arrival time)
  Source:                 inter/tail_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter/tail_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 0.996ns (25.863%)  route 2.855ns (74.137%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.725     5.328    inter/clock_in_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  inter/tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  inter/tail_reg[1]/Q
                         net (fo=20, routed)          1.784     7.630    inter/tail[1]
    SLICE_X7Y102         LUT5 (Prop_lut5_I1_O)        0.152     7.782 f  inter/tail[31]_i_6/O
                         net (fo=1, routed)           0.154     7.936    inter/tail[31]_i_6_n_0
    SLICE_X7Y102         LUT6 (Prop_lut6_I4_O)        0.326     8.262 r  inter/tail[31]_i_1/O
                         net (fo=32, routed)          0.917     9.179    inter/tail[31]_i_1_n_0
    SLICE_X6Y105         FDRE                                         r  inter/tail_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.587    15.009    inter/clock_in_IBUF_BUFG
    SLICE_X6Y105         FDRE                                         r  inter/tail_reg[27]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X6Y105         FDRE (Setup_fdre_C_R)       -0.524    14.630    inter/tail_reg[27]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  5.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 mg/displayOut_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv2/vOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.184ns (44.472%)  route 0.230ns (55.528%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.570     1.489    mg/clock_in_IBUF_BUFG
    SLICE_X11Y100        FDRE                                         r  mg/displayOut_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE (Prop_fdre_C_Q)         0.141     1.630 r  mg/displayOut_reg[10]/Q
                         net (fo=4, routed)           0.230     1.860    conv2/vOut_reg[4]_1[1]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.043     1.903 r  conv2/vOut[4]_i_1/O
                         net (fo=1, routed)           0.000     1.903    conv2/vOut[4]_i_1_n_0
    SLICE_X11Y99         FDRE                                         r  conv2/vOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.847     2.012    conv2/clock_in_IBUF_BUFG
    SLICE_X11Y99         FDRE                                         r  conv2/vOut_reg[4]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X11Y99         FDRE (Hold_fdre_C_D)         0.107     1.873    conv2/vOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mg/displayOut_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv2/vOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.739%)  route 0.230ns (55.261%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.570     1.489    mg/clock_in_IBUF_BUFG
    SLICE_X11Y100        FDRE                                         r  mg/displayOut_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE (Prop_fdre_C_Q)         0.141     1.630 r  mg/displayOut_reg[10]/Q
                         net (fo=4, routed)           0.230     1.860    conv2/vOut_reg[4]_1[1]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.045     1.905 r  conv2/vOut[3]_i_1/O
                         net (fo=1, routed)           0.000     1.905    conv2/vOut[3]
    SLICE_X11Y99         FDRE                                         r  conv2/vOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.847     2.012    conv2/clock_in_IBUF_BUFG
    SLICE_X11Y99         FDRE                                         r  conv2/vOut_reg[3]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X11Y99         FDRE (Hold_fdre_C_D)         0.092     1.858    conv2/vOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mg/displayOut_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv2/vOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.187ns (39.774%)  route 0.283ns (60.226%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.570     1.489    mg/clock_in_IBUF_BUFG
    SLICE_X9Y102         FDRE                                         r  mg/displayOut_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  mg/displayOut_reg[8]/Q
                         net (fo=8, routed)           0.283     1.914    conv2/vOut_reg[4]_1[3]
    SLICE_X11Y99         LUT4 (Prop_lut4_I1_O)        0.046     1.960 r  conv2/vOut[7]_i_1/O
                         net (fo=1, routed)           0.000     1.960    conv2/vOut[7]_i_1_n_0
    SLICE_X11Y99         FDRE                                         r  conv2/vOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.847     2.012    conv2/clock_in_IBUF_BUFG
    SLICE_X11Y99         FDRE                                         r  conv2/vOut_reg[7]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X11Y99         FDRE (Hold_fdre_C_D)         0.107     1.873    conv2/vOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 btn2/BTN_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn2/deb.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.209ns (45.663%)  route 0.249ns (54.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.599     1.518    btn2/clock_in_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  btn2/BTN_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  btn2/BTN_state_reg/Q
                         net (fo=4, routed)           0.249     1.931    btn2/BTN_state
    SLICE_X4Y99          LUT3 (Prop_lut3_I0_O)        0.045     1.976 r  btn2/deb.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.976    btn2/deb.count[0]_i_1_n_0
    SLICE_X4Y99          FDRE                                         r  btn2/deb.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.875     2.040    btn2/clock_in_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  btn2/deb.count_reg[0]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.091     1.885    btn2/deb.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 mg/displayOut_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv2/vOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.646%)  route 0.283ns (60.354%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.570     1.489    mg/clock_in_IBUF_BUFG
    SLICE_X9Y102         FDRE                                         r  mg/displayOut_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  mg/displayOut_reg[8]/Q
                         net (fo=8, routed)           0.283     1.914    conv2/vOut_reg[4]_1[3]
    SLICE_X11Y99         LUT5 (Prop_lut5_I1_O)        0.045     1.959 r  conv2/vOut[0]_i_1/O
                         net (fo=1, routed)           0.000     1.959    conv2/vOut[0]
    SLICE_X11Y99         FDRE                                         r  conv2/vOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.847     2.012    conv2/clock_in_IBUF_BUFG
    SLICE_X11Y99         FDRE                                         r  conv2/vOut_reg[0]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X11Y99         FDRE (Hold_fdre_C_D)         0.091     1.857    conv2/vOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 inter/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter/head_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.373ns (74.238%)  route 0.129ns (25.762%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.576     1.495    inter/clock_in_IBUF_BUFG
    SLICE_X8Y99          FDRE                                         r  inter/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  inter/head_reg[3]/Q
                         net (fo=2, routed)           0.129     1.788    inter/head[3]
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.944 r  inter/head_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    inter/head_reg[4]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.998 r  inter/head_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.998    inter/data0[5]
    SLICE_X8Y100         FDRE                                         r  inter/head_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.841     2.006    inter/clock_in_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  inter/head_reg[5]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.134     1.894    inter/head_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 btn2/deb.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn2/deb.count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.605     1.524    btn2/clock_in_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  btn2/deb.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  btn2/deb.count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.786    btn2/deb.count_reg_n_0_[8]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.946 r  btn2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.946    btn2/count0_carry__0_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.000 r  btn2/count0_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.000    btn2/count0_carry__1_n_7
    SLICE_X3Y100         FDRE                                         r  btn2/deb.count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.872     2.037    btn2/clock_in_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  btn2/deb.count_reg[9]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    btn2/deb.count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 btn1/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn1/deb.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.605     1.524    btn1/clock_in_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  btn1/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  btn1/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.786    btn1/deb.count_reg_n_0_[4]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.946 r  btn1/count0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.946    btn1/count0_carry_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.000 r  btn1/count0_carry__0/O[0]
                         net (fo=1, routed)           0.000     2.000    btn1/count0_carry__0_n_7
    SLICE_X1Y100         FDRE                                         r  btn1/deb.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.872     2.037    btn1/clock_in_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  btn1/deb.count_reg[5]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    btn1/deb.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 btn2/deb.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn2/deb.count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.605     1.524    btn2/clock_in_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  btn2/deb.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  btn2/deb.count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.786    btn2/deb.count_reg_n_0_[8]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.946 r  btn2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.946    btn2/count0_carry__0_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.011 r  btn2/count0_carry__1/O[2]
                         net (fo=1, routed)           0.000     2.011    btn2/count0_carry__1_n_5
    SLICE_X3Y100         FDRE                                         r  btn2/deb.count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.872     2.037    btn2/clock_in_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  btn2/deb.count_reg[11]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    btn2/deb.count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 btn1/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn1/deb.count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.605     1.524    btn1/clock_in_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  btn1/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  btn1/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.786    btn1/deb.count_reg_n_0_[4]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.946 r  btn1/count0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.946    btn1/count0_carry_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.011 r  btn1/count0_carry__0/O[2]
                         net (fo=1, routed)           0.000     2.011    btn1/count0_carry__0_n_5
    SLICE_X1Y100         FDRE                                         r  btn1/deb.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.872     2.037    btn1/clock_in_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  btn1/deb.count_reg[7]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    btn1/deb.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_in }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y101    btn1/BTN_state_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y102    btn1/CLEARED_BTN_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y99     btn1/deb.count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y101    btn1/deb.count_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y101    btn1/deb.count_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y101    btn1/deb.count_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y102    btn1/deb.count_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y102    btn1/deb.count_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y102    btn1/deb.count_reg[15]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y101   inter/ROM_reg_0_7_12_16/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y101   inter/ROM_reg_0_7_12_16/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y101   inter/ROM_reg_0_7_12_16/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y102   inter/ROM_reg_0_7_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y102   inter/ROM_reg_0_7_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y102   inter/ROM_reg_0_7_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y102   inter/ROM_reg_0_7_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y102   inter/ROM_reg_0_7_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y102   inter/ROM_reg_0_7_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y102   inter/ROM_reg_0_7_6_11/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y99    inter/ROM_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y99    inter/ROM_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y99    inter/ROM_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y99    inter/ROM_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y99    inter/ROM_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y99    inter/ROM_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y99    inter/ROM_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y99    inter/ROM_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y101   inter/ROM_reg_0_7_12_16/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y101   inter/ROM_reg_0_7_12_16/RAMD/CLK



