// Seed: 1458708405
module module_0 #(
    parameter id_1 = 32'd9,
    parameter id_2 = 32'd27
) (
    _id_1,
    _id_2
);
  output _id_2;
  input _id_1;
  integer id_3 = 1;
  assign id_1 = 1 == id_1;
  type_7(
      id_2[id_1 : id_2], 1, 1 + 1
  );
  logic id_4;
  reg   id_5;
  logic id_6;
  assign id_2[1+:1'b0] = id_3;
  initial begin
    id_3 <= id_5;
    id_3 <= 1;
    #1;
    id_1 <= 1;
    id_3 <= 1;
    id_1 <= 1;
  end
endmodule
