#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov  6 18:46:20 2025
# Process ID: 3575791
# Current directory: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W6_N6
# Command line: vivado -mode batch -source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W6_N6/run.tcl
# Log file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W6_N6/vivado.log
# Journal file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W6_N6/vivado.jou
# Running On: en4228283l, OS: Linux, CPU Frequency: 2999.993 MHz, CPU Physical cores: 32, Host memory: 269992 MB
#-----------------------------------------------------------
source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W6_N6/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W6_N6/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W6_N6/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3575852
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3037.324 ; gain = 239.832 ; free physical = 91347 ; free virtual = 201835
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.673; parent = 2372.476; children = 254.197
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.375; parent = 3040.297; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W6_N6/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W6_N6/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3116.262 ; gain = 318.770 ; free physical = 91277 ; free virtual = 201766
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.673; parent = 2372.476; children = 254.197
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4089.344; parent = 3116.266; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3134.074 ; gain = 336.582 ; free physical = 91277 ; free virtual = 201766
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.673; parent = 2372.476; children = 254.197
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4107.156; parent = 3134.078; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3134.074 ; gain = 336.582 ; free physical = 91277 ; free virtual = 201766
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.673; parent = 2372.476; children = 254.197
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4107.156; parent = 3134.078; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3134.074 ; gain = 0.000 ; free physical = 91271 ; free virtual = 201760
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W6_N6/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W6_N6/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3298.824 ; gain = 0.000 ; free physical = 91352 ; free virtual = 201845
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3298.824 ; gain = 0.000 ; free physical = 91350 ; free virtual = 201844
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3298.824 ; gain = 501.332 ; free physical = 91350 ; free virtual = 201843
Synthesis current peak Physical Memory [PSS] (MB): peak = 2640.013; parent = 2385.815; children = 254.197
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4239.891; parent = 3266.812; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3298.824 ; gain = 501.332 ; free physical = 91350 ; free virtual = 201843
Synthesis current peak Physical Memory [PSS] (MB): peak = 2640.013; parent = 2385.815; children = 254.197
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4239.891; parent = 3266.812; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3298.824 ; gain = 501.332 ; free physical = 91352 ; free virtual = 201845
Synthesis current peak Physical Memory [PSS] (MB): peak = 2640.013; parent = 2385.815; children = 254.197
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4239.891; parent = 3266.812; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3298.824 ; gain = 501.332 ; free physical = 91365 ; free virtual = 201859
Synthesis current peak Physical Memory [PSS] (MB): peak = 2640.013; parent = 2385.815; children = 254.197
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4239.891; parent = 3266.812; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 99    
+---Registers : 
	               20 Bit    Registers := 102   
	               13 Bit    Registers := 100   
	                1 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 3394.988 ; gain = 597.496 ; free physical = 91578 ; free virtual = 202082
Synthesis current peak Physical Memory [PSS] (MB): peak = 2908.958; parent = 2654.792; children = 254.197
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4368.070; parent = 3394.992; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 3712.371 ; gain = 914.879 ; free physical = 91054 ; free virtual = 201558
Synthesis current peak Physical Memory [PSS] (MB): peak = 3249.985; parent = 2995.819; children = 254.197
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4685.453; parent = 3712.375; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:13 . Memory (MB): peak = 3732.371 ; gain = 934.879 ; free physical = 91038 ; free virtual = 201542
Synthesis current peak Physical Memory [PSS] (MB): peak = 3265.669; parent = 3011.503; children = 254.197
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4705.453; parent = 3732.375; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:01:18 . Memory (MB): peak = 4199.488 ; gain = 1401.996 ; free physical = 90627 ; free virtual = 201131
Synthesis current peak Physical Memory [PSS] (MB): peak = 3283.317; parent = 3029.151; children = 254.197
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5172.570; parent = 4199.492; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:20 . Memory (MB): peak = 4199.488 ; gain = 1401.996 ; free physical = 90656 ; free virtual = 201160
Synthesis current peak Physical Memory [PSS] (MB): peak = 3285.185; parent = 3031.019; children = 254.197
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5172.570; parent = 4199.492; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:11 ; elapsed = 00:01:21 . Memory (MB): peak = 4199.488 ; gain = 1401.996 ; free physical = 90656 ; free virtual = 201160
Synthesis current peak Physical Memory [PSS] (MB): peak = 3285.185; parent = 3031.019; children = 254.197
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5172.570; parent = 4199.492; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:01:21 . Memory (MB): peak = 4199.488 ; gain = 1401.996 ; free physical = 90671 ; free virtual = 201175
Synthesis current peak Physical Memory [PSS] (MB): peak = 3285.255; parent = 3031.089; children = 254.197
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5172.570; parent = 4199.492; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:01:21 . Memory (MB): peak = 4199.488 ; gain = 1401.996 ; free physical = 90671 ; free virtual = 201175
Synthesis current peak Physical Memory [PSS] (MB): peak = 3285.317; parent = 3031.151; children = 254.197
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5172.570; parent = 4199.492; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:01:21 . Memory (MB): peak = 4199.488 ; gain = 1401.996 ; free physical = 90671 ; free virtual = 201175
Synthesis current peak Physical Memory [PSS] (MB): peak = 3286.052; parent = 3031.886; children = 254.197
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5172.570; parent = 4199.492; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:11 ; elapsed = 00:01:21 . Memory (MB): peak = 4199.488 ; gain = 1401.996 ; free physical = 90671 ; free virtual = 201175
Synthesis current peak Physical Memory [PSS] (MB): peak = 3286.052; parent = 3031.886; children = 254.197
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5172.570; parent = 4199.492; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dotprod     | stage6_reg[3][14] | 4      | 15    | YES          | NO                 | YES               | 15     | 0       | 
|dotprod     | vld_layer8_reg    | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   810|
|3     |LUT1   |   400|
|4     |LUT2   |  3895|
|5     |LUT3   |   600|
|6     |LUT4   |  1800|
|7     |LUT5   |  2500|
|8     |LUT6   |  4200|
|9     |SRL16E |    16|
|10    |FDRE   |  2805|
|11    |IBUF   |  2403|
|12    |OBUF   |    21|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:01:22 . Memory (MB): peak = 4199.488 ; gain = 1401.996 ; free physical = 90671 ; free virtual = 201175
Synthesis current peak Physical Memory [PSS] (MB): peak = 3286.067; parent = 3031.901; children = 254.197
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5172.570; parent = 4199.492; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:07 ; elapsed = 00:01:18 . Memory (MB): peak = 4199.488 ; gain = 1237.246 ; free physical = 90714 ; free virtual = 201218
Synthesis Optimization Complete : Time (s): cpu = 00:01:11 ; elapsed = 00:01:22 . Memory (MB): peak = 4199.496 ; gain = 1401.996 ; free physical = 90714 ; free virtual = 201218
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4199.496 ; gain = 0.000 ; free physical = 90854 ; free virtual = 201358
INFO: [Netlist 29-17] Analyzing 3214 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W6_N6/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W6_N6/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4223.500 ; gain = 0.000 ; free physical = 90764 ; free virtual = 201268
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2404 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 2403 instances

Synth Design complete, checksum: e842a7a7
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:23 ; elapsed = 00:01:33 . Memory (MB): peak = 4223.500 ; gain = 2518.828 ; free physical = 90924 ; free virtual = 201428
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W6_N6/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W6_N6/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4662.074 ; gain = 438.574 ; free physical = 90374 ; free virtual = 200878
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 18:48:16 2025...
