INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.ip_user_files/ip/CommandFifo/sim/CommandFifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CommandFifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CommandDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandInterpreter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CommandInterpreter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sim_1/new/CommandInterpreter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CommandInterpreter_tb
