vendor_name = ModelSim
source_file = 1, C:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test_cnt/block_cnt.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test_cnt/test_cnt.vhd
design_name = test_cnt
instance = comp, \CARRY~output\, CARRY~output, test_cnt, 1
instance = comp, \DOUT[0]~output\, DOUT[0]~output, test_cnt, 1
instance = comp, \DOUT[1]~output\, DOUT[1]~output, test_cnt, 1
instance = comp, \DOUT[2]~output\, DOUT[2]~output, test_cnt, 1
instance = comp, \DOUT[3]~output\, DOUT[3]~output, test_cnt, 1
instance = comp, \MCK~input\, MCK~input, test_cnt, 1
instance = comp, \MCK~inputCLKENA0\, MCK~inputCLKENA0, test_cnt, 1
instance = comp, \CLR_L~input\, CLR_L~input, test_cnt, 1
instance = comp, \DIN[2]~input\, DIN[2]~input, test_cnt, 1
instance = comp, \LD_L~input\, LD_L~input, test_cnt, 1
instance = comp, \DIN[0]~input\, DIN[0]~input, test_cnt, 1
instance = comp, \cnt|DOUTx~2\, cnt|DOUTx~2, test_cnt, 1
instance = comp, \EN_L~input\, EN_L~input, test_cnt, 1
instance = comp, \cnt|DOUTx[0]\, cnt|DOUTx[0], test_cnt, 1
instance = comp, \DIN[1]~input\, DIN[1]~input, test_cnt, 1
instance = comp, \cnt|DOUTx~1\, cnt|DOUTx~1, test_cnt, 1
instance = comp, \cnt|DOUTx[1]\, cnt|DOUTx[1], test_cnt, 1
instance = comp, \cnt|DOUTx~0\, cnt|DOUTx~0, test_cnt, 1
instance = comp, \cnt|DOUTx[2]\, cnt|DOUTx[2], test_cnt, 1
instance = comp, \DIN[3]~input\, DIN[3]~input, test_cnt, 1
instance = comp, \cnt|DOUTx~3\, cnt|DOUTx~3, test_cnt, 1
instance = comp, \cnt|DOUTx[3]\, cnt|DOUTx[3], test_cnt, 1
instance = comp, \cnt|Equal0~0\, cnt|Equal0~0, test_cnt, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, test_cnt, 1
