# Reading pref.tcl
# do BrightnessFilter_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/njohn/OneDrive/Documents/Github/Systolic_Array_BrightnessFilter/SystemVerilogBrightness {C:/Users/njohn/OneDrive/Documents/Github/Systolic_Array_BrightnessFilter/SystemVerilogBrightness/ram1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:28:23 on Jun 21,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/njohn/OneDrive/Documents/Github/Systolic_Array_BrightnessFilter/SystemVerilogBrightness" C:/Users/njohn/OneDrive/Documents/Github/Systolic_Array_BrightnessFilter/SystemVerilogBrightness/ram1.v 
# -- Compiling module ram1
# 
# Top level modules:
# 	ram1
# End time: 14:28:23 on Jun 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/njohn/OneDrive/Documents/Github/Systolic_Array_BrightnessFilter/SystemVerilogBrightness {C:/Users/njohn/OneDrive/Documents/Github/Systolic_Array_BrightnessFilter/SystemVerilogBrightness/RAM_Loader.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:28:23 on Jun 21,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/njohn/OneDrive/Documents/Github/Systolic_Array_BrightnessFilter/SystemVerilogBrightness" C:/Users/njohn/OneDrive/Documents/Github/Systolic_Array_BrightnessFilter/SystemVerilogBrightness/RAM_Loader.sv 
# -- Compiling module RAM_Loader
# 
# Top level modules:
# 	RAM_Loader
# End time: 14:28:23 on Jun 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/njohn/OneDrive/Documents/Github/Systolic_Array_BrightnessFilter/SystemVerilogBrightness {C:/Users/njohn/OneDrive/Documents/Github/Systolic_Array_BrightnessFilter/SystemVerilogBrightness/RAM_Loader_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:28:23 on Jun 21,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/njohn/OneDrive/Documents/Github/Systolic_Array_BrightnessFilter/SystemVerilogBrightness" C:/Users/njohn/OneDrive/Documents/Github/Systolic_Array_BrightnessFilter/SystemVerilogBrightness/RAM_Loader_tb.sv 
# -- Compiling module RAM_Loader_tb
# 
# Top level modules:
# 	RAM_Loader_tb
# End time: 14:28:24 on Jun 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  RAM_Loader_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" RAM_Loader_tb 
# Start time: 14:28:24 on Jun 21,2025
# Loading sv_std.std
# Loading work.RAM_Loader_tb
# Loading work.RAM_Loader
# Loading work.ram1
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: njohn  Hostname: NAHEEM  ProcessID: 43544
#           Attempting to use alternate WLF file "./wlft8527b7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8527b7
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# 
# === TEST: Carga secuencial desde RAM ===
# T=65000 [STATE]:   LOAD, Word=0, Base= 0, Addr= 0
# T=75000 [STATE]:   LOAD, Word=0, Base= 0, Addr= 0
# T=85000 [STATE]:   LOAD, Word=0, Base= 0, Addr= 0
# T=95000 [STATE]:   LOAD, Word=1, Base= 0, Addr= 1
# T=105000 [STATE]:   LOAD, Word=2, Base= 0, Addr= 2
# T=115000 [STATE]:   LOAD, Word=3, Base= 0, Addr= 3
# T=115000 [BLOCK]: Valid=1, Done=0, Out=0003000200090009
#   PE0: 0009, PE1: 0009, PE2: 0002, PE3: 0003
# T=125000 [STATE]:   LOAD, Word=0, Base= 4, Addr= 4
# T=135000 [STATE]:   LOAD, Word=1, Base= 4, Addr= 5
# T=145000 [STATE]:   LOAD, Word=2, Base= 4, Addr= 6
# T=155000 [STATE]:   LOAD, Word=3, Base= 4, Addr= 7
# T=155000 [BLOCK]: Valid=1, Done=0, Out=0007000600050004
#   PE0: 0004, PE1: 0005, PE2: 0006, PE3: 0007
# T=165000 [STATE]:   LOAD, Word=0, Base= 8, Addr= 8
# T=175000 [STATE]:   LOAD, Word=1, Base= 8, Addr= 9
# T=185000 [STATE]:   LOAD, Word=2, Base= 8, Addr=10
# T=195000 [STATE]:   LOAD, Word=3, Base= 8, Addr=11
# T=195000 [BLOCK]: Valid=1, Done=0, Out=000b000a00090008
#   PE0: 0008, PE1: 0009, PE2: 000a, PE3: 000b
# T=205000 [STATE]:   LOAD, Word=0, Base=12, Addr=12
# T=215000 [STATE]:   LOAD, Word=1, Base=12, Addr=13
# T=225000 [STATE]:   LOAD, Word=2, Base=12, Addr=14
# T=235000 [STATE]:   LOAD, Word=3, Base=12, Addr=15
# T=235000 [BLOCK]: Valid=1, Done=0, Out=000f000e000d000c
#   PE0: 000c, PE1: 000d, PE2: 000e, PE3: 000f
# T=245000 [STATE]:   LOAD, Word=0, Base=16, Addr=16
# T=255000 [STATE]:   LOAD, Word=1, Base=16, Addr=17
# T=265000 [STATE]:   LOAD, Word=2, Base=16, Addr=18
# T=275000 [STATE]:   LOAD, Word=3, Base=16, Addr=19
# T=275000 [BLOCK]: Valid=1, Done=0, Out=0013001200110010
#   PE0: 0010, PE1: 0011, PE2: 0012, PE3: 0013
# T=285000 [STATE]:   LOAD, Word=0, Base=20, Addr=20
# T=295000 [STATE]:   LOAD, Word=1, Base=20, Addr=21
# T=305000 [STATE]:   LOAD, Word=2, Base=20, Addr=22
# T=315000 [STATE]:   LOAD, Word=3, Base=20, Addr=23
# T=315000 [BLOCK]: Valid=1, Done=0, Out=0017001600150014
#   PE0: 0014, PE1: 0015, PE2: 0016, PE3: 0017
# T=325000 [STATE]:   LOAD, Word=0, Base=24, Addr=24
# T=335000 [STATE]:   LOAD, Word=1, Base=24, Addr=25
# T=345000 [STATE]:   LOAD, Word=2, Base=24, Addr=26
# T=355000 [STATE]:   LOAD, Word=3, Base=24, Addr=27
# T=355000 [BLOCK]: Valid=1, Done=0, Out=001b001a00190018
#   PE0: 0018, PE1: 0019, PE2: 001a, PE3: 001b
# T=365000 [STATE]:   LOAD, Word=0, Base=28, Addr=28
# T=375000 [STATE]:   LOAD, Word=1, Base=28, Addr=29
# T=385000 [STATE]:   LOAD, Word=2, Base=28, Addr=30
# T=395000 [STATE]:   LOAD, Word=3, Base=28, Addr=31
# T=395000 [BLOCK]: Valid=1, Done=0, Out=001f001e001d001c
#   PE0: 001c, PE1: 001d, PE2: 001e, PE3: 001f
# T=405000 [STATE]:   LOAD, Word=0, Base=32, Addr=32
# T=415000 [STATE]:   LOAD, Word=1, Base=32, Addr=33
# T=425000 [STATE]:   LOAD, Word=2, Base=32, Addr=34
# T=435000 [STATE]:   LOAD, Word=3, Base=32, Addr=35
# T=435000 [BLOCK]: Valid=1, Done=0, Out=0023002200210020
#   PE0: 0020, PE1: 0021, PE2: 0022, PE3: 0023
# T=445000 [STATE]:   LOAD, Word=0, Base=36, Addr=36
# T=455000 [STATE]:   LOAD, Word=1, Base=36, Addr=37
# T=465000 [STATE]:   LOAD, Word=2, Base=36, Addr=38
# T=475000 [STATE]:   LOAD, Word=3, Base=36, Addr=39
# T=475000 [BLOCK]: Valid=1, Done=0, Out=0027002600250024
#   PE0: 0024, PE1: 0025, PE2: 0026, PE3: 0027
# T=485000 [STATE]:   LOAD, Word=0, Base=40, Addr=40
# T=495000 [STATE]:   LOAD, Word=1, Base=40, Addr=41
# T=505000 [STATE]:   LOAD, Word=2, Base=40, Addr=42
# T=515000 [STATE]:   LOAD, Word=3, Base=40, Addr=43
# T=515000 [BLOCK]: Valid=1, Done=0, Out=002b002a00290028
#   PE0: 0028, PE1: 0029, PE2: 002a, PE3: 002b
# T=525000 [STATE]:   LOAD, Word=0, Base=44, Addr=44
# T=535000 [STATE]:   LOAD, Word=1, Base=44, Addr=45
# T=545000 [STATE]:   LOAD, Word=2, Base=44, Addr=46
# T=555000 [STATE]:   LOAD, Word=3, Base=44, Addr=47
# T=555000 [BLOCK]: Valid=1, Done=0, Out=002f002e002d002c
#   PE0: 002c, PE1: 002d, PE2: 002e, PE3: 002f
# T=565000 [STATE]:   LOAD, Word=0, Base=48, Addr=48
# T=575000 [STATE]:   LOAD, Word=1, Base=48, Addr=49
# T=585000 [STATE]:   LOAD, Word=2, Base=48, Addr=50
# T=595000 [STATE]:   LOAD, Word=3, Base=48, Addr=51
# T=595000 [BLOCK]: Valid=1, Done=0, Out=0033003200310030
#   PE0: 0030, PE1: 0031, PE2: 0032, PE3: 0033
# T=605000 [STATE]:   LOAD, Word=0, Base=52, Addr=52
# T=615000 [STATE]:   LOAD, Word=1, Base=52, Addr=53
# T=625000 [STATE]:   LOAD, Word=2, Base=52, Addr=54
# T=635000 [STATE]:   LOAD, Word=3, Base=52, Addr=55
# T=635000 [BLOCK]: Valid=1, Done=0, Out=0037003600350034
#   PE0: 0034, PE1: 0035, PE2: 0036, PE3: 0037
# T=645000 [STATE]:   LOAD, Word=0, Base=56, Addr=56
# T=655000 [STATE]:   LOAD, Word=1, Base=56, Addr=57
# T=665000 [STATE]:   LOAD, Word=2, Base=56, Addr=58
# T=675000 [STATE]:   LOAD, Word=3, Base=56, Addr=59
# T=675000 [BLOCK]: Valid=1, Done=0, Out=003b003a00390038
#   PE0: 0038, PE1: 0039, PE2: 003a, PE3: 003b
# T=685000 [STATE]:   LOAD, Word=0, Base=60, Addr=60
# T=695000 [STATE]:   LOAD, Word=1, Base=60, Addr=61
# T=705000 [STATE]:   LOAD, Word=2, Base=60, Addr=62
# T=715000 [STATE]:   LOAD, Word=3, Base=60, Addr=63
# T=715000 [BLOCK]: Valid=1, Done=0, Out=003f003e003d003c
#   PE0: 003c, PE1: 003d, PE2: 003e, PE3: 003f
# T=725000 [STATE]: FINISH, Word=0, Base= 0, Addr= 0
# T=735000 [STATE]:   DONE, Word=0, Base= 0, Addr= 0
# 
# === RESULTADOS FINALES ===
# Bloques completos cargados: 16
# Se√±al done: 1
# ERROR en primer bloque
# TEST PASADO: Todos los datos se cargaron correctamente
# ** Note: $finish    : C:/Users/njohn/OneDrive/Documents/Github/Systolic_Array_BrightnessFilter/SystemVerilogBrightness/RAM_Loader_tb.sv(87)
#    Time: 735 ns  Iteration: 2  Instance: /RAM_Loader_tb
# 1
# Break in Module RAM_Loader_tb at C:/Users/njohn/OneDrive/Documents/Github/Systolic_Array_BrightnessFilter/SystemVerilogBrightness/RAM_Loader_tb.sv line 87
# End time: 15:54:51 on Jun 21,2025, Elapsed time: 1:26:27
# Errors: 0, Warnings: 2
