(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2017-01-03T20:10:23Z")
 (DESIGN "Basic_Setup")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.0")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "Basic_Setup")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT BUZZER\(0\).pad_out BUZZER\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CAN_TX\(0\).pad_out CAN_TX\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb MODX_1_RXD\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb MODX_2_RXD\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb MODX_3_RXD\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:dp_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:Dp\(0\)\\.in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:ep_3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:ep_2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:ep_1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:ep_0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:bus_reset\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:arb_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:sof_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\CAN_1\:isr\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_1\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_1\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT LED_B\(0\).pad_out LED_B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED_G\(0\).pad_out LED_G\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED_R\(0\).pad_out LED_R\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_2\:BUART\:rx_load_fifo\\.main_7 (5.555:5.555:5.555))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_2\:BUART\:rx_state_0\\.main_10 (3.021:3.021:3.021))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_2\:BUART\:rx_state_2\\.main_9 (5.555:5.555:5.555))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_2\:BUART\:rx_state_3\\.main_7 (3.021:3.021:3.021))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_2\:BUART\:rx_load_fifo\\.main_6 (3.875:3.875:3.875))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_2\:BUART\:rx_state_0\\.main_9 (2.251:2.251:2.251))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_2\:BUART\:rx_state_2\\.main_8 (3.875:3.875:3.875))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_2\:BUART\:rx_state_3\\.main_6 (2.251:2.251:2.251))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_2\:BUART\:rx_load_fifo\\.main_5 (3.874:3.874:3.874))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_2\:BUART\:rx_state_0\\.main_8 (2.249:2.249:2.249))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_2\:BUART\:rx_state_2\\.main_7 (3.874:3.874:3.874))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_2\:BUART\:rx_state_3\\.main_5 (2.249:2.249:2.249))
    (INTERCONNECT MODIN13_0.q MODIN13_0.main_3 (3.182:3.182:3.182))
    (INTERCONNECT MODIN13_0.q MODIN13_1.main_4 (3.182:3.182:3.182))
    (INTERCONNECT MODIN13_0.q \\UART_STIM_0\:BUART\:rx_postpoll\\.main_2 (3.182:3.182:3.182))
    (INTERCONNECT MODIN13_0.q \\UART_STIM_0\:BUART\:rx_state_0\\.main_7 (4.514:4.514:4.514))
    (INTERCONNECT MODIN13_0.q \\UART_STIM_0\:BUART\:rx_status_3\\.main_7 (4.514:4.514:4.514))
    (INTERCONNECT MODIN13_1.q MODIN13_1.main_3 (2.307:2.307:2.307))
    (INTERCONNECT MODIN13_1.q \\UART_STIM_0\:BUART\:rx_postpoll\\.main_1 (2.307:2.307:2.307))
    (INTERCONNECT MODIN13_1.q \\UART_STIM_0\:BUART\:rx_state_0\\.main_6 (3.233:3.233:3.233))
    (INTERCONNECT MODIN13_1.q \\UART_STIM_0\:BUART\:rx_status_3\\.main_6 (3.233:3.233:3.233))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_STIM_0\:BUART\:rx_load_fifo\\.main_7 (4.503:4.503:4.503))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_STIM_0\:BUART\:rx_state_0\\.main_10 (4.503:4.503:4.503))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_STIM_0\:BUART\:rx_state_2\\.main_9 (5.922:5.922:5.922))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_STIM_0\:BUART\:rx_state_3\\.main_7 (4.503:4.503:4.503))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_STIM_0\:BUART\:rx_load_fifo\\.main_6 (6.934:6.934:6.934))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_STIM_0\:BUART\:rx_state_0\\.main_9 (6.934:6.934:6.934))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_STIM_0\:BUART\:rx_state_2\\.main_8 (10.149:10.149:10.149))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_STIM_0\:BUART\:rx_state_3\\.main_6 (6.934:6.934:6.934))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_STIM_0\:BUART\:rx_load_fifo\\.main_5 (2.830:2.830:2.830))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_STIM_0\:BUART\:rx_state_0\\.main_8 (2.830:2.830:2.830))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_STIM_0\:BUART\:rx_state_2\\.main_7 (2.802:2.802:2.802))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_STIM_0\:BUART\:rx_state_3\\.main_5 (2.830:2.830:2.830))
    (INTERCONNECT MODIN1_0.q MODIN1_0.main_3 (3.192:3.192:3.192))
    (INTERCONNECT MODIN1_0.q MODIN1_1.main_4 (3.192:3.192:3.192))
    (INTERCONNECT MODIN1_0.q \\UART_MODX_1\:BUART\:rx_postpoll\\.main_2 (3.192:3.192:3.192))
    (INTERCONNECT MODIN1_0.q \\UART_MODX_1\:BUART\:rx_state_0\\.main_7 (4.519:4.519:4.519))
    (INTERCONNECT MODIN1_0.q \\UART_MODX_1\:BUART\:rx_status_3\\.main_7 (4.519:4.519:4.519))
    (INTERCONNECT MODIN1_1.q MODIN1_1.main_3 (2.635:2.635:2.635))
    (INTERCONNECT MODIN1_1.q \\UART_MODX_1\:BUART\:rx_postpoll\\.main_1 (2.635:2.635:2.635))
    (INTERCONNECT MODIN1_1.q \\UART_MODX_1\:BUART\:rx_state_0\\.main_6 (3.421:3.421:3.421))
    (INTERCONNECT MODIN1_1.q \\UART_MODX_1\:BUART\:rx_status_3\\.main_6 (3.421:3.421:3.421))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_1\:BUART\:rx_load_fifo\\.main_7 (3.808:3.808:3.808))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_1\:BUART\:rx_state_0\\.main_10 (2.925:2.925:2.925))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_1\:BUART\:rx_state_2\\.main_9 (3.808:3.808:3.808))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_1\:BUART\:rx_state_3\\.main_7 (3.808:3.808:3.808))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_1\:BUART\:rx_load_fifo\\.main_6 (4.930:4.930:4.930))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_1\:BUART\:rx_state_0\\.main_9 (5.450:5.450:5.450))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_1\:BUART\:rx_state_2\\.main_8 (4.930:4.930:4.930))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_1\:BUART\:rx_state_3\\.main_6 (4.930:4.930:4.930))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_1\:BUART\:rx_load_fifo\\.main_5 (3.800:3.800:3.800))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_1\:BUART\:rx_state_0\\.main_8 (2.919:2.919:2.919))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_1\:BUART\:rx_state_2\\.main_7 (3.800:3.800:3.800))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_1\:BUART\:rx_state_3\\.main_5 (3.800:3.800:3.800))
    (INTERCONNECT MODIN5_0.q MODIN5_0.main_3 (2.515:2.515:2.515))
    (INTERCONNECT MODIN5_0.q MODIN5_1.main_4 (2.515:2.515:2.515))
    (INTERCONNECT MODIN5_0.q \\UART_MODX_0\:BUART\:rx_postpoll\\.main_2 (2.515:2.515:2.515))
    (INTERCONNECT MODIN5_0.q \\UART_MODX_0\:BUART\:rx_state_0\\.main_7 (3.274:3.274:3.274))
    (INTERCONNECT MODIN5_0.q \\UART_MODX_0\:BUART\:rx_status_3\\.main_7 (3.274:3.274:3.274))
    (INTERCONNECT MODIN5_1.q MODIN5_1.main_3 (3.029:3.029:3.029))
    (INTERCONNECT MODIN5_1.q \\UART_MODX_0\:BUART\:rx_postpoll\\.main_1 (3.029:3.029:3.029))
    (INTERCONNECT MODIN5_1.q \\UART_MODX_0\:BUART\:rx_state_0\\.main_6 (4.310:4.310:4.310))
    (INTERCONNECT MODIN5_1.q \\UART_MODX_0\:BUART\:rx_status_3\\.main_6 (4.310:4.310:4.310))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_0\:BUART\:rx_load_fifo\\.main_7 (2.325:2.325:2.325))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_0\:BUART\:rx_state_0\\.main_10 (2.325:2.325:2.325))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_0\:BUART\:rx_state_2\\.main_9 (3.191:3.191:3.191))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_0\:BUART\:rx_state_3\\.main_7 (3.191:3.191:3.191))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_0\:BUART\:rx_load_fifo\\.main_6 (2.638:2.638:2.638))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_0\:BUART\:rx_state_0\\.main_9 (2.638:2.638:2.638))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_0\:BUART\:rx_state_2\\.main_8 (3.370:3.370:3.370))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_0\:BUART\:rx_state_3\\.main_6 (3.370:3.370:3.370))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_0\:BUART\:rx_load_fifo\\.main_5 (2.314:2.314:2.314))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_0\:BUART\:rx_state_0\\.main_8 (2.314:2.314:2.314))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_0\:BUART\:rx_state_2\\.main_7 (3.176:3.176:3.176))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_0\:BUART\:rx_state_3\\.main_5 (3.176:3.176:3.176))
    (INTERCONNECT MODIN9_0.q MODIN9_0.main_3 (2.636:2.636:2.636))
    (INTERCONNECT MODIN9_0.q MODIN9_1.main_4 (2.636:2.636:2.636))
    (INTERCONNECT MODIN9_0.q \\UART_MODX_2\:BUART\:rx_postpoll\\.main_2 (2.636:2.636:2.636))
    (INTERCONNECT MODIN9_0.q \\UART_MODX_2\:BUART\:rx_state_0\\.main_7 (3.369:3.369:3.369))
    (INTERCONNECT MODIN9_0.q \\UART_MODX_2\:BUART\:rx_status_3\\.main_7 (3.369:3.369:3.369))
    (INTERCONNECT MODIN9_1.q MODIN9_1.main_3 (3.203:3.203:3.203))
    (INTERCONNECT MODIN9_1.q \\UART_MODX_2\:BUART\:rx_postpoll\\.main_1 (3.203:3.203:3.203))
    (INTERCONNECT MODIN9_1.q \\UART_MODX_2\:BUART\:rx_state_0\\.main_6 (4.794:4.794:4.794))
    (INTERCONNECT MODIN9_1.q \\UART_MODX_2\:BUART\:rx_status_3\\.main_6 (4.794:4.794:4.794))
    (INTERCONNECT MODX_1_TXD\(0\).pad_out MODX_1_TXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_2_TXD\(0\).pad_out MODX_2_TXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_3_TXD\(0\).pad_out MODX_3_TXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CAN_RX\(0\).fb \\CAN_1\:CanIP\\.can_rx (3.306:3.306:3.306))
    (INTERCONNECT \\CAN_1\:CanIP\\.can_tx CAN_TX\(0\).pin_input (2.647:2.647:2.647))
    (INTERCONNECT ClockBlock.dclk_glb_2 MODIN1_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 MODIN1_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 MODIN5_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 MODIN5_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 MODIN9_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 MODIN9_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_0\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_0\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_0\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_0\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_0\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_0\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_0\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_0\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_0\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_0\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_0\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_0\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_0\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_0\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_1\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_1\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_1\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_1\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_1\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_1\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_1\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_1\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_1\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_1\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_1\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_1\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_1\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_1\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_2\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_2\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_2\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_2\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_2\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_2\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_2\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_2\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_2\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_2\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_2\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_2\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_2\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_MODX_2\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 Net_5816.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_1\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_1\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_1\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_1\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_1\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_1\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT LIO_0\(0\).fb Net_5404.main_0 (6.283:6.283:6.283))
    (INTERCONNECT Net_5404.q LED_B\(0\).pin_input (7.054:7.054:7.054))
    (INTERCONNECT KEY_1\(0\).fb LED_G\(0\).pin_input (6.458:6.458:6.458))
    (INTERCONNECT KEY_1\(0\).fb Net_5721.main_0 (6.028:6.028:6.028))
    (INTERCONNECT \\USBUART_1\:USB\\.sof_int \\USBUART_1\:sof_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT Net_5721.q LED_R\(0\).pin_input (8.018:8.018:8.018))
    (INTERCONNECT Net_5816.q Net_5721.main_1 (2.294:2.294:2.294))
    (INTERCONNECT KEY_2\(0\).fb BUZZER\(0\).pin_input (5.902:5.902:5.902))
    (INTERCONNECT Net_719.q MODX_3_TXD\(0\).pin_input (6.975:6.975:6.975))
    (INTERCONNECT MODX_3_RXD\(0\).fb MODIN5_0.main_0 (4.619:4.619:4.619))
    (INTERCONNECT MODX_3_RXD\(0\).fb MODIN5_1.main_0 (4.619:4.619:4.619))
    (INTERCONNECT MODX_3_RXD\(0\).fb \\UART_MODX_0\:BUART\:rx_last\\.main_0 (4.619:4.619:4.619))
    (INTERCONNECT MODX_3_RXD\(0\).fb \\UART_MODX_0\:BUART\:rx_postpoll\\.main_0 (4.619:4.619:4.619))
    (INTERCONNECT MODX_3_RXD\(0\).fb \\UART_MODX_0\:BUART\:rx_state_0\\.main_1 (5.482:5.482:5.482))
    (INTERCONNECT MODX_3_RXD\(0\).fb \\UART_MODX_0\:BUART\:rx_state_2\\.main_1 (6.391:6.391:6.391))
    (INTERCONNECT MODX_3_RXD\(0\).fb \\UART_MODX_0\:BUART\:rx_status_3\\.main_1 (5.482:5.482:5.482))
    (INTERCONNECT Net_732.q MODX_1_TXD\(0\).pin_input (5.778:5.778:5.778))
    (INTERCONNECT MODX_1_RXD\(0\).fb MODIN1_0.main_0 (6.194:6.194:6.194))
    (INTERCONNECT MODX_1_RXD\(0\).fb MODIN1_1.main_0 (6.194:6.194:6.194))
    (INTERCONNECT MODX_1_RXD\(0\).fb \\UART_MODX_1\:BUART\:rx_last\\.main_0 (5.447:5.447:5.447))
    (INTERCONNECT MODX_1_RXD\(0\).fb \\UART_MODX_1\:BUART\:rx_postpoll\\.main_0 (6.194:6.194:6.194))
    (INTERCONNECT MODX_1_RXD\(0\).fb \\UART_MODX_1\:BUART\:rx_state_0\\.main_0 (5.447:5.447:5.447))
    (INTERCONNECT MODX_1_RXD\(0\).fb \\UART_MODX_1\:BUART\:rx_state_2\\.main_0 (6.167:6.167:6.167))
    (INTERCONNECT MODX_1_RXD\(0\).fb \\UART_MODX_1\:BUART\:rx_status_3\\.main_0 (5.447:5.447:5.447))
    (INTERCONNECT Net_745.q MODX_2_TXD\(0\).pin_input (7.347:7.347:7.347))
    (INTERCONNECT MODX_2_RXD\(0\).fb MODIN9_0.main_2 (5.437:5.437:5.437))
    (INTERCONNECT MODX_2_RXD\(0\).fb MODIN9_1.main_2 (5.437:5.437:5.437))
    (INTERCONNECT MODX_2_RXD\(0\).fb \\UART_MODX_2\:BUART\:rx_last\\.main_0 (6.243:6.243:6.243))
    (INTERCONNECT MODX_2_RXD\(0\).fb \\UART_MODX_2\:BUART\:rx_postpoll\\.main_0 (5.437:5.437:5.437))
    (INTERCONNECT MODX_2_RXD\(0\).fb \\UART_MODX_2\:BUART\:rx_state_0\\.main_5 (6.189:6.189:6.189))
    (INTERCONNECT MODX_2_RXD\(0\).fb \\UART_MODX_2\:BUART\:rx_state_2\\.main_5 (6.243:6.243:6.243))
    (INTERCONNECT MODX_2_RXD\(0\).fb \\UART_MODX_2\:BUART\:rx_status_3\\.main_5 (6.189:6.189:6.189))
    (INTERCONNECT Net_784.q SDIO_1\(0\).pin_input (7.014:7.014:7.014))
    (INTERCONNECT SDIO_0\(0\).fb MODIN13_0.main_0 (4.676:4.676:4.676))
    (INTERCONNECT SDIO_0\(0\).fb MODIN13_1.main_0 (4.676:4.676:4.676))
    (INTERCONNECT SDIO_0\(0\).fb \\UART_STIM_0\:BUART\:rx_last\\.main_0 (8.478:8.478:8.478))
    (INTERCONNECT SDIO_0\(0\).fb \\UART_STIM_0\:BUART\:rx_postpoll\\.main_0 (4.676:4.676:4.676))
    (INTERCONNECT SDIO_0\(0\).fb \\UART_STIM_0\:BUART\:rx_state_0\\.main_0 (6.409:6.409:6.409))
    (INTERCONNECT SDIO_0\(0\).fb \\UART_STIM_0\:BUART\:rx_state_2\\.main_0 (6.098:6.098:6.098))
    (INTERCONNECT SDIO_0\(0\).fb \\UART_STIM_0\:BUART\:rx_status_3\\.main_0 (6.409:6.409:6.409))
    (INTERCONNECT Net_797.q SAIO_1\(0\).pin_input (6.339:6.339:6.339))
    (INTERCONNECT SAIO_0\(0\).fb \\UART_STIM_1\:BUART\:pollcount_0\\.main_0 (6.576:6.576:6.576))
    (INTERCONNECT SAIO_0\(0\).fb \\UART_STIM_1\:BUART\:pollcount_1\\.main_0 (6.576:6.576:6.576))
    (INTERCONNECT SAIO_0\(0\).fb \\UART_STIM_1\:BUART\:rx_last\\.main_0 (7.272:7.272:7.272))
    (INTERCONNECT SAIO_0\(0\).fb \\UART_STIM_1\:BUART\:rx_postpoll\\.main_0 (6.576:6.576:6.576))
    (INTERCONNECT SAIO_0\(0\).fb \\UART_STIM_1\:BUART\:rx_state_0\\.main_0 (7.260:7.260:7.260))
    (INTERCONNECT SAIO_0\(0\).fb \\UART_STIM_1\:BUART\:rx_state_2\\.main_0 (7.272:7.272:7.272))
    (INTERCONNECT SAIO_0\(0\).fb \\UART_STIM_1\:BUART\:rx_status_3\\.main_0 (7.260:7.260:7.260))
    (INTERCONNECT \\CAN_1\:CanIP\\.interrupt \\CAN_1\:isr\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT SAIO_1\(0\).pad_out SAIO_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDIO_1\(0\).pad_out SDIO_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_1\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb Net_5816.main_1 (4.375:4.375:4.375))
    (INTERCONNECT \\PWM_1\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_1\:PWMUDB\:prevCompare1\\.main_0 (4.375:4.375:4.375))
    (INTERCONNECT \\PWM_1\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_1\:PWMUDB\:status_0\\.main_1 (4.375:4.375:4.375))
    (INTERCONNECT \\PWM_1\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_1\:PWMUDB\:runmode_enable\\.main_0 (2.349:2.349:2.349))
    (INTERCONNECT \\PWM_1\:PWMUDB\:prevCompare1\\.q \\PWM_1\:PWMUDB\:status_0\\.main_0 (2.302:2.302:2.302))
    (INTERCONNECT \\PWM_1\:PWMUDB\:runmode_enable\\.q Net_5816.main_0 (9.011:9.011:9.011))
    (INTERCONNECT \\PWM_1\:PWMUDB\:runmode_enable\\.q \\PWM_1\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (6.654:6.654:6.654))
    (INTERCONNECT \\PWM_1\:PWMUDB\:runmode_enable\\.q \\PWM_1\:PWMUDB\:status_2\\.main_0 (3.785:3.785:3.785))
    (INTERCONNECT \\PWM_1\:PWMUDB\:status_0\\.q \\PWM_1\:PWMUDB\:genblk8\:stsreg\\.status_0 (8.294:8.294:8.294))
    (INTERCONNECT \\PWM_1\:PWMUDB\:status_2\\.q \\PWM_1\:PWMUDB\:genblk8\:stsreg\\.status_2 (5.950:5.950:5.950))
    (INTERCONNECT \\PWM_1\:PWMUDB\:sP8\:pwmdp\:u0\\.f1_blk_stat_comb \\PWM_1\:PWMUDB\:genblk8\:stsreg\\.status_3 (6.350:6.350:6.350))
    (INTERCONNECT \\PWM_1\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_1\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (3.517:3.517:3.517))
    (INTERCONNECT \\PWM_1\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_1\:PWMUDB\:status_2\\.main_1 (6.441:6.441:6.441))
    (INTERCONNECT \\UART_MODX_0\:BUART\:counter_load_not\\.q \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.871:2.871:2.871))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_0\:BUART\:rx_load_fifo\\.main_2 (6.632:6.632:6.632))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_0\:BUART\:rx_state_0\\.main_3 (6.632:6.632:6.632))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_0\:BUART\:rx_state_2\\.main_3 (7.539:7.539:7.539))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_0\:BUART\:rx_state_3\\.main_2 (7.539:7.539:7.539))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_0\:BUART\:rx_status_3\\.main_3 (6.632:6.632:6.632))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (5.338:5.338:5.338))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.main_2 (2.901:2.901:2.901))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN5_0.main_2 (3.213:3.213:3.213))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN5_1.main_2 (3.213:3.213:3.213))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.main_1 (3.229:3.229:3.229))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN5_0.main_1 (3.056:3.056:3.056))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN5_1.main_1 (3.056:3.056:3.056))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.main_0 (3.067:3.067:3.067))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_counter_load\\.q \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.load (2.311:2.311:2.311))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_0\:BUART\:rx_status_4\\.main_1 (6.005:6.005:6.005))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_0\:BUART\:rx_status_5\\.main_0 (6.110:6.110:6.110))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_last\\.q \\UART_MODX_0\:BUART\:rx_state_2\\.main_6 (3.579:3.579:3.579))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_load_fifo\\.q \\UART_MODX_0\:BUART\:rx_status_4\\.main_0 (7.631:7.631:7.631))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_load_fifo\\.q \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.f0_load (6.196:6.196:6.196))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_postpoll\\.q \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.229:2.229:2.229))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_0\\.q \\UART_MODX_0\:BUART\:rx_counter_load\\.main_1 (2.294:2.294:2.294))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_0\\.q \\UART_MODX_0\:BUART\:rx_load_fifo\\.main_1 (2.294:2.294:2.294))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_0\\.q \\UART_MODX_0\:BUART\:rx_state_0\\.main_2 (2.294:2.294:2.294))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_0\\.q \\UART_MODX_0\:BUART\:rx_state_2\\.main_2 (3.195:3.195:3.195))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_0\\.q \\UART_MODX_0\:BUART\:rx_state_3\\.main_1 (3.195:3.195:3.195))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_0\\.q \\UART_MODX_0\:BUART\:rx_state_stop1_reg\\.main_1 (3.195:3.195:3.195))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_0\\.q \\UART_MODX_0\:BUART\:rx_status_3\\.main_2 (2.294:2.294:2.294))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_0\\.q \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (4.546:4.546:4.546))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_2\\.q \\UART_MODX_0\:BUART\:rx_counter_load\\.main_3 (4.135:4.135:4.135))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_2\\.q \\UART_MODX_0\:BUART\:rx_load_fifo\\.main_4 (4.135:4.135:4.135))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_2\\.q \\UART_MODX_0\:BUART\:rx_state_0\\.main_5 (4.135:4.135:4.135))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_2\\.q \\UART_MODX_0\:BUART\:rx_state_2\\.main_5 (4.251:4.251:4.251))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_2\\.q \\UART_MODX_0\:BUART\:rx_state_3\\.main_4 (4.251:4.251:4.251))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_2\\.q \\UART_MODX_0\:BUART\:rx_state_stop1_reg\\.main_3 (4.251:4.251:4.251))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_2\\.q \\UART_MODX_0\:BUART\:rx_status_3\\.main_5 (4.135:4.135:4.135))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_3\\.q \\UART_MODX_0\:BUART\:rx_counter_load\\.main_2 (3.223:3.223:3.223))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_3\\.q \\UART_MODX_0\:BUART\:rx_load_fifo\\.main_3 (3.223:3.223:3.223))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_3\\.q \\UART_MODX_0\:BUART\:rx_state_0\\.main_4 (3.223:3.223:3.223))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_3\\.q \\UART_MODX_0\:BUART\:rx_state_2\\.main_4 (2.297:2.297:2.297))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_3\\.q \\UART_MODX_0\:BUART\:rx_state_3\\.main_3 (2.297:2.297:2.297))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_3\\.q \\UART_MODX_0\:BUART\:rx_state_stop1_reg\\.main_2 (2.297:2.297:2.297))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_3\\.q \\UART_MODX_0\:BUART\:rx_status_3\\.main_4 (3.223:3.223:3.223))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_stop1_reg\\.q \\UART_MODX_0\:BUART\:rx_status_5\\.main_1 (7.345:7.345:7.345))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_status_3\\.q \\UART_MODX_0\:BUART\:sRX\:RxSts\\.status_3 (6.815:6.815:6.815))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_status_4\\.q \\UART_MODX_0\:BUART\:sRX\:RxSts\\.status_4 (2.238:2.238:2.238))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_status_5\\.q \\UART_MODX_0\:BUART\:sRX\:RxSts\\.status_5 (2.239:2.239:2.239))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_bitclk\\.q \\UART_MODX_0\:BUART\:tx_state_0\\.main_5 (2.577:2.577:2.577))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_bitclk\\.q \\UART_MODX_0\:BUART\:tx_state_1\\.main_5 (2.577:2.577:2.577))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_bitclk\\.q \\UART_MODX_0\:BUART\:tx_state_2\\.main_5 (2.577:2.577:2.577))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_bitclk\\.q \\UART_MODX_0\:BUART\:txn\\.main_6 (2.580:2.580:2.580))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_0\:BUART\:counter_load_not\\.main_2 (3.937:3.937:3.937))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (4.495:4.495:4.495))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_0\:BUART\:tx_bitclk\\.main_2 (3.937:3.937:3.937))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_0\:BUART\:tx_state_0\\.main_2 (3.480:3.480:3.480))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_0\:BUART\:tx_state_1\\.main_2 (3.480:3.480:3.480))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_0\:BUART\:tx_state_2\\.main_2 (3.480:3.480:3.480))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_0\:BUART\:tx_status_0\\.main_2 (3.937:3.937:3.937))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_0\:BUART\:tx_state_1\\.main_4 (4.349:4.349:4.349))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_0\:BUART\:tx_state_2\\.main_4 (4.349:4.349:4.349))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_0\:BUART\:txn\\.main_5 (3.790:3.790:3.790))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_0\:BUART\:sTX\:TxSts\\.status_1 (3.272:3.272:3.272))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_0\:BUART\:tx_state_0\\.main_3 (3.281:3.281:3.281))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_0\:BUART\:tx_status_0\\.main_3 (3.254:3.254:3.254))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_0\:BUART\:sTX\:TxSts\\.status_3 (4.208:4.208:4.208))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_0\:BUART\:tx_status_2\\.main_0 (3.633:3.633:3.633))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_MODX_0\:BUART\:txn\\.main_3 (2.292:2.292:2.292))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_0\\.q \\UART_MODX_0\:BUART\:counter_load_not\\.main_1 (3.226:3.226:3.226))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_0\\.q \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (3.243:3.243:3.243))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_0\\.q \\UART_MODX_0\:BUART\:tx_bitclk\\.main_1 (3.226:3.226:3.226))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_0\\.q \\UART_MODX_0\:BUART\:tx_state_0\\.main_1 (3.231:3.231:3.231))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_0\\.q \\UART_MODX_0\:BUART\:tx_state_1\\.main_1 (3.231:3.231:3.231))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_0\\.q \\UART_MODX_0\:BUART\:tx_state_2\\.main_1 (3.231:3.231:3.231))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_0\\.q \\UART_MODX_0\:BUART\:tx_status_0\\.main_1 (3.226:3.226:3.226))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_0\\.q \\UART_MODX_0\:BUART\:txn\\.main_2 (3.235:3.235:3.235))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_1\\.q \\UART_MODX_0\:BUART\:counter_load_not\\.main_0 (3.257:3.257:3.257))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_1\\.q \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (3.259:3.259:3.259))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_1\\.q \\UART_MODX_0\:BUART\:tx_bitclk\\.main_0 (3.257:3.257:3.257))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_1\\.q \\UART_MODX_0\:BUART\:tx_state_0\\.main_0 (3.253:3.253:3.253))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_1\\.q \\UART_MODX_0\:BUART\:tx_state_1\\.main_0 (3.253:3.253:3.253))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_1\\.q \\UART_MODX_0\:BUART\:tx_state_2\\.main_0 (3.253:3.253:3.253))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_1\\.q \\UART_MODX_0\:BUART\:tx_status_0\\.main_0 (3.257:3.257:3.257))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_1\\.q \\UART_MODX_0\:BUART\:txn\\.main_1 (3.255:3.255:3.255))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_2\\.q \\UART_MODX_0\:BUART\:counter_load_not\\.main_3 (4.161:4.161:4.161))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_2\\.q \\UART_MODX_0\:BUART\:tx_bitclk\\.main_3 (4.161:4.161:4.161))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_2\\.q \\UART_MODX_0\:BUART\:tx_state_0\\.main_4 (4.716:4.716:4.716))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_2\\.q \\UART_MODX_0\:BUART\:tx_state_1\\.main_3 (4.716:4.716:4.716))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_2\\.q \\UART_MODX_0\:BUART\:tx_state_2\\.main_3 (4.716:4.716:4.716))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_2\\.q \\UART_MODX_0\:BUART\:tx_status_0\\.main_4 (4.161:4.161:4.161))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_2\\.q \\UART_MODX_0\:BUART\:txn\\.main_4 (3.304:3.304:3.304))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_status_0\\.q \\UART_MODX_0\:BUART\:sTX\:TxSts\\.status_0 (2.307:2.307:2.307))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_status_2\\.q \\UART_MODX_0\:BUART\:sTX\:TxSts\\.status_2 (2.331:2.331:2.331))
    (INTERCONNECT \\UART_MODX_0\:BUART\:txn\\.q Net_719.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\UART_MODX_0\:BUART\:txn\\.q \\UART_MODX_0\:BUART\:txn\\.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\UART_MODX_1\:BUART\:counter_load_not\\.q \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.302:2.302:2.302))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_1\:BUART\:rx_load_fifo\\.main_2 (4.271:4.271:4.271))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_1\:BUART\:rx_state_0\\.main_3 (3.389:3.389:3.389))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_1\:BUART\:rx_state_2\\.main_3 (4.271:4.271:4.271))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_1\:BUART\:rx_state_3\\.main_2 (4.271:4.271:4.271))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_1\:BUART\:rx_status_3\\.main_3 (3.389:3.389:3.389))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (2.643:2.643:2.643))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.main_2 (2.321:2.321:2.321))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN1_0.main_2 (2.314:2.314:2.314))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN1_1.main_2 (2.314:2.314:2.314))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.main_1 (2.314:2.314:2.314))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN1_0.main_1 (2.320:2.320:2.320))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN1_1.main_1 (2.320:2.320:2.320))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.main_0 (2.320:2.320:2.320))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_counter_load\\.q \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.load (2.935:2.935:2.935))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_1\:BUART\:rx_status_4\\.main_1 (2.907:2.907:2.907))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_1\:BUART\:rx_status_5\\.main_0 (3.639:3.639:3.639))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_last\\.q \\UART_MODX_1\:BUART\:rx_state_2\\.main_6 (2.880:2.880:2.880))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_load_fifo\\.q \\UART_MODX_1\:BUART\:rx_status_4\\.main_0 (4.532:4.532:4.532))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_load_fifo\\.q \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.f0_load (3.618:3.618:3.618))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_postpoll\\.q \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.291:2.291:2.291))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_0\\.q \\UART_MODX_1\:BUART\:rx_counter_load\\.main_1 (3.176:3.176:3.176))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_0\\.q \\UART_MODX_1\:BUART\:rx_load_fifo\\.main_1 (4.483:4.483:4.483))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_0\\.q \\UART_MODX_1\:BUART\:rx_state_0\\.main_2 (3.176:3.176:3.176))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_0\\.q \\UART_MODX_1\:BUART\:rx_state_2\\.main_2 (4.483:4.483:4.483))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_0\\.q \\UART_MODX_1\:BUART\:rx_state_3\\.main_1 (4.483:4.483:4.483))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_0\\.q \\UART_MODX_1\:BUART\:rx_state_stop1_reg\\.main_1 (4.483:4.483:4.483))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_0\\.q \\UART_MODX_1\:BUART\:rx_status_3\\.main_2 (3.176:3.176:3.176))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_0\\.q \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (3.823:3.823:3.823))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_2\\.q \\UART_MODX_1\:BUART\:rx_counter_load\\.main_3 (3.160:3.160:3.160))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_2\\.q \\UART_MODX_1\:BUART\:rx_load_fifo\\.main_4 (2.245:2.245:2.245))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_2\\.q \\UART_MODX_1\:BUART\:rx_state_0\\.main_5 (3.160:3.160:3.160))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_2\\.q \\UART_MODX_1\:BUART\:rx_state_2\\.main_5 (2.245:2.245:2.245))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_2\\.q \\UART_MODX_1\:BUART\:rx_state_3\\.main_4 (2.245:2.245:2.245))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_2\\.q \\UART_MODX_1\:BUART\:rx_state_stop1_reg\\.main_3 (2.245:2.245:2.245))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_2\\.q \\UART_MODX_1\:BUART\:rx_status_3\\.main_5 (3.160:3.160:3.160))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_3\\.q \\UART_MODX_1\:BUART\:rx_counter_load\\.main_2 (3.325:3.325:3.325))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_3\\.q \\UART_MODX_1\:BUART\:rx_load_fifo\\.main_3 (2.538:2.538:2.538))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_3\\.q \\UART_MODX_1\:BUART\:rx_state_0\\.main_4 (3.325:3.325:3.325))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_3\\.q \\UART_MODX_1\:BUART\:rx_state_2\\.main_4 (2.538:2.538:2.538))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_3\\.q \\UART_MODX_1\:BUART\:rx_state_3\\.main_3 (2.538:2.538:2.538))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_3\\.q \\UART_MODX_1\:BUART\:rx_state_stop1_reg\\.main_2 (2.538:2.538:2.538))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_3\\.q \\UART_MODX_1\:BUART\:rx_status_3\\.main_4 (3.325:3.325:3.325))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_stop1_reg\\.q \\UART_MODX_1\:BUART\:rx_status_5\\.main_1 (2.235:2.235:2.235))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_status_3\\.q \\UART_MODX_1\:BUART\:sRX\:RxSts\\.status_3 (2.937:2.937:2.937))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_status_4\\.q \\UART_MODX_1\:BUART\:sRX\:RxSts\\.status_4 (5.813:5.813:5.813))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_status_5\\.q \\UART_MODX_1\:BUART\:sRX\:RxSts\\.status_5 (3.609:3.609:3.609))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_bitclk\\.q \\UART_MODX_1\:BUART\:tx_state_0\\.main_5 (2.601:2.601:2.601))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_bitclk\\.q \\UART_MODX_1\:BUART\:tx_state_1\\.main_5 (2.596:2.596:2.596))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_bitclk\\.q \\UART_MODX_1\:BUART\:tx_state_2\\.main_5 (2.596:2.596:2.596))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_bitclk\\.q \\UART_MODX_1\:BUART\:txn\\.main_6 (4.257:4.257:4.257))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_1\:BUART\:counter_load_not\\.main_2 (2.972:2.972:2.972))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (3.095:3.095:3.095))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_1\:BUART\:tx_bitclk\\.main_2 (3.112:3.112:3.112))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_1\:BUART\:tx_state_0\\.main_2 (2.972:2.972:2.972))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_1\:BUART\:tx_state_1\\.main_2 (3.112:3.112:3.112))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_1\:BUART\:tx_state_2\\.main_2 (3.112:3.112:3.112))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_1\:BUART\:tx_status_0\\.main_2 (3.112:3.112:3.112))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_1\:BUART\:tx_state_1\\.main_4 (2.635:2.635:2.635))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_1\:BUART\:tx_state_2\\.main_4 (2.635:2.635:2.635))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_1\:BUART\:txn\\.main_5 (4.145:4.145:4.145))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_0\:BUART\:rx_counter_load\\.main_0 (10.032:10.032:10.032))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_0\:BUART\:rx_load_fifo\\.main_0 (10.032:10.032:10.032))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_0\:BUART\:rx_state_0\\.main_0 (10.032:10.032:10.032))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_0\:BUART\:rx_state_2\\.main_0 (14.622:14.622:14.622))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_0\:BUART\:rx_state_3\\.main_0 (14.622:14.622:14.622))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_0\:BUART\:rx_state_stop1_reg\\.main_0 (14.622:14.622:14.622))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_0\:BUART\:rx_status_3\\.main_0 (10.032:10.032:10.032))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (6.910:6.910:6.910))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_1\:BUART\:rx_counter_load\\.main_0 (9.476:9.476:9.476))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_1\:BUART\:rx_load_fifo\\.main_0 (6.751:6.751:6.751))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_1\:BUART\:rx_state_0\\.main_1 (9.476:9.476:9.476))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_1\:BUART\:rx_state_2\\.main_1 (6.751:6.751:6.751))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_1\:BUART\:rx_state_3\\.main_0 (6.751:6.751:6.751))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_1\:BUART\:rx_state_stop1_reg\\.main_0 (6.751:6.751:6.751))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_1\:BUART\:rx_status_3\\.main_1 (9.476:9.476:9.476))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (14.064:14.064:14.064))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_2\:BUART\:rx_counter_load\\.main_0 (6.922:6.922:6.922))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_2\:BUART\:rx_load_fifo\\.main_0 (13.635:13.635:13.635))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_2\:BUART\:rx_state_0\\.main_0 (6.922:6.922:6.922))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_2\:BUART\:rx_state_2\\.main_0 (13.635:13.635:13.635))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_2\:BUART\:rx_state_3\\.main_0 (6.922:6.922:6.922))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_2\:BUART\:rx_state_stop1_reg\\.main_0 (13.635:13.635:13.635))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_2\:BUART\:rx_status_3\\.main_0 (6.922:6.922:6.922))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (10.019:10.019:10.019))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_1\:BUART\:sTX\:TxSts\\.status_1 (4.516:4.516:4.516))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_1\:BUART\:tx_state_0\\.main_3 (3.488:3.488:3.488))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_1\:BUART\:tx_status_0\\.main_3 (3.934:3.934:3.934))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_1\:BUART\:sTX\:TxSts\\.status_3 (2.309:2.309:2.309))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_1\:BUART\:tx_status_2\\.main_0 (2.292:2.292:2.292))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_MODX_1\:BUART\:txn\\.main_3 (3.671:3.671:3.671))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_0\\.q \\UART_MODX_1\:BUART\:counter_load_not\\.main_1 (3.474:3.474:3.474))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_0\\.q \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (3.759:3.759:3.759))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_0\\.q \\UART_MODX_1\:BUART\:tx_bitclk\\.main_1 (3.466:3.466:3.466))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_0\\.q \\UART_MODX_1\:BUART\:tx_state_0\\.main_1 (3.474:3.474:3.474))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_0\\.q \\UART_MODX_1\:BUART\:tx_state_1\\.main_1 (3.466:3.466:3.466))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_0\\.q \\UART_MODX_1\:BUART\:tx_state_2\\.main_1 (3.466:3.466:3.466))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_0\\.q \\UART_MODX_1\:BUART\:tx_status_0\\.main_1 (3.466:3.466:3.466))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_0\\.q \\UART_MODX_1\:BUART\:txn\\.main_2 (5.847:5.847:5.847))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_1\\.q \\UART_MODX_1\:BUART\:counter_load_not\\.main_0 (4.421:4.421:4.421))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_1\\.q \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (4.287:4.287:4.287))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_1\\.q \\UART_MODX_1\:BUART\:tx_bitclk\\.main_0 (4.417:4.417:4.417))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_1\\.q \\UART_MODX_1\:BUART\:tx_state_0\\.main_0 (4.421:4.421:4.421))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_1\\.q \\UART_MODX_1\:BUART\:tx_state_1\\.main_0 (4.417:4.417:4.417))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_1\\.q \\UART_MODX_1\:BUART\:tx_state_2\\.main_0 (4.417:4.417:4.417))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_1\\.q \\UART_MODX_1\:BUART\:tx_status_0\\.main_0 (4.417:4.417:4.417))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_1\\.q \\UART_MODX_1\:BUART\:txn\\.main_1 (7.767:7.767:7.767))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_2\\.q \\UART_MODX_1\:BUART\:counter_load_not\\.main_3 (2.765:2.765:2.765))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_2\\.q \\UART_MODX_1\:BUART\:tx_bitclk\\.main_3 (2.781:2.781:2.781))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_2\\.q \\UART_MODX_1\:BUART\:tx_state_0\\.main_4 (2.765:2.765:2.765))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_2\\.q \\UART_MODX_1\:BUART\:tx_state_1\\.main_3 (2.781:2.781:2.781))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_2\\.q \\UART_MODX_1\:BUART\:tx_state_2\\.main_3 (2.781:2.781:2.781))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_2\\.q \\UART_MODX_1\:BUART\:tx_status_0\\.main_4 (2.781:2.781:2.781))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_2\\.q \\UART_MODX_1\:BUART\:txn\\.main_4 (4.424:4.424:4.424))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_status_0\\.q \\UART_MODX_1\:BUART\:sTX\:TxSts\\.status_0 (2.329:2.329:2.329))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_status_2\\.q \\UART_MODX_1\:BUART\:sTX\:TxSts\\.status_2 (2.303:2.303:2.303))
    (INTERCONNECT \\UART_MODX_1\:BUART\:txn\\.q Net_732.main_0 (3.205:3.205:3.205))
    (INTERCONNECT \\UART_MODX_1\:BUART\:txn\\.q \\UART_MODX_1\:BUART\:txn\\.main_0 (2.293:2.293:2.293))
    (INTERCONNECT \\UART_MODX_2\:BUART\:counter_load_not\\.q \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.294:2.294:2.294))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_2\:BUART\:rx_load_fifo\\.main_2 (3.213:3.213:3.213))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_2\:BUART\:rx_state_0\\.main_2 (3.173:3.173:3.173))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_2\:BUART\:rx_state_2\\.main_2 (3.213:3.213:3.213))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_2\:BUART\:rx_state_3\\.main_2 (3.173:3.173:3.173))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_2\:BUART\:rx_status_3\\.main_2 (3.173:3.173:3.173))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (2.298:2.298:2.298))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.main_2 (2.821:2.821:2.821))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN9_0.main_1 (2.813:2.813:2.813))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN9_1.main_1 (2.813:2.813:2.813))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.main_1 (2.813:2.813:2.813))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN9_0.main_0 (2.825:2.825:2.825))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN9_1.main_0 (2.825:2.825:2.825))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.main_0 (2.825:2.825:2.825))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_counter_load\\.q \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.load (2.260:2.260:2.260))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_2\:BUART\:rx_status_4\\.main_1 (3.652:3.652:3.652))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_2\:BUART\:rx_status_5\\.main_0 (3.648:3.648:3.648))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_last\\.q \\UART_MODX_2\:BUART\:rx_state_2\\.main_6 (2.303:2.303:2.303))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_load_fifo\\.q \\UART_MODX_2\:BUART\:rx_status_4\\.main_0 (3.235:3.235:3.235))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_load_fifo\\.q \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.f0_load (3.242:3.242:3.242))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_postpoll\\.q \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.291:2.291:2.291))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_0\\.q \\UART_MODX_2\:BUART\:rx_counter_load\\.main_1 (2.223:2.223:2.223))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_0\\.q \\UART_MODX_2\:BUART\:rx_load_fifo\\.main_1 (5.084:5.084:5.084))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_0\\.q \\UART_MODX_2\:BUART\:rx_state_0\\.main_1 (2.223:2.223:2.223))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_0\\.q \\UART_MODX_2\:BUART\:rx_state_2\\.main_1 (5.084:5.084:5.084))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_0\\.q \\UART_MODX_2\:BUART\:rx_state_3\\.main_1 (2.223:2.223:2.223))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_0\\.q \\UART_MODX_2\:BUART\:rx_state_stop1_reg\\.main_1 (5.084:5.084:5.084))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_0\\.q \\UART_MODX_2\:BUART\:rx_status_3\\.main_1 (2.223:2.223:2.223))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_0\\.q \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (3.764:3.764:3.764))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_2\\.q \\UART_MODX_2\:BUART\:rx_counter_load\\.main_3 (4.112:4.112:4.112))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_2\\.q \\UART_MODX_2\:BUART\:rx_load_fifo\\.main_4 (2.611:2.611:2.611))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_2\\.q \\UART_MODX_2\:BUART\:rx_state_0\\.main_4 (4.112:4.112:4.112))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_2\\.q \\UART_MODX_2\:BUART\:rx_state_2\\.main_4 (2.611:2.611:2.611))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_2\\.q \\UART_MODX_2\:BUART\:rx_state_3\\.main_4 (4.112:4.112:4.112))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_2\\.q \\UART_MODX_2\:BUART\:rx_state_stop1_reg\\.main_3 (2.611:2.611:2.611))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_2\\.q \\UART_MODX_2\:BUART\:rx_status_3\\.main_4 (4.112:4.112:4.112))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_3\\.q \\UART_MODX_2\:BUART\:rx_counter_load\\.main_2 (3.072:3.072:3.072))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_3\\.q \\UART_MODX_2\:BUART\:rx_load_fifo\\.main_3 (5.392:5.392:5.392))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_3\\.q \\UART_MODX_2\:BUART\:rx_state_0\\.main_3 (3.072:3.072:3.072))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_3\\.q \\UART_MODX_2\:BUART\:rx_state_2\\.main_3 (5.392:5.392:5.392))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_3\\.q \\UART_MODX_2\:BUART\:rx_state_3\\.main_3 (3.072:3.072:3.072))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_3\\.q \\UART_MODX_2\:BUART\:rx_state_stop1_reg\\.main_2 (5.392:5.392:5.392))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_3\\.q \\UART_MODX_2\:BUART\:rx_status_3\\.main_3 (3.072:3.072:3.072))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_stop1_reg\\.q \\UART_MODX_2\:BUART\:rx_status_5\\.main_1 (2.907:2.907:2.907))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_status_3\\.q \\UART_MODX_2\:BUART\:sRX\:RxSts\\.status_3 (5.894:5.894:5.894))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_status_4\\.q \\UART_MODX_2\:BUART\:sRX\:RxSts\\.status_4 (2.317:2.317:2.317))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_status_5\\.q \\UART_MODX_2\:BUART\:sRX\:RxSts\\.status_5 (2.304:2.304:2.304))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_bitclk\\.q \\UART_MODX_2\:BUART\:tx_state_0\\.main_5 (2.764:2.764:2.764))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_bitclk\\.q \\UART_MODX_2\:BUART\:tx_state_1\\.main_5 (2.764:2.764:2.764))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_bitclk\\.q \\UART_MODX_2\:BUART\:tx_state_2\\.main_5 (2.764:2.764:2.764))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_bitclk\\.q \\UART_MODX_2\:BUART\:txn\\.main_6 (2.792:2.792:2.792))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_2\:BUART\:counter_load_not\\.main_2 (3.806:3.806:3.806))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (4.771:4.771:4.771))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_2\:BUART\:tx_bitclk\\.main_2 (4.220:4.220:4.220))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_2\:BUART\:tx_state_0\\.main_2 (3.818:3.818:3.818))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_2\:BUART\:tx_state_1\\.main_2 (3.818:3.818:3.818))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_2\:BUART\:tx_state_2\\.main_2 (3.818:3.818:3.818))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_2\:BUART\:tx_status_0\\.main_2 (4.220:4.220:4.220))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_2\:BUART\:tx_state_1\\.main_4 (2.624:2.624:2.624))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_2\:BUART\:tx_state_2\\.main_4 (2.624:2.624:2.624))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_2\:BUART\:txn\\.main_5 (2.619:2.619:2.619))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_2\:BUART\:sTX\:TxSts\\.status_1 (6.605:6.605:6.605))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_2\:BUART\:tx_state_0\\.main_3 (3.760:3.760:3.760))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_2\:BUART\:tx_status_0\\.main_3 (4.556:4.556:4.556))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_2\:BUART\:sTX\:TxSts\\.status_3 (4.404:4.404:4.404))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_2\:BUART\:tx_status_2\\.main_0 (3.832:3.832:3.832))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_MODX_2\:BUART\:txn\\.main_3 (2.297:2.297:2.297))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_0\\.q \\UART_MODX_2\:BUART\:counter_load_not\\.main_1 (3.235:3.235:3.235))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_0\\.q \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (3.254:3.254:3.254))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_0\\.q \\UART_MODX_2\:BUART\:tx_bitclk\\.main_1 (3.226:3.226:3.226))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_0\\.q \\UART_MODX_2\:BUART\:tx_state_0\\.main_1 (3.242:3.242:3.242))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_0\\.q \\UART_MODX_2\:BUART\:tx_state_1\\.main_1 (3.242:3.242:3.242))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_0\\.q \\UART_MODX_2\:BUART\:tx_state_2\\.main_1 (3.242:3.242:3.242))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_0\\.q \\UART_MODX_2\:BUART\:tx_status_0\\.main_1 (3.226:3.226:3.226))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_0\\.q \\UART_MODX_2\:BUART\:txn\\.main_2 (3.235:3.235:3.235))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_1\\.q \\UART_MODX_2\:BUART\:counter_load_not\\.main_0 (3.263:3.263:3.263))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_1\\.q \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (3.265:3.265:3.265))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_1\\.q \\UART_MODX_2\:BUART\:tx_bitclk\\.main_0 (3.265:3.265:3.265))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_1\\.q \\UART_MODX_2\:BUART\:tx_state_0\\.main_0 (3.255:3.255:3.255))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_1\\.q \\UART_MODX_2\:BUART\:tx_state_1\\.main_0 (3.255:3.255:3.255))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_1\\.q \\UART_MODX_2\:BUART\:tx_state_2\\.main_0 (3.255:3.255:3.255))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_1\\.q \\UART_MODX_2\:BUART\:tx_status_0\\.main_0 (3.265:3.265:3.265))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_1\\.q \\UART_MODX_2\:BUART\:txn\\.main_1 (3.263:3.263:3.263))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_2\\.q \\UART_MODX_2\:BUART\:counter_load_not\\.main_3 (4.076:4.076:4.076))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_2\\.q \\UART_MODX_2\:BUART\:tx_bitclk\\.main_3 (4.757:4.757:4.757))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_2\\.q \\UART_MODX_2\:BUART\:tx_state_0\\.main_4 (4.769:4.769:4.769))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_2\\.q \\UART_MODX_2\:BUART\:tx_state_1\\.main_3 (4.769:4.769:4.769))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_2\\.q \\UART_MODX_2\:BUART\:tx_state_2\\.main_3 (4.769:4.769:4.769))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_2\\.q \\UART_MODX_2\:BUART\:tx_status_0\\.main_4 (4.757:4.757:4.757))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_2\\.q \\UART_MODX_2\:BUART\:txn\\.main_4 (4.076:4.076:4.076))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_status_0\\.q \\UART_MODX_2\:BUART\:sTX\:TxSts\\.status_0 (5.896:5.896:5.896))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_status_2\\.q \\UART_MODX_2\:BUART\:sTX\:TxSts\\.status_2 (2.311:2.311:2.311))
    (INTERCONNECT \\UART_MODX_2\:BUART\:txn\\.q Net_745.main_0 (3.407:3.407:3.407))
    (INTERCONNECT \\UART_MODX_2\:BUART\:txn\\.q \\UART_MODX_2\:BUART\:txn\\.main_0 (2.628:2.628:2.628))
    (INTERCONNECT \\UART_STIM_0\:BUART\:counter_load_not\\.q \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.849:2.849:2.849))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_0\:BUART\:rx_load_fifo\\.main_2 (4.569:4.569:4.569))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_0\:BUART\:rx_state_0\\.main_3 (4.569:4.569:4.569))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_0\:BUART\:rx_state_2\\.main_3 (3.599:3.599:3.599))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_0\:BUART\:rx_state_3\\.main_2 (4.569:4.569:4.569))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_0\:BUART\:rx_status_3\\.main_3 (4.569:4.569:4.569))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (4.005:4.005:4.005))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.main_2 (2.912:2.912:2.912))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN13_0.main_2 (3.770:3.770:3.770))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN13_1.main_2 (3.770:3.770:3.770))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.main_1 (4.341:4.341:4.341))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN13_0.main_1 (4.408:4.408:4.408))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN13_1.main_1 (4.408:4.408:4.408))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.main_0 (3.855:3.855:3.855))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_counter_load\\.q \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.load (2.318:2.318:2.318))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_STIM_0\:BUART\:rx_status_4\\.main_1 (2.908:2.908:2.908))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_STIM_0\:BUART\:rx_status_5\\.main_0 (2.904:2.904:2.904))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_last\\.q \\UART_STIM_0\:BUART\:rx_state_2\\.main_6 (3.661:3.661:3.661))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_load_fifo\\.q \\UART_STIM_0\:BUART\:rx_status_4\\.main_0 (3.218:3.218:3.218))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_load_fifo\\.q \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.f0_load (2.311:2.311:2.311))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_postpoll\\.q \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.920:2.920:2.920))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_0\\.q \\UART_STIM_0\:BUART\:rx_counter_load\\.main_1 (3.075:3.075:3.075))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_0\\.q \\UART_STIM_0\:BUART\:rx_load_fifo\\.main_1 (2.923:2.923:2.923))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_0\\.q \\UART_STIM_0\:BUART\:rx_state_0\\.main_2 (2.923:2.923:2.923))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_0\\.q \\UART_STIM_0\:BUART\:rx_state_2\\.main_2 (3.075:3.075:3.075))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_0\\.q \\UART_STIM_0\:BUART\:rx_state_3\\.main_1 (2.923:2.923:2.923))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_0\\.q \\UART_STIM_0\:BUART\:rx_state_stop1_reg\\.main_1 (3.075:3.075:3.075))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_0\\.q \\UART_STIM_0\:BUART\:rx_status_3\\.main_2 (2.923:2.923:2.923))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_0\\.q \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (3.086:3.086:3.086))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_2\\.q \\UART_STIM_0\:BUART\:rx_counter_load\\.main_3 (4.668:4.668:4.668))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_2\\.q \\UART_STIM_0\:BUART\:rx_load_fifo\\.main_4 (3.286:3.286:3.286))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_2\\.q \\UART_STIM_0\:BUART\:rx_state_0\\.main_5 (3.286:3.286:3.286))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_2\\.q \\UART_STIM_0\:BUART\:rx_state_2\\.main_5 (4.668:4.668:4.668))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_2\\.q \\UART_STIM_0\:BUART\:rx_state_3\\.main_4 (3.286:3.286:3.286))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_2\\.q \\UART_STIM_0\:BUART\:rx_state_stop1_reg\\.main_3 (4.668:4.668:4.668))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_2\\.q \\UART_STIM_0\:BUART\:rx_status_3\\.main_5 (3.286:3.286:3.286))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_3\\.q \\UART_STIM_0\:BUART\:rx_counter_load\\.main_2 (2.610:2.610:2.610))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_3\\.q \\UART_STIM_0\:BUART\:rx_load_fifo\\.main_3 (2.604:2.604:2.604))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_3\\.q \\UART_STIM_0\:BUART\:rx_state_0\\.main_4 (2.604:2.604:2.604))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_3\\.q \\UART_STIM_0\:BUART\:rx_state_2\\.main_4 (2.610:2.610:2.610))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_3\\.q \\UART_STIM_0\:BUART\:rx_state_3\\.main_3 (2.604:2.604:2.604))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_3\\.q \\UART_STIM_0\:BUART\:rx_state_stop1_reg\\.main_2 (2.610:2.610:2.610))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_3\\.q \\UART_STIM_0\:BUART\:rx_status_3\\.main_4 (2.604:2.604:2.604))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_stop1_reg\\.q \\UART_STIM_0\:BUART\:rx_status_5\\.main_1 (2.912:2.912:2.912))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_status_3\\.q \\UART_STIM_0\:BUART\:sRX\:RxSts\\.status_3 (2.929:2.929:2.929))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_status_4\\.q \\UART_STIM_0\:BUART\:sRX\:RxSts\\.status_4 (4.210:4.210:4.210))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_status_5\\.q \\UART_STIM_0\:BUART\:sRX\:RxSts\\.status_5 (2.304:2.304:2.304))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_bitclk\\.q \\UART_STIM_0\:BUART\:tx_state_0\\.main_5 (2.694:2.694:2.694))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_bitclk\\.q \\UART_STIM_0\:BUART\:tx_state_1\\.main_5 (5.105:5.105:5.105))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_bitclk\\.q \\UART_STIM_0\:BUART\:tx_state_2\\.main_5 (5.105:5.105:5.105))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_bitclk\\.q \\UART_STIM_0\:BUART\:txn\\.main_6 (2.696:2.696:2.696))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_0\:BUART\:counter_load_not\\.main_2 (3.907:3.907:3.907))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (4.431:4.431:4.431))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_0\:BUART\:tx_bitclk\\.main_2 (3.540:3.540:3.540))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_0\:BUART\:tx_state_0\\.main_2 (3.540:3.540:3.540))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_0\:BUART\:tx_state_1\\.main_2 (3.653:3.653:3.653))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_0\:BUART\:tx_state_2\\.main_2 (3.653:3.653:3.653))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_0\:BUART\:tx_status_0\\.main_2 (3.540:3.540:3.540))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_STIM_0\:BUART\:tx_state_1\\.main_4 (3.974:3.974:3.974))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_STIM_0\:BUART\:tx_state_2\\.main_4 (3.974:3.974:3.974))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_STIM_0\:BUART\:txn\\.main_5 (3.215:3.215:3.215))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_0\:BUART\:rx_counter_load\\.main_0 (3.245:3.245:3.245))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_0\:BUART\:rx_load_fifo\\.main_0 (3.216:3.216:3.216))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_0\:BUART\:rx_state_0\\.main_1 (3.216:3.216:3.216))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_0\:BUART\:rx_state_2\\.main_1 (3.245:3.245:3.245))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_0\:BUART\:rx_state_3\\.main_0 (3.216:3.216:3.216))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_0\:BUART\:rx_state_stop1_reg\\.main_0 (3.245:3.245:3.245))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_0\:BUART\:rx_status_3\\.main_1 (3.216:3.216:3.216))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (3.250:3.250:3.250))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_STIM_0\:BUART\:sTX\:TxSts\\.status_1 (4.030:4.030:4.030))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_STIM_0\:BUART\:tx_state_0\\.main_3 (3.477:3.477:3.477))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_STIM_0\:BUART\:tx_status_0\\.main_3 (3.477:3.477:3.477))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_STIM_0\:BUART\:sTX\:TxSts\\.status_3 (2.543:2.543:2.543))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_STIM_0\:BUART\:tx_status_2\\.main_0 (2.558:2.558:2.558))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_STIM_0\:BUART\:txn\\.main_3 (2.236:2.236:2.236))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_0\\.q \\UART_STIM_0\:BUART\:counter_load_not\\.main_1 (3.871:3.871:3.871))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_0\\.q \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (4.551:4.551:4.551))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_0\\.q \\UART_STIM_0\:BUART\:tx_bitclk\\.main_1 (4.548:4.548:4.548))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_0\\.q \\UART_STIM_0\:BUART\:tx_state_0\\.main_1 (4.548:4.548:4.548))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_0\\.q \\UART_STIM_0\:BUART\:tx_state_1\\.main_1 (5.763:5.763:5.763))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_0\\.q \\UART_STIM_0\:BUART\:tx_state_2\\.main_1 (5.763:5.763:5.763))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_0\\.q \\UART_STIM_0\:BUART\:tx_status_0\\.main_1 (4.548:4.548:4.548))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_0\\.q \\UART_STIM_0\:BUART\:txn\\.main_2 (3.871:3.871:3.871))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_1\\.q \\UART_STIM_0\:BUART\:counter_load_not\\.main_0 (4.999:4.999:4.999))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_1\\.q \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (4.992:4.992:4.992))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_1\\.q \\UART_STIM_0\:BUART\:tx_bitclk\\.main_0 (5.007:5.007:5.007))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_1\\.q \\UART_STIM_0\:BUART\:tx_state_0\\.main_0 (5.007:5.007:5.007))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_1\\.q \\UART_STIM_0\:BUART\:tx_state_1\\.main_0 (2.287:2.287:2.287))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_1\\.q \\UART_STIM_0\:BUART\:tx_state_2\\.main_0 (2.287:2.287:2.287))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_1\\.q \\UART_STIM_0\:BUART\:tx_status_0\\.main_0 (5.007:5.007:5.007))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_1\\.q \\UART_STIM_0\:BUART\:txn\\.main_1 (4.999:4.999:4.999))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_2\\.q \\UART_STIM_0\:BUART\:counter_load_not\\.main_3 (5.540:5.540:5.540))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_2\\.q \\UART_STIM_0\:BUART\:tx_bitclk\\.main_3 (6.065:6.065:6.065))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_2\\.q \\UART_STIM_0\:BUART\:tx_state_0\\.main_4 (6.065:6.065:6.065))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_2\\.q \\UART_STIM_0\:BUART\:tx_state_1\\.main_3 (2.308:2.308:2.308))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_2\\.q \\UART_STIM_0\:BUART\:tx_state_2\\.main_3 (2.308:2.308:2.308))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_2\\.q \\UART_STIM_0\:BUART\:tx_status_0\\.main_4 (6.065:6.065:6.065))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_2\\.q \\UART_STIM_0\:BUART\:txn\\.main_4 (5.540:5.540:5.540))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_status_0\\.q \\UART_STIM_0\:BUART\:sTX\:TxSts\\.status_0 (2.248:2.248:2.248))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_status_2\\.q \\UART_STIM_0\:BUART\:sTX\:TxSts\\.status_2 (2.252:2.252:2.252))
    (INTERCONNECT \\UART_STIM_0\:BUART\:txn\\.q Net_784.main_0 (2.528:2.528:2.528))
    (INTERCONNECT \\UART_STIM_0\:BUART\:txn\\.q \\UART_STIM_0\:BUART\:txn\\.main_0 (2.525:2.525:2.525))
    (INTERCONNECT ClockBlock.dclk_glb_0 MODIN13_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 MODIN13_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\UART_STIM_1\:BUART\:counter_load_not\\.q \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.932:2.932:2.932))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_0\\.q \\UART_STIM_1\:BUART\:pollcount_0\\.main_3 (2.782:2.782:2.782))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_0\\.q \\UART_STIM_1\:BUART\:pollcount_1\\.main_4 (2.782:2.782:2.782))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_0\\.q \\UART_STIM_1\:BUART\:rx_postpoll\\.main_2 (2.782:2.782:2.782))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_0\\.q \\UART_STIM_1\:BUART\:rx_state_0\\.main_10 (2.798:2.798:2.798))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_0\\.q \\UART_STIM_1\:BUART\:rx_status_3\\.main_7 (2.798:2.798:2.798))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_1\\.q \\UART_STIM_1\:BUART\:pollcount_1\\.main_3 (3.645:3.645:3.645))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_1\\.q \\UART_STIM_1\:BUART\:rx_postpoll\\.main_1 (3.645:3.645:3.645))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_1\\.q \\UART_STIM_1\:BUART\:rx_state_0\\.main_9 (4.195:4.195:4.195))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_1\\.q \\UART_STIM_1\:BUART\:rx_status_3\\.main_6 (4.195:4.195:4.195))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_1\:BUART\:rx_load_fifo\\.main_2 (3.086:3.086:3.086))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_1\:BUART\:rx_state_0\\.main_3 (3.086:3.086:3.086))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_1\:BUART\:rx_state_2\\.main_3 (3.110:3.110:3.110))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_1\:BUART\:rx_state_3\\.main_2 (3.086:3.086:3.086))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_1\:BUART\:rx_status_3\\.main_3 (3.086:3.086:3.086))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (3.880:3.880:3.880))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.main_2 (2.322:2.322:2.322))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_STIM_1\:BUART\:pollcount_0\\.main_2 (2.321:2.321:2.321))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_STIM_1\:BUART\:pollcount_1\\.main_2 (2.321:2.321:2.321))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.main_1 (2.321:2.321:2.321))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_STIM_1\:BUART\:pollcount_0\\.main_1 (2.322:2.322:2.322))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_STIM_1\:BUART\:pollcount_1\\.main_1 (2.322:2.322:2.322))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.main_0 (2.322:2.322:2.322))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_STIM_1\:BUART\:rx_load_fifo\\.main_7 (2.803:2.803:2.803))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_STIM_1\:BUART\:rx_state_0\\.main_8 (2.803:2.803:2.803))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_STIM_1\:BUART\:rx_state_2\\.main_8 (2.800:2.800:2.800))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_STIM_1\:BUART\:rx_state_3\\.main_7 (2.803:2.803:2.803))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_STIM_1\:BUART\:rx_load_fifo\\.main_6 (2.799:2.799:2.799))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_STIM_1\:BUART\:rx_state_0\\.main_7 (2.799:2.799:2.799))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_STIM_1\:BUART\:rx_state_2\\.main_7 (2.787:2.787:2.787))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_STIM_1\:BUART\:rx_state_3\\.main_6 (2.799:2.799:2.799))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_STIM_1\:BUART\:rx_load_fifo\\.main_5 (2.795:2.795:2.795))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_STIM_1\:BUART\:rx_state_0\\.main_6 (2.795:2.795:2.795))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_STIM_1\:BUART\:rx_state_2\\.main_6 (2.783:2.783:2.783))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_STIM_1\:BUART\:rx_state_3\\.main_5 (2.795:2.795:2.795))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_counter_load\\.q \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.load (2.318:2.318:2.318))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_STIM_1\:BUART\:rx_status_4\\.main_1 (2.292:2.292:2.292))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_STIM_1\:BUART\:rx_status_5\\.main_0 (2.293:2.293:2.293))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_last\\.q \\UART_STIM_1\:BUART\:rx_state_2\\.main_9 (2.319:2.319:2.319))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_load_fifo\\.q \\UART_STIM_1\:BUART\:rx_status_4\\.main_0 (3.847:3.847:3.847))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_load_fifo\\.q \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.f0_load (4.397:4.397:4.397))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_postpoll\\.q \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.916:2.916:2.916))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_0\\.q \\UART_STIM_1\:BUART\:rx_counter_load\\.main_1 (3.103:3.103:3.103))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_0\\.q \\UART_STIM_1\:BUART\:rx_load_fifo\\.main_1 (3.086:3.086:3.086))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_0\\.q \\UART_STIM_1\:BUART\:rx_state_0\\.main_2 (3.086:3.086:3.086))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_0\\.q \\UART_STIM_1\:BUART\:rx_state_2\\.main_2 (3.103:3.103:3.103))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_0\\.q \\UART_STIM_1\:BUART\:rx_state_3\\.main_1 (3.086:3.086:3.086))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_0\\.q \\UART_STIM_1\:BUART\:rx_state_stop1_reg\\.main_1 (3.103:3.103:3.103))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_0\\.q \\UART_STIM_1\:BUART\:rx_status_3\\.main_2 (3.086:3.086:3.086))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_0\\.q \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (3.879:3.879:3.879))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_2\\.q \\UART_STIM_1\:BUART\:rx_counter_load\\.main_3 (2.596:2.596:2.596))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_2\\.q \\UART_STIM_1\:BUART\:rx_load_fifo\\.main_4 (2.595:2.595:2.595))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_2\\.q \\UART_STIM_1\:BUART\:rx_state_0\\.main_5 (2.595:2.595:2.595))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_2\\.q \\UART_STIM_1\:BUART\:rx_state_2\\.main_5 (2.596:2.596:2.596))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_2\\.q \\UART_STIM_1\:BUART\:rx_state_3\\.main_4 (2.595:2.595:2.595))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_2\\.q \\UART_STIM_1\:BUART\:rx_state_stop1_reg\\.main_3 (2.596:2.596:2.596))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_2\\.q \\UART_STIM_1\:BUART\:rx_status_3\\.main_5 (2.595:2.595:2.595))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_3\\.q \\UART_STIM_1\:BUART\:rx_counter_load\\.main_2 (4.394:4.394:4.394))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_3\\.q \\UART_STIM_1\:BUART\:rx_load_fifo\\.main_3 (5.950:5.950:5.950))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_3\\.q \\UART_STIM_1\:BUART\:rx_state_0\\.main_4 (5.950:5.950:5.950))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_3\\.q \\UART_STIM_1\:BUART\:rx_state_2\\.main_4 (4.394:4.394:4.394))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_3\\.q \\UART_STIM_1\:BUART\:rx_state_3\\.main_3 (5.950:5.950:5.950))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_3\\.q \\UART_STIM_1\:BUART\:rx_state_stop1_reg\\.main_2 (4.394:4.394:4.394))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_3\\.q \\UART_STIM_1\:BUART\:rx_status_3\\.main_4 (5.950:5.950:5.950))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_stop1_reg\\.q \\UART_STIM_1\:BUART\:rx_status_5\\.main_1 (2.914:2.914:2.914))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_status_3\\.q \\UART_STIM_1\:BUART\:sRX\:RxSts\\.status_3 (2.894:2.894:2.894))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_status_4\\.q \\UART_STIM_1\:BUART\:sRX\:RxSts\\.status_4 (2.326:2.326:2.326))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_status_5\\.q \\UART_STIM_1\:BUART\:sRX\:RxSts\\.status_5 (2.324:2.324:2.324))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_bitclk\\.q \\UART_STIM_1\:BUART\:tx_state_0\\.main_5 (4.787:4.787:4.787))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_bitclk\\.q \\UART_STIM_1\:BUART\:tx_state_1\\.main_5 (4.093:4.093:4.093))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_bitclk\\.q \\UART_STIM_1\:BUART\:tx_state_2\\.main_5 (4.093:4.093:4.093))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_bitclk\\.q \\UART_STIM_1\:BUART\:txn\\.main_6 (4.809:4.809:4.809))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_1\:BUART\:counter_load_not\\.main_2 (4.062:4.062:4.062))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (4.626:4.626:4.626))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_1\:BUART\:tx_bitclk\\.main_2 (3.652:3.652:3.652))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_1\:BUART\:tx_state_0\\.main_2 (3.652:3.652:3.652))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_1\:BUART\:tx_state_1\\.main_2 (4.062:4.062:4.062))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_1\:BUART\:tx_state_2\\.main_2 (4.062:4.062:4.062))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_1\:BUART\:tx_status_0\\.main_2 (3.652:3.652:3.652))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_STIM_1\:BUART\:tx_state_1\\.main_4 (4.437:4.437:4.437))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_STIM_1\:BUART\:tx_state_2\\.main_4 (4.437:4.437:4.437))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_STIM_1\:BUART\:txn\\.main_5 (3.868:3.868:3.868))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_1\:BUART\:rx_counter_load\\.main_0 (4.678:4.678:4.678))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_1\:BUART\:rx_load_fifo\\.main_0 (4.661:4.661:4.661))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_1\:BUART\:rx_state_0\\.main_1 (4.661:4.661:4.661))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_1\:BUART\:rx_state_2\\.main_1 (4.678:4.678:4.678))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_1\:BUART\:rx_state_3\\.main_0 (4.661:4.661:4.661))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_1\:BUART\:rx_state_stop1_reg\\.main_0 (4.678:4.678:4.678))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_1\:BUART\:rx_status_3\\.main_1 (4.661:4.661:4.661))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (3.603:3.603:3.603))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_STIM_1\:BUART\:sTX\:TxSts\\.status_1 (6.354:6.354:6.354))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_STIM_1\:BUART\:tx_state_0\\.main_3 (4.749:4.749:4.749))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_STIM_1\:BUART\:tx_status_0\\.main_3 (4.749:4.749:4.749))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_STIM_1\:BUART\:sTX\:TxSts\\.status_3 (4.185:4.185:4.185))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_STIM_1\:BUART\:tx_status_2\\.main_0 (3.621:3.621:3.621))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_STIM_1\:BUART\:txn\\.main_3 (2.306:2.306:2.306))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_0\\.q \\UART_STIM_1\:BUART\:counter_load_not\\.main_1 (3.254:3.254:3.254))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_0\\.q \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (3.265:3.265:3.265))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_0\\.q \\UART_STIM_1\:BUART\:tx_bitclk\\.main_1 (3.258:3.258:3.258))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_0\\.q \\UART_STIM_1\:BUART\:tx_state_0\\.main_1 (3.258:3.258:3.258))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_0\\.q \\UART_STIM_1\:BUART\:tx_state_1\\.main_1 (3.254:3.254:3.254))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_0\\.q \\UART_STIM_1\:BUART\:tx_state_2\\.main_1 (3.254:3.254:3.254))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_0\\.q \\UART_STIM_1\:BUART\:tx_status_0\\.main_1 (3.258:3.258:3.258))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_0\\.q \\UART_STIM_1\:BUART\:txn\\.main_2 (3.261:3.261:3.261))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_1\\.q \\UART_STIM_1\:BUART\:counter_load_not\\.main_0 (5.486:5.486:5.486))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_1\\.q \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (6.046:6.046:6.046))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_1\\.q \\UART_STIM_1\:BUART\:tx_bitclk\\.main_0 (3.730:3.730:3.730))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_1\\.q \\UART_STIM_1\:BUART\:tx_state_0\\.main_0 (3.730:3.730:3.730))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_1\\.q \\UART_STIM_1\:BUART\:tx_state_1\\.main_0 (5.486:5.486:5.486))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_1\\.q \\UART_STIM_1\:BUART\:tx_state_2\\.main_0 (5.486:5.486:5.486))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_1\\.q \\UART_STIM_1\:BUART\:tx_status_0\\.main_0 (3.730:3.730:3.730))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_1\\.q \\UART_STIM_1\:BUART\:txn\\.main_1 (6.055:6.055:6.055))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_2\\.q \\UART_STIM_1\:BUART\:counter_load_not\\.main_3 (2.903:2.903:2.903))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_2\\.q \\UART_STIM_1\:BUART\:tx_bitclk\\.main_3 (2.902:2.902:2.902))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_2\\.q \\UART_STIM_1\:BUART\:tx_state_0\\.main_4 (2.902:2.902:2.902))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_2\\.q \\UART_STIM_1\:BUART\:tx_state_1\\.main_3 (2.903:2.903:2.903))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_2\\.q \\UART_STIM_1\:BUART\:tx_state_2\\.main_3 (2.903:2.903:2.903))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_2\\.q \\UART_STIM_1\:BUART\:tx_status_0\\.main_4 (2.902:2.902:2.902))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_2\\.q \\UART_STIM_1\:BUART\:txn\\.main_4 (2.908:2.908:2.908))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_status_0\\.q \\UART_STIM_1\:BUART\:sTX\:TxSts\\.status_0 (5.647:5.647:5.647))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_status_2\\.q \\UART_STIM_1\:BUART\:sTX\:TxSts\\.status_2 (2.303:2.303:2.303))
    (INTERCONNECT \\UART_STIM_1\:BUART\:txn\\.q Net_797.main_0 (2.299:2.299:2.299))
    (INTERCONNECT \\UART_STIM_1\:BUART\:txn\\.q \\UART_STIM_1\:BUART\:txn\\.main_0 (2.299:2.299:2.299))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_STIM_1\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_STIM_1\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_STIM_1\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_STIM_1\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_STIM_1\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_STIM_1\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_STIM_1\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_STIM_1\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_STIM_1\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_STIM_1\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_STIM_1\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_STIM_1\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_STIM_1\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_STIM_1\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_STIM_1\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_STIM_1\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_STIM_1\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\USBUART_1\:Dp\\.interrupt \\USBUART_1\:dp_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART_1\:USB\\.usb_int \\USBUART_1\:bus_reset\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART_1\:USB\\.arb_int \\USBUART_1\:arb_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART_1\:USB\\.ept_int_0 \\USBUART_1\:ep_0\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART_1\:USB\\.ept_int_1 \\USBUART_1\:ep_1\\.interrupt (9.058:9.058:9.058))
    (INTERCONNECT \\USBUART_1\:USB\\.ept_int_2 \\USBUART_1\:ep_2\\.interrupt (9.092:9.092:9.092))
    (INTERCONNECT \\USBUART_1\:USB\\.ept_int_3 \\USBUART_1\:ep_3\\.interrupt (9.095:9.095:9.095))
    (INTERCONNECT ClockBlock.clk_bus_glb_ff \\CAN_1\:CanIP\\.clock (0.000:0.000:0.000))
    (INTERCONNECT LIO_6\(0\)_PAD LIO_6\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LIO_5\(0\)_PAD LIO_5\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_0\(0\)_PAD AIO_0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_1\(0\)_PAD AIO_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_2\(0\)_PAD AIO_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_3\(0\)_PAD AIO_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_8\(0\)_PAD AIO_8\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_9\(0\)_PAD AIO_9\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_10\(0\)_PAD AIO_10\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_11\(0\)_PAD AIO_11\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_12\(0\)_PAD AIO_12\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_13\(0\)_PAD AIO_13\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_14\(0\)_PAD AIO_14\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_15\(0\)_PAD AIO_15\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_7\(0\)_PAD AIO_7\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_6\(0\)_PAD AIO_6\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_5\(0\)_PAD AIO_5\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_4\(0\)_PAD AIO_4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_0\(0\)_PAD DIO_0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_1\(0\)_PAD DIO_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_2\(0\)_PAD DIO_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_3\(0\)_PAD DIO_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_4\(0\)_PAD DIO_4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_5\(0\)_PAD DIO_5\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_6\(0\)_PAD DIO_6\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_7\(0\)_PAD DIO_7\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_8\(0\)_PAD DIO_8\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_9\(0\)_PAD DIO_9\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_10\(0\)_PAD DIO_10\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_11\(0\)_PAD DIO_11\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_12\(0\)_PAD DIO_12\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_13\(0\)_PAD DIO_13\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_14\(0\)_PAD DIO_14\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_15\(0\)_PAD DIO_15\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SAIO_0\(0\)_PAD SAIO_0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SAIO_1\(0\).pad_out SAIO_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SAIO_1\(0\)_PAD SAIO_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDIO_0\(0\)_PAD SDIO_0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_3_IO\(0\)_PAD MODX_3_IO\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDIO_1\(0\).pad_out SDIO_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SDIO_1\(0\)_PAD SDIO_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED_G\(0\).pad_out LED_G\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT LED_G\(0\)_PAD LED_G\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED_B\(0\).pad_out LED_B\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT LED_B\(0\)_PAD LED_B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT KEY_1\(0\)_PAD KEY_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT KEY_2\(0\)_PAD KEY_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT BUZZER\(0\).pad_out BUZZER\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT BUZZER\(0\)_PAD BUZZER\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CAN_TX\(0\).pad_out CAN_TX\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT CAN_TX\(0\)_PAD CAN_TX\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CAN_RX\(0\)_PAD CAN_RX\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_1_TXD\(0\).pad_out MODX_1_TXD\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MODX_1_TXD\(0\)_PAD MODX_1_TXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_1_RXD\(0\)_PAD MODX_1_RXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_3_TXD\(0\).pad_out MODX_3_TXD\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MODX_3_TXD\(0\)_PAD MODX_3_TXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_3_RXD\(0\)_PAD MODX_3_RXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_2_RXD\(0\)_PAD MODX_2_RXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_2_TXD\(0\).pad_out MODX_2_TXD\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MODX_2_TXD\(0\)_PAD MODX_2_TXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_1_IO\(0\)_PAD MODX_1_IO\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_2_IO\(0\)_PAD MODX_2_IO\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LIO_4\(0\)_PAD LIO_4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LIO_3\(0\)_PAD LIO_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LIO_2\(0\)_PAD LIO_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LIO_0\(0\)_PAD LIO_0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LIO_7\(0\)_PAD LIO_7\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LIO_8\(0\)_PAD LIO_8\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LIO_9\(0\)_PAD LIO_9\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LIO_10\(0\)_PAD LIO_10\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LIO_11\(0\)_PAD LIO_11\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LIO_12\(0\)_PAD LIO_12\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LIO_13_RST\(0\)_PAD LIO_13_RST\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LIO_1\(0\)_PAD LIO_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED_R\(0\).pad_out LED_R\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT LED_R\(0\)_PAD LED_R\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
