# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../garage_door.srcs/sources_1/new/garage.vhd" \
"../../../../garage_door.srcs/sim_1/new/garage_tb.vhd" \

# Do not sort compile order
nosort
