;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* Pot1 */
Pot1__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Pot1__0__MASK EQU 0x01
Pot1__0__PC EQU CYREG_PRT3_PC0
Pot1__0__PORT EQU 3
Pot1__0__SHIFT EQU 0
Pot1__AG EQU CYREG_PRT3_AG
Pot1__AMUX EQU CYREG_PRT3_AMUX
Pot1__BIE EQU CYREG_PRT3_BIE
Pot1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pot1__BYP EQU CYREG_PRT3_BYP
Pot1__CTL EQU CYREG_PRT3_CTL
Pot1__DM0 EQU CYREG_PRT3_DM0
Pot1__DM1 EQU CYREG_PRT3_DM1
Pot1__DM2 EQU CYREG_PRT3_DM2
Pot1__DR EQU CYREG_PRT3_DR
Pot1__INP_DIS EQU CYREG_PRT3_INP_DIS
Pot1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pot1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pot1__LCD_EN EQU CYREG_PRT3_LCD_EN
Pot1__MASK EQU 0x01
Pot1__PORT EQU 3
Pot1__PRT EQU CYREG_PRT3_PRT
Pot1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pot1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pot1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pot1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pot1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pot1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pot1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pot1__PS EQU CYREG_PRT3_PS
Pot1__SHIFT EQU 0
Pot1__SLW EQU CYREG_PRT3_SLW

/* Pot2 */
Pot2__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Pot2__0__MASK EQU 0x40
Pot2__0__PC EQU CYREG_PRT0_PC6
Pot2__0__PORT EQU 0
Pot2__0__SHIFT EQU 6
Pot2__AG EQU CYREG_PRT0_AG
Pot2__AMUX EQU CYREG_PRT0_AMUX
Pot2__BIE EQU CYREG_PRT0_BIE
Pot2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pot2__BYP EQU CYREG_PRT0_BYP
Pot2__CTL EQU CYREG_PRT0_CTL
Pot2__DM0 EQU CYREG_PRT0_DM0
Pot2__DM1 EQU CYREG_PRT0_DM1
Pot2__DM2 EQU CYREG_PRT0_DM2
Pot2__DR EQU CYREG_PRT0_DR
Pot2__INP_DIS EQU CYREG_PRT0_INP_DIS
Pot2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pot2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pot2__LCD_EN EQU CYREG_PRT0_LCD_EN
Pot2__MASK EQU 0x40
Pot2__PORT EQU 0
Pot2__PRT EQU CYREG_PRT0_PRT
Pot2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pot2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pot2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pot2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pot2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pot2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pot2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pot2__PS EQU CYREG_PRT0_PS
Pot2__SHIFT EQU 6
Pot2__SLW EQU CYREG_PRT0_SLW

/* Ch1In */
Ch1In__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Ch1In__0__MASK EQU 0x02
Ch1In__0__PC EQU CYREG_PRT2_PC1
Ch1In__0__PORT EQU 2
Ch1In__0__SHIFT EQU 1
Ch1In__AG EQU CYREG_PRT2_AG
Ch1In__AMUX EQU CYREG_PRT2_AMUX
Ch1In__BIE EQU CYREG_PRT2_BIE
Ch1In__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Ch1In__BYP EQU CYREG_PRT2_BYP
Ch1In__CTL EQU CYREG_PRT2_CTL
Ch1In__DM0 EQU CYREG_PRT2_DM0
Ch1In__DM1 EQU CYREG_PRT2_DM1
Ch1In__DM2 EQU CYREG_PRT2_DM2
Ch1In__DR EQU CYREG_PRT2_DR
Ch1In__INP_DIS EQU CYREG_PRT2_INP_DIS
Ch1In__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Ch1In__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Ch1In__LCD_EN EQU CYREG_PRT2_LCD_EN
Ch1In__MASK EQU 0x02
Ch1In__PORT EQU 2
Ch1In__PRT EQU CYREG_PRT2_PRT
Ch1In__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Ch1In__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Ch1In__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Ch1In__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Ch1In__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Ch1In__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Ch1In__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Ch1In__PS EQU CYREG_PRT2_PS
Ch1In__SHIFT EQU 1
Ch1In__SLW EQU CYREG_PRT2_SLW

/* Ch2In */
Ch2In__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Ch2In__0__MASK EQU 0x04
Ch2In__0__PC EQU CYREG_PRT2_PC2
Ch2In__0__PORT EQU 2
Ch2In__0__SHIFT EQU 2
Ch2In__AG EQU CYREG_PRT2_AG
Ch2In__AMUX EQU CYREG_PRT2_AMUX
Ch2In__BIE EQU CYREG_PRT2_BIE
Ch2In__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Ch2In__BYP EQU CYREG_PRT2_BYP
Ch2In__CTL EQU CYREG_PRT2_CTL
Ch2In__DM0 EQU CYREG_PRT2_DM0
Ch2In__DM1 EQU CYREG_PRT2_DM1
Ch2In__DM2 EQU CYREG_PRT2_DM2
Ch2In__DR EQU CYREG_PRT2_DR
Ch2In__INP_DIS EQU CYREG_PRT2_INP_DIS
Ch2In__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Ch2In__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Ch2In__LCD_EN EQU CYREG_PRT2_LCD_EN
Ch2In__MASK EQU 0x04
Ch2In__PORT EQU 2
Ch2In__PRT EQU CYREG_PRT2_PRT
Ch2In__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Ch2In__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Ch2In__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Ch2In__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Ch2In__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Ch2In__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Ch2In__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Ch2In__PS EQU CYREG_PRT2_PS
Ch2In__SHIFT EQU 2
Ch2In__SLW EQU CYREG_PRT2_SLW

/* DMA_1 */
DMA_1__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
DMA_1__DRQ_NUMBER EQU 4
DMA_1__NUMBEROF_TDS EQU 0
DMA_1__PRIORITY EQU 2
DMA_1__TERMIN_EN EQU 0
DMA_1__TERMIN_SEL EQU 0
DMA_1__TERMOUT0_EN EQU 1
DMA_1__TERMOUT0_SEL EQU 4
DMA_1__TERMOUT1_EN EQU 0
DMA_1__TERMOUT1_SEL EQU 0

/* DMA_2 */
DMA_2__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
DMA_2__DRQ_NUMBER EQU 5
DMA_2__NUMBEROF_TDS EQU 0
DMA_2__PRIORITY EQU 2
DMA_2__TERMIN_EN EQU 0
DMA_2__TERMIN_SEL EQU 0
DMA_2__TERMOUT0_EN EQU 1
DMA_2__TERMOUT0_SEL EQU 5
DMA_2__TERMOUT1_EN EQU 0
DMA_2__TERMOUT1_SEL EQU 0

/* USBFS */
USBFS_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_arb_int__INTC_MASK EQU 0x400000
USBFS_arb_int__INTC_NUMBER EQU 22
USBFS_arb_int__INTC_PRIOR_NUM EQU 7
USBFS_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBFS_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBFS_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_bus_reset__INTC_MASK EQU 0x800000
USBFS_bus_reset__INTC_NUMBER EQU 23
USBFS_bus_reset__INTC_PRIOR_NUM EQU 7
USBFS_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBFS_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBFS_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBFS_Dm__0__MASK EQU 0x80
USBFS_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBFS_Dm__0__PORT EQU 15
USBFS_Dm__0__SHIFT EQU 7
USBFS_Dm__AG EQU CYREG_PRT15_AG
USBFS_Dm__AMUX EQU CYREG_PRT15_AMUX
USBFS_Dm__BIE EQU CYREG_PRT15_BIE
USBFS_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBFS_Dm__BYP EQU CYREG_PRT15_BYP
USBFS_Dm__CTL EQU CYREG_PRT15_CTL
USBFS_Dm__DM0 EQU CYREG_PRT15_DM0
USBFS_Dm__DM1 EQU CYREG_PRT15_DM1
USBFS_Dm__DM2 EQU CYREG_PRT15_DM2
USBFS_Dm__DR EQU CYREG_PRT15_DR
USBFS_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBFS_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBFS_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBFS_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBFS_Dm__MASK EQU 0x80
USBFS_Dm__PORT EQU 15
USBFS_Dm__PRT EQU CYREG_PRT15_PRT
USBFS_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBFS_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBFS_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBFS_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBFS_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBFS_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBFS_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBFS_Dm__PS EQU CYREG_PRT15_PS
USBFS_Dm__SHIFT EQU 7
USBFS_Dm__SLW EQU CYREG_PRT15_SLW
USBFS_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBFS_Dp__0__MASK EQU 0x40
USBFS_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBFS_Dp__0__PORT EQU 15
USBFS_Dp__0__SHIFT EQU 6
USBFS_Dp__AG EQU CYREG_PRT15_AG
USBFS_Dp__AMUX EQU CYREG_PRT15_AMUX
USBFS_Dp__BIE EQU CYREG_PRT15_BIE
USBFS_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBFS_Dp__BYP EQU CYREG_PRT15_BYP
USBFS_Dp__CTL EQU CYREG_PRT15_CTL
USBFS_Dp__DM0 EQU CYREG_PRT15_DM0
USBFS_Dp__DM1 EQU CYREG_PRT15_DM1
USBFS_Dp__DM2 EQU CYREG_PRT15_DM2
USBFS_Dp__DR EQU CYREG_PRT15_DR
USBFS_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBFS_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBFS_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBFS_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBFS_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBFS_Dp__MASK EQU 0x40
USBFS_Dp__PORT EQU 15
USBFS_Dp__PRT EQU CYREG_PRT15_PRT
USBFS_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBFS_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBFS_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBFS_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBFS_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBFS_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBFS_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBFS_Dp__PS EQU CYREG_PRT15_PS
USBFS_Dp__SHIFT EQU 6
USBFS_Dp__SLW EQU CYREG_PRT15_SLW
USBFS_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USBFS_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_dp_int__INTC_MASK EQU 0x1000
USBFS_dp_int__INTC_NUMBER EQU 12
USBFS_dp_int__INTC_PRIOR_NUM EQU 7
USBFS_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBFS_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBFS_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_0__INTC_MASK EQU 0x1000000
USBFS_ep_0__INTC_NUMBER EQU 24
USBFS_ep_0__INTC_PRIOR_NUM EQU 7
USBFS_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBFS_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBFS_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_1__INTC_MASK EQU 0x04
USBFS_ep_1__INTC_NUMBER EQU 2
USBFS_ep_1__INTC_PRIOR_NUM EQU 7
USBFS_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USBFS_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBFS_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_2__INTC_MASK EQU 0x08
USBFS_ep_2__INTC_NUMBER EQU 3
USBFS_ep_2__INTC_PRIOR_NUM EQU 7
USBFS_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBFS_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBFS_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_3__INTC_MASK EQU 0x10
USBFS_ep_3__INTC_NUMBER EQU 4
USBFS_ep_3__INTC_PRIOR_NUM EQU 7
USBFS_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
USBFS_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBFS_ep_4__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_4__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_4__INTC_MASK EQU 0x20
USBFS_ep_4__INTC_NUMBER EQU 5
USBFS_ep_4__INTC_PRIOR_NUM EQU 7
USBFS_ep_4__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
USBFS_ep_4__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_4__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBFS_ep1__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
USBFS_ep1__DRQ_NUMBER EQU 0
USBFS_ep1__NUMBEROF_TDS EQU 0
USBFS_ep1__PRIORITY EQU 2
USBFS_ep1__TERMIN_EN EQU 1
USBFS_ep1__TERMIN_SEL EQU 0
USBFS_ep1__TERMOUT0_EN EQU 0
USBFS_ep1__TERMOUT0_SEL EQU 0
USBFS_ep1__TERMOUT1_EN EQU 0
USBFS_ep1__TERMOUT1_SEL EQU 0
USBFS_ep2__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
USBFS_ep2__DRQ_NUMBER EQU 1
USBFS_ep2__NUMBEROF_TDS EQU 0
USBFS_ep2__PRIORITY EQU 2
USBFS_ep2__TERMIN_EN EQU 1
USBFS_ep2__TERMIN_SEL EQU 0
USBFS_ep2__TERMOUT0_EN EQU 0
USBFS_ep2__TERMOUT0_SEL EQU 0
USBFS_ep2__TERMOUT1_EN EQU 0
USBFS_ep2__TERMOUT1_SEL EQU 0
USBFS_ep3__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
USBFS_ep3__DRQ_NUMBER EQU 2
USBFS_ep3__NUMBEROF_TDS EQU 0
USBFS_ep3__PRIORITY EQU 2
USBFS_ep3__TERMIN_EN EQU 1
USBFS_ep3__TERMIN_SEL EQU 0
USBFS_ep3__TERMOUT0_EN EQU 0
USBFS_ep3__TERMOUT0_SEL EQU 0
USBFS_ep3__TERMOUT1_EN EQU 0
USBFS_ep3__TERMOUT1_SEL EQU 0
USBFS_ep4__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
USBFS_ep4__DRQ_NUMBER EQU 3
USBFS_ep4__NUMBEROF_TDS EQU 0
USBFS_ep4__PRIORITY EQU 2
USBFS_ep4__TERMIN_EN EQU 1
USBFS_ep4__TERMIN_SEL EQU 0
USBFS_ep4__TERMOUT0_EN EQU 0
USBFS_ep4__TERMOUT0_SEL EQU 0
USBFS_ep4__TERMOUT1_EN EQU 0
USBFS_ep4__TERMOUT1_SEL EQU 0
USBFS_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBFS_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBFS_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBFS_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBFS_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBFS_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBFS_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBFS_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBFS_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBFS_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBFS_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBFS_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBFS_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBFS_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBFS_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBFS_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBFS_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBFS_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBFS_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBFS_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBFS_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBFS_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBFS_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBFS_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBFS_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBFS_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBFS_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBFS_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBFS_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBFS_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBFS_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBFS_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBFS_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBFS_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBFS_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBFS_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBFS_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBFS_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBFS_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBFS_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBFS_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBFS_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBFS_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBFS_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBFS_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBFS_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBFS_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBFS_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBFS_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBFS_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBFS_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBFS_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBFS_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBFS_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBFS_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBFS_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBFS_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBFS_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBFS_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBFS_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBFS_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBFS_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBFS_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBFS_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBFS_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBFS_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBFS_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBFS_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBFS_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBFS_USB__CR0 EQU CYREG_USB_CR0
USBFS_USB__CR1 EQU CYREG_USB_CR1
USBFS_USB__CWA EQU CYREG_USB_CWA
USBFS_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBFS_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBFS_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBFS_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBFS_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBFS_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBFS_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBFS_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBFS_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBFS_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBFS_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBFS_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBFS_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBFS_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBFS_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBFS_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBFS_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBFS_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBFS_USB__PM_ACT_MSK EQU 0x01
USBFS_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBFS_USB__PM_STBY_MSK EQU 0x01
USBFS_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBFS_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBFS_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBFS_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBFS_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBFS_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBFS_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBFS_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBFS_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBFS_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBFS_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBFS_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBFS_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBFS_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBFS_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBFS_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBFS_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBFS_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBFS_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBFS_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBFS_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBFS_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBFS_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBFS_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBFS_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBFS_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBFS_USB__SOF0 EQU CYREG_USB_SOF0
USBFS_USB__SOF1 EQU CYREG_USB_SOF1
USBFS_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBFS_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBFS_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* isr_1 */
isr_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_1__INTC_MASK EQU 0x40
isr_1__INTC_NUMBER EQU 6
isr_1__INTC_PRIOR_NUM EQU 7
isr_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
isr_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_2 */
isr_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_2__INTC_MASK EQU 0x80
isr_2__INTC_NUMBER EQU 7
isr_2__INTC_PRIOR_NUM EQU 7
isr_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
isr_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_CH1 */
ADC_CH1_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_CH1_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_CH1_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_CH1_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_CH1_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_CH1_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_CH1_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_CH1_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_CH1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_CH1_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_CH1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_CH1_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_CH1_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_CH1_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_CH1_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_CH1_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_CH1_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_CH1_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_CH1_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_CH1_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1
ADC_CH1_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
ADC_CH1_Bypass__0__MASK EQU 0x04
ADC_CH1_Bypass__0__PC EQU CYREG_PRT0_PC2
ADC_CH1_Bypass__0__PORT EQU 0
ADC_CH1_Bypass__0__SHIFT EQU 2
ADC_CH1_Bypass__AG EQU CYREG_PRT0_AG
ADC_CH1_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_CH1_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_CH1_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_CH1_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_CH1_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_CH1_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_CH1_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_CH1_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_CH1_Bypass__DR EQU CYREG_PRT0_DR
ADC_CH1_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_CH1_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_CH1_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_CH1_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_CH1_Bypass__MASK EQU 0x04
ADC_CH1_Bypass__PORT EQU 0
ADC_CH1_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_CH1_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_CH1_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_CH1_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_CH1_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_CH1_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_CH1_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_CH1_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_CH1_Bypass__PS EQU CYREG_PRT0_PS
ADC_CH1_Bypass__SHIFT EQU 2
ADC_CH1_Bypass__SLW EQU CYREG_PRT0_SLW
ADC_CH1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_CH1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_CH1_IRQ__INTC_MASK EQU 0x01
ADC_CH1_IRQ__INTC_NUMBER EQU 0
ADC_CH1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_CH1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_CH1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_CH1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_CH1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_CH1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_CH1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_CH1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_CH1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_CH1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_CH1_theACLK__INDEX EQU 0x00
ADC_CH1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_CH1_theACLK__PM_ACT_MSK EQU 0x01
ADC_CH1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_CH1_theACLK__PM_STBY_MSK EQU 0x01

/* ADC_CH2 */
ADC_CH2_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_CH2_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_CH2_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_CH2_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_CH2_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_CH2_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_CH2_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_CH2_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_CH2_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_CH2_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_CH2_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_CH2_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_CH2_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_CH2_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_CH2_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_CH2_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_CH2_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_CH2_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_CH2_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_CH2_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
ADC_CH2_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
ADC_CH2_Bypass__0__MASK EQU 0x10
ADC_CH2_Bypass__0__PC EQU CYREG_PRT0_PC4
ADC_CH2_Bypass__0__PORT EQU 0
ADC_CH2_Bypass__0__SHIFT EQU 4
ADC_CH2_Bypass__AG EQU CYREG_PRT0_AG
ADC_CH2_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_CH2_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_CH2_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_CH2_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_CH2_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_CH2_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_CH2_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_CH2_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_CH2_Bypass__DR EQU CYREG_PRT0_DR
ADC_CH2_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_CH2_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_CH2_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_CH2_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_CH2_Bypass__MASK EQU 0x10
ADC_CH2_Bypass__PORT EQU 0
ADC_CH2_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_CH2_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_CH2_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_CH2_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_CH2_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_CH2_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_CH2_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_CH2_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_CH2_Bypass__PS EQU CYREG_PRT0_PS
ADC_CH2_Bypass__SHIFT EQU 4
ADC_CH2_Bypass__SLW EQU CYREG_PRT0_SLW
ADC_CH2_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_CH2_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_CH2_IRQ__INTC_MASK EQU 0x02
ADC_CH2_IRQ__INTC_NUMBER EQU 1
ADC_CH2_IRQ__INTC_PRIOR_NUM EQU 7
ADC_CH2_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_CH2_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_CH2_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_CH2_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG1_CFG0
ADC_CH2_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG1_CFG1
ADC_CH2_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG1_CFG2
ADC_CH2_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_CH2_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG1_CFG3
ADC_CH2_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_CH2_theACLK__INDEX EQU 0x01
ADC_CH2_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_CH2_theACLK__PM_ACT_MSK EQU 0x02
ADC_CH2_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_CH2_theACLK__PM_STBY_MSK EQU 0x02

/* ADC_POT */
ADC_POT_DEC__COHER EQU CYREG_DEC_COHER
ADC_POT_DEC__CR EQU CYREG_DEC_CR
ADC_POT_DEC__DR1 EQU CYREG_DEC_DR1
ADC_POT_DEC__DR2 EQU CYREG_DEC_DR2
ADC_POT_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_POT_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_POT_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_POT_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_POT_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_POT_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_POT_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_POT_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_POT_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_POT_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_POT_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_POT_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_POT_DEC__PM_ACT_MSK EQU 0x01
ADC_POT_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_POT_DEC__PM_STBY_MSK EQU 0x01
ADC_POT_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_POT_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_POT_DEC__SR EQU CYREG_DEC_SR
ADC_POT_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_POT_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_POT_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_POT_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_POT_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_POT_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_POT_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_POT_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_POT_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_POT_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_POT_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_POT_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_POT_DSM__CLK EQU CYREG_DSM0_CLK
ADC_POT_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_POT_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_POT_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_POT_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_POT_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_POT_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_POT_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_POT_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_POT_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_POT_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_POT_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_POT_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_POT_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_POT_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_POT_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_POT_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_POT_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_POT_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_POT_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_POT_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_POT_DSM__MISC EQU CYREG_DSM0_MISC
ADC_POT_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_POT_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_POT_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_POT_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_POT_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_POT_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_POT_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_POT_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_POT_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_POT_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_POT_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_POT_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_POT_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_POT_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_POT_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_POT_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_POT_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_POT_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_POT_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_POT_Ext_CP_Clk__INDEX EQU 0x00
ADC_POT_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_POT_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_POT_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_POT_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_POT_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_POT_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_POT_IRQ__INTC_MASK EQU 0x20000000
ADC_POT_IRQ__INTC_NUMBER EQU 29
ADC_POT_IRQ__INTC_PRIOR_NUM EQU 7
ADC_POT_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_POT_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_POT_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_POT_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG2_CFG0
ADC_POT_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG2_CFG1
ADC_POT_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG2_CFG2
ADC_POT_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_POT_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG2_CFG3
ADC_POT_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_POT_theACLK__INDEX EQU 0x02
ADC_POT_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_POT_theACLK__PM_ACT_MSK EQU 0x04
ADC_POT_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_POT_theACLK__PM_STBY_MSK EQU 0x04

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

/* Timer_1 */
Timer_1_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_1_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
Timer_1_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_1_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_1_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_1_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_1_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_1_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB12_MSK
Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB12_ST
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB10_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
Timer_1_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
Timer_1_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
Timer_1_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
Timer_1_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
Timer_1_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
Timer_1_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
Timer_1_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Timer_1_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
Timer_1_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
Timer_1_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
Timer_1_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Timer_1_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
Timer_1_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
Timer_1_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
Timer_1_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
Timer_1_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
Timer_1_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
Timer_1_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
Timer_1_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Timer_1_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
Timer_1_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
Timer_1_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
Timer_1_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
Timer_1_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B0_UDB12_A0
Timer_1_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B0_UDB12_A1
Timer_1_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
Timer_1_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B0_UDB12_D0
Timer_1_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B0_UDB12_D1
Timer_1_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Timer_1_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
Timer_1_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B0_UDB12_F0
Timer_1_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B0_UDB12_F1

/* isr_pot */
isr_pot__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_pot__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_pot__INTC_MASK EQU 0x100
isr_pot__INTC_NUMBER EQU 8
isr_pot__INTC_PRIOR_NUM EQU 7
isr_pot__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
isr_pot__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_pot__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x000001C3
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x0000003F
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
