#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Apr 13 23:08:37 2020
# Process ID: 21291
# Current directory: /media/sf_XilinxUbuntuVMShare/RP_LockInPILD/rp_lock-in_pid_src/lock_in+pid/fpga_project
# Command line: vivado redpitaya.xpr
# Log file: /media/sf_XilinxUbuntuVMShare/RP_LockInPILD/rp_lock-in_pid_src/lock_in+pid/fpga_project/vivado.log
# Journal file: /media/sf_XilinxUbuntuVMShare/RP_LockInPILD/rp_lock-in_pid_src/lock_in+pid/fpga_project/vivado.jou
#-----------------------------------------------------------
start_gui
open_project redpitaya.xpr
INFO: [Project 1-313] Project file moved from '/home/ise/XilinxISE_VM/RedPitaya-master/fpga/prj/v0.94/project' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'brd'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 5883.070 ; gain = 110.289 ; free physical = 5617 ; free virtual = 14204
update_compile_order -fileset sources_1
reset_run system_axi_protocol_converter_0_0_synth_1
reset_run system_proc_sys_reset_0_synth_1
reset_run system_processing_system7_0_synth_1
reset_run system_xadc_0_synth_1
reset_run system_xlconstant_0_synth_1
reset_run synth_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 13 23:11:13 2020...
