

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Fri Apr 16 02:29:28 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:          272
LUT:            640
FF:             906
DSP:              1
BRAM:             0
SRL:              5
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    5.097
CP achieved post-implementation:    6.895
Timing met
