m255
K4
z2
!s11f vlog 2019.2 2019.04, Apr 17 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dG:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/simulation/modelsim
T_opt
!s110 1649920174
VFmzbczI@;O37Umd@Oe]X93
04 16 4 work TB_SDRAM_VGA_PIC fast 0
=1-002b67689534-6257c8ad-1da-d964
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;2019.2;69
vCLK_GEN
Z2 !s110 1649920172
!i10b 1
!s100 l4oIIYUJmAV_HP;[8]>C02
!s11b Sa>=@Xn>?4TE@A8EmQ2;d2
ITmRZH5FQP[[4[2:aDA@H70
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1649837294
8G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/ip_core/clk_gen/CLK_GEN.v
FG:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/ip_core/clk_gen/CLK_GEN.v
Z4 L0 40
Z5 OL;L;2019.2;69
r1
!s85 0
31
Z6 !s108 1649920172.000000
!s107 G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/ip_core/clk_gen/CLK_GEN.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/ip_core/clk_gen|G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/ip_core/clk_gen/CLK_GEN.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/ip_core/clk_gen -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
n@c@l@k_@g@e@n
vCLK_GEN_altpll
R2
!i10b 1
!s100 OfzYCRObEB92Q1PjdC8NV0
!s11b <nMhbm8;EI<?Mn<T=WTE=0
IbD@K4M1WFSWE]O75b@IhD2
R3
R0
w1649838796
8G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/clk_gen_altpll.v
FG:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/clk_gen_altpll.v
L0 31
R5
r1
!s85 0
31
R6
!s107 G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/clk_gen_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db|G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/clk_gen_altpll.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
n@c@l@k_@g@e@n_altpll
vSDRAM
R2
!i10b 1
!s100 z:TaRR7icA2LfYFKZIWE43
!s11b ^Te`<AhImfjEkD1bP^Xj]0
I]NkoH`74mC4a=M<LKJY2;1
R3
R0
w1649863824
8G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM.v
FG:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM.v
L0 1
R5
r1
!s85 0
31
R6
!s107 G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL|G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM.v|
!i113 0
R7
Z8 !s92 -vlog01compat -work work +incdir+G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
n@s@d@r@a@m
vSDRAM_ARBIT
R2
!i10b 1
!s100 nQR;amjG?85TCmW@aDH3z1
!s11b ^K0AH6DUL?03QQF5f:4WR3
IBjci6Uhz82h4oG`^XGO_60
R3
R0
w1649663105
8G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_ARBIT.v
FG:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_ARBIT.v
L0 1
R5
r1
!s85 0
31
Z9 !s108 1649920171.000000
!s107 G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_ARBIT.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL|G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_ARBIT.v|
!i113 0
R7
R8
R1
n@s@d@r@a@m_@a@r@b@i@t
vSDRAM_AREF
Z10 !s110 1649920171
!i10b 1
!s100 YJC>KjR=>]m`UaeWEl;`^3
!s11b <c@RcaTl@<hgiTz4BWGKe0
I<XkD8LDDkEX_=Qaj`E8bl3
R3
R0
w1649336210
8G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_AREF.v
FG:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_AREF.v
L0 1
R5
r1
!s85 0
31
R9
!s107 G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_AREF.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL|G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_AREF.v|
!i113 0
R7
R8
R1
n@s@d@r@a@m_@a@r@e@f
vSDRAM_CTRL
R10
!i10b 1
!s100 A3c>Cae@VDSGA:OEKzn`m3
!s11b 2Hm5z5U>c_7[_MTfc0[012
Io705?INDgIm[PHz[9;BFa2
R3
R0
w1649665624
8G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_CTRL.v
FG:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_CTRL.v
L0 1
R5
r1
!s85 0
31
R9
!s107 G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_CTRL.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL|G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_CTRL.v|
!i113 0
R7
R8
R1
n@s@d@r@a@m_@c@t@r@l
vsdram_fifo
R10
!i10b 1
!s100 hhE1cVn7nG2EBOjfB55;h3
!s11b D[C@Z8a6in>A?[TzdF`KV2
I8Vn3B^h<>QB?WGGhR9J9<0
R3
R0
w1649918707
8G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/ip_core/sdram_fifo/sdram_fifo.v
FG:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/ip_core/sdram_fifo/sdram_fifo.v
R4
R5
r1
!s85 0
31
R9
!s107 G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/ip_core/sdram_fifo/sdram_fifo.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/ip_core/sdram_fifo|G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/ip_core/sdram_fifo/sdram_fifo.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/ip_core/sdram_fifo -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vSDRAM_FIFO
R10
!i10b 1
!s100 hGG5Q^H4@O3nJY`M2fAOU2
!s11b YhBU@jLh@Hb3]okAjHPTo3
IT8c:XEkl0N;@GI;[WbJ=S2
R3
R0
w1649919442
8G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_FIFO.v
FG:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_FIFO.v
L0 2
R5
r1
!s85 0
31
R9
!s107 G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_FIFO.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL|G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_FIFO.v|
!i113 0
R7
R8
R1
n@s@d@r@a@m_@f@i@f@o
vSDRAM_INIT
R10
!i10b 1
!s100 MEf@48TR]eX:09^R4S_SZ2
!s11b [gYa74_^g]6FjFVozYLiE1
IHaK6M>Q<Z<7cDRhzXE?2M2
R3
R0
w1649335895
8G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_INIT.v
FG:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_INIT.v
L0 1
R5
r1
!s85 0
31
R9
!s107 G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_INIT.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL|G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_INIT.v|
!i113 0
R7
R8
R1
n@s@d@r@a@m_@i@n@i@t
vsdram_model_plus
R2
!i10b 1
!s100 <4K<]MgN]NM^EOiRTBVMS3
!s11b 1JJdL]?La2^A=mX3A@XN71
IA9eHGOkMU<PUBai4Cn2Oo0
R3
R0
w1616823549
8G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/../sim/sdram_model_plus.v
FG:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/../sim/sdram_model_plus.v
L0 56
R5
r1
!s85 0
31
R6
!s107 G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/../sim/sdram_model_plus.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/../sim|G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/../sim/sdram_model_plus.v|
!i113 0
R7
Z11 !s92 -vlog01compat -work work +incdir+G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vSDRAM_RD
R10
!i10b 1
!s100 l9=Fm04@lBn6c;Pi<o:?73
!s11b TiOiNdUmUfD`zc59nniYB1
ICVBm26KoRCmb?ZNof7W4V2
R3
R0
w1649667223
8G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_RD.v
FG:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_RD.v
L0 1
R5
r1
!s85 0
31
R9
!s107 G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_RD.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL|G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_RD.v|
!i113 0
R7
R8
R1
n@s@d@r@a@m_@r@d
vSDRAM_VGA_PIC
R10
!i10b 1
!s100 FIh?AJN^j]?aX4?Wg4b2R0
!s11b BS0`chX_JUI6Mc@XO73FG2
I=i[kVNJjX@c[:4Dg5:ll12
R3
R0
w1649918373
8G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_VGA_PIC.v
FG:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_VGA_PIC.v
L0 1
R5
r1
!s85 0
31
R9
!s107 G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_VGA_PIC.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL|G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_VGA_PIC.v|
!i113 0
R7
R8
R1
n@s@d@r@a@m_@v@g@a_@p@i@c
vSDRAM_WR
R10
!i10b 1
!s100 ]n=7EDhD5Z8AESjcSah_K2
!s11b BZ3Y8l>hOHL28QL]F][Rb2
IR6f2cMd2jz7_UAkXSBm@S1
R3
R0
w1649404112
8G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_WR.v
FG:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_WR.v
L0 1
R5
r1
!s85 0
31
R9
!s107 G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_WR.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL|G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_WR.v|
!i113 0
R7
R8
R1
n@s@d@r@a@m_@w@r
vTB_SDRAM_VGA_PIC
R2
!i10b 1
!s100 0T]NUkfgRd<XogN1obK6B1
!s11b XnZPPz;_AM[bT111;lM9c1
IYI_7Za[lVGZ1Je4aKeVgW0
R3
R0
w1649847316
8G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/../sim/TB_SDRAM_VGA_PIC.v
FG:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/../sim/TB_SDRAM_VGA_PIC.v
L0 2
R5
r1
!s85 0
31
R6
!s107 G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/../sim/TB_SDRAM_VGA_PIC.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/../sim|G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/../sim/TB_SDRAM_VGA_PIC.v|
!i113 0
R7
R11
R1
n@t@b_@s@d@r@a@m_@v@g@a_@p@i@c
vuart_rx
R10
!i10b 1
!s100 k6R_fE84oMoJX_`@le;hC3
!s11b 9P8k0F;1oSI_d]b`<DBKC1
I1QD9_JMm6MY[4:UMKYm:d3
R3
R0
w1649850734
8G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/uart_rx.v
FG:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/uart_rx.v
L0 1
R5
r1
!s85 0
31
R9
!s107 G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/uart_rx.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL|G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/uart_rx.v|
!i113 0
R7
R8
R1
vVGA_CTRL
R10
!i10b 1
!s100 1Lg0bgE>ZBX_Q:X^J6m151
!s11b b;fRA21@<4`DZmeaEoWfJ2
IKT0a:i3NY@?;T2]Qad@d50
R3
R0
w1649767042
8G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/VGA_CTRL.v
FG:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/VGA_CTRL.v
L0 1
R5
r1
!s85 0
31
R9
!s107 G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/VGA_CTRL.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL|G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/VGA_CTRL.v|
!i113 0
R7
R8
R1
n@v@g@a_@c@t@r@l
