// Registers
val bool_reg = RegInit(true.B)
val uint_reg = RegInit(0.U(log2Ceil(x)).W)

// Control
when (...){
  //...
}.otherwise {
  //...
}


