5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (rshift3.vcd) 2 -o (rshift3.cdd) 2 -v (rshift3.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 rshift3.v 10 29 1
2 1 3d 14 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 12 107000b 1 0 63 0 64 17 0 ffffffff 0 0 88888888 0 0 ffffffff 0 0 88888888 0
4 1 14 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 rshift3.v 0 18 1
2 2 0 15 50049 1 21000 0 0 64 16 aaaaaaaa 66666666 aaaaaaaa 66666666
2 3 1 15 10001 0 1410 0 0 64 1 a
2 4 37 15 10049 1 12 2 3
2 5 0 16 20002 1 1008 0 0 32 48 5 0
2 6 2c 16 10002 2 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 0 17 a000a 1 1008 0 0 32 48 1 0
2 8 1 17 50005 1 1010 0 0 64 1 a
2 9 10 17 5000a 1 1010 7 8 64 18 0 ffffffff 88888888 44444444 0 0 0 ffffffff 88888888 44444444 0 0
2 10 1 17 10001 0 1410 0 0 64 1 a
2 11 37 17 1000a 1 32 9 10
4 4 15 1 11 6 6 4
4 6 16 1 0 11 0 4
4 11 17 1 0 0 0 4
3 1 main.$u1 "main.$u1" 0 rshift3.v 0 27 1
