# 4_bit_synchronous_counter
4-bit synchronous counter design with a simple Verilog testbench
