#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Apr 27 18:03:10 2022
# Process ID: 13226
# Current directory: /home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vivado_synth
# Command line: vivado -mode batch -source bitgen.basys3.tcl
# Log file: /home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vivado_synth/vivado.log
# Journal file: /home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vivado_synth/vivado.jou
#-----------------------------------------------------------
source bitgen.basys3.tcl
# read_vhdl -library ahir_ieee_proposed ../vhdl_libs/aHiR_ieee_proposed.vhdl
# read_vhdl -library ahir ../vhdl_libs/ahir.vhdl
# read_vhdl -library simpleUartLib ../misc_vhdl/lib/simpleUartLib.vhdl
# read_vhdl -library RtUart ../misc_vhdl/lib/RtUart.vhdl
# read_vhdl -library work ../ahir/ahir_system_global_package.vhdl
# read_vhdl -library work ../ahir/ahir_system.vhdl
# read_vhdl ../toplevel/fpga_top.vhdl
# read_xdc ../constraint/basys3.xdc
# synth_design -fsm_extraction off -top fpga_top -part xc7a35tcpg236-3
Command: synth_design -fsm_extraction off -top fpga_top -part xc7a35tcpg236-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-3
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13240 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1684.941 ; gain = 153.715 ; free physical = 2386 ; free virtual = 43438
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fpga_top' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/toplevel/fpga_top.vhdl:22]
INFO: [Synth 8-3491] module 'ahir_system' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/ahir/ahir_system.vhdl:426' bound to instance 'ahir_inst' of component 'ahir_system' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/toplevel/fpga_top.vhdl:74]
INFO: [Synth 8-638] synthesizing module 'ahir_system' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/ahir/ahir_system.vhdl:438]
	Parameter tag_length bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'ping_daemon' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/ahir/ahir_system.vhdl:21' bound to instance 'ping_daemon_instance' of component 'ping_daemon' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/ahir/ahir_system.vhdl:479]
INFO: [Synth 8-638] synthesizing module 'ping_daemon' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/ahir/ahir_system.vhdl:41]
	Parameter tag_length bound to: 2 - type: integer 
	Parameter name bound to: ping_daemon_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'UnloadBuffer' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21550' bound to instance 'in_buffer' of component 'UnloadBuffer' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/ahir/ahir_system.vhdl:78]
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
	Parameter name bound to: ping_daemon_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
	Parameter name bound to: ping_daemon_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 2 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'UnloadRegister' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30051' bound to instance 'ulReg' of component 'UnloadRegister' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21706]
INFO: [Synth 8-638] synthesizing module 'UnloadRegister' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
	Parameter name bound to: ping_daemon_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 2 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister' (1#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer' (2#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-3491] module 'generic_join' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13441' bound to instance 'gj_in_buffer_unload_req_symbol_join' of component 'generic_join' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/ahir/ahir_system.vhdl:102]
INFO: [Synth 8-638] synthesizing module 'generic_join' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13340' bound to instance 'dly' of component 'control_delay_element' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13466]
INFO: [Synth 8-638] synthesizing module 'control_delay_element' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element' (3#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-pI-1 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14812' bound to instance 'pI' of component 'place_with_bypass' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13468]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass' (4#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13340' bound to instance 'dly' of component 'control_delay_element' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13466]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1' (4#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-pI-2 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14812' bound to instance 'pI' of component 'place_with_bypass' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13468]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized1' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized1' (4#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
INFO: [Synth 8-256] done synthesizing module 'generic_join' (5#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter name bound to: ping_daemon_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'ReceiveBuffer' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:27963' bound to instance 'out_buffer' of component 'ReceiveBuffer' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/ahir/ahir_system.vhdl:108]
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:27975]
	Parameter name bound to: ping_daemon_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ping_daemon_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'PipeBase' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17722' bound to instance 'bufPipe' of component 'PipeBase' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:27994]
INFO: [Synth 8-638] synthesizing module 'PipeBase' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17745]
	Parameter name bound to: ping_daemon_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ping_daemon_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'QueueBase' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:18133' bound to instance 'queue' of component 'QueueBase' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17866]
INFO: [Synth 8-638] synthesizing module 'QueueBase' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:18146]
	Parameter name bound to: ping_daemon_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase' (6#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:18146]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17778]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17785]
INFO: [Synth 8-256] done synthesizing module 'PipeBase' (7#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17745]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer' (8#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:27975]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
INFO: [Synth 8-3491] module 'generic_join' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13441' bound to instance 'gj_out_buffer_write_req_symbol_join' of component 'generic_join' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/ahir/ahir_system.vhdl:130]
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized1' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13340' bound to instance 'dly' of component 'control_delay_element' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13466]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized3' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized3' (8#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-pI-1 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14812' bound to instance 'pI' of component 'place_with_bypass' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13468]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized3' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized3' (8#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13340' bound to instance 'dly' of component 'control_delay_element' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13466]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized5' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized5' (8#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-pI-2 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14812' bound to instance 'pI' of component 'place_with_bypass' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13468]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized5' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized5' (8#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13340' bound to instance 'dly' of component 'control_delay_element' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13466]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized7' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized7' (8#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-pI-3 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14812' bound to instance 'pI' of component 'place_with_bypass' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13468]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized7' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-pI-3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized7' (8#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized1' (8#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter name bound to: tag-interlock-buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 2 - type: integer 
	Parameter out_data_width bound to: 2 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter cut_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'InterlockBuffer' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26842' bound to instance 'tagIlock' of component 'InterlockBuffer' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/ahir/ahir_system.vhdl:140]
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26859]
	Parameter name bound to: tag-interlock-buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 2 - type: integer 
	Parameter out_data_width bound to: 2 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter cut_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter name bound to: tag-interlock-buffer buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'UnloadBuffer' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21550' bound to instance 'buf' of component 'UnloadBuffer' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26955]
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized1' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
	Parameter name bound to: tag-interlock-buffer buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
	Parameter name bound to: tag-interlock-buffer buffer -unload-register - type: string 
	Parameter data_width bound to: 2 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'UnloadRegister' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30051' bound to instance 'ulReg' of component 'UnloadRegister' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21706]
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized1' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
	Parameter name bound to: tag-interlock-buffer buffer -unload-register - type: string 
	Parameter data_width bound to: 2 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized1' (8#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized1' (8#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer' (9#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26859]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-3491] module 'generic_join' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13441' bound to instance 'gj_tag_ilock_write_req_symbol_join' of component 'generic_join' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/ahir/ahir_system.vhdl:162]
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized3' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter name bound to: tag_ilock_write_req_symbol_join-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13340' bound to instance 'dly' of component 'control_delay_element' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13466]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized9' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: tag_ilock_write_req_symbol_join-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized9' (9#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join-placegen-pI-1 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14812' bound to instance 'pI' of component 'place_with_bypass' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13468]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized9' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized9' (9#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter name bound to: tag_ilock_write_req_symbol_join-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13340' bound to instance 'dly' of component 'control_delay_element' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13466]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized11' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: tag_ilock_write_req_symbol_join-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized11' (9#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join-placegen-pI-2 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14812' bound to instance 'pI' of component 'place_with_bypass' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13468]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized11' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized11' (9#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized3' (9#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'generic_join' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13441' bound to instance 'gj_tag_ilock_read_req_symbol_join' of component 'generic_join' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/ahir/ahir_system.vhdl:173]
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized5' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13340' bound to instance 'dly' of component 'control_delay_element' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13466]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized13' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized13' (9#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-pI-1 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14812' bound to instance 'pI' of component 'place_with_bypass' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13468]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized13' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized13' (9#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13340' bound to instance 'dly' of component 'control_delay_element' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13466]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized15' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized15' (9#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-pI-2 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14812' bound to instance 'pI' of component 'place_with_bypass' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13468]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized15' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized15' (9#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13340' bound to instance 'dly' of component 'control_delay_element' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13466]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized17' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized17' (9#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-pI-3 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14812' bound to instance 'pI' of component 'place_with_bypass' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13468]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized17' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-pI-3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized17' (9#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized5' (9#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter name bound to:  2_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13340' bound to instance 'ra_27_symbol_link_from_dp' of component 'control_delay_element' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/ahir/ahir_system.vhdl:220]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized19' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  2_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized19' (9#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  cr_31_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13340' bound to instance 'cr_31_symbol_link_to_dp' of component 'control_delay_element' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/ahir/ahir_system.vhdl:223]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized21' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  cr_31_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized21' (9#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  3_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13340' bound to instance 'ca_32_symbol_link_from_dp' of component 'control_delay_element' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/ahir/ahir_system.vhdl:239]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized23' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  3_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized23' (9#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_40_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13340' bound to instance 'req_40_symbol_link_to_dp' of component 'control_delay_element' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/ahir/ahir_system.vhdl:242]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized25' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_40_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized25' (9#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  4_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13340' bound to instance 'ack_41_symbol_link_from_dp' of component 'control_delay_element' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/ahir/ahir_system.vhdl:258]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized27' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  4_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized27' (9#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_45_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13340' bound to instance 'req_45_symbol_link_to_dp' of component 'control_delay_element' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/ahir/ahir_system.vhdl:261]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized29' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_45_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized29' (9#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  5_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13340' bound to instance 'ack_46_symbol_link_from_dp' of component 'control_delay_element' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/ahir/ahir_system.vhdl:279]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized31' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  5_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized31' (9#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  rr_26_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13340' bound to instance 'rr_26_symbol_link_to_dp' of component 'control_delay_element' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/ahir/ahir_system.vhdl:300]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized33' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  rr_26_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized33' (9#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: data_in_read_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'SplitGuardInterface' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:29004' bound to instance 'data_in_read_0_gI' of component 'SplitGuardInterface' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/ahir/ahir_system.vhdl:331]
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:29021]
	Parameter name bound to: data_in_read_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface' (10#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:29021]
	Parameter name bound to: data_in_read_0 - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter output_buffering bound to: 32'b00000000000000000000000000000001 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter no_arbitration bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'InputPortRevised' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26679' bound to instance 'data_in_read_0' of component 'InputPortRevised' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/ahir/ahir_system.vhdl:342]
INFO: [Synth 8-638] synthesizing module 'InputPortRevised' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26701]
	Parameter name bound to: data_in_read_0 - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter output_buffering bound to: 32'b00000000000000000000000000000001 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter name bound to: data_in_read_0-unload-reg - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 1 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'UnloadRegister' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30051' bound to instance 'ulreg' of component 'UnloadRegister' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26751]
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized3' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
	Parameter name bound to: data_in_read_0-unload-reg - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 1 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized3' (10#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
	Parameter name bound to: data_in_read_0-demux - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'InputPortLevel' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:16178' bound to instance 'demux' of component 'InputPortLevel' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26765]
INFO: [Synth 8-638] synthesizing module 'InputPortLevel' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:16197]
	Parameter name bound to: data_in_read_0-demux - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'InputPortLevel' (11#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:16197]
INFO: [Synth 8-256] done synthesizing module 'InputPortRevised' (12#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26701]
	Parameter name bound to: data_out_write_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 1 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'SplitGuardInterface' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:29004' bound to instance 'data_out_write_0_gI' of component 'SplitGuardInterface' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/ahir/ahir_system.vhdl:376]
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized1' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:29021]
	Parameter name bound to: data_out_write_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 1 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized1' (12#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:29021]
	Parameter name bound to: data_out - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter input_buffering bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-3491] module 'OutputPortRevised' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:27368' bound to instance 'data_out_write_0' of component 'OutputPortRevised' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/ahir/ahir_system.vhdl:387]
INFO: [Synth 8-638] synthesizing module 'OutputPortRevised' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:27387]
	Parameter name bound to: data_out - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter input_buffering bound to: 32'b00000000000000000000000000000000 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: data_out-rxB0 - type: string 
	Parameter buffer_size bound to: 0 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'ReceiveBuffer' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:27963' bound to instance 'rxB' of component 'ReceiveBuffer' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:27431]
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized1' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:27975]
	Parameter name bound to: data_out-rxB0 - type: string 
	Parameter buffer_size bound to: 0 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: data_out-rxB0-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 0 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'PipeBase' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17722' bound to instance 'bufPipe' of component 'PipeBase' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:27994]
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized1' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17745]
	Parameter name bound to: data_out-rxB0-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 0 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: data_out-rxB0-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 0 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'QueueBase' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:18133' bound to instance 'queue' of component 'QueueBase' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17866]
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized1' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:18146]
	Parameter name bound to: data_out-rxB0-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 0 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized1' (12#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:18146]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17778]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17785]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized1' (12#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17745]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized1' (12#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:27975]
	Parameter name bound to: data_out-mux - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'OutputPortLevel' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17470' bound to instance 'mux' of component 'OutputPortLevel' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:27455]
INFO: [Synth 8-638] synthesizing module 'OutputPortLevel' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17484]
	Parameter name bound to: data_out-mux - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter name bound to: data_out-mux-fairify - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'NobodyLeftBehind' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:16631' bound to instance 'fairify' of component 'NobodyLeftBehind' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17492]
INFO: [Synth 8-638] synthesizing module 'NobodyLeftBehind' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:16642]
	Parameter name bound to: data_out-mux-fairify - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NobodyLeftBehind' (13#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:16642]
INFO: [Synth 8-256] done synthesizing module 'OutputPortLevel' (14#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17484]
INFO: [Synth 8-256] done synthesizing module 'OutputPortRevised' (15#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:27387]
INFO: [Synth 8-256] done synthesizing module 'ping_daemon' (16#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/ahir/ahir_system.vhdl:41]
	Parameter use_delay bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'auto_run' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13175' bound to instance 'ping_daemon_auto_run' of component 'auto_run' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/ahir/ahir_system.vhdl:499]
INFO: [Synth 8-638] synthesizing module 'auto_run' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13186]
	Parameter use_delay bound to: 1 - type: bool 
INFO: [Synth 8-4471] merging register 'fin_req_reg' into 'start_req_reg' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13195]
WARNING: [Synth 8-6014] Unused sequential element fin_req_reg was removed.  [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13195]
INFO: [Synth 8-256] done synthesizing module 'auto_run' (17#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13186]
	Parameter name bound to: pipe data_in - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 2 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'PipeBase' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17722' bound to instance 'data_in_Pipe' of component 'PipeBase' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/ahir/ahir_system.vhdl:500]
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized3' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17745]
	Parameter name bound to: pipe data_in - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 2 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: pipe data_in-queue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'QueueBase' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:18133' bound to instance 'queue' of component 'QueueBase' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17866]
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized3' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:18146]
	Parameter name bound to: pipe data_in-queue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
	Parameter name bound to: pipe data_in-queue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'SynchResetRegisterUnsigned' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21174' bound to instance 'rdpReg' of component 'SynchResetRegisterUnsigned' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:18245]
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21182]
	Parameter name bound to: pipe data_in-queue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned' (18#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21182]
INFO: [Synth 8-3491] module 'QueueEmptyFullLogic' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:18685' bound to instance 'fe_logic' of component 'QueueEmptyFullLogic' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:18259]
INFO: [Synth 8-638] synthesizing module 'QueueEmptyFullLogic' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:18691]
INFO: [Synth 8-256] done synthesizing module 'QueueEmptyFullLogic' (19#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:18691]
	Parameter name bound to: pipe data_in-queue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'SynchResetRegisterUnsigned' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21174' bound to instance 'wrpReg' of component 'SynchResetRegisterUnsigned' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:18265]
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized1' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21182]
	Parameter name bound to: pipe data_in-queue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized1' (19#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21182]
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized3' (19#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:18146]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17778]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17785]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized3' (19#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17745]
	Parameter name bound to: pipe data_out - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 2 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'PipeBase' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17722' bound to instance 'data_out_Pipe' of component 'PipeBase' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/ahir/ahir_system.vhdl:521]
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized5' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17745]
	Parameter name bound to: pipe data_out - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 2 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: pipe data_out-queue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'QueueBase' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:18133' bound to instance 'queue' of component 'QueueBase' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17866]
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized5' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:18146]
	Parameter name bound to: pipe data_out-queue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
	Parameter name bound to: pipe data_out-queue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'SynchResetRegisterUnsigned' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21174' bound to instance 'rdpReg' of component 'SynchResetRegisterUnsigned' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:18245]
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized3' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21182]
	Parameter name bound to: pipe data_out-queue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized3' (19#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21182]
INFO: [Synth 8-3491] module 'QueueEmptyFullLogic' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:18685' bound to instance 'fe_logic' of component 'QueueEmptyFullLogic' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:18259]
	Parameter name bound to: pipe data_out-queue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'SynchResetRegisterUnsigned' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21174' bound to instance 'wrpReg' of component 'SynchResetRegisterUnsigned' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:18265]
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized5' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21182]
	Parameter name bound to: pipe data_out-queue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized5' (19#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21182]
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized5' (19#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:18146]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17778]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17785]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized5' (19#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17745]
INFO: [Synth 8-256] done synthesizing module 'ahir_system' (20#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/ahir/ahir_system.vhdl:438]
INFO: [Synth 8-3491] module 'configurable_self_tuning_uart' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:4051' bound to instance 'uart_inst' of component 'configurable_self_tuning_uart' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/toplevel/fpga_top.vhdl:84]
INFO: [Synth 8-638] synthesizing module 'configurable_self_tuning_uart' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:4069]
INFO: [Synth 8-3491] module 'rt_clock_counter' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:47' bound to instance 'rt_ctr_inst' of component 'rt_clock_counter' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:4106]
INFO: [Synth 8-638] synthesizing module 'rt_clock_counter' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:58]
INFO: [Synth 8-256] done synthesizing module 'rt_clock_counter' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:58]
INFO: [Synth 8-3491] module 'baud_control_calculator' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:3724' bound to instance 'bcc_inst' of component 'baud_control_calculator' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:4117]
INFO: [Synth 8-638] synthesizing module 'baud_control_calculator' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:3735]
	Parameter tag_length bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'baudControlCalculatorDaemon' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:164' bound to instance 'baudControlCalculatorDaemon_instance' of component 'baudControlCalculatorDaemon' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:3872]
INFO: [Synth 8-638] synthesizing module 'baudControlCalculatorDaemon' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:203]
	Parameter tag_length bound to: 2 - type: integer 
	Parameter name bound to: baudControlCalculatorDaemon_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'UnloadBuffer' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21550' bound to instance 'in_buffer' of component 'UnloadBuffer' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:313]
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized3' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
	Parameter name bound to: baudControlCalculatorDaemon_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
	Parameter name bound to: baudControlCalculatorDaemon_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 2 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'UnloadRegister' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30051' bound to instance 'ulReg' of component 'UnloadRegister' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21706]
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized5' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
	Parameter name bound to: baudControlCalculatorDaemon_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 2 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized5' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized3' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-3491] module 'generic_join' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13441' bound to instance 'gj_in_buffer_unload_req_symbol_join' of component 'generic_join' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:337]
	Parameter name bound to: baudControlCalculatorDaemon_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'ReceiveBuffer' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:27963' bound to instance 'out_buffer' of component 'ReceiveBuffer' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:343]
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized3' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:27975]
	Parameter name bound to: baudControlCalculatorDaemon_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: baudControlCalculatorDaemon_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'PipeBase' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17722' bound to instance 'bufPipe' of component 'PipeBase' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:27994]
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized7' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17745]
	Parameter name bound to: baudControlCalculatorDaemon_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: baudControlCalculatorDaemon_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'QueueBase' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:18133' bound to instance 'queue' of component 'QueueBase' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17866]
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized7' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:18146]
	Parameter name bound to: baudControlCalculatorDaemon_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized7' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:18146]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17778]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17785]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized7' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17745]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized3' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:27975]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
INFO: [Synth 8-3491] module 'generic_join' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13441' bound to instance 'gj_out_buffer_write_req_symbol_join' of component 'generic_join' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:365]
	Parameter name bound to: tag-interlock-buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 2 - type: integer 
	Parameter out_data_width bound to: 2 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter cut_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'InterlockBuffer' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26842' bound to instance 'tagIlock' of component 'InterlockBuffer' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:375]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-3491] module 'generic_join' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13441' bound to instance 'gj_tag_ilock_write_req_symbol_join' of component 'generic_join' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:397]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'generic_join' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13441' bound to instance 'gj_tag_ilock_read_req_symbol_join' of component 'generic_join' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:408]
	Parameter name bound to:  req_308_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13340' bound to instance 'req_308_symbol_link_to_dp' of component 'control_delay_element' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:431]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized35' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_308_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized35' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  1_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13340' bound to instance 'ack_309_symbol_link_from_dp' of component 'control_delay_element' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:447]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized37' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  1_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized37' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_313_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13340' bound to instance 'req_313_symbol_link_to_dp' of component 'control_delay_element' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:450]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized39' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_313_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized39' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  2_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13340' bound to instance 'ack_314_symbol_link_from_dp' of component 'control_delay_element' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:470]
	Parameter name bound to:  4_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13340' bound to instance 'ack_344_symbol_link_from_dp' of component 'control_delay_element' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:491]
	Parameter name bound to:  5_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13340' bound to instance 'ack_349_symbol_link_from_dp' of component 'control_delay_element' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:527]
	Parameter name bound to:  branch_req_373_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13340' bound to instance 'branch_req_373_symbol_link_to_dp' of component 'control_delay_element' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:530]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized41' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  branch_req_373_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized41' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  6_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13340' bound to instance 'if_choice_transition_378_symbol_link_from_dp' of component 'control_delay_element' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:545]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized43' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  6_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized43' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  7_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13340' bound to instance 'else_choice_transition_382_symbol_link_from_dp' of component 'control_delay_element' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:562]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized45' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  7_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized45' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  8_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13340' bound to instance 'ra_395_symbol_link_from_dp' of component 'control_delay_element' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:574]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized47' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  8_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized47' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  9_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13340' bound to instance 'ca_400_symbol_link_from_dp' of component 'control_delay_element' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:588]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized49' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  9_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized49' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  10_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13340' bound to instance 'ra_409_symbol_link_from_dp' of component 'control_delay_element' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:600]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized51' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  10_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized51' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  11_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13340' bound to instance 'ca_414_symbol_link_from_dp' of component 'control_delay_element' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:614]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized53' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  11_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized53' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  crr_422_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13340' bound to instance 'crr_422_symbol_link_to_dp' of component 'control_delay_element' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:628]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized55' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  crr_422_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized55' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_12 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'generic_join' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13441' bound to instance 'gj_baudControlCalculatorDaemon_cp_element_group_12' of component 'generic_join' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:639]
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized8' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_12 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_12-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13340' bound to instance 'dly' of component 'control_delay_element' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13466]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized57' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_12-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized57' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_12-placegen-pI-1 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14812' bound to instance 'pI' of component 'place_with_bypass' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13468]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized19' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_12-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized19' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_12-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13340' bound to instance 'dly' of component 'control_delay_element' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13466]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized59' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_12-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized59' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_12-placegen-pI-2 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14812' bound to instance 'pI' of component 'place_with_bypass' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13468]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized21' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_12-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized21' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized8' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter name bound to:  13_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13340' bound to instance 'cra_423_symbol_link_from_dp' of component 'control_delay_element' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:651]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized61' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  13_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized61' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  14_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13340' bound to instance 'cca_428_symbol_link_from_dp' of component 'control_delay_element' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:665]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized63' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  14_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized63' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  crr_436_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13340' bound to instance 'crr_436_symbol_link_to_dp' of component 'control_delay_element' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:679]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized65' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  crr_436_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized65' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_15 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized10' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_15 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_15-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized67' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_15-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized67' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_15-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized23' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_15-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized23' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_15-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized69' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_15-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized69' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_15-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized25' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_15-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized25' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized10' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter name bound to:  16_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized71' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  16_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized71' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  17_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized73' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  17_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized73' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  crr_450_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized75' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  crr_450_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized75' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_18 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized12' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_18 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_18-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized77' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_18-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized77' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_18-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized27' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_18-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized27' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_18-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized79' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_18-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized79' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_18-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized29' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_18-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized29' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized12' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter name bound to:  19_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized81' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  19_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized81' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  20_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized83' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  20_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized83' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  rr_464_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized85' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  rr_464_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized85' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_21 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized14' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_21 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_21-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized87' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_21-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized87' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_21-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized31' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_21-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized31' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_21-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized89' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_21-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized89' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_21-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized33' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_21-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized33' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized14' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter name bound to:  22_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized91' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  22_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized91' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  23_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized93' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  23_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized93' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  rr_478_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized95' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  rr_478_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized95' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_24 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized16' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_24 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_24-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized97' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_24-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized97' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_24-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized35' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_24-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized35' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_24-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized99' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_24-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized99' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_24-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized37' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: baudControlCalculatorDaemon_cp_element_group_24-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized37' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized16' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter name bound to:  25_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized101' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  25_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized101' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  26_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized103' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  26_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized103' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_492_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized105' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_492_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized105' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  27_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized107' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  27_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized107' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_497_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized109' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_497_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized109' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  28_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized111' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  28_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized111' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_509_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized113' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_509_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized113' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  29_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized115' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  29_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized115' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_514_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized117' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_514_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized117' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  30_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized119' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  30_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized119' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_343_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized121' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_343_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized121' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_348_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized123' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_348_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized123' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  rr_394_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized125' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  rr_394_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized125' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  cr_399_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized127' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  cr_399_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized127' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  rr_408_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized129' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  rr_408_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized129' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  cr_413_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized131' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  cr_413_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized131' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  ccr_427_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized133' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  ccr_427_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized133' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  ccr_441_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized135' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  ccr_441_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized135' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  ccr_455_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized137' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  ccr_455_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized137' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  cr_469_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized139' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  cr_469_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized139' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  cr_483_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized141' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  cr_483_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized141' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: W_clock_valid_135_inst - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 1 - type: integer 
	Parameter out_data_width bound to: 1 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter cut_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized2' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26859]
	Parameter name bound to: W_clock_valid_135_inst - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 1 - type: integer 
	Parameter out_data_width bound to: 1 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter cut_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter name bound to: W_clock_valid_135_inst buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 1 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized5' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
	Parameter name bound to: W_clock_valid_135_inst buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 1 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
	Parameter name bound to: W_clock_valid_135_inst buffer -unload-register - type: string 
	Parameter data_width bound to: 1 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized7' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
	Parameter name bound to: W_clock_valid_135_inst buffer -unload-register - type: string 
	Parameter data_width bound to: 1 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized7' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized5' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized2' (21#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26859]
	Parameter name bound to: if_stmt_138_branch - type: string 
	Parameter condition_width bound to: 1 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BranchBase' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:15191]
	Parameter name bound to: if_stmt_138_branch - type: string 
	Parameter condition_width bound to: 1 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
WARNING: [Synth 8-6014] Unused sequential element noBypass.c_reduce_reg was removed.  [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:15211]
INFO: [Synth 8-256] done synthesizing module 'BranchBase' (22#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:15191]
WARNING: [Synth 8-614] signal 'type_cast_182_wire_constant' is read in the process but is not in the sensitivity list [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:1149]
	Parameter name bound to: ApConcat_group_1_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized3' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:29021]
	Parameter name bound to: ApConcat_group_1_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized3' (22#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:29021]
	Parameter name bound to: ApConcat_group_1 - type: string 
	Parameter operator_id bound to: ApConcat - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 16 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 0 - type: integer 
	Parameter num_inputs bound to: 1 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 16'b0000000000000000 
	Parameter constant_width bound to: 16 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 1 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnsharedOperatorWithBuffering' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30379]
	Parameter name bound to: ApConcat_group_1 - type: string 
	Parameter operator_id bound to: ApConcat - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 16 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 0 - type: integer 
	Parameter num_inputs bound to: 1 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 16'b0000000000000000 
	Parameter constant_width bound to: 16 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 1 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApConcat_group_1-comb_block - type: string 
	Parameter operator_id bound to: ApConcat - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 16 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 0 - type: integer 
	Parameter num_inputs bound to: 1 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 16'b0000000000000000 
	Parameter constant_width bound to: 16 - type: integer 
	Parameter use_constant bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'GenericCombinationalOperator' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:15437]
	Parameter name bound to: ApConcat_group_1-comb_block - type: string 
	Parameter operator_id bound to: ApConcat - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 16 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 0 - type: integer 
	Parameter num_inputs bound to: 1 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 16'b0000000000000000 
	Parameter constant_width bound to: 16 - type: integer 
	Parameter use_constant bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'GenericCombinationalOperator' (23#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:15437]
	Parameter name bound to: ApConcat_group_1-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter cut_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized4' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26859]
	Parameter name bound to: ApConcat_group_1-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter cut_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter name bound to: ApConcat_group_1-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized7' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
	Parameter name bound to: ApConcat_group_1-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
	Parameter name bound to: ApConcat_group_1-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized9' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
	Parameter name bound to: ApConcat_group_1-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized9' (23#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized7' (23#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized4' (23#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26859]
INFO: [Synth 8-256] done synthesizing module 'UnsharedOperatorWithBuffering' (24#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30379]
	Parameter name bound to: ApConcat_group_2_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized5' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:29021]
	Parameter name bound to: ApConcat_group_2_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized5' (24#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:29021]
	Parameter name bound to: ApConcat_group_2 - type: string 
	Parameter operator_id bound to: ApConcat - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 20 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 12 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnsharedOperatorWithBuffering__parameterized1' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30379]
	Parameter name bound to: ApConcat_group_2 - type: string 
	Parameter operator_id bound to: ApConcat - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 20 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 12 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApConcat_group_2-comb_block - type: string 
	Parameter operator_id bound to: ApConcat - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 20 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 12 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'GenericCombinationalOperator__parameterized1' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:15437]
	Parameter name bound to: ApConcat_group_2-comb_block - type: string 
	Parameter operator_id bound to: ApConcat - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 20 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 12 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'GenericCombinationalOperator__parameterized1' (24#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:15437]
	Parameter name bound to: ApConcat_group_2-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter cut_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized6' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26859]
	Parameter name bound to: ApConcat_group_2-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter cut_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter name bound to: ApConcat_group_2-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized9' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
	Parameter name bound to: ApConcat_group_2-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
	Parameter name bound to: ApConcat_group_2-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized11' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
	Parameter name bound to: ApConcat_group_2-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized11' (24#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized9' (24#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized6' (24#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26859]
INFO: [Synth 8-256] done synthesizing module 'UnsharedOperatorWithBuffering__parameterized1' (24#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30379]
	Parameter name bound to: ApConcat_group_3_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized7' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:29021]
	Parameter name bound to: ApConcat_group_3_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized7' (24#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:29021]
	Parameter name bound to: ApConcat_group_3 - type: string 
	Parameter operator_id bound to: ApConcat - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 28 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 0 - type: integer 
	Parameter num_inputs bound to: 1 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 4'b0000 
	Parameter constant_width bound to: 4 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 1 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnsharedOperatorWithBuffering__parameterized3' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30379]
	Parameter name bound to: ApConcat_group_3 - type: string 
	Parameter operator_id bound to: ApConcat - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 28 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 0 - type: integer 
	Parameter num_inputs bound to: 1 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 4'b0000 
	Parameter constant_width bound to: 4 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 1 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApConcat_group_3-comb_block - type: string 
	Parameter operator_id bound to: ApConcat - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 28 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 0 - type: integer 
	Parameter num_inputs bound to: 1 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 4'b0000 
	Parameter constant_width bound to: 4 - type: integer 
	Parameter use_constant bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'GenericCombinationalOperator__parameterized3' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:15437]
	Parameter name bound to: ApConcat_group_3-comb_block - type: string 
	Parameter operator_id bound to: ApConcat - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 28 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 0 - type: integer 
	Parameter num_inputs bound to: 1 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 4'b0000 
	Parameter constant_width bound to: 4 - type: integer 
	Parameter use_constant bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'GenericCombinationalOperator__parameterized3' (24#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:15437]
	Parameter name bound to: ApConcat_group_3-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter cut_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized8' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26859]
	Parameter name bound to: ApConcat_group_3-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter cut_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter name bound to: ApConcat_group_3-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized11' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
	Parameter name bound to: ApConcat_group_3-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
	Parameter name bound to: ApConcat_group_3-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized13' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
	Parameter name bound to: ApConcat_group_3-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized13' (24#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized11' (24#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized8' (24#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26859]
INFO: [Synth 8-256] done synthesizing module 'UnsharedOperatorWithBuffering__parameterized3' (24#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30379]
	Parameter name bound to: ApIntSub_group_5_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized9' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:29021]
	Parameter name bound to: ApIntSub_group_5_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized9' (24#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:29021]
	Parameter name bound to: ApIntSub_group_5 - type: string 
	Parameter operator_id bound to: ApIntSub - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnsharedOperatorWithBuffering__parameterized5' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30379]
	Parameter name bound to: ApIntSub_group_5 - type: string 
	Parameter operator_id bound to: ApIntSub - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntSub_group_5-comb_block - type: string 
	Parameter operator_id bound to: ApIntSub - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'GenericCombinationalOperator__parameterized5' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:15437]
	Parameter name bound to: ApIntSub_group_5-comb_block - type: string 
	Parameter operator_id bound to: ApIntSub - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'GenericCombinationalOperator__parameterized5' (24#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:15437]
	Parameter name bound to: ApIntSub_group_5-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter cut_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized10' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26859]
	Parameter name bound to: ApIntSub_group_5-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter cut_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter name bound to: ApIntSub_group_5-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized13' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
	Parameter name bound to: ApIntSub_group_5-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
	Parameter name bound to: ApIntSub_group_5-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized15' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
	Parameter name bound to: ApIntSub_group_5-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized15' (24#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized13' (24#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized10' (24#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26859]
INFO: [Synth 8-256] done synthesizing module 'UnsharedOperatorWithBuffering__parameterized5' (24#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30379]
	Parameter name bound to: BAUD_CONTROL_WORD_SIG_write_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 1 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized11' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:29021]
	Parameter name bound to: BAUD_CONTROL_WORD_SIG_write_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 1 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized11' (24#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:29021]
	Parameter name bound to: BAUD_CONTROL_WORD_SIG - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter input_buffering bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'OutputPortRevised__parameterized1' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:27387]
	Parameter name bound to: BAUD_CONTROL_WORD_SIG - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter input_buffering bound to: 32'b00000000000000000000000000000000 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: BAUD_CONTROL_WORD_SIG-rxB0 - type: string 
	Parameter buffer_size bound to: 0 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized5' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:27975]
	Parameter name bound to: BAUD_CONTROL_WORD_SIG-rxB0 - type: string 
	Parameter buffer_size bound to: 0 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: BAUD_CONTROL_WORD_SIG-rxB0-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 0 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized9' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17745]
	Parameter name bound to: BAUD_CONTROL_WORD_SIG-rxB0-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 0 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: BAUD_CONTROL_WORD_SIG-rxB0-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 0 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized9' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:18146]
	Parameter name bound to: BAUD_CONTROL_WORD_SIG-rxB0-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 0 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized9' (24#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:18146]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17778]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17785]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized9' (24#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17745]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized5' (24#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:27975]
	Parameter name bound to: BAUD_CONTROL_WORD_SIG-mux - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'OutputPortLevel__parameterized1' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17484]
	Parameter name bound to: BAUD_CONTROL_WORD_SIG-mux - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter name bound to: BAUD_CONTROL_WORD_SIG-mux-fairify - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'NobodyLeftBehind__parameterized1' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:16642]
	Parameter name bound to: BAUD_CONTROL_WORD_SIG-mux-fairify - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NobodyLeftBehind__parameterized1' (24#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:16642]
INFO: [Synth 8-256] done synthesizing module 'OutputPortLevel__parameterized1' (24#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17484]
INFO: [Synth 8-256] done synthesizing module 'OutputPortRevised__parameterized1' (24#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:27387]
	Parameter name bound to: BAUD_CONTROL_WORD_VALID_write_1_gI - type: string 
	Parameter nreqs bound to: 2 - type: integer 
	Parameter buffering bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter use_guards bound to: 2'b00 
	Parameter sample_only bound to: 1 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized13' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:29021]
	Parameter name bound to: BAUD_CONTROL_WORD_VALID_write_1_gI - type: string 
	Parameter nreqs bound to: 2 - type: integer 
	Parameter buffering bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter use_guards bound to: 2'b00 
	Parameter sample_only bound to: 1 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized13' (24#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:29021]
	Parameter name bound to: BAUD_CONTROL_WORD_VALID - type: string 
	Parameter num_reqs bound to: 2 - type: integer 
	Parameter data_width bound to: 1 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter input_buffering bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'OutputPortRevised__parameterized3' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:27387]
	Parameter name bound to: BAUD_CONTROL_WORD_VALID - type: string 
	Parameter num_reqs bound to: 2 - type: integer 
	Parameter data_width bound to: 1 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter input_buffering bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: BAUD_CONTROL_WORD_VALID-rxB0 - type: string 
	Parameter buffer_size bound to: 0 - type: integer 
	Parameter data_width bound to: 1 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized7' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:27975]
	Parameter name bound to: BAUD_CONTROL_WORD_VALID-rxB0 - type: string 
	Parameter buffer_size bound to: 0 - type: integer 
	Parameter data_width bound to: 1 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: BAUD_CONTROL_WORD_VALID-rxB0-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 1 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 0 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized11' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17745]
	Parameter name bound to: BAUD_CONTROL_WORD_VALID-rxB0-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 1 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 0 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: BAUD_CONTROL_WORD_VALID-rxB0-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 0 - type: integer 
	Parameter data_width bound to: 1 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized11' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:18146]
	Parameter name bound to: BAUD_CONTROL_WORD_VALID-rxB0-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 0 - type: integer 
	Parameter data_width bound to: 1 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized11' (24#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:18146]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17778]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17785]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized11' (24#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17745]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized7' (24#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:27975]
	Parameter name bound to: BAUD_CONTROL_WORD_VALID-rxB1 - type: string 
	Parameter buffer_size bound to: 0 - type: integer 
	Parameter data_width bound to: 1 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized9' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:27975]
	Parameter name bound to: BAUD_CONTROL_WORD_VALID-rxB1 - type: string 
	Parameter buffer_size bound to: 0 - type: integer 
	Parameter data_width bound to: 1 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: BAUD_CONTROL_WORD_VALID-rxB1-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 1 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 0 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized13' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17745]
	Parameter name bound to: BAUD_CONTROL_WORD_VALID-rxB1-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 1 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 0 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: BAUD_CONTROL_WORD_VALID-rxB1-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 0 - type: integer 
	Parameter data_width bound to: 1 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized13' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:18146]
	Parameter name bound to: BAUD_CONTROL_WORD_VALID-rxB1-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 0 - type: integer 
	Parameter data_width bound to: 1 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized13' (24#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:18146]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17778]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17785]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized13' (24#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17745]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized9' (24#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:27975]
	Parameter name bound to: BAUD_CONTROL_WORD_VALID-mux - type: string 
	Parameter num_reqs bound to: 2 - type: integer 
	Parameter data_width bound to: 1 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'OutputPortLevel__parameterized3' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17484]
	Parameter name bound to: BAUD_CONTROL_WORD_VALID-mux - type: string 
	Parameter num_reqs bound to: 2 - type: integer 
	Parameter data_width bound to: 1 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter name bound to: BAUD_CONTROL_WORD_VALID-mux-fairify - type: string 
	Parameter num_reqs bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'NobodyLeftBehind__parameterized3' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:16642]
	Parameter name bound to: BAUD_CONTROL_WORD_VALID-mux-fairify - type: string 
	Parameter num_reqs bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NobodyLeftBehind__parameterized3' (24#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:16642]
INFO: [Synth 8-256] done synthesizing module 'OutputPortLevel__parameterized3' (24#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17484]
INFO: [Synth 8-256] done synthesizing module 'OutputPortRevised__parameterized3' (24#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:27387]
	Parameter name bound to: my_gcd_call_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized15' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:29021]
	Parameter name bound to: my_gcd_call_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized15' (24#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:29021]
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 64 - type: integer 
	Parameter owidth bound to: 64 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InputMuxWithBuffering' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26493]
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 64 - type: integer 
	Parameter owidth bound to: 64 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized11' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:27975]
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized15' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17745]
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized15' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:18146]
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized15' (24#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:18146]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17778]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17785]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized15' (24#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17745]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized11' (24#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:27975]
	Parameter name bound to: InputMuxWithBuffering-fairify - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'NobodyLeftBehind__parameterized5' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:16642]
	Parameter name bound to: InputMuxWithBuffering-fairify - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NobodyLeftBehind__parameterized5' (24#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:16642]
	Parameter name bound to: InputMuxWithBuffering-taggen - type: string 
	Parameter iwidth bound to: 1 - type: integer 
	Parameter owidth bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BinaryEncoder' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:15111]
	Parameter name bound to: InputMuxWithBuffering-taggen - type: string 
	Parameter iwidth bound to: 1 - type: integer 
	Parameter owidth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinaryEncoder' (25#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:15111]
INFO: [Synth 8-256] done synthesizing module 'InputMuxWithBuffering' (26#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26493]
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 32 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'OutputDeMuxBaseWithBuffering' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17284]
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 32 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: OutputDemuxBaseWithBuffering buffer 0 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized15' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
	Parameter name bound to: OutputDemuxBaseWithBuffering buffer 0 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
	Parameter name bound to: OutputDemuxBaseWithBuffering buffer 0-unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized17' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
	Parameter name bound to: OutputDemuxBaseWithBuffering buffer 0-unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized17' (26#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized15' (26#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
INFO: [Synth 8-256] done synthesizing module 'OutputDeMuxBaseWithBuffering' (27#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17284]
	Parameter name bound to: my_div_call_group_1_accessRegulator_0 - type: string 
	Parameter num_slots bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'access_regulator_base' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13002]
	Parameter name bound to: my_div_call_group_1_accessRegulator_0 - type: string 
	Parameter num_slots bound to: 1 - type: integer 
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_div_call_group_1_accessRegulator_0:req_place: - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized39' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_div_call_group_1_accessRegulator_0:req_place: - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized39' (27#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: my_div_call_group_1_accessRegulator_0:release_req_place: - type: string 
INFO: [Synth 8-638] synthesizing module 'place' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14701]
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: my_div_call_group_1_accessRegulator_0:release_req_place: - type: string 
INFO: [Synth 8-256] done synthesizing module 'place' (28#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14701]
INFO: [Synth 8-256] done synthesizing module 'access_regulator_base' (29#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13002]
	Parameter name bound to: my_div_call_group_1_accessRegulator_1 - type: string 
	Parameter num_slots bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'access_regulator_base__parameterized1' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13002]
	Parameter name bound to: my_div_call_group_1_accessRegulator_1 - type: string 
	Parameter num_slots bound to: 1 - type: integer 
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_div_call_group_1_accessRegulator_1:req_place: - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized41' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_div_call_group_1_accessRegulator_1:req_place: - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized41' (29#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: my_div_call_group_1_accessRegulator_1:release_req_place: - type: string 
INFO: [Synth 8-638] synthesizing module 'place__parameterized1' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14701]
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: my_div_call_group_1_accessRegulator_1:release_req_place: - type: string 
INFO: [Synth 8-256] done synthesizing module 'place__parameterized1' (29#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14701]
INFO: [Synth 8-256] done synthesizing module 'access_regulator_base__parameterized1' (29#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13002]
	Parameter name bound to: my_div_call_group_1_gI - type: string 
	Parameter nreqs bound to: 2 - type: integer 
	Parameter buffering bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter use_guards bound to: 2'b00 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized17' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:29021]
	Parameter name bound to: my_div_call_group_1_gI - type: string 
	Parameter nreqs bound to: 2 - type: integer 
	Parameter buffering bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter use_guards bound to: 2'b00 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized17' (29#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:29021]
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 128 - type: integer 
	Parameter owidth bound to: 64 - type: integer 
	Parameter twidth bound to: 2 - type: integer 
	Parameter nreqs bound to: 2 - type: integer 
	Parameter buffering bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InputMuxWithBuffering__parameterized1' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26493]
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 128 - type: integer 
	Parameter owidth bound to: 64 - type: integer 
	Parameter twidth bound to: 2 - type: integer 
	Parameter nreqs bound to: 2 - type: integer 
	Parameter buffering bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering-rxBuf-1 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized13' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:27975]
	Parameter name bound to: InputMuxWithBuffering-rxBuf-1 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering-rxBuf-1-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized17' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17745]
	Parameter name bound to: InputMuxWithBuffering-rxBuf-1-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering-rxBuf-1-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized17' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:18146]
	Parameter name bound to: InputMuxWithBuffering-rxBuf-1-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized17' (29#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:18146]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17778]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17785]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized17' (29#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17745]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized13' (29#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:27975]
	Parameter name bound to: InputMuxWithBuffering-fairify - type: string 
	Parameter num_reqs bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'NobodyLeftBehind__parameterized7' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:16642]
	Parameter name bound to: InputMuxWithBuffering-fairify - type: string 
	Parameter num_reqs bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NobodyLeftBehind__parameterized7' (29#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:16642]
	Parameter name bound to: InputMuxWithBuffering-taggen - type: string 
	Parameter iwidth bound to: 2 - type: integer 
	Parameter owidth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BinaryEncoder__parameterized1' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:15111]
	Parameter name bound to: InputMuxWithBuffering-taggen - type: string 
	Parameter iwidth bound to: 2 - type: integer 
	Parameter owidth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinaryEncoder__parameterized1' (29#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:15111]
INFO: [Synth 8-256] done synthesizing module 'InputMuxWithBuffering__parameterized1' (29#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26493]
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 32 - type: integer 
	Parameter owidth bound to: 64 - type: integer 
	Parameter twidth bound to: 2 - type: integer 
	Parameter nreqs bound to: 2 - type: integer 
	Parameter detailed_buffering_per_output bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'OutputDeMuxBaseWithBuffering__parameterized1' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17284]
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 32 - type: integer 
	Parameter owidth bound to: 64 - type: integer 
	Parameter twidth bound to: 2 - type: integer 
	Parameter nreqs bound to: 2 - type: integer 
	Parameter detailed_buffering_per_output bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: OutputDemuxBaseWithBuffering buffer 0 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
	Parameter name bound to: OutputDemuxBaseWithBuffering buffer 1 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized17' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
	Parameter name bound to: OutputDemuxBaseWithBuffering buffer 1 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
	Parameter name bound to: OutputDemuxBaseWithBuffering buffer 1-unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized19' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
	Parameter name bound to: OutputDemuxBaseWithBuffering buffer 1-unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized19' (29#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized17' (29#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
INFO: [Synth 8-256] done synthesizing module 'OutputDeMuxBaseWithBuffering__parameterized1' (29#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17284]
INFO: [Synth 8-256] done synthesizing module 'baudControlCalculatorDaemon' (30#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:203]
	Parameter use_delay bound to: 1 - type: bool 
	Parameter name bound to: SplitCallArbiter - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter call_data_width bound to: 64 - type: integer 
	Parameter return_data_width bound to: 32 - type: integer 
	Parameter caller_tag_length bound to: 2 - type: integer 
	Parameter callee_tag_length bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SplitCallArbiter' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:19798]
	Parameter name bound to: SplitCallArbiter - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter call_data_width bound to: 64 - type: integer 
	Parameter return_data_width bound to: 32 - type: integer 
	Parameter caller_tag_length bound to: 2 - type: integer 
	Parameter callee_tag_length bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SplitCallArbiter' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:19798]
	Parameter tag_length bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_div' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:1745]
	Parameter tag_length bound to: 3 - type: integer 
	Parameter name bound to: my_div_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 67 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized19' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
	Parameter name bound to: my_div_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 67 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
	Parameter name bound to: my_div_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 67 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized21' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
	Parameter name bound to: my_div_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 67 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized21' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized19' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter name bound to: my_div_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 35 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized15' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:27975]
	Parameter name bound to: my_div_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 35 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: my_div_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 35 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized19' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17745]
	Parameter name bound to: my_div_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 35 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: my_div_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 35 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized19' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:18146]
	Parameter name bound to: my_div_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 35 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized19' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:18146]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17778]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17785]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized19' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17745]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized15' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:27975]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter name bound to: tag-interlock-buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 3 - type: integer 
	Parameter out_data_width bound to: 3 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter cut_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized12' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26859]
	Parameter name bound to: tag-interlock-buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 3 - type: integer 
	Parameter out_data_width bound to: 3 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter cut_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter name bound to: tag-interlock-buffer buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 3 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized21' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
	Parameter name bound to: tag-interlock-buffer buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 3 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
	Parameter name bound to: tag-interlock-buffer buffer -unload-register - type: string 
	Parameter data_width bound to: 3 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized23' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
	Parameter name bound to: tag-interlock-buffer buffer -unload-register - type: string 
	Parameter data_width bound to: 3 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized23' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized21' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized12' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26859]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to:  branch_req_183_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized143' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  branch_req_183_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized143' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  2_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  req_244_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized145' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_244_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized145' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_249_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized147' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_249_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized147' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_264_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized149' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_264_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized149' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_269_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized151' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_269_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized151' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  3_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  req_288_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized153' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_288_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized153' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_293_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized155' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_293_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized155' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_218_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized157' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_218_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized157' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_213_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized159' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_213_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized159' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  5_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  6_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  phi_stmt_85_req_220_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized161' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  phi_stmt_85_req_220_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized161' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: my_div_cp_element_group_7 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized18' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: my_div_cp_element_group_7 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: my_div_cp_element_group_7-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized163' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: my_div_cp_element_group_7-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized163' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_div_cp_element_group_7-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized43' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_div_cp_element_group_7-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized43' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter name bound to: my_div_cp_element_group_7-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized165' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: my_div_cp_element_group_7-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized165' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_div_cp_element_group_7-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized45' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_div_cp_element_group_7-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized45' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized18' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter name bound to:  phi_stmt_89_req_228_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized167' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  phi_stmt_89_req_228_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized167' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  8_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized169' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  8_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized169' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: my_div_cp_element_group_9 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized20' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: my_div_cp_element_group_9 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: my_div_cp_element_group_9-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized171' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: my_div_cp_element_group_9-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized171' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_div_cp_element_group_9-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized47' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_div_cp_element_group_9-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized47' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter name bound to: my_div_cp_element_group_9-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized173' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: my_div_cp_element_group_9-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized173' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_div_cp_element_group_9-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized49' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_div_cp_element_group_9-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized49' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized20' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter name bound to:  10_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  11_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  phi_stmt_85_req_251_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized175' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  phi_stmt_85_req_251_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized175' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: my_div_cp_element_group_12 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized22' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: my_div_cp_element_group_12 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: my_div_cp_element_group_12-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized177' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: my_div_cp_element_group_12-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized177' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_div_cp_element_group_12-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized51' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_div_cp_element_group_12-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized51' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter name bound to: my_div_cp_element_group_12-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized179' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: my_div_cp_element_group_12-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized179' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_div_cp_element_group_12-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized53' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_div_cp_element_group_12-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized53' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized22' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter name bound to:  13_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  14_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  phi_stmt_89_req_271_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized181' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  phi_stmt_89_req_271_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized181' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: my_div_cp_element_group_15 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized24' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: my_div_cp_element_group_15 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: my_div_cp_element_group_15-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized183' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: my_div_cp_element_group_15-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized183' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_div_cp_element_group_15-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized55' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_div_cp_element_group_15-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized55' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter name bound to: my_div_cp_element_group_15-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized185' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: my_div_cp_element_group_15-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized185' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_div_cp_element_group_15-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized57' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_div_cp_element_group_15-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized57' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized24' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: my_div_cp_element_group_16 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized26' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: my_div_cp_element_group_16 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: my_div_cp_element_group_16-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized187' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: my_div_cp_element_group_16-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized187' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_div_cp_element_group_16-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized59' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_div_cp_element_group_16-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized59' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter name bound to: my_div_cp_element_group_16-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized189' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: my_div_cp_element_group_16-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized189' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_div_cp_element_group_16-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized61' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_div_cp_element_group_16-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized61' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized26' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter name bound to:  18_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized191' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  18_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized191' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  19_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: my_div_cp_element_group_20 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized28' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: my_div_cp_element_group_20 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: my_div_cp_element_group_20-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized193' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: my_div_cp_element_group_20-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized193' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_div_cp_element_group_20-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized63' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_div_cp_element_group_20-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized63' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter name bound to: my_div_cp_element_group_20-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized195' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: my_div_cp_element_group_20-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized195' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_div_cp_element_group_20-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized65' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_div_cp_element_group_20-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized65' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized28' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter name bound to:  21_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized197' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  21_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized197' (31#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  22_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to: phi_stmt_85 - type: string 
	Parameter num_reqs bound to: 2 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PhiBase' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17622]
	Parameter name bound to: phi_stmt_85 - type: string 
	Parameter num_reqs bound to: 2 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'PhiBase' (32#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17622]
	Parameter name bound to: phi_stmt_89 - type: string 
	Parameter num_reqs bound to: 2 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PhiBase__parameterized1' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17622]
	Parameter name bound to: phi_stmt_89 - type: string 
	Parameter num_reqs bound to: 2 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'PhiBase__parameterized1' (32#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17622]
	Parameter name bound to: A_87_buf - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter cut_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized14' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26859]
	Parameter name bound to: A_87_buf - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter cut_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter name bound to: A_87_buf buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized23' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
	Parameter name bound to: A_87_buf buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
	Parameter name bound to: A_87_buf buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized25' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
	Parameter name bound to: A_87_buf buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized25' (32#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized23' (32#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized14' (32#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26859]
	Parameter name bound to: W_Q_125_inst - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter cut_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized16' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26859]
	Parameter name bound to: W_Q_125_inst - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter cut_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter name bound to: W_Q_125_inst buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized25' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
	Parameter name bound to: W_Q_125_inst buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
	Parameter name bound to: W_Q_125_inst buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized27' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
	Parameter name bound to: W_Q_125_inst buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized27' (32#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized25' (32#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized16' (32#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26859]
	Parameter name bound to: ntA_111_88_buf - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter cut_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized18' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26859]
	Parameter name bound to: ntA_111_88_buf - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter cut_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter name bound to: ntA_111_88_buf buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized27' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
	Parameter name bound to: ntA_111_88_buf buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
	Parameter name bound to: ntA_111_88_buf buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized29' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
	Parameter name bound to: ntA_111_88_buf buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized29' (32#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized27' (32#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized18' (32#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26859]
	Parameter name bound to: ntQ_119_93_buf - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter cut_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized20' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26859]
	Parameter name bound to: ntQ_119_93_buf - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter cut_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter name bound to: ntQ_119_93_buf buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized29' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
	Parameter name bound to: ntQ_119_93_buf buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
	Parameter name bound to: ntQ_119_93_buf buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized31' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
	Parameter name bound to: ntQ_119_93_buf buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized31' (32#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized29' (32#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized20' (32#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26859]
	Parameter name bound to: if_stmt_120_branch - type: string 
	Parameter condition_width bound to: 1 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BranchBase__parameterized1' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:15191]
	Parameter name bound to: if_stmt_120_branch - type: string 
	Parameter condition_width bound to: 1 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
WARNING: [Synth 8-6014] Unused sequential element noBypass.c_reduce_reg was removed.  [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:15211]
INFO: [Synth 8-256] done synthesizing module 'BranchBase__parameterized1' (32#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:15191]
WARNING: [Synth 8-614] signal 'konst_115_wire_constant' is read in the process but is not in the sensitivity list [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:2541]
WARNING: [Synth 8-614] signal 'konst_97_wire_constant' is read in the process but is not in the sensitivity list [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:2555]
INFO: [Synth 8-256] done synthesizing module 'my_div' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:1745]
	Parameter name bound to: SplitCallArbiter - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter call_data_width bound to: 64 - type: integer 
	Parameter return_data_width bound to: 32 - type: integer 
	Parameter caller_tag_length bound to: 1 - type: integer 
	Parameter callee_tag_length bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SplitCallArbiter__parameterized1' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:19798]
	Parameter name bound to: SplitCallArbiter - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter call_data_width bound to: 64 - type: integer 
	Parameter return_data_width bound to: 32 - type: integer 
	Parameter caller_tag_length bound to: 1 - type: integer 
	Parameter callee_tag_length bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SplitCallArbiter__parameterized1' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:19798]
	Parameter tag_length bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_gcd' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:2615]
	Parameter tag_length bound to: 2 - type: integer 
	Parameter name bound to: my_gcd_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 66 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized31' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
	Parameter name bound to: my_gcd_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 66 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
	Parameter name bound to: my_gcd_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 66 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized33' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
	Parameter name bound to: my_gcd_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 66 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized33' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized31' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter name bound to: my_gcd_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 34 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized17' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:27975]
	Parameter name bound to: my_gcd_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 34 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: my_gcd_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 34 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized21' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17745]
	Parameter name bound to: my_gcd_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 34 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: my_gcd_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 34 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized21' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:18146]
	Parameter name bound to: my_gcd_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 34 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized21' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:18146]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17778]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17785]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized21' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17745]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized17' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:27975]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter name bound to: tag-interlock-buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 2 - type: integer 
	Parameter out_data_width bound to: 2 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter cut_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to:  rr_24_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized199' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  rr_24_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized199' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_38_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized201' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_38_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized201' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_43_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized203' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_43_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized203' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  cr_29_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized205' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  cr_29_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized205' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  2_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  3_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  4_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  5_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  branch_req_52_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized207' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  branch_req_52_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized207' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_6 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized30' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_6 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: my_gcd_cp_element_group_6-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized209' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: my_gcd_cp_element_group_6-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized209' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_6-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized67' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_6-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized67' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter name bound to: my_gcd_cp_element_group_6-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized211' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: my_gcd_cp_element_group_6-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized211' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_6-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized69' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_6-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized69' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized30' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter name bound to:  7_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  req_125_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized213' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_125_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized213' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_130_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized215' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_130_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized215' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_145_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized217' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_145_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized217' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_150_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized219' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_150_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized219' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  8_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  req_107_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized221' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_107_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized221' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_102_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized223' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_102_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized223' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_87_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized225' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_87_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized225' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_82_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized227' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  req_82_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized227' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  10_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  11_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  phi_stmt_13_req_89_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized229' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  phi_stmt_13_req_89_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized229' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_12 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized32' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_12 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: my_gcd_cp_element_group_12-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized231' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: my_gcd_cp_element_group_12-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized231' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_12-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized71' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_12-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized71' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter name bound to: my_gcd_cp_element_group_12-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized233' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: my_gcd_cp_element_group_12-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized233' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_12-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized73' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_12-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized73' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized32' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter name bound to:  13_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  14_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  phi_stmt_17_req_109_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized235' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  phi_stmt_17_req_109_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized235' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_15 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized34' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_15 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: my_gcd_cp_element_group_15-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized237' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: my_gcd_cp_element_group_15-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized237' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_15-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized75' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_15-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized75' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter name bound to: my_gcd_cp_element_group_15-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized239' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: my_gcd_cp_element_group_15-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized239' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_15-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized77' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_15-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized77' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized34' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_16 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized36' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_16 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: my_gcd_cp_element_group_16-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized241' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: my_gcd_cp_element_group_16-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized241' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_16-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized79' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_16-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized79' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter name bound to: my_gcd_cp_element_group_16-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized243' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: my_gcd_cp_element_group_16-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized243' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_16-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized81' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_16-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized81' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized36' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter name bound to:  17_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  18_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  phi_stmt_13_req_132_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized245' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  phi_stmt_13_req_132_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized245' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_19 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized38' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_19 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: my_gcd_cp_element_group_19-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized247' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: my_gcd_cp_element_group_19-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized247' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_19-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized83' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_19-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized83' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter name bound to: my_gcd_cp_element_group_19-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized249' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: my_gcd_cp_element_group_19-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized249' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_19-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized85' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_19-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized85' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized38' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter name bound to:  20_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  21_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  phi_stmt_17_req_152_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized251' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to:  phi_stmt_17_req_152_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized251' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_22 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized40' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_22 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: my_gcd_cp_element_group_22-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized253' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: my_gcd_cp_element_group_22-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized253' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_22-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized87' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_22-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized87' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter name bound to: my_gcd_cp_element_group_22-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized255' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: my_gcd_cp_element_group_22-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized255' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_22-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized89' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_22-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized89' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized40' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_23 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized42' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_23 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: my_gcd_cp_element_group_23-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized257' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: my_gcd_cp_element_group_23-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized257' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_23-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized91' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_23-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized91' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter name bound to: my_gcd_cp_element_group_23-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized259' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: my_gcd_cp_element_group_23-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized259' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_23-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized93' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_23-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized93' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized42' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter name bound to:  25_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  26_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_27 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized44' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_27 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: my_gcd_cp_element_group_27-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized261' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: my_gcd_cp_element_group_27-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized261' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_27-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized95' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_27-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized95' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter name bound to: my_gcd_cp_element_group_27-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized263' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter name bound to: my_gcd_cp_element_group_27-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized263' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13350]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_27-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized97' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: my_gcd_cp_element_group_27-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized97' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:14828]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized44' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13449]
	Parameter name bound to: phi_stmt_13 - type: string 
	Parameter num_reqs bound to: 2 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PhiBase__parameterized3' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17622]
	Parameter name bound to: phi_stmt_13 - type: string 
	Parameter num_reqs bound to: 2 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'PhiBase__parameterized3' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17622]
	Parameter name bound to: phi_stmt_17 - type: string 
	Parameter num_reqs bound to: 2 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PhiBase__parameterized5' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17622]
	Parameter name bound to: phi_stmt_17 - type: string 
	Parameter num_reqs bound to: 2 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'PhiBase__parameterized5' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:17622]
	Parameter name bound to: MUX_51_inst - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SelectSplitProtocol' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:28130]
	Parameter name bound to: MUX_51_inst - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: MUX_51_inst-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter cut_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized22' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26859]
	Parameter name bound to: MUX_51_inst-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter cut_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter name bound to: MUX_51_inst-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized33' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
	Parameter name bound to: MUX_51_inst-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
	Parameter name bound to: MUX_51_inst-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized35' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
	Parameter name bound to: MUX_51_inst-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized35' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized33' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized22' (33#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26859]
INFO: [Synth 8-256] done synthesizing module 'SelectSplitProtocol' (34#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:28130]
	Parameter name bound to: A_15_buf - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter cut_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized24' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26859]
	Parameter name bound to: A_15_buf - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter cut_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter name bound to: A_15_buf buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized35' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
	Parameter name bound to: A_15_buf buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
	Parameter name bound to: A_15_buf buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized37' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
	Parameter name bound to: A_15_buf buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized37' (34#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized35' (34#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized24' (34#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26859]
	Parameter name bound to: B_19_buf - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter cut_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized26' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26859]
	Parameter name bound to: B_19_buf - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter cut_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter name bound to: B_19_buf buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized37' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
	Parameter name bound to: B_19_buf buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
	Parameter name bound to: B_19_buf buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized39' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
	Parameter name bound to: B_19_buf buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized39' (34#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized37' (34#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized26' (34#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26859]
	Parameter name bound to: ntA_62_16_buf - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter cut_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized28' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26859]
	Parameter name bound to: ntA_62_16_buf - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter cut_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter name bound to: ntA_62_16_buf buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized39' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
	Parameter name bound to: ntA_62_16_buf buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
	Parameter name bound to: ntA_62_16_buf buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized41' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
	Parameter name bound to: ntA_62_16_buf buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized41' (34#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized39' (34#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized28' (34#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26859]
	Parameter name bound to: ntB_72_20_buf - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter cut_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized30' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26859]
	Parameter name bound to: ntB_72_20_buf - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter cut_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter name bound to: ntB_72_20_buf buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized41' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
	Parameter name bound to: ntB_72_20_buf buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
	Parameter name bound to: ntB_72_20_buf buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized43' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
	Parameter name bound to: ntB_72_20_buf buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized43' (34#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized41' (34#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized30' (34#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26859]
	Parameter name bound to: if_stmt_73_branch - type: string 
	Parameter condition_width bound to: 1 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BranchBase__parameterized3' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:15191]
	Parameter name bound to: if_stmt_73_branch - type: string 
	Parameter condition_width bound to: 1 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
WARNING: [Synth 8-6014] Unused sequential element noBypass.c_reduce_reg was removed.  [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:15211]
INFO: [Synth 8-256] done synthesizing module 'BranchBase__parameterized3' (34#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:15191]
	Parameter name bound to: ApIntAnd_group_1_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized19' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:29021]
	Parameter name bound to: ApIntAnd_group_1_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized19' (34#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:29021]
	Parameter name bound to: ApIntAnd_group_1 - type: string 
	Parameter operator_id bound to: ApIntAnd - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 1 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 1 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 1 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnsharedOperatorWithBuffering__parameterized7' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30379]
	Parameter name bound to: ApIntAnd_group_1 - type: string 
	Parameter operator_id bound to: ApIntAnd - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 1 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 1 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 1 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntAnd_group_1-comb_block - type: string 
	Parameter operator_id bound to: ApIntAnd - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 1 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 1 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 1 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'GenericCombinationalOperator__parameterized7' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:15437]
	Parameter name bound to: ApIntAnd_group_1-comb_block - type: string 
	Parameter operator_id bound to: ApIntAnd - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 1 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 1 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 1 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'GenericCombinationalOperator__parameterized7' (34#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:15437]
	Parameter name bound to: ApIntAnd_group_1-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 1 - type: integer 
	Parameter out_data_width bound to: 1 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter cut_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized32' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26859]
	Parameter name bound to: ApIntAnd_group_1-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 1 - type: integer 
	Parameter out_data_width bound to: 1 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter cut_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter name bound to: ApIntAnd_group_1-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 1 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized43' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
	Parameter name bound to: ApIntAnd_group_1-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 1 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter use_unload_register bound to: 1 - type: bool 
	Parameter name bound to: ApIntAnd_group_1-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 1 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized45' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
	Parameter name bound to: ApIntAnd_group_1-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 1 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized45' (34#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30066]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized43' (34#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:21573]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized32' (34#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:26859]
INFO: [Synth 8-256] done synthesizing module 'UnsharedOperatorWithBuffering__parameterized7' (34#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:30379]
WARNING: [Synth 8-614] signal 'konst_41_wire_constant' is read in the process but is not in the sensitivity list [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:3632]
WARNING: [Synth 8-614] signal 'konst_44_wire_constant' is read in the process but is not in the sensitivity list [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:3639]
WARNING: [Synth 8-614] signal 'konst_24_wire_constant' is read in the process but is not in the sensitivity list [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:3674]
WARNING: [Synth 8-614] signal 'konst_27_wire_constant' is read in the process but is not in the sensitivity list [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:3681]
INFO: [Synth 8-256] done synthesizing module 'my_gcd' (35#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:2615]
	Parameter name bound to: pipe BAUD_CONTROL_WORD_SIG - type: string 
	Parameter volatile_flag bound to: 0 - type: bool 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SignalBase' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:28329]
	Parameter name bound to: pipe BAUD_CONTROL_WORD_SIG - type: string 
	Parameter volatile_flag bound to: 0 - type: bool 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SignalBase' (36#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:28329]
	Parameter name bound to: pipe BAUD_CONTROL_WORD_VALID - type: string 
	Parameter volatile_flag bound to: 0 - type: bool 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SignalBase__parameterized1' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:28329]
	Parameter name bound to: pipe BAUD_CONTROL_WORD_VALID - type: string 
	Parameter volatile_flag bound to: 0 - type: bool 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SignalBase__parameterized1' (36#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:28329]
INFO: [Synth 8-256] done synthesizing module 'baud_control_calculator' (37#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:3735]
INFO: [Synth 8-638] synthesizing module 'uartTopPortConfigurable' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/simpleUartLib.vhdl:735]
INFO: [Synth 8-638] synthesizing module 'uartTopBase' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/simpleUartLib.vhdl:516]
INFO: [Synth 8-638] synthesizing module 'baudGen' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/simpleUartLib.vhdl:222]
INFO: [Synth 8-256] done synthesizing module 'baudGen' (38#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/simpleUartLib.vhdl:222]
INFO: [Synth 8-638] synthesizing module 'uartTx' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/simpleUartLib.vhdl:804]
INFO: [Synth 8-256] done synthesizing module 'uartTx' (39#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/simpleUartLib.vhdl:804]
INFO: [Synth 8-638] synthesizing module 'uartRx' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/simpleUartLib.vhdl:390]
INFO: [Synth 8-256] done synthesizing module 'uartRx' (40#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/simpleUartLib.vhdl:390]
INFO: [Synth 8-256] done synthesizing module 'uartTopBase' (41#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/simpleUartLib.vhdl:516]
INFO: [Synth 8-638] synthesizing module 'uartBridge' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/simpleUartLib.vhdl:268]
INFO: [Synth 8-256] done synthesizing module 'uartBridge' (42#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/simpleUartLib.vhdl:268]
INFO: [Synth 8-256] done synthesizing module 'uartTopPortConfigurable' (43#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/simpleUartLib.vhdl:735]
INFO: [Synth 8-256] done synthesizing module 'configurable_self_tuning_uart' (44#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/RtUart.vhdl:4069]
INFO: [Synth 8-256] done synthesizing module 'fpga_top' (45#1) [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/toplevel/fpga_top.vhdl:22]
WARNING: [Synth 8-3331] design SplitGuardInterface__parameterized19 has unconnected port guards[0]
WARNING: [Synth 8-3331] design SplitGuardInterface__parameterized19 has unconnected port clk
WARNING: [Synth 8-3331] design SplitGuardInterface__parameterized19 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized263 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized263 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized261 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized261 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized259 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized259 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized257 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized257 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized255 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized255 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized253 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized253 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized249 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized249 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized247 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized247 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized243 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized243 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized241 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized241 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized239 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized239 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized237 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized237 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized233 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized233 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized231 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized231 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized211 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized211 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized209 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized209 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized103 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized103 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized101 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized101 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized251 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized251 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized197 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized197 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized83 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized83 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized245 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized245 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized191 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized191 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized73 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized73 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized235 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized235 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized63 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized63 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized61 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized61 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized229 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized229 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized53 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized53 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized51 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized51 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized227 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized227 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized225 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized225 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized223 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized223 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized221 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized221 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized47 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized47 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized219 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized219 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized217 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized217 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized215 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized215 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized213 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized213 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized45 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized45 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized207 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized207 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized31 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized31 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized27 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized27 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized23 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized23 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized19 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized19 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized205 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized205 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized203 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized203 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized201 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized201 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized199 has unconnected port clk
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1769.691 ; gain = 238.465 ; free physical = 2374 ; free virtual = 43437
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1778.598 ; gain = 247.371 ; free physical = 2374 ; free virtual = 43438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1778.598 ; gain = 247.371 ; free physical = 2374 ; free virtual = 43438
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/constraint/basys3.xdc]
Finished Parsing XDC File [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/constraint/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/constraint/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1915.332 ; gain = 0.000 ; free physical = 2261 ; free virtual = 43339
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1915.332 ; gain = 0.000 ; free physical = 2261 ; free virtual = 43339
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1915.332 ; gain = 384.105 ; free physical = 2348 ; free virtual = 43419
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1915.332 ; gain = 384.105 ; free physical = 2348 ; free virtual = 43419
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1915.332 ; gain = 384.105 ; free physical = 2340 ; free virtual = 43418
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/misc_vhdl/lib/simpleUartLib.vhdl:230]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1915.332 ; gain = 384.105 ; free physical = 2331 ; free virtual = 43407
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 4     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               67 Bit    Registers := 1     
	               66 Bit    Registers := 1     
	               64 Bit    Registers := 3     
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 21    
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 218   
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   3 Input     64 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 16    
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 322   
	   4 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fpga_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module UnloadRegister 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module QueueBase 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module place_with_bypass 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module UnloadRegister__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module OutputPortRevised 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module auto_run 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchResetRegisterUnsigned 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueEmptyFullLogic 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module SynchResetRegisterUnsigned__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module SynchResetRegisterUnsigned__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchResetRegisterUnsigned__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module rt_clock_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module UnloadRegister__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module QueueBase__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module place_with_bypass__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module UnloadRegister__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module BranchBase 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module UnloadRegister__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module UnloadRegister__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module UnloadRegister__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module GenericCombinationalOperator__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
Module UnloadRegister__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ReceiveBuffer__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module OutputPortRevised__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NobodyLeftBehind__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module OutputPortLevel__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module ReceiveBuffer__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module OutputPortRevised__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module QueueBase__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InputMuxWithBuffering 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module UnloadRegister__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module place_with_bypass__parameterized39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NobodyLeftBehind__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module QueueBase__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InputMuxWithBuffering__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module UnloadRegister__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module QueueBase__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module control_delay_element__parameterized169 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PhiBase 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module PhiBase__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module UnloadRegister__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module UnloadRegister__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module UnloadRegister__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module UnloadRegister__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module BranchBase__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module UnloadRegister__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module QueueBase__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module place_with_bypass__parameterized67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PhiBase__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module PhiBase__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module UnloadRegister__parameterized35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SelectSplitProtocol 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module UnloadRegister__parameterized37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module UnloadRegister__parameterized39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module UnloadRegister__parameterized41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module UnloadRegister__parameterized43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module BranchBase__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module UnloadRegister__parameterized45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module my_gcd 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module SignalBase 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module SignalBase__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module baudGen 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module uartTx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module uartRx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module uartBridge 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module configurable_self_tuning_uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13367]
INFO: [Synth 8-4471] merging register 'out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13367]
INFO: [Synth 8-4471] merging register 'out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13367]
INFO: [Synth 8-4471] merging register 'ahir_inst/ping_daemon_instance/out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'ahir_inst/ping_daemon_instance/in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vhdl_libs/ahir.vhdl:13367]
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/my_gcd_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[65]' (FDRE) to 'uart_inst/bcc_inst/my_gcd_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[64]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_inst/bcc_inst/my_gcd_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[64] )
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[3]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[4]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[5]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[6]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[7]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[7]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[8]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[9]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[10]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[12]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[12]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[13]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[13]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[20]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[14]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[14]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_1.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15] )
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[16]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[17]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[18]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[20]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[19]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[20]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[21]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[22]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[23]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[24]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[25]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[26]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[27]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[28]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[29]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[30]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31] )
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/my_gcd_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]' (FDRE) to 'uart_inst/bcc_inst/my_gcd_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[32]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[33]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[32]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[33]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[33]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[34]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[33]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[34]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[34]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[35]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[34]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[35]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[35]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[36]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[35]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[36]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[36]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[37]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[36]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[37]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[37]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[38]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[37]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[38]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[38]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[39]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[38]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[39]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[39]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[40]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[39]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[40]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[40]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[41]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[40]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[41]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[41]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[42]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[41]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[42]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[42]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[43]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[42]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[43]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[43]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[44]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[43]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[44]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[44]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[45]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[44]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[46]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[45]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[46]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[45]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[50]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[46]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[47]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[46]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[47]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[47]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[48]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[48]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[49]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[49]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[53]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[50]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[51]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[51]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[52]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[53]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[54]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[54]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[55]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[55]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[56]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[56]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[57]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[57]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[58]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[58]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[59]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[59]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[60]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[60]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[61]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[61]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[62]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[62]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[63]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/my_gcd_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[33]' (FDRE) to 'uart_inst/bcc_inst/my_gcd_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[32]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/my_div_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[66]' (FDRE) to 'uart_inst/bcc_inst/my_div_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[65]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_inst/bcc_inst/my_div_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ahir_inst/ping_daemon_instance/out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[1].placeBlock.pI/CapEqOne.non_zero_reg )
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/my_div_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[2]' (FDRE) to 'uart_inst/bcc_inst/my_div_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/my_div_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[34]' (FDRE) to 'uart_inst/bcc_inst/my_div_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[33]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[1].placeBlock.pI/CapEqOne.non_zero_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.OutportGroup_0.BAUD_CONTROL_WORD_SIG_write_0/BufGen[0].rxB/fsm_state_reg )
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_gcd_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[13]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_gcd_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_gcd_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[18]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_gcd_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_gcd_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[19]' (FDRE) to 'uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_gcd_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'uart_inst/bcc_inst/my_gcd_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[45]' (FDRE) to 'uart_inst/bcc_inst/my_gcd_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[52]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.OutportGroup_1.BAUD_CONTROL_WORD_VALID_write_1/mux/fairify/Nontrivial.reqIn_register_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1961.340 ; gain = 430.113 ; free physical = 2234 ; free virtual = 43317
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1961.340 ; gain = 430.113 ; free physical = 2136 ; free virtual = 43226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 1961.340 ; gain = 430.113 ; free physical = 2121 ; free virtual = 43207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1961.340 ; gain = 430.113 ; free physical = 2116 ; free virtual = 43206
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1961.340 ; gain = 430.113 ; free physical = 2116 ; free virtual = 43206
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1961.340 ; gain = 430.113 ; free physical = 2116 ; free virtual = 43206
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1961.340 ; gain = 430.113 ; free physical = 2111 ; free virtual = 43205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1961.340 ; gain = 430.113 ; free physical = 2111 ; free virtual = 43205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1961.340 ; gain = 430.113 ; free physical = 2111 ; free virtual = 43205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1961.340 ; gain = 430.113 ; free physical = 2111 ; free virtual = 43205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    77|
|3     |LUT1   |     6|
|4     |LUT2   |   126|
|5     |LUT3   |    83|
|6     |LUT4   |   272|
|7     |LUT5   |   287|
|8     |LUT6   |   247|
|9     |FDRE   |   966|
|10    |FDSE   |     9|
|11    |IBUF   |     3|
|12    |OBUF   |     2|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+------+
|      |Instance                                                                                                                                        |Module                                        |Cells |
+------+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+------+
|1     |top                                                                                                                                             |                                              |  2079|
|2     |  ahir_inst                                                                                                                                     |ahir_system                                   |   103|
|3     |    data_in_Pipe                                                                                                                                |PipeBase__parameterized3                      |    43|
|4     |      \Shallow.notSaveSlot.queue                                                                                                                |QueueBase__parameterized3                     |    43|
|5     |        \qDGt1.NTB.fe_logic                                                                                                                     |QueueEmptyFullLogic_26                        |     9|
|6     |        \qDGt1.NTB.rdpReg                                                                                                                       |SynchResetRegisterUnsigned                    |    17|
|7     |        \qDGt1.NTB.wrpReg                                                                                                                       |SynchResetRegisterUnsigned__parameterized1    |     1|
|8     |    data_out_Pipe                                                                                                                               |PipeBase__parameterized5                      |    34|
|9     |      \Shallow.notSaveSlot.queue                                                                                                                |QueueBase__parameterized5                     |    34|
|10    |        \qDGt1.NTB.fe_logic                                                                                                                     |QueueEmptyFullLogic                           |     5|
|11    |        \qDGt1.NTB.rdpReg                                                                                                                       |SynchResetRegisterUnsigned__parameterized3    |     9|
|12    |        \qDGt1.NTB.wrpReg                                                                                                                       |SynchResetRegisterUnsigned__parameterized5    |     4|
|13    |    ping_daemon_instance                                                                                                                        |ping_daemon                                   |    26|
|14    |      \data_path.InportGroup_0.data_in_read_0                                                                                                   |InputPortRevised                              |    16|
|15    |        \ProTx[0].ulreg                                                                                                                         |UnloadRegister__parameterized3                |    16|
|16    |      \data_path.OutportGroup_0.data_out_write_0                                                                                                |OutputPortRevised                             |     2|
|17    |        \BufGen[0].rxB                                                                                                                          |ReceiveBuffer__parameterized1                 |     1|
|18    |      in_buffer                                                                                                                                 |UnloadBuffer                                  |     2|
|19    |        \NotRevisedCase.ShallowCase.ulReg                                                                                                       |UnloadRegister                                |     2|
|20    |      \in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join                                                                     |generic_join_23                               |     6|
|21    |        \placegen[1].placeBlock.pI                                                                                                              |place_with_bypass_24                          |     3|
|22    |        \placegen[2].placeBlock.pI                                                                                                              |place_with_bypass__parameterized1_25          |     3|
|23    |  uart_inst                                                                                                                                     |configurable_self_tuning_uart                 |  1885|
|24    |    bcc_inst                                                                                                                                    |baud_control_calculator                       |  1526|
|25    |      BAUD_CONTROL_WORD_SIG_Signal                                                                                                              |SignalBase                                    |    29|
|26    |      BAUD_CONTROL_WORD_VALID_Signal                                                                                                            |SignalBase__parameterized1                    |     5|
|27    |      baudControlCalculatorDaemon_auto_run                                                                                                      |auto_run                                      |     1|
|28    |      baudControlCalculatorDaemon_instance                                                                                                      |baudControlCalculatorDaemon                   |   410|
|29    |        \baudControlCalculatorDaemon_CP_295.baudControlCalculatorDaemon_cp_element_group_15.gj_baudControlCalculatorDaemon_cp_element_group_15  |generic_join__parameterized10                 |     5|
|30    |          \placegen[1].placeBlock.pI                                                                                                            |place_with_bypass__parameterized23            |     3|
|31    |          \placegen[2].placeBlock.pI                                                                                                            |place_with_bypass__parameterized25            |     2|
|32    |        \baudControlCalculatorDaemon_CP_295.baudControlCalculatorDaemon_cp_element_group_18.gj_baudControlCalculatorDaemon_cp_element_group_18  |generic_join__parameterized12                 |     5|
|33    |          \placegen[1].placeBlock.pI                                                                                                            |place_with_bypass__parameterized27            |     3|
|34    |          \placegen[2].placeBlock.pI                                                                                                            |place_with_bypass__parameterized29            |     2|
|35    |        \baudControlCalculatorDaemon_CP_295.baudControlCalculatorDaemon_cp_element_group_21.gj_baudControlCalculatorDaemon_cp_element_group_21  |generic_join__parameterized14                 |     2|
|36    |          \placegen[1].placeBlock.pI                                                                                                            |place_with_bypass__parameterized31            |     1|
|37    |          \placegen[2].placeBlock.pI                                                                                                            |place_with_bypass__parameterized33            |     1|
|38    |        \baudControlCalculatorDaemon_CP_295.baudControlCalculatorDaemon_cp_element_group_24.gj_baudControlCalculatorDaemon_cp_element_group_24  |generic_join__parameterized16                 |     5|
|39    |          \placegen[1].placeBlock.pI                                                                                                            |place_with_bypass__parameterized35            |     3|
|40    |          \placegen[2].placeBlock.pI                                                                                                            |place_with_bypass__parameterized37            |     2|
|41    |        \data_path.ApConcat_group_1.UnsharedOperator                                                                                            |UnsharedOperatorWithBuffering                 |    17|
|42    |          \noFlowThrough.ilb                                                                                                                    |InterlockBuffer__parameterized4               |    17|
|43    |            \NoFlowThrough.interlockBuf.buf                                                                                                     |UnloadBuffer__parameterized7                  |    17|
|44    |              \NotRevisedCase.ShallowCase.ulReg                                                                                                 |UnloadRegister__parameterized9                |    17|
|45    |        \data_path.ApConcat_group_2.UnsharedOperator                                                                                            |UnsharedOperatorWithBuffering__parameterized1 |    34|
|46    |          \noFlowThrough.ilb                                                                                                                    |InterlockBuffer__parameterized6               |    34|
|47    |            \NoFlowThrough.interlockBuf.buf                                                                                                     |UnloadBuffer__parameterized9                  |    33|
|48    |              \NotRevisedCase.ShallowCase.ulReg                                                                                                 |UnloadRegister__parameterized11               |    33|
|49    |        \data_path.ApConcat_group_3.UnsharedOperator                                                                                            |UnsharedOperatorWithBuffering__parameterized3 |     2|
|50    |          \noFlowThrough.ilb                                                                                                                    |InterlockBuffer__parameterized8               |     2|
|51    |            \NoFlowThrough.interlockBuf.buf                                                                                                     |UnloadBuffer__parameterized11                 |     2|
|52    |              \NotRevisedCase.ShallowCase.ulReg                                                                                                 |UnloadRegister__parameterized13               |     2|
|53    |        \data_path.ApIntSub_group_5.UnsharedOperator                                                                                            |UnsharedOperatorWithBuffering__parameterized5 |    26|
|54    |          comb_block                                                                                                                            |GenericCombinationalOperator__parameterized5  |     4|
|55    |          \noFlowThrough.ilb                                                                                                                    |InterlockBuffer__parameterized10              |    22|
|56    |            \NoFlowThrough.interlockBuf.buf                                                                                                     |UnloadBuffer__parameterized13                 |    21|
|57    |              \NotRevisedCase.ShallowCase.ulReg                                                                                                 |UnloadRegister__parameterized15               |    21|
|58    |        \data_path.OutportGroup_0.BAUD_CONTROL_WORD_SIG_write_0                                                                                 |OutputPortRevised__parameterized1             |     1|
|59    |        \data_path.OutportGroup_1.BAUD_CONTROL_WORD_VALID_write_1                                                                               |OutputPortRevised__parameterized3             |    11|
|60    |          \BufGen[0].rxB                                                                                                                        |ReceiveBuffer__parameterized7                 |     3|
|61    |          \BufGen[1].rxB                                                                                                                        |ReceiveBuffer__parameterized9                 |     1|
|62    |          mux                                                                                                                                   |OutputPortLevel__parameterized3               |     4|
|63    |            fairify                                                                                                                             |NobodyLeftBehind__parameterized3              |     4|
|64    |        \data_path.W_clock_valid_135_inst_block.W_clock_valid_135_inst                                                                          |InterlockBuffer__parameterized2               |    10|
|65    |          \NoFlowThrough.interlockBuf.buf                                                                                                       |UnloadBuffer__parameterized5                  |     9|
|66    |            \NotRevisedCase.ShallowCase.ulReg                                                                                                   |UnloadRegister__parameterized7                |     9|
|67    |        \data_path.if_stmt_138_branch.branch_instance                                                                                           |BranchBase                                    |     5|
|68    |        \data_path.my_div_call_group_1.CallComplete                                                                                             |OutputDeMuxBaseWithBuffering__parameterized1  |    59|
|69    |          \bufGen[0].BufBlock.ub                                                                                                                |UnloadBuffer__parameterized15_21              |    38|
|70    |            \NotRevisedCase.ShallowCase.ulReg                                                                                                   |UnloadRegister__parameterized17_22            |    38|
|71    |          \bufGen[1].BufBlock.ub                                                                                                                |UnloadBuffer__parameterized17                 |    21|
|72    |            \NotRevisedCase.ShallowCase.ulReg                                                                                                   |UnloadRegister__parameterized19               |    21|
|73    |        \data_path.my_div_call_group_1.CallReq                                                                                                  |InputMuxWithBuffering__parameterized1         |   144|
|74    |          \RxGen[0].rxBuf                                                                                                                       |ReceiveBuffer__parameterized11_18             |    97|
|75    |            \notFRR.bufPipe                                                                                                                     |PipeBase__parameterized15_19                  |    96|
|76    |              \Shallow.notSaveSlot.queue                                                                                                        |QueueBase__parameterized15_20                 |    96|
|77    |          \RxGen[1].rxBuf                                                                                                                       |ReceiveBuffer__parameterized13                |    38|
|78    |            \notFRR.bufPipe                                                                                                                     |PipeBase__parameterized17                     |    37|
|79    |              \Shallow.notSaveSlot.queue                                                                                                        |QueueBase__parameterized17                    |    37|
|80    |          fairify                                                                                                                               |NobodyLeftBehind__parameterized7              |     9|
|81    |        \data_path.my_div_call_group_1.my_div_call_group_1_accessRegulator_0                                                                    |access_regulator_base                         |     9|
|82    |          releaseReqPlace                                                                                                                       |place                                         |     8|
|83    |          reqPlace                                                                                                                              |place_with_bypass__parameterized39            |     1|
|84    |        \data_path.my_div_call_group_1.my_div_call_group_1_accessRegulator_1                                                                    |access_regulator_base__parameterized1         |     9|
|85    |          releaseReqPlace                                                                                                                       |place__parameterized1                         |     8|
|86    |          reqPlace                                                                                                                              |place_with_bypass__parameterized41            |     1|
|87    |        \data_path.my_gcd_call_group_0.CallComplete                                                                                             |OutputDeMuxBaseWithBuffering                  |    36|
|88    |          \bufGen[0].BufBlock.ub                                                                                                                |UnloadBuffer__parameterized15                 |    36|
|89    |            \NotRevisedCase.ShallowCase.ulReg                                                                                                   |UnloadRegister__parameterized17               |    36|
|90    |        \data_path.my_gcd_call_group_0.CallReq                                                                                                  |InputMuxWithBuffering                         |    22|
|91    |          \RxGen[0].rxBuf                                                                                                                       |ReceiveBuffer__parameterized11                |    22|
|92    |            \notFRR.bufPipe                                                                                                                     |PipeBase__parameterized15                     |    21|
|93    |              \Shallow.notSaveSlot.queue                                                                                                        |QueueBase__parameterized15                    |    21|
|94    |        in_buffer                                                                                                                               |UnloadBuffer__parameterized3                  |     2|
|95    |          \NotRevisedCase.ShallowCase.ulReg                                                                                                     |UnloadRegister__parameterized5                |     2|
|96    |        \in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join                                                                   |generic_join_15                               |     6|
|97    |          \placegen[1].placeBlock.pI                                                                                                            |place_with_bypass_16                          |     3|
|98    |          \placegen[2].placeBlock.pI                                                                                                            |place_with_bypass__parameterized1_17          |     3|
|99    |      my_div_instance                                                                                                                           |my_div                                        |   449|
|100   |        \data_path.A_87_buf_block.A_87_buf                                                                                                      |InterlockBuffer__parameterized14              |    18|
|101   |          \NoFlowThrough.interlockBuf.buf                                                                                                       |UnloadBuffer__parameterized23                 |    18|
|102   |            \NotRevisedCase.ShallowCase.ulReg                                                                                                   |UnloadRegister__parameterized25               |    18|
|103   |        \data_path.W_Q_125_inst_block.W_Q_125_inst                                                                                              |InterlockBuffer__parameterized16              |    22|
|104   |          \NoFlowThrough.interlockBuf.buf                                                                                                       |UnloadBuffer__parameterized25                 |    21|
|105   |            \NotRevisedCase.ShallowCase.ulReg                                                                                                   |UnloadRegister__parameterized27               |    21|
|106   |        \data_path.if_stmt_120_branch.branch_instance                                                                                           |BranchBase__parameterized1                    |     2|
|107   |        \data_path.ntA_111_88_buf_block.ntA_111_88_buf                                                                                          |InterlockBuffer__parameterized18              |    61|
|108   |          \NoFlowThrough.interlockBuf.buf                                                                                                       |UnloadBuffer__parameterized27                 |    61|
|109   |            \NotRevisedCase.ShallowCase.ulReg                                                                                                   |UnloadRegister__parameterized29               |    61|
|110   |        \data_path.ntQ_119_93_buf_block.ntQ_119_93_buf                                                                                          |InterlockBuffer__parameterized20              |    18|
|111   |          \NoFlowThrough.interlockBuf.buf                                                                                                       |UnloadBuffer__parameterized29                 |    18|
|112   |            \NotRevisedCase.ShallowCase.ulReg                                                                                                   |UnloadRegister__parameterized31               |    18|
|113   |        \data_path.phi_stmt_85.phi                                                                                                              |PhiBase                                       |   135|
|114   |        \data_path.phi_stmt_89.phi                                                                                                              |PhiBase__parameterized1                       |    35|
|115   |        in_buffer                                                                                                                               |UnloadBuffer__parameterized19                 |    67|
|116   |          \NotRevisedCase.ShallowCase.ulReg                                                                                                     |UnloadRegister__parameterized21               |    67|
|117   |        \in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join                                                                   |generic_join_0                                |     8|
|118   |          \placegen[1].placeBlock.pI                                                                                                            |place_with_bypass_12                          |     4|
|119   |          \placegen[2].placeBlock.dly                                                                                                           |control_delay_element__parameterized1_13      |     2|
|120   |          \placegen[2].placeBlock.pI                                                                                                            |place_with_bypass__parameterized1_14          |     2|
|121   |        \my_div_CP_159.my_div_cp_element_group_12.gj_my_div_cp_element_group_12                                                                 |generic_join__parameterized22                 |     5|
|122   |          \placegen[1].placeBlock.pI                                                                                                            |place_with_bypass__parameterized51            |     2|
|123   |          \placegen[2].placeBlock.pI                                                                                                            |place_with_bypass__parameterized53            |     3|
|124   |        \my_div_CP_159.my_div_cp_element_group_15.gj_my_div_cp_element_group_15                                                                 |generic_join__parameterized24                 |     6|
|125   |          \placegen[1].placeBlock.pI                                                                                                            |place_with_bypass__parameterized55            |     5|
|126   |          \placegen[2].placeBlock.pI                                                                                                            |place_with_bypass__parameterized57            |     1|
|127   |        \my_div_CP_159.my_div_cp_element_group_20.gj_my_div_cp_element_group_20                                                                 |generic_join__parameterized28                 |     5|
|128   |          \placegen[1].placeBlock.pI                                                                                                            |place_with_bypass__parameterized63            |     3|
|129   |          \placegen[2].placeBlock.pI                                                                                                            |place_with_bypass__parameterized65            |     2|
|130   |        \my_div_CP_159.my_div_cp_element_group_7.gj_my_div_cp_element_group_7                                                                   |generic_join__parameterized18                 |     5|
|131   |          \placegen[1].placeBlock.pI                                                                                                            |place_with_bypass__parameterized43            |     4|
|132   |          \placegen[2].placeBlock.pI                                                                                                            |place_with_bypass__parameterized45            |     1|
|133   |        out_buffer                                                                                                                              |ReceiveBuffer__parameterized15                |    22|
|134   |          \notFRR.bufPipe                                                                                                                       |PipeBase__parameterized19                     |    21|
|135   |            \Shallow.notSaveSlot.queue                                                                                                          |QueueBase__parameterized19                    |    21|
|136   |        \out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join                                                                   |generic_join__parameterized1_1                |     8|
|137   |          \placegen[1].placeBlock.pI                                                                                                            |place_with_bypass__parameterized3_9           |     2|
|138   |          \placegen[2].placeBlock.pI                                                                                                            |place_with_bypass__parameterized5_10          |     3|
|139   |          \placegen[3].placeBlock.pI                                                                                                            |place_with_bypass__parameterized7_11          |     3|
|140   |        tagIlock                                                                                                                                |InterlockBuffer__parameterized12              |     8|
|141   |          \NoFlowThrough.interlockBuf.buf                                                                                                       |UnloadBuffer__parameterized21                 |     7|
|142   |            \NotRevisedCase.ShallowCase.ulReg                                                                                                   |UnloadRegister__parameterized23               |     7|
|143   |        \tag_ilock_read_req_symbol_join.gj_tag_ilock_read_req_symbol_join                                                                       |generic_join__parameterized5_2                |     7|
|144   |          \placegen[1].placeBlock.pI                                                                                                            |place_with_bypass__parameterized13_6          |     2|
|145   |          \placegen[2].placeBlock.pI                                                                                                            |place_with_bypass__parameterized15_7          |     2|
|146   |          \placegen[3].placeBlock.pI                                                                                                            |place_with_bypass__parameterized17_8          |     3|
|147   |        \tag_ilock_write_req_symbol_join.gj_tag_ilock_write_req_symbol_join                                                                     |generic_join__parameterized3_3                |     5|
|148   |          \placegen[1].placeBlock.pI                                                                                                            |place_with_bypass__parameterized9_4           |     3|
|149   |          \placegen[2].placeBlock.pI                                                                                                            |place_with_bypass__parameterized11_5          |     2|
|150   |      my_gcd_instance                                                                                                                           |my_gcd                                        |   631|
|151   |        \data_path.A_15_buf_block.A_15_buf                                                                                                      |InterlockBuffer__parameterized24              |    18|
|152   |          \NoFlowThrough.interlockBuf.buf                                                                                                       |UnloadBuffer__parameterized35                 |    18|
|153   |            \NotRevisedCase.ShallowCase.ulReg                                                                                                   |UnloadRegister__parameterized37               |    18|
|154   |        \data_path.ApIntAnd_group_1.UnsharedOperator                                                                                            |UnsharedOperatorWithBuffering__parameterized7 |     8|
|155   |          \noFlowThrough.ilb                                                                                                                    |InterlockBuffer__parameterized32              |     8|
|156   |            \NoFlowThrough.interlockBuf.buf                                                                                                     |UnloadBuffer__parameterized43                 |     7|
|157   |              \NotRevisedCase.ShallowCase.ulReg                                                                                                 |UnloadRegister__parameterized45               |     7|
|158   |        \data_path.B_19_buf_block.B_19_buf                                                                                                      |InterlockBuffer__parameterized26              |     3|
|159   |          \NoFlowThrough.interlockBuf.buf                                                                                                       |UnloadBuffer__parameterized37                 |     3|
|160   |            \NotRevisedCase.ShallowCase.ulReg                                                                                                   |UnloadRegister__parameterized39               |     3|
|161   |        \data_path.MUX_51_inst_block.MUX_51_inst                                                                                                |SelectSplitProtocol                           |    38|
|162   |          \noFlowThrough.ilb                                                                                                                    |InterlockBuffer__parameterized22              |    38|
|163   |            \NoFlowThrough.interlockBuf.buf                                                                                                     |UnloadBuffer__parameterized33                 |    37|
|164   |              \NotRevisedCase.ShallowCase.ulReg                                                                                                 |UnloadRegister__parameterized35               |    37|
|165   |        \data_path.if_stmt_73_branch.branch_instance                                                                                            |BranchBase__parameterized3                    |     2|
|166   |        \data_path.ntA_62_16_buf_block.ntA_62_16_buf                                                                                            |InterlockBuffer__parameterized28              |    99|
|167   |          \NoFlowThrough.interlockBuf.buf                                                                                                       |UnloadBuffer__parameterized39                 |    99|
|168   |            \NotRevisedCase.ShallowCase.ulReg                                                                                                   |UnloadRegister__parameterized41               |    99|
|169   |        \data_path.ntB_72_20_buf_block.ntB_72_20_buf                                                                                            |InterlockBuffer__parameterized30              |    79|
|170   |          \NoFlowThrough.interlockBuf.buf                                                                                                       |UnloadBuffer__parameterized41                 |    79|
|171   |            \NotRevisedCase.ShallowCase.ulReg                                                                                                   |UnloadRegister__parameterized43               |    79|
|172   |        \data_path.phi_stmt_13.phi                                                                                                              |PhiBase__parameterized3                       |   153|
|173   |        \data_path.phi_stmt_17.phi                                                                                                              |PhiBase__parameterized5                       |    87|
|174   |        in_buffer                                                                                                                               |UnloadBuffer__parameterized31                 |    19|
|175   |          \NotRevisedCase.ShallowCase.ulReg                                                                                                     |UnloadRegister__parameterized33               |    19|
|176   |        \in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join                                                                   |generic_join                                  |     7|
|177   |          \placegen[1].placeBlock.pI                                                                                                            |place_with_bypass                             |     3|
|178   |          \placegen[2].placeBlock.dly                                                                                                           |control_delay_element__parameterized1         |     2|
|179   |          \placegen[2].placeBlock.pI                                                                                                            |place_with_bypass__parameterized1             |     2|
|180   |        \my_gcd_CP_0.my_gcd_cp_element_group_12.gj_my_gcd_cp_element_group_12                                                                   |generic_join__parameterized32                 |     5|
|181   |          \placegen[1].placeBlock.pI                                                                                                            |place_with_bypass__parameterized71            |     4|
|182   |          \placegen[2].placeBlock.pI                                                                                                            |place_with_bypass__parameterized73            |     1|
|183   |        \my_gcd_CP_0.my_gcd_cp_element_group_15.gj_my_gcd_cp_element_group_15                                                                   |generic_join__parameterized34                 |     5|
|184   |          \placegen[1].placeBlock.pI                                                                                                            |place_with_bypass__parameterized75            |     4|
|185   |          \placegen[2].placeBlock.pI                                                                                                            |place_with_bypass__parameterized77            |     1|
|186   |        \my_gcd_CP_0.my_gcd_cp_element_group_19.gj_my_gcd_cp_element_group_19                                                                   |generic_join__parameterized38                 |     5|
|187   |          \placegen[1].placeBlock.pI                                                                                                            |place_with_bypass__parameterized83            |     2|
|188   |          \placegen[2].placeBlock.pI                                                                                                            |place_with_bypass__parameterized85            |     3|
|189   |        \my_gcd_CP_0.my_gcd_cp_element_group_22.gj_my_gcd_cp_element_group_22                                                                   |generic_join__parameterized40                 |     5|
|190   |          \placegen[1].placeBlock.pI                                                                                                            |place_with_bypass__parameterized87            |     2|
|191   |          \placegen[2].placeBlock.pI                                                                                                            |place_with_bypass__parameterized89            |     3|
|192   |        \my_gcd_CP_0.my_gcd_cp_element_group_27.gj_my_gcd_cp_element_group_27                                                                   |generic_join__parameterized44                 |     4|
|193   |          \placegen[1].placeBlock.pI                                                                                                            |place_with_bypass__parameterized95            |     3|
|194   |          \placegen[2].placeBlock.pI                                                                                                            |place_with_bypass__parameterized97            |     1|
|195   |        \my_gcd_CP_0.my_gcd_cp_element_group_6.gj_my_gcd_cp_element_group_6                                                                     |generic_join__parameterized30                 |     5|
|196   |          \placegen[1].placeBlock.pI                                                                                                            |place_with_bypass__parameterized67            |     4|
|197   |          \placegen[2].placeBlock.pI                                                                                                            |place_with_bypass__parameterized69            |     1|
|198   |        out_buffer                                                                                                                              |ReceiveBuffer__parameterized17                |    36|
|199   |          \notFRR.bufPipe                                                                                                                       |PipeBase__parameterized21                     |    35|
|200   |            \Shallow.notSaveSlot.queue                                                                                                          |QueueBase__parameterized21                    |    35|
|201   |        \out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join                                                                   |generic_join__parameterized1                  |     8|
|202   |          \placegen[1].placeBlock.pI                                                                                                            |place_with_bypass__parameterized3             |     2|
|203   |          \placegen[2].placeBlock.pI                                                                                                            |place_with_bypass__parameterized5             |     3|
|204   |          \placegen[3].placeBlock.pI                                                                                                            |place_with_bypass__parameterized7             |     3|
|205   |        tagIlock                                                                                                                                |InterlockBuffer                               |     6|
|206   |          \NoFlowThrough.interlockBuf.buf                                                                                                       |UnloadBuffer__parameterized1                  |     5|
|207   |            \NotRevisedCase.ShallowCase.ulReg                                                                                                   |UnloadRegister__parameterized1                |     5|
|208   |        \tag_ilock_read_req_symbol_join.gj_tag_ilock_read_req_symbol_join                                                                       |generic_join__parameterized5                  |     7|
|209   |          \placegen[1].placeBlock.pI                                                                                                            |place_with_bypass__parameterized13            |     2|
|210   |          \placegen[2].placeBlock.pI                                                                                                            |place_with_bypass__parameterized15            |     2|
|211   |          \placegen[3].placeBlock.pI                                                                                                            |place_with_bypass__parameterized17            |     3|
|212   |        \tag_ilock_write_req_symbol_join.gj_tag_ilock_write_req_symbol_join                                                                     |generic_join__parameterized3                  |     5|
|213   |          \placegen[1].placeBlock.pI                                                                                                            |place_with_bypass__parameterized9             |     3|
|214   |          \placegen[2].placeBlock.pI                                                                                                            |place_with_bypass__parameterized11            |     2|
|215   |    rt_ctr_inst                                                                                                                                 |rt_clock_counter                              |   112|
|216   |    uart_inst                                                                                                                                   |uartTopPortConfigurable                       |   165|
|217   |      baseInst                                                                                                                                  |uartTopBase                                   |   138|
|218   |        bg                                                                                                                                      |baudGen                                       |    54|
|219   |        ur                                                                                                                                      |uartRx                                        |    44|
|220   |        ut                                                                                                                                      |uartTx                                        |    40|
|221   |      bridgeInst                                                                                                                                |uartBridge                                    |    21|
+------+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1961.340 ; gain = 430.113 ; free physical = 2111 ; free virtual = 43206
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1961.340 ; gain = 293.379 ; free physical = 2162 ; free virtual = 43257
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1961.348 ; gain = 430.113 ; free physical = 2166 ; free virtual = 43260
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/constraint/basys3.xdc]
Finished Parsing XDC File [/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/constraint/basys3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1970.246 ; gain = 0.000 ; free physical = 2110 ; free virtual = 43205
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
991 Infos, 135 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 1970.246 ; gain = 579.312 ; free physical = 2223 ; free virtual = 43318
# write_checkpoint -force PostSynthCheckpoint.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1970.246 ; gain = 0.000 ; free physical = 2223 ; free virtual = 43318
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2002.262 ; gain = 0.000 ; free physical = 2219 ; free virtual = 43315
INFO: [Common 17-1381] The checkpoint '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vivado_synth/PostSynthCheckpoint.dcp' has been generated.
# report_timing_summary -file timing.postsynth.rpt -nworst 4
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# report_utilization -file utilization_post_synth.rpt
# report_utilization -hierarchical -file utilization_post_synth.hierarchical.rpt
# opt_design  
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2341.758 ; gain = 85.547 ; free physical = 1924 ; free virtual = 43037

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 186fc2f96

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2341.758 ; gain = 0.000 ; free physical = 1924 ; free virtual = 43037

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 186fc2f96

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2366.758 ; gain = 0.000 ; free physical = 1835 ; free virtual = 42947
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 186fc2f96

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2366.758 ; gain = 0.000 ; free physical = 1835 ; free virtual = 42947
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b3fbccc6

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2366.758 ; gain = 0.000 ; free physical = 1835 ; free virtual = 42947
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b3fbccc6

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2366.758 ; gain = 0.000 ; free physical = 1835 ; free virtual = 42947
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1b3fbccc6

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2366.758 ; gain = 0.000 ; free physical = 1835 ; free virtual = 42947
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b3fbccc6

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2366.758 ; gain = 0.000 ; free physical = 1835 ; free virtual = 42947
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.758 ; gain = 0.000 ; free physical = 1835 ; free virtual = 42947
Ending Logic Optimization Task | Checksum: 1f2799ad5

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2366.758 ; gain = 0.000 ; free physical = 1835 ; free virtual = 42947

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1f2799ad5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2366.758 ; gain = 0.000 ; free physical = 1834 ; free virtual = 42946

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1f2799ad5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.758 ; gain = 0.000 ; free physical = 1834 ; free virtual = 42946

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.758 ; gain = 0.000 ; free physical = 1834 ; free virtual = 42946
Ending Netlist Obfuscation Task | Checksum: 1f2799ad5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2366.758 ; gain = 0.000 ; free physical = 1834 ; free virtual = 42946
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design  -directive Explore
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.758 ; gain = 0.000 ; free physical = 1831 ; free virtual = 42944
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 174c36bb6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2366.758 ; gain = 0.000 ; free physical = 1831 ; free virtual = 42944
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.758 ; gain = 0.000 ; free physical = 1831 ; free virtual = 42944

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 107e97d8a

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2366.758 ; gain = 0.000 ; free physical = 1825 ; free virtual = 42942

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1aeded717

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2366.758 ; gain = 0.000 ; free physical = 1820 ; free virtual = 42938

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1aeded717

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2366.758 ; gain = 0.000 ; free physical = 1820 ; free virtual = 42938
Phase 1 Placer Initialization | Checksum: 1aeded717

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2366.758 ; gain = 0.000 ; free physical = 1820 ; free virtual = 42938

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f457609e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2366.758 ; gain = 0.000 ; free physical = 1818 ; free virtual = 42936

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2374.762 ; gain = 0.000 ; free physical = 1809 ; free virtual = 42929

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 110fb6be2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2374.762 ; gain = 8.004 ; free physical = 1809 ; free virtual = 42929
Phase 2.2 Global Placement Core | Checksum: 16f1d5962

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2374.762 ; gain = 8.004 ; free physical = 1808 ; free virtual = 42929
Phase 2 Global Placement | Checksum: 16f1d5962

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2374.762 ; gain = 8.004 ; free physical = 1808 ; free virtual = 42929

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1336757c8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2374.762 ; gain = 8.004 ; free physical = 1808 ; free virtual = 42929

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1439bc544

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2374.762 ; gain = 8.004 ; free physical = 1807 ; free virtual = 42929

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2073ef321

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2374.762 ; gain = 8.004 ; free physical = 1807 ; free virtual = 42929

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1558aee05

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2374.762 ; gain = 8.004 ; free physical = 1807 ; free virtual = 42929

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e0815d0a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2374.762 ; gain = 8.004 ; free physical = 1806 ; free virtual = 42928

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 22d150264

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2374.762 ; gain = 8.004 ; free physical = 1806 ; free virtual = 42928

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 148558a64

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2374.762 ; gain = 8.004 ; free physical = 1806 ; free virtual = 42928
Phase 3 Detail Placement | Checksum: 148558a64

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2374.762 ; gain = 8.004 ; free physical = 1806 ; free virtual = 42928

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: cd35d938

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: cd35d938

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2375.699 ; gain = 8.941 ; free physical = 1804 ; free virtual = 42927
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.570. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: d60aac23

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2375.699 ; gain = 8.941 ; free physical = 1805 ; free virtual = 42927
Phase 4.1 Post Commit Optimization | Checksum: d60aac23

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2375.699 ; gain = 8.941 ; free physical = 1805 ; free virtual = 42927

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: d60aac23

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2375.699 ; gain = 8.941 ; free physical = 1805 ; free virtual = 42927

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: d60aac23

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2375.699 ; gain = 8.941 ; free physical = 1805 ; free virtual = 42927

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2375.699 ; gain = 0.000 ; free physical = 1805 ; free virtual = 42927
Phase 4.4 Final Placement Cleanup | Checksum: b790f1f4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2375.699 ; gain = 8.941 ; free physical = 1805 ; free virtual = 42927
Phase 4 Post Placement Optimization and Clean-Up | Checksum: b790f1f4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2375.699 ; gain = 8.941 ; free physical = 1805 ; free virtual = 42927
Ending Placer Task | Checksum: 5ecec818

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2375.699 ; gain = 8.941 ; free physical = 1805 ; free virtual = 42927
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2375.699 ; gain = 8.941 ; free physical = 1810 ; free virtual = 42932
# place_design -post_place_opt 
Command: place_design -post_place_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2418.324 ; gain = 0.000 ; free physical = 1809 ; free virtual = 42931
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5ecec818

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2418.324 ; gain = 0.000 ; free physical = 1809 ; free virtual = 42931

Phase 1.2 Placer Initialization PCO Part 1

Phase 1.2.1 Build Super Logic Region (SLR) Database
Phase 1.2.1 Build Super Logic Region (SLR) Database | Checksum: 5ecec818

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2418.324 ; gain = 0.000 ; free physical = 1809 ; free virtual = 42931

Phase 1.2.2 Add Constraints
Phase 1.2.2 Add Constraints | Checksum: 5ecec818

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2418.324 ; gain = 0.000 ; free physical = 1809 ; free virtual = 42931

Phase 1.2.3 Add Constraints new method

Phase 1.2.3.1 Build CellView Core
Phase 1.2.3.1 Build CellView Core | Checksum: 5ecec818

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2418.324 ; gain = 0.000 ; free physical = 1809 ; free virtual = 42931

Phase 1.2.3.2 Add User PBlocks
Phase 1.2.3.2 Add User PBlocks | Checksum: 5ecec818

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2418.324 ; gain = 0.000 ; free physical = 1809 ; free virtual = 42931

Phase 1.2.3.3 Apply User PBlocks
Phase 1.2.3.3 Apply User PBlocks | Checksum: 5ecec818

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2418.324 ; gain = 0.000 ; free physical = 1809 ; free virtual = 42931

Phase 1.2.3.4 Add terminal Constraints
Phase 1.2.3.4 Add terminal Constraints | Checksum: 5ecec818

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2418.324 ; gain = 0.000 ; free physical = 1809 ; free virtual = 42931
Phase 1.2.3 Add Constraints new method | Checksum: 5ecec818

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2418.324 ; gain = 0.000 ; free physical = 1809 ; free virtual = 42931

Phase 1.2.4 Implementation Feasibility check
Phase 1.2.4 Implementation Feasibility check | Checksum: 7cc440a4

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2418.324 ; gain = 0.000 ; free physical = 1809 ; free virtual = 42931
Phase 1.2 Placer Initialization PCO Part 1 | Checksum: 7cc440a4

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2418.324 ; gain = 0.000 ; free physical = 1809 ; free virtual = 42931

Phase 1.3 Placer Initialization PCO Part 2

Phase 1.3.1 Build Placer Netlist Model
Phase 1.3.1 Build Placer Netlist Model | Checksum: 17054ae6f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2418.324 ; gain = 0.000 ; free physical = 1808 ; free virtual = 42930

Phase 1.3.2 Constrain Clocks/Macros
Phase 1.3.2 Constrain Clocks/Macros | Checksum: 17054ae6f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2418.324 ; gain = 0.000 ; free physical = 1808 ; free virtual = 42930
Phase 1.3 Placer Initialization PCO Part 2 | Checksum: 17054ae6f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2418.324 ; gain = 0.000 ; free physical = 1808 ; free virtual = 42930
Phase 1 Placer Initialization | Checksum: 17054ae6f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2418.324 ; gain = 0.000 ; free physical = 1808 ; free virtual = 42930

Phase 2 Detail Placement

Phase 2.1 Commit Multi Column Macros
Phase 2.1 Commit Multi Column Macros | Checksum: 17054ae6f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2418.324 ; gain = 0.000 ; free physical = 1808 ; free virtual = 42930
Phase 2 Detail Placement | Checksum: e1216e14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2418.324 ; gain = 0.000 ; free physical = 1808 ; free virtual = 42930

Phase 3 Post Placement Optimization and Clean-Up

Phase 3.1 Post Commit Optimization

Phase 3.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e1216e14

Phase 3.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 3.1.1.1 BUFG Insertion | Checksum: e1216e14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2418.324 ; gain = 0.000 ; free physical = 1808 ; free virtual = 42930
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.570. For the most accurate timing information please run report_timing.
Phase 3.1.1 Post Placement Optimization | Checksum: 10f0a76d6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2418.324 ; gain = 0.000 ; free physical = 1808 ; free virtual = 42930
Phase 3.1 Post Commit Optimization | Checksum: 10f0a76d6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2418.324 ; gain = 0.000 ; free physical = 1808 ; free virtual = 42930

Phase 3.2 Post Placement Cleanup
Phase 3.2 Post Placement Cleanup | Checksum: 10f0a76d6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2418.324 ; gain = 0.000 ; free physical = 1807 ; free virtual = 42928

Phase 3.3 Placer Reporting
Phase 3.3 Placer Reporting | Checksum: 10f0a76d6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2418.324 ; gain = 0.000 ; free physical = 1806 ; free virtual = 42928

Phase 3.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2418.324 ; gain = 0.000 ; free physical = 1806 ; free virtual = 42928
Phase 3.4 Final Placement Cleanup | Checksum: f114fe4a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2418.324 ; gain = 0.000 ; free physical = 1806 ; free virtual = 42928
Phase 3 Post Placement Optimization and Clean-Up | Checksum: f114fe4a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2418.324 ; gain = 0.000 ; free physical = 1806 ; free virtual = 42928
Ending Placer Task | Checksum: 5ecec818

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2418.324 ; gain = 0.000 ; free physical = 1806 ; free virtual = 42928
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# phys_opt_design  -directive Explore
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# route_design  -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 105d3226 ConstDB: 0 ShapeSum: 4e7195f2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 107cf7a01

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2497.719 ; gain = 45.676 ; free physical = 1676 ; free virtual = 42791
Post Restoration Checksum: NetGraph: 51c9a8cb NumContArr: b605d136 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 107cf7a01

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2497.719 ; gain = 45.676 ; free physical = 1669 ; free virtual = 42792

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 107cf7a01

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2504.715 ; gain = 52.672 ; free physical = 1653 ; free virtual = 42776

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 107cf7a01

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2504.715 ; gain = 52.672 ; free physical = 1653 ; free virtual = 42776
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 105bc0e33

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2511.715 ; gain = 59.672 ; free physical = 1645 ; free virtual = 42768
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.718  | TNS=0.000  | WHS=-0.181 | THS=-56.976|

Phase 2 Router Initialization | Checksum: cab033cc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2511.715 ; gain = 59.672 ; free physical = 1645 ; free virtual = 42768

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1492
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1492
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a658bb07

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2513.715 ; gain = 61.672 ; free physical = 1645 ; free virtual = 42769

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 159
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.365  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 188eff58b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2513.715 ; gain = 61.672 ; free physical = 1644 ; free virtual = 42767
Phase 4 Rip-up And Reroute | Checksum: 188eff58b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2513.715 ; gain = 61.672 ; free physical = 1644 ; free virtual = 42767

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 188eff58b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2513.715 ; gain = 61.672 ; free physical = 1644 ; free virtual = 42767

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 188eff58b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2513.715 ; gain = 61.672 ; free physical = 1644 ; free virtual = 42767
Phase 5 Delay and Skew Optimization | Checksum: 188eff58b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2513.715 ; gain = 61.672 ; free physical = 1644 ; free virtual = 42767

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12e86cdaf

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2513.715 ; gain = 61.672 ; free physical = 1644 ; free virtual = 42767
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.441  | TNS=0.000  | WHS=0.102  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 12e86cdaf

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2513.715 ; gain = 61.672 ; free physical = 1644 ; free virtual = 42767
Phase 6 Post Hold Fix | Checksum: 12e86cdaf

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2513.715 ; gain = 61.672 ; free physical = 1644 ; free virtual = 42767

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.303915 %
  Global Horizontal Routing Utilization  = 0.332249 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: dd19e5e0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2513.715 ; gain = 61.672 ; free physical = 1644 ; free virtual = 42767

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: dd19e5e0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2515.715 ; gain = 63.672 ; free physical = 1643 ; free virtual = 42766

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e8a21a43

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2515.715 ; gain = 63.672 ; free physical = 1643 ; free virtual = 42766

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=4.444  | TNS=0.000  | WHS=0.105  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 1c7fc2b6c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2515.715 ; gain = 63.672 ; free physical = 1643 ; free virtual = 42766
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2515.715 ; gain = 63.672 ; free physical = 1719 ; free virtual = 42842

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2515.715 ; gain = 97.391 ; free physical = 1719 ; free virtual = 42842
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force PostPlaceRouteCheckpoint.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2515.715 ; gain = 0.000 ; free physical = 1719 ; free virtual = 42842
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2524.621 ; gain = 8.906 ; free physical = 1713 ; free virtual = 42840
INFO: [Common 17-1381] The checkpoint '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vivado_synth/PostPlaceRouteCheckpoint.dcp' has been generated.
# report_timing_summary -file timing.rpt -nworst 10 -verbose
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# report_utilization -file utilization_post_place_and_route.rpt
# report_utilization -hierarchical -file utilization_post_place_and_route.hierarchical.rpt
# write_bitstream -force sample_project.kc705.bit
Command: write_bitstream -force sample_project.kc705.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./sample_project.kc705.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/madhav/seagate/ai_ml_git/IITB_AI_ML/fpga/sample_project_basys3/vivado_synth/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Apr 27 18:04:59 2022. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 2771.855 ; gain = 247.234 ; free physical = 1697 ; free virtual = 42829
INFO: [Common 17-206] Exiting Vivado at Wed Apr 27 18:04:59 2022...
