============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/XILINX_EXE/TD_5.6/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     13456
   Run Date =   Sun Nov 12 10:39:01 2023

   Run on =     DESKTOP-1HJPLU7
============================================================
RUN-1002 : start command "open_project pwm_demo.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/SF1_MCU.v
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../al_ip/rom_weight.v
HDL-1007 : analyze verilog file ../../SF1_SOC.v
HDL-1007 : analyze verilog file ../../ahb_pwm.v
HDL-5007 WARNING: identifier 'weight1' is used before its declaration in ../../ahb_pwm.v(360)
HDL-5007 WARNING: identifier 'weight1' is used before its declaration in ../../ahb_pwm.v(361)
HDL-5007 WARNING: identifier 'weight48' is used before its declaration in ../../ahb_pwm.v(362)
HDL-5007 WARNING: identifier 'weight48' is used before its declaration in ../../ahb_pwm.v(363)
HDL-5007 WARNING: identifier 'weight48' is used before its declaration in ../../ahb_pwm.v(364)
HDL-5007 WARNING: identifier 'weight48' is used before its declaration in ../../ahb_pwm.v(365)
HDL-5007 WARNING: identifier 'weight48' is used before its declaration in ../../ahb_pwm.v(366)
HDL-5007 WARNING: identifier 'weight5' is used before its declaration in ../../ahb_pwm.v(367)
HDL-5007 WARNING: identifier 'weight6' is used before its declaration in ../../ahb_pwm.v(368)
HDL-5007 WARNING: identifier 'weight7' is used before its declaration in ../../ahb_pwm.v(369)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../gpio_controler.v
RUN-1001 : Project manager successfully analyzed 6 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/pwm_demo_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/XILINX_EXE/TD_5.6/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model SF1_SOC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ahb_pwm/I_ahb_clk driven by BUFG (1154 clock/control pins, 1 other pins).
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/I_ahb_clk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model SF1_SOC.
RUN-1001 : There are total 2050 instances
RUN-0007 : 872 luts, 1141 seqs, 0 mslices, 0 lslices, 25 pads, 6 brams, 0 dsps
RUN-1001 : There are total 2187 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 2028 nets have 2 pins
RUN-1001 : 62 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 73 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      2      
RUN-1001 :   No   |  No   |  Yes  |     35      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |    1104     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    1    |  36   |     1      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 37
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2048 instances, 872 luts, 1141 seqs, 0 slices, 0 macros(0 instances: 0 mslices 0 lslices)
PHY-3001 : Huge net I_rst_n_dup_1 with 1152 pins
PHY-0007 : Cell area utilization is 19%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 10291, tnet num: 2185, tinst num: 2048, tnode num: 14836, tedge num: 16248.
TMR-2508 : Levelizing timing graph completed, there are 15 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2185 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.234374s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (100.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 265048
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 19%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 176395, overlap = 13.5
PHY-3002 : Step(2): len = 142328, overlap = 11.25
PHY-3002 : Step(3): len = 96866.1, overlap = 13.5
PHY-3002 : Step(4): len = 79627.8, overlap = 11.25
PHY-3002 : Step(5): len = 71200.7, overlap = 13.6875
PHY-3002 : Step(6): len = 67095.8, overlap = 14.9375
PHY-3002 : Step(7): len = 58971.4, overlap = 17.125
PHY-3002 : Step(8): len = 55139.6, overlap = 19.25
PHY-3002 : Step(9): len = 50909, overlap = 20.8125
PHY-3002 : Step(10): len = 48248.2, overlap = 22
PHY-3002 : Step(11): len = 47266.3, overlap = 24.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.03795e-05
PHY-3002 : Step(12): len = 49889.3, overlap = 19.7188
PHY-3002 : Step(13): len = 50245.2, overlap = 17.4375
PHY-3002 : Step(14): len = 49055.5, overlap = 19.0938
PHY-3002 : Step(15): len = 48789.4, overlap = 21.2812
PHY-3002 : Step(16): len = 47919.2, overlap = 21.1875
PHY-3002 : Step(17): len = 48233.9, overlap = 18.9062
PHY-3002 : Step(18): len = 48054.3, overlap = 16.5312
PHY-3002 : Step(19): len = 47900.7, overlap = 16.125
PHY-3002 : Step(20): len = 47071.4, overlap = 17.5
PHY-3002 : Step(21): len = 46897.6, overlap = 19.5
PHY-3002 : Step(22): len = 46755.9, overlap = 19.25
PHY-3002 : Step(23): len = 47228.4, overlap = 19.5625
PHY-3002 : Step(24): len = 46895.1, overlap = 20.2188
PHY-3002 : Step(25): len = 46785.9, overlap = 20.4062
PHY-3002 : Step(26): len = 46479.5, overlap = 20.8125
PHY-3002 : Step(27): len = 46353, overlap = 21.1562
PHY-3002 : Step(28): len = 46319.7, overlap = 21.4375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.0759e-05
PHY-3002 : Step(29): len = 46977.7, overlap = 19.1562
PHY-3002 : Step(30): len = 47124.8, overlap = 19.2188
PHY-3002 : Step(31): len = 47203.9, overlap = 19.0938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.83806e-05
PHY-3002 : Step(32): len = 47286.4, overlap = 16.375
PHY-3002 : Step(33): len = 47299, overlap = 18.625
PHY-3002 : Step(34): len = 47367.1, overlap = 15.5625
PHY-3002 : Step(35): len = 47515.9, overlap = 12.875
PHY-3002 : Step(36): len = 48477, overlap = 11.6875
PHY-3002 : Step(37): len = 48400.6, overlap = 11.375
PHY-3002 : Step(38): len = 48385.6, overlap = 11.625
PHY-3002 : Step(39): len = 48058.7, overlap = 14.125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007472s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (209.1%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 24%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2185 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.044836s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (104.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.11777e-06
PHY-3002 : Step(40): len = 49366.3, overlap = 33.4688
PHY-3002 : Step(41): len = 49917.3, overlap = 34
PHY-3002 : Step(42): len = 44224.2, overlap = 50.3125
PHY-3002 : Step(43): len = 43585.8, overlap = 55.9062
PHY-3002 : Step(44): len = 41919.3, overlap = 71.2188
PHY-3002 : Step(45): len = 41997.1, overlap = 75.5625
PHY-3002 : Step(46): len = 40073.9, overlap = 77.7812
PHY-3002 : Step(47): len = 39229, overlap = 79.2188
PHY-3002 : Step(48): len = 39491.4, overlap = 79.0625
PHY-3002 : Step(49): len = 39587.1, overlap = 81.9062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.23553e-06
PHY-3002 : Step(50): len = 39359.8, overlap = 80.375
PHY-3002 : Step(51): len = 39795.7, overlap = 80
PHY-3002 : Step(52): len = 41851, overlap = 68.75
PHY-3002 : Step(53): len = 42070.3, overlap = 60.6562
PHY-3002 : Step(54): len = 40477, overlap = 60.2188
PHY-3002 : Step(55): len = 40477, overlap = 60.2188
PHY-3002 : Step(56): len = 39999.5, overlap = 61.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.47107e-06
PHY-3002 : Step(57): len = 41585.8, overlap = 58.0938
PHY-3002 : Step(58): len = 41585.8, overlap = 58.0938
PHY-3002 : Step(59): len = 40093.8, overlap = 57.5
PHY-3002 : Step(60): len = 40604.3, overlap = 56.375
PHY-3002 : Step(61): len = 40604.3, overlap = 56.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.537e-05
PHY-3002 : Step(62): len = 43726.9, overlap = 46.4375
PHY-3002 : Step(63): len = 44583, overlap = 46.625
PHY-3002 : Step(64): len = 42251.5, overlap = 42.7812
PHY-3002 : Step(65): len = 42554, overlap = 42.125
PHY-3002 : Step(66): len = 42554, overlap = 42.125
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 24%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2185 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.043772s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (107.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.47401e-05
PHY-3002 : Step(67): len = 44921.2, overlap = 69.75
PHY-3002 : Step(68): len = 45360.7, overlap = 68.3438
PHY-3002 : Step(69): len = 42793.6, overlap = 64.4375
PHY-3002 : Step(70): len = 43146.4, overlap = 64.5625
PHY-3002 : Step(71): len = 43615.8, overlap = 62.7812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.94802e-05
PHY-3002 : Step(72): len = 41884.2, overlap = 60.0625
PHY-3002 : Step(73): len = 42249, overlap = 58.5
PHY-3002 : Step(74): len = 42249, overlap = 58.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.89604e-05
PHY-3002 : Step(75): len = 42368, overlap = 56.2188
PHY-3002 : Step(76): len = 42529.3, overlap = 56.0938
PHY-3002 : Step(77): len = 42697.9, overlap = 52.4688
PHY-3002 : Step(78): len = 42881.1, overlap = 52.5
PHY-3002 : Step(79): len = 43098.2, overlap = 49.5312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000117921
PHY-3002 : Step(80): len = 43198.7, overlap = 47
PHY-3002 : Step(81): len = 43396.9, overlap = 46.7188
PHY-3002 : Step(82): len = 43752.3, overlap = 44.875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00021201
PHY-3002 : Step(83): len = 43972.1, overlap = 41.1562
PHY-3002 : Step(84): len = 44217.4, overlap = 41.0625
PHY-3002 : Step(85): len = 45309.1, overlap = 37.875
PHY-3002 : Step(86): len = 45616.8, overlap = 37.6562
PHY-3002 : Step(87): len = 45266.1, overlap = 39.1875
PHY-3002 : Step(88): len = 45193.1, overlap = 39.5938
PHY-3002 : Step(89): len = 45082.6, overlap = 38.6562
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00042402
PHY-3002 : Step(90): len = 45511.3, overlap = 36.8125
PHY-3002 : Step(91): len = 45599.9, overlap = 36.375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 10291, tnet num: 2185, tinst num: 2048, tnode num: 14836, tedge num: 16248.
TMR-2508 : Levelizing timing graph completed, there are 15 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 36.38 peak overflow 0.94
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/2187.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 68464, over cnt = 299(2%), over = 865, worst = 13
PHY-1001 : End global iterations;  0.165965s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (94.1%)

PHY-1001 : Congestion index: top1 = 43.47, top5 = 36.37, top10 = 32.45, top15 = 29.85.
PHY-1001 : End incremental global routing;  0.190635s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (98.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2185 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.054563s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (85.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.277674s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (101.3%)

OPT-1001 : Current memory(MB): used = 162, reserve = 135, peak = 162.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1270/2187.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 68464, over cnt = 299(2%), over = 865, worst = 13
PHY-1002 : len = 72552, over cnt = 115(1%), over = 265, worst = 12
PHY-1002 : len = 74032, over cnt = 13(0%), over = 23, worst = 7
PHY-1002 : len = 74288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.158460s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (98.6%)

PHY-1001 : Congestion index: top1 = 38.96, top5 = 34.09, top10 = 31.08, top15 = 28.94.
OPT-1001 : End congestion update;  0.180807s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (86.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2185 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.043217s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (108.5%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.224102s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (90.6%)

OPT-1001 : Current memory(MB): used = 163, reserve = 136, peak = 163.
OPT-1001 : End physical optimization;  0.735493s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (97.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 872 LUT to BLE ...
SYN-4008 : Packed 872 LUT and 35 SEQ to BLE.
SYN-4003 : Packing 1106 remaining SEQ's ...
SYN-4005 : Packed 817 SEQ with LUT/SLICE
SYN-4006 : 20 single LUT's are left
SYN-4006 : 289 single SEQ's are left
SYN-4011 : Packing model "SF1_SOC" (AL_USER_NORMAL) with 1161/1268 primitive instances ...
PHY-3001 : End packing;  0.097618s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (96.0%)

PHY-1001 : Populate physical database on model SF1_SOC.
RUN-1001 : There are total 776 instances
RUN-1001 : 369 mslices, 370 lslices, 25 pads, 6 brams, 0 dsps
RUN-1001 : There are total 2152 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1967 nets have 2 pins
RUN-1001 : 88 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 66 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 774 instances, 739 slices, 0 macros(0 instances: 0 mslices 0 lslices)
PHY-3001 : Cell area utilization is 31%
PHY-3001 : After packing: Len = 51909.4, Over = 79.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 9072, tnet num: 2150, tinst num: 774, tnode num: 12412, tedge num: 14285.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2150 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.278031s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (95.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.61699e-05
PHY-3002 : Step(92): len = 49465.7, overlap = 75.75
PHY-3002 : Step(93): len = 49207.1, overlap = 78.25
PHY-3002 : Step(94): len = 48827.7, overlap = 81.5
PHY-3002 : Step(95): len = 48114.6, overlap = 81.75
PHY-3002 : Step(96): len = 47384.5, overlap = 84.25
PHY-3002 : Step(97): len = 47222.3, overlap = 86.75
PHY-3002 : Step(98): len = 47077.5, overlap = 85
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.23399e-05
PHY-3002 : Step(99): len = 48005.6, overlap = 82
PHY-3002 : Step(100): len = 48697.8, overlap = 76.5
PHY-3002 : Step(101): len = 49010.9, overlap = 73.5
PHY-3002 : Step(102): len = 49159.8, overlap = 73
PHY-3002 : Step(103): len = 49243.1, overlap = 70.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00010468
PHY-3002 : Step(104): len = 49951.7, overlap = 69.75
PHY-3002 : Step(105): len = 50398.2, overlap = 72.25
PHY-3002 : Step(106): len = 51203.4, overlap = 73.5
PHY-3002 : Step(107): len = 51301.2, overlap = 69
PHY-3002 : Step(108): len = 51149.5, overlap = 65.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.088636s wall, 0.093750s user + 0.203125s system = 0.296875s CPU (334.9%)

PHY-3001 : Trial Legalized: Len = 59139.4
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2150 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.036912s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (84.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000101314
PHY-3002 : Step(109): len = 53992.9, overlap = 35.25
PHY-3002 : Step(110): len = 53054.1, overlap = 51.75
PHY-3002 : Step(111): len = 52202.2, overlap = 55
PHY-3002 : Step(112): len = 51721.7, overlap = 58.5
PHY-3002 : Step(113): len = 51507.4, overlap = 62.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000202629
PHY-3002 : Step(114): len = 51900.2, overlap = 59.25
PHY-3002 : Step(115): len = 52318.8, overlap = 58
PHY-3002 : Step(116): len = 52558.1, overlap = 53.75
PHY-3002 : Step(117): len = 52739.3, overlap = 54.25
PHY-3002 : Step(118): len = 52839.6, overlap = 54.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000395625
PHY-3002 : Step(119): len = 53127.4, overlap = 56
PHY-3002 : Step(120): len = 53533.4, overlap = 52.5
PHY-3002 : Step(121): len = 54002.9, overlap = 49
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003889s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 56473.4, Over = 0
PHY-3001 : End spreading;  0.005096s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (306.6%)

PHY-3001 : Final: Len = 56473.4, Over = 0
RUN-1003 : finish command "place" in  3.615115s wall, 6.093750s user + 2.218750s system = 8.312500s CPU (229.9%)

RUN-1004 : used memory is 149 MB, reserved memory is 126 MB, peak memory is 166 MB
RUN-1002 : start command "export_db pwm_demo_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/XILINX_EXE/TD_5.6/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 776 instances
RUN-1001 : 369 mslices, 370 lslices, 25 pads, 6 brams, 0 dsps
RUN-1001 : There are total 2152 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1967 nets have 2 pins
RUN-1001 : 88 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 66 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 9072, tnet num: 2150, tinst num: 774, tnode num: 12412, tedge num: 14285.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 369 mslices, 370 lslices, 25 pads, 6 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2150 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 81712, over cnt = 287(2%), over = 402, worst = 5
PHY-1002 : len = 83008, over cnt = 167(1%), over = 214, worst = 5
PHY-1002 : len = 85352, over cnt = 22(0%), over = 24, worst = 2
PHY-1002 : len = 85720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.262538s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (101.2%)

PHY-1001 : Congestion index: top1 = 40.76, top5 = 35.79, top10 = 32.72, top15 = 30.60.
PHY-1001 : End global routing;  0.299157s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (99.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 182, reserve = 155, peak = 182.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_ahb_pwm/I_ahb_clk will be merged with clock u_pll/clk0_buf
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 271, reserve = 245, peak = 271.
PHY-1001 : End build detailed router design. 1.440524s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (99.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 18912, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.125510s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (99.6%)

PHY-1001 : Current memory(MB): used = 282, reserve = 257, peak = 282.
PHY-1001 : End phase 1; 0.127477s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 17% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Patch 1311 net; 1.996752s wall, 2.000000s user + 0.000000s system = 2.000000s CPU (100.2%)

PHY-1022 : len = 154736, over cnt = 431(0%), over = 436, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 284, reserve = 259, peak = 284.
PHY-1001 : End initial routed; 2.108837s wall, 2.203125s user + 0.000000s system = 2.203125s CPU (104.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/2136(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.355946s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (101.0%)

PHY-1001 : Current memory(MB): used = 289, reserve = 263, peak = 289.
PHY-1001 : End phase 2; 2.464834s wall, 2.562500s user + 0.000000s system = 2.562500s CPU (104.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 154736, over cnt = 431(0%), over = 436, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.006586s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 154392, over cnt = 94(0%), over = 94, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.636705s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (100.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 154784, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.178974s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (96.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 154864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.026373s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 154880, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.018540s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (168.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/2136(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.367286s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (97.8%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-1001 : 218 feed throughs used by 91 nets
PHY-1001 : End commit to database; 0.219685s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (92.5%)

PHY-1001 : Current memory(MB): used = 302, reserve = 277, peak = 302.
PHY-1001 : End phase 3; 1.492167s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (98.4%)

PHY-1003 : Routed, final wirelength = 154880
PHY-1001 : Current memory(MB): used = 303, reserve = 278, peak = 303.
PHY-1001 : End export database. 0.009309s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  5.620850s wall, 5.703125s user + 0.000000s system = 5.703125s CPU (101.5%)

RUN-1003 : finish command "route" in  6.239566s wall, 6.312500s user + 0.000000s system = 6.312500s CPU (101.2%)

RUN-1004 : used memory is 272 MB, reserved memory is 249 MB, peak memory is 303 MB
RUN-1002 : start command "report_area -io_info -file pwm_demo_phy.area"
RUN-1001 : standard
***Report Model: SF1_SOC Device: SF1S60CG121I***

IO Statistics
#IO                        19
  #input                    6
  #output                  13
  #inout                    0

Utilization Statistics
#lut                      886   out of   5824   15.21%
#reg                     1141   out of   5824   19.59%
#le                      1175
  #lut only                34   out of   1175    2.89%
  #reg only               289   out of   1175   24.60%
  #lut&reg                852   out of   1175   72.51%
#dsp                        0   out of     10    0.00%
#bram                       6   out of     26   23.08%
  #bram9k                   6
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       19   out of     55   34.55%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      2   50.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet           Type               DriverType         Driver                  Fanout
#1        u_pll/clk0_buf     GCLK               pll                u_pll/pll_inst.clkc0    750
#2        I_clk_25m_dup_1    GCLK               io                 I_clk_25m_syn_2.di      1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP      NONE    
   I_rst_n        INPUT         J2        LVCMOS18          N/A          PULLUP      NONE    
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP      NONE    
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE       NONE    
    O_led0       OUTPUT         J5        LVCMOS18           8            NONE       NONE    
    O_led1       OUTPUT         H5        LVCMOS18           8            NONE       NONE    
    O_led2       OUTPUT         G4        LVCMOS18           8            NONE       NONE    
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE       NONE    

Report Hierarchy Area:
+-----------------------------------------------------------------------------+
|Instance    |Module     |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------+
|top         |SF1_SOC    |1175   |886     |0       |1141    |6       |0       |
|  u_SF1_MCU |SF1_MCU    |0      |0       |0       |0       |0       |0       |
|  u_ahb_pwm |ahb_pwm    |1175   |886     |0       |1141    |6       |0       |
|    uut     |rom_weight |0      |0       |0       |0       |6       |0       |
|  u_pll     |pll        |0      |0       |0       |0       |0       |0       |
+-----------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       1956  
    #2          2        77   
    #3          3        3    
    #4          4        7    
    #5        5-10       9    
    #6        11-50      75   
    #7       51-100      2    
    #8       101-500     3    
    #9        >500       2    
  Average     2.88            

RUN-1002 : start command "export_db pwm_demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid pwm_demo_inst.bid"
RUN-1002 : start command "bitgen -bit pwm_demo.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 774
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2152, pip num: 18963
BIT-1002 : Init feedthrough with 8 threads.
BIT-1002 : Init feedthrough completely, num: 218
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 637 valid insts, and 48148 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000011100000000000000000
BIT-1004 : Generate bits file pwm_demo.bit.
RUN-1003 : finish command "bitgen -bit pwm_demo.bit" in  1.941109s wall, 10.546875s user + 0.125000s system = 10.671875s CPU (549.8%)

RUN-1004 : used memory is 284 MB, reserved memory is 261 MB, peak memory is 433 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231112_103901.log"
