5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (assign3.2A.vcd) 2 -o (assign3.2A.cdd) 2 -v (assign3.2A.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 assign3.2A.v 21 82 1
2 1 0 30 100010 2 1004 0 0 32 48 0 0
2 2 23 30 b0011 2 1008 0 1 1 18 0 1 0 0 0 0 val
2 3 1 30 70007 0 1410 0 0 1 1 a
2 4 35 30 70011 3 a 2 3
2 5 1 31 b000d 1 1008 0 0 32 1 val
2 6 1 31 70007 0 1410 0 0 32 1 b
2 7 35 31 7000d 2 a 5 6
2 8 0 32 120013 1 1008 0 0 32 48 10 0
2 9 0 32 f0010 2 1008 0 0 32 48 1f 0
2 10 24 32 b0014 2 1208 8 9 16 18 0 ffff 0 0 0 0 val
2 11 1 32 70007 0 1410 0 0 16 1 c
2 12 35 32 70014 3 a 10 11
1 a 1 23 60005 1 0 0 0 1 17 1 1 0 0 0 0
1 b 2 24 6000c 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
1 c 3 25 6000c 1 0 15 0 16 17 ffff ffff 0 0 0 0
1 val 4 27 7000b 1 0 31 0 32 17 0 ffffffff 0 0 0 0
1 error 5 28 70004 1 0 0 0 1 17 0 1 0 0 0 0
4 4 30 7 f 4 4 4
4 7 31 7 f 7 7 7
4 12 32 7 f 12 12 12
3 1 main.$u0 "main.$u0" 0 assign3.2A.v 0 79 1
