# RISCV-Architecture-Learning-Journey
Design and simulation of a RISC-V CPU Core using TL-Verilog on the Makerchip platform. This repository documents my progress from basic logic gates to a fully pipelined processor architecture
