# Simple configuration file for CAEN DPP-PSD Digitizer
# For use with x725/x730 series digitizers in DPP-PSD mode
# Using correct parameter names from PSD1.json device tree

# Connection settings
URL dig1://caen.internal/usb?link_num=0
ModID 1
Debug true
Threads 1

# Basic board configuration - using actual parameter names from device tree
/par/startmode START_MODE_SW  # Software start mode
/par/EventAggr 1023
/par/reclen 512              # Record length in samples
/par/waveforms false

# Enable first few channels with basic PSD settings
# Using correct parameter names from PSD1.json
/ch/0..7/par/ch_enabled TRUE
/ch/0..7/par/ch_dcoffset 20
/ch/0..7/par/ch_threshold 100
/ch/0..7/par/ch_polarity POLARITY_NEGATIVE
# /ch/0..7/par/ch_polarity POLARITY_POSITIVE

# Basic PSD gate configuration - correct parameter names
/ch/0..7/par/ch_gate 400        # Long gate: 400ns 
/ch/0..7/par/ch_gateshort 80    # Short gate: 80ns
/ch/0..7/par/ch_gatepre 50      # Pre-gate: 50ns
/ch/0..7/par/ch_cfd_delay 4     # CFD delay: 4ns
#/ch/0..7/par/ch_cfd_fraction CFD_FRACTLIST_50 # CFD fraction: 50%
#/ch/0..7/par/ch_discr_mode DISCR_MODE_CFD

# Enable pile-up rejection
#/ch/0..7/par/ch_pur_en TRUE
#/ch/0..7/par/ch_purgap 100      # Pile-up gap

# Required extras option
/ch/0..7/par/ch_extras_opt EXTRAS_OPT_TT48_FLAGS_FINETT

# Note: Board-level parameters like AcqMode and EventsPerAggregate
# may not be directly configurable in PSD1 device tree
# They might be controlled through different parameters or commands