<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>boundary_detector</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S01_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S01_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M01_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M01_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET">aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">S00_AXIS:S01_AXIS:M00_AXIS:M01_AXIS</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>boundary_detector_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>7ec864eb</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>boundary_detector_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>7ec864eb</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>33f02c7c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_PD_FLAG</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_BD_FLAG</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) - 1)">255</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) - 1)">255</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S01_AXIS_TDATA_WIDTH&apos;)) - 1)">255</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) - 1)">255</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S01_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S01 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S01_AXIS_TDATA_WIDTH" spirit:order="7" spirit:rangeType="long">256</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:order="8" spirit:rangeType="long">256</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_0db4ce29</spirit:name>
      <spirit:enumeration>256</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>scrs/Boundary_Detector_v1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>scrs/ifr1max6i.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>scrs/ifr1max_r2i.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/boundary_detector_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_55ae2166</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>scrs/Boundary_Detector_v1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>scrs/ifr1max6i.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>scrs/ifr1max_r2i.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/boundary_detector_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/boundary_detector_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_33f02c7c</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S01_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S01 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S01_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_0db4ce29" spirit:order="7">256</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S01_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_0db4ce29" spirit:order="8">256</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">boundary_detector_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>boundary_detector_v1.0</xilinx:displayName>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2020-11-03T10:05:38Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54643320_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7380f021_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d5da907_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ca89ddd_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4181be4f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e5b6660_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b88897d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14afbb2d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63606210_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@104d44e1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27eeef96_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53dcd319_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76cf6438_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@258046b5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@707b52aa_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3114da9f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37326c08_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64c0ab43_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31397757_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dea79a2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65b4c095_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50e9aa4e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@273d562f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@298965bb_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75f88167_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25eea0f2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@af03993_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15137ca3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4060655a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b53886d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6940f269_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74ccf21_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b568a71_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e33b971_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@138b9702_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cd89cba_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38a8686c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cb27604_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42999748_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28518707_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19d172d8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f6c2f02_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48f4dbc3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b63cf84_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11e243e9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@90e633b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5772dfe9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36821a78_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3161bae1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44fb4869_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b3eefbf_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@442301d2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c6f6a0b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24a21db8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30f35970_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44c55ee9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76677fb5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44e6ce20_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@beffd1b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@117df4e8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71e23b66_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25f396d7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63b522b7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fef1e8d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@284ff732_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1074058d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@766a8fe2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6135c67_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/boundary_detector_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="98f4ffca"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="9fcf2f53"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="3722ae8a"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="d29aff66"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="b7d54ffb"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
