// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module lenet_top_conv2d_layer (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        input_r,
        output_r
);

parameter    ap_ST_fsm_state1 = 37'd1;
parameter    ap_ST_fsm_state2 = 37'd2;
parameter    ap_ST_fsm_state3 = 37'd4;
parameter    ap_ST_fsm_state4 = 37'd8;
parameter    ap_ST_fsm_state5 = 37'd16;
parameter    ap_ST_fsm_state6 = 37'd32;
parameter    ap_ST_fsm_state7 = 37'd64;
parameter    ap_ST_fsm_state8 = 37'd128;
parameter    ap_ST_fsm_state9 = 37'd256;
parameter    ap_ST_fsm_pp1_stage0 = 37'd512;
parameter    ap_ST_fsm_state13 = 37'd1024;
parameter    ap_ST_fsm_pp2_stage0 = 37'd2048;
parameter    ap_ST_fsm_pp2_stage1 = 37'd4096;
parameter    ap_ST_fsm_pp2_stage2 = 37'd8192;
parameter    ap_ST_fsm_pp2_stage3 = 37'd16384;
parameter    ap_ST_fsm_pp2_stage4 = 37'd32768;
parameter    ap_ST_fsm_pp2_stage5 = 37'd65536;
parameter    ap_ST_fsm_pp2_stage6 = 37'd131072;
parameter    ap_ST_fsm_pp2_stage7 = 37'd262144;
parameter    ap_ST_fsm_pp2_stage8 = 37'd524288;
parameter    ap_ST_fsm_pp2_stage9 = 37'd1048576;
parameter    ap_ST_fsm_pp2_stage10 = 37'd2097152;
parameter    ap_ST_fsm_pp2_stage11 = 37'd4194304;
parameter    ap_ST_fsm_pp2_stage12 = 37'd8388608;
parameter    ap_ST_fsm_pp2_stage13 = 37'd16777216;
parameter    ap_ST_fsm_pp2_stage14 = 37'd33554432;
parameter    ap_ST_fsm_pp2_stage15 = 37'd67108864;
parameter    ap_ST_fsm_pp2_stage16 = 37'd134217728;
parameter    ap_ST_fsm_pp2_stage17 = 37'd268435456;
parameter    ap_ST_fsm_pp2_stage18 = 37'd536870912;
parameter    ap_ST_fsm_pp2_stage19 = 37'd1073741824;
parameter    ap_ST_fsm_pp2_stage20 = 37'd2147483648;
parameter    ap_ST_fsm_pp2_stage21 = 37'd4294967296;
parameter    ap_ST_fsm_pp2_stage22 = 37'd8589934592;
parameter    ap_ST_fsm_pp2_stage23 = 37'd17179869184;
parameter    ap_ST_fsm_pp2_stage24 = 37'd34359738368;
parameter    ap_ST_fsm_state160 = 37'd68719476736;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [31:0] m_axi_gmem_WDATA;
output  [3:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [31:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [63:0] input_r;
input  [63:0] output_r;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_gmem_AWVALID;
reg m_axi_gmem_WVALID;
reg m_axi_gmem_ARVALID;
reg m_axi_gmem_RREADY;
reg m_axi_gmem_BREADY;

(* fsm_encoding = "none" *) reg   [36:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [2:0] conv1_biases_address0;
reg    conv1_biases_ce0;
wire   [31:0] conv1_biases_q0;
wire   [2:0] conv1_weights_0_0_0_address0;
reg    conv1_weights_0_0_0_ce0;
wire   [31:0] conv1_weights_0_0_0_q0;
wire   [2:0] conv1_weights_0_1_0_address0;
reg    conv1_weights_0_1_0_ce0;
wire   [31:0] conv1_weights_0_1_0_q0;
wire   [2:0] conv1_weights_0_2_0_address0;
reg    conv1_weights_0_2_0_ce0;
wire   [31:0] conv1_weights_0_2_0_q0;
wire   [2:0] conv1_weights_0_3_0_address0;
reg    conv1_weights_0_3_0_ce0;
wire   [31:0] conv1_weights_0_3_0_q0;
wire   [2:0] conv1_weights_0_4_0_address0;
reg    conv1_weights_0_4_0_ce0;
wire   [31:0] conv1_weights_0_4_0_q0;
wire   [2:0] conv1_weights_1_0_0_address0;
reg    conv1_weights_1_0_0_ce0;
wire   [31:0] conv1_weights_1_0_0_q0;
wire   [2:0] conv1_weights_1_1_0_address0;
reg    conv1_weights_1_1_0_ce0;
wire   [31:0] conv1_weights_1_1_0_q0;
wire   [2:0] conv1_weights_1_2_0_address0;
reg    conv1_weights_1_2_0_ce0;
wire   [31:0] conv1_weights_1_2_0_q0;
wire   [2:0] conv1_weights_1_3_0_address0;
reg    conv1_weights_1_3_0_ce0;
wire   [31:0] conv1_weights_1_3_0_q0;
wire   [2:0] conv1_weights_1_4_0_address0;
reg    conv1_weights_1_4_0_ce0;
wire   [31:0] conv1_weights_1_4_0_q0;
wire   [2:0] conv1_weights_2_0_0_address0;
reg    conv1_weights_2_0_0_ce0;
wire   [31:0] conv1_weights_2_0_0_q0;
wire   [2:0] conv1_weights_2_1_0_address0;
reg    conv1_weights_2_1_0_ce0;
wire   [31:0] conv1_weights_2_1_0_q0;
wire   [2:0] conv1_weights_2_2_0_address0;
reg    conv1_weights_2_2_0_ce0;
wire   [31:0] conv1_weights_2_2_0_q0;
wire   [2:0] conv1_weights_2_3_0_address0;
reg    conv1_weights_2_3_0_ce0;
wire   [31:0] conv1_weights_2_3_0_q0;
wire   [2:0] conv1_weights_2_4_0_address0;
reg    conv1_weights_2_4_0_ce0;
wire   [31:0] conv1_weights_2_4_0_q0;
wire   [2:0] conv1_weights_3_0_0_address0;
reg    conv1_weights_3_0_0_ce0;
wire   [31:0] conv1_weights_3_0_0_q0;
wire   [2:0] conv1_weights_3_1_0_address0;
reg    conv1_weights_3_1_0_ce0;
wire   [31:0] conv1_weights_3_1_0_q0;
wire   [2:0] conv1_weights_3_2_0_address0;
reg    conv1_weights_3_2_0_ce0;
wire   [31:0] conv1_weights_3_2_0_q0;
wire   [2:0] conv1_weights_3_3_0_address0;
reg    conv1_weights_3_3_0_ce0;
wire   [31:0] conv1_weights_3_3_0_q0;
wire   [2:0] conv1_weights_3_4_0_address0;
reg    conv1_weights_3_4_0_ce0;
wire   [31:0] conv1_weights_3_4_0_q0;
wire   [2:0] conv1_weights_4_0_0_address0;
reg    conv1_weights_4_0_0_ce0;
wire   [31:0] conv1_weights_4_0_0_q0;
wire   [2:0] conv1_weights_4_1_0_address0;
reg    conv1_weights_4_1_0_ce0;
wire   [31:0] conv1_weights_4_1_0_q0;
wire   [2:0] conv1_weights_4_2_0_address0;
reg    conv1_weights_4_2_0_ce0;
wire   [31:0] conv1_weights_4_2_0_q0;
wire   [2:0] conv1_weights_4_3_0_address0;
reg    conv1_weights_4_3_0_ce0;
wire   [31:0] conv1_weights_4_3_0_q0;
wire   [2:0] conv1_weights_4_4_0_address0;
reg    conv1_weights_4_4_0_ce0;
wire   [31:0] conv1_weights_4_4_0_q0;
reg    gmem_blk_n_AR;
wire    ap_CS_fsm_state3;
reg    gmem_blk_n_R;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] icmp_ln21_reg_7130;
reg    gmem_blk_n_AW;
wire    ap_CS_fsm_pp2_stage14;
reg    ap_enable_reg_pp2_iter5;
wire    ap_block_pp2_stage14;
reg   [0:0] icmp_ln28_reg_7195;
reg   [0:0] icmp_ln28_reg_7195_pp2_iter5_reg;
reg    gmem_blk_n_W;
wire    ap_CS_fsm_pp2_stage15;
wire    ap_block_pp2_stage15;
reg    gmem_blk_n_B;
wire    ap_CS_fsm_pp2_stage20;
wire    ap_block_pp2_stage20;
reg   [9:0] indvar_flatten_reg_3807;
reg   [4:0] i_reg_3818;
reg   [4:0] j_reg_3830;
reg   [12:0] indvar_flatten122_reg_3842;
reg   [2:0] out_c_reg_3854;
reg   [9:0] indvar_flatten20_reg_3865;
reg   [4:0] i_3_reg_3877;
reg   [4:0] i_3_reg_3877_pp2_iter1_reg;
wire    ap_CS_fsm_pp2_stage0;
wire    ap_block_state14_pp2_stage0_iter0;
wire    ap_block_state39_pp2_stage0_iter1;
wire    ap_block_state64_pp2_stage0_iter2;
wire    ap_block_state89_pp2_stage0_iter3;
wire    ap_block_state114_pp2_stage0_iter4;
wire    ap_block_state139_pp2_stage0_iter5;
wire    ap_block_pp2_stage0_11001;
reg   [4:0] i_3_reg_3877_pp2_iter2_reg;
reg   [4:0] i_3_reg_3877_pp2_iter3_reg;
reg   [4:0] i_3_reg_3877_pp2_iter4_reg;
reg   [4:0] j_1_reg_3889;
wire   [31:0] grp_fu_3900_p2;
reg   [31:0] reg_3919;
wire    ap_CS_fsm_pp2_stage10;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_state24_pp2_stage10_iter0;
wire    ap_block_state49_pp2_stage10_iter1;
wire    ap_block_state74_pp2_stage10_iter2;
wire    ap_block_state99_pp2_stage10_iter3;
wire    ap_block_state124_pp2_stage10_iter4;
wire    ap_block_state149_pp2_stage10_iter5;
wire    ap_block_pp2_stage10_11001;
wire    ap_block_state29_pp2_stage15_iter0;
wire    ap_block_state54_pp2_stage15_iter1;
wire    ap_block_state79_pp2_stage15_iter2;
wire    ap_block_state104_pp2_stage15_iter3;
wire    ap_block_state129_pp2_stage15_iter4;
wire    ap_block_state154_pp2_stage15_iter5;
reg    ap_block_state154_io;
reg    ap_block_pp2_stage15_11001;
wire    ap_block_state34_pp2_stage20_iter0;
wire    ap_block_state59_pp2_stage20_iter1;
wire    ap_block_state84_pp2_stage20_iter2;
wire    ap_block_state109_pp2_stage20_iter3;
wire    ap_block_state134_pp2_stage20_iter4;
reg    ap_block_state159_pp2_stage20_iter5;
reg    ap_block_pp2_stage20_11001;
reg    ap_enable_reg_pp2_iter1;
wire    ap_CS_fsm_pp2_stage5;
wire    ap_block_state19_pp2_stage5_iter0;
wire    ap_block_state44_pp2_stage5_iter1;
wire    ap_block_state69_pp2_stage5_iter2;
wire    ap_block_state94_pp2_stage5_iter3;
wire    ap_block_state119_pp2_stage5_iter4;
wire    ap_block_state144_pp2_stage5_iter5;
wire    ap_block_pp2_stage5_11001;
reg   [0:0] icmp_ln28_reg_7195_pp2_iter1_reg;
wire   [31:0] grp_fu_3905_p2;
reg   [31:0] reg_3925;
reg    ap_enable_reg_pp2_iter2;
reg   [31:0] reg_3930;
reg   [0:0] icmp_ln28_reg_7195_pp2_iter2_reg;
wire    ap_CS_fsm_pp2_stage11;
reg    ap_enable_reg_pp2_iter3;
wire    ap_block_state25_pp2_stage11_iter0;
wire    ap_block_state50_pp2_stage11_iter1;
wire    ap_block_state75_pp2_stage11_iter2;
wire    ap_block_state100_pp2_stage11_iter3;
wire    ap_block_state125_pp2_stage11_iter4;
wire    ap_block_state150_pp2_stage11_iter5;
wire    ap_block_pp2_stage11_11001;
reg   [0:0] icmp_ln28_reg_7195_pp2_iter3_reg;
wire    ap_CS_fsm_pp2_stage16;
wire    ap_block_state30_pp2_stage16_iter0;
wire    ap_block_state55_pp2_stage16_iter1;
wire    ap_block_state80_pp2_stage16_iter2;
wire    ap_block_state105_pp2_stage16_iter3;
wire    ap_block_state130_pp2_stage16_iter4;
wire    ap_block_state155_pp2_stage16_iter5;
wire    ap_block_pp2_stage16_11001;
wire    ap_CS_fsm_pp2_stage21;
wire    ap_block_state35_pp2_stage21_iter0;
wire    ap_block_state60_pp2_stage21_iter1;
wire    ap_block_state85_pp2_stage21_iter2;
wire    ap_block_state110_pp2_stage21_iter3;
wire    ap_block_state135_pp2_stage21_iter4;
wire    ap_block_pp2_stage21_11001;
reg   [31:0] reg_3936;
wire    ap_CS_fsm_pp2_stage1;
wire    ap_block_state15_pp2_stage1_iter0;
wire    ap_block_state40_pp2_stage1_iter1;
wire    ap_block_state65_pp2_stage1_iter2;
wire    ap_block_state90_pp2_stage1_iter3;
wire    ap_block_state115_pp2_stage1_iter4;
wire    ap_block_state140_pp2_stage1_iter5;
wire    ap_block_pp2_stage1_11001;
wire    ap_CS_fsm_pp2_stage6;
wire    ap_block_state20_pp2_stage6_iter0;
wire    ap_block_state45_pp2_stage6_iter1;
wire    ap_block_state70_pp2_stage6_iter2;
wire    ap_block_state95_pp2_stage6_iter3;
wire    ap_block_state120_pp2_stage6_iter4;
wire    ap_block_state145_pp2_stage6_iter5;
wire    ap_block_pp2_stage6_11001;
reg   [31:0] reg_3942;
reg    ap_enable_reg_pp2_iter4;
reg   [0:0] icmp_ln28_reg_7195_pp2_iter4_reg;
wire    ap_CS_fsm_pp2_stage12;
wire    ap_block_state26_pp2_stage12_iter0;
wire    ap_block_state51_pp2_stage12_iter1;
wire    ap_block_state76_pp2_stage12_iter2;
wire    ap_block_state101_pp2_stage12_iter3;
wire    ap_block_state126_pp2_stage12_iter4;
wire    ap_block_state151_pp2_stage12_iter5;
wire    ap_block_pp2_stage12_11001;
reg   [31:0] reg_3949;
wire    ap_CS_fsm_pp2_stage17;
wire    ap_block_state31_pp2_stage17_iter0;
wire    ap_block_state56_pp2_stage17_iter1;
wire    ap_block_state81_pp2_stage17_iter2;
wire    ap_block_state106_pp2_stage17_iter3;
wire    ap_block_state131_pp2_stage17_iter4;
wire    ap_block_state156_pp2_stage17_iter5;
wire    ap_block_pp2_stage17_11001;
wire    ap_CS_fsm_pp2_stage22;
wire    ap_block_state36_pp2_stage22_iter0;
wire    ap_block_state61_pp2_stage22_iter1;
wire    ap_block_state86_pp2_stage22_iter2;
wire    ap_block_state111_pp2_stage22_iter3;
wire    ap_block_state136_pp2_stage22_iter4;
wire    ap_block_pp2_stage22_11001;
wire    ap_CS_fsm_pp2_stage2;
wire    ap_block_state16_pp2_stage2_iter0;
wire    ap_block_state41_pp2_stage2_iter1;
wire    ap_block_state66_pp2_stage2_iter2;
wire    ap_block_state91_pp2_stage2_iter3;
wire    ap_block_state116_pp2_stage2_iter4;
wire    ap_block_state141_pp2_stage2_iter5;
wire    ap_block_pp2_stage2_11001;
wire    ap_CS_fsm_pp2_stage7;
wire    ap_block_state21_pp2_stage7_iter0;
wire    ap_block_state46_pp2_stage7_iter1;
wire    ap_block_state71_pp2_stage7_iter2;
wire    ap_block_state96_pp2_stage7_iter3;
wire    ap_block_state121_pp2_stage7_iter4;
wire    ap_block_state146_pp2_stage7_iter5;
wire    ap_block_pp2_stage7_11001;
wire   [10:0] empty_57_fu_3961_p2;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln21_fu_4049_p2;
wire    ap_block_state10_pp1_stage0_iter0;
reg    ap_block_state11_pp1_stage0_iter1;
wire    ap_block_state12_pp1_stage0_iter2;
reg    ap_block_pp1_stage0_11001;
reg   [0:0] icmp_ln21_reg_7130_pp1_iter1_reg;
wire   [9:0] add_ln21_3_fu_4055_p2;
reg    ap_enable_reg_pp1_iter0;
reg   [1:0] trunc_ln23_1_mid2_reg_7139;
wire   [4:0] select_ln21_2_fu_4105_p3;
reg   [4:0] select_ln21_2_reg_7143;
wire   [2:0] trunc_ln21_fu_4113_p1;
reg   [2:0] trunc_ln21_reg_7148;
reg   [31:0] gmem_addr_read_reg_7153;
wire   [2:0] trunc_ln23_1_fu_4117_p1;
reg   [2:0] trunc_ln23_1_reg_7173;
reg   [1:0] trunc_ln23_2_reg_7178;
wire   [4:0] add_ln22_fu_4137_p2;
reg   [4:0] add_ln22_reg_7182;
wire   [2:0] trunc_ln36_fu_4181_p1;
reg   [2:0] trunc_ln36_reg_7187;
wire   [0:0] icmp_ln28_fu_4203_p2;
wire   [0:0] icmp_ln29_fu_4215_p2;
reg   [0:0] icmp_ln29_reg_7199;
reg   [0:0] icmp_ln29_reg_7199_pp2_iter1_reg;
reg   [0:0] icmp_ln29_reg_7199_pp2_iter2_reg;
reg   [0:0] icmp_ln29_reg_7199_pp2_iter3_reg;
reg   [0:0] icmp_ln29_reg_7199_pp2_iter4_reg;
reg   [0:0] icmp_ln29_reg_7199_pp2_iter5_reg;
wire   [4:0] select_ln28_fu_4221_p3;
reg   [4:0] select_ln28_reg_7213;
wire   [2:0] select_ln28_2_fu_4229_p3;
reg   [2:0] select_ln28_2_reg_7222;
reg   [2:0] select_ln28_2_reg_7222_pp2_iter1_reg;
reg   [2:0] select_ln28_2_reg_7222_pp2_iter2_reg;
reg   [2:0] select_ln28_2_reg_7222_pp2_iter3_reg;
reg   [2:0] select_ln28_2_reg_7222_pp2_iter4_reg;
reg   [2:0] select_ln28_2_reg_7222_pp2_iter5_reg;
wire   [63:0] zext_ln28_fu_4237_p1;
reg   [63:0] zext_ln28_reg_7228;
reg   [63:0] zext_ln28_reg_7228_pp2_iter1_reg;
reg   [63:0] zext_ln28_reg_7228_pp2_iter2_reg;
reg   [63:0] zext_ln28_reg_7228_pp2_iter3_reg;
reg   [63:0] zext_ln28_reg_7228_pp2_iter4_reg;
wire   [0:0] and_ln28_fu_4285_p2;
reg   [0:0] and_ln28_reg_7354;
reg   [0:0] and_ln28_reg_7354_pp2_iter1_reg;
reg   [0:0] and_ln28_reg_7354_pp2_iter2_reg;
reg   [0:0] and_ln28_reg_7354_pp2_iter3_reg;
reg   [0:0] and_ln28_reg_7354_pp2_iter4_reg;
reg   [0:0] and_ln28_reg_7354_pp2_iter5_reg;
wire   [4:0] p_dup7_fu_4291_p2;
reg   [4:0] p_dup7_reg_7368;
reg   [4:0] p_dup7_reg_7368_pp2_iter1_reg;
reg   [4:0] p_dup7_reg_7368_pp2_iter2_reg;
reg   [4:0] p_dup7_reg_7368_pp2_iter3_reg;
reg   [4:0] p_dup7_reg_7368_pp2_iter4_reg;
reg   [4:0] p_dup7_reg_7368_pp2_iter5_reg;
wire   [4:0] select_ln29_fu_4303_p3;
reg   [4:0] select_ln29_reg_7374;
reg   [4:0] select_ln29_reg_7374_pp2_iter1_reg;
reg   [4:0] select_ln29_reg_7374_pp2_iter2_reg;
reg   [4:0] select_ln29_reg_7374_pp2_iter3_reg;
reg   [4:0] select_ln29_reg_7374_pp2_iter4_reg;
reg   [4:0] select_ln29_reg_7374_pp2_iter5_reg;
wire   [2:0] trunc_ln36_1_fu_4311_p1;
reg   [2:0] trunc_ln36_1_reg_7384;
wire   [2:0] select_ln29_2_fu_4323_p3;
reg   [2:0] select_ln29_2_reg_7392;
wire   [2:0] trunc_ln36_2_fu_4357_p1;
reg   [2:0] trunc_ln36_2_reg_7400;
reg   [1:0] tmp_60_reg_7492;
wire   [1:0] trunc_ln36_3_fu_4399_p1;
reg   [1:0] trunc_ln36_3_reg_7501;
reg   [1:0] tmp_61_reg_7510;
reg   [31:0] conv1_weights_0_0_0_load_reg_7519;
reg   [31:0] conv1_weights_0_1_0_load_reg_7524;
reg   [31:0] conv1_weights_0_2_0_load_reg_7529;
reg   [31:0] conv1_weights_0_3_0_load_reg_7534;
reg   [31:0] conv1_weights_0_4_0_load_reg_7539;
reg   [31:0] conv1_weights_1_0_0_load_reg_7544;
reg   [31:0] conv1_weights_1_1_0_load_reg_7549;
reg   [31:0] conv1_weights_1_2_0_load_reg_7554;
reg   [31:0] conv1_weights_1_3_0_load_reg_7559;
reg   [31:0] conv1_weights_1_4_0_load_reg_7564;
reg   [31:0] conv1_weights_2_0_0_load_reg_7569;
reg   [31:0] conv1_weights_2_1_0_load_reg_7574;
reg   [31:0] conv1_weights_2_2_0_load_reg_7579;
reg   [31:0] conv1_weights_2_3_0_load_reg_7584;
reg   [31:0] conv1_weights_2_4_0_load_reg_7589;
reg   [31:0] conv1_weights_3_0_0_load_reg_7594;
reg   [31:0] conv1_weights_3_1_0_load_reg_7599;
reg   [31:0] conv1_weights_3_2_0_load_reg_7604;
reg   [31:0] conv1_weights_3_3_0_load_reg_7609;
reg   [31:0] conv1_weights_3_4_0_load_reg_7614;
reg   [31:0] conv1_weights_4_0_0_load_reg_7619;
reg   [31:0] conv1_weights_4_1_0_load_reg_7624;
reg   [31:0] conv1_weights_4_2_0_load_reg_7629;
reg   [31:0] conv1_weights_4_3_0_load_reg_7634;
wire   [31:0] tmp_s_fu_4426_p18;
reg   [31:0] tmp_s_reg_7639;
wire   [2:0] add_ln36_fu_4464_p2;
reg   [2:0] add_ln36_reg_7644;
wire   [31:0] bitcast_ln36_fu_4496_p1;
wire   [4:0] add_ln36_1_fu_4500_p2;
reg   [4:0] add_ln36_1_reg_7737;
wire   [1:0] tmp_62_fu_4505_p4;
reg   [1:0] tmp_62_reg_7742;
wire   [31:0] tmp_22_fu_4529_p18;
reg   [31:0] tmp_22_reg_7750;
wire   [2:0] add_ln36_32_fu_4567_p2;
reg   [2:0] add_ln36_32_reg_7755;
wire   [31:0] bitcast_ln36_1_fu_4599_p1;
wire    ap_CS_fsm_pp2_stage3;
wire    ap_block_state17_pp2_stage3_iter0;
wire    ap_block_state42_pp2_stage3_iter1;
wire    ap_block_state67_pp2_stage3_iter2;
wire    ap_block_state92_pp2_stage3_iter3;
wire    ap_block_state117_pp2_stage3_iter4;
wire    ap_block_state142_pp2_stage3_iter5;
wire    ap_block_pp2_stage3_11001;
wire   [1:0] tmp_63_fu_4608_p4;
reg   [1:0] tmp_63_reg_7848;
wire   [31:0] tmp_23_fu_4632_p18;
reg   [31:0] tmp_23_reg_7856;
wire   [2:0] add_ln36_33_fu_4670_p2;
reg   [2:0] add_ln36_33_reg_7861;
wire   [31:0] bitcast_ln36_2_fu_4702_p1;
wire    ap_CS_fsm_pp2_stage4;
wire    ap_block_state18_pp2_stage4_iter0;
wire    ap_block_state43_pp2_stage4_iter1;
wire    ap_block_state68_pp2_stage4_iter2;
wire    ap_block_state93_pp2_stage4_iter3;
wire    ap_block_state118_pp2_stage4_iter4;
wire    ap_block_state143_pp2_stage4_iter5;
wire    ap_block_pp2_stage4_11001;
wire   [1:0] tmp_64_fu_4711_p4;
reg   [1:0] tmp_64_reg_7954;
wire   [31:0] tmp_24_fu_4735_p18;
reg   [31:0] tmp_24_reg_7962;
wire   [2:0] xor_ln36_1_fu_4773_p2;
reg   [2:0] xor_ln36_1_reg_7967;
wire   [2:0] select_ln29_4_fu_4822_p3;
reg   [2:0] select_ln29_4_reg_8055;
wire   [31:0] grp_fu_3909_p2;
reg   [31:0] mul_reg_8143;
wire   [31:0] bitcast_ln36_3_fu_4856_p1;
wire   [1:0] tmp_69_fu_4865_p4;
reg   [1:0] tmp_69_reg_8153;
wire   [31:0] tmp_25_fu_4889_p18;
reg   [31:0] tmp_25_reg_8161;
reg   [31:0] mul_0_1_reg_8246;
wire   [31:0] bitcast_ln36_4_fu_5014_p1;
wire   [1:0] trunc_ln36_4_fu_5018_p1;
reg   [1:0] trunc_ln36_4_reg_8256;
wire   [1:0] tmp_70_fu_5027_p4;
reg   [1:0] tmp_70_reg_8264;
wire   [31:0] tmp_26_fu_5047_p18;
reg   [31:0] tmp_26_reg_8272;
reg   [31:0] mul_0_2_reg_8357;
wire   [31:0] bitcast_ln36_5_fu_5111_p1;
wire   [31:0] tmp_27_fu_5128_p18;
reg   [31:0] tmp_27_reg_8367;
wire    ap_CS_fsm_pp2_stage8;
wire    ap_block_state22_pp2_stage8_iter0;
wire    ap_block_state47_pp2_stage8_iter1;
wire    ap_block_state72_pp2_stage8_iter2;
wire    ap_block_state97_pp2_stage8_iter3;
wire    ap_block_state122_pp2_stage8_iter4;
wire    ap_block_state147_pp2_stage8_iter5;
wire    ap_block_pp2_stage8_11001;
reg   [31:0] mul_0_3_reg_8452;
wire   [31:0] bitcast_ln36_6_fu_5192_p1;
wire   [31:0] tmp_28_fu_5209_p18;
reg   [31:0] tmp_28_reg_8462;
wire    ap_CS_fsm_pp2_stage9;
wire    ap_block_state23_pp2_stage9_iter0;
wire    ap_block_state48_pp2_stage9_iter1;
wire    ap_block_state73_pp2_stage9_iter2;
wire    ap_block_state98_pp2_stage9_iter3;
wire    ap_block_state123_pp2_stage9_iter4;
wire    ap_block_state148_pp2_stage9_iter5;
wire    ap_block_pp2_stage9_11001;
reg   [31:0] mul_0_4_reg_8547;
wire   [31:0] bitcast_ln36_7_fu_5273_p1;
wire   [31:0] tmp_29_fu_5290_p18;
reg   [31:0] tmp_29_reg_8557;
wire   [2:0] select_ln29_6_fu_5345_p3;
reg   [2:0] select_ln29_6_reg_8562;
reg   [31:0] mul_1_reg_8650;
wire   [31:0] bitcast_ln36_8_fu_5379_p1;
wire   [31:0] tmp_30_fu_5396_p18;
reg   [31:0] tmp_30_reg_8660;
reg   [31:0] mul_1_1_reg_8745;
wire   [31:0] bitcast_ln36_9_fu_5521_p1;
wire   [1:0] trunc_ln36_5_fu_5525_p1;
reg   [1:0] trunc_ln36_5_reg_8755;
wire   [1:0] tmp_71_fu_5534_p4;
reg   [1:0] tmp_71_reg_8763;
wire   [31:0] tmp_31_fu_5554_p18;
reg   [31:0] tmp_31_reg_8771;
reg   [31:0] mul_1_2_reg_8856;
reg   [31:0] mul_1_2_reg_8856_pp2_iter1_reg;
wire   [31:0] bitcast_ln36_10_fu_5618_p1;
wire   [31:0] tmp_32_fu_5635_p18;
reg   [31:0] tmp_32_reg_8866;
wire    ap_CS_fsm_pp2_stage13;
wire    ap_block_state27_pp2_stage13_iter0;
wire    ap_block_state52_pp2_stage13_iter1;
wire    ap_block_state77_pp2_stage13_iter2;
wire    ap_block_state102_pp2_stage13_iter3;
wire    ap_block_state127_pp2_stage13_iter4;
wire    ap_block_state152_pp2_stage13_iter5;
wire    ap_block_pp2_stage13_11001;
reg   [31:0] mul_1_3_reg_8951;
reg   [31:0] mul_1_3_reg_8951_pp2_iter1_reg;
wire   [31:0] bitcast_ln36_11_fu_5699_p1;
wire   [31:0] tmp_33_fu_5716_p18;
reg   [31:0] tmp_33_reg_8961;
wire    ap_block_state28_pp2_stage14_iter0;
wire    ap_block_state53_pp2_stage14_iter1;
wire    ap_block_state78_pp2_stage14_iter2;
wire    ap_block_state103_pp2_stage14_iter3;
wire    ap_block_state128_pp2_stage14_iter4;
wire    ap_block_state153_pp2_stage14_iter5;
reg    ap_block_state153_io;
reg    ap_block_pp2_stage14_11001;
reg   [31:0] mul_1_4_reg_9046;
reg   [31:0] mul_1_4_reg_9046_pp2_iter1_reg;
wire   [31:0] bitcast_ln36_12_fu_5780_p1;
wire   [31:0] tmp_34_fu_5797_p18;
reg   [31:0] tmp_34_reg_9056;
wire   [2:0] select_ln29_8_fu_5857_p3;
reg   [2:0] select_ln29_8_reg_9061;
wire   [2:0] select_ln29_10_fu_5876_p3;
reg   [2:0] select_ln29_10_reg_9069;
reg   [31:0] mul_2_reg_9158;
reg   [31:0] mul_2_reg_9158_pp2_iter1_reg;
wire   [31:0] bitcast_ln36_13_fu_5910_p1;
wire   [31:0] tmp_35_fu_5927_p18;
reg   [31:0] tmp_35_reg_9168;
reg   [31:0] mul_2_1_reg_9253;
reg   [31:0] mul_2_1_reg_9253_pp2_iter1_reg;
wire   [31:0] bitcast_ln36_14_fu_6052_p1;
wire   [1:0] trunc_ln36_6_fu_6056_p1;
reg   [1:0] trunc_ln36_6_reg_9263;
wire   [1:0] tmp_72_fu_6065_p4;
reg   [1:0] tmp_72_reg_9271;
wire   [31:0] tmp_36_fu_6085_p18;
reg   [31:0] tmp_36_reg_9279;
reg   [31:0] mul_2_2_reg_9364;
reg   [31:0] mul_2_2_reg_9364_pp2_iter1_reg;
wire   [31:0] bitcast_ln36_15_fu_6149_p1;
wire   [31:0] tmp_37_fu_6166_p18;
reg   [31:0] tmp_37_reg_9374;
wire    ap_CS_fsm_pp2_stage18;
wire    ap_block_state32_pp2_stage18_iter0;
wire    ap_block_state57_pp2_stage18_iter1;
wire    ap_block_state82_pp2_stage18_iter2;
wire    ap_block_state107_pp2_stage18_iter3;
wire    ap_block_state132_pp2_stage18_iter4;
wire    ap_block_state157_pp2_stage18_iter5;
wire    ap_block_pp2_stage18_11001;
reg   [31:0] mul_2_3_reg_9459;
reg   [31:0] mul_2_3_reg_9459_pp2_iter1_reg;
reg   [31:0] mul_2_3_reg_9459_pp2_iter2_reg;
wire   [31:0] bitcast_ln36_16_fu_6230_p1;
wire   [31:0] tmp_38_fu_6247_p18;
reg   [31:0] tmp_38_reg_9469;
wire    ap_CS_fsm_pp2_stage19;
wire    ap_block_state33_pp2_stage19_iter0;
wire    ap_block_state58_pp2_stage19_iter1;
wire    ap_block_state83_pp2_stage19_iter2;
wire    ap_block_state108_pp2_stage19_iter3;
wire    ap_block_state133_pp2_stage19_iter4;
wire    ap_block_state158_pp2_stage19_iter5;
wire    ap_block_pp2_stage19_11001;
reg   [31:0] mul_2_4_reg_9554;
reg   [31:0] mul_2_4_reg_9554_pp2_iter1_reg;
reg   [31:0] mul_2_4_reg_9554_pp2_iter2_reg;
wire   [31:0] bitcast_ln36_17_fu_6311_p1;
wire   [31:0] tmp_39_fu_6328_p18;
reg   [31:0] tmp_39_reg_9564;
reg   [31:0] mul_3_reg_9649;
reg   [31:0] mul_3_reg_9649_pp2_iter1_reg;
reg   [31:0] mul_3_reg_9649_pp2_iter2_reg;
wire   [31:0] bitcast_ln36_18_fu_6392_p1;
wire   [31:0] tmp_40_fu_6409_p18;
reg   [31:0] tmp_40_reg_9659;
reg   [31:0] mul_3_1_reg_9744;
reg   [31:0] mul_3_1_reg_9744_pp2_iter1_reg;
reg   [31:0] mul_3_1_reg_9744_pp2_iter2_reg;
wire   [31:0] bitcast_ln36_19_fu_6534_p1;
wire   [1:0] tmp_73_fu_6547_p4;
reg   [1:0] tmp_73_reg_9754;
wire   [31:0] tmp_41_fu_6567_p18;
reg   [31:0] tmp_41_reg_9762;
wire   [1:0] or_ln36_21_fu_6605_p2;
reg   [1:0] or_ln36_21_reg_9767;
wire   [1:0] or_ln36_22_fu_6610_p2;
reg   [1:0] or_ln36_22_reg_9772;
wire   [1:0] or_ln36_23_fu_6615_p2;
reg   [1:0] or_ln36_23_reg_9777;
wire   [1:0] or_ln36_24_fu_6620_p2;
reg   [1:0] or_ln36_24_reg_9782;
reg   [31:0] mul_3_2_reg_9867;
reg   [31:0] mul_3_2_reg_9867_pp2_iter1_reg;
reg   [31:0] mul_3_2_reg_9867_pp2_iter2_reg;
wire   [31:0] bitcast_ln36_20_fu_6651_p1;
wire   [31:0] tmp_42_fu_6663_p18;
reg   [31:0] tmp_42_reg_9877;
wire    ap_CS_fsm_pp2_stage23;
wire    ap_block_state37_pp2_stage23_iter0;
wire    ap_block_state62_pp2_stage23_iter1;
wire    ap_block_state87_pp2_stage23_iter2;
wire    ap_block_state112_pp2_stage23_iter3;
wire    ap_block_state137_pp2_stage23_iter4;
wire    ap_block_pp2_stage23_11001;
reg   [31:0] mul_3_3_reg_9962;
reg   [31:0] mul_3_3_reg_9962_pp2_iter1_reg;
reg   [31:0] mul_3_3_reg_9962_pp2_iter2_reg;
wire   [31:0] bitcast_ln36_21_fu_6727_p1;
wire   [31:0] tmp_43_fu_6739_p18;
reg   [31:0] tmp_43_reg_9972;
wire   [12:0] add_ln28_2_fu_6777_p2;
reg   [12:0] add_ln28_2_reg_9977;
wire    ap_CS_fsm_pp2_stage24;
wire    ap_block_state38_pp2_stage24_iter0;
wire    ap_block_state63_pp2_stage24_iter1;
wire    ap_block_state88_pp2_stage24_iter2;
wire    ap_block_state113_pp2_stage24_iter3;
wire    ap_block_state138_pp2_stage24_iter4;
wire    ap_block_pp2_stage24_11001;
wire   [4:0] select_ln29_12_fu_6783_p3;
reg   [4:0] select_ln29_12_reg_9982;
reg   [31:0] mul_3_4_reg_10067;
reg   [31:0] mul_3_4_reg_10067_pp2_iter1_reg;
reg   [31:0] mul_3_4_reg_10067_pp2_iter2_reg;
reg   [31:0] mul_3_4_reg_10067_pp2_iter3_reg;
wire   [31:0] bitcast_ln36_22_fu_6814_p1;
wire   [31:0] tmp_44_fu_6826_p18;
reg   [31:0] tmp_44_reg_10077;
wire   [9:0] select_ln29_13_fu_6870_p3;
reg   [9:0] select_ln29_13_reg_10082;
reg   [31:0] mul_4_reg_10092;
reg   [31:0] mul_4_reg_10092_pp2_iter2_reg;
reg   [31:0] mul_4_reg_10092_pp2_iter3_reg;
reg   [31:0] mul_4_reg_10092_pp2_iter4_reg;
wire   [31:0] bitcast_ln36_23_fu_6877_p1;
wire   [31:0] tmp_45_fu_6889_p18;
reg   [31:0] tmp_45_reg_10102;
reg   [31:0] mul_4_1_reg_10112;
reg   [31:0] mul_4_1_reg_10112_pp2_iter2_reg;
reg   [31:0] mul_4_1_reg_10112_pp2_iter3_reg;
reg   [31:0] mul_4_1_reg_10112_pp2_iter4_reg;
wire   [31:0] bitcast_ln36_24_fu_6927_p1;
reg   [31:0] mul_4_2_reg_10122;
reg   [31:0] mul_4_2_reg_10122_pp2_iter2_reg;
reg   [31:0] mul_4_2_reg_10122_pp2_iter3_reg;
reg   [31:0] mul_4_2_reg_10122_pp2_iter4_reg;
reg   [31:0] mul_4_3_reg_10127;
reg   [31:0] mul_4_3_reg_10127_pp2_iter2_reg;
reg   [31:0] mul_4_3_reg_10127_pp2_iter3_reg;
reg   [31:0] mul_4_3_reg_10127_pp2_iter4_reg;
reg   [31:0] mul_4_4_reg_10132;
reg   [31:0] mul_4_4_reg_10132_pp2_iter2_reg;
reg   [31:0] mul_4_4_reg_10132_pp2_iter3_reg;
reg   [31:0] mul_4_4_reg_10132_pp2_iter4_reg;
reg   [31:0] conv1_biases_load_reg_10147;
wire   [14:0] grp_fu_7087_p2;
reg   [14:0] mul_ln42_reg_10157;
wire   [15:0] add_ln42_fu_6986_p2;
reg   [15:0] add_ln42_reg_10162;
reg   [63:0] gmem_addr_13_reg_10167;
wire   [31:0] select_ln42_fu_7079_p3;
reg   [31:0] select_ln42_reg_10173;
wire    ap_CS_fsm_state9;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state10;
reg    ap_enable_reg_pp1_iter2;
wire    ap_CS_fsm_state13;
wire    ap_block_pp2_stage24_subdone;
reg    ap_condition_pp2_flush_enable;
wire    ap_block_pp2_stage3_subdone;
reg   [5:0] padded_0_0_address0;
reg    padded_0_0_ce0;
reg    padded_0_0_we0;
reg   [31:0] padded_0_0_d0;
wire   [31:0] padded_0_0_q0;
reg   [5:0] padded_0_1_address0;
reg    padded_0_1_ce0;
reg    padded_0_1_we0;
reg   [31:0] padded_0_1_d0;
wire   [31:0] padded_0_1_q0;
reg   [5:0] padded_0_2_address0;
reg    padded_0_2_ce0;
reg    padded_0_2_we0;
reg   [31:0] padded_0_2_d0;
wire   [31:0] padded_0_2_q0;
reg   [5:0] padded_0_3_address0;
reg    padded_0_3_ce0;
reg    padded_0_3_we0;
reg   [31:0] padded_0_3_d0;
wire   [31:0] padded_0_3_q0;
reg   [5:0] padded_1_0_address0;
reg    padded_1_0_ce0;
reg    padded_1_0_we0;
reg   [31:0] padded_1_0_d0;
wire   [31:0] padded_1_0_q0;
reg   [5:0] padded_1_1_address0;
reg    padded_1_1_ce0;
reg    padded_1_1_we0;
reg   [31:0] padded_1_1_d0;
wire   [31:0] padded_1_1_q0;
reg   [5:0] padded_1_2_address0;
reg    padded_1_2_ce0;
reg    padded_1_2_we0;
reg   [31:0] padded_1_2_d0;
wire   [31:0] padded_1_2_q0;
reg   [5:0] padded_1_3_address0;
reg    padded_1_3_ce0;
reg    padded_1_3_we0;
reg   [31:0] padded_1_3_d0;
wire   [31:0] padded_1_3_q0;
reg   [5:0] padded_2_0_address0;
reg    padded_2_0_ce0;
reg    padded_2_0_we0;
reg   [31:0] padded_2_0_d0;
wire   [31:0] padded_2_0_q0;
reg   [5:0] padded_2_1_address0;
reg    padded_2_1_ce0;
reg    padded_2_1_we0;
reg   [31:0] padded_2_1_d0;
wire   [31:0] padded_2_1_q0;
reg   [5:0] padded_2_2_address0;
reg    padded_2_2_ce0;
reg    padded_2_2_we0;
reg   [31:0] padded_2_2_d0;
wire   [31:0] padded_2_2_q0;
reg   [5:0] padded_2_3_address0;
reg    padded_2_3_ce0;
reg    padded_2_3_we0;
reg   [31:0] padded_2_3_d0;
wire   [31:0] padded_2_3_q0;
reg   [5:0] padded_3_0_address0;
reg    padded_3_0_ce0;
reg    padded_3_0_we0;
reg   [31:0] padded_3_0_d0;
wire   [31:0] padded_3_0_q0;
reg   [5:0] padded_3_1_address0;
reg    padded_3_1_ce0;
reg    padded_3_1_we0;
reg   [31:0] padded_3_1_d0;
wire   [31:0] padded_3_1_q0;
reg   [5:0] padded_3_2_address0;
reg    padded_3_2_ce0;
reg    padded_3_2_we0;
reg   [31:0] padded_3_2_d0;
wire   [31:0] padded_3_2_q0;
reg   [5:0] padded_3_3_address0;
reg    padded_3_3_ce0;
reg    padded_3_3_we0;
reg   [31:0] padded_3_3_d0;
wire   [31:0] padded_3_3_q0;
reg   [10:0] empty_reg_3796;
wire   [0:0] exitcond4211_fu_3955_p2;
reg   [4:0] ap_phi_mux_i_phi_fu_3822_p4;
reg   [4:0] ap_phi_mux_j_phi_fu_3834_p4;
reg   [12:0] ap_phi_mux_indvar_flatten122_phi_fu_3846_p4;
wire    ap_block_pp2_stage0;
reg   [2:0] ap_phi_mux_out_c_phi_fu_3858_p4;
reg   [9:0] ap_phi_mux_indvar_flatten20_phi_fu_3869_p4;
reg   [4:0] ap_phi_mux_i_3_phi_fu_3881_p4;
reg   [4:0] ap_phi_mux_j_1_phi_fu_3893_p4;
wire   [63:0] tmp_50_cast_fu_4009_p1;
wire   [63:0] zext_ln23_fu_4161_p1;
wire   [63:0] zext_ln36_1_fu_4369_p1;
wire   [63:0] zext_ln36_6_fu_4476_p1;
wire    ap_block_pp2_stage1;
wire   [63:0] zext_ln36_11_fu_4579_p1;
wire    ap_block_pp2_stage2;
wire   [63:0] zext_ln36_16_fu_4682_p1;
wire    ap_block_pp2_stage3;
wire   [63:0] zext_ln36_21_fu_4785_p1;
wire    ap_block_pp2_stage4;
wire   [63:0] zext_ln36_2_fu_4836_p1;
wire    ap_block_pp2_stage5;
wire   [63:0] zext_ln36_7_fu_4994_p1;
wire    ap_block_pp2_stage6;
wire   [63:0] zext_ln36_12_fu_5091_p1;
wire    ap_block_pp2_stage7;
wire   [63:0] zext_ln36_17_fu_5172_p1;
wire    ap_block_pp2_stage8;
wire   [63:0] zext_ln36_22_fu_5253_p1;
wire    ap_block_pp2_stage9;
wire   [63:0] zext_ln36_3_fu_5359_p1;
wire    ap_block_pp2_stage10;
wire   [63:0] zext_ln36_8_fu_5501_p1;
wire    ap_block_pp2_stage11;
wire   [63:0] zext_ln36_13_fu_5598_p1;
wire    ap_block_pp2_stage12;
wire   [63:0] zext_ln36_18_fu_5679_p1;
wire    ap_block_pp2_stage13;
wire   [63:0] zext_ln36_23_fu_5760_p1;
wire   [63:0] zext_ln36_4_fu_5890_p1;
wire   [63:0] zext_ln36_9_fu_6032_p1;
wire    ap_block_pp2_stage16;
wire   [63:0] zext_ln36_14_fu_6129_p1;
wire    ap_block_pp2_stage17;
wire   [63:0] zext_ln36_19_fu_6210_p1;
wire    ap_block_pp2_stage18;
wire   [63:0] zext_ln36_24_fu_6291_p1;
wire    ap_block_pp2_stage19;
wire   [63:0] zext_ln36_5_fu_6372_p1;
wire   [63:0] zext_ln36_10_fu_6514_p1;
wire    ap_block_pp2_stage21;
wire   [63:0] zext_ln36_15_fu_6631_p1;
wire    ap_block_pp2_stage22;
wire   [63:0] zext_ln36_20_fu_6707_p1;
wire    ap_block_pp2_stage23;
wire   [63:0] zext_ln36_25_fu_6794_p1;
wire    ap_block_pp2_stage24;
wire  signed [63:0] sext_ln21_fu_4038_p1;
wire  signed [63:0] sext_ln42_fu_7027_p1;
wire    ap_block_pp2_stage15_01001;
wire   [1:0] p_cast3_fu_3977_p4;
wire   [1:0] p_cast6_fu_3987_p4;
reg   [31:0] grp_fu_3900_p0;
reg   [31:0] grp_fu_3900_p1;
reg   [31:0] grp_fu_3905_p0;
reg   [31:0] grp_fu_3905_p1;
reg   [31:0] grp_fu_3909_p0;
reg   [31:0] grp_fu_3909_p1;
wire   [2:0] tmp_fu_3967_p4;
wire   [2:0] empty_58_fu_3997_p1;
wire   [5:0] tmp_48_fu_4001_p3;
wire   [61:0] trunc_ln_fu_4029_p4;
wire   [0:0] icmp_ln22_fu_4067_p2;
wire   [4:0] select_ln21_1_fu_4081_p3;
wire   [4:0] add_ln21_1_fu_4089_p2;
wire   [4:0] add_ln21_fu_4061_p2;
wire   [4:0] select_ln21_fu_4073_p3;
wire   [4:0] add_ln23_fu_4121_p2;
wire   [2:0] add_ln21_2_fu_4143_p2;
wire   [2:0] add_ln23_1_fu_4148_p2;
wire   [5:0] tmp_49_fu_4153_p3;
wire   [1:0] tmp_50_fu_4185_p4;
wire   [2:0] add_ln28_fu_4209_p2;
wire   [3:0] and_ln_fu_4195_p3;
wire   [0:0] icmp_ln30_fu_4279_p2;
wire   [0:0] xor_ln28_fu_4273_p2;
wire   [0:0] or_ln29_fu_4297_p2;
wire   [2:0] select_ln28_9_fu_4315_p3;
wire   [1:0] tmp_55_fu_4331_p4;
wire   [3:0] and_ln36_mid1_fu_4341_p3;
wire   [3:0] select_ln28_4_fu_4265_p3;
wire   [5:0] tmp_1_fu_4361_p3;
wire   [3:0] select_ln29_3_fu_4349_p3;
wire   [1:0] or_ln36_fu_4413_p2;
wire   [4:0] tmp_s_fu_4426_p17;
wire   [5:0] tmp_6_fu_4469_p3;
wire   [1:0] or_ln36_1_fu_4515_p2;
wire   [4:0] tmp_22_fu_4529_p17;
wire   [5:0] tmp_11_fu_4572_p3;
wire   [4:0] add_ln36_3_fu_4603_p2;
wire   [1:0] or_ln36_2_fu_4618_p2;
wire   [4:0] tmp_23_fu_4632_p17;
wire   [5:0] tmp_16_fu_4675_p3;
wire   [4:0] add_ln36_5_fu_4706_p2;
wire   [1:0] or_ln36_3_fu_4721_p2;
wire   [4:0] tmp_24_fu_4735_p17;
wire   [5:0] tmp_21_fu_4778_p3;
wire   [2:0] add_ln36_28_fu_4805_p2;
wire   [2:0] add_ln36_31_fu_4810_p2;
wire   [2:0] select_ln28_10_fu_4815_p3;
wire   [5:0] tmp_2_fu_4829_p3;
wire   [4:0] add_ln36_7_fu_4860_p2;
wire   [1:0] or_ln36_4_fu_4875_p2;
wire   [4:0] tmp_25_fu_4889_p17;
wire   [4:0] empty_61_fu_4927_p2;
wire   [1:0] tmp_51_fu_4933_p4;
wire   [3:0] and_ln36_1_fu_4943_p3;
wire   [4:0] p_mid112_fu_4958_p2;
wire   [1:0] tmp_56_fu_4963_p4;
wire   [3:0] and_ln36_1_mid1_fu_4973_p3;
wire   [3:0] select_ln28_5_fu_4951_p3;
wire   [5:0] tmp_7_fu_4988_p3;
wire   [3:0] select_ln29_5_fu_4981_p3;
wire   [1:0] or_ln36_5_fu_5022_p2;
wire   [4:0] tmp_26_fu_5047_p17;
wire   [5:0] tmp_12_fu_5085_p3;
wire   [1:0] or_ln36_6_fu_5115_p2;
wire   [4:0] tmp_27_fu_5128_p17;
wire   [5:0] tmp_17_fu_5166_p3;
wire   [1:0] or_ln36_7_fu_5196_p2;
wire   [4:0] tmp_28_fu_5209_p17;
wire   [5:0] tmp_65_fu_5247_p3;
wire   [1:0] or_ln36_8_fu_5277_p2;
wire   [4:0] tmp_29_fu_5290_p17;
wire   [2:0] add_ln36_29_fu_5328_p2;
wire   [2:0] add_ln36_34_fu_5333_p2;
wire   [2:0] select_ln28_11_fu_5338_p3;
wire   [5:0] tmp_3_fu_5352_p3;
wire   [1:0] or_ln36_9_fu_5383_p2;
wire   [4:0] tmp_30_fu_5396_p17;
wire   [4:0] empty_62_fu_5434_p2;
wire   [1:0] tmp_52_fu_5440_p4;
wire   [3:0] and_ln36_2_fu_5450_p3;
wire   [4:0] p_mid114_fu_5465_p2;
wire   [1:0] tmp_57_fu_5470_p4;
wire   [3:0] and_ln36_2_mid1_fu_5480_p3;
wire   [3:0] select_ln28_6_fu_5458_p3;
wire   [5:0] tmp_8_fu_5495_p3;
wire   [3:0] select_ln29_7_fu_5488_p3;
wire   [1:0] or_ln36_10_fu_5529_p2;
wire   [4:0] tmp_31_fu_5554_p17;
wire   [5:0] tmp_13_fu_5592_p3;
wire   [1:0] or_ln36_11_fu_5622_p2;
wire   [4:0] tmp_32_fu_5635_p17;
wire   [5:0] tmp_18_fu_5673_p3;
wire   [1:0] or_ln36_12_fu_5703_p2;
wire   [4:0] tmp_33_fu_5716_p17;
wire   [5:0] tmp_66_fu_5754_p3;
wire   [1:0] or_ln36_13_fu_5784_p2;
wire   [4:0] tmp_34_fu_5797_p17;
wire   [2:0] add_ln36_30_fu_5835_p2;
wire   [2:0] add_ln36_35_fu_5845_p2;
wire   [2:0] select_ln28_12_fu_5850_p3;
wire   [2:0] xor_ln36_fu_5840_p2;
wire   [2:0] xor_ln36_2_fu_5864_p2;
wire   [2:0] select_ln28_13_fu_5869_p3;
wire   [5:0] tmp_4_fu_5883_p3;
wire   [1:0] or_ln36_14_fu_5914_p2;
wire   [4:0] tmp_35_fu_5927_p17;
wire   [4:0] empty_63_fu_5965_p2;
wire   [1:0] tmp_53_fu_5971_p4;
wire   [3:0] and_ln36_3_fu_5981_p3;
wire   [4:0] p_mid116_fu_5996_p2;
wire   [1:0] tmp_58_fu_6001_p4;
wire   [3:0] and_ln36_3_mid1_fu_6011_p3;
wire   [3:0] select_ln28_7_fu_5989_p3;
wire   [5:0] tmp_9_fu_6026_p3;
wire   [3:0] select_ln29_9_fu_6019_p3;
wire   [1:0] or_ln36_15_fu_6060_p2;
wire   [4:0] tmp_36_fu_6085_p17;
wire   [5:0] tmp_14_fu_6123_p3;
wire   [1:0] or_ln36_16_fu_6153_p2;
wire   [4:0] tmp_37_fu_6166_p17;
wire   [5:0] tmp_19_fu_6204_p3;
wire   [1:0] or_ln36_17_fu_6234_p2;
wire   [4:0] tmp_38_fu_6247_p17;
wire   [5:0] tmp_67_fu_6285_p3;
wire   [1:0] or_ln36_18_fu_6315_p2;
wire   [4:0] tmp_39_fu_6328_p17;
wire   [5:0] tmp_5_fu_6366_p3;
wire   [1:0] or_ln36_19_fu_6396_p2;
wire   [4:0] tmp_40_fu_6409_p17;
wire   [4:0] empty_64_fu_6447_p2;
wire   [1:0] tmp_54_fu_6453_p4;
wire   [3:0] and_ln36_4_fu_6463_p3;
wire   [4:0] p_mid118_fu_6478_p2;
wire   [1:0] tmp_59_fu_6483_p4;
wire   [3:0] and_ln36_4_mid1_fu_6493_p3;
wire   [3:0] select_ln28_8_fu_6471_p3;
wire   [5:0] tmp_10_fu_6508_p3;
wire   [3:0] select_ln29_11_fu_6501_p3;
wire   [1:0] trunc_ln36_7_fu_6538_p1;
wire   [1:0] or_ln36_20_fu_6542_p2;
wire   [4:0] tmp_41_fu_6567_p17;
wire   [5:0] tmp_15_fu_6625_p3;
wire   [4:0] tmp_42_fu_6663_p17;
wire   [5:0] tmp_20_fu_6701_p3;
wire   [4:0] tmp_43_fu_6739_p17;
wire   [5:0] tmp_68_fu_6788_p3;
wire   [4:0] tmp_44_fu_6826_p17;
wire   [9:0] add_ln29_fu_6864_p2;
wire   [4:0] tmp_45_fu_6889_p17;
wire   [14:0] grp_fu_7093_p2;
wire   [14:0] select_ln28_3_fu_6938_p3;
wire   [14:0] select_ln29_1_fu_6944_p3;
wire   [9:0] shl_ln42_1_fu_6954_p3;
wire   [7:0] shl_ln42_2_fu_6965_p3;
wire   [10:0] zext_ln42_fu_6961_p1;
wire   [10:0] zext_ln42_1_fu_6972_p1;
wire   [10:0] sub_ln42_fu_6976_p2;
wire  signed [15:0] sext_ln42_1_fu_6982_p1;
wire   [15:0] zext_ln36_fu_6950_p1;
wire   [4:0] add_ln42_mid2_v_v_fu_6992_p3;
wire   [63:0] zext_ln28_1_fu_6999_p1;
wire   [63:0] add_ln28_1_fu_7003_p2;
wire  signed [63:0] sext_ln42_2_fu_7008_p1;
wire   [63:0] add_ln42_1_fu_7011_p2;
wire   [61:0] trunc_ln7_fu_7017_p4;
wire   [31:0] bitcast_ln42_fu_7037_p1;
wire   [7:0] tmp_46_fu_7041_p4;
wire   [22:0] trunc_ln42_fu_7051_p1;
wire   [0:0] icmp_ln42_1_fu_7061_p2;
wire   [0:0] icmp_ln42_fu_7055_p2;
wire   [0:0] or_ln42_fu_7067_p2;
wire   [0:0] grp_fu_3914_p2;
wire   [0:0] and_ln42_fu_7073_p2;
wire   [10:0] grp_fu_7087_p0;
wire   [4:0] grp_fu_7087_p1;
wire   [10:0] grp_fu_7093_p0;
wire   [4:0] grp_fu_7093_p1;
reg    grp_fu_3900_ce;
reg    grp_fu_3905_ce;
reg    grp_fu_3909_ce;
reg    grp_fu_3914_ce;
wire    ap_block_pp2_stage13_00001;
reg    grp_fu_7087_ce;
reg    grp_fu_7093_ce;
wire    ap_CS_fsm_state160;
reg   [36:0] ap_NS_fsm;
wire    ap_block_pp2_stage0_subdone;
wire    ap_block_pp2_stage1_subdone;
wire    ap_block_pp2_stage2_subdone;
wire    ap_block_pp2_stage4_subdone;
wire    ap_block_pp2_stage5_subdone;
wire    ap_block_pp2_stage6_subdone;
wire    ap_block_pp2_stage7_subdone;
wire    ap_block_pp2_stage8_subdone;
wire    ap_block_pp2_stage9_subdone;
wire    ap_block_pp2_stage10_subdone;
wire    ap_block_pp2_stage11_subdone;
wire    ap_block_pp2_stage12_subdone;
wire    ap_block_pp2_stage13_subdone;
reg    ap_block_pp2_stage14_subdone;
reg    ap_block_pp2_stage15_subdone;
wire    ap_block_pp2_stage16_subdone;
wire    ap_block_pp2_stage17_subdone;
wire    ap_block_pp2_stage18_subdone;
wire    ap_block_pp2_stage19_subdone;
reg    ap_block_pp2_stage20_subdone;
wire    ap_block_pp2_stage21_subdone;
wire    ap_block_pp2_stage22_subdone;
wire    ap_block_pp2_stage23_subdone;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
wire   [14:0] grp_fu_7087_p10;
wire   [14:0] grp_fu_7093_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 37'd1;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter5 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
#0 ap_enable_reg_pp2_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
end

lenet_top_conv2d_layer_conv1_biases #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_biases_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_biases_address0),
    .ce0(conv1_biases_ce0),
    .q0(conv1_biases_q0)
);

lenet_top_conv2d_layer_conv1_weights_0_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_0_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_0_0_0_address0),
    .ce0(conv1_weights_0_0_0_ce0),
    .q0(conv1_weights_0_0_0_q0)
);

lenet_top_conv2d_layer_conv1_weights_0_1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_0_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_0_1_0_address0),
    .ce0(conv1_weights_0_1_0_ce0),
    .q0(conv1_weights_0_1_0_q0)
);

lenet_top_conv2d_layer_conv1_weights_0_2_0 #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_0_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_0_2_0_address0),
    .ce0(conv1_weights_0_2_0_ce0),
    .q0(conv1_weights_0_2_0_q0)
);

lenet_top_conv2d_layer_conv1_weights_0_3_0 #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_0_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_0_3_0_address0),
    .ce0(conv1_weights_0_3_0_ce0),
    .q0(conv1_weights_0_3_0_q0)
);

lenet_top_conv2d_layer_conv1_weights_0_4_0 #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_0_4_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_0_4_0_address0),
    .ce0(conv1_weights_0_4_0_ce0),
    .q0(conv1_weights_0_4_0_q0)
);

lenet_top_conv2d_layer_conv1_weights_1_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_1_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_1_0_0_address0),
    .ce0(conv1_weights_1_0_0_ce0),
    .q0(conv1_weights_1_0_0_q0)
);

lenet_top_conv2d_layer_conv1_weights_1_1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_1_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_1_1_0_address0),
    .ce0(conv1_weights_1_1_0_ce0),
    .q0(conv1_weights_1_1_0_q0)
);

lenet_top_conv2d_layer_conv1_weights_1_2_0 #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_1_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_1_2_0_address0),
    .ce0(conv1_weights_1_2_0_ce0),
    .q0(conv1_weights_1_2_0_q0)
);

lenet_top_conv2d_layer_conv1_weights_1_3_0 #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_1_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_1_3_0_address0),
    .ce0(conv1_weights_1_3_0_ce0),
    .q0(conv1_weights_1_3_0_q0)
);

lenet_top_conv2d_layer_conv1_weights_1_4_0 #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_1_4_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_1_4_0_address0),
    .ce0(conv1_weights_1_4_0_ce0),
    .q0(conv1_weights_1_4_0_q0)
);

lenet_top_conv2d_layer_conv1_weights_2_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_2_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_2_0_0_address0),
    .ce0(conv1_weights_2_0_0_ce0),
    .q0(conv1_weights_2_0_0_q0)
);

lenet_top_conv2d_layer_conv1_weights_2_1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_2_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_2_1_0_address0),
    .ce0(conv1_weights_2_1_0_ce0),
    .q0(conv1_weights_2_1_0_q0)
);

lenet_top_conv2d_layer_conv1_weights_2_2_0 #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_2_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_2_2_0_address0),
    .ce0(conv1_weights_2_2_0_ce0),
    .q0(conv1_weights_2_2_0_q0)
);

lenet_top_conv2d_layer_conv1_weights_2_3_0 #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_2_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_2_3_0_address0),
    .ce0(conv1_weights_2_3_0_ce0),
    .q0(conv1_weights_2_3_0_q0)
);

lenet_top_conv2d_layer_conv1_weights_2_4_0 #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_2_4_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_2_4_0_address0),
    .ce0(conv1_weights_2_4_0_ce0),
    .q0(conv1_weights_2_4_0_q0)
);

lenet_top_conv2d_layer_conv1_weights_3_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_3_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_3_0_0_address0),
    .ce0(conv1_weights_3_0_0_ce0),
    .q0(conv1_weights_3_0_0_q0)
);

lenet_top_conv2d_layer_conv1_weights_3_1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_3_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_3_1_0_address0),
    .ce0(conv1_weights_3_1_0_ce0),
    .q0(conv1_weights_3_1_0_q0)
);

lenet_top_conv2d_layer_conv1_weights_3_2_0 #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_3_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_3_2_0_address0),
    .ce0(conv1_weights_3_2_0_ce0),
    .q0(conv1_weights_3_2_0_q0)
);

lenet_top_conv2d_layer_conv1_weights_3_3_0 #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_3_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_3_3_0_address0),
    .ce0(conv1_weights_3_3_0_ce0),
    .q0(conv1_weights_3_3_0_q0)
);

lenet_top_conv2d_layer_conv1_weights_3_4_0 #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_3_4_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_3_4_0_address0),
    .ce0(conv1_weights_3_4_0_ce0),
    .q0(conv1_weights_3_4_0_q0)
);

lenet_top_conv2d_layer_conv1_weights_4_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_4_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_4_0_0_address0),
    .ce0(conv1_weights_4_0_0_ce0),
    .q0(conv1_weights_4_0_0_q0)
);

lenet_top_conv2d_layer_conv1_weights_4_1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_4_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_4_1_0_address0),
    .ce0(conv1_weights_4_1_0_ce0),
    .q0(conv1_weights_4_1_0_q0)
);

lenet_top_conv2d_layer_conv1_weights_4_2_0 #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_4_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_4_2_0_address0),
    .ce0(conv1_weights_4_2_0_ce0),
    .q0(conv1_weights_4_2_0_q0)
);

lenet_top_conv2d_layer_conv1_weights_4_3_0 #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_4_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_4_3_0_address0),
    .ce0(conv1_weights_4_3_0_ce0),
    .q0(conv1_weights_4_3_0_q0)
);

lenet_top_conv2d_layer_conv1_weights_4_4_0 #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_4_4_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_4_4_0_address0),
    .ce0(conv1_weights_4_4_0_ce0),
    .q0(conv1_weights_4_4_0_q0)
);

lenet_top_conv2d_layer_padded_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_0_0_address0),
    .ce0(padded_0_0_ce0),
    .we0(padded_0_0_we0),
    .d0(padded_0_0_d0),
    .q0(padded_0_0_q0)
);

lenet_top_conv2d_layer_padded_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_0_1_address0),
    .ce0(padded_0_1_ce0),
    .we0(padded_0_1_we0),
    .d0(padded_0_1_d0),
    .q0(padded_0_1_q0)
);

lenet_top_conv2d_layer_padded_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_0_2_address0),
    .ce0(padded_0_2_ce0),
    .we0(padded_0_2_we0),
    .d0(padded_0_2_d0),
    .q0(padded_0_2_q0)
);

lenet_top_conv2d_layer_padded_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_0_3_address0),
    .ce0(padded_0_3_ce0),
    .we0(padded_0_3_we0),
    .d0(padded_0_3_d0),
    .q0(padded_0_3_q0)
);

lenet_top_conv2d_layer_padded_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_1_0_address0),
    .ce0(padded_1_0_ce0),
    .we0(padded_1_0_we0),
    .d0(padded_1_0_d0),
    .q0(padded_1_0_q0)
);

lenet_top_conv2d_layer_padded_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_1_1_address0),
    .ce0(padded_1_1_ce0),
    .we0(padded_1_1_we0),
    .d0(padded_1_1_d0),
    .q0(padded_1_1_q0)
);

lenet_top_conv2d_layer_padded_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_1_2_address0),
    .ce0(padded_1_2_ce0),
    .we0(padded_1_2_we0),
    .d0(padded_1_2_d0),
    .q0(padded_1_2_q0)
);

lenet_top_conv2d_layer_padded_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_1_3_address0),
    .ce0(padded_1_3_ce0),
    .we0(padded_1_3_we0),
    .d0(padded_1_3_d0),
    .q0(padded_1_3_q0)
);

lenet_top_conv2d_layer_padded_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_2_0_address0),
    .ce0(padded_2_0_ce0),
    .we0(padded_2_0_we0),
    .d0(padded_2_0_d0),
    .q0(padded_2_0_q0)
);

lenet_top_conv2d_layer_padded_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_2_1_address0),
    .ce0(padded_2_1_ce0),
    .we0(padded_2_1_we0),
    .d0(padded_2_1_d0),
    .q0(padded_2_1_q0)
);

lenet_top_conv2d_layer_padded_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_2_2_address0),
    .ce0(padded_2_2_ce0),
    .we0(padded_2_2_we0),
    .d0(padded_2_2_d0),
    .q0(padded_2_2_q0)
);

lenet_top_conv2d_layer_padded_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_2_3_address0),
    .ce0(padded_2_3_ce0),
    .we0(padded_2_3_we0),
    .d0(padded_2_3_d0),
    .q0(padded_2_3_q0)
);

lenet_top_conv2d_layer_padded_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_3_0_address0),
    .ce0(padded_3_0_ce0),
    .we0(padded_3_0_we0),
    .d0(padded_3_0_d0),
    .q0(padded_3_0_q0)
);

lenet_top_conv2d_layer_padded_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_3_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_3_1_address0),
    .ce0(padded_3_1_ce0),
    .we0(padded_3_1_we0),
    .d0(padded_3_1_d0),
    .q0(padded_3_1_q0)
);

lenet_top_conv2d_layer_padded_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_3_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_3_2_address0),
    .ce0(padded_3_2_ce0),
    .we0(padded_3_2_we0),
    .d0(padded_3_2_d0),
    .q0(padded_3_2_q0)
);

lenet_top_conv2d_layer_padded_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_3_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_3_3_address0),
    .ce0(padded_3_3_ce0),
    .we0(padded_3_3_we0),
    .d0(padded_3_3_d0),
    .q0(padded_3_3_q0)
);

lenet_top_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3900_p0),
    .din1(grp_fu_3900_p1),
    .ce(grp_fu_3900_ce),
    .dout(grp_fu_3900_p2)
);

lenet_top_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3905_p0),
    .din1(grp_fu_3905_p1),
    .ce(grp_fu_3905_ce),
    .dout(grp_fu_3905_p2)
);

lenet_top_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3909_p0),
    .din1(grp_fu_3909_p1),
    .ce(grp_fu_3909_ce),
    .dout(grp_fu_3909_p2)
);

lenet_top_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_3942),
    .din1(32'd0),
    .ce(grp_fu_3914_ce),
    .opcode(5'd2),
    .dout(grp_fu_3914_p2)
);

lenet_top_mux_165_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_165_32_1_1_U5(
    .din0(padded_0_0_q0),
    .din1(padded_0_1_q0),
    .din2(padded_0_2_q0),
    .din3(padded_0_3_q0),
    .din4(padded_1_0_q0),
    .din5(padded_1_1_q0),
    .din6(padded_1_2_q0),
    .din7(padded_1_3_q0),
    .din8(padded_2_0_q0),
    .din9(padded_2_1_q0),
    .din10(padded_2_2_q0),
    .din11(padded_2_3_q0),
    .din12(padded_3_0_q0),
    .din13(padded_3_1_q0),
    .din14(padded_3_2_q0),
    .din15(padded_3_3_q0),
    .din16(tmp_s_fu_4426_p17),
    .dout(tmp_s_fu_4426_p18)
);

lenet_top_mux_165_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_165_32_1_1_U6(
    .din0(padded_0_0_q0),
    .din1(padded_0_1_q0),
    .din2(padded_0_2_q0),
    .din3(padded_0_3_q0),
    .din4(padded_1_0_q0),
    .din5(padded_1_1_q0),
    .din6(padded_1_2_q0),
    .din7(padded_1_3_q0),
    .din8(padded_2_0_q0),
    .din9(padded_2_1_q0),
    .din10(padded_2_2_q0),
    .din11(padded_2_3_q0),
    .din12(padded_3_0_q0),
    .din13(padded_3_1_q0),
    .din14(padded_3_2_q0),
    .din15(padded_3_3_q0),
    .din16(tmp_22_fu_4529_p17),
    .dout(tmp_22_fu_4529_p18)
);

lenet_top_mux_165_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_165_32_1_1_U7(
    .din0(padded_0_0_q0),
    .din1(padded_0_1_q0),
    .din2(padded_0_2_q0),
    .din3(padded_0_3_q0),
    .din4(padded_1_0_q0),
    .din5(padded_1_1_q0),
    .din6(padded_1_2_q0),
    .din7(padded_1_3_q0),
    .din8(padded_2_0_q0),
    .din9(padded_2_1_q0),
    .din10(padded_2_2_q0),
    .din11(padded_2_3_q0),
    .din12(padded_3_0_q0),
    .din13(padded_3_1_q0),
    .din14(padded_3_2_q0),
    .din15(padded_3_3_q0),
    .din16(tmp_23_fu_4632_p17),
    .dout(tmp_23_fu_4632_p18)
);

lenet_top_mux_165_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_165_32_1_1_U8(
    .din0(padded_0_0_q0),
    .din1(padded_0_1_q0),
    .din2(padded_0_2_q0),
    .din3(padded_0_3_q0),
    .din4(padded_1_0_q0),
    .din5(padded_1_1_q0),
    .din6(padded_1_2_q0),
    .din7(padded_1_3_q0),
    .din8(padded_2_0_q0),
    .din9(padded_2_1_q0),
    .din10(padded_2_2_q0),
    .din11(padded_2_3_q0),
    .din12(padded_3_0_q0),
    .din13(padded_3_1_q0),
    .din14(padded_3_2_q0),
    .din15(padded_3_3_q0),
    .din16(tmp_24_fu_4735_p17),
    .dout(tmp_24_fu_4735_p18)
);

lenet_top_mux_165_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_165_32_1_1_U9(
    .din0(padded_0_0_q0),
    .din1(padded_0_1_q0),
    .din2(padded_0_2_q0),
    .din3(padded_0_3_q0),
    .din4(padded_1_0_q0),
    .din5(padded_1_1_q0),
    .din6(padded_1_2_q0),
    .din7(padded_1_3_q0),
    .din8(padded_2_0_q0),
    .din9(padded_2_1_q0),
    .din10(padded_2_2_q0),
    .din11(padded_2_3_q0),
    .din12(padded_3_0_q0),
    .din13(padded_3_1_q0),
    .din14(padded_3_2_q0),
    .din15(padded_3_3_q0),
    .din16(tmp_25_fu_4889_p17),
    .dout(tmp_25_fu_4889_p18)
);

lenet_top_mux_165_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_165_32_1_1_U10(
    .din0(padded_0_0_q0),
    .din1(padded_0_1_q0),
    .din2(padded_0_2_q0),
    .din3(padded_0_3_q0),
    .din4(padded_1_0_q0),
    .din5(padded_1_1_q0),
    .din6(padded_1_2_q0),
    .din7(padded_1_3_q0),
    .din8(padded_2_0_q0),
    .din9(padded_2_1_q0),
    .din10(padded_2_2_q0),
    .din11(padded_2_3_q0),
    .din12(padded_3_0_q0),
    .din13(padded_3_1_q0),
    .din14(padded_3_2_q0),
    .din15(padded_3_3_q0),
    .din16(tmp_26_fu_5047_p17),
    .dout(tmp_26_fu_5047_p18)
);

lenet_top_mux_165_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_165_32_1_1_U11(
    .din0(padded_0_0_q0),
    .din1(padded_0_1_q0),
    .din2(padded_0_2_q0),
    .din3(padded_0_3_q0),
    .din4(padded_1_0_q0),
    .din5(padded_1_1_q0),
    .din6(padded_1_2_q0),
    .din7(padded_1_3_q0),
    .din8(padded_2_0_q0),
    .din9(padded_2_1_q0),
    .din10(padded_2_2_q0),
    .din11(padded_2_3_q0),
    .din12(padded_3_0_q0),
    .din13(padded_3_1_q0),
    .din14(padded_3_2_q0),
    .din15(padded_3_3_q0),
    .din16(tmp_27_fu_5128_p17),
    .dout(tmp_27_fu_5128_p18)
);

lenet_top_mux_165_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_165_32_1_1_U12(
    .din0(padded_0_0_q0),
    .din1(padded_0_1_q0),
    .din2(padded_0_2_q0),
    .din3(padded_0_3_q0),
    .din4(padded_1_0_q0),
    .din5(padded_1_1_q0),
    .din6(padded_1_2_q0),
    .din7(padded_1_3_q0),
    .din8(padded_2_0_q0),
    .din9(padded_2_1_q0),
    .din10(padded_2_2_q0),
    .din11(padded_2_3_q0),
    .din12(padded_3_0_q0),
    .din13(padded_3_1_q0),
    .din14(padded_3_2_q0),
    .din15(padded_3_3_q0),
    .din16(tmp_28_fu_5209_p17),
    .dout(tmp_28_fu_5209_p18)
);

lenet_top_mux_165_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_165_32_1_1_U13(
    .din0(padded_0_0_q0),
    .din1(padded_0_1_q0),
    .din2(padded_0_2_q0),
    .din3(padded_0_3_q0),
    .din4(padded_1_0_q0),
    .din5(padded_1_1_q0),
    .din6(padded_1_2_q0),
    .din7(padded_1_3_q0),
    .din8(padded_2_0_q0),
    .din9(padded_2_1_q0),
    .din10(padded_2_2_q0),
    .din11(padded_2_3_q0),
    .din12(padded_3_0_q0),
    .din13(padded_3_1_q0),
    .din14(padded_3_2_q0),
    .din15(padded_3_3_q0),
    .din16(tmp_29_fu_5290_p17),
    .dout(tmp_29_fu_5290_p18)
);

lenet_top_mux_165_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_165_32_1_1_U14(
    .din0(padded_0_0_q0),
    .din1(padded_0_1_q0),
    .din2(padded_0_2_q0),
    .din3(padded_0_3_q0),
    .din4(padded_1_0_q0),
    .din5(padded_1_1_q0),
    .din6(padded_1_2_q0),
    .din7(padded_1_3_q0),
    .din8(padded_2_0_q0),
    .din9(padded_2_1_q0),
    .din10(padded_2_2_q0),
    .din11(padded_2_3_q0),
    .din12(padded_3_0_q0),
    .din13(padded_3_1_q0),
    .din14(padded_3_2_q0),
    .din15(padded_3_3_q0),
    .din16(tmp_30_fu_5396_p17),
    .dout(tmp_30_fu_5396_p18)
);

lenet_top_mux_165_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_165_32_1_1_U15(
    .din0(padded_0_0_q0),
    .din1(padded_0_1_q0),
    .din2(padded_0_2_q0),
    .din3(padded_0_3_q0),
    .din4(padded_1_0_q0),
    .din5(padded_1_1_q0),
    .din6(padded_1_2_q0),
    .din7(padded_1_3_q0),
    .din8(padded_2_0_q0),
    .din9(padded_2_1_q0),
    .din10(padded_2_2_q0),
    .din11(padded_2_3_q0),
    .din12(padded_3_0_q0),
    .din13(padded_3_1_q0),
    .din14(padded_3_2_q0),
    .din15(padded_3_3_q0),
    .din16(tmp_31_fu_5554_p17),
    .dout(tmp_31_fu_5554_p18)
);

lenet_top_mux_165_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_165_32_1_1_U16(
    .din0(padded_0_0_q0),
    .din1(padded_0_1_q0),
    .din2(padded_0_2_q0),
    .din3(padded_0_3_q0),
    .din4(padded_1_0_q0),
    .din5(padded_1_1_q0),
    .din6(padded_1_2_q0),
    .din7(padded_1_3_q0),
    .din8(padded_2_0_q0),
    .din9(padded_2_1_q0),
    .din10(padded_2_2_q0),
    .din11(padded_2_3_q0),
    .din12(padded_3_0_q0),
    .din13(padded_3_1_q0),
    .din14(padded_3_2_q0),
    .din15(padded_3_3_q0),
    .din16(tmp_32_fu_5635_p17),
    .dout(tmp_32_fu_5635_p18)
);

lenet_top_mux_165_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_165_32_1_1_U17(
    .din0(padded_0_0_q0),
    .din1(padded_0_1_q0),
    .din2(padded_0_2_q0),
    .din3(padded_0_3_q0),
    .din4(padded_1_0_q0),
    .din5(padded_1_1_q0),
    .din6(padded_1_2_q0),
    .din7(padded_1_3_q0),
    .din8(padded_2_0_q0),
    .din9(padded_2_1_q0),
    .din10(padded_2_2_q0),
    .din11(padded_2_3_q0),
    .din12(padded_3_0_q0),
    .din13(padded_3_1_q0),
    .din14(padded_3_2_q0),
    .din15(padded_3_3_q0),
    .din16(tmp_33_fu_5716_p17),
    .dout(tmp_33_fu_5716_p18)
);

lenet_top_mux_165_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_165_32_1_1_U18(
    .din0(padded_0_0_q0),
    .din1(padded_0_1_q0),
    .din2(padded_0_2_q0),
    .din3(padded_0_3_q0),
    .din4(padded_1_0_q0),
    .din5(padded_1_1_q0),
    .din6(padded_1_2_q0),
    .din7(padded_1_3_q0),
    .din8(padded_2_0_q0),
    .din9(padded_2_1_q0),
    .din10(padded_2_2_q0),
    .din11(padded_2_3_q0),
    .din12(padded_3_0_q0),
    .din13(padded_3_1_q0),
    .din14(padded_3_2_q0),
    .din15(padded_3_3_q0),
    .din16(tmp_34_fu_5797_p17),
    .dout(tmp_34_fu_5797_p18)
);

lenet_top_mux_165_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_165_32_1_1_U19(
    .din0(padded_0_0_q0),
    .din1(padded_0_1_q0),
    .din2(padded_0_2_q0),
    .din3(padded_0_3_q0),
    .din4(padded_1_0_q0),
    .din5(padded_1_1_q0),
    .din6(padded_1_2_q0),
    .din7(padded_1_3_q0),
    .din8(padded_2_0_q0),
    .din9(padded_2_1_q0),
    .din10(padded_2_2_q0),
    .din11(padded_2_3_q0),
    .din12(padded_3_0_q0),
    .din13(padded_3_1_q0),
    .din14(padded_3_2_q0),
    .din15(padded_3_3_q0),
    .din16(tmp_35_fu_5927_p17),
    .dout(tmp_35_fu_5927_p18)
);

lenet_top_mux_165_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_165_32_1_1_U20(
    .din0(padded_0_0_q0),
    .din1(padded_0_1_q0),
    .din2(padded_0_2_q0),
    .din3(padded_0_3_q0),
    .din4(padded_1_0_q0),
    .din5(padded_1_1_q0),
    .din6(padded_1_2_q0),
    .din7(padded_1_3_q0),
    .din8(padded_2_0_q0),
    .din9(padded_2_1_q0),
    .din10(padded_2_2_q0),
    .din11(padded_2_3_q0),
    .din12(padded_3_0_q0),
    .din13(padded_3_1_q0),
    .din14(padded_3_2_q0),
    .din15(padded_3_3_q0),
    .din16(tmp_36_fu_6085_p17),
    .dout(tmp_36_fu_6085_p18)
);

lenet_top_mux_165_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_165_32_1_1_U21(
    .din0(padded_0_0_q0),
    .din1(padded_0_1_q0),
    .din2(padded_0_2_q0),
    .din3(padded_0_3_q0),
    .din4(padded_1_0_q0),
    .din5(padded_1_1_q0),
    .din6(padded_1_2_q0),
    .din7(padded_1_3_q0),
    .din8(padded_2_0_q0),
    .din9(padded_2_1_q0),
    .din10(padded_2_2_q0),
    .din11(padded_2_3_q0),
    .din12(padded_3_0_q0),
    .din13(padded_3_1_q0),
    .din14(padded_3_2_q0),
    .din15(padded_3_3_q0),
    .din16(tmp_37_fu_6166_p17),
    .dout(tmp_37_fu_6166_p18)
);

lenet_top_mux_165_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_165_32_1_1_U22(
    .din0(padded_0_0_q0),
    .din1(padded_0_1_q0),
    .din2(padded_0_2_q0),
    .din3(padded_0_3_q0),
    .din4(padded_1_0_q0),
    .din5(padded_1_1_q0),
    .din6(padded_1_2_q0),
    .din7(padded_1_3_q0),
    .din8(padded_2_0_q0),
    .din9(padded_2_1_q0),
    .din10(padded_2_2_q0),
    .din11(padded_2_3_q0),
    .din12(padded_3_0_q0),
    .din13(padded_3_1_q0),
    .din14(padded_3_2_q0),
    .din15(padded_3_3_q0),
    .din16(tmp_38_fu_6247_p17),
    .dout(tmp_38_fu_6247_p18)
);

lenet_top_mux_165_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_165_32_1_1_U23(
    .din0(padded_0_0_q0),
    .din1(padded_0_1_q0),
    .din2(padded_0_2_q0),
    .din3(padded_0_3_q0),
    .din4(padded_1_0_q0),
    .din5(padded_1_1_q0),
    .din6(padded_1_2_q0),
    .din7(padded_1_3_q0),
    .din8(padded_2_0_q0),
    .din9(padded_2_1_q0),
    .din10(padded_2_2_q0),
    .din11(padded_2_3_q0),
    .din12(padded_3_0_q0),
    .din13(padded_3_1_q0),
    .din14(padded_3_2_q0),
    .din15(padded_3_3_q0),
    .din16(tmp_39_fu_6328_p17),
    .dout(tmp_39_fu_6328_p18)
);

lenet_top_mux_165_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_165_32_1_1_U24(
    .din0(padded_0_0_q0),
    .din1(padded_0_1_q0),
    .din2(padded_0_2_q0),
    .din3(padded_0_3_q0),
    .din4(padded_1_0_q0),
    .din5(padded_1_1_q0),
    .din6(padded_1_2_q0),
    .din7(padded_1_3_q0),
    .din8(padded_2_0_q0),
    .din9(padded_2_1_q0),
    .din10(padded_2_2_q0),
    .din11(padded_2_3_q0),
    .din12(padded_3_0_q0),
    .din13(padded_3_1_q0),
    .din14(padded_3_2_q0),
    .din15(padded_3_3_q0),
    .din16(tmp_40_fu_6409_p17),
    .dout(tmp_40_fu_6409_p18)
);

lenet_top_mux_165_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_165_32_1_1_U25(
    .din0(padded_0_0_q0),
    .din1(padded_0_1_q0),
    .din2(padded_0_2_q0),
    .din3(padded_0_3_q0),
    .din4(padded_1_0_q0),
    .din5(padded_1_1_q0),
    .din6(padded_1_2_q0),
    .din7(padded_1_3_q0),
    .din8(padded_2_0_q0),
    .din9(padded_2_1_q0),
    .din10(padded_2_2_q0),
    .din11(padded_2_3_q0),
    .din12(padded_3_0_q0),
    .din13(padded_3_1_q0),
    .din14(padded_3_2_q0),
    .din15(padded_3_3_q0),
    .din16(tmp_41_fu_6567_p17),
    .dout(tmp_41_fu_6567_p18)
);

lenet_top_mux_165_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_165_32_1_1_U26(
    .din0(padded_0_0_q0),
    .din1(padded_0_1_q0),
    .din2(padded_0_2_q0),
    .din3(padded_0_3_q0),
    .din4(padded_1_0_q0),
    .din5(padded_1_1_q0),
    .din6(padded_1_2_q0),
    .din7(padded_1_3_q0),
    .din8(padded_2_0_q0),
    .din9(padded_2_1_q0),
    .din10(padded_2_2_q0),
    .din11(padded_2_3_q0),
    .din12(padded_3_0_q0),
    .din13(padded_3_1_q0),
    .din14(padded_3_2_q0),
    .din15(padded_3_3_q0),
    .din16(tmp_42_fu_6663_p17),
    .dout(tmp_42_fu_6663_p18)
);

lenet_top_mux_165_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_165_32_1_1_U27(
    .din0(padded_0_0_q0),
    .din1(padded_0_1_q0),
    .din2(padded_0_2_q0),
    .din3(padded_0_3_q0),
    .din4(padded_1_0_q0),
    .din5(padded_1_1_q0),
    .din6(padded_1_2_q0),
    .din7(padded_1_3_q0),
    .din8(padded_2_0_q0),
    .din9(padded_2_1_q0),
    .din10(padded_2_2_q0),
    .din11(padded_2_3_q0),
    .din12(padded_3_0_q0),
    .din13(padded_3_1_q0),
    .din14(padded_3_2_q0),
    .din15(padded_3_3_q0),
    .din16(tmp_43_fu_6739_p17),
    .dout(tmp_43_fu_6739_p18)
);

lenet_top_mux_165_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_165_32_1_1_U28(
    .din0(padded_0_0_q0),
    .din1(padded_0_1_q0),
    .din2(padded_0_2_q0),
    .din3(padded_0_3_q0),
    .din4(padded_1_0_q0),
    .din5(padded_1_1_q0),
    .din6(padded_1_2_q0),
    .din7(padded_1_3_q0),
    .din8(padded_2_0_q0),
    .din9(padded_2_1_q0),
    .din10(padded_2_2_q0),
    .din11(padded_2_3_q0),
    .din12(padded_3_0_q0),
    .din13(padded_3_1_q0),
    .din14(padded_3_2_q0),
    .din15(padded_3_3_q0),
    .din16(tmp_44_fu_6826_p17),
    .dout(tmp_44_fu_6826_p18)
);

lenet_top_mux_165_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_165_32_1_1_U29(
    .din0(padded_0_0_q0),
    .din1(padded_0_1_q0),
    .din2(padded_0_2_q0),
    .din3(padded_0_3_q0),
    .din4(padded_1_0_q0),
    .din5(padded_1_1_q0),
    .din6(padded_1_2_q0),
    .din7(padded_1_3_q0),
    .din8(padded_2_0_q0),
    .din9(padded_2_1_q0),
    .din10(padded_2_2_q0),
    .din11(padded_2_3_q0),
    .din12(padded_3_0_q0),
    .din13(padded_3_1_q0),
    .din14(padded_3_2_q0),
    .din15(padded_3_3_q0),
    .din16(tmp_45_fu_6889_p17),
    .dout(tmp_45_fu_6889_p18)
);

lenet_top_mul_mul_11ns_5ns_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 15 ))
mul_mul_11ns_5ns_15_4_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7087_p0),
    .din1(grp_fu_7087_p1),
    .ce(grp_fu_7087_ce),
    .dout(grp_fu_7087_p2)
);

lenet_top_mul_mul_11ns_5ns_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 15 ))
mul_mul_11ns_5ns_15_4_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7093_p0),
    .din1(grp_fu_7093_p1),
    .ce(grp_fu_7093_ce),
    .dout(grp_fu_7093_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state10))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state10)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state10);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_enable_reg_pp1_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp2_flush_enable)) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state13)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage24_subdone) & (1'b1 == ap_CS_fsm_pp2_stage24))) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage24_subdone) & (1'b1 == ap_CS_fsm_pp2_stage24))) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage24_subdone) & (1'b1 == ap_CS_fsm_pp2_stage24))) begin
            ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage24_subdone) & (1'b1 == ap_CS_fsm_pp2_stage24))) begin
            ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter5 <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp2_iter4 == 1'b0) & (1'b0 == ap_block_pp2_stage3_subdone) & (1'b1 == ap_CS_fsm_pp2_stage3)) | ((1'b0 == ap_block_pp2_stage24_subdone) & (1'b1 == ap_CS_fsm_pp2_stage24)))) begin
            ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter4;
        end else if ((1'b1 == ap_CS_fsm_state13)) begin
            ap_enable_reg_pp2_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4211_fu_3955_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        empty_reg_3796 <= empty_57_fu_3961_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        empty_reg_3796 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        i_3_reg_3877 <= 5'd0;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        i_3_reg_3877 <= select_ln29_12_reg_9982;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln21_reg_7130_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        i_reg_3818 <= select_ln21_2_reg_7143;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        i_reg_3818 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        indvar_flatten122_reg_3842 <= 13'd0;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        indvar_flatten122_reg_3842 <= add_ln28_2_reg_9977;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        indvar_flatten20_reg_3865 <= 10'd0;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        indvar_flatten20_reg_3865 <= select_ln29_13_reg_10082;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln21_fu_4049_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        indvar_flatten_reg_3807 <= add_ln21_3_fu_4055_p2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        indvar_flatten_reg_3807 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        j_1_reg_3889 <= 5'd0;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        j_1_reg_3889 <= add_ln36_1_reg_7737;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln21_reg_7130_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        j_reg_3830 <= add_ln22_reg_7182;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        j_reg_3830 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        out_c_reg_3854 <= 3'd0;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        out_c_reg_3854 <= select_ln28_2_reg_7222;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln21_reg_7130 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        add_ln22_reg_7182 <= add_ln22_fu_4137_p2;
        select_ln21_2_reg_7143 <= select_ln21_2_fu_4105_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage24_11001) & (1'b1 == ap_CS_fsm_pp2_stage24))) begin
        add_ln28_2_reg_9977 <= add_ln28_2_fu_6777_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        add_ln36_1_reg_7737 <= add_ln36_1_fu_4500_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        add_ln36_32_reg_7755 <= add_ln36_32_fu_4567_p2;
        tmp_22_reg_7750 <= tmp_22_fu_4529_p18;
        tmp_62_reg_7742 <= {{add_ln36_1_fu_4500_p2[4:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        add_ln36_33_reg_7861 <= add_ln36_33_fu_4670_p2;
        tmp_23_reg_7856 <= tmp_23_fu_4632_p18;
        tmp_63_reg_7848 <= {{add_ln36_3_fu_4603_p2[4:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        add_ln36_reg_7644 <= add_ln36_fu_4464_p2;
        conv1_weights_0_0_0_load_reg_7519 <= conv1_weights_0_0_0_q0;
        conv1_weights_0_1_0_load_reg_7524 <= conv1_weights_0_1_0_q0;
        conv1_weights_0_2_0_load_reg_7529 <= conv1_weights_0_2_0_q0;
        conv1_weights_0_3_0_load_reg_7534 <= conv1_weights_0_3_0_q0;
        conv1_weights_0_4_0_load_reg_7539 <= conv1_weights_0_4_0_q0;
        conv1_weights_1_0_0_load_reg_7544 <= conv1_weights_1_0_0_q0;
        conv1_weights_1_1_0_load_reg_7549 <= conv1_weights_1_1_0_q0;
        conv1_weights_1_2_0_load_reg_7554 <= conv1_weights_1_2_0_q0;
        conv1_weights_1_3_0_load_reg_7559 <= conv1_weights_1_3_0_q0;
        conv1_weights_1_4_0_load_reg_7564 <= conv1_weights_1_4_0_q0;
        conv1_weights_2_0_0_load_reg_7569 <= conv1_weights_2_0_0_q0;
        conv1_weights_2_1_0_load_reg_7574 <= conv1_weights_2_1_0_q0;
        conv1_weights_2_2_0_load_reg_7579 <= conv1_weights_2_2_0_q0;
        conv1_weights_2_3_0_load_reg_7584 <= conv1_weights_2_3_0_q0;
        conv1_weights_2_4_0_load_reg_7589 <= conv1_weights_2_4_0_q0;
        conv1_weights_3_0_0_load_reg_7594 <= conv1_weights_3_0_0_q0;
        conv1_weights_3_1_0_load_reg_7599 <= conv1_weights_3_1_0_q0;
        conv1_weights_3_2_0_load_reg_7604 <= conv1_weights_3_2_0_q0;
        conv1_weights_3_3_0_load_reg_7609 <= conv1_weights_3_3_0_q0;
        conv1_weights_3_4_0_load_reg_7614 <= conv1_weights_3_4_0_q0;
        conv1_weights_4_0_0_load_reg_7619 <= conv1_weights_4_0_0_q0;
        conv1_weights_4_1_0_load_reg_7624 <= conv1_weights_4_1_0_q0;
        conv1_weights_4_2_0_load_reg_7629 <= conv1_weights_4_2_0_q0;
        conv1_weights_4_3_0_load_reg_7634 <= conv1_weights_4_3_0_q0;
        tmp_s_reg_7639 <= tmp_s_fu_4426_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_7195_pp2_iter5_reg == 1'd0) & (1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4))) begin
        add_ln42_reg_10162 <= add_ln42_fu_6986_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_fu_4203_p2 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        and_ln28_reg_7354 <= and_ln28_fu_4285_p2;
        icmp_ln29_reg_7199 <= icmp_ln29_fu_4215_p2;
        p_dup7_reg_7368 <= p_dup7_fu_4291_p2;
        select_ln28_reg_7213 <= select_ln28_fu_4221_p3;
        select_ln29_2_reg_7392 <= select_ln29_2_fu_4323_p3;
        select_ln29_reg_7374 <= select_ln29_fu_4303_p3;
        tmp_60_reg_7492 <= {{select_ln29_fu_4303_p3[4:3]}};
        tmp_61_reg_7510 <= {{select_ln29_3_fu_4349_p3[3:2]}};
        trunc_ln36_1_reg_7384 <= trunc_ln36_1_fu_4311_p1;
        trunc_ln36_2_reg_7400 <= trunc_ln36_2_fu_4357_p1;
        zext_ln28_reg_7228[2 : 0] <= zext_ln28_fu_4237_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        and_ln28_reg_7354_pp2_iter1_reg <= and_ln28_reg_7354;
        and_ln28_reg_7354_pp2_iter2_reg <= and_ln28_reg_7354_pp2_iter1_reg;
        and_ln28_reg_7354_pp2_iter3_reg <= and_ln28_reg_7354_pp2_iter2_reg;
        and_ln28_reg_7354_pp2_iter4_reg <= and_ln28_reg_7354_pp2_iter3_reg;
        and_ln28_reg_7354_pp2_iter5_reg <= and_ln28_reg_7354_pp2_iter4_reg;
        i_3_reg_3877_pp2_iter1_reg <= i_3_reg_3877;
        i_3_reg_3877_pp2_iter2_reg <= i_3_reg_3877_pp2_iter1_reg;
        i_3_reg_3877_pp2_iter3_reg <= i_3_reg_3877_pp2_iter2_reg;
        i_3_reg_3877_pp2_iter4_reg <= i_3_reg_3877_pp2_iter3_reg;
        icmp_ln28_reg_7195 <= icmp_ln28_fu_4203_p2;
        icmp_ln28_reg_7195_pp2_iter1_reg <= icmp_ln28_reg_7195;
        icmp_ln28_reg_7195_pp2_iter2_reg <= icmp_ln28_reg_7195_pp2_iter1_reg;
        icmp_ln28_reg_7195_pp2_iter3_reg <= icmp_ln28_reg_7195_pp2_iter2_reg;
        icmp_ln28_reg_7195_pp2_iter4_reg <= icmp_ln28_reg_7195_pp2_iter3_reg;
        icmp_ln28_reg_7195_pp2_iter5_reg <= icmp_ln28_reg_7195_pp2_iter4_reg;
        icmp_ln29_reg_7199_pp2_iter1_reg <= icmp_ln29_reg_7199;
        icmp_ln29_reg_7199_pp2_iter2_reg <= icmp_ln29_reg_7199_pp2_iter1_reg;
        icmp_ln29_reg_7199_pp2_iter3_reg <= icmp_ln29_reg_7199_pp2_iter2_reg;
        icmp_ln29_reg_7199_pp2_iter4_reg <= icmp_ln29_reg_7199_pp2_iter3_reg;
        icmp_ln29_reg_7199_pp2_iter5_reg <= icmp_ln29_reg_7199_pp2_iter4_reg;
        mul_4_reg_10092_pp2_iter2_reg <= mul_4_reg_10092;
        mul_4_reg_10092_pp2_iter3_reg <= mul_4_reg_10092_pp2_iter2_reg;
        mul_4_reg_10092_pp2_iter4_reg <= mul_4_reg_10092_pp2_iter3_reg;
        p_dup7_reg_7368_pp2_iter1_reg <= p_dup7_reg_7368;
        p_dup7_reg_7368_pp2_iter2_reg <= p_dup7_reg_7368_pp2_iter1_reg;
        p_dup7_reg_7368_pp2_iter3_reg <= p_dup7_reg_7368_pp2_iter2_reg;
        p_dup7_reg_7368_pp2_iter4_reg <= p_dup7_reg_7368_pp2_iter3_reg;
        p_dup7_reg_7368_pp2_iter5_reg <= p_dup7_reg_7368_pp2_iter4_reg;
        select_ln28_2_reg_7222_pp2_iter1_reg <= select_ln28_2_reg_7222;
        select_ln28_2_reg_7222_pp2_iter2_reg <= select_ln28_2_reg_7222_pp2_iter1_reg;
        select_ln28_2_reg_7222_pp2_iter3_reg <= select_ln28_2_reg_7222_pp2_iter2_reg;
        select_ln28_2_reg_7222_pp2_iter4_reg <= select_ln28_2_reg_7222_pp2_iter3_reg;
        select_ln28_2_reg_7222_pp2_iter5_reg <= select_ln28_2_reg_7222_pp2_iter4_reg;
        select_ln29_reg_7374_pp2_iter1_reg <= select_ln29_reg_7374;
        select_ln29_reg_7374_pp2_iter2_reg <= select_ln29_reg_7374_pp2_iter1_reg;
        select_ln29_reg_7374_pp2_iter3_reg <= select_ln29_reg_7374_pp2_iter2_reg;
        select_ln29_reg_7374_pp2_iter4_reg <= select_ln29_reg_7374_pp2_iter3_reg;
        select_ln29_reg_7374_pp2_iter5_reg <= select_ln29_reg_7374_pp2_iter4_reg;
        trunc_ln36_reg_7187 <= trunc_ln36_fu_4181_p1;
        zext_ln28_reg_7228_pp2_iter1_reg[2 : 0] <= zext_ln28_reg_7228[2 : 0];
        zext_ln28_reg_7228_pp2_iter2_reg[2 : 0] <= zext_ln28_reg_7228_pp2_iter1_reg[2 : 0];
        zext_ln28_reg_7228_pp2_iter3_reg[2 : 0] <= zext_ln28_reg_7228_pp2_iter2_reg[2 : 0];
        zext_ln28_reg_7228_pp2_iter4_reg[2 : 0] <= zext_ln28_reg_7228_pp2_iter3_reg[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_7195_pp2_iter5_reg == 1'd0) & (1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        conv1_biases_load_reg_10147 <= conv1_biases_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_7195_pp2_iter5_reg == 1'd0) & (1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5))) begin
        gmem_addr_13_reg_10167 <= sext_ln42_fu_7027_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln21_reg_7130 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        gmem_addr_read_reg_7153 <= m_axi_gmem_RDATA;
        trunc_ln21_reg_7148 <= trunc_ln21_fu_4113_p1;
        trunc_ln23_1_mid2_reg_7139 <= {{add_ln21_1_fu_4089_p2[4:3]}};
        trunc_ln23_1_reg_7173 <= trunc_ln23_1_fu_4117_p1;
        trunc_ln23_2_reg_7178 <= {{add_ln23_fu_4121_p2[4:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln21_reg_7130 <= icmp_ln21_fu_4049_p2;
        icmp_ln21_reg_7130_pp1_iter1_reg <= icmp_ln21_reg_7130;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage6_11001) & (1'b1 == ap_CS_fsm_pp2_stage6))) begin
        mul_0_1_reg_8246 <= grp_fu_3909_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage7_11001) & (1'b1 == ap_CS_fsm_pp2_stage7))) begin
        mul_0_2_reg_8357 <= grp_fu_3909_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage8_11001) & (1'b1 == ap_CS_fsm_pp2_stage8))) begin
        mul_0_3_reg_8452 <= grp_fu_3909_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage9_11001) & (1'b1 == ap_CS_fsm_pp2_stage9))) begin
        mul_0_4_reg_8547 <= grp_fu_3909_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage11_11001) & (1'b1 == ap_CS_fsm_pp2_stage11))) begin
        mul_1_1_reg_8745 <= grp_fu_3909_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage12_11001) & (1'b1 == ap_CS_fsm_pp2_stage12))) begin
        mul_1_2_reg_8856 <= grp_fu_3909_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage12_11001) & (1'b1 == ap_CS_fsm_pp2_stage12))) begin
        mul_1_2_reg_8856_pp2_iter1_reg <= mul_1_2_reg_8856;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage13_11001) & (1'b1 == ap_CS_fsm_pp2_stage13))) begin
        mul_1_3_reg_8951 <= grp_fu_3909_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage13_11001) & (1'b1 == ap_CS_fsm_pp2_stage13))) begin
        mul_1_3_reg_8951_pp2_iter1_reg <= mul_1_3_reg_8951;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage14_11001) & (1'b1 == ap_CS_fsm_pp2_stage14))) begin
        mul_1_4_reg_9046 <= grp_fu_3909_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage14_11001) & (1'b1 == ap_CS_fsm_pp2_stage14))) begin
        mul_1_4_reg_9046_pp2_iter1_reg <= mul_1_4_reg_9046;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage10_11001) & (1'b1 == ap_CS_fsm_pp2_stage10))) begin
        mul_1_reg_8650 <= grp_fu_3909_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage16_11001) & (1'b1 == ap_CS_fsm_pp2_stage16))) begin
        mul_2_1_reg_9253 <= grp_fu_3909_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage16_11001) & (1'b1 == ap_CS_fsm_pp2_stage16))) begin
        mul_2_1_reg_9253_pp2_iter1_reg <= mul_2_1_reg_9253;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage17_11001) & (1'b1 == ap_CS_fsm_pp2_stage17))) begin
        mul_2_2_reg_9364 <= grp_fu_3909_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage17_11001) & (1'b1 == ap_CS_fsm_pp2_stage17))) begin
        mul_2_2_reg_9364_pp2_iter1_reg <= mul_2_2_reg_9364;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage18_11001) & (1'b1 == ap_CS_fsm_pp2_stage18))) begin
        mul_2_3_reg_9459 <= grp_fu_3909_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage18_11001) & (1'b1 == ap_CS_fsm_pp2_stage18))) begin
        mul_2_3_reg_9459_pp2_iter1_reg <= mul_2_3_reg_9459;
        mul_2_3_reg_9459_pp2_iter2_reg <= mul_2_3_reg_9459_pp2_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage19_11001) & (1'b1 == ap_CS_fsm_pp2_stage19))) begin
        mul_2_4_reg_9554 <= grp_fu_3909_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage19_11001) & (1'b1 == ap_CS_fsm_pp2_stage19))) begin
        mul_2_4_reg_9554_pp2_iter1_reg <= mul_2_4_reg_9554;
        mul_2_4_reg_9554_pp2_iter2_reg <= mul_2_4_reg_9554_pp2_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage15_11001) & (1'b1 == ap_CS_fsm_pp2_stage15))) begin
        mul_2_reg_9158 <= grp_fu_3909_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage15_11001) & (1'b1 == ap_CS_fsm_pp2_stage15))) begin
        mul_2_reg_9158_pp2_iter1_reg <= mul_2_reg_9158;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage21_11001) & (1'b1 == ap_CS_fsm_pp2_stage21))) begin
        mul_3_1_reg_9744 <= grp_fu_3909_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage21_11001) & (1'b1 == ap_CS_fsm_pp2_stage21))) begin
        mul_3_1_reg_9744_pp2_iter1_reg <= mul_3_1_reg_9744;
        mul_3_1_reg_9744_pp2_iter2_reg <= mul_3_1_reg_9744_pp2_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage22_11001) & (1'b1 == ap_CS_fsm_pp2_stage22))) begin
        mul_3_2_reg_9867 <= grp_fu_3909_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage22_11001) & (1'b1 == ap_CS_fsm_pp2_stage22))) begin
        mul_3_2_reg_9867_pp2_iter1_reg <= mul_3_2_reg_9867;
        mul_3_2_reg_9867_pp2_iter2_reg <= mul_3_2_reg_9867_pp2_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage23_11001) & (1'b1 == ap_CS_fsm_pp2_stage23))) begin
        mul_3_3_reg_9962 <= grp_fu_3909_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage23_11001) & (1'b1 == ap_CS_fsm_pp2_stage23))) begin
        mul_3_3_reg_9962_pp2_iter1_reg <= mul_3_3_reg_9962;
        mul_3_3_reg_9962_pp2_iter2_reg <= mul_3_3_reg_9962_pp2_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage24_11001) & (1'b1 == ap_CS_fsm_pp2_stage24))) begin
        mul_3_4_reg_10067 <= grp_fu_3909_p2;
        select_ln29_12_reg_9982 <= select_ln29_12_fu_6783_p3;
        select_ln29_13_reg_10082 <= select_ln29_13_fu_6870_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage24_11001) & (1'b1 == ap_CS_fsm_pp2_stage24))) begin
        mul_3_4_reg_10067_pp2_iter1_reg <= mul_3_4_reg_10067;
        mul_3_4_reg_10067_pp2_iter2_reg <= mul_3_4_reg_10067_pp2_iter1_reg;
        mul_3_4_reg_10067_pp2_iter3_reg <= mul_3_4_reg_10067_pp2_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage20_11001) & (1'b1 == ap_CS_fsm_pp2_stage20))) begin
        mul_3_reg_9649 <= grp_fu_3909_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage20_11001) & (1'b1 == ap_CS_fsm_pp2_stage20))) begin
        mul_3_reg_9649_pp2_iter1_reg <= mul_3_reg_9649;
        mul_3_reg_9649_pp2_iter2_reg <= mul_3_reg_9649_pp2_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_7195_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        mul_4_1_reg_10112 <= grp_fu_3909_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        mul_4_1_reg_10112_pp2_iter2_reg <= mul_4_1_reg_10112;
        mul_4_1_reg_10112_pp2_iter3_reg <= mul_4_1_reg_10112_pp2_iter2_reg;
        mul_4_1_reg_10112_pp2_iter4_reg <= mul_4_1_reg_10112_pp2_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_7195_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        mul_4_2_reg_10122 <= grp_fu_3909_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        mul_4_2_reg_10122_pp2_iter2_reg <= mul_4_2_reg_10122;
        mul_4_2_reg_10122_pp2_iter3_reg <= mul_4_2_reg_10122_pp2_iter2_reg;
        mul_4_2_reg_10122_pp2_iter4_reg <= mul_4_2_reg_10122_pp2_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_7195_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        mul_4_3_reg_10127 <= grp_fu_3909_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        mul_4_3_reg_10127_pp2_iter2_reg <= mul_4_3_reg_10127;
        mul_4_3_reg_10127_pp2_iter3_reg <= mul_4_3_reg_10127_pp2_iter2_reg;
        mul_4_3_reg_10127_pp2_iter4_reg <= mul_4_3_reg_10127_pp2_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_7195_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4))) begin
        mul_4_4_reg_10132 <= grp_fu_3909_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4))) begin
        mul_4_4_reg_10132_pp2_iter2_reg <= mul_4_4_reg_10132;
        mul_4_4_reg_10132_pp2_iter3_reg <= mul_4_4_reg_10132_pp2_iter2_reg;
        mul_4_4_reg_10132_pp2_iter4_reg <= mul_4_4_reg_10132_pp2_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        mul_4_reg_10092 <= grp_fu_3909_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln29_reg_7199_pp2_iter5_reg == 1'd0) & (1'd0 == and_ln28_reg_7354_pp2_iter5_reg) & (1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        mul_ln42_reg_10157 <= grp_fu_7087_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5))) begin
        mul_reg_8143 <= grp_fu_3909_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage21_11001) & (1'b1 == ap_CS_fsm_pp2_stage21))) begin
        or_ln36_21_reg_9767 <= or_ln36_21_fu_6605_p2;
        or_ln36_22_reg_9772 <= or_ln36_22_fu_6610_p2;
        or_ln36_23_reg_9777 <= or_ln36_23_fu_6615_p2;
        or_ln36_24_reg_9782 <= or_ln36_24_fu_6620_p2;
        tmp_41_reg_9762 <= tmp_41_fu_6567_p18;
        tmp_73_reg_9754 <= {{select_ln29_11_fu_6501_p3[3:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln28_reg_7195_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage20_11001) & (1'b1 == ap_CS_fsm_pp2_stage20)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage15_11001) & (1'b1 == ap_CS_fsm_pp2_stage15)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage10_11001) & (1'b1 == ap_CS_fsm_pp2_stage10)))) begin
        reg_3919 <= grp_fu_3900_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp2_iter2 == 1'b1) & (icmp_ln28_reg_7195_pp2_iter1_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((icmp_ln28_reg_7195_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage20_11001) & (1'b1 == ap_CS_fsm_pp2_stage20)) | ((icmp_ln28_reg_7195_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage15_11001) & (1'b1 == ap_CS_fsm_pp2_stage15)) | ((icmp_ln28_reg_7195_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage10_11001) & (1'b1 == ap_CS_fsm_pp2_stage10)))) begin
        reg_3925 <= grp_fu_3905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln28_reg_7195_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage21_11001) & (1'b1 == ap_CS_fsm_pp2_stage21)) | ((icmp_ln28_reg_7195_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage16_11001) & (1'b1 == ap_CS_fsm_pp2_stage16)) | ((icmp_ln28_reg_7195_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage11_11001) & (1'b1 == ap_CS_fsm_pp2_stage11)) | ((icmp_ln28_reg_7195_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5)))) begin
        reg_3930 <= grp_fu_3905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln28_reg_7195_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage6_11001) & (1'b1 == ap_CS_fsm_pp2_stage6)) | ((icmp_ln28_reg_7195_pp2_iter3_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((icmp_ln28_reg_7195_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage21_11001) & (1'b1 == ap_CS_fsm_pp2_stage21)) | ((icmp_ln28_reg_7195_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage16_11001) & (1'b1 == ap_CS_fsm_pp2_stage16)) | ((icmp_ln28_reg_7195_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage11_11001) & (1'b1 == ap_CS_fsm_pp2_stage11)))) begin
        reg_3936 <= grp_fu_3900_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln28_reg_7195_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1) & (1'b0 == ap_block_pp2_stage6_11001) & (1'b1 == ap_CS_fsm_pp2_stage6)) | ((icmp_ln28_reg_7195_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1) & (1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((icmp_ln28_reg_7195_pp2_iter5_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1) & (1'b0 == ap_block_pp2_stage12_11001) & (1'b1 == ap_CS_fsm_pp2_stage12)))) begin
        reg_3942 <= grp_fu_3905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln28_reg_7195_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1) & (1'b0 == ap_block_pp2_stage22_11001) & (1'b1 == ap_CS_fsm_pp2_stage22)) | ((icmp_ln28_reg_7195_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1) & (1'b0 == ap_block_pp2_stage17_11001) & (1'b1 == ap_CS_fsm_pp2_stage17)) | ((icmp_ln28_reg_7195_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1) & (1'b0 == ap_block_pp2_stage12_11001) & (1'b1 == ap_CS_fsm_pp2_stage12)) | ((icmp_ln28_reg_7195_pp2_iter5_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1) & (1'b0 == ap_block_pp2_stage7_11001) & (1'b1 == ap_CS_fsm_pp2_stage7)) | ((icmp_ln28_reg_7195_pp2_iter5_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1) & (1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2)))) begin
        reg_3949 <= grp_fu_3900_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_fu_4203_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        select_ln28_2_reg_7222 <= select_ln28_2_fu_4229_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage15_11001) & (1'b1 == ap_CS_fsm_pp2_stage15))) begin
        select_ln29_10_reg_9069 <= select_ln29_10_fu_5876_p3;
        select_ln29_8_reg_9061 <= select_ln29_8_fu_5857_p3;
        tmp_35_reg_9168 <= tmp_35_fu_5927_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5))) begin
        select_ln29_4_reg_8055 <= select_ln29_4_fu_4822_p3;
        tmp_25_reg_8161 <= tmp_25_fu_4889_p18;
        tmp_69_reg_8153 <= {{add_ln36_7_fu_4860_p2[4:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage10_11001) & (1'b1 == ap_CS_fsm_pp2_stage10))) begin
        select_ln29_6_reg_8562 <= select_ln29_6_fu_5345_p3;
        tmp_30_reg_8660 <= tmp_30_fu_5396_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_7195_pp2_iter5_reg == 1'd0) & (1'b0 == ap_block_pp2_stage14_11001) & (1'b1 == ap_CS_fsm_pp2_stage14))) begin
        select_ln42_reg_10173 <= select_ln42_fu_7079_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4))) begin
        tmp_24_reg_7962 <= tmp_24_fu_4735_p18;
        tmp_64_reg_7954 <= {{add_ln36_5_fu_4706_p2[4:3]}};
        xor_ln36_1_reg_7967 <= xor_ln36_1_fu_4773_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage6_11001) & (1'b1 == ap_CS_fsm_pp2_stage6))) begin
        tmp_26_reg_8272 <= tmp_26_fu_5047_p18;
        tmp_70_reg_8264 <= {{select_ln29_5_fu_4981_p3[3:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage7_11001) & (1'b1 == ap_CS_fsm_pp2_stage7))) begin
        tmp_27_reg_8367 <= tmp_27_fu_5128_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage8_11001) & (1'b1 == ap_CS_fsm_pp2_stage8))) begin
        tmp_28_reg_8462 <= tmp_28_fu_5209_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage9_11001) & (1'b1 == ap_CS_fsm_pp2_stage9))) begin
        tmp_29_reg_8557 <= tmp_29_fu_5290_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage11_11001) & (1'b1 == ap_CS_fsm_pp2_stage11))) begin
        tmp_31_reg_8771 <= tmp_31_fu_5554_p18;
        tmp_71_reg_8763 <= {{select_ln29_7_fu_5488_p3[3:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage12_11001) & (1'b1 == ap_CS_fsm_pp2_stage12))) begin
        tmp_32_reg_8866 <= tmp_32_fu_5635_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage13_11001) & (1'b1 == ap_CS_fsm_pp2_stage13))) begin
        tmp_33_reg_8961 <= tmp_33_fu_5716_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage14_11001) & (1'b1 == ap_CS_fsm_pp2_stage14))) begin
        tmp_34_reg_9056 <= tmp_34_fu_5797_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage16_11001) & (1'b1 == ap_CS_fsm_pp2_stage16))) begin
        tmp_36_reg_9279 <= tmp_36_fu_6085_p18;
        tmp_72_reg_9271 <= {{select_ln29_9_fu_6019_p3[3:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage17_11001) & (1'b1 == ap_CS_fsm_pp2_stage17))) begin
        tmp_37_reg_9374 <= tmp_37_fu_6166_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage18_11001) & (1'b1 == ap_CS_fsm_pp2_stage18))) begin
        tmp_38_reg_9469 <= tmp_38_fu_6247_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage19_11001) & (1'b1 == ap_CS_fsm_pp2_stage19))) begin
        tmp_39_reg_9564 <= tmp_39_fu_6328_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage20_11001) & (1'b1 == ap_CS_fsm_pp2_stage20))) begin
        tmp_40_reg_9659 <= tmp_40_fu_6409_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage22_11001) & (1'b1 == ap_CS_fsm_pp2_stage22))) begin
        tmp_42_reg_9877 <= tmp_42_fu_6663_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage23_11001) & (1'b1 == ap_CS_fsm_pp2_stage23))) begin
        tmp_43_reg_9972 <= tmp_43_fu_6739_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage24_11001) & (1'b1 == ap_CS_fsm_pp2_stage24))) begin
        tmp_44_reg_10077 <= tmp_44_fu_6826_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_45_reg_10102 <= tmp_45_fu_6889_p18;
    end
end

always @ (*) begin
    if ((icmp_ln21_fu_4049_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state10 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state10 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln28_reg_7195 == 1'd1) & (1'b0 == ap_block_pp2_stage24_subdone) & (1'b1 == ap_CS_fsm_pp2_stage24))) begin
        ap_condition_pp2_flush_enable = 1'b1;
    end else begin
        ap_condition_pp2_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state160) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter4 == 1'b0) & (ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter5 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_i_3_phi_fu_3881_p4 = select_ln29_12_reg_9982;
    end else begin
        ap_phi_mux_i_3_phi_fu_3881_p4 = i_3_reg_3877;
    end
end

always @ (*) begin
    if (((icmp_ln21_reg_7130_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_i_phi_fu_3822_p4 = select_ln21_2_reg_7143;
    end else begin
        ap_phi_mux_i_phi_fu_3822_p4 = i_reg_3818;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_indvar_flatten122_phi_fu_3846_p4 = add_ln28_2_reg_9977;
    end else begin
        ap_phi_mux_indvar_flatten122_phi_fu_3846_p4 = indvar_flatten122_reg_3842;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_indvar_flatten20_phi_fu_3869_p4 = select_ln29_13_reg_10082;
    end else begin
        ap_phi_mux_indvar_flatten20_phi_fu_3869_p4 = indvar_flatten20_reg_3865;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_j_1_phi_fu_3893_p4 = add_ln36_1_reg_7737;
    end else begin
        ap_phi_mux_j_1_phi_fu_3893_p4 = j_1_reg_3889;
    end
end

always @ (*) begin
    if (((icmp_ln21_reg_7130_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_j_phi_fu_3834_p4 = add_ln22_reg_7182;
    end else begin
        ap_phi_mux_j_phi_fu_3834_p4 = j_reg_3830;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln28_reg_7195 == 1'd0) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_out_c_phi_fu_3858_p4 = select_ln28_2_reg_7222;
    end else begin
        ap_phi_mux_out_c_phi_fu_3858_p4 = out_c_reg_3854;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter5 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        conv1_biases_ce0 = 1'b1;
    end else begin
        conv1_biases_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        conv1_weights_0_0_0_ce0 = 1'b1;
    end else begin
        conv1_weights_0_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        conv1_weights_0_1_0_ce0 = 1'b1;
    end else begin
        conv1_weights_0_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        conv1_weights_0_2_0_ce0 = 1'b1;
    end else begin
        conv1_weights_0_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        conv1_weights_0_3_0_ce0 = 1'b1;
    end else begin
        conv1_weights_0_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        conv1_weights_0_4_0_ce0 = 1'b1;
    end else begin
        conv1_weights_0_4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        conv1_weights_1_0_0_ce0 = 1'b1;
    end else begin
        conv1_weights_1_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        conv1_weights_1_1_0_ce0 = 1'b1;
    end else begin
        conv1_weights_1_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        conv1_weights_1_2_0_ce0 = 1'b1;
    end else begin
        conv1_weights_1_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        conv1_weights_1_3_0_ce0 = 1'b1;
    end else begin
        conv1_weights_1_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        conv1_weights_1_4_0_ce0 = 1'b1;
    end else begin
        conv1_weights_1_4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        conv1_weights_2_0_0_ce0 = 1'b1;
    end else begin
        conv1_weights_2_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        conv1_weights_2_1_0_ce0 = 1'b1;
    end else begin
        conv1_weights_2_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        conv1_weights_2_2_0_ce0 = 1'b1;
    end else begin
        conv1_weights_2_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        conv1_weights_2_3_0_ce0 = 1'b1;
    end else begin
        conv1_weights_2_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        conv1_weights_2_4_0_ce0 = 1'b1;
    end else begin
        conv1_weights_2_4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        conv1_weights_3_0_0_ce0 = 1'b1;
    end else begin
        conv1_weights_3_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        conv1_weights_3_1_0_ce0 = 1'b1;
    end else begin
        conv1_weights_3_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        conv1_weights_3_2_0_ce0 = 1'b1;
    end else begin
        conv1_weights_3_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        conv1_weights_3_3_0_ce0 = 1'b1;
    end else begin
        conv1_weights_3_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        conv1_weights_3_4_0_ce0 = 1'b1;
    end else begin
        conv1_weights_3_4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        conv1_weights_4_0_0_ce0 = 1'b1;
    end else begin
        conv1_weights_4_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        conv1_weights_4_1_0_ce0 = 1'b1;
    end else begin
        conv1_weights_4_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        conv1_weights_4_2_0_ce0 = 1'b1;
    end else begin
        conv1_weights_4_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        conv1_weights_4_3_0_ce0 = 1'b1;
    end else begin
        conv1_weights_4_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        conv1_weights_4_4_0_ce0 = 1'b1;
    end else begin
        conv1_weights_4_4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln28_reg_7195_pp2_iter5_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1) & (1'b0 == ap_block_pp2_stage14) & (1'b1 == ap_CS_fsm_pp2_stage14))) begin
        gmem_blk_n_AW = m_axi_gmem_AWREADY;
    end else begin
        gmem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln28_reg_7195_pp2_iter5_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1) & (1'b0 == ap_block_pp2_stage20) & (1'b1 == ap_CS_fsm_pp2_stage20))) begin
        gmem_blk_n_B = m_axi_gmem_BVALID;
    end else begin
        gmem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln21_reg_7130 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        gmem_blk_n_R = m_axi_gmem_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln28_reg_7195_pp2_iter5_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1) & (1'b0 == ap_block_pp2_stage15) & (1'b1 == ap_CS_fsm_pp2_stage15))) begin
        gmem_blk_n_W = m_axi_gmem_WREADY;
    end else begin
        gmem_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage7_11001) & (1'b1 == ap_CS_fsm_pp2_stage7)) | ((1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage22_11001) & (1'b1 == ap_CS_fsm_pp2_stage22)) | ((1'b0 == ap_block_pp2_stage17_11001) & (1'b1 == ap_CS_fsm_pp2_stage17)) | ((1'b0 == ap_block_pp2_stage12_11001) & (1'b1 == ap_CS_fsm_pp2_stage12)) | ((1'b0 == ap_block_pp2_stage6_11001) & (1'b1 == ap_CS_fsm_pp2_stage6)) | ((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage21_11001) & (1'b1 == ap_CS_fsm_pp2_stage21)) | ((1'b0 == ap_block_pp2_stage16_11001) & (1'b1 == ap_CS_fsm_pp2_stage16)) | ((1'b0 == ap_block_pp2_stage11_11001) & (1'b1 == ap_CS_fsm_pp2_stage11)) | ((1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5)) | ((1'b0 == ap_block_pp2_stage20_11001) & (1'b1 == ap_CS_fsm_pp2_stage20)) | ((1'b0 == ap_block_pp2_stage15_11001) & (1'b1 == ap_CS_fsm_pp2_stage15)) | ((1'b0 == ap_block_pp2_stage10_11001) & (1'b1 == ap_CS_fsm_pp2_stage10)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp2_stage24_11001) & (1'b1 == ap_CS_fsm_pp2_stage24)) | ((1'b0 == ap_block_pp2_stage23_11001) & (1'b1 == ap_CS_fsm_pp2_stage23)) | ((1'b0 == ap_block_pp2_stage19_11001) & (1'b1 == ap_CS_fsm_pp2_stage19)) | ((1'b0 == ap_block_pp2_stage18_11001) & (1'b1 == ap_CS_fsm_pp2_stage18)) | ((1'b0 == ap_block_pp2_stage14_11001) & (1'b1 == ap_CS_fsm_pp2_stage14)) | ((1'b0 == ap_block_pp2_stage13_11001) & (1'b1 == ap_CS_fsm_pp2_stage13)) | ((1'b0 == ap_block_pp2_stage9_11001) & (1'b1 == ap_CS_fsm_pp2_stage9)) | ((1'b0 == ap_block_pp2_stage8_11001) & (1'b1 == ap_CS_fsm_pp2_stage8)) | ((1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4)) | ((1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3)))) begin
        grp_fu_3900_ce = 1'b1;
    end else begin
        grp_fu_3900_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp2_iter4 == 1'b1) & (1'b0 == ap_block_pp2_stage23) & (1'b1 == ap_CS_fsm_pp2_stage23)) | ((ap_enable_reg_pp2_iter4 == 1'b1) & (1'b0 == ap_block_pp2_stage18) & (1'b1 == ap_CS_fsm_pp2_stage18)) | ((ap_enable_reg_pp2_iter4 == 1'b1) & (1'b0 == ap_block_pp2_stage13) & (1'b1 == ap_CS_fsm_pp2_stage13)) | ((ap_enable_reg_pp2_iter5 == 1'b1) & (1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3)))) begin
        grp_fu_3900_p0 = reg_3949;
    end else if (((ap_enable_reg_pp2_iter4 == 1'b1) & (1'b0 == ap_block_pp2_stage8) & (1'b1 == ap_CS_fsm_pp2_stage8))) begin
        grp_fu_3900_p0 = reg_3942;
    end else if ((((ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage22) & (1'b1 == ap_CS_fsm_pp2_stage22)) | ((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage17) & (1'b1 == ap_CS_fsm_pp2_stage17)) | ((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage12) & (1'b1 == ap_CS_fsm_pp2_stage12)))) begin
        grp_fu_3900_p0 = reg_3936;
    end else if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage7) & (1'b1 == ap_CS_fsm_pp2_stage7))) begin
        grp_fu_3900_p0 = reg_3930;
    end else if ((((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage21) & (1'b1 == ap_CS_fsm_pp2_stage21)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage16) & (1'b1 == ap_CS_fsm_pp2_stage16)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage11) & (1'b1 == ap_CS_fsm_pp2_stage11)))) begin
        grp_fu_3900_p0 = reg_3919;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6) & (1'b1 == ap_CS_fsm_pp2_stage6))) begin
        grp_fu_3900_p0 = mul_reg_8143;
    end else begin
        grp_fu_3900_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter5 == 1'b1) & (1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        grp_fu_3900_p1 = mul_4_4_reg_10132_pp2_iter4_reg;
    end else if (((ap_enable_reg_pp2_iter4 == 1'b1) & (1'b0 == ap_block_pp2_stage23) & (1'b1 == ap_CS_fsm_pp2_stage23))) begin
        grp_fu_3900_p1 = mul_4_3_reg_10127_pp2_iter4_reg;
    end else if (((ap_enable_reg_pp2_iter4 == 1'b1) & (1'b0 == ap_block_pp2_stage18) & (1'b1 == ap_CS_fsm_pp2_stage18))) begin
        grp_fu_3900_p1 = mul_4_2_reg_10122_pp2_iter4_reg;
    end else if (((ap_enable_reg_pp2_iter4 == 1'b1) & (1'b0 == ap_block_pp2_stage13) & (1'b1 == ap_CS_fsm_pp2_stage13))) begin
        grp_fu_3900_p1 = mul_4_1_reg_10112_pp2_iter4_reg;
    end else if (((ap_enable_reg_pp2_iter4 == 1'b1) & (1'b0 == ap_block_pp2_stage8) & (1'b1 == ap_CS_fsm_pp2_stage8))) begin
        grp_fu_3900_p1 = mul_4_reg_10092_pp2_iter4_reg;
    end else if (((ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        grp_fu_3900_p1 = mul_2_4_reg_9554_pp2_iter2_reg;
    end else if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage22) & (1'b1 == ap_CS_fsm_pp2_stage22))) begin
        grp_fu_3900_p1 = mul_2_3_reg_9459_pp2_iter2_reg;
    end else if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage17) & (1'b1 == ap_CS_fsm_pp2_stage17))) begin
        grp_fu_3900_p1 = mul_2_2_reg_9364_pp2_iter1_reg;
    end else if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage12) & (1'b1 == ap_CS_fsm_pp2_stage12))) begin
        grp_fu_3900_p1 = mul_2_1_reg_9253_pp2_iter1_reg;
    end else if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage7) & (1'b1 == ap_CS_fsm_pp2_stage7))) begin
        grp_fu_3900_p1 = mul_2_reg_9158_pp2_iter1_reg;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        grp_fu_3900_p1 = mul_0_4_reg_8547;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage21) & (1'b1 == ap_CS_fsm_pp2_stage21))) begin
        grp_fu_3900_p1 = mul_0_3_reg_8452;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage16) & (1'b1 == ap_CS_fsm_pp2_stage16))) begin
        grp_fu_3900_p1 = mul_0_2_reg_8357;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage11) & (1'b1 == ap_CS_fsm_pp2_stage11))) begin
        grp_fu_3900_p1 = mul_0_1_reg_8246;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6) & (1'b1 == ap_CS_fsm_pp2_stage6))) begin
        grp_fu_3900_p1 = 32'd0;
    end else begin
        grp_fu_3900_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage7_11001) & (1'b1 == ap_CS_fsm_pp2_stage7)) | ((1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage22_11001) & (1'b1 == ap_CS_fsm_pp2_stage22)) | ((1'b0 == ap_block_pp2_stage17_11001) & (1'b1 == ap_CS_fsm_pp2_stage17)) | ((1'b0 == ap_block_pp2_stage12_11001) & (1'b1 == ap_CS_fsm_pp2_stage12)) | ((1'b0 == ap_block_pp2_stage6_11001) & (1'b1 == ap_CS_fsm_pp2_stage6)) | ((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage21_11001) & (1'b1 == ap_CS_fsm_pp2_stage21)) | ((1'b0 == ap_block_pp2_stage16_11001) & (1'b1 == ap_CS_fsm_pp2_stage16)) | ((1'b0 == ap_block_pp2_stage11_11001) & (1'b1 == ap_CS_fsm_pp2_stage11)) | ((1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5)) | ((1'b0 == ap_block_pp2_stage20_11001) & (1'b1 == ap_CS_fsm_pp2_stage20)) | ((1'b0 == ap_block_pp2_stage15_11001) & (1'b1 == ap_CS_fsm_pp2_stage15)) | ((1'b0 == ap_block_pp2_stage10_11001) & (1'b1 == ap_CS_fsm_pp2_stage10)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp2_stage24_11001) & (1'b1 == ap_CS_fsm_pp2_stage24)) | ((1'b0 == ap_block_pp2_stage23_11001) & (1'b1 == ap_CS_fsm_pp2_stage23)) | ((1'b0 == ap_block_pp2_stage19_11001) & (1'b1 == ap_CS_fsm_pp2_stage19)) | ((1'b0 == ap_block_pp2_stage18_11001) & (1'b1 == ap_CS_fsm_pp2_stage18)) | ((1'b0 == ap_block_pp2_stage14_11001) & (1'b1 == ap_CS_fsm_pp2_stage14)) | ((1'b0 == ap_block_pp2_stage13_11001) & (1'b1 == ap_CS_fsm_pp2_stage13)) | ((1'b0 == ap_block_pp2_stage9_11001) & (1'b1 == ap_CS_fsm_pp2_stage9)) | ((1'b0 == ap_block_pp2_stage8_11001) & (1'b1 == ap_CS_fsm_pp2_stage8)) | ((1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4)) | ((1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3)))) begin
        grp_fu_3905_ce = 1'b1;
    end else begin
        grp_fu_3905_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter5 == 1'b1) & (1'b0 == ap_block_pp2_stage8) & (1'b1 == ap_CS_fsm_pp2_stage8))) begin
        grp_fu_3905_p0 = reg_3949;
    end else if (((ap_enable_reg_pp2_iter4 == 1'b1) & (1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        grp_fu_3905_p0 = reg_3942;
    end else if ((((ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage22) & (1'b1 == ap_CS_fsm_pp2_stage22)) | ((ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage17) & (1'b1 == ap_CS_fsm_pp2_stage17)) | ((ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage12) & (1'b1 == ap_CS_fsm_pp2_stage12)))) begin
        grp_fu_3905_p0 = reg_3930;
    end else if (((ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage7) & (1'b1 == ap_CS_fsm_pp2_stage7))) begin
        grp_fu_3905_p0 = reg_3936;
    end else if ((((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage21) & (1'b1 == ap_CS_fsm_pp2_stage21)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage16) & (1'b1 == ap_CS_fsm_pp2_stage16)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage11) & (1'b1 == ap_CS_fsm_pp2_stage11)))) begin
        grp_fu_3905_p0 = reg_3925;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage6) & (1'b1 == ap_CS_fsm_pp2_stage6))) begin
        grp_fu_3905_p0 = reg_3919;
    end else begin
        grp_fu_3905_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter5 == 1'b1) & (1'b0 == ap_block_pp2_stage8) & (1'b1 == ap_CS_fsm_pp2_stage8))) begin
        grp_fu_3905_p1 = conv1_biases_load_reg_10147;
    end else if (((ap_enable_reg_pp2_iter4 == 1'b1) & (1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        grp_fu_3905_p1 = mul_3_4_reg_10067_pp2_iter3_reg;
    end else if (((ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage22) & (1'b1 == ap_CS_fsm_pp2_stage22))) begin
        grp_fu_3905_p1 = mul_3_3_reg_9962_pp2_iter2_reg;
    end else if (((ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage17) & (1'b1 == ap_CS_fsm_pp2_stage17))) begin
        grp_fu_3905_p1 = mul_3_2_reg_9867_pp2_iter2_reg;
    end else if (((ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage12) & (1'b1 == ap_CS_fsm_pp2_stage12))) begin
        grp_fu_3905_p1 = mul_3_1_reg_9744_pp2_iter2_reg;
    end else if (((ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage7) & (1'b1 == ap_CS_fsm_pp2_stage7))) begin
        grp_fu_3905_p1 = mul_3_reg_9649_pp2_iter2_reg;
    end else if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        grp_fu_3905_p1 = mul_1_4_reg_9046_pp2_iter1_reg;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage21) & (1'b1 == ap_CS_fsm_pp2_stage21))) begin
        grp_fu_3905_p1 = mul_1_3_reg_8951_pp2_iter1_reg;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage16) & (1'b1 == ap_CS_fsm_pp2_stage16))) begin
        grp_fu_3905_p1 = mul_1_2_reg_8856_pp2_iter1_reg;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage11) & (1'b1 == ap_CS_fsm_pp2_stage11))) begin
        grp_fu_3905_p1 = mul_1_1_reg_8745;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage6) & (1'b1 == ap_CS_fsm_pp2_stage6))) begin
        grp_fu_3905_p1 = mul_1_reg_8650;
    end else begin
        grp_fu_3905_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage7_11001) & (1'b1 == ap_CS_fsm_pp2_stage7)) | ((1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage22_11001) & (1'b1 == ap_CS_fsm_pp2_stage22)) | ((1'b0 == ap_block_pp2_stage17_11001) & (1'b1 == ap_CS_fsm_pp2_stage17)) | ((1'b0 == ap_block_pp2_stage12_11001) & (1'b1 == ap_CS_fsm_pp2_stage12)) | ((1'b0 == ap_block_pp2_stage6_11001) & (1'b1 == ap_CS_fsm_pp2_stage6)) | ((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage21_11001) & (1'b1 == ap_CS_fsm_pp2_stage21)) | ((1'b0 == ap_block_pp2_stage16_11001) & (1'b1 == ap_CS_fsm_pp2_stage16)) | ((1'b0 == ap_block_pp2_stage11_11001) & (1'b1 == ap_CS_fsm_pp2_stage11)) | ((1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5)) | ((1'b0 == ap_block_pp2_stage20_11001) & (1'b1 == ap_CS_fsm_pp2_stage20)) | ((1'b0 == ap_block_pp2_stage15_11001) & (1'b1 == ap_CS_fsm_pp2_stage15)) | ((1'b0 == ap_block_pp2_stage10_11001) & (1'b1 == ap_CS_fsm_pp2_stage10)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp2_stage24_11001) & (1'b1 == ap_CS_fsm_pp2_stage24)) | ((1'b0 == ap_block_pp2_stage23_11001) & (1'b1 == ap_CS_fsm_pp2_stage23)) | ((1'b0 == ap_block_pp2_stage19_11001) & (1'b1 == ap_CS_fsm_pp2_stage19)) | ((1'b0 == ap_block_pp2_stage18_11001) & (1'b1 == ap_CS_fsm_pp2_stage18)) | ((1'b0 == ap_block_pp2_stage14_11001) & (1'b1 == ap_CS_fsm_pp2_stage14)) | ((1'b0 == ap_block_pp2_stage13_11001) & (1'b1 == ap_CS_fsm_pp2_stage13)) | ((1'b0 == ap_block_pp2_stage9_11001) & (1'b1 == ap_CS_fsm_pp2_stage9)) | ((1'b0 == ap_block_pp2_stage8_11001) & (1'b1 == ap_CS_fsm_pp2_stage8)) | ((1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4)) | ((1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3)))) begin
        grp_fu_3909_ce = 1'b1;
    end else begin
        grp_fu_3909_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        grp_fu_3909_p0 = bitcast_ln36_24_fu_6927_p1;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        grp_fu_3909_p0 = bitcast_ln36_23_fu_6877_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage24) & (1'b1 == ap_CS_fsm_pp2_stage24))) begin
        grp_fu_3909_p0 = bitcast_ln36_22_fu_6814_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage23) & (1'b1 == ap_CS_fsm_pp2_stage23))) begin
        grp_fu_3909_p0 = bitcast_ln36_21_fu_6727_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage22) & (1'b1 == ap_CS_fsm_pp2_stage22))) begin
        grp_fu_3909_p0 = bitcast_ln36_20_fu_6651_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage21) & (1'b1 == ap_CS_fsm_pp2_stage21))) begin
        grp_fu_3909_p0 = bitcast_ln36_19_fu_6534_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage20) & (1'b1 == ap_CS_fsm_pp2_stage20))) begin
        grp_fu_3909_p0 = bitcast_ln36_18_fu_6392_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage19) & (1'b1 == ap_CS_fsm_pp2_stage19))) begin
        grp_fu_3909_p0 = bitcast_ln36_17_fu_6311_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage18) & (1'b1 == ap_CS_fsm_pp2_stage18))) begin
        grp_fu_3909_p0 = bitcast_ln36_16_fu_6230_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage17) & (1'b1 == ap_CS_fsm_pp2_stage17))) begin
        grp_fu_3909_p0 = bitcast_ln36_15_fu_6149_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage16) & (1'b1 == ap_CS_fsm_pp2_stage16))) begin
        grp_fu_3909_p0 = bitcast_ln36_14_fu_6052_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage15) & (1'b1 == ap_CS_fsm_pp2_stage15))) begin
        grp_fu_3909_p0 = bitcast_ln36_13_fu_5910_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage14) & (1'b1 == ap_CS_fsm_pp2_stage14))) begin
        grp_fu_3909_p0 = bitcast_ln36_12_fu_5780_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage13) & (1'b1 == ap_CS_fsm_pp2_stage13))) begin
        grp_fu_3909_p0 = bitcast_ln36_11_fu_5699_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage12) & (1'b1 == ap_CS_fsm_pp2_stage12))) begin
        grp_fu_3909_p0 = bitcast_ln36_10_fu_5618_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage11) & (1'b1 == ap_CS_fsm_pp2_stage11))) begin
        grp_fu_3909_p0 = bitcast_ln36_9_fu_5521_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage10) & (1'b1 == ap_CS_fsm_pp2_stage10))) begin
        grp_fu_3909_p0 = bitcast_ln36_8_fu_5379_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage9) & (1'b1 == ap_CS_fsm_pp2_stage9))) begin
        grp_fu_3909_p0 = bitcast_ln36_7_fu_5273_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage8) & (1'b1 == ap_CS_fsm_pp2_stage8))) begin
        grp_fu_3909_p0 = bitcast_ln36_6_fu_5192_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7) & (1'b1 == ap_CS_fsm_pp2_stage7))) begin
        grp_fu_3909_p0 = bitcast_ln36_5_fu_5111_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6) & (1'b1 == ap_CS_fsm_pp2_stage6))) begin
        grp_fu_3909_p0 = bitcast_ln36_4_fu_5014_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5) & (1'b1 == ap_CS_fsm_pp2_stage5))) begin
        grp_fu_3909_p0 = bitcast_ln36_3_fu_4856_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4) & (1'b1 == ap_CS_fsm_pp2_stage4))) begin
        grp_fu_3909_p0 = bitcast_ln36_2_fu_4702_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        grp_fu_3909_p0 = bitcast_ln36_1_fu_4599_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        grp_fu_3909_p0 = bitcast_ln36_fu_4496_p1;
    end else begin
        grp_fu_3909_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        grp_fu_3909_p1 = conv1_weights_4_4_0_q0;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        grp_fu_3909_p1 = conv1_weights_4_3_0_load_reg_7634;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage24) & (1'b1 == ap_CS_fsm_pp2_stage24))) begin
        grp_fu_3909_p1 = conv1_weights_4_2_0_load_reg_7629;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage23) & (1'b1 == ap_CS_fsm_pp2_stage23))) begin
        grp_fu_3909_p1 = conv1_weights_4_1_0_load_reg_7624;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage22) & (1'b1 == ap_CS_fsm_pp2_stage22))) begin
        grp_fu_3909_p1 = conv1_weights_4_0_0_load_reg_7619;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage21) & (1'b1 == ap_CS_fsm_pp2_stage21))) begin
        grp_fu_3909_p1 = conv1_weights_3_4_0_load_reg_7614;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage20) & (1'b1 == ap_CS_fsm_pp2_stage20))) begin
        grp_fu_3909_p1 = conv1_weights_3_3_0_load_reg_7609;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage19) & (1'b1 == ap_CS_fsm_pp2_stage19))) begin
        grp_fu_3909_p1 = conv1_weights_3_2_0_load_reg_7604;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage18) & (1'b1 == ap_CS_fsm_pp2_stage18))) begin
        grp_fu_3909_p1 = conv1_weights_3_1_0_load_reg_7599;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage17) & (1'b1 == ap_CS_fsm_pp2_stage17))) begin
        grp_fu_3909_p1 = conv1_weights_3_0_0_load_reg_7594;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage16) & (1'b1 == ap_CS_fsm_pp2_stage16))) begin
        grp_fu_3909_p1 = conv1_weights_2_4_0_load_reg_7589;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage15) & (1'b1 == ap_CS_fsm_pp2_stage15))) begin
        grp_fu_3909_p1 = conv1_weights_2_3_0_load_reg_7584;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage14) & (1'b1 == ap_CS_fsm_pp2_stage14))) begin
        grp_fu_3909_p1 = conv1_weights_2_2_0_load_reg_7579;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage13) & (1'b1 == ap_CS_fsm_pp2_stage13))) begin
        grp_fu_3909_p1 = conv1_weights_2_1_0_load_reg_7574;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage12) & (1'b1 == ap_CS_fsm_pp2_stage12))) begin
        grp_fu_3909_p1 = conv1_weights_2_0_0_load_reg_7569;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage11) & (1'b1 == ap_CS_fsm_pp2_stage11))) begin
        grp_fu_3909_p1 = conv1_weights_1_4_0_load_reg_7564;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage10) & (1'b1 == ap_CS_fsm_pp2_stage10))) begin
        grp_fu_3909_p1 = conv1_weights_1_3_0_load_reg_7559;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage9) & (1'b1 == ap_CS_fsm_pp2_stage9))) begin
        grp_fu_3909_p1 = conv1_weights_1_2_0_load_reg_7554;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage8) & (1'b1 == ap_CS_fsm_pp2_stage8))) begin
        grp_fu_3909_p1 = conv1_weights_1_1_0_load_reg_7549;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7) & (1'b1 == ap_CS_fsm_pp2_stage7))) begin
        grp_fu_3909_p1 = conv1_weights_1_0_0_load_reg_7544;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6) & (1'b1 == ap_CS_fsm_pp2_stage6))) begin
        grp_fu_3909_p1 = conv1_weights_0_4_0_load_reg_7539;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5) & (1'b1 == ap_CS_fsm_pp2_stage5))) begin
        grp_fu_3909_p1 = conv1_weights_0_3_0_load_reg_7534;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4) & (1'b1 == ap_CS_fsm_pp2_stage4))) begin
        grp_fu_3909_p1 = conv1_weights_0_2_0_load_reg_7529;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        grp_fu_3909_p1 = conv1_weights_0_1_0_load_reg_7524;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        grp_fu_3909_p1 = conv1_weights_0_0_0_load_reg_7519;
    end else begin
        grp_fu_3909_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage14_11001) & (1'b1 == ap_CS_fsm_pp2_stage14)) | ((1'b0 == ap_block_pp2_stage13_11001) & (1'b1 == ap_CS_fsm_pp2_stage13)))) begin
        grp_fu_3914_ce = 1'b1;
    end else begin
        grp_fu_3914_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3)))) begin
        grp_fu_7087_ce = 1'b1;
    end else begin
        grp_fu_7087_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4)) | ((1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3)))) begin
        grp_fu_7093_ce = 1'b1;
    end else begin
        grp_fu_7093_ce = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem_ARVALID = 1'b1;
    end else begin
        m_axi_gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln28_reg_7195_pp2_iter5_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1) & (1'b0 == ap_block_pp2_stage14_11001) & (1'b1 == ap_CS_fsm_pp2_stage14))) begin
        m_axi_gmem_AWVALID = 1'b1;
    end else begin
        m_axi_gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln28_reg_7195_pp2_iter5_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1) & (1'b0 == ap_block_pp2_stage20_11001) & (1'b1 == ap_CS_fsm_pp2_stage20))) begin
        m_axi_gmem_BREADY = 1'b1;
    end else begin
        m_axi_gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln21_reg_7130 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        m_axi_gmem_RREADY = 1'b1;
    end else begin
        m_axi_gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln28_reg_7195_pp2_iter5_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1) & (1'b0 == ap_block_pp2_stage15_11001) & (1'b1 == ap_CS_fsm_pp2_stage15))) begin
        m_axi_gmem_WVALID = 1'b1;
    end else begin
        m_axi_gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage24) & (1'b1 == ap_CS_fsm_pp2_stage24))) begin
        padded_0_0_address0 = zext_ln36_25_fu_6794_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage23) & (1'b1 == ap_CS_fsm_pp2_stage23))) begin
        padded_0_0_address0 = zext_ln36_20_fu_6707_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage22) & (1'b1 == ap_CS_fsm_pp2_stage22))) begin
        padded_0_0_address0 = zext_ln36_15_fu_6631_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage21) & (1'b1 == ap_CS_fsm_pp2_stage21))) begin
        padded_0_0_address0 = zext_ln36_10_fu_6514_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage20) & (1'b1 == ap_CS_fsm_pp2_stage20))) begin
        padded_0_0_address0 = zext_ln36_5_fu_6372_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage19) & (1'b1 == ap_CS_fsm_pp2_stage19))) begin
        padded_0_0_address0 = zext_ln36_24_fu_6291_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage18) & (1'b1 == ap_CS_fsm_pp2_stage18))) begin
        padded_0_0_address0 = zext_ln36_19_fu_6210_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage17) & (1'b1 == ap_CS_fsm_pp2_stage17))) begin
        padded_0_0_address0 = zext_ln36_14_fu_6129_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage16) & (1'b1 == ap_CS_fsm_pp2_stage16))) begin
        padded_0_0_address0 = zext_ln36_9_fu_6032_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage15) & (1'b1 == ap_CS_fsm_pp2_stage15))) begin
        padded_0_0_address0 = zext_ln36_4_fu_5890_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage14) & (1'b1 == ap_CS_fsm_pp2_stage14))) begin
        padded_0_0_address0 = zext_ln36_23_fu_5760_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage13) & (1'b1 == ap_CS_fsm_pp2_stage13))) begin
        padded_0_0_address0 = zext_ln36_18_fu_5679_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage12) & (1'b1 == ap_CS_fsm_pp2_stage12))) begin
        padded_0_0_address0 = zext_ln36_13_fu_5598_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage11) & (1'b1 == ap_CS_fsm_pp2_stage11))) begin
        padded_0_0_address0 = zext_ln36_8_fu_5501_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage10) & (1'b1 == ap_CS_fsm_pp2_stage10))) begin
        padded_0_0_address0 = zext_ln36_3_fu_5359_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage9) & (1'b1 == ap_CS_fsm_pp2_stage9))) begin
        padded_0_0_address0 = zext_ln36_22_fu_5253_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage8) & (1'b1 == ap_CS_fsm_pp2_stage8))) begin
        padded_0_0_address0 = zext_ln36_17_fu_5172_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7) & (1'b1 == ap_CS_fsm_pp2_stage7))) begin
        padded_0_0_address0 = zext_ln36_12_fu_5091_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6) & (1'b1 == ap_CS_fsm_pp2_stage6))) begin
        padded_0_0_address0 = zext_ln36_7_fu_4994_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5) & (1'b1 == ap_CS_fsm_pp2_stage5))) begin
        padded_0_0_address0 = zext_ln36_2_fu_4836_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4) & (1'b1 == ap_CS_fsm_pp2_stage4))) begin
        padded_0_0_address0 = zext_ln36_21_fu_4785_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        padded_0_0_address0 = zext_ln36_16_fu_4682_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        padded_0_0_address0 = zext_ln36_11_fu_4579_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        padded_0_0_address0 = zext_ln36_6_fu_4476_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        padded_0_0_address0 = zext_ln36_1_fu_4369_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        padded_0_0_address0 = zext_ln23_fu_4161_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_0_0_address0 = tmp_50_cast_fu_4009_p1;
    end else begin
        padded_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7_11001) & (1'b1 == ap_CS_fsm_pp2_stage7)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage22_11001) & (1'b1 == ap_CS_fsm_pp2_stage22)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage17_11001) & (1'b1 == ap_CS_fsm_pp2_stage17)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage12_11001) & (1'b1 == ap_CS_fsm_pp2_stage12)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_11001) & (1'b1 == ap_CS_fsm_pp2_stage6)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage21_11001) & (1'b1 == ap_CS_fsm_pp2_stage21)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage16_11001) & (1'b1 == ap_CS_fsm_pp2_stage16)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage11_11001) & (1'b1 == ap_CS_fsm_pp2_stage11)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage20_11001) & (1'b1 == ap_CS_fsm_pp2_stage20)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage15_11001) & (1'b1 == ap_CS_fsm_pp2_stage15)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage10_11001) & (1'b1 == ap_CS_fsm_pp2_stage10)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage24_11001) & (1'b1 == ap_CS_fsm_pp2_stage24)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage23_11001) & (1'b1 == ap_CS_fsm_pp2_stage23)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage19_11001) & (1'b1 == ap_CS_fsm_pp2_stage19)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage18_11001) & (1'b1 == ap_CS_fsm_pp2_stage18)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage14_11001) & (1'b1 == ap_CS_fsm_pp2_stage14)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage13_11001) & (1'b1 == ap_CS_fsm_pp2_stage13)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage9_11001) & (1'b1 == ap_CS_fsm_pp2_stage9)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage8_11001) & (1'b1 == ap_CS_fsm_pp2_stage8)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3)))) begin
        padded_0_0_ce0 = 1'b1;
    end else begin
        padded_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        padded_0_0_d0 = gmem_addr_read_reg_7153;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_0_0_d0 = 32'd0;
    end else begin
        padded_0_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln23_2_reg_7178 == 2'd0) & (trunc_ln23_1_mid2_reg_7139 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((p_cast6_fu_3987_p4 == 2'd0) & (p_cast3_fu_3977_p4 == 2'd0) & (exitcond4211_fu_3955_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        padded_0_0_we0 = 1'b1;
    end else begin
        padded_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage24) & (1'b1 == ap_CS_fsm_pp2_stage24))) begin
        padded_0_1_address0 = zext_ln36_25_fu_6794_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage23) & (1'b1 == ap_CS_fsm_pp2_stage23))) begin
        padded_0_1_address0 = zext_ln36_20_fu_6707_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage22) & (1'b1 == ap_CS_fsm_pp2_stage22))) begin
        padded_0_1_address0 = zext_ln36_15_fu_6631_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage21) & (1'b1 == ap_CS_fsm_pp2_stage21))) begin
        padded_0_1_address0 = zext_ln36_10_fu_6514_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage20) & (1'b1 == ap_CS_fsm_pp2_stage20))) begin
        padded_0_1_address0 = zext_ln36_5_fu_6372_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage19) & (1'b1 == ap_CS_fsm_pp2_stage19))) begin
        padded_0_1_address0 = zext_ln36_24_fu_6291_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage18) & (1'b1 == ap_CS_fsm_pp2_stage18))) begin
        padded_0_1_address0 = zext_ln36_19_fu_6210_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage17) & (1'b1 == ap_CS_fsm_pp2_stage17))) begin
        padded_0_1_address0 = zext_ln36_14_fu_6129_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage16) & (1'b1 == ap_CS_fsm_pp2_stage16))) begin
        padded_0_1_address0 = zext_ln36_9_fu_6032_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage15) & (1'b1 == ap_CS_fsm_pp2_stage15))) begin
        padded_0_1_address0 = zext_ln36_4_fu_5890_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage14) & (1'b1 == ap_CS_fsm_pp2_stage14))) begin
        padded_0_1_address0 = zext_ln36_23_fu_5760_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage13) & (1'b1 == ap_CS_fsm_pp2_stage13))) begin
        padded_0_1_address0 = zext_ln36_18_fu_5679_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage12) & (1'b1 == ap_CS_fsm_pp2_stage12))) begin
        padded_0_1_address0 = zext_ln36_13_fu_5598_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage11) & (1'b1 == ap_CS_fsm_pp2_stage11))) begin
        padded_0_1_address0 = zext_ln36_8_fu_5501_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage10) & (1'b1 == ap_CS_fsm_pp2_stage10))) begin
        padded_0_1_address0 = zext_ln36_3_fu_5359_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage9) & (1'b1 == ap_CS_fsm_pp2_stage9))) begin
        padded_0_1_address0 = zext_ln36_22_fu_5253_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage8) & (1'b1 == ap_CS_fsm_pp2_stage8))) begin
        padded_0_1_address0 = zext_ln36_17_fu_5172_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7) & (1'b1 == ap_CS_fsm_pp2_stage7))) begin
        padded_0_1_address0 = zext_ln36_12_fu_5091_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6) & (1'b1 == ap_CS_fsm_pp2_stage6))) begin
        padded_0_1_address0 = zext_ln36_7_fu_4994_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5) & (1'b1 == ap_CS_fsm_pp2_stage5))) begin
        padded_0_1_address0 = zext_ln36_2_fu_4836_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4) & (1'b1 == ap_CS_fsm_pp2_stage4))) begin
        padded_0_1_address0 = zext_ln36_21_fu_4785_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        padded_0_1_address0 = zext_ln36_16_fu_4682_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        padded_0_1_address0 = zext_ln36_11_fu_4579_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        padded_0_1_address0 = zext_ln36_6_fu_4476_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        padded_0_1_address0 = zext_ln36_1_fu_4369_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        padded_0_1_address0 = zext_ln23_fu_4161_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_0_1_address0 = tmp_50_cast_fu_4009_p1;
    end else begin
        padded_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7_11001) & (1'b1 == ap_CS_fsm_pp2_stage7)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage22_11001) & (1'b1 == ap_CS_fsm_pp2_stage22)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage17_11001) & (1'b1 == ap_CS_fsm_pp2_stage17)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage12_11001) & (1'b1 == ap_CS_fsm_pp2_stage12)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_11001) & (1'b1 == ap_CS_fsm_pp2_stage6)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage21_11001) & (1'b1 == ap_CS_fsm_pp2_stage21)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage16_11001) & (1'b1 == ap_CS_fsm_pp2_stage16)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage11_11001) & (1'b1 == ap_CS_fsm_pp2_stage11)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage20_11001) & (1'b1 == ap_CS_fsm_pp2_stage20)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage15_11001) & (1'b1 == ap_CS_fsm_pp2_stage15)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage10_11001) & (1'b1 == ap_CS_fsm_pp2_stage10)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage24_11001) & (1'b1 == ap_CS_fsm_pp2_stage24)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage23_11001) & (1'b1 == ap_CS_fsm_pp2_stage23)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage19_11001) & (1'b1 == ap_CS_fsm_pp2_stage19)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage18_11001) & (1'b1 == ap_CS_fsm_pp2_stage18)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage14_11001) & (1'b1 == ap_CS_fsm_pp2_stage14)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage13_11001) & (1'b1 == ap_CS_fsm_pp2_stage13)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage9_11001) & (1'b1 == ap_CS_fsm_pp2_stage9)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage8_11001) & (1'b1 == ap_CS_fsm_pp2_stage8)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3)))) begin
        padded_0_1_ce0 = 1'b1;
    end else begin
        padded_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        padded_0_1_d0 = gmem_addr_read_reg_7153;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_0_1_d0 = 32'd0;
    end else begin
        padded_0_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln23_2_reg_7178 == 2'd1) & (trunc_ln23_1_mid2_reg_7139 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((p_cast6_fu_3987_p4 == 2'd1) & (p_cast3_fu_3977_p4 == 2'd0) & (exitcond4211_fu_3955_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        padded_0_1_we0 = 1'b1;
    end else begin
        padded_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage24) & (1'b1 == ap_CS_fsm_pp2_stage24))) begin
        padded_0_2_address0 = zext_ln36_25_fu_6794_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage23) & (1'b1 == ap_CS_fsm_pp2_stage23))) begin
        padded_0_2_address0 = zext_ln36_20_fu_6707_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage22) & (1'b1 == ap_CS_fsm_pp2_stage22))) begin
        padded_0_2_address0 = zext_ln36_15_fu_6631_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage21) & (1'b1 == ap_CS_fsm_pp2_stage21))) begin
        padded_0_2_address0 = zext_ln36_10_fu_6514_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage20) & (1'b1 == ap_CS_fsm_pp2_stage20))) begin
        padded_0_2_address0 = zext_ln36_5_fu_6372_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage19) & (1'b1 == ap_CS_fsm_pp2_stage19))) begin
        padded_0_2_address0 = zext_ln36_24_fu_6291_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage18) & (1'b1 == ap_CS_fsm_pp2_stage18))) begin
        padded_0_2_address0 = zext_ln36_19_fu_6210_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage17) & (1'b1 == ap_CS_fsm_pp2_stage17))) begin
        padded_0_2_address0 = zext_ln36_14_fu_6129_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage16) & (1'b1 == ap_CS_fsm_pp2_stage16))) begin
        padded_0_2_address0 = zext_ln36_9_fu_6032_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage15) & (1'b1 == ap_CS_fsm_pp2_stage15))) begin
        padded_0_2_address0 = zext_ln36_4_fu_5890_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage14) & (1'b1 == ap_CS_fsm_pp2_stage14))) begin
        padded_0_2_address0 = zext_ln36_23_fu_5760_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage13) & (1'b1 == ap_CS_fsm_pp2_stage13))) begin
        padded_0_2_address0 = zext_ln36_18_fu_5679_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage12) & (1'b1 == ap_CS_fsm_pp2_stage12))) begin
        padded_0_2_address0 = zext_ln36_13_fu_5598_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage11) & (1'b1 == ap_CS_fsm_pp2_stage11))) begin
        padded_0_2_address0 = zext_ln36_8_fu_5501_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage10) & (1'b1 == ap_CS_fsm_pp2_stage10))) begin
        padded_0_2_address0 = zext_ln36_3_fu_5359_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage9) & (1'b1 == ap_CS_fsm_pp2_stage9))) begin
        padded_0_2_address0 = zext_ln36_22_fu_5253_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage8) & (1'b1 == ap_CS_fsm_pp2_stage8))) begin
        padded_0_2_address0 = zext_ln36_17_fu_5172_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7) & (1'b1 == ap_CS_fsm_pp2_stage7))) begin
        padded_0_2_address0 = zext_ln36_12_fu_5091_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6) & (1'b1 == ap_CS_fsm_pp2_stage6))) begin
        padded_0_2_address0 = zext_ln36_7_fu_4994_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5) & (1'b1 == ap_CS_fsm_pp2_stage5))) begin
        padded_0_2_address0 = zext_ln36_2_fu_4836_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4) & (1'b1 == ap_CS_fsm_pp2_stage4))) begin
        padded_0_2_address0 = zext_ln36_21_fu_4785_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        padded_0_2_address0 = zext_ln36_16_fu_4682_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        padded_0_2_address0 = zext_ln36_11_fu_4579_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        padded_0_2_address0 = zext_ln36_6_fu_4476_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        padded_0_2_address0 = zext_ln36_1_fu_4369_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        padded_0_2_address0 = zext_ln23_fu_4161_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_0_2_address0 = tmp_50_cast_fu_4009_p1;
    end else begin
        padded_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7_11001) & (1'b1 == ap_CS_fsm_pp2_stage7)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage22_11001) & (1'b1 == ap_CS_fsm_pp2_stage22)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage17_11001) & (1'b1 == ap_CS_fsm_pp2_stage17)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage12_11001) & (1'b1 == ap_CS_fsm_pp2_stage12)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_11001) & (1'b1 == ap_CS_fsm_pp2_stage6)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage21_11001) & (1'b1 == ap_CS_fsm_pp2_stage21)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage16_11001) & (1'b1 == ap_CS_fsm_pp2_stage16)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage11_11001) & (1'b1 == ap_CS_fsm_pp2_stage11)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage20_11001) & (1'b1 == ap_CS_fsm_pp2_stage20)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage15_11001) & (1'b1 == ap_CS_fsm_pp2_stage15)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage10_11001) & (1'b1 == ap_CS_fsm_pp2_stage10)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage24_11001) & (1'b1 == ap_CS_fsm_pp2_stage24)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage23_11001) & (1'b1 == ap_CS_fsm_pp2_stage23)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage19_11001) & (1'b1 == ap_CS_fsm_pp2_stage19)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage18_11001) & (1'b1 == ap_CS_fsm_pp2_stage18)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage14_11001) & (1'b1 == ap_CS_fsm_pp2_stage14)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage13_11001) & (1'b1 == ap_CS_fsm_pp2_stage13)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage9_11001) & (1'b1 == ap_CS_fsm_pp2_stage9)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage8_11001) & (1'b1 == ap_CS_fsm_pp2_stage8)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3)))) begin
        padded_0_2_ce0 = 1'b1;
    end else begin
        padded_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        padded_0_2_d0 = gmem_addr_read_reg_7153;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_0_2_d0 = 32'd0;
    end else begin
        padded_0_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln23_2_reg_7178 == 2'd2) & (trunc_ln23_1_mid2_reg_7139 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((p_cast6_fu_3987_p4 == 2'd2) & (p_cast3_fu_3977_p4 == 2'd0) & (exitcond4211_fu_3955_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        padded_0_2_we0 = 1'b1;
    end else begin
        padded_0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage24) & (1'b1 == ap_CS_fsm_pp2_stage24))) begin
        padded_0_3_address0 = zext_ln36_25_fu_6794_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage23) & (1'b1 == ap_CS_fsm_pp2_stage23))) begin
        padded_0_3_address0 = zext_ln36_20_fu_6707_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage22) & (1'b1 == ap_CS_fsm_pp2_stage22))) begin
        padded_0_3_address0 = zext_ln36_15_fu_6631_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage21) & (1'b1 == ap_CS_fsm_pp2_stage21))) begin
        padded_0_3_address0 = zext_ln36_10_fu_6514_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage20) & (1'b1 == ap_CS_fsm_pp2_stage20))) begin
        padded_0_3_address0 = zext_ln36_5_fu_6372_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage19) & (1'b1 == ap_CS_fsm_pp2_stage19))) begin
        padded_0_3_address0 = zext_ln36_24_fu_6291_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage18) & (1'b1 == ap_CS_fsm_pp2_stage18))) begin
        padded_0_3_address0 = zext_ln36_19_fu_6210_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage17) & (1'b1 == ap_CS_fsm_pp2_stage17))) begin
        padded_0_3_address0 = zext_ln36_14_fu_6129_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage16) & (1'b1 == ap_CS_fsm_pp2_stage16))) begin
        padded_0_3_address0 = zext_ln36_9_fu_6032_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage15) & (1'b1 == ap_CS_fsm_pp2_stage15))) begin
        padded_0_3_address0 = zext_ln36_4_fu_5890_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage14) & (1'b1 == ap_CS_fsm_pp2_stage14))) begin
        padded_0_3_address0 = zext_ln36_23_fu_5760_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage13) & (1'b1 == ap_CS_fsm_pp2_stage13))) begin
        padded_0_3_address0 = zext_ln36_18_fu_5679_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage12) & (1'b1 == ap_CS_fsm_pp2_stage12))) begin
        padded_0_3_address0 = zext_ln36_13_fu_5598_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage11) & (1'b1 == ap_CS_fsm_pp2_stage11))) begin
        padded_0_3_address0 = zext_ln36_8_fu_5501_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage10) & (1'b1 == ap_CS_fsm_pp2_stage10))) begin
        padded_0_3_address0 = zext_ln36_3_fu_5359_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage9) & (1'b1 == ap_CS_fsm_pp2_stage9))) begin
        padded_0_3_address0 = zext_ln36_22_fu_5253_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage8) & (1'b1 == ap_CS_fsm_pp2_stage8))) begin
        padded_0_3_address0 = zext_ln36_17_fu_5172_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7) & (1'b1 == ap_CS_fsm_pp2_stage7))) begin
        padded_0_3_address0 = zext_ln36_12_fu_5091_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6) & (1'b1 == ap_CS_fsm_pp2_stage6))) begin
        padded_0_3_address0 = zext_ln36_7_fu_4994_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5) & (1'b1 == ap_CS_fsm_pp2_stage5))) begin
        padded_0_3_address0 = zext_ln36_2_fu_4836_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4) & (1'b1 == ap_CS_fsm_pp2_stage4))) begin
        padded_0_3_address0 = zext_ln36_21_fu_4785_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        padded_0_3_address0 = zext_ln36_16_fu_4682_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        padded_0_3_address0 = zext_ln36_11_fu_4579_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        padded_0_3_address0 = zext_ln36_6_fu_4476_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        padded_0_3_address0 = zext_ln36_1_fu_4369_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        padded_0_3_address0 = zext_ln23_fu_4161_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_0_3_address0 = tmp_50_cast_fu_4009_p1;
    end else begin
        padded_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7_11001) & (1'b1 == ap_CS_fsm_pp2_stage7)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage22_11001) & (1'b1 == ap_CS_fsm_pp2_stage22)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage17_11001) & (1'b1 == ap_CS_fsm_pp2_stage17)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage12_11001) & (1'b1 == ap_CS_fsm_pp2_stage12)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_11001) & (1'b1 == ap_CS_fsm_pp2_stage6)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage21_11001) & (1'b1 == ap_CS_fsm_pp2_stage21)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage16_11001) & (1'b1 == ap_CS_fsm_pp2_stage16)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage11_11001) & (1'b1 == ap_CS_fsm_pp2_stage11)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage20_11001) & (1'b1 == ap_CS_fsm_pp2_stage20)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage15_11001) & (1'b1 == ap_CS_fsm_pp2_stage15)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage10_11001) & (1'b1 == ap_CS_fsm_pp2_stage10)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage24_11001) & (1'b1 == ap_CS_fsm_pp2_stage24)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage23_11001) & (1'b1 == ap_CS_fsm_pp2_stage23)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage19_11001) & (1'b1 == ap_CS_fsm_pp2_stage19)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage18_11001) & (1'b1 == ap_CS_fsm_pp2_stage18)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage14_11001) & (1'b1 == ap_CS_fsm_pp2_stage14)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage13_11001) & (1'b1 == ap_CS_fsm_pp2_stage13)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage9_11001) & (1'b1 == ap_CS_fsm_pp2_stage9)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage8_11001) & (1'b1 == ap_CS_fsm_pp2_stage8)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3)))) begin
        padded_0_3_ce0 = 1'b1;
    end else begin
        padded_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        padded_0_3_d0 = gmem_addr_read_reg_7153;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_0_3_d0 = 32'd0;
    end else begin
        padded_0_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln23_2_reg_7178 == 2'd3) & (trunc_ln23_1_mid2_reg_7139 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((p_cast6_fu_3987_p4 == 2'd3) & (p_cast3_fu_3977_p4 == 2'd0) & (exitcond4211_fu_3955_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        padded_0_3_we0 = 1'b1;
    end else begin
        padded_0_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage24) & (1'b1 == ap_CS_fsm_pp2_stage24))) begin
        padded_1_0_address0 = zext_ln36_25_fu_6794_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage23) & (1'b1 == ap_CS_fsm_pp2_stage23))) begin
        padded_1_0_address0 = zext_ln36_20_fu_6707_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage22) & (1'b1 == ap_CS_fsm_pp2_stage22))) begin
        padded_1_0_address0 = zext_ln36_15_fu_6631_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage21) & (1'b1 == ap_CS_fsm_pp2_stage21))) begin
        padded_1_0_address0 = zext_ln36_10_fu_6514_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage20) & (1'b1 == ap_CS_fsm_pp2_stage20))) begin
        padded_1_0_address0 = zext_ln36_5_fu_6372_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage19) & (1'b1 == ap_CS_fsm_pp2_stage19))) begin
        padded_1_0_address0 = zext_ln36_24_fu_6291_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage18) & (1'b1 == ap_CS_fsm_pp2_stage18))) begin
        padded_1_0_address0 = zext_ln36_19_fu_6210_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage17) & (1'b1 == ap_CS_fsm_pp2_stage17))) begin
        padded_1_0_address0 = zext_ln36_14_fu_6129_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage16) & (1'b1 == ap_CS_fsm_pp2_stage16))) begin
        padded_1_0_address0 = zext_ln36_9_fu_6032_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage15) & (1'b1 == ap_CS_fsm_pp2_stage15))) begin
        padded_1_0_address0 = zext_ln36_4_fu_5890_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage14) & (1'b1 == ap_CS_fsm_pp2_stage14))) begin
        padded_1_0_address0 = zext_ln36_23_fu_5760_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage13) & (1'b1 == ap_CS_fsm_pp2_stage13))) begin
        padded_1_0_address0 = zext_ln36_18_fu_5679_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage12) & (1'b1 == ap_CS_fsm_pp2_stage12))) begin
        padded_1_0_address0 = zext_ln36_13_fu_5598_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage11) & (1'b1 == ap_CS_fsm_pp2_stage11))) begin
        padded_1_0_address0 = zext_ln36_8_fu_5501_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage10) & (1'b1 == ap_CS_fsm_pp2_stage10))) begin
        padded_1_0_address0 = zext_ln36_3_fu_5359_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage9) & (1'b1 == ap_CS_fsm_pp2_stage9))) begin
        padded_1_0_address0 = zext_ln36_22_fu_5253_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage8) & (1'b1 == ap_CS_fsm_pp2_stage8))) begin
        padded_1_0_address0 = zext_ln36_17_fu_5172_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7) & (1'b1 == ap_CS_fsm_pp2_stage7))) begin
        padded_1_0_address0 = zext_ln36_12_fu_5091_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6) & (1'b1 == ap_CS_fsm_pp2_stage6))) begin
        padded_1_0_address0 = zext_ln36_7_fu_4994_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5) & (1'b1 == ap_CS_fsm_pp2_stage5))) begin
        padded_1_0_address0 = zext_ln36_2_fu_4836_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4) & (1'b1 == ap_CS_fsm_pp2_stage4))) begin
        padded_1_0_address0 = zext_ln36_21_fu_4785_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        padded_1_0_address0 = zext_ln36_16_fu_4682_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        padded_1_0_address0 = zext_ln36_11_fu_4579_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        padded_1_0_address0 = zext_ln36_6_fu_4476_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        padded_1_0_address0 = zext_ln36_1_fu_4369_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        padded_1_0_address0 = zext_ln23_fu_4161_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_1_0_address0 = tmp_50_cast_fu_4009_p1;
    end else begin
        padded_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7_11001) & (1'b1 == ap_CS_fsm_pp2_stage7)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage22_11001) & (1'b1 == ap_CS_fsm_pp2_stage22)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage17_11001) & (1'b1 == ap_CS_fsm_pp2_stage17)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage12_11001) & (1'b1 == ap_CS_fsm_pp2_stage12)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_11001) & (1'b1 == ap_CS_fsm_pp2_stage6)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage21_11001) & (1'b1 == ap_CS_fsm_pp2_stage21)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage16_11001) & (1'b1 == ap_CS_fsm_pp2_stage16)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage11_11001) & (1'b1 == ap_CS_fsm_pp2_stage11)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage20_11001) & (1'b1 == ap_CS_fsm_pp2_stage20)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage15_11001) & (1'b1 == ap_CS_fsm_pp2_stage15)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage10_11001) & (1'b1 == ap_CS_fsm_pp2_stage10)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage24_11001) & (1'b1 == ap_CS_fsm_pp2_stage24)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage23_11001) & (1'b1 == ap_CS_fsm_pp2_stage23)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage19_11001) & (1'b1 == ap_CS_fsm_pp2_stage19)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage18_11001) & (1'b1 == ap_CS_fsm_pp2_stage18)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage14_11001) & (1'b1 == ap_CS_fsm_pp2_stage14)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage13_11001) & (1'b1 == ap_CS_fsm_pp2_stage13)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage9_11001) & (1'b1 == ap_CS_fsm_pp2_stage9)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage8_11001) & (1'b1 == ap_CS_fsm_pp2_stage8)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3)))) begin
        padded_1_0_ce0 = 1'b1;
    end else begin
        padded_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        padded_1_0_d0 = gmem_addr_read_reg_7153;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_1_0_d0 = 32'd0;
    end else begin
        padded_1_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln23_2_reg_7178 == 2'd0) & (trunc_ln23_1_mid2_reg_7139 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((p_cast6_fu_3987_p4 == 2'd0) & (p_cast3_fu_3977_p4 == 2'd1) & (exitcond4211_fu_3955_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        padded_1_0_we0 = 1'b1;
    end else begin
        padded_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage24) & (1'b1 == ap_CS_fsm_pp2_stage24))) begin
        padded_1_1_address0 = zext_ln36_25_fu_6794_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage23) & (1'b1 == ap_CS_fsm_pp2_stage23))) begin
        padded_1_1_address0 = zext_ln36_20_fu_6707_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage22) & (1'b1 == ap_CS_fsm_pp2_stage22))) begin
        padded_1_1_address0 = zext_ln36_15_fu_6631_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage21) & (1'b1 == ap_CS_fsm_pp2_stage21))) begin
        padded_1_1_address0 = zext_ln36_10_fu_6514_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage20) & (1'b1 == ap_CS_fsm_pp2_stage20))) begin
        padded_1_1_address0 = zext_ln36_5_fu_6372_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage19) & (1'b1 == ap_CS_fsm_pp2_stage19))) begin
        padded_1_1_address0 = zext_ln36_24_fu_6291_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage18) & (1'b1 == ap_CS_fsm_pp2_stage18))) begin
        padded_1_1_address0 = zext_ln36_19_fu_6210_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage17) & (1'b1 == ap_CS_fsm_pp2_stage17))) begin
        padded_1_1_address0 = zext_ln36_14_fu_6129_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage16) & (1'b1 == ap_CS_fsm_pp2_stage16))) begin
        padded_1_1_address0 = zext_ln36_9_fu_6032_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage15) & (1'b1 == ap_CS_fsm_pp2_stage15))) begin
        padded_1_1_address0 = zext_ln36_4_fu_5890_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage14) & (1'b1 == ap_CS_fsm_pp2_stage14))) begin
        padded_1_1_address0 = zext_ln36_23_fu_5760_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage13) & (1'b1 == ap_CS_fsm_pp2_stage13))) begin
        padded_1_1_address0 = zext_ln36_18_fu_5679_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage12) & (1'b1 == ap_CS_fsm_pp2_stage12))) begin
        padded_1_1_address0 = zext_ln36_13_fu_5598_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage11) & (1'b1 == ap_CS_fsm_pp2_stage11))) begin
        padded_1_1_address0 = zext_ln36_8_fu_5501_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage10) & (1'b1 == ap_CS_fsm_pp2_stage10))) begin
        padded_1_1_address0 = zext_ln36_3_fu_5359_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage9) & (1'b1 == ap_CS_fsm_pp2_stage9))) begin
        padded_1_1_address0 = zext_ln36_22_fu_5253_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage8) & (1'b1 == ap_CS_fsm_pp2_stage8))) begin
        padded_1_1_address0 = zext_ln36_17_fu_5172_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7) & (1'b1 == ap_CS_fsm_pp2_stage7))) begin
        padded_1_1_address0 = zext_ln36_12_fu_5091_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6) & (1'b1 == ap_CS_fsm_pp2_stage6))) begin
        padded_1_1_address0 = zext_ln36_7_fu_4994_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5) & (1'b1 == ap_CS_fsm_pp2_stage5))) begin
        padded_1_1_address0 = zext_ln36_2_fu_4836_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4) & (1'b1 == ap_CS_fsm_pp2_stage4))) begin
        padded_1_1_address0 = zext_ln36_21_fu_4785_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        padded_1_1_address0 = zext_ln36_16_fu_4682_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        padded_1_1_address0 = zext_ln36_11_fu_4579_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        padded_1_1_address0 = zext_ln36_6_fu_4476_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        padded_1_1_address0 = zext_ln36_1_fu_4369_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        padded_1_1_address0 = zext_ln23_fu_4161_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_1_1_address0 = tmp_50_cast_fu_4009_p1;
    end else begin
        padded_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7_11001) & (1'b1 == ap_CS_fsm_pp2_stage7)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage22_11001) & (1'b1 == ap_CS_fsm_pp2_stage22)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage17_11001) & (1'b1 == ap_CS_fsm_pp2_stage17)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage12_11001) & (1'b1 == ap_CS_fsm_pp2_stage12)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_11001) & (1'b1 == ap_CS_fsm_pp2_stage6)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage21_11001) & (1'b1 == ap_CS_fsm_pp2_stage21)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage16_11001) & (1'b1 == ap_CS_fsm_pp2_stage16)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage11_11001) & (1'b1 == ap_CS_fsm_pp2_stage11)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage20_11001) & (1'b1 == ap_CS_fsm_pp2_stage20)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage15_11001) & (1'b1 == ap_CS_fsm_pp2_stage15)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage10_11001) & (1'b1 == ap_CS_fsm_pp2_stage10)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage24_11001) & (1'b1 == ap_CS_fsm_pp2_stage24)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage23_11001) & (1'b1 == ap_CS_fsm_pp2_stage23)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage19_11001) & (1'b1 == ap_CS_fsm_pp2_stage19)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage18_11001) & (1'b1 == ap_CS_fsm_pp2_stage18)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage14_11001) & (1'b1 == ap_CS_fsm_pp2_stage14)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage13_11001) & (1'b1 == ap_CS_fsm_pp2_stage13)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage9_11001) & (1'b1 == ap_CS_fsm_pp2_stage9)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage8_11001) & (1'b1 == ap_CS_fsm_pp2_stage8)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3)))) begin
        padded_1_1_ce0 = 1'b1;
    end else begin
        padded_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        padded_1_1_d0 = gmem_addr_read_reg_7153;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_1_1_d0 = 32'd0;
    end else begin
        padded_1_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln23_2_reg_7178 == 2'd1) & (trunc_ln23_1_mid2_reg_7139 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((p_cast6_fu_3987_p4 == 2'd1) & (p_cast3_fu_3977_p4 == 2'd1) & (exitcond4211_fu_3955_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        padded_1_1_we0 = 1'b1;
    end else begin
        padded_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage24) & (1'b1 == ap_CS_fsm_pp2_stage24))) begin
        padded_1_2_address0 = zext_ln36_25_fu_6794_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage23) & (1'b1 == ap_CS_fsm_pp2_stage23))) begin
        padded_1_2_address0 = zext_ln36_20_fu_6707_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage22) & (1'b1 == ap_CS_fsm_pp2_stage22))) begin
        padded_1_2_address0 = zext_ln36_15_fu_6631_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage21) & (1'b1 == ap_CS_fsm_pp2_stage21))) begin
        padded_1_2_address0 = zext_ln36_10_fu_6514_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage20) & (1'b1 == ap_CS_fsm_pp2_stage20))) begin
        padded_1_2_address0 = zext_ln36_5_fu_6372_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage19) & (1'b1 == ap_CS_fsm_pp2_stage19))) begin
        padded_1_2_address0 = zext_ln36_24_fu_6291_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage18) & (1'b1 == ap_CS_fsm_pp2_stage18))) begin
        padded_1_2_address0 = zext_ln36_19_fu_6210_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage17) & (1'b1 == ap_CS_fsm_pp2_stage17))) begin
        padded_1_2_address0 = zext_ln36_14_fu_6129_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage16) & (1'b1 == ap_CS_fsm_pp2_stage16))) begin
        padded_1_2_address0 = zext_ln36_9_fu_6032_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage15) & (1'b1 == ap_CS_fsm_pp2_stage15))) begin
        padded_1_2_address0 = zext_ln36_4_fu_5890_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage14) & (1'b1 == ap_CS_fsm_pp2_stage14))) begin
        padded_1_2_address0 = zext_ln36_23_fu_5760_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage13) & (1'b1 == ap_CS_fsm_pp2_stage13))) begin
        padded_1_2_address0 = zext_ln36_18_fu_5679_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage12) & (1'b1 == ap_CS_fsm_pp2_stage12))) begin
        padded_1_2_address0 = zext_ln36_13_fu_5598_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage11) & (1'b1 == ap_CS_fsm_pp2_stage11))) begin
        padded_1_2_address0 = zext_ln36_8_fu_5501_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage10) & (1'b1 == ap_CS_fsm_pp2_stage10))) begin
        padded_1_2_address0 = zext_ln36_3_fu_5359_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage9) & (1'b1 == ap_CS_fsm_pp2_stage9))) begin
        padded_1_2_address0 = zext_ln36_22_fu_5253_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage8) & (1'b1 == ap_CS_fsm_pp2_stage8))) begin
        padded_1_2_address0 = zext_ln36_17_fu_5172_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7) & (1'b1 == ap_CS_fsm_pp2_stage7))) begin
        padded_1_2_address0 = zext_ln36_12_fu_5091_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6) & (1'b1 == ap_CS_fsm_pp2_stage6))) begin
        padded_1_2_address0 = zext_ln36_7_fu_4994_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5) & (1'b1 == ap_CS_fsm_pp2_stage5))) begin
        padded_1_2_address0 = zext_ln36_2_fu_4836_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4) & (1'b1 == ap_CS_fsm_pp2_stage4))) begin
        padded_1_2_address0 = zext_ln36_21_fu_4785_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        padded_1_2_address0 = zext_ln36_16_fu_4682_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        padded_1_2_address0 = zext_ln36_11_fu_4579_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        padded_1_2_address0 = zext_ln36_6_fu_4476_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        padded_1_2_address0 = zext_ln36_1_fu_4369_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        padded_1_2_address0 = zext_ln23_fu_4161_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_1_2_address0 = tmp_50_cast_fu_4009_p1;
    end else begin
        padded_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7_11001) & (1'b1 == ap_CS_fsm_pp2_stage7)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage22_11001) & (1'b1 == ap_CS_fsm_pp2_stage22)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage17_11001) & (1'b1 == ap_CS_fsm_pp2_stage17)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage12_11001) & (1'b1 == ap_CS_fsm_pp2_stage12)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_11001) & (1'b1 == ap_CS_fsm_pp2_stage6)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage21_11001) & (1'b1 == ap_CS_fsm_pp2_stage21)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage16_11001) & (1'b1 == ap_CS_fsm_pp2_stage16)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage11_11001) & (1'b1 == ap_CS_fsm_pp2_stage11)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage20_11001) & (1'b1 == ap_CS_fsm_pp2_stage20)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage15_11001) & (1'b1 == ap_CS_fsm_pp2_stage15)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage10_11001) & (1'b1 == ap_CS_fsm_pp2_stage10)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage24_11001) & (1'b1 == ap_CS_fsm_pp2_stage24)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage23_11001) & (1'b1 == ap_CS_fsm_pp2_stage23)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage19_11001) & (1'b1 == ap_CS_fsm_pp2_stage19)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage18_11001) & (1'b1 == ap_CS_fsm_pp2_stage18)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage14_11001) & (1'b1 == ap_CS_fsm_pp2_stage14)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage13_11001) & (1'b1 == ap_CS_fsm_pp2_stage13)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage9_11001) & (1'b1 == ap_CS_fsm_pp2_stage9)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage8_11001) & (1'b1 == ap_CS_fsm_pp2_stage8)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3)))) begin
        padded_1_2_ce0 = 1'b1;
    end else begin
        padded_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        padded_1_2_d0 = gmem_addr_read_reg_7153;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_1_2_d0 = 32'd0;
    end else begin
        padded_1_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln23_2_reg_7178 == 2'd2) & (trunc_ln23_1_mid2_reg_7139 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((p_cast6_fu_3987_p4 == 2'd2) & (p_cast3_fu_3977_p4 == 2'd1) & (exitcond4211_fu_3955_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        padded_1_2_we0 = 1'b1;
    end else begin
        padded_1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage24) & (1'b1 == ap_CS_fsm_pp2_stage24))) begin
        padded_1_3_address0 = zext_ln36_25_fu_6794_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage23) & (1'b1 == ap_CS_fsm_pp2_stage23))) begin
        padded_1_3_address0 = zext_ln36_20_fu_6707_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage22) & (1'b1 == ap_CS_fsm_pp2_stage22))) begin
        padded_1_3_address0 = zext_ln36_15_fu_6631_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage21) & (1'b1 == ap_CS_fsm_pp2_stage21))) begin
        padded_1_3_address0 = zext_ln36_10_fu_6514_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage20) & (1'b1 == ap_CS_fsm_pp2_stage20))) begin
        padded_1_3_address0 = zext_ln36_5_fu_6372_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage19) & (1'b1 == ap_CS_fsm_pp2_stage19))) begin
        padded_1_3_address0 = zext_ln36_24_fu_6291_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage18) & (1'b1 == ap_CS_fsm_pp2_stage18))) begin
        padded_1_3_address0 = zext_ln36_19_fu_6210_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage17) & (1'b1 == ap_CS_fsm_pp2_stage17))) begin
        padded_1_3_address0 = zext_ln36_14_fu_6129_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage16) & (1'b1 == ap_CS_fsm_pp2_stage16))) begin
        padded_1_3_address0 = zext_ln36_9_fu_6032_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage15) & (1'b1 == ap_CS_fsm_pp2_stage15))) begin
        padded_1_3_address0 = zext_ln36_4_fu_5890_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage14) & (1'b1 == ap_CS_fsm_pp2_stage14))) begin
        padded_1_3_address0 = zext_ln36_23_fu_5760_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage13) & (1'b1 == ap_CS_fsm_pp2_stage13))) begin
        padded_1_3_address0 = zext_ln36_18_fu_5679_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage12) & (1'b1 == ap_CS_fsm_pp2_stage12))) begin
        padded_1_3_address0 = zext_ln36_13_fu_5598_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage11) & (1'b1 == ap_CS_fsm_pp2_stage11))) begin
        padded_1_3_address0 = zext_ln36_8_fu_5501_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage10) & (1'b1 == ap_CS_fsm_pp2_stage10))) begin
        padded_1_3_address0 = zext_ln36_3_fu_5359_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage9) & (1'b1 == ap_CS_fsm_pp2_stage9))) begin
        padded_1_3_address0 = zext_ln36_22_fu_5253_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage8) & (1'b1 == ap_CS_fsm_pp2_stage8))) begin
        padded_1_3_address0 = zext_ln36_17_fu_5172_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7) & (1'b1 == ap_CS_fsm_pp2_stage7))) begin
        padded_1_3_address0 = zext_ln36_12_fu_5091_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6) & (1'b1 == ap_CS_fsm_pp2_stage6))) begin
        padded_1_3_address0 = zext_ln36_7_fu_4994_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5) & (1'b1 == ap_CS_fsm_pp2_stage5))) begin
        padded_1_3_address0 = zext_ln36_2_fu_4836_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4) & (1'b1 == ap_CS_fsm_pp2_stage4))) begin
        padded_1_3_address0 = zext_ln36_21_fu_4785_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        padded_1_3_address0 = zext_ln36_16_fu_4682_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        padded_1_3_address0 = zext_ln36_11_fu_4579_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        padded_1_3_address0 = zext_ln36_6_fu_4476_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        padded_1_3_address0 = zext_ln36_1_fu_4369_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        padded_1_3_address0 = zext_ln23_fu_4161_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_1_3_address0 = tmp_50_cast_fu_4009_p1;
    end else begin
        padded_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7_11001) & (1'b1 == ap_CS_fsm_pp2_stage7)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage22_11001) & (1'b1 == ap_CS_fsm_pp2_stage22)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage17_11001) & (1'b1 == ap_CS_fsm_pp2_stage17)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage12_11001) & (1'b1 == ap_CS_fsm_pp2_stage12)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_11001) & (1'b1 == ap_CS_fsm_pp2_stage6)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage21_11001) & (1'b1 == ap_CS_fsm_pp2_stage21)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage16_11001) & (1'b1 == ap_CS_fsm_pp2_stage16)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage11_11001) & (1'b1 == ap_CS_fsm_pp2_stage11)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage20_11001) & (1'b1 == ap_CS_fsm_pp2_stage20)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage15_11001) & (1'b1 == ap_CS_fsm_pp2_stage15)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage10_11001) & (1'b1 == ap_CS_fsm_pp2_stage10)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage24_11001) & (1'b1 == ap_CS_fsm_pp2_stage24)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage23_11001) & (1'b1 == ap_CS_fsm_pp2_stage23)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage19_11001) & (1'b1 == ap_CS_fsm_pp2_stage19)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage18_11001) & (1'b1 == ap_CS_fsm_pp2_stage18)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage14_11001) & (1'b1 == ap_CS_fsm_pp2_stage14)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage13_11001) & (1'b1 == ap_CS_fsm_pp2_stage13)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage9_11001) & (1'b1 == ap_CS_fsm_pp2_stage9)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage8_11001) & (1'b1 == ap_CS_fsm_pp2_stage8)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3)))) begin
        padded_1_3_ce0 = 1'b1;
    end else begin
        padded_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        padded_1_3_d0 = gmem_addr_read_reg_7153;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_1_3_d0 = 32'd0;
    end else begin
        padded_1_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln23_2_reg_7178 == 2'd3) & (trunc_ln23_1_mid2_reg_7139 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((p_cast6_fu_3987_p4 == 2'd3) & (p_cast3_fu_3977_p4 == 2'd1) & (exitcond4211_fu_3955_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        padded_1_3_we0 = 1'b1;
    end else begin
        padded_1_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage24) & (1'b1 == ap_CS_fsm_pp2_stage24))) begin
        padded_2_0_address0 = zext_ln36_25_fu_6794_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage23) & (1'b1 == ap_CS_fsm_pp2_stage23))) begin
        padded_2_0_address0 = zext_ln36_20_fu_6707_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage22) & (1'b1 == ap_CS_fsm_pp2_stage22))) begin
        padded_2_0_address0 = zext_ln36_15_fu_6631_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage21) & (1'b1 == ap_CS_fsm_pp2_stage21))) begin
        padded_2_0_address0 = zext_ln36_10_fu_6514_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage20) & (1'b1 == ap_CS_fsm_pp2_stage20))) begin
        padded_2_0_address0 = zext_ln36_5_fu_6372_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage19) & (1'b1 == ap_CS_fsm_pp2_stage19))) begin
        padded_2_0_address0 = zext_ln36_24_fu_6291_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage18) & (1'b1 == ap_CS_fsm_pp2_stage18))) begin
        padded_2_0_address0 = zext_ln36_19_fu_6210_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage17) & (1'b1 == ap_CS_fsm_pp2_stage17))) begin
        padded_2_0_address0 = zext_ln36_14_fu_6129_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage16) & (1'b1 == ap_CS_fsm_pp2_stage16))) begin
        padded_2_0_address0 = zext_ln36_9_fu_6032_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage15) & (1'b1 == ap_CS_fsm_pp2_stage15))) begin
        padded_2_0_address0 = zext_ln36_4_fu_5890_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage14) & (1'b1 == ap_CS_fsm_pp2_stage14))) begin
        padded_2_0_address0 = zext_ln36_23_fu_5760_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage13) & (1'b1 == ap_CS_fsm_pp2_stage13))) begin
        padded_2_0_address0 = zext_ln36_18_fu_5679_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage12) & (1'b1 == ap_CS_fsm_pp2_stage12))) begin
        padded_2_0_address0 = zext_ln36_13_fu_5598_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage11) & (1'b1 == ap_CS_fsm_pp2_stage11))) begin
        padded_2_0_address0 = zext_ln36_8_fu_5501_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage10) & (1'b1 == ap_CS_fsm_pp2_stage10))) begin
        padded_2_0_address0 = zext_ln36_3_fu_5359_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage9) & (1'b1 == ap_CS_fsm_pp2_stage9))) begin
        padded_2_0_address0 = zext_ln36_22_fu_5253_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage8) & (1'b1 == ap_CS_fsm_pp2_stage8))) begin
        padded_2_0_address0 = zext_ln36_17_fu_5172_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7) & (1'b1 == ap_CS_fsm_pp2_stage7))) begin
        padded_2_0_address0 = zext_ln36_12_fu_5091_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6) & (1'b1 == ap_CS_fsm_pp2_stage6))) begin
        padded_2_0_address0 = zext_ln36_7_fu_4994_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5) & (1'b1 == ap_CS_fsm_pp2_stage5))) begin
        padded_2_0_address0 = zext_ln36_2_fu_4836_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4) & (1'b1 == ap_CS_fsm_pp2_stage4))) begin
        padded_2_0_address0 = zext_ln36_21_fu_4785_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        padded_2_0_address0 = zext_ln36_16_fu_4682_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        padded_2_0_address0 = zext_ln36_11_fu_4579_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        padded_2_0_address0 = zext_ln36_6_fu_4476_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        padded_2_0_address0 = zext_ln36_1_fu_4369_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        padded_2_0_address0 = zext_ln23_fu_4161_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_2_0_address0 = tmp_50_cast_fu_4009_p1;
    end else begin
        padded_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7_11001) & (1'b1 == ap_CS_fsm_pp2_stage7)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage22_11001) & (1'b1 == ap_CS_fsm_pp2_stage22)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage17_11001) & (1'b1 == ap_CS_fsm_pp2_stage17)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage12_11001) & (1'b1 == ap_CS_fsm_pp2_stage12)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_11001) & (1'b1 == ap_CS_fsm_pp2_stage6)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage21_11001) & (1'b1 == ap_CS_fsm_pp2_stage21)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage16_11001) & (1'b1 == ap_CS_fsm_pp2_stage16)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage11_11001) & (1'b1 == ap_CS_fsm_pp2_stage11)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage20_11001) & (1'b1 == ap_CS_fsm_pp2_stage20)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage15_11001) & (1'b1 == ap_CS_fsm_pp2_stage15)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage10_11001) & (1'b1 == ap_CS_fsm_pp2_stage10)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage24_11001) & (1'b1 == ap_CS_fsm_pp2_stage24)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage23_11001) & (1'b1 == ap_CS_fsm_pp2_stage23)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage19_11001) & (1'b1 == ap_CS_fsm_pp2_stage19)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage18_11001) & (1'b1 == ap_CS_fsm_pp2_stage18)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage14_11001) & (1'b1 == ap_CS_fsm_pp2_stage14)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage13_11001) & (1'b1 == ap_CS_fsm_pp2_stage13)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage9_11001) & (1'b1 == ap_CS_fsm_pp2_stage9)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage8_11001) & (1'b1 == ap_CS_fsm_pp2_stage8)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3)))) begin
        padded_2_0_ce0 = 1'b1;
    end else begin
        padded_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        padded_2_0_d0 = gmem_addr_read_reg_7153;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_2_0_d0 = 32'd0;
    end else begin
        padded_2_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln23_2_reg_7178 == 2'd0) & (trunc_ln23_1_mid2_reg_7139 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((p_cast6_fu_3987_p4 == 2'd0) & (p_cast3_fu_3977_p4 == 2'd2) & (exitcond4211_fu_3955_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        padded_2_0_we0 = 1'b1;
    end else begin
        padded_2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage24) & (1'b1 == ap_CS_fsm_pp2_stage24))) begin
        padded_2_1_address0 = zext_ln36_25_fu_6794_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage23) & (1'b1 == ap_CS_fsm_pp2_stage23))) begin
        padded_2_1_address0 = zext_ln36_20_fu_6707_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage22) & (1'b1 == ap_CS_fsm_pp2_stage22))) begin
        padded_2_1_address0 = zext_ln36_15_fu_6631_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage21) & (1'b1 == ap_CS_fsm_pp2_stage21))) begin
        padded_2_1_address0 = zext_ln36_10_fu_6514_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage20) & (1'b1 == ap_CS_fsm_pp2_stage20))) begin
        padded_2_1_address0 = zext_ln36_5_fu_6372_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage19) & (1'b1 == ap_CS_fsm_pp2_stage19))) begin
        padded_2_1_address0 = zext_ln36_24_fu_6291_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage18) & (1'b1 == ap_CS_fsm_pp2_stage18))) begin
        padded_2_1_address0 = zext_ln36_19_fu_6210_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage17) & (1'b1 == ap_CS_fsm_pp2_stage17))) begin
        padded_2_1_address0 = zext_ln36_14_fu_6129_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage16) & (1'b1 == ap_CS_fsm_pp2_stage16))) begin
        padded_2_1_address0 = zext_ln36_9_fu_6032_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage15) & (1'b1 == ap_CS_fsm_pp2_stage15))) begin
        padded_2_1_address0 = zext_ln36_4_fu_5890_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage14) & (1'b1 == ap_CS_fsm_pp2_stage14))) begin
        padded_2_1_address0 = zext_ln36_23_fu_5760_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage13) & (1'b1 == ap_CS_fsm_pp2_stage13))) begin
        padded_2_1_address0 = zext_ln36_18_fu_5679_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage12) & (1'b1 == ap_CS_fsm_pp2_stage12))) begin
        padded_2_1_address0 = zext_ln36_13_fu_5598_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage11) & (1'b1 == ap_CS_fsm_pp2_stage11))) begin
        padded_2_1_address0 = zext_ln36_8_fu_5501_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage10) & (1'b1 == ap_CS_fsm_pp2_stage10))) begin
        padded_2_1_address0 = zext_ln36_3_fu_5359_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage9) & (1'b1 == ap_CS_fsm_pp2_stage9))) begin
        padded_2_1_address0 = zext_ln36_22_fu_5253_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage8) & (1'b1 == ap_CS_fsm_pp2_stage8))) begin
        padded_2_1_address0 = zext_ln36_17_fu_5172_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7) & (1'b1 == ap_CS_fsm_pp2_stage7))) begin
        padded_2_1_address0 = zext_ln36_12_fu_5091_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6) & (1'b1 == ap_CS_fsm_pp2_stage6))) begin
        padded_2_1_address0 = zext_ln36_7_fu_4994_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5) & (1'b1 == ap_CS_fsm_pp2_stage5))) begin
        padded_2_1_address0 = zext_ln36_2_fu_4836_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4) & (1'b1 == ap_CS_fsm_pp2_stage4))) begin
        padded_2_1_address0 = zext_ln36_21_fu_4785_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        padded_2_1_address0 = zext_ln36_16_fu_4682_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        padded_2_1_address0 = zext_ln36_11_fu_4579_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        padded_2_1_address0 = zext_ln36_6_fu_4476_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        padded_2_1_address0 = zext_ln36_1_fu_4369_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        padded_2_1_address0 = zext_ln23_fu_4161_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_2_1_address0 = tmp_50_cast_fu_4009_p1;
    end else begin
        padded_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7_11001) & (1'b1 == ap_CS_fsm_pp2_stage7)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage22_11001) & (1'b1 == ap_CS_fsm_pp2_stage22)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage17_11001) & (1'b1 == ap_CS_fsm_pp2_stage17)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage12_11001) & (1'b1 == ap_CS_fsm_pp2_stage12)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_11001) & (1'b1 == ap_CS_fsm_pp2_stage6)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage21_11001) & (1'b1 == ap_CS_fsm_pp2_stage21)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage16_11001) & (1'b1 == ap_CS_fsm_pp2_stage16)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage11_11001) & (1'b1 == ap_CS_fsm_pp2_stage11)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage20_11001) & (1'b1 == ap_CS_fsm_pp2_stage20)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage15_11001) & (1'b1 == ap_CS_fsm_pp2_stage15)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage10_11001) & (1'b1 == ap_CS_fsm_pp2_stage10)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage24_11001) & (1'b1 == ap_CS_fsm_pp2_stage24)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage23_11001) & (1'b1 == ap_CS_fsm_pp2_stage23)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage19_11001) & (1'b1 == ap_CS_fsm_pp2_stage19)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage18_11001) & (1'b1 == ap_CS_fsm_pp2_stage18)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage14_11001) & (1'b1 == ap_CS_fsm_pp2_stage14)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage13_11001) & (1'b1 == ap_CS_fsm_pp2_stage13)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage9_11001) & (1'b1 == ap_CS_fsm_pp2_stage9)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage8_11001) & (1'b1 == ap_CS_fsm_pp2_stage8)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3)))) begin
        padded_2_1_ce0 = 1'b1;
    end else begin
        padded_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        padded_2_1_d0 = gmem_addr_read_reg_7153;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_2_1_d0 = 32'd0;
    end else begin
        padded_2_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln23_2_reg_7178 == 2'd1) & (trunc_ln23_1_mid2_reg_7139 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((p_cast6_fu_3987_p4 == 2'd1) & (p_cast3_fu_3977_p4 == 2'd2) & (exitcond4211_fu_3955_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        padded_2_1_we0 = 1'b1;
    end else begin
        padded_2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage24) & (1'b1 == ap_CS_fsm_pp2_stage24))) begin
        padded_2_2_address0 = zext_ln36_25_fu_6794_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage23) & (1'b1 == ap_CS_fsm_pp2_stage23))) begin
        padded_2_2_address0 = zext_ln36_20_fu_6707_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage22) & (1'b1 == ap_CS_fsm_pp2_stage22))) begin
        padded_2_2_address0 = zext_ln36_15_fu_6631_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage21) & (1'b1 == ap_CS_fsm_pp2_stage21))) begin
        padded_2_2_address0 = zext_ln36_10_fu_6514_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage20) & (1'b1 == ap_CS_fsm_pp2_stage20))) begin
        padded_2_2_address0 = zext_ln36_5_fu_6372_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage19) & (1'b1 == ap_CS_fsm_pp2_stage19))) begin
        padded_2_2_address0 = zext_ln36_24_fu_6291_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage18) & (1'b1 == ap_CS_fsm_pp2_stage18))) begin
        padded_2_2_address0 = zext_ln36_19_fu_6210_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage17) & (1'b1 == ap_CS_fsm_pp2_stage17))) begin
        padded_2_2_address0 = zext_ln36_14_fu_6129_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage16) & (1'b1 == ap_CS_fsm_pp2_stage16))) begin
        padded_2_2_address0 = zext_ln36_9_fu_6032_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage15) & (1'b1 == ap_CS_fsm_pp2_stage15))) begin
        padded_2_2_address0 = zext_ln36_4_fu_5890_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage14) & (1'b1 == ap_CS_fsm_pp2_stage14))) begin
        padded_2_2_address0 = zext_ln36_23_fu_5760_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage13) & (1'b1 == ap_CS_fsm_pp2_stage13))) begin
        padded_2_2_address0 = zext_ln36_18_fu_5679_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage12) & (1'b1 == ap_CS_fsm_pp2_stage12))) begin
        padded_2_2_address0 = zext_ln36_13_fu_5598_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage11) & (1'b1 == ap_CS_fsm_pp2_stage11))) begin
        padded_2_2_address0 = zext_ln36_8_fu_5501_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage10) & (1'b1 == ap_CS_fsm_pp2_stage10))) begin
        padded_2_2_address0 = zext_ln36_3_fu_5359_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage9) & (1'b1 == ap_CS_fsm_pp2_stage9))) begin
        padded_2_2_address0 = zext_ln36_22_fu_5253_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage8) & (1'b1 == ap_CS_fsm_pp2_stage8))) begin
        padded_2_2_address0 = zext_ln36_17_fu_5172_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7) & (1'b1 == ap_CS_fsm_pp2_stage7))) begin
        padded_2_2_address0 = zext_ln36_12_fu_5091_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6) & (1'b1 == ap_CS_fsm_pp2_stage6))) begin
        padded_2_2_address0 = zext_ln36_7_fu_4994_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5) & (1'b1 == ap_CS_fsm_pp2_stage5))) begin
        padded_2_2_address0 = zext_ln36_2_fu_4836_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4) & (1'b1 == ap_CS_fsm_pp2_stage4))) begin
        padded_2_2_address0 = zext_ln36_21_fu_4785_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        padded_2_2_address0 = zext_ln36_16_fu_4682_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        padded_2_2_address0 = zext_ln36_11_fu_4579_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        padded_2_2_address0 = zext_ln36_6_fu_4476_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        padded_2_2_address0 = zext_ln36_1_fu_4369_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        padded_2_2_address0 = zext_ln23_fu_4161_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_2_2_address0 = tmp_50_cast_fu_4009_p1;
    end else begin
        padded_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7_11001) & (1'b1 == ap_CS_fsm_pp2_stage7)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage22_11001) & (1'b1 == ap_CS_fsm_pp2_stage22)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage17_11001) & (1'b1 == ap_CS_fsm_pp2_stage17)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage12_11001) & (1'b1 == ap_CS_fsm_pp2_stage12)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_11001) & (1'b1 == ap_CS_fsm_pp2_stage6)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage21_11001) & (1'b1 == ap_CS_fsm_pp2_stage21)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage16_11001) & (1'b1 == ap_CS_fsm_pp2_stage16)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage11_11001) & (1'b1 == ap_CS_fsm_pp2_stage11)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage20_11001) & (1'b1 == ap_CS_fsm_pp2_stage20)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage15_11001) & (1'b1 == ap_CS_fsm_pp2_stage15)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage10_11001) & (1'b1 == ap_CS_fsm_pp2_stage10)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage24_11001) & (1'b1 == ap_CS_fsm_pp2_stage24)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage23_11001) & (1'b1 == ap_CS_fsm_pp2_stage23)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage19_11001) & (1'b1 == ap_CS_fsm_pp2_stage19)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage18_11001) & (1'b1 == ap_CS_fsm_pp2_stage18)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage14_11001) & (1'b1 == ap_CS_fsm_pp2_stage14)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage13_11001) & (1'b1 == ap_CS_fsm_pp2_stage13)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage9_11001) & (1'b1 == ap_CS_fsm_pp2_stage9)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage8_11001) & (1'b1 == ap_CS_fsm_pp2_stage8)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3)))) begin
        padded_2_2_ce0 = 1'b1;
    end else begin
        padded_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        padded_2_2_d0 = gmem_addr_read_reg_7153;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_2_2_d0 = 32'd0;
    end else begin
        padded_2_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln23_2_reg_7178 == 2'd2) & (trunc_ln23_1_mid2_reg_7139 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((p_cast6_fu_3987_p4 == 2'd2) & (p_cast3_fu_3977_p4 == 2'd2) & (exitcond4211_fu_3955_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        padded_2_2_we0 = 1'b1;
    end else begin
        padded_2_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage24) & (1'b1 == ap_CS_fsm_pp2_stage24))) begin
        padded_2_3_address0 = zext_ln36_25_fu_6794_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage23) & (1'b1 == ap_CS_fsm_pp2_stage23))) begin
        padded_2_3_address0 = zext_ln36_20_fu_6707_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage22) & (1'b1 == ap_CS_fsm_pp2_stage22))) begin
        padded_2_3_address0 = zext_ln36_15_fu_6631_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage21) & (1'b1 == ap_CS_fsm_pp2_stage21))) begin
        padded_2_3_address0 = zext_ln36_10_fu_6514_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage20) & (1'b1 == ap_CS_fsm_pp2_stage20))) begin
        padded_2_3_address0 = zext_ln36_5_fu_6372_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage19) & (1'b1 == ap_CS_fsm_pp2_stage19))) begin
        padded_2_3_address0 = zext_ln36_24_fu_6291_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage18) & (1'b1 == ap_CS_fsm_pp2_stage18))) begin
        padded_2_3_address0 = zext_ln36_19_fu_6210_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage17) & (1'b1 == ap_CS_fsm_pp2_stage17))) begin
        padded_2_3_address0 = zext_ln36_14_fu_6129_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage16) & (1'b1 == ap_CS_fsm_pp2_stage16))) begin
        padded_2_3_address0 = zext_ln36_9_fu_6032_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage15) & (1'b1 == ap_CS_fsm_pp2_stage15))) begin
        padded_2_3_address0 = zext_ln36_4_fu_5890_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage14) & (1'b1 == ap_CS_fsm_pp2_stage14))) begin
        padded_2_3_address0 = zext_ln36_23_fu_5760_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage13) & (1'b1 == ap_CS_fsm_pp2_stage13))) begin
        padded_2_3_address0 = zext_ln36_18_fu_5679_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage12) & (1'b1 == ap_CS_fsm_pp2_stage12))) begin
        padded_2_3_address0 = zext_ln36_13_fu_5598_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage11) & (1'b1 == ap_CS_fsm_pp2_stage11))) begin
        padded_2_3_address0 = zext_ln36_8_fu_5501_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage10) & (1'b1 == ap_CS_fsm_pp2_stage10))) begin
        padded_2_3_address0 = zext_ln36_3_fu_5359_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage9) & (1'b1 == ap_CS_fsm_pp2_stage9))) begin
        padded_2_3_address0 = zext_ln36_22_fu_5253_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage8) & (1'b1 == ap_CS_fsm_pp2_stage8))) begin
        padded_2_3_address0 = zext_ln36_17_fu_5172_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7) & (1'b1 == ap_CS_fsm_pp2_stage7))) begin
        padded_2_3_address0 = zext_ln36_12_fu_5091_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6) & (1'b1 == ap_CS_fsm_pp2_stage6))) begin
        padded_2_3_address0 = zext_ln36_7_fu_4994_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5) & (1'b1 == ap_CS_fsm_pp2_stage5))) begin
        padded_2_3_address0 = zext_ln36_2_fu_4836_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4) & (1'b1 == ap_CS_fsm_pp2_stage4))) begin
        padded_2_3_address0 = zext_ln36_21_fu_4785_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        padded_2_3_address0 = zext_ln36_16_fu_4682_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        padded_2_3_address0 = zext_ln36_11_fu_4579_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        padded_2_3_address0 = zext_ln36_6_fu_4476_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        padded_2_3_address0 = zext_ln36_1_fu_4369_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        padded_2_3_address0 = zext_ln23_fu_4161_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_2_3_address0 = tmp_50_cast_fu_4009_p1;
    end else begin
        padded_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7_11001) & (1'b1 == ap_CS_fsm_pp2_stage7)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage22_11001) & (1'b1 == ap_CS_fsm_pp2_stage22)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage17_11001) & (1'b1 == ap_CS_fsm_pp2_stage17)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage12_11001) & (1'b1 == ap_CS_fsm_pp2_stage12)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_11001) & (1'b1 == ap_CS_fsm_pp2_stage6)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage21_11001) & (1'b1 == ap_CS_fsm_pp2_stage21)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage16_11001) & (1'b1 == ap_CS_fsm_pp2_stage16)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage11_11001) & (1'b1 == ap_CS_fsm_pp2_stage11)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage20_11001) & (1'b1 == ap_CS_fsm_pp2_stage20)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage15_11001) & (1'b1 == ap_CS_fsm_pp2_stage15)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage10_11001) & (1'b1 == ap_CS_fsm_pp2_stage10)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage24_11001) & (1'b1 == ap_CS_fsm_pp2_stage24)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage23_11001) & (1'b1 == ap_CS_fsm_pp2_stage23)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage19_11001) & (1'b1 == ap_CS_fsm_pp2_stage19)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage18_11001) & (1'b1 == ap_CS_fsm_pp2_stage18)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage14_11001) & (1'b1 == ap_CS_fsm_pp2_stage14)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage13_11001) & (1'b1 == ap_CS_fsm_pp2_stage13)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage9_11001) & (1'b1 == ap_CS_fsm_pp2_stage9)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage8_11001) & (1'b1 == ap_CS_fsm_pp2_stage8)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3)))) begin
        padded_2_3_ce0 = 1'b1;
    end else begin
        padded_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        padded_2_3_d0 = gmem_addr_read_reg_7153;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_2_3_d0 = 32'd0;
    end else begin
        padded_2_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln23_2_reg_7178 == 2'd3) & (trunc_ln23_1_mid2_reg_7139 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((p_cast6_fu_3987_p4 == 2'd3) & (p_cast3_fu_3977_p4 == 2'd2) & (exitcond4211_fu_3955_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        padded_2_3_we0 = 1'b1;
    end else begin
        padded_2_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage24) & (1'b1 == ap_CS_fsm_pp2_stage24))) begin
        padded_3_0_address0 = zext_ln36_25_fu_6794_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage23) & (1'b1 == ap_CS_fsm_pp2_stage23))) begin
        padded_3_0_address0 = zext_ln36_20_fu_6707_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage22) & (1'b1 == ap_CS_fsm_pp2_stage22))) begin
        padded_3_0_address0 = zext_ln36_15_fu_6631_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage21) & (1'b1 == ap_CS_fsm_pp2_stage21))) begin
        padded_3_0_address0 = zext_ln36_10_fu_6514_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage20) & (1'b1 == ap_CS_fsm_pp2_stage20))) begin
        padded_3_0_address0 = zext_ln36_5_fu_6372_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage19) & (1'b1 == ap_CS_fsm_pp2_stage19))) begin
        padded_3_0_address0 = zext_ln36_24_fu_6291_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage18) & (1'b1 == ap_CS_fsm_pp2_stage18))) begin
        padded_3_0_address0 = zext_ln36_19_fu_6210_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage17) & (1'b1 == ap_CS_fsm_pp2_stage17))) begin
        padded_3_0_address0 = zext_ln36_14_fu_6129_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage16) & (1'b1 == ap_CS_fsm_pp2_stage16))) begin
        padded_3_0_address0 = zext_ln36_9_fu_6032_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage15) & (1'b1 == ap_CS_fsm_pp2_stage15))) begin
        padded_3_0_address0 = zext_ln36_4_fu_5890_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage14) & (1'b1 == ap_CS_fsm_pp2_stage14))) begin
        padded_3_0_address0 = zext_ln36_23_fu_5760_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage13) & (1'b1 == ap_CS_fsm_pp2_stage13))) begin
        padded_3_0_address0 = zext_ln36_18_fu_5679_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage12) & (1'b1 == ap_CS_fsm_pp2_stage12))) begin
        padded_3_0_address0 = zext_ln36_13_fu_5598_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage11) & (1'b1 == ap_CS_fsm_pp2_stage11))) begin
        padded_3_0_address0 = zext_ln36_8_fu_5501_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage10) & (1'b1 == ap_CS_fsm_pp2_stage10))) begin
        padded_3_0_address0 = zext_ln36_3_fu_5359_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage9) & (1'b1 == ap_CS_fsm_pp2_stage9))) begin
        padded_3_0_address0 = zext_ln36_22_fu_5253_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage8) & (1'b1 == ap_CS_fsm_pp2_stage8))) begin
        padded_3_0_address0 = zext_ln36_17_fu_5172_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7) & (1'b1 == ap_CS_fsm_pp2_stage7))) begin
        padded_3_0_address0 = zext_ln36_12_fu_5091_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6) & (1'b1 == ap_CS_fsm_pp2_stage6))) begin
        padded_3_0_address0 = zext_ln36_7_fu_4994_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5) & (1'b1 == ap_CS_fsm_pp2_stage5))) begin
        padded_3_0_address0 = zext_ln36_2_fu_4836_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4) & (1'b1 == ap_CS_fsm_pp2_stage4))) begin
        padded_3_0_address0 = zext_ln36_21_fu_4785_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        padded_3_0_address0 = zext_ln36_16_fu_4682_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        padded_3_0_address0 = zext_ln36_11_fu_4579_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        padded_3_0_address0 = zext_ln36_6_fu_4476_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        padded_3_0_address0 = zext_ln36_1_fu_4369_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        padded_3_0_address0 = zext_ln23_fu_4161_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_3_0_address0 = tmp_50_cast_fu_4009_p1;
    end else begin
        padded_3_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7_11001) & (1'b1 == ap_CS_fsm_pp2_stage7)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage22_11001) & (1'b1 == ap_CS_fsm_pp2_stage22)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage17_11001) & (1'b1 == ap_CS_fsm_pp2_stage17)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage12_11001) & (1'b1 == ap_CS_fsm_pp2_stage12)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_11001) & (1'b1 == ap_CS_fsm_pp2_stage6)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage21_11001) & (1'b1 == ap_CS_fsm_pp2_stage21)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage16_11001) & (1'b1 == ap_CS_fsm_pp2_stage16)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage11_11001) & (1'b1 == ap_CS_fsm_pp2_stage11)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage20_11001) & (1'b1 == ap_CS_fsm_pp2_stage20)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage15_11001) & (1'b1 == ap_CS_fsm_pp2_stage15)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage10_11001) & (1'b1 == ap_CS_fsm_pp2_stage10)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage24_11001) & (1'b1 == ap_CS_fsm_pp2_stage24)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage23_11001) & (1'b1 == ap_CS_fsm_pp2_stage23)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage19_11001) & (1'b1 == ap_CS_fsm_pp2_stage19)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage18_11001) & (1'b1 == ap_CS_fsm_pp2_stage18)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage14_11001) & (1'b1 == ap_CS_fsm_pp2_stage14)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage13_11001) & (1'b1 == ap_CS_fsm_pp2_stage13)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage9_11001) & (1'b1 == ap_CS_fsm_pp2_stage9)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage8_11001) & (1'b1 == ap_CS_fsm_pp2_stage8)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3)))) begin
        padded_3_0_ce0 = 1'b1;
    end else begin
        padded_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        padded_3_0_d0 = gmem_addr_read_reg_7153;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_3_0_d0 = 32'd0;
    end else begin
        padded_3_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln23_2_reg_7178 == 2'd0) & (trunc_ln23_1_mid2_reg_7139 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((p_cast6_fu_3987_p4 == 2'd0) & (p_cast3_fu_3977_p4 == 2'd3) & (exitcond4211_fu_3955_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        padded_3_0_we0 = 1'b1;
    end else begin
        padded_3_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage24) & (1'b1 == ap_CS_fsm_pp2_stage24))) begin
        padded_3_1_address0 = zext_ln36_25_fu_6794_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage23) & (1'b1 == ap_CS_fsm_pp2_stage23))) begin
        padded_3_1_address0 = zext_ln36_20_fu_6707_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage22) & (1'b1 == ap_CS_fsm_pp2_stage22))) begin
        padded_3_1_address0 = zext_ln36_15_fu_6631_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage21) & (1'b1 == ap_CS_fsm_pp2_stage21))) begin
        padded_3_1_address0 = zext_ln36_10_fu_6514_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage20) & (1'b1 == ap_CS_fsm_pp2_stage20))) begin
        padded_3_1_address0 = zext_ln36_5_fu_6372_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage19) & (1'b1 == ap_CS_fsm_pp2_stage19))) begin
        padded_3_1_address0 = zext_ln36_24_fu_6291_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage18) & (1'b1 == ap_CS_fsm_pp2_stage18))) begin
        padded_3_1_address0 = zext_ln36_19_fu_6210_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage17) & (1'b1 == ap_CS_fsm_pp2_stage17))) begin
        padded_3_1_address0 = zext_ln36_14_fu_6129_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage16) & (1'b1 == ap_CS_fsm_pp2_stage16))) begin
        padded_3_1_address0 = zext_ln36_9_fu_6032_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage15) & (1'b1 == ap_CS_fsm_pp2_stage15))) begin
        padded_3_1_address0 = zext_ln36_4_fu_5890_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage14) & (1'b1 == ap_CS_fsm_pp2_stage14))) begin
        padded_3_1_address0 = zext_ln36_23_fu_5760_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage13) & (1'b1 == ap_CS_fsm_pp2_stage13))) begin
        padded_3_1_address0 = zext_ln36_18_fu_5679_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage12) & (1'b1 == ap_CS_fsm_pp2_stage12))) begin
        padded_3_1_address0 = zext_ln36_13_fu_5598_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage11) & (1'b1 == ap_CS_fsm_pp2_stage11))) begin
        padded_3_1_address0 = zext_ln36_8_fu_5501_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage10) & (1'b1 == ap_CS_fsm_pp2_stage10))) begin
        padded_3_1_address0 = zext_ln36_3_fu_5359_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage9) & (1'b1 == ap_CS_fsm_pp2_stage9))) begin
        padded_3_1_address0 = zext_ln36_22_fu_5253_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage8) & (1'b1 == ap_CS_fsm_pp2_stage8))) begin
        padded_3_1_address0 = zext_ln36_17_fu_5172_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7) & (1'b1 == ap_CS_fsm_pp2_stage7))) begin
        padded_3_1_address0 = zext_ln36_12_fu_5091_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6) & (1'b1 == ap_CS_fsm_pp2_stage6))) begin
        padded_3_1_address0 = zext_ln36_7_fu_4994_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5) & (1'b1 == ap_CS_fsm_pp2_stage5))) begin
        padded_3_1_address0 = zext_ln36_2_fu_4836_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4) & (1'b1 == ap_CS_fsm_pp2_stage4))) begin
        padded_3_1_address0 = zext_ln36_21_fu_4785_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        padded_3_1_address0 = zext_ln36_16_fu_4682_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        padded_3_1_address0 = zext_ln36_11_fu_4579_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        padded_3_1_address0 = zext_ln36_6_fu_4476_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        padded_3_1_address0 = zext_ln36_1_fu_4369_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        padded_3_1_address0 = zext_ln23_fu_4161_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_3_1_address0 = tmp_50_cast_fu_4009_p1;
    end else begin
        padded_3_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7_11001) & (1'b1 == ap_CS_fsm_pp2_stage7)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage22_11001) & (1'b1 == ap_CS_fsm_pp2_stage22)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage17_11001) & (1'b1 == ap_CS_fsm_pp2_stage17)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage12_11001) & (1'b1 == ap_CS_fsm_pp2_stage12)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_11001) & (1'b1 == ap_CS_fsm_pp2_stage6)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage21_11001) & (1'b1 == ap_CS_fsm_pp2_stage21)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage16_11001) & (1'b1 == ap_CS_fsm_pp2_stage16)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage11_11001) & (1'b1 == ap_CS_fsm_pp2_stage11)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage20_11001) & (1'b1 == ap_CS_fsm_pp2_stage20)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage15_11001) & (1'b1 == ap_CS_fsm_pp2_stage15)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage10_11001) & (1'b1 == ap_CS_fsm_pp2_stage10)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage24_11001) & (1'b1 == ap_CS_fsm_pp2_stage24)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage23_11001) & (1'b1 == ap_CS_fsm_pp2_stage23)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage19_11001) & (1'b1 == ap_CS_fsm_pp2_stage19)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage18_11001) & (1'b1 == ap_CS_fsm_pp2_stage18)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage14_11001) & (1'b1 == ap_CS_fsm_pp2_stage14)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage13_11001) & (1'b1 == ap_CS_fsm_pp2_stage13)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage9_11001) & (1'b1 == ap_CS_fsm_pp2_stage9)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage8_11001) & (1'b1 == ap_CS_fsm_pp2_stage8)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3)))) begin
        padded_3_1_ce0 = 1'b1;
    end else begin
        padded_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        padded_3_1_d0 = gmem_addr_read_reg_7153;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_3_1_d0 = 32'd0;
    end else begin
        padded_3_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln23_2_reg_7178 == 2'd1) & (trunc_ln23_1_mid2_reg_7139 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((p_cast6_fu_3987_p4 == 2'd1) & (p_cast3_fu_3977_p4 == 2'd3) & (exitcond4211_fu_3955_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        padded_3_1_we0 = 1'b1;
    end else begin
        padded_3_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage24) & (1'b1 == ap_CS_fsm_pp2_stage24))) begin
        padded_3_2_address0 = zext_ln36_25_fu_6794_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage23) & (1'b1 == ap_CS_fsm_pp2_stage23))) begin
        padded_3_2_address0 = zext_ln36_20_fu_6707_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage22) & (1'b1 == ap_CS_fsm_pp2_stage22))) begin
        padded_3_2_address0 = zext_ln36_15_fu_6631_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage21) & (1'b1 == ap_CS_fsm_pp2_stage21))) begin
        padded_3_2_address0 = zext_ln36_10_fu_6514_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage20) & (1'b1 == ap_CS_fsm_pp2_stage20))) begin
        padded_3_2_address0 = zext_ln36_5_fu_6372_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage19) & (1'b1 == ap_CS_fsm_pp2_stage19))) begin
        padded_3_2_address0 = zext_ln36_24_fu_6291_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage18) & (1'b1 == ap_CS_fsm_pp2_stage18))) begin
        padded_3_2_address0 = zext_ln36_19_fu_6210_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage17) & (1'b1 == ap_CS_fsm_pp2_stage17))) begin
        padded_3_2_address0 = zext_ln36_14_fu_6129_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage16) & (1'b1 == ap_CS_fsm_pp2_stage16))) begin
        padded_3_2_address0 = zext_ln36_9_fu_6032_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage15) & (1'b1 == ap_CS_fsm_pp2_stage15))) begin
        padded_3_2_address0 = zext_ln36_4_fu_5890_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage14) & (1'b1 == ap_CS_fsm_pp2_stage14))) begin
        padded_3_2_address0 = zext_ln36_23_fu_5760_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage13) & (1'b1 == ap_CS_fsm_pp2_stage13))) begin
        padded_3_2_address0 = zext_ln36_18_fu_5679_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage12) & (1'b1 == ap_CS_fsm_pp2_stage12))) begin
        padded_3_2_address0 = zext_ln36_13_fu_5598_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage11) & (1'b1 == ap_CS_fsm_pp2_stage11))) begin
        padded_3_2_address0 = zext_ln36_8_fu_5501_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage10) & (1'b1 == ap_CS_fsm_pp2_stage10))) begin
        padded_3_2_address0 = zext_ln36_3_fu_5359_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage9) & (1'b1 == ap_CS_fsm_pp2_stage9))) begin
        padded_3_2_address0 = zext_ln36_22_fu_5253_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage8) & (1'b1 == ap_CS_fsm_pp2_stage8))) begin
        padded_3_2_address0 = zext_ln36_17_fu_5172_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7) & (1'b1 == ap_CS_fsm_pp2_stage7))) begin
        padded_3_2_address0 = zext_ln36_12_fu_5091_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6) & (1'b1 == ap_CS_fsm_pp2_stage6))) begin
        padded_3_2_address0 = zext_ln36_7_fu_4994_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5) & (1'b1 == ap_CS_fsm_pp2_stage5))) begin
        padded_3_2_address0 = zext_ln36_2_fu_4836_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4) & (1'b1 == ap_CS_fsm_pp2_stage4))) begin
        padded_3_2_address0 = zext_ln36_21_fu_4785_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        padded_3_2_address0 = zext_ln36_16_fu_4682_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        padded_3_2_address0 = zext_ln36_11_fu_4579_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        padded_3_2_address0 = zext_ln36_6_fu_4476_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        padded_3_2_address0 = zext_ln36_1_fu_4369_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        padded_3_2_address0 = zext_ln23_fu_4161_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_3_2_address0 = tmp_50_cast_fu_4009_p1;
    end else begin
        padded_3_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7_11001) & (1'b1 == ap_CS_fsm_pp2_stage7)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage22_11001) & (1'b1 == ap_CS_fsm_pp2_stage22)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage17_11001) & (1'b1 == ap_CS_fsm_pp2_stage17)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage12_11001) & (1'b1 == ap_CS_fsm_pp2_stage12)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_11001) & (1'b1 == ap_CS_fsm_pp2_stage6)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage21_11001) & (1'b1 == ap_CS_fsm_pp2_stage21)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage16_11001) & (1'b1 == ap_CS_fsm_pp2_stage16)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage11_11001) & (1'b1 == ap_CS_fsm_pp2_stage11)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage20_11001) & (1'b1 == ap_CS_fsm_pp2_stage20)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage15_11001) & (1'b1 == ap_CS_fsm_pp2_stage15)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage10_11001) & (1'b1 == ap_CS_fsm_pp2_stage10)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage24_11001) & (1'b1 == ap_CS_fsm_pp2_stage24)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage23_11001) & (1'b1 == ap_CS_fsm_pp2_stage23)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage19_11001) & (1'b1 == ap_CS_fsm_pp2_stage19)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage18_11001) & (1'b1 == ap_CS_fsm_pp2_stage18)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage14_11001) & (1'b1 == ap_CS_fsm_pp2_stage14)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage13_11001) & (1'b1 == ap_CS_fsm_pp2_stage13)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage9_11001) & (1'b1 == ap_CS_fsm_pp2_stage9)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage8_11001) & (1'b1 == ap_CS_fsm_pp2_stage8)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3)))) begin
        padded_3_2_ce0 = 1'b1;
    end else begin
        padded_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        padded_3_2_d0 = gmem_addr_read_reg_7153;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_3_2_d0 = 32'd0;
    end else begin
        padded_3_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln23_2_reg_7178 == 2'd2) & (trunc_ln23_1_mid2_reg_7139 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((p_cast6_fu_3987_p4 == 2'd2) & (p_cast3_fu_3977_p4 == 2'd3) & (exitcond4211_fu_3955_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        padded_3_2_we0 = 1'b1;
    end else begin
        padded_3_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage24) & (1'b1 == ap_CS_fsm_pp2_stage24))) begin
        padded_3_3_address0 = zext_ln36_25_fu_6794_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage23) & (1'b1 == ap_CS_fsm_pp2_stage23))) begin
        padded_3_3_address0 = zext_ln36_20_fu_6707_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage22) & (1'b1 == ap_CS_fsm_pp2_stage22))) begin
        padded_3_3_address0 = zext_ln36_15_fu_6631_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage21) & (1'b1 == ap_CS_fsm_pp2_stage21))) begin
        padded_3_3_address0 = zext_ln36_10_fu_6514_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage20) & (1'b1 == ap_CS_fsm_pp2_stage20))) begin
        padded_3_3_address0 = zext_ln36_5_fu_6372_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage19) & (1'b1 == ap_CS_fsm_pp2_stage19))) begin
        padded_3_3_address0 = zext_ln36_24_fu_6291_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage18) & (1'b1 == ap_CS_fsm_pp2_stage18))) begin
        padded_3_3_address0 = zext_ln36_19_fu_6210_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage17) & (1'b1 == ap_CS_fsm_pp2_stage17))) begin
        padded_3_3_address0 = zext_ln36_14_fu_6129_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage16) & (1'b1 == ap_CS_fsm_pp2_stage16))) begin
        padded_3_3_address0 = zext_ln36_9_fu_6032_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage15) & (1'b1 == ap_CS_fsm_pp2_stage15))) begin
        padded_3_3_address0 = zext_ln36_4_fu_5890_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage14) & (1'b1 == ap_CS_fsm_pp2_stage14))) begin
        padded_3_3_address0 = zext_ln36_23_fu_5760_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage13) & (1'b1 == ap_CS_fsm_pp2_stage13))) begin
        padded_3_3_address0 = zext_ln36_18_fu_5679_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage12) & (1'b1 == ap_CS_fsm_pp2_stage12))) begin
        padded_3_3_address0 = zext_ln36_13_fu_5598_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage11) & (1'b1 == ap_CS_fsm_pp2_stage11))) begin
        padded_3_3_address0 = zext_ln36_8_fu_5501_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage10) & (1'b1 == ap_CS_fsm_pp2_stage10))) begin
        padded_3_3_address0 = zext_ln36_3_fu_5359_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage9) & (1'b1 == ap_CS_fsm_pp2_stage9))) begin
        padded_3_3_address0 = zext_ln36_22_fu_5253_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage8) & (1'b1 == ap_CS_fsm_pp2_stage8))) begin
        padded_3_3_address0 = zext_ln36_17_fu_5172_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7) & (1'b1 == ap_CS_fsm_pp2_stage7))) begin
        padded_3_3_address0 = zext_ln36_12_fu_5091_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6) & (1'b1 == ap_CS_fsm_pp2_stage6))) begin
        padded_3_3_address0 = zext_ln36_7_fu_4994_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5) & (1'b1 == ap_CS_fsm_pp2_stage5))) begin
        padded_3_3_address0 = zext_ln36_2_fu_4836_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4) & (1'b1 == ap_CS_fsm_pp2_stage4))) begin
        padded_3_3_address0 = zext_ln36_21_fu_4785_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        padded_3_3_address0 = zext_ln36_16_fu_4682_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        padded_3_3_address0 = zext_ln36_11_fu_4579_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        padded_3_3_address0 = zext_ln36_6_fu_4476_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        padded_3_3_address0 = zext_ln36_1_fu_4369_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        padded_3_3_address0 = zext_ln23_fu_4161_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_3_3_address0 = tmp_50_cast_fu_4009_p1;
    end else begin
        padded_3_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7_11001) & (1'b1 == ap_CS_fsm_pp2_stage7)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage22_11001) & (1'b1 == ap_CS_fsm_pp2_stage22)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage17_11001) & (1'b1 == ap_CS_fsm_pp2_stage17)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage12_11001) & (1'b1 == ap_CS_fsm_pp2_stage12)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_11001) & (1'b1 == ap_CS_fsm_pp2_stage6)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage21_11001) & (1'b1 == ap_CS_fsm_pp2_stage21)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage16_11001) & (1'b1 == ap_CS_fsm_pp2_stage16)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage11_11001) & (1'b1 == ap_CS_fsm_pp2_stage11)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage20_11001) & (1'b1 == ap_CS_fsm_pp2_stage20)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage15_11001) & (1'b1 == ap_CS_fsm_pp2_stage15)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage10_11001) & (1'b1 == ap_CS_fsm_pp2_stage10)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage24_11001) & (1'b1 == ap_CS_fsm_pp2_stage24)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage23_11001) & (1'b1 == ap_CS_fsm_pp2_stage23)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage19_11001) & (1'b1 == ap_CS_fsm_pp2_stage19)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage18_11001) & (1'b1 == ap_CS_fsm_pp2_stage18)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage14_11001) & (1'b1 == ap_CS_fsm_pp2_stage14)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage13_11001) & (1'b1 == ap_CS_fsm_pp2_stage13)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage9_11001) & (1'b1 == ap_CS_fsm_pp2_stage9)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage8_11001) & (1'b1 == ap_CS_fsm_pp2_stage8)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3)))) begin
        padded_3_3_ce0 = 1'b1;
    end else begin
        padded_3_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        padded_3_3_d0 = gmem_addr_read_reg_7153;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_3_3_d0 = 32'd0;
    end else begin
        padded_3_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln23_2_reg_7178 == 2'd3) & (trunc_ln23_1_mid2_reg_7139 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((p_cast6_fu_3987_p4 == 2'd3) & (p_cast3_fu_3977_p4 == 2'd3) & (exitcond4211_fu_3955_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        padded_3_3_we0 = 1'b1;
    end else begin
        padded_3_3_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond4211_fu_3955_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((m_axi_gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln21_fu_4049_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0)) & ~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln21_fu_4049_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0)) | ((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_pp2_stage1 : begin
            if ((1'b0 == ap_block_pp2_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end
        end
        ap_ST_fsm_pp2_stage2 : begin
            if ((1'b0 == ap_block_pp2_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end
        end
        ap_ST_fsm_pp2_stage3 : begin
            if ((~((ap_enable_reg_pp2_iter4 == 1'b0) & (ap_enable_reg_pp2_iter5 == 1'b1) & (1'b0 == ap_block_pp2_stage3_subdone) & (1'b1 == ap_CS_fsm_pp2_stage3)) & (1'b0 == ap_block_pp2_stage3_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage4;
            end else if (((ap_enable_reg_pp2_iter4 == 1'b0) & (ap_enable_reg_pp2_iter5 == 1'b1) & (1'b0 == ap_block_pp2_stage3_subdone) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
                ap_NS_fsm = ap_ST_fsm_state160;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage3;
            end
        end
        ap_ST_fsm_pp2_stage4 : begin
            if ((1'b0 == ap_block_pp2_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage4;
            end
        end
        ap_ST_fsm_pp2_stage5 : begin
            if ((1'b0 == ap_block_pp2_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage5;
            end
        end
        ap_ST_fsm_pp2_stage6 : begin
            if ((1'b0 == ap_block_pp2_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage6;
            end
        end
        ap_ST_fsm_pp2_stage7 : begin
            if ((1'b0 == ap_block_pp2_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage7;
            end
        end
        ap_ST_fsm_pp2_stage8 : begin
            if ((1'b0 == ap_block_pp2_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage8;
            end
        end
        ap_ST_fsm_pp2_stage9 : begin
            if ((1'b0 == ap_block_pp2_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage9;
            end
        end
        ap_ST_fsm_pp2_stage10 : begin
            if ((1'b0 == ap_block_pp2_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage10;
            end
        end
        ap_ST_fsm_pp2_stage11 : begin
            if ((1'b0 == ap_block_pp2_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage11;
            end
        end
        ap_ST_fsm_pp2_stage12 : begin
            if ((1'b0 == ap_block_pp2_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage12;
            end
        end
        ap_ST_fsm_pp2_stage13 : begin
            if ((1'b0 == ap_block_pp2_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage13;
            end
        end
        ap_ST_fsm_pp2_stage14 : begin
            if ((1'b0 == ap_block_pp2_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage14;
            end
        end
        ap_ST_fsm_pp2_stage15 : begin
            if ((1'b0 == ap_block_pp2_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage15;
            end
        end
        ap_ST_fsm_pp2_stage16 : begin
            if ((1'b0 == ap_block_pp2_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage16;
            end
        end
        ap_ST_fsm_pp2_stage17 : begin
            if ((1'b0 == ap_block_pp2_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage17;
            end
        end
        ap_ST_fsm_pp2_stage18 : begin
            if ((1'b0 == ap_block_pp2_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage18;
            end
        end
        ap_ST_fsm_pp2_stage19 : begin
            if ((1'b0 == ap_block_pp2_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage19;
            end
        end
        ap_ST_fsm_pp2_stage20 : begin
            if ((1'b0 == ap_block_pp2_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage20;
            end
        end
        ap_ST_fsm_pp2_stage21 : begin
            if ((1'b0 == ap_block_pp2_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage21;
            end
        end
        ap_ST_fsm_pp2_stage22 : begin
            if ((1'b0 == ap_block_pp2_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage22;
            end
        end
        ap_ST_fsm_pp2_stage23 : begin
            if ((1'b0 == ap_block_pp2_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage23;
            end
        end
        ap_ST_fsm_pp2_stage24 : begin
            if ((1'b0 == ap_block_pp2_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage24;
            end
        end
        ap_ST_fsm_state160 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln21_1_fu_4089_p2 = (ap_phi_mux_i_phi_fu_3822_p4 + select_ln21_1_fu_4081_p3);

assign add_ln21_2_fu_4143_p2 = (3'd2 + trunc_ln21_reg_7148);

assign add_ln21_3_fu_4055_p2 = (indvar_flatten_reg_3807 + 10'd1);

assign add_ln21_fu_4061_p2 = (5'd1 + ap_phi_mux_i_phi_fu_3822_p4);

assign add_ln22_fu_4137_p2 = (select_ln21_fu_4073_p3 + 5'd1);

assign add_ln23_1_fu_4148_p2 = (3'd2 + trunc_ln23_1_reg_7173);

assign add_ln23_fu_4121_p2 = (5'd2 + select_ln21_fu_4073_p3);

assign add_ln28_1_fu_7003_p2 = (zext_ln28_1_fu_6999_p1 + output_r);

assign add_ln28_2_fu_6777_p2 = (13'd1 + indvar_flatten122_reg_3842);

assign add_ln28_fu_4209_p2 = (3'd1 + ap_phi_mux_out_c_phi_fu_3858_p4);

assign add_ln29_fu_6864_p2 = (10'd1 + indvar_flatten20_reg_3865);

assign add_ln36_1_fu_4500_p2 = (5'd1 + select_ln29_reg_7374);

assign add_ln36_28_fu_4805_p2 = (3'd1 + trunc_ln36_reg_7187);

assign add_ln36_29_fu_5328_p2 = (3'd2 + trunc_ln36_reg_7187);

assign add_ln36_30_fu_5835_p2 = (3'd3 + trunc_ln36_reg_7187);

assign add_ln36_31_fu_4810_p2 = (3'd1 + trunc_ln36_1_reg_7384);

assign add_ln36_32_fu_4567_p2 = (3'd2 + trunc_ln36_2_reg_7400);

assign add_ln36_33_fu_4670_p2 = (3'd3 + trunc_ln36_2_reg_7400);

assign add_ln36_34_fu_5333_p2 = (3'd2 + trunc_ln36_1_reg_7384);

assign add_ln36_35_fu_5845_p2 = (3'd3 + trunc_ln36_1_reg_7384);

assign add_ln36_3_fu_4603_p2 = (5'd2 + select_ln29_reg_7374);

assign add_ln36_5_fu_4706_p2 = (5'd3 + select_ln29_reg_7374);

assign add_ln36_7_fu_4860_p2 = (5'd4 + select_ln29_reg_7374);

assign add_ln36_fu_4464_p2 = (3'd1 + trunc_ln36_2_reg_7400);

assign add_ln42_1_fu_7011_p2 = ($signed(add_ln28_1_fu_7003_p2) + $signed(sext_ln42_2_fu_7008_p1));

assign add_ln42_fu_6986_p2 = ($signed(sext_ln42_1_fu_6982_p1) + $signed(zext_ln36_fu_6950_p1));

assign add_ln42_mid2_v_v_fu_6992_p3 = {{select_ln28_2_reg_7222_pp2_iter5_reg}, {2'd0}};

assign and_ln28_fu_4285_p2 = (xor_ln28_fu_4273_p2 & icmp_ln30_fu_4279_p2);

assign and_ln36_1_fu_4943_p3 = {{tmp_51_fu_4933_p4}, {2'd0}};

assign and_ln36_1_mid1_fu_4973_p3 = {{tmp_56_fu_4963_p4}, {2'd0}};

assign and_ln36_2_fu_5450_p3 = {{tmp_52_fu_5440_p4}, {2'd0}};

assign and_ln36_2_mid1_fu_5480_p3 = {{tmp_57_fu_5470_p4}, {2'd0}};

assign and_ln36_3_fu_5981_p3 = {{tmp_53_fu_5971_p4}, {2'd0}};

assign and_ln36_3_mid1_fu_6011_p3 = {{tmp_58_fu_6001_p4}, {2'd0}};

assign and_ln36_4_fu_6463_p3 = {{tmp_54_fu_6453_p4}, {2'd0}};

assign and_ln36_4_mid1_fu_6493_p3 = {{tmp_59_fu_6483_p4}, {2'd0}};

assign and_ln36_mid1_fu_4341_p3 = {{tmp_55_fu_4331_p4}, {2'd0}};

assign and_ln42_fu_7073_p2 = (or_ln42_fu_7067_p2 & grp_fu_3914_p2);

assign and_ln_fu_4195_p3 = {{tmp_50_fu_4185_p4}, {2'd0}};

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp2_stage1 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp2_stage10 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp2_stage11 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp2_stage12 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp2_stage13 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp2_stage14 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp2_stage15 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp2_stage16 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp2_stage17 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp2_stage18 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp2_stage19 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp2_stage2 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp2_stage20 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_pp2_stage21 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_pp2_stage22 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_pp2_stage23 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_pp2_stage24 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_pp2_stage3 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp2_stage4 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp2_stage5 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp2_stage6 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp2_stage7 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp2_stage8 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp2_stage9 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state160 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln21_reg_7130 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln21_reg_7130 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage13_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage14_11001 = ((1'b1 == ap_block_state153_io) & (ap_enable_reg_pp2_iter5 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage14_subdone = ((1'b1 == ap_block_state153_io) & (ap_enable_reg_pp2_iter5 == 1'b1));
end

assign ap_block_pp2_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage15_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage15_11001 = ((1'b1 == ap_block_state154_io) & (ap_enable_reg_pp2_iter5 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage15_subdone = ((1'b1 == ap_block_state154_io) & (ap_enable_reg_pp2_iter5 == 1'b1));
end

assign ap_block_pp2_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage19_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage20 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage20_11001 = ((icmp_ln28_reg_7195_pp2_iter5_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1) & (m_axi_gmem_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_pp2_stage20_subdone = ((icmp_ln28_reg_7195_pp2_iter5_reg == 1'd0) & (ap_enable_reg_pp2_iter5 == 1'b1) & (m_axi_gmem_BVALID == 1'b0));
end

assign ap_block_pp2_stage21 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage21_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage21_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage22 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage22_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage22_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage23 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage23_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage23_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage24 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage24_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage24_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state100_pp2_stage11_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state101_pp2_stage12_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state102_pp2_stage13_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state103_pp2_stage14_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state104_pp2_stage15_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state105_pp2_stage16_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state106_pp2_stage17_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state107_pp2_stage18_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state108_pp2_stage19_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state109_pp2_stage20_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state110_pp2_stage21_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state111_pp2_stage22_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state112_pp2_stage23_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state113_pp2_stage24_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state114_pp2_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state115_pp2_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state116_pp2_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state117_pp2_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state118_pp2_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state119_pp2_stage5_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11_pp1_stage0_iter1 = ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln21_reg_7130 == 1'd0));
end

assign ap_block_state120_pp2_stage6_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state121_pp2_stage7_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state122_pp2_stage8_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state123_pp2_stage9_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state124_pp2_stage10_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state125_pp2_stage11_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state126_pp2_stage12_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state127_pp2_stage13_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state128_pp2_stage14_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state129_pp2_stage15_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state130_pp2_stage16_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state131_pp2_stage17_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state132_pp2_stage18_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state133_pp2_stage19_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state134_pp2_stage20_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state135_pp2_stage21_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state136_pp2_stage22_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state137_pp2_stage23_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state138_pp2_stage24_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state139_pp2_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state140_pp2_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state141_pp2_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state142_pp2_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state143_pp2_stage4_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state144_pp2_stage5_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state145_pp2_stage6_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state146_pp2_stage7_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state147_pp2_stage8_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state148_pp2_stage9_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state149_pp2_stage10_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state150_pp2_stage11_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state151_pp2_stage12_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state152_pp2_stage13_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state153_io = ((m_axi_gmem_AWREADY == 1'b0) & (icmp_ln28_reg_7195_pp2_iter5_reg == 1'd0));
end

assign ap_block_state153_pp2_stage14_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state154_io = ((m_axi_gmem_WREADY == 1'b0) & (icmp_ln28_reg_7195_pp2_iter5_reg == 1'd0));
end

assign ap_block_state154_pp2_stage15_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state155_pp2_stage16_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state156_pp2_stage17_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state157_pp2_stage18_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state158_pp2_stage19_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state159_pp2_stage20_iter5 = ((icmp_ln28_reg_7195_pp2_iter5_reg == 1'd0) & (m_axi_gmem_BVALID == 1'b0));
end

assign ap_block_state15_pp2_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp2_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp2_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp2_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp2_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp2_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp2_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp2_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp2_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp2_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp2_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp2_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp2_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp2_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp2_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp2_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp2_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp2_stage18_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp2_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp2_stage20_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp2_stage21_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp2_stage22_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp2_stage23_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp2_stage24_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp2_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp2_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp2_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp2_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp2_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp2_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp2_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp2_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp2_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp2_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp2_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp2_stage12_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp2_stage13_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp2_stage14_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp2_stage15_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp2_stage16_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp2_stage17_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp2_stage18_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp2_stage19_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp2_stage20_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp2_stage21_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp2_stage22_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp2_stage23_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp2_stage24_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp2_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp2_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp2_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp2_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp2_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp2_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp2_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp2_stage8_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp2_stage9_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp2_stage10_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp2_stage11_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp2_stage12_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp2_stage13_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp2_stage14_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp2_stage15_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp2_stage16_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp2_stage17_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp2_stage18_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp2_stage19_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp2_stage20_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp2_stage21_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp2_stage22_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp2_stage23_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp2_stage24_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp2_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp2_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp2_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp2_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state93_pp2_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state94_pp2_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state95_pp2_stage6_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp2_stage7_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp2_stage8_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state98_pp2_stage9_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state99_pp2_stage10_iter3 = ~(1'b1 == 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign bitcast_ln36_10_fu_5618_p1 = tmp_31_reg_8771;

assign bitcast_ln36_11_fu_5699_p1 = tmp_32_reg_8866;

assign bitcast_ln36_12_fu_5780_p1 = tmp_33_reg_8961;

assign bitcast_ln36_13_fu_5910_p1 = tmp_34_reg_9056;

assign bitcast_ln36_14_fu_6052_p1 = tmp_35_reg_9168;

assign bitcast_ln36_15_fu_6149_p1 = tmp_36_reg_9279;

assign bitcast_ln36_16_fu_6230_p1 = tmp_37_reg_9374;

assign bitcast_ln36_17_fu_6311_p1 = tmp_38_reg_9469;

assign bitcast_ln36_18_fu_6392_p1 = tmp_39_reg_9564;

assign bitcast_ln36_19_fu_6534_p1 = tmp_40_reg_9659;

assign bitcast_ln36_1_fu_4599_p1 = tmp_22_reg_7750;

assign bitcast_ln36_20_fu_6651_p1 = tmp_41_reg_9762;

assign bitcast_ln36_21_fu_6727_p1 = tmp_42_reg_9877;

assign bitcast_ln36_22_fu_6814_p1 = tmp_43_reg_9972;

assign bitcast_ln36_23_fu_6877_p1 = tmp_44_reg_10077;

assign bitcast_ln36_24_fu_6927_p1 = tmp_45_reg_10102;

assign bitcast_ln36_2_fu_4702_p1 = tmp_23_reg_7856;

assign bitcast_ln36_3_fu_4856_p1 = tmp_24_reg_7962;

assign bitcast_ln36_4_fu_5014_p1 = tmp_25_reg_8161;

assign bitcast_ln36_5_fu_5111_p1 = tmp_26_reg_8272;

assign bitcast_ln36_6_fu_5192_p1 = tmp_27_reg_8367;

assign bitcast_ln36_7_fu_5273_p1 = tmp_28_reg_8462;

assign bitcast_ln36_8_fu_5379_p1 = tmp_29_reg_8557;

assign bitcast_ln36_9_fu_5521_p1 = tmp_30_reg_8660;

assign bitcast_ln36_fu_4496_p1 = tmp_s_reg_7639;

assign bitcast_ln42_fu_7037_p1 = reg_3942;

assign conv1_biases_address0 = zext_ln28_reg_7228_pp2_iter4_reg;

assign conv1_weights_0_0_0_address0 = zext_ln28_fu_4237_p1;

assign conv1_weights_0_1_0_address0 = zext_ln28_fu_4237_p1;

assign conv1_weights_0_2_0_address0 = zext_ln28_fu_4237_p1;

assign conv1_weights_0_3_0_address0 = zext_ln28_fu_4237_p1;

assign conv1_weights_0_4_0_address0 = zext_ln28_fu_4237_p1;

assign conv1_weights_1_0_0_address0 = zext_ln28_fu_4237_p1;

assign conv1_weights_1_1_0_address0 = zext_ln28_fu_4237_p1;

assign conv1_weights_1_2_0_address0 = zext_ln28_fu_4237_p1;

assign conv1_weights_1_3_0_address0 = zext_ln28_fu_4237_p1;

assign conv1_weights_1_4_0_address0 = zext_ln28_fu_4237_p1;

assign conv1_weights_2_0_0_address0 = zext_ln28_fu_4237_p1;

assign conv1_weights_2_1_0_address0 = zext_ln28_fu_4237_p1;

assign conv1_weights_2_2_0_address0 = zext_ln28_fu_4237_p1;

assign conv1_weights_2_3_0_address0 = zext_ln28_fu_4237_p1;

assign conv1_weights_2_4_0_address0 = zext_ln28_fu_4237_p1;

assign conv1_weights_3_0_0_address0 = zext_ln28_fu_4237_p1;

assign conv1_weights_3_1_0_address0 = zext_ln28_fu_4237_p1;

assign conv1_weights_3_2_0_address0 = zext_ln28_fu_4237_p1;

assign conv1_weights_3_3_0_address0 = zext_ln28_fu_4237_p1;

assign conv1_weights_3_4_0_address0 = zext_ln28_fu_4237_p1;

assign conv1_weights_4_0_0_address0 = zext_ln28_fu_4237_p1;

assign conv1_weights_4_1_0_address0 = zext_ln28_fu_4237_p1;

assign conv1_weights_4_2_0_address0 = zext_ln28_fu_4237_p1;

assign conv1_weights_4_3_0_address0 = zext_ln28_fu_4237_p1;

assign conv1_weights_4_4_0_address0 = zext_ln28_reg_7228;

assign empty_57_fu_3961_p2 = (empty_reg_3796 + 11'd1);

assign empty_58_fu_3997_p1 = empty_reg_3796[2:0];

assign empty_61_fu_4927_p2 = (5'd1 + i_3_reg_3877);

assign empty_62_fu_5434_p2 = (5'd2 + i_3_reg_3877);

assign empty_63_fu_5965_p2 = (5'd3 + i_3_reg_3877);

assign empty_64_fu_6447_p2 = (5'd4 + i_3_reg_3877);

assign exitcond4211_fu_3955_p2 = ((empty_reg_3796 == 11'd1024) ? 1'b1 : 1'b0);

assign grp_fu_7087_p0 = 15'd672;

assign grp_fu_7087_p1 = grp_fu_7087_p10;

assign grp_fu_7087_p10 = i_3_reg_3877_pp2_iter4_reg;

assign grp_fu_7093_p0 = 15'd672;

assign grp_fu_7093_p1 = grp_fu_7093_p10;

assign grp_fu_7093_p10 = p_dup7_reg_7368_pp2_iter5_reg;

assign icmp_ln21_fu_4049_p2 = ((indvar_flatten_reg_3807 == 10'd784) ? 1'b1 : 1'b0);

assign icmp_ln22_fu_4067_p2 = ((ap_phi_mux_j_phi_fu_3834_p4 == 5'd28) ? 1'b1 : 1'b0);

assign icmp_ln28_fu_4203_p2 = ((ap_phi_mux_indvar_flatten122_phi_fu_3846_p4 == 13'd4704) ? 1'b1 : 1'b0);

assign icmp_ln29_fu_4215_p2 = ((ap_phi_mux_indvar_flatten20_phi_fu_3869_p4 == 10'd784) ? 1'b1 : 1'b0);

assign icmp_ln30_fu_4279_p2 = ((ap_phi_mux_j_1_phi_fu_3893_p4 == 5'd28) ? 1'b1 : 1'b0);

assign icmp_ln42_1_fu_7061_p2 = ((trunc_ln42_fu_7051_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_fu_7055_p2 = ((tmp_46_fu_7041_p4 != 8'd255) ? 1'b1 : 1'b0);

assign m_axi_gmem_ARADDR = sext_ln21_fu_4038_p1;

assign m_axi_gmem_ARBURST = 2'd0;

assign m_axi_gmem_ARCACHE = 4'd0;

assign m_axi_gmem_ARID = 1'd0;

assign m_axi_gmem_ARLEN = 32'd784;

assign m_axi_gmem_ARLOCK = 2'd0;

assign m_axi_gmem_ARPROT = 3'd0;

assign m_axi_gmem_ARQOS = 4'd0;

assign m_axi_gmem_ARREGION = 4'd0;

assign m_axi_gmem_ARSIZE = 3'd0;

assign m_axi_gmem_ARUSER = 1'd0;

assign m_axi_gmem_AWADDR = gmem_addr_13_reg_10167;

assign m_axi_gmem_AWBURST = 2'd0;

assign m_axi_gmem_AWCACHE = 4'd0;

assign m_axi_gmem_AWID = 1'd0;

assign m_axi_gmem_AWLEN = 32'd1;

assign m_axi_gmem_AWLOCK = 2'd0;

assign m_axi_gmem_AWPROT = 3'd0;

assign m_axi_gmem_AWQOS = 4'd0;

assign m_axi_gmem_AWREGION = 4'd0;

assign m_axi_gmem_AWSIZE = 3'd0;

assign m_axi_gmem_AWUSER = 1'd0;

assign m_axi_gmem_WDATA = select_ln42_reg_10173;

assign m_axi_gmem_WID = 1'd0;

assign m_axi_gmem_WLAST = 1'b0;

assign m_axi_gmem_WSTRB = 4'd15;

assign m_axi_gmem_WUSER = 1'd0;

assign or_ln29_fu_4297_p2 = (icmp_ln29_fu_4215_p2 | and_ln28_fu_4285_p2);

assign or_ln36_10_fu_5529_p2 = (trunc_ln36_5_fu_5525_p1 | tmp_60_reg_7492);

assign or_ln36_11_fu_5622_p2 = (trunc_ln36_5_reg_8755 | tmp_62_reg_7742);

assign or_ln36_12_fu_5703_p2 = (trunc_ln36_5_reg_8755 | tmp_63_reg_7848);

assign or_ln36_13_fu_5784_p2 = (trunc_ln36_5_reg_8755 | tmp_64_reg_7954);

assign or_ln36_14_fu_5914_p2 = (trunc_ln36_5_reg_8755 | tmp_69_reg_8153);

assign or_ln36_15_fu_6060_p2 = (trunc_ln36_6_fu_6056_p1 | tmp_60_reg_7492);

assign or_ln36_16_fu_6153_p2 = (trunc_ln36_6_reg_9263 | tmp_62_reg_7742);

assign or_ln36_17_fu_6234_p2 = (trunc_ln36_6_reg_9263 | tmp_63_reg_7848);

assign or_ln36_18_fu_6315_p2 = (trunc_ln36_6_reg_9263 | tmp_64_reg_7954);

assign or_ln36_19_fu_6396_p2 = (trunc_ln36_6_reg_9263 | tmp_69_reg_8153);

assign or_ln36_1_fu_4515_p2 = (trunc_ln36_3_reg_7501 | tmp_62_fu_4505_p4);

assign or_ln36_20_fu_6542_p2 = (trunc_ln36_7_fu_6538_p1 | tmp_60_reg_7492);

assign or_ln36_21_fu_6605_p2 = (trunc_ln36_7_fu_6538_p1 | tmp_62_reg_7742);

assign or_ln36_22_fu_6610_p2 = (trunc_ln36_7_fu_6538_p1 | tmp_63_reg_7848);

assign or_ln36_23_fu_6615_p2 = (trunc_ln36_7_fu_6538_p1 | tmp_64_reg_7954);

assign or_ln36_24_fu_6620_p2 = (trunc_ln36_7_fu_6538_p1 | tmp_69_reg_8153);

assign or_ln36_2_fu_4618_p2 = (trunc_ln36_3_reg_7501 | tmp_63_fu_4608_p4);

assign or_ln36_3_fu_4721_p2 = (trunc_ln36_3_reg_7501 | tmp_64_fu_4711_p4);

assign or_ln36_4_fu_4875_p2 = (trunc_ln36_3_reg_7501 | tmp_69_fu_4865_p4);

assign or_ln36_5_fu_5022_p2 = (trunc_ln36_4_fu_5018_p1 | tmp_60_reg_7492);

assign or_ln36_6_fu_5115_p2 = (trunc_ln36_4_reg_8256 | tmp_62_reg_7742);

assign or_ln36_7_fu_5196_p2 = (trunc_ln36_4_reg_8256 | tmp_63_reg_7848);

assign or_ln36_8_fu_5277_p2 = (trunc_ln36_4_reg_8256 | tmp_64_reg_7954);

assign or_ln36_9_fu_5383_p2 = (trunc_ln36_4_reg_8256 | tmp_69_reg_8153);

assign or_ln36_fu_4413_p2 = (trunc_ln36_3_reg_7501 | tmp_60_reg_7492);

assign or_ln42_fu_7067_p2 = (icmp_ln42_fu_7055_p2 | icmp_ln42_1_fu_7061_p2);

assign p_cast3_fu_3977_p4 = {{empty_reg_3796[9:8]}};

assign p_cast6_fu_3987_p4 = {{empty_reg_3796[4:3]}};

assign p_dup7_fu_4291_p2 = (5'd1 + select_ln28_fu_4221_p3);

assign p_mid112_fu_4958_p2 = (5'd2 + select_ln28_reg_7213);

assign p_mid114_fu_5465_p2 = (5'd3 + select_ln28_reg_7213);

assign p_mid116_fu_5996_p2 = (5'd4 + select_ln28_reg_7213);

assign p_mid118_fu_6478_p2 = (5'd5 + select_ln28_reg_7213);

assign select_ln21_1_fu_4081_p3 = ((icmp_ln22_fu_4067_p2[0:0] === 1'b1) ? 5'd3 : 5'd2);

assign select_ln21_2_fu_4105_p3 = ((icmp_ln22_fu_4067_p2[0:0] === 1'b1) ? add_ln21_fu_4061_p2 : ap_phi_mux_i_phi_fu_3822_p4);

assign select_ln21_fu_4073_p3 = ((icmp_ln22_fu_4067_p2[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_j_phi_fu_3834_p4);

assign select_ln28_10_fu_4815_p3 = ((icmp_ln29_reg_7199[0:0] === 1'b1) ? 3'd1 : add_ln36_28_fu_4805_p2);

assign select_ln28_11_fu_5338_p3 = ((icmp_ln29_reg_7199[0:0] === 1'b1) ? 3'd2 : add_ln36_29_fu_5328_p2);

assign select_ln28_12_fu_5850_p3 = ((icmp_ln29_reg_7199[0:0] === 1'b1) ? 3'd3 : add_ln36_30_fu_5835_p2);

assign select_ln28_13_fu_5869_p3 = ((icmp_ln29_reg_7199[0:0] === 1'b1) ? 3'd4 : xor_ln36_fu_5840_p2);

assign select_ln28_2_fu_4229_p3 = ((icmp_ln29_fu_4215_p2[0:0] === 1'b1) ? add_ln28_fu_4209_p2 : ap_phi_mux_out_c_phi_fu_3858_p4);

assign select_ln28_3_fu_6938_p3 = ((icmp_ln29_reg_7199_pp2_iter5_reg[0:0] === 1'b1) ? 15'd0 : mul_ln42_reg_10157);

assign select_ln28_4_fu_4265_p3 = ((icmp_ln29_fu_4215_p2[0:0] === 1'b1) ? 4'd0 : and_ln_fu_4195_p3);

assign select_ln28_5_fu_4951_p3 = ((icmp_ln29_reg_7199[0:0] === 1'b1) ? 4'd0 : and_ln36_1_fu_4943_p3);

assign select_ln28_6_fu_5458_p3 = ((icmp_ln29_reg_7199[0:0] === 1'b1) ? 4'd0 : and_ln36_2_fu_5450_p3);

assign select_ln28_7_fu_5989_p3 = ((icmp_ln29_reg_7199[0:0] === 1'b1) ? 4'd0 : and_ln36_3_fu_5981_p3);

assign select_ln28_8_fu_6471_p3 = ((icmp_ln29_reg_7199[0:0] === 1'b1) ? 4'd0 : and_ln36_4_fu_6463_p3);

assign select_ln28_9_fu_4315_p3 = ((icmp_ln29_fu_4215_p2[0:0] === 1'b1) ? 3'd0 : trunc_ln36_fu_4181_p1);

assign select_ln28_fu_4221_p3 = ((icmp_ln29_fu_4215_p2[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_i_3_phi_fu_3881_p4);

assign select_ln29_10_fu_5876_p3 = ((and_ln28_reg_7354[0:0] === 1'b1) ? xor_ln36_2_fu_5864_p2 : select_ln28_13_fu_5869_p3);

assign select_ln29_11_fu_6501_p3 = ((and_ln28_reg_7354[0:0] === 1'b1) ? and_ln36_4_mid1_fu_6493_p3 : select_ln28_8_fu_6471_p3);

assign select_ln29_12_fu_6783_p3 = ((and_ln28_reg_7354[0:0] === 1'b1) ? p_dup7_reg_7368 : select_ln28_reg_7213);

assign select_ln29_13_fu_6870_p3 = ((icmp_ln29_reg_7199[0:0] === 1'b1) ? 10'd1 : add_ln29_fu_6864_p2);

assign select_ln29_1_fu_6944_p3 = ((and_ln28_reg_7354_pp2_iter5_reg[0:0] === 1'b1) ? grp_fu_7093_p2 : select_ln28_3_fu_6938_p3);

assign select_ln29_2_fu_4323_p3 = ((and_ln28_fu_4285_p2[0:0] === 1'b1) ? trunc_ln36_1_fu_4311_p1 : select_ln28_9_fu_4315_p3);

assign select_ln29_3_fu_4349_p3 = ((and_ln28_fu_4285_p2[0:0] === 1'b1) ? and_ln36_mid1_fu_4341_p3 : select_ln28_4_fu_4265_p3);

assign select_ln29_4_fu_4822_p3 = ((and_ln28_reg_7354[0:0] === 1'b1) ? add_ln36_31_fu_4810_p2 : select_ln28_10_fu_4815_p3);

assign select_ln29_5_fu_4981_p3 = ((and_ln28_reg_7354[0:0] === 1'b1) ? and_ln36_1_mid1_fu_4973_p3 : select_ln28_5_fu_4951_p3);

assign select_ln29_6_fu_5345_p3 = ((and_ln28_reg_7354[0:0] === 1'b1) ? add_ln36_34_fu_5333_p2 : select_ln28_11_fu_5338_p3);

assign select_ln29_7_fu_5488_p3 = ((and_ln28_reg_7354[0:0] === 1'b1) ? and_ln36_2_mid1_fu_5480_p3 : select_ln28_6_fu_5458_p3);

assign select_ln29_8_fu_5857_p3 = ((and_ln28_reg_7354[0:0] === 1'b1) ? add_ln36_35_fu_5845_p2 : select_ln28_12_fu_5850_p3);

assign select_ln29_9_fu_6019_p3 = ((and_ln28_reg_7354[0:0] === 1'b1) ? and_ln36_3_mid1_fu_6011_p3 : select_ln28_7_fu_5989_p3);

assign select_ln29_fu_4303_p3 = ((or_ln29_fu_4297_p2[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_j_1_phi_fu_3893_p4);

assign select_ln42_fu_7079_p3 = ((and_ln42_fu_7073_p2[0:0] === 1'b1) ? bitcast_ln42_fu_7037_p1 : 32'd0);

assign sext_ln21_fu_4038_p1 = $signed(trunc_ln_fu_4029_p4);

assign sext_ln42_1_fu_6982_p1 = $signed(sub_ln42_fu_6976_p2);

assign sext_ln42_2_fu_7008_p1 = $signed(add_ln42_reg_10162);

assign sext_ln42_fu_7027_p1 = $signed(trunc_ln7_fu_7017_p4);

assign shl_ln42_1_fu_6954_p3 = {{select_ln29_reg_7374_pp2_iter5_reg}, {5'd0}};

assign shl_ln42_2_fu_6965_p3 = {{select_ln29_reg_7374_pp2_iter5_reg}, {3'd0}};

assign sub_ln42_fu_6976_p2 = (zext_ln42_fu_6961_p1 - zext_ln42_1_fu_6972_p1);

assign tmp_10_fu_6508_p3 = {{select_ln29_10_reg_9069}, {add_ln36_reg_7644}};

assign tmp_11_fu_4572_p3 = {{select_ln29_2_reg_7392}, {add_ln36_32_fu_4567_p2}};

assign tmp_12_fu_5085_p3 = {{select_ln29_4_reg_8055}, {add_ln36_32_reg_7755}};

assign tmp_13_fu_5592_p3 = {{select_ln29_6_reg_8562}, {add_ln36_32_reg_7755}};

assign tmp_14_fu_6123_p3 = {{select_ln29_8_reg_9061}, {add_ln36_32_reg_7755}};

assign tmp_15_fu_6625_p3 = {{select_ln29_10_reg_9069}, {add_ln36_32_reg_7755}};

assign tmp_16_fu_4675_p3 = {{select_ln29_2_reg_7392}, {add_ln36_33_fu_4670_p2}};

assign tmp_17_fu_5166_p3 = {{select_ln29_4_reg_8055}, {add_ln36_33_reg_7861}};

assign tmp_18_fu_5673_p3 = {{select_ln29_6_reg_8562}, {add_ln36_33_reg_7861}};

assign tmp_19_fu_6204_p3 = {{select_ln29_8_reg_9061}, {add_ln36_33_reg_7861}};

assign tmp_1_fu_4361_p3 = {{select_ln29_2_fu_4323_p3}, {trunc_ln36_2_fu_4357_p1}};

assign tmp_20_fu_6701_p3 = {{select_ln29_10_reg_9069}, {add_ln36_33_reg_7861}};

assign tmp_21_fu_4778_p3 = {{select_ln29_2_reg_7392}, {xor_ln36_1_fu_4773_p2}};

assign tmp_22_fu_4529_p17 = {{{{1'd0}, {tmp_61_reg_7510}}}, {or_ln36_1_fu_4515_p2}};

assign tmp_23_fu_4632_p17 = {{{{1'd0}, {tmp_61_reg_7510}}}, {or_ln36_2_fu_4618_p2}};

assign tmp_24_fu_4735_p17 = {{{{1'd0}, {tmp_61_reg_7510}}}, {or_ln36_3_fu_4721_p2}};

assign tmp_25_fu_4889_p17 = {{{{1'd0}, {tmp_61_reg_7510}}}, {or_ln36_4_fu_4875_p2}};

assign tmp_26_fu_5047_p17 = {{{{1'd0}, {tmp_70_fu_5027_p4}}}, {or_ln36_5_fu_5022_p2}};

assign tmp_27_fu_5128_p17 = {{{{1'd0}, {tmp_70_reg_8264}}}, {or_ln36_6_fu_5115_p2}};

assign tmp_28_fu_5209_p17 = {{{{1'd0}, {tmp_70_reg_8264}}}, {or_ln36_7_fu_5196_p2}};

assign tmp_29_fu_5290_p17 = {{{{1'd0}, {tmp_70_reg_8264}}}, {or_ln36_8_fu_5277_p2}};

assign tmp_2_fu_4829_p3 = {{select_ln29_4_fu_4822_p3}, {trunc_ln36_2_reg_7400}};

assign tmp_30_fu_5396_p17 = {{{{1'd0}, {tmp_70_reg_8264}}}, {or_ln36_9_fu_5383_p2}};

assign tmp_31_fu_5554_p17 = {{{{1'd0}, {tmp_71_fu_5534_p4}}}, {or_ln36_10_fu_5529_p2}};

assign tmp_32_fu_5635_p17 = {{{{1'd0}, {tmp_71_reg_8763}}}, {or_ln36_11_fu_5622_p2}};

assign tmp_33_fu_5716_p17 = {{{{1'd0}, {tmp_71_reg_8763}}}, {or_ln36_12_fu_5703_p2}};

assign tmp_34_fu_5797_p17 = {{{{1'd0}, {tmp_71_reg_8763}}}, {or_ln36_13_fu_5784_p2}};

assign tmp_35_fu_5927_p17 = {{{{1'd0}, {tmp_71_reg_8763}}}, {or_ln36_14_fu_5914_p2}};

assign tmp_36_fu_6085_p17 = {{{{1'd0}, {tmp_72_fu_6065_p4}}}, {or_ln36_15_fu_6060_p2}};

assign tmp_37_fu_6166_p17 = {{{{1'd0}, {tmp_72_reg_9271}}}, {or_ln36_16_fu_6153_p2}};

assign tmp_38_fu_6247_p17 = {{{{1'd0}, {tmp_72_reg_9271}}}, {or_ln36_17_fu_6234_p2}};

assign tmp_39_fu_6328_p17 = {{{{1'd0}, {tmp_72_reg_9271}}}, {or_ln36_18_fu_6315_p2}};

assign tmp_3_fu_5352_p3 = {{select_ln29_6_fu_5345_p3}, {trunc_ln36_2_reg_7400}};

assign tmp_40_fu_6409_p17 = {{{{1'd0}, {tmp_72_reg_9271}}}, {or_ln36_19_fu_6396_p2}};

assign tmp_41_fu_6567_p17 = {{{{1'd0}, {tmp_73_fu_6547_p4}}}, {or_ln36_20_fu_6542_p2}};

assign tmp_42_fu_6663_p17 = {{{{1'd0}, {tmp_73_reg_9754}}}, {or_ln36_21_reg_9767}};

assign tmp_43_fu_6739_p17 = {{{{1'd0}, {tmp_73_reg_9754}}}, {or_ln36_22_reg_9772}};

assign tmp_44_fu_6826_p17 = {{{{1'd0}, {tmp_73_reg_9754}}}, {or_ln36_23_reg_9777}};

assign tmp_45_fu_6889_p17 = {{{{1'd0}, {tmp_73_reg_9754}}}, {or_ln36_24_reg_9782}};

assign tmp_46_fu_7041_p4 = {{bitcast_ln42_fu_7037_p1[30:23]}};

assign tmp_48_fu_4001_p3 = {{tmp_fu_3967_p4}, {empty_58_fu_3997_p1}};

assign tmp_49_fu_4153_p3 = {{add_ln21_2_fu_4143_p2}, {add_ln23_1_fu_4148_p2}};

assign tmp_4_fu_5883_p3 = {{select_ln29_8_fu_5857_p3}, {trunc_ln36_2_reg_7400}};

assign tmp_50_cast_fu_4009_p1 = tmp_48_fu_4001_p3;

assign tmp_50_fu_4185_p4 = {{ap_phi_mux_i_3_phi_fu_3881_p4[4:3]}};

assign tmp_51_fu_4933_p4 = {{empty_61_fu_4927_p2[4:3]}};

assign tmp_52_fu_5440_p4 = {{empty_62_fu_5434_p2[4:3]}};

assign tmp_53_fu_5971_p4 = {{empty_63_fu_5965_p2[4:3]}};

assign tmp_54_fu_6453_p4 = {{empty_64_fu_6447_p2[4:3]}};

assign tmp_55_fu_4331_p4 = {{p_dup7_fu_4291_p2[4:3]}};

assign tmp_56_fu_4963_p4 = {{p_mid112_fu_4958_p2[4:3]}};

assign tmp_57_fu_5470_p4 = {{p_mid114_fu_5465_p2[4:3]}};

assign tmp_58_fu_6001_p4 = {{p_mid116_fu_5996_p2[4:3]}};

assign tmp_59_fu_6483_p4 = {{p_mid118_fu_6478_p2[4:3]}};

assign tmp_5_fu_6366_p3 = {{select_ln29_10_reg_9069}, {trunc_ln36_2_reg_7400}};

assign tmp_62_fu_4505_p4 = {{add_ln36_1_fu_4500_p2[4:3]}};

assign tmp_63_fu_4608_p4 = {{add_ln36_3_fu_4603_p2[4:3]}};

assign tmp_64_fu_4711_p4 = {{add_ln36_5_fu_4706_p2[4:3]}};

assign tmp_65_fu_5247_p3 = {{select_ln29_4_reg_8055}, {xor_ln36_1_reg_7967}};

assign tmp_66_fu_5754_p3 = {{select_ln29_6_reg_8562}, {xor_ln36_1_reg_7967}};

assign tmp_67_fu_6285_p3 = {{select_ln29_8_reg_9061}, {xor_ln36_1_reg_7967}};

assign tmp_68_fu_6788_p3 = {{select_ln29_10_reg_9069}, {xor_ln36_1_reg_7967}};

assign tmp_69_fu_4865_p4 = {{add_ln36_7_fu_4860_p2[4:3]}};

assign tmp_6_fu_4469_p3 = {{select_ln29_2_reg_7392}, {add_ln36_fu_4464_p2}};

assign tmp_70_fu_5027_p4 = {{select_ln29_5_fu_4981_p3[3:2]}};

assign tmp_71_fu_5534_p4 = {{select_ln29_7_fu_5488_p3[3:2]}};

assign tmp_72_fu_6065_p4 = {{select_ln29_9_fu_6019_p3[3:2]}};

assign tmp_73_fu_6547_p4 = {{select_ln29_11_fu_6501_p3[3:2]}};

assign tmp_7_fu_4988_p3 = {{select_ln29_4_reg_8055}, {add_ln36_reg_7644}};

assign tmp_8_fu_5495_p3 = {{select_ln29_6_reg_8562}, {add_ln36_reg_7644}};

assign tmp_9_fu_6026_p3 = {{select_ln29_8_reg_9061}, {add_ln36_reg_7644}};

assign tmp_fu_3967_p4 = {{empty_reg_3796[7:5]}};

assign tmp_s_fu_4426_p17 = {{{{1'd0}, {tmp_61_reg_7510}}}, {or_ln36_fu_4413_p2}};

assign trunc_ln21_fu_4113_p1 = select_ln21_2_fu_4105_p3[2:0];

assign trunc_ln23_1_fu_4117_p1 = select_ln21_fu_4073_p3[2:0];

assign trunc_ln36_1_fu_4311_p1 = p_dup7_fu_4291_p2[2:0];

assign trunc_ln36_2_fu_4357_p1 = select_ln29_fu_4303_p3[2:0];

assign trunc_ln36_3_fu_4399_p1 = select_ln29_3_fu_4349_p3[1:0];

assign trunc_ln36_4_fu_5018_p1 = select_ln29_5_fu_4981_p3[1:0];

assign trunc_ln36_5_fu_5525_p1 = select_ln29_7_fu_5488_p3[1:0];

assign trunc_ln36_6_fu_6056_p1 = select_ln29_9_fu_6019_p3[1:0];

assign trunc_ln36_7_fu_6538_p1 = select_ln29_11_fu_6501_p3[1:0];

assign trunc_ln36_fu_4181_p1 = ap_phi_mux_i_3_phi_fu_3881_p4[2:0];

assign trunc_ln42_fu_7051_p1 = bitcast_ln42_fu_7037_p1[22:0];

assign trunc_ln7_fu_7017_p4 = {{add_ln42_1_fu_7011_p2[63:2]}};

assign trunc_ln_fu_4029_p4 = {{input_r[63:2]}};

assign xor_ln28_fu_4273_p2 = (icmp_ln29_fu_4215_p2 ^ 1'd1);

assign xor_ln36_1_fu_4773_p2 = (trunc_ln36_2_reg_7400 ^ 3'd4);

assign xor_ln36_2_fu_5864_p2 = (trunc_ln36_1_reg_7384 ^ 3'd4);

assign xor_ln36_fu_5840_p2 = (trunc_ln36_reg_7187 ^ 3'd4);

assign zext_ln23_fu_4161_p1 = tmp_49_fu_4153_p3;

assign zext_ln28_1_fu_6999_p1 = add_ln42_mid2_v_v_fu_6992_p3;

assign zext_ln28_fu_4237_p1 = select_ln28_2_fu_4229_p3;

assign zext_ln36_10_fu_6514_p1 = tmp_10_fu_6508_p3;

assign zext_ln36_11_fu_4579_p1 = tmp_11_fu_4572_p3;

assign zext_ln36_12_fu_5091_p1 = tmp_12_fu_5085_p3;

assign zext_ln36_13_fu_5598_p1 = tmp_13_fu_5592_p3;

assign zext_ln36_14_fu_6129_p1 = tmp_14_fu_6123_p3;

assign zext_ln36_15_fu_6631_p1 = tmp_15_fu_6625_p3;

assign zext_ln36_16_fu_4682_p1 = tmp_16_fu_4675_p3;

assign zext_ln36_17_fu_5172_p1 = tmp_17_fu_5166_p3;

assign zext_ln36_18_fu_5679_p1 = tmp_18_fu_5673_p3;

assign zext_ln36_19_fu_6210_p1 = tmp_19_fu_6204_p3;

assign zext_ln36_1_fu_4369_p1 = tmp_1_fu_4361_p3;

assign zext_ln36_20_fu_6707_p1 = tmp_20_fu_6701_p3;

assign zext_ln36_21_fu_4785_p1 = tmp_21_fu_4778_p3;

assign zext_ln36_22_fu_5253_p1 = tmp_65_fu_5247_p3;

assign zext_ln36_23_fu_5760_p1 = tmp_66_fu_5754_p3;

assign zext_ln36_24_fu_6291_p1 = tmp_67_fu_6285_p3;

assign zext_ln36_25_fu_6794_p1 = tmp_68_fu_6788_p3;

assign zext_ln36_2_fu_4836_p1 = tmp_2_fu_4829_p3;

assign zext_ln36_3_fu_5359_p1 = tmp_3_fu_5352_p3;

assign zext_ln36_4_fu_5890_p1 = tmp_4_fu_5883_p3;

assign zext_ln36_5_fu_6372_p1 = tmp_5_fu_6366_p3;

assign zext_ln36_6_fu_4476_p1 = tmp_6_fu_4469_p3;

assign zext_ln36_7_fu_4994_p1 = tmp_7_fu_4988_p3;

assign zext_ln36_8_fu_5501_p1 = tmp_8_fu_5495_p3;

assign zext_ln36_9_fu_6032_p1 = tmp_9_fu_6026_p3;

assign zext_ln36_fu_6950_p1 = select_ln29_1_fu_6944_p3;

assign zext_ln42_1_fu_6972_p1 = shl_ln42_2_fu_6965_p3;

assign zext_ln42_fu_6961_p1 = shl_ln42_1_fu_6954_p3;

always @ (posedge ap_clk) begin
    zext_ln28_reg_7228[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln28_reg_7228_pp2_iter1_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln28_reg_7228_pp2_iter2_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln28_reg_7228_pp2_iter3_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln28_reg_7228_pp2_iter4_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    trunc_ln36_3_reg_7501[1:0] <= 2'b00;
    trunc_ln36_4_reg_8256[1:0] <= 2'b00;
    trunc_ln36_5_reg_8755[1:0] <= 2'b00;
    trunc_ln36_6_reg_9263[1:0] <= 2'b00;
end

endmodule //lenet_top_conv2d_layer
