{"Source Block": ["verilog-ethernet/rtl/eth_mac_10g_tx.v@222:298@HdlStmProcess", "    input_axis_tdata_masked[55:48] = input_axis_tkeep[6] ? input_axis_tdata[55:48] : 8'd0;\n    input_axis_tdata_masked[63:56] = input_axis_tkeep[7] ? input_axis_tdata[63:56] : 8'd0;\nend\n\n// FCS cycle calculation\nalways @* begin\n    case (input_tkeep_reg)\n        8'b00000001: begin\n            fcs_output_txd_0 = {24'h0707fd, ~crc_next0[31:0], input_tdata_reg[7:0]};\n            fcs_output_txd_1 = {63'h0707070707070707};\n            fcs_output_txc_0 = 8'b11100000;\n            fcs_output_txc_1 = 8'b11111111;\n            ifg_offset = 3;\n        end\n        8'b00000011: begin\n            fcs_output_txd_0 = {16'h07fd, ~crc_next1[31:0], input_tdata_reg[15:0]};\n            fcs_output_txd_1 = {63'h0707070707070707};\n            fcs_output_txc_0 = 8'b11000000;\n            fcs_output_txc_1 = 8'b11111111;\n            ifg_offset = 2;\n        end\n        8'b00000111: begin\n            fcs_output_txd_0 = {8'hfd, ~crc_next2[31:0], input_tdata_reg[23:0]};\n            fcs_output_txd_1 = {63'h0707070707070707};\n            fcs_output_txc_0 = 8'b10000000;\n            fcs_output_txc_1 = 8'b11111111;\n            ifg_offset = 1;\n        end\n        8'b00001111: begin\n            fcs_output_txd_0 = {~crc_next3[31:0], input_tdata_reg[31:0]};\n            fcs_output_txd_1 = {63'h07070707070707fd};\n            fcs_output_txc_0 = 8'b00000000;\n            fcs_output_txc_1 = 8'b11111111;\n            ifg_offset = 8;\n        end\n        8'b00011111: begin\n            fcs_output_txd_0 = {~crc_next4[23:0], input_tdata_reg[39:0]};\n            fcs_output_txd_1 = {56'h070707070707fd, ~crc_next4[31:24]};\n            fcs_output_txc_0 = 8'b00000000;\n            fcs_output_txc_1 = 8'b11111110;\n            ifg_offset = 7;\n        end\n        8'b00111111: begin\n            fcs_output_txd_0 = {~crc_next5[15:0], input_tdata_reg[47:0]};\n            fcs_output_txd_1 = {48'h0707070707fd, ~crc_next5[31:16]};\n            fcs_output_txc_0 = 8'b00000000;\n            fcs_output_txc_1 = 8'b11111100;\n            ifg_offset = 6;\n        end\n        8'b01111111: begin\n            fcs_output_txd_0 = {~crc_next6[7:0], input_tdata_reg[55:0]};\n            fcs_output_txd_1 = {40'h07070707fd, ~crc_next6[31:8]};\n            fcs_output_txc_0 = 8'b00000000;\n            fcs_output_txc_1 = 8'b11111000;\n            ifg_offset = 5;\n        end\n        8'b11111111: begin\n            fcs_output_txd_0 = input_tdata_reg;\n            fcs_output_txd_1 = {32'h070707fd, ~crc_next7[31:0]};\n            fcs_output_txc_0 = 8'b00000000;\n            fcs_output_txc_1 = 8'b11110000;\n            ifg_offset = 4;\n        end\n        default: begin\n            fcs_output_txd_0 = 0;\n            fcs_output_txd_1 = 0;\n            fcs_output_txc_0 = 0;\n            fcs_output_txc_1 = 0;\n            ifg_offset = 0;\n        end\n    endcase\nend\n\nalways @* begin\n    state_next = STATE_IDLE;\n\n    reset_crc = 0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[234, "            ifg_offset = 3;\n"], [241, "            ifg_offset = 2;\n"], [248, "            ifg_offset = 1;\n"], [255, "            ifg_offset = 8;\n"], [262, "            ifg_offset = 7;\n"], [269, "            ifg_offset = 6;\n"], [276, "            ifg_offset = 5;\n"], [283, "            ifg_offset = 4;\n"], [286, "            fcs_output_txd_0 = 0;\n"], [287, "            fcs_output_txd_1 = 0;\n"], [288, "            fcs_output_txc_0 = 0;\n"], [289, "            fcs_output_txc_1 = 0;\n"], [290, "            ifg_offset = 0;\n"]], "Add": [[234, "            ifg_offset = 8'd3;\n"], [241, "            ifg_offset = 8'd2;\n"], [248, "            ifg_offset = 8'd1;\n"], [255, "            ifg_offset = 8'd8;\n"], [262, "            ifg_offset = 8'd7;\n"], [269, "            ifg_offset = 8'd6;\n"], [276, "            ifg_offset = 8'd5;\n"], [283, "            ifg_offset = 8'd4;\n"], [290, "            fcs_output_txd_0 = 64'd0;\n"], [290, "            fcs_output_txd_1 = 64'd0;\n"], [290, "            fcs_output_txc_0 = 8'd0;\n"], [290, "            fcs_output_txc_1 = 8'd0;\n"], [290, "            ifg_offset = 8'd0;\n"]]}}