Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr  1 17:33:54 2021
| Host         : Riptide running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: DM3/lane_car1_reg_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DM3/lane_car1_reg_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ac/sclk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clock_3hz/clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: down/dff1/Q_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: down/dff2/Q_reg/Q (HIGH)

 There are 162 register/latch pins with no clock driven by root clock pin: oled_clk/clock_out_reg/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: sample_clk/new_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: up/dff1/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: up/dff2/Q_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 425 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.079        0.000                      0                  147        0.229        0.000                      0                  147        4.500        0.000                       0                    90  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.079        0.000                      0                  147        0.229        0.000                      0                  147        4.500        0.000                       0                    90  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 clock_3hz/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_3hz/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 1.138ns (26.204%)  route 3.205ns (73.796%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.548     5.069    clock_3hz/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y27         FDRE                                         r  clock_3hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  clock_3hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.809     6.397    clock_3hz/counter_reg_n_0_[20]
    SLICE_X31Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.521 f  clock_3hz/counter[0]_i_7/O
                         net (fo=1, routed)           0.401     6.922    clock_3hz/counter[0]_i_7_n_0
    SLICE_X31Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.046 f  clock_3hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.405     7.451    clock_3hz/counter[0]_i_6_n_0
    SLICE_X31Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.575 f  clock_3hz/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.323     7.898    clock_3hz/counter[0]_i_3__0_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.022 f  clock_3hz/counter[0]_i_2__2/O
                         net (fo=3, routed)           0.433     8.455    clock_3hz/counter[0]_i_2__2_n_0
    SLICE_X31Y24         LUT2 (Prop_lut2_I0_O)        0.124     8.579 r  clock_3hz/counter[25]_i_1/O
                         net (fo=25, routed)          0.833     9.412    clock_3hz/clk_0
    SLICE_X30Y29         FDRE                                         r  clock_3hz/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.434    14.775    clock_3hz/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  clock_3hz/counter_reg[25]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X30Y29         FDRE (Setup_fdre_C_R)       -0.524    14.491    clock_3hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -9.412    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.090ns  (required time - arrival time)
  Source:                 ac/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ac/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 1.799ns (36.472%)  route 3.134ns (63.528%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.795     5.316    ac/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  ac/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.456     5.772 r  ac/count2_reg[7]/Q
                         net (fo=11, routed)          0.852     6.624    ac/count2_reg[7]
    SLICE_X0Y122         LUT5 (Prop_lut5_I4_O)        0.152     6.776 f  ac/sclk_i_22/O
                         net (fo=5, routed)           0.853     7.629    ac/sclk_i_22_n_0
    SLICE_X0Y121         LUT5 (Prop_lut5_I4_O)        0.354     7.983 r  ac/sclk_i_10/O
                         net (fo=2, routed)           0.989     8.972    ac/sclk_i_10_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I0_O)        0.326     9.298 r  ac/sclk_i_5/O
                         net (fo=1, routed)           0.000     9.298    ac/sclk_i_5_n_0
    SLICE_X3Y121         MUXF7 (Prop_muxf7_I0_O)      0.212     9.510 r  ac/sclk_reg_i_2/O
                         net (fo=1, routed)           0.440     9.950    ac/sclk_reg_i_2_n_0
    SLICE_X2Y121         LUT6 (Prop_lut6_I0_O)        0.299    10.249 r  ac/sclk_i_1/O
                         net (fo=1, routed)           0.000    10.249    ac/sclk_i_1_n_0
    SLICE_X2Y121         FDRE                                         r  ac/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.671    15.012    ac/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y121         FDRE                                         r  ac/sclk_reg/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X2Y121         FDRE (Setup_fdre_C_D)        0.081    15.339    ac/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.339    
                         arrival time                         -10.249    
  -------------------------------------------------------------------
                         slack                                  5.090    

Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 clock_3hz/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_3hz/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 1.138ns (27.067%)  route 3.066ns (72.933%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.548     5.069    clock_3hz/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y27         FDRE                                         r  clock_3hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  clock_3hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.809     6.397    clock_3hz/counter_reg_n_0_[20]
    SLICE_X31Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.521 f  clock_3hz/counter[0]_i_7/O
                         net (fo=1, routed)           0.401     6.922    clock_3hz/counter[0]_i_7_n_0
    SLICE_X31Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.046 f  clock_3hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.405     7.451    clock_3hz/counter[0]_i_6_n_0
    SLICE_X31Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.575 f  clock_3hz/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.323     7.898    clock_3hz/counter[0]_i_3__0_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.022 f  clock_3hz/counter[0]_i_2__2/O
                         net (fo=3, routed)           0.433     8.455    clock_3hz/counter[0]_i_2__2_n_0
    SLICE_X31Y24         LUT2 (Prop_lut2_I0_O)        0.124     8.579 r  clock_3hz/counter[25]_i_1/O
                         net (fo=25, routed)          0.694     9.274    clock_3hz/clk_0
    SLICE_X30Y28         FDRE                                         r  clock_3hz/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.433    14.774    clock_3hz/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  clock_3hz/counter_reg[21]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X30Y28         FDRE (Setup_fdre_C_R)       -0.524    14.490    clock_3hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -9.274    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 clock_3hz/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_3hz/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 1.138ns (27.067%)  route 3.066ns (72.933%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.548     5.069    clock_3hz/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y27         FDRE                                         r  clock_3hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  clock_3hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.809     6.397    clock_3hz/counter_reg_n_0_[20]
    SLICE_X31Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.521 f  clock_3hz/counter[0]_i_7/O
                         net (fo=1, routed)           0.401     6.922    clock_3hz/counter[0]_i_7_n_0
    SLICE_X31Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.046 f  clock_3hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.405     7.451    clock_3hz/counter[0]_i_6_n_0
    SLICE_X31Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.575 f  clock_3hz/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.323     7.898    clock_3hz/counter[0]_i_3__0_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.022 f  clock_3hz/counter[0]_i_2__2/O
                         net (fo=3, routed)           0.433     8.455    clock_3hz/counter[0]_i_2__2_n_0
    SLICE_X31Y24         LUT2 (Prop_lut2_I0_O)        0.124     8.579 r  clock_3hz/counter[25]_i_1/O
                         net (fo=25, routed)          0.694     9.274    clock_3hz/clk_0
    SLICE_X30Y28         FDRE                                         r  clock_3hz/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.433    14.774    clock_3hz/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  clock_3hz/counter_reg[22]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X30Y28         FDRE (Setup_fdre_C_R)       -0.524    14.490    clock_3hz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -9.274    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 clock_3hz/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_3hz/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 1.138ns (27.067%)  route 3.066ns (72.933%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.548     5.069    clock_3hz/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y27         FDRE                                         r  clock_3hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  clock_3hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.809     6.397    clock_3hz/counter_reg_n_0_[20]
    SLICE_X31Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.521 f  clock_3hz/counter[0]_i_7/O
                         net (fo=1, routed)           0.401     6.922    clock_3hz/counter[0]_i_7_n_0
    SLICE_X31Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.046 f  clock_3hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.405     7.451    clock_3hz/counter[0]_i_6_n_0
    SLICE_X31Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.575 f  clock_3hz/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.323     7.898    clock_3hz/counter[0]_i_3__0_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.022 f  clock_3hz/counter[0]_i_2__2/O
                         net (fo=3, routed)           0.433     8.455    clock_3hz/counter[0]_i_2__2_n_0
    SLICE_X31Y24         LUT2 (Prop_lut2_I0_O)        0.124     8.579 r  clock_3hz/counter[25]_i_1/O
                         net (fo=25, routed)          0.694     9.274    clock_3hz/clk_0
    SLICE_X30Y28         FDRE                                         r  clock_3hz/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.433    14.774    clock_3hz/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  clock_3hz/counter_reg[23]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X30Y28         FDRE (Setup_fdre_C_R)       -0.524    14.490    clock_3hz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -9.274    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 clock_3hz/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_3hz/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 1.138ns (27.067%)  route 3.066ns (72.933%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.548     5.069    clock_3hz/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y27         FDRE                                         r  clock_3hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  clock_3hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.809     6.397    clock_3hz/counter_reg_n_0_[20]
    SLICE_X31Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.521 f  clock_3hz/counter[0]_i_7/O
                         net (fo=1, routed)           0.401     6.922    clock_3hz/counter[0]_i_7_n_0
    SLICE_X31Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.046 f  clock_3hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.405     7.451    clock_3hz/counter[0]_i_6_n_0
    SLICE_X31Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.575 f  clock_3hz/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.323     7.898    clock_3hz/counter[0]_i_3__0_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.022 f  clock_3hz/counter[0]_i_2__2/O
                         net (fo=3, routed)           0.433     8.455    clock_3hz/counter[0]_i_2__2_n_0
    SLICE_X31Y24         LUT2 (Prop_lut2_I0_O)        0.124     8.579 r  clock_3hz/counter[25]_i_1/O
                         net (fo=25, routed)          0.694     9.274    clock_3hz/clk_0
    SLICE_X30Y28         FDRE                                         r  clock_3hz/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.433    14.774    clock_3hz/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  clock_3hz/counter_reg[24]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X30Y28         FDRE (Setup_fdre_C_R)       -0.524    14.490    clock_3hz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -9.274    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 clock_3hz/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_3hz/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 1.138ns (27.097%)  route 3.062ns (72.903%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.548     5.069    clock_3hz/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y27         FDRE                                         r  clock_3hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  clock_3hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.809     6.397    clock_3hz/counter_reg_n_0_[20]
    SLICE_X31Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.521 f  clock_3hz/counter[0]_i_7/O
                         net (fo=1, routed)           0.401     6.922    clock_3hz/counter[0]_i_7_n_0
    SLICE_X31Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.046 f  clock_3hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.405     7.451    clock_3hz/counter[0]_i_6_n_0
    SLICE_X31Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.575 f  clock_3hz/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.323     7.898    clock_3hz/counter[0]_i_3__0_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.022 f  clock_3hz/counter[0]_i_2__2/O
                         net (fo=3, routed)           0.433     8.455    clock_3hz/counter[0]_i_2__2_n_0
    SLICE_X31Y24         LUT2 (Prop_lut2_I0_O)        0.124     8.579 r  clock_3hz/counter[25]_i_1/O
                         net (fo=25, routed)          0.690     9.269    clock_3hz/clk_0
    SLICE_X30Y27         FDRE                                         r  clock_3hz/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.431    14.772    clock_3hz/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y27         FDRE                                         r  clock_3hz/counter_reg[17]/C
                         clock pessimism              0.297    15.069    
                         clock uncertainty           -0.035    15.034    
    SLICE_X30Y27         FDRE (Setup_fdre_C_R)       -0.524    14.510    clock_3hz/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.510    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 clock_3hz/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_3hz/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 1.138ns (27.097%)  route 3.062ns (72.903%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.548     5.069    clock_3hz/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y27         FDRE                                         r  clock_3hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  clock_3hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.809     6.397    clock_3hz/counter_reg_n_0_[20]
    SLICE_X31Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.521 f  clock_3hz/counter[0]_i_7/O
                         net (fo=1, routed)           0.401     6.922    clock_3hz/counter[0]_i_7_n_0
    SLICE_X31Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.046 f  clock_3hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.405     7.451    clock_3hz/counter[0]_i_6_n_0
    SLICE_X31Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.575 f  clock_3hz/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.323     7.898    clock_3hz/counter[0]_i_3__0_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.022 f  clock_3hz/counter[0]_i_2__2/O
                         net (fo=3, routed)           0.433     8.455    clock_3hz/counter[0]_i_2__2_n_0
    SLICE_X31Y24         LUT2 (Prop_lut2_I0_O)        0.124     8.579 r  clock_3hz/counter[25]_i_1/O
                         net (fo=25, routed)          0.690     9.269    clock_3hz/clk_0
    SLICE_X30Y27         FDRE                                         r  clock_3hz/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.431    14.772    clock_3hz/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y27         FDRE                                         r  clock_3hz/counter_reg[18]/C
                         clock pessimism              0.297    15.069    
                         clock uncertainty           -0.035    15.034    
    SLICE_X30Y27         FDRE (Setup_fdre_C_R)       -0.524    14.510    clock_3hz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.510    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 clock_3hz/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_3hz/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 1.138ns (27.097%)  route 3.062ns (72.903%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.548     5.069    clock_3hz/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y27         FDRE                                         r  clock_3hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  clock_3hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.809     6.397    clock_3hz/counter_reg_n_0_[20]
    SLICE_X31Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.521 f  clock_3hz/counter[0]_i_7/O
                         net (fo=1, routed)           0.401     6.922    clock_3hz/counter[0]_i_7_n_0
    SLICE_X31Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.046 f  clock_3hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.405     7.451    clock_3hz/counter[0]_i_6_n_0
    SLICE_X31Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.575 f  clock_3hz/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.323     7.898    clock_3hz/counter[0]_i_3__0_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.022 f  clock_3hz/counter[0]_i_2__2/O
                         net (fo=3, routed)           0.433     8.455    clock_3hz/counter[0]_i_2__2_n_0
    SLICE_X31Y24         LUT2 (Prop_lut2_I0_O)        0.124     8.579 r  clock_3hz/counter[25]_i_1/O
                         net (fo=25, routed)          0.690     9.269    clock_3hz/clk_0
    SLICE_X30Y27         FDRE                                         r  clock_3hz/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.431    14.772    clock_3hz/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y27         FDRE                                         r  clock_3hz/counter_reg[19]/C
                         clock pessimism              0.297    15.069    
                         clock uncertainty           -0.035    15.034    
    SLICE_X30Y27         FDRE (Setup_fdre_C_R)       -0.524    14.510    clock_3hz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.510    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 clock_3hz/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_3hz/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 1.138ns (27.097%)  route 3.062ns (72.903%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.548     5.069    clock_3hz/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y27         FDRE                                         r  clock_3hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  clock_3hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.809     6.397    clock_3hz/counter_reg_n_0_[20]
    SLICE_X31Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.521 f  clock_3hz/counter[0]_i_7/O
                         net (fo=1, routed)           0.401     6.922    clock_3hz/counter[0]_i_7_n_0
    SLICE_X31Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.046 f  clock_3hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.405     7.451    clock_3hz/counter[0]_i_6_n_0
    SLICE_X31Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.575 f  clock_3hz/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.323     7.898    clock_3hz/counter[0]_i_3__0_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.022 f  clock_3hz/counter[0]_i_2__2/O
                         net (fo=3, routed)           0.433     8.455    clock_3hz/counter[0]_i_2__2_n_0
    SLICE_X31Y24         LUT2 (Prop_lut2_I0_O)        0.124     8.579 r  clock_3hz/counter[25]_i_1/O
                         net (fo=25, routed)          0.690     9.269    clock_3hz/clk_0
    SLICE_X30Y27         FDRE                                         r  clock_3hz/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.431    14.772    clock_3hz/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y27         FDRE                                         r  clock_3hz/counter_reg[20]/C
                         clock pessimism              0.297    15.069    
                         clock uncertainty           -0.035    15.034    
    SLICE_X30Y27         FDRE (Setup_fdre_C_R)       -0.524    14.510    clock_3hz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.510    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  5.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 oled_clk/clock_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_clk/clock_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.142%)  route 0.134ns (41.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.560     1.443    oled_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  oled_clk/clock_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  oled_clk/clock_out_reg/Q
                         net (fo=3, routed)           0.134     1.718    oled_clk/clk625
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.045     1.763 r  oled_clk/clock_out_i_1/O
                         net (fo=1, routed)           0.000     1.763    oled_clk/clock_out_i_1_n_0
    SLICE_X35Y39         FDRE                                         r  oled_clk/clock_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.829     1.956    oled_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  oled_clk/clock_out_reg/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.091     1.534    oled_clk/clock_out_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 oled_clk/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_clk/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.232ns (66.934%)  route 0.115ns (33.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.560     1.443    oled_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  oled_clk/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  oled_clk/counter_reg[2]/Q
                         net (fo=4, routed)           0.115     1.686    oled_clk/counter_reg__0[2]
    SLICE_X35Y39         LUT5 (Prop_lut5_I1_O)        0.104     1.790 r  oled_clk/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.790    oled_clk/counter[4]_i_1_n_0
    SLICE_X35Y39         FDRE                                         r  oled_clk/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.829     1.956    oled_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  oled_clk/counter_reg[4]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.107     1.550    oled_clk/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 ac/count2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ac/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.525%)  route 0.197ns (51.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.665     1.549    ac/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  ac/count2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  ac/count2_reg[4]/Q
                         net (fo=2, routed)           0.197     1.887    ac/count2_reg[4]
    SLICE_X2Y121         LUT6 (Prop_lut6_I1_O)        0.045     1.932 r  ac/sclk_i_1/O
                         net (fo=1, routed)           0.000     1.932    ac/sclk_i_1_n_0
    SLICE_X2Y121         FDRE                                         r  ac/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.938     2.066    ac/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y121         FDRE                                         r  ac/sclk_reg/C
                         clock pessimism             -0.503     1.563    
    SLICE_X2Y121         FDRE (Hold_fdre_C_D)         0.121     1.684    ac/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 oled_clk/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_clk/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.560     1.443    oled_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  oled_clk/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  oled_clk/counter_reg[2]/Q
                         net (fo=4, routed)           0.115     1.686    oled_clk/counter_reg__0[2]
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.098     1.784 r  oled_clk/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.784    oled_clk/counter[3]_i_1_n_0
    SLICE_X35Y39         FDRE                                         r  oled_clk/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.829     1.956    oled_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  oled_clk/counter_reg[3]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.092     1.535    oled_clk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 oled_clk/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_clk/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.190ns (52.717%)  route 0.170ns (47.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.560     1.443    oled_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  oled_clk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  oled_clk/counter_reg[0]/Q
                         net (fo=6, routed)           0.170     1.755    oled_clk/counter_reg__0[0]
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.049     1.804 r  oled_clk/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.804    oled_clk/counter[2]_i_1_n_0
    SLICE_X35Y39         FDRE                                         r  oled_clk/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.829     1.956    oled_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  oled_clk/counter_reg[2]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.107     1.550    oled_clk/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vdispseg/FSM_sequential_lights_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vdispseg/seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.213%)  route 0.430ns (69.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.562     1.445    vdispseg/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y89         FDRE                                         r  vdispseg/FSM_sequential_lights_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vdispseg/FSM_sequential_lights_reg[1]/Q
                         net (fo=14, routed)          0.430     2.016    vdisp/out[1]
    SLICE_X39Y89         LUT6 (Prop_lut6_I4_O)        0.045     2.061 r  vdisp/seg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.061    vdispseg/D[3]
    SLICE_X39Y89         FDRE                                         r  vdispseg/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.827     1.955    vdispseg/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y89         FDRE                                         r  vdispseg/seg_reg[3]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X39Y89         FDRE (Hold_fdre_C_D)         0.092     1.798    vdispseg/seg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clock_3hz/clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_3hz/clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.550     1.433    clock_3hz/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y24         FDRE                                         r  clock_3hz/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  clock_3hz/clk_reg/Q
                         net (fo=5, routed)           0.168     1.742    clock_3hz/clk
    SLICE_X31Y24         LUT3 (Prop_lut3_I2_O)        0.045     1.787 r  clock_3hz/clk_i_1/O
                         net (fo=1, routed)           0.000     1.787    clock_3hz/clk_i_1_n_0
    SLICE_X31Y24         FDRE                                         r  clock_3hz/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.816     1.943    clock_3hz/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y24         FDRE                                         r  clock_3hz/clk_reg/C
                         clock pessimism             -0.510     1.433    
    SLICE_X31Y24         FDRE (Hold_fdre_C_D)         0.091     1.524    clock_3hz/clk_reg
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vdispseg/FSM_sequential_lights_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vdispseg/seg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.186ns (30.164%)  route 0.431ns (69.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.562     1.445    vdispseg/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y89         FDRE                                         r  vdispseg/FSM_sequential_lights_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vdispseg/FSM_sequential_lights_reg[1]/Q
                         net (fo=14, routed)          0.431     2.017    vdisp/out[1]
    SLICE_X39Y89         LUT6 (Prop_lut6_I0_O)        0.045     2.062 r  vdisp/seg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.062    vdispseg/D[0]
    SLICE_X39Y89         FDRE                                         r  vdispseg/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.827     1.955    vdispseg/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y89         FDRE                                         r  vdispseg/seg_reg[0]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X39Y89         FDRE (Hold_fdre_C_D)         0.092     1.798    vdispseg/seg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 oled_clk/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_clk/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.186%)  route 0.170ns (47.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.560     1.443    oled_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  oled_clk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  oled_clk/counter_reg[0]/Q
                         net (fo=6, routed)           0.170     1.755    oled_clk/counter_reg__0[0]
    SLICE_X35Y39         LUT2 (Prop_lut2_I1_O)        0.045     1.800 r  oled_clk/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.800    oled_clk/counter[1]_i_1_n_0
    SLICE_X35Y39         FDRE                                         r  oled_clk/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.829     1.956    oled_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  oled_clk/counter_reg[1]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.092     1.535    oled_clk/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 vdispseg/FSM_sequential_lights_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vdispseg/seg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.176%)  route 0.430ns (69.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.562     1.445    vdispseg/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y89         FDRE                                         r  vdispseg/FSM_sequential_lights_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vdispseg/FSM_sequential_lights_reg[1]/Q
                         net (fo=14, routed)          0.430     2.017    vdisp/out[1]
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.045     2.062 r  vdisp/seg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.062    vdispseg/D[1]
    SLICE_X39Y89         FDRE                                         r  vdispseg/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.827     1.955    vdispseg/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y89         FDRE                                         r  vdispseg/seg_reg[1]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X39Y89         FDRE (Hold_fdre_C_D)         0.091     1.797    vdispseg/seg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y24   clock_3hz/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y25   clock_3hz/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y25   clock_3hz/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y25   clock_3hz/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y26   clock_3hz/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y26   clock_3hz/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y26   clock_3hz/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y26   clock_3hz/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y27   clock_3hz/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   sample_clk/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y47   sample_clk/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y47   sample_clk/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   sample_clk/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   sample_clk/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   sample_clk/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   sample_clk/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   sample_clk/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   sample_clk/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   sample_clk/counter_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y27   clock_3hz/counter_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y27   clock_3hz/counter_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y27   clock_3hz/counter_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y27   clock_3hz/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y120   ac/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y120   ac/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y120   ac/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y120   ac/count2_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y39   oled_clk/clock_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y39   oled_clk/counter_reg[0]/C



