// Seed: 4252905381
module module_0 (
    output id_0,
    output id_1,
    output logic id_2,
    output logic id_3
);
  always @(id_4) begin
    id_1 <= 1 - id_4;
    if (1) id_0 <= 1'd0;
    else begin
      id_4 <= 1;
      if (1 + 1) begin
        assign id_3 = 1;
        id_4 = id_4;
      end
    end
  end
  assign id_0 = id_4;
endmodule
module module_1 (
    input logic id_0,
    input id_1,
    input logic id_2,
    input logic id_3,
    input logic id_4,
    output id_5,
    input id_6,
    input id_7,
    input logic id_8,
    output id_9,
    output logic id_10,
    input logic id_11,
    output id_12,
    output id_13,
    input id_14
    , id_19,
    output logic id_15,
    input id_16,
    output id_17,
    input logic id_18
);
  assign id_17 = 1;
  type_30(
      id_16, id_2
  );
  assign id_19 = "";
  string id_20 = id_19;
endmodule
