
pocket_meteostation_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011dec  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001ba0  08011f90  08011f90  00012f90  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013b30  08013b30  000151f0  2**0
                  CONTENTS
  4 .ARM          00000008  08013b30  08013b30  00014b30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013b38  08013b38  000151f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013b38  08013b38  00014b38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08013b3c  08013b3c  00014b3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f0  20000000  08013b40  00015000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000151f0  2**0
                  CONTENTS
 10 .bss          0000340c  200001f0  200001f0  000151f0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200035fc  200035fc  000151f0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000151f0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00024123  00000000  00000000  00015220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005216  00000000  00000000  00039343  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001d98  00000000  00000000  0003e560  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000016ea  00000000  00000000  000402f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026c16  00000000  00000000  000419e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00026150  00000000  00000000  000685f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e2c1e  00000000  00000000  0008e748  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00171366  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00009294  00000000  00000000  001713ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006c  00000000  00000000  0017a640  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f0 	.word	0x200001f0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08011f74 	.word	0x08011f74

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f4 	.word	0x200001f4
 80001dc:	08011f74 	.word	0x08011f74

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_ldivmod>:
 8000c98:	b97b      	cbnz	r3, 8000cba <__aeabi_ldivmod+0x22>
 8000c9a:	b972      	cbnz	r2, 8000cba <__aeabi_ldivmod+0x22>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bfbe      	ittt	lt
 8000ca0:	2000      	movlt	r0, #0
 8000ca2:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000ca6:	e006      	blt.n	8000cb6 <__aeabi_ldivmod+0x1e>
 8000ca8:	bf08      	it	eq
 8000caa:	2800      	cmpeq	r0, #0
 8000cac:	bf1c      	itt	ne
 8000cae:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000cb2:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cb6:	f000 b9d3 	b.w	8001060 <__aeabi_idiv0>
 8000cba:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cbe:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc2:	2900      	cmp	r1, #0
 8000cc4:	db09      	blt.n	8000cda <__aeabi_ldivmod+0x42>
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	db1a      	blt.n	8000d00 <__aeabi_ldivmod+0x68>
 8000cca:	f000 f86b 	bl	8000da4 <__udivmoddi4>
 8000cce:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd6:	b004      	add	sp, #16
 8000cd8:	4770      	bx	lr
 8000cda:	4240      	negs	r0, r0
 8000cdc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	db1b      	blt.n	8000d1c <__aeabi_ldivmod+0x84>
 8000ce4:	f000 f85e 	bl	8000da4 <__udivmoddi4>
 8000ce8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf0:	b004      	add	sp, #16
 8000cf2:	4240      	negs	r0, r0
 8000cf4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf8:	4252      	negs	r2, r2
 8000cfa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cfe:	4770      	bx	lr
 8000d00:	4252      	negs	r2, r2
 8000d02:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d06:	f000 f84d 	bl	8000da4 <__udivmoddi4>
 8000d0a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d0e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d12:	b004      	add	sp, #16
 8000d14:	4240      	negs	r0, r0
 8000d16:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1a:	4770      	bx	lr
 8000d1c:	4252      	negs	r2, r2
 8000d1e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d22:	f000 f83f 	bl	8000da4 <__udivmoddi4>
 8000d26:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d2a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d2e:	b004      	add	sp, #16
 8000d30:	4252      	negs	r2, r2
 8000d32:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d36:	4770      	bx	lr

08000d38 <__aeabi_d2lz>:
 8000d38:	b538      	push	{r3, r4, r5, lr}
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	4604      	mov	r4, r0
 8000d40:	460d      	mov	r5, r1
 8000d42:	f7ff fed3 	bl	8000aec <__aeabi_dcmplt>
 8000d46:	b928      	cbnz	r0, 8000d54 <__aeabi_d2lz+0x1c>
 8000d48:	4620      	mov	r0, r4
 8000d4a:	4629      	mov	r1, r5
 8000d4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d50:	f000 b80a 	b.w	8000d68 <__aeabi_d2ulz>
 8000d54:	4620      	mov	r0, r4
 8000d56:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d5a:	f000 f805 	bl	8000d68 <__aeabi_d2ulz>
 8000d5e:	4240      	negs	r0, r0
 8000d60:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d64:	bd38      	pop	{r3, r4, r5, pc}
 8000d66:	bf00      	nop

08000d68 <__aeabi_d2ulz>:
 8000d68:	b5d0      	push	{r4, r6, r7, lr}
 8000d6a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d9c <__aeabi_d2ulz+0x34>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	4606      	mov	r6, r0
 8000d70:	460f      	mov	r7, r1
 8000d72:	f7ff fc49 	bl	8000608 <__aeabi_dmul>
 8000d76:	f7ff ff1f 	bl	8000bb8 <__aeabi_d2uiz>
 8000d7a:	4604      	mov	r4, r0
 8000d7c:	f7ff fbca 	bl	8000514 <__aeabi_ui2d>
 8000d80:	4b07      	ldr	r3, [pc, #28]	@ (8000da0 <__aeabi_d2ulz+0x38>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	f7ff fc40 	bl	8000608 <__aeabi_dmul>
 8000d88:	4602      	mov	r2, r0
 8000d8a:	460b      	mov	r3, r1
 8000d8c:	4630      	mov	r0, r6
 8000d8e:	4639      	mov	r1, r7
 8000d90:	f7ff fa82 	bl	8000298 <__aeabi_dsub>
 8000d94:	f7ff ff10 	bl	8000bb8 <__aeabi_d2uiz>
 8000d98:	4621      	mov	r1, r4
 8000d9a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d9c:	3df00000 	.word	0x3df00000
 8000da0:	41f00000 	.word	0x41f00000

08000da4 <__udivmoddi4>:
 8000da4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000da8:	9d08      	ldr	r5, [sp, #32]
 8000daa:	460c      	mov	r4, r1
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d14e      	bne.n	8000e4e <__udivmoddi4+0xaa>
 8000db0:	4694      	mov	ip, r2
 8000db2:	458c      	cmp	ip, r1
 8000db4:	4686      	mov	lr, r0
 8000db6:	fab2 f282 	clz	r2, r2
 8000dba:	d962      	bls.n	8000e82 <__udivmoddi4+0xde>
 8000dbc:	b14a      	cbz	r2, 8000dd2 <__udivmoddi4+0x2e>
 8000dbe:	f1c2 0320 	rsb	r3, r2, #32
 8000dc2:	4091      	lsls	r1, r2
 8000dc4:	fa20 f303 	lsr.w	r3, r0, r3
 8000dc8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dcc:	4319      	orrs	r1, r3
 8000dce:	fa00 fe02 	lsl.w	lr, r0, r2
 8000dd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dd6:	fa1f f68c 	uxth.w	r6, ip
 8000dda:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dde:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000de2:	fb07 1114 	mls	r1, r7, r4, r1
 8000de6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dea:	fb04 f106 	mul.w	r1, r4, r6
 8000dee:	4299      	cmp	r1, r3
 8000df0:	d90a      	bls.n	8000e08 <__udivmoddi4+0x64>
 8000df2:	eb1c 0303 	adds.w	r3, ip, r3
 8000df6:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000dfa:	f080 8112 	bcs.w	8001022 <__udivmoddi4+0x27e>
 8000dfe:	4299      	cmp	r1, r3
 8000e00:	f240 810f 	bls.w	8001022 <__udivmoddi4+0x27e>
 8000e04:	3c02      	subs	r4, #2
 8000e06:	4463      	add	r3, ip
 8000e08:	1a59      	subs	r1, r3, r1
 8000e0a:	fa1f f38e 	uxth.w	r3, lr
 8000e0e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e12:	fb07 1110 	mls	r1, r7, r0, r1
 8000e16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e1a:	fb00 f606 	mul.w	r6, r0, r6
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	d90a      	bls.n	8000e38 <__udivmoddi4+0x94>
 8000e22:	eb1c 0303 	adds.w	r3, ip, r3
 8000e26:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000e2a:	f080 80fc 	bcs.w	8001026 <__udivmoddi4+0x282>
 8000e2e:	429e      	cmp	r6, r3
 8000e30:	f240 80f9 	bls.w	8001026 <__udivmoddi4+0x282>
 8000e34:	4463      	add	r3, ip
 8000e36:	3802      	subs	r0, #2
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e3e:	2100      	movs	r1, #0
 8000e40:	b11d      	cbz	r5, 8000e4a <__udivmoddi4+0xa6>
 8000e42:	40d3      	lsrs	r3, r2
 8000e44:	2200      	movs	r2, #0
 8000e46:	e9c5 3200 	strd	r3, r2, [r5]
 8000e4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e4e:	428b      	cmp	r3, r1
 8000e50:	d905      	bls.n	8000e5e <__udivmoddi4+0xba>
 8000e52:	b10d      	cbz	r5, 8000e58 <__udivmoddi4+0xb4>
 8000e54:	e9c5 0100 	strd	r0, r1, [r5]
 8000e58:	2100      	movs	r1, #0
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e7f5      	b.n	8000e4a <__udivmoddi4+0xa6>
 8000e5e:	fab3 f183 	clz	r1, r3
 8000e62:	2900      	cmp	r1, #0
 8000e64:	d146      	bne.n	8000ef4 <__udivmoddi4+0x150>
 8000e66:	42a3      	cmp	r3, r4
 8000e68:	d302      	bcc.n	8000e70 <__udivmoddi4+0xcc>
 8000e6a:	4290      	cmp	r0, r2
 8000e6c:	f0c0 80f0 	bcc.w	8001050 <__udivmoddi4+0x2ac>
 8000e70:	1a86      	subs	r6, r0, r2
 8000e72:	eb64 0303 	sbc.w	r3, r4, r3
 8000e76:	2001      	movs	r0, #1
 8000e78:	2d00      	cmp	r5, #0
 8000e7a:	d0e6      	beq.n	8000e4a <__udivmoddi4+0xa6>
 8000e7c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e80:	e7e3      	b.n	8000e4a <__udivmoddi4+0xa6>
 8000e82:	2a00      	cmp	r2, #0
 8000e84:	f040 8090 	bne.w	8000fa8 <__udivmoddi4+0x204>
 8000e88:	eba1 040c 	sub.w	r4, r1, ip
 8000e8c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e90:	fa1f f78c 	uxth.w	r7, ip
 8000e94:	2101      	movs	r1, #1
 8000e96:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e9a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e9e:	fb08 4416 	mls	r4, r8, r6, r4
 8000ea2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ea6:	fb07 f006 	mul.w	r0, r7, r6
 8000eaa:	4298      	cmp	r0, r3
 8000eac:	d908      	bls.n	8000ec0 <__udivmoddi4+0x11c>
 8000eae:	eb1c 0303 	adds.w	r3, ip, r3
 8000eb2:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000eb6:	d202      	bcs.n	8000ebe <__udivmoddi4+0x11a>
 8000eb8:	4298      	cmp	r0, r3
 8000eba:	f200 80cd 	bhi.w	8001058 <__udivmoddi4+0x2b4>
 8000ebe:	4626      	mov	r6, r4
 8000ec0:	1a1c      	subs	r4, r3, r0
 8000ec2:	fa1f f38e 	uxth.w	r3, lr
 8000ec6:	fbb4 f0f8 	udiv	r0, r4, r8
 8000eca:	fb08 4410 	mls	r4, r8, r0, r4
 8000ece:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ed2:	fb00 f707 	mul.w	r7, r0, r7
 8000ed6:	429f      	cmp	r7, r3
 8000ed8:	d908      	bls.n	8000eec <__udivmoddi4+0x148>
 8000eda:	eb1c 0303 	adds.w	r3, ip, r3
 8000ede:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000ee2:	d202      	bcs.n	8000eea <__udivmoddi4+0x146>
 8000ee4:	429f      	cmp	r7, r3
 8000ee6:	f200 80b0 	bhi.w	800104a <__udivmoddi4+0x2a6>
 8000eea:	4620      	mov	r0, r4
 8000eec:	1bdb      	subs	r3, r3, r7
 8000eee:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ef2:	e7a5      	b.n	8000e40 <__udivmoddi4+0x9c>
 8000ef4:	f1c1 0620 	rsb	r6, r1, #32
 8000ef8:	408b      	lsls	r3, r1
 8000efa:	fa22 f706 	lsr.w	r7, r2, r6
 8000efe:	431f      	orrs	r7, r3
 8000f00:	fa20 fc06 	lsr.w	ip, r0, r6
 8000f04:	fa04 f301 	lsl.w	r3, r4, r1
 8000f08:	ea43 030c 	orr.w	r3, r3, ip
 8000f0c:	40f4      	lsrs	r4, r6
 8000f0e:	fa00 f801 	lsl.w	r8, r0, r1
 8000f12:	0c38      	lsrs	r0, r7, #16
 8000f14:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000f18:	fbb4 fef0 	udiv	lr, r4, r0
 8000f1c:	fa1f fc87 	uxth.w	ip, r7
 8000f20:	fb00 441e 	mls	r4, r0, lr, r4
 8000f24:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f28:	fb0e f90c 	mul.w	r9, lr, ip
 8000f2c:	45a1      	cmp	r9, r4
 8000f2e:	fa02 f201 	lsl.w	r2, r2, r1
 8000f32:	d90a      	bls.n	8000f4a <__udivmoddi4+0x1a6>
 8000f34:	193c      	adds	r4, r7, r4
 8000f36:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000f3a:	f080 8084 	bcs.w	8001046 <__udivmoddi4+0x2a2>
 8000f3e:	45a1      	cmp	r9, r4
 8000f40:	f240 8081 	bls.w	8001046 <__udivmoddi4+0x2a2>
 8000f44:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f48:	443c      	add	r4, r7
 8000f4a:	eba4 0409 	sub.w	r4, r4, r9
 8000f4e:	fa1f f983 	uxth.w	r9, r3
 8000f52:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f56:	fb00 4413 	mls	r4, r0, r3, r4
 8000f5a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f5e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f62:	45a4      	cmp	ip, r4
 8000f64:	d907      	bls.n	8000f76 <__udivmoddi4+0x1d2>
 8000f66:	193c      	adds	r4, r7, r4
 8000f68:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000f6c:	d267      	bcs.n	800103e <__udivmoddi4+0x29a>
 8000f6e:	45a4      	cmp	ip, r4
 8000f70:	d965      	bls.n	800103e <__udivmoddi4+0x29a>
 8000f72:	3b02      	subs	r3, #2
 8000f74:	443c      	add	r4, r7
 8000f76:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f7a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f7e:	eba4 040c 	sub.w	r4, r4, ip
 8000f82:	429c      	cmp	r4, r3
 8000f84:	46ce      	mov	lr, r9
 8000f86:	469c      	mov	ip, r3
 8000f88:	d351      	bcc.n	800102e <__udivmoddi4+0x28a>
 8000f8a:	d04e      	beq.n	800102a <__udivmoddi4+0x286>
 8000f8c:	b155      	cbz	r5, 8000fa4 <__udivmoddi4+0x200>
 8000f8e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f92:	eb64 040c 	sbc.w	r4, r4, ip
 8000f96:	fa04 f606 	lsl.w	r6, r4, r6
 8000f9a:	40cb      	lsrs	r3, r1
 8000f9c:	431e      	orrs	r6, r3
 8000f9e:	40cc      	lsrs	r4, r1
 8000fa0:	e9c5 6400 	strd	r6, r4, [r5]
 8000fa4:	2100      	movs	r1, #0
 8000fa6:	e750      	b.n	8000e4a <__udivmoddi4+0xa6>
 8000fa8:	f1c2 0320 	rsb	r3, r2, #32
 8000fac:	fa20 f103 	lsr.w	r1, r0, r3
 8000fb0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000fb4:	fa24 f303 	lsr.w	r3, r4, r3
 8000fb8:	4094      	lsls	r4, r2
 8000fba:	430c      	orrs	r4, r1
 8000fbc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000fc0:	fa00 fe02 	lsl.w	lr, r0, r2
 8000fc4:	fa1f f78c 	uxth.w	r7, ip
 8000fc8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000fcc:	fb08 3110 	mls	r1, r8, r0, r3
 8000fd0:	0c23      	lsrs	r3, r4, #16
 8000fd2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fd6:	fb00 f107 	mul.w	r1, r0, r7
 8000fda:	4299      	cmp	r1, r3
 8000fdc:	d908      	bls.n	8000ff0 <__udivmoddi4+0x24c>
 8000fde:	eb1c 0303 	adds.w	r3, ip, r3
 8000fe2:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000fe6:	d22c      	bcs.n	8001042 <__udivmoddi4+0x29e>
 8000fe8:	4299      	cmp	r1, r3
 8000fea:	d92a      	bls.n	8001042 <__udivmoddi4+0x29e>
 8000fec:	3802      	subs	r0, #2
 8000fee:	4463      	add	r3, ip
 8000ff0:	1a5b      	subs	r3, r3, r1
 8000ff2:	b2a4      	uxth	r4, r4
 8000ff4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000ff8:	fb08 3311 	mls	r3, r8, r1, r3
 8000ffc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001000:	fb01 f307 	mul.w	r3, r1, r7
 8001004:	42a3      	cmp	r3, r4
 8001006:	d908      	bls.n	800101a <__udivmoddi4+0x276>
 8001008:	eb1c 0404 	adds.w	r4, ip, r4
 800100c:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8001010:	d213      	bcs.n	800103a <__udivmoddi4+0x296>
 8001012:	42a3      	cmp	r3, r4
 8001014:	d911      	bls.n	800103a <__udivmoddi4+0x296>
 8001016:	3902      	subs	r1, #2
 8001018:	4464      	add	r4, ip
 800101a:	1ae4      	subs	r4, r4, r3
 800101c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001020:	e739      	b.n	8000e96 <__udivmoddi4+0xf2>
 8001022:	4604      	mov	r4, r0
 8001024:	e6f0      	b.n	8000e08 <__udivmoddi4+0x64>
 8001026:	4608      	mov	r0, r1
 8001028:	e706      	b.n	8000e38 <__udivmoddi4+0x94>
 800102a:	45c8      	cmp	r8, r9
 800102c:	d2ae      	bcs.n	8000f8c <__udivmoddi4+0x1e8>
 800102e:	ebb9 0e02 	subs.w	lr, r9, r2
 8001032:	eb63 0c07 	sbc.w	ip, r3, r7
 8001036:	3801      	subs	r0, #1
 8001038:	e7a8      	b.n	8000f8c <__udivmoddi4+0x1e8>
 800103a:	4631      	mov	r1, r6
 800103c:	e7ed      	b.n	800101a <__udivmoddi4+0x276>
 800103e:	4603      	mov	r3, r0
 8001040:	e799      	b.n	8000f76 <__udivmoddi4+0x1d2>
 8001042:	4630      	mov	r0, r6
 8001044:	e7d4      	b.n	8000ff0 <__udivmoddi4+0x24c>
 8001046:	46d6      	mov	lr, sl
 8001048:	e77f      	b.n	8000f4a <__udivmoddi4+0x1a6>
 800104a:	4463      	add	r3, ip
 800104c:	3802      	subs	r0, #2
 800104e:	e74d      	b.n	8000eec <__udivmoddi4+0x148>
 8001050:	4606      	mov	r6, r0
 8001052:	4623      	mov	r3, r4
 8001054:	4608      	mov	r0, r1
 8001056:	e70f      	b.n	8000e78 <__udivmoddi4+0xd4>
 8001058:	3e02      	subs	r6, #2
 800105a:	4463      	add	r3, ip
 800105c:	e730      	b.n	8000ec0 <__udivmoddi4+0x11c>
 800105e:	bf00      	nop

08001060 <__aeabi_idiv0>:
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop

08001064 <Error>:
extern char str1[100];
BME280_CalibData CalibData;
int32_t temper_int;
//------------------------------------------------
void Error(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
  LED_OFF;
 8001068:	2200      	movs	r2, #0
 800106a:	2120      	movs	r1, #32
 800106c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001070:	f004 fac0 	bl	80055f4 <HAL_GPIO_WritePin>
}
 8001074:	bf00      	nop
 8001076:	bd80      	pop	{r7, pc}

08001078 <I2Cx_WriteData>:
//------------------------------------------------
static void I2Cx_WriteData(uint16_t Addr, uint8_t Reg, uint8_t Value)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b088      	sub	sp, #32
 800107c:	af04      	add	r7, sp, #16
 800107e:	4603      	mov	r3, r0
 8001080:	80fb      	strh	r3, [r7, #6]
 8001082:	460b      	mov	r3, r1
 8001084:	717b      	strb	r3, [r7, #5]
 8001086:	4613      	mov	r3, r2
 8001088:	713b      	strb	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800108a:	2300      	movs	r3, #0
 800108c:	73fb      	strb	r3, [r7, #15]
  status = HAL_I2C_Mem_Write(&hi2c1, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, 0x10000);
 800108e:	797b      	ldrb	r3, [r7, #5]
 8001090:	b29a      	uxth	r2, r3
 8001092:	88f9      	ldrh	r1, [r7, #6]
 8001094:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001098:	9302      	str	r3, [sp, #8]
 800109a:	2301      	movs	r3, #1
 800109c:	9301      	str	r3, [sp, #4]
 800109e:	1d3b      	adds	r3, r7, #4
 80010a0:	9300      	str	r3, [sp, #0]
 80010a2:	2301      	movs	r3, #1
 80010a4:	4806      	ldr	r0, [pc, #24]	@ (80010c0 <I2Cx_WriteData+0x48>)
 80010a6:	f004 fd81 	bl	8005bac <HAL_I2C_Mem_Write>
 80010aa:	4603      	mov	r3, r0
 80010ac:	73fb      	strb	r3, [r7, #15]
  if(status != HAL_OK) Error();
 80010ae:	7bfb      	ldrb	r3, [r7, #15]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d001      	beq.n	80010b8 <I2Cx_WriteData+0x40>
 80010b4:	f7ff ffd6 	bl	8001064 <Error>
}
 80010b8:	bf00      	nop
 80010ba:	3710      	adds	r7, #16
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	20000340 	.word	0x20000340

080010c4 <I2Cx_ReadData>:
//------------------------------------------------
static uint8_t I2Cx_ReadData(uint16_t Addr, uint8_t Reg)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b088      	sub	sp, #32
 80010c8:	af04      	add	r7, sp, #16
 80010ca:	4603      	mov	r3, r0
 80010cc:	460a      	mov	r2, r1
 80010ce:	80fb      	strh	r3, [r7, #6]
 80010d0:	4613      	mov	r3, r2
 80010d2:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 80010d4:	2300      	movs	r3, #0
 80010d6:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 80010d8:	2300      	movs	r3, #0
 80010da:	73bb      	strb	r3, [r7, #14]
  status = HAL_I2C_Mem_Read(&hi2c1, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, 0x10000);
 80010dc:	797b      	ldrb	r3, [r7, #5]
 80010de:	b29a      	uxth	r2, r3
 80010e0:	88f9      	ldrh	r1, [r7, #6]
 80010e2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80010e6:	9302      	str	r3, [sp, #8]
 80010e8:	2301      	movs	r3, #1
 80010ea:	9301      	str	r3, [sp, #4]
 80010ec:	f107 030e 	add.w	r3, r7, #14
 80010f0:	9300      	str	r3, [sp, #0]
 80010f2:	2301      	movs	r3, #1
 80010f4:	4807      	ldr	r0, [pc, #28]	@ (8001114 <I2Cx_ReadData+0x50>)
 80010f6:	f004 fe6d 	bl	8005dd4 <HAL_I2C_Mem_Read>
 80010fa:	4603      	mov	r3, r0
 80010fc:	73fb      	strb	r3, [r7, #15]
  if(status != HAL_OK) Error();
 80010fe:	7bfb      	ldrb	r3, [r7, #15]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <I2Cx_ReadData+0x44>
 8001104:	f7ff ffae 	bl	8001064 <Error>
  return value;
 8001108:	7bbb      	ldrb	r3, [r7, #14]
}
 800110a:	4618      	mov	r0, r3
 800110c:	3710      	adds	r7, #16
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	20000340 	.word	0x20000340

08001118 <I2Cx_ReadData16>:
//------------------------------------------------
static void I2Cx_ReadData16(uint16_t Addr, uint8_t Reg, uint16_t *Value)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b088      	sub	sp, #32
 800111c:	af04      	add	r7, sp, #16
 800111e:	4603      	mov	r3, r0
 8001120:	603a      	str	r2, [r7, #0]
 8001122:	80fb      	strh	r3, [r7, #6]
 8001124:	460b      	mov	r3, r1
 8001126:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 8001128:	2300      	movs	r3, #0
 800112a:	73fb      	strb	r3, [r7, #15]
  status = HAL_I2C_Mem_Read(&hi2c1, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)Value, 2, 0x10000);
 800112c:	797b      	ldrb	r3, [r7, #5]
 800112e:	b29a      	uxth	r2, r3
 8001130:	88f9      	ldrh	r1, [r7, #6]
 8001132:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001136:	9302      	str	r3, [sp, #8]
 8001138:	2302      	movs	r3, #2
 800113a:	9301      	str	r3, [sp, #4]
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	9300      	str	r3, [sp, #0]
 8001140:	2301      	movs	r3, #1
 8001142:	4807      	ldr	r0, [pc, #28]	@ (8001160 <I2Cx_ReadData16+0x48>)
 8001144:	f004 fe46 	bl	8005dd4 <HAL_I2C_Mem_Read>
 8001148:	4603      	mov	r3, r0
 800114a:	73fb      	strb	r3, [r7, #15]
  if(status != HAL_OK) Error();
 800114c:	7bfb      	ldrb	r3, [r7, #15]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d001      	beq.n	8001156 <I2Cx_ReadData16+0x3e>
 8001152:	f7ff ff87 	bl	8001064 <Error>
}
 8001156:	bf00      	nop
 8001158:	3710      	adds	r7, #16
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	20000340 	.word	0x20000340

08001164 <I2Cx_ReadData24>:
//------------------------------------------------
static void I2Cx_ReadData24(uint16_t Addr, uint8_t Reg, uint32_t *Value)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b088      	sub	sp, #32
 8001168:	af04      	add	r7, sp, #16
 800116a:	4603      	mov	r3, r0
 800116c:	603a      	str	r2, [r7, #0]
 800116e:	80fb      	strh	r3, [r7, #6]
 8001170:	460b      	mov	r3, r1
 8001172:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 8001174:	2300      	movs	r3, #0
 8001176:	73fb      	strb	r3, [r7, #15]
  status = HAL_I2C_Mem_Read(&hi2c1, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)Value, 3, 0x10000);
 8001178:	797b      	ldrb	r3, [r7, #5]
 800117a:	b29a      	uxth	r2, r3
 800117c:	88f9      	ldrh	r1, [r7, #6]
 800117e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001182:	9302      	str	r3, [sp, #8]
 8001184:	2303      	movs	r3, #3
 8001186:	9301      	str	r3, [sp, #4]
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	9300      	str	r3, [sp, #0]
 800118c:	2301      	movs	r3, #1
 800118e:	4807      	ldr	r0, [pc, #28]	@ (80011ac <I2Cx_ReadData24+0x48>)
 8001190:	f004 fe20 	bl	8005dd4 <HAL_I2C_Mem_Read>
 8001194:	4603      	mov	r3, r0
 8001196:	73fb      	strb	r3, [r7, #15]
  if(status != HAL_OK) Error();
 8001198:	7bfb      	ldrb	r3, [r7, #15]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d001      	beq.n	80011a2 <I2Cx_ReadData24+0x3e>
 800119e:	f7ff ff61 	bl	8001064 <Error>
}
 80011a2:	bf00      	nop
 80011a4:	3710      	adds	r7, #16
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	20000340 	.word	0x20000340

080011b0 <BME280_WriteReg>:
//------------------------------------------------
void BME280_WriteReg(uint8_t Reg, uint8_t Value)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b082      	sub	sp, #8
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	4603      	mov	r3, r0
 80011b8:	460a      	mov	r2, r1
 80011ba:	71fb      	strb	r3, [r7, #7]
 80011bc:	4613      	mov	r3, r2
 80011be:	71bb      	strb	r3, [r7, #6]
  I2Cx_WriteData(BME280_ADDRESS, Reg, Value);
 80011c0:	79ba      	ldrb	r2, [r7, #6]
 80011c2:	79fb      	ldrb	r3, [r7, #7]
 80011c4:	4619      	mov	r1, r3
 80011c6:	20ec      	movs	r0, #236	@ 0xec
 80011c8:	f7ff ff56 	bl	8001078 <I2Cx_WriteData>
}
 80011cc:	bf00      	nop
 80011ce:	3708      	adds	r7, #8
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}

080011d4 <BME280_ReadReg>:
//------------------------------------------------
uint8_t BME280_ReadReg(uint8_t Reg)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b084      	sub	sp, #16
 80011d8:	af00      	add	r7, sp, #0
 80011da:	4603      	mov	r3, r0
 80011dc:	71fb      	strb	r3, [r7, #7]
  uint8_t res = I2Cx_ReadData(BME280_ADDRESS,Reg);
 80011de:	79fb      	ldrb	r3, [r7, #7]
 80011e0:	4619      	mov	r1, r3
 80011e2:	20ec      	movs	r0, #236	@ 0xec
 80011e4:	f7ff ff6e 	bl	80010c4 <I2Cx_ReadData>
 80011e8:	4603      	mov	r3, r0
 80011ea:	73fb      	strb	r3, [r7, #15]
  return res;
 80011ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80011ee:	4618      	mov	r0, r3
 80011f0:	3710      	adds	r7, #16
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}

080011f6 <BME280_ReadReg_U16>:
//------------------------------------------------
void BME280_ReadReg_U16(uint8_t Reg, uint16_t *Value)
{
 80011f6:	b580      	push	{r7, lr}
 80011f8:	b082      	sub	sp, #8
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	4603      	mov	r3, r0
 80011fe:	6039      	str	r1, [r7, #0]
 8001200:	71fb      	strb	r3, [r7, #7]
  I2Cx_ReadData16(BME280_ADDRESS,Reg,Value);
 8001202:	79fb      	ldrb	r3, [r7, #7]
 8001204:	683a      	ldr	r2, [r7, #0]
 8001206:	4619      	mov	r1, r3
 8001208:	20ec      	movs	r0, #236	@ 0xec
 800120a:	f7ff ff85 	bl	8001118 <I2Cx_ReadData16>
}
 800120e:	bf00      	nop
 8001210:	3708      	adds	r7, #8
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}

08001216 <BME280_ReadReg_S16>:
//------------------------------------------------
void BME280_ReadReg_S16(uint8_t Reg, int16_t *Value)
{
 8001216:	b580      	push	{r7, lr}
 8001218:	b082      	sub	sp, #8
 800121a:	af00      	add	r7, sp, #0
 800121c:	4603      	mov	r3, r0
 800121e:	6039      	str	r1, [r7, #0]
 8001220:	71fb      	strb	r3, [r7, #7]
  I2Cx_ReadData16(BME280_ADDRESS,Reg, (uint16_t*) Value);
 8001222:	79fb      	ldrb	r3, [r7, #7]
 8001224:	683a      	ldr	r2, [r7, #0]
 8001226:	4619      	mov	r1, r3
 8001228:	20ec      	movs	r0, #236	@ 0xec
 800122a:	f7ff ff75 	bl	8001118 <I2Cx_ReadData16>
}
 800122e:	bf00      	nop
 8001230:	3708      	adds	r7, #8
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}

08001236 <BME280_ReadReg_BE_S16>:
//------------------------------------------------
void BME280_ReadReg_BE_S16(uint8_t Reg, int16_t *Value)
{
 8001236:	b580      	push	{r7, lr}
 8001238:	b082      	sub	sp, #8
 800123a:	af00      	add	r7, sp, #0
 800123c:	4603      	mov	r3, r0
 800123e:	6039      	str	r1, [r7, #0]
 8001240:	71fb      	strb	r3, [r7, #7]
  I2Cx_ReadData16(BME280_ADDRESS,Reg,(uint16_t*)Value);
 8001242:	79fb      	ldrb	r3, [r7, #7]
 8001244:	683a      	ldr	r2, [r7, #0]
 8001246:	4619      	mov	r1, r3
 8001248:	20ec      	movs	r0, #236	@ 0xec
 800124a:	f7ff ff65 	bl	8001118 <I2Cx_ReadData16>
  *(uint16_t *) Value = be16toword(*(uint16_t *) Value);
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	881b      	ldrh	r3, [r3, #0]
 8001252:	0a1b      	lsrs	r3, r3, #8
 8001254:	b29b      	uxth	r3, r3
 8001256:	b21a      	sxth	r2, r3
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	881b      	ldrh	r3, [r3, #0]
 800125c:	021b      	lsls	r3, r3, #8
 800125e:	b21b      	sxth	r3, r3
 8001260:	4313      	orrs	r3, r2
 8001262:	b21b      	sxth	r3, r3
 8001264:	b29a      	uxth	r2, r3
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	801a      	strh	r2, [r3, #0]
}
 800126a:	bf00      	nop
 800126c:	3708      	adds	r7, #8
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}

08001272 <BME280_ReadReg_BE_U24>:
  I2Cx_ReadData24(BME280_ADDRESS,Reg,Value);
  *(uint32_t *) Value &= 0x00FFFFFF;
}
//------------------------------------------------
void BME280_ReadReg_BE_U24(uint8_t Reg, uint32_t *Value)
{
 8001272:	b580      	push	{r7, lr}
 8001274:	b082      	sub	sp, #8
 8001276:	af00      	add	r7, sp, #0
 8001278:	4603      	mov	r3, r0
 800127a:	6039      	str	r1, [r7, #0]
 800127c:	71fb      	strb	r3, [r7, #7]
  I2Cx_ReadData24(BME280_ADDRESS,Reg,Value);
 800127e:	79fb      	ldrb	r3, [r7, #7]
 8001280:	683a      	ldr	r2, [r7, #0]
 8001282:	4619      	mov	r1, r3
 8001284:	20ec      	movs	r0, #236	@ 0xec
 8001286:	f7ff ff6d 	bl	8001164 <I2Cx_ReadData24>
  *(uint32_t *) Value = be24toword(*(uint32_t *) Value) & 0x00FFFFFF;
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	0c1b      	lsrs	r3, r3, #16
 8001290:	b2da      	uxtb	r2, r3
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800129a:	431a      	orrs	r2, r3
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	041b      	lsls	r3, r3, #16
 80012a2:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80012a6:	4313      	orrs	r3, r2
 80012a8:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	601a      	str	r2, [r3, #0]
}
 80012b0:	bf00      	nop
 80012b2:	3708      	adds	r7, #8
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}

080012b8 <BME280_ReadStatus>:
//------------------------------------------------
uint8_t BME280_ReadStatus(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b082      	sub	sp, #8
 80012bc:	af00      	add	r7, sp, #0
  //clear unuset bits
  uint8_t res = BME280_ReadReg(BME280_REGISTER_STATUS)&0x09;
 80012be:	20f3      	movs	r0, #243	@ 0xf3
 80012c0:	f7ff ff88 	bl	80011d4 <BME280_ReadReg>
 80012c4:	4603      	mov	r3, r0
 80012c6:	f003 0309 	and.w	r3, r3, #9
 80012ca:	71fb      	strb	r3, [r7, #7]
  return res;
 80012cc:	79fb      	ldrb	r3, [r7, #7]
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	3708      	adds	r7, #8
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
	...

080012d8 <BME280_ReadCoefficients>:
//------------------------------------------------
void BME280_ReadCoefficients(void)
{
 80012d8:	b598      	push	{r3, r4, r7, lr}
 80012da:	af00      	add	r7, sp, #0
  BME280_ReadReg_U16(BME280_REGISTER_DIG_T1,&CalibData.dig_T1);
 80012dc:	4937      	ldr	r1, [pc, #220]	@ (80013bc <BME280_ReadCoefficients+0xe4>)
 80012de:	2088      	movs	r0, #136	@ 0x88
 80012e0:	f7ff ff89 	bl	80011f6 <BME280_ReadReg_U16>
//  sprintf(str1, "DIG_T1: %u\r\n", CalibData.dig_T1);
//  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
  BME280_ReadReg_S16(BME280_REGISTER_DIG_T2,&CalibData.dig_T2);
 80012e4:	4936      	ldr	r1, [pc, #216]	@ (80013c0 <BME280_ReadCoefficients+0xe8>)
 80012e6:	208a      	movs	r0, #138	@ 0x8a
 80012e8:	f7ff ff95 	bl	8001216 <BME280_ReadReg_S16>
//  sprintf(str1, "DIG_T2: %d\r\n", CalibData.dig_T2);
//  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
  BME280_ReadReg_S16(BME280_REGISTER_DIG_T3,&CalibData.dig_T3);
 80012ec:	4935      	ldr	r1, [pc, #212]	@ (80013c4 <BME280_ReadCoefficients+0xec>)
 80012ee:	208c      	movs	r0, #140	@ 0x8c
 80012f0:	f7ff ff91 	bl	8001216 <BME280_ReadReg_S16>
//  sprintf(str1, "DIG_T3: %d\r\n", CalibData.dig_T3);
//  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
  BME280_ReadReg_U16(BME280_REGISTER_DIG_P1,&CalibData.dig_P1);
 80012f4:	4934      	ldr	r1, [pc, #208]	@ (80013c8 <BME280_ReadCoefficients+0xf0>)
 80012f6:	208e      	movs	r0, #142	@ 0x8e
 80012f8:	f7ff ff7d 	bl	80011f6 <BME280_ReadReg_U16>
//  sprintf(str1, "DIG_P1: %u\r\n", CalibData.dig_P1);
//  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P2,&CalibData.dig_P2);
 80012fc:	4933      	ldr	r1, [pc, #204]	@ (80013cc <BME280_ReadCoefficients+0xf4>)
 80012fe:	2090      	movs	r0, #144	@ 0x90
 8001300:	f7ff ff89 	bl	8001216 <BME280_ReadReg_S16>
//  sprintf(str1, "DIG_P2: %d\r\n", CalibData.dig_P2);
//  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P3,&CalibData.dig_P3);
 8001304:	4932      	ldr	r1, [pc, #200]	@ (80013d0 <BME280_ReadCoefficients+0xf8>)
 8001306:	2092      	movs	r0, #146	@ 0x92
 8001308:	f7ff ff85 	bl	8001216 <BME280_ReadReg_S16>
//  sprintf(str1, "DIG_P3: %d\r\n", CalibData.dig_P3);
//  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P4,&CalibData.dig_P4);
 800130c:	4931      	ldr	r1, [pc, #196]	@ (80013d4 <BME280_ReadCoefficients+0xfc>)
 800130e:	2094      	movs	r0, #148	@ 0x94
 8001310:	f7ff ff81 	bl	8001216 <BME280_ReadReg_S16>
//  sprintf(str1, "DIG_P4: %d\r\n", CalibData.dig_P4);
//  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P5,&CalibData.dig_P5);
 8001314:	4930      	ldr	r1, [pc, #192]	@ (80013d8 <BME280_ReadCoefficients+0x100>)
 8001316:	2096      	movs	r0, #150	@ 0x96
 8001318:	f7ff ff7d 	bl	8001216 <BME280_ReadReg_S16>
//  sprintf(str1, "DIG_P5: %d\r\n", CalibData.dig_P5);
//  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P6,&CalibData.dig_P6);
 800131c:	492f      	ldr	r1, [pc, #188]	@ (80013dc <BME280_ReadCoefficients+0x104>)
 800131e:	2098      	movs	r0, #152	@ 0x98
 8001320:	f7ff ff79 	bl	8001216 <BME280_ReadReg_S16>
//  sprintf(str1, "DIG_P6: %d\r\n", CalibData.dig_P6);
//  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P7,&CalibData.dig_P7);
 8001324:	492e      	ldr	r1, [pc, #184]	@ (80013e0 <BME280_ReadCoefficients+0x108>)
 8001326:	209a      	movs	r0, #154	@ 0x9a
 8001328:	f7ff ff75 	bl	8001216 <BME280_ReadReg_S16>
//  sprintf(str1, "DIG_P7: %d\r\n", CalibData.dig_P7);
//  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P8,&CalibData.dig_P8);
 800132c:	492d      	ldr	r1, [pc, #180]	@ (80013e4 <BME280_ReadCoefficients+0x10c>)
 800132e:	209c      	movs	r0, #156	@ 0x9c
 8001330:	f7ff ff71 	bl	8001216 <BME280_ReadReg_S16>
//  sprintf(str1, "DIG_P8: %d\r\n", CalibData.dig_P8);
//  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P9,&CalibData.dig_P9);
 8001334:	492c      	ldr	r1, [pc, #176]	@ (80013e8 <BME280_ReadCoefficients+0x110>)
 8001336:	209e      	movs	r0, #158	@ 0x9e
 8001338:	f7ff ff6d 	bl	8001216 <BME280_ReadReg_S16>
//  sprintf(str1, "DIG_P9: %d\r\n", CalibData.dig_P9);
//  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
  CalibData.dig_H1 = BME280_ReadReg(BME280_REGISTER_DIG_H1);
 800133c:	20a1      	movs	r0, #161	@ 0xa1
 800133e:	f7ff ff49 	bl	80011d4 <BME280_ReadReg>
 8001342:	4603      	mov	r3, r0
 8001344:	461a      	mov	r2, r3
 8001346:	4b1d      	ldr	r3, [pc, #116]	@ (80013bc <BME280_ReadCoefficients+0xe4>)
 8001348:	761a      	strb	r2, [r3, #24]
//  sprintf(str1, "DIG_H1: %d\r\n", CalibData.dig_H1);
//  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
  BME280_ReadReg_S16(BME280_REGISTER_DIG_H2,&CalibData.dig_H2);
 800134a:	4928      	ldr	r1, [pc, #160]	@ (80013ec <BME280_ReadCoefficients+0x114>)
 800134c:	20e1      	movs	r0, #225	@ 0xe1
 800134e:	f7ff ff62 	bl	8001216 <BME280_ReadReg_S16>
//  sprintf(str1, "DIG_H2: %d\r\n", CalibData.dig_H2);
//  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
  CalibData.dig_H3 = BME280_ReadReg(BME280_REGISTER_DIG_H3);
 8001352:	20e3      	movs	r0, #227	@ 0xe3
 8001354:	f7ff ff3e 	bl	80011d4 <BME280_ReadReg>
 8001358:	4603      	mov	r3, r0
 800135a:	461a      	mov	r2, r3
 800135c:	4b17      	ldr	r3, [pc, #92]	@ (80013bc <BME280_ReadCoefficients+0xe4>)
 800135e:	771a      	strb	r2, [r3, #28]
//  sprintf(str1, "DIG_H3: %d\r\n", CalibData.dig_H3);
//  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
  CalibData.dig_H4 = (BME280_ReadReg(BME280_REGISTER_DIG_H4) << 4) | (BME280_ReadReg(BME280_REGISTER_DIG_H4+1) & 0xF);
 8001360:	20e4      	movs	r0, #228	@ 0xe4
 8001362:	f7ff ff37 	bl	80011d4 <BME280_ReadReg>
 8001366:	4603      	mov	r3, r0
 8001368:	011b      	lsls	r3, r3, #4
 800136a:	b21c      	sxth	r4, r3
 800136c:	20e5      	movs	r0, #229	@ 0xe5
 800136e:	f7ff ff31 	bl	80011d4 <BME280_ReadReg>
 8001372:	4603      	mov	r3, r0
 8001374:	b21b      	sxth	r3, r3
 8001376:	f003 030f 	and.w	r3, r3, #15
 800137a:	b21b      	sxth	r3, r3
 800137c:	4323      	orrs	r3, r4
 800137e:	b21a      	sxth	r2, r3
 8001380:	4b0e      	ldr	r3, [pc, #56]	@ (80013bc <BME280_ReadCoefficients+0xe4>)
 8001382:	83da      	strh	r2, [r3, #30]
//  sprintf(str1, "DIG_H4: %d\r\n", CalibData.dig_H4);
//  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
  CalibData.dig_H5 = (BME280_ReadReg(BME280_REGISTER_DIG_H5+1) << 4) | (BME280_ReadReg(BME280_REGISTER_DIG_H5) >> 4);
 8001384:	20e6      	movs	r0, #230	@ 0xe6
 8001386:	f7ff ff25 	bl	80011d4 <BME280_ReadReg>
 800138a:	4603      	mov	r3, r0
 800138c:	011b      	lsls	r3, r3, #4
 800138e:	b21c      	sxth	r4, r3
 8001390:	20e5      	movs	r0, #229	@ 0xe5
 8001392:	f7ff ff1f 	bl	80011d4 <BME280_ReadReg>
 8001396:	4603      	mov	r3, r0
 8001398:	091b      	lsrs	r3, r3, #4
 800139a:	b2db      	uxtb	r3, r3
 800139c:	b21b      	sxth	r3, r3
 800139e:	4323      	orrs	r3, r4
 80013a0:	b21a      	sxth	r2, r3
 80013a2:	4b06      	ldr	r3, [pc, #24]	@ (80013bc <BME280_ReadCoefficients+0xe4>)
 80013a4:	841a      	strh	r2, [r3, #32]
//  sprintf(str1, "DIG_H5: %d\r\n", CalibData.dig_H5);
//  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
  CalibData.dig_H6 = (int8_t)BME280_ReadReg(BME280_REGISTER_DIG_H6);
 80013a6:	20e7      	movs	r0, #231	@ 0xe7
 80013a8:	f7ff ff14 	bl	80011d4 <BME280_ReadReg>
 80013ac:	4603      	mov	r3, r0
 80013ae:	b25a      	sxtb	r2, r3
 80013b0:	4b02      	ldr	r3, [pc, #8]	@ (80013bc <BME280_ReadCoefficients+0xe4>)
 80013b2:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
//  sprintf(str1, "DIG_H6: %d\r\n", CalibData.dig_H3);
//  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
}
 80013b6:	bf00      	nop
 80013b8:	bd98      	pop	{r3, r4, r7, pc}
 80013ba:	bf00      	nop
 80013bc:	2000020c 	.word	0x2000020c
 80013c0:	2000020e 	.word	0x2000020e
 80013c4:	20000210 	.word	0x20000210
 80013c8:	20000212 	.word	0x20000212
 80013cc:	20000214 	.word	0x20000214
 80013d0:	20000216 	.word	0x20000216
 80013d4:	20000218 	.word	0x20000218
 80013d8:	2000021a 	.word	0x2000021a
 80013dc:	2000021c 	.word	0x2000021c
 80013e0:	2000021e 	.word	0x2000021e
 80013e4:	20000220 	.word	0x20000220
 80013e8:	20000222 	.word	0x20000222
 80013ec:	20000226 	.word	0x20000226

080013f0 <BME280_SetStandby>:
//------------------------------------------------
void BME280_SetStandby(uint8_t tsb) {
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b084      	sub	sp, #16
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	4603      	mov	r3, r0
 80013f8:	71fb      	strb	r3, [r7, #7]
  uint8_t reg;
  reg = BME280_ReadReg(BME280_REG_CONFIG) & ~BME280_STBY_MSK;
 80013fa:	20f5      	movs	r0, #245	@ 0xf5
 80013fc:	f7ff feea 	bl	80011d4 <BME280_ReadReg>
 8001400:	4603      	mov	r3, r0
 8001402:	f003 031f 	and.w	r3, r3, #31
 8001406:	73fb      	strb	r3, [r7, #15]
  reg |= tsb & BME280_STBY_MSK;
 8001408:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800140c:	f023 031f 	bic.w	r3, r3, #31
 8001410:	b25a      	sxtb	r2, r3
 8001412:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001416:	4313      	orrs	r3, r2
 8001418:	b25b      	sxtb	r3, r3
 800141a:	73fb      	strb	r3, [r7, #15]
  BME280_WriteReg(BME280_REG_CONFIG,reg);
 800141c:	7bfb      	ldrb	r3, [r7, #15]
 800141e:	4619      	mov	r1, r3
 8001420:	20f5      	movs	r0, #245	@ 0xf5
 8001422:	f7ff fec5 	bl	80011b0 <BME280_WriteReg>
}
 8001426:	bf00      	nop
 8001428:	3710      	adds	r7, #16
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}

0800142e <BME280_SetFilter>:
//------------------------------------------------
  void BME280_SetFilter(uint8_t filter) {
 800142e:	b580      	push	{r7, lr}
 8001430:	b084      	sub	sp, #16
 8001432:	af00      	add	r7, sp, #0
 8001434:	4603      	mov	r3, r0
 8001436:	71fb      	strb	r3, [r7, #7]
  uint8_t reg;
  reg = BME280_ReadReg(BME280_REG_CONFIG) & ~BME280_FILTER_MSK;
 8001438:	20f5      	movs	r0, #245	@ 0xf5
 800143a:	f7ff fecb 	bl	80011d4 <BME280_ReadReg>
 800143e:	4603      	mov	r3, r0
 8001440:	f023 031c 	bic.w	r3, r3, #28
 8001444:	73fb      	strb	r3, [r7, #15]
  reg |= filter & BME280_FILTER_MSK;
 8001446:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800144a:	f003 031c 	and.w	r3, r3, #28
 800144e:	b25a      	sxtb	r2, r3
 8001450:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001454:	4313      	orrs	r3, r2
 8001456:	b25b      	sxtb	r3, r3
 8001458:	73fb      	strb	r3, [r7, #15]
  BME280_WriteReg(BME280_REG_CONFIG,reg);
 800145a:	7bfb      	ldrb	r3, [r7, #15]
 800145c:	4619      	mov	r1, r3
 800145e:	20f5      	movs	r0, #245	@ 0xf5
 8001460:	f7ff fea6 	bl	80011b0 <BME280_WriteReg>
}
 8001464:	bf00      	nop
 8001466:	3710      	adds	r7, #16
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}

0800146c <BME280_SetOversamplingTemper>:
//------------------------------------------------
void BME280_SetOversamplingTemper(uint8_t osrs)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b084      	sub	sp, #16
 8001470:	af00      	add	r7, sp, #0
 8001472:	4603      	mov	r3, r0
 8001474:	71fb      	strb	r3, [r7, #7]
  uint8_t reg;
  reg = BME280_ReadReg(BME280_REG_CTRL_MEAS) & ~BME280_OSRS_T_MSK;
 8001476:	20f4      	movs	r0, #244	@ 0xf4
 8001478:	f7ff feac 	bl	80011d4 <BME280_ReadReg>
 800147c:	4603      	mov	r3, r0
 800147e:	f003 031f 	and.w	r3, r3, #31
 8001482:	73fb      	strb	r3, [r7, #15]
  reg |= osrs & BME280_OSRS_T_MSK;
 8001484:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001488:	f023 031f 	bic.w	r3, r3, #31
 800148c:	b25a      	sxtb	r2, r3
 800148e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001492:	4313      	orrs	r3, r2
 8001494:	b25b      	sxtb	r3, r3
 8001496:	73fb      	strb	r3, [r7, #15]
  BME280_WriteReg(BME280_REG_CTRL_MEAS,reg);
 8001498:	7bfb      	ldrb	r3, [r7, #15]
 800149a:	4619      	mov	r1, r3
 800149c:	20f4      	movs	r0, #244	@ 0xf4
 800149e:	f7ff fe87 	bl	80011b0 <BME280_WriteReg>
}
 80014a2:	bf00      	nop
 80014a4:	3710      	adds	r7, #16
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}

080014aa <BME280_SetOversamplingPressure>:
//------------------------------------------------
void BME280_SetOversamplingPressure(uint8_t osrs)
{
 80014aa:	b580      	push	{r7, lr}
 80014ac:	b084      	sub	sp, #16
 80014ae:	af00      	add	r7, sp, #0
 80014b0:	4603      	mov	r3, r0
 80014b2:	71fb      	strb	r3, [r7, #7]
  uint8_t reg;
  reg = BME280_ReadReg(BME280_REG_CTRL_MEAS) & ~BME280_OSRS_P_MSK;
 80014b4:	20f4      	movs	r0, #244	@ 0xf4
 80014b6:	f7ff fe8d 	bl	80011d4 <BME280_ReadReg>
 80014ba:	4603      	mov	r3, r0
 80014bc:	f023 031c 	bic.w	r3, r3, #28
 80014c0:	73fb      	strb	r3, [r7, #15]
  reg |= osrs & BME280_OSRS_P_MSK;
 80014c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014c6:	f003 031c 	and.w	r3, r3, #28
 80014ca:	b25a      	sxtb	r2, r3
 80014cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014d0:	4313      	orrs	r3, r2
 80014d2:	b25b      	sxtb	r3, r3
 80014d4:	73fb      	strb	r3, [r7, #15]
  BME280_WriteReg(BME280_REG_CTRL_MEAS,reg);
 80014d6:	7bfb      	ldrb	r3, [r7, #15]
 80014d8:	4619      	mov	r1, r3
 80014da:	20f4      	movs	r0, #244	@ 0xf4
 80014dc:	f7ff fe68 	bl	80011b0 <BME280_WriteReg>
}
 80014e0:	bf00      	nop
 80014e2:	3710      	adds	r7, #16
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}

080014e8 <BME280_SetOversamplingHum>:
//------------------------------------------------
void BME280_SetOversamplingHum(uint8_t osrs)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b084      	sub	sp, #16
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	4603      	mov	r3, r0
 80014f0:	71fb      	strb	r3, [r7, #7]
  uint8_t reg;
  reg = BME280_ReadReg(BME280_REG_CTRL_HUM) & ~BME280_OSRS_H_MSK;
 80014f2:	20f2      	movs	r0, #242	@ 0xf2
 80014f4:	f7ff fe6e 	bl	80011d4 <BME280_ReadReg>
 80014f8:	4603      	mov	r3, r0
 80014fa:	f023 0307 	bic.w	r3, r3, #7
 80014fe:	73fb      	strb	r3, [r7, #15]
  reg |= osrs & BME280_OSRS_H_MSK;
 8001500:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001504:	f003 0307 	and.w	r3, r3, #7
 8001508:	b25a      	sxtb	r2, r3
 800150a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800150e:	4313      	orrs	r3, r2
 8001510:	b25b      	sxtb	r3, r3
 8001512:	73fb      	strb	r3, [r7, #15]
  BME280_WriteReg(BME280_REG_CTRL_HUM,reg);
 8001514:	7bfb      	ldrb	r3, [r7, #15]
 8001516:	4619      	mov	r1, r3
 8001518:	20f2      	movs	r0, #242	@ 0xf2
 800151a:	f7ff fe49 	bl	80011b0 <BME280_WriteReg>
  //The 'ctrl_hum' register needs to be written
  //after changing 'ctrl_hum' for the changes to become effwctive.
  reg = BME280_ReadReg(BME280_REG_CTRL_MEAS);
 800151e:	20f4      	movs	r0, #244	@ 0xf4
 8001520:	f7ff fe58 	bl	80011d4 <BME280_ReadReg>
 8001524:	4603      	mov	r3, r0
 8001526:	73fb      	strb	r3, [r7, #15]
  BME280_WriteReg(BME280_REG_CTRL_MEAS,reg);
 8001528:	7bfb      	ldrb	r3, [r7, #15]
 800152a:	4619      	mov	r1, r3
 800152c:	20f4      	movs	r0, #244	@ 0xf4
 800152e:	f7ff fe3f 	bl	80011b0 <BME280_WriteReg>
}
 8001532:	bf00      	nop
 8001534:	3710      	adds	r7, #16
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}

0800153a <BME280_SetMode>:
//------------------------------------------------
void BME280_SetMode(uint8_t mode) {
 800153a:	b580      	push	{r7, lr}
 800153c:	b084      	sub	sp, #16
 800153e:	af00      	add	r7, sp, #0
 8001540:	4603      	mov	r3, r0
 8001542:	71fb      	strb	r3, [r7, #7]
  uint8_t reg;
  reg = BME280_ReadReg(BME280_REG_CTRL_MEAS) & ~BME280_MODE_MSK;
 8001544:	20f4      	movs	r0, #244	@ 0xf4
 8001546:	f7ff fe45 	bl	80011d4 <BME280_ReadReg>
 800154a:	4603      	mov	r3, r0
 800154c:	f023 0303 	bic.w	r3, r3, #3
 8001550:	73fb      	strb	r3, [r7, #15]
  reg |= mode & BME280_MODE_MSK;
 8001552:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001556:	f003 0303 	and.w	r3, r3, #3
 800155a:	b25a      	sxtb	r2, r3
 800155c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001560:	4313      	orrs	r3, r2
 8001562:	b25b      	sxtb	r3, r3
 8001564:	73fb      	strb	r3, [r7, #15]
  BME280_WriteReg(BME280_REG_CTRL_MEAS,reg);
 8001566:	7bfb      	ldrb	r3, [r7, #15]
 8001568:	4619      	mov	r1, r3
 800156a:	20f4      	movs	r0, #244	@ 0xf4
 800156c:	f7ff fe20 	bl	80011b0 <BME280_WriteReg>
}
 8001570:	bf00      	nop
 8001572:	3710      	adds	r7, #16
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}

08001578 <BME280_ReadTemperature>:
//------------------------------------------------
float BME280_ReadTemperature(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b084      	sub	sp, #16
 800157c:	af00      	add	r7, sp, #0
  float temper_float = 0.0f;
 800157e:	f04f 0300 	mov.w	r3, #0
 8001582:	60fb      	str	r3, [r7, #12]
	uint32_t temper_raw;
	int32_t val1, val2;
	BME280_ReadReg_BE_U24(BME280_REGISTER_TEMPDATA,&temper_raw);
 8001584:	463b      	mov	r3, r7
 8001586:	4619      	mov	r1, r3
 8001588:	20fa      	movs	r0, #250	@ 0xfa
 800158a:	f7ff fe72 	bl	8001272 <BME280_ReadReg_BE_U24>
	temper_raw >>= 4;
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	091b      	lsrs	r3, r3, #4
 8001592:	603b      	str	r3, [r7, #0]
	val1 = ((((temper_raw>>3) - ((int32_t)CalibData.dig_T1 <<1))) *
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	08da      	lsrs	r2, r3, #3
 8001598:	4b20      	ldr	r3, [pc, #128]	@ (800161c <BME280_ReadTemperature+0xa4>)
 800159a:	881b      	ldrh	r3, [r3, #0]
 800159c:	005b      	lsls	r3, r3, #1
 800159e:	1ad3      	subs	r3, r2, r3
		((int32_t)CalibData.dig_T2)) >> 11;
 80015a0:	4a1e      	ldr	r2, [pc, #120]	@ (800161c <BME280_ReadTemperature+0xa4>)
 80015a2:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
	val1 = ((((temper_raw>>3) - ((int32_t)CalibData.dig_T1 <<1))) *
 80015a6:	fb02 f303 	mul.w	r3, r2, r3
		((int32_t)CalibData.dig_T2)) >> 11;
 80015aa:	0adb      	lsrs	r3, r3, #11
	val1 = ((((temper_raw>>3) - ((int32_t)CalibData.dig_T1 <<1))) *
 80015ac:	60bb      	str	r3, [r7, #8]
	val2 = (((((temper_raw>>4) - ((int32_t)CalibData.dig_T1)) *
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	091b      	lsrs	r3, r3, #4
 80015b2:	4a1a      	ldr	r2, [pc, #104]	@ (800161c <BME280_ReadTemperature+0xa4>)
 80015b4:	8812      	ldrh	r2, [r2, #0]
 80015b6:	1a9b      	subs	r3, r3, r2
		((temper_raw>>4) - ((int32_t)CalibData.dig_T1))) >> 12) *
 80015b8:	683a      	ldr	r2, [r7, #0]
 80015ba:	0912      	lsrs	r2, r2, #4
 80015bc:	4917      	ldr	r1, [pc, #92]	@ (800161c <BME280_ReadTemperature+0xa4>)
 80015be:	8809      	ldrh	r1, [r1, #0]
 80015c0:	1a52      	subs	r2, r2, r1
	val2 = (((((temper_raw>>4) - ((int32_t)CalibData.dig_T1)) *
 80015c2:	fb02 f303 	mul.w	r3, r2, r3
		((temper_raw>>4) - ((int32_t)CalibData.dig_T1))) >> 12) *
 80015c6:	0b1b      	lsrs	r3, r3, #12
		((int32_t)CalibData.dig_T3)) >> 14;
 80015c8:	4a14      	ldr	r2, [pc, #80]	@ (800161c <BME280_ReadTemperature+0xa4>)
 80015ca:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
		((temper_raw>>4) - ((int32_t)CalibData.dig_T1))) >> 12) *
 80015ce:	fb02 f303 	mul.w	r3, r2, r3
		((int32_t)CalibData.dig_T3)) >> 14;
 80015d2:	0b9b      	lsrs	r3, r3, #14
	val2 = (((((temper_raw>>4) - ((int32_t)CalibData.dig_T1)) *
 80015d4:	607b      	str	r3, [r7, #4]
	temper_int = val1 + val2;
 80015d6:	68ba      	ldr	r2, [r7, #8]
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	4413      	add	r3, r2
 80015dc:	4a10      	ldr	r2, [pc, #64]	@ (8001620 <BME280_ReadTemperature+0xa8>)
 80015de:	6013      	str	r3, [r2, #0]
	temper_float = ((temper_int * 5 + 128) >> 8);
 80015e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001620 <BME280_ReadTemperature+0xa8>)
 80015e2:	681a      	ldr	r2, [r3, #0]
 80015e4:	4613      	mov	r3, r2
 80015e6:	009b      	lsls	r3, r3, #2
 80015e8:	4413      	add	r3, r2
 80015ea:	3380      	adds	r3, #128	@ 0x80
 80015ec:	121b      	asrs	r3, r3, #8
 80015ee:	ee07 3a90 	vmov	s15, r3
 80015f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015f6:	edc7 7a03 	vstr	s15, [r7, #12]
	temper_float /= 100.0f;
 80015fa:	ed97 7a03 	vldr	s14, [r7, #12]
 80015fe:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8001624 <BME280_ReadTemperature+0xac>
 8001602:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001606:	edc7 7a03 	vstr	s15, [r7, #12]
  return temper_float;
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	ee07 3a90 	vmov	s15, r3
}
 8001610:	eeb0 0a67 	vmov.f32	s0, s15
 8001614:	3710      	adds	r7, #16
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	2000020c 	.word	0x2000020c
 8001620:	20000230 	.word	0x20000230
 8001624:	42c80000 	.word	0x42c80000

08001628 <BME280_ReadPressure>:
//------------------------------------------------
float BME280_ReadPressure(void)
{
 8001628:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800162c:	b0d0      	sub	sp, #320	@ 0x140
 800162e:	af00      	add	r7, sp, #0
  float press_float = 0.0f;
 8001630:	f04f 0300 	mov.w	r3, #0
 8001634:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
	uint32_t press_raw, pres_int;
	int64_t val1, val2, p;
	BME280_ReadTemperature(); // must be done first to get t_fine
 8001638:	f7ff ff9e 	bl	8001578 <BME280_ReadTemperature>
	BME280_ReadReg_BE_U24(BME280_REGISTER_PRESSUREDATA,&press_raw);
 800163c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001640:	4619      	mov	r1, r3
 8001642:	20f7      	movs	r0, #247	@ 0xf7
 8001644:	f7ff fe15 	bl	8001272 <BME280_ReadReg_BE_U24>
	press_raw >>= 4;
 8001648:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800164c:	091b      	lsrs	r3, r3, #4
 800164e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
	val1 = ((int64_t) temper_int) - 128000;
 8001652:	4bac      	ldr	r3, [pc, #688]	@ (8001904 <BME280_ReadPressure+0x2dc>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	17da      	asrs	r2, r3, #31
 8001658:	4698      	mov	r8, r3
 800165a:	4691      	mov	r9, r2
 800165c:	f5b8 33fa 	subs.w	r3, r8, #128000	@ 0x1f400
 8001660:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001662:	f149 33ff 	adc.w	r3, r9, #4294967295	@ 0xffffffff
 8001666:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001668:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800166c:	e9c7 234c 	strd	r2, r3, [r7, #304]	@ 0x130
	val2 = val1 * val1 * (int64_t)CalibData.dig_P6;
 8001670:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8001674:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001678:	fb03 f102 	mul.w	r1, r3, r2
 800167c:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8001680:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001684:	fb02 f303 	mul.w	r3, r2, r3
 8001688:	18ca      	adds	r2, r1, r3
 800168a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800168e:	fba3 4503 	umull	r4, r5, r3, r3
 8001692:	1953      	adds	r3, r2, r5
 8001694:	461d      	mov	r5, r3
 8001696:	4b9c      	ldr	r3, [pc, #624]	@ (8001908 <BME280_ReadPressure+0x2e0>)
 8001698:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800169c:	b21b      	sxth	r3, r3
 800169e:	17da      	asrs	r2, r3, #31
 80016a0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80016a4:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 80016a8:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80016ac:	4603      	mov	r3, r0
 80016ae:	fb03 f205 	mul.w	r2, r3, r5
 80016b2:	460b      	mov	r3, r1
 80016b4:	fb04 f303 	mul.w	r3, r4, r3
 80016b8:	4413      	add	r3, r2
 80016ba:	4602      	mov	r2, r0
 80016bc:	fba4 ab02 	umull	sl, fp, r4, r2
 80016c0:	445b      	add	r3, fp
 80016c2:	469b      	mov	fp, r3
 80016c4:	e9c7 ab4a 	strd	sl, fp, [r7, #296]	@ 0x128
 80016c8:	e9c7 ab4a 	strd	sl, fp, [r7, #296]	@ 0x128
	val2 = val2 + ((val1 * (int64_t)CalibData.dig_P5) << 17);
 80016cc:	4b8e      	ldr	r3, [pc, #568]	@ (8001908 <BME280_ReadPressure+0x2e0>)
 80016ce:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80016d2:	b21b      	sxth	r3, r3
 80016d4:	17da      	asrs	r2, r3, #31
 80016d6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80016da:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80016de:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80016e2:	e9d7 4530 	ldrd	r4, r5, [r7, #192]	@ 0xc0
 80016e6:	462a      	mov	r2, r5
 80016e8:	fb02 f203 	mul.w	r2, r2, r3
 80016ec:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80016f0:	4621      	mov	r1, r4
 80016f2:	fb01 f303 	mul.w	r3, r1, r3
 80016f6:	441a      	add	r2, r3
 80016f8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80016fc:	4621      	mov	r1, r4
 80016fe:	fba3 1301 	umull	r1, r3, r3, r1
 8001702:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8001706:	460b      	mov	r3, r1
 8001708:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 800170c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001710:	18d3      	adds	r3, r2, r3
 8001712:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8001716:	f04f 0000 	mov.w	r0, #0
 800171a:	f04f 0100 	mov.w	r1, #0
 800171e:	e9d7 4544 	ldrd	r4, r5, [r7, #272]	@ 0x110
 8001722:	462b      	mov	r3, r5
 8001724:	0459      	lsls	r1, r3, #17
 8001726:	4623      	mov	r3, r4
 8001728:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 800172c:	4623      	mov	r3, r4
 800172e:	0458      	lsls	r0, r3, #17
 8001730:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001734:	1814      	adds	r4, r2, r0
 8001736:	643c      	str	r4, [r7, #64]	@ 0x40
 8001738:	414b      	adcs	r3, r1
 800173a:	647b      	str	r3, [r7, #68]	@ 0x44
 800173c:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8001740:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128
	val2 = val2 + ((int64_t)CalibData.dig_P4 << 35);
 8001744:	4b70      	ldr	r3, [pc, #448]	@ (8001908 <BME280_ReadPressure+0x2e0>)
 8001746:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800174a:	b21b      	sxth	r3, r3
 800174c:	17da      	asrs	r2, r3, #31
 800174e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001752:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8001756:	f04f 0000 	mov.w	r0, #0
 800175a:	f04f 0100 	mov.w	r1, #0
 800175e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001762:	00d9      	lsls	r1, r3, #3
 8001764:	2000      	movs	r0, #0
 8001766:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 800176a:	1814      	adds	r4, r2, r0
 800176c:	63bc      	str	r4, [r7, #56]	@ 0x38
 800176e:	414b      	adcs	r3, r1
 8001770:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001772:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 8001776:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128
	val1 = ((val1 * val1 * (int64_t)CalibData.dig_P3) >> 8) + ((val1 * (int64_t)CalibData.dig_P2) << 12);
 800177a:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 800177e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001782:	fb03 f102 	mul.w	r1, r3, r2
 8001786:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 800178a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800178e:	fb02 f303 	mul.w	r3, r2, r3
 8001792:	18ca      	adds	r2, r1, r3
 8001794:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001798:	fba3 1303 	umull	r1, r3, r3, r3
 800179c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80017a0:	460b      	mov	r3, r1
 80017a2:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80017a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80017aa:	18d3      	adds	r3, r2, r3
 80017ac:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80017b0:	4b55      	ldr	r3, [pc, #340]	@ (8001908 <BME280_ReadPressure+0x2e0>)
 80017b2:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80017b6:	b21b      	sxth	r3, r3
 80017b8:	17da      	asrs	r2, r3, #31
 80017ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80017be:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 80017c2:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	@ 0x108
 80017c6:	462b      	mov	r3, r5
 80017c8:	e9d7 892c 	ldrd	r8, r9, [r7, #176]	@ 0xb0
 80017cc:	4642      	mov	r2, r8
 80017ce:	fb02 f203 	mul.w	r2, r2, r3
 80017d2:	464b      	mov	r3, r9
 80017d4:	4621      	mov	r1, r4
 80017d6:	fb01 f303 	mul.w	r3, r1, r3
 80017da:	4413      	add	r3, r2
 80017dc:	4622      	mov	r2, r4
 80017de:	4641      	mov	r1, r8
 80017e0:	fba2 1201 	umull	r1, r2, r2, r1
 80017e4:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 80017e8:	460a      	mov	r2, r1
 80017ea:	f8c7 2100 	str.w	r2, [r7, #256]	@ 0x100
 80017ee:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 80017f2:	4413      	add	r3, r2
 80017f4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80017f8:	f04f 0000 	mov.w	r0, #0
 80017fc:	f04f 0100 	mov.w	r1, #0
 8001800:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 8001804:	4623      	mov	r3, r4
 8001806:	0a18      	lsrs	r0, r3, #8
 8001808:	462b      	mov	r3, r5
 800180a:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 800180e:	462b      	mov	r3, r5
 8001810:	1219      	asrs	r1, r3, #8
 8001812:	4b3d      	ldr	r3, [pc, #244]	@ (8001908 <BME280_ReadPressure+0x2e0>)
 8001814:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001818:	b21b      	sxth	r3, r3
 800181a:	17da      	asrs	r2, r3, #31
 800181c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001820:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8001824:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001828:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 800182c:	464a      	mov	r2, r9
 800182e:	fb02 f203 	mul.w	r2, r2, r3
 8001832:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001836:	4644      	mov	r4, r8
 8001838:	fb04 f303 	mul.w	r3, r4, r3
 800183c:	441a      	add	r2, r3
 800183e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001842:	4644      	mov	r4, r8
 8001844:	fba3 4304 	umull	r4, r3, r3, r4
 8001848:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800184c:	4623      	mov	r3, r4
 800184e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8001852:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001856:	18d3      	adds	r3, r2, r3
 8001858:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800185c:	f04f 0200 	mov.w	r2, #0
 8001860:	f04f 0300 	mov.w	r3, #0
 8001864:	e9d7 893e 	ldrd	r8, r9, [r7, #248]	@ 0xf8
 8001868:	464c      	mov	r4, r9
 800186a:	0323      	lsls	r3, r4, #12
 800186c:	4644      	mov	r4, r8
 800186e:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8001872:	4644      	mov	r4, r8
 8001874:	0322      	lsls	r2, r4, #12
 8001876:	1884      	adds	r4, r0, r2
 8001878:	633c      	str	r4, [r7, #48]	@ 0x30
 800187a:	eb41 0303 	adc.w	r3, r1, r3
 800187e:	637b      	str	r3, [r7, #52]	@ 0x34
 8001880:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8001884:	e9c7 344c 	strd	r3, r4, [r7, #304]	@ 0x130
	val1 = (((((int64_t)1) << 47) + val1)) * ((int64_t)CalibData.dig_P1) >> 33;
 8001888:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 800188c:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 8001890:	f8c7 10a4 	str.w	r1, [r7, #164]	@ 0xa4
 8001894:	f8c7 20a0 	str.w	r2, [r7, #160]	@ 0xa0
 8001898:	4b1b      	ldr	r3, [pc, #108]	@ (8001908 <BME280_ReadPressure+0x2e0>)
 800189a:	88db      	ldrh	r3, [r3, #6]
 800189c:	b29b      	uxth	r3, r3
 800189e:	2200      	movs	r2, #0
 80018a0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80018a4:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80018a8:	e9d7 4528 	ldrd	r4, r5, [r7, #160]	@ 0xa0
 80018ac:	462b      	mov	r3, r5
 80018ae:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	@ 0x98
 80018b2:	4642      	mov	r2, r8
 80018b4:	fb02 f203 	mul.w	r2, r2, r3
 80018b8:	464b      	mov	r3, r9
 80018ba:	4621      	mov	r1, r4
 80018bc:	fb01 f303 	mul.w	r3, r1, r3
 80018c0:	4413      	add	r3, r2
 80018c2:	4622      	mov	r2, r4
 80018c4:	4641      	mov	r1, r8
 80018c6:	fba2 1201 	umull	r1, r2, r2, r1
 80018ca:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 80018ce:	460a      	mov	r2, r1
 80018d0:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 80018d4:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 80018d8:	4413      	add	r3, r2
 80018da:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80018de:	f04f 0200 	mov.w	r2, #0
 80018e2:	f04f 0300 	mov.w	r3, #0
 80018e6:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 80018ea:	4629      	mov	r1, r5
 80018ec:	104a      	asrs	r2, r1, #1
 80018ee:	4629      	mov	r1, r5
 80018f0:	17cb      	asrs	r3, r1, #31
 80018f2:	e9c7 234c 	strd	r2, r3, [r7, #304]	@ 0x130
	if (val1 == 0) {
 80018f6:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 80018fa:	4313      	orrs	r3, r2
 80018fc:	d106      	bne.n	800190c <BME280_ReadPressure+0x2e4>
		return 0; // avoid exception caused by division by zero
 80018fe:	f04f 0300 	mov.w	r3, #0
 8001902:	e194      	b.n	8001c2e <BME280_ReadPressure+0x606>
 8001904:	20000230 	.word	0x20000230
 8001908:	2000020c 	.word	0x2000020c
	}
	p = 1048576 - press_raw;
 800190c:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001910:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8001914:	2200      	movs	r2, #0
 8001916:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001918:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800191a:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 800191e:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	p = (((p << 31) - val2) * 3125) / val1;
 8001922:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001926:	085b      	lsrs	r3, r3, #1
 8001928:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800192c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001930:	07db      	lsls	r3, r3, #31
 8001932:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001936:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 800193a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800193e:	4621      	mov	r1, r4
 8001940:	1a89      	subs	r1, r1, r2
 8001942:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
 8001946:	4629      	mov	r1, r5
 8001948:	eb61 0303 	sbc.w	r3, r1, r3
 800194c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001950:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	@ 0x88
 8001954:	4622      	mov	r2, r4
 8001956:	462b      	mov	r3, r5
 8001958:	1891      	adds	r1, r2, r2
 800195a:	6239      	str	r1, [r7, #32]
 800195c:	415b      	adcs	r3, r3
 800195e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001960:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001964:	4621      	mov	r1, r4
 8001966:	1851      	adds	r1, r2, r1
 8001968:	61b9      	str	r1, [r7, #24]
 800196a:	4629      	mov	r1, r5
 800196c:	414b      	adcs	r3, r1
 800196e:	61fb      	str	r3, [r7, #28]
 8001970:	f04f 0200 	mov.w	r2, #0
 8001974:	f04f 0300 	mov.w	r3, #0
 8001978:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 800197c:	4649      	mov	r1, r9
 800197e:	018b      	lsls	r3, r1, #6
 8001980:	4641      	mov	r1, r8
 8001982:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001986:	4641      	mov	r1, r8
 8001988:	018a      	lsls	r2, r1, #6
 800198a:	4641      	mov	r1, r8
 800198c:	1889      	adds	r1, r1, r2
 800198e:	6139      	str	r1, [r7, #16]
 8001990:	4649      	mov	r1, r9
 8001992:	eb43 0101 	adc.w	r1, r3, r1
 8001996:	6179      	str	r1, [r7, #20]
 8001998:	f04f 0200 	mov.w	r2, #0
 800199c:	f04f 0300 	mov.w	r3, #0
 80019a0:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80019a4:	4649      	mov	r1, r9
 80019a6:	008b      	lsls	r3, r1, #2
 80019a8:	4641      	mov	r1, r8
 80019aa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80019ae:	4641      	mov	r1, r8
 80019b0:	008a      	lsls	r2, r1, #2
 80019b2:	4610      	mov	r0, r2
 80019b4:	4619      	mov	r1, r3
 80019b6:	4603      	mov	r3, r0
 80019b8:	4622      	mov	r2, r4
 80019ba:	189b      	adds	r3, r3, r2
 80019bc:	60bb      	str	r3, [r7, #8]
 80019be:	460b      	mov	r3, r1
 80019c0:	462a      	mov	r2, r5
 80019c2:	eb42 0303 	adc.w	r3, r2, r3
 80019c6:	60fb      	str	r3, [r7, #12]
 80019c8:	f04f 0200 	mov.w	r2, #0
 80019cc:	f04f 0300 	mov.w	r3, #0
 80019d0:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 80019d4:	4649      	mov	r1, r9
 80019d6:	008b      	lsls	r3, r1, #2
 80019d8:	4641      	mov	r1, r8
 80019da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80019de:	4641      	mov	r1, r8
 80019e0:	008a      	lsls	r2, r1, #2
 80019e2:	4610      	mov	r0, r2
 80019e4:	4619      	mov	r1, r3
 80019e6:	4603      	mov	r3, r0
 80019e8:	4622      	mov	r2, r4
 80019ea:	189b      	adds	r3, r3, r2
 80019ec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80019f0:	462b      	mov	r3, r5
 80019f2:	460a      	mov	r2, r1
 80019f4:	eb42 0303 	adc.w	r3, r2, r3
 80019f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80019fc:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 8001a00:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8001a04:	f7ff f948 	bl	8000c98 <__aeabi_ldivmod>
 8001a08:	4602      	mov	r2, r0
 8001a0a:	460b      	mov	r3, r1
 8001a0c:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
	val1 = (((int64_t)CalibData.dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 8001a10:	4b8b      	ldr	r3, [pc, #556]	@ (8001c40 <BME280_ReadPressure+0x618>)
 8001a12:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001a16:	b21b      	sxth	r3, r3
 8001a18:	17da      	asrs	r2, r3, #31
 8001a1a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001a1c:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8001a1e:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001a22:	f04f 0000 	mov.w	r0, #0
 8001a26:	f04f 0100 	mov.w	r1, #0
 8001a2a:	0b50      	lsrs	r0, r2, #13
 8001a2c:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001a30:	1359      	asrs	r1, r3, #13
 8001a32:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001a36:	462b      	mov	r3, r5
 8001a38:	fb00 f203 	mul.w	r2, r0, r3
 8001a3c:	4623      	mov	r3, r4
 8001a3e:	fb03 f301 	mul.w	r3, r3, r1
 8001a42:	4413      	add	r3, r2
 8001a44:	4622      	mov	r2, r4
 8001a46:	fba2 1200 	umull	r1, r2, r2, r0
 8001a4a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8001a4e:	460a      	mov	r2, r1
 8001a50:	f8c7 20e8 	str.w	r2, [r7, #232]	@ 0xe8
 8001a54:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8001a58:	4413      	add	r3, r2
 8001a5a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001a5e:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001a62:	f04f 0000 	mov.w	r0, #0
 8001a66:	f04f 0100 	mov.w	r1, #0
 8001a6a:	0b50      	lsrs	r0, r2, #13
 8001a6c:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001a70:	1359      	asrs	r1, r3, #13
 8001a72:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8001a76:	462b      	mov	r3, r5
 8001a78:	fb00 f203 	mul.w	r2, r0, r3
 8001a7c:	4623      	mov	r3, r4
 8001a7e:	fb03 f301 	mul.w	r3, r3, r1
 8001a82:	4413      	add	r3, r2
 8001a84:	4622      	mov	r2, r4
 8001a86:	fba2 1200 	umull	r1, r2, r2, r0
 8001a8a:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 8001a8e:	460a      	mov	r2, r1
 8001a90:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8001a94:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8001a98:	4413      	add	r3, r2
 8001a9a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001a9e:	f04f 0200 	mov.w	r2, #0
 8001aa2:	f04f 0300 	mov.w	r3, #0
 8001aa6:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8001aaa:	4621      	mov	r1, r4
 8001aac:	0e4a      	lsrs	r2, r1, #25
 8001aae:	4629      	mov	r1, r5
 8001ab0:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8001ab4:	4629      	mov	r1, r5
 8001ab6:	164b      	asrs	r3, r1, #25
 8001ab8:	e9c7 234c 	strd	r2, r3, [r7, #304]	@ 0x130
	val2 = (((int64_t)CalibData.dig_P8) * p) >> 19;
 8001abc:	4b60      	ldr	r3, [pc, #384]	@ (8001c40 <BME280_ReadPressure+0x618>)
 8001abe:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001ac2:	b21b      	sxth	r3, r3
 8001ac4:	17da      	asrs	r2, r3, #31
 8001ac6:	673b      	str	r3, [r7, #112]	@ 0x70
 8001ac8:	677a      	str	r2, [r7, #116]	@ 0x74
 8001aca:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001ace:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 8001ad2:	462a      	mov	r2, r5
 8001ad4:	fb02 f203 	mul.w	r2, r2, r3
 8001ad8:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001adc:	4621      	mov	r1, r4
 8001ade:	fb01 f303 	mul.w	r3, r1, r3
 8001ae2:	441a      	add	r2, r3
 8001ae4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001ae8:	4621      	mov	r1, r4
 8001aea:	fba3 1301 	umull	r1, r3, r3, r1
 8001aee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8001af2:	460b      	mov	r3, r1
 8001af4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8001af8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001afc:	18d3      	adds	r3, r2, r3
 8001afe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8001b02:	f04f 0200 	mov.w	r2, #0
 8001b06:	f04f 0300 	mov.w	r3, #0
 8001b0a:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8001b0e:	4621      	mov	r1, r4
 8001b10:	0cca      	lsrs	r2, r1, #19
 8001b12:	4629      	mov	r1, r5
 8001b14:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001b18:	4629      	mov	r1, r5
 8001b1a:	14cb      	asrs	r3, r1, #19
 8001b1c:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
	p = ((p + val1 + val2) >> 8) + ((int64_t)CalibData.dig_P7 << 4);
 8001b20:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	@ 0x120
 8001b24:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 8001b28:	1884      	adds	r4, r0, r2
 8001b2a:	66bc      	str	r4, [r7, #104]	@ 0x68
 8001b2c:	eb41 0303 	adc.w	r3, r1, r3
 8001b30:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8001b32:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001b36:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8001b3a:	4621      	mov	r1, r4
 8001b3c:	1889      	adds	r1, r1, r2
 8001b3e:	6639      	str	r1, [r7, #96]	@ 0x60
 8001b40:	4629      	mov	r1, r5
 8001b42:	eb43 0101 	adc.w	r1, r3, r1
 8001b46:	6679      	str	r1, [r7, #100]	@ 0x64
 8001b48:	f04f 0000 	mov.w	r0, #0
 8001b4c:	f04f 0100 	mov.w	r1, #0
 8001b50:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001b54:	4623      	mov	r3, r4
 8001b56:	0a18      	lsrs	r0, r3, #8
 8001b58:	462b      	mov	r3, r5
 8001b5a:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001b5e:	462b      	mov	r3, r5
 8001b60:	1219      	asrs	r1, r3, #8
 8001b62:	4b37      	ldr	r3, [pc, #220]	@ (8001c40 <BME280_ReadPressure+0x618>)
 8001b64:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001b68:	b21b      	sxth	r3, r3
 8001b6a:	17da      	asrs	r2, r3, #31
 8001b6c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001b6e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001b70:	f04f 0200 	mov.w	r2, #0
 8001b74:	f04f 0300 	mov.w	r3, #0
 8001b78:	e9d7 8916 	ldrd	r8, r9, [r7, #88]	@ 0x58
 8001b7c:	464c      	mov	r4, r9
 8001b7e:	0123      	lsls	r3, r4, #4
 8001b80:	4644      	mov	r4, r8
 8001b82:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001b86:	4644      	mov	r4, r8
 8001b88:	0122      	lsls	r2, r4, #4
 8001b8a:	1884      	adds	r4, r0, r2
 8001b8c:	603c      	str	r4, [r7, #0]
 8001b8e:	eb41 0303 	adc.w	r3, r1, r3
 8001b92:	607b      	str	r3, [r7, #4]
 8001b94:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001b98:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	pres_int = ((p >> 8) * 1000) + (((p & 0xff) * 390625) / 100000);
 8001b9c:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	@ 0x120
 8001ba0:	f04f 0200 	mov.w	r2, #0
 8001ba4:	f04f 0300 	mov.w	r3, #0
 8001ba8:	0a02      	lsrs	r2, r0, #8
 8001baa:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8001bae:	120b      	asrs	r3, r1, #8
 8001bb0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001bb4:	fb03 f402 	mul.w	r4, r3, r2
 8001bb8:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001bbc:	f002 03ff 	and.w	r3, r2, #255	@ 0xff
 8001bc0:	653b      	str	r3, [r7, #80]	@ 0x50
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	657b      	str	r3, [r7, #84]	@ 0x54
 8001bc6:	4b1f      	ldr	r3, [pc, #124]	@ (8001c44 <BME280_ReadPressure+0x61c>)
 8001bc8:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8001bcc:	464a      	mov	r2, r9
 8001bce:	fb03 f202 	mul.w	r2, r3, r2
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	4641      	mov	r1, r8
 8001bd6:	fb01 f303 	mul.w	r3, r1, r3
 8001bda:	4413      	add	r3, r2
 8001bdc:	4a19      	ldr	r2, [pc, #100]	@ (8001c44 <BME280_ReadPressure+0x61c>)
 8001bde:	4641      	mov	r1, r8
 8001be0:	fba1 1202 	umull	r1, r2, r1, r2
 8001be4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8001be8:	460a      	mov	r2, r1
 8001bea:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 8001bee:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8001bf2:	4413      	add	r3, r2
 8001bf4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001bf8:	4a13      	ldr	r2, [pc, #76]	@ (8001c48 <BME280_ReadPressure+0x620>)
 8001bfa:	f04f 0300 	mov.w	r3, #0
 8001bfe:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 8001c02:	f7ff f849 	bl	8000c98 <__aeabi_ldivmod>
 8001c06:	4602      	mov	r2, r0
 8001c08:	460b      	mov	r3, r1
 8001c0a:	4613      	mov	r3, r2
 8001c0c:	4423      	add	r3, r4
 8001c0e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
	press_float = pres_int / 100.0f;
 8001c12:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001c16:	ee07 3a90 	vmov	s15, r3
 8001c1a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001c1e:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8001c4c <BME280_ReadPressure+0x624>
 8001c22:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c26:	edc7 7a4f 	vstr	s15, [r7, #316]	@ 0x13c
  return press_float;
 8001c2a:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
}
 8001c2e:	ee07 3a90 	vmov	s15, r3
 8001c32:	eeb0 0a67 	vmov.f32	s0, s15
 8001c36:	f507 77a0 	add.w	r7, r7, #320	@ 0x140
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001c40:	2000020c 	.word	0x2000020c
 8001c44:	0005f5e1 	.word	0x0005f5e1
 8001c48:	000186a0 	.word	0x000186a0
 8001c4c:	42c80000 	.word	0x42c80000

08001c50 <BME280_ReadHumidity>:
//------------------------------------------------
float BME280_ReadHumidity(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b084      	sub	sp, #16
 8001c54:	af00      	add	r7, sp, #0
  float hum_float = 0.0f;
 8001c56:	f04f 0300 	mov.w	r3, #0
 8001c5a:	60fb      	str	r3, [r7, #12]
	int16_t hum_raw;
	int32_t hum_raw_sign, v_x1_u32r;
	BME280_ReadTemperature(); // must be done first to get t_fine
 8001c5c:	f7ff fc8c 	bl	8001578 <BME280_ReadTemperature>
	BME280_ReadReg_BE_S16(BME280_REGISTER_HUMIDDATA,&hum_raw);
 8001c60:	1cbb      	adds	r3, r7, #2
 8001c62:	4619      	mov	r1, r3
 8001c64:	20fd      	movs	r0, #253	@ 0xfd
 8001c66:	f7ff fae6 	bl	8001236 <BME280_ReadReg_BE_S16>
	hum_raw_sign = ((int32_t)hum_raw)&0x0000FFFF;
 8001c6a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001c6e:	b29b      	uxth	r3, r3
 8001c70:	60bb      	str	r3, [r7, #8]
	v_x1_u32r = (temper_int - ((int32_t)76800));
 8001c72:	4b35      	ldr	r3, [pc, #212]	@ (8001d48 <BME280_ReadHumidity+0xf8>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f5a3 3396 	sub.w	r3, r3, #76800	@ 0x12c00
 8001c7a:	607b      	str	r3, [r7, #4]
	v_x1_u32r = (((((hum_raw_sign << 14) - (((int32_t)CalibData.dig_H4) << 20) -
 8001c7c:	68bb      	ldr	r3, [r7, #8]
 8001c7e:	039a      	lsls	r2, r3, #14
 8001c80:	4b32      	ldr	r3, [pc, #200]	@ (8001d4c <BME280_ReadHumidity+0xfc>)
 8001c82:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001c86:	051b      	lsls	r3, r3, #20
 8001c88:	1ad2      	subs	r2, r2, r3
		(((int32_t)CalibData.dig_H5) * v_x1_u32r)) + ((int32_t)16384)) >> 15) *
 8001c8a:	4b30      	ldr	r3, [pc, #192]	@ (8001d4c <BME280_ReadHumidity+0xfc>)
 8001c8c:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001c90:	4619      	mov	r1, r3
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	fb01 f303 	mul.w	r3, r1, r3
	v_x1_u32r = (((((hum_raw_sign << 14) - (((int32_t)CalibData.dig_H4) << 20) -
 8001c98:	1ad3      	subs	r3, r2, r3
		(((int32_t)CalibData.dig_H5) * v_x1_u32r)) + ((int32_t)16384)) >> 15) *
 8001c9a:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8001c9e:	13db      	asrs	r3, r3, #15
		(((((((v_x1_u32r * ((int32_t)CalibData.dig_H6)) >> 10) *
 8001ca0:	4a2a      	ldr	r2, [pc, #168]	@ (8001d4c <BME280_ReadHumidity+0xfc>)
 8001ca2:	f992 2022 	ldrsb.w	r2, [r2, #34]	@ 0x22
 8001ca6:	4611      	mov	r1, r2
 8001ca8:	687a      	ldr	r2, [r7, #4]
 8001caa:	fb01 f202 	mul.w	r2, r1, r2
 8001cae:	1292      	asrs	r2, r2, #10
		(((v_x1_u32r * ((int32_t)CalibData.dig_H3)) >> 11) + ((int32_t)32768))) >> 10) +
 8001cb0:	4926      	ldr	r1, [pc, #152]	@ (8001d4c <BME280_ReadHumidity+0xfc>)
 8001cb2:	7f09      	ldrb	r1, [r1, #28]
 8001cb4:	4608      	mov	r0, r1
 8001cb6:	6879      	ldr	r1, [r7, #4]
 8001cb8:	fb00 f101 	mul.w	r1, r0, r1
 8001cbc:	12c9      	asrs	r1, r1, #11
 8001cbe:	f501 4100 	add.w	r1, r1, #32768	@ 0x8000
		(((((((v_x1_u32r * ((int32_t)CalibData.dig_H6)) >> 10) *
 8001cc2:	fb01 f202 	mul.w	r2, r1, r2
		(((v_x1_u32r * ((int32_t)CalibData.dig_H3)) >> 11) + ((int32_t)32768))) >> 10) +
 8001cc6:	1292      	asrs	r2, r2, #10
 8001cc8:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
		((int32_t)2097152)) * ((int32_t)CalibData.dig_H2) + 8192) >> 14));
 8001ccc:	491f      	ldr	r1, [pc, #124]	@ (8001d4c <BME280_ReadHumidity+0xfc>)
 8001cce:	f9b1 101a 	ldrsh.w	r1, [r1, #26]
 8001cd2:	fb01 f202 	mul.w	r2, r1, r2
 8001cd6:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8001cda:	1392      	asrs	r2, r2, #14
	v_x1_u32r = (((((hum_raw_sign << 14) - (((int32_t)CalibData.dig_H4) << 20) -
 8001cdc:	fb02 f303 	mul.w	r3, r2, r3
 8001ce0:	607b      	str	r3, [r7, #4]
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	13db      	asrs	r3, r3, #15
 8001ce6:	687a      	ldr	r2, [r7, #4]
 8001ce8:	13d2      	asrs	r2, r2, #15
 8001cea:	fb02 f303 	mul.w	r3, r2, r3
 8001cee:	11db      	asrs	r3, r3, #7
		((int32_t)CalibData.dig_H1)) >> 4));
 8001cf0:	4a16      	ldr	r2, [pc, #88]	@ (8001d4c <BME280_ReadHumidity+0xfc>)
 8001cf2:	7e12      	ldrb	r2, [r2, #24]
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *
 8001cf4:	fb02 f303 	mul.w	r3, r2, r3
		((int32_t)CalibData.dig_H1)) >> 4));
 8001cf8:	111b      	asrs	r3, r3, #4
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *
 8001cfa:	687a      	ldr	r2, [r7, #4]
 8001cfc:	1ad3      	subs	r3, r2, r3
 8001cfe:	607b      	str	r3, [r7, #4]
	v_x1_u32r = (v_x1_u32r < 0) ? 0 : v_x1_u32r;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001d06:	607b      	str	r3, [r7, #4]
	v_x1_u32r = (v_x1_u32r > 419430400) ? 419430400 : v_x1_u32r;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	f1b3 5fc8 	cmp.w	r3, #419430400	@ 0x19000000
 8001d0e:	bfa8      	it	ge
 8001d10:	f04f 53c8 	movge.w	r3, #419430400	@ 0x19000000
 8001d14:	607b      	str	r3, [r7, #4]
	hum_float = (v_x1_u32r>>12);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	131b      	asrs	r3, r3, #12
 8001d1a:	ee07 3a90 	vmov	s15, r3
 8001d1e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d22:	edc7 7a03 	vstr	s15, [r7, #12]
	hum_float /= 1024.0f;
 8001d26:	ed97 7a03 	vldr	s14, [r7, #12]
 8001d2a:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8001d50 <BME280_ReadHumidity+0x100>
 8001d2e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d32:	edc7 7a03 	vstr	s15, [r7, #12]
  return hum_float;
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	ee07 3a90 	vmov	s15, r3
}
 8001d3c:	eeb0 0a67 	vmov.f32	s0, s15
 8001d40:	3710      	adds	r7, #16
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	20000230 	.word	0x20000230
 8001d4c:	2000020c 	.word	0x2000020c
 8001d50:	44800000 	.word	0x44800000
 8001d54:	00000000 	.word	0x00000000

08001d58 <BME280_ReadAltitude>:
//------------------------------------------------
float BME280_ReadAltitude(float seaLevel)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b084      	sub	sp, #16
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	ed87 0a01 	vstr	s0, [r7, #4]
  float att = 0.0f;
 8001d62:	f04f 0300 	mov.w	r3, #0
 8001d66:	60fb      	str	r3, [r7, #12]
	float atm = BME280_ReadPressure();
 8001d68:	f7ff fc5e 	bl	8001628 <BME280_ReadPressure>
 8001d6c:	ed87 0a02 	vstr	s0, [r7, #8]
	att = 44330.0 * (1.0 - pow(atm / seaLevel, 0.1903));
 8001d70:	ed97 7a02 	vldr	s14, [r7, #8]
 8001d74:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d78:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001d7c:	ee16 0a90 	vmov	r0, s13
 8001d80:	f7fe fbea 	bl	8000558 <__aeabi_f2d>
 8001d84:	4602      	mov	r2, r0
 8001d86:	460b      	mov	r3, r1
 8001d88:	ed9f 1b13 	vldr	d1, [pc, #76]	@ 8001dd8 <BME280_ReadAltitude+0x80>
 8001d8c:	ec43 2b10 	vmov	d0, r2, r3
 8001d90:	f00f f990 	bl	80110b4 <pow>
 8001d94:	ec53 2b10 	vmov	r2, r3, d0
 8001d98:	f04f 0000 	mov.w	r0, #0
 8001d9c:	4912      	ldr	r1, [pc, #72]	@ (8001de8 <BME280_ReadAltitude+0x90>)
 8001d9e:	f7fe fa7b 	bl	8000298 <__aeabi_dsub>
 8001da2:	4602      	mov	r2, r0
 8001da4:	460b      	mov	r3, r1
 8001da6:	4610      	mov	r0, r2
 8001da8:	4619      	mov	r1, r3
 8001daa:	a30d      	add	r3, pc, #52	@ (adr r3, 8001de0 <BME280_ReadAltitude+0x88>)
 8001dac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001db0:	f7fe fc2a 	bl	8000608 <__aeabi_dmul>
 8001db4:	4602      	mov	r2, r0
 8001db6:	460b      	mov	r3, r1
 8001db8:	4610      	mov	r0, r2
 8001dba:	4619      	mov	r1, r3
 8001dbc:	f7fe ff1c 	bl	8000bf8 <__aeabi_d2f>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	60fb      	str	r3, [r7, #12]
  return att;
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	ee07 3a90 	vmov	s15, r3
}
 8001dca:	eeb0 0a67 	vmov.f32	s0, s15
 8001dce:	3710      	adds	r7, #16
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	f3af 8000 	nop.w
 8001dd8:	1a36e2eb 	.word	0x1a36e2eb
 8001ddc:	3fc85bc0 	.word	0x3fc85bc0
 8001de0:	00000000 	.word	0x00000000
 8001de4:	40e5a540 	.word	0x40e5a540
 8001de8:	3ff00000 	.word	0x3ff00000

08001dec <BME280_Init>:
//------------------------------------------------
void BME280_Init(void)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	af00      	add	r7, sp, #0
  uint8_t value=0;
 8001df2:	2300      	movs	r3, #0
 8001df4:	71fb      	strb	r3, [r7, #7]
  uint32_t value32=0;
 8001df6:	2300      	movs	r3, #0
 8001df8:	603b      	str	r3, [r7, #0]
  LED_ON;
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	2120      	movs	r1, #32
 8001dfe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e02:	f003 fbf7 	bl	80055f4 <HAL_GPIO_WritePin>
	value = BME280_ReadReg(BME280_REG_ID);
 8001e06:	20d0      	movs	r0, #208	@ 0xd0
 8001e08:	f7ff f9e4 	bl	80011d4 <BME280_ReadReg>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	71fb      	strb	r3, [r7, #7]
//	sprintf(str1, "\r\n\r\nID: 0x%02X\r\n", value);
//	HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
	if(value !=BME280_ID)
 8001e10:	79fb      	ldrb	r3, [r7, #7]
 8001e12:	2b60      	cmp	r3, #96	@ 0x60
 8001e14:	d002      	beq.n	8001e1c <BME280_Init+0x30>
	{
		Error();
 8001e16:	f7ff f925 	bl	8001064 <Error>
		return;
 8001e1a:	e02d      	b.n	8001e78 <BME280_Init+0x8c>
	}
	BME280_WriteReg(BME280_REG_SOFTRESET,BME280_SOFTRESET_VALUE);
 8001e1c:	21b6      	movs	r1, #182	@ 0xb6
 8001e1e:	20e0      	movs	r0, #224	@ 0xe0
 8001e20:	f7ff f9c6 	bl	80011b0 <BME280_WriteReg>
	while (BME280_ReadStatus() & BME280_STATUS_IM_UPDATE) ;
 8001e24:	bf00      	nop
 8001e26:	f7ff fa47 	bl	80012b8 <BME280_ReadStatus>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	f003 0301 	and.w	r3, r3, #1
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d1f8      	bne.n	8001e26 <BME280_Init+0x3a>
	BME280_ReadCoefficients();
 8001e34:	f7ff fa50 	bl	80012d8 <BME280_ReadCoefficients>
	BME280_SetStandby(BME280_STBY_1000);
 8001e38:	20a0      	movs	r0, #160	@ 0xa0
 8001e3a:	f7ff fad9 	bl	80013f0 <BME280_SetStandby>
	BME280_SetFilter(BME280_FILTER_4);
 8001e3e:	2008      	movs	r0, #8
 8001e40:	f7ff faf5 	bl	800142e <BME280_SetFilter>
	BME280_SetOversamplingTemper(BME280_OSRS_T_x4);
 8001e44:	2060      	movs	r0, #96	@ 0x60
 8001e46:	f7ff fb11 	bl	800146c <BME280_SetOversamplingTemper>
	BME280_SetOversamplingPressure(BME280_OSRS_P_x2);
 8001e4a:	2008      	movs	r0, #8
 8001e4c:	f7ff fb2d 	bl	80014aa <BME280_SetOversamplingPressure>
	BME280_SetOversamplingHum(BME280_OSRS_H_x1);
 8001e50:	2001      	movs	r0, #1
 8001e52:	f7ff fb49 	bl	80014e8 <BME280_SetOversamplingHum>
	value32 = BME280_ReadReg(BME280_REG_CTRL_MEAS);
 8001e56:	20f4      	movs	r0, #244	@ 0xf4
 8001e58:	f7ff f9bc 	bl	80011d4 <BME280_ReadReg>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	603b      	str	r3, [r7, #0]
	value32 |= BME280_ReadReg(BME280_REG_CTRL_HUM) << 8;
 8001e60:	20f2      	movs	r0, #242	@ 0xf2
 8001e62:	f7ff f9b7 	bl	80011d4 <BME280_ReadReg>
 8001e66:	4603      	mov	r3, r0
 8001e68:	021b      	lsls	r3, r3, #8
 8001e6a:	461a      	mov	r2, r3
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	603b      	str	r3, [r7, #0]
//	sprintf(str1, "Temperature: %s\r\nPressure: %s\r\nHumidity: %s\r\n",
//		(value32 & BME280_OSRS_T_MSK) ? "ON" : "OFF",
//		(value32 & BME280_OSRS_P_MSK) ? "ON" : "OFF",
//		((value32 >> 8) & BME280_OSRS_H_MSK) ? "ON" : "OFF");
//	HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
	BME280_SetMode(BME280_MODE_NORMAL);
 8001e72:	2003      	movs	r0, #3
 8001e74:	f7ff fb61 	bl	800153a <BME280_SetMode>
}
 8001e78:	3708      	adds	r7, #8
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}
	...

08001e80 <pollKeypad>:

#include "Keypad.h"
#include "main.h"

Key pollKeypad()
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	af00      	add	r7, sp, #0
	// check left key
	if (HAL_GPIO_ReadPin(BTN_LEFT_GPIO_Port, BTN_LEFT_Pin) == GPIO_PIN_SET)
 8001e84:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001e88:	4818      	ldr	r0, [pc, #96]	@ (8001eec <pollKeypad+0x6c>)
 8001e8a:	f003 fb9b 	bl	80055c4 <HAL_GPIO_ReadPin>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2b01      	cmp	r3, #1
 8001e92:	d101      	bne.n	8001e98 <pollKeypad+0x18>
	{
		return Left;
 8001e94:	2303      	movs	r3, #3
 8001e96:	e026      	b.n	8001ee6 <pollKeypad+0x66>
	}

	// check up key
	if (HAL_GPIO_ReadPin(BTN_UP_GPIO_Port, BTN_UP_Pin) == GPIO_PIN_SET)
 8001e98:	2102      	movs	r1, #2
 8001e9a:	4814      	ldr	r0, [pc, #80]	@ (8001eec <pollKeypad+0x6c>)
 8001e9c:	f003 fb92 	bl	80055c4 <HAL_GPIO_ReadPin>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	2b01      	cmp	r3, #1
 8001ea4:	d101      	bne.n	8001eaa <pollKeypad+0x2a>
	{
		return Up;
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	e01d      	b.n	8001ee6 <pollKeypad+0x66>
	}

	// check middle key
	if (HAL_GPIO_ReadPin(BTN_MIDDLE_GPIO_Port, BTN_MIDDLE_Pin) == GPIO_PIN_SET)
 8001eaa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001eae:	480f      	ldr	r0, [pc, #60]	@ (8001eec <pollKeypad+0x6c>)
 8001eb0:	f003 fb88 	bl	80055c4 <HAL_GPIO_ReadPin>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b01      	cmp	r3, #1
 8001eb8:	d101      	bne.n	8001ebe <pollKeypad+0x3e>
	{
		return Middle;
 8001eba:	2305      	movs	r3, #5
 8001ebc:	e013      	b.n	8001ee6 <pollKeypad+0x66>
	}

	// check down key
	if (HAL_GPIO_ReadPin(BTN_DOWN_GPIO_Port, BTN_DOWN_Pin) == GPIO_PIN_SET)
 8001ebe:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001ec2:	480a      	ldr	r0, [pc, #40]	@ (8001eec <pollKeypad+0x6c>)
 8001ec4:	f003 fb7e 	bl	80055c4 <HAL_GPIO_ReadPin>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	2b01      	cmp	r3, #1
 8001ecc:	d101      	bne.n	8001ed2 <pollKeypad+0x52>
	{
		return Down;
 8001ece:	2302      	movs	r3, #2
 8001ed0:	e009      	b.n	8001ee6 <pollKeypad+0x66>
	}

	// check right key
	if (HAL_GPIO_ReadPin(BTN_RIGHT_GPIO_Port, BTN_RIGHT_Pin) == GPIO_PIN_SET)
 8001ed2:	2104      	movs	r1, #4
 8001ed4:	4805      	ldr	r0, [pc, #20]	@ (8001eec <pollKeypad+0x6c>)
 8001ed6:	f003 fb75 	bl	80055c4 <HAL_GPIO_ReadPin>
 8001eda:	4603      	mov	r3, r0
 8001edc:	2b01      	cmp	r3, #1
 8001ede:	d101      	bne.n	8001ee4 <pollKeypad+0x64>
	{
		return Right;
 8001ee0:	2304      	movs	r3, #4
 8001ee2:	e000      	b.n	8001ee6 <pollKeypad+0x66>
	}

	return None;
 8001ee4:	2300      	movs	r3, #0
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	48000400 	.word	0x48000400

08001ef0 <MX_ADC2_Init>:

ADC_HandleTypeDef hadc2;

/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b086      	sub	sp, #24
 8001ef4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001ef6:	463b      	mov	r3, r7
 8001ef8:	2200      	movs	r2, #0
 8001efa:	601a      	str	r2, [r3, #0]
 8001efc:	605a      	str	r2, [r3, #4]
 8001efe:	609a      	str	r2, [r3, #8]
 8001f00:	60da      	str	r2, [r3, #12]
 8001f02:	611a      	str	r2, [r3, #16]
 8001f04:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001f06:	4b27      	ldr	r3, [pc, #156]	@ (8001fa4 <MX_ADC2_Init+0xb4>)
 8001f08:	4a27      	ldr	r2, [pc, #156]	@ (8001fa8 <MX_ADC2_Init+0xb8>)
 8001f0a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001f0c:	4b25      	ldr	r3, [pc, #148]	@ (8001fa4 <MX_ADC2_Init+0xb4>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001f12:	4b24      	ldr	r3, [pc, #144]	@ (8001fa4 <MX_ADC2_Init+0xb4>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001f18:	4b22      	ldr	r3, [pc, #136]	@ (8001fa4 <MX_ADC2_Init+0xb4>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001f1e:	4b21      	ldr	r3, [pc, #132]	@ (8001fa4 <MX_ADC2_Init+0xb4>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001f24:	4b1f      	ldr	r3, [pc, #124]	@ (8001fa4 <MX_ADC2_Init+0xb4>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001f2c:	4b1d      	ldr	r3, [pc, #116]	@ (8001fa4 <MX_ADC2_Init+0xb4>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001f32:	4b1c      	ldr	r3, [pc, #112]	@ (8001fa4 <MX_ADC2_Init+0xb4>)
 8001f34:	2201      	movs	r2, #1
 8001f36:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001f38:	4b1a      	ldr	r3, [pc, #104]	@ (8001fa4 <MX_ADC2_Init+0xb4>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001f3e:	4b19      	ldr	r3, [pc, #100]	@ (8001fa4 <MX_ADC2_Init+0xb4>)
 8001f40:	2201      	movs	r2, #1
 8001f42:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001f44:	4b17      	ldr	r3, [pc, #92]	@ (8001fa4 <MX_ADC2_Init+0xb4>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001f4c:	4b15      	ldr	r3, [pc, #84]	@ (8001fa4 <MX_ADC2_Init+0xb4>)
 8001f4e:	2204      	movs	r2, #4
 8001f50:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001f52:	4b14      	ldr	r3, [pc, #80]	@ (8001fa4 <MX_ADC2_Init+0xb4>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001f58:	4b12      	ldr	r3, [pc, #72]	@ (8001fa4 <MX_ADC2_Init+0xb4>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001f5e:	4811      	ldr	r0, [pc, #68]	@ (8001fa4 <MX_ADC2_Init+0xb4>)
 8001f60:	f001 ff92 	bl	8003e88 <HAL_ADC_Init>
 8001f64:	4603      	mov	r3, r0
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d001      	beq.n	8001f6e <MX_ADC2_Init+0x7e>
  {
    Error_Handler();
 8001f6a:	f001 f8ff 	bl	800316c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001f72:	2301      	movs	r3, #1
 8001f74:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001f76:	2300      	movs	r3, #0
 8001f78:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001f82:	2300      	movs	r3, #0
 8001f84:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001f86:	463b      	mov	r3, r7
 8001f88:	4619      	mov	r1, r3
 8001f8a:	4806      	ldr	r0, [pc, #24]	@ (8001fa4 <MX_ADC2_Init+0xb4>)
 8001f8c:	f002 fc44 	bl	8004818 <HAL_ADC_ConfigChannel>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d001      	beq.n	8001f9a <MX_ADC2_Init+0xaa>
  {
    Error_Handler();
 8001f96:	f001 f8e9 	bl	800316c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001f9a:	bf00      	nop
 8001f9c:	3718      	adds	r7, #24
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	20000234 	.word	0x20000234
 8001fa8:	50000100 	.word	0x50000100

08001fac <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b08a      	sub	sp, #40	@ 0x28
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fb4:	f107 0314 	add.w	r3, r7, #20
 8001fb8:	2200      	movs	r2, #0
 8001fba:	601a      	str	r2, [r3, #0]
 8001fbc:	605a      	str	r2, [r3, #4]
 8001fbe:	609a      	str	r2, [r3, #8]
 8001fc0:	60da      	str	r2, [r3, #12]
 8001fc2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC2)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a15      	ldr	r2, [pc, #84]	@ (8002020 <HAL_ADC_MspInit+0x74>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d124      	bne.n	8002018 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* ADC2 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001fce:	4b15      	ldr	r3, [pc, #84]	@ (8002024 <HAL_ADC_MspInit+0x78>)
 8001fd0:	695b      	ldr	r3, [r3, #20]
 8001fd2:	4a14      	ldr	r2, [pc, #80]	@ (8002024 <HAL_ADC_MspInit+0x78>)
 8001fd4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fd8:	6153      	str	r3, [r2, #20]
 8001fda:	4b12      	ldr	r3, [pc, #72]	@ (8002024 <HAL_ADC_MspInit+0x78>)
 8001fdc:	695b      	ldr	r3, [r3, #20]
 8001fde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fe2:	613b      	str	r3, [r7, #16]
 8001fe4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fe6:	4b0f      	ldr	r3, [pc, #60]	@ (8002024 <HAL_ADC_MspInit+0x78>)
 8001fe8:	695b      	ldr	r3, [r3, #20]
 8001fea:	4a0e      	ldr	r2, [pc, #56]	@ (8002024 <HAL_ADC_MspInit+0x78>)
 8001fec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ff0:	6153      	str	r3, [r2, #20]
 8001ff2:	4b0c      	ldr	r3, [pc, #48]	@ (8002024 <HAL_ADC_MspInit+0x78>)
 8001ff4:	695b      	ldr	r3, [r3, #20]
 8001ff6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ffa:	60fb      	str	r3, [r7, #12]
 8001ffc:	68fb      	ldr	r3, [r7, #12]
    /**ADC2 GPIO Configuration
    PA4     ------> ADC2_IN1
    */
    GPIO_InitStruct.Pin = BATT_ADC_Pin;
 8001ffe:	2310      	movs	r3, #16
 8002000:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002002:	2303      	movs	r3, #3
 8002004:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002006:	2300      	movs	r3, #0
 8002008:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(BATT_ADC_GPIO_Port, &GPIO_InitStruct);
 800200a:	f107 0314 	add.w	r3, r7, #20
 800200e:	4619      	mov	r1, r3
 8002010:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002014:	f003 f94c 	bl	80052b0 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8002018:	bf00      	nop
 800201a:	3728      	adds	r7, #40	@ 0x28
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}
 8002020:	50000100 	.word	0x50000100
 8002024:	40021000 	.word	0x40021000

08002028 <DS3231_Init>:

/**
 * @brief Initializes the DS3231 module. Set clock halt bit to 0 to start timing.
 * @param hi2c User I2C handle pointer.
 */
void DS3231_Init(I2C_HandleTypeDef *hi2c) {
 8002028:	b580      	push	{r7, lr}
 800202a:	b082      	sub	sp, #8
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
	_ds3231_ui2c = hi2c;
 8002030:	4a09      	ldr	r2, [pc, #36]	@ (8002058 <DS3231_Init+0x30>)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	6013      	str	r3, [r2, #0]
	DS3231_EnableAlarm1(DS3231_DISABLED);
 8002036:	2000      	movs	r0, #0
 8002038:	f000 f8a9 	bl	800218e <DS3231_EnableAlarm1>
	DS3231_EnableAlarm2(DS3231_DISABLED);
 800203c:	2000      	movs	r0, #0
 800203e:	f000 f86d 	bl	800211c <DS3231_EnableAlarm2>
	DS3231_ClearAlarm1Flag();
 8002042:	f000 f8c6 	bl	80021d2 <DS3231_ClearAlarm1Flag>
	DS3231_ClearAlarm2Flag();
 8002046:	f000 f88c 	bl	8002162 <DS3231_ClearAlarm2Flag>
	DS3231_SetInterruptMode(DS3231_ALARM_INTERRUPT);
 800204a:	2001      	movs	r0, #1
 800204c:	f000 f846 	bl	80020dc <DS3231_SetInterruptMode>
}
 8002050:	bf00      	nop
 8002052:	3708      	adds	r7, #8
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}
 8002058:	20000284 	.word	0x20000284

0800205c <DS3231_SetRegByte>:
/**
 * @brief Set the byte in the designated DS3231 register to value.
 * @param regAddr Register address to write.
 * @param val Value to set, 0 to 255.
 */
void DS3231_SetRegByte(uint8_t regAddr, uint8_t val) {
 800205c:	b580      	push	{r7, lr}
 800205e:	b086      	sub	sp, #24
 8002060:	af02      	add	r7, sp, #8
 8002062:	4603      	mov	r3, r0
 8002064:	460a      	mov	r2, r1
 8002066:	71fb      	strb	r3, [r7, #7]
 8002068:	4613      	mov	r3, r2
 800206a:	71bb      	strb	r3, [r7, #6]
	uint8_t bytes[2] = { regAddr, val };
 800206c:	79fb      	ldrb	r3, [r7, #7]
 800206e:	733b      	strb	r3, [r7, #12]
 8002070:	79bb      	ldrb	r3, [r7, #6]
 8002072:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(_ds3231_ui2c, DS3231_I2C_ADDR << 1, bytes, 2, DS3231_TIMEOUT);
 8002074:	4b07      	ldr	r3, [pc, #28]	@ (8002094 <DS3231_SetRegByte+0x38>)
 8002076:	6818      	ldr	r0, [r3, #0]
 8002078:	f107 020c 	add.w	r2, r7, #12
 800207c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002080:	9300      	str	r3, [sp, #0]
 8002082:	2302      	movs	r3, #2
 8002084:	21d0      	movs	r1, #208	@ 0xd0
 8002086:	f003 fb83 	bl	8005790 <HAL_I2C_Master_Transmit>
}
 800208a:	bf00      	nop
 800208c:	3710      	adds	r7, #16
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	20000284 	.word	0x20000284

08002098 <DS3231_GetRegByte>:
/**
 * @brief Gets the byte in the designated DS3231 register.
 * @param regAddr Register address to read.
 * @return Value stored in the register, 0 to 255.
 */
uint8_t DS3231_GetRegByte(uint8_t regAddr) {
 8002098:	b580      	push	{r7, lr}
 800209a:	b086      	sub	sp, #24
 800209c:	af02      	add	r7, sp, #8
 800209e:	4603      	mov	r3, r0
 80020a0:	71fb      	strb	r3, [r7, #7]
	uint8_t val;
	HAL_I2C_Master_Transmit(_ds3231_ui2c, DS3231_I2C_ADDR << 1, &regAddr, 1, DS3231_TIMEOUT);
 80020a2:	4b0d      	ldr	r3, [pc, #52]	@ (80020d8 <DS3231_GetRegByte+0x40>)
 80020a4:	6818      	ldr	r0, [r3, #0]
 80020a6:	1dfa      	adds	r2, r7, #7
 80020a8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80020ac:	9300      	str	r3, [sp, #0]
 80020ae:	2301      	movs	r3, #1
 80020b0:	21d0      	movs	r1, #208	@ 0xd0
 80020b2:	f003 fb6d 	bl	8005790 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(_ds3231_ui2c, DS3231_I2C_ADDR << 1, &val, 1, DS3231_TIMEOUT);
 80020b6:	4b08      	ldr	r3, [pc, #32]	@ (80020d8 <DS3231_GetRegByte+0x40>)
 80020b8:	6818      	ldr	r0, [r3, #0]
 80020ba:	f107 020f 	add.w	r2, r7, #15
 80020be:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80020c2:	9300      	str	r3, [sp, #0]
 80020c4:	2301      	movs	r3, #1
 80020c6:	21d0      	movs	r1, #208	@ 0xd0
 80020c8:	f003 fc7a 	bl	80059c0 <HAL_I2C_Master_Receive>
	return val;
 80020cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	3710      	adds	r7, #16
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}
 80020d6:	bf00      	nop
 80020d8:	20000284 	.word	0x20000284

080020dc <DS3231_SetInterruptMode>:

/**
 * @brief Set the interrupt mode to either alarm interrupt or square wave interrupt.
 * @param mode Interrupt mode to set, DS3231_ALARM_INTERRUPT or DS3231_SQUARE_WAVE_INTERRUPT.
 */
void DS3231_SetInterruptMode(DS3231_InterruptMode mode){
 80020dc:	b580      	push	{r7, lr}
 80020de:	b084      	sub	sp, #16
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	4603      	mov	r3, r0
 80020e4:	71fb      	strb	r3, [r7, #7]
	uint8_t control = DS3231_GetRegByte(DS3231_REG_CONTROL);
 80020e6:	200e      	movs	r0, #14
 80020e8:	f7ff ffd6 	bl	8002098 <DS3231_GetRegByte>
 80020ec:	4603      	mov	r3, r0
 80020ee:	73fb      	strb	r3, [r7, #15]
	DS3231_SetRegByte(DS3231_REG_CONTROL, (control & 0xfb) | ((mode & 0x01) << DS3231_INTCN));
 80020f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020f4:	f023 0304 	bic.w	r3, r3, #4
 80020f8:	b25a      	sxtb	r2, r3
 80020fa:	79fb      	ldrb	r3, [r7, #7]
 80020fc:	009b      	lsls	r3, r3, #2
 80020fe:	b25b      	sxtb	r3, r3
 8002100:	f003 0304 	and.w	r3, r3, #4
 8002104:	b25b      	sxtb	r3, r3
 8002106:	4313      	orrs	r3, r2
 8002108:	b25b      	sxtb	r3, r3
 800210a:	b2db      	uxtb	r3, r3
 800210c:	4619      	mov	r1, r3
 800210e:	200e      	movs	r0, #14
 8002110:	f7ff ffa4 	bl	800205c <DS3231_SetRegByte>
}
 8002114:	bf00      	nop
 8002116:	3710      	adds	r7, #16
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}

0800211c <DS3231_EnableAlarm2>:

/**
 * @brief Enables alarm 2.
 * @param enable Enable, DS3231_ENABLED or DS3231_DISABLED.
 */
void DS3231_EnableAlarm2(DS3231_State enable){
 800211c:	b580      	push	{r7, lr}
 800211e:	b084      	sub	sp, #16
 8002120:	af00      	add	r7, sp, #0
 8002122:	4603      	mov	r3, r0
 8002124:	71fb      	strb	r3, [r7, #7]
	uint8_t control = DS3231_GetRegByte(DS3231_REG_CONTROL);
 8002126:	200e      	movs	r0, #14
 8002128:	f7ff ffb6 	bl	8002098 <DS3231_GetRegByte>
 800212c:	4603      	mov	r3, r0
 800212e:	73fb      	strb	r3, [r7, #15]
	DS3231_SetRegByte(DS3231_REG_CONTROL, (control & 0xfd) | ((enable & 0x01) << DS3231_A2IE));
 8002130:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002134:	f023 0302 	bic.w	r3, r3, #2
 8002138:	b25a      	sxtb	r2, r3
 800213a:	79fb      	ldrb	r3, [r7, #7]
 800213c:	005b      	lsls	r3, r3, #1
 800213e:	b25b      	sxtb	r3, r3
 8002140:	f003 0302 	and.w	r3, r3, #2
 8002144:	b25b      	sxtb	r3, r3
 8002146:	4313      	orrs	r3, r2
 8002148:	b25b      	sxtb	r3, r3
 800214a:	b2db      	uxtb	r3, r3
 800214c:	4619      	mov	r1, r3
 800214e:	200e      	movs	r0, #14
 8002150:	f7ff ff84 	bl	800205c <DS3231_SetRegByte>
	DS3231_SetInterruptMode(DS3231_ALARM_INTERRUPT);
 8002154:	2001      	movs	r0, #1
 8002156:	f7ff ffc1 	bl	80020dc <DS3231_SetInterruptMode>
}
 800215a:	bf00      	nop
 800215c:	3710      	adds	r7, #16
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}

08002162 <DS3231_ClearAlarm2Flag>:

/**
 * @brief Clears alarm 2 matched flag. Matched flags must be cleared before the next match or the next interrupt will be masked.
 */
void DS3231_ClearAlarm2Flag(){
 8002162:	b580      	push	{r7, lr}
 8002164:	b082      	sub	sp, #8
 8002166:	af00      	add	r7, sp, #0
	uint8_t status = DS3231_GetRegByte(DS3231_REG_STATUS) & 0xfd;
 8002168:	200f      	movs	r0, #15
 800216a:	f7ff ff95 	bl	8002098 <DS3231_GetRegByte>
 800216e:	4603      	mov	r3, r0
 8002170:	f023 0302 	bic.w	r3, r3, #2
 8002174:	71fb      	strb	r3, [r7, #7]
	DS3231_SetRegByte(DS3231_REG_STATUS, status & ~(0x01 << DS3231_A2F));
 8002176:	79fb      	ldrb	r3, [r7, #7]
 8002178:	f023 0302 	bic.w	r3, r3, #2
 800217c:	b2db      	uxtb	r3, r3
 800217e:	4619      	mov	r1, r3
 8002180:	200f      	movs	r0, #15
 8002182:	f7ff ff6b 	bl	800205c <DS3231_SetRegByte>
}
 8002186:	bf00      	nop
 8002188:	3708      	adds	r7, #8
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}

0800218e <DS3231_EnableAlarm1>:

/**
 * @brief Enables alarm 1.
 * @param enable Enable, DS3231_ENABLED or DS3231_DISABLED.
 */
void DS3231_EnableAlarm1(DS3231_State enable){
 800218e:	b580      	push	{r7, lr}
 8002190:	b084      	sub	sp, #16
 8002192:	af00      	add	r7, sp, #0
 8002194:	4603      	mov	r3, r0
 8002196:	71fb      	strb	r3, [r7, #7]
	uint8_t control = DS3231_GetRegByte(DS3231_REG_CONTROL);
 8002198:	200e      	movs	r0, #14
 800219a:	f7ff ff7d 	bl	8002098 <DS3231_GetRegByte>
 800219e:	4603      	mov	r3, r0
 80021a0:	73fb      	strb	r3, [r7, #15]
	DS3231_SetRegByte(DS3231_REG_CONTROL, (control & 0xfe) | ((enable & 0x01) << DS3231_A1IE));
 80021a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021a6:	f023 0301 	bic.w	r3, r3, #1
 80021aa:	b25a      	sxtb	r2, r3
 80021ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021b0:	f003 0301 	and.w	r3, r3, #1
 80021b4:	b25b      	sxtb	r3, r3
 80021b6:	4313      	orrs	r3, r2
 80021b8:	b25b      	sxtb	r3, r3
 80021ba:	b2db      	uxtb	r3, r3
 80021bc:	4619      	mov	r1, r3
 80021be:	200e      	movs	r0, #14
 80021c0:	f7ff ff4c 	bl	800205c <DS3231_SetRegByte>
	DS3231_SetInterruptMode(DS3231_ALARM_INTERRUPT);
 80021c4:	2001      	movs	r0, #1
 80021c6:	f7ff ff89 	bl	80020dc <DS3231_SetInterruptMode>
}
 80021ca:	bf00      	nop
 80021cc:	3710      	adds	r7, #16
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}

080021d2 <DS3231_ClearAlarm1Flag>:

/**
 * @brief Clears alarm 1 matched flag. Matched flags must be cleared before the next match or the next interrupt will be masked.
 */
void DS3231_ClearAlarm1Flag(){
 80021d2:	b580      	push	{r7, lr}
 80021d4:	b082      	sub	sp, #8
 80021d6:	af00      	add	r7, sp, #0
	uint8_t status = DS3231_GetRegByte(DS3231_REG_STATUS) & 0xfe;
 80021d8:	200f      	movs	r0, #15
 80021da:	f7ff ff5d 	bl	8002098 <DS3231_GetRegByte>
 80021de:	4603      	mov	r3, r0
 80021e0:	f023 0301 	bic.w	r3, r3, #1
 80021e4:	71fb      	strb	r3, [r7, #7]
	DS3231_SetRegByte(DS3231_REG_STATUS, status & ~(0x01 << DS3231_A1F));
 80021e6:	79fb      	ldrb	r3, [r7, #7]
 80021e8:	f023 0301 	bic.w	r3, r3, #1
 80021ec:	b2db      	uxtb	r3, r3
 80021ee:	4619      	mov	r1, r3
 80021f0:	200f      	movs	r0, #15
 80021f2:	f7ff ff33 	bl	800205c <DS3231_SetRegByte>
}
 80021f6:	bf00      	nop
 80021f8:	3708      	adds	r7, #8
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}

080021fe <DS3231_GetDate>:

/**
 * @brief Gets the current day of month.
 * @return Day of month, 1 to 31.
 */
uint8_t DS3231_GetDate(void) {
 80021fe:	b580      	push	{r7, lr}
 8002200:	af00      	add	r7, sp, #0
	return DS3231_DecodeBCD(DS3231_GetRegByte(DS3231_REG_DATE));
 8002202:	2004      	movs	r0, #4
 8002204:	f7ff ff48 	bl	8002098 <DS3231_GetRegByte>
 8002208:	4603      	mov	r3, r0
 800220a:	4618      	mov	r0, r3
 800220c:	f000 f85e 	bl	80022cc <DS3231_DecodeBCD>
 8002210:	4603      	mov	r3, r0
}
 8002212:	4618      	mov	r0, r3
 8002214:	bd80      	pop	{r7, pc}

08002216 <DS3231_GetMonth>:

/**
 * @brief Gets the current month.
 * @return Month, 1 to 12.
 */
uint8_t DS3231_GetMonth(void) {
 8002216:	b580      	push	{r7, lr}
 8002218:	af00      	add	r7, sp, #0
	return DS3231_DecodeBCD(DS3231_GetRegByte(DS3231_REG_MONTH) & 0x7f);
 800221a:	2005      	movs	r0, #5
 800221c:	f7ff ff3c 	bl	8002098 <DS3231_GetRegByte>
 8002220:	4603      	mov	r3, r0
 8002222:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002226:	b2db      	uxtb	r3, r3
 8002228:	4618      	mov	r0, r3
 800222a:	f000 f84f 	bl	80022cc <DS3231_DecodeBCD>
 800222e:	4603      	mov	r3, r0
}
 8002230:	4618      	mov	r0, r3
 8002232:	bd80      	pop	{r7, pc}

08002234 <DS3231_GetYear>:

/**
 * @brief Gets the current year.
 * @return Year, 2000 to 2199.
 */
uint16_t DS3231_GetYear(void) {
 8002234:	b580      	push	{r7, lr}
 8002236:	b082      	sub	sp, #8
 8002238:	af00      	add	r7, sp, #0
	uint8_t decYear = DS3231_DecodeBCD(DS3231_GetRegByte(DS3231_REG_YEAR));
 800223a:	2006      	movs	r0, #6
 800223c:	f7ff ff2c 	bl	8002098 <DS3231_GetRegByte>
 8002240:	4603      	mov	r3, r0
 8002242:	4618      	mov	r0, r3
 8002244:	f000 f842 	bl	80022cc <DS3231_DecodeBCD>
 8002248:	4603      	mov	r3, r0
 800224a:	71fb      	strb	r3, [r7, #7]
	uint16_t century = (DS3231_GetRegByte(DS3231_REG_MONTH) >> DS3231_CENTURY) * 100 + 2000;
 800224c:	2005      	movs	r0, #5
 800224e:	f7ff ff23 	bl	8002098 <DS3231_GetRegByte>
 8002252:	4603      	mov	r3, r0
 8002254:	09db      	lsrs	r3, r3, #7
 8002256:	b2db      	uxtb	r3, r3
 8002258:	461a      	mov	r2, r3
 800225a:	0092      	lsls	r2, r2, #2
 800225c:	4413      	add	r3, r2
 800225e:	461a      	mov	r2, r3
 8002260:	0091      	lsls	r1, r2, #2
 8002262:	461a      	mov	r2, r3
 8002264:	460b      	mov	r3, r1
 8002266:	4413      	add	r3, r2
 8002268:	009b      	lsls	r3, r3, #2
 800226a:	b29b      	uxth	r3, r3
 800226c:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8002270:	80bb      	strh	r3, [r7, #4]
	return century + decYear;
 8002272:	79fb      	ldrb	r3, [r7, #7]
 8002274:	b29a      	uxth	r2, r3
 8002276:	88bb      	ldrh	r3, [r7, #4]
 8002278:	4413      	add	r3, r2
 800227a:	b29b      	uxth	r3, r3
}
 800227c:	4618      	mov	r0, r3
 800227e:	3708      	adds	r7, #8
 8002280:	46bd      	mov	sp, r7
 8002282:	bd80      	pop	{r7, pc}

08002284 <DS3231_GetHour>:

/**
 * @brief Gets the current hour in 24h format.
 * @return Hour in 24h format, 0 to 23.
 */
uint8_t DS3231_GetHour(void) {
 8002284:	b580      	push	{r7, lr}
 8002286:	af00      	add	r7, sp, #0
	return DS3231_DecodeBCD(DS3231_GetRegByte(DS3231_REG_HOUR));
 8002288:	2002      	movs	r0, #2
 800228a:	f7ff ff05 	bl	8002098 <DS3231_GetRegByte>
 800228e:	4603      	mov	r3, r0
 8002290:	4618      	mov	r0, r3
 8002292:	f000 f81b 	bl	80022cc <DS3231_DecodeBCD>
 8002296:	4603      	mov	r3, r0
}
 8002298:	4618      	mov	r0, r3
 800229a:	bd80      	pop	{r7, pc}

0800229c <DS3231_GetMinute>:

/**
 * @brief Gets the current minute.
 * @return Minute, 0 to 59.
 */
uint8_t DS3231_GetMinute(void) {
 800229c:	b580      	push	{r7, lr}
 800229e:	af00      	add	r7, sp, #0
	return DS3231_DecodeBCD(DS3231_GetRegByte(DS3231_REG_MINUTE));
 80022a0:	2001      	movs	r0, #1
 80022a2:	f7ff fef9 	bl	8002098 <DS3231_GetRegByte>
 80022a6:	4603      	mov	r3, r0
 80022a8:	4618      	mov	r0, r3
 80022aa:	f000 f80f 	bl	80022cc <DS3231_DecodeBCD>
 80022ae:	4603      	mov	r3, r0
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	bd80      	pop	{r7, pc}

080022b4 <DS3231_GetSecond>:

/**
 * @brief Gets the current second. Clock halt bit not included.
 * @return Second, 0 to 59.
 */
uint8_t DS3231_GetSecond(void) {
 80022b4:	b580      	push	{r7, lr}
 80022b6:	af00      	add	r7, sp, #0
	return DS3231_DecodeBCD(DS3231_GetRegByte(DS3231_REG_SECOND));
 80022b8:	2000      	movs	r0, #0
 80022ba:	f7ff feed 	bl	8002098 <DS3231_GetRegByte>
 80022be:	4603      	mov	r3, r0
 80022c0:	4618      	mov	r0, r3
 80022c2:	f000 f803 	bl	80022cc <DS3231_DecodeBCD>
 80022c6:	4603      	mov	r3, r0
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	bd80      	pop	{r7, pc}

080022cc <DS3231_DecodeBCD>:
/**
 * @brief Decodes the raw binary value stored in registers to decimal format.
 * @param bin Binary-coded decimal value retrieved from register, 0 to 255.
 * @return Decoded decimal value.
 */
uint8_t DS3231_DecodeBCD(uint8_t bin) {
 80022cc:	b480      	push	{r7}
 80022ce:	b083      	sub	sp, #12
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	4603      	mov	r3, r0
 80022d4:	71fb      	strb	r3, [r7, #7]
	return (((bin & 0xf0) >> 4) * 10) + (bin & 0x0f);
 80022d6:	79fb      	ldrb	r3, [r7, #7]
 80022d8:	091b      	lsrs	r3, r3, #4
 80022da:	b2db      	uxtb	r3, r3
 80022dc:	461a      	mov	r2, r3
 80022de:	0092      	lsls	r2, r2, #2
 80022e0:	4413      	add	r3, r2
 80022e2:	005b      	lsls	r3, r3, #1
 80022e4:	b2da      	uxtb	r2, r3
 80022e6:	79fb      	ldrb	r3, [r7, #7]
 80022e8:	f003 030f 	and.w	r3, r3, #15
 80022ec:	b2db      	uxtb	r3, r3
 80022ee:	4413      	add	r3, r2
 80022f0:	b2db      	uxtb	r3, r3
}
 80022f2:	4618      	mov	r0, r3
 80022f4:	370c      	adds	r7, #12
 80022f6:	46bd      	mov	sp, r7
 80022f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fc:	4770      	bx	lr
	...

08002300 <MX_FREERTOS_Init>:
 * @brief  FreeRTOS initialization
 * @param  None
 * @retval None
 */
void MX_FREERTOS_Init(void)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	af00      	add	r7, sp, #0
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* creation of readBattVoltage */
	readBattVoltageHandle = osThreadNew(StartReadBattVoltageTask, NULL, &readBattVoltage_attributes);
 8002304:	4a18      	ldr	r2, [pc, #96]	@ (8002368 <MX_FREERTOS_Init+0x68>)
 8002306:	2100      	movs	r1, #0
 8002308:	4818      	ldr	r0, [pc, #96]	@ (800236c <MX_FREERTOS_Init+0x6c>)
 800230a:	f007 fcc1 	bl	8009c90 <osThreadNew>
 800230e:	4603      	mov	r3, r0
 8002310:	4a17      	ldr	r2, [pc, #92]	@ (8002370 <MX_FREERTOS_Init+0x70>)
 8002312:	6013      	str	r3, [r2, #0]

	/* creation of renderUI */
	renderUIHandle = osThreadNew(StartRenderUITask, NULL, &renderUI_attributes);
 8002314:	4a17      	ldr	r2, [pc, #92]	@ (8002374 <MX_FREERTOS_Init+0x74>)
 8002316:	2100      	movs	r1, #0
 8002318:	4817      	ldr	r0, [pc, #92]	@ (8002378 <MX_FREERTOS_Init+0x78>)
 800231a:	f007 fcb9 	bl	8009c90 <osThreadNew>
 800231e:	4603      	mov	r3, r0
 8002320:	4a16      	ldr	r2, [pc, #88]	@ (800237c <MX_FREERTOS_Init+0x7c>)
 8002322:	6013      	str	r3, [r2, #0]

	/* creation of pollKeypad */
	pollKeypadHandle = osThreadNew(StartPollKeypadTask, NULL, &pollKeypad_attributes);
 8002324:	4a16      	ldr	r2, [pc, #88]	@ (8002380 <MX_FREERTOS_Init+0x80>)
 8002326:	2100      	movs	r1, #0
 8002328:	4816      	ldr	r0, [pc, #88]	@ (8002384 <MX_FREERTOS_Init+0x84>)
 800232a:	f007 fcb1 	bl	8009c90 <osThreadNew>
 800232e:	4603      	mov	r3, r0
 8002330:	4a15      	ldr	r2, [pc, #84]	@ (8002388 <MX_FREERTOS_Init+0x88>)
 8002332:	6013      	str	r3, [r2, #0]

	/* creation of readBMEValues */
	readBMEValuesHandle = osThreadNew(StartReadBMEValuesTask, NULL, &readBMEValues_attributes);
 8002334:	4a15      	ldr	r2, [pc, #84]	@ (800238c <MX_FREERTOS_Init+0x8c>)
 8002336:	2100      	movs	r1, #0
 8002338:	4815      	ldr	r0, [pc, #84]	@ (8002390 <MX_FREERTOS_Init+0x90>)
 800233a:	f007 fca9 	bl	8009c90 <osThreadNew>
 800233e:	4603      	mov	r3, r0
 8002340:	4a14      	ldr	r2, [pc, #80]	@ (8002394 <MX_FREERTOS_Init+0x94>)
 8002342:	6013      	str	r3, [r2, #0]

	/* creation of readDateTime */
	readDateTimeHandle = osThreadNew(StartReadDateTimeTask, NULL, &readDateTime_attributes);
 8002344:	4a14      	ldr	r2, [pc, #80]	@ (8002398 <MX_FREERTOS_Init+0x98>)
 8002346:	2100      	movs	r1, #0
 8002348:	4814      	ldr	r0, [pc, #80]	@ (800239c <MX_FREERTOS_Init+0x9c>)
 800234a:	f007 fca1 	bl	8009c90 <osThreadNew>
 800234e:	4603      	mov	r3, r0
 8002350:	4a13      	ldr	r2, [pc, #76]	@ (80023a0 <MX_FREERTOS_Init+0xa0>)
 8002352:	6013      	str	r3, [r2, #0]

	/* creation of blinkStatusLED */
	blinkStatusLEDHandle = osThreadNew(StartBlinkStatusLEDTask, NULL, &blinkStatusLED_attributes);
 8002354:	4a13      	ldr	r2, [pc, #76]	@ (80023a4 <MX_FREERTOS_Init+0xa4>)
 8002356:	2100      	movs	r1, #0
 8002358:	4813      	ldr	r0, [pc, #76]	@ (80023a8 <MX_FREERTOS_Init+0xa8>)
 800235a:	f007 fc99 	bl	8009c90 <osThreadNew>
 800235e:	4603      	mov	r3, r0
 8002360:	4a12      	ldr	r2, [pc, #72]	@ (80023ac <MX_FREERTOS_Init+0xac>)
 8002362:	6013      	str	r3, [r2, #0]

	/* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
	/* USER CODE END RTOS_EVENTS */

}
 8002364:	bf00      	nop
 8002366:	bd80      	pop	{r7, pc}
 8002368:	080120e0 	.word	0x080120e0
 800236c:	080023b1 	.word	0x080023b1
 8002370:	20000328 	.word	0x20000328
 8002374:	08012104 	.word	0x08012104
 8002378:	0800246d 	.word	0x0800246d
 800237c:	2000032c 	.word	0x2000032c
 8002380:	08012128 	.word	0x08012128
 8002384:	08002571 	.word	0x08002571
 8002388:	20000330 	.word	0x20000330
 800238c:	0801214c 	.word	0x0801214c
 8002390:	080025b1 	.word	0x080025b1
 8002394:	20000334 	.word	0x20000334
 8002398:	08012170 	.word	0x08012170
 800239c:	08002639 	.word	0x08002639
 80023a0:	20000338 	.word	0x20000338
 80023a4:	08012194 	.word	0x08012194
 80023a8:	08002699 	.word	0x08002699
 80023ac:	2000033c 	.word	0x2000033c

080023b0 <StartReadBattVoltageTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartReadBattVoltageTask */
void StartReadBattVoltageTask(void *argument)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b082      	sub	sp, #8
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartReadBattVoltageTask */
	/* Infinite loop */

	for (;;)
	{
		HAL_ADC_Start(&hadc2);
 80023b8:	4824      	ldr	r0, [pc, #144]	@ (800244c <StartReadBattVoltageTask+0x9c>)
 80023ba:	f001 ff5f 	bl	800427c <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc2, 10);
 80023be:	210a      	movs	r1, #10
 80023c0:	4822      	ldr	r0, [pc, #136]	@ (800244c <StartReadBattVoltageTask+0x9c>)
 80023c2:	f002 f8a7 	bl	8004514 <HAL_ADC_PollForConversion>
		battery.raw_adc_value = HAL_ADC_GetValue(&hadc2);
 80023c6:	4821      	ldr	r0, [pc, #132]	@ (800244c <StartReadBattVoltageTask+0x9c>)
 80023c8:	f002 f9a6 	bl	8004718 <HAL_ADC_GetValue>
 80023cc:	4603      	mov	r3, r0
 80023ce:	b29a      	uxth	r2, r3
 80023d0:	4b1f      	ldr	r3, [pc, #124]	@ (8002450 <StartReadBattVoltageTask+0xa0>)
 80023d2:	801a      	strh	r2, [r3, #0]
		HAL_ADC_Stop(&hadc2);
 80023d4:	481d      	ldr	r0, [pc, #116]	@ (800244c <StartReadBattVoltageTask+0x9c>)
 80023d6:	f002 f867 	bl	80044a8 <HAL_ADC_Stop>
		battery.voltage = (float) (battery.raw_adc_value * (3.3f / 4096.0f));
 80023da:	4b1d      	ldr	r3, [pc, #116]	@ (8002450 <StartReadBattVoltageTask+0xa0>)
 80023dc:	881b      	ldrh	r3, [r3, #0]
 80023de:	ee07 3a90 	vmov	s15, r3
 80023e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023e6:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8002454 <StartReadBattVoltageTask+0xa4>
 80023ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023ee:	4b18      	ldr	r3, [pc, #96]	@ (8002450 <StartReadBattVoltageTask+0xa0>)
 80023f0:	edc3 7a01 	vstr	s15, [r3, #4]
		battery.percentage = (100.0f * battery.raw_adc_value) / 4095.0f;
 80023f4:	4b16      	ldr	r3, [pc, #88]	@ (8002450 <StartReadBattVoltageTask+0xa0>)
 80023f6:	881b      	ldrh	r3, [r3, #0]
 80023f8:	ee07 3a90 	vmov	s15, r3
 80023fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002400:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8002458 <StartReadBattVoltageTask+0xa8>
 8002404:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002408:	eddf 6a14 	vldr	s13, [pc, #80]	@ 800245c <StartReadBattVoltageTask+0xac>
 800240c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002410:	4b0f      	ldr	r3, [pc, #60]	@ (8002450 <StartReadBattVoltageTask+0xa0>)
 8002412:	edc3 7a02 	vstr	s15, [r3, #8]
		Float_transform(battery.voltage, 2, &sign_number, &integer_number, &fractional_number);
 8002416:	4b0e      	ldr	r3, [pc, #56]	@ (8002450 <StartReadBattVoltageTask+0xa0>)
 8002418:	edd3 7a01 	vldr	s15, [r3, #4]
 800241c:	4b10      	ldr	r3, [pc, #64]	@ (8002460 <StartReadBattVoltageTask+0xb0>)
 800241e:	4a11      	ldr	r2, [pc, #68]	@ (8002464 <StartReadBattVoltageTask+0xb4>)
 8002420:	4911      	ldr	r1, [pc, #68]	@ (8002468 <StartReadBattVoltageTask+0xb8>)
 8002422:	2002      	movs	r0, #2
 8002424:	eeb0 0a67 	vmov.f32	s0, s15
 8002428:	f001 fc38 	bl	8003c9c <Float_transform>
		battery.voltage_integer_part = integer_number;
 800242c:	4b0d      	ldr	r3, [pc, #52]	@ (8002464 <StartReadBattVoltageTask+0xb4>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	b2da      	uxtb	r2, r3
 8002432:	4b07      	ldr	r3, [pc, #28]	@ (8002450 <StartReadBattVoltageTask+0xa0>)
 8002434:	709a      	strb	r2, [r3, #2]
		battery.voltage_float_part = fractional_number;
 8002436:	4b0a      	ldr	r3, [pc, #40]	@ (8002460 <StartReadBattVoltageTask+0xb0>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	b2da      	uxtb	r2, r3
 800243c:	4b04      	ldr	r3, [pc, #16]	@ (8002450 <StartReadBattVoltageTask+0xa0>)
 800243e:	70da      	strb	r2, [r3, #3]
		osDelay(100);
 8002440:	2064      	movs	r0, #100	@ 0x64
 8002442:	f007 fccf 	bl	8009de4 <osDelay>
		HAL_ADC_Start(&hadc2);
 8002446:	bf00      	nop
 8002448:	e7b6      	b.n	80023b8 <StartReadBattVoltageTask+0x8>
 800244a:	bf00      	nop
 800244c:	20000234 	.word	0x20000234
 8002450:	200002f4 	.word	0x200002f4
 8002454:	3a533333 	.word	0x3a533333
 8002458:	42c80000 	.word	0x42c80000
 800245c:	457ff000 	.word	0x457ff000
 8002460:	200006c8 	.word	0x200006c8
 8002464:	200006c4 	.word	0x200006c4
 8002468:	200006c0 	.word	0x200006c0

0800246c <StartRenderUITask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartRenderUITask */
void StartRenderUITask(void *argument)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b082      	sub	sp, #8
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartRenderUITask */

	/* Infinite loop */
	for (;;)
	{
		switch (menu_pages[menu_kursor])
 8002474:	4b37      	ldr	r3, [pc, #220]	@ (8002554 <StartRenderUITask+0xe8>)
 8002476:	781b      	ldrb	r3, [r3, #0]
 8002478:	461a      	mov	r2, r3
 800247a:	4b37      	ldr	r3, [pc, #220]	@ (8002558 <StartRenderUITask+0xec>)
 800247c:	5c9b      	ldrb	r3, [r3, r2]
 800247e:	2b05      	cmp	r3, #5
 8002480:	d859      	bhi.n	8002536 <StartRenderUITask+0xca>
 8002482:	a201      	add	r2, pc, #4	@ (adr r2, 8002488 <StartRenderUITask+0x1c>)
 8002484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002488:	080024a1 	.word	0x080024a1
 800248c:	080024bd 	.word	0x080024bd
 8002490:	080024d9 	.word	0x080024d9
 8002494:	0800250f 	.word	0x0800250f
 8002498:	08002515 	.word	0x08002515
 800249c:	08002531 	.word	0x08002531
		{
		case BatteryMenu:
			if (batt_menu_kursor == 0)
 80024a0:	4b2e      	ldr	r3, [pc, #184]	@ (800255c <StartRenderUITask+0xf0>)
 80024a2:	781b      	ldrb	r3, [r3, #0]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d102      	bne.n	80024ae <StartRenderUITask+0x42>
				showBatteryMenuPercent();
 80024a8:	f000 f93c 	bl	8002724 <showBatteryMenuPercent>
			else if (batt_menu_kursor == 1)
				showBatteryMenuVolts();
			break;
 80024ac:	e046      	b.n	800253c <StartRenderUITask+0xd0>
			else if (batt_menu_kursor == 1)
 80024ae:	4b2b      	ldr	r3, [pc, #172]	@ (800255c <StartRenderUITask+0xf0>)
 80024b0:	781b      	ldrb	r3, [r3, #0]
 80024b2:	2b01      	cmp	r3, #1
 80024b4:	d142      	bne.n	800253c <StartRenderUITask+0xd0>
				showBatteryMenuVolts();
 80024b6:	f000 f8ff 	bl	80026b8 <showBatteryMenuVolts>
			break;
 80024ba:	e03f      	b.n	800253c <StartRenderUITask+0xd0>
		case TemperatureMenu:
			if (temp_menu_kursor == 0)
 80024bc:	4b28      	ldr	r3, [pc, #160]	@ (8002560 <StartRenderUITask+0xf4>)
 80024be:	781b      	ldrb	r3, [r3, #0]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d102      	bne.n	80024ca <StartRenderUITask+0x5e>
				showTemperatureMenu();
 80024c4:	f000 f974 	bl	80027b0 <showTemperatureMenu>
			else if (temp_menu_kursor == 1)
				showTemperatureMenuF();
			break;
 80024c8:	e03a      	b.n	8002540 <StartRenderUITask+0xd4>
			else if (temp_menu_kursor == 1)
 80024ca:	4b25      	ldr	r3, [pc, #148]	@ (8002560 <StartRenderUITask+0xf4>)
 80024cc:	781b      	ldrb	r3, [r3, #0]
 80024ce:	2b01      	cmp	r3, #1
 80024d0:	d136      	bne.n	8002540 <StartRenderUITask+0xd4>
				showTemperatureMenuF();
 80024d2:	f000 f9b3 	bl	800283c <showTemperatureMenuF>
			break;
 80024d6:	e033      	b.n	8002540 <StartRenderUITask+0xd4>
		case TimeMenu:
			if (setTimeMode)
 80024d8:	4b22      	ldr	r3, [pc, #136]	@ (8002564 <StartRenderUITask+0xf8>)
 80024da:	781b      	ldrb	r3, [r3, #0]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d007      	beq.n	80024f0 <StartRenderUITask+0x84>
			{
				vTaskSuspend(readDateTimeHandle);
 80024e0:	4b21      	ldr	r3, [pc, #132]	@ (8002568 <StartRenderUITask+0xfc>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4618      	mov	r0, r3
 80024e6:	f008 fc75 	bl	800add4 <vTaskSuspend>
				showSetTimeMenu();
 80024ea:	f000 fa43 	bl	8002974 <showSetTimeMenu>
			{
				vTaskResume(readDateTimeHandle);
				showTimeMenu();
			}

			break;
 80024ee:	e029      	b.n	8002544 <StartRenderUITask+0xd8>
			else if (!setTimeMode)
 80024f0:	4b1c      	ldr	r3, [pc, #112]	@ (8002564 <StartRenderUITask+0xf8>)
 80024f2:	781b      	ldrb	r3, [r3, #0]
 80024f4:	f083 0301 	eor.w	r3, r3, #1
 80024f8:	b2db      	uxtb	r3, r3
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d022      	beq.n	8002544 <StartRenderUITask+0xd8>
				vTaskResume(readDateTimeHandle);
 80024fe:	4b1a      	ldr	r3, [pc, #104]	@ (8002568 <StartRenderUITask+0xfc>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4618      	mov	r0, r3
 8002504:	f008 fd18 	bl	800af38 <vTaskResume>
				showTimeMenu();
 8002508:	f000 f9ea 	bl	80028e0 <showTimeMenu>
			break;
 800250c:	e01a      	b.n	8002544 <StartRenderUITask+0xd8>
		case HumidityMenu:
			showHumidityMenu();
 800250e:	f000 fa9d 	bl	8002a4c <showHumidityMenu>
			break;
 8002512:	e01a      	b.n	800254a <StartRenderUITask+0xde>
		case PreassureMenu:
			if (press_menu_kursor == 0)
 8002514:	4b15      	ldr	r3, [pc, #84]	@ (800256c <StartRenderUITask+0x100>)
 8002516:	781b      	ldrb	r3, [r3, #0]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d102      	bne.n	8002522 <StartRenderUITask+0xb6>
				showPressureMenuMMHG();
 800251c:	f000 fb68 	bl	8002bf0 <showPressureMenuMMHG>
			else if (press_menu_kursor == 1)
				showPressureMenuHPA();
			break;
 8002520:	e012      	b.n	8002548 <StartRenderUITask+0xdc>
			else if (press_menu_kursor == 1)
 8002522:	4b12      	ldr	r3, [pc, #72]	@ (800256c <StartRenderUITask+0x100>)
 8002524:	781b      	ldrb	r3, [r3, #0]
 8002526:	2b01      	cmp	r3, #1
 8002528:	d10e      	bne.n	8002548 <StartRenderUITask+0xdc>
				showPressureMenuHPA();
 800252a:	f000 fb1b 	bl	8002b64 <showPressureMenuHPA>
			break;
 800252e:	e00b      	b.n	8002548 <StartRenderUITask+0xdc>
		case AltitudeMenu:
			showAltitudeMenu();
 8002530:	f000 fad2 	bl	8002ad8 <showAltitudeMenu>
			break;
 8002534:	e009      	b.n	800254a <StartRenderUITask+0xde>
		default:
			showTimeMenu();
 8002536:	f000 f9d3 	bl	80028e0 <showTimeMenu>
			break;
 800253a:	e006      	b.n	800254a <StartRenderUITask+0xde>
			break;
 800253c:	bf00      	nop
 800253e:	e004      	b.n	800254a <StartRenderUITask+0xde>
			break;
 8002540:	bf00      	nop
 8002542:	e002      	b.n	800254a <StartRenderUITask+0xde>
			break;
 8002544:	bf00      	nop
 8002546:	e000      	b.n	800254a <StartRenderUITask+0xde>
			break;
 8002548:	bf00      	nop
		}

		osDelay(25); // refresh rate
 800254a:	2019      	movs	r0, #25
 800254c:	f007 fc4a 	bl	8009de4 <osDelay>
		switch (menu_pages[menu_kursor])
 8002550:	e790      	b.n	8002474 <StartRenderUITask+0x8>
 8002552:	bf00      	nop
 8002554:	200002ef 	.word	0x200002ef
 8002558:	20000000 	.word	0x20000000
 800255c:	200002f2 	.word	0x200002f2
 8002560:	200002f0 	.word	0x200002f0
 8002564:	200002ec 	.word	0x200002ec
 8002568:	20000338 	.word	0x20000338
 800256c:	200002f1 	.word	0x200002f1

08002570 <StartPollKeypadTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartPollKeypadTask */
void StartPollKeypadTask(void *argument)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b082      	sub	sp, #8
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartPollKeypadTask */
	/* Infinite loop */
	for (;;)
	{
		key_pressed = pollKeypad();
 8002578:	f7ff fc82 	bl	8001e80 <pollKeypad>
 800257c:	4603      	mov	r3, r0
 800257e:	461a      	mov	r2, r3
 8002580:	4b09      	ldr	r3, [pc, #36]	@ (80025a8 <StartPollKeypadTask+0x38>)
 8002582:	701a      	strb	r2, [r3, #0]

		if (key_pressed != None)
 8002584:	4b08      	ldr	r3, [pc, #32]	@ (80025a8 <StartPollKeypadTask+0x38>)
 8002586:	781b      	ldrb	r3, [r3, #0]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d008      	beq.n	800259e <StartPollKeypadTask+0x2e>
		{
			previos_key = key_pressed;
 800258c:	4b06      	ldr	r3, [pc, #24]	@ (80025a8 <StartPollKeypadTask+0x38>)
 800258e:	781a      	ldrb	r2, [r3, #0]
 8002590:	4b06      	ldr	r3, [pc, #24]	@ (80025ac <StartPollKeypadTask+0x3c>)
 8002592:	701a      	strb	r2, [r3, #0]

			processKey(key_pressed);
 8002594:	4b04      	ldr	r3, [pc, #16]	@ (80025a8 <StartPollKeypadTask+0x38>)
 8002596:	781b      	ldrb	r3, [r3, #0]
 8002598:	4618      	mov	r0, r3
 800259a:	f000 fb6f 	bl	8002c7c <processKey>
		}
		osDelay(100);
 800259e:	2064      	movs	r0, #100	@ 0x64
 80025a0:	f007 fc20 	bl	8009de4 <osDelay>
		key_pressed = pollKeypad();
 80025a4:	e7e8      	b.n	8002578 <StartPollKeypadTask+0x8>
 80025a6:	bf00      	nop
 80025a8:	200002ed 	.word	0x200002ed
 80025ac:	200002ee 	.word	0x200002ee

080025b0 <StartReadBMEValuesTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartReadBMEValuesTask */
void StartReadBMEValuesTask(void *argument)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b082      	sub	sp, #8
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartReadBMEValuesTask */
	/* Infinite loop */
	for (;;)
	{
		// temperature
		bme_values.temperature = BME280_ReadTemperature();
 80025b8:	f7fe ffde 	bl	8001578 <BME280_ReadTemperature>
 80025bc:	eef0 7a40 	vmov.f32	s15, s0
 80025c0:	4b19      	ldr	r3, [pc, #100]	@ (8002628 <StartReadBMEValuesTask+0x78>)
 80025c2:	edc3 7a00 	vstr	s15, [r3]

		// preasures
		bme_values.preassurePA = BME280_ReadPressure();
 80025c6:	f7ff f82f 	bl	8001628 <BME280_ReadPressure>
 80025ca:	eef0 7a40 	vmov.f32	s15, s0
 80025ce:	4b16      	ldr	r3, [pc, #88]	@ (8002628 <StartReadBMEValuesTask+0x78>)
 80025d0:	edc3 7a01 	vstr	s15, [r3, #4]
		bme_values.preassureHPA = bme_values.preassurePA / 1000.0f;
 80025d4:	4b14      	ldr	r3, [pc, #80]	@ (8002628 <StartReadBMEValuesTask+0x78>)
 80025d6:	ed93 7a01 	vldr	s14, [r3, #4]
 80025da:	eddf 6a14 	vldr	s13, [pc, #80]	@ 800262c <StartReadBMEValuesTask+0x7c>
 80025de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80025e2:	4b11      	ldr	r3, [pc, #68]	@ (8002628 <StartReadBMEValuesTask+0x78>)
 80025e4:	edc3 7a02 	vstr	s15, [r3, #8]
		bme_values.preassureMMHG = bme_values.preassurePA * 0.000750061683f;
 80025e8:	4b0f      	ldr	r3, [pc, #60]	@ (8002628 <StartReadBMEValuesTask+0x78>)
 80025ea:	edd3 7a01 	vldr	s15, [r3, #4]
 80025ee:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8002630 <StartReadBMEValuesTask+0x80>
 80025f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025f6:	4b0c      	ldr	r3, [pc, #48]	@ (8002628 <StartReadBMEValuesTask+0x78>)
 80025f8:	edc3 7a03 	vstr	s15, [r3, #12]
//
//		// altitude
		bme_values.altitude = BME280_ReadAltitude(SEALEVELPRESSURE_PA);
 80025fc:	ed9f 0a0d 	vldr	s0, [pc, #52]	@ 8002634 <StartReadBMEValuesTask+0x84>
 8002600:	f7ff fbaa 	bl	8001d58 <BME280_ReadAltitude>
 8002604:	eef0 7a40 	vmov.f32	s15, s0
 8002608:	4b07      	ldr	r3, [pc, #28]	@ (8002628 <StartReadBMEValuesTask+0x78>)
 800260a:	edc3 7a05 	vstr	s15, [r3, #20]
//
//		// humidity
		bme_values.humidity = BME280_ReadHumidity();
 800260e:	f7ff fb1f 	bl	8001c50 <BME280_ReadHumidity>
 8002612:	eef0 7a40 	vmov.f32	s15, s0
 8002616:	4b04      	ldr	r3, [pc, #16]	@ (8002628 <StartReadBMEValuesTask+0x78>)
 8002618:	edc3 7a04 	vstr	s15, [r3, #16]

		osDelay(2000);
 800261c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002620:	f007 fbe0 	bl	8009de4 <osDelay>
		bme_values.temperature = BME280_ReadTemperature();
 8002624:	bf00      	nop
 8002626:	e7c7      	b.n	80025b8 <StartReadBMEValuesTask+0x8>
 8002628:	20000310 	.word	0x20000310
 800262c:	447a0000 	.word	0x447a0000
 8002630:	3a449fca 	.word	0x3a449fca
 8002634:	49776020 	.word	0x49776020

08002638 <StartReadDateTimeTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartReadDateTimeTask */
void StartReadDateTimeTask(void *argument)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b082      	sub	sp, #8
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartReadDateTimeTask */
	/* Infinite loop */
	for (;;)
	{
		date_time.hour = DS3231_GetHour();
 8002640:	f7ff fe20 	bl	8002284 <DS3231_GetHour>
 8002644:	4603      	mov	r3, r0
 8002646:	461a      	mov	r2, r3
 8002648:	4b12      	ldr	r3, [pc, #72]	@ (8002694 <StartReadDateTimeTask+0x5c>)
 800264a:	711a      	strb	r2, [r3, #4]
		date_time.minute = DS3231_GetMinute();
 800264c:	f7ff fe26 	bl	800229c <DS3231_GetMinute>
 8002650:	4603      	mov	r3, r0
 8002652:	461a      	mov	r2, r3
 8002654:	4b0f      	ldr	r3, [pc, #60]	@ (8002694 <StartReadDateTimeTask+0x5c>)
 8002656:	715a      	strb	r2, [r3, #5]
		date_time.second = DS3231_GetSecond();
 8002658:	f7ff fe2c 	bl	80022b4 <DS3231_GetSecond>
 800265c:	4603      	mov	r3, r0
 800265e:	461a      	mov	r2, r3
 8002660:	4b0c      	ldr	r3, [pc, #48]	@ (8002694 <StartReadDateTimeTask+0x5c>)
 8002662:	719a      	strb	r2, [r3, #6]

		date_time.year = DS3231_GetYear();
 8002664:	f7ff fde6 	bl	8002234 <DS3231_GetYear>
 8002668:	4603      	mov	r3, r0
 800266a:	461a      	mov	r2, r3
 800266c:	4b09      	ldr	r3, [pc, #36]	@ (8002694 <StartReadDateTimeTask+0x5c>)
 800266e:	801a      	strh	r2, [r3, #0]
		date_time.month = DS3231_GetMonth();
 8002670:	f7ff fdd1 	bl	8002216 <DS3231_GetMonth>
 8002674:	4603      	mov	r3, r0
 8002676:	461a      	mov	r2, r3
 8002678:	4b06      	ldr	r3, [pc, #24]	@ (8002694 <StartReadDateTimeTask+0x5c>)
 800267a:	709a      	strb	r2, [r3, #2]
		date_time.day = DS3231_GetDate();
 800267c:	f7ff fdbf 	bl	80021fe <DS3231_GetDate>
 8002680:	4603      	mov	r3, r0
 8002682:	461a      	mov	r2, r3
 8002684:	4b03      	ldr	r3, [pc, #12]	@ (8002694 <StartReadDateTimeTask+0x5c>)
 8002686:	70da      	strb	r2, [r3, #3]
		osDelay(500);
 8002688:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800268c:	f007 fbaa 	bl	8009de4 <osDelay>
		date_time.hour = DS3231_GetHour();
 8002690:	bf00      	nop
 8002692:	e7d5      	b.n	8002640 <StartReadDateTimeTask+0x8>
 8002694:	20000300 	.word	0x20000300

08002698 <StartBlinkStatusLEDTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartBlinkStatusLEDTask */
void StartBlinkStatusLEDTask(void *argument)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b082      	sub	sp, #8
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartBlinkStatusLEDTask */
	/* Infinite loop */
	for (;;)
	{
		HAL_GPIO_TogglePin(STATUS_LED_GPIO_Port, STATUS_LED_Pin);
 80026a0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80026a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80026a8:	f002 ffbc 	bl	8005624 <HAL_GPIO_TogglePin>
		osDelay(500);
 80026ac:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80026b0:	f007 fb98 	bl	8009de4 <osDelay>
		HAL_GPIO_TogglePin(STATUS_LED_GPIO_Port, STATUS_LED_Pin);
 80026b4:	bf00      	nop
 80026b6:	e7f3      	b.n	80026a0 <StartBlinkStatusLEDTask+0x8>

080026b8 <showBatteryMenuVolts>:

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */

static void showBatteryMenuVolts()
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b082      	sub	sp, #8
 80026bc:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black); // clear display
 80026be:	2000      	movs	r0, #0
 80026c0:	f000 fdfe 	bl	80032c0 <ssd1306_Fill>

	ssd1306_SetCursor(0, 0);
 80026c4:	2100      	movs	r1, #0
 80026c6:	2000      	movs	r0, #0
 80026c8:	f000 ff44 	bl	8003554 <ssd1306_SetCursor>
	ssd1306_WriteString("Battery voltage", Font_7x10, White);
 80026cc:	4b0f      	ldr	r3, [pc, #60]	@ (800270c <showBatteryMenuVolts+0x54>)
 80026ce:	2201      	movs	r2, #1
 80026d0:	9200      	str	r2, [sp, #0]
 80026d2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80026d4:	480e      	ldr	r0, [pc, #56]	@ (8002710 <showBatteryMenuVolts+0x58>)
 80026d6:	f000 ff17 	bl	8003508 <ssd1306_WriteString>

	ssd1306_SetCursor(0, 14);
 80026da:	210e      	movs	r1, #14
 80026dc:	2000      	movs	r0, #0
 80026de:	f000 ff39 	bl	8003554 <ssd1306_SetCursor>
	sprintf(msg_buffer, "%d.%02d V", battery.voltage_integer_part, battery.voltage_float_part);
 80026e2:	4b0c      	ldr	r3, [pc, #48]	@ (8002714 <showBatteryMenuVolts+0x5c>)
 80026e4:	789b      	ldrb	r3, [r3, #2]
 80026e6:	461a      	mov	r2, r3
 80026e8:	4b0a      	ldr	r3, [pc, #40]	@ (8002714 <showBatteryMenuVolts+0x5c>)
 80026ea:	78db      	ldrb	r3, [r3, #3]
 80026ec:	490a      	ldr	r1, [pc, #40]	@ (8002718 <showBatteryMenuVolts+0x60>)
 80026ee:	480b      	ldr	r0, [pc, #44]	@ (800271c <showBatteryMenuVolts+0x64>)
 80026f0:	f00b f852 	bl	800d798 <siprintf>
	ssd1306_WriteString(msg_buffer, Font_11x18, White);
 80026f4:	4b0a      	ldr	r3, [pc, #40]	@ (8002720 <showBatteryMenuVolts+0x68>)
 80026f6:	2201      	movs	r2, #1
 80026f8:	9200      	str	r2, [sp, #0]
 80026fa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80026fc:	4807      	ldr	r0, [pc, #28]	@ (800271c <showBatteryMenuVolts+0x64>)
 80026fe:	f000 ff03 	bl	8003508 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8002702:	f000 fdf5 	bl	80032f0 <ssd1306_UpdateScreen>
}
 8002706:	bf00      	nop
 8002708:	46bd      	mov	sp, r7
 800270a:	bd80      	pop	{r7, pc}
 800270c:	08013680 	.word	0x08013680
 8002710:	08011fe8 	.word	0x08011fe8
 8002714:	200002f4 	.word	0x200002f4
 8002718:	08011ff8 	.word	0x08011ff8
 800271c:	20000288 	.word	0x20000288
 8002720:	0801368c 	.word	0x0801368c

08002724 <showBatteryMenuPercent>:

static void showBatteryMenuPercent()
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b082      	sub	sp, #8
 8002728:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black); // clear display
 800272a:	2000      	movs	r0, #0
 800272c:	f000 fdc8 	bl	80032c0 <ssd1306_Fill>

	ssd1306_SetCursor(0, 0);
 8002730:	2100      	movs	r1, #0
 8002732:	2000      	movs	r0, #0
 8002734:	f000 ff0e 	bl	8003554 <ssd1306_SetCursor>
	ssd1306_WriteString("Battery percentage", Font_7x10, White);
 8002738:	4b14      	ldr	r3, [pc, #80]	@ (800278c <showBatteryMenuPercent+0x68>)
 800273a:	2201      	movs	r2, #1
 800273c:	9200      	str	r2, [sp, #0]
 800273e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002740:	4813      	ldr	r0, [pc, #76]	@ (8002790 <showBatteryMenuPercent+0x6c>)
 8002742:	f000 fee1 	bl	8003508 <ssd1306_WriteString>

	ssd1306_SetCursor(0, 14);
 8002746:	210e      	movs	r1, #14
 8002748:	2000      	movs	r0, #0
 800274a:	f000 ff03 	bl	8003554 <ssd1306_SetCursor>
	Float_transform(battery.percentage, 1, &sign_number, &integer_number, &fractional_number);
 800274e:	4b11      	ldr	r3, [pc, #68]	@ (8002794 <showBatteryMenuPercent+0x70>)
 8002750:	edd3 7a02 	vldr	s15, [r3, #8]
 8002754:	4b10      	ldr	r3, [pc, #64]	@ (8002798 <showBatteryMenuPercent+0x74>)
 8002756:	4a11      	ldr	r2, [pc, #68]	@ (800279c <showBatteryMenuPercent+0x78>)
 8002758:	4911      	ldr	r1, [pc, #68]	@ (80027a0 <showBatteryMenuPercent+0x7c>)
 800275a:	2001      	movs	r0, #1
 800275c:	eeb0 0a67 	vmov.f32	s0, s15
 8002760:	f001 fa9c 	bl	8003c9c <Float_transform>
	sprintf(msg_buffer, "%d.%01ld %%", integer_number, fractional_number);
 8002764:	4b0d      	ldr	r3, [pc, #52]	@ (800279c <showBatteryMenuPercent+0x78>)
 8002766:	681a      	ldr	r2, [r3, #0]
 8002768:	4b0b      	ldr	r3, [pc, #44]	@ (8002798 <showBatteryMenuPercent+0x74>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	490d      	ldr	r1, [pc, #52]	@ (80027a4 <showBatteryMenuPercent+0x80>)
 800276e:	480e      	ldr	r0, [pc, #56]	@ (80027a8 <showBatteryMenuPercent+0x84>)
 8002770:	f00b f812 	bl	800d798 <siprintf>
	ssd1306_WriteString(msg_buffer, Font_11x18, White);
 8002774:	4b0d      	ldr	r3, [pc, #52]	@ (80027ac <showBatteryMenuPercent+0x88>)
 8002776:	2201      	movs	r2, #1
 8002778:	9200      	str	r2, [sp, #0]
 800277a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800277c:	480a      	ldr	r0, [pc, #40]	@ (80027a8 <showBatteryMenuPercent+0x84>)
 800277e:	f000 fec3 	bl	8003508 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8002782:	f000 fdb5 	bl	80032f0 <ssd1306_UpdateScreen>
}
 8002786:	bf00      	nop
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}
 800278c:	08013680 	.word	0x08013680
 8002790:	08012004 	.word	0x08012004
 8002794:	200002f4 	.word	0x200002f4
 8002798:	200006c8 	.word	0x200006c8
 800279c:	200006c4 	.word	0x200006c4
 80027a0:	200006c0 	.word	0x200006c0
 80027a4:	08012018 	.word	0x08012018
 80027a8:	20000288 	.word	0x20000288
 80027ac:	0801368c 	.word	0x0801368c

080027b0 <showTemperatureMenu>:

static void showTemperatureMenu()
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b082      	sub	sp, #8
 80027b4:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black); // clear display
 80027b6:	2000      	movs	r0, #0
 80027b8:	f000 fd82 	bl	80032c0 <ssd1306_Fill>

	ssd1306_SetCursor(0, 0);
 80027bc:	2100      	movs	r1, #0
 80027be:	2000      	movs	r0, #0
 80027c0:	f000 fec8 	bl	8003554 <ssd1306_SetCursor>
	ssd1306_WriteString("Temperature", Font_7x10, White);
 80027c4:	4b14      	ldr	r3, [pc, #80]	@ (8002818 <showTemperatureMenu+0x68>)
 80027c6:	2201      	movs	r2, #1
 80027c8:	9200      	str	r2, [sp, #0]
 80027ca:	cb0e      	ldmia	r3, {r1, r2, r3}
 80027cc:	4813      	ldr	r0, [pc, #76]	@ (800281c <showTemperatureMenu+0x6c>)
 80027ce:	f000 fe9b 	bl	8003508 <ssd1306_WriteString>

	ssd1306_SetCursor(0, 14);
 80027d2:	210e      	movs	r1, #14
 80027d4:	2000      	movs	r0, #0
 80027d6:	f000 febd 	bl	8003554 <ssd1306_SetCursor>
	Float_transform(bme_values.temperature, 1, &sign_number, &integer_number, &fractional_number);
 80027da:	4b11      	ldr	r3, [pc, #68]	@ (8002820 <showTemperatureMenu+0x70>)
 80027dc:	edd3 7a00 	vldr	s15, [r3]
 80027e0:	4b10      	ldr	r3, [pc, #64]	@ (8002824 <showTemperatureMenu+0x74>)
 80027e2:	4a11      	ldr	r2, [pc, #68]	@ (8002828 <showTemperatureMenu+0x78>)
 80027e4:	4911      	ldr	r1, [pc, #68]	@ (800282c <showTemperatureMenu+0x7c>)
 80027e6:	2001      	movs	r0, #1
 80027e8:	eeb0 0a67 	vmov.f32	s0, s15
 80027ec:	f001 fa56 	bl	8003c9c <Float_transform>
	sprintf(msg_buffer, "%d.%.01ld *C", integer_number, fractional_number);
 80027f0:	4b0d      	ldr	r3, [pc, #52]	@ (8002828 <showTemperatureMenu+0x78>)
 80027f2:	681a      	ldr	r2, [r3, #0]
 80027f4:	4b0b      	ldr	r3, [pc, #44]	@ (8002824 <showTemperatureMenu+0x74>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	490d      	ldr	r1, [pc, #52]	@ (8002830 <showTemperatureMenu+0x80>)
 80027fa:	480e      	ldr	r0, [pc, #56]	@ (8002834 <showTemperatureMenu+0x84>)
 80027fc:	f00a ffcc 	bl	800d798 <siprintf>
	ssd1306_WriteString(msg_buffer, Font_11x18, White);
 8002800:	4b0d      	ldr	r3, [pc, #52]	@ (8002838 <showTemperatureMenu+0x88>)
 8002802:	2201      	movs	r2, #1
 8002804:	9200      	str	r2, [sp, #0]
 8002806:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002808:	480a      	ldr	r0, [pc, #40]	@ (8002834 <showTemperatureMenu+0x84>)
 800280a:	f000 fe7d 	bl	8003508 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 800280e:	f000 fd6f 	bl	80032f0 <ssd1306_UpdateScreen>
}
 8002812:	bf00      	nop
 8002814:	46bd      	mov	sp, r7
 8002816:	bd80      	pop	{r7, pc}
 8002818:	08013680 	.word	0x08013680
 800281c:	08012024 	.word	0x08012024
 8002820:	20000310 	.word	0x20000310
 8002824:	200006c8 	.word	0x200006c8
 8002828:	200006c4 	.word	0x200006c4
 800282c:	200006c0 	.word	0x200006c0
 8002830:	08012030 	.word	0x08012030
 8002834:	20000288 	.word	0x20000288
 8002838:	0801368c 	.word	0x0801368c

0800283c <showTemperatureMenuF>:

static void showTemperatureMenuF()
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b082      	sub	sp, #8
 8002840:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black); // clear display
 8002842:	2000      	movs	r0, #0
 8002844:	f000 fd3c 	bl	80032c0 <ssd1306_Fill>

	ssd1306_SetCursor(0, 0);
 8002848:	2100      	movs	r1, #0
 800284a:	2000      	movs	r0, #0
 800284c:	f000 fe82 	bl	8003554 <ssd1306_SetCursor>
	ssd1306_WriteString("Temperature", Font_7x10, White);
 8002850:	4b18      	ldr	r3, [pc, #96]	@ (80028b4 <showTemperatureMenuF+0x78>)
 8002852:	2201      	movs	r2, #1
 8002854:	9200      	str	r2, [sp, #0]
 8002856:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002858:	4817      	ldr	r0, [pc, #92]	@ (80028b8 <showTemperatureMenuF+0x7c>)
 800285a:	f000 fe55 	bl	8003508 <ssd1306_WriteString>

	ssd1306_SetCursor(0, 14);
 800285e:	210e      	movs	r1, #14
 8002860:	2000      	movs	r0, #0
 8002862:	f000 fe77 	bl	8003554 <ssd1306_SetCursor>
	Float_transform(bme_values.temperature * (9.0f / 5.0f) + 32, 1, &sign_number, &integer_number, &fractional_number);
 8002866:	4b15      	ldr	r3, [pc, #84]	@ (80028bc <showTemperatureMenuF+0x80>)
 8002868:	edd3 7a00 	vldr	s15, [r3]
 800286c:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80028c0 <showTemperatureMenuF+0x84>
 8002870:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002874:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80028c4 <showTemperatureMenuF+0x88>
 8002878:	ee77 7a87 	vadd.f32	s15, s15, s14
 800287c:	4b12      	ldr	r3, [pc, #72]	@ (80028c8 <showTemperatureMenuF+0x8c>)
 800287e:	4a13      	ldr	r2, [pc, #76]	@ (80028cc <showTemperatureMenuF+0x90>)
 8002880:	4913      	ldr	r1, [pc, #76]	@ (80028d0 <showTemperatureMenuF+0x94>)
 8002882:	2001      	movs	r0, #1
 8002884:	eeb0 0a67 	vmov.f32	s0, s15
 8002888:	f001 fa08 	bl	8003c9c <Float_transform>
	sprintf(msg_buffer, "%d.%.01ld *F", integer_number, fractional_number);
 800288c:	4b0f      	ldr	r3, [pc, #60]	@ (80028cc <showTemperatureMenuF+0x90>)
 800288e:	681a      	ldr	r2, [r3, #0]
 8002890:	4b0d      	ldr	r3, [pc, #52]	@ (80028c8 <showTemperatureMenuF+0x8c>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	490f      	ldr	r1, [pc, #60]	@ (80028d4 <showTemperatureMenuF+0x98>)
 8002896:	4810      	ldr	r0, [pc, #64]	@ (80028d8 <showTemperatureMenuF+0x9c>)
 8002898:	f00a ff7e 	bl	800d798 <siprintf>
	ssd1306_WriteString(msg_buffer, Font_11x18, White);
 800289c:	4b0f      	ldr	r3, [pc, #60]	@ (80028dc <showTemperatureMenuF+0xa0>)
 800289e:	2201      	movs	r2, #1
 80028a0:	9200      	str	r2, [sp, #0]
 80028a2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80028a4:	480c      	ldr	r0, [pc, #48]	@ (80028d8 <showTemperatureMenuF+0x9c>)
 80028a6:	f000 fe2f 	bl	8003508 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 80028aa:	f000 fd21 	bl	80032f0 <ssd1306_UpdateScreen>
}
 80028ae:	bf00      	nop
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd80      	pop	{r7, pc}
 80028b4:	08013680 	.word	0x08013680
 80028b8:	08012024 	.word	0x08012024
 80028bc:	20000310 	.word	0x20000310
 80028c0:	3fe66666 	.word	0x3fe66666
 80028c4:	42000000 	.word	0x42000000
 80028c8:	200006c8 	.word	0x200006c8
 80028cc:	200006c4 	.word	0x200006c4
 80028d0:	200006c0 	.word	0x200006c0
 80028d4:	08012040 	.word	0x08012040
 80028d8:	20000288 	.word	0x20000288
 80028dc:	0801368c 	.word	0x0801368c

080028e0 <showTimeMenu>:

static void showTimeMenu()
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b082      	sub	sp, #8
 80028e4:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black); // clear display
 80028e6:	2000      	movs	r0, #0
 80028e8:	f000 fcea 	bl	80032c0 <ssd1306_Fill>

	ssd1306_SetCursor(0, 0);
 80028ec:	2100      	movs	r1, #0
 80028ee:	2000      	movs	r0, #0
 80028f0:	f000 fe30 	bl	8003554 <ssd1306_SetCursor>
	sprintf(msg_buffer, "%d/%d/%d", date_time.day, date_time.month, date_time.year);
 80028f4:	4b19      	ldr	r3, [pc, #100]	@ (800295c <showTimeMenu+0x7c>)
 80028f6:	78db      	ldrb	r3, [r3, #3]
 80028f8:	461a      	mov	r2, r3
 80028fa:	4b18      	ldr	r3, [pc, #96]	@ (800295c <showTimeMenu+0x7c>)
 80028fc:	789b      	ldrb	r3, [r3, #2]
 80028fe:	4619      	mov	r1, r3
 8002900:	4b16      	ldr	r3, [pc, #88]	@ (800295c <showTimeMenu+0x7c>)
 8002902:	881b      	ldrh	r3, [r3, #0]
 8002904:	9300      	str	r3, [sp, #0]
 8002906:	460b      	mov	r3, r1
 8002908:	4915      	ldr	r1, [pc, #84]	@ (8002960 <showTimeMenu+0x80>)
 800290a:	4816      	ldr	r0, [pc, #88]	@ (8002964 <showTimeMenu+0x84>)
 800290c:	f00a ff44 	bl	800d798 <siprintf>
	ssd1306_WriteString(msg_buffer, Font_7x10, White);
 8002910:	4b15      	ldr	r3, [pc, #84]	@ (8002968 <showTimeMenu+0x88>)
 8002912:	2201      	movs	r2, #1
 8002914:	9200      	str	r2, [sp, #0]
 8002916:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002918:	4812      	ldr	r0, [pc, #72]	@ (8002964 <showTimeMenu+0x84>)
 800291a:	f000 fdf5 	bl	8003508 <ssd1306_WriteString>

	ssd1306_SetCursor(0, 12);
 800291e:	210c      	movs	r1, #12
 8002920:	2000      	movs	r0, #0
 8002922:	f000 fe17 	bl	8003554 <ssd1306_SetCursor>
	sprintf(msg_buffer, "%d:%d:%d", date_time.hour, date_time.minute, date_time.second);
 8002926:	4b0d      	ldr	r3, [pc, #52]	@ (800295c <showTimeMenu+0x7c>)
 8002928:	791b      	ldrb	r3, [r3, #4]
 800292a:	461a      	mov	r2, r3
 800292c:	4b0b      	ldr	r3, [pc, #44]	@ (800295c <showTimeMenu+0x7c>)
 800292e:	795b      	ldrb	r3, [r3, #5]
 8002930:	4619      	mov	r1, r3
 8002932:	4b0a      	ldr	r3, [pc, #40]	@ (800295c <showTimeMenu+0x7c>)
 8002934:	799b      	ldrb	r3, [r3, #6]
 8002936:	9300      	str	r3, [sp, #0]
 8002938:	460b      	mov	r3, r1
 800293a:	490c      	ldr	r1, [pc, #48]	@ (800296c <showTimeMenu+0x8c>)
 800293c:	4809      	ldr	r0, [pc, #36]	@ (8002964 <showTimeMenu+0x84>)
 800293e:	f00a ff2b 	bl	800d798 <siprintf>
	ssd1306_WriteString(msg_buffer, Font_11x18, White);
 8002942:	4b0b      	ldr	r3, [pc, #44]	@ (8002970 <showTimeMenu+0x90>)
 8002944:	2201      	movs	r2, #1
 8002946:	9200      	str	r2, [sp, #0]
 8002948:	cb0e      	ldmia	r3, {r1, r2, r3}
 800294a:	4806      	ldr	r0, [pc, #24]	@ (8002964 <showTimeMenu+0x84>)
 800294c:	f000 fddc 	bl	8003508 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 8002950:	f000 fcce 	bl	80032f0 <ssd1306_UpdateScreen>
}
 8002954:	bf00      	nop
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}
 800295a:	bf00      	nop
 800295c:	20000300 	.word	0x20000300
 8002960:	08012050 	.word	0x08012050
 8002964:	20000288 	.word	0x20000288
 8002968:	08013680 	.word	0x08013680
 800296c:	0801205c 	.word	0x0801205c
 8002970:	0801368c 	.word	0x0801368c

08002974 <showSetTimeMenu>:

static void showSetTimeMenu()
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b082      	sub	sp, #8
 8002978:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black); // clear display
 800297a:	2000      	movs	r0, #0
 800297c:	f000 fca0 	bl	80032c0 <ssd1306_Fill>

	ssd1306_DrawRectangle(0, 0, 127, 31, White);
 8002980:	2301      	movs	r3, #1
 8002982:	9300      	str	r3, [sp, #0]
 8002984:	231f      	movs	r3, #31
 8002986:	227f      	movs	r2, #127	@ 0x7f
 8002988:	2100      	movs	r1, #0
 800298a:	2000      	movs	r0, #0
 800298c:	f000 fe66 	bl	800365c <ssd1306_DrawRectangle>
	ssd1306_SetCursor(4, 2);
 8002990:	2102      	movs	r1, #2
 8002992:	2004      	movs	r0, #4
 8002994:	f000 fdde 	bl	8003554 <ssd1306_SetCursor>

	set_date_time.year = date_time.year;
 8002998:	4b25      	ldr	r3, [pc, #148]	@ (8002a30 <showSetTimeMenu+0xbc>)
 800299a:	881a      	ldrh	r2, [r3, #0]
 800299c:	4b25      	ldr	r3, [pc, #148]	@ (8002a34 <showSetTimeMenu+0xc0>)
 800299e:	801a      	strh	r2, [r3, #0]
	set_date_time.month = date_time.month;
 80029a0:	4b23      	ldr	r3, [pc, #140]	@ (8002a30 <showSetTimeMenu+0xbc>)
 80029a2:	789a      	ldrb	r2, [r3, #2]
 80029a4:	4b23      	ldr	r3, [pc, #140]	@ (8002a34 <showSetTimeMenu+0xc0>)
 80029a6:	709a      	strb	r2, [r3, #2]
	set_date_time.day = date_time.day;
 80029a8:	4b21      	ldr	r3, [pc, #132]	@ (8002a30 <showSetTimeMenu+0xbc>)
 80029aa:	78da      	ldrb	r2, [r3, #3]
 80029ac:	4b21      	ldr	r3, [pc, #132]	@ (8002a34 <showSetTimeMenu+0xc0>)
 80029ae:	70da      	strb	r2, [r3, #3]
	set_date_time.hour = date_time.hour;
 80029b0:	4b1f      	ldr	r3, [pc, #124]	@ (8002a30 <showSetTimeMenu+0xbc>)
 80029b2:	791a      	ldrb	r2, [r3, #4]
 80029b4:	4b1f      	ldr	r3, [pc, #124]	@ (8002a34 <showSetTimeMenu+0xc0>)
 80029b6:	711a      	strb	r2, [r3, #4]
	set_date_time.minute = date_time.minute;
 80029b8:	4b1d      	ldr	r3, [pc, #116]	@ (8002a30 <showSetTimeMenu+0xbc>)
 80029ba:	795a      	ldrb	r2, [r3, #5]
 80029bc:	4b1d      	ldr	r3, [pc, #116]	@ (8002a34 <showSetTimeMenu+0xc0>)
 80029be:	715a      	strb	r2, [r3, #5]
	set_date_time.second = date_time.second;
 80029c0:	4b1b      	ldr	r3, [pc, #108]	@ (8002a30 <showSetTimeMenu+0xbc>)
 80029c2:	799a      	ldrb	r2, [r3, #6]
 80029c4:	4b1b      	ldr	r3, [pc, #108]	@ (8002a34 <showSetTimeMenu+0xc0>)
 80029c6:	719a      	strb	r2, [r3, #6]

	sprintf(msg_buffer, "%d/%d/%d", set_date_time.day, set_date_time.month, set_date_time.year);
 80029c8:	4b1a      	ldr	r3, [pc, #104]	@ (8002a34 <showSetTimeMenu+0xc0>)
 80029ca:	78db      	ldrb	r3, [r3, #3]
 80029cc:	461a      	mov	r2, r3
 80029ce:	4b19      	ldr	r3, [pc, #100]	@ (8002a34 <showSetTimeMenu+0xc0>)
 80029d0:	789b      	ldrb	r3, [r3, #2]
 80029d2:	4619      	mov	r1, r3
 80029d4:	4b17      	ldr	r3, [pc, #92]	@ (8002a34 <showSetTimeMenu+0xc0>)
 80029d6:	881b      	ldrh	r3, [r3, #0]
 80029d8:	9300      	str	r3, [sp, #0]
 80029da:	460b      	mov	r3, r1
 80029dc:	4916      	ldr	r1, [pc, #88]	@ (8002a38 <showSetTimeMenu+0xc4>)
 80029de:	4817      	ldr	r0, [pc, #92]	@ (8002a3c <showSetTimeMenu+0xc8>)
 80029e0:	f00a feda 	bl	800d798 <siprintf>
	ssd1306_WriteString(msg_buffer, Font_7x10, White);
 80029e4:	4b16      	ldr	r3, [pc, #88]	@ (8002a40 <showSetTimeMenu+0xcc>)
 80029e6:	2201      	movs	r2, #1
 80029e8:	9200      	str	r2, [sp, #0]
 80029ea:	cb0e      	ldmia	r3, {r1, r2, r3}
 80029ec:	4813      	ldr	r0, [pc, #76]	@ (8002a3c <showSetTimeMenu+0xc8>)
 80029ee:	f000 fd8b 	bl	8003508 <ssd1306_WriteString>

	ssd1306_SetCursor(4, 11);
 80029f2:	210b      	movs	r1, #11
 80029f4:	2004      	movs	r0, #4
 80029f6:	f000 fdad 	bl	8003554 <ssd1306_SetCursor>
	sprintf(msg_buffer, "%d:%d:%d", set_date_time.hour, set_date_time.minute, set_date_time.second);
 80029fa:	4b0e      	ldr	r3, [pc, #56]	@ (8002a34 <showSetTimeMenu+0xc0>)
 80029fc:	791b      	ldrb	r3, [r3, #4]
 80029fe:	461a      	mov	r2, r3
 8002a00:	4b0c      	ldr	r3, [pc, #48]	@ (8002a34 <showSetTimeMenu+0xc0>)
 8002a02:	795b      	ldrb	r3, [r3, #5]
 8002a04:	4619      	mov	r1, r3
 8002a06:	4b0b      	ldr	r3, [pc, #44]	@ (8002a34 <showSetTimeMenu+0xc0>)
 8002a08:	799b      	ldrb	r3, [r3, #6]
 8002a0a:	9300      	str	r3, [sp, #0]
 8002a0c:	460b      	mov	r3, r1
 8002a0e:	490d      	ldr	r1, [pc, #52]	@ (8002a44 <showSetTimeMenu+0xd0>)
 8002a10:	480a      	ldr	r0, [pc, #40]	@ (8002a3c <showSetTimeMenu+0xc8>)
 8002a12:	f00a fec1 	bl	800d798 <siprintf>
	ssd1306_WriteString(msg_buffer, Font_11x18, White);
 8002a16:	4b0c      	ldr	r3, [pc, #48]	@ (8002a48 <showSetTimeMenu+0xd4>)
 8002a18:	2201      	movs	r2, #1
 8002a1a:	9200      	str	r2, [sp, #0]
 8002a1c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002a1e:	4807      	ldr	r0, [pc, #28]	@ (8002a3c <showSetTimeMenu+0xc8>)
 8002a20:	f000 fd72 	bl	8003508 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8002a24:	f000 fc64 	bl	80032f0 <ssd1306_UpdateScreen>
}
 8002a28:	bf00      	nop
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	bf00      	nop
 8002a30:	20000300 	.word	0x20000300
 8002a34:	20000308 	.word	0x20000308
 8002a38:	08012050 	.word	0x08012050
 8002a3c:	20000288 	.word	0x20000288
 8002a40:	08013680 	.word	0x08013680
 8002a44:	0801205c 	.word	0x0801205c
 8002a48:	0801368c 	.word	0x0801368c

08002a4c <showHumidityMenu>:

static void showHumidityMenu()
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b082      	sub	sp, #8
 8002a50:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black); // clear display
 8002a52:	2000      	movs	r0, #0
 8002a54:	f000 fc34 	bl	80032c0 <ssd1306_Fill>

	ssd1306_SetCursor(0, 0);
 8002a58:	2100      	movs	r1, #0
 8002a5a:	2000      	movs	r0, #0
 8002a5c:	f000 fd7a 	bl	8003554 <ssd1306_SetCursor>
	ssd1306_WriteString("Humidity", Font_7x10, White);
 8002a60:	4b14      	ldr	r3, [pc, #80]	@ (8002ab4 <showHumidityMenu+0x68>)
 8002a62:	2201      	movs	r2, #1
 8002a64:	9200      	str	r2, [sp, #0]
 8002a66:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002a68:	4813      	ldr	r0, [pc, #76]	@ (8002ab8 <showHumidityMenu+0x6c>)
 8002a6a:	f000 fd4d 	bl	8003508 <ssd1306_WriteString>

	ssd1306_SetCursor(0, 14);
 8002a6e:	210e      	movs	r1, #14
 8002a70:	2000      	movs	r0, #0
 8002a72:	f000 fd6f 	bl	8003554 <ssd1306_SetCursor>
	Float_transform(bme_values.humidity, 1, &sign_number, &integer_number, &fractional_number);
 8002a76:	4b11      	ldr	r3, [pc, #68]	@ (8002abc <showHumidityMenu+0x70>)
 8002a78:	edd3 7a04 	vldr	s15, [r3, #16]
 8002a7c:	4b10      	ldr	r3, [pc, #64]	@ (8002ac0 <showHumidityMenu+0x74>)
 8002a7e:	4a11      	ldr	r2, [pc, #68]	@ (8002ac4 <showHumidityMenu+0x78>)
 8002a80:	4911      	ldr	r1, [pc, #68]	@ (8002ac8 <showHumidityMenu+0x7c>)
 8002a82:	2001      	movs	r0, #1
 8002a84:	eeb0 0a67 	vmov.f32	s0, s15
 8002a88:	f001 f908 	bl	8003c9c <Float_transform>
	sprintf(msg_buffer, "%d.%.01ld %%", integer_number, fractional_number);
 8002a8c:	4b0d      	ldr	r3, [pc, #52]	@ (8002ac4 <showHumidityMenu+0x78>)
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	4b0b      	ldr	r3, [pc, #44]	@ (8002ac0 <showHumidityMenu+0x74>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	490d      	ldr	r1, [pc, #52]	@ (8002acc <showHumidityMenu+0x80>)
 8002a96:	480e      	ldr	r0, [pc, #56]	@ (8002ad0 <showHumidityMenu+0x84>)
 8002a98:	f00a fe7e 	bl	800d798 <siprintf>
	ssd1306_WriteString(msg_buffer, Font_11x18, White);
 8002a9c:	4b0d      	ldr	r3, [pc, #52]	@ (8002ad4 <showHumidityMenu+0x88>)
 8002a9e:	2201      	movs	r2, #1
 8002aa0:	9200      	str	r2, [sp, #0]
 8002aa2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002aa4:	480a      	ldr	r0, [pc, #40]	@ (8002ad0 <showHumidityMenu+0x84>)
 8002aa6:	f000 fd2f 	bl	8003508 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8002aaa:	f000 fc21 	bl	80032f0 <ssd1306_UpdateScreen>
}
 8002aae:	bf00      	nop
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bd80      	pop	{r7, pc}
 8002ab4:	08013680 	.word	0x08013680
 8002ab8:	08012068 	.word	0x08012068
 8002abc:	20000310 	.word	0x20000310
 8002ac0:	200006c8 	.word	0x200006c8
 8002ac4:	200006c4 	.word	0x200006c4
 8002ac8:	200006c0 	.word	0x200006c0
 8002acc:	08012074 	.word	0x08012074
 8002ad0:	20000288 	.word	0x20000288
 8002ad4:	0801368c 	.word	0x0801368c

08002ad8 <showAltitudeMenu>:

static void showAltitudeMenu()
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b082      	sub	sp, #8
 8002adc:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black); // clear display
 8002ade:	2000      	movs	r0, #0
 8002ae0:	f000 fbee 	bl	80032c0 <ssd1306_Fill>

	ssd1306_SetCursor(0, 0);
 8002ae4:	2100      	movs	r1, #0
 8002ae6:	2000      	movs	r0, #0
 8002ae8:	f000 fd34 	bl	8003554 <ssd1306_SetCursor>
	ssd1306_WriteString("Altitude", Font_7x10, White);
 8002aec:	4b14      	ldr	r3, [pc, #80]	@ (8002b40 <showAltitudeMenu+0x68>)
 8002aee:	2201      	movs	r2, #1
 8002af0:	9200      	str	r2, [sp, #0]
 8002af2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002af4:	4813      	ldr	r0, [pc, #76]	@ (8002b44 <showAltitudeMenu+0x6c>)
 8002af6:	f000 fd07 	bl	8003508 <ssd1306_WriteString>

	ssd1306_SetCursor(0, 14);
 8002afa:	210e      	movs	r1, #14
 8002afc:	2000      	movs	r0, #0
 8002afe:	f000 fd29 	bl	8003554 <ssd1306_SetCursor>
	Float_transform(bme_values.altitude, 1, &sign_number, &integer_number, &fractional_number);
 8002b02:	4b11      	ldr	r3, [pc, #68]	@ (8002b48 <showAltitudeMenu+0x70>)
 8002b04:	edd3 7a05 	vldr	s15, [r3, #20]
 8002b08:	4b10      	ldr	r3, [pc, #64]	@ (8002b4c <showAltitudeMenu+0x74>)
 8002b0a:	4a11      	ldr	r2, [pc, #68]	@ (8002b50 <showAltitudeMenu+0x78>)
 8002b0c:	4911      	ldr	r1, [pc, #68]	@ (8002b54 <showAltitudeMenu+0x7c>)
 8002b0e:	2001      	movs	r0, #1
 8002b10:	eeb0 0a67 	vmov.f32	s0, s15
 8002b14:	f001 f8c2 	bl	8003c9c <Float_transform>
	sprintf(msg_buffer, "%d.%.01ld m", integer_number, fractional_number);
 8002b18:	4b0d      	ldr	r3, [pc, #52]	@ (8002b50 <showAltitudeMenu+0x78>)
 8002b1a:	681a      	ldr	r2, [r3, #0]
 8002b1c:	4b0b      	ldr	r3, [pc, #44]	@ (8002b4c <showAltitudeMenu+0x74>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	490d      	ldr	r1, [pc, #52]	@ (8002b58 <showAltitudeMenu+0x80>)
 8002b22:	480e      	ldr	r0, [pc, #56]	@ (8002b5c <showAltitudeMenu+0x84>)
 8002b24:	f00a fe38 	bl	800d798 <siprintf>
	ssd1306_WriteString(msg_buffer, Font_11x18, White);
 8002b28:	4b0d      	ldr	r3, [pc, #52]	@ (8002b60 <showAltitudeMenu+0x88>)
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	9200      	str	r2, [sp, #0]
 8002b2e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002b30:	480a      	ldr	r0, [pc, #40]	@ (8002b5c <showAltitudeMenu+0x84>)
 8002b32:	f000 fce9 	bl	8003508 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8002b36:	f000 fbdb 	bl	80032f0 <ssd1306_UpdateScreen>
}
 8002b3a:	bf00      	nop
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd80      	pop	{r7, pc}
 8002b40:	08013680 	.word	0x08013680
 8002b44:	08012084 	.word	0x08012084
 8002b48:	20000310 	.word	0x20000310
 8002b4c:	200006c8 	.word	0x200006c8
 8002b50:	200006c4 	.word	0x200006c4
 8002b54:	200006c0 	.word	0x200006c0
 8002b58:	08012090 	.word	0x08012090
 8002b5c:	20000288 	.word	0x20000288
 8002b60:	0801368c 	.word	0x0801368c

08002b64 <showPressureMenuHPA>:

static void showPressureMenuHPA()
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b082      	sub	sp, #8
 8002b68:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black); // clear display
 8002b6a:	2000      	movs	r0, #0
 8002b6c:	f000 fba8 	bl	80032c0 <ssd1306_Fill>

	ssd1306_SetCursor(0, 0);
 8002b70:	2100      	movs	r1, #0
 8002b72:	2000      	movs	r0, #0
 8002b74:	f000 fcee 	bl	8003554 <ssd1306_SetCursor>
	ssd1306_WriteString("Pressure", Font_7x10, White);
 8002b78:	4b14      	ldr	r3, [pc, #80]	@ (8002bcc <showPressureMenuHPA+0x68>)
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	9200      	str	r2, [sp, #0]
 8002b7e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002b80:	4813      	ldr	r0, [pc, #76]	@ (8002bd0 <showPressureMenuHPA+0x6c>)
 8002b82:	f000 fcc1 	bl	8003508 <ssd1306_WriteString>

	ssd1306_SetCursor(0, 14);
 8002b86:	210e      	movs	r1, #14
 8002b88:	2000      	movs	r0, #0
 8002b8a:	f000 fce3 	bl	8003554 <ssd1306_SetCursor>
	Float_transform(bme_values.preassureHPA, 1, &sign_number, &integer_number, &fractional_number);
 8002b8e:	4b11      	ldr	r3, [pc, #68]	@ (8002bd4 <showPressureMenuHPA+0x70>)
 8002b90:	edd3 7a02 	vldr	s15, [r3, #8]
 8002b94:	4b10      	ldr	r3, [pc, #64]	@ (8002bd8 <showPressureMenuHPA+0x74>)
 8002b96:	4a11      	ldr	r2, [pc, #68]	@ (8002bdc <showPressureMenuHPA+0x78>)
 8002b98:	4911      	ldr	r1, [pc, #68]	@ (8002be0 <showPressureMenuHPA+0x7c>)
 8002b9a:	2001      	movs	r0, #1
 8002b9c:	eeb0 0a67 	vmov.f32	s0, s15
 8002ba0:	f001 f87c 	bl	8003c9c <Float_transform>
	sprintf(msg_buffer, "%d.%.01ld hPA", integer_number, fractional_number);
 8002ba4:	4b0d      	ldr	r3, [pc, #52]	@ (8002bdc <showPressureMenuHPA+0x78>)
 8002ba6:	681a      	ldr	r2, [r3, #0]
 8002ba8:	4b0b      	ldr	r3, [pc, #44]	@ (8002bd8 <showPressureMenuHPA+0x74>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	490d      	ldr	r1, [pc, #52]	@ (8002be4 <showPressureMenuHPA+0x80>)
 8002bae:	480e      	ldr	r0, [pc, #56]	@ (8002be8 <showPressureMenuHPA+0x84>)
 8002bb0:	f00a fdf2 	bl	800d798 <siprintf>
	ssd1306_WriteString(msg_buffer, Font_11x18, White);
 8002bb4:	4b0d      	ldr	r3, [pc, #52]	@ (8002bec <showPressureMenuHPA+0x88>)
 8002bb6:	2201      	movs	r2, #1
 8002bb8:	9200      	str	r2, [sp, #0]
 8002bba:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002bbc:	480a      	ldr	r0, [pc, #40]	@ (8002be8 <showPressureMenuHPA+0x84>)
 8002bbe:	f000 fca3 	bl	8003508 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8002bc2:	f000 fb95 	bl	80032f0 <ssd1306_UpdateScreen>

}
 8002bc6:	bf00      	nop
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}
 8002bcc:	08013680 	.word	0x08013680
 8002bd0:	0801209c 	.word	0x0801209c
 8002bd4:	20000310 	.word	0x20000310
 8002bd8:	200006c8 	.word	0x200006c8
 8002bdc:	200006c4 	.word	0x200006c4
 8002be0:	200006c0 	.word	0x200006c0
 8002be4:	080120a8 	.word	0x080120a8
 8002be8:	20000288 	.word	0x20000288
 8002bec:	0801368c 	.word	0x0801368c

08002bf0 <showPressureMenuMMHG>:

static void showPressureMenuMMHG()
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b082      	sub	sp, #8
 8002bf4:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black); // clear display
 8002bf6:	2000      	movs	r0, #0
 8002bf8:	f000 fb62 	bl	80032c0 <ssd1306_Fill>

	ssd1306_SetCursor(0, 0);
 8002bfc:	2100      	movs	r1, #0
 8002bfe:	2000      	movs	r0, #0
 8002c00:	f000 fca8 	bl	8003554 <ssd1306_SetCursor>
	ssd1306_WriteString("Pressure", Font_7x10, White);
 8002c04:	4b14      	ldr	r3, [pc, #80]	@ (8002c58 <showPressureMenuMMHG+0x68>)
 8002c06:	2201      	movs	r2, #1
 8002c08:	9200      	str	r2, [sp, #0]
 8002c0a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002c0c:	4813      	ldr	r0, [pc, #76]	@ (8002c5c <showPressureMenuMMHG+0x6c>)
 8002c0e:	f000 fc7b 	bl	8003508 <ssd1306_WriteString>

	ssd1306_SetCursor(0, 14);
 8002c12:	210e      	movs	r1, #14
 8002c14:	2000      	movs	r0, #0
 8002c16:	f000 fc9d 	bl	8003554 <ssd1306_SetCursor>
	Float_transform(bme_values.preassureMMHG, 1, &sign_number, &integer_number, &fractional_number);
 8002c1a:	4b11      	ldr	r3, [pc, #68]	@ (8002c60 <showPressureMenuMMHG+0x70>)
 8002c1c:	edd3 7a03 	vldr	s15, [r3, #12]
 8002c20:	4b10      	ldr	r3, [pc, #64]	@ (8002c64 <showPressureMenuMMHG+0x74>)
 8002c22:	4a11      	ldr	r2, [pc, #68]	@ (8002c68 <showPressureMenuMMHG+0x78>)
 8002c24:	4911      	ldr	r1, [pc, #68]	@ (8002c6c <showPressureMenuMMHG+0x7c>)
 8002c26:	2001      	movs	r0, #1
 8002c28:	eeb0 0a67 	vmov.f32	s0, s15
 8002c2c:	f001 f836 	bl	8003c9c <Float_transform>
	sprintf(msg_buffer, "%d.%.01ld mmHg", integer_number, fractional_number);
 8002c30:	4b0d      	ldr	r3, [pc, #52]	@ (8002c68 <showPressureMenuMMHG+0x78>)
 8002c32:	681a      	ldr	r2, [r3, #0]
 8002c34:	4b0b      	ldr	r3, [pc, #44]	@ (8002c64 <showPressureMenuMMHG+0x74>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	490d      	ldr	r1, [pc, #52]	@ (8002c70 <showPressureMenuMMHG+0x80>)
 8002c3a:	480e      	ldr	r0, [pc, #56]	@ (8002c74 <showPressureMenuMMHG+0x84>)
 8002c3c:	f00a fdac 	bl	800d798 <siprintf>
	ssd1306_WriteString(msg_buffer, Font_11x18, White);
 8002c40:	4b0d      	ldr	r3, [pc, #52]	@ (8002c78 <showPressureMenuMMHG+0x88>)
 8002c42:	2201      	movs	r2, #1
 8002c44:	9200      	str	r2, [sp, #0]
 8002c46:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002c48:	480a      	ldr	r0, [pc, #40]	@ (8002c74 <showPressureMenuMMHG+0x84>)
 8002c4a:	f000 fc5d 	bl	8003508 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8002c4e:	f000 fb4f 	bl	80032f0 <ssd1306_UpdateScreen>
}
 8002c52:	bf00      	nop
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bd80      	pop	{r7, pc}
 8002c58:	08013680 	.word	0x08013680
 8002c5c:	0801209c 	.word	0x0801209c
 8002c60:	20000310 	.word	0x20000310
 8002c64:	200006c8 	.word	0x200006c8
 8002c68:	200006c4 	.word	0x200006c4
 8002c6c:	200006c0 	.word	0x200006c0
 8002c70:	080120b8 	.word	0x080120b8
 8002c74:	20000288 	.word	0x20000288
 8002c78:	0801368c 	.word	0x0801368c

08002c7c <processKey>:
	osDelay(100);
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
}

static void processKey(Key key)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b083      	sub	sp, #12
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	4603      	mov	r3, r0
 8002c84:	71fb      	strb	r3, [r7, #7]
	if (key == Left)
 8002c86:	79fb      	ldrb	r3, [r7, #7]
 8002c88:	2b03      	cmp	r3, #3
 8002c8a:	d113      	bne.n	8002cb4 <processKey+0x38>
	{
		if (menu_kursor > 0)
 8002c8c:	4b68      	ldr	r3, [pc, #416]	@ (8002e30 <processKey+0x1b4>)
 8002c8e:	781b      	ldrb	r3, [r3, #0]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d006      	beq.n	8002ca2 <processKey+0x26>
		{
			menu_kursor--;
 8002c94:	4b66      	ldr	r3, [pc, #408]	@ (8002e30 <processKey+0x1b4>)
 8002c96:	781b      	ldrb	r3, [r3, #0]
 8002c98:	3b01      	subs	r3, #1
 8002c9a:	b2da      	uxtb	r2, r3
 8002c9c:	4b64      	ldr	r3, [pc, #400]	@ (8002e30 <processKey+0x1b4>)
 8002c9e:	701a      	strb	r2, [r3, #0]
		else if (setTimeMode)
		{
			setTimeMode = false;
		}
	}
}
 8002ca0:	e0c0      	b.n	8002e24 <processKey+0x1a8>
		else if (menu_kursor == 0)
 8002ca2:	4b63      	ldr	r3, [pc, #396]	@ (8002e30 <processKey+0x1b4>)
 8002ca4:	781b      	ldrb	r3, [r3, #0]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	f040 80bc 	bne.w	8002e24 <processKey+0x1a8>
			menu_kursor = MENU_PAGES_LENGTH - 1; // last element if manu_pages
 8002cac:	4b60      	ldr	r3, [pc, #384]	@ (8002e30 <processKey+0x1b4>)
 8002cae:	2205      	movs	r2, #5
 8002cb0:	701a      	strb	r2, [r3, #0]
}
 8002cb2:	e0b7      	b.n	8002e24 <processKey+0x1a8>
	else if (key == Right)
 8002cb4:	79fb      	ldrb	r3, [r7, #7]
 8002cb6:	2b04      	cmp	r3, #4
 8002cb8:	d113      	bne.n	8002ce2 <processKey+0x66>
		if (menu_kursor < MENU_PAGES_LENGTH - 1)
 8002cba:	4b5d      	ldr	r3, [pc, #372]	@ (8002e30 <processKey+0x1b4>)
 8002cbc:	781b      	ldrb	r3, [r3, #0]
 8002cbe:	2b04      	cmp	r3, #4
 8002cc0:	d806      	bhi.n	8002cd0 <processKey+0x54>
			menu_kursor++;
 8002cc2:	4b5b      	ldr	r3, [pc, #364]	@ (8002e30 <processKey+0x1b4>)
 8002cc4:	781b      	ldrb	r3, [r3, #0]
 8002cc6:	3301      	adds	r3, #1
 8002cc8:	b2da      	uxtb	r2, r3
 8002cca:	4b59      	ldr	r3, [pc, #356]	@ (8002e30 <processKey+0x1b4>)
 8002ccc:	701a      	strb	r2, [r3, #0]
}
 8002cce:	e0a9      	b.n	8002e24 <processKey+0x1a8>
		else if (menu_kursor == MENU_PAGES_LENGTH - 1)
 8002cd0:	4b57      	ldr	r3, [pc, #348]	@ (8002e30 <processKey+0x1b4>)
 8002cd2:	781b      	ldrb	r3, [r3, #0]
 8002cd4:	2b05      	cmp	r3, #5
 8002cd6:	f040 80a5 	bne.w	8002e24 <processKey+0x1a8>
			menu_kursor = 0;
 8002cda:	4b55      	ldr	r3, [pc, #340]	@ (8002e30 <processKey+0x1b4>)
 8002cdc:	2200      	movs	r2, #0
 8002cde:	701a      	strb	r2, [r3, #0]
}
 8002ce0:	e0a0      	b.n	8002e24 <processKey+0x1a8>
	else if (key == Up)
 8002ce2:	79fb      	ldrb	r3, [r7, #7]
 8002ce4:	2b01      	cmp	r3, #1
 8002ce6:	d142      	bne.n	8002d6e <processKey+0xf2>
		if (menu_pages[menu_kursor] == TemperatureMenu)
 8002ce8:	4b51      	ldr	r3, [pc, #324]	@ (8002e30 <processKey+0x1b4>)
 8002cea:	781b      	ldrb	r3, [r3, #0]
 8002cec:	461a      	mov	r2, r3
 8002cee:	4b51      	ldr	r3, [pc, #324]	@ (8002e34 <processKey+0x1b8>)
 8002cf0:	5c9b      	ldrb	r3, [r3, r2]
 8002cf2:	2b01      	cmp	r3, #1
 8002cf4:	d10e      	bne.n	8002d14 <processKey+0x98>
			if (temp_menu_kursor == 0)
 8002cf6:	4b50      	ldr	r3, [pc, #320]	@ (8002e38 <processKey+0x1bc>)
 8002cf8:	781b      	ldrb	r3, [r3, #0]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d103      	bne.n	8002d06 <processKey+0x8a>
				temp_menu_kursor = 1;
 8002cfe:	4b4e      	ldr	r3, [pc, #312]	@ (8002e38 <processKey+0x1bc>)
 8002d00:	2201      	movs	r2, #1
 8002d02:	701a      	strb	r2, [r3, #0]
 8002d04:	e006      	b.n	8002d14 <processKey+0x98>
			else if (temp_menu_kursor == 1)
 8002d06:	4b4c      	ldr	r3, [pc, #304]	@ (8002e38 <processKey+0x1bc>)
 8002d08:	781b      	ldrb	r3, [r3, #0]
 8002d0a:	2b01      	cmp	r3, #1
 8002d0c:	d102      	bne.n	8002d14 <processKey+0x98>
				temp_menu_kursor = 0;
 8002d0e:	4b4a      	ldr	r3, [pc, #296]	@ (8002e38 <processKey+0x1bc>)
 8002d10:	2200      	movs	r2, #0
 8002d12:	701a      	strb	r2, [r3, #0]
		if (menu_pages[menu_kursor] == PreassureMenu)
 8002d14:	4b46      	ldr	r3, [pc, #280]	@ (8002e30 <processKey+0x1b4>)
 8002d16:	781b      	ldrb	r3, [r3, #0]
 8002d18:	461a      	mov	r2, r3
 8002d1a:	4b46      	ldr	r3, [pc, #280]	@ (8002e34 <processKey+0x1b8>)
 8002d1c:	5c9b      	ldrb	r3, [r3, r2]
 8002d1e:	2b04      	cmp	r3, #4
 8002d20:	d10e      	bne.n	8002d40 <processKey+0xc4>
			if (press_menu_kursor == 0)
 8002d22:	4b46      	ldr	r3, [pc, #280]	@ (8002e3c <processKey+0x1c0>)
 8002d24:	781b      	ldrb	r3, [r3, #0]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d103      	bne.n	8002d32 <processKey+0xb6>
				press_menu_kursor = 1;
 8002d2a:	4b44      	ldr	r3, [pc, #272]	@ (8002e3c <processKey+0x1c0>)
 8002d2c:	2201      	movs	r2, #1
 8002d2e:	701a      	strb	r2, [r3, #0]
 8002d30:	e006      	b.n	8002d40 <processKey+0xc4>
			else if (press_menu_kursor == 1)
 8002d32:	4b42      	ldr	r3, [pc, #264]	@ (8002e3c <processKey+0x1c0>)
 8002d34:	781b      	ldrb	r3, [r3, #0]
 8002d36:	2b01      	cmp	r3, #1
 8002d38:	d102      	bne.n	8002d40 <processKey+0xc4>
				press_menu_kursor = 0;
 8002d3a:	4b40      	ldr	r3, [pc, #256]	@ (8002e3c <processKey+0x1c0>)
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	701a      	strb	r2, [r3, #0]
		if (menu_pages[menu_kursor] == BatteryMenu)
 8002d40:	4b3b      	ldr	r3, [pc, #236]	@ (8002e30 <processKey+0x1b4>)
 8002d42:	781b      	ldrb	r3, [r3, #0]
 8002d44:	461a      	mov	r2, r3
 8002d46:	4b3b      	ldr	r3, [pc, #236]	@ (8002e34 <processKey+0x1b8>)
 8002d48:	5c9b      	ldrb	r3, [r3, r2]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d16a      	bne.n	8002e24 <processKey+0x1a8>
			if (batt_menu_kursor == 0)
 8002d4e:	4b3c      	ldr	r3, [pc, #240]	@ (8002e40 <processKey+0x1c4>)
 8002d50:	781b      	ldrb	r3, [r3, #0]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d103      	bne.n	8002d5e <processKey+0xe2>
				batt_menu_kursor = 1;
 8002d56:	4b3a      	ldr	r3, [pc, #232]	@ (8002e40 <processKey+0x1c4>)
 8002d58:	2201      	movs	r2, #1
 8002d5a:	701a      	strb	r2, [r3, #0]
}
 8002d5c:	e062      	b.n	8002e24 <processKey+0x1a8>
			else if (batt_menu_kursor == 1)
 8002d5e:	4b38      	ldr	r3, [pc, #224]	@ (8002e40 <processKey+0x1c4>)
 8002d60:	781b      	ldrb	r3, [r3, #0]
 8002d62:	2b01      	cmp	r3, #1
 8002d64:	d15e      	bne.n	8002e24 <processKey+0x1a8>
				batt_menu_kursor = 0;
 8002d66:	4b36      	ldr	r3, [pc, #216]	@ (8002e40 <processKey+0x1c4>)
 8002d68:	2200      	movs	r2, #0
 8002d6a:	701a      	strb	r2, [r3, #0]
}
 8002d6c:	e05a      	b.n	8002e24 <processKey+0x1a8>
	else if (key == Down)
 8002d6e:	79fb      	ldrb	r3, [r7, #7]
 8002d70:	2b02      	cmp	r3, #2
 8002d72:	d142      	bne.n	8002dfa <processKey+0x17e>
		if (menu_pages[menu_kursor] == TemperatureMenu)
 8002d74:	4b2e      	ldr	r3, [pc, #184]	@ (8002e30 <processKey+0x1b4>)
 8002d76:	781b      	ldrb	r3, [r3, #0]
 8002d78:	461a      	mov	r2, r3
 8002d7a:	4b2e      	ldr	r3, [pc, #184]	@ (8002e34 <processKey+0x1b8>)
 8002d7c:	5c9b      	ldrb	r3, [r3, r2]
 8002d7e:	2b01      	cmp	r3, #1
 8002d80:	d10e      	bne.n	8002da0 <processKey+0x124>
			if (temp_menu_kursor == 0)
 8002d82:	4b2d      	ldr	r3, [pc, #180]	@ (8002e38 <processKey+0x1bc>)
 8002d84:	781b      	ldrb	r3, [r3, #0]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d103      	bne.n	8002d92 <processKey+0x116>
				temp_menu_kursor = 1;
 8002d8a:	4b2b      	ldr	r3, [pc, #172]	@ (8002e38 <processKey+0x1bc>)
 8002d8c:	2201      	movs	r2, #1
 8002d8e:	701a      	strb	r2, [r3, #0]
 8002d90:	e006      	b.n	8002da0 <processKey+0x124>
			else if (temp_menu_kursor == 1)
 8002d92:	4b29      	ldr	r3, [pc, #164]	@ (8002e38 <processKey+0x1bc>)
 8002d94:	781b      	ldrb	r3, [r3, #0]
 8002d96:	2b01      	cmp	r3, #1
 8002d98:	d102      	bne.n	8002da0 <processKey+0x124>
				temp_menu_kursor = 0;
 8002d9a:	4b27      	ldr	r3, [pc, #156]	@ (8002e38 <processKey+0x1bc>)
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	701a      	strb	r2, [r3, #0]
		if (menu_pages[menu_kursor] == PreassureMenu)
 8002da0:	4b23      	ldr	r3, [pc, #140]	@ (8002e30 <processKey+0x1b4>)
 8002da2:	781b      	ldrb	r3, [r3, #0]
 8002da4:	461a      	mov	r2, r3
 8002da6:	4b23      	ldr	r3, [pc, #140]	@ (8002e34 <processKey+0x1b8>)
 8002da8:	5c9b      	ldrb	r3, [r3, r2]
 8002daa:	2b04      	cmp	r3, #4
 8002dac:	d10e      	bne.n	8002dcc <processKey+0x150>
			if (press_menu_kursor == 0)
 8002dae:	4b23      	ldr	r3, [pc, #140]	@ (8002e3c <processKey+0x1c0>)
 8002db0:	781b      	ldrb	r3, [r3, #0]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d103      	bne.n	8002dbe <processKey+0x142>
				press_menu_kursor = 1;
 8002db6:	4b21      	ldr	r3, [pc, #132]	@ (8002e3c <processKey+0x1c0>)
 8002db8:	2201      	movs	r2, #1
 8002dba:	701a      	strb	r2, [r3, #0]
 8002dbc:	e006      	b.n	8002dcc <processKey+0x150>
			else if (press_menu_kursor == 1)
 8002dbe:	4b1f      	ldr	r3, [pc, #124]	@ (8002e3c <processKey+0x1c0>)
 8002dc0:	781b      	ldrb	r3, [r3, #0]
 8002dc2:	2b01      	cmp	r3, #1
 8002dc4:	d102      	bne.n	8002dcc <processKey+0x150>
				press_menu_kursor = 0;
 8002dc6:	4b1d      	ldr	r3, [pc, #116]	@ (8002e3c <processKey+0x1c0>)
 8002dc8:	2200      	movs	r2, #0
 8002dca:	701a      	strb	r2, [r3, #0]
		if (menu_pages[menu_kursor] == BatteryMenu)
 8002dcc:	4b18      	ldr	r3, [pc, #96]	@ (8002e30 <processKey+0x1b4>)
 8002dce:	781b      	ldrb	r3, [r3, #0]
 8002dd0:	461a      	mov	r2, r3
 8002dd2:	4b18      	ldr	r3, [pc, #96]	@ (8002e34 <processKey+0x1b8>)
 8002dd4:	5c9b      	ldrb	r3, [r3, r2]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d124      	bne.n	8002e24 <processKey+0x1a8>
			if (batt_menu_kursor == 0)
 8002dda:	4b19      	ldr	r3, [pc, #100]	@ (8002e40 <processKey+0x1c4>)
 8002ddc:	781b      	ldrb	r3, [r3, #0]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d103      	bne.n	8002dea <processKey+0x16e>
				batt_menu_kursor = 1;
 8002de2:	4b17      	ldr	r3, [pc, #92]	@ (8002e40 <processKey+0x1c4>)
 8002de4:	2201      	movs	r2, #1
 8002de6:	701a      	strb	r2, [r3, #0]
}
 8002de8:	e01c      	b.n	8002e24 <processKey+0x1a8>
			else if (batt_menu_kursor == 1)
 8002dea:	4b15      	ldr	r3, [pc, #84]	@ (8002e40 <processKey+0x1c4>)
 8002dec:	781b      	ldrb	r3, [r3, #0]
 8002dee:	2b01      	cmp	r3, #1
 8002df0:	d118      	bne.n	8002e24 <processKey+0x1a8>
				batt_menu_kursor = 0;
 8002df2:	4b13      	ldr	r3, [pc, #76]	@ (8002e40 <processKey+0x1c4>)
 8002df4:	2200      	movs	r2, #0
 8002df6:	701a      	strb	r2, [r3, #0]
}
 8002df8:	e014      	b.n	8002e24 <processKey+0x1a8>
	else if (key == Middle)
 8002dfa:	79fb      	ldrb	r3, [r7, #7]
 8002dfc:	2b05      	cmp	r3, #5
 8002dfe:	d111      	bne.n	8002e24 <processKey+0x1a8>
		if (!setTimeMode)
 8002e00:	4b10      	ldr	r3, [pc, #64]	@ (8002e44 <processKey+0x1c8>)
 8002e02:	781b      	ldrb	r3, [r3, #0]
 8002e04:	f083 0301 	eor.w	r3, r3, #1
 8002e08:	b2db      	uxtb	r3, r3
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d003      	beq.n	8002e16 <processKey+0x19a>
			setTimeMode = true;
 8002e0e:	4b0d      	ldr	r3, [pc, #52]	@ (8002e44 <processKey+0x1c8>)
 8002e10:	2201      	movs	r2, #1
 8002e12:	701a      	strb	r2, [r3, #0]
}
 8002e14:	e006      	b.n	8002e24 <processKey+0x1a8>
		else if (setTimeMode)
 8002e16:	4b0b      	ldr	r3, [pc, #44]	@ (8002e44 <processKey+0x1c8>)
 8002e18:	781b      	ldrb	r3, [r3, #0]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d002      	beq.n	8002e24 <processKey+0x1a8>
			setTimeMode = false;
 8002e1e:	4b09      	ldr	r3, [pc, #36]	@ (8002e44 <processKey+0x1c8>)
 8002e20:	2200      	movs	r2, #0
 8002e22:	701a      	strb	r2, [r3, #0]
}
 8002e24:	bf00      	nop
 8002e26:	370c      	adds	r7, #12
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2e:	4770      	bx	lr
 8002e30:	200002ef 	.word	0x200002ef
 8002e34:	20000000 	.word	0x20000000
 8002e38:	200002f0 	.word	0x200002f0
 8002e3c:	200002f1 	.word	0x200002f1
 8002e40:	200002f2 	.word	0x200002f2
 8002e44:	200002ec 	.word	0x200002ec

08002e48 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b08a      	sub	sp, #40	@ 0x28
 8002e4c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e4e:	f107 0314 	add.w	r3, r7, #20
 8002e52:	2200      	movs	r2, #0
 8002e54:	601a      	str	r2, [r3, #0]
 8002e56:	605a      	str	r2, [r3, #4]
 8002e58:	609a      	str	r2, [r3, #8]
 8002e5a:	60da      	str	r2, [r3, #12]
 8002e5c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e5e:	4b2c      	ldr	r3, [pc, #176]	@ (8002f10 <MX_GPIO_Init+0xc8>)
 8002e60:	695b      	ldr	r3, [r3, #20]
 8002e62:	4a2b      	ldr	r2, [pc, #172]	@ (8002f10 <MX_GPIO_Init+0xc8>)
 8002e64:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002e68:	6153      	str	r3, [r2, #20]
 8002e6a:	4b29      	ldr	r3, [pc, #164]	@ (8002f10 <MX_GPIO_Init+0xc8>)
 8002e6c:	695b      	ldr	r3, [r3, #20]
 8002e6e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002e72:	613b      	str	r3, [r7, #16]
 8002e74:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002e76:	4b26      	ldr	r3, [pc, #152]	@ (8002f10 <MX_GPIO_Init+0xc8>)
 8002e78:	695b      	ldr	r3, [r3, #20]
 8002e7a:	4a25      	ldr	r2, [pc, #148]	@ (8002f10 <MX_GPIO_Init+0xc8>)
 8002e7c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002e80:	6153      	str	r3, [r2, #20]
 8002e82:	4b23      	ldr	r3, [pc, #140]	@ (8002f10 <MX_GPIO_Init+0xc8>)
 8002e84:	695b      	ldr	r3, [r3, #20]
 8002e86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e8a:	60fb      	str	r3, [r7, #12]
 8002e8c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e8e:	4b20      	ldr	r3, [pc, #128]	@ (8002f10 <MX_GPIO_Init+0xc8>)
 8002e90:	695b      	ldr	r3, [r3, #20]
 8002e92:	4a1f      	ldr	r2, [pc, #124]	@ (8002f10 <MX_GPIO_Init+0xc8>)
 8002e94:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e98:	6153      	str	r3, [r2, #20]
 8002e9a:	4b1d      	ldr	r3, [pc, #116]	@ (8002f10 <MX_GPIO_Init+0xc8>)
 8002e9c:	695b      	ldr	r3, [r3, #20]
 8002e9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ea2:	60bb      	str	r3, [r7, #8]
 8002ea4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ea6:	4b1a      	ldr	r3, [pc, #104]	@ (8002f10 <MX_GPIO_Init+0xc8>)
 8002ea8:	695b      	ldr	r3, [r3, #20]
 8002eaa:	4a19      	ldr	r2, [pc, #100]	@ (8002f10 <MX_GPIO_Init+0xc8>)
 8002eac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002eb0:	6153      	str	r3, [r2, #20]
 8002eb2:	4b17      	ldr	r3, [pc, #92]	@ (8002f10 <MX_GPIO_Init+0xc8>)
 8002eb4:	695b      	ldr	r3, [r3, #20]
 8002eb6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002eba:	607b      	str	r3, [r7, #4]
 8002ebc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STATUS_LED_GPIO_Port, STATUS_LED_Pin, GPIO_PIN_RESET);
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002ec4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ec8:	f002 fb94 	bl	80055f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = BTN_UP_Pin|BTN_RIGHT_Pin|BTN_DOWN_Pin|BTN_LEFT_Pin
 8002ecc:	f24e 0306 	movw	r3, #57350	@ 0xe006
 8002ed0:	617b      	str	r3, [r7, #20]
                          |BTN_MIDDLE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002ed6:	2302      	movs	r3, #2
 8002ed8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002eda:	f107 0314 	add.w	r3, r7, #20
 8002ede:	4619      	mov	r1, r3
 8002ee0:	480c      	ldr	r0, [pc, #48]	@ (8002f14 <MX_GPIO_Init+0xcc>)
 8002ee2:	f002 f9e5 	bl	80052b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = STATUS_LED_Pin;
 8002ee6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002eea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002eec:	2301      	movs	r3, #1
 8002eee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(STATUS_LED_GPIO_Port, &GPIO_InitStruct);
 8002ef8:	f107 0314 	add.w	r3, r7, #20
 8002efc:	4619      	mov	r1, r3
 8002efe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f02:	f002 f9d5 	bl	80052b0 <HAL_GPIO_Init>

}
 8002f06:	bf00      	nop
 8002f08:	3728      	adds	r7, #40	@ 0x28
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	bf00      	nop
 8002f10:	40021000 	.word	0x40021000
 8002f14:	48000400 	.word	0x48000400

08002f18 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002f1c:	4b1b      	ldr	r3, [pc, #108]	@ (8002f8c <MX_I2C1_Init+0x74>)
 8002f1e:	4a1c      	ldr	r2, [pc, #112]	@ (8002f90 <MX_I2C1_Init+0x78>)
 8002f20:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0000020B;
 8002f22:	4b1a      	ldr	r3, [pc, #104]	@ (8002f8c <MX_I2C1_Init+0x74>)
 8002f24:	f240 220b 	movw	r2, #523	@ 0x20b
 8002f28:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002f2a:	4b18      	ldr	r3, [pc, #96]	@ (8002f8c <MX_I2C1_Init+0x74>)
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002f30:	4b16      	ldr	r3, [pc, #88]	@ (8002f8c <MX_I2C1_Init+0x74>)
 8002f32:	2201      	movs	r2, #1
 8002f34:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002f36:	4b15      	ldr	r3, [pc, #84]	@ (8002f8c <MX_I2C1_Init+0x74>)
 8002f38:	2200      	movs	r2, #0
 8002f3a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002f3c:	4b13      	ldr	r3, [pc, #76]	@ (8002f8c <MX_I2C1_Init+0x74>)
 8002f3e:	2200      	movs	r2, #0
 8002f40:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002f42:	4b12      	ldr	r3, [pc, #72]	@ (8002f8c <MX_I2C1_Init+0x74>)
 8002f44:	2200      	movs	r2, #0
 8002f46:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002f48:	4b10      	ldr	r3, [pc, #64]	@ (8002f8c <MX_I2C1_Init+0x74>)
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002f4e:	4b0f      	ldr	r3, [pc, #60]	@ (8002f8c <MX_I2C1_Init+0x74>)
 8002f50:	2200      	movs	r2, #0
 8002f52:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002f54:	480d      	ldr	r0, [pc, #52]	@ (8002f8c <MX_I2C1_Init+0x74>)
 8002f56:	f002 fb7f 	bl	8005658 <HAL_I2C_Init>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d001      	beq.n	8002f64 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002f60:	f000 f904 	bl	800316c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002f64:	2100      	movs	r1, #0
 8002f66:	4809      	ldr	r0, [pc, #36]	@ (8002f8c <MX_I2C1_Init+0x74>)
 8002f68:	f003 fb9c 	bl	80066a4 <HAL_I2CEx_ConfigAnalogFilter>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d001      	beq.n	8002f76 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8002f72:	f000 f8fb 	bl	800316c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002f76:	2100      	movs	r1, #0
 8002f78:	4804      	ldr	r0, [pc, #16]	@ (8002f8c <MX_I2C1_Init+0x74>)
 8002f7a:	f003 fbde 	bl	800673a <HAL_I2CEx_ConfigDigitalFilter>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d001      	beq.n	8002f88 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8002f84:	f000 f8f2 	bl	800316c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002f88:	bf00      	nop
 8002f8a:	bd80      	pop	{r7, pc}
 8002f8c:	20000340 	.word	0x20000340
 8002f90:	40005400 	.word	0x40005400

08002f94 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b08a      	sub	sp, #40	@ 0x28
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f9c:	f107 0314 	add.w	r3, r7, #20
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	601a      	str	r2, [r3, #0]
 8002fa4:	605a      	str	r2, [r3, #4]
 8002fa6:	609a      	str	r2, [r3, #8]
 8002fa8:	60da      	str	r2, [r3, #12]
 8002faa:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4a17      	ldr	r2, [pc, #92]	@ (8003010 <HAL_I2C_MspInit+0x7c>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d128      	bne.n	8003008 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fb6:	4b17      	ldr	r3, [pc, #92]	@ (8003014 <HAL_I2C_MspInit+0x80>)
 8002fb8:	695b      	ldr	r3, [r3, #20]
 8002fba:	4a16      	ldr	r2, [pc, #88]	@ (8003014 <HAL_I2C_MspInit+0x80>)
 8002fbc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002fc0:	6153      	str	r3, [r2, #20]
 8002fc2:	4b14      	ldr	r3, [pc, #80]	@ (8003014 <HAL_I2C_MspInit+0x80>)
 8002fc4:	695b      	ldr	r3, [r3, #20]
 8002fc6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002fca:	613b      	str	r3, [r7, #16]
 8002fcc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002fce:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002fd2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002fd4:	2312      	movs	r3, #18
 8002fd6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002fdc:	2303      	movs	r3, #3
 8002fde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002fe0:	2304      	movs	r3, #4
 8002fe2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fe4:	f107 0314 	add.w	r3, r7, #20
 8002fe8:	4619      	mov	r1, r3
 8002fea:	480b      	ldr	r0, [pc, #44]	@ (8003018 <HAL_I2C_MspInit+0x84>)
 8002fec:	f002 f960 	bl	80052b0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002ff0:	4b08      	ldr	r3, [pc, #32]	@ (8003014 <HAL_I2C_MspInit+0x80>)
 8002ff2:	69db      	ldr	r3, [r3, #28]
 8002ff4:	4a07      	ldr	r2, [pc, #28]	@ (8003014 <HAL_I2C_MspInit+0x80>)
 8002ff6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002ffa:	61d3      	str	r3, [r2, #28]
 8002ffc:	4b05      	ldr	r3, [pc, #20]	@ (8003014 <HAL_I2C_MspInit+0x80>)
 8002ffe:	69db      	ldr	r3, [r3, #28]
 8003000:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003004:	60fb      	str	r3, [r7, #12]
 8003006:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8003008:	bf00      	nop
 800300a:	3728      	adds	r7, #40	@ 0x28
 800300c:	46bd      	mov	sp, r7
 800300e:	bd80      	pop	{r7, pc}
 8003010:	40005400 	.word	0x40005400
 8003014:	40021000 	.word	0x40021000
 8003018:	48000400 	.word	0x48000400

0800301c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003020:	f000 fed8 	bl	8003dd4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003024:	f000 f828 	bl	8003078 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003028:	f7ff ff0e 	bl	8002e48 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800302c:	f000 fdc4 	bl	8003bb8 <MX_USART2_UART_Init>
  MX_ADC2_Init();
 8003030:	f7fe ff5e 	bl	8001ef0 <MX_ADC2_Init>
  MX_I2C1_Init();
 8003034:	f7ff ff70 	bl	8002f18 <MX_I2C1_Init>
  MX_TIM3_Init();
 8003038:	f000 fd0e 	bl	8003a58 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

	HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 800303c:	2100      	movs	r1, #0
 800303e:	480b      	ldr	r0, [pc, #44]	@ (800306c <main+0x50>)
 8003040:	f001 fb77 	bl	8004732 <HAL_ADCEx_Calibration_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8003044:	2100      	movs	r1, #0
 8003046:	480a      	ldr	r0, [pc, #40]	@ (8003070 <main+0x54>)
 8003048:	f005 f9b2 	bl	80083b0 <HAL_TIM_PWM_Start>
	ssd1306_Init();
 800304c:	f000 f8ce 	bl	80031ec <ssd1306_Init>
	BME280_Init();
 8003050:	f7fe fecc 	bl	8001dec <BME280_Init>
	DS3231_Init(&hi2c1);
 8003054:	4807      	ldr	r0, [pc, #28]	@ (8003074 <main+0x58>)
 8003056:	f7fe ffe7 	bl	8002028 <DS3231_Init>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800305a:	f006 fdb1 	bl	8009bc0 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 800305e:	f7ff f94f 	bl	8002300 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8003062:	f006 fde1 	bl	8009c28 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8003066:	bf00      	nop
 8003068:	e7fd      	b.n	8003066 <main+0x4a>
 800306a:	bf00      	nop
 800306c:	20000234 	.word	0x20000234
 8003070:	200005ec 	.word	0x200005ec
 8003074:	20000340 	.word	0x20000340

08003078 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b0a6      	sub	sp, #152	@ 0x98
 800307c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800307e:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8003082:	2228      	movs	r2, #40	@ 0x28
 8003084:	2100      	movs	r1, #0
 8003086:	4618      	mov	r0, r3
 8003088:	f00a fc03 	bl	800d892 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800308c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003090:	2200      	movs	r2, #0
 8003092:	601a      	str	r2, [r3, #0]
 8003094:	605a      	str	r2, [r3, #4]
 8003096:	609a      	str	r2, [r3, #8]
 8003098:	60da      	str	r2, [r3, #12]
 800309a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800309c:	1d3b      	adds	r3, r7, #4
 800309e:	2258      	movs	r2, #88	@ 0x58
 80030a0:	2100      	movs	r1, #0
 80030a2:	4618      	mov	r0, r3
 80030a4:	f00a fbf5 	bl	800d892 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80030a8:	2302      	movs	r3, #2
 80030aa:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80030ac:	2301      	movs	r3, #1
 80030ae:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80030b0:	2310      	movs	r3, #16
 80030b2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80030b6:	2302      	movs	r3, #2
 80030b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80030bc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80030c0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80030c4:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80030c8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80030cc:	2300      	movs	r3, #0
 80030ce:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80030d2:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80030d6:	4618      	mov	r0, r3
 80030d8:	f003 fb7c 	bl	80067d4 <HAL_RCC_OscConfig>
 80030dc:	4603      	mov	r3, r0
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d001      	beq.n	80030e6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80030e2:	f000 f843 	bl	800316c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80030e6:	230f      	movs	r3, #15
 80030e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80030ea:	2302      	movs	r3, #2
 80030ec:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80030ee:	2300      	movs	r3, #0
 80030f0:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80030f2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80030f6:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80030f8:	2300      	movs	r3, #0
 80030fa:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80030fc:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003100:	2102      	movs	r1, #2
 8003102:	4618      	mov	r0, r3
 8003104:	f004 fbba 	bl	800787c <HAL_RCC_ClockConfig>
 8003108:	4603      	mov	r3, r0
 800310a:	2b00      	cmp	r3, #0
 800310c:	d001      	beq.n	8003112 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800310e:	f000 f82d 	bl	800316c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 8003112:	4b0c      	ldr	r3, [pc, #48]	@ (8003144 <SystemClock_Config+0xcc>)
 8003114:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_ADC12|RCC_PERIPHCLK_TIM34;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003116:	2300      	movs	r3, #0
 8003118:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 800311a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800311e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8003120:	2300      	movs	r3, #0
 8003122:	623b      	str	r3, [r7, #32]
  PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 8003124:	2300      	movs	r3, #0
 8003126:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003128:	1d3b      	adds	r3, r7, #4
 800312a:	4618      	mov	r0, r3
 800312c:	f004 fdf8 	bl	8007d20 <HAL_RCCEx_PeriphCLKConfig>
 8003130:	4603      	mov	r3, r0
 8003132:	2b00      	cmp	r3, #0
 8003134:	d001      	beq.n	800313a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8003136:	f000 f819 	bl	800316c <Error_Handler>
  }
}
 800313a:	bf00      	nop
 800313c:	3798      	adds	r7, #152	@ 0x98
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}
 8003142:	bf00      	nop
 8003144:	002000a2 	.word	0x002000a2

08003148 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b082      	sub	sp, #8
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17) {
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4a04      	ldr	r2, [pc, #16]	@ (8003168 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d101      	bne.n	800315e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800315a:	f000 fe51 	bl	8003e00 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800315e:	bf00      	nop
 8003160:	3708      	adds	r7, #8
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}
 8003166:	bf00      	nop
 8003168:	40014800 	.word	0x40014800

0800316c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800316c:	b480      	push	{r7}
 800316e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003170:	b672      	cpsid	i
}
 8003172:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8003174:	bf00      	nop
 8003176:	e7fd      	b.n	8003174 <Error_Handler+0x8>

08003178 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8003178:	b480      	push	{r7}
 800317a:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 800317c:	bf00      	nop
 800317e:	46bd      	mov	sp, r7
 8003180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003184:	4770      	bx	lr
	...

08003188 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8003188:	b580      	push	{r7, lr}
 800318a:	b086      	sub	sp, #24
 800318c:	af04      	add	r7, sp, #16
 800318e:	4603      	mov	r3, r0
 8003190:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8003192:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003196:	9302      	str	r3, [sp, #8]
 8003198:	2301      	movs	r3, #1
 800319a:	9301      	str	r3, [sp, #4]
 800319c:	1dfb      	adds	r3, r7, #7
 800319e:	9300      	str	r3, [sp, #0]
 80031a0:	2301      	movs	r3, #1
 80031a2:	2200      	movs	r2, #0
 80031a4:	2178      	movs	r1, #120	@ 0x78
 80031a6:	4803      	ldr	r0, [pc, #12]	@ (80031b4 <ssd1306_WriteCommand+0x2c>)
 80031a8:	f002 fd00 	bl	8005bac <HAL_I2C_Mem_Write>
}
 80031ac:	bf00      	nop
 80031ae:	3708      	adds	r7, #8
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd80      	pop	{r7, pc}
 80031b4:	20000340 	.word	0x20000340

080031b8 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b086      	sub	sp, #24
 80031bc:	af04      	add	r7, sp, #16
 80031be:	6078      	str	r0, [r7, #4]
 80031c0:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	b29b      	uxth	r3, r3
 80031c6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80031ca:	9202      	str	r2, [sp, #8]
 80031cc:	9301      	str	r3, [sp, #4]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	9300      	str	r3, [sp, #0]
 80031d2:	2301      	movs	r3, #1
 80031d4:	2240      	movs	r2, #64	@ 0x40
 80031d6:	2178      	movs	r1, #120	@ 0x78
 80031d8:	4803      	ldr	r0, [pc, #12]	@ (80031e8 <ssd1306_WriteData+0x30>)
 80031da:	f002 fce7 	bl	8005bac <HAL_I2C_Mem_Write>
}
 80031de:	bf00      	nop
 80031e0:	3708      	adds	r7, #8
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bd80      	pop	{r7, pc}
 80031e6:	bf00      	nop
 80031e8:	20000340 	.word	0x20000340

080031ec <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80031ec:	b580      	push	{r7, lr}
 80031ee:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80031f0:	f7ff ffc2 	bl	8003178 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80031f4:	2064      	movs	r0, #100	@ 0x64
 80031f6:	f000 fe23 	bl	8003e40 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80031fa:	2000      	movs	r0, #0
 80031fc:	f000 fa78 	bl	80036f0 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8003200:	2020      	movs	r0, #32
 8003202:	f7ff ffc1 	bl	8003188 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8003206:	2000      	movs	r0, #0
 8003208:	f7ff ffbe 	bl	8003188 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800320c:	20b0      	movs	r0, #176	@ 0xb0
 800320e:	f7ff ffbb 	bl	8003188 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8003212:	20c8      	movs	r0, #200	@ 0xc8
 8003214:	f7ff ffb8 	bl	8003188 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8003218:	2000      	movs	r0, #0
 800321a:	f7ff ffb5 	bl	8003188 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800321e:	2010      	movs	r0, #16
 8003220:	f7ff ffb2 	bl	8003188 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8003224:	2040      	movs	r0, #64	@ 0x40
 8003226:	f7ff ffaf 	bl	8003188 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 800322a:	20ff      	movs	r0, #255	@ 0xff
 800322c:	f000 fa4d 	bl	80036ca <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8003230:	20a1      	movs	r0, #161	@ 0xa1
 8003232:	f7ff ffa9 	bl	8003188 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8003236:	20a6      	movs	r0, #166	@ 0xa6
 8003238:	f7ff ffa6 	bl	8003188 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 800323c:	20a8      	movs	r0, #168	@ 0xa8
 800323e:	f7ff ffa3 	bl	8003188 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
 8003242:	201f      	movs	r0, #31
 8003244:	f7ff ffa0 	bl	8003188 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8003248:	20a4      	movs	r0, #164	@ 0xa4
 800324a:	f7ff ff9d 	bl	8003188 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800324e:	20d3      	movs	r0, #211	@ 0xd3
 8003250:	f7ff ff9a 	bl	8003188 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8003254:	2000      	movs	r0, #0
 8003256:	f7ff ff97 	bl	8003188 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 800325a:	20d5      	movs	r0, #213	@ 0xd5
 800325c:	f7ff ff94 	bl	8003188 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8003260:	20f0      	movs	r0, #240	@ 0xf0
 8003262:	f7ff ff91 	bl	8003188 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8003266:	20d9      	movs	r0, #217	@ 0xd9
 8003268:	f7ff ff8e 	bl	8003188 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 800326c:	2022      	movs	r0, #34	@ 0x22
 800326e:	f7ff ff8b 	bl	8003188 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8003272:	20da      	movs	r0, #218	@ 0xda
 8003274:	f7ff ff88 	bl	8003188 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
 8003278:	2002      	movs	r0, #2
 800327a:	f7ff ff85 	bl	8003188 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 800327e:	20db      	movs	r0, #219	@ 0xdb
 8003280:	f7ff ff82 	bl	8003188 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8003284:	2020      	movs	r0, #32
 8003286:	f7ff ff7f 	bl	8003188 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 800328a:	208d      	movs	r0, #141	@ 0x8d
 800328c:	f7ff ff7c 	bl	8003188 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8003290:	2014      	movs	r0, #20
 8003292:	f7ff ff79 	bl	8003188 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8003296:	2001      	movs	r0, #1
 8003298:	f000 fa2a 	bl	80036f0 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 800329c:	2000      	movs	r0, #0
 800329e:	f000 f80f 	bl	80032c0 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80032a2:	f000 f825 	bl	80032f0 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80032a6:	4b05      	ldr	r3, [pc, #20]	@ (80032bc <ssd1306_Init+0xd0>)
 80032a8:	2200      	movs	r2, #0
 80032aa:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80032ac:	4b03      	ldr	r3, [pc, #12]	@ (80032bc <ssd1306_Init+0xd0>)
 80032ae:	2200      	movs	r2, #0
 80032b0:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 80032b2:	4b02      	ldr	r3, [pc, #8]	@ (80032bc <ssd1306_Init+0xd0>)
 80032b4:	2201      	movs	r2, #1
 80032b6:	711a      	strb	r2, [r3, #4]
}
 80032b8:	bf00      	nop
 80032ba:	bd80      	pop	{r7, pc}
 80032bc:	20000594 	.word	0x20000594

080032c0 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b082      	sub	sp, #8
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	4603      	mov	r3, r0
 80032c8:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80032ca:	79fb      	ldrb	r3, [r7, #7]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d101      	bne.n	80032d4 <ssd1306_Fill+0x14>
 80032d0:	2300      	movs	r3, #0
 80032d2:	e000      	b.n	80032d6 <ssd1306_Fill+0x16>
 80032d4:	23ff      	movs	r3, #255	@ 0xff
 80032d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80032da:	4619      	mov	r1, r3
 80032dc:	4803      	ldr	r0, [pc, #12]	@ (80032ec <ssd1306_Fill+0x2c>)
 80032de:	f00a fad8 	bl	800d892 <memset>
}
 80032e2:	bf00      	nop
 80032e4:	3708      	adds	r7, #8
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd80      	pop	{r7, pc}
 80032ea:	bf00      	nop
 80032ec:	20000394 	.word	0x20000394

080032f0 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b082      	sub	sp, #8
 80032f4:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80032f6:	2300      	movs	r3, #0
 80032f8:	71fb      	strb	r3, [r7, #7]
 80032fa:	e016      	b.n	800332a <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80032fc:	79fb      	ldrb	r3, [r7, #7]
 80032fe:	3b50      	subs	r3, #80	@ 0x50
 8003300:	b2db      	uxtb	r3, r3
 8003302:	4618      	mov	r0, r3
 8003304:	f7ff ff40 	bl	8003188 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8003308:	2000      	movs	r0, #0
 800330a:	f7ff ff3d 	bl	8003188 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800330e:	2010      	movs	r0, #16
 8003310:	f7ff ff3a 	bl	8003188 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8003314:	79fb      	ldrb	r3, [r7, #7]
 8003316:	01db      	lsls	r3, r3, #7
 8003318:	4a08      	ldr	r2, [pc, #32]	@ (800333c <ssd1306_UpdateScreen+0x4c>)
 800331a:	4413      	add	r3, r2
 800331c:	2180      	movs	r1, #128	@ 0x80
 800331e:	4618      	mov	r0, r3
 8003320:	f7ff ff4a 	bl	80031b8 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8003324:	79fb      	ldrb	r3, [r7, #7]
 8003326:	3301      	adds	r3, #1
 8003328:	71fb      	strb	r3, [r7, #7]
 800332a:	79fb      	ldrb	r3, [r7, #7]
 800332c:	2b03      	cmp	r3, #3
 800332e:	d9e5      	bls.n	80032fc <ssd1306_UpdateScreen+0xc>
    }
}
 8003330:	bf00      	nop
 8003332:	bf00      	nop
 8003334:	3708      	adds	r7, #8
 8003336:	46bd      	mov	sp, r7
 8003338:	bd80      	pop	{r7, pc}
 800333a:	bf00      	nop
 800333c:	20000394 	.word	0x20000394

08003340 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8003340:	b480      	push	{r7}
 8003342:	b083      	sub	sp, #12
 8003344:	af00      	add	r7, sp, #0
 8003346:	4603      	mov	r3, r0
 8003348:	71fb      	strb	r3, [r7, #7]
 800334a:	460b      	mov	r3, r1
 800334c:	71bb      	strb	r3, [r7, #6]
 800334e:	4613      	mov	r3, r2
 8003350:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8003352:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003356:	2b00      	cmp	r3, #0
 8003358:	db3d      	blt.n	80033d6 <ssd1306_DrawPixel+0x96>
 800335a:	79bb      	ldrb	r3, [r7, #6]
 800335c:	2b1f      	cmp	r3, #31
 800335e:	d83a      	bhi.n	80033d6 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8003360:	797b      	ldrb	r3, [r7, #5]
 8003362:	2b01      	cmp	r3, #1
 8003364:	d11a      	bne.n	800339c <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8003366:	79fa      	ldrb	r2, [r7, #7]
 8003368:	79bb      	ldrb	r3, [r7, #6]
 800336a:	08db      	lsrs	r3, r3, #3
 800336c:	b2d8      	uxtb	r0, r3
 800336e:	4603      	mov	r3, r0
 8003370:	01db      	lsls	r3, r3, #7
 8003372:	4413      	add	r3, r2
 8003374:	4a1b      	ldr	r2, [pc, #108]	@ (80033e4 <ssd1306_DrawPixel+0xa4>)
 8003376:	5cd3      	ldrb	r3, [r2, r3]
 8003378:	b25a      	sxtb	r2, r3
 800337a:	79bb      	ldrb	r3, [r7, #6]
 800337c:	f003 0307 	and.w	r3, r3, #7
 8003380:	2101      	movs	r1, #1
 8003382:	fa01 f303 	lsl.w	r3, r1, r3
 8003386:	b25b      	sxtb	r3, r3
 8003388:	4313      	orrs	r3, r2
 800338a:	b259      	sxtb	r1, r3
 800338c:	79fa      	ldrb	r2, [r7, #7]
 800338e:	4603      	mov	r3, r0
 8003390:	01db      	lsls	r3, r3, #7
 8003392:	4413      	add	r3, r2
 8003394:	b2c9      	uxtb	r1, r1
 8003396:	4a13      	ldr	r2, [pc, #76]	@ (80033e4 <ssd1306_DrawPixel+0xa4>)
 8003398:	54d1      	strb	r1, [r2, r3]
 800339a:	e01d      	b.n	80033d8 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800339c:	79fa      	ldrb	r2, [r7, #7]
 800339e:	79bb      	ldrb	r3, [r7, #6]
 80033a0:	08db      	lsrs	r3, r3, #3
 80033a2:	b2d8      	uxtb	r0, r3
 80033a4:	4603      	mov	r3, r0
 80033a6:	01db      	lsls	r3, r3, #7
 80033a8:	4413      	add	r3, r2
 80033aa:	4a0e      	ldr	r2, [pc, #56]	@ (80033e4 <ssd1306_DrawPixel+0xa4>)
 80033ac:	5cd3      	ldrb	r3, [r2, r3]
 80033ae:	b25a      	sxtb	r2, r3
 80033b0:	79bb      	ldrb	r3, [r7, #6]
 80033b2:	f003 0307 	and.w	r3, r3, #7
 80033b6:	2101      	movs	r1, #1
 80033b8:	fa01 f303 	lsl.w	r3, r1, r3
 80033bc:	b25b      	sxtb	r3, r3
 80033be:	43db      	mvns	r3, r3
 80033c0:	b25b      	sxtb	r3, r3
 80033c2:	4013      	ands	r3, r2
 80033c4:	b259      	sxtb	r1, r3
 80033c6:	79fa      	ldrb	r2, [r7, #7]
 80033c8:	4603      	mov	r3, r0
 80033ca:	01db      	lsls	r3, r3, #7
 80033cc:	4413      	add	r3, r2
 80033ce:	b2c9      	uxtb	r1, r1
 80033d0:	4a04      	ldr	r2, [pc, #16]	@ (80033e4 <ssd1306_DrawPixel+0xa4>)
 80033d2:	54d1      	strb	r1, [r2, r3]
 80033d4:	e000      	b.n	80033d8 <ssd1306_DrawPixel+0x98>
        return;
 80033d6:	bf00      	nop
    }
}
 80033d8:	370c      	adds	r7, #12
 80033da:	46bd      	mov	sp, r7
 80033dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e0:	4770      	bx	lr
 80033e2:	bf00      	nop
 80033e4:	20000394 	.word	0x20000394

080033e8 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80033e8:	b590      	push	{r4, r7, lr}
 80033ea:	b089      	sub	sp, #36	@ 0x24
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	4604      	mov	r4, r0
 80033f0:	4638      	mov	r0, r7
 80033f2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80033f6:	4623      	mov	r3, r4
 80033f8:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 80033fa:	7bfb      	ldrb	r3, [r7, #15]
 80033fc:	2b1f      	cmp	r3, #31
 80033fe:	d902      	bls.n	8003406 <ssd1306_WriteChar+0x1e>
 8003400:	7bfb      	ldrb	r3, [r7, #15]
 8003402:	2b7e      	cmp	r3, #126	@ 0x7e
 8003404:	d901      	bls.n	800340a <ssd1306_WriteChar+0x22>
        return 0;
 8003406:	2300      	movs	r3, #0
 8003408:	e077      	b.n	80034fa <ssd1306_WriteChar+0x112>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 800340a:	4b3e      	ldr	r3, [pc, #248]	@ (8003504 <ssd1306_WriteChar+0x11c>)
 800340c:	881b      	ldrh	r3, [r3, #0]
 800340e:	461a      	mov	r2, r3
 8003410:	783b      	ldrb	r3, [r7, #0]
 8003412:	4413      	add	r3, r2
 8003414:	2b80      	cmp	r3, #128	@ 0x80
 8003416:	dc06      	bgt.n	8003426 <ssd1306_WriteChar+0x3e>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8003418:	4b3a      	ldr	r3, [pc, #232]	@ (8003504 <ssd1306_WriteChar+0x11c>)
 800341a:	885b      	ldrh	r3, [r3, #2]
 800341c:	461a      	mov	r2, r3
 800341e:	787b      	ldrb	r3, [r7, #1]
 8003420:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8003422:	2b20      	cmp	r3, #32
 8003424:	dd01      	ble.n	800342a <ssd1306_WriteChar+0x42>
    {
        // Not enough space on current line
        return 0;
 8003426:	2300      	movs	r3, #0
 8003428:	e067      	b.n	80034fa <ssd1306_WriteChar+0x112>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 800342a:	2300      	movs	r3, #0
 800342c:	61fb      	str	r3, [r7, #28]
 800342e:	e04e      	b.n	80034ce <ssd1306_WriteChar+0xe6>
        b = Font.data[(ch - 32) * Font.height + i];
 8003430:	687a      	ldr	r2, [r7, #4]
 8003432:	7bfb      	ldrb	r3, [r7, #15]
 8003434:	3b20      	subs	r3, #32
 8003436:	7879      	ldrb	r1, [r7, #1]
 8003438:	fb01 f303 	mul.w	r3, r1, r3
 800343c:	4619      	mov	r1, r3
 800343e:	69fb      	ldr	r3, [r7, #28]
 8003440:	440b      	add	r3, r1
 8003442:	005b      	lsls	r3, r3, #1
 8003444:	4413      	add	r3, r2
 8003446:	881b      	ldrh	r3, [r3, #0]
 8003448:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.width; j++) {
 800344a:	2300      	movs	r3, #0
 800344c:	61bb      	str	r3, [r7, #24]
 800344e:	e036      	b.n	80034be <ssd1306_WriteChar+0xd6>
            if((b << j) & 0x8000)  {
 8003450:	697a      	ldr	r2, [r7, #20]
 8003452:	69bb      	ldr	r3, [r7, #24]
 8003454:	fa02 f303 	lsl.w	r3, r2, r3
 8003458:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800345c:	2b00      	cmp	r3, #0
 800345e:	d013      	beq.n	8003488 <ssd1306_WriteChar+0xa0>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8003460:	4b28      	ldr	r3, [pc, #160]	@ (8003504 <ssd1306_WriteChar+0x11c>)
 8003462:	881b      	ldrh	r3, [r3, #0]
 8003464:	b2da      	uxtb	r2, r3
 8003466:	69bb      	ldr	r3, [r7, #24]
 8003468:	b2db      	uxtb	r3, r3
 800346a:	4413      	add	r3, r2
 800346c:	b2d8      	uxtb	r0, r3
 800346e:	4b25      	ldr	r3, [pc, #148]	@ (8003504 <ssd1306_WriteChar+0x11c>)
 8003470:	885b      	ldrh	r3, [r3, #2]
 8003472:	b2da      	uxtb	r2, r3
 8003474:	69fb      	ldr	r3, [r7, #28]
 8003476:	b2db      	uxtb	r3, r3
 8003478:	4413      	add	r3, r2
 800347a:	b2db      	uxtb	r3, r3
 800347c:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8003480:	4619      	mov	r1, r3
 8003482:	f7ff ff5d 	bl	8003340 <ssd1306_DrawPixel>
 8003486:	e017      	b.n	80034b8 <ssd1306_WriteChar+0xd0>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8003488:	4b1e      	ldr	r3, [pc, #120]	@ (8003504 <ssd1306_WriteChar+0x11c>)
 800348a:	881b      	ldrh	r3, [r3, #0]
 800348c:	b2da      	uxtb	r2, r3
 800348e:	69bb      	ldr	r3, [r7, #24]
 8003490:	b2db      	uxtb	r3, r3
 8003492:	4413      	add	r3, r2
 8003494:	b2d8      	uxtb	r0, r3
 8003496:	4b1b      	ldr	r3, [pc, #108]	@ (8003504 <ssd1306_WriteChar+0x11c>)
 8003498:	885b      	ldrh	r3, [r3, #2]
 800349a:	b2da      	uxtb	r2, r3
 800349c:	69fb      	ldr	r3, [r7, #28]
 800349e:	b2db      	uxtb	r3, r3
 80034a0:	4413      	add	r3, r2
 80034a2:	b2d9      	uxtb	r1, r3
 80034a4:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	bf0c      	ite	eq
 80034ac:	2301      	moveq	r3, #1
 80034ae:	2300      	movne	r3, #0
 80034b0:	b2db      	uxtb	r3, r3
 80034b2:	461a      	mov	r2, r3
 80034b4:	f7ff ff44 	bl	8003340 <ssd1306_DrawPixel>
        for(j = 0; j < Font.width; j++) {
 80034b8:	69bb      	ldr	r3, [r7, #24]
 80034ba:	3301      	adds	r3, #1
 80034bc:	61bb      	str	r3, [r7, #24]
 80034be:	783b      	ldrb	r3, [r7, #0]
 80034c0:	461a      	mov	r2, r3
 80034c2:	69bb      	ldr	r3, [r7, #24]
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d3c3      	bcc.n	8003450 <ssd1306_WriteChar+0x68>
    for(i = 0; i < Font.height; i++) {
 80034c8:	69fb      	ldr	r3, [r7, #28]
 80034ca:	3301      	adds	r3, #1
 80034cc:	61fb      	str	r3, [r7, #28]
 80034ce:	787b      	ldrb	r3, [r7, #1]
 80034d0:	461a      	mov	r2, r3
 80034d2:	69fb      	ldr	r3, [r7, #28]
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d3ab      	bcc.n	8003430 <ssd1306_WriteChar+0x48>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.char_width ? Font.char_width[ch - 32] : Font.width;
 80034d8:	4b0a      	ldr	r3, [pc, #40]	@ (8003504 <ssd1306_WriteChar+0x11c>)
 80034da:	881b      	ldrh	r3, [r3, #0]
 80034dc:	68ba      	ldr	r2, [r7, #8]
 80034de:	2a00      	cmp	r2, #0
 80034e0:	d005      	beq.n	80034ee <ssd1306_WriteChar+0x106>
 80034e2:	68b9      	ldr	r1, [r7, #8]
 80034e4:	7bfa      	ldrb	r2, [r7, #15]
 80034e6:	3a20      	subs	r2, #32
 80034e8:	440a      	add	r2, r1
 80034ea:	7812      	ldrb	r2, [r2, #0]
 80034ec:	e000      	b.n	80034f0 <ssd1306_WriteChar+0x108>
 80034ee:	783a      	ldrb	r2, [r7, #0]
 80034f0:	4413      	add	r3, r2
 80034f2:	b29a      	uxth	r2, r3
 80034f4:	4b03      	ldr	r3, [pc, #12]	@ (8003504 <ssd1306_WriteChar+0x11c>)
 80034f6:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 80034f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	3724      	adds	r7, #36	@ 0x24
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd90      	pop	{r4, r7, pc}
 8003502:	bf00      	nop
 8003504:	20000594 	.word	0x20000594

08003508 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8003508:	b580      	push	{r7, lr}
 800350a:	b086      	sub	sp, #24
 800350c:	af02      	add	r7, sp, #8
 800350e:	60f8      	str	r0, [r7, #12]
 8003510:	4638      	mov	r0, r7
 8003512:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8003516:	e013      	b.n	8003540 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	7818      	ldrb	r0, [r3, #0]
 800351c:	7e3b      	ldrb	r3, [r7, #24]
 800351e:	9300      	str	r3, [sp, #0]
 8003520:	463b      	mov	r3, r7
 8003522:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003524:	f7ff ff60 	bl	80033e8 <ssd1306_WriteChar>
 8003528:	4603      	mov	r3, r0
 800352a:	461a      	mov	r2, r3
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	781b      	ldrb	r3, [r3, #0]
 8003530:	429a      	cmp	r2, r3
 8003532:	d002      	beq.n	800353a <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	781b      	ldrb	r3, [r3, #0]
 8003538:	e008      	b.n	800354c <ssd1306_WriteString+0x44>
        }
        str++;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	3301      	adds	r3, #1
 800353e:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	781b      	ldrb	r3, [r3, #0]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d1e7      	bne.n	8003518 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	781b      	ldrb	r3, [r3, #0]
}
 800354c:	4618      	mov	r0, r3
 800354e:	3710      	adds	r7, #16
 8003550:	46bd      	mov	sp, r7
 8003552:	bd80      	pop	{r7, pc}

08003554 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8003554:	b480      	push	{r7}
 8003556:	b083      	sub	sp, #12
 8003558:	af00      	add	r7, sp, #0
 800355a:	4603      	mov	r3, r0
 800355c:	460a      	mov	r2, r1
 800355e:	71fb      	strb	r3, [r7, #7]
 8003560:	4613      	mov	r3, r2
 8003562:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8003564:	79fb      	ldrb	r3, [r7, #7]
 8003566:	b29a      	uxth	r2, r3
 8003568:	4b05      	ldr	r3, [pc, #20]	@ (8003580 <ssd1306_SetCursor+0x2c>)
 800356a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 800356c:	79bb      	ldrb	r3, [r7, #6]
 800356e:	b29a      	uxth	r2, r3
 8003570:	4b03      	ldr	r3, [pc, #12]	@ (8003580 <ssd1306_SetCursor+0x2c>)
 8003572:	805a      	strh	r2, [r3, #2]
}
 8003574:	bf00      	nop
 8003576:	370c      	adds	r7, #12
 8003578:	46bd      	mov	sp, r7
 800357a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357e:	4770      	bx	lr
 8003580:	20000594 	.word	0x20000594

08003584 <ssd1306_Line>:

/* Draw line by Bresenhem's algorithm */
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8003584:	b590      	push	{r4, r7, lr}
 8003586:	b089      	sub	sp, #36	@ 0x24
 8003588:	af00      	add	r7, sp, #0
 800358a:	4604      	mov	r4, r0
 800358c:	4608      	mov	r0, r1
 800358e:	4611      	mov	r1, r2
 8003590:	461a      	mov	r2, r3
 8003592:	4623      	mov	r3, r4
 8003594:	71fb      	strb	r3, [r7, #7]
 8003596:	4603      	mov	r3, r0
 8003598:	71bb      	strb	r3, [r7, #6]
 800359a:	460b      	mov	r3, r1
 800359c:	717b      	strb	r3, [r7, #5]
 800359e:	4613      	mov	r3, r2
 80035a0:	713b      	strb	r3, [r7, #4]
    int32_t deltaX = abs(x2 - x1);
 80035a2:	797a      	ldrb	r2, [r7, #5]
 80035a4:	79fb      	ldrb	r3, [r7, #7]
 80035a6:	1ad3      	subs	r3, r2, r3
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	bfb8      	it	lt
 80035ac:	425b      	neglt	r3, r3
 80035ae:	61bb      	str	r3, [r7, #24]
    int32_t deltaY = abs(y2 - y1);
 80035b0:	793a      	ldrb	r2, [r7, #4]
 80035b2:	79bb      	ldrb	r3, [r7, #6]
 80035b4:	1ad3      	subs	r3, r2, r3
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	bfb8      	it	lt
 80035ba:	425b      	neglt	r3, r3
 80035bc:	617b      	str	r3, [r7, #20]
    int32_t signX = ((x1 < x2) ? 1 : -1);
 80035be:	79fa      	ldrb	r2, [r7, #7]
 80035c0:	797b      	ldrb	r3, [r7, #5]
 80035c2:	429a      	cmp	r2, r3
 80035c4:	d201      	bcs.n	80035ca <ssd1306_Line+0x46>
 80035c6:	2301      	movs	r3, #1
 80035c8:	e001      	b.n	80035ce <ssd1306_Line+0x4a>
 80035ca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80035ce:	613b      	str	r3, [r7, #16]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 80035d0:	79ba      	ldrb	r2, [r7, #6]
 80035d2:	793b      	ldrb	r3, [r7, #4]
 80035d4:	429a      	cmp	r2, r3
 80035d6:	d201      	bcs.n	80035dc <ssd1306_Line+0x58>
 80035d8:	2301      	movs	r3, #1
 80035da:	e001      	b.n	80035e0 <ssd1306_Line+0x5c>
 80035dc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80035e0:	60fb      	str	r3, [r7, #12]
    int32_t error = deltaX - deltaY;
 80035e2:	69ba      	ldr	r2, [r7, #24]
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	1ad3      	subs	r3, r2, r3
 80035e8:	61fb      	str	r3, [r7, #28]
    int32_t error2;
    
    ssd1306_DrawPixel(x2, y2, color);
 80035ea:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80035ee:	7939      	ldrb	r1, [r7, #4]
 80035f0:	797b      	ldrb	r3, [r7, #5]
 80035f2:	4618      	mov	r0, r3
 80035f4:	f7ff fea4 	bl	8003340 <ssd1306_DrawPixel>

    while((x1 != x2) || (y1 != y2)) {
 80035f8:	e024      	b.n	8003644 <ssd1306_Line+0xc0>
        ssd1306_DrawPixel(x1, y1, color);
 80035fa:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80035fe:	79b9      	ldrb	r1, [r7, #6]
 8003600:	79fb      	ldrb	r3, [r7, #7]
 8003602:	4618      	mov	r0, r3
 8003604:	f7ff fe9c 	bl	8003340 <ssd1306_DrawPixel>
        error2 = error * 2;
 8003608:	69fb      	ldr	r3, [r7, #28]
 800360a:	005b      	lsls	r3, r3, #1
 800360c:	60bb      	str	r3, [r7, #8]
        if(error2 > -deltaY) {
 800360e:	697b      	ldr	r3, [r7, #20]
 8003610:	425b      	negs	r3, r3
 8003612:	68ba      	ldr	r2, [r7, #8]
 8003614:	429a      	cmp	r2, r3
 8003616:	dd08      	ble.n	800362a <ssd1306_Line+0xa6>
            error -= deltaY;
 8003618:	69fa      	ldr	r2, [r7, #28]
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	1ad3      	subs	r3, r2, r3
 800361e:	61fb      	str	r3, [r7, #28]
            x1 += signX;
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	b2da      	uxtb	r2, r3
 8003624:	79fb      	ldrb	r3, [r7, #7]
 8003626:	4413      	add	r3, r2
 8003628:	71fb      	strb	r3, [r7, #7]
        }
        
        if(error2 < deltaX) {
 800362a:	68ba      	ldr	r2, [r7, #8]
 800362c:	69bb      	ldr	r3, [r7, #24]
 800362e:	429a      	cmp	r2, r3
 8003630:	da08      	bge.n	8003644 <ssd1306_Line+0xc0>
            error += deltaX;
 8003632:	69fa      	ldr	r2, [r7, #28]
 8003634:	69bb      	ldr	r3, [r7, #24]
 8003636:	4413      	add	r3, r2
 8003638:	61fb      	str	r3, [r7, #28]
            y1 += signY;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	b2da      	uxtb	r2, r3
 800363e:	79bb      	ldrb	r3, [r7, #6]
 8003640:	4413      	add	r3, r2
 8003642:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2)) {
 8003644:	79fa      	ldrb	r2, [r7, #7]
 8003646:	797b      	ldrb	r3, [r7, #5]
 8003648:	429a      	cmp	r2, r3
 800364a:	d1d6      	bne.n	80035fa <ssd1306_Line+0x76>
 800364c:	79ba      	ldrb	r2, [r7, #6]
 800364e:	793b      	ldrb	r3, [r7, #4]
 8003650:	429a      	cmp	r2, r3
 8003652:	d1d2      	bne.n	80035fa <ssd1306_Line+0x76>
        }
    }
    return;
 8003654:	bf00      	nop
}
 8003656:	3724      	adds	r7, #36	@ 0x24
 8003658:	46bd      	mov	sp, r7
 800365a:	bd90      	pop	{r4, r7, pc}

0800365c <ssd1306_DrawRectangle>:

    return;
}

/* Draw a rectangle */
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 800365c:	b590      	push	{r4, r7, lr}
 800365e:	b085      	sub	sp, #20
 8003660:	af02      	add	r7, sp, #8
 8003662:	4604      	mov	r4, r0
 8003664:	4608      	mov	r0, r1
 8003666:	4611      	mov	r1, r2
 8003668:	461a      	mov	r2, r3
 800366a:	4623      	mov	r3, r4
 800366c:	71fb      	strb	r3, [r7, #7]
 800366e:	4603      	mov	r3, r0
 8003670:	71bb      	strb	r3, [r7, #6]
 8003672:	460b      	mov	r3, r1
 8003674:	717b      	strb	r3, [r7, #5]
 8003676:	4613      	mov	r3, r2
 8003678:	713b      	strb	r3, [r7, #4]
    ssd1306_Line(x1,y1,x2,y1,color);
 800367a:	79bc      	ldrb	r4, [r7, #6]
 800367c:	797a      	ldrb	r2, [r7, #5]
 800367e:	79b9      	ldrb	r1, [r7, #6]
 8003680:	79f8      	ldrb	r0, [r7, #7]
 8003682:	7e3b      	ldrb	r3, [r7, #24]
 8003684:	9300      	str	r3, [sp, #0]
 8003686:	4623      	mov	r3, r4
 8003688:	f7ff ff7c 	bl	8003584 <ssd1306_Line>
    ssd1306_Line(x2,y1,x2,y2,color);
 800368c:	793c      	ldrb	r4, [r7, #4]
 800368e:	797a      	ldrb	r2, [r7, #5]
 8003690:	79b9      	ldrb	r1, [r7, #6]
 8003692:	7978      	ldrb	r0, [r7, #5]
 8003694:	7e3b      	ldrb	r3, [r7, #24]
 8003696:	9300      	str	r3, [sp, #0]
 8003698:	4623      	mov	r3, r4
 800369a:	f7ff ff73 	bl	8003584 <ssd1306_Line>
    ssd1306_Line(x2,y2,x1,y2,color);
 800369e:	793c      	ldrb	r4, [r7, #4]
 80036a0:	79fa      	ldrb	r2, [r7, #7]
 80036a2:	7939      	ldrb	r1, [r7, #4]
 80036a4:	7978      	ldrb	r0, [r7, #5]
 80036a6:	7e3b      	ldrb	r3, [r7, #24]
 80036a8:	9300      	str	r3, [sp, #0]
 80036aa:	4623      	mov	r3, r4
 80036ac:	f7ff ff6a 	bl	8003584 <ssd1306_Line>
    ssd1306_Line(x1,y2,x1,y1,color);
 80036b0:	79bc      	ldrb	r4, [r7, #6]
 80036b2:	79fa      	ldrb	r2, [r7, #7]
 80036b4:	7939      	ldrb	r1, [r7, #4]
 80036b6:	79f8      	ldrb	r0, [r7, #7]
 80036b8:	7e3b      	ldrb	r3, [r7, #24]
 80036ba:	9300      	str	r3, [sp, #0]
 80036bc:	4623      	mov	r3, r4
 80036be:	f7ff ff61 	bl	8003584 <ssd1306_Line>

    return;
 80036c2:	bf00      	nop
}
 80036c4:	370c      	adds	r7, #12
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bd90      	pop	{r4, r7, pc}

080036ca <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 80036ca:	b580      	push	{r7, lr}
 80036cc:	b084      	sub	sp, #16
 80036ce:	af00      	add	r7, sp, #0
 80036d0:	4603      	mov	r3, r0
 80036d2:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 80036d4:	2381      	movs	r3, #129	@ 0x81
 80036d6:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80036d8:	7bfb      	ldrb	r3, [r7, #15]
 80036da:	4618      	mov	r0, r3
 80036dc:	f7ff fd54 	bl	8003188 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 80036e0:	79fb      	ldrb	r3, [r7, #7]
 80036e2:	4618      	mov	r0, r3
 80036e4:	f7ff fd50 	bl	8003188 <ssd1306_WriteCommand>
}
 80036e8:	bf00      	nop
 80036ea:	3710      	adds	r7, #16
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}

080036f0 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b084      	sub	sp, #16
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	4603      	mov	r3, r0
 80036f8:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 80036fa:	79fb      	ldrb	r3, [r7, #7]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d005      	beq.n	800370c <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8003700:	23af      	movs	r3, #175	@ 0xaf
 8003702:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8003704:	4b08      	ldr	r3, [pc, #32]	@ (8003728 <ssd1306_SetDisplayOn+0x38>)
 8003706:	2201      	movs	r2, #1
 8003708:	715a      	strb	r2, [r3, #5]
 800370a:	e004      	b.n	8003716 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 800370c:	23ae      	movs	r3, #174	@ 0xae
 800370e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8003710:	4b05      	ldr	r3, [pc, #20]	@ (8003728 <ssd1306_SetDisplayOn+0x38>)
 8003712:	2200      	movs	r2, #0
 8003714:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8003716:	7bfb      	ldrb	r3, [r7, #15]
 8003718:	4618      	mov	r0, r3
 800371a:	f7ff fd35 	bl	8003188 <ssd1306_WriteCommand>
}
 800371e:	bf00      	nop
 8003720:	3710      	adds	r7, #16
 8003722:	46bd      	mov	sp, r7
 8003724:	bd80      	pop	{r7, pc}
 8003726:	bf00      	nop
 8003728:	20000594 	.word	0x20000594

0800372c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b082      	sub	sp, #8
 8003730:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003732:	4b11      	ldr	r3, [pc, #68]	@ (8003778 <HAL_MspInit+0x4c>)
 8003734:	699b      	ldr	r3, [r3, #24]
 8003736:	4a10      	ldr	r2, [pc, #64]	@ (8003778 <HAL_MspInit+0x4c>)
 8003738:	f043 0301 	orr.w	r3, r3, #1
 800373c:	6193      	str	r3, [r2, #24]
 800373e:	4b0e      	ldr	r3, [pc, #56]	@ (8003778 <HAL_MspInit+0x4c>)
 8003740:	699b      	ldr	r3, [r3, #24]
 8003742:	f003 0301 	and.w	r3, r3, #1
 8003746:	607b      	str	r3, [r7, #4]
 8003748:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800374a:	4b0b      	ldr	r3, [pc, #44]	@ (8003778 <HAL_MspInit+0x4c>)
 800374c:	69db      	ldr	r3, [r3, #28]
 800374e:	4a0a      	ldr	r2, [pc, #40]	@ (8003778 <HAL_MspInit+0x4c>)
 8003750:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003754:	61d3      	str	r3, [r2, #28]
 8003756:	4b08      	ldr	r3, [pc, #32]	@ (8003778 <HAL_MspInit+0x4c>)
 8003758:	69db      	ldr	r3, [r3, #28]
 800375a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800375e:	603b      	str	r3, [r7, #0]
 8003760:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003762:	2200      	movs	r2, #0
 8003764:	210f      	movs	r1, #15
 8003766:	f06f 0001 	mvn.w	r0, #1
 800376a:	f001 fd77 	bl	800525c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800376e:	bf00      	nop
 8003770:	3708      	adds	r7, #8
 8003772:	46bd      	mov	sp, r7
 8003774:	bd80      	pop	{r7, pc}
 8003776:	bf00      	nop
 8003778:	40021000 	.word	0x40021000

0800377c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b08c      	sub	sp, #48	@ 0x30
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8003784:	2300      	movs	r3, #0
 8003786:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8003788:	2300      	movs	r3, #0
 800378a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 800378c:	4b2e      	ldr	r3, [pc, #184]	@ (8003848 <HAL_InitTick+0xcc>)
 800378e:	699b      	ldr	r3, [r3, #24]
 8003790:	4a2d      	ldr	r2, [pc, #180]	@ (8003848 <HAL_InitTick+0xcc>)
 8003792:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003796:	6193      	str	r3, [r2, #24]
 8003798:	4b2b      	ldr	r3, [pc, #172]	@ (8003848 <HAL_InitTick+0xcc>)
 800379a:	699b      	ldr	r3, [r3, #24]
 800379c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80037a0:	60bb      	str	r3, [r7, #8]
 80037a2:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80037a4:	f107 020c 	add.w	r2, r7, #12
 80037a8:	f107 0310 	add.w	r3, r7, #16
 80037ac:	4611      	mov	r1, r2
 80037ae:	4618      	mov	r0, r3
 80037b0:	f004 fa84 	bl	8007cbc <HAL_RCC_GetClockConfig>

  /* Compute TIM17 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80037b4:	f004 fa60 	bl	8007c78 <HAL_RCC_GetPCLK2Freq>
 80037b8:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80037ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037bc:	4a23      	ldr	r2, [pc, #140]	@ (800384c <HAL_InitTick+0xd0>)
 80037be:	fba2 2303 	umull	r2, r3, r2, r3
 80037c2:	0c9b      	lsrs	r3, r3, #18
 80037c4:	3b01      	subs	r3, #1
 80037c6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 80037c8:	4b21      	ldr	r3, [pc, #132]	@ (8003850 <HAL_InitTick+0xd4>)
 80037ca:	4a22      	ldr	r2, [pc, #136]	@ (8003854 <HAL_InitTick+0xd8>)
 80037cc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 80037ce:	4b20      	ldr	r3, [pc, #128]	@ (8003850 <HAL_InitTick+0xd4>)
 80037d0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80037d4:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 80037d6:	4a1e      	ldr	r2, [pc, #120]	@ (8003850 <HAL_InitTick+0xd4>)
 80037d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037da:	6053      	str	r3, [r2, #4]
  htim17.Init.ClockDivision = 0;
 80037dc:	4b1c      	ldr	r3, [pc, #112]	@ (8003850 <HAL_InitTick+0xd4>)
 80037de:	2200      	movs	r2, #0
 80037e0:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037e2:	4b1b      	ldr	r3, [pc, #108]	@ (8003850 <HAL_InitTick+0xd4>)
 80037e4:	2200      	movs	r2, #0
 80037e6:	609a      	str	r2, [r3, #8]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80037e8:	4b19      	ldr	r3, [pc, #100]	@ (8003850 <HAL_InitTick+0xd4>)
 80037ea:	2200      	movs	r2, #0
 80037ec:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim17);
 80037ee:	4818      	ldr	r0, [pc, #96]	@ (8003850 <HAL_InitTick+0xd4>)
 80037f0:	f004 fcb4 	bl	800815c <HAL_TIM_Base_Init>
 80037f4:	4603      	mov	r3, r0
 80037f6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80037fa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d11b      	bne.n	800383a <HAL_InitTick+0xbe>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim17);
 8003802:	4813      	ldr	r0, [pc, #76]	@ (8003850 <HAL_InitTick+0xd4>)
 8003804:	f004 fd0c 	bl	8008220 <HAL_TIM_Base_Start_IT>
 8003808:	4603      	mov	r3, r0
 800380a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800380e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003812:	2b00      	cmp	r3, #0
 8003814:	d111      	bne.n	800383a <HAL_InitTick+0xbe>
    {
    /* Enable the TIM17 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8003816:	201a      	movs	r0, #26
 8003818:	f001 fd3c 	bl	8005294 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2b0f      	cmp	r3, #15
 8003820:	d808      	bhi.n	8003834 <HAL_InitTick+0xb8>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, TickPriority, 0U);
 8003822:	2200      	movs	r2, #0
 8003824:	6879      	ldr	r1, [r7, #4]
 8003826:	201a      	movs	r0, #26
 8003828:	f001 fd18 	bl	800525c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800382c:	4a0a      	ldr	r2, [pc, #40]	@ (8003858 <HAL_InitTick+0xdc>)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6013      	str	r3, [r2, #0]
 8003832:	e002      	b.n	800383a <HAL_InitTick+0xbe>
      }
      else
      {
        status = HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800383a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800383e:	4618      	mov	r0, r3
 8003840:	3730      	adds	r7, #48	@ 0x30
 8003842:	46bd      	mov	sp, r7
 8003844:	bd80      	pop	{r7, pc}
 8003846:	bf00      	nop
 8003848:	40021000 	.word	0x40021000
 800384c:	431bde83 	.word	0x431bde83
 8003850:	2000059c 	.word	0x2000059c
 8003854:	40014800 	.word	0x40014800
 8003858:	2000000c 	.word	0x2000000c

0800385c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800385c:	b480      	push	{r7}
 800385e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003860:	bf00      	nop
 8003862:	e7fd      	b.n	8003860 <NMI_Handler+0x4>

08003864 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003864:	b480      	push	{r7}
 8003866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003868:	bf00      	nop
 800386a:	e7fd      	b.n	8003868 <HardFault_Handler+0x4>

0800386c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800386c:	b480      	push	{r7}
 800386e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003870:	bf00      	nop
 8003872:	e7fd      	b.n	8003870 <MemManage_Handler+0x4>

08003874 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003874:	b480      	push	{r7}
 8003876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003878:	bf00      	nop
 800387a:	e7fd      	b.n	8003878 <BusFault_Handler+0x4>

0800387c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800387c:	b480      	push	{r7}
 800387e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003880:	bf00      	nop
 8003882:	e7fd      	b.n	8003880 <UsageFault_Handler+0x4>

08003884 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003884:	b480      	push	{r7}
 8003886:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003888:	bf00      	nop
 800388a:	46bd      	mov	sp, r7
 800388c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003890:	4770      	bx	lr
	...

08003894 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger, commutation and TIM17 interrupts.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8003898:	4802      	ldr	r0, [pc, #8]	@ (80038a4 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 800389a:	f004 fe95 	bl	80085c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 800389e:	bf00      	nop
 80038a0:	bd80      	pop	{r7, pc}
 80038a2:	bf00      	nop
 80038a4:	2000059c 	.word	0x2000059c

080038a8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80038a8:	b480      	push	{r7}
 80038aa:	af00      	add	r7, sp, #0
  return 1;
 80038ac:	2301      	movs	r3, #1
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	46bd      	mov	sp, r7
 80038b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b6:	4770      	bx	lr

080038b8 <_kill>:

int _kill(int pid, int sig)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b082      	sub	sp, #8
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
 80038c0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80038c2:	f00a f88f 	bl	800d9e4 <__errno>
 80038c6:	4603      	mov	r3, r0
 80038c8:	2216      	movs	r2, #22
 80038ca:	601a      	str	r2, [r3, #0]
  return -1;
 80038cc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80038d0:	4618      	mov	r0, r3
 80038d2:	3708      	adds	r7, #8
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}

080038d8 <_exit>:

void _exit (int status)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b082      	sub	sp, #8
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80038e0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80038e4:	6878      	ldr	r0, [r7, #4]
 80038e6:	f7ff ffe7 	bl	80038b8 <_kill>
  while (1) {}    /* Make sure we hang here */
 80038ea:	bf00      	nop
 80038ec:	e7fd      	b.n	80038ea <_exit+0x12>

080038ee <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80038ee:	b580      	push	{r7, lr}
 80038f0:	b086      	sub	sp, #24
 80038f2:	af00      	add	r7, sp, #0
 80038f4:	60f8      	str	r0, [r7, #12]
 80038f6:	60b9      	str	r1, [r7, #8]
 80038f8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80038fa:	2300      	movs	r3, #0
 80038fc:	617b      	str	r3, [r7, #20]
 80038fe:	e00a      	b.n	8003916 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003900:	f3af 8000 	nop.w
 8003904:	4601      	mov	r1, r0
 8003906:	68bb      	ldr	r3, [r7, #8]
 8003908:	1c5a      	adds	r2, r3, #1
 800390a:	60ba      	str	r2, [r7, #8]
 800390c:	b2ca      	uxtb	r2, r1
 800390e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003910:	697b      	ldr	r3, [r7, #20]
 8003912:	3301      	adds	r3, #1
 8003914:	617b      	str	r3, [r7, #20]
 8003916:	697a      	ldr	r2, [r7, #20]
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	429a      	cmp	r2, r3
 800391c:	dbf0      	blt.n	8003900 <_read+0x12>
  }

  return len;
 800391e:	687b      	ldr	r3, [r7, #4]
}
 8003920:	4618      	mov	r0, r3
 8003922:	3718      	adds	r7, #24
 8003924:	46bd      	mov	sp, r7
 8003926:	bd80      	pop	{r7, pc}

08003928 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b086      	sub	sp, #24
 800392c:	af00      	add	r7, sp, #0
 800392e:	60f8      	str	r0, [r7, #12]
 8003930:	60b9      	str	r1, [r7, #8]
 8003932:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003934:	2300      	movs	r3, #0
 8003936:	617b      	str	r3, [r7, #20]
 8003938:	e009      	b.n	800394e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800393a:	68bb      	ldr	r3, [r7, #8]
 800393c:	1c5a      	adds	r2, r3, #1
 800393e:	60ba      	str	r2, [r7, #8]
 8003940:	781b      	ldrb	r3, [r3, #0]
 8003942:	4618      	mov	r0, r3
 8003944:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003948:	697b      	ldr	r3, [r7, #20]
 800394a:	3301      	adds	r3, #1
 800394c:	617b      	str	r3, [r7, #20]
 800394e:	697a      	ldr	r2, [r7, #20]
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	429a      	cmp	r2, r3
 8003954:	dbf1      	blt.n	800393a <_write+0x12>
  }
  return len;
 8003956:	687b      	ldr	r3, [r7, #4]
}
 8003958:	4618      	mov	r0, r3
 800395a:	3718      	adds	r7, #24
 800395c:	46bd      	mov	sp, r7
 800395e:	bd80      	pop	{r7, pc}

08003960 <_close>:

int _close(int file)
{
 8003960:	b480      	push	{r7}
 8003962:	b083      	sub	sp, #12
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003968:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800396c:	4618      	mov	r0, r3
 800396e:	370c      	adds	r7, #12
 8003970:	46bd      	mov	sp, r7
 8003972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003976:	4770      	bx	lr

08003978 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003978:	b480      	push	{r7}
 800397a:	b083      	sub	sp, #12
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
 8003980:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003988:	605a      	str	r2, [r3, #4]
  return 0;
 800398a:	2300      	movs	r3, #0
}
 800398c:	4618      	mov	r0, r3
 800398e:	370c      	adds	r7, #12
 8003990:	46bd      	mov	sp, r7
 8003992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003996:	4770      	bx	lr

08003998 <_isatty>:

int _isatty(int file)
{
 8003998:	b480      	push	{r7}
 800399a:	b083      	sub	sp, #12
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80039a0:	2301      	movs	r3, #1
}
 80039a2:	4618      	mov	r0, r3
 80039a4:	370c      	adds	r7, #12
 80039a6:	46bd      	mov	sp, r7
 80039a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ac:	4770      	bx	lr

080039ae <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80039ae:	b480      	push	{r7}
 80039b0:	b085      	sub	sp, #20
 80039b2:	af00      	add	r7, sp, #0
 80039b4:	60f8      	str	r0, [r7, #12]
 80039b6:	60b9      	str	r1, [r7, #8]
 80039b8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80039ba:	2300      	movs	r3, #0
}
 80039bc:	4618      	mov	r0, r3
 80039be:	3714      	adds	r7, #20
 80039c0:	46bd      	mov	sp, r7
 80039c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c6:	4770      	bx	lr

080039c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b086      	sub	sp, #24
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80039d0:	4a14      	ldr	r2, [pc, #80]	@ (8003a24 <_sbrk+0x5c>)
 80039d2:	4b15      	ldr	r3, [pc, #84]	@ (8003a28 <_sbrk+0x60>)
 80039d4:	1ad3      	subs	r3, r2, r3
 80039d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80039dc:	4b13      	ldr	r3, [pc, #76]	@ (8003a2c <_sbrk+0x64>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d102      	bne.n	80039ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80039e4:	4b11      	ldr	r3, [pc, #68]	@ (8003a2c <_sbrk+0x64>)
 80039e6:	4a12      	ldr	r2, [pc, #72]	@ (8003a30 <_sbrk+0x68>)
 80039e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80039ea:	4b10      	ldr	r3, [pc, #64]	@ (8003a2c <_sbrk+0x64>)
 80039ec:	681a      	ldr	r2, [r3, #0]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	4413      	add	r3, r2
 80039f2:	693a      	ldr	r2, [r7, #16]
 80039f4:	429a      	cmp	r2, r3
 80039f6:	d207      	bcs.n	8003a08 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80039f8:	f009 fff4 	bl	800d9e4 <__errno>
 80039fc:	4603      	mov	r3, r0
 80039fe:	220c      	movs	r2, #12
 8003a00:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003a02:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003a06:	e009      	b.n	8003a1c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003a08:	4b08      	ldr	r3, [pc, #32]	@ (8003a2c <_sbrk+0x64>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003a0e:	4b07      	ldr	r3, [pc, #28]	@ (8003a2c <_sbrk+0x64>)
 8003a10:	681a      	ldr	r2, [r3, #0]
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	4413      	add	r3, r2
 8003a16:	4a05      	ldr	r2, [pc, #20]	@ (8003a2c <_sbrk+0x64>)
 8003a18:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
}
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	3718      	adds	r7, #24
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bd80      	pop	{r7, pc}
 8003a24:	20010000 	.word	0x20010000
 8003a28:	00000400 	.word	0x00000400
 8003a2c:	200005e8 	.word	0x200005e8
 8003a30:	20003600 	.word	0x20003600

08003a34 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003a34:	b480      	push	{r7}
 8003a36:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003a38:	4b06      	ldr	r3, [pc, #24]	@ (8003a54 <SystemInit+0x20>)
 8003a3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a3e:	4a05      	ldr	r2, [pc, #20]	@ (8003a54 <SystemInit+0x20>)
 8003a40:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003a44:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003a48:	bf00      	nop
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a50:	4770      	bx	lr
 8003a52:	bf00      	nop
 8003a54:	e000ed00 	.word	0xe000ed00

08003a58 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b08a      	sub	sp, #40	@ 0x28
 8003a5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a5e:	f107 031c 	add.w	r3, r7, #28
 8003a62:	2200      	movs	r2, #0
 8003a64:	601a      	str	r2, [r3, #0]
 8003a66:	605a      	str	r2, [r3, #4]
 8003a68:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003a6a:	463b      	mov	r3, r7
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	601a      	str	r2, [r3, #0]
 8003a70:	605a      	str	r2, [r3, #4]
 8003a72:	609a      	str	r2, [r3, #8]
 8003a74:	60da      	str	r2, [r3, #12]
 8003a76:	611a      	str	r2, [r3, #16]
 8003a78:	615a      	str	r2, [r3, #20]
 8003a7a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003a7c:	4b21      	ldr	r3, [pc, #132]	@ (8003b04 <MX_TIM3_Init+0xac>)
 8003a7e:	4a22      	ldr	r2, [pc, #136]	@ (8003b08 <MX_TIM3_Init+0xb0>)
 8003a80:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 8003a82:	4b20      	ldr	r3, [pc, #128]	@ (8003b04 <MX_TIM3_Init+0xac>)
 8003a84:	2247      	movs	r2, #71	@ 0x47
 8003a86:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a88:	4b1e      	ldr	r3, [pc, #120]	@ (8003b04 <MX_TIM3_Init+0xac>)
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8003a8e:	4b1d      	ldr	r3, [pc, #116]	@ (8003b04 <MX_TIM3_Init+0xac>)
 8003a90:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003a94:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a96:	4b1b      	ldr	r3, [pc, #108]	@ (8003b04 <MX_TIM3_Init+0xac>)
 8003a98:	2200      	movs	r2, #0
 8003a9a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003a9c:	4b19      	ldr	r3, [pc, #100]	@ (8003b04 <MX_TIM3_Init+0xac>)
 8003a9e:	2280      	movs	r2, #128	@ 0x80
 8003aa0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003aa2:	4818      	ldr	r0, [pc, #96]	@ (8003b04 <MX_TIM3_Init+0xac>)
 8003aa4:	f004 fc2c 	bl	8008300 <HAL_TIM_PWM_Init>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d001      	beq.n	8003ab2 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8003aae:	f7ff fb5d 	bl	800316c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003aba:	f107 031c 	add.w	r3, r7, #28
 8003abe:	4619      	mov	r1, r3
 8003ac0:	4810      	ldr	r0, [pc, #64]	@ (8003b04 <MX_TIM3_Init+0xac>)
 8003ac2:	f005 fb95 	bl	80091f0 <HAL_TIMEx_MasterConfigSynchronization>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d001      	beq.n	8003ad0 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8003acc:	f7ff fb4e 	bl	800316c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003ad0:	2360      	movs	r3, #96	@ 0x60
 8003ad2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003ad8:	2300      	movs	r3, #0
 8003ada:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003adc:	2300      	movs	r3, #0
 8003ade:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003ae0:	463b      	mov	r3, r7
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	4619      	mov	r1, r3
 8003ae6:	4807      	ldr	r0, [pc, #28]	@ (8003b04 <MX_TIM3_Init+0xac>)
 8003ae8:	f004 fe70 	bl	80087cc <HAL_TIM_PWM_ConfigChannel>
 8003aec:	4603      	mov	r3, r0
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d001      	beq.n	8003af6 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8003af2:	f7ff fb3b 	bl	800316c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003af6:	4803      	ldr	r0, [pc, #12]	@ (8003b04 <MX_TIM3_Init+0xac>)
 8003af8:	f000 f828 	bl	8003b4c <HAL_TIM_MspPostInit>

}
 8003afc:	bf00      	nop
 8003afe:	3728      	adds	r7, #40	@ 0x28
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd80      	pop	{r7, pc}
 8003b04:	200005ec 	.word	0x200005ec
 8003b08:	40000400 	.word	0x40000400

08003b0c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b085      	sub	sp, #20
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	4a0a      	ldr	r2, [pc, #40]	@ (8003b44 <HAL_TIM_PWM_MspInit+0x38>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d10b      	bne.n	8003b36 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003b1e:	4b0a      	ldr	r3, [pc, #40]	@ (8003b48 <HAL_TIM_PWM_MspInit+0x3c>)
 8003b20:	69db      	ldr	r3, [r3, #28]
 8003b22:	4a09      	ldr	r2, [pc, #36]	@ (8003b48 <HAL_TIM_PWM_MspInit+0x3c>)
 8003b24:	f043 0302 	orr.w	r3, r3, #2
 8003b28:	61d3      	str	r3, [r2, #28]
 8003b2a:	4b07      	ldr	r3, [pc, #28]	@ (8003b48 <HAL_TIM_PWM_MspInit+0x3c>)
 8003b2c:	69db      	ldr	r3, [r3, #28]
 8003b2e:	f003 0302 	and.w	r3, r3, #2
 8003b32:	60fb      	str	r3, [r7, #12]
 8003b34:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8003b36:	bf00      	nop
 8003b38:	3714      	adds	r7, #20
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b40:	4770      	bx	lr
 8003b42:	bf00      	nop
 8003b44:	40000400 	.word	0x40000400
 8003b48:	40021000 	.word	0x40021000

08003b4c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b088      	sub	sp, #32
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b54:	f107 030c 	add.w	r3, r7, #12
 8003b58:	2200      	movs	r2, #0
 8003b5a:	601a      	str	r2, [r3, #0]
 8003b5c:	605a      	str	r2, [r3, #4]
 8003b5e:	609a      	str	r2, [r3, #8]
 8003b60:	60da      	str	r2, [r3, #12]
 8003b62:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4a11      	ldr	r2, [pc, #68]	@ (8003bb0 <HAL_TIM_MspPostInit+0x64>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d11c      	bne.n	8003ba8 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b6e:	4b11      	ldr	r3, [pc, #68]	@ (8003bb4 <HAL_TIM_MspPostInit+0x68>)
 8003b70:	695b      	ldr	r3, [r3, #20]
 8003b72:	4a10      	ldr	r2, [pc, #64]	@ (8003bb4 <HAL_TIM_MspPostInit+0x68>)
 8003b74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b78:	6153      	str	r3, [r2, #20]
 8003b7a:	4b0e      	ldr	r3, [pc, #56]	@ (8003bb4 <HAL_TIM_MspPostInit+0x68>)
 8003b7c:	695b      	ldr	r3, [r3, #20]
 8003b7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b82:	60bb      	str	r3, [r7, #8]
 8003b84:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = BUZZER_Pin;
 8003b86:	2340      	movs	r3, #64	@ 0x40
 8003b88:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b8a:	2302      	movs	r3, #2
 8003b8c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b8e:	2300      	movs	r3, #0
 8003b90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b92:	2300      	movs	r3, #0
 8003b94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003b96:	2302      	movs	r3, #2
 8003b98:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 8003b9a:	f107 030c 	add.w	r3, r7, #12
 8003b9e:	4619      	mov	r1, r3
 8003ba0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003ba4:	f001 fb84 	bl	80052b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003ba8:	bf00      	nop
 8003baa:	3720      	adds	r7, #32
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}
 8003bb0:	40000400 	.word	0x40000400
 8003bb4:	40021000 	.word	0x40021000

08003bb8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003bbc:	4b14      	ldr	r3, [pc, #80]	@ (8003c10 <MX_USART2_UART_Init+0x58>)
 8003bbe:	4a15      	ldr	r2, [pc, #84]	@ (8003c14 <MX_USART2_UART_Init+0x5c>)
 8003bc0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003bc2:	4b13      	ldr	r3, [pc, #76]	@ (8003c10 <MX_USART2_UART_Init+0x58>)
 8003bc4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003bc8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003bca:	4b11      	ldr	r3, [pc, #68]	@ (8003c10 <MX_USART2_UART_Init+0x58>)
 8003bcc:	2200      	movs	r2, #0
 8003bce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003bd0:	4b0f      	ldr	r3, [pc, #60]	@ (8003c10 <MX_USART2_UART_Init+0x58>)
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003bd6:	4b0e      	ldr	r3, [pc, #56]	@ (8003c10 <MX_USART2_UART_Init+0x58>)
 8003bd8:	2200      	movs	r2, #0
 8003bda:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003bdc:	4b0c      	ldr	r3, [pc, #48]	@ (8003c10 <MX_USART2_UART_Init+0x58>)
 8003bde:	220c      	movs	r2, #12
 8003be0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003be2:	4b0b      	ldr	r3, [pc, #44]	@ (8003c10 <MX_USART2_UART_Init+0x58>)
 8003be4:	2200      	movs	r2, #0
 8003be6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003be8:	4b09      	ldr	r3, [pc, #36]	@ (8003c10 <MX_USART2_UART_Init+0x58>)
 8003bea:	2200      	movs	r2, #0
 8003bec:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003bee:	4b08      	ldr	r3, [pc, #32]	@ (8003c10 <MX_USART2_UART_Init+0x58>)
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003bf4:	4b06      	ldr	r3, [pc, #24]	@ (8003c10 <MX_USART2_UART_Init+0x58>)
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003bfa:	4805      	ldr	r0, [pc, #20]	@ (8003c10 <MX_USART2_UART_Init+0x58>)
 8003bfc:	f005 fba2 	bl	8009344 <HAL_UART_Init>
 8003c00:	4603      	mov	r3, r0
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d001      	beq.n	8003c0a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8003c06:	f7ff fab1 	bl	800316c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003c0a:	bf00      	nop
 8003c0c:	bd80      	pop	{r7, pc}
 8003c0e:	bf00      	nop
 8003c10:	20000638 	.word	0x20000638
 8003c14:	40004400 	.word	0x40004400

08003c18 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b08a      	sub	sp, #40	@ 0x28
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c20:	f107 0314 	add.w	r3, r7, #20
 8003c24:	2200      	movs	r2, #0
 8003c26:	601a      	str	r2, [r3, #0]
 8003c28:	605a      	str	r2, [r3, #4]
 8003c2a:	609a      	str	r2, [r3, #8]
 8003c2c:	60da      	str	r2, [r3, #12]
 8003c2e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	4a17      	ldr	r2, [pc, #92]	@ (8003c94 <HAL_UART_MspInit+0x7c>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d128      	bne.n	8003c8c <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003c3a:	4b17      	ldr	r3, [pc, #92]	@ (8003c98 <HAL_UART_MspInit+0x80>)
 8003c3c:	69db      	ldr	r3, [r3, #28]
 8003c3e:	4a16      	ldr	r2, [pc, #88]	@ (8003c98 <HAL_UART_MspInit+0x80>)
 8003c40:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c44:	61d3      	str	r3, [r2, #28]
 8003c46:	4b14      	ldr	r3, [pc, #80]	@ (8003c98 <HAL_UART_MspInit+0x80>)
 8003c48:	69db      	ldr	r3, [r3, #28]
 8003c4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c4e:	613b      	str	r3, [r7, #16]
 8003c50:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c52:	4b11      	ldr	r3, [pc, #68]	@ (8003c98 <HAL_UART_MspInit+0x80>)
 8003c54:	695b      	ldr	r3, [r3, #20]
 8003c56:	4a10      	ldr	r2, [pc, #64]	@ (8003c98 <HAL_UART_MspInit+0x80>)
 8003c58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c5c:	6153      	str	r3, [r2, #20]
 8003c5e:	4b0e      	ldr	r3, [pc, #56]	@ (8003c98 <HAL_UART_MspInit+0x80>)
 8003c60:	695b      	ldr	r3, [r3, #20]
 8003c62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c66:	60fb      	str	r3, [r7, #12]
 8003c68:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003c6a:	230c      	movs	r3, #12
 8003c6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c6e:	2302      	movs	r3, #2
 8003c70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c72:	2300      	movs	r3, #0
 8003c74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c76:	2300      	movs	r3, #0
 8003c78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003c7a:	2307      	movs	r3, #7
 8003c7c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c7e:	f107 0314 	add.w	r3, r7, #20
 8003c82:	4619      	mov	r1, r3
 8003c84:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003c88:	f001 fb12 	bl	80052b0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003c8c:	bf00      	nop
 8003c8e:	3728      	adds	r7, #40	@ 0x28
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}
 8003c94:	40004400 	.word	0x40004400
 8003c98:	40021000 	.word	0x40021000

08003c9c <Float_transform>:
 *
 */
/*============================Пример работы с библиотекой===================================*/

/*--------------------------------Разбитие float с округлением------------------------------*/
void Float_transform(float value, uint8_t width, uint8_t *sign_number, int *integer_number, uint32_t *fractional_number) {
 8003c9c:	b480      	push	{r7}
 8003c9e:	b08b      	sub	sp, #44	@ 0x2c
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	ed87 0a05 	vstr	s0, [r7, #20]
 8003ca6:	60f9      	str	r1, [r7, #12]
 8003ca8:	60ba      	str	r2, [r7, #8]
 8003caa:	607b      	str	r3, [r7, #4]
 8003cac:	4603      	mov	r3, r0
 8003cae:	74fb      	strb	r3, [r7, #19]
	/// \param float value - число float, которое хотим разбить
	/// \param uint8_t width - сколько знаков после запятой хотим выводить
	/// \param uint8_t *sign_number - знак числа(положительное или отрицательное)
	/// \param int *integer_number - глобальная переменная для вещественной части
	/// \param uint32_t *fractional_number - глобальная переменная для дробной части
	*sign_number = 0;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	701a      	strb	r2, [r3, #0]
	float rounding = 0.5f;
 8003cb6:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 8003cba:	61fb      	str	r3, [r7, #28]
	uint32_t rounding_2 = 1;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	627b      	str	r3, [r7, #36]	@ 0x24
	if (*((uint32_t*) &value) & 0x80000000) {
 8003cc0:	f107 0314 	add.w	r3, r7, #20
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	da0a      	bge.n	8003ce0 <Float_transform+0x44>
		*((uint32_t*) &value) &= 0x7FFFFFFF;
 8003cca:	f107 0314 	add.w	r3, r7, #20
 8003cce:	681a      	ldr	r2, [r3, #0]
 8003cd0:	f107 0314 	add.w	r3, r7, #20
 8003cd4:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003cd8:	601a      	str	r2, [r3, #0]
		*sign_number = 1;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	2201      	movs	r2, #1
 8003cde:	701a      	strb	r2, [r3, #0]
	}
	for (uint8_t i = 0; i < width; i++) {
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ce6:	e00a      	b.n	8003cfe <Float_transform+0x62>
		rounding_2 = rounding_2 * 10;
 8003ce8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003cea:	4613      	mov	r3, r2
 8003cec:	009b      	lsls	r3, r3, #2
 8003cee:	4413      	add	r3, r2
 8003cf0:	005b      	lsls	r3, r3, #1
 8003cf2:	627b      	str	r3, [r7, #36]	@ 0x24
	for (uint8_t i = 0; i < width; i++) {
 8003cf4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003cf8:	3301      	adds	r3, #1
 8003cfa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003cfe:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8003d02:	7cfb      	ldrb	r3, [r7, #19]
 8003d04:	429a      	cmp	r2, r3
 8003d06:	d3ef      	bcc.n	8003ce8 <Float_transform+0x4c>
	}
	rounding = rounding / rounding_2;
 8003d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d0a:	ee07 3a90 	vmov	s15, r3
 8003d0e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003d12:	edd7 6a07 	vldr	s13, [r7, #28]
 8003d16:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003d1a:	edc7 7a07 	vstr	s15, [r7, #28]
	*integer_number = (int) ((float) value + rounding);
 8003d1e:	ed97 7a05 	vldr	s14, [r7, #20]
 8003d22:	edd7 7a07 	vldr	s15, [r7, #28]
 8003d26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d2a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003d2e:	ee17 2a90 	vmov	r2, s15
 8003d32:	68bb      	ldr	r3, [r7, #8]
 8003d34:	601a      	str	r2, [r3, #0]
	*fractional_number = (((float) value + rounding) * rounding_2) - (*integer_number * rounding_2);
 8003d36:	ed97 7a05 	vldr	s14, [r7, #20]
 8003d3a:	edd7 7a07 	vldr	s15, [r7, #28]
 8003d3e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d44:	ee07 3a90 	vmov	s15, r3
 8003d48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d4c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	461a      	mov	r2, r3
 8003d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d58:	fb02 f303 	mul.w	r3, r2, r3
 8003d5c:	ee07 3a90 	vmov	s15, r3
 8003d60:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d64:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d68:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003d6c:	ee17 2a90 	vmov	r2, s15
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	601a      	str	r2, [r3, #0]

}
 8003d74:	bf00      	nop
 8003d76:	372c      	adds	r7, #44	@ 0x2c
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7e:	4770      	bx	lr

08003d80 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003d80:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003db8 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8003d84:	f7ff fe56 	bl	8003a34 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003d88:	480c      	ldr	r0, [pc, #48]	@ (8003dbc <LoopForever+0x6>)
  ldr r1, =_edata
 8003d8a:	490d      	ldr	r1, [pc, #52]	@ (8003dc0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003d8c:	4a0d      	ldr	r2, [pc, #52]	@ (8003dc4 <LoopForever+0xe>)
  movs r3, #0
 8003d8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003d90:	e002      	b.n	8003d98 <LoopCopyDataInit>

08003d92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003d92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003d94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003d96:	3304      	adds	r3, #4

08003d98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003d98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003d9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003d9c:	d3f9      	bcc.n	8003d92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003d9e:	4a0a      	ldr	r2, [pc, #40]	@ (8003dc8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003da0:	4c0a      	ldr	r4, [pc, #40]	@ (8003dcc <LoopForever+0x16>)
  movs r3, #0
 8003da2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003da4:	e001      	b.n	8003daa <LoopFillZerobss>

08003da6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003da6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003da8:	3204      	adds	r2, #4

08003daa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003daa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003dac:	d3fb      	bcc.n	8003da6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003dae:	f009 fe1f 	bl	800d9f0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003db2:	f7ff f933 	bl	800301c <main>

08003db6 <LoopForever>:

LoopForever:
    b LoopForever
 8003db6:	e7fe      	b.n	8003db6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003db8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8003dbc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003dc0:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8003dc4:	08013b40 	.word	0x08013b40
  ldr r2, =_sbss
 8003dc8:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8003dcc:	200035fc 	.word	0x200035fc

08003dd0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003dd0:	e7fe      	b.n	8003dd0 <ADC1_2_IRQHandler>
	...

08003dd4 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003dd8:	4b08      	ldr	r3, [pc, #32]	@ (8003dfc <HAL_Init+0x28>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a07      	ldr	r2, [pc, #28]	@ (8003dfc <HAL_Init+0x28>)
 8003dde:	f043 0310 	orr.w	r3, r3, #16
 8003de2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003de4:	2003      	movs	r0, #3
 8003de6:	f001 fa2e 	bl	8005246 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003dea:	200f      	movs	r0, #15
 8003dec:	f7ff fcc6 	bl	800377c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003df0:	f7ff fc9c 	bl	800372c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003df4:	2300      	movs	r3, #0
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	bd80      	pop	{r7, pc}
 8003dfa:	bf00      	nop
 8003dfc:	40022000 	.word	0x40022000

08003e00 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003e00:	b480      	push	{r7}
 8003e02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003e04:	4b06      	ldr	r3, [pc, #24]	@ (8003e20 <HAL_IncTick+0x20>)
 8003e06:	781b      	ldrb	r3, [r3, #0]
 8003e08:	461a      	mov	r2, r3
 8003e0a:	4b06      	ldr	r3, [pc, #24]	@ (8003e24 <HAL_IncTick+0x24>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4413      	add	r3, r2
 8003e10:	4a04      	ldr	r2, [pc, #16]	@ (8003e24 <HAL_IncTick+0x24>)
 8003e12:	6013      	str	r3, [r2, #0]
}
 8003e14:	bf00      	nop
 8003e16:	46bd      	mov	sp, r7
 8003e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1c:	4770      	bx	lr
 8003e1e:	bf00      	nop
 8003e20:	20000010 	.word	0x20000010
 8003e24:	200006cc 	.word	0x200006cc

08003e28 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	af00      	add	r7, sp, #0
  return uwTick;  
 8003e2c:	4b03      	ldr	r3, [pc, #12]	@ (8003e3c <HAL_GetTick+0x14>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
}
 8003e30:	4618      	mov	r0, r3
 8003e32:	46bd      	mov	sp, r7
 8003e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e38:	4770      	bx	lr
 8003e3a:	bf00      	nop
 8003e3c:	200006cc 	.word	0x200006cc

08003e40 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b084      	sub	sp, #16
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003e48:	f7ff ffee 	bl	8003e28 <HAL_GetTick>
 8003e4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003e58:	d005      	beq.n	8003e66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003e5a:	4b0a      	ldr	r3, [pc, #40]	@ (8003e84 <HAL_Delay+0x44>)
 8003e5c:	781b      	ldrb	r3, [r3, #0]
 8003e5e:	461a      	mov	r2, r3
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	4413      	add	r3, r2
 8003e64:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8003e66:	bf00      	nop
 8003e68:	f7ff ffde 	bl	8003e28 <HAL_GetTick>
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	68bb      	ldr	r3, [r7, #8]
 8003e70:	1ad3      	subs	r3, r2, r3
 8003e72:	68fa      	ldr	r2, [r7, #12]
 8003e74:	429a      	cmp	r2, r3
 8003e76:	d8f7      	bhi.n	8003e68 <HAL_Delay+0x28>
  {
  }
}
 8003e78:	bf00      	nop
 8003e7a:	bf00      	nop
 8003e7c:	3710      	adds	r7, #16
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}
 8003e82:	bf00      	nop
 8003e84:	20000010 	.word	0x20000010

08003e88 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b09a      	sub	sp, #104	@ 0x68
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003e90:	2300      	movs	r3, #0
 8003e92:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8003e96:	2300      	movs	r3, #0
 8003e98:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d101      	bne.n	8003ea8 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	e1e3      	b.n	8004270 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	691b      	ldr	r3, [r3, #16]
 8003eac:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eb2:	f003 0310 	and.w	r3, r3, #16
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d176      	bne.n	8003fa8 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d152      	bne.n	8003f68 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2200      	movs	r2, #0
 8003ecc:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003edc:	6878      	ldr	r0, [r7, #4]
 8003ede:	f7fe f865 	bl	8001fac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	689b      	ldr	r3, [r3, #8]
 8003ee8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d13b      	bne.n	8003f68 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8003ef0:	6878      	ldr	r0, [r7, #4]
 8003ef2:	f000 ffdf 	bl	8004eb4 <ADC_Disable>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f00:	f003 0310 	and.w	r3, r3, #16
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d12f      	bne.n	8003f68 <HAL_ADC_Init+0xe0>
 8003f08:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d12b      	bne.n	8003f68 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f14:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003f18:	f023 0302 	bic.w	r3, r3, #2
 8003f1c:	f043 0202 	orr.w	r2, r3, #2
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	689a      	ldr	r2, [r3, #8]
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003f32:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	689a      	ldr	r2, [r3, #8]
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8003f42:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003f44:	4b92      	ldr	r3, [pc, #584]	@ (8004190 <HAL_ADC_Init+0x308>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4a92      	ldr	r2, [pc, #584]	@ (8004194 <HAL_ADC_Init+0x30c>)
 8003f4a:	fba2 2303 	umull	r2, r3, r2, r3
 8003f4e:	0c9a      	lsrs	r2, r3, #18
 8003f50:	4613      	mov	r3, r2
 8003f52:	009b      	lsls	r3, r3, #2
 8003f54:	4413      	add	r3, r2
 8003f56:	005b      	lsls	r3, r3, #1
 8003f58:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003f5a:	e002      	b.n	8003f62 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	3b01      	subs	r3, #1
 8003f60:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d1f9      	bne.n	8003f5c <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d007      	beq.n	8003f86 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8003f80:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003f84:	d110      	bne.n	8003fa8 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f8a:	f023 0312 	bic.w	r3, r3, #18
 8003f8e:	f043 0210 	orr.w	r2, r3, #16
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f9a:	f043 0201 	orr.w	r2, r3, #1
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fac:	f003 0310 	and.w	r3, r3, #16
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	f040 8150 	bne.w	8004256 <HAL_ADC_Init+0x3ce>
 8003fb6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	f040 814b 	bne.w	8004256 <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	689b      	ldr	r3, [r3, #8]
 8003fc6:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	f040 8143 	bne.w	8004256 <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fd4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003fd8:	f043 0202 	orr.w	r2, r3, #2
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003fe8:	d004      	beq.n	8003ff4 <HAL_ADC_Init+0x16c>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	4a6a      	ldr	r2, [pc, #424]	@ (8004198 <HAL_ADC_Init+0x310>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d101      	bne.n	8003ff8 <HAL_ADC_Init+0x170>
 8003ff4:	4b69      	ldr	r3, [pc, #420]	@ (800419c <HAL_ADC_Init+0x314>)
 8003ff6:	e000      	b.n	8003ffa <HAL_ADC_Init+0x172>
 8003ff8:	4b69      	ldr	r3, [pc, #420]	@ (80041a0 <HAL_ADC_Init+0x318>)
 8003ffa:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004004:	d102      	bne.n	800400c <HAL_ADC_Init+0x184>
 8004006:	4b64      	ldr	r3, [pc, #400]	@ (8004198 <HAL_ADC_Init+0x310>)
 8004008:	60fb      	str	r3, [r7, #12]
 800400a:	e01a      	b.n	8004042 <HAL_ADC_Init+0x1ba>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a61      	ldr	r2, [pc, #388]	@ (8004198 <HAL_ADC_Init+0x310>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d103      	bne.n	800401e <HAL_ADC_Init+0x196>
 8004016:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800401a:	60fb      	str	r3, [r7, #12]
 800401c:	e011      	b.n	8004042 <HAL_ADC_Init+0x1ba>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4a60      	ldr	r2, [pc, #384]	@ (80041a4 <HAL_ADC_Init+0x31c>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d102      	bne.n	800402e <HAL_ADC_Init+0x1a6>
 8004028:	4b5f      	ldr	r3, [pc, #380]	@ (80041a8 <HAL_ADC_Init+0x320>)
 800402a:	60fb      	str	r3, [r7, #12]
 800402c:	e009      	b.n	8004042 <HAL_ADC_Init+0x1ba>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a5d      	ldr	r2, [pc, #372]	@ (80041a8 <HAL_ADC_Init+0x320>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d102      	bne.n	800403e <HAL_ADC_Init+0x1b6>
 8004038:	4b5a      	ldr	r3, [pc, #360]	@ (80041a4 <HAL_ADC_Init+0x31c>)
 800403a:	60fb      	str	r3, [r7, #12]
 800403c:	e001      	b.n	8004042 <HAL_ADC_Init+0x1ba>
 800403e:	2300      	movs	r3, #0
 8004040:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	689b      	ldr	r3, [r3, #8]
 8004048:	f003 0303 	and.w	r3, r3, #3
 800404c:	2b01      	cmp	r3, #1
 800404e:	d108      	bne.n	8004062 <HAL_ADC_Init+0x1da>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f003 0301 	and.w	r3, r3, #1
 800405a:	2b01      	cmp	r3, #1
 800405c:	d101      	bne.n	8004062 <HAL_ADC_Init+0x1da>
 800405e:	2301      	movs	r3, #1
 8004060:	e000      	b.n	8004064 <HAL_ADC_Init+0x1dc>
 8004062:	2300      	movs	r3, #0
 8004064:	2b00      	cmp	r3, #0
 8004066:	d11c      	bne.n	80040a2 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8004068:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800406a:	2b00      	cmp	r3, #0
 800406c:	d010      	beq.n	8004090 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	689b      	ldr	r3, [r3, #8]
 8004072:	f003 0303 	and.w	r3, r3, #3
 8004076:	2b01      	cmp	r3, #1
 8004078:	d107      	bne.n	800408a <HAL_ADC_Init+0x202>
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f003 0301 	and.w	r3, r3, #1
 8004082:	2b01      	cmp	r3, #1
 8004084:	d101      	bne.n	800408a <HAL_ADC_Init+0x202>
 8004086:	2301      	movs	r3, #1
 8004088:	e000      	b.n	800408c <HAL_ADC_Init+0x204>
 800408a:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800408c:	2b00      	cmp	r3, #0
 800408e:	d108      	bne.n	80040a2 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8004090:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004092:	689b      	ldr	r3, [r3, #8]
 8004094:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	431a      	orrs	r2, r3
 800409e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80040a0:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	7e5b      	ldrb	r3, [r3, #25]
 80040a6:	035b      	lsls	r3, r3, #13
 80040a8:	687a      	ldr	r2, [r7, #4]
 80040aa:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80040ac:	2a01      	cmp	r2, #1
 80040ae:	d002      	beq.n	80040b6 <HAL_ADC_Init+0x22e>
 80040b0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80040b4:	e000      	b.n	80040b8 <HAL_ADC_Init+0x230>
 80040b6:	2200      	movs	r2, #0
 80040b8:	431a      	orrs	r2, r3
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	68db      	ldr	r3, [r3, #12]
 80040be:	431a      	orrs	r2, r3
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	689b      	ldr	r3, [r3, #8]
 80040c4:	4313      	orrs	r3, r2
 80040c6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80040c8:	4313      	orrs	r3, r2
 80040ca:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	f893 3020 	ldrb.w	r3, [r3, #32]
 80040d2:	2b01      	cmp	r3, #1
 80040d4:	d11b      	bne.n	800410e <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	7e5b      	ldrb	r3, [r3, #25]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d109      	bne.n	80040f2 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040e2:	3b01      	subs	r3, #1
 80040e4:	045a      	lsls	r2, r3, #17
 80040e6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80040e8:	4313      	orrs	r3, r2
 80040ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040ee:	663b      	str	r3, [r7, #96]	@ 0x60
 80040f0:	e00d      	b.n	800410e <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040f6:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80040fa:	f043 0220 	orr.w	r2, r3, #32
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004106:	f043 0201 	orr.w	r2, r3, #1
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004112:	2b01      	cmp	r3, #1
 8004114:	d054      	beq.n	80041c0 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4a22      	ldr	r2, [pc, #136]	@ (80041a4 <HAL_ADC_Init+0x31c>)
 800411c:	4293      	cmp	r3, r2
 800411e:	d004      	beq.n	800412a <HAL_ADC_Init+0x2a2>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a20      	ldr	r2, [pc, #128]	@ (80041a8 <HAL_ADC_Init+0x320>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d140      	bne.n	80041ac <HAL_ADC_Init+0x324>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800412e:	f5b3 7f30 	cmp.w	r3, #704	@ 0x2c0
 8004132:	d02a      	beq.n	800418a <HAL_ADC_Init+0x302>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004138:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800413c:	d022      	beq.n	8004184 <HAL_ADC_Init+0x2fc>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004142:	f5b3 7fe0 	cmp.w	r3, #448	@ 0x1c0
 8004146:	d01a      	beq.n	800417e <HAL_ADC_Init+0x2f6>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800414c:	f5b3 5f8a 	cmp.w	r3, #4416	@ 0x1140
 8004150:	d012      	beq.n	8004178 <HAL_ADC_Init+0x2f0>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004156:	f5b3 5f84 	cmp.w	r3, #4224	@ 0x1080
 800415a:	d00a      	beq.n	8004172 <HAL_ADC_Init+0x2ea>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004160:	f5b3 5f86 	cmp.w	r3, #4288	@ 0x10c0
 8004164:	d002      	beq.n	800416c <HAL_ADC_Init+0x2e4>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800416a:	e023      	b.n	80041b4 <HAL_ADC_Init+0x32c>
 800416c:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8004170:	e020      	b.n	80041b4 <HAL_ADC_Init+0x32c>
 8004172:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8004176:	e01d      	b.n	80041b4 <HAL_ADC_Init+0x32c>
 8004178:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800417c:	e01a      	b.n	80041b4 <HAL_ADC_Init+0x32c>
 800417e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004182:	e017      	b.n	80041b4 <HAL_ADC_Init+0x32c>
 8004184:	f44f 7330 	mov.w	r3, #704	@ 0x2c0
 8004188:	e014      	b.n	80041b4 <HAL_ADC_Init+0x32c>
 800418a:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 800418e:	e011      	b.n	80041b4 <HAL_ADC_Init+0x32c>
 8004190:	20000008 	.word	0x20000008
 8004194:	431bde83 	.word	0x431bde83
 8004198:	50000100 	.word	0x50000100
 800419c:	50000300 	.word	0x50000300
 80041a0:	50000700 	.word	0x50000700
 80041a4:	50000400 	.word	0x50000400
 80041a8:	50000500 	.word	0x50000500
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041b0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80041b4:	687a      	ldr	r2, [r7, #4]
 80041b6:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80041b8:	4313      	orrs	r3, r2
 80041ba:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80041bc:	4313      	orrs	r3, r2
 80041be:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	689b      	ldr	r3, [r3, #8]
 80041c6:	f003 030c 	and.w	r3, r3, #12
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d114      	bne.n	80041f8 <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	68db      	ldr	r3, [r3, #12]
 80041d4:	687a      	ldr	r2, [r7, #4]
 80041d6:	6812      	ldr	r2, [r2, #0]
 80041d8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80041dc:	f023 0302 	bic.w	r3, r3, #2
 80041e0:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	7e1b      	ldrb	r3, [r3, #24]
 80041e6:	039a      	lsls	r2, r3, #14
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80041ee:	005b      	lsls	r3, r3, #1
 80041f0:	4313      	orrs	r3, r2
 80041f2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80041f4:	4313      	orrs	r3, r2
 80041f6:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	68da      	ldr	r2, [r3, #12]
 80041fe:	4b1e      	ldr	r3, [pc, #120]	@ (8004278 <HAL_ADC_Init+0x3f0>)
 8004200:	4013      	ands	r3, r2
 8004202:	687a      	ldr	r2, [r7, #4]
 8004204:	6812      	ldr	r2, [r2, #0]
 8004206:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8004208:	430b      	orrs	r3, r1
 800420a:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	691b      	ldr	r3, [r3, #16]
 8004210:	2b01      	cmp	r3, #1
 8004212:	d10c      	bne.n	800422e <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800421a:	f023 010f 	bic.w	r1, r3, #15
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	69db      	ldr	r3, [r3, #28]
 8004222:	1e5a      	subs	r2, r3, #1
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	430a      	orrs	r2, r1
 800422a:	631a      	str	r2, [r3, #48]	@ 0x30
 800422c:	e007      	b.n	800423e <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f022 020f 	bic.w	r2, r2, #15
 800423c:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2200      	movs	r2, #0
 8004242:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004248:	f023 0303 	bic.w	r3, r3, #3
 800424c:	f043 0201 	orr.w	r2, r3, #1
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	641a      	str	r2, [r3, #64]	@ 0x40
 8004254:	e00a      	b.n	800426c <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800425a:	f023 0312 	bic.w	r3, r3, #18
 800425e:	f043 0210 	orr.w	r2, r3, #16
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8004266:	2301      	movs	r3, #1
 8004268:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 800426c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8004270:	4618      	mov	r0, r3
 8004272:	3768      	adds	r7, #104	@ 0x68
 8004274:	46bd      	mov	sp, r7
 8004276:	bd80      	pop	{r7, pc}
 8004278:	fff0c007 	.word	0xfff0c007

0800427c <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b084      	sub	sp, #16
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004284:	2300      	movs	r3, #0
 8004286:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	689b      	ldr	r3, [r3, #8]
 800428e:	f003 0304 	and.w	r3, r3, #4
 8004292:	2b00      	cmp	r3, #0
 8004294:	f040 80f9 	bne.w	800448a <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800429e:	2b01      	cmp	r3, #1
 80042a0:	d101      	bne.n	80042a6 <HAL_ADC_Start+0x2a>
 80042a2:	2302      	movs	r3, #2
 80042a4:	e0f4      	b.n	8004490 <HAL_ADC_Start+0x214>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2201      	movs	r2, #1
 80042aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80042ae:	6878      	ldr	r0, [r7, #4]
 80042b0:	f000 fd9c 	bl	8004dec <ADC_Enable>
 80042b4:	4603      	mov	r3, r0
 80042b6:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80042b8:	7bfb      	ldrb	r3, [r7, #15]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	f040 80e0 	bne.w	8004480 <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042c4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80042c8:	f023 0301 	bic.w	r3, r3, #1
 80042cc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80042dc:	d004      	beq.n	80042e8 <HAL_ADC_Start+0x6c>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	4a6d      	ldr	r2, [pc, #436]	@ (8004498 <HAL_ADC_Start+0x21c>)
 80042e4:	4293      	cmp	r3, r2
 80042e6:	d106      	bne.n	80042f6 <HAL_ADC_Start+0x7a>
 80042e8:	4b6c      	ldr	r3, [pc, #432]	@ (800449c <HAL_ADC_Start+0x220>)
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	f003 031f 	and.w	r3, r3, #31
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d010      	beq.n	8004316 <HAL_ADC_Start+0x9a>
 80042f4:	e005      	b.n	8004302 <HAL_ADC_Start+0x86>
 80042f6:	4b6a      	ldr	r3, [pc, #424]	@ (80044a0 <HAL_ADC_Start+0x224>)
 80042f8:	689b      	ldr	r3, [r3, #8]
 80042fa:	f003 031f 	and.w	r3, r3, #31
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d009      	beq.n	8004316 <HAL_ADC_Start+0x9a>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800430a:	d004      	beq.n	8004316 <HAL_ADC_Start+0x9a>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a64      	ldr	r2, [pc, #400]	@ (80044a4 <HAL_ADC_Start+0x228>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d115      	bne.n	8004342 <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800431a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	68db      	ldr	r3, [r3, #12]
 8004328:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800432c:	2b00      	cmp	r3, #0
 800432e:	d036      	beq.n	800439e <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004334:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004338:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	641a      	str	r2, [r3, #64]	@ 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8004340:	e02d      	b.n	800439e <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004346:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004356:	d004      	beq.n	8004362 <HAL_ADC_Start+0xe6>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4a4e      	ldr	r2, [pc, #312]	@ (8004498 <HAL_ADC_Start+0x21c>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d10a      	bne.n	8004378 <HAL_ADC_Start+0xfc>
 8004362:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004366:	68db      	ldr	r3, [r3, #12]
 8004368:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800436c:	2b00      	cmp	r3, #0
 800436e:	bf14      	ite	ne
 8004370:	2301      	movne	r3, #1
 8004372:	2300      	moveq	r3, #0
 8004374:	b2db      	uxtb	r3, r3
 8004376:	e008      	b.n	800438a <HAL_ADC_Start+0x10e>
 8004378:	4b4a      	ldr	r3, [pc, #296]	@ (80044a4 <HAL_ADC_Start+0x228>)
 800437a:	68db      	ldr	r3, [r3, #12]
 800437c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004380:	2b00      	cmp	r3, #0
 8004382:	bf14      	ite	ne
 8004384:	2301      	movne	r3, #1
 8004386:	2300      	moveq	r3, #0
 8004388:	b2db      	uxtb	r3, r3
 800438a:	2b00      	cmp	r3, #0
 800438c:	d007      	beq.n	800439e <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004392:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004396:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	641a      	str	r2, [r3, #64]	@ 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043a2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80043a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043aa:	d106      	bne.n	80043ba <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043b0:	f023 0206 	bic.w	r2, r3, #6
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	645a      	str	r2, [r3, #68]	@ 0x44
 80043b8:	e002      	b.n	80043c0 <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2200      	movs	r2, #0
 80043be:	645a      	str	r2, [r3, #68]	@ 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2200      	movs	r2, #0
 80043c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	221c      	movs	r2, #28
 80043ce:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80043d8:	d004      	beq.n	80043e4 <HAL_ADC_Start+0x168>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	4a2e      	ldr	r2, [pc, #184]	@ (8004498 <HAL_ADC_Start+0x21c>)
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d106      	bne.n	80043f2 <HAL_ADC_Start+0x176>
 80043e4:	4b2d      	ldr	r3, [pc, #180]	@ (800449c <HAL_ADC_Start+0x220>)
 80043e6:	689b      	ldr	r3, [r3, #8]
 80043e8:	f003 031f 	and.w	r3, r3, #31
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d03e      	beq.n	800446e <HAL_ADC_Start+0x1f2>
 80043f0:	e005      	b.n	80043fe <HAL_ADC_Start+0x182>
 80043f2:	4b2b      	ldr	r3, [pc, #172]	@ (80044a0 <HAL_ADC_Start+0x224>)
 80043f4:	689b      	ldr	r3, [r3, #8]
 80043f6:	f003 031f 	and.w	r3, r3, #31
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d037      	beq.n	800446e <HAL_ADC_Start+0x1f2>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004406:	d004      	beq.n	8004412 <HAL_ADC_Start+0x196>
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a22      	ldr	r2, [pc, #136]	@ (8004498 <HAL_ADC_Start+0x21c>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d106      	bne.n	8004420 <HAL_ADC_Start+0x1a4>
 8004412:	4b22      	ldr	r3, [pc, #136]	@ (800449c <HAL_ADC_Start+0x220>)
 8004414:	689b      	ldr	r3, [r3, #8]
 8004416:	f003 031f 	and.w	r3, r3, #31
 800441a:	2b05      	cmp	r3, #5
 800441c:	d027      	beq.n	800446e <HAL_ADC_Start+0x1f2>
 800441e:	e005      	b.n	800442c <HAL_ADC_Start+0x1b0>
 8004420:	4b1f      	ldr	r3, [pc, #124]	@ (80044a0 <HAL_ADC_Start+0x224>)
 8004422:	689b      	ldr	r3, [r3, #8]
 8004424:	f003 031f 	and.w	r3, r3, #31
 8004428:	2b05      	cmp	r3, #5
 800442a:	d020      	beq.n	800446e <HAL_ADC_Start+0x1f2>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004434:	d004      	beq.n	8004440 <HAL_ADC_Start+0x1c4>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4a17      	ldr	r2, [pc, #92]	@ (8004498 <HAL_ADC_Start+0x21c>)
 800443c:	4293      	cmp	r3, r2
 800443e:	d106      	bne.n	800444e <HAL_ADC_Start+0x1d2>
 8004440:	4b16      	ldr	r3, [pc, #88]	@ (800449c <HAL_ADC_Start+0x220>)
 8004442:	689b      	ldr	r3, [r3, #8]
 8004444:	f003 031f 	and.w	r3, r3, #31
 8004448:	2b09      	cmp	r3, #9
 800444a:	d010      	beq.n	800446e <HAL_ADC_Start+0x1f2>
 800444c:	e005      	b.n	800445a <HAL_ADC_Start+0x1de>
 800444e:	4b14      	ldr	r3, [pc, #80]	@ (80044a0 <HAL_ADC_Start+0x224>)
 8004450:	689b      	ldr	r3, [r3, #8]
 8004452:	f003 031f 	and.w	r3, r3, #31
 8004456:	2b09      	cmp	r3, #9
 8004458:	d009      	beq.n	800446e <HAL_ADC_Start+0x1f2>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004462:	d004      	beq.n	800446e <HAL_ADC_Start+0x1f2>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4a0e      	ldr	r2, [pc, #56]	@ (80044a4 <HAL_ADC_Start+0x228>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d10f      	bne.n	800448e <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	689a      	ldr	r2, [r3, #8]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f042 0204 	orr.w	r2, r2, #4
 800447c:	609a      	str	r2, [r3, #8]
 800447e:	e006      	b.n	800448e <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2200      	movs	r2, #0
 8004484:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8004488:	e001      	b.n	800448e <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800448a:	2302      	movs	r3, #2
 800448c:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800448e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004490:	4618      	mov	r0, r3
 8004492:	3710      	adds	r7, #16
 8004494:	46bd      	mov	sp, r7
 8004496:	bd80      	pop	{r7, pc}
 8004498:	50000100 	.word	0x50000100
 800449c:	50000300 	.word	0x50000300
 80044a0:	50000700 	.word	0x50000700
 80044a4:	50000400 	.word	0x50000400

080044a8 <HAL_ADC_Stop>:
  *         use function @ref HAL_ADCEx_RegularStop().
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b084      	sub	sp, #16
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80044b0:	2300      	movs	r3, #0
 80044b2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80044ba:	2b01      	cmp	r3, #1
 80044bc:	d101      	bne.n	80044c2 <HAL_ADC_Stop+0x1a>
 80044be:	2302      	movs	r3, #2
 80044c0:	e023      	b.n	800450a <HAL_ADC_Stop+0x62>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2201      	movs	r2, #1
 80044c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* 1. Stop potential conversion on going, on regular and injected groups */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80044ca:	216c      	movs	r1, #108	@ 0x6c
 80044cc:	6878      	ldr	r0, [r7, #4]
 80044ce:	f000 fd57 	bl	8004f80 <ADC_ConversionStop>
 80044d2:	4603      	mov	r3, r0
 80044d4:	73fb      	strb	r3, [r7, #15]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80044d6:	7bfb      	ldrb	r3, [r7, #15]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d111      	bne.n	8004500 <HAL_ADC_Stop+0x58>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80044dc:	6878      	ldr	r0, [r7, #4]
 80044de:	f000 fce9 	bl	8004eb4 <ADC_Disable>
 80044e2:	4603      	mov	r3, r0
 80044e4:	73fb      	strb	r3, [r7, #15]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80044e6:	7bfb      	ldrb	r3, [r7, #15]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d109      	bne.n	8004500 <HAL_ADC_Stop+0x58>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044f0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80044f4:	f023 0301 	bic.w	r3, r3, #1
 80044f8:	f043 0201 	orr.w	r2, r3, #1
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2200      	movs	r2, #0
 8004504:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8004508:	7bfb      	ldrb	r3, [r7, #15]
}
 800450a:	4618      	mov	r0, r3
 800450c:	3710      	adds	r7, #16
 800450e:	46bd      	mov	sp, r7
 8004510:	bd80      	pop	{r7, pc}
	...

08004514 <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b086      	sub	sp, #24
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
 800451c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 800451e:	2300      	movs	r3, #0
 8004520:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	695b      	ldr	r3, [r3, #20]
 8004526:	2b08      	cmp	r3, #8
 8004528:	d102      	bne.n	8004530 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 800452a:	2308      	movs	r3, #8
 800452c:	617b      	str	r3, [r7, #20]
 800452e:	e03a      	b.n	80045a6 <HAL_ADC_PollForConversion+0x92>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004538:	d004      	beq.n	8004544 <HAL_ADC_PollForConversion+0x30>
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4a72      	ldr	r2, [pc, #456]	@ (8004708 <HAL_ADC_PollForConversion+0x1f4>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d101      	bne.n	8004548 <HAL_ADC_PollForConversion+0x34>
 8004544:	4b71      	ldr	r3, [pc, #452]	@ (800470c <HAL_ADC_PollForConversion+0x1f8>)
 8004546:	e000      	b.n	800454a <HAL_ADC_PollForConversion+0x36>
 8004548:	4b71      	ldr	r3, [pc, #452]	@ (8004710 <HAL_ADC_PollForConversion+0x1fc>)
 800454a:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	689b      	ldr	r3, [r3, #8]
 8004550:	f003 031f 	and.w	r3, r3, #31
 8004554:	2b00      	cmp	r3, #0
 8004556:	d112      	bne.n	800457e <HAL_ADC_PollForConversion+0x6a>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	68db      	ldr	r3, [r3, #12]
 800455e:	f003 0301 	and.w	r3, r3, #1
 8004562:	2b01      	cmp	r3, #1
 8004564:	d11d      	bne.n	80045a2 <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800456a:	f043 0220 	orr.w	r2, r3, #32
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2200      	movs	r2, #0
 8004576:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        return HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	e0bf      	b.n	80046fe <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	689b      	ldr	r3, [r3, #8]
 8004582:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004586:	2b00      	cmp	r3, #0
 8004588:	d00b      	beq.n	80045a2 <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800458e:	f043 0220 	orr.w	r2, r3, #32
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2200      	movs	r2, #0
 800459a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        return HAL_ERROR;
 800459e:	2301      	movs	r3, #1
 80045a0:	e0ad      	b.n	80046fe <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 80045a2:	230c      	movs	r3, #12
 80045a4:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80045ae:	d004      	beq.n	80045ba <HAL_ADC_PollForConversion+0xa6>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4a54      	ldr	r2, [pc, #336]	@ (8004708 <HAL_ADC_PollForConversion+0x1f4>)
 80045b6:	4293      	cmp	r3, r2
 80045b8:	d106      	bne.n	80045c8 <HAL_ADC_PollForConversion+0xb4>
 80045ba:	4b54      	ldr	r3, [pc, #336]	@ (800470c <HAL_ADC_PollForConversion+0x1f8>)
 80045bc:	689b      	ldr	r3, [r3, #8]
 80045be:	f003 031f 	and.w	r3, r3, #31
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d010      	beq.n	80045e8 <HAL_ADC_PollForConversion+0xd4>
 80045c6:	e005      	b.n	80045d4 <HAL_ADC_PollForConversion+0xc0>
 80045c8:	4b51      	ldr	r3, [pc, #324]	@ (8004710 <HAL_ADC_PollForConversion+0x1fc>)
 80045ca:	689b      	ldr	r3, [r3, #8]
 80045cc:	f003 031f 	and.w	r3, r3, #31
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d009      	beq.n	80045e8 <HAL_ADC_PollForConversion+0xd4>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80045dc:	d004      	beq.n	80045e8 <HAL_ADC_PollForConversion+0xd4>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	4a4c      	ldr	r2, [pc, #304]	@ (8004714 <HAL_ADC_PollForConversion+0x200>)
 80045e4:	4293      	cmp	r3, r2
 80045e6:	d104      	bne.n	80045f2 <HAL_ADC_PollForConversion+0xde>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	68db      	ldr	r3, [r3, #12]
 80045ee:	613b      	str	r3, [r7, #16]
 80045f0:	e00f      	b.n	8004612 <HAL_ADC_PollForConversion+0xfe>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80045fa:	d004      	beq.n	8004606 <HAL_ADC_PollForConversion+0xf2>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4a41      	ldr	r2, [pc, #260]	@ (8004708 <HAL_ADC_PollForConversion+0x1f4>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d102      	bne.n	800460c <HAL_ADC_PollForConversion+0xf8>
 8004606:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800460a:	e000      	b.n	800460e <HAL_ADC_PollForConversion+0xfa>
 800460c:	4b41      	ldr	r3, [pc, #260]	@ (8004714 <HAL_ADC_PollForConversion+0x200>)
 800460e:	68db      	ldr	r3, [r3, #12]
 8004610:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 8004612:	f7ff fc09 	bl	8003e28 <HAL_GetTick>
 8004616:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8004618:	e021      	b.n	800465e <HAL_ADC_PollForConversion+0x14a>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004620:	d01d      	beq.n	800465e <HAL_ADC_PollForConversion+0x14a>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d007      	beq.n	8004638 <HAL_ADC_PollForConversion+0x124>
 8004628:	f7ff fbfe 	bl	8003e28 <HAL_GetTick>
 800462c:	4602      	mov	r2, r0
 800462e:	68bb      	ldr	r3, [r7, #8]
 8004630:	1ad3      	subs	r3, r2, r3
 8004632:	683a      	ldr	r2, [r7, #0]
 8004634:	429a      	cmp	r2, r3
 8004636:	d212      	bcs.n	800465e <HAL_ADC_PollForConversion+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	681a      	ldr	r2, [r3, #0]
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	4013      	ands	r3, r2
 8004642:	2b00      	cmp	r3, #0
 8004644:	d10b      	bne.n	800465e <HAL_ADC_PollForConversion+0x14a>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800464a:	f043 0204 	orr.w	r2, r3, #4
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2200      	movs	r2, #0
 8004656:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 800465a:	2303      	movs	r3, #3
 800465c:	e04f      	b.n	80046fe <HAL_ADC_PollForConversion+0x1ea>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	681a      	ldr	r2, [r3, #0]
 8004664:	697b      	ldr	r3, [r7, #20]
 8004666:	4013      	ands	r3, r2
 8004668:	2b00      	cmp	r3, #0
 800466a:	d0d6      	beq.n	800461a <HAL_ADC_PollForConversion+0x106>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004670:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	641a      	str	r2, [r3, #64]	@ 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	68db      	ldr	r3, [r3, #12]
 800467e:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004682:	2b00      	cmp	r3, #0
 8004684:	d131      	bne.n	80046ea <HAL_ADC_PollForConversion+0x1d6>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 8004686:	693b      	ldr	r3, [r7, #16]
 8004688:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 800468c:	2b00      	cmp	r3, #0
 800468e:	d12c      	bne.n	80046ea <HAL_ADC_PollForConversion+0x1d6>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f003 0308 	and.w	r3, r3, #8
 800469a:	2b08      	cmp	r3, #8
 800469c:	d125      	bne.n	80046ea <HAL_ADC_PollForConversion+0x1d6>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	689b      	ldr	r3, [r3, #8]
 80046a4:	f003 0304 	and.w	r3, r3, #4
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d112      	bne.n	80046d2 <HAL_ADC_PollForConversion+0x1be>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046b0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	641a      	str	r2, [r3, #64]	@ 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046bc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d112      	bne.n	80046ea <HAL_ADC_PollForConversion+0x1d6>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046c8:	f043 0201 	orr.w	r2, r3, #1
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	641a      	str	r2, [r3, #64]	@ 0x40
 80046d0:	e00b      	b.n	80046ea <HAL_ADC_PollForConversion+0x1d6>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046d6:	f043 0220 	orr.w	r2, r3, #32
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046e2:	f043 0201 	orr.w	r2, r3, #1
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 80046ea:	693b      	ldr	r3, [r7, #16]
 80046ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d103      	bne.n	80046fc <HAL_ADC_PollForConversion+0x1e8>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	697a      	ldr	r2, [r7, #20]
 80046fa:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 80046fc:	2300      	movs	r3, #0
}
 80046fe:	4618      	mov	r0, r3
 8004700:	3718      	adds	r7, #24
 8004702:	46bd      	mov	sp, r7
 8004704:	bd80      	pop	{r7, pc}
 8004706:	bf00      	nop
 8004708:	50000100 	.word	0x50000100
 800470c:	50000300 	.word	0x50000300
 8004710:	50000700 	.word	0x50000700
 8004714:	50000400 	.word	0x50000400

08004718 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8004718:	b480      	push	{r7}
 800471a:	b083      	sub	sp, #12
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8004726:	4618      	mov	r0, r3
 8004728:	370c      	adds	r7, #12
 800472a:	46bd      	mov	sp, r7
 800472c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004730:	4770      	bx	lr

08004732 <HAL_ADCEx_Calibration_Start>:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  *            @arg ADC_DIFFERENTIAL_ENDED: Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 8004732:	b580      	push	{r7, lr}
 8004734:	b084      	sub	sp, #16
 8004736:	af00      	add	r7, sp, #0
 8004738:	6078      	str	r0, [r7, #4]
 800473a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800473c:	2300      	movs	r3, #0
 800473e:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004746:	2b01      	cmp	r3, #1
 8004748:	d101      	bne.n	800474e <HAL_ADCEx_Calibration_Start+0x1c>
 800474a:	2302      	movs	r3, #2
 800474c:	e05f      	b.n	800480e <HAL_ADCEx_Calibration_Start+0xdc>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2201      	movs	r2, #1
 8004752:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
   
  /* Calibration prerequisite: ADC must be disabled. */
   
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004756:	6878      	ldr	r0, [r7, #4]
 8004758:	f000 fbac 	bl	8004eb4 <ADC_Disable>
 800475c:	4603      	mov	r3, r0
 800475e:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8004760:	7bfb      	ldrb	r3, [r7, #15]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d14e      	bne.n	8004804 <HAL_ADCEx_Calibration_Start+0xd2>
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_READY;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2201      	movs	r2, #1
 800476a:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Select calibration mode single ended or differential ended */
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	689a      	ldr	r2, [r3, #8]
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f022 4280 	bic.w	r2, r2, #1073741824	@ 0x40000000
 800477a:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	2b01      	cmp	r3, #1
 8004780:	d107      	bne.n	8004792 <HAL_ADCEx_Calibration_Start+0x60>
    {
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	689a      	ldr	r2, [r3, #8]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8004790:	609a      	str	r2, [r3, #8]
    }

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	689a      	ldr	r2, [r3, #8]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80047a0:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 80047a2:	f7ff fb41 	bl	8003e28 <HAL_GetTick>
 80047a6:	60b8      	str	r0, [r7, #8]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80047a8:	e01c      	b.n	80047e4 <HAL_ADCEx_Calibration_Start+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80047aa:	f7ff fb3d 	bl	8003e28 <HAL_GetTick>
 80047ae:	4602      	mov	r2, r0
 80047b0:	68bb      	ldr	r3, [r7, #8]
 80047b2:	1ad3      	subs	r3, r2, r3
 80047b4:	2b0a      	cmp	r3, #10
 80047b6:	d915      	bls.n	80047e4 <HAL_ADCEx_Calibration_Start+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	689b      	ldr	r3, [r3, #8]
 80047be:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80047c2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80047c6:	d10d      	bne.n	80047e4 <HAL_ADCEx_Calibration_Start+0xb2>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047cc:	f023 0312 	bic.w	r3, r3, #18
 80047d0:	f043 0210 	orr.w	r2, r3, #16
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2200      	movs	r2, #0
 80047dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80047e0:	2301      	movs	r3, #1
 80047e2:	e014      	b.n	800480e <HAL_ADCEx_Calibration_Start+0xdc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	689b      	ldr	r3, [r3, #8]
 80047ea:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80047ee:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80047f2:	d0da      	beq.n	80047aa <HAL_ADCEx_Calibration_Start+0x78>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047f8:	f023 0303 	bic.w	r3, r3, #3
 80047fc:	f043 0201 	orr.w	r2, r3, #1
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2200      	movs	r2, #0
 8004808:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800480c:	7bfb      	ldrb	r3, [r7, #15]
}
 800480e:	4618      	mov	r0, r3
 8004810:	3710      	adds	r7, #16
 8004812:	46bd      	mov	sp, r7
 8004814:	bd80      	pop	{r7, pc}
	...

08004818 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004818:	b480      	push	{r7}
 800481a:	b09b      	sub	sp, #108	@ 0x6c
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
 8004820:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004822:	2300      	movs	r3, #0
 8004824:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8004828:	2300      	movs	r3, #0
 800482a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004832:	2b01      	cmp	r3, #1
 8004834:	d101      	bne.n	800483a <HAL_ADC_ConfigChannel+0x22>
 8004836:	2302      	movs	r3, #2
 8004838:	e2c8      	b.n	8004dcc <HAL_ADC_ConfigChannel+0x5b4>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2201      	movs	r2, #1
 800483e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	689b      	ldr	r3, [r3, #8]
 8004848:	f003 0304 	and.w	r3, r3, #4
 800484c:	2b00      	cmp	r3, #0
 800484e:	f040 82ac 	bne.w	8004daa <HAL_ADC_ConfigChannel+0x592>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	2b04      	cmp	r3, #4
 8004858:	d81c      	bhi.n	8004894 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	685a      	ldr	r2, [r3, #4]
 8004864:	4613      	mov	r3, r2
 8004866:	005b      	lsls	r3, r3, #1
 8004868:	4413      	add	r3, r2
 800486a:	005b      	lsls	r3, r3, #1
 800486c:	461a      	mov	r2, r3
 800486e:	231f      	movs	r3, #31
 8004870:	4093      	lsls	r3, r2
 8004872:	43db      	mvns	r3, r3
 8004874:	4019      	ands	r1, r3
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	6818      	ldr	r0, [r3, #0]
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	685a      	ldr	r2, [r3, #4]
 800487e:	4613      	mov	r3, r2
 8004880:	005b      	lsls	r3, r3, #1
 8004882:	4413      	add	r3, r2
 8004884:	005b      	lsls	r3, r3, #1
 8004886:	fa00 f203 	lsl.w	r2, r0, r3
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	430a      	orrs	r2, r1
 8004890:	631a      	str	r2, [r3, #48]	@ 0x30
 8004892:	e063      	b.n	800495c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	2b09      	cmp	r3, #9
 800489a:	d81e      	bhi.n	80048da <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	685a      	ldr	r2, [r3, #4]
 80048a6:	4613      	mov	r3, r2
 80048a8:	005b      	lsls	r3, r3, #1
 80048aa:	4413      	add	r3, r2
 80048ac:	005b      	lsls	r3, r3, #1
 80048ae:	3b1e      	subs	r3, #30
 80048b0:	221f      	movs	r2, #31
 80048b2:	fa02 f303 	lsl.w	r3, r2, r3
 80048b6:	43db      	mvns	r3, r3
 80048b8:	4019      	ands	r1, r3
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	6818      	ldr	r0, [r3, #0]
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	685a      	ldr	r2, [r3, #4]
 80048c2:	4613      	mov	r3, r2
 80048c4:	005b      	lsls	r3, r3, #1
 80048c6:	4413      	add	r3, r2
 80048c8:	005b      	lsls	r3, r3, #1
 80048ca:	3b1e      	subs	r3, #30
 80048cc:	fa00 f203 	lsl.w	r2, r0, r3
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	430a      	orrs	r2, r1
 80048d6:	635a      	str	r2, [r3, #52]	@ 0x34
 80048d8:	e040      	b.n	800495c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	685b      	ldr	r3, [r3, #4]
 80048de:	2b0e      	cmp	r3, #14
 80048e0:	d81e      	bhi.n	8004920 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	685a      	ldr	r2, [r3, #4]
 80048ec:	4613      	mov	r3, r2
 80048ee:	005b      	lsls	r3, r3, #1
 80048f0:	4413      	add	r3, r2
 80048f2:	005b      	lsls	r3, r3, #1
 80048f4:	3b3c      	subs	r3, #60	@ 0x3c
 80048f6:	221f      	movs	r2, #31
 80048f8:	fa02 f303 	lsl.w	r3, r2, r3
 80048fc:	43db      	mvns	r3, r3
 80048fe:	4019      	ands	r1, r3
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	6818      	ldr	r0, [r3, #0]
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	685a      	ldr	r2, [r3, #4]
 8004908:	4613      	mov	r3, r2
 800490a:	005b      	lsls	r3, r3, #1
 800490c:	4413      	add	r3, r2
 800490e:	005b      	lsls	r3, r3, #1
 8004910:	3b3c      	subs	r3, #60	@ 0x3c
 8004912:	fa00 f203 	lsl.w	r2, r0, r3
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	430a      	orrs	r2, r1
 800491c:	639a      	str	r2, [r3, #56]	@ 0x38
 800491e:	e01d      	b.n	800495c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	685a      	ldr	r2, [r3, #4]
 800492a:	4613      	mov	r3, r2
 800492c:	005b      	lsls	r3, r3, #1
 800492e:	4413      	add	r3, r2
 8004930:	005b      	lsls	r3, r3, #1
 8004932:	3b5a      	subs	r3, #90	@ 0x5a
 8004934:	221f      	movs	r2, #31
 8004936:	fa02 f303 	lsl.w	r3, r2, r3
 800493a:	43db      	mvns	r3, r3
 800493c:	4019      	ands	r1, r3
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	6818      	ldr	r0, [r3, #0]
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	685a      	ldr	r2, [r3, #4]
 8004946:	4613      	mov	r3, r2
 8004948:	005b      	lsls	r3, r3, #1
 800494a:	4413      	add	r3, r2
 800494c:	005b      	lsls	r3, r3, #1
 800494e:	3b5a      	subs	r3, #90	@ 0x5a
 8004950:	fa00 f203 	lsl.w	r2, r0, r3
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	430a      	orrs	r2, r1
 800495a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	689b      	ldr	r3, [r3, #8]
 8004962:	f003 030c 	and.w	r3, r3, #12
 8004966:	2b00      	cmp	r3, #0
 8004968:	f040 80e5 	bne.w	8004b36 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	2b09      	cmp	r3, #9
 8004972:	d91c      	bls.n	80049ae <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	6999      	ldr	r1, [r3, #24]
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	681a      	ldr	r2, [r3, #0]
 800497e:	4613      	mov	r3, r2
 8004980:	005b      	lsls	r3, r3, #1
 8004982:	4413      	add	r3, r2
 8004984:	3b1e      	subs	r3, #30
 8004986:	2207      	movs	r2, #7
 8004988:	fa02 f303 	lsl.w	r3, r2, r3
 800498c:	43db      	mvns	r3, r3
 800498e:	4019      	ands	r1, r3
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	6898      	ldr	r0, [r3, #8]
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	681a      	ldr	r2, [r3, #0]
 8004998:	4613      	mov	r3, r2
 800499a:	005b      	lsls	r3, r3, #1
 800499c:	4413      	add	r3, r2
 800499e:	3b1e      	subs	r3, #30
 80049a0:	fa00 f203 	lsl.w	r2, r0, r3
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	430a      	orrs	r2, r1
 80049aa:	619a      	str	r2, [r3, #24]
 80049ac:	e019      	b.n	80049e2 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	6959      	ldr	r1, [r3, #20]
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	681a      	ldr	r2, [r3, #0]
 80049b8:	4613      	mov	r3, r2
 80049ba:	005b      	lsls	r3, r3, #1
 80049bc:	4413      	add	r3, r2
 80049be:	2207      	movs	r2, #7
 80049c0:	fa02 f303 	lsl.w	r3, r2, r3
 80049c4:	43db      	mvns	r3, r3
 80049c6:	4019      	ands	r1, r3
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	6898      	ldr	r0, [r3, #8]
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	681a      	ldr	r2, [r3, #0]
 80049d0:	4613      	mov	r3, r2
 80049d2:	005b      	lsls	r3, r3, #1
 80049d4:	4413      	add	r3, r2
 80049d6:	fa00 f203 	lsl.w	r2, r0, r3
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	430a      	orrs	r2, r1
 80049e0:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	695a      	ldr	r2, [r3, #20]
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	68db      	ldr	r3, [r3, #12]
 80049ec:	08db      	lsrs	r3, r3, #3
 80049ee:	f003 0303 	and.w	r3, r3, #3
 80049f2:	005b      	lsls	r3, r3, #1
 80049f4:	fa02 f303 	lsl.w	r3, r2, r3
 80049f8:	663b      	str	r3, [r7, #96]	@ 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	691b      	ldr	r3, [r3, #16]
 80049fe:	3b01      	subs	r3, #1
 8004a00:	2b03      	cmp	r3, #3
 8004a02:	d84f      	bhi.n	8004aa4 <HAL_ADC_ConfigChannel+0x28c>
 8004a04:	a201      	add	r2, pc, #4	@ (adr r2, 8004a0c <HAL_ADC_ConfigChannel+0x1f4>)
 8004a06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a0a:	bf00      	nop
 8004a0c:	08004a1d 	.word	0x08004a1d
 8004a10:	08004a3f 	.word	0x08004a3f
 8004a14:	08004a61 	.word	0x08004a61
 8004a18:	08004a83 	.word	0x08004a83
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004a22:	4b99      	ldr	r3, [pc, #612]	@ (8004c88 <HAL_ADC_ConfigChannel+0x470>)
 8004a24:	4013      	ands	r3, r2
 8004a26:	683a      	ldr	r2, [r7, #0]
 8004a28:	6812      	ldr	r2, [r2, #0]
 8004a2a:	0691      	lsls	r1, r2, #26
 8004a2c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004a2e:	430a      	orrs	r2, r1
 8004a30:	431a      	orrs	r2, r3
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8004a3a:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8004a3c:	e07b      	b.n	8004b36 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004a44:	4b90      	ldr	r3, [pc, #576]	@ (8004c88 <HAL_ADC_ConfigChannel+0x470>)
 8004a46:	4013      	ands	r3, r2
 8004a48:	683a      	ldr	r2, [r7, #0]
 8004a4a:	6812      	ldr	r2, [r2, #0]
 8004a4c:	0691      	lsls	r1, r2, #26
 8004a4e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004a50:	430a      	orrs	r2, r1
 8004a52:	431a      	orrs	r2, r3
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8004a5c:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8004a5e:	e06a      	b.n	8004b36 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8004a66:	4b88      	ldr	r3, [pc, #544]	@ (8004c88 <HAL_ADC_ConfigChannel+0x470>)
 8004a68:	4013      	ands	r3, r2
 8004a6a:	683a      	ldr	r2, [r7, #0]
 8004a6c:	6812      	ldr	r2, [r2, #0]
 8004a6e:	0691      	lsls	r1, r2, #26
 8004a70:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004a72:	430a      	orrs	r2, r1
 8004a74:	431a      	orrs	r2, r3
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8004a7e:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8004a80:	e059      	b.n	8004b36 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004a88:	4b7f      	ldr	r3, [pc, #508]	@ (8004c88 <HAL_ADC_ConfigChannel+0x470>)
 8004a8a:	4013      	ands	r3, r2
 8004a8c:	683a      	ldr	r2, [r7, #0]
 8004a8e:	6812      	ldr	r2, [r2, #0]
 8004a90:	0691      	lsls	r1, r2, #26
 8004a92:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004a94:	430a      	orrs	r2, r1
 8004a96:	431a      	orrs	r2, r3
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8004aa0:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8004aa2:	e048      	b.n	8004b36 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004aaa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	069b      	lsls	r3, r3, #26
 8004ab4:	429a      	cmp	r2, r3
 8004ab6:	d107      	bne.n	8004ac8 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8004ac6:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004ace:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	069b      	lsls	r3, r3, #26
 8004ad8:	429a      	cmp	r2, r3
 8004ada:	d107      	bne.n	8004aec <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8004aea:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004af2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	069b      	lsls	r3, r3, #26
 8004afc:	429a      	cmp	r2, r3
 8004afe:	d107      	bne.n	8004b10 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8004b0e:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b16:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	069b      	lsls	r3, r3, #26
 8004b20:	429a      	cmp	r2, r3
 8004b22:	d107      	bne.n	8004b34 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8004b32:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 8004b34:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	689b      	ldr	r3, [r3, #8]
 8004b3c:	f003 0303 	and.w	r3, r3, #3
 8004b40:	2b01      	cmp	r3, #1
 8004b42:	d108      	bne.n	8004b56 <HAL_ADC_ConfigChannel+0x33e>
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f003 0301 	and.w	r3, r3, #1
 8004b4e:	2b01      	cmp	r3, #1
 8004b50:	d101      	bne.n	8004b56 <HAL_ADC_ConfigChannel+0x33e>
 8004b52:	2301      	movs	r3, #1
 8004b54:	e000      	b.n	8004b58 <HAL_ADC_ConfigChannel+0x340>
 8004b56:	2300      	movs	r3, #0
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	f040 8131 	bne.w	8004dc0 <HAL_ADC_ConfigChannel+0x5a8>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	68db      	ldr	r3, [r3, #12]
 8004b62:	2b01      	cmp	r3, #1
 8004b64:	d00f      	beq.n	8004b86 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	2201      	movs	r2, #1
 8004b74:	fa02 f303 	lsl.w	r3, r2, r3
 8004b78:	43da      	mvns	r2, r3
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	400a      	ands	r2, r1
 8004b80:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 8004b84:	e049      	b.n	8004c1a <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	2201      	movs	r2, #1
 8004b94:	409a      	lsls	r2, r3
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	430a      	orrs	r2, r1
 8004b9c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	2b09      	cmp	r3, #9
 8004ba6:	d91c      	bls.n	8004be2 <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	6999      	ldr	r1, [r3, #24]
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	681a      	ldr	r2, [r3, #0]
 8004bb2:	4613      	mov	r3, r2
 8004bb4:	005b      	lsls	r3, r3, #1
 8004bb6:	4413      	add	r3, r2
 8004bb8:	3b1b      	subs	r3, #27
 8004bba:	2207      	movs	r2, #7
 8004bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8004bc0:	43db      	mvns	r3, r3
 8004bc2:	4019      	ands	r1, r3
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	6898      	ldr	r0, [r3, #8]
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	681a      	ldr	r2, [r3, #0]
 8004bcc:	4613      	mov	r3, r2
 8004bce:	005b      	lsls	r3, r3, #1
 8004bd0:	4413      	add	r3, r2
 8004bd2:	3b1b      	subs	r3, #27
 8004bd4:	fa00 f203 	lsl.w	r2, r0, r3
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	430a      	orrs	r2, r1
 8004bde:	619a      	str	r2, [r3, #24]
 8004be0:	e01b      	b.n	8004c1a <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	6959      	ldr	r1, [r3, #20]
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	1c5a      	adds	r2, r3, #1
 8004bee:	4613      	mov	r3, r2
 8004bf0:	005b      	lsls	r3, r3, #1
 8004bf2:	4413      	add	r3, r2
 8004bf4:	2207      	movs	r2, #7
 8004bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8004bfa:	43db      	mvns	r3, r3
 8004bfc:	4019      	ands	r1, r3
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	6898      	ldr	r0, [r3, #8]
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	1c5a      	adds	r2, r3, #1
 8004c08:	4613      	mov	r3, r2
 8004c0a:	005b      	lsls	r3, r3, #1
 8004c0c:	4413      	add	r3, r2
 8004c0e:	fa00 f203 	lsl.w	r2, r0, r3
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	430a      	orrs	r2, r1
 8004c18:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004c22:	d004      	beq.n	8004c2e <HAL_ADC_ConfigChannel+0x416>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a18      	ldr	r2, [pc, #96]	@ (8004c8c <HAL_ADC_ConfigChannel+0x474>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d101      	bne.n	8004c32 <HAL_ADC_ConfigChannel+0x41a>
 8004c2e:	4b18      	ldr	r3, [pc, #96]	@ (8004c90 <HAL_ADC_ConfigChannel+0x478>)
 8004c30:	e000      	b.n	8004c34 <HAL_ADC_ConfigChannel+0x41c>
 8004c32:	4b18      	ldr	r3, [pc, #96]	@ (8004c94 <HAL_ADC_ConfigChannel+0x47c>)
 8004c34:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	2b10      	cmp	r3, #16
 8004c3c:	d105      	bne.n	8004c4a <HAL_ADC_ConfigChannel+0x432>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8004c3e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004c40:	689b      	ldr	r3, [r3, #8]
 8004c42:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d015      	beq.n	8004c76 <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8004c4e:	2b11      	cmp	r3, #17
 8004c50:	d105      	bne.n	8004c5e <HAL_ADC_ConfigChannel+0x446>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8004c52:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004c54:	689b      	ldr	r3, [r3, #8]
 8004c56:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d00b      	beq.n	8004c76 <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8004c62:	2b12      	cmp	r3, #18
 8004c64:	f040 80ac 	bne.w	8004dc0 <HAL_ADC_ConfigChannel+0x5a8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8004c68:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004c6a:	689b      	ldr	r3, [r3, #8]
 8004c6c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	f040 80a5 	bne.w	8004dc0 <HAL_ADC_ConfigChannel+0x5a8>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004c7e:	d10b      	bne.n	8004c98 <HAL_ADC_ConfigChannel+0x480>
 8004c80:	4b02      	ldr	r3, [pc, #8]	@ (8004c8c <HAL_ADC_ConfigChannel+0x474>)
 8004c82:	60fb      	str	r3, [r7, #12]
 8004c84:	e023      	b.n	8004cce <HAL_ADC_ConfigChannel+0x4b6>
 8004c86:	bf00      	nop
 8004c88:	83fff000 	.word	0x83fff000
 8004c8c:	50000100 	.word	0x50000100
 8004c90:	50000300 	.word	0x50000300
 8004c94:	50000700 	.word	0x50000700
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a4e      	ldr	r2, [pc, #312]	@ (8004dd8 <HAL_ADC_ConfigChannel+0x5c0>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d103      	bne.n	8004caa <HAL_ADC_ConfigChannel+0x492>
 8004ca2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004ca6:	60fb      	str	r3, [r7, #12]
 8004ca8:	e011      	b.n	8004cce <HAL_ADC_ConfigChannel+0x4b6>
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	4a4b      	ldr	r2, [pc, #300]	@ (8004ddc <HAL_ADC_ConfigChannel+0x5c4>)
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d102      	bne.n	8004cba <HAL_ADC_ConfigChannel+0x4a2>
 8004cb4:	4b4a      	ldr	r3, [pc, #296]	@ (8004de0 <HAL_ADC_ConfigChannel+0x5c8>)
 8004cb6:	60fb      	str	r3, [r7, #12]
 8004cb8:	e009      	b.n	8004cce <HAL_ADC_ConfigChannel+0x4b6>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4a48      	ldr	r2, [pc, #288]	@ (8004de0 <HAL_ADC_ConfigChannel+0x5c8>)
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d102      	bne.n	8004cca <HAL_ADC_ConfigChannel+0x4b2>
 8004cc4:	4b45      	ldr	r3, [pc, #276]	@ (8004ddc <HAL_ADC_ConfigChannel+0x5c4>)
 8004cc6:	60fb      	str	r3, [r7, #12]
 8004cc8:	e001      	b.n	8004cce <HAL_ADC_ConfigChannel+0x4b6>
 8004cca:	2300      	movs	r3, #0
 8004ccc:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	f003 0303 	and.w	r3, r3, #3
 8004cd8:	2b01      	cmp	r3, #1
 8004cda:	d108      	bne.n	8004cee <HAL_ADC_ConfigChannel+0x4d6>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f003 0301 	and.w	r3, r3, #1
 8004ce6:	2b01      	cmp	r3, #1
 8004ce8:	d101      	bne.n	8004cee <HAL_ADC_ConfigChannel+0x4d6>
 8004cea:	2301      	movs	r3, #1
 8004cec:	e000      	b.n	8004cf0 <HAL_ADC_ConfigChannel+0x4d8>
 8004cee:	2300      	movs	r3, #0
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d150      	bne.n	8004d96 <HAL_ADC_ConfigChannel+0x57e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8004cf4:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d010      	beq.n	8004d1c <HAL_ADC_ConfigChannel+0x504>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	689b      	ldr	r3, [r3, #8]
 8004cfe:	f003 0303 	and.w	r3, r3, #3
 8004d02:	2b01      	cmp	r3, #1
 8004d04:	d107      	bne.n	8004d16 <HAL_ADC_ConfigChannel+0x4fe>
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f003 0301 	and.w	r3, r3, #1
 8004d0e:	2b01      	cmp	r3, #1
 8004d10:	d101      	bne.n	8004d16 <HAL_ADC_ConfigChannel+0x4fe>
 8004d12:	2301      	movs	r3, #1
 8004d14:	e000      	b.n	8004d18 <HAL_ADC_ConfigChannel+0x500>
 8004d16:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d13c      	bne.n	8004d96 <HAL_ADC_ConfigChannel+0x57e>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	2b10      	cmp	r3, #16
 8004d22:	d11d      	bne.n	8004d60 <HAL_ADC_ConfigChannel+0x548>
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004d2c:	d118      	bne.n	8004d60 <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8004d2e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004d30:	689b      	ldr	r3, [r3, #8]
 8004d32:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8004d36:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004d38:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004d3a:	4b2a      	ldr	r3, [pc, #168]	@ (8004de4 <HAL_ADC_ConfigChannel+0x5cc>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	4a2a      	ldr	r2, [pc, #168]	@ (8004de8 <HAL_ADC_ConfigChannel+0x5d0>)
 8004d40:	fba2 2303 	umull	r2, r3, r2, r3
 8004d44:	0c9a      	lsrs	r2, r3, #18
 8004d46:	4613      	mov	r3, r2
 8004d48:	009b      	lsls	r3, r3, #2
 8004d4a:	4413      	add	r3, r2
 8004d4c:	005b      	lsls	r3, r3, #1
 8004d4e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004d50:	e002      	b.n	8004d58 <HAL_ADC_ConfigChannel+0x540>
          {
            wait_loop_index--;
 8004d52:	68bb      	ldr	r3, [r7, #8]
 8004d54:	3b01      	subs	r3, #1
 8004d56:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004d58:	68bb      	ldr	r3, [r7, #8]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d1f9      	bne.n	8004d52 <HAL_ADC_ConfigChannel+0x53a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8004d5e:	e02e      	b.n	8004dbe <HAL_ADC_ConfigChannel+0x5a6>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	2b11      	cmp	r3, #17
 8004d66:	d10b      	bne.n	8004d80 <HAL_ADC_ConfigChannel+0x568>
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004d70:	d106      	bne.n	8004d80 <HAL_ADC_ConfigChannel+0x568>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8004d72:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004d74:	689b      	ldr	r3, [r3, #8]
 8004d76:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8004d7a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004d7c:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8004d7e:	e01e      	b.n	8004dbe <HAL_ADC_ConfigChannel+0x5a6>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	2b12      	cmp	r3, #18
 8004d86:	d11a      	bne.n	8004dbe <HAL_ADC_ConfigChannel+0x5a6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8004d88:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004d8a:	689b      	ldr	r3, [r3, #8]
 8004d8c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8004d90:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004d92:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8004d94:	e013      	b.n	8004dbe <HAL_ADC_ConfigChannel+0x5a6>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d9a:	f043 0220 	orr.w	r2, r3, #32
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 8004da2:	2301      	movs	r3, #1
 8004da4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8004da8:	e00a      	b.n	8004dc0 <HAL_ADC_ConfigChannel+0x5a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dae:	f043 0220 	orr.w	r2, r3, #32
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8004db6:	2301      	movs	r3, #1
 8004db8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8004dbc:	e000      	b.n	8004dc0 <HAL_ADC_ConfigChannel+0x5a8>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8004dbe:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8004dc8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8004dcc:	4618      	mov	r0, r3
 8004dce:	376c      	adds	r7, #108	@ 0x6c
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd6:	4770      	bx	lr
 8004dd8:	50000100 	.word	0x50000100
 8004ddc:	50000400 	.word	0x50000400
 8004de0:	50000500 	.word	0x50000500
 8004de4:	20000008 	.word	0x20000008
 8004de8:	431bde83 	.word	0x431bde83

08004dec <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b084      	sub	sp, #16
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004df4:	2300      	movs	r3, #0
 8004df6:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	689b      	ldr	r3, [r3, #8]
 8004dfe:	f003 0303 	and.w	r3, r3, #3
 8004e02:	2b01      	cmp	r3, #1
 8004e04:	d108      	bne.n	8004e18 <ADC_Enable+0x2c>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f003 0301 	and.w	r3, r3, #1
 8004e10:	2b01      	cmp	r3, #1
 8004e12:	d101      	bne.n	8004e18 <ADC_Enable+0x2c>
 8004e14:	2301      	movs	r3, #1
 8004e16:	e000      	b.n	8004e1a <ADC_Enable+0x2e>
 8004e18:	2300      	movs	r3, #0
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d143      	bne.n	8004ea6 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	689a      	ldr	r2, [r3, #8]
 8004e24:	4b22      	ldr	r3, [pc, #136]	@ (8004eb0 <ADC_Enable+0xc4>)
 8004e26:	4013      	ands	r3, r2
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d00d      	beq.n	8004e48 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e30:	f043 0210 	orr.w	r2, r3, #16
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e3c:	f043 0201 	orr.w	r2, r3, #1
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	645a      	str	r2, [r3, #68]	@ 0x44
      
      return HAL_ERROR;
 8004e44:	2301      	movs	r3, #1
 8004e46:	e02f      	b.n	8004ea8 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	689a      	ldr	r2, [r3, #8]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f042 0201 	orr.w	r2, r2, #1
 8004e56:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8004e58:	f7fe ffe6 	bl	8003e28 <HAL_GetTick>
 8004e5c:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004e5e:	e01b      	b.n	8004e98 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004e60:	f7fe ffe2 	bl	8003e28 <HAL_GetTick>
 8004e64:	4602      	mov	r2, r0
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	1ad3      	subs	r3, r2, r3
 8004e6a:	2b02      	cmp	r3, #2
 8004e6c:	d914      	bls.n	8004e98 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f003 0301 	and.w	r3, r3, #1
 8004e78:	2b01      	cmp	r3, #1
 8004e7a:	d00d      	beq.n	8004e98 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e80:	f043 0210 	orr.w	r2, r3, #16
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e8c:	f043 0201 	orr.w	r2, r3, #1
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8004e94:	2301      	movs	r3, #1
 8004e96:	e007      	b.n	8004ea8 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f003 0301 	and.w	r3, r3, #1
 8004ea2:	2b01      	cmp	r3, #1
 8004ea4:	d1dc      	bne.n	8004e60 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8004ea6:	2300      	movs	r3, #0
}
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	3710      	adds	r7, #16
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bd80      	pop	{r7, pc}
 8004eb0:	8000003f 	.word	0x8000003f

08004eb4 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b084      	sub	sp, #16
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	689b      	ldr	r3, [r3, #8]
 8004ec6:	f003 0303 	and.w	r3, r3, #3
 8004eca:	2b01      	cmp	r3, #1
 8004ecc:	d108      	bne.n	8004ee0 <ADC_Disable+0x2c>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f003 0301 	and.w	r3, r3, #1
 8004ed8:	2b01      	cmp	r3, #1
 8004eda:	d101      	bne.n	8004ee0 <ADC_Disable+0x2c>
 8004edc:	2301      	movs	r3, #1
 8004ede:	e000      	b.n	8004ee2 <ADC_Disable+0x2e>
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d047      	beq.n	8004f76 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	689b      	ldr	r3, [r3, #8]
 8004eec:	f003 030d 	and.w	r3, r3, #13
 8004ef0:	2b01      	cmp	r3, #1
 8004ef2:	d10f      	bne.n	8004f14 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	689a      	ldr	r2, [r3, #8]
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f042 0202 	orr.w	r2, r2, #2
 8004f02:	609a      	str	r2, [r3, #8]
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	2203      	movs	r2, #3
 8004f0a:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8004f0c:	f7fe ff8c 	bl	8003e28 <HAL_GetTick>
 8004f10:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8004f12:	e029      	b.n	8004f68 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f18:	f043 0210 	orr.w	r2, r3, #16
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f24:	f043 0201 	orr.w	r2, r3, #1
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 8004f2c:	2301      	movs	r3, #1
 8004f2e:	e023      	b.n	8004f78 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004f30:	f7fe ff7a 	bl	8003e28 <HAL_GetTick>
 8004f34:	4602      	mov	r2, r0
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	1ad3      	subs	r3, r2, r3
 8004f3a:	2b02      	cmp	r3, #2
 8004f3c:	d914      	bls.n	8004f68 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	689b      	ldr	r3, [r3, #8]
 8004f44:	f003 0301 	and.w	r3, r3, #1
 8004f48:	2b01      	cmp	r3, #1
 8004f4a:	d10d      	bne.n	8004f68 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f50:	f043 0210 	orr.w	r2, r3, #16
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f5c:	f043 0201 	orr.w	r2, r3, #1
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8004f64:	2301      	movs	r3, #1
 8004f66:	e007      	b.n	8004f78 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	689b      	ldr	r3, [r3, #8]
 8004f6e:	f003 0301 	and.w	r3, r3, #1
 8004f72:	2b01      	cmp	r3, #1
 8004f74:	d0dc      	beq.n	8004f30 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8004f76:	2300      	movs	r3, #0
}
 8004f78:	4618      	mov	r0, r3
 8004f7a:	3710      	adds	r7, #16
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	bd80      	pop	{r7, pc}

08004f80 <ADC_ConversionStop>:
  *            @arg ADC_INJECTED_GROUP: ADC injected conversion type.
  *            @arg ADC_REGULAR_INJECTED_GROUP: ADC regular and injected conversion type.
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc, uint32_t ConversionGroup)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b086      	sub	sp, #24
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
 8004f88:	6039      	str	r1, [r7, #0]
  uint32_t tmp_ADC_CR_ADSTART_JADSTART = 0U;
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8004f8e:	2300      	movs	r3, #0
 8004f90:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8004f92:	2300      	movs	r3, #0
 8004f94:	613b      	str	r3, [r7, #16]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));
    
  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	689b      	ldr	r3, [r3, #8]
 8004f9c:	f003 030c 	and.w	r3, r3, #12
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	f000 809b 	beq.w	80050dc <ADC_ConversionStop+0x15c>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1U, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	68db      	ldr	r3, [r3, #12]
 8004fac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fb0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004fb4:	d12a      	bne.n	800500c <ADC_ConversionStop+0x8c>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	7e5b      	ldrb	r3, [r3, #25]
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8004fba:	2b01      	cmp	r3, #1
 8004fbc:	d126      	bne.n	800500c <ADC_ConversionStop+0x8c>
         (hadc->Init.LowPowerAutoWait==ENABLE)                   )
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	7e1b      	ldrb	r3, [r3, #24]
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8004fc2:	2b01      	cmp	r3, #1
 8004fc4:	d122      	bne.n	800500c <ADC_ConversionStop+0x8c>
    {
      /* Use stop of regular group */
      ConversionGroup = ADC_REGULAR_GROUP;
 8004fc6:	230c      	movs	r3, #12
 8004fc8:	603b      	str	r3, [r7, #0]
      
      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8004fca:	e014      	b.n	8004ff6 <ADC_ConversionStop+0x76>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 8004fcc:	693b      	ldr	r3, [r7, #16]
 8004fce:	4a46      	ldr	r2, [pc, #280]	@ (80050e8 <ADC_ConversionStop+0x168>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d90d      	bls.n	8004ff0 <ADC_ConversionStop+0x70>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fd8:	f043 0210 	orr.w	r2, r3, #16
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fe4:	f043 0201 	orr.w	r2, r3, #1
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	645a      	str	r2, [r3, #68]	@ 0x44
          
          return HAL_ERROR;
 8004fec:	2301      	movs	r3, #1
 8004fee:	e076      	b.n	80050de <ADC_ConversionStop+0x15e>
        }
        Conversion_Timeout_CPU_cycles ++;
 8004ff0:	693b      	ldr	r3, [r7, #16]
 8004ff2:	3301      	adds	r3, #1
 8004ff4:	613b      	str	r3, [r7, #16]
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005000:	2b40      	cmp	r3, #64	@ 0x40
 8005002:	d1e3      	bne.n	8004fcc <ADC_ConversionStop+0x4c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	2240      	movs	r2, #64	@ 0x40
 800500a:	601a      	str	r2, [r3, #0]
    }
    
    /* Stop potential conversion on going on regular group */
    if (ConversionGroup != ADC_INJECTED_GROUP)
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	2b60      	cmp	r3, #96	@ 0x60
 8005010:	d015      	beq.n	800503e <ADC_ConversionStop+0xbe>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	689b      	ldr	r3, [r3, #8]
 8005018:	f003 0304 	and.w	r3, r3, #4
 800501c:	2b04      	cmp	r3, #4
 800501e:	d10e      	bne.n	800503e <ADC_ConversionStop+0xbe>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	689b      	ldr	r3, [r3, #8]
 8005026:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 800502a:	2b00      	cmp	r3, #0
 800502c:	d107      	bne.n	800503e <ADC_ConversionStop+0xbe>
      {
        /* Stop conversions on regular group */
        hadc->Instance->CR |= ADC_CR_ADSTP;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	689a      	ldr	r2, [r3, #8]
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f042 0210 	orr.w	r2, r2, #16
 800503c:	609a      	str	r2, [r3, #8]
      }
    }

    /* Stop potential conversion on going on injected group */
    if (ConversionGroup != ADC_REGULAR_GROUP)
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	2b0c      	cmp	r3, #12
 8005042:	d015      	beq.n	8005070 <ADC_ConversionStop+0xf0>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	689b      	ldr	r3, [r3, #8]
 800504a:	f003 0308 	and.w	r3, r3, #8
 800504e:	2b08      	cmp	r3, #8
 8005050:	d10e      	bne.n	8005070 <ADC_ConversionStop+0xf0>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 800505c:	2b00      	cmp	r3, #0
 800505e:	d107      	bne.n	8005070 <ADC_ConversionStop+0xf0>
      {
        /* Stop conversions on injected group */
        hadc->Instance->CR |= ADC_CR_JADSTP;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	689a      	ldr	r2, [r3, #8]
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f042 0220 	orr.w	r2, r2, #32
 800506e:	609a      	str	r2, [r3, #8]
      }
    }

    /* Selection of start and stop bits in function of regular or injected group */
    switch(ConversionGroup)
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	2b60      	cmp	r3, #96	@ 0x60
 8005074:	d005      	beq.n	8005082 <ADC_ConversionStop+0x102>
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	2b6c      	cmp	r3, #108	@ 0x6c
 800507a:	d105      	bne.n	8005088 <ADC_ConversionStop+0x108>
    {
    case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800507c:	230c      	movs	r3, #12
 800507e:	617b      	str	r3, [r7, #20]
        break;
 8005080:	e005      	b.n	800508e <ADC_ConversionStop+0x10e>
    case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8005082:	2308      	movs	r3, #8
 8005084:	617b      	str	r3, [r7, #20]
        break;
 8005086:	e002      	b.n	800508e <ADC_ConversionStop+0x10e>
    /* Case ADC_REGULAR_GROUP */
    default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8005088:	2304      	movs	r3, #4
 800508a:	617b      	str	r3, [r7, #20]
        break;
 800508c:	bf00      	nop
    }
    
    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800508e:	f7fe fecb 	bl	8003e28 <HAL_GetTick>
 8005092:	60f8      	str	r0, [r7, #12]
      
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8005094:	e01b      	b.n	80050ce <ADC_ConversionStop+0x14e>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8005096:	f7fe fec7 	bl	8003e28 <HAL_GetTick>
 800509a:	4602      	mov	r2, r0
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	1ad3      	subs	r3, r2, r3
 80050a0:	2b0b      	cmp	r3, #11
 80050a2:	d914      	bls.n	80050ce <ADC_ConversionStop+0x14e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	689a      	ldr	r2, [r3, #8]
 80050aa:	697b      	ldr	r3, [r7, #20]
 80050ac:	4013      	ands	r3, r2
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d00d      	beq.n	80050ce <ADC_ConversionStop+0x14e>
        {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050b6:	f043 0210 	orr.w	r2, r3, #16
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050c2:	f043 0201 	orr.w	r2, r3, #1
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	645a      	str	r2, [r3, #68]	@ 0x44
        
        return HAL_ERROR;
 80050ca:	2301      	movs	r3, #1
 80050cc:	e007      	b.n	80050de <ADC_ConversionStop+0x15e>
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	689a      	ldr	r2, [r3, #8]
 80050d4:	697b      	ldr	r3, [r7, #20]
 80050d6:	4013      	ands	r3, r2
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d1dc      	bne.n	8005096 <ADC_ConversionStop+0x116>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80050dc:	2300      	movs	r3, #0
}
 80050de:	4618      	mov	r0, r3
 80050e0:	3718      	adds	r7, #24
 80050e2:	46bd      	mov	sp, r7
 80050e4:	bd80      	pop	{r7, pc}
 80050e6:	bf00      	nop
 80050e8:	000993ff 	.word	0x000993ff

080050ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80050ec:	b480      	push	{r7}
 80050ee:	b085      	sub	sp, #20
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	f003 0307 	and.w	r3, r3, #7
 80050fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80050fc:	4b0c      	ldr	r3, [pc, #48]	@ (8005130 <__NVIC_SetPriorityGrouping+0x44>)
 80050fe:	68db      	ldr	r3, [r3, #12]
 8005100:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005102:	68ba      	ldr	r2, [r7, #8]
 8005104:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005108:	4013      	ands	r3, r2
 800510a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005110:	68bb      	ldr	r3, [r7, #8]
 8005112:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005114:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005118:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800511c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800511e:	4a04      	ldr	r2, [pc, #16]	@ (8005130 <__NVIC_SetPriorityGrouping+0x44>)
 8005120:	68bb      	ldr	r3, [r7, #8]
 8005122:	60d3      	str	r3, [r2, #12]
}
 8005124:	bf00      	nop
 8005126:	3714      	adds	r7, #20
 8005128:	46bd      	mov	sp, r7
 800512a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512e:	4770      	bx	lr
 8005130:	e000ed00 	.word	0xe000ed00

08005134 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005134:	b480      	push	{r7}
 8005136:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005138:	4b04      	ldr	r3, [pc, #16]	@ (800514c <__NVIC_GetPriorityGrouping+0x18>)
 800513a:	68db      	ldr	r3, [r3, #12]
 800513c:	0a1b      	lsrs	r3, r3, #8
 800513e:	f003 0307 	and.w	r3, r3, #7
}
 8005142:	4618      	mov	r0, r3
 8005144:	46bd      	mov	sp, r7
 8005146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514a:	4770      	bx	lr
 800514c:	e000ed00 	.word	0xe000ed00

08005150 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005150:	b480      	push	{r7}
 8005152:	b083      	sub	sp, #12
 8005154:	af00      	add	r7, sp, #0
 8005156:	4603      	mov	r3, r0
 8005158:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800515a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800515e:	2b00      	cmp	r3, #0
 8005160:	db0b      	blt.n	800517a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005162:	79fb      	ldrb	r3, [r7, #7]
 8005164:	f003 021f 	and.w	r2, r3, #31
 8005168:	4907      	ldr	r1, [pc, #28]	@ (8005188 <__NVIC_EnableIRQ+0x38>)
 800516a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800516e:	095b      	lsrs	r3, r3, #5
 8005170:	2001      	movs	r0, #1
 8005172:	fa00 f202 	lsl.w	r2, r0, r2
 8005176:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800517a:	bf00      	nop
 800517c:	370c      	adds	r7, #12
 800517e:	46bd      	mov	sp, r7
 8005180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005184:	4770      	bx	lr
 8005186:	bf00      	nop
 8005188:	e000e100 	.word	0xe000e100

0800518c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800518c:	b480      	push	{r7}
 800518e:	b083      	sub	sp, #12
 8005190:	af00      	add	r7, sp, #0
 8005192:	4603      	mov	r3, r0
 8005194:	6039      	str	r1, [r7, #0]
 8005196:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005198:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800519c:	2b00      	cmp	r3, #0
 800519e:	db0a      	blt.n	80051b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	b2da      	uxtb	r2, r3
 80051a4:	490c      	ldr	r1, [pc, #48]	@ (80051d8 <__NVIC_SetPriority+0x4c>)
 80051a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051aa:	0112      	lsls	r2, r2, #4
 80051ac:	b2d2      	uxtb	r2, r2
 80051ae:	440b      	add	r3, r1
 80051b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80051b4:	e00a      	b.n	80051cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	b2da      	uxtb	r2, r3
 80051ba:	4908      	ldr	r1, [pc, #32]	@ (80051dc <__NVIC_SetPriority+0x50>)
 80051bc:	79fb      	ldrb	r3, [r7, #7]
 80051be:	f003 030f 	and.w	r3, r3, #15
 80051c2:	3b04      	subs	r3, #4
 80051c4:	0112      	lsls	r2, r2, #4
 80051c6:	b2d2      	uxtb	r2, r2
 80051c8:	440b      	add	r3, r1
 80051ca:	761a      	strb	r2, [r3, #24]
}
 80051cc:	bf00      	nop
 80051ce:	370c      	adds	r7, #12
 80051d0:	46bd      	mov	sp, r7
 80051d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d6:	4770      	bx	lr
 80051d8:	e000e100 	.word	0xe000e100
 80051dc:	e000ed00 	.word	0xe000ed00

080051e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80051e0:	b480      	push	{r7}
 80051e2:	b089      	sub	sp, #36	@ 0x24
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	60f8      	str	r0, [r7, #12]
 80051e8:	60b9      	str	r1, [r7, #8]
 80051ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	f003 0307 	and.w	r3, r3, #7
 80051f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80051f4:	69fb      	ldr	r3, [r7, #28]
 80051f6:	f1c3 0307 	rsb	r3, r3, #7
 80051fa:	2b04      	cmp	r3, #4
 80051fc:	bf28      	it	cs
 80051fe:	2304      	movcs	r3, #4
 8005200:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005202:	69fb      	ldr	r3, [r7, #28]
 8005204:	3304      	adds	r3, #4
 8005206:	2b06      	cmp	r3, #6
 8005208:	d902      	bls.n	8005210 <NVIC_EncodePriority+0x30>
 800520a:	69fb      	ldr	r3, [r7, #28]
 800520c:	3b03      	subs	r3, #3
 800520e:	e000      	b.n	8005212 <NVIC_EncodePriority+0x32>
 8005210:	2300      	movs	r3, #0
 8005212:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005214:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005218:	69bb      	ldr	r3, [r7, #24]
 800521a:	fa02 f303 	lsl.w	r3, r2, r3
 800521e:	43da      	mvns	r2, r3
 8005220:	68bb      	ldr	r3, [r7, #8]
 8005222:	401a      	ands	r2, r3
 8005224:	697b      	ldr	r3, [r7, #20]
 8005226:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005228:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	fa01 f303 	lsl.w	r3, r1, r3
 8005232:	43d9      	mvns	r1, r3
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005238:	4313      	orrs	r3, r2
         );
}
 800523a:	4618      	mov	r0, r3
 800523c:	3724      	adds	r7, #36	@ 0x24
 800523e:	46bd      	mov	sp, r7
 8005240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005244:	4770      	bx	lr

08005246 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005246:	b580      	push	{r7, lr}
 8005248:	b082      	sub	sp, #8
 800524a:	af00      	add	r7, sp, #0
 800524c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800524e:	6878      	ldr	r0, [r7, #4]
 8005250:	f7ff ff4c 	bl	80050ec <__NVIC_SetPriorityGrouping>
}
 8005254:	bf00      	nop
 8005256:	3708      	adds	r7, #8
 8005258:	46bd      	mov	sp, r7
 800525a:	bd80      	pop	{r7, pc}

0800525c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800525c:	b580      	push	{r7, lr}
 800525e:	b086      	sub	sp, #24
 8005260:	af00      	add	r7, sp, #0
 8005262:	4603      	mov	r3, r0
 8005264:	60b9      	str	r1, [r7, #8]
 8005266:	607a      	str	r2, [r7, #4]
 8005268:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800526a:	2300      	movs	r3, #0
 800526c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800526e:	f7ff ff61 	bl	8005134 <__NVIC_GetPriorityGrouping>
 8005272:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005274:	687a      	ldr	r2, [r7, #4]
 8005276:	68b9      	ldr	r1, [r7, #8]
 8005278:	6978      	ldr	r0, [r7, #20]
 800527a:	f7ff ffb1 	bl	80051e0 <NVIC_EncodePriority>
 800527e:	4602      	mov	r2, r0
 8005280:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005284:	4611      	mov	r1, r2
 8005286:	4618      	mov	r0, r3
 8005288:	f7ff ff80 	bl	800518c <__NVIC_SetPriority>
}
 800528c:	bf00      	nop
 800528e:	3718      	adds	r7, #24
 8005290:	46bd      	mov	sp, r7
 8005292:	bd80      	pop	{r7, pc}

08005294 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b082      	sub	sp, #8
 8005298:	af00      	add	r7, sp, #0
 800529a:	4603      	mov	r3, r0
 800529c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800529e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052a2:	4618      	mov	r0, r3
 80052a4:	f7ff ff54 	bl	8005150 <__NVIC_EnableIRQ>
}
 80052a8:	bf00      	nop
 80052aa:	3708      	adds	r7, #8
 80052ac:	46bd      	mov	sp, r7
 80052ae:	bd80      	pop	{r7, pc}

080052b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80052b0:	b480      	push	{r7}
 80052b2:	b087      	sub	sp, #28
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
 80052b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80052ba:	2300      	movs	r3, #0
 80052bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80052be:	e160      	b.n	8005582 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	681a      	ldr	r2, [r3, #0]
 80052c4:	2101      	movs	r1, #1
 80052c6:	697b      	ldr	r3, [r7, #20]
 80052c8:	fa01 f303 	lsl.w	r3, r1, r3
 80052cc:	4013      	ands	r3, r2
 80052ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	f000 8152 	beq.w	800557c <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	685b      	ldr	r3, [r3, #4]
 80052dc:	f003 0303 	and.w	r3, r3, #3
 80052e0:	2b01      	cmp	r3, #1
 80052e2:	d005      	beq.n	80052f0 <HAL_GPIO_Init+0x40>
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	685b      	ldr	r3, [r3, #4]
 80052e8:	f003 0303 	and.w	r3, r3, #3
 80052ec:	2b02      	cmp	r3, #2
 80052ee:	d130      	bne.n	8005352 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	689b      	ldr	r3, [r3, #8]
 80052f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80052f6:	697b      	ldr	r3, [r7, #20]
 80052f8:	005b      	lsls	r3, r3, #1
 80052fa:	2203      	movs	r2, #3
 80052fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005300:	43db      	mvns	r3, r3
 8005302:	693a      	ldr	r2, [r7, #16]
 8005304:	4013      	ands	r3, r2
 8005306:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	68da      	ldr	r2, [r3, #12]
 800530c:	697b      	ldr	r3, [r7, #20]
 800530e:	005b      	lsls	r3, r3, #1
 8005310:	fa02 f303 	lsl.w	r3, r2, r3
 8005314:	693a      	ldr	r2, [r7, #16]
 8005316:	4313      	orrs	r3, r2
 8005318:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	693a      	ldr	r2, [r7, #16]
 800531e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	685b      	ldr	r3, [r3, #4]
 8005324:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005326:	2201      	movs	r2, #1
 8005328:	697b      	ldr	r3, [r7, #20]
 800532a:	fa02 f303 	lsl.w	r3, r2, r3
 800532e:	43db      	mvns	r3, r3
 8005330:	693a      	ldr	r2, [r7, #16]
 8005332:	4013      	ands	r3, r2
 8005334:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	685b      	ldr	r3, [r3, #4]
 800533a:	091b      	lsrs	r3, r3, #4
 800533c:	f003 0201 	and.w	r2, r3, #1
 8005340:	697b      	ldr	r3, [r7, #20]
 8005342:	fa02 f303 	lsl.w	r3, r2, r3
 8005346:	693a      	ldr	r2, [r7, #16]
 8005348:	4313      	orrs	r3, r2
 800534a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	693a      	ldr	r2, [r7, #16]
 8005350:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	685b      	ldr	r3, [r3, #4]
 8005356:	f003 0303 	and.w	r3, r3, #3
 800535a:	2b03      	cmp	r3, #3
 800535c:	d017      	beq.n	800538e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	68db      	ldr	r3, [r3, #12]
 8005362:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8005364:	697b      	ldr	r3, [r7, #20]
 8005366:	005b      	lsls	r3, r3, #1
 8005368:	2203      	movs	r2, #3
 800536a:	fa02 f303 	lsl.w	r3, r2, r3
 800536e:	43db      	mvns	r3, r3
 8005370:	693a      	ldr	r2, [r7, #16]
 8005372:	4013      	ands	r3, r2
 8005374:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	689a      	ldr	r2, [r3, #8]
 800537a:	697b      	ldr	r3, [r7, #20]
 800537c:	005b      	lsls	r3, r3, #1
 800537e:	fa02 f303 	lsl.w	r3, r2, r3
 8005382:	693a      	ldr	r2, [r7, #16]
 8005384:	4313      	orrs	r3, r2
 8005386:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	693a      	ldr	r2, [r7, #16]
 800538c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	685b      	ldr	r3, [r3, #4]
 8005392:	f003 0303 	and.w	r3, r3, #3
 8005396:	2b02      	cmp	r3, #2
 8005398:	d123      	bne.n	80053e2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800539a:	697b      	ldr	r3, [r7, #20]
 800539c:	08da      	lsrs	r2, r3, #3
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	3208      	adds	r2, #8
 80053a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80053a6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80053a8:	697b      	ldr	r3, [r7, #20]
 80053aa:	f003 0307 	and.w	r3, r3, #7
 80053ae:	009b      	lsls	r3, r3, #2
 80053b0:	220f      	movs	r2, #15
 80053b2:	fa02 f303 	lsl.w	r3, r2, r3
 80053b6:	43db      	mvns	r3, r3
 80053b8:	693a      	ldr	r2, [r7, #16]
 80053ba:	4013      	ands	r3, r2
 80053bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	691a      	ldr	r2, [r3, #16]
 80053c2:	697b      	ldr	r3, [r7, #20]
 80053c4:	f003 0307 	and.w	r3, r3, #7
 80053c8:	009b      	lsls	r3, r3, #2
 80053ca:	fa02 f303 	lsl.w	r3, r2, r3
 80053ce:	693a      	ldr	r2, [r7, #16]
 80053d0:	4313      	orrs	r3, r2
 80053d2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80053d4:	697b      	ldr	r3, [r7, #20]
 80053d6:	08da      	lsrs	r2, r3, #3
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	3208      	adds	r2, #8
 80053dc:	6939      	ldr	r1, [r7, #16]
 80053de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80053e8:	697b      	ldr	r3, [r7, #20]
 80053ea:	005b      	lsls	r3, r3, #1
 80053ec:	2203      	movs	r2, #3
 80053ee:	fa02 f303 	lsl.w	r3, r2, r3
 80053f2:	43db      	mvns	r3, r3
 80053f4:	693a      	ldr	r2, [r7, #16]
 80053f6:	4013      	ands	r3, r2
 80053f8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	f003 0203 	and.w	r2, r3, #3
 8005402:	697b      	ldr	r3, [r7, #20]
 8005404:	005b      	lsls	r3, r3, #1
 8005406:	fa02 f303 	lsl.w	r3, r2, r3
 800540a:	693a      	ldr	r2, [r7, #16]
 800540c:	4313      	orrs	r3, r2
 800540e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	693a      	ldr	r2, [r7, #16]
 8005414:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800541e:	2b00      	cmp	r3, #0
 8005420:	f000 80ac 	beq.w	800557c <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005424:	4b5e      	ldr	r3, [pc, #376]	@ (80055a0 <HAL_GPIO_Init+0x2f0>)
 8005426:	699b      	ldr	r3, [r3, #24]
 8005428:	4a5d      	ldr	r2, [pc, #372]	@ (80055a0 <HAL_GPIO_Init+0x2f0>)
 800542a:	f043 0301 	orr.w	r3, r3, #1
 800542e:	6193      	str	r3, [r2, #24]
 8005430:	4b5b      	ldr	r3, [pc, #364]	@ (80055a0 <HAL_GPIO_Init+0x2f0>)
 8005432:	699b      	ldr	r3, [r3, #24]
 8005434:	f003 0301 	and.w	r3, r3, #1
 8005438:	60bb      	str	r3, [r7, #8]
 800543a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800543c:	4a59      	ldr	r2, [pc, #356]	@ (80055a4 <HAL_GPIO_Init+0x2f4>)
 800543e:	697b      	ldr	r3, [r7, #20]
 8005440:	089b      	lsrs	r3, r3, #2
 8005442:	3302      	adds	r3, #2
 8005444:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005448:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	f003 0303 	and.w	r3, r3, #3
 8005450:	009b      	lsls	r3, r3, #2
 8005452:	220f      	movs	r2, #15
 8005454:	fa02 f303 	lsl.w	r3, r2, r3
 8005458:	43db      	mvns	r3, r3
 800545a:	693a      	ldr	r2, [r7, #16]
 800545c:	4013      	ands	r3, r2
 800545e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005466:	d025      	beq.n	80054b4 <HAL_GPIO_Init+0x204>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	4a4f      	ldr	r2, [pc, #316]	@ (80055a8 <HAL_GPIO_Init+0x2f8>)
 800546c:	4293      	cmp	r3, r2
 800546e:	d01f      	beq.n	80054b0 <HAL_GPIO_Init+0x200>
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	4a4e      	ldr	r2, [pc, #312]	@ (80055ac <HAL_GPIO_Init+0x2fc>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d019      	beq.n	80054ac <HAL_GPIO_Init+0x1fc>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	4a4d      	ldr	r2, [pc, #308]	@ (80055b0 <HAL_GPIO_Init+0x300>)
 800547c:	4293      	cmp	r3, r2
 800547e:	d013      	beq.n	80054a8 <HAL_GPIO_Init+0x1f8>
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	4a4c      	ldr	r2, [pc, #304]	@ (80055b4 <HAL_GPIO_Init+0x304>)
 8005484:	4293      	cmp	r3, r2
 8005486:	d00d      	beq.n	80054a4 <HAL_GPIO_Init+0x1f4>
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	4a4b      	ldr	r2, [pc, #300]	@ (80055b8 <HAL_GPIO_Init+0x308>)
 800548c:	4293      	cmp	r3, r2
 800548e:	d007      	beq.n	80054a0 <HAL_GPIO_Init+0x1f0>
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	4a4a      	ldr	r2, [pc, #296]	@ (80055bc <HAL_GPIO_Init+0x30c>)
 8005494:	4293      	cmp	r3, r2
 8005496:	d101      	bne.n	800549c <HAL_GPIO_Init+0x1ec>
 8005498:	2306      	movs	r3, #6
 800549a:	e00c      	b.n	80054b6 <HAL_GPIO_Init+0x206>
 800549c:	2307      	movs	r3, #7
 800549e:	e00a      	b.n	80054b6 <HAL_GPIO_Init+0x206>
 80054a0:	2305      	movs	r3, #5
 80054a2:	e008      	b.n	80054b6 <HAL_GPIO_Init+0x206>
 80054a4:	2304      	movs	r3, #4
 80054a6:	e006      	b.n	80054b6 <HAL_GPIO_Init+0x206>
 80054a8:	2303      	movs	r3, #3
 80054aa:	e004      	b.n	80054b6 <HAL_GPIO_Init+0x206>
 80054ac:	2302      	movs	r3, #2
 80054ae:	e002      	b.n	80054b6 <HAL_GPIO_Init+0x206>
 80054b0:	2301      	movs	r3, #1
 80054b2:	e000      	b.n	80054b6 <HAL_GPIO_Init+0x206>
 80054b4:	2300      	movs	r3, #0
 80054b6:	697a      	ldr	r2, [r7, #20]
 80054b8:	f002 0203 	and.w	r2, r2, #3
 80054bc:	0092      	lsls	r2, r2, #2
 80054be:	4093      	lsls	r3, r2
 80054c0:	693a      	ldr	r2, [r7, #16]
 80054c2:	4313      	orrs	r3, r2
 80054c4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80054c6:	4937      	ldr	r1, [pc, #220]	@ (80055a4 <HAL_GPIO_Init+0x2f4>)
 80054c8:	697b      	ldr	r3, [r7, #20]
 80054ca:	089b      	lsrs	r3, r3, #2
 80054cc:	3302      	adds	r3, #2
 80054ce:	693a      	ldr	r2, [r7, #16]
 80054d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80054d4:	4b3a      	ldr	r3, [pc, #232]	@ (80055c0 <HAL_GPIO_Init+0x310>)
 80054d6:	689b      	ldr	r3, [r3, #8]
 80054d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	43db      	mvns	r3, r3
 80054de:	693a      	ldr	r2, [r7, #16]
 80054e0:	4013      	ands	r3, r2
 80054e2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	685b      	ldr	r3, [r3, #4]
 80054e8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d003      	beq.n	80054f8 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 80054f0:	693a      	ldr	r2, [r7, #16]
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	4313      	orrs	r3, r2
 80054f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80054f8:	4a31      	ldr	r2, [pc, #196]	@ (80055c0 <HAL_GPIO_Init+0x310>)
 80054fa:	693b      	ldr	r3, [r7, #16]
 80054fc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80054fe:	4b30      	ldr	r3, [pc, #192]	@ (80055c0 <HAL_GPIO_Init+0x310>)
 8005500:	68db      	ldr	r3, [r3, #12]
 8005502:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	43db      	mvns	r3, r3
 8005508:	693a      	ldr	r2, [r7, #16]
 800550a:	4013      	ands	r3, r2
 800550c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	685b      	ldr	r3, [r3, #4]
 8005512:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005516:	2b00      	cmp	r3, #0
 8005518:	d003      	beq.n	8005522 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 800551a:	693a      	ldr	r2, [r7, #16]
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	4313      	orrs	r3, r2
 8005520:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8005522:	4a27      	ldr	r2, [pc, #156]	@ (80055c0 <HAL_GPIO_Init+0x310>)
 8005524:	693b      	ldr	r3, [r7, #16]
 8005526:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005528:	4b25      	ldr	r3, [pc, #148]	@ (80055c0 <HAL_GPIO_Init+0x310>)
 800552a:	685b      	ldr	r3, [r3, #4]
 800552c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	43db      	mvns	r3, r3
 8005532:	693a      	ldr	r2, [r7, #16]
 8005534:	4013      	ands	r3, r2
 8005536:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005540:	2b00      	cmp	r3, #0
 8005542:	d003      	beq.n	800554c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8005544:	693a      	ldr	r2, [r7, #16]
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	4313      	orrs	r3, r2
 800554a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800554c:	4a1c      	ldr	r2, [pc, #112]	@ (80055c0 <HAL_GPIO_Init+0x310>)
 800554e:	693b      	ldr	r3, [r7, #16]
 8005550:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005552:	4b1b      	ldr	r3, [pc, #108]	@ (80055c0 <HAL_GPIO_Init+0x310>)
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	43db      	mvns	r3, r3
 800555c:	693a      	ldr	r2, [r7, #16]
 800555e:	4013      	ands	r3, r2
 8005560:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	685b      	ldr	r3, [r3, #4]
 8005566:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800556a:	2b00      	cmp	r3, #0
 800556c:	d003      	beq.n	8005576 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 800556e:	693a      	ldr	r2, [r7, #16]
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	4313      	orrs	r3, r2
 8005574:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8005576:	4a12      	ldr	r2, [pc, #72]	@ (80055c0 <HAL_GPIO_Init+0x310>)
 8005578:	693b      	ldr	r3, [r7, #16]
 800557a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800557c:	697b      	ldr	r3, [r7, #20]
 800557e:	3301      	adds	r3, #1
 8005580:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	681a      	ldr	r2, [r3, #0]
 8005586:	697b      	ldr	r3, [r7, #20]
 8005588:	fa22 f303 	lsr.w	r3, r2, r3
 800558c:	2b00      	cmp	r3, #0
 800558e:	f47f ae97 	bne.w	80052c0 <HAL_GPIO_Init+0x10>
  }
}
 8005592:	bf00      	nop
 8005594:	bf00      	nop
 8005596:	371c      	adds	r7, #28
 8005598:	46bd      	mov	sp, r7
 800559a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559e:	4770      	bx	lr
 80055a0:	40021000 	.word	0x40021000
 80055a4:	40010000 	.word	0x40010000
 80055a8:	48000400 	.word	0x48000400
 80055ac:	48000800 	.word	0x48000800
 80055b0:	48000c00 	.word	0x48000c00
 80055b4:	48001000 	.word	0x48001000
 80055b8:	48001400 	.word	0x48001400
 80055bc:	48001800 	.word	0x48001800
 80055c0:	40010400 	.word	0x40010400

080055c4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80055c4:	b480      	push	{r7}
 80055c6:	b085      	sub	sp, #20
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
 80055cc:	460b      	mov	r3, r1
 80055ce:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	691a      	ldr	r2, [r3, #16]
 80055d4:	887b      	ldrh	r3, [r7, #2]
 80055d6:	4013      	ands	r3, r2
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d002      	beq.n	80055e2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80055dc:	2301      	movs	r3, #1
 80055de:	73fb      	strb	r3, [r7, #15]
 80055e0:	e001      	b.n	80055e6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80055e2:	2300      	movs	r3, #0
 80055e4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80055e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80055e8:	4618      	mov	r0, r3
 80055ea:	3714      	adds	r7, #20
 80055ec:	46bd      	mov	sp, r7
 80055ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f2:	4770      	bx	lr

080055f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80055f4:	b480      	push	{r7}
 80055f6:	b083      	sub	sp, #12
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
 80055fc:	460b      	mov	r3, r1
 80055fe:	807b      	strh	r3, [r7, #2]
 8005600:	4613      	mov	r3, r2
 8005602:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005604:	787b      	ldrb	r3, [r7, #1]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d003      	beq.n	8005612 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800560a:	887a      	ldrh	r2, [r7, #2]
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005610:	e002      	b.n	8005618 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005612:	887a      	ldrh	r2, [r7, #2]
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005618:	bf00      	nop
 800561a:	370c      	adds	r7, #12
 800561c:	46bd      	mov	sp, r7
 800561e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005622:	4770      	bx	lr

08005624 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005624:	b480      	push	{r7}
 8005626:	b085      	sub	sp, #20
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
 800562c:	460b      	mov	r3, r1
 800562e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	695b      	ldr	r3, [r3, #20]
 8005634:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005636:	887a      	ldrh	r2, [r7, #2]
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	4013      	ands	r3, r2
 800563c:	041a      	lsls	r2, r3, #16
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	43d9      	mvns	r1, r3
 8005642:	887b      	ldrh	r3, [r7, #2]
 8005644:	400b      	ands	r3, r1
 8005646:	431a      	orrs	r2, r3
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	619a      	str	r2, [r3, #24]
}
 800564c:	bf00      	nop
 800564e:	3714      	adds	r7, #20
 8005650:	46bd      	mov	sp, r7
 8005652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005656:	4770      	bx	lr

08005658 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005658:	b580      	push	{r7, lr}
 800565a:	b082      	sub	sp, #8
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d101      	bne.n	800566a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005666:	2301      	movs	r3, #1
 8005668:	e08d      	b.n	8005786 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005670:	b2db      	uxtb	r3, r3
 8005672:	2b00      	cmp	r3, #0
 8005674:	d106      	bne.n	8005684 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	2200      	movs	r2, #0
 800567a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800567e:	6878      	ldr	r0, [r7, #4]
 8005680:	f7fd fc88 	bl	8002f94 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2224      	movs	r2, #36	@ 0x24
 8005688:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	681a      	ldr	r2, [r3, #0]
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f022 0201 	bic.w	r2, r2, #1
 800569a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	685a      	ldr	r2, [r3, #4]
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80056a8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	689a      	ldr	r2, [r3, #8]
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80056b8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	68db      	ldr	r3, [r3, #12]
 80056be:	2b01      	cmp	r3, #1
 80056c0:	d107      	bne.n	80056d2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	689a      	ldr	r2, [r3, #8]
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80056ce:	609a      	str	r2, [r3, #8]
 80056d0:	e006      	b.n	80056e0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	689a      	ldr	r2, [r3, #8]
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80056de:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	68db      	ldr	r3, [r3, #12]
 80056e4:	2b02      	cmp	r3, #2
 80056e6:	d108      	bne.n	80056fa <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	685a      	ldr	r2, [r3, #4]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80056f6:	605a      	str	r2, [r3, #4]
 80056f8:	e007      	b.n	800570a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	685a      	ldr	r2, [r3, #4]
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005708:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	685b      	ldr	r3, [r3, #4]
 8005710:	687a      	ldr	r2, [r7, #4]
 8005712:	6812      	ldr	r2, [r2, #0]
 8005714:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005718:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800571c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	68da      	ldr	r2, [r3, #12]
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800572c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	691a      	ldr	r2, [r3, #16]
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	695b      	ldr	r3, [r3, #20]
 8005736:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	699b      	ldr	r3, [r3, #24]
 800573e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	430a      	orrs	r2, r1
 8005746:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	69d9      	ldr	r1, [r3, #28]
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6a1a      	ldr	r2, [r3, #32]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	430a      	orrs	r2, r1
 8005756:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	681a      	ldr	r2, [r3, #0]
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f042 0201 	orr.w	r2, r2, #1
 8005766:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2200      	movs	r2, #0
 800576c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2220      	movs	r2, #32
 8005772:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2200      	movs	r2, #0
 800577a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2200      	movs	r2, #0
 8005780:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005784:	2300      	movs	r3, #0
}
 8005786:	4618      	mov	r0, r3
 8005788:	3708      	adds	r7, #8
 800578a:	46bd      	mov	sp, r7
 800578c:	bd80      	pop	{r7, pc}
	...

08005790 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005790:	b580      	push	{r7, lr}
 8005792:	b088      	sub	sp, #32
 8005794:	af02      	add	r7, sp, #8
 8005796:	60f8      	str	r0, [r7, #12]
 8005798:	607a      	str	r2, [r7, #4]
 800579a:	461a      	mov	r2, r3
 800579c:	460b      	mov	r3, r1
 800579e:	817b      	strh	r3, [r7, #10]
 80057a0:	4613      	mov	r3, r2
 80057a2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80057aa:	b2db      	uxtb	r3, r3
 80057ac:	2b20      	cmp	r3, #32
 80057ae:	f040 80fd 	bne.w	80059ac <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80057b8:	2b01      	cmp	r3, #1
 80057ba:	d101      	bne.n	80057c0 <HAL_I2C_Master_Transmit+0x30>
 80057bc:	2302      	movs	r3, #2
 80057be:	e0f6      	b.n	80059ae <HAL_I2C_Master_Transmit+0x21e>
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	2201      	movs	r2, #1
 80057c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80057c8:	f7fe fb2e 	bl	8003e28 <HAL_GetTick>
 80057cc:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80057ce:	693b      	ldr	r3, [r7, #16]
 80057d0:	9300      	str	r3, [sp, #0]
 80057d2:	2319      	movs	r3, #25
 80057d4:	2201      	movs	r2, #1
 80057d6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80057da:	68f8      	ldr	r0, [r7, #12]
 80057dc:	f000 fce0 	bl	80061a0 <I2C_WaitOnFlagUntilTimeout>
 80057e0:	4603      	mov	r3, r0
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d001      	beq.n	80057ea <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80057e6:	2301      	movs	r3, #1
 80057e8:	e0e1      	b.n	80059ae <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	2221      	movs	r2, #33	@ 0x21
 80057ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	2210      	movs	r2, #16
 80057f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	2200      	movs	r2, #0
 80057fe:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	687a      	ldr	r2, [r7, #4]
 8005804:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	893a      	ldrh	r2, [r7, #8]
 800580a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	2200      	movs	r2, #0
 8005810:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005816:	b29b      	uxth	r3, r3
 8005818:	2bff      	cmp	r3, #255	@ 0xff
 800581a:	d906      	bls.n	800582a <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	22ff      	movs	r2, #255	@ 0xff
 8005820:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8005822:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005826:	617b      	str	r3, [r7, #20]
 8005828:	e007      	b.n	800583a <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800582e:	b29a      	uxth	r2, r3
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8005834:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005838:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800583e:	2b00      	cmp	r3, #0
 8005840:	d024      	beq.n	800588c <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005846:	781a      	ldrb	r2, [r3, #0]
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005852:	1c5a      	adds	r2, r3, #1
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800585c:	b29b      	uxth	r3, r3
 800585e:	3b01      	subs	r3, #1
 8005860:	b29a      	uxth	r2, r3
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800586a:	3b01      	subs	r3, #1
 800586c:	b29a      	uxth	r2, r3
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005876:	b2db      	uxtb	r3, r3
 8005878:	3301      	adds	r3, #1
 800587a:	b2da      	uxtb	r2, r3
 800587c:	8979      	ldrh	r1, [r7, #10]
 800587e:	4b4e      	ldr	r3, [pc, #312]	@ (80059b8 <HAL_I2C_Master_Transmit+0x228>)
 8005880:	9300      	str	r3, [sp, #0]
 8005882:	697b      	ldr	r3, [r7, #20]
 8005884:	68f8      	ldr	r0, [r7, #12]
 8005886:	f000 fedb 	bl	8006640 <I2C_TransferConfig>
 800588a:	e066      	b.n	800595a <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005890:	b2da      	uxtb	r2, r3
 8005892:	8979      	ldrh	r1, [r7, #10]
 8005894:	4b48      	ldr	r3, [pc, #288]	@ (80059b8 <HAL_I2C_Master_Transmit+0x228>)
 8005896:	9300      	str	r3, [sp, #0]
 8005898:	697b      	ldr	r3, [r7, #20]
 800589a:	68f8      	ldr	r0, [r7, #12]
 800589c:	f000 fed0 	bl	8006640 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80058a0:	e05b      	b.n	800595a <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80058a2:	693a      	ldr	r2, [r7, #16]
 80058a4:	6a39      	ldr	r1, [r7, #32]
 80058a6:	68f8      	ldr	r0, [r7, #12]
 80058a8:	f000 fcd3 	bl	8006252 <I2C_WaitOnTXISFlagUntilTimeout>
 80058ac:	4603      	mov	r3, r0
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d001      	beq.n	80058b6 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80058b2:	2301      	movs	r3, #1
 80058b4:	e07b      	b.n	80059ae <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058ba:	781a      	ldrb	r2, [r3, #0]
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058c6:	1c5a      	adds	r2, r3, #1
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058d0:	b29b      	uxth	r3, r3
 80058d2:	3b01      	subs	r3, #1
 80058d4:	b29a      	uxth	r2, r3
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80058de:	3b01      	subs	r3, #1
 80058e0:	b29a      	uxth	r2, r3
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058ea:	b29b      	uxth	r3, r3
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d034      	beq.n	800595a <HAL_I2C_Master_Transmit+0x1ca>
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d130      	bne.n	800595a <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80058f8:	693b      	ldr	r3, [r7, #16]
 80058fa:	9300      	str	r3, [sp, #0]
 80058fc:	6a3b      	ldr	r3, [r7, #32]
 80058fe:	2200      	movs	r2, #0
 8005900:	2180      	movs	r1, #128	@ 0x80
 8005902:	68f8      	ldr	r0, [r7, #12]
 8005904:	f000 fc4c 	bl	80061a0 <I2C_WaitOnFlagUntilTimeout>
 8005908:	4603      	mov	r3, r0
 800590a:	2b00      	cmp	r3, #0
 800590c:	d001      	beq.n	8005912 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800590e:	2301      	movs	r3, #1
 8005910:	e04d      	b.n	80059ae <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005916:	b29b      	uxth	r3, r3
 8005918:	2bff      	cmp	r3, #255	@ 0xff
 800591a:	d90e      	bls.n	800593a <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	22ff      	movs	r2, #255	@ 0xff
 8005920:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005926:	b2da      	uxtb	r2, r3
 8005928:	8979      	ldrh	r1, [r7, #10]
 800592a:	2300      	movs	r3, #0
 800592c:	9300      	str	r3, [sp, #0]
 800592e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005932:	68f8      	ldr	r0, [r7, #12]
 8005934:	f000 fe84 	bl	8006640 <I2C_TransferConfig>
 8005938:	e00f      	b.n	800595a <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800593e:	b29a      	uxth	r2, r3
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005948:	b2da      	uxtb	r2, r3
 800594a:	8979      	ldrh	r1, [r7, #10]
 800594c:	2300      	movs	r3, #0
 800594e:	9300      	str	r3, [sp, #0]
 8005950:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005954:	68f8      	ldr	r0, [r7, #12]
 8005956:	f000 fe73 	bl	8006640 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800595e:	b29b      	uxth	r3, r3
 8005960:	2b00      	cmp	r3, #0
 8005962:	d19e      	bne.n	80058a2 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005964:	693a      	ldr	r2, [r7, #16]
 8005966:	6a39      	ldr	r1, [r7, #32]
 8005968:	68f8      	ldr	r0, [r7, #12]
 800596a:	f000 fcb9 	bl	80062e0 <I2C_WaitOnSTOPFlagUntilTimeout>
 800596e:	4603      	mov	r3, r0
 8005970:	2b00      	cmp	r3, #0
 8005972:	d001      	beq.n	8005978 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8005974:	2301      	movs	r3, #1
 8005976:	e01a      	b.n	80059ae <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	2220      	movs	r2, #32
 800597e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	6859      	ldr	r1, [r3, #4]
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681a      	ldr	r2, [r3, #0]
 800598a:	4b0c      	ldr	r3, [pc, #48]	@ (80059bc <HAL_I2C_Master_Transmit+0x22c>)
 800598c:	400b      	ands	r3, r1
 800598e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	2220      	movs	r2, #32
 8005994:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	2200      	movs	r2, #0
 800599c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	2200      	movs	r2, #0
 80059a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80059a8:	2300      	movs	r3, #0
 80059aa:	e000      	b.n	80059ae <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80059ac:	2302      	movs	r3, #2
  }
}
 80059ae:	4618      	mov	r0, r3
 80059b0:	3718      	adds	r7, #24
 80059b2:	46bd      	mov	sp, r7
 80059b4:	bd80      	pop	{r7, pc}
 80059b6:	bf00      	nop
 80059b8:	80002000 	.word	0x80002000
 80059bc:	fe00e800 	.word	0xfe00e800

080059c0 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80059c0:	b580      	push	{r7, lr}
 80059c2:	b088      	sub	sp, #32
 80059c4:	af02      	add	r7, sp, #8
 80059c6:	60f8      	str	r0, [r7, #12]
 80059c8:	607a      	str	r2, [r7, #4]
 80059ca:	461a      	mov	r2, r3
 80059cc:	460b      	mov	r3, r1
 80059ce:	817b      	strh	r3, [r7, #10]
 80059d0:	4613      	mov	r3, r2
 80059d2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80059da:	b2db      	uxtb	r3, r3
 80059dc:	2b20      	cmp	r3, #32
 80059de:	f040 80db 	bne.w	8005b98 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80059e8:	2b01      	cmp	r3, #1
 80059ea:	d101      	bne.n	80059f0 <HAL_I2C_Master_Receive+0x30>
 80059ec:	2302      	movs	r3, #2
 80059ee:	e0d4      	b.n	8005b9a <HAL_I2C_Master_Receive+0x1da>
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	2201      	movs	r2, #1
 80059f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80059f8:	f7fe fa16 	bl	8003e28 <HAL_GetTick>
 80059fc:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80059fe:	697b      	ldr	r3, [r7, #20]
 8005a00:	9300      	str	r3, [sp, #0]
 8005a02:	2319      	movs	r3, #25
 8005a04:	2201      	movs	r2, #1
 8005a06:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005a0a:	68f8      	ldr	r0, [r7, #12]
 8005a0c:	f000 fbc8 	bl	80061a0 <I2C_WaitOnFlagUntilTimeout>
 8005a10:	4603      	mov	r3, r0
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d001      	beq.n	8005a1a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8005a16:	2301      	movs	r3, #1
 8005a18:	e0bf      	b.n	8005b9a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	2222      	movs	r2, #34	@ 0x22
 8005a1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	2210      	movs	r2, #16
 8005a26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	687a      	ldr	r2, [r7, #4]
 8005a34:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	893a      	ldrh	r2, [r7, #8]
 8005a3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	2200      	movs	r2, #0
 8005a40:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a46:	b29b      	uxth	r3, r3
 8005a48:	2bff      	cmp	r3, #255	@ 0xff
 8005a4a:	d90e      	bls.n	8005a6a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	2201      	movs	r2, #1
 8005a50:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a56:	b2da      	uxtb	r2, r3
 8005a58:	8979      	ldrh	r1, [r7, #10]
 8005a5a:	4b52      	ldr	r3, [pc, #328]	@ (8005ba4 <HAL_I2C_Master_Receive+0x1e4>)
 8005a5c:	9300      	str	r3, [sp, #0]
 8005a5e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005a62:	68f8      	ldr	r0, [r7, #12]
 8005a64:	f000 fdec 	bl	8006640 <I2C_TransferConfig>
 8005a68:	e06d      	b.n	8005b46 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a6e:	b29a      	uxth	r2, r3
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a78:	b2da      	uxtb	r2, r3
 8005a7a:	8979      	ldrh	r1, [r7, #10]
 8005a7c:	4b49      	ldr	r3, [pc, #292]	@ (8005ba4 <HAL_I2C_Master_Receive+0x1e4>)
 8005a7e:	9300      	str	r3, [sp, #0]
 8005a80:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005a84:	68f8      	ldr	r0, [r7, #12]
 8005a86:	f000 fddb 	bl	8006640 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8005a8a:	e05c      	b.n	8005b46 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a8c:	697a      	ldr	r2, [r7, #20]
 8005a8e:	6a39      	ldr	r1, [r7, #32]
 8005a90:	68f8      	ldr	r0, [r7, #12]
 8005a92:	f000 fc69 	bl	8006368 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005a96:	4603      	mov	r3, r0
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d001      	beq.n	8005aa0 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8005a9c:	2301      	movs	r3, #1
 8005a9e:	e07c      	b.n	8005b9a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005aaa:	b2d2      	uxtb	r2, r2
 8005aac:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ab2:	1c5a      	adds	r2, r3, #1
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005abc:	3b01      	subs	r3, #1
 8005abe:	b29a      	uxth	r2, r3
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ac8:	b29b      	uxth	r3, r3
 8005aca:	3b01      	subs	r3, #1
 8005acc:	b29a      	uxth	r2, r3
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ad6:	b29b      	uxth	r3, r3
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d034      	beq.n	8005b46 <HAL_I2C_Master_Receive+0x186>
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d130      	bne.n	8005b46 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005ae4:	697b      	ldr	r3, [r7, #20]
 8005ae6:	9300      	str	r3, [sp, #0]
 8005ae8:	6a3b      	ldr	r3, [r7, #32]
 8005aea:	2200      	movs	r2, #0
 8005aec:	2180      	movs	r1, #128	@ 0x80
 8005aee:	68f8      	ldr	r0, [r7, #12]
 8005af0:	f000 fb56 	bl	80061a0 <I2C_WaitOnFlagUntilTimeout>
 8005af4:	4603      	mov	r3, r0
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d001      	beq.n	8005afe <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8005afa:	2301      	movs	r3, #1
 8005afc:	e04d      	b.n	8005b9a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b02:	b29b      	uxth	r3, r3
 8005b04:	2bff      	cmp	r3, #255	@ 0xff
 8005b06:	d90e      	bls.n	8005b26 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	22ff      	movs	r2, #255	@ 0xff
 8005b0c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b12:	b2da      	uxtb	r2, r3
 8005b14:	8979      	ldrh	r1, [r7, #10]
 8005b16:	2300      	movs	r3, #0
 8005b18:	9300      	str	r3, [sp, #0]
 8005b1a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005b1e:	68f8      	ldr	r0, [r7, #12]
 8005b20:	f000 fd8e 	bl	8006640 <I2C_TransferConfig>
 8005b24:	e00f      	b.n	8005b46 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b2a:	b29a      	uxth	r2, r3
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b34:	b2da      	uxtb	r2, r3
 8005b36:	8979      	ldrh	r1, [r7, #10]
 8005b38:	2300      	movs	r3, #0
 8005b3a:	9300      	str	r3, [sp, #0]
 8005b3c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005b40:	68f8      	ldr	r0, [r7, #12]
 8005b42:	f000 fd7d 	bl	8006640 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b4a:	b29b      	uxth	r3, r3
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d19d      	bne.n	8005a8c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005b50:	697a      	ldr	r2, [r7, #20]
 8005b52:	6a39      	ldr	r1, [r7, #32]
 8005b54:	68f8      	ldr	r0, [r7, #12]
 8005b56:	f000 fbc3 	bl	80062e0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005b5a:	4603      	mov	r3, r0
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d001      	beq.n	8005b64 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8005b60:	2301      	movs	r3, #1
 8005b62:	e01a      	b.n	8005b9a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	2220      	movs	r2, #32
 8005b6a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	6859      	ldr	r1, [r3, #4]
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681a      	ldr	r2, [r3, #0]
 8005b76:	4b0c      	ldr	r3, [pc, #48]	@ (8005ba8 <HAL_I2C_Master_Receive+0x1e8>)
 8005b78:	400b      	ands	r3, r1
 8005b7a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	2220      	movs	r2, #32
 8005b80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	2200      	movs	r2, #0
 8005b88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005b94:	2300      	movs	r3, #0
 8005b96:	e000      	b.n	8005b9a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8005b98:	2302      	movs	r3, #2
  }
}
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	3718      	adds	r7, #24
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	bd80      	pop	{r7, pc}
 8005ba2:	bf00      	nop
 8005ba4:	80002400 	.word	0x80002400
 8005ba8:	fe00e800 	.word	0xfe00e800

08005bac <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005bac:	b580      	push	{r7, lr}
 8005bae:	b088      	sub	sp, #32
 8005bb0:	af02      	add	r7, sp, #8
 8005bb2:	60f8      	str	r0, [r7, #12]
 8005bb4:	4608      	mov	r0, r1
 8005bb6:	4611      	mov	r1, r2
 8005bb8:	461a      	mov	r2, r3
 8005bba:	4603      	mov	r3, r0
 8005bbc:	817b      	strh	r3, [r7, #10]
 8005bbe:	460b      	mov	r3, r1
 8005bc0:	813b      	strh	r3, [r7, #8]
 8005bc2:	4613      	mov	r3, r2
 8005bc4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005bcc:	b2db      	uxtb	r3, r3
 8005bce:	2b20      	cmp	r3, #32
 8005bd0:	f040 80f9 	bne.w	8005dc6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005bd4:	6a3b      	ldr	r3, [r7, #32]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d002      	beq.n	8005be0 <HAL_I2C_Mem_Write+0x34>
 8005bda:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d105      	bne.n	8005bec <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005be6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005be8:	2301      	movs	r3, #1
 8005bea:	e0ed      	b.n	8005dc8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005bf2:	2b01      	cmp	r3, #1
 8005bf4:	d101      	bne.n	8005bfa <HAL_I2C_Mem_Write+0x4e>
 8005bf6:	2302      	movs	r3, #2
 8005bf8:	e0e6      	b.n	8005dc8 <HAL_I2C_Mem_Write+0x21c>
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	2201      	movs	r2, #1
 8005bfe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005c02:	f7fe f911 	bl	8003e28 <HAL_GetTick>
 8005c06:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005c08:	697b      	ldr	r3, [r7, #20]
 8005c0a:	9300      	str	r3, [sp, #0]
 8005c0c:	2319      	movs	r3, #25
 8005c0e:	2201      	movs	r2, #1
 8005c10:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005c14:	68f8      	ldr	r0, [r7, #12]
 8005c16:	f000 fac3 	bl	80061a0 <I2C_WaitOnFlagUntilTimeout>
 8005c1a:	4603      	mov	r3, r0
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d001      	beq.n	8005c24 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005c20:	2301      	movs	r3, #1
 8005c22:	e0d1      	b.n	8005dc8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	2221      	movs	r2, #33	@ 0x21
 8005c28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	2240      	movs	r2, #64	@ 0x40
 8005c30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	2200      	movs	r2, #0
 8005c38:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	6a3a      	ldr	r2, [r7, #32]
 8005c3e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005c44:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	2200      	movs	r2, #0
 8005c4a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005c4c:	88f8      	ldrh	r0, [r7, #6]
 8005c4e:	893a      	ldrh	r2, [r7, #8]
 8005c50:	8979      	ldrh	r1, [r7, #10]
 8005c52:	697b      	ldr	r3, [r7, #20]
 8005c54:	9301      	str	r3, [sp, #4]
 8005c56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c58:	9300      	str	r3, [sp, #0]
 8005c5a:	4603      	mov	r3, r0
 8005c5c:	68f8      	ldr	r0, [r7, #12]
 8005c5e:	f000 f9d3 	bl	8006008 <I2C_RequestMemoryWrite>
 8005c62:	4603      	mov	r3, r0
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d005      	beq.n	8005c74 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005c70:	2301      	movs	r3, #1
 8005c72:	e0a9      	b.n	8005dc8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c78:	b29b      	uxth	r3, r3
 8005c7a:	2bff      	cmp	r3, #255	@ 0xff
 8005c7c:	d90e      	bls.n	8005c9c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	22ff      	movs	r2, #255	@ 0xff
 8005c82:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c88:	b2da      	uxtb	r2, r3
 8005c8a:	8979      	ldrh	r1, [r7, #10]
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	9300      	str	r3, [sp, #0]
 8005c90:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005c94:	68f8      	ldr	r0, [r7, #12]
 8005c96:	f000 fcd3 	bl	8006640 <I2C_TransferConfig>
 8005c9a:	e00f      	b.n	8005cbc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ca0:	b29a      	uxth	r2, r3
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005caa:	b2da      	uxtb	r2, r3
 8005cac:	8979      	ldrh	r1, [r7, #10]
 8005cae:	2300      	movs	r3, #0
 8005cb0:	9300      	str	r3, [sp, #0]
 8005cb2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005cb6:	68f8      	ldr	r0, [r7, #12]
 8005cb8:	f000 fcc2 	bl	8006640 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005cbc:	697a      	ldr	r2, [r7, #20]
 8005cbe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005cc0:	68f8      	ldr	r0, [r7, #12]
 8005cc2:	f000 fac6 	bl	8006252 <I2C_WaitOnTXISFlagUntilTimeout>
 8005cc6:	4603      	mov	r3, r0
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d001      	beq.n	8005cd0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005ccc:	2301      	movs	r3, #1
 8005cce:	e07b      	b.n	8005dc8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cd4:	781a      	ldrb	r2, [r3, #0]
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ce0:	1c5a      	adds	r2, r3, #1
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cea:	b29b      	uxth	r3, r3
 8005cec:	3b01      	subs	r3, #1
 8005cee:	b29a      	uxth	r2, r3
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cf8:	3b01      	subs	r3, #1
 8005cfa:	b29a      	uxth	r2, r3
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d04:	b29b      	uxth	r3, r3
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d034      	beq.n	8005d74 <HAL_I2C_Mem_Write+0x1c8>
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d130      	bne.n	8005d74 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005d12:	697b      	ldr	r3, [r7, #20]
 8005d14:	9300      	str	r3, [sp, #0]
 8005d16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d18:	2200      	movs	r2, #0
 8005d1a:	2180      	movs	r1, #128	@ 0x80
 8005d1c:	68f8      	ldr	r0, [r7, #12]
 8005d1e:	f000 fa3f 	bl	80061a0 <I2C_WaitOnFlagUntilTimeout>
 8005d22:	4603      	mov	r3, r0
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d001      	beq.n	8005d2c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8005d28:	2301      	movs	r3, #1
 8005d2a:	e04d      	b.n	8005dc8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d30:	b29b      	uxth	r3, r3
 8005d32:	2bff      	cmp	r3, #255	@ 0xff
 8005d34:	d90e      	bls.n	8005d54 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	22ff      	movs	r2, #255	@ 0xff
 8005d3a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d40:	b2da      	uxtb	r2, r3
 8005d42:	8979      	ldrh	r1, [r7, #10]
 8005d44:	2300      	movs	r3, #0
 8005d46:	9300      	str	r3, [sp, #0]
 8005d48:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005d4c:	68f8      	ldr	r0, [r7, #12]
 8005d4e:	f000 fc77 	bl	8006640 <I2C_TransferConfig>
 8005d52:	e00f      	b.n	8005d74 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d58:	b29a      	uxth	r2, r3
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d62:	b2da      	uxtb	r2, r3
 8005d64:	8979      	ldrh	r1, [r7, #10]
 8005d66:	2300      	movs	r3, #0
 8005d68:	9300      	str	r3, [sp, #0]
 8005d6a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005d6e:	68f8      	ldr	r0, [r7, #12]
 8005d70:	f000 fc66 	bl	8006640 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d78:	b29b      	uxth	r3, r3
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d19e      	bne.n	8005cbc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d7e:	697a      	ldr	r2, [r7, #20]
 8005d80:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d82:	68f8      	ldr	r0, [r7, #12]
 8005d84:	f000 faac 	bl	80062e0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005d88:	4603      	mov	r3, r0
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d001      	beq.n	8005d92 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8005d8e:	2301      	movs	r3, #1
 8005d90:	e01a      	b.n	8005dc8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	2220      	movs	r2, #32
 8005d98:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	6859      	ldr	r1, [r3, #4]
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	681a      	ldr	r2, [r3, #0]
 8005da4:	4b0a      	ldr	r3, [pc, #40]	@ (8005dd0 <HAL_I2C_Mem_Write+0x224>)
 8005da6:	400b      	ands	r3, r1
 8005da8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	2220      	movs	r2, #32
 8005dae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	2200      	movs	r2, #0
 8005db6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	e000      	b.n	8005dc8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8005dc6:	2302      	movs	r3, #2
  }
}
 8005dc8:	4618      	mov	r0, r3
 8005dca:	3718      	adds	r7, #24
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	bd80      	pop	{r7, pc}
 8005dd0:	fe00e800 	.word	0xfe00e800

08005dd4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b088      	sub	sp, #32
 8005dd8:	af02      	add	r7, sp, #8
 8005dda:	60f8      	str	r0, [r7, #12]
 8005ddc:	4608      	mov	r0, r1
 8005dde:	4611      	mov	r1, r2
 8005de0:	461a      	mov	r2, r3
 8005de2:	4603      	mov	r3, r0
 8005de4:	817b      	strh	r3, [r7, #10]
 8005de6:	460b      	mov	r3, r1
 8005de8:	813b      	strh	r3, [r7, #8]
 8005dea:	4613      	mov	r3, r2
 8005dec:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005df4:	b2db      	uxtb	r3, r3
 8005df6:	2b20      	cmp	r3, #32
 8005df8:	f040 80fd 	bne.w	8005ff6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8005dfc:	6a3b      	ldr	r3, [r7, #32]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d002      	beq.n	8005e08 <HAL_I2C_Mem_Read+0x34>
 8005e02:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d105      	bne.n	8005e14 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005e0e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005e10:	2301      	movs	r3, #1
 8005e12:	e0f1      	b.n	8005ff8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005e1a:	2b01      	cmp	r3, #1
 8005e1c:	d101      	bne.n	8005e22 <HAL_I2C_Mem_Read+0x4e>
 8005e1e:	2302      	movs	r3, #2
 8005e20:	e0ea      	b.n	8005ff8 <HAL_I2C_Mem_Read+0x224>
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	2201      	movs	r2, #1
 8005e26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005e2a:	f7fd fffd 	bl	8003e28 <HAL_GetTick>
 8005e2e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005e30:	697b      	ldr	r3, [r7, #20]
 8005e32:	9300      	str	r3, [sp, #0]
 8005e34:	2319      	movs	r3, #25
 8005e36:	2201      	movs	r2, #1
 8005e38:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005e3c:	68f8      	ldr	r0, [r7, #12]
 8005e3e:	f000 f9af 	bl	80061a0 <I2C_WaitOnFlagUntilTimeout>
 8005e42:	4603      	mov	r3, r0
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d001      	beq.n	8005e4c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8005e48:	2301      	movs	r3, #1
 8005e4a:	e0d5      	b.n	8005ff8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	2222      	movs	r2, #34	@ 0x22
 8005e50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	2240      	movs	r2, #64	@ 0x40
 8005e58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	2200      	movs	r2, #0
 8005e60:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	6a3a      	ldr	r2, [r7, #32]
 8005e66:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005e6c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	2200      	movs	r2, #0
 8005e72:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005e74:	88f8      	ldrh	r0, [r7, #6]
 8005e76:	893a      	ldrh	r2, [r7, #8]
 8005e78:	8979      	ldrh	r1, [r7, #10]
 8005e7a:	697b      	ldr	r3, [r7, #20]
 8005e7c:	9301      	str	r3, [sp, #4]
 8005e7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e80:	9300      	str	r3, [sp, #0]
 8005e82:	4603      	mov	r3, r0
 8005e84:	68f8      	ldr	r0, [r7, #12]
 8005e86:	f000 f913 	bl	80060b0 <I2C_RequestMemoryRead>
 8005e8a:	4603      	mov	r3, r0
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d005      	beq.n	8005e9c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2200      	movs	r2, #0
 8005e94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005e98:	2301      	movs	r3, #1
 8005e9a:	e0ad      	b.n	8005ff8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ea0:	b29b      	uxth	r3, r3
 8005ea2:	2bff      	cmp	r3, #255	@ 0xff
 8005ea4:	d90e      	bls.n	8005ec4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	2201      	movs	r2, #1
 8005eaa:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005eb0:	b2da      	uxtb	r2, r3
 8005eb2:	8979      	ldrh	r1, [r7, #10]
 8005eb4:	4b52      	ldr	r3, [pc, #328]	@ (8006000 <HAL_I2C_Mem_Read+0x22c>)
 8005eb6:	9300      	str	r3, [sp, #0]
 8005eb8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005ebc:	68f8      	ldr	r0, [r7, #12]
 8005ebe:	f000 fbbf 	bl	8006640 <I2C_TransferConfig>
 8005ec2:	e00f      	b.n	8005ee4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ec8:	b29a      	uxth	r2, r3
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ed2:	b2da      	uxtb	r2, r3
 8005ed4:	8979      	ldrh	r1, [r7, #10]
 8005ed6:	4b4a      	ldr	r3, [pc, #296]	@ (8006000 <HAL_I2C_Mem_Read+0x22c>)
 8005ed8:	9300      	str	r3, [sp, #0]
 8005eda:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005ede:	68f8      	ldr	r0, [r7, #12]
 8005ee0:	f000 fbae 	bl	8006640 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005ee4:	697b      	ldr	r3, [r7, #20]
 8005ee6:	9300      	str	r3, [sp, #0]
 8005ee8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005eea:	2200      	movs	r2, #0
 8005eec:	2104      	movs	r1, #4
 8005eee:	68f8      	ldr	r0, [r7, #12]
 8005ef0:	f000 f956 	bl	80061a0 <I2C_WaitOnFlagUntilTimeout>
 8005ef4:	4603      	mov	r3, r0
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d001      	beq.n	8005efe <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8005efa:	2301      	movs	r3, #1
 8005efc:	e07c      	b.n	8005ff8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f08:	b2d2      	uxtb	r2, r2
 8005f0a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f10:	1c5a      	adds	r2, r3, #1
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f1a:	3b01      	subs	r3, #1
 8005f1c:	b29a      	uxth	r2, r3
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f26:	b29b      	uxth	r3, r3
 8005f28:	3b01      	subs	r3, #1
 8005f2a:	b29a      	uxth	r2, r3
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f34:	b29b      	uxth	r3, r3
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d034      	beq.n	8005fa4 <HAL_I2C_Mem_Read+0x1d0>
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d130      	bne.n	8005fa4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005f42:	697b      	ldr	r3, [r7, #20]
 8005f44:	9300      	str	r3, [sp, #0]
 8005f46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f48:	2200      	movs	r2, #0
 8005f4a:	2180      	movs	r1, #128	@ 0x80
 8005f4c:	68f8      	ldr	r0, [r7, #12]
 8005f4e:	f000 f927 	bl	80061a0 <I2C_WaitOnFlagUntilTimeout>
 8005f52:	4603      	mov	r3, r0
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d001      	beq.n	8005f5c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8005f58:	2301      	movs	r3, #1
 8005f5a:	e04d      	b.n	8005ff8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f60:	b29b      	uxth	r3, r3
 8005f62:	2bff      	cmp	r3, #255	@ 0xff
 8005f64:	d90e      	bls.n	8005f84 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	2201      	movs	r2, #1
 8005f6a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f70:	b2da      	uxtb	r2, r3
 8005f72:	8979      	ldrh	r1, [r7, #10]
 8005f74:	2300      	movs	r3, #0
 8005f76:	9300      	str	r3, [sp, #0]
 8005f78:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005f7c:	68f8      	ldr	r0, [r7, #12]
 8005f7e:	f000 fb5f 	bl	8006640 <I2C_TransferConfig>
 8005f82:	e00f      	b.n	8005fa4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f88:	b29a      	uxth	r2, r3
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f92:	b2da      	uxtb	r2, r3
 8005f94:	8979      	ldrh	r1, [r7, #10]
 8005f96:	2300      	movs	r3, #0
 8005f98:	9300      	str	r3, [sp, #0]
 8005f9a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005f9e:	68f8      	ldr	r0, [r7, #12]
 8005fa0:	f000 fb4e 	bl	8006640 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fa8:	b29b      	uxth	r3, r3
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d19a      	bne.n	8005ee4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005fae:	697a      	ldr	r2, [r7, #20]
 8005fb0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005fb2:	68f8      	ldr	r0, [r7, #12]
 8005fb4:	f000 f994 	bl	80062e0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005fb8:	4603      	mov	r3, r0
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d001      	beq.n	8005fc2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	e01a      	b.n	8005ff8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	2220      	movs	r2, #32
 8005fc8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	6859      	ldr	r1, [r3, #4]
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681a      	ldr	r2, [r3, #0]
 8005fd4:	4b0b      	ldr	r3, [pc, #44]	@ (8006004 <HAL_I2C_Mem_Read+0x230>)
 8005fd6:	400b      	ands	r3, r1
 8005fd8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	2220      	movs	r2, #32
 8005fde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	2200      	movs	r2, #0
 8005fee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005ff2:	2300      	movs	r3, #0
 8005ff4:	e000      	b.n	8005ff8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8005ff6:	2302      	movs	r3, #2
  }
}
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	3718      	adds	r7, #24
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	bd80      	pop	{r7, pc}
 8006000:	80002400 	.word	0x80002400
 8006004:	fe00e800 	.word	0xfe00e800

08006008 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8006008:	b580      	push	{r7, lr}
 800600a:	b086      	sub	sp, #24
 800600c:	af02      	add	r7, sp, #8
 800600e:	60f8      	str	r0, [r7, #12]
 8006010:	4608      	mov	r0, r1
 8006012:	4611      	mov	r1, r2
 8006014:	461a      	mov	r2, r3
 8006016:	4603      	mov	r3, r0
 8006018:	817b      	strh	r3, [r7, #10]
 800601a:	460b      	mov	r3, r1
 800601c:	813b      	strh	r3, [r7, #8]
 800601e:	4613      	mov	r3, r2
 8006020:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006022:	88fb      	ldrh	r3, [r7, #6]
 8006024:	b2da      	uxtb	r2, r3
 8006026:	8979      	ldrh	r1, [r7, #10]
 8006028:	4b20      	ldr	r3, [pc, #128]	@ (80060ac <I2C_RequestMemoryWrite+0xa4>)
 800602a:	9300      	str	r3, [sp, #0]
 800602c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006030:	68f8      	ldr	r0, [r7, #12]
 8006032:	f000 fb05 	bl	8006640 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006036:	69fa      	ldr	r2, [r7, #28]
 8006038:	69b9      	ldr	r1, [r7, #24]
 800603a:	68f8      	ldr	r0, [r7, #12]
 800603c:	f000 f909 	bl	8006252 <I2C_WaitOnTXISFlagUntilTimeout>
 8006040:	4603      	mov	r3, r0
 8006042:	2b00      	cmp	r3, #0
 8006044:	d001      	beq.n	800604a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8006046:	2301      	movs	r3, #1
 8006048:	e02c      	b.n	80060a4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800604a:	88fb      	ldrh	r3, [r7, #6]
 800604c:	2b01      	cmp	r3, #1
 800604e:	d105      	bne.n	800605c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006050:	893b      	ldrh	r3, [r7, #8]
 8006052:	b2da      	uxtb	r2, r3
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	629a      	str	r2, [r3, #40]	@ 0x28
 800605a:	e015      	b.n	8006088 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800605c:	893b      	ldrh	r3, [r7, #8]
 800605e:	0a1b      	lsrs	r3, r3, #8
 8006060:	b29b      	uxth	r3, r3
 8006062:	b2da      	uxtb	r2, r3
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800606a:	69fa      	ldr	r2, [r7, #28]
 800606c:	69b9      	ldr	r1, [r7, #24]
 800606e:	68f8      	ldr	r0, [r7, #12]
 8006070:	f000 f8ef 	bl	8006252 <I2C_WaitOnTXISFlagUntilTimeout>
 8006074:	4603      	mov	r3, r0
 8006076:	2b00      	cmp	r3, #0
 8006078:	d001      	beq.n	800607e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800607a:	2301      	movs	r3, #1
 800607c:	e012      	b.n	80060a4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800607e:	893b      	ldrh	r3, [r7, #8]
 8006080:	b2da      	uxtb	r2, r3
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006088:	69fb      	ldr	r3, [r7, #28]
 800608a:	9300      	str	r3, [sp, #0]
 800608c:	69bb      	ldr	r3, [r7, #24]
 800608e:	2200      	movs	r2, #0
 8006090:	2180      	movs	r1, #128	@ 0x80
 8006092:	68f8      	ldr	r0, [r7, #12]
 8006094:	f000 f884 	bl	80061a0 <I2C_WaitOnFlagUntilTimeout>
 8006098:	4603      	mov	r3, r0
 800609a:	2b00      	cmp	r3, #0
 800609c:	d001      	beq.n	80060a2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800609e:	2301      	movs	r3, #1
 80060a0:	e000      	b.n	80060a4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80060a2:	2300      	movs	r3, #0
}
 80060a4:	4618      	mov	r0, r3
 80060a6:	3710      	adds	r7, #16
 80060a8:	46bd      	mov	sp, r7
 80060aa:	bd80      	pop	{r7, pc}
 80060ac:	80002000 	.word	0x80002000

080060b0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b086      	sub	sp, #24
 80060b4:	af02      	add	r7, sp, #8
 80060b6:	60f8      	str	r0, [r7, #12]
 80060b8:	4608      	mov	r0, r1
 80060ba:	4611      	mov	r1, r2
 80060bc:	461a      	mov	r2, r3
 80060be:	4603      	mov	r3, r0
 80060c0:	817b      	strh	r3, [r7, #10]
 80060c2:	460b      	mov	r3, r1
 80060c4:	813b      	strh	r3, [r7, #8]
 80060c6:	4613      	mov	r3, r2
 80060c8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80060ca:	88fb      	ldrh	r3, [r7, #6]
 80060cc:	b2da      	uxtb	r2, r3
 80060ce:	8979      	ldrh	r1, [r7, #10]
 80060d0:	4b20      	ldr	r3, [pc, #128]	@ (8006154 <I2C_RequestMemoryRead+0xa4>)
 80060d2:	9300      	str	r3, [sp, #0]
 80060d4:	2300      	movs	r3, #0
 80060d6:	68f8      	ldr	r0, [r7, #12]
 80060d8:	f000 fab2 	bl	8006640 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80060dc:	69fa      	ldr	r2, [r7, #28]
 80060de:	69b9      	ldr	r1, [r7, #24]
 80060e0:	68f8      	ldr	r0, [r7, #12]
 80060e2:	f000 f8b6 	bl	8006252 <I2C_WaitOnTXISFlagUntilTimeout>
 80060e6:	4603      	mov	r3, r0
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d001      	beq.n	80060f0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80060ec:	2301      	movs	r3, #1
 80060ee:	e02c      	b.n	800614a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80060f0:	88fb      	ldrh	r3, [r7, #6]
 80060f2:	2b01      	cmp	r3, #1
 80060f4:	d105      	bne.n	8006102 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80060f6:	893b      	ldrh	r3, [r7, #8]
 80060f8:	b2da      	uxtb	r2, r3
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	629a      	str	r2, [r3, #40]	@ 0x28
 8006100:	e015      	b.n	800612e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006102:	893b      	ldrh	r3, [r7, #8]
 8006104:	0a1b      	lsrs	r3, r3, #8
 8006106:	b29b      	uxth	r3, r3
 8006108:	b2da      	uxtb	r2, r3
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006110:	69fa      	ldr	r2, [r7, #28]
 8006112:	69b9      	ldr	r1, [r7, #24]
 8006114:	68f8      	ldr	r0, [r7, #12]
 8006116:	f000 f89c 	bl	8006252 <I2C_WaitOnTXISFlagUntilTimeout>
 800611a:	4603      	mov	r3, r0
 800611c:	2b00      	cmp	r3, #0
 800611e:	d001      	beq.n	8006124 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8006120:	2301      	movs	r3, #1
 8006122:	e012      	b.n	800614a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006124:	893b      	ldrh	r3, [r7, #8]
 8006126:	b2da      	uxtb	r2, r3
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800612e:	69fb      	ldr	r3, [r7, #28]
 8006130:	9300      	str	r3, [sp, #0]
 8006132:	69bb      	ldr	r3, [r7, #24]
 8006134:	2200      	movs	r2, #0
 8006136:	2140      	movs	r1, #64	@ 0x40
 8006138:	68f8      	ldr	r0, [r7, #12]
 800613a:	f000 f831 	bl	80061a0 <I2C_WaitOnFlagUntilTimeout>
 800613e:	4603      	mov	r3, r0
 8006140:	2b00      	cmp	r3, #0
 8006142:	d001      	beq.n	8006148 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8006144:	2301      	movs	r3, #1
 8006146:	e000      	b.n	800614a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8006148:	2300      	movs	r3, #0
}
 800614a:	4618      	mov	r0, r3
 800614c:	3710      	adds	r7, #16
 800614e:	46bd      	mov	sp, r7
 8006150:	bd80      	pop	{r7, pc}
 8006152:	bf00      	nop
 8006154:	80002000 	.word	0x80002000

08006158 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006158:	b480      	push	{r7}
 800615a:	b083      	sub	sp, #12
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	699b      	ldr	r3, [r3, #24]
 8006166:	f003 0302 	and.w	r3, r3, #2
 800616a:	2b02      	cmp	r3, #2
 800616c:	d103      	bne.n	8006176 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	2200      	movs	r2, #0
 8006174:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	699b      	ldr	r3, [r3, #24]
 800617c:	f003 0301 	and.w	r3, r3, #1
 8006180:	2b01      	cmp	r3, #1
 8006182:	d007      	beq.n	8006194 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	699a      	ldr	r2, [r3, #24]
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f042 0201 	orr.w	r2, r2, #1
 8006192:	619a      	str	r2, [r3, #24]
  }
}
 8006194:	bf00      	nop
 8006196:	370c      	adds	r7, #12
 8006198:	46bd      	mov	sp, r7
 800619a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619e:	4770      	bx	lr

080061a0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b084      	sub	sp, #16
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	60f8      	str	r0, [r7, #12]
 80061a8:	60b9      	str	r1, [r7, #8]
 80061aa:	603b      	str	r3, [r7, #0]
 80061ac:	4613      	mov	r3, r2
 80061ae:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80061b0:	e03b      	b.n	800622a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80061b2:	69ba      	ldr	r2, [r7, #24]
 80061b4:	6839      	ldr	r1, [r7, #0]
 80061b6:	68f8      	ldr	r0, [r7, #12]
 80061b8:	f000 f962 	bl	8006480 <I2C_IsErrorOccurred>
 80061bc:	4603      	mov	r3, r0
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d001      	beq.n	80061c6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80061c2:	2301      	movs	r3, #1
 80061c4:	e041      	b.n	800624a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061c6:	683b      	ldr	r3, [r7, #0]
 80061c8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80061cc:	d02d      	beq.n	800622a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061ce:	f7fd fe2b 	bl	8003e28 <HAL_GetTick>
 80061d2:	4602      	mov	r2, r0
 80061d4:	69bb      	ldr	r3, [r7, #24]
 80061d6:	1ad3      	subs	r3, r2, r3
 80061d8:	683a      	ldr	r2, [r7, #0]
 80061da:	429a      	cmp	r2, r3
 80061dc:	d302      	bcc.n	80061e4 <I2C_WaitOnFlagUntilTimeout+0x44>
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d122      	bne.n	800622a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	699a      	ldr	r2, [r3, #24]
 80061ea:	68bb      	ldr	r3, [r7, #8]
 80061ec:	4013      	ands	r3, r2
 80061ee:	68ba      	ldr	r2, [r7, #8]
 80061f0:	429a      	cmp	r2, r3
 80061f2:	bf0c      	ite	eq
 80061f4:	2301      	moveq	r3, #1
 80061f6:	2300      	movne	r3, #0
 80061f8:	b2db      	uxtb	r3, r3
 80061fa:	461a      	mov	r2, r3
 80061fc:	79fb      	ldrb	r3, [r7, #7]
 80061fe:	429a      	cmp	r2, r3
 8006200:	d113      	bne.n	800622a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006206:	f043 0220 	orr.w	r2, r3, #32
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	2220      	movs	r2, #32
 8006212:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	2200      	movs	r2, #0
 800621a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	2200      	movs	r2, #0
 8006222:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8006226:	2301      	movs	r3, #1
 8006228:	e00f      	b.n	800624a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	699a      	ldr	r2, [r3, #24]
 8006230:	68bb      	ldr	r3, [r7, #8]
 8006232:	4013      	ands	r3, r2
 8006234:	68ba      	ldr	r2, [r7, #8]
 8006236:	429a      	cmp	r2, r3
 8006238:	bf0c      	ite	eq
 800623a:	2301      	moveq	r3, #1
 800623c:	2300      	movne	r3, #0
 800623e:	b2db      	uxtb	r3, r3
 8006240:	461a      	mov	r2, r3
 8006242:	79fb      	ldrb	r3, [r7, #7]
 8006244:	429a      	cmp	r2, r3
 8006246:	d0b4      	beq.n	80061b2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006248:	2300      	movs	r3, #0
}
 800624a:	4618      	mov	r0, r3
 800624c:	3710      	adds	r7, #16
 800624e:	46bd      	mov	sp, r7
 8006250:	bd80      	pop	{r7, pc}

08006252 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006252:	b580      	push	{r7, lr}
 8006254:	b084      	sub	sp, #16
 8006256:	af00      	add	r7, sp, #0
 8006258:	60f8      	str	r0, [r7, #12]
 800625a:	60b9      	str	r1, [r7, #8]
 800625c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800625e:	e033      	b.n	80062c8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006260:	687a      	ldr	r2, [r7, #4]
 8006262:	68b9      	ldr	r1, [r7, #8]
 8006264:	68f8      	ldr	r0, [r7, #12]
 8006266:	f000 f90b 	bl	8006480 <I2C_IsErrorOccurred>
 800626a:	4603      	mov	r3, r0
 800626c:	2b00      	cmp	r3, #0
 800626e:	d001      	beq.n	8006274 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006270:	2301      	movs	r3, #1
 8006272:	e031      	b.n	80062d8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006274:	68bb      	ldr	r3, [r7, #8]
 8006276:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800627a:	d025      	beq.n	80062c8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800627c:	f7fd fdd4 	bl	8003e28 <HAL_GetTick>
 8006280:	4602      	mov	r2, r0
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	1ad3      	subs	r3, r2, r3
 8006286:	68ba      	ldr	r2, [r7, #8]
 8006288:	429a      	cmp	r2, r3
 800628a:	d302      	bcc.n	8006292 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800628c:	68bb      	ldr	r3, [r7, #8]
 800628e:	2b00      	cmp	r3, #0
 8006290:	d11a      	bne.n	80062c8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	699b      	ldr	r3, [r3, #24]
 8006298:	f003 0302 	and.w	r3, r3, #2
 800629c:	2b02      	cmp	r3, #2
 800629e:	d013      	beq.n	80062c8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062a4:	f043 0220 	orr.w	r2, r3, #32
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	2220      	movs	r2, #32
 80062b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	2200      	movs	r2, #0
 80062b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	2200      	movs	r2, #0
 80062c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80062c4:	2301      	movs	r3, #1
 80062c6:	e007      	b.n	80062d8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	699b      	ldr	r3, [r3, #24]
 80062ce:	f003 0302 	and.w	r3, r3, #2
 80062d2:	2b02      	cmp	r3, #2
 80062d4:	d1c4      	bne.n	8006260 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80062d6:	2300      	movs	r3, #0
}
 80062d8:	4618      	mov	r0, r3
 80062da:	3710      	adds	r7, #16
 80062dc:	46bd      	mov	sp, r7
 80062de:	bd80      	pop	{r7, pc}

080062e0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80062e0:	b580      	push	{r7, lr}
 80062e2:	b084      	sub	sp, #16
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	60f8      	str	r0, [r7, #12]
 80062e8:	60b9      	str	r1, [r7, #8]
 80062ea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80062ec:	e02f      	b.n	800634e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80062ee:	687a      	ldr	r2, [r7, #4]
 80062f0:	68b9      	ldr	r1, [r7, #8]
 80062f2:	68f8      	ldr	r0, [r7, #12]
 80062f4:	f000 f8c4 	bl	8006480 <I2C_IsErrorOccurred>
 80062f8:	4603      	mov	r3, r0
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d001      	beq.n	8006302 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80062fe:	2301      	movs	r3, #1
 8006300:	e02d      	b.n	800635e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006302:	f7fd fd91 	bl	8003e28 <HAL_GetTick>
 8006306:	4602      	mov	r2, r0
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	1ad3      	subs	r3, r2, r3
 800630c:	68ba      	ldr	r2, [r7, #8]
 800630e:	429a      	cmp	r2, r3
 8006310:	d302      	bcc.n	8006318 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006312:	68bb      	ldr	r3, [r7, #8]
 8006314:	2b00      	cmp	r3, #0
 8006316:	d11a      	bne.n	800634e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	699b      	ldr	r3, [r3, #24]
 800631e:	f003 0320 	and.w	r3, r3, #32
 8006322:	2b20      	cmp	r3, #32
 8006324:	d013      	beq.n	800634e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800632a:	f043 0220 	orr.w	r2, r3, #32
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	2220      	movs	r2, #32
 8006336:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	2200      	movs	r2, #0
 800633e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	2200      	movs	r2, #0
 8006346:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800634a:	2301      	movs	r3, #1
 800634c:	e007      	b.n	800635e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	699b      	ldr	r3, [r3, #24]
 8006354:	f003 0320 	and.w	r3, r3, #32
 8006358:	2b20      	cmp	r3, #32
 800635a:	d1c8      	bne.n	80062ee <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800635c:	2300      	movs	r3, #0
}
 800635e:	4618      	mov	r0, r3
 8006360:	3710      	adds	r7, #16
 8006362:	46bd      	mov	sp, r7
 8006364:	bd80      	pop	{r7, pc}
	...

08006368 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b086      	sub	sp, #24
 800636c:	af00      	add	r7, sp, #0
 800636e:	60f8      	str	r0, [r7, #12]
 8006370:	60b9      	str	r1, [r7, #8]
 8006372:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006374:	2300      	movs	r3, #0
 8006376:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8006378:	e071      	b.n	800645e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800637a:	687a      	ldr	r2, [r7, #4]
 800637c:	68b9      	ldr	r1, [r7, #8]
 800637e:	68f8      	ldr	r0, [r7, #12]
 8006380:	f000 f87e 	bl	8006480 <I2C_IsErrorOccurred>
 8006384:	4603      	mov	r3, r0
 8006386:	2b00      	cmp	r3, #0
 8006388:	d001      	beq.n	800638e <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800638a:	2301      	movs	r3, #1
 800638c:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	699b      	ldr	r3, [r3, #24]
 8006394:	f003 0320 	and.w	r3, r3, #32
 8006398:	2b20      	cmp	r3, #32
 800639a:	d13b      	bne.n	8006414 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 800639c:	7dfb      	ldrb	r3, [r7, #23]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d138      	bne.n	8006414 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	699b      	ldr	r3, [r3, #24]
 80063a8:	f003 0304 	and.w	r3, r3, #4
 80063ac:	2b04      	cmp	r3, #4
 80063ae:	d105      	bne.n	80063bc <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d001      	beq.n	80063bc <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80063b8:	2300      	movs	r3, #0
 80063ba:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	699b      	ldr	r3, [r3, #24]
 80063c2:	f003 0310 	and.w	r3, r3, #16
 80063c6:	2b10      	cmp	r3, #16
 80063c8:	d121      	bne.n	800640e <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	2210      	movs	r2, #16
 80063d0:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	2204      	movs	r2, #4
 80063d6:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	2220      	movs	r2, #32
 80063de:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	6859      	ldr	r1, [r3, #4]
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	681a      	ldr	r2, [r3, #0]
 80063ea:	4b24      	ldr	r3, [pc, #144]	@ (800647c <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 80063ec:	400b      	ands	r3, r1
 80063ee:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	2220      	movs	r2, #32
 80063f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	2200      	movs	r2, #0
 80063fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	2200      	movs	r2, #0
 8006404:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8006408:	2301      	movs	r3, #1
 800640a:	75fb      	strb	r3, [r7, #23]
 800640c:	e002      	b.n	8006414 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	2200      	movs	r2, #0
 8006412:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8006414:	f7fd fd08 	bl	8003e28 <HAL_GetTick>
 8006418:	4602      	mov	r2, r0
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	1ad3      	subs	r3, r2, r3
 800641e:	68ba      	ldr	r2, [r7, #8]
 8006420:	429a      	cmp	r2, r3
 8006422:	d302      	bcc.n	800642a <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8006424:	68bb      	ldr	r3, [r7, #8]
 8006426:	2b00      	cmp	r3, #0
 8006428:	d119      	bne.n	800645e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800642a:	7dfb      	ldrb	r3, [r7, #23]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d116      	bne.n	800645e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	699b      	ldr	r3, [r3, #24]
 8006436:	f003 0304 	and.w	r3, r3, #4
 800643a:	2b04      	cmp	r3, #4
 800643c:	d00f      	beq.n	800645e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006442:	f043 0220 	orr.w	r2, r3, #32
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	2220      	movs	r2, #32
 800644e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	2200      	movs	r2, #0
 8006456:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800645a:	2301      	movs	r3, #1
 800645c:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	699b      	ldr	r3, [r3, #24]
 8006464:	f003 0304 	and.w	r3, r3, #4
 8006468:	2b04      	cmp	r3, #4
 800646a:	d002      	beq.n	8006472 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 800646c:	7dfb      	ldrb	r3, [r7, #23]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d083      	beq.n	800637a <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8006472:	7dfb      	ldrb	r3, [r7, #23]
}
 8006474:	4618      	mov	r0, r3
 8006476:	3718      	adds	r7, #24
 8006478:	46bd      	mov	sp, r7
 800647a:	bd80      	pop	{r7, pc}
 800647c:	fe00e800 	.word	0xfe00e800

08006480 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006480:	b580      	push	{r7, lr}
 8006482:	b08a      	sub	sp, #40	@ 0x28
 8006484:	af00      	add	r7, sp, #0
 8006486:	60f8      	str	r0, [r7, #12]
 8006488:	60b9      	str	r1, [r7, #8]
 800648a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800648c:	2300      	movs	r3, #0
 800648e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	699b      	ldr	r3, [r3, #24]
 8006498:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800649a:	2300      	movs	r3, #0
 800649c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80064a2:	69bb      	ldr	r3, [r7, #24]
 80064a4:	f003 0310 	and.w	r3, r3, #16
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d068      	beq.n	800657e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	2210      	movs	r2, #16
 80064b2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80064b4:	e049      	b.n	800654a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80064b6:	68bb      	ldr	r3, [r7, #8]
 80064b8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80064bc:	d045      	beq.n	800654a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80064be:	f7fd fcb3 	bl	8003e28 <HAL_GetTick>
 80064c2:	4602      	mov	r2, r0
 80064c4:	69fb      	ldr	r3, [r7, #28]
 80064c6:	1ad3      	subs	r3, r2, r3
 80064c8:	68ba      	ldr	r2, [r7, #8]
 80064ca:	429a      	cmp	r2, r3
 80064cc:	d302      	bcc.n	80064d4 <I2C_IsErrorOccurred+0x54>
 80064ce:	68bb      	ldr	r3, [r7, #8]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d13a      	bne.n	800654a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	685b      	ldr	r3, [r3, #4]
 80064da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80064de:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80064e6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	699b      	ldr	r3, [r3, #24]
 80064ee:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80064f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80064f6:	d121      	bne.n	800653c <I2C_IsErrorOccurred+0xbc>
 80064f8:	697b      	ldr	r3, [r7, #20]
 80064fa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80064fe:	d01d      	beq.n	800653c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8006500:	7cfb      	ldrb	r3, [r7, #19]
 8006502:	2b20      	cmp	r3, #32
 8006504:	d01a      	beq.n	800653c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	685a      	ldr	r2, [r3, #4]
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006514:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8006516:	f7fd fc87 	bl	8003e28 <HAL_GetTick>
 800651a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800651c:	e00e      	b.n	800653c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800651e:	f7fd fc83 	bl	8003e28 <HAL_GetTick>
 8006522:	4602      	mov	r2, r0
 8006524:	69fb      	ldr	r3, [r7, #28]
 8006526:	1ad3      	subs	r3, r2, r3
 8006528:	2b19      	cmp	r3, #25
 800652a:	d907      	bls.n	800653c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800652c:	6a3b      	ldr	r3, [r7, #32]
 800652e:	f043 0320 	orr.w	r3, r3, #32
 8006532:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8006534:	2301      	movs	r3, #1
 8006536:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800653a:	e006      	b.n	800654a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	699b      	ldr	r3, [r3, #24]
 8006542:	f003 0320 	and.w	r3, r3, #32
 8006546:	2b20      	cmp	r3, #32
 8006548:	d1e9      	bne.n	800651e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	699b      	ldr	r3, [r3, #24]
 8006550:	f003 0320 	and.w	r3, r3, #32
 8006554:	2b20      	cmp	r3, #32
 8006556:	d003      	beq.n	8006560 <I2C_IsErrorOccurred+0xe0>
 8006558:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800655c:	2b00      	cmp	r3, #0
 800655e:	d0aa      	beq.n	80064b6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006560:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006564:	2b00      	cmp	r3, #0
 8006566:	d103      	bne.n	8006570 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	2220      	movs	r2, #32
 800656e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006570:	6a3b      	ldr	r3, [r7, #32]
 8006572:	f043 0304 	orr.w	r3, r3, #4
 8006576:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006578:	2301      	movs	r3, #1
 800657a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	699b      	ldr	r3, [r3, #24]
 8006584:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006586:	69bb      	ldr	r3, [r7, #24]
 8006588:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800658c:	2b00      	cmp	r3, #0
 800658e:	d00b      	beq.n	80065a8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006590:	6a3b      	ldr	r3, [r7, #32]
 8006592:	f043 0301 	orr.w	r3, r3, #1
 8006596:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80065a0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80065a2:	2301      	movs	r3, #1
 80065a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80065a8:	69bb      	ldr	r3, [r7, #24]
 80065aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d00b      	beq.n	80065ca <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80065b2:	6a3b      	ldr	r3, [r7, #32]
 80065b4:	f043 0308 	orr.w	r3, r3, #8
 80065b8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80065c2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80065c4:	2301      	movs	r3, #1
 80065c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80065ca:	69bb      	ldr	r3, [r7, #24]
 80065cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d00b      	beq.n	80065ec <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80065d4:	6a3b      	ldr	r3, [r7, #32]
 80065d6:	f043 0302 	orr.w	r3, r3, #2
 80065da:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80065e4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80065e6:	2301      	movs	r3, #1
 80065e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80065ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d01c      	beq.n	800662e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80065f4:	68f8      	ldr	r0, [r7, #12]
 80065f6:	f7ff fdaf 	bl	8006158 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	6859      	ldr	r1, [r3, #4]
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681a      	ldr	r2, [r3, #0]
 8006604:	4b0d      	ldr	r3, [pc, #52]	@ (800663c <I2C_IsErrorOccurred+0x1bc>)
 8006606:	400b      	ands	r3, r1
 8006608:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800660e:	6a3b      	ldr	r3, [r7, #32]
 8006610:	431a      	orrs	r2, r3
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	2220      	movs	r2, #32
 800661a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	2200      	movs	r2, #0
 8006622:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	2200      	movs	r2, #0
 800662a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800662e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8006632:	4618      	mov	r0, r3
 8006634:	3728      	adds	r7, #40	@ 0x28
 8006636:	46bd      	mov	sp, r7
 8006638:	bd80      	pop	{r7, pc}
 800663a:	bf00      	nop
 800663c:	fe00e800 	.word	0xfe00e800

08006640 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006640:	b480      	push	{r7}
 8006642:	b087      	sub	sp, #28
 8006644:	af00      	add	r7, sp, #0
 8006646:	60f8      	str	r0, [r7, #12]
 8006648:	607b      	str	r3, [r7, #4]
 800664a:	460b      	mov	r3, r1
 800664c:	817b      	strh	r3, [r7, #10]
 800664e:	4613      	mov	r3, r2
 8006650:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006652:	897b      	ldrh	r3, [r7, #10]
 8006654:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006658:	7a7b      	ldrb	r3, [r7, #9]
 800665a:	041b      	lsls	r3, r3, #16
 800665c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006660:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006666:	6a3b      	ldr	r3, [r7, #32]
 8006668:	4313      	orrs	r3, r2
 800666a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800666e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	685a      	ldr	r2, [r3, #4]
 8006676:	6a3b      	ldr	r3, [r7, #32]
 8006678:	0d5b      	lsrs	r3, r3, #21
 800667a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800667e:	4b08      	ldr	r3, [pc, #32]	@ (80066a0 <I2C_TransferConfig+0x60>)
 8006680:	430b      	orrs	r3, r1
 8006682:	43db      	mvns	r3, r3
 8006684:	ea02 0103 	and.w	r1, r2, r3
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	697a      	ldr	r2, [r7, #20]
 800668e:	430a      	orrs	r2, r1
 8006690:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006692:	bf00      	nop
 8006694:	371c      	adds	r7, #28
 8006696:	46bd      	mov	sp, r7
 8006698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669c:	4770      	bx	lr
 800669e:	bf00      	nop
 80066a0:	03ff63ff 	.word	0x03ff63ff

080066a4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80066a4:	b480      	push	{r7}
 80066a6:	b083      	sub	sp, #12
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
 80066ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80066b4:	b2db      	uxtb	r3, r3
 80066b6:	2b20      	cmp	r3, #32
 80066b8:	d138      	bne.n	800672c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80066c0:	2b01      	cmp	r3, #1
 80066c2:	d101      	bne.n	80066c8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80066c4:	2302      	movs	r3, #2
 80066c6:	e032      	b.n	800672e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2201      	movs	r2, #1
 80066cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2224      	movs	r2, #36	@ 0x24
 80066d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	681a      	ldr	r2, [r3, #0]
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f022 0201 	bic.w	r2, r2, #1
 80066e6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	681a      	ldr	r2, [r3, #0]
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80066f6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	6819      	ldr	r1, [r3, #0]
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	683a      	ldr	r2, [r7, #0]
 8006704:	430a      	orrs	r2, r1
 8006706:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	681a      	ldr	r2, [r3, #0]
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f042 0201 	orr.w	r2, r2, #1
 8006716:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2220      	movs	r2, #32
 800671c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2200      	movs	r2, #0
 8006724:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006728:	2300      	movs	r3, #0
 800672a:	e000      	b.n	800672e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800672c:	2302      	movs	r3, #2
  }
}
 800672e:	4618      	mov	r0, r3
 8006730:	370c      	adds	r7, #12
 8006732:	46bd      	mov	sp, r7
 8006734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006738:	4770      	bx	lr

0800673a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800673a:	b480      	push	{r7}
 800673c:	b085      	sub	sp, #20
 800673e:	af00      	add	r7, sp, #0
 8006740:	6078      	str	r0, [r7, #4]
 8006742:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800674a:	b2db      	uxtb	r3, r3
 800674c:	2b20      	cmp	r3, #32
 800674e:	d139      	bne.n	80067c4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006756:	2b01      	cmp	r3, #1
 8006758:	d101      	bne.n	800675e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800675a:	2302      	movs	r3, #2
 800675c:	e033      	b.n	80067c6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2201      	movs	r2, #1
 8006762:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	2224      	movs	r2, #36	@ 0x24
 800676a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	681a      	ldr	r2, [r3, #0]
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f022 0201 	bic.w	r2, r2, #1
 800677c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800678c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	021b      	lsls	r3, r3, #8
 8006792:	68fa      	ldr	r2, [r7, #12]
 8006794:	4313      	orrs	r3, r2
 8006796:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	68fa      	ldr	r2, [r7, #12]
 800679e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	681a      	ldr	r2, [r3, #0]
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f042 0201 	orr.w	r2, r2, #1
 80067ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2220      	movs	r2, #32
 80067b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2200      	movs	r2, #0
 80067bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80067c0:	2300      	movs	r3, #0
 80067c2:	e000      	b.n	80067c6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80067c4:	2302      	movs	r3, #2
  }
}
 80067c6:	4618      	mov	r0, r3
 80067c8:	3714      	adds	r7, #20
 80067ca:	46bd      	mov	sp, r7
 80067cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d0:	4770      	bx	lr
	...

080067d4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80067d4:	b580      	push	{r7, lr}
 80067d6:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 80067da:	af00      	add	r7, sp, #0
 80067dc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80067e0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80067e4:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80067e6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80067ea:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d102      	bne.n	80067fa <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80067f4:	2301      	movs	r3, #1
 80067f6:	f001 b83a 	b.w	800786e <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80067fa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80067fe:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f003 0301 	and.w	r3, r3, #1
 800680a:	2b00      	cmp	r3, #0
 800680c:	f000 816f 	beq.w	8006aee <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8006810:	4bb5      	ldr	r3, [pc, #724]	@ (8006ae8 <HAL_RCC_OscConfig+0x314>)
 8006812:	685b      	ldr	r3, [r3, #4]
 8006814:	f003 030c 	and.w	r3, r3, #12
 8006818:	2b04      	cmp	r3, #4
 800681a:	d00c      	beq.n	8006836 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800681c:	4bb2      	ldr	r3, [pc, #712]	@ (8006ae8 <HAL_RCC_OscConfig+0x314>)
 800681e:	685b      	ldr	r3, [r3, #4]
 8006820:	f003 030c 	and.w	r3, r3, #12
 8006824:	2b08      	cmp	r3, #8
 8006826:	d15c      	bne.n	80068e2 <HAL_RCC_OscConfig+0x10e>
 8006828:	4baf      	ldr	r3, [pc, #700]	@ (8006ae8 <HAL_RCC_OscConfig+0x314>)
 800682a:	685b      	ldr	r3, [r3, #4]
 800682c:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8006830:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006834:	d155      	bne.n	80068e2 <HAL_RCC_OscConfig+0x10e>
 8006836:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800683a:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800683e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8006842:	fa93 f3a3 	rbit	r3, r3
 8006846:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800684a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800684e:	fab3 f383 	clz	r3, r3
 8006852:	b2db      	uxtb	r3, r3
 8006854:	095b      	lsrs	r3, r3, #5
 8006856:	b2db      	uxtb	r3, r3
 8006858:	f043 0301 	orr.w	r3, r3, #1
 800685c:	b2db      	uxtb	r3, r3
 800685e:	2b01      	cmp	r3, #1
 8006860:	d102      	bne.n	8006868 <HAL_RCC_OscConfig+0x94>
 8006862:	4ba1      	ldr	r3, [pc, #644]	@ (8006ae8 <HAL_RCC_OscConfig+0x314>)
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	e015      	b.n	8006894 <HAL_RCC_OscConfig+0xc0>
 8006868:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800686c:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006870:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8006874:	fa93 f3a3 	rbit	r3, r3
 8006878:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 800687c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006880:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8006884:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8006888:	fa93 f3a3 	rbit	r3, r3
 800688c:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8006890:	4b95      	ldr	r3, [pc, #596]	@ (8006ae8 <HAL_RCC_OscConfig+0x314>)
 8006892:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006894:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8006898:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 800689c:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 80068a0:	fa92 f2a2 	rbit	r2, r2
 80068a4:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 80068a8:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 80068ac:	fab2 f282 	clz	r2, r2
 80068b0:	b2d2      	uxtb	r2, r2
 80068b2:	f042 0220 	orr.w	r2, r2, #32
 80068b6:	b2d2      	uxtb	r2, r2
 80068b8:	f002 021f 	and.w	r2, r2, #31
 80068bc:	2101      	movs	r1, #1
 80068be:	fa01 f202 	lsl.w	r2, r1, r2
 80068c2:	4013      	ands	r3, r2
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	f000 8111 	beq.w	8006aec <HAL_RCC_OscConfig+0x318>
 80068ca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80068ce:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	685b      	ldr	r3, [r3, #4]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	f040 8108 	bne.w	8006aec <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 80068dc:	2301      	movs	r3, #1
 80068de:	f000 bfc6 	b.w	800786e <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80068e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80068e6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	685b      	ldr	r3, [r3, #4]
 80068ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80068f2:	d106      	bne.n	8006902 <HAL_RCC_OscConfig+0x12e>
 80068f4:	4b7c      	ldr	r3, [pc, #496]	@ (8006ae8 <HAL_RCC_OscConfig+0x314>)
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	4a7b      	ldr	r2, [pc, #492]	@ (8006ae8 <HAL_RCC_OscConfig+0x314>)
 80068fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80068fe:	6013      	str	r3, [r2, #0]
 8006900:	e036      	b.n	8006970 <HAL_RCC_OscConfig+0x19c>
 8006902:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006906:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d10c      	bne.n	800692c <HAL_RCC_OscConfig+0x158>
 8006912:	4b75      	ldr	r3, [pc, #468]	@ (8006ae8 <HAL_RCC_OscConfig+0x314>)
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	4a74      	ldr	r2, [pc, #464]	@ (8006ae8 <HAL_RCC_OscConfig+0x314>)
 8006918:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800691c:	6013      	str	r3, [r2, #0]
 800691e:	4b72      	ldr	r3, [pc, #456]	@ (8006ae8 <HAL_RCC_OscConfig+0x314>)
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	4a71      	ldr	r2, [pc, #452]	@ (8006ae8 <HAL_RCC_OscConfig+0x314>)
 8006924:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006928:	6013      	str	r3, [r2, #0]
 800692a:	e021      	b.n	8006970 <HAL_RCC_OscConfig+0x19c>
 800692c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006930:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	685b      	ldr	r3, [r3, #4]
 8006938:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800693c:	d10c      	bne.n	8006958 <HAL_RCC_OscConfig+0x184>
 800693e:	4b6a      	ldr	r3, [pc, #424]	@ (8006ae8 <HAL_RCC_OscConfig+0x314>)
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	4a69      	ldr	r2, [pc, #420]	@ (8006ae8 <HAL_RCC_OscConfig+0x314>)
 8006944:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006948:	6013      	str	r3, [r2, #0]
 800694a:	4b67      	ldr	r3, [pc, #412]	@ (8006ae8 <HAL_RCC_OscConfig+0x314>)
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	4a66      	ldr	r2, [pc, #408]	@ (8006ae8 <HAL_RCC_OscConfig+0x314>)
 8006950:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006954:	6013      	str	r3, [r2, #0]
 8006956:	e00b      	b.n	8006970 <HAL_RCC_OscConfig+0x19c>
 8006958:	4b63      	ldr	r3, [pc, #396]	@ (8006ae8 <HAL_RCC_OscConfig+0x314>)
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	4a62      	ldr	r2, [pc, #392]	@ (8006ae8 <HAL_RCC_OscConfig+0x314>)
 800695e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006962:	6013      	str	r3, [r2, #0]
 8006964:	4b60      	ldr	r3, [pc, #384]	@ (8006ae8 <HAL_RCC_OscConfig+0x314>)
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	4a5f      	ldr	r2, [pc, #380]	@ (8006ae8 <HAL_RCC_OscConfig+0x314>)
 800696a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800696e:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006970:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006974:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	685b      	ldr	r3, [r3, #4]
 800697c:	2b00      	cmp	r3, #0
 800697e:	d059      	beq.n	8006a34 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006980:	f7fd fa52 	bl	8003e28 <HAL_GetTick>
 8006984:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006988:	e00a      	b.n	80069a0 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800698a:	f7fd fa4d 	bl	8003e28 <HAL_GetTick>
 800698e:	4602      	mov	r2, r0
 8006990:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006994:	1ad3      	subs	r3, r2, r3
 8006996:	2b64      	cmp	r3, #100	@ 0x64
 8006998:	d902      	bls.n	80069a0 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800699a:	2303      	movs	r3, #3
 800699c:	f000 bf67 	b.w	800786e <HAL_RCC_OscConfig+0x109a>
 80069a0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80069a4:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069a8:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 80069ac:	fa93 f3a3 	rbit	r3, r3
 80069b0:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 80069b4:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80069b8:	fab3 f383 	clz	r3, r3
 80069bc:	b2db      	uxtb	r3, r3
 80069be:	095b      	lsrs	r3, r3, #5
 80069c0:	b2db      	uxtb	r3, r3
 80069c2:	f043 0301 	orr.w	r3, r3, #1
 80069c6:	b2db      	uxtb	r3, r3
 80069c8:	2b01      	cmp	r3, #1
 80069ca:	d102      	bne.n	80069d2 <HAL_RCC_OscConfig+0x1fe>
 80069cc:	4b46      	ldr	r3, [pc, #280]	@ (8006ae8 <HAL_RCC_OscConfig+0x314>)
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	e015      	b.n	80069fe <HAL_RCC_OscConfig+0x22a>
 80069d2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80069d6:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069da:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 80069de:	fa93 f3a3 	rbit	r3, r3
 80069e2:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 80069e6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80069ea:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 80069ee:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 80069f2:	fa93 f3a3 	rbit	r3, r3
 80069f6:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 80069fa:	4b3b      	ldr	r3, [pc, #236]	@ (8006ae8 <HAL_RCC_OscConfig+0x314>)
 80069fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069fe:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8006a02:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 8006a06:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8006a0a:	fa92 f2a2 	rbit	r2, r2
 8006a0e:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 8006a12:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8006a16:	fab2 f282 	clz	r2, r2
 8006a1a:	b2d2      	uxtb	r2, r2
 8006a1c:	f042 0220 	orr.w	r2, r2, #32
 8006a20:	b2d2      	uxtb	r2, r2
 8006a22:	f002 021f 	and.w	r2, r2, #31
 8006a26:	2101      	movs	r1, #1
 8006a28:	fa01 f202 	lsl.w	r2, r1, r2
 8006a2c:	4013      	ands	r3, r2
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d0ab      	beq.n	800698a <HAL_RCC_OscConfig+0x1b6>
 8006a32:	e05c      	b.n	8006aee <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a34:	f7fd f9f8 	bl	8003e28 <HAL_GetTick>
 8006a38:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006a3c:	e00a      	b.n	8006a54 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006a3e:	f7fd f9f3 	bl	8003e28 <HAL_GetTick>
 8006a42:	4602      	mov	r2, r0
 8006a44:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006a48:	1ad3      	subs	r3, r2, r3
 8006a4a:	2b64      	cmp	r3, #100	@ 0x64
 8006a4c:	d902      	bls.n	8006a54 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 8006a4e:	2303      	movs	r3, #3
 8006a50:	f000 bf0d 	b.w	800786e <HAL_RCC_OscConfig+0x109a>
 8006a54:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006a58:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a5c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8006a60:	fa93 f3a3 	rbit	r3, r3
 8006a64:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 8006a68:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006a6c:	fab3 f383 	clz	r3, r3
 8006a70:	b2db      	uxtb	r3, r3
 8006a72:	095b      	lsrs	r3, r3, #5
 8006a74:	b2db      	uxtb	r3, r3
 8006a76:	f043 0301 	orr.w	r3, r3, #1
 8006a7a:	b2db      	uxtb	r3, r3
 8006a7c:	2b01      	cmp	r3, #1
 8006a7e:	d102      	bne.n	8006a86 <HAL_RCC_OscConfig+0x2b2>
 8006a80:	4b19      	ldr	r3, [pc, #100]	@ (8006ae8 <HAL_RCC_OscConfig+0x314>)
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	e015      	b.n	8006ab2 <HAL_RCC_OscConfig+0x2de>
 8006a86:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006a8a:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a8e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8006a92:	fa93 f3a3 	rbit	r3, r3
 8006a96:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8006a9a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006a9e:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8006aa2:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8006aa6:	fa93 f3a3 	rbit	r3, r3
 8006aaa:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8006aae:	4b0e      	ldr	r3, [pc, #56]	@ (8006ae8 <HAL_RCC_OscConfig+0x314>)
 8006ab0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ab2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8006ab6:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8006aba:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8006abe:	fa92 f2a2 	rbit	r2, r2
 8006ac2:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 8006ac6:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8006aca:	fab2 f282 	clz	r2, r2
 8006ace:	b2d2      	uxtb	r2, r2
 8006ad0:	f042 0220 	orr.w	r2, r2, #32
 8006ad4:	b2d2      	uxtb	r2, r2
 8006ad6:	f002 021f 	and.w	r2, r2, #31
 8006ada:	2101      	movs	r1, #1
 8006adc:	fa01 f202 	lsl.w	r2, r1, r2
 8006ae0:	4013      	ands	r3, r2
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d1ab      	bne.n	8006a3e <HAL_RCC_OscConfig+0x26a>
 8006ae6:	e002      	b.n	8006aee <HAL_RCC_OscConfig+0x31a>
 8006ae8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006aec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006aee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006af2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f003 0302 	and.w	r3, r3, #2
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	f000 817f 	beq.w	8006e02 <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8006b04:	4ba7      	ldr	r3, [pc, #668]	@ (8006da4 <HAL_RCC_OscConfig+0x5d0>)
 8006b06:	685b      	ldr	r3, [r3, #4]
 8006b08:	f003 030c 	and.w	r3, r3, #12
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d00c      	beq.n	8006b2a <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8006b10:	4ba4      	ldr	r3, [pc, #656]	@ (8006da4 <HAL_RCC_OscConfig+0x5d0>)
 8006b12:	685b      	ldr	r3, [r3, #4]
 8006b14:	f003 030c 	and.w	r3, r3, #12
 8006b18:	2b08      	cmp	r3, #8
 8006b1a:	d173      	bne.n	8006c04 <HAL_RCC_OscConfig+0x430>
 8006b1c:	4ba1      	ldr	r3, [pc, #644]	@ (8006da4 <HAL_RCC_OscConfig+0x5d0>)
 8006b1e:	685b      	ldr	r3, [r3, #4]
 8006b20:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8006b24:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b28:	d16c      	bne.n	8006c04 <HAL_RCC_OscConfig+0x430>
 8006b2a:	2302      	movs	r3, #2
 8006b2c:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b30:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8006b34:	fa93 f3a3 	rbit	r3, r3
 8006b38:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 8006b3c:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006b40:	fab3 f383 	clz	r3, r3
 8006b44:	b2db      	uxtb	r3, r3
 8006b46:	095b      	lsrs	r3, r3, #5
 8006b48:	b2db      	uxtb	r3, r3
 8006b4a:	f043 0301 	orr.w	r3, r3, #1
 8006b4e:	b2db      	uxtb	r3, r3
 8006b50:	2b01      	cmp	r3, #1
 8006b52:	d102      	bne.n	8006b5a <HAL_RCC_OscConfig+0x386>
 8006b54:	4b93      	ldr	r3, [pc, #588]	@ (8006da4 <HAL_RCC_OscConfig+0x5d0>)
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	e013      	b.n	8006b82 <HAL_RCC_OscConfig+0x3ae>
 8006b5a:	2302      	movs	r3, #2
 8006b5c:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b60:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8006b64:	fa93 f3a3 	rbit	r3, r3
 8006b68:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8006b6c:	2302      	movs	r3, #2
 8006b6e:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8006b72:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8006b76:	fa93 f3a3 	rbit	r3, r3
 8006b7a:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8006b7e:	4b89      	ldr	r3, [pc, #548]	@ (8006da4 <HAL_RCC_OscConfig+0x5d0>)
 8006b80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b82:	2202      	movs	r2, #2
 8006b84:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 8006b88:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8006b8c:	fa92 f2a2 	rbit	r2, r2
 8006b90:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 8006b94:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8006b98:	fab2 f282 	clz	r2, r2
 8006b9c:	b2d2      	uxtb	r2, r2
 8006b9e:	f042 0220 	orr.w	r2, r2, #32
 8006ba2:	b2d2      	uxtb	r2, r2
 8006ba4:	f002 021f 	and.w	r2, r2, #31
 8006ba8:	2101      	movs	r1, #1
 8006baa:	fa01 f202 	lsl.w	r2, r1, r2
 8006bae:	4013      	ands	r3, r2
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d00a      	beq.n	8006bca <HAL_RCC_OscConfig+0x3f6>
 8006bb4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006bb8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	68db      	ldr	r3, [r3, #12]
 8006bc0:	2b01      	cmp	r3, #1
 8006bc2:	d002      	beq.n	8006bca <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8006bc4:	2301      	movs	r3, #1
 8006bc6:	f000 be52 	b.w	800786e <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006bca:	4b76      	ldr	r3, [pc, #472]	@ (8006da4 <HAL_RCC_OscConfig+0x5d0>)
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006bd2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006bd6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	691b      	ldr	r3, [r3, #16]
 8006bde:	21f8      	movs	r1, #248	@ 0xf8
 8006be0:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006be4:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 8006be8:	fa91 f1a1 	rbit	r1, r1
 8006bec:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 8006bf0:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8006bf4:	fab1 f181 	clz	r1, r1
 8006bf8:	b2c9      	uxtb	r1, r1
 8006bfa:	408b      	lsls	r3, r1
 8006bfc:	4969      	ldr	r1, [pc, #420]	@ (8006da4 <HAL_RCC_OscConfig+0x5d0>)
 8006bfe:	4313      	orrs	r3, r2
 8006c00:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006c02:	e0fe      	b.n	8006e02 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006c04:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006c08:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	68db      	ldr	r3, [r3, #12]
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	f000 8088 	beq.w	8006d26 <HAL_RCC_OscConfig+0x552>
 8006c16:	2301      	movs	r3, #1
 8006c18:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c1c:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8006c20:	fa93 f3a3 	rbit	r3, r3
 8006c24:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 8006c28:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006c2c:	fab3 f383 	clz	r3, r3
 8006c30:	b2db      	uxtb	r3, r3
 8006c32:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8006c36:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8006c3a:	009b      	lsls	r3, r3, #2
 8006c3c:	461a      	mov	r2, r3
 8006c3e:	2301      	movs	r3, #1
 8006c40:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c42:	f7fd f8f1 	bl	8003e28 <HAL_GetTick>
 8006c46:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006c4a:	e00a      	b.n	8006c62 <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006c4c:	f7fd f8ec 	bl	8003e28 <HAL_GetTick>
 8006c50:	4602      	mov	r2, r0
 8006c52:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006c56:	1ad3      	subs	r3, r2, r3
 8006c58:	2b02      	cmp	r3, #2
 8006c5a:	d902      	bls.n	8006c62 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8006c5c:	2303      	movs	r3, #3
 8006c5e:	f000 be06 	b.w	800786e <HAL_RCC_OscConfig+0x109a>
 8006c62:	2302      	movs	r3, #2
 8006c64:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c68:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8006c6c:	fa93 f3a3 	rbit	r3, r3
 8006c70:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 8006c74:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006c78:	fab3 f383 	clz	r3, r3
 8006c7c:	b2db      	uxtb	r3, r3
 8006c7e:	095b      	lsrs	r3, r3, #5
 8006c80:	b2db      	uxtb	r3, r3
 8006c82:	f043 0301 	orr.w	r3, r3, #1
 8006c86:	b2db      	uxtb	r3, r3
 8006c88:	2b01      	cmp	r3, #1
 8006c8a:	d102      	bne.n	8006c92 <HAL_RCC_OscConfig+0x4be>
 8006c8c:	4b45      	ldr	r3, [pc, #276]	@ (8006da4 <HAL_RCC_OscConfig+0x5d0>)
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	e013      	b.n	8006cba <HAL_RCC_OscConfig+0x4e6>
 8006c92:	2302      	movs	r3, #2
 8006c94:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c98:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8006c9c:	fa93 f3a3 	rbit	r3, r3
 8006ca0:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8006ca4:	2302      	movs	r3, #2
 8006ca6:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8006caa:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8006cae:	fa93 f3a3 	rbit	r3, r3
 8006cb2:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8006cb6:	4b3b      	ldr	r3, [pc, #236]	@ (8006da4 <HAL_RCC_OscConfig+0x5d0>)
 8006cb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cba:	2202      	movs	r2, #2
 8006cbc:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8006cc0:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8006cc4:	fa92 f2a2 	rbit	r2, r2
 8006cc8:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 8006ccc:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8006cd0:	fab2 f282 	clz	r2, r2
 8006cd4:	b2d2      	uxtb	r2, r2
 8006cd6:	f042 0220 	orr.w	r2, r2, #32
 8006cda:	b2d2      	uxtb	r2, r2
 8006cdc:	f002 021f 	and.w	r2, r2, #31
 8006ce0:	2101      	movs	r1, #1
 8006ce2:	fa01 f202 	lsl.w	r2, r1, r2
 8006ce6:	4013      	ands	r3, r2
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d0af      	beq.n	8006c4c <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006cec:	4b2d      	ldr	r3, [pc, #180]	@ (8006da4 <HAL_RCC_OscConfig+0x5d0>)
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006cf4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006cf8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	691b      	ldr	r3, [r3, #16]
 8006d00:	21f8      	movs	r1, #248	@ 0xf8
 8006d02:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d06:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 8006d0a:	fa91 f1a1 	rbit	r1, r1
 8006d0e:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 8006d12:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8006d16:	fab1 f181 	clz	r1, r1
 8006d1a:	b2c9      	uxtb	r1, r1
 8006d1c:	408b      	lsls	r3, r1
 8006d1e:	4921      	ldr	r1, [pc, #132]	@ (8006da4 <HAL_RCC_OscConfig+0x5d0>)
 8006d20:	4313      	orrs	r3, r2
 8006d22:	600b      	str	r3, [r1, #0]
 8006d24:	e06d      	b.n	8006e02 <HAL_RCC_OscConfig+0x62e>
 8006d26:	2301      	movs	r3, #1
 8006d28:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d2c:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8006d30:	fa93 f3a3 	rbit	r3, r3
 8006d34:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 8006d38:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006d3c:	fab3 f383 	clz	r3, r3
 8006d40:	b2db      	uxtb	r3, r3
 8006d42:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8006d46:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8006d4a:	009b      	lsls	r3, r3, #2
 8006d4c:	461a      	mov	r2, r3
 8006d4e:	2300      	movs	r3, #0
 8006d50:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d52:	f7fd f869 	bl	8003e28 <HAL_GetTick>
 8006d56:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006d5a:	e00a      	b.n	8006d72 <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006d5c:	f7fd f864 	bl	8003e28 <HAL_GetTick>
 8006d60:	4602      	mov	r2, r0
 8006d62:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006d66:	1ad3      	subs	r3, r2, r3
 8006d68:	2b02      	cmp	r3, #2
 8006d6a:	d902      	bls.n	8006d72 <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 8006d6c:	2303      	movs	r3, #3
 8006d6e:	f000 bd7e 	b.w	800786e <HAL_RCC_OscConfig+0x109a>
 8006d72:	2302      	movs	r3, #2
 8006d74:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d78:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8006d7c:	fa93 f3a3 	rbit	r3, r3
 8006d80:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 8006d84:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006d88:	fab3 f383 	clz	r3, r3
 8006d8c:	b2db      	uxtb	r3, r3
 8006d8e:	095b      	lsrs	r3, r3, #5
 8006d90:	b2db      	uxtb	r3, r3
 8006d92:	f043 0301 	orr.w	r3, r3, #1
 8006d96:	b2db      	uxtb	r3, r3
 8006d98:	2b01      	cmp	r3, #1
 8006d9a:	d105      	bne.n	8006da8 <HAL_RCC_OscConfig+0x5d4>
 8006d9c:	4b01      	ldr	r3, [pc, #4]	@ (8006da4 <HAL_RCC_OscConfig+0x5d0>)
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	e016      	b.n	8006dd0 <HAL_RCC_OscConfig+0x5fc>
 8006da2:	bf00      	nop
 8006da4:	40021000 	.word	0x40021000
 8006da8:	2302      	movs	r3, #2
 8006daa:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006dae:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8006db2:	fa93 f3a3 	rbit	r3, r3
 8006db6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8006dba:	2302      	movs	r3, #2
 8006dbc:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8006dc0:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8006dc4:	fa93 f3a3 	rbit	r3, r3
 8006dc8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8006dcc:	4bbf      	ldr	r3, [pc, #764]	@ (80070cc <HAL_RCC_OscConfig+0x8f8>)
 8006dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dd0:	2202      	movs	r2, #2
 8006dd2:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 8006dd6:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8006dda:	fa92 f2a2 	rbit	r2, r2
 8006dde:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 8006de2:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8006de6:	fab2 f282 	clz	r2, r2
 8006dea:	b2d2      	uxtb	r2, r2
 8006dec:	f042 0220 	orr.w	r2, r2, #32
 8006df0:	b2d2      	uxtb	r2, r2
 8006df2:	f002 021f 	and.w	r2, r2, #31
 8006df6:	2101      	movs	r1, #1
 8006df8:	fa01 f202 	lsl.w	r2, r1, r2
 8006dfc:	4013      	ands	r3, r2
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d1ac      	bne.n	8006d5c <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006e02:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006e06:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f003 0308 	and.w	r3, r3, #8
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	f000 8113 	beq.w	800703e <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006e18:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006e1c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	695b      	ldr	r3, [r3, #20]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d07c      	beq.n	8006f22 <HAL_RCC_OscConfig+0x74e>
 8006e28:	2301      	movs	r3, #1
 8006e2a:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e32:	fa93 f3a3 	rbit	r3, r3
 8006e36:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 8006e3a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006e3e:	fab3 f383 	clz	r3, r3
 8006e42:	b2db      	uxtb	r3, r3
 8006e44:	461a      	mov	r2, r3
 8006e46:	4ba2      	ldr	r3, [pc, #648]	@ (80070d0 <HAL_RCC_OscConfig+0x8fc>)
 8006e48:	4413      	add	r3, r2
 8006e4a:	009b      	lsls	r3, r3, #2
 8006e4c:	461a      	mov	r2, r3
 8006e4e:	2301      	movs	r3, #1
 8006e50:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006e52:	f7fc ffe9 	bl	8003e28 <HAL_GetTick>
 8006e56:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006e5a:	e00a      	b.n	8006e72 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006e5c:	f7fc ffe4 	bl	8003e28 <HAL_GetTick>
 8006e60:	4602      	mov	r2, r0
 8006e62:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006e66:	1ad3      	subs	r3, r2, r3
 8006e68:	2b02      	cmp	r3, #2
 8006e6a:	d902      	bls.n	8006e72 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8006e6c:	2303      	movs	r3, #3
 8006e6e:	f000 bcfe 	b.w	800786e <HAL_RCC_OscConfig+0x109a>
 8006e72:	2302      	movs	r3, #2
 8006e74:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e78:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006e7c:	fa93 f2a3 	rbit	r2, r3
 8006e80:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006e84:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8006e88:	601a      	str	r2, [r3, #0]
 8006e8a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006e8e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006e92:	2202      	movs	r2, #2
 8006e94:	601a      	str	r2, [r3, #0]
 8006e96:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006e9a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	fa93 f2a3 	rbit	r2, r3
 8006ea4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006ea8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006eac:	601a      	str	r2, [r3, #0]
 8006eae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006eb2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8006eb6:	2202      	movs	r2, #2
 8006eb8:	601a      	str	r2, [r3, #0]
 8006eba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006ebe:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	fa93 f2a3 	rbit	r2, r3
 8006ec8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006ecc:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8006ed0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006ed2:	4b7e      	ldr	r3, [pc, #504]	@ (80070cc <HAL_RCC_OscConfig+0x8f8>)
 8006ed4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006ed6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006eda:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8006ede:	2102      	movs	r1, #2
 8006ee0:	6019      	str	r1, [r3, #0]
 8006ee2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006ee6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	fa93 f1a3 	rbit	r1, r3
 8006ef0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006ef4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8006ef8:	6019      	str	r1, [r3, #0]
  return result;
 8006efa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006efe:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	fab3 f383 	clz	r3, r3
 8006f08:	b2db      	uxtb	r3, r3
 8006f0a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8006f0e:	b2db      	uxtb	r3, r3
 8006f10:	f003 031f 	and.w	r3, r3, #31
 8006f14:	2101      	movs	r1, #1
 8006f16:	fa01 f303 	lsl.w	r3, r1, r3
 8006f1a:	4013      	ands	r3, r2
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d09d      	beq.n	8006e5c <HAL_RCC_OscConfig+0x688>
 8006f20:	e08d      	b.n	800703e <HAL_RCC_OscConfig+0x86a>
 8006f22:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006f26:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8006f2a:	2201      	movs	r2, #1
 8006f2c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f2e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006f32:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	fa93 f2a3 	rbit	r2, r3
 8006f3c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006f40:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8006f44:	601a      	str	r2, [r3, #0]
  return result;
 8006f46:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006f4a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8006f4e:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006f50:	fab3 f383 	clz	r3, r3
 8006f54:	b2db      	uxtb	r3, r3
 8006f56:	461a      	mov	r2, r3
 8006f58:	4b5d      	ldr	r3, [pc, #372]	@ (80070d0 <HAL_RCC_OscConfig+0x8fc>)
 8006f5a:	4413      	add	r3, r2
 8006f5c:	009b      	lsls	r3, r3, #2
 8006f5e:	461a      	mov	r2, r3
 8006f60:	2300      	movs	r3, #0
 8006f62:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006f64:	f7fc ff60 	bl	8003e28 <HAL_GetTick>
 8006f68:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006f6c:	e00a      	b.n	8006f84 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006f6e:	f7fc ff5b 	bl	8003e28 <HAL_GetTick>
 8006f72:	4602      	mov	r2, r0
 8006f74:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006f78:	1ad3      	subs	r3, r2, r3
 8006f7a:	2b02      	cmp	r3, #2
 8006f7c:	d902      	bls.n	8006f84 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 8006f7e:	2303      	movs	r3, #3
 8006f80:	f000 bc75 	b.w	800786e <HAL_RCC_OscConfig+0x109a>
 8006f84:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006f88:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8006f8c:	2202      	movs	r2, #2
 8006f8e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f90:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006f94:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	fa93 f2a3 	rbit	r2, r3
 8006f9e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006fa2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8006fa6:	601a      	str	r2, [r3, #0]
 8006fa8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006fac:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006fb0:	2202      	movs	r2, #2
 8006fb2:	601a      	str	r2, [r3, #0]
 8006fb4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006fb8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	fa93 f2a3 	rbit	r2, r3
 8006fc2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006fc6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8006fca:	601a      	str	r2, [r3, #0]
 8006fcc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006fd0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8006fd4:	2202      	movs	r2, #2
 8006fd6:	601a      	str	r2, [r3, #0]
 8006fd8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006fdc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	fa93 f2a3 	rbit	r2, r3
 8006fe6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006fea:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8006fee:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006ff0:	4b36      	ldr	r3, [pc, #216]	@ (80070cc <HAL_RCC_OscConfig+0x8f8>)
 8006ff2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006ff4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006ff8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8006ffc:	2102      	movs	r1, #2
 8006ffe:	6019      	str	r1, [r3, #0]
 8007000:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007004:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	fa93 f1a3 	rbit	r1, r3
 800700e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007012:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8007016:	6019      	str	r1, [r3, #0]
  return result;
 8007018:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800701c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	fab3 f383 	clz	r3, r3
 8007026:	b2db      	uxtb	r3, r3
 8007028:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800702c:	b2db      	uxtb	r3, r3
 800702e:	f003 031f 	and.w	r3, r3, #31
 8007032:	2101      	movs	r1, #1
 8007034:	fa01 f303 	lsl.w	r3, r1, r3
 8007038:	4013      	ands	r3, r2
 800703a:	2b00      	cmp	r3, #0
 800703c:	d197      	bne.n	8006f6e <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800703e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007042:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	f003 0304 	and.w	r3, r3, #4
 800704e:	2b00      	cmp	r3, #0
 8007050:	f000 81a5 	beq.w	800739e <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007054:	2300      	movs	r3, #0
 8007056:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800705a:	4b1c      	ldr	r3, [pc, #112]	@ (80070cc <HAL_RCC_OscConfig+0x8f8>)
 800705c:	69db      	ldr	r3, [r3, #28]
 800705e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007062:	2b00      	cmp	r3, #0
 8007064:	d116      	bne.n	8007094 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007066:	4b19      	ldr	r3, [pc, #100]	@ (80070cc <HAL_RCC_OscConfig+0x8f8>)
 8007068:	69db      	ldr	r3, [r3, #28]
 800706a:	4a18      	ldr	r2, [pc, #96]	@ (80070cc <HAL_RCC_OscConfig+0x8f8>)
 800706c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007070:	61d3      	str	r3, [r2, #28]
 8007072:	4b16      	ldr	r3, [pc, #88]	@ (80070cc <HAL_RCC_OscConfig+0x8f8>)
 8007074:	69db      	ldr	r3, [r3, #28]
 8007076:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 800707a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800707e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8007082:	601a      	str	r2, [r3, #0]
 8007084:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007088:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800708c:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800708e:	2301      	movs	r3, #1
 8007090:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007094:	4b0f      	ldr	r3, [pc, #60]	@ (80070d4 <HAL_RCC_OscConfig+0x900>)
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800709c:	2b00      	cmp	r3, #0
 800709e:	d121      	bne.n	80070e4 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80070a0:	4b0c      	ldr	r3, [pc, #48]	@ (80070d4 <HAL_RCC_OscConfig+0x900>)
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	4a0b      	ldr	r2, [pc, #44]	@ (80070d4 <HAL_RCC_OscConfig+0x900>)
 80070a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80070aa:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80070ac:	f7fc febc 	bl	8003e28 <HAL_GetTick>
 80070b0:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80070b4:	e010      	b.n	80070d8 <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80070b6:	f7fc feb7 	bl	8003e28 <HAL_GetTick>
 80070ba:	4602      	mov	r2, r0
 80070bc:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80070c0:	1ad3      	subs	r3, r2, r3
 80070c2:	2b64      	cmp	r3, #100	@ 0x64
 80070c4:	d908      	bls.n	80070d8 <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 80070c6:	2303      	movs	r3, #3
 80070c8:	e3d1      	b.n	800786e <HAL_RCC_OscConfig+0x109a>
 80070ca:	bf00      	nop
 80070cc:	40021000 	.word	0x40021000
 80070d0:	10908120 	.word	0x10908120
 80070d4:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80070d8:	4b8d      	ldr	r3, [pc, #564]	@ (8007310 <HAL_RCC_OscConfig+0xb3c>)
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d0e8      	beq.n	80070b6 <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80070e4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80070e8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	689b      	ldr	r3, [r3, #8]
 80070f0:	2b01      	cmp	r3, #1
 80070f2:	d106      	bne.n	8007102 <HAL_RCC_OscConfig+0x92e>
 80070f4:	4b87      	ldr	r3, [pc, #540]	@ (8007314 <HAL_RCC_OscConfig+0xb40>)
 80070f6:	6a1b      	ldr	r3, [r3, #32]
 80070f8:	4a86      	ldr	r2, [pc, #536]	@ (8007314 <HAL_RCC_OscConfig+0xb40>)
 80070fa:	f043 0301 	orr.w	r3, r3, #1
 80070fe:	6213      	str	r3, [r2, #32]
 8007100:	e035      	b.n	800716e <HAL_RCC_OscConfig+0x99a>
 8007102:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007106:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	689b      	ldr	r3, [r3, #8]
 800710e:	2b00      	cmp	r3, #0
 8007110:	d10c      	bne.n	800712c <HAL_RCC_OscConfig+0x958>
 8007112:	4b80      	ldr	r3, [pc, #512]	@ (8007314 <HAL_RCC_OscConfig+0xb40>)
 8007114:	6a1b      	ldr	r3, [r3, #32]
 8007116:	4a7f      	ldr	r2, [pc, #508]	@ (8007314 <HAL_RCC_OscConfig+0xb40>)
 8007118:	f023 0301 	bic.w	r3, r3, #1
 800711c:	6213      	str	r3, [r2, #32]
 800711e:	4b7d      	ldr	r3, [pc, #500]	@ (8007314 <HAL_RCC_OscConfig+0xb40>)
 8007120:	6a1b      	ldr	r3, [r3, #32]
 8007122:	4a7c      	ldr	r2, [pc, #496]	@ (8007314 <HAL_RCC_OscConfig+0xb40>)
 8007124:	f023 0304 	bic.w	r3, r3, #4
 8007128:	6213      	str	r3, [r2, #32]
 800712a:	e020      	b.n	800716e <HAL_RCC_OscConfig+0x99a>
 800712c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007130:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	689b      	ldr	r3, [r3, #8]
 8007138:	2b05      	cmp	r3, #5
 800713a:	d10c      	bne.n	8007156 <HAL_RCC_OscConfig+0x982>
 800713c:	4b75      	ldr	r3, [pc, #468]	@ (8007314 <HAL_RCC_OscConfig+0xb40>)
 800713e:	6a1b      	ldr	r3, [r3, #32]
 8007140:	4a74      	ldr	r2, [pc, #464]	@ (8007314 <HAL_RCC_OscConfig+0xb40>)
 8007142:	f043 0304 	orr.w	r3, r3, #4
 8007146:	6213      	str	r3, [r2, #32]
 8007148:	4b72      	ldr	r3, [pc, #456]	@ (8007314 <HAL_RCC_OscConfig+0xb40>)
 800714a:	6a1b      	ldr	r3, [r3, #32]
 800714c:	4a71      	ldr	r2, [pc, #452]	@ (8007314 <HAL_RCC_OscConfig+0xb40>)
 800714e:	f043 0301 	orr.w	r3, r3, #1
 8007152:	6213      	str	r3, [r2, #32]
 8007154:	e00b      	b.n	800716e <HAL_RCC_OscConfig+0x99a>
 8007156:	4b6f      	ldr	r3, [pc, #444]	@ (8007314 <HAL_RCC_OscConfig+0xb40>)
 8007158:	6a1b      	ldr	r3, [r3, #32]
 800715a:	4a6e      	ldr	r2, [pc, #440]	@ (8007314 <HAL_RCC_OscConfig+0xb40>)
 800715c:	f023 0301 	bic.w	r3, r3, #1
 8007160:	6213      	str	r3, [r2, #32]
 8007162:	4b6c      	ldr	r3, [pc, #432]	@ (8007314 <HAL_RCC_OscConfig+0xb40>)
 8007164:	6a1b      	ldr	r3, [r3, #32]
 8007166:	4a6b      	ldr	r2, [pc, #428]	@ (8007314 <HAL_RCC_OscConfig+0xb40>)
 8007168:	f023 0304 	bic.w	r3, r3, #4
 800716c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800716e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007172:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	689b      	ldr	r3, [r3, #8]
 800717a:	2b00      	cmp	r3, #0
 800717c:	f000 8081 	beq.w	8007282 <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007180:	f7fc fe52 	bl	8003e28 <HAL_GetTick>
 8007184:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007188:	e00b      	b.n	80071a2 <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800718a:	f7fc fe4d 	bl	8003e28 <HAL_GetTick>
 800718e:	4602      	mov	r2, r0
 8007190:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8007194:	1ad3      	subs	r3, r2, r3
 8007196:	f241 3288 	movw	r2, #5000	@ 0x1388
 800719a:	4293      	cmp	r3, r2
 800719c:	d901      	bls.n	80071a2 <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 800719e:	2303      	movs	r3, #3
 80071a0:	e365      	b.n	800786e <HAL_RCC_OscConfig+0x109a>
 80071a2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80071a6:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80071aa:	2202      	movs	r2, #2
 80071ac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80071ae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80071b2:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	fa93 f2a3 	rbit	r2, r3
 80071bc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80071c0:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80071c4:	601a      	str	r2, [r3, #0]
 80071c6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80071ca:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80071ce:	2202      	movs	r2, #2
 80071d0:	601a      	str	r2, [r3, #0]
 80071d2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80071d6:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	fa93 f2a3 	rbit	r2, r3
 80071e0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80071e4:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80071e8:	601a      	str	r2, [r3, #0]
  return result;
 80071ea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80071ee:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80071f2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80071f4:	fab3 f383 	clz	r3, r3
 80071f8:	b2db      	uxtb	r3, r3
 80071fa:	095b      	lsrs	r3, r3, #5
 80071fc:	b2db      	uxtb	r3, r3
 80071fe:	f043 0302 	orr.w	r3, r3, #2
 8007202:	b2db      	uxtb	r3, r3
 8007204:	2b02      	cmp	r3, #2
 8007206:	d102      	bne.n	800720e <HAL_RCC_OscConfig+0xa3a>
 8007208:	4b42      	ldr	r3, [pc, #264]	@ (8007314 <HAL_RCC_OscConfig+0xb40>)
 800720a:	6a1b      	ldr	r3, [r3, #32]
 800720c:	e013      	b.n	8007236 <HAL_RCC_OscConfig+0xa62>
 800720e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007212:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8007216:	2202      	movs	r2, #2
 8007218:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800721a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800721e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	fa93 f2a3 	rbit	r2, r3
 8007228:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800722c:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8007230:	601a      	str	r2, [r3, #0]
 8007232:	4b38      	ldr	r3, [pc, #224]	@ (8007314 <HAL_RCC_OscConfig+0xb40>)
 8007234:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007236:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800723a:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800723e:	2102      	movs	r1, #2
 8007240:	6011      	str	r1, [r2, #0]
 8007242:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8007246:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800724a:	6812      	ldr	r2, [r2, #0]
 800724c:	fa92 f1a2 	rbit	r1, r2
 8007250:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8007254:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8007258:	6011      	str	r1, [r2, #0]
  return result;
 800725a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800725e:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8007262:	6812      	ldr	r2, [r2, #0]
 8007264:	fab2 f282 	clz	r2, r2
 8007268:	b2d2      	uxtb	r2, r2
 800726a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800726e:	b2d2      	uxtb	r2, r2
 8007270:	f002 021f 	and.w	r2, r2, #31
 8007274:	2101      	movs	r1, #1
 8007276:	fa01 f202 	lsl.w	r2, r1, r2
 800727a:	4013      	ands	r3, r2
 800727c:	2b00      	cmp	r3, #0
 800727e:	d084      	beq.n	800718a <HAL_RCC_OscConfig+0x9b6>
 8007280:	e083      	b.n	800738a <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007282:	f7fc fdd1 	bl	8003e28 <HAL_GetTick>
 8007286:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800728a:	e00b      	b.n	80072a4 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800728c:	f7fc fdcc 	bl	8003e28 <HAL_GetTick>
 8007290:	4602      	mov	r2, r0
 8007292:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8007296:	1ad3      	subs	r3, r2, r3
 8007298:	f241 3288 	movw	r2, #5000	@ 0x1388
 800729c:	4293      	cmp	r3, r2
 800729e:	d901      	bls.n	80072a4 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 80072a0:	2303      	movs	r3, #3
 80072a2:	e2e4      	b.n	800786e <HAL_RCC_OscConfig+0x109a>
 80072a4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80072a8:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80072ac:	2202      	movs	r2, #2
 80072ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80072b0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80072b4:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	fa93 f2a3 	rbit	r2, r3
 80072be:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80072c2:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80072c6:	601a      	str	r2, [r3, #0]
 80072c8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80072cc:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80072d0:	2202      	movs	r2, #2
 80072d2:	601a      	str	r2, [r3, #0]
 80072d4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80072d8:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	fa93 f2a3 	rbit	r2, r3
 80072e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80072e6:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80072ea:	601a      	str	r2, [r3, #0]
  return result;
 80072ec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80072f0:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80072f4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80072f6:	fab3 f383 	clz	r3, r3
 80072fa:	b2db      	uxtb	r3, r3
 80072fc:	095b      	lsrs	r3, r3, #5
 80072fe:	b2db      	uxtb	r3, r3
 8007300:	f043 0302 	orr.w	r3, r3, #2
 8007304:	b2db      	uxtb	r3, r3
 8007306:	2b02      	cmp	r3, #2
 8007308:	d106      	bne.n	8007318 <HAL_RCC_OscConfig+0xb44>
 800730a:	4b02      	ldr	r3, [pc, #8]	@ (8007314 <HAL_RCC_OscConfig+0xb40>)
 800730c:	6a1b      	ldr	r3, [r3, #32]
 800730e:	e017      	b.n	8007340 <HAL_RCC_OscConfig+0xb6c>
 8007310:	40007000 	.word	0x40007000
 8007314:	40021000 	.word	0x40021000
 8007318:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800731c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8007320:	2202      	movs	r2, #2
 8007322:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007324:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007328:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	fa93 f2a3 	rbit	r2, r3
 8007332:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007336:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 800733a:	601a      	str	r2, [r3, #0]
 800733c:	4bb3      	ldr	r3, [pc, #716]	@ (800760c <HAL_RCC_OscConfig+0xe38>)
 800733e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007340:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8007344:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8007348:	2102      	movs	r1, #2
 800734a:	6011      	str	r1, [r2, #0]
 800734c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8007350:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8007354:	6812      	ldr	r2, [r2, #0]
 8007356:	fa92 f1a2 	rbit	r1, r2
 800735a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800735e:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8007362:	6011      	str	r1, [r2, #0]
  return result;
 8007364:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8007368:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 800736c:	6812      	ldr	r2, [r2, #0]
 800736e:	fab2 f282 	clz	r2, r2
 8007372:	b2d2      	uxtb	r2, r2
 8007374:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007378:	b2d2      	uxtb	r2, r2
 800737a:	f002 021f 	and.w	r2, r2, #31
 800737e:	2101      	movs	r1, #1
 8007380:	fa01 f202 	lsl.w	r2, r1, r2
 8007384:	4013      	ands	r3, r2
 8007386:	2b00      	cmp	r3, #0
 8007388:	d180      	bne.n	800728c <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800738a:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 800738e:	2b01      	cmp	r3, #1
 8007390:	d105      	bne.n	800739e <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007392:	4b9e      	ldr	r3, [pc, #632]	@ (800760c <HAL_RCC_OscConfig+0xe38>)
 8007394:	69db      	ldr	r3, [r3, #28]
 8007396:	4a9d      	ldr	r2, [pc, #628]	@ (800760c <HAL_RCC_OscConfig+0xe38>)
 8007398:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800739c:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800739e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80073a2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	699b      	ldr	r3, [r3, #24]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	f000 825e 	beq.w	800786c <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80073b0:	4b96      	ldr	r3, [pc, #600]	@ (800760c <HAL_RCC_OscConfig+0xe38>)
 80073b2:	685b      	ldr	r3, [r3, #4]
 80073b4:	f003 030c 	and.w	r3, r3, #12
 80073b8:	2b08      	cmp	r3, #8
 80073ba:	f000 821f 	beq.w	80077fc <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80073be:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80073c2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	699b      	ldr	r3, [r3, #24]
 80073ca:	2b02      	cmp	r3, #2
 80073cc:	f040 8170 	bne.w	80076b0 <HAL_RCC_OscConfig+0xedc>
 80073d0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80073d4:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80073d8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80073dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80073de:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80073e2:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	fa93 f2a3 	rbit	r2, r3
 80073ec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80073f0:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80073f4:	601a      	str	r2, [r3, #0]
  return result;
 80073f6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80073fa:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80073fe:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007400:	fab3 f383 	clz	r3, r3
 8007404:	b2db      	uxtb	r3, r3
 8007406:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800740a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800740e:	009b      	lsls	r3, r3, #2
 8007410:	461a      	mov	r2, r3
 8007412:	2300      	movs	r3, #0
 8007414:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007416:	f7fc fd07 	bl	8003e28 <HAL_GetTick>
 800741a:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800741e:	e009      	b.n	8007434 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007420:	f7fc fd02 	bl	8003e28 <HAL_GetTick>
 8007424:	4602      	mov	r2, r0
 8007426:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800742a:	1ad3      	subs	r3, r2, r3
 800742c:	2b02      	cmp	r3, #2
 800742e:	d901      	bls.n	8007434 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 8007430:	2303      	movs	r3, #3
 8007432:	e21c      	b.n	800786e <HAL_RCC_OscConfig+0x109a>
 8007434:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007438:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800743c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8007440:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007442:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007446:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	fa93 f2a3 	rbit	r2, r3
 8007450:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007454:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8007458:	601a      	str	r2, [r3, #0]
  return result;
 800745a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800745e:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8007462:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007464:	fab3 f383 	clz	r3, r3
 8007468:	b2db      	uxtb	r3, r3
 800746a:	095b      	lsrs	r3, r3, #5
 800746c:	b2db      	uxtb	r3, r3
 800746e:	f043 0301 	orr.w	r3, r3, #1
 8007472:	b2db      	uxtb	r3, r3
 8007474:	2b01      	cmp	r3, #1
 8007476:	d102      	bne.n	800747e <HAL_RCC_OscConfig+0xcaa>
 8007478:	4b64      	ldr	r3, [pc, #400]	@ (800760c <HAL_RCC_OscConfig+0xe38>)
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	e027      	b.n	80074ce <HAL_RCC_OscConfig+0xcfa>
 800747e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007482:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8007486:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800748a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800748c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007490:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	fa93 f2a3 	rbit	r2, r3
 800749a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800749e:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80074a2:	601a      	str	r2, [r3, #0]
 80074a4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80074a8:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80074ac:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80074b0:	601a      	str	r2, [r3, #0]
 80074b2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80074b6:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	fa93 f2a3 	rbit	r2, r3
 80074c0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80074c4:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 80074c8:	601a      	str	r2, [r3, #0]
 80074ca:	4b50      	ldr	r3, [pc, #320]	@ (800760c <HAL_RCC_OscConfig+0xe38>)
 80074cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074ce:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80074d2:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80074d6:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80074da:	6011      	str	r1, [r2, #0]
 80074dc:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80074e0:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80074e4:	6812      	ldr	r2, [r2, #0]
 80074e6:	fa92 f1a2 	rbit	r1, r2
 80074ea:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80074ee:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 80074f2:	6011      	str	r1, [r2, #0]
  return result;
 80074f4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80074f8:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 80074fc:	6812      	ldr	r2, [r2, #0]
 80074fe:	fab2 f282 	clz	r2, r2
 8007502:	b2d2      	uxtb	r2, r2
 8007504:	f042 0220 	orr.w	r2, r2, #32
 8007508:	b2d2      	uxtb	r2, r2
 800750a:	f002 021f 	and.w	r2, r2, #31
 800750e:	2101      	movs	r1, #1
 8007510:	fa01 f202 	lsl.w	r2, r1, r2
 8007514:	4013      	ands	r3, r2
 8007516:	2b00      	cmp	r3, #0
 8007518:	d182      	bne.n	8007420 <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800751a:	4b3c      	ldr	r3, [pc, #240]	@ (800760c <HAL_RCC_OscConfig+0xe38>)
 800751c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800751e:	f023 020f 	bic.w	r2, r3, #15
 8007522:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007526:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800752e:	4937      	ldr	r1, [pc, #220]	@ (800760c <HAL_RCC_OscConfig+0xe38>)
 8007530:	4313      	orrs	r3, r2
 8007532:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8007534:	4b35      	ldr	r3, [pc, #212]	@ (800760c <HAL_RCC_OscConfig+0xe38>)
 8007536:	685b      	ldr	r3, [r3, #4]
 8007538:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 800753c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007540:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	6a19      	ldr	r1, [r3, #32]
 8007548:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800754c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	69db      	ldr	r3, [r3, #28]
 8007554:	430b      	orrs	r3, r1
 8007556:	492d      	ldr	r1, [pc, #180]	@ (800760c <HAL_RCC_OscConfig+0xe38>)
 8007558:	4313      	orrs	r3, r2
 800755a:	604b      	str	r3, [r1, #4]
 800755c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007560:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8007564:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007568:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800756a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800756e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	fa93 f2a3 	rbit	r2, r3
 8007578:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800757c:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8007580:	601a      	str	r2, [r3, #0]
  return result;
 8007582:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007586:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800758a:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800758c:	fab3 f383 	clz	r3, r3
 8007590:	b2db      	uxtb	r3, r3
 8007592:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8007596:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800759a:	009b      	lsls	r3, r3, #2
 800759c:	461a      	mov	r2, r3
 800759e:	2301      	movs	r3, #1
 80075a0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80075a2:	f7fc fc41 	bl	8003e28 <HAL_GetTick>
 80075a6:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80075aa:	e009      	b.n	80075c0 <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80075ac:	f7fc fc3c 	bl	8003e28 <HAL_GetTick>
 80075b0:	4602      	mov	r2, r0
 80075b2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80075b6:	1ad3      	subs	r3, r2, r3
 80075b8:	2b02      	cmp	r3, #2
 80075ba:	d901      	bls.n	80075c0 <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 80075bc:	2303      	movs	r3, #3
 80075be:	e156      	b.n	800786e <HAL_RCC_OscConfig+0x109a>
 80075c0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80075c4:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80075c8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80075cc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80075ce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80075d2:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	fa93 f2a3 	rbit	r2, r3
 80075dc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80075e0:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80075e4:	601a      	str	r2, [r3, #0]
  return result;
 80075e6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80075ea:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80075ee:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80075f0:	fab3 f383 	clz	r3, r3
 80075f4:	b2db      	uxtb	r3, r3
 80075f6:	095b      	lsrs	r3, r3, #5
 80075f8:	b2db      	uxtb	r3, r3
 80075fa:	f043 0301 	orr.w	r3, r3, #1
 80075fe:	b2db      	uxtb	r3, r3
 8007600:	2b01      	cmp	r3, #1
 8007602:	d105      	bne.n	8007610 <HAL_RCC_OscConfig+0xe3c>
 8007604:	4b01      	ldr	r3, [pc, #4]	@ (800760c <HAL_RCC_OscConfig+0xe38>)
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	e02a      	b.n	8007660 <HAL_RCC_OscConfig+0xe8c>
 800760a:	bf00      	nop
 800760c:	40021000 	.word	0x40021000
 8007610:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007614:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8007618:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800761c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800761e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007622:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	fa93 f2a3 	rbit	r2, r3
 800762c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007630:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8007634:	601a      	str	r2, [r3, #0]
 8007636:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800763a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800763e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8007642:	601a      	str	r2, [r3, #0]
 8007644:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007648:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	fa93 f2a3 	rbit	r2, r3
 8007652:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007656:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 800765a:	601a      	str	r2, [r3, #0]
 800765c:	4b86      	ldr	r3, [pc, #536]	@ (8007878 <HAL_RCC_OscConfig+0x10a4>)
 800765e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007660:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8007664:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8007668:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800766c:	6011      	str	r1, [r2, #0]
 800766e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8007672:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8007676:	6812      	ldr	r2, [r2, #0]
 8007678:	fa92 f1a2 	rbit	r1, r2
 800767c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8007680:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8007684:	6011      	str	r1, [r2, #0]
  return result;
 8007686:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800768a:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 800768e:	6812      	ldr	r2, [r2, #0]
 8007690:	fab2 f282 	clz	r2, r2
 8007694:	b2d2      	uxtb	r2, r2
 8007696:	f042 0220 	orr.w	r2, r2, #32
 800769a:	b2d2      	uxtb	r2, r2
 800769c:	f002 021f 	and.w	r2, r2, #31
 80076a0:	2101      	movs	r1, #1
 80076a2:	fa01 f202 	lsl.w	r2, r1, r2
 80076a6:	4013      	ands	r3, r2
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	f43f af7f 	beq.w	80075ac <HAL_RCC_OscConfig+0xdd8>
 80076ae:	e0dd      	b.n	800786c <HAL_RCC_OscConfig+0x1098>
 80076b0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80076b4:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80076b8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80076bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80076be:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80076c2:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	fa93 f2a3 	rbit	r2, r3
 80076cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80076d0:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80076d4:	601a      	str	r2, [r3, #0]
  return result;
 80076d6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80076da:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80076de:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80076e0:	fab3 f383 	clz	r3, r3
 80076e4:	b2db      	uxtb	r3, r3
 80076e6:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80076ea:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80076ee:	009b      	lsls	r3, r3, #2
 80076f0:	461a      	mov	r2, r3
 80076f2:	2300      	movs	r3, #0
 80076f4:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076f6:	f7fc fb97 	bl	8003e28 <HAL_GetTick>
 80076fa:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80076fe:	e009      	b.n	8007714 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007700:	f7fc fb92 	bl	8003e28 <HAL_GetTick>
 8007704:	4602      	mov	r2, r0
 8007706:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800770a:	1ad3      	subs	r3, r2, r3
 800770c:	2b02      	cmp	r3, #2
 800770e:	d901      	bls.n	8007714 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 8007710:	2303      	movs	r3, #3
 8007712:	e0ac      	b.n	800786e <HAL_RCC_OscConfig+0x109a>
 8007714:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007718:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800771c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8007720:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007722:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007726:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	fa93 f2a3 	rbit	r2, r3
 8007730:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007734:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8007738:	601a      	str	r2, [r3, #0]
  return result;
 800773a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800773e:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8007742:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007744:	fab3 f383 	clz	r3, r3
 8007748:	b2db      	uxtb	r3, r3
 800774a:	095b      	lsrs	r3, r3, #5
 800774c:	b2db      	uxtb	r3, r3
 800774e:	f043 0301 	orr.w	r3, r3, #1
 8007752:	b2db      	uxtb	r3, r3
 8007754:	2b01      	cmp	r3, #1
 8007756:	d102      	bne.n	800775e <HAL_RCC_OscConfig+0xf8a>
 8007758:	4b47      	ldr	r3, [pc, #284]	@ (8007878 <HAL_RCC_OscConfig+0x10a4>)
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	e027      	b.n	80077ae <HAL_RCC_OscConfig+0xfda>
 800775e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007762:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8007766:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800776a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800776c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007770:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	fa93 f2a3 	rbit	r2, r3
 800777a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800777e:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8007782:	601a      	str	r2, [r3, #0]
 8007784:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007788:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 800778c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8007790:	601a      	str	r2, [r3, #0]
 8007792:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007796:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	fa93 f2a3 	rbit	r2, r3
 80077a0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80077a4:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 80077a8:	601a      	str	r2, [r3, #0]
 80077aa:	4b33      	ldr	r3, [pc, #204]	@ (8007878 <HAL_RCC_OscConfig+0x10a4>)
 80077ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077ae:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80077b2:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80077b6:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80077ba:	6011      	str	r1, [r2, #0]
 80077bc:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80077c0:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80077c4:	6812      	ldr	r2, [r2, #0]
 80077c6:	fa92 f1a2 	rbit	r1, r2
 80077ca:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80077ce:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 80077d2:	6011      	str	r1, [r2, #0]
  return result;
 80077d4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80077d8:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 80077dc:	6812      	ldr	r2, [r2, #0]
 80077de:	fab2 f282 	clz	r2, r2
 80077e2:	b2d2      	uxtb	r2, r2
 80077e4:	f042 0220 	orr.w	r2, r2, #32
 80077e8:	b2d2      	uxtb	r2, r2
 80077ea:	f002 021f 	and.w	r2, r2, #31
 80077ee:	2101      	movs	r1, #1
 80077f0:	fa01 f202 	lsl.w	r2, r1, r2
 80077f4:	4013      	ands	r3, r2
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d182      	bne.n	8007700 <HAL_RCC_OscConfig+0xf2c>
 80077fa:	e037      	b.n	800786c <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80077fc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007800:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	699b      	ldr	r3, [r3, #24]
 8007808:	2b01      	cmp	r3, #1
 800780a:	d101      	bne.n	8007810 <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 800780c:	2301      	movs	r3, #1
 800780e:	e02e      	b.n	800786e <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007810:	4b19      	ldr	r3, [pc, #100]	@ (8007878 <HAL_RCC_OscConfig+0x10a4>)
 8007812:	685b      	ldr	r3, [r3, #4]
 8007814:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8007818:	4b17      	ldr	r3, [pc, #92]	@ (8007878 <HAL_RCC_OscConfig+0x10a4>)
 800781a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800781c:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8007820:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8007824:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 8007828:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800782c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	69db      	ldr	r3, [r3, #28]
 8007834:	429a      	cmp	r2, r3
 8007836:	d117      	bne.n	8007868 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8007838:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800783c:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8007840:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8007844:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800784c:	429a      	cmp	r2, r3
 800784e:	d10b      	bne.n	8007868 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8007850:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8007854:	f003 020f 	and.w	r2, r3, #15
 8007858:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800785c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8007864:	429a      	cmp	r2, r3
 8007866:	d001      	beq.n	800786c <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8007868:	2301      	movs	r3, #1
 800786a:	e000      	b.n	800786e <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 800786c:	2300      	movs	r3, #0
}
 800786e:	4618      	mov	r0, r3
 8007870:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8007874:	46bd      	mov	sp, r7
 8007876:	bd80      	pop	{r7, pc}
 8007878:	40021000 	.word	0x40021000

0800787c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800787c:	b580      	push	{r7, lr}
 800787e:	b09e      	sub	sp, #120	@ 0x78
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]
 8007884:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8007886:	2300      	movs	r3, #0
 8007888:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	2b00      	cmp	r3, #0
 800788e:	d101      	bne.n	8007894 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007890:	2301      	movs	r3, #1
 8007892:	e162      	b.n	8007b5a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007894:	4b90      	ldr	r3, [pc, #576]	@ (8007ad8 <HAL_RCC_ClockConfig+0x25c>)
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	f003 0307 	and.w	r3, r3, #7
 800789c:	683a      	ldr	r2, [r7, #0]
 800789e:	429a      	cmp	r2, r3
 80078a0:	d910      	bls.n	80078c4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80078a2:	4b8d      	ldr	r3, [pc, #564]	@ (8007ad8 <HAL_RCC_ClockConfig+0x25c>)
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	f023 0207 	bic.w	r2, r3, #7
 80078aa:	498b      	ldr	r1, [pc, #556]	@ (8007ad8 <HAL_RCC_ClockConfig+0x25c>)
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	4313      	orrs	r3, r2
 80078b0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80078b2:	4b89      	ldr	r3, [pc, #548]	@ (8007ad8 <HAL_RCC_ClockConfig+0x25c>)
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	f003 0307 	and.w	r3, r3, #7
 80078ba:	683a      	ldr	r2, [r7, #0]
 80078bc:	429a      	cmp	r2, r3
 80078be:	d001      	beq.n	80078c4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80078c0:	2301      	movs	r3, #1
 80078c2:	e14a      	b.n	8007b5a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	f003 0302 	and.w	r3, r3, #2
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d008      	beq.n	80078e2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80078d0:	4b82      	ldr	r3, [pc, #520]	@ (8007adc <HAL_RCC_ClockConfig+0x260>)
 80078d2:	685b      	ldr	r3, [r3, #4]
 80078d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	689b      	ldr	r3, [r3, #8]
 80078dc:	497f      	ldr	r1, [pc, #508]	@ (8007adc <HAL_RCC_ClockConfig+0x260>)
 80078de:	4313      	orrs	r3, r2
 80078e0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	f003 0301 	and.w	r3, r3, #1
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	f000 80dc 	beq.w	8007aa8 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	685b      	ldr	r3, [r3, #4]
 80078f4:	2b01      	cmp	r3, #1
 80078f6:	d13c      	bne.n	8007972 <HAL_RCC_ClockConfig+0xf6>
 80078f8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80078fc:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80078fe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007900:	fa93 f3a3 	rbit	r3, r3
 8007904:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8007906:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007908:	fab3 f383 	clz	r3, r3
 800790c:	b2db      	uxtb	r3, r3
 800790e:	095b      	lsrs	r3, r3, #5
 8007910:	b2db      	uxtb	r3, r3
 8007912:	f043 0301 	orr.w	r3, r3, #1
 8007916:	b2db      	uxtb	r3, r3
 8007918:	2b01      	cmp	r3, #1
 800791a:	d102      	bne.n	8007922 <HAL_RCC_ClockConfig+0xa6>
 800791c:	4b6f      	ldr	r3, [pc, #444]	@ (8007adc <HAL_RCC_ClockConfig+0x260>)
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	e00f      	b.n	8007942 <HAL_RCC_ClockConfig+0xc6>
 8007922:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8007926:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007928:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800792a:	fa93 f3a3 	rbit	r3, r3
 800792e:	667b      	str	r3, [r7, #100]	@ 0x64
 8007930:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8007934:	663b      	str	r3, [r7, #96]	@ 0x60
 8007936:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007938:	fa93 f3a3 	rbit	r3, r3
 800793c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800793e:	4b67      	ldr	r3, [pc, #412]	@ (8007adc <HAL_RCC_ClockConfig+0x260>)
 8007940:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007942:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8007946:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007948:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800794a:	fa92 f2a2 	rbit	r2, r2
 800794e:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8007950:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007952:	fab2 f282 	clz	r2, r2
 8007956:	b2d2      	uxtb	r2, r2
 8007958:	f042 0220 	orr.w	r2, r2, #32
 800795c:	b2d2      	uxtb	r2, r2
 800795e:	f002 021f 	and.w	r2, r2, #31
 8007962:	2101      	movs	r1, #1
 8007964:	fa01 f202 	lsl.w	r2, r1, r2
 8007968:	4013      	ands	r3, r2
 800796a:	2b00      	cmp	r3, #0
 800796c:	d17b      	bne.n	8007a66 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800796e:	2301      	movs	r3, #1
 8007970:	e0f3      	b.n	8007b5a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	685b      	ldr	r3, [r3, #4]
 8007976:	2b02      	cmp	r3, #2
 8007978:	d13c      	bne.n	80079f4 <HAL_RCC_ClockConfig+0x178>
 800797a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800797e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007980:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007982:	fa93 f3a3 	rbit	r3, r3
 8007986:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8007988:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800798a:	fab3 f383 	clz	r3, r3
 800798e:	b2db      	uxtb	r3, r3
 8007990:	095b      	lsrs	r3, r3, #5
 8007992:	b2db      	uxtb	r3, r3
 8007994:	f043 0301 	orr.w	r3, r3, #1
 8007998:	b2db      	uxtb	r3, r3
 800799a:	2b01      	cmp	r3, #1
 800799c:	d102      	bne.n	80079a4 <HAL_RCC_ClockConfig+0x128>
 800799e:	4b4f      	ldr	r3, [pc, #316]	@ (8007adc <HAL_RCC_ClockConfig+0x260>)
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	e00f      	b.n	80079c4 <HAL_RCC_ClockConfig+0x148>
 80079a4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80079a8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80079aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80079ac:	fa93 f3a3 	rbit	r3, r3
 80079b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80079b2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80079b6:	643b      	str	r3, [r7, #64]	@ 0x40
 80079b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80079ba:	fa93 f3a3 	rbit	r3, r3
 80079be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80079c0:	4b46      	ldr	r3, [pc, #280]	@ (8007adc <HAL_RCC_ClockConfig+0x260>)
 80079c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079c4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80079c8:	63ba      	str	r2, [r7, #56]	@ 0x38
 80079ca:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80079cc:	fa92 f2a2 	rbit	r2, r2
 80079d0:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 80079d2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80079d4:	fab2 f282 	clz	r2, r2
 80079d8:	b2d2      	uxtb	r2, r2
 80079da:	f042 0220 	orr.w	r2, r2, #32
 80079de:	b2d2      	uxtb	r2, r2
 80079e0:	f002 021f 	and.w	r2, r2, #31
 80079e4:	2101      	movs	r1, #1
 80079e6:	fa01 f202 	lsl.w	r2, r1, r2
 80079ea:	4013      	ands	r3, r2
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d13a      	bne.n	8007a66 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80079f0:	2301      	movs	r3, #1
 80079f2:	e0b2      	b.n	8007b5a <HAL_RCC_ClockConfig+0x2de>
 80079f4:	2302      	movs	r3, #2
 80079f6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80079f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079fa:	fa93 f3a3 	rbit	r3, r3
 80079fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8007a00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007a02:	fab3 f383 	clz	r3, r3
 8007a06:	b2db      	uxtb	r3, r3
 8007a08:	095b      	lsrs	r3, r3, #5
 8007a0a:	b2db      	uxtb	r3, r3
 8007a0c:	f043 0301 	orr.w	r3, r3, #1
 8007a10:	b2db      	uxtb	r3, r3
 8007a12:	2b01      	cmp	r3, #1
 8007a14:	d102      	bne.n	8007a1c <HAL_RCC_ClockConfig+0x1a0>
 8007a16:	4b31      	ldr	r3, [pc, #196]	@ (8007adc <HAL_RCC_ClockConfig+0x260>)
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	e00d      	b.n	8007a38 <HAL_RCC_ClockConfig+0x1bc>
 8007a1c:	2302      	movs	r3, #2
 8007a1e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007a20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a22:	fa93 f3a3 	rbit	r3, r3
 8007a26:	627b      	str	r3, [r7, #36]	@ 0x24
 8007a28:	2302      	movs	r3, #2
 8007a2a:	623b      	str	r3, [r7, #32]
 8007a2c:	6a3b      	ldr	r3, [r7, #32]
 8007a2e:	fa93 f3a3 	rbit	r3, r3
 8007a32:	61fb      	str	r3, [r7, #28]
 8007a34:	4b29      	ldr	r3, [pc, #164]	@ (8007adc <HAL_RCC_ClockConfig+0x260>)
 8007a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a38:	2202      	movs	r2, #2
 8007a3a:	61ba      	str	r2, [r7, #24]
 8007a3c:	69ba      	ldr	r2, [r7, #24]
 8007a3e:	fa92 f2a2 	rbit	r2, r2
 8007a42:	617a      	str	r2, [r7, #20]
  return result;
 8007a44:	697a      	ldr	r2, [r7, #20]
 8007a46:	fab2 f282 	clz	r2, r2
 8007a4a:	b2d2      	uxtb	r2, r2
 8007a4c:	f042 0220 	orr.w	r2, r2, #32
 8007a50:	b2d2      	uxtb	r2, r2
 8007a52:	f002 021f 	and.w	r2, r2, #31
 8007a56:	2101      	movs	r1, #1
 8007a58:	fa01 f202 	lsl.w	r2, r1, r2
 8007a5c:	4013      	ands	r3, r2
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d101      	bne.n	8007a66 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8007a62:	2301      	movs	r3, #1
 8007a64:	e079      	b.n	8007b5a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007a66:	4b1d      	ldr	r3, [pc, #116]	@ (8007adc <HAL_RCC_ClockConfig+0x260>)
 8007a68:	685b      	ldr	r3, [r3, #4]
 8007a6a:	f023 0203 	bic.w	r2, r3, #3
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	685b      	ldr	r3, [r3, #4]
 8007a72:	491a      	ldr	r1, [pc, #104]	@ (8007adc <HAL_RCC_ClockConfig+0x260>)
 8007a74:	4313      	orrs	r3, r2
 8007a76:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007a78:	f7fc f9d6 	bl	8003e28 <HAL_GetTick>
 8007a7c:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a7e:	e00a      	b.n	8007a96 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007a80:	f7fc f9d2 	bl	8003e28 <HAL_GetTick>
 8007a84:	4602      	mov	r2, r0
 8007a86:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007a88:	1ad3      	subs	r3, r2, r3
 8007a8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007a8e:	4293      	cmp	r3, r2
 8007a90:	d901      	bls.n	8007a96 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8007a92:	2303      	movs	r3, #3
 8007a94:	e061      	b.n	8007b5a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a96:	4b11      	ldr	r3, [pc, #68]	@ (8007adc <HAL_RCC_ClockConfig+0x260>)
 8007a98:	685b      	ldr	r3, [r3, #4]
 8007a9a:	f003 020c 	and.w	r2, r3, #12
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	685b      	ldr	r3, [r3, #4]
 8007aa2:	009b      	lsls	r3, r3, #2
 8007aa4:	429a      	cmp	r2, r3
 8007aa6:	d1eb      	bne.n	8007a80 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007aa8:	4b0b      	ldr	r3, [pc, #44]	@ (8007ad8 <HAL_RCC_ClockConfig+0x25c>)
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	f003 0307 	and.w	r3, r3, #7
 8007ab0:	683a      	ldr	r2, [r7, #0]
 8007ab2:	429a      	cmp	r2, r3
 8007ab4:	d214      	bcs.n	8007ae0 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007ab6:	4b08      	ldr	r3, [pc, #32]	@ (8007ad8 <HAL_RCC_ClockConfig+0x25c>)
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	f023 0207 	bic.w	r2, r3, #7
 8007abe:	4906      	ldr	r1, [pc, #24]	@ (8007ad8 <HAL_RCC_ClockConfig+0x25c>)
 8007ac0:	683b      	ldr	r3, [r7, #0]
 8007ac2:	4313      	orrs	r3, r2
 8007ac4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007ac6:	4b04      	ldr	r3, [pc, #16]	@ (8007ad8 <HAL_RCC_ClockConfig+0x25c>)
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	f003 0307 	and.w	r3, r3, #7
 8007ace:	683a      	ldr	r2, [r7, #0]
 8007ad0:	429a      	cmp	r2, r3
 8007ad2:	d005      	beq.n	8007ae0 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8007ad4:	2301      	movs	r3, #1
 8007ad6:	e040      	b.n	8007b5a <HAL_RCC_ClockConfig+0x2de>
 8007ad8:	40022000 	.word	0x40022000
 8007adc:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	f003 0304 	and.w	r3, r3, #4
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d008      	beq.n	8007afe <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007aec:	4b1d      	ldr	r3, [pc, #116]	@ (8007b64 <HAL_RCC_ClockConfig+0x2e8>)
 8007aee:	685b      	ldr	r3, [r3, #4]
 8007af0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	68db      	ldr	r3, [r3, #12]
 8007af8:	491a      	ldr	r1, [pc, #104]	@ (8007b64 <HAL_RCC_ClockConfig+0x2e8>)
 8007afa:	4313      	orrs	r3, r2
 8007afc:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	f003 0308 	and.w	r3, r3, #8
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d009      	beq.n	8007b1e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007b0a:	4b16      	ldr	r3, [pc, #88]	@ (8007b64 <HAL_RCC_ClockConfig+0x2e8>)
 8007b0c:	685b      	ldr	r3, [r3, #4]
 8007b0e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	691b      	ldr	r3, [r3, #16]
 8007b16:	00db      	lsls	r3, r3, #3
 8007b18:	4912      	ldr	r1, [pc, #72]	@ (8007b64 <HAL_RCC_ClockConfig+0x2e8>)
 8007b1a:	4313      	orrs	r3, r2
 8007b1c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8007b1e:	f000 f829 	bl	8007b74 <HAL_RCC_GetSysClockFreq>
 8007b22:	4601      	mov	r1, r0
 8007b24:	4b0f      	ldr	r3, [pc, #60]	@ (8007b64 <HAL_RCC_ClockConfig+0x2e8>)
 8007b26:	685b      	ldr	r3, [r3, #4]
 8007b28:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007b2c:	22f0      	movs	r2, #240	@ 0xf0
 8007b2e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007b30:	693a      	ldr	r2, [r7, #16]
 8007b32:	fa92 f2a2 	rbit	r2, r2
 8007b36:	60fa      	str	r2, [r7, #12]
  return result;
 8007b38:	68fa      	ldr	r2, [r7, #12]
 8007b3a:	fab2 f282 	clz	r2, r2
 8007b3e:	b2d2      	uxtb	r2, r2
 8007b40:	40d3      	lsrs	r3, r2
 8007b42:	4a09      	ldr	r2, [pc, #36]	@ (8007b68 <HAL_RCC_ClockConfig+0x2ec>)
 8007b44:	5cd3      	ldrb	r3, [r2, r3]
 8007b46:	fa21 f303 	lsr.w	r3, r1, r3
 8007b4a:	4a08      	ldr	r2, [pc, #32]	@ (8007b6c <HAL_RCC_ClockConfig+0x2f0>)
 8007b4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8007b4e:	4b08      	ldr	r3, [pc, #32]	@ (8007b70 <HAL_RCC_ClockConfig+0x2f4>)
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	4618      	mov	r0, r3
 8007b54:	f7fb fe12 	bl	800377c <HAL_InitTick>
  
  return HAL_OK;
 8007b58:	2300      	movs	r3, #0
}
 8007b5a:	4618      	mov	r0, r3
 8007b5c:	3778      	adds	r7, #120	@ 0x78
 8007b5e:	46bd      	mov	sp, r7
 8007b60:	bd80      	pop	{r7, pc}
 8007b62:	bf00      	nop
 8007b64:	40021000 	.word	0x40021000
 8007b68:	08013698 	.word	0x08013698
 8007b6c:	20000008 	.word	0x20000008
 8007b70:	2000000c 	.word	0x2000000c

08007b74 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007b74:	b480      	push	{r7}
 8007b76:	b087      	sub	sp, #28
 8007b78:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	60fb      	str	r3, [r7, #12]
 8007b7e:	2300      	movs	r3, #0
 8007b80:	60bb      	str	r3, [r7, #8]
 8007b82:	2300      	movs	r3, #0
 8007b84:	617b      	str	r3, [r7, #20]
 8007b86:	2300      	movs	r3, #0
 8007b88:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8007b8a:	2300      	movs	r3, #0
 8007b8c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8007b8e:	4b1f      	ldr	r3, [pc, #124]	@ (8007c0c <HAL_RCC_GetSysClockFreq+0x98>)
 8007b90:	685b      	ldr	r3, [r3, #4]
 8007b92:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	f003 030c 	and.w	r3, r3, #12
 8007b9a:	2b04      	cmp	r3, #4
 8007b9c:	d002      	beq.n	8007ba4 <HAL_RCC_GetSysClockFreq+0x30>
 8007b9e:	2b08      	cmp	r3, #8
 8007ba0:	d003      	beq.n	8007baa <HAL_RCC_GetSysClockFreq+0x36>
 8007ba2:	e029      	b.n	8007bf8 <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007ba4:	4b1a      	ldr	r3, [pc, #104]	@ (8007c10 <HAL_RCC_GetSysClockFreq+0x9c>)
 8007ba6:	613b      	str	r3, [r7, #16]
      break;
 8007ba8:	e029      	b.n	8007bfe <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	0c9b      	lsrs	r3, r3, #18
 8007bae:	f003 030f 	and.w	r3, r3, #15
 8007bb2:	4a18      	ldr	r2, [pc, #96]	@ (8007c14 <HAL_RCC_GetSysClockFreq+0xa0>)
 8007bb4:	5cd3      	ldrb	r3, [r2, r3]
 8007bb6:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8007bb8:	4b14      	ldr	r3, [pc, #80]	@ (8007c0c <HAL_RCC_GetSysClockFreq+0x98>)
 8007bba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bbc:	f003 030f 	and.w	r3, r3, #15
 8007bc0:	4a15      	ldr	r2, [pc, #84]	@ (8007c18 <HAL_RCC_GetSysClockFreq+0xa4>)
 8007bc2:	5cd3      	ldrb	r3, [r2, r3]
 8007bc4:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d008      	beq.n	8007be2 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8007bd0:	4a0f      	ldr	r2, [pc, #60]	@ (8007c10 <HAL_RCC_GetSysClockFreq+0x9c>)
 8007bd2:	68bb      	ldr	r3, [r7, #8]
 8007bd4:	fbb2 f2f3 	udiv	r2, r2, r3
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	fb02 f303 	mul.w	r3, r2, r3
 8007bde:	617b      	str	r3, [r7, #20]
 8007be0:	e007      	b.n	8007bf2 <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8007be2:	4a0b      	ldr	r2, [pc, #44]	@ (8007c10 <HAL_RCC_GetSysClockFreq+0x9c>)
 8007be4:	68bb      	ldr	r3, [r7, #8]
 8007be6:	fbb2 f2f3 	udiv	r2, r2, r3
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	fb02 f303 	mul.w	r3, r2, r3
 8007bf0:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8007bf2:	697b      	ldr	r3, [r7, #20]
 8007bf4:	613b      	str	r3, [r7, #16]
      break;
 8007bf6:	e002      	b.n	8007bfe <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007bf8:	4b05      	ldr	r3, [pc, #20]	@ (8007c10 <HAL_RCC_GetSysClockFreq+0x9c>)
 8007bfa:	613b      	str	r3, [r7, #16]
      break;
 8007bfc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007bfe:	693b      	ldr	r3, [r7, #16]
}
 8007c00:	4618      	mov	r0, r3
 8007c02:	371c      	adds	r7, #28
 8007c04:	46bd      	mov	sp, r7
 8007c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0a:	4770      	bx	lr
 8007c0c:	40021000 	.word	0x40021000
 8007c10:	007a1200 	.word	0x007a1200
 8007c14:	080136b0 	.word	0x080136b0
 8007c18:	080136c0 	.word	0x080136c0

08007c1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007c1c:	b480      	push	{r7}
 8007c1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007c20:	4b03      	ldr	r3, [pc, #12]	@ (8007c30 <HAL_RCC_GetHCLKFreq+0x14>)
 8007c22:	681b      	ldr	r3, [r3, #0]
}
 8007c24:	4618      	mov	r0, r3
 8007c26:	46bd      	mov	sp, r7
 8007c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2c:	4770      	bx	lr
 8007c2e:	bf00      	nop
 8007c30:	20000008 	.word	0x20000008

08007c34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007c34:	b580      	push	{r7, lr}
 8007c36:	b082      	sub	sp, #8
 8007c38:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8007c3a:	f7ff ffef 	bl	8007c1c <HAL_RCC_GetHCLKFreq>
 8007c3e:	4601      	mov	r1, r0
 8007c40:	4b0b      	ldr	r3, [pc, #44]	@ (8007c70 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8007c42:	685b      	ldr	r3, [r3, #4]
 8007c44:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007c48:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8007c4c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007c4e:	687a      	ldr	r2, [r7, #4]
 8007c50:	fa92 f2a2 	rbit	r2, r2
 8007c54:	603a      	str	r2, [r7, #0]
  return result;
 8007c56:	683a      	ldr	r2, [r7, #0]
 8007c58:	fab2 f282 	clz	r2, r2
 8007c5c:	b2d2      	uxtb	r2, r2
 8007c5e:	40d3      	lsrs	r3, r2
 8007c60:	4a04      	ldr	r2, [pc, #16]	@ (8007c74 <HAL_RCC_GetPCLK1Freq+0x40>)
 8007c62:	5cd3      	ldrb	r3, [r2, r3]
 8007c64:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8007c68:	4618      	mov	r0, r3
 8007c6a:	3708      	adds	r7, #8
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	bd80      	pop	{r7, pc}
 8007c70:	40021000 	.word	0x40021000
 8007c74:	080136a8 	.word	0x080136a8

08007c78 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	b082      	sub	sp, #8
 8007c7c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8007c7e:	f7ff ffcd 	bl	8007c1c <HAL_RCC_GetHCLKFreq>
 8007c82:	4601      	mov	r1, r0
 8007c84:	4b0b      	ldr	r3, [pc, #44]	@ (8007cb4 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8007c86:	685b      	ldr	r3, [r3, #4]
 8007c88:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8007c8c:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8007c90:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007c92:	687a      	ldr	r2, [r7, #4]
 8007c94:	fa92 f2a2 	rbit	r2, r2
 8007c98:	603a      	str	r2, [r7, #0]
  return result;
 8007c9a:	683a      	ldr	r2, [r7, #0]
 8007c9c:	fab2 f282 	clz	r2, r2
 8007ca0:	b2d2      	uxtb	r2, r2
 8007ca2:	40d3      	lsrs	r3, r2
 8007ca4:	4a04      	ldr	r2, [pc, #16]	@ (8007cb8 <HAL_RCC_GetPCLK2Freq+0x40>)
 8007ca6:	5cd3      	ldrb	r3, [r2, r3]
 8007ca8:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8007cac:	4618      	mov	r0, r3
 8007cae:	3708      	adds	r7, #8
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	bd80      	pop	{r7, pc}
 8007cb4:	40021000 	.word	0x40021000
 8007cb8:	080136a8 	.word	0x080136a8

08007cbc <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007cbc:	b480      	push	{r7}
 8007cbe:	b083      	sub	sp, #12
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	6078      	str	r0, [r7, #4]
 8007cc4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	220f      	movs	r2, #15
 8007cca:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007ccc:	4b12      	ldr	r3, [pc, #72]	@ (8007d18 <HAL_RCC_GetClockConfig+0x5c>)
 8007cce:	685b      	ldr	r3, [r3, #4]
 8007cd0:	f003 0203 	and.w	r2, r3, #3
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8007cd8:	4b0f      	ldr	r3, [pc, #60]	@ (8007d18 <HAL_RCC_GetClockConfig+0x5c>)
 8007cda:	685b      	ldr	r3, [r3, #4]
 8007cdc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8007ce4:	4b0c      	ldr	r3, [pc, #48]	@ (8007d18 <HAL_RCC_GetClockConfig+0x5c>)
 8007ce6:	685b      	ldr	r3, [r3, #4]
 8007ce8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007cf0:	4b09      	ldr	r3, [pc, #36]	@ (8007d18 <HAL_RCC_GetClockConfig+0x5c>)
 8007cf2:	685b      	ldr	r3, [r3, #4]
 8007cf4:	08db      	lsrs	r3, r3, #3
 8007cf6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8007cfe:	4b07      	ldr	r3, [pc, #28]	@ (8007d1c <HAL_RCC_GetClockConfig+0x60>)
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	f003 0207 	and.w	r2, r3, #7
 8007d06:	683b      	ldr	r3, [r7, #0]
 8007d08:	601a      	str	r2, [r3, #0]
}
 8007d0a:	bf00      	nop
 8007d0c:	370c      	adds	r7, #12
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d14:	4770      	bx	lr
 8007d16:	bf00      	nop
 8007d18:	40021000 	.word	0x40021000
 8007d1c:	40022000 	.word	0x40022000

08007d20 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007d20:	b580      	push	{r7, lr}
 8007d22:	b092      	sub	sp, #72	@ 0x48
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007d28:	2300      	movs	r3, #0
 8007d2a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8007d30:	2300      	movs	r3, #0
 8007d32:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	f000 80d4 	beq.w	8007eec <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007d44:	4b4e      	ldr	r3, [pc, #312]	@ (8007e80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007d46:	69db      	ldr	r3, [r3, #28]
 8007d48:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d10e      	bne.n	8007d6e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007d50:	4b4b      	ldr	r3, [pc, #300]	@ (8007e80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007d52:	69db      	ldr	r3, [r3, #28]
 8007d54:	4a4a      	ldr	r2, [pc, #296]	@ (8007e80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007d56:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007d5a:	61d3      	str	r3, [r2, #28]
 8007d5c:	4b48      	ldr	r3, [pc, #288]	@ (8007e80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007d5e:	69db      	ldr	r3, [r3, #28]
 8007d60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007d64:	60bb      	str	r3, [r7, #8]
 8007d66:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007d68:	2301      	movs	r3, #1
 8007d6a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007d6e:	4b45      	ldr	r3, [pc, #276]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d118      	bne.n	8007dac <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007d7a:	4b42      	ldr	r3, [pc, #264]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	4a41      	ldr	r2, [pc, #260]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007d80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007d84:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007d86:	f7fc f84f 	bl	8003e28 <HAL_GetTick>
 8007d8a:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007d8c:	e008      	b.n	8007da0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007d8e:	f7fc f84b 	bl	8003e28 <HAL_GetTick>
 8007d92:	4602      	mov	r2, r0
 8007d94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007d96:	1ad3      	subs	r3, r2, r3
 8007d98:	2b64      	cmp	r3, #100	@ 0x64
 8007d9a:	d901      	bls.n	8007da0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8007d9c:	2303      	movs	r3, #3
 8007d9e:	e1d6      	b.n	800814e <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007da0:	4b38      	ldr	r3, [pc, #224]	@ (8007e84 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d0f0      	beq.n	8007d8e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007dac:	4b34      	ldr	r3, [pc, #208]	@ (8007e80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007dae:	6a1b      	ldr	r3, [r3, #32]
 8007db0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007db4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007db6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	f000 8084 	beq.w	8007ec6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	685b      	ldr	r3, [r3, #4]
 8007dc2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007dc6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007dc8:	429a      	cmp	r2, r3
 8007dca:	d07c      	beq.n	8007ec6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007dcc:	4b2c      	ldr	r3, [pc, #176]	@ (8007e80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007dce:	6a1b      	ldr	r3, [r3, #32]
 8007dd0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007dd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007dd6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8007dda:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007ddc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dde:	fa93 f3a3 	rbit	r3, r3
 8007de2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8007de4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007de6:	fab3 f383 	clz	r3, r3
 8007dea:	b2db      	uxtb	r3, r3
 8007dec:	461a      	mov	r2, r3
 8007dee:	4b26      	ldr	r3, [pc, #152]	@ (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007df0:	4413      	add	r3, r2
 8007df2:	009b      	lsls	r3, r3, #2
 8007df4:	461a      	mov	r2, r3
 8007df6:	2301      	movs	r3, #1
 8007df8:	6013      	str	r3, [r2, #0]
 8007dfa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8007dfe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007e00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e02:	fa93 f3a3 	rbit	r3, r3
 8007e06:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8007e08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007e0a:	fab3 f383 	clz	r3, r3
 8007e0e:	b2db      	uxtb	r3, r3
 8007e10:	461a      	mov	r2, r3
 8007e12:	4b1d      	ldr	r3, [pc, #116]	@ (8007e88 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007e14:	4413      	add	r3, r2
 8007e16:	009b      	lsls	r3, r3, #2
 8007e18:	461a      	mov	r2, r3
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8007e1e:	4a18      	ldr	r2, [pc, #96]	@ (8007e80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007e20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e22:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8007e24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e26:	f003 0301 	and.w	r3, r3, #1
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d04b      	beq.n	8007ec6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007e2e:	f7fb fffb 	bl	8003e28 <HAL_GetTick>
 8007e32:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007e34:	e00a      	b.n	8007e4c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007e36:	f7fb fff7 	bl	8003e28 <HAL_GetTick>
 8007e3a:	4602      	mov	r2, r0
 8007e3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007e3e:	1ad3      	subs	r3, r2, r3
 8007e40:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007e44:	4293      	cmp	r3, r2
 8007e46:	d901      	bls.n	8007e4c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8007e48:	2303      	movs	r3, #3
 8007e4a:	e180      	b.n	800814e <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8007e4c:	2302      	movs	r3, #2
 8007e4e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007e50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e52:	fa93 f3a3 	rbit	r3, r3
 8007e56:	627b      	str	r3, [r7, #36]	@ 0x24
 8007e58:	2302      	movs	r3, #2
 8007e5a:	623b      	str	r3, [r7, #32]
 8007e5c:	6a3b      	ldr	r3, [r7, #32]
 8007e5e:	fa93 f3a3 	rbit	r3, r3
 8007e62:	61fb      	str	r3, [r7, #28]
  return result;
 8007e64:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007e66:	fab3 f383 	clz	r3, r3
 8007e6a:	b2db      	uxtb	r3, r3
 8007e6c:	095b      	lsrs	r3, r3, #5
 8007e6e:	b2db      	uxtb	r3, r3
 8007e70:	f043 0302 	orr.w	r3, r3, #2
 8007e74:	b2db      	uxtb	r3, r3
 8007e76:	2b02      	cmp	r3, #2
 8007e78:	d108      	bne.n	8007e8c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8007e7a:	4b01      	ldr	r3, [pc, #4]	@ (8007e80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007e7c:	6a1b      	ldr	r3, [r3, #32]
 8007e7e:	e00d      	b.n	8007e9c <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8007e80:	40021000 	.word	0x40021000
 8007e84:	40007000 	.word	0x40007000
 8007e88:	10908100 	.word	0x10908100
 8007e8c:	2302      	movs	r3, #2
 8007e8e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007e90:	69bb      	ldr	r3, [r7, #24]
 8007e92:	fa93 f3a3 	rbit	r3, r3
 8007e96:	617b      	str	r3, [r7, #20]
 8007e98:	4b9a      	ldr	r3, [pc, #616]	@ (8008104 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e9c:	2202      	movs	r2, #2
 8007e9e:	613a      	str	r2, [r7, #16]
 8007ea0:	693a      	ldr	r2, [r7, #16]
 8007ea2:	fa92 f2a2 	rbit	r2, r2
 8007ea6:	60fa      	str	r2, [r7, #12]
  return result;
 8007ea8:	68fa      	ldr	r2, [r7, #12]
 8007eaa:	fab2 f282 	clz	r2, r2
 8007eae:	b2d2      	uxtb	r2, r2
 8007eb0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007eb4:	b2d2      	uxtb	r2, r2
 8007eb6:	f002 021f 	and.w	r2, r2, #31
 8007eba:	2101      	movs	r1, #1
 8007ebc:	fa01 f202 	lsl.w	r2, r1, r2
 8007ec0:	4013      	ands	r3, r2
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d0b7      	beq.n	8007e36 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8007ec6:	4b8f      	ldr	r3, [pc, #572]	@ (8008104 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007ec8:	6a1b      	ldr	r3, [r3, #32]
 8007eca:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	685b      	ldr	r3, [r3, #4]
 8007ed2:	498c      	ldr	r1, [pc, #560]	@ (8008104 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007ed4:	4313      	orrs	r3, r2
 8007ed6:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8007ed8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8007edc:	2b01      	cmp	r3, #1
 8007ede:	d105      	bne.n	8007eec <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007ee0:	4b88      	ldr	r3, [pc, #544]	@ (8008104 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007ee2:	69db      	ldr	r3, [r3, #28]
 8007ee4:	4a87      	ldr	r2, [pc, #540]	@ (8008104 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007ee6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007eea:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f003 0301 	and.w	r3, r3, #1
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d008      	beq.n	8007f0a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007ef8:	4b82      	ldr	r3, [pc, #520]	@ (8008104 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007efa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007efc:	f023 0203 	bic.w	r2, r3, #3
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	689b      	ldr	r3, [r3, #8]
 8007f04:	497f      	ldr	r1, [pc, #508]	@ (8008104 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007f06:	4313      	orrs	r3, r2
 8007f08:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	f003 0302 	and.w	r3, r3, #2
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d008      	beq.n	8007f28 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007f16:	4b7b      	ldr	r3, [pc, #492]	@ (8008104 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f1a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	68db      	ldr	r3, [r3, #12]
 8007f22:	4978      	ldr	r1, [pc, #480]	@ (8008104 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007f24:	4313      	orrs	r3, r2
 8007f26:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	f003 0304 	and.w	r3, r3, #4
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d008      	beq.n	8007f46 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007f34:	4b73      	ldr	r3, [pc, #460]	@ (8008104 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007f36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f38:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	691b      	ldr	r3, [r3, #16]
 8007f40:	4970      	ldr	r1, [pc, #448]	@ (8008104 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007f42:	4313      	orrs	r3, r2
 8007f44:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	f003 0320 	and.w	r3, r3, #32
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d008      	beq.n	8007f64 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007f52:	4b6c      	ldr	r3, [pc, #432]	@ (8008104 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f56:	f023 0210 	bic.w	r2, r3, #16
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	69db      	ldr	r3, [r3, #28]
 8007f5e:	4969      	ldr	r1, [pc, #420]	@ (8008104 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007f60:	4313      	orrs	r3, r2
 8007f62:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d008      	beq.n	8007f82 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8007f70:	4b64      	ldr	r3, [pc, #400]	@ (8008104 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007f72:	685b      	ldr	r3, [r3, #4]
 8007f74:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f7c:	4961      	ldr	r1, [pc, #388]	@ (8008104 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007f7e:	4313      	orrs	r3, r2
 8007f80:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d008      	beq.n	8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007f8e:	4b5d      	ldr	r3, [pc, #372]	@ (8008104 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f92:	f023 0220 	bic.w	r2, r3, #32
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	6a1b      	ldr	r3, [r3, #32]
 8007f9a:	495a      	ldr	r1, [pc, #360]	@ (8008104 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007f9c:	4313      	orrs	r3, r2
 8007f9e:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d008      	beq.n	8007fbe <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007fac:	4b55      	ldr	r3, [pc, #340]	@ (8008104 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007fae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fb0:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fb8:	4952      	ldr	r1, [pc, #328]	@ (8008104 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007fba:	4313      	orrs	r3, r2
 8007fbc:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	f003 0308 	and.w	r3, r3, #8
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d008      	beq.n	8007fdc <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007fca:	4b4e      	ldr	r3, [pc, #312]	@ (8008104 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fce:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	695b      	ldr	r3, [r3, #20]
 8007fd6:	494b      	ldr	r1, [pc, #300]	@ (8008104 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007fd8:	4313      	orrs	r3, r2
 8007fda:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	f003 0310 	and.w	r3, r3, #16
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d008      	beq.n	8007ffa <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007fe8:	4b46      	ldr	r3, [pc, #280]	@ (8008104 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007fea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fec:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	699b      	ldr	r3, [r3, #24]
 8007ff4:	4943      	ldr	r1, [pc, #268]	@ (8008104 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007ff6:	4313      	orrs	r3, r2
 8007ff8:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008002:	2b00      	cmp	r3, #0
 8008004:	d008      	beq.n	8008018 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008006:	4b3f      	ldr	r3, [pc, #252]	@ (8008104 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008008:	685b      	ldr	r3, [r3, #4]
 800800a:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008012:	493c      	ldr	r1, [pc, #240]	@ (8008104 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008014:	4313      	orrs	r3, r2
 8008016:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008020:	2b00      	cmp	r3, #0
 8008022:	d008      	beq.n	8008036 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8008024:	4b37      	ldr	r3, [pc, #220]	@ (8008104 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008026:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008028:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008030:	4934      	ldr	r1, [pc, #208]	@ (8008104 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008032:	4313      	orrs	r3, r2
 8008034:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800803e:	2b00      	cmp	r3, #0
 8008040:	d008      	beq.n	8008054 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8008042:	4b30      	ldr	r3, [pc, #192]	@ (8008104 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008046:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800804e:	492d      	ldr	r1, [pc, #180]	@ (8008104 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008050:	4313      	orrs	r3, r2
 8008052:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800805c:	2b00      	cmp	r3, #0
 800805e:	d008      	beq.n	8008072 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8008060:	4b28      	ldr	r3, [pc, #160]	@ (8008104 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008062:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008064:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800806c:	4925      	ldr	r1, [pc, #148]	@ (8008104 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800806e:	4313      	orrs	r3, r2
 8008070:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800807a:	2b00      	cmp	r3, #0
 800807c:	d008      	beq.n	8008090 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 800807e:	4b21      	ldr	r3, [pc, #132]	@ (8008104 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008082:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800808a:	491e      	ldr	r1, [pc, #120]	@ (8008104 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800808c:	4313      	orrs	r3, r2
 800808e:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008098:	2b00      	cmp	r3, #0
 800809a:	d008      	beq.n	80080ae <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 800809c:	4b19      	ldr	r3, [pc, #100]	@ (8008104 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800809e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080a0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080a8:	4916      	ldr	r1, [pc, #88]	@ (8008104 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80080aa:	4313      	orrs	r3, r2
 80080ac:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d008      	beq.n	80080cc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 80080ba:	4b12      	ldr	r3, [pc, #72]	@ (8008104 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80080bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080be:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080c6:	490f      	ldr	r1, [pc, #60]	@ (8008104 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80080c8:	4313      	orrs	r3, r2
 80080ca:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d008      	beq.n	80080ea <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80080d8:	4b0a      	ldr	r3, [pc, #40]	@ (8008104 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80080da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080dc:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080e4:	4907      	ldr	r1, [pc, #28]	@ (8008104 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80080e6:	4313      	orrs	r3, r2
 80080e8:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d00c      	beq.n	8008110 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 80080f6:	4b03      	ldr	r3, [pc, #12]	@ (8008104 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80080f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080fa:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	e002      	b.n	8008108 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8008102:	bf00      	nop
 8008104:	40021000 	.word	0x40021000
 8008108:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800810a:	4913      	ldr	r1, [pc, #76]	@ (8008158 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800810c:	4313      	orrs	r3, r2
 800810e:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008118:	2b00      	cmp	r3, #0
 800811a:	d008      	beq.n	800812e <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 800811c:	4b0e      	ldr	r3, [pc, #56]	@ (8008158 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800811e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008120:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008128:	490b      	ldr	r1, [pc, #44]	@ (8008158 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800812a:	4313      	orrs	r3, r2
 800812c:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008136:	2b00      	cmp	r3, #0
 8008138:	d008      	beq.n	800814c <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 800813a:	4b07      	ldr	r3, [pc, #28]	@ (8008158 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800813c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800813e:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008146:	4904      	ldr	r1, [pc, #16]	@ (8008158 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8008148:	4313      	orrs	r3, r2
 800814a:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800814c:	2300      	movs	r3, #0
}
 800814e:	4618      	mov	r0, r3
 8008150:	3748      	adds	r7, #72	@ 0x48
 8008152:	46bd      	mov	sp, r7
 8008154:	bd80      	pop	{r7, pc}
 8008156:	bf00      	nop
 8008158:	40021000 	.word	0x40021000

0800815c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800815c:	b580      	push	{r7, lr}
 800815e:	b082      	sub	sp, #8
 8008160:	af00      	add	r7, sp, #0
 8008162:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	2b00      	cmp	r3, #0
 8008168:	d101      	bne.n	800816e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800816a:	2301      	movs	r3, #1
 800816c:	e049      	b.n	8008202 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008174:	b2db      	uxtb	r3, r3
 8008176:	2b00      	cmp	r3, #0
 8008178:	d106      	bne.n	8008188 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	2200      	movs	r2, #0
 800817e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008182:	6878      	ldr	r0, [r7, #4]
 8008184:	f000 f841 	bl	800820a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	2202      	movs	r2, #2
 800818c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681a      	ldr	r2, [r3, #0]
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	3304      	adds	r3, #4
 8008198:	4619      	mov	r1, r3
 800819a:	4610      	mov	r0, r2
 800819c:	f000 fc52 	bl	8008a44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	2201      	movs	r2, #1
 80081a4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2201      	movs	r2, #1
 80081ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	2201      	movs	r2, #1
 80081b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	2201      	movs	r2, #1
 80081bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2201      	movs	r2, #1
 80081c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2201      	movs	r2, #1
 80081cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2201      	movs	r2, #1
 80081d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2201      	movs	r2, #1
 80081dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2201      	movs	r2, #1
 80081e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	2201      	movs	r2, #1
 80081ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	2201      	movs	r2, #1
 80081f4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	2201      	movs	r2, #1
 80081fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008200:	2300      	movs	r3, #0
}
 8008202:	4618      	mov	r0, r3
 8008204:	3708      	adds	r7, #8
 8008206:	46bd      	mov	sp, r7
 8008208:	bd80      	pop	{r7, pc}

0800820a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800820a:	b480      	push	{r7}
 800820c:	b083      	sub	sp, #12
 800820e:	af00      	add	r7, sp, #0
 8008210:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8008212:	bf00      	nop
 8008214:	370c      	adds	r7, #12
 8008216:	46bd      	mov	sp, r7
 8008218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800821c:	4770      	bx	lr
	...

08008220 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008220:	b480      	push	{r7}
 8008222:	b085      	sub	sp, #20
 8008224:	af00      	add	r7, sp, #0
 8008226:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800822e:	b2db      	uxtb	r3, r3
 8008230:	2b01      	cmp	r3, #1
 8008232:	d001      	beq.n	8008238 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008234:	2301      	movs	r3, #1
 8008236:	e04f      	b.n	80082d8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	2202      	movs	r2, #2
 800823c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	68da      	ldr	r2, [r3, #12]
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	f042 0201 	orr.w	r2, r2, #1
 800824e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	4a23      	ldr	r2, [pc, #140]	@ (80082e4 <HAL_TIM_Base_Start_IT+0xc4>)
 8008256:	4293      	cmp	r3, r2
 8008258:	d01d      	beq.n	8008296 <HAL_TIM_Base_Start_IT+0x76>
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008262:	d018      	beq.n	8008296 <HAL_TIM_Base_Start_IT+0x76>
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	4a1f      	ldr	r2, [pc, #124]	@ (80082e8 <HAL_TIM_Base_Start_IT+0xc8>)
 800826a:	4293      	cmp	r3, r2
 800826c:	d013      	beq.n	8008296 <HAL_TIM_Base_Start_IT+0x76>
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	4a1e      	ldr	r2, [pc, #120]	@ (80082ec <HAL_TIM_Base_Start_IT+0xcc>)
 8008274:	4293      	cmp	r3, r2
 8008276:	d00e      	beq.n	8008296 <HAL_TIM_Base_Start_IT+0x76>
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	4a1c      	ldr	r2, [pc, #112]	@ (80082f0 <HAL_TIM_Base_Start_IT+0xd0>)
 800827e:	4293      	cmp	r3, r2
 8008280:	d009      	beq.n	8008296 <HAL_TIM_Base_Start_IT+0x76>
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	4a1b      	ldr	r2, [pc, #108]	@ (80082f4 <HAL_TIM_Base_Start_IT+0xd4>)
 8008288:	4293      	cmp	r3, r2
 800828a:	d004      	beq.n	8008296 <HAL_TIM_Base_Start_IT+0x76>
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	4a19      	ldr	r2, [pc, #100]	@ (80082f8 <HAL_TIM_Base_Start_IT+0xd8>)
 8008292:	4293      	cmp	r3, r2
 8008294:	d115      	bne.n	80082c2 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	689a      	ldr	r2, [r3, #8]
 800829c:	4b17      	ldr	r3, [pc, #92]	@ (80082fc <HAL_TIM_Base_Start_IT+0xdc>)
 800829e:	4013      	ands	r3, r2
 80082a0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	2b06      	cmp	r3, #6
 80082a6:	d015      	beq.n	80082d4 <HAL_TIM_Base_Start_IT+0xb4>
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80082ae:	d011      	beq.n	80082d4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	681a      	ldr	r2, [r3, #0]
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	f042 0201 	orr.w	r2, r2, #1
 80082be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082c0:	e008      	b.n	80082d4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	681a      	ldr	r2, [r3, #0]
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	f042 0201 	orr.w	r2, r2, #1
 80082d0:	601a      	str	r2, [r3, #0]
 80082d2:	e000      	b.n	80082d6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082d4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80082d6:	2300      	movs	r3, #0
}
 80082d8:	4618      	mov	r0, r3
 80082da:	3714      	adds	r7, #20
 80082dc:	46bd      	mov	sp, r7
 80082de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e2:	4770      	bx	lr
 80082e4:	40012c00 	.word	0x40012c00
 80082e8:	40000400 	.word	0x40000400
 80082ec:	40000800 	.word	0x40000800
 80082f0:	40013400 	.word	0x40013400
 80082f4:	40014000 	.word	0x40014000
 80082f8:	40015000 	.word	0x40015000
 80082fc:	00010007 	.word	0x00010007

08008300 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008300:	b580      	push	{r7, lr}
 8008302:	b082      	sub	sp, #8
 8008304:	af00      	add	r7, sp, #0
 8008306:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	2b00      	cmp	r3, #0
 800830c:	d101      	bne.n	8008312 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800830e:	2301      	movs	r3, #1
 8008310:	e049      	b.n	80083a6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008318:	b2db      	uxtb	r3, r3
 800831a:	2b00      	cmp	r3, #0
 800831c:	d106      	bne.n	800832c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	2200      	movs	r2, #0
 8008322:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008326:	6878      	ldr	r0, [r7, #4]
 8008328:	f7fb fbf0 	bl	8003b0c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	2202      	movs	r2, #2
 8008330:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681a      	ldr	r2, [r3, #0]
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	3304      	adds	r3, #4
 800833c:	4619      	mov	r1, r3
 800833e:	4610      	mov	r0, r2
 8008340:	f000 fb80 	bl	8008a44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	2201      	movs	r2, #1
 8008348:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	2201      	movs	r2, #1
 8008350:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	2201      	movs	r2, #1
 8008358:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	2201      	movs	r2, #1
 8008360:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2201      	movs	r2, #1
 8008368:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	2201      	movs	r2, #1
 8008370:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2201      	movs	r2, #1
 8008378:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	2201      	movs	r2, #1
 8008380:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2201      	movs	r2, #1
 8008388:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2201      	movs	r2, #1
 8008390:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	2201      	movs	r2, #1
 8008398:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	2201      	movs	r2, #1
 80083a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80083a4:	2300      	movs	r3, #0
}
 80083a6:	4618      	mov	r0, r3
 80083a8:	3708      	adds	r7, #8
 80083aa:	46bd      	mov	sp, r7
 80083ac:	bd80      	pop	{r7, pc}
	...

080083b0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80083b0:	b580      	push	{r7, lr}
 80083b2:	b084      	sub	sp, #16
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
 80083b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80083ba:	683b      	ldr	r3, [r7, #0]
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d109      	bne.n	80083d4 <HAL_TIM_PWM_Start+0x24>
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80083c6:	b2db      	uxtb	r3, r3
 80083c8:	2b01      	cmp	r3, #1
 80083ca:	bf14      	ite	ne
 80083cc:	2301      	movne	r3, #1
 80083ce:	2300      	moveq	r3, #0
 80083d0:	b2db      	uxtb	r3, r3
 80083d2:	e03c      	b.n	800844e <HAL_TIM_PWM_Start+0x9e>
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	2b04      	cmp	r3, #4
 80083d8:	d109      	bne.n	80083ee <HAL_TIM_PWM_Start+0x3e>
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80083e0:	b2db      	uxtb	r3, r3
 80083e2:	2b01      	cmp	r3, #1
 80083e4:	bf14      	ite	ne
 80083e6:	2301      	movne	r3, #1
 80083e8:	2300      	moveq	r3, #0
 80083ea:	b2db      	uxtb	r3, r3
 80083ec:	e02f      	b.n	800844e <HAL_TIM_PWM_Start+0x9e>
 80083ee:	683b      	ldr	r3, [r7, #0]
 80083f0:	2b08      	cmp	r3, #8
 80083f2:	d109      	bne.n	8008408 <HAL_TIM_PWM_Start+0x58>
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80083fa:	b2db      	uxtb	r3, r3
 80083fc:	2b01      	cmp	r3, #1
 80083fe:	bf14      	ite	ne
 8008400:	2301      	movne	r3, #1
 8008402:	2300      	moveq	r3, #0
 8008404:	b2db      	uxtb	r3, r3
 8008406:	e022      	b.n	800844e <HAL_TIM_PWM_Start+0x9e>
 8008408:	683b      	ldr	r3, [r7, #0]
 800840a:	2b0c      	cmp	r3, #12
 800840c:	d109      	bne.n	8008422 <HAL_TIM_PWM_Start+0x72>
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008414:	b2db      	uxtb	r3, r3
 8008416:	2b01      	cmp	r3, #1
 8008418:	bf14      	ite	ne
 800841a:	2301      	movne	r3, #1
 800841c:	2300      	moveq	r3, #0
 800841e:	b2db      	uxtb	r3, r3
 8008420:	e015      	b.n	800844e <HAL_TIM_PWM_Start+0x9e>
 8008422:	683b      	ldr	r3, [r7, #0]
 8008424:	2b10      	cmp	r3, #16
 8008426:	d109      	bne.n	800843c <HAL_TIM_PWM_Start+0x8c>
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800842e:	b2db      	uxtb	r3, r3
 8008430:	2b01      	cmp	r3, #1
 8008432:	bf14      	ite	ne
 8008434:	2301      	movne	r3, #1
 8008436:	2300      	moveq	r3, #0
 8008438:	b2db      	uxtb	r3, r3
 800843a:	e008      	b.n	800844e <HAL_TIM_PWM_Start+0x9e>
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008442:	b2db      	uxtb	r3, r3
 8008444:	2b01      	cmp	r3, #1
 8008446:	bf14      	ite	ne
 8008448:	2301      	movne	r3, #1
 800844a:	2300      	moveq	r3, #0
 800844c:	b2db      	uxtb	r3, r3
 800844e:	2b00      	cmp	r3, #0
 8008450:	d001      	beq.n	8008456 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8008452:	2301      	movs	r3, #1
 8008454:	e0a1      	b.n	800859a <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008456:	683b      	ldr	r3, [r7, #0]
 8008458:	2b00      	cmp	r3, #0
 800845a:	d104      	bne.n	8008466 <HAL_TIM_PWM_Start+0xb6>
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	2202      	movs	r2, #2
 8008460:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008464:	e023      	b.n	80084ae <HAL_TIM_PWM_Start+0xfe>
 8008466:	683b      	ldr	r3, [r7, #0]
 8008468:	2b04      	cmp	r3, #4
 800846a:	d104      	bne.n	8008476 <HAL_TIM_PWM_Start+0xc6>
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	2202      	movs	r2, #2
 8008470:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008474:	e01b      	b.n	80084ae <HAL_TIM_PWM_Start+0xfe>
 8008476:	683b      	ldr	r3, [r7, #0]
 8008478:	2b08      	cmp	r3, #8
 800847a:	d104      	bne.n	8008486 <HAL_TIM_PWM_Start+0xd6>
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	2202      	movs	r2, #2
 8008480:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008484:	e013      	b.n	80084ae <HAL_TIM_PWM_Start+0xfe>
 8008486:	683b      	ldr	r3, [r7, #0]
 8008488:	2b0c      	cmp	r3, #12
 800848a:	d104      	bne.n	8008496 <HAL_TIM_PWM_Start+0xe6>
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	2202      	movs	r2, #2
 8008490:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008494:	e00b      	b.n	80084ae <HAL_TIM_PWM_Start+0xfe>
 8008496:	683b      	ldr	r3, [r7, #0]
 8008498:	2b10      	cmp	r3, #16
 800849a:	d104      	bne.n	80084a6 <HAL_TIM_PWM_Start+0xf6>
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	2202      	movs	r2, #2
 80084a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80084a4:	e003      	b.n	80084ae <HAL_TIM_PWM_Start+0xfe>
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	2202      	movs	r2, #2
 80084aa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	2201      	movs	r2, #1
 80084b4:	6839      	ldr	r1, [r7, #0]
 80084b6:	4618      	mov	r0, r3
 80084b8:	f000 fe74 	bl	80091a4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	4a38      	ldr	r2, [pc, #224]	@ (80085a4 <HAL_TIM_PWM_Start+0x1f4>)
 80084c2:	4293      	cmp	r3, r2
 80084c4:	d018      	beq.n	80084f8 <HAL_TIM_PWM_Start+0x148>
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	4a37      	ldr	r2, [pc, #220]	@ (80085a8 <HAL_TIM_PWM_Start+0x1f8>)
 80084cc:	4293      	cmp	r3, r2
 80084ce:	d013      	beq.n	80084f8 <HAL_TIM_PWM_Start+0x148>
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	4a35      	ldr	r2, [pc, #212]	@ (80085ac <HAL_TIM_PWM_Start+0x1fc>)
 80084d6:	4293      	cmp	r3, r2
 80084d8:	d00e      	beq.n	80084f8 <HAL_TIM_PWM_Start+0x148>
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	4a34      	ldr	r2, [pc, #208]	@ (80085b0 <HAL_TIM_PWM_Start+0x200>)
 80084e0:	4293      	cmp	r3, r2
 80084e2:	d009      	beq.n	80084f8 <HAL_TIM_PWM_Start+0x148>
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	4a32      	ldr	r2, [pc, #200]	@ (80085b4 <HAL_TIM_PWM_Start+0x204>)
 80084ea:	4293      	cmp	r3, r2
 80084ec:	d004      	beq.n	80084f8 <HAL_TIM_PWM_Start+0x148>
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	4a31      	ldr	r2, [pc, #196]	@ (80085b8 <HAL_TIM_PWM_Start+0x208>)
 80084f4:	4293      	cmp	r3, r2
 80084f6:	d101      	bne.n	80084fc <HAL_TIM_PWM_Start+0x14c>
 80084f8:	2301      	movs	r3, #1
 80084fa:	e000      	b.n	80084fe <HAL_TIM_PWM_Start+0x14e>
 80084fc:	2300      	movs	r3, #0
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d007      	beq.n	8008512 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008510:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	4a23      	ldr	r2, [pc, #140]	@ (80085a4 <HAL_TIM_PWM_Start+0x1f4>)
 8008518:	4293      	cmp	r3, r2
 800851a:	d01d      	beq.n	8008558 <HAL_TIM_PWM_Start+0x1a8>
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008524:	d018      	beq.n	8008558 <HAL_TIM_PWM_Start+0x1a8>
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	4a24      	ldr	r2, [pc, #144]	@ (80085bc <HAL_TIM_PWM_Start+0x20c>)
 800852c:	4293      	cmp	r3, r2
 800852e:	d013      	beq.n	8008558 <HAL_TIM_PWM_Start+0x1a8>
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	4a22      	ldr	r2, [pc, #136]	@ (80085c0 <HAL_TIM_PWM_Start+0x210>)
 8008536:	4293      	cmp	r3, r2
 8008538:	d00e      	beq.n	8008558 <HAL_TIM_PWM_Start+0x1a8>
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	4a1a      	ldr	r2, [pc, #104]	@ (80085a8 <HAL_TIM_PWM_Start+0x1f8>)
 8008540:	4293      	cmp	r3, r2
 8008542:	d009      	beq.n	8008558 <HAL_TIM_PWM_Start+0x1a8>
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	4a18      	ldr	r2, [pc, #96]	@ (80085ac <HAL_TIM_PWM_Start+0x1fc>)
 800854a:	4293      	cmp	r3, r2
 800854c:	d004      	beq.n	8008558 <HAL_TIM_PWM_Start+0x1a8>
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	4a19      	ldr	r2, [pc, #100]	@ (80085b8 <HAL_TIM_PWM_Start+0x208>)
 8008554:	4293      	cmp	r3, r2
 8008556:	d115      	bne.n	8008584 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	689a      	ldr	r2, [r3, #8]
 800855e:	4b19      	ldr	r3, [pc, #100]	@ (80085c4 <HAL_TIM_PWM_Start+0x214>)
 8008560:	4013      	ands	r3, r2
 8008562:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	2b06      	cmp	r3, #6
 8008568:	d015      	beq.n	8008596 <HAL_TIM_PWM_Start+0x1e6>
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008570:	d011      	beq.n	8008596 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	681a      	ldr	r2, [r3, #0]
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	f042 0201 	orr.w	r2, r2, #1
 8008580:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008582:	e008      	b.n	8008596 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	681a      	ldr	r2, [r3, #0]
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	f042 0201 	orr.w	r2, r2, #1
 8008592:	601a      	str	r2, [r3, #0]
 8008594:	e000      	b.n	8008598 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008596:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008598:	2300      	movs	r3, #0
}
 800859a:	4618      	mov	r0, r3
 800859c:	3710      	adds	r7, #16
 800859e:	46bd      	mov	sp, r7
 80085a0:	bd80      	pop	{r7, pc}
 80085a2:	bf00      	nop
 80085a4:	40012c00 	.word	0x40012c00
 80085a8:	40013400 	.word	0x40013400
 80085ac:	40014000 	.word	0x40014000
 80085b0:	40014400 	.word	0x40014400
 80085b4:	40014800 	.word	0x40014800
 80085b8:	40015000 	.word	0x40015000
 80085bc:	40000400 	.word	0x40000400
 80085c0:	40000800 	.word	0x40000800
 80085c4:	00010007 	.word	0x00010007

080085c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80085c8:	b580      	push	{r7, lr}
 80085ca:	b084      	sub	sp, #16
 80085cc:	af00      	add	r7, sp, #0
 80085ce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	68db      	ldr	r3, [r3, #12]
 80085d6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	691b      	ldr	r3, [r3, #16]
 80085de:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80085e0:	68bb      	ldr	r3, [r7, #8]
 80085e2:	f003 0302 	and.w	r3, r3, #2
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d020      	beq.n	800862c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	f003 0302 	and.w	r3, r3, #2
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d01b      	beq.n	800862c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	f06f 0202 	mvn.w	r2, #2
 80085fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	2201      	movs	r2, #1
 8008602:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	699b      	ldr	r3, [r3, #24]
 800860a:	f003 0303 	and.w	r3, r3, #3
 800860e:	2b00      	cmp	r3, #0
 8008610:	d003      	beq.n	800861a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008612:	6878      	ldr	r0, [r7, #4]
 8008614:	f000 f9f8 	bl	8008a08 <HAL_TIM_IC_CaptureCallback>
 8008618:	e005      	b.n	8008626 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800861a:	6878      	ldr	r0, [r7, #4]
 800861c:	f000 f9ea 	bl	80089f4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008620:	6878      	ldr	r0, [r7, #4]
 8008622:	f000 f9fb 	bl	8008a1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	2200      	movs	r2, #0
 800862a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800862c:	68bb      	ldr	r3, [r7, #8]
 800862e:	f003 0304 	and.w	r3, r3, #4
 8008632:	2b00      	cmp	r3, #0
 8008634:	d020      	beq.n	8008678 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	f003 0304 	and.w	r3, r3, #4
 800863c:	2b00      	cmp	r3, #0
 800863e:	d01b      	beq.n	8008678 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	f06f 0204 	mvn.w	r2, #4
 8008648:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	2202      	movs	r2, #2
 800864e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	699b      	ldr	r3, [r3, #24]
 8008656:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800865a:	2b00      	cmp	r3, #0
 800865c:	d003      	beq.n	8008666 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800865e:	6878      	ldr	r0, [r7, #4]
 8008660:	f000 f9d2 	bl	8008a08 <HAL_TIM_IC_CaptureCallback>
 8008664:	e005      	b.n	8008672 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008666:	6878      	ldr	r0, [r7, #4]
 8008668:	f000 f9c4 	bl	80089f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800866c:	6878      	ldr	r0, [r7, #4]
 800866e:	f000 f9d5 	bl	8008a1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	2200      	movs	r2, #0
 8008676:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008678:	68bb      	ldr	r3, [r7, #8]
 800867a:	f003 0308 	and.w	r3, r3, #8
 800867e:	2b00      	cmp	r3, #0
 8008680:	d020      	beq.n	80086c4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	f003 0308 	and.w	r3, r3, #8
 8008688:	2b00      	cmp	r3, #0
 800868a:	d01b      	beq.n	80086c4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	f06f 0208 	mvn.w	r2, #8
 8008694:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	2204      	movs	r2, #4
 800869a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	69db      	ldr	r3, [r3, #28]
 80086a2:	f003 0303 	and.w	r3, r3, #3
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d003      	beq.n	80086b2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80086aa:	6878      	ldr	r0, [r7, #4]
 80086ac:	f000 f9ac 	bl	8008a08 <HAL_TIM_IC_CaptureCallback>
 80086b0:	e005      	b.n	80086be <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80086b2:	6878      	ldr	r0, [r7, #4]
 80086b4:	f000 f99e 	bl	80089f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80086b8:	6878      	ldr	r0, [r7, #4]
 80086ba:	f000 f9af 	bl	8008a1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	2200      	movs	r2, #0
 80086c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80086c4:	68bb      	ldr	r3, [r7, #8]
 80086c6:	f003 0310 	and.w	r3, r3, #16
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d020      	beq.n	8008710 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	f003 0310 	and.w	r3, r3, #16
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d01b      	beq.n	8008710 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	f06f 0210 	mvn.w	r2, #16
 80086e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	2208      	movs	r2, #8
 80086e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	69db      	ldr	r3, [r3, #28]
 80086ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d003      	beq.n	80086fe <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80086f6:	6878      	ldr	r0, [r7, #4]
 80086f8:	f000 f986 	bl	8008a08 <HAL_TIM_IC_CaptureCallback>
 80086fc:	e005      	b.n	800870a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80086fe:	6878      	ldr	r0, [r7, #4]
 8008700:	f000 f978 	bl	80089f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008704:	6878      	ldr	r0, [r7, #4]
 8008706:	f000 f989 	bl	8008a1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	2200      	movs	r2, #0
 800870e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008710:	68bb      	ldr	r3, [r7, #8]
 8008712:	f003 0301 	and.w	r3, r3, #1
 8008716:	2b00      	cmp	r3, #0
 8008718:	d00c      	beq.n	8008734 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	f003 0301 	and.w	r3, r3, #1
 8008720:	2b00      	cmp	r3, #0
 8008722:	d007      	beq.n	8008734 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	f06f 0201 	mvn.w	r2, #1
 800872c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800872e:	6878      	ldr	r0, [r7, #4]
 8008730:	f7fa fd0a 	bl	8003148 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008734:	68bb      	ldr	r3, [r7, #8]
 8008736:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800873a:	2b00      	cmp	r3, #0
 800873c:	d00c      	beq.n	8008758 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008744:	2b00      	cmp	r3, #0
 8008746:	d007      	beq.n	8008758 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008750:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008752:	6878      	ldr	r0, [r7, #4]
 8008754:	f000 fde2 	bl	800931c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8008758:	68bb      	ldr	r3, [r7, #8]
 800875a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800875e:	2b00      	cmp	r3, #0
 8008760:	d00c      	beq.n	800877c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008768:	2b00      	cmp	r3, #0
 800876a:	d007      	beq.n	800877c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008774:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008776:	6878      	ldr	r0, [r7, #4]
 8008778:	f000 fdda 	bl	8009330 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800877c:	68bb      	ldr	r3, [r7, #8]
 800877e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008782:	2b00      	cmp	r3, #0
 8008784:	d00c      	beq.n	80087a0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800878c:	2b00      	cmp	r3, #0
 800878e:	d007      	beq.n	80087a0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008798:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800879a:	6878      	ldr	r0, [r7, #4]
 800879c:	f000 f948 	bl	8008a30 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80087a0:	68bb      	ldr	r3, [r7, #8]
 80087a2:	f003 0320 	and.w	r3, r3, #32
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d00c      	beq.n	80087c4 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	f003 0320 	and.w	r3, r3, #32
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d007      	beq.n	80087c4 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	f06f 0220 	mvn.w	r2, #32
 80087bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80087be:	6878      	ldr	r0, [r7, #4]
 80087c0:	f000 fda2 	bl	8009308 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80087c4:	bf00      	nop
 80087c6:	3710      	adds	r7, #16
 80087c8:	46bd      	mov	sp, r7
 80087ca:	bd80      	pop	{r7, pc}

080087cc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80087cc:	b580      	push	{r7, lr}
 80087ce:	b086      	sub	sp, #24
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	60f8      	str	r0, [r7, #12]
 80087d4:	60b9      	str	r1, [r7, #8]
 80087d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80087d8:	2300      	movs	r3, #0
 80087da:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80087e2:	2b01      	cmp	r3, #1
 80087e4:	d101      	bne.n	80087ea <HAL_TIM_PWM_ConfigChannel+0x1e>
 80087e6:	2302      	movs	r3, #2
 80087e8:	e0ff      	b.n	80089ea <HAL_TIM_PWM_ConfigChannel+0x21e>
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	2201      	movs	r2, #1
 80087ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	2b14      	cmp	r3, #20
 80087f6:	f200 80f0 	bhi.w	80089da <HAL_TIM_PWM_ConfigChannel+0x20e>
 80087fa:	a201      	add	r2, pc, #4	@ (adr r2, 8008800 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80087fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008800:	08008855 	.word	0x08008855
 8008804:	080089db 	.word	0x080089db
 8008808:	080089db 	.word	0x080089db
 800880c:	080089db 	.word	0x080089db
 8008810:	08008895 	.word	0x08008895
 8008814:	080089db 	.word	0x080089db
 8008818:	080089db 	.word	0x080089db
 800881c:	080089db 	.word	0x080089db
 8008820:	080088d7 	.word	0x080088d7
 8008824:	080089db 	.word	0x080089db
 8008828:	080089db 	.word	0x080089db
 800882c:	080089db 	.word	0x080089db
 8008830:	08008917 	.word	0x08008917
 8008834:	080089db 	.word	0x080089db
 8008838:	080089db 	.word	0x080089db
 800883c:	080089db 	.word	0x080089db
 8008840:	08008959 	.word	0x08008959
 8008844:	080089db 	.word	0x080089db
 8008848:	080089db 	.word	0x080089db
 800884c:	080089db 	.word	0x080089db
 8008850:	08008999 	.word	0x08008999
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	68b9      	ldr	r1, [r7, #8]
 800885a:	4618      	mov	r0, r3
 800885c:	f000 f99c 	bl	8008b98 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	699a      	ldr	r2, [r3, #24]
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	f042 0208 	orr.w	r2, r2, #8
 800886e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	699a      	ldr	r2, [r3, #24]
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	f022 0204 	bic.w	r2, r2, #4
 800887e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	6999      	ldr	r1, [r3, #24]
 8008886:	68bb      	ldr	r3, [r7, #8]
 8008888:	691a      	ldr	r2, [r3, #16]
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	430a      	orrs	r2, r1
 8008890:	619a      	str	r2, [r3, #24]
      break;
 8008892:	e0a5      	b.n	80089e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	68b9      	ldr	r1, [r7, #8]
 800889a:	4618      	mov	r0, r3
 800889c:	f000 fa16 	bl	8008ccc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	699a      	ldr	r2, [r3, #24]
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80088ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	699a      	ldr	r2, [r3, #24]
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80088be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	6999      	ldr	r1, [r3, #24]
 80088c6:	68bb      	ldr	r3, [r7, #8]
 80088c8:	691b      	ldr	r3, [r3, #16]
 80088ca:	021a      	lsls	r2, r3, #8
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	430a      	orrs	r2, r1
 80088d2:	619a      	str	r2, [r3, #24]
      break;
 80088d4:	e084      	b.n	80089e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	68b9      	ldr	r1, [r7, #8]
 80088dc:	4618      	mov	r0, r3
 80088de:	f000 fa89 	bl	8008df4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	69da      	ldr	r2, [r3, #28]
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	f042 0208 	orr.w	r2, r2, #8
 80088f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	69da      	ldr	r2, [r3, #28]
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	f022 0204 	bic.w	r2, r2, #4
 8008900:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	69d9      	ldr	r1, [r3, #28]
 8008908:	68bb      	ldr	r3, [r7, #8]
 800890a:	691a      	ldr	r2, [r3, #16]
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	430a      	orrs	r2, r1
 8008912:	61da      	str	r2, [r3, #28]
      break;
 8008914:	e064      	b.n	80089e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	68b9      	ldr	r1, [r7, #8]
 800891c:	4618      	mov	r0, r3
 800891e:	f000 fafb 	bl	8008f18 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	69da      	ldr	r2, [r3, #28]
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008930:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	69da      	ldr	r2, [r3, #28]
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008940:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	69d9      	ldr	r1, [r3, #28]
 8008948:	68bb      	ldr	r3, [r7, #8]
 800894a:	691b      	ldr	r3, [r3, #16]
 800894c:	021a      	lsls	r2, r3, #8
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	430a      	orrs	r2, r1
 8008954:	61da      	str	r2, [r3, #28]
      break;
 8008956:	e043      	b.n	80089e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	68b9      	ldr	r1, [r7, #8]
 800895e:	4618      	mov	r0, r3
 8008960:	f000 fb4a 	bl	8008ff8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	f042 0208 	orr.w	r2, r2, #8
 8008972:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	f022 0204 	bic.w	r2, r2, #4
 8008982:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800898a:	68bb      	ldr	r3, [r7, #8]
 800898c:	691a      	ldr	r2, [r3, #16]
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	430a      	orrs	r2, r1
 8008994:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8008996:	e023      	b.n	80089e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	68b9      	ldr	r1, [r7, #8]
 800899e:	4618      	mov	r0, r3
 80089a0:	f000 fb94 	bl	80090cc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80089b2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80089c2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80089ca:	68bb      	ldr	r3, [r7, #8]
 80089cc:	691b      	ldr	r3, [r3, #16]
 80089ce:	021a      	lsls	r2, r3, #8
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	430a      	orrs	r2, r1
 80089d6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80089d8:	e002      	b.n	80089e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 80089da:	2301      	movs	r3, #1
 80089dc:	75fb      	strb	r3, [r7, #23]
      break;
 80089de:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	2200      	movs	r2, #0
 80089e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80089e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80089ea:	4618      	mov	r0, r3
 80089ec:	3718      	adds	r7, #24
 80089ee:	46bd      	mov	sp, r7
 80089f0:	bd80      	pop	{r7, pc}
 80089f2:	bf00      	nop

080089f4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80089f4:	b480      	push	{r7}
 80089f6:	b083      	sub	sp, #12
 80089f8:	af00      	add	r7, sp, #0
 80089fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80089fc:	bf00      	nop
 80089fe:	370c      	adds	r7, #12
 8008a00:	46bd      	mov	sp, r7
 8008a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a06:	4770      	bx	lr

08008a08 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008a08:	b480      	push	{r7}
 8008a0a:	b083      	sub	sp, #12
 8008a0c:	af00      	add	r7, sp, #0
 8008a0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008a10:	bf00      	nop
 8008a12:	370c      	adds	r7, #12
 8008a14:	46bd      	mov	sp, r7
 8008a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a1a:	4770      	bx	lr

08008a1c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008a1c:	b480      	push	{r7}
 8008a1e:	b083      	sub	sp, #12
 8008a20:	af00      	add	r7, sp, #0
 8008a22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008a24:	bf00      	nop
 8008a26:	370c      	adds	r7, #12
 8008a28:	46bd      	mov	sp, r7
 8008a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a2e:	4770      	bx	lr

08008a30 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008a30:	b480      	push	{r7}
 8008a32:	b083      	sub	sp, #12
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008a38:	bf00      	nop
 8008a3a:	370c      	adds	r7, #12
 8008a3c:	46bd      	mov	sp, r7
 8008a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a42:	4770      	bx	lr

08008a44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008a44:	b480      	push	{r7}
 8008a46:	b085      	sub	sp, #20
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	6078      	str	r0, [r7, #4]
 8008a4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	4a48      	ldr	r2, [pc, #288]	@ (8008b78 <TIM_Base_SetConfig+0x134>)
 8008a58:	4293      	cmp	r3, r2
 8008a5a:	d013      	beq.n	8008a84 <TIM_Base_SetConfig+0x40>
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a62:	d00f      	beq.n	8008a84 <TIM_Base_SetConfig+0x40>
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	4a45      	ldr	r2, [pc, #276]	@ (8008b7c <TIM_Base_SetConfig+0x138>)
 8008a68:	4293      	cmp	r3, r2
 8008a6a:	d00b      	beq.n	8008a84 <TIM_Base_SetConfig+0x40>
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	4a44      	ldr	r2, [pc, #272]	@ (8008b80 <TIM_Base_SetConfig+0x13c>)
 8008a70:	4293      	cmp	r3, r2
 8008a72:	d007      	beq.n	8008a84 <TIM_Base_SetConfig+0x40>
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	4a43      	ldr	r2, [pc, #268]	@ (8008b84 <TIM_Base_SetConfig+0x140>)
 8008a78:	4293      	cmp	r3, r2
 8008a7a:	d003      	beq.n	8008a84 <TIM_Base_SetConfig+0x40>
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	4a42      	ldr	r2, [pc, #264]	@ (8008b88 <TIM_Base_SetConfig+0x144>)
 8008a80:	4293      	cmp	r3, r2
 8008a82:	d108      	bne.n	8008a96 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a8a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008a8c:	683b      	ldr	r3, [r7, #0]
 8008a8e:	685b      	ldr	r3, [r3, #4]
 8008a90:	68fa      	ldr	r2, [r7, #12]
 8008a92:	4313      	orrs	r3, r2
 8008a94:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	4a37      	ldr	r2, [pc, #220]	@ (8008b78 <TIM_Base_SetConfig+0x134>)
 8008a9a:	4293      	cmp	r3, r2
 8008a9c:	d01f      	beq.n	8008ade <TIM_Base_SetConfig+0x9a>
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008aa4:	d01b      	beq.n	8008ade <TIM_Base_SetConfig+0x9a>
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	4a34      	ldr	r2, [pc, #208]	@ (8008b7c <TIM_Base_SetConfig+0x138>)
 8008aaa:	4293      	cmp	r3, r2
 8008aac:	d017      	beq.n	8008ade <TIM_Base_SetConfig+0x9a>
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	4a33      	ldr	r2, [pc, #204]	@ (8008b80 <TIM_Base_SetConfig+0x13c>)
 8008ab2:	4293      	cmp	r3, r2
 8008ab4:	d013      	beq.n	8008ade <TIM_Base_SetConfig+0x9a>
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	4a32      	ldr	r2, [pc, #200]	@ (8008b84 <TIM_Base_SetConfig+0x140>)
 8008aba:	4293      	cmp	r3, r2
 8008abc:	d00f      	beq.n	8008ade <TIM_Base_SetConfig+0x9a>
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	4a32      	ldr	r2, [pc, #200]	@ (8008b8c <TIM_Base_SetConfig+0x148>)
 8008ac2:	4293      	cmp	r3, r2
 8008ac4:	d00b      	beq.n	8008ade <TIM_Base_SetConfig+0x9a>
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	4a31      	ldr	r2, [pc, #196]	@ (8008b90 <TIM_Base_SetConfig+0x14c>)
 8008aca:	4293      	cmp	r3, r2
 8008acc:	d007      	beq.n	8008ade <TIM_Base_SetConfig+0x9a>
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	4a30      	ldr	r2, [pc, #192]	@ (8008b94 <TIM_Base_SetConfig+0x150>)
 8008ad2:	4293      	cmp	r3, r2
 8008ad4:	d003      	beq.n	8008ade <TIM_Base_SetConfig+0x9a>
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	4a2b      	ldr	r2, [pc, #172]	@ (8008b88 <TIM_Base_SetConfig+0x144>)
 8008ada:	4293      	cmp	r3, r2
 8008adc:	d108      	bne.n	8008af0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008ae4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008ae6:	683b      	ldr	r3, [r7, #0]
 8008ae8:	68db      	ldr	r3, [r3, #12]
 8008aea:	68fa      	ldr	r2, [r7, #12]
 8008aec:	4313      	orrs	r3, r2
 8008aee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008af6:	683b      	ldr	r3, [r7, #0]
 8008af8:	695b      	ldr	r3, [r3, #20]
 8008afa:	4313      	orrs	r3, r2
 8008afc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	68fa      	ldr	r2, [r7, #12]
 8008b02:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008b04:	683b      	ldr	r3, [r7, #0]
 8008b06:	689a      	ldr	r2, [r3, #8]
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008b0c:	683b      	ldr	r3, [r7, #0]
 8008b0e:	681a      	ldr	r2, [r3, #0]
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	4a18      	ldr	r2, [pc, #96]	@ (8008b78 <TIM_Base_SetConfig+0x134>)
 8008b18:	4293      	cmp	r3, r2
 8008b1a:	d013      	beq.n	8008b44 <TIM_Base_SetConfig+0x100>
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	4a19      	ldr	r2, [pc, #100]	@ (8008b84 <TIM_Base_SetConfig+0x140>)
 8008b20:	4293      	cmp	r3, r2
 8008b22:	d00f      	beq.n	8008b44 <TIM_Base_SetConfig+0x100>
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	4a19      	ldr	r2, [pc, #100]	@ (8008b8c <TIM_Base_SetConfig+0x148>)
 8008b28:	4293      	cmp	r3, r2
 8008b2a:	d00b      	beq.n	8008b44 <TIM_Base_SetConfig+0x100>
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	4a18      	ldr	r2, [pc, #96]	@ (8008b90 <TIM_Base_SetConfig+0x14c>)
 8008b30:	4293      	cmp	r3, r2
 8008b32:	d007      	beq.n	8008b44 <TIM_Base_SetConfig+0x100>
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	4a17      	ldr	r2, [pc, #92]	@ (8008b94 <TIM_Base_SetConfig+0x150>)
 8008b38:	4293      	cmp	r3, r2
 8008b3a:	d003      	beq.n	8008b44 <TIM_Base_SetConfig+0x100>
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	4a12      	ldr	r2, [pc, #72]	@ (8008b88 <TIM_Base_SetConfig+0x144>)
 8008b40:	4293      	cmp	r3, r2
 8008b42:	d103      	bne.n	8008b4c <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008b44:	683b      	ldr	r3, [r7, #0]
 8008b46:	691a      	ldr	r2, [r3, #16]
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	2201      	movs	r2, #1
 8008b50:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	691b      	ldr	r3, [r3, #16]
 8008b56:	f003 0301 	and.w	r3, r3, #1
 8008b5a:	2b01      	cmp	r3, #1
 8008b5c:	d105      	bne.n	8008b6a <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	691b      	ldr	r3, [r3, #16]
 8008b62:	f023 0201 	bic.w	r2, r3, #1
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	611a      	str	r2, [r3, #16]
  }
}
 8008b6a:	bf00      	nop
 8008b6c:	3714      	adds	r7, #20
 8008b6e:	46bd      	mov	sp, r7
 8008b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b74:	4770      	bx	lr
 8008b76:	bf00      	nop
 8008b78:	40012c00 	.word	0x40012c00
 8008b7c:	40000400 	.word	0x40000400
 8008b80:	40000800 	.word	0x40000800
 8008b84:	40013400 	.word	0x40013400
 8008b88:	40015000 	.word	0x40015000
 8008b8c:	40014000 	.word	0x40014000
 8008b90:	40014400 	.word	0x40014400
 8008b94:	40014800 	.word	0x40014800

08008b98 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008b98:	b480      	push	{r7}
 8008b9a:	b087      	sub	sp, #28
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	6078      	str	r0, [r7, #4]
 8008ba0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	6a1b      	ldr	r3, [r3, #32]
 8008ba6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	6a1b      	ldr	r3, [r3, #32]
 8008bac:	f023 0201 	bic.w	r2, r3, #1
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	685b      	ldr	r3, [r3, #4]
 8008bb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	699b      	ldr	r3, [r3, #24]
 8008bbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008bc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008bca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	f023 0303 	bic.w	r3, r3, #3
 8008bd2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008bd4:	683b      	ldr	r3, [r7, #0]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	68fa      	ldr	r2, [r7, #12]
 8008bda:	4313      	orrs	r3, r2
 8008bdc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008bde:	697b      	ldr	r3, [r7, #20]
 8008be0:	f023 0302 	bic.w	r3, r3, #2
 8008be4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008be6:	683b      	ldr	r3, [r7, #0]
 8008be8:	689b      	ldr	r3, [r3, #8]
 8008bea:	697a      	ldr	r2, [r7, #20]
 8008bec:	4313      	orrs	r3, r2
 8008bee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	4a30      	ldr	r2, [pc, #192]	@ (8008cb4 <TIM_OC1_SetConfig+0x11c>)
 8008bf4:	4293      	cmp	r3, r2
 8008bf6:	d013      	beq.n	8008c20 <TIM_OC1_SetConfig+0x88>
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	4a2f      	ldr	r2, [pc, #188]	@ (8008cb8 <TIM_OC1_SetConfig+0x120>)
 8008bfc:	4293      	cmp	r3, r2
 8008bfe:	d00f      	beq.n	8008c20 <TIM_OC1_SetConfig+0x88>
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	4a2e      	ldr	r2, [pc, #184]	@ (8008cbc <TIM_OC1_SetConfig+0x124>)
 8008c04:	4293      	cmp	r3, r2
 8008c06:	d00b      	beq.n	8008c20 <TIM_OC1_SetConfig+0x88>
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	4a2d      	ldr	r2, [pc, #180]	@ (8008cc0 <TIM_OC1_SetConfig+0x128>)
 8008c0c:	4293      	cmp	r3, r2
 8008c0e:	d007      	beq.n	8008c20 <TIM_OC1_SetConfig+0x88>
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	4a2c      	ldr	r2, [pc, #176]	@ (8008cc4 <TIM_OC1_SetConfig+0x12c>)
 8008c14:	4293      	cmp	r3, r2
 8008c16:	d003      	beq.n	8008c20 <TIM_OC1_SetConfig+0x88>
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	4a2b      	ldr	r2, [pc, #172]	@ (8008cc8 <TIM_OC1_SetConfig+0x130>)
 8008c1c:	4293      	cmp	r3, r2
 8008c1e:	d10c      	bne.n	8008c3a <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008c20:	697b      	ldr	r3, [r7, #20]
 8008c22:	f023 0308 	bic.w	r3, r3, #8
 8008c26:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008c28:	683b      	ldr	r3, [r7, #0]
 8008c2a:	68db      	ldr	r3, [r3, #12]
 8008c2c:	697a      	ldr	r2, [r7, #20]
 8008c2e:	4313      	orrs	r3, r2
 8008c30:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008c32:	697b      	ldr	r3, [r7, #20]
 8008c34:	f023 0304 	bic.w	r3, r3, #4
 8008c38:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	4a1d      	ldr	r2, [pc, #116]	@ (8008cb4 <TIM_OC1_SetConfig+0x11c>)
 8008c3e:	4293      	cmp	r3, r2
 8008c40:	d013      	beq.n	8008c6a <TIM_OC1_SetConfig+0xd2>
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	4a1c      	ldr	r2, [pc, #112]	@ (8008cb8 <TIM_OC1_SetConfig+0x120>)
 8008c46:	4293      	cmp	r3, r2
 8008c48:	d00f      	beq.n	8008c6a <TIM_OC1_SetConfig+0xd2>
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	4a1b      	ldr	r2, [pc, #108]	@ (8008cbc <TIM_OC1_SetConfig+0x124>)
 8008c4e:	4293      	cmp	r3, r2
 8008c50:	d00b      	beq.n	8008c6a <TIM_OC1_SetConfig+0xd2>
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	4a1a      	ldr	r2, [pc, #104]	@ (8008cc0 <TIM_OC1_SetConfig+0x128>)
 8008c56:	4293      	cmp	r3, r2
 8008c58:	d007      	beq.n	8008c6a <TIM_OC1_SetConfig+0xd2>
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	4a19      	ldr	r2, [pc, #100]	@ (8008cc4 <TIM_OC1_SetConfig+0x12c>)
 8008c5e:	4293      	cmp	r3, r2
 8008c60:	d003      	beq.n	8008c6a <TIM_OC1_SetConfig+0xd2>
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	4a18      	ldr	r2, [pc, #96]	@ (8008cc8 <TIM_OC1_SetConfig+0x130>)
 8008c66:	4293      	cmp	r3, r2
 8008c68:	d111      	bne.n	8008c8e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008c6a:	693b      	ldr	r3, [r7, #16]
 8008c6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008c70:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008c72:	693b      	ldr	r3, [r7, #16]
 8008c74:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008c78:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008c7a:	683b      	ldr	r3, [r7, #0]
 8008c7c:	695b      	ldr	r3, [r3, #20]
 8008c7e:	693a      	ldr	r2, [r7, #16]
 8008c80:	4313      	orrs	r3, r2
 8008c82:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008c84:	683b      	ldr	r3, [r7, #0]
 8008c86:	699b      	ldr	r3, [r3, #24]
 8008c88:	693a      	ldr	r2, [r7, #16]
 8008c8a:	4313      	orrs	r3, r2
 8008c8c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	693a      	ldr	r2, [r7, #16]
 8008c92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	68fa      	ldr	r2, [r7, #12]
 8008c98:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008c9a:	683b      	ldr	r3, [r7, #0]
 8008c9c:	685a      	ldr	r2, [r3, #4]
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	697a      	ldr	r2, [r7, #20]
 8008ca6:	621a      	str	r2, [r3, #32]
}
 8008ca8:	bf00      	nop
 8008caa:	371c      	adds	r7, #28
 8008cac:	46bd      	mov	sp, r7
 8008cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cb2:	4770      	bx	lr
 8008cb4:	40012c00 	.word	0x40012c00
 8008cb8:	40013400 	.word	0x40013400
 8008cbc:	40014000 	.word	0x40014000
 8008cc0:	40014400 	.word	0x40014400
 8008cc4:	40014800 	.word	0x40014800
 8008cc8:	40015000 	.word	0x40015000

08008ccc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008ccc:	b480      	push	{r7}
 8008cce:	b087      	sub	sp, #28
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	6078      	str	r0, [r7, #4]
 8008cd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	6a1b      	ldr	r3, [r3, #32]
 8008cda:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	6a1b      	ldr	r3, [r3, #32]
 8008ce0:	f023 0210 	bic.w	r2, r3, #16
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	685b      	ldr	r3, [r3, #4]
 8008cec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	699b      	ldr	r3, [r3, #24]
 8008cf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008cfa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008cfe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008d06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008d08:	683b      	ldr	r3, [r7, #0]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	021b      	lsls	r3, r3, #8
 8008d0e:	68fa      	ldr	r2, [r7, #12]
 8008d10:	4313      	orrs	r3, r2
 8008d12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008d14:	697b      	ldr	r3, [r7, #20]
 8008d16:	f023 0320 	bic.w	r3, r3, #32
 8008d1a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008d1c:	683b      	ldr	r3, [r7, #0]
 8008d1e:	689b      	ldr	r3, [r3, #8]
 8008d20:	011b      	lsls	r3, r3, #4
 8008d22:	697a      	ldr	r2, [r7, #20]
 8008d24:	4313      	orrs	r3, r2
 8008d26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	4a2c      	ldr	r2, [pc, #176]	@ (8008ddc <TIM_OC2_SetConfig+0x110>)
 8008d2c:	4293      	cmp	r3, r2
 8008d2e:	d007      	beq.n	8008d40 <TIM_OC2_SetConfig+0x74>
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	4a2b      	ldr	r2, [pc, #172]	@ (8008de0 <TIM_OC2_SetConfig+0x114>)
 8008d34:	4293      	cmp	r3, r2
 8008d36:	d003      	beq.n	8008d40 <TIM_OC2_SetConfig+0x74>
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	4a2a      	ldr	r2, [pc, #168]	@ (8008de4 <TIM_OC2_SetConfig+0x118>)
 8008d3c:	4293      	cmp	r3, r2
 8008d3e:	d10d      	bne.n	8008d5c <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008d40:	697b      	ldr	r3, [r7, #20]
 8008d42:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008d46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008d48:	683b      	ldr	r3, [r7, #0]
 8008d4a:	68db      	ldr	r3, [r3, #12]
 8008d4c:	011b      	lsls	r3, r3, #4
 8008d4e:	697a      	ldr	r2, [r7, #20]
 8008d50:	4313      	orrs	r3, r2
 8008d52:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008d54:	697b      	ldr	r3, [r7, #20]
 8008d56:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008d5a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	4a1f      	ldr	r2, [pc, #124]	@ (8008ddc <TIM_OC2_SetConfig+0x110>)
 8008d60:	4293      	cmp	r3, r2
 8008d62:	d013      	beq.n	8008d8c <TIM_OC2_SetConfig+0xc0>
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	4a1e      	ldr	r2, [pc, #120]	@ (8008de0 <TIM_OC2_SetConfig+0x114>)
 8008d68:	4293      	cmp	r3, r2
 8008d6a:	d00f      	beq.n	8008d8c <TIM_OC2_SetConfig+0xc0>
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	4a1e      	ldr	r2, [pc, #120]	@ (8008de8 <TIM_OC2_SetConfig+0x11c>)
 8008d70:	4293      	cmp	r3, r2
 8008d72:	d00b      	beq.n	8008d8c <TIM_OC2_SetConfig+0xc0>
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	4a1d      	ldr	r2, [pc, #116]	@ (8008dec <TIM_OC2_SetConfig+0x120>)
 8008d78:	4293      	cmp	r3, r2
 8008d7a:	d007      	beq.n	8008d8c <TIM_OC2_SetConfig+0xc0>
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	4a1c      	ldr	r2, [pc, #112]	@ (8008df0 <TIM_OC2_SetConfig+0x124>)
 8008d80:	4293      	cmp	r3, r2
 8008d82:	d003      	beq.n	8008d8c <TIM_OC2_SetConfig+0xc0>
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	4a17      	ldr	r2, [pc, #92]	@ (8008de4 <TIM_OC2_SetConfig+0x118>)
 8008d88:	4293      	cmp	r3, r2
 8008d8a:	d113      	bne.n	8008db4 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008d8c:	693b      	ldr	r3, [r7, #16]
 8008d8e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008d92:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008d94:	693b      	ldr	r3, [r7, #16]
 8008d96:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008d9a:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008d9c:	683b      	ldr	r3, [r7, #0]
 8008d9e:	695b      	ldr	r3, [r3, #20]
 8008da0:	009b      	lsls	r3, r3, #2
 8008da2:	693a      	ldr	r2, [r7, #16]
 8008da4:	4313      	orrs	r3, r2
 8008da6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008da8:	683b      	ldr	r3, [r7, #0]
 8008daa:	699b      	ldr	r3, [r3, #24]
 8008dac:	009b      	lsls	r3, r3, #2
 8008dae:	693a      	ldr	r2, [r7, #16]
 8008db0:	4313      	orrs	r3, r2
 8008db2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	693a      	ldr	r2, [r7, #16]
 8008db8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	68fa      	ldr	r2, [r7, #12]
 8008dbe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008dc0:	683b      	ldr	r3, [r7, #0]
 8008dc2:	685a      	ldr	r2, [r3, #4]
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	697a      	ldr	r2, [r7, #20]
 8008dcc:	621a      	str	r2, [r3, #32]
}
 8008dce:	bf00      	nop
 8008dd0:	371c      	adds	r7, #28
 8008dd2:	46bd      	mov	sp, r7
 8008dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd8:	4770      	bx	lr
 8008dda:	bf00      	nop
 8008ddc:	40012c00 	.word	0x40012c00
 8008de0:	40013400 	.word	0x40013400
 8008de4:	40015000 	.word	0x40015000
 8008de8:	40014000 	.word	0x40014000
 8008dec:	40014400 	.word	0x40014400
 8008df0:	40014800 	.word	0x40014800

08008df4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008df4:	b480      	push	{r7}
 8008df6:	b087      	sub	sp, #28
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	6078      	str	r0, [r7, #4]
 8008dfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	6a1b      	ldr	r3, [r3, #32]
 8008e02:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	6a1b      	ldr	r3, [r3, #32]
 8008e08:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	685b      	ldr	r3, [r3, #4]
 8008e14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	69db      	ldr	r3, [r3, #28]
 8008e1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008e22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	f023 0303 	bic.w	r3, r3, #3
 8008e2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008e30:	683b      	ldr	r3, [r7, #0]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	68fa      	ldr	r2, [r7, #12]
 8008e36:	4313      	orrs	r3, r2
 8008e38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008e3a:	697b      	ldr	r3, [r7, #20]
 8008e3c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008e40:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008e42:	683b      	ldr	r3, [r7, #0]
 8008e44:	689b      	ldr	r3, [r3, #8]
 8008e46:	021b      	lsls	r3, r3, #8
 8008e48:	697a      	ldr	r2, [r7, #20]
 8008e4a:	4313      	orrs	r3, r2
 8008e4c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	4a2b      	ldr	r2, [pc, #172]	@ (8008f00 <TIM_OC3_SetConfig+0x10c>)
 8008e52:	4293      	cmp	r3, r2
 8008e54:	d007      	beq.n	8008e66 <TIM_OC3_SetConfig+0x72>
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	4a2a      	ldr	r2, [pc, #168]	@ (8008f04 <TIM_OC3_SetConfig+0x110>)
 8008e5a:	4293      	cmp	r3, r2
 8008e5c:	d003      	beq.n	8008e66 <TIM_OC3_SetConfig+0x72>
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	4a29      	ldr	r2, [pc, #164]	@ (8008f08 <TIM_OC3_SetConfig+0x114>)
 8008e62:	4293      	cmp	r3, r2
 8008e64:	d10d      	bne.n	8008e82 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008e66:	697b      	ldr	r3, [r7, #20]
 8008e68:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008e6c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008e6e:	683b      	ldr	r3, [r7, #0]
 8008e70:	68db      	ldr	r3, [r3, #12]
 8008e72:	021b      	lsls	r3, r3, #8
 8008e74:	697a      	ldr	r2, [r7, #20]
 8008e76:	4313      	orrs	r3, r2
 8008e78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008e7a:	697b      	ldr	r3, [r7, #20]
 8008e7c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008e80:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	4a1e      	ldr	r2, [pc, #120]	@ (8008f00 <TIM_OC3_SetConfig+0x10c>)
 8008e86:	4293      	cmp	r3, r2
 8008e88:	d013      	beq.n	8008eb2 <TIM_OC3_SetConfig+0xbe>
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	4a1d      	ldr	r2, [pc, #116]	@ (8008f04 <TIM_OC3_SetConfig+0x110>)
 8008e8e:	4293      	cmp	r3, r2
 8008e90:	d00f      	beq.n	8008eb2 <TIM_OC3_SetConfig+0xbe>
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	4a1d      	ldr	r2, [pc, #116]	@ (8008f0c <TIM_OC3_SetConfig+0x118>)
 8008e96:	4293      	cmp	r3, r2
 8008e98:	d00b      	beq.n	8008eb2 <TIM_OC3_SetConfig+0xbe>
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	4a1c      	ldr	r2, [pc, #112]	@ (8008f10 <TIM_OC3_SetConfig+0x11c>)
 8008e9e:	4293      	cmp	r3, r2
 8008ea0:	d007      	beq.n	8008eb2 <TIM_OC3_SetConfig+0xbe>
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	4a1b      	ldr	r2, [pc, #108]	@ (8008f14 <TIM_OC3_SetConfig+0x120>)
 8008ea6:	4293      	cmp	r3, r2
 8008ea8:	d003      	beq.n	8008eb2 <TIM_OC3_SetConfig+0xbe>
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	4a16      	ldr	r2, [pc, #88]	@ (8008f08 <TIM_OC3_SetConfig+0x114>)
 8008eae:	4293      	cmp	r3, r2
 8008eb0:	d113      	bne.n	8008eda <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008eb2:	693b      	ldr	r3, [r7, #16]
 8008eb4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008eb8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008eba:	693b      	ldr	r3, [r7, #16]
 8008ebc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008ec0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008ec2:	683b      	ldr	r3, [r7, #0]
 8008ec4:	695b      	ldr	r3, [r3, #20]
 8008ec6:	011b      	lsls	r3, r3, #4
 8008ec8:	693a      	ldr	r2, [r7, #16]
 8008eca:	4313      	orrs	r3, r2
 8008ecc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008ece:	683b      	ldr	r3, [r7, #0]
 8008ed0:	699b      	ldr	r3, [r3, #24]
 8008ed2:	011b      	lsls	r3, r3, #4
 8008ed4:	693a      	ldr	r2, [r7, #16]
 8008ed6:	4313      	orrs	r3, r2
 8008ed8:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	693a      	ldr	r2, [r7, #16]
 8008ede:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	68fa      	ldr	r2, [r7, #12]
 8008ee4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008ee6:	683b      	ldr	r3, [r7, #0]
 8008ee8:	685a      	ldr	r2, [r3, #4]
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	697a      	ldr	r2, [r7, #20]
 8008ef2:	621a      	str	r2, [r3, #32]
}
 8008ef4:	bf00      	nop
 8008ef6:	371c      	adds	r7, #28
 8008ef8:	46bd      	mov	sp, r7
 8008efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008efe:	4770      	bx	lr
 8008f00:	40012c00 	.word	0x40012c00
 8008f04:	40013400 	.word	0x40013400
 8008f08:	40015000 	.word	0x40015000
 8008f0c:	40014000 	.word	0x40014000
 8008f10:	40014400 	.word	0x40014400
 8008f14:	40014800 	.word	0x40014800

08008f18 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008f18:	b480      	push	{r7}
 8008f1a:	b087      	sub	sp, #28
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	6078      	str	r0, [r7, #4]
 8008f20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	6a1b      	ldr	r3, [r3, #32]
 8008f26:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	6a1b      	ldr	r3, [r3, #32]
 8008f2c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	685b      	ldr	r3, [r3, #4]
 8008f38:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	69db      	ldr	r3, [r3, #28]
 8008f3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008f46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008f4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008f52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008f54:	683b      	ldr	r3, [r7, #0]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	021b      	lsls	r3, r3, #8
 8008f5a:	68fa      	ldr	r2, [r7, #12]
 8008f5c:	4313      	orrs	r3, r2
 8008f5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008f60:	693b      	ldr	r3, [r7, #16]
 8008f62:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008f66:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008f68:	683b      	ldr	r3, [r7, #0]
 8008f6a:	689b      	ldr	r3, [r3, #8]
 8008f6c:	031b      	lsls	r3, r3, #12
 8008f6e:	693a      	ldr	r2, [r7, #16]
 8008f70:	4313      	orrs	r3, r2
 8008f72:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	4a1a      	ldr	r2, [pc, #104]	@ (8008fe0 <TIM_OC4_SetConfig+0xc8>)
 8008f78:	4293      	cmp	r3, r2
 8008f7a:	d013      	beq.n	8008fa4 <TIM_OC4_SetConfig+0x8c>
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	4a19      	ldr	r2, [pc, #100]	@ (8008fe4 <TIM_OC4_SetConfig+0xcc>)
 8008f80:	4293      	cmp	r3, r2
 8008f82:	d00f      	beq.n	8008fa4 <TIM_OC4_SetConfig+0x8c>
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	4a18      	ldr	r2, [pc, #96]	@ (8008fe8 <TIM_OC4_SetConfig+0xd0>)
 8008f88:	4293      	cmp	r3, r2
 8008f8a:	d00b      	beq.n	8008fa4 <TIM_OC4_SetConfig+0x8c>
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	4a17      	ldr	r2, [pc, #92]	@ (8008fec <TIM_OC4_SetConfig+0xd4>)
 8008f90:	4293      	cmp	r3, r2
 8008f92:	d007      	beq.n	8008fa4 <TIM_OC4_SetConfig+0x8c>
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	4a16      	ldr	r2, [pc, #88]	@ (8008ff0 <TIM_OC4_SetConfig+0xd8>)
 8008f98:	4293      	cmp	r3, r2
 8008f9a:	d003      	beq.n	8008fa4 <TIM_OC4_SetConfig+0x8c>
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	4a15      	ldr	r2, [pc, #84]	@ (8008ff4 <TIM_OC4_SetConfig+0xdc>)
 8008fa0:	4293      	cmp	r3, r2
 8008fa2:	d109      	bne.n	8008fb8 <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008fa4:	697b      	ldr	r3, [r7, #20]
 8008fa6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008faa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008fac:	683b      	ldr	r3, [r7, #0]
 8008fae:	695b      	ldr	r3, [r3, #20]
 8008fb0:	019b      	lsls	r3, r3, #6
 8008fb2:	697a      	ldr	r2, [r7, #20]
 8008fb4:	4313      	orrs	r3, r2
 8008fb6:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	697a      	ldr	r2, [r7, #20]
 8008fbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	68fa      	ldr	r2, [r7, #12]
 8008fc2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008fc4:	683b      	ldr	r3, [r7, #0]
 8008fc6:	685a      	ldr	r2, [r3, #4]
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	693a      	ldr	r2, [r7, #16]
 8008fd0:	621a      	str	r2, [r3, #32]
}
 8008fd2:	bf00      	nop
 8008fd4:	371c      	adds	r7, #28
 8008fd6:	46bd      	mov	sp, r7
 8008fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fdc:	4770      	bx	lr
 8008fde:	bf00      	nop
 8008fe0:	40012c00 	.word	0x40012c00
 8008fe4:	40013400 	.word	0x40013400
 8008fe8:	40014000 	.word	0x40014000
 8008fec:	40014400 	.word	0x40014400
 8008ff0:	40014800 	.word	0x40014800
 8008ff4:	40015000 	.word	0x40015000

08008ff8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008ff8:	b480      	push	{r7}
 8008ffa:	b087      	sub	sp, #28
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	6078      	str	r0, [r7, #4]
 8009000:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	6a1b      	ldr	r3, [r3, #32]
 8009006:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	6a1b      	ldr	r3, [r3, #32]
 800900c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	685b      	ldr	r3, [r3, #4]
 8009018:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800901e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009026:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800902a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800902c:	683b      	ldr	r3, [r7, #0]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	68fa      	ldr	r2, [r7, #12]
 8009032:	4313      	orrs	r3, r2
 8009034:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009036:	693b      	ldr	r3, [r7, #16]
 8009038:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800903c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800903e:	683b      	ldr	r3, [r7, #0]
 8009040:	689b      	ldr	r3, [r3, #8]
 8009042:	041b      	lsls	r3, r3, #16
 8009044:	693a      	ldr	r2, [r7, #16]
 8009046:	4313      	orrs	r3, r2
 8009048:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	4a19      	ldr	r2, [pc, #100]	@ (80090b4 <TIM_OC5_SetConfig+0xbc>)
 800904e:	4293      	cmp	r3, r2
 8009050:	d013      	beq.n	800907a <TIM_OC5_SetConfig+0x82>
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	4a18      	ldr	r2, [pc, #96]	@ (80090b8 <TIM_OC5_SetConfig+0xc0>)
 8009056:	4293      	cmp	r3, r2
 8009058:	d00f      	beq.n	800907a <TIM_OC5_SetConfig+0x82>
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	4a17      	ldr	r2, [pc, #92]	@ (80090bc <TIM_OC5_SetConfig+0xc4>)
 800905e:	4293      	cmp	r3, r2
 8009060:	d00b      	beq.n	800907a <TIM_OC5_SetConfig+0x82>
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	4a16      	ldr	r2, [pc, #88]	@ (80090c0 <TIM_OC5_SetConfig+0xc8>)
 8009066:	4293      	cmp	r3, r2
 8009068:	d007      	beq.n	800907a <TIM_OC5_SetConfig+0x82>
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	4a15      	ldr	r2, [pc, #84]	@ (80090c4 <TIM_OC5_SetConfig+0xcc>)
 800906e:	4293      	cmp	r3, r2
 8009070:	d003      	beq.n	800907a <TIM_OC5_SetConfig+0x82>
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	4a14      	ldr	r2, [pc, #80]	@ (80090c8 <TIM_OC5_SetConfig+0xd0>)
 8009076:	4293      	cmp	r3, r2
 8009078:	d109      	bne.n	800908e <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800907a:	697b      	ldr	r3, [r7, #20]
 800907c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009080:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009082:	683b      	ldr	r3, [r7, #0]
 8009084:	695b      	ldr	r3, [r3, #20]
 8009086:	021b      	lsls	r3, r3, #8
 8009088:	697a      	ldr	r2, [r7, #20]
 800908a:	4313      	orrs	r3, r2
 800908c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	697a      	ldr	r2, [r7, #20]
 8009092:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	68fa      	ldr	r2, [r7, #12]
 8009098:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800909a:	683b      	ldr	r3, [r7, #0]
 800909c:	685a      	ldr	r2, [r3, #4]
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	693a      	ldr	r2, [r7, #16]
 80090a6:	621a      	str	r2, [r3, #32]
}
 80090a8:	bf00      	nop
 80090aa:	371c      	adds	r7, #28
 80090ac:	46bd      	mov	sp, r7
 80090ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b2:	4770      	bx	lr
 80090b4:	40012c00 	.word	0x40012c00
 80090b8:	40013400 	.word	0x40013400
 80090bc:	40014000 	.word	0x40014000
 80090c0:	40014400 	.word	0x40014400
 80090c4:	40014800 	.word	0x40014800
 80090c8:	40015000 	.word	0x40015000

080090cc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80090cc:	b480      	push	{r7}
 80090ce:	b087      	sub	sp, #28
 80090d0:	af00      	add	r7, sp, #0
 80090d2:	6078      	str	r0, [r7, #4]
 80090d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	6a1b      	ldr	r3, [r3, #32]
 80090da:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	6a1b      	ldr	r3, [r3, #32]
 80090e0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	685b      	ldr	r3, [r3, #4]
 80090ec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80090f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80090fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80090fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009100:	683b      	ldr	r3, [r7, #0]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	021b      	lsls	r3, r3, #8
 8009106:	68fa      	ldr	r2, [r7, #12]
 8009108:	4313      	orrs	r3, r2
 800910a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800910c:	693b      	ldr	r3, [r7, #16]
 800910e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009112:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009114:	683b      	ldr	r3, [r7, #0]
 8009116:	689b      	ldr	r3, [r3, #8]
 8009118:	051b      	lsls	r3, r3, #20
 800911a:	693a      	ldr	r2, [r7, #16]
 800911c:	4313      	orrs	r3, r2
 800911e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	4a1a      	ldr	r2, [pc, #104]	@ (800918c <TIM_OC6_SetConfig+0xc0>)
 8009124:	4293      	cmp	r3, r2
 8009126:	d013      	beq.n	8009150 <TIM_OC6_SetConfig+0x84>
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	4a19      	ldr	r2, [pc, #100]	@ (8009190 <TIM_OC6_SetConfig+0xc4>)
 800912c:	4293      	cmp	r3, r2
 800912e:	d00f      	beq.n	8009150 <TIM_OC6_SetConfig+0x84>
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	4a18      	ldr	r2, [pc, #96]	@ (8009194 <TIM_OC6_SetConfig+0xc8>)
 8009134:	4293      	cmp	r3, r2
 8009136:	d00b      	beq.n	8009150 <TIM_OC6_SetConfig+0x84>
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	4a17      	ldr	r2, [pc, #92]	@ (8009198 <TIM_OC6_SetConfig+0xcc>)
 800913c:	4293      	cmp	r3, r2
 800913e:	d007      	beq.n	8009150 <TIM_OC6_SetConfig+0x84>
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	4a16      	ldr	r2, [pc, #88]	@ (800919c <TIM_OC6_SetConfig+0xd0>)
 8009144:	4293      	cmp	r3, r2
 8009146:	d003      	beq.n	8009150 <TIM_OC6_SetConfig+0x84>
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	4a15      	ldr	r2, [pc, #84]	@ (80091a0 <TIM_OC6_SetConfig+0xd4>)
 800914c:	4293      	cmp	r3, r2
 800914e:	d109      	bne.n	8009164 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009150:	697b      	ldr	r3, [r7, #20]
 8009152:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009156:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009158:	683b      	ldr	r3, [r7, #0]
 800915a:	695b      	ldr	r3, [r3, #20]
 800915c:	029b      	lsls	r3, r3, #10
 800915e:	697a      	ldr	r2, [r7, #20]
 8009160:	4313      	orrs	r3, r2
 8009162:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	697a      	ldr	r2, [r7, #20]
 8009168:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	68fa      	ldr	r2, [r7, #12]
 800916e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009170:	683b      	ldr	r3, [r7, #0]
 8009172:	685a      	ldr	r2, [r3, #4]
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	693a      	ldr	r2, [r7, #16]
 800917c:	621a      	str	r2, [r3, #32]
}
 800917e:	bf00      	nop
 8009180:	371c      	adds	r7, #28
 8009182:	46bd      	mov	sp, r7
 8009184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009188:	4770      	bx	lr
 800918a:	bf00      	nop
 800918c:	40012c00 	.word	0x40012c00
 8009190:	40013400 	.word	0x40013400
 8009194:	40014000 	.word	0x40014000
 8009198:	40014400 	.word	0x40014400
 800919c:	40014800 	.word	0x40014800
 80091a0:	40015000 	.word	0x40015000

080091a4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80091a4:	b480      	push	{r7}
 80091a6:	b087      	sub	sp, #28
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	60f8      	str	r0, [r7, #12]
 80091ac:	60b9      	str	r1, [r7, #8]
 80091ae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80091b0:	68bb      	ldr	r3, [r7, #8]
 80091b2:	f003 031f 	and.w	r3, r3, #31
 80091b6:	2201      	movs	r2, #1
 80091b8:	fa02 f303 	lsl.w	r3, r2, r3
 80091bc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	6a1a      	ldr	r2, [r3, #32]
 80091c2:	697b      	ldr	r3, [r7, #20]
 80091c4:	43db      	mvns	r3, r3
 80091c6:	401a      	ands	r2, r3
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	6a1a      	ldr	r2, [r3, #32]
 80091d0:	68bb      	ldr	r3, [r7, #8]
 80091d2:	f003 031f 	and.w	r3, r3, #31
 80091d6:	6879      	ldr	r1, [r7, #4]
 80091d8:	fa01 f303 	lsl.w	r3, r1, r3
 80091dc:	431a      	orrs	r2, r3
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	621a      	str	r2, [r3, #32]
}
 80091e2:	bf00      	nop
 80091e4:	371c      	adds	r7, #28
 80091e6:	46bd      	mov	sp, r7
 80091e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ec:	4770      	bx	lr
	...

080091f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80091f0:	b480      	push	{r7}
 80091f2:	b085      	sub	sp, #20
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	6078      	str	r0, [r7, #4]
 80091f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009200:	2b01      	cmp	r3, #1
 8009202:	d101      	bne.n	8009208 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009204:	2302      	movs	r3, #2
 8009206:	e06d      	b.n	80092e4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	2201      	movs	r2, #1
 800920c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	2202      	movs	r2, #2
 8009214:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	685b      	ldr	r3, [r3, #4]
 800921e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	689b      	ldr	r3, [r3, #8]
 8009226:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	4a30      	ldr	r2, [pc, #192]	@ (80092f0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800922e:	4293      	cmp	r3, r2
 8009230:	d009      	beq.n	8009246 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	4a2f      	ldr	r2, [pc, #188]	@ (80092f4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009238:	4293      	cmp	r3, r2
 800923a:	d004      	beq.n	8009246 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	4a2d      	ldr	r2, [pc, #180]	@ (80092f8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8009242:	4293      	cmp	r3, r2
 8009244:	d108      	bne.n	8009258 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800924c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800924e:	683b      	ldr	r3, [r7, #0]
 8009250:	685b      	ldr	r3, [r3, #4]
 8009252:	68fa      	ldr	r2, [r7, #12]
 8009254:	4313      	orrs	r3, r2
 8009256:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800925e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009260:	683b      	ldr	r3, [r7, #0]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	68fa      	ldr	r2, [r7, #12]
 8009266:	4313      	orrs	r3, r2
 8009268:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	68fa      	ldr	r2, [r7, #12]
 8009270:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	4a1e      	ldr	r2, [pc, #120]	@ (80092f0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009278:	4293      	cmp	r3, r2
 800927a:	d01d      	beq.n	80092b8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009284:	d018      	beq.n	80092b8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	4a1c      	ldr	r2, [pc, #112]	@ (80092fc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800928c:	4293      	cmp	r3, r2
 800928e:	d013      	beq.n	80092b8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	4a1a      	ldr	r2, [pc, #104]	@ (8009300 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009296:	4293      	cmp	r3, r2
 8009298:	d00e      	beq.n	80092b8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	4a15      	ldr	r2, [pc, #84]	@ (80092f4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80092a0:	4293      	cmp	r3, r2
 80092a2:	d009      	beq.n	80092b8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	4a16      	ldr	r2, [pc, #88]	@ (8009304 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80092aa:	4293      	cmp	r3, r2
 80092ac:	d004      	beq.n	80092b8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	4a11      	ldr	r2, [pc, #68]	@ (80092f8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80092b4:	4293      	cmp	r3, r2
 80092b6:	d10c      	bne.n	80092d2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80092b8:	68bb      	ldr	r3, [r7, #8]
 80092ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80092be:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80092c0:	683b      	ldr	r3, [r7, #0]
 80092c2:	689b      	ldr	r3, [r3, #8]
 80092c4:	68ba      	ldr	r2, [r7, #8]
 80092c6:	4313      	orrs	r3, r2
 80092c8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	68ba      	ldr	r2, [r7, #8]
 80092d0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	2201      	movs	r2, #1
 80092d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	2200      	movs	r2, #0
 80092de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80092e2:	2300      	movs	r3, #0
}
 80092e4:	4618      	mov	r0, r3
 80092e6:	3714      	adds	r7, #20
 80092e8:	46bd      	mov	sp, r7
 80092ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ee:	4770      	bx	lr
 80092f0:	40012c00 	.word	0x40012c00
 80092f4:	40013400 	.word	0x40013400
 80092f8:	40015000 	.word	0x40015000
 80092fc:	40000400 	.word	0x40000400
 8009300:	40000800 	.word	0x40000800
 8009304:	40014000 	.word	0x40014000

08009308 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009308:	b480      	push	{r7}
 800930a:	b083      	sub	sp, #12
 800930c:	af00      	add	r7, sp, #0
 800930e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009310:	bf00      	nop
 8009312:	370c      	adds	r7, #12
 8009314:	46bd      	mov	sp, r7
 8009316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800931a:	4770      	bx	lr

0800931c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800931c:	b480      	push	{r7}
 800931e:	b083      	sub	sp, #12
 8009320:	af00      	add	r7, sp, #0
 8009322:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009324:	bf00      	nop
 8009326:	370c      	adds	r7, #12
 8009328:	46bd      	mov	sp, r7
 800932a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800932e:	4770      	bx	lr

08009330 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009330:	b480      	push	{r7}
 8009332:	b083      	sub	sp, #12
 8009334:	af00      	add	r7, sp, #0
 8009336:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009338:	bf00      	nop
 800933a:	370c      	adds	r7, #12
 800933c:	46bd      	mov	sp, r7
 800933e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009342:	4770      	bx	lr

08009344 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009344:	b580      	push	{r7, lr}
 8009346:	b082      	sub	sp, #8
 8009348:	af00      	add	r7, sp, #0
 800934a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	2b00      	cmp	r3, #0
 8009350:	d101      	bne.n	8009356 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009352:	2301      	movs	r3, #1
 8009354:	e040      	b.n	80093d8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800935a:	2b00      	cmp	r3, #0
 800935c:	d106      	bne.n	800936c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	2200      	movs	r2, #0
 8009362:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009366:	6878      	ldr	r0, [r7, #4]
 8009368:	f7fa fc56 	bl	8003c18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	2224      	movs	r2, #36	@ 0x24
 8009370:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	681a      	ldr	r2, [r3, #0]
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	f022 0201 	bic.w	r2, r2, #1
 8009380:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009386:	2b00      	cmp	r3, #0
 8009388:	d002      	beq.n	8009390 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800938a:	6878      	ldr	r0, [r7, #4]
 800938c:	f000 f9fc 	bl	8009788 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009390:	6878      	ldr	r0, [r7, #4]
 8009392:	f000 f825 	bl	80093e0 <UART_SetConfig>
 8009396:	4603      	mov	r3, r0
 8009398:	2b01      	cmp	r3, #1
 800939a:	d101      	bne.n	80093a0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800939c:	2301      	movs	r3, #1
 800939e:	e01b      	b.n	80093d8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	685a      	ldr	r2, [r3, #4]
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80093ae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	689a      	ldr	r2, [r3, #8]
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80093be:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	681a      	ldr	r2, [r3, #0]
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	f042 0201 	orr.w	r2, r2, #1
 80093ce:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80093d0:	6878      	ldr	r0, [r7, #4]
 80093d2:	f000 fa7b 	bl	80098cc <UART_CheckIdleState>
 80093d6:	4603      	mov	r3, r0
}
 80093d8:	4618      	mov	r0, r3
 80093da:	3708      	adds	r7, #8
 80093dc:	46bd      	mov	sp, r7
 80093de:	bd80      	pop	{r7, pc}

080093e0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80093e0:	b580      	push	{r7, lr}
 80093e2:	b088      	sub	sp, #32
 80093e4:	af00      	add	r7, sp, #0
 80093e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80093e8:	2300      	movs	r3, #0
 80093ea:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	689a      	ldr	r2, [r3, #8]
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	691b      	ldr	r3, [r3, #16]
 80093f4:	431a      	orrs	r2, r3
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	695b      	ldr	r3, [r3, #20]
 80093fa:	431a      	orrs	r2, r3
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	69db      	ldr	r3, [r3, #28]
 8009400:	4313      	orrs	r3, r2
 8009402:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	681a      	ldr	r2, [r3, #0]
 800940a:	4b92      	ldr	r3, [pc, #584]	@ (8009654 <UART_SetConfig+0x274>)
 800940c:	4013      	ands	r3, r2
 800940e:	687a      	ldr	r2, [r7, #4]
 8009410:	6812      	ldr	r2, [r2, #0]
 8009412:	6979      	ldr	r1, [r7, #20]
 8009414:	430b      	orrs	r3, r1
 8009416:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	685b      	ldr	r3, [r3, #4]
 800941e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	68da      	ldr	r2, [r3, #12]
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	430a      	orrs	r2, r1
 800942c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	699b      	ldr	r3, [r3, #24]
 8009432:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	6a1b      	ldr	r3, [r3, #32]
 8009438:	697a      	ldr	r2, [r7, #20]
 800943a:	4313      	orrs	r3, r2
 800943c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	689b      	ldr	r3, [r3, #8]
 8009444:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	697a      	ldr	r2, [r7, #20]
 800944e:	430a      	orrs	r2, r1
 8009450:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	4a80      	ldr	r2, [pc, #512]	@ (8009658 <UART_SetConfig+0x278>)
 8009458:	4293      	cmp	r3, r2
 800945a:	d120      	bne.n	800949e <UART_SetConfig+0xbe>
 800945c:	4b7f      	ldr	r3, [pc, #508]	@ (800965c <UART_SetConfig+0x27c>)
 800945e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009460:	f003 0303 	and.w	r3, r3, #3
 8009464:	2b03      	cmp	r3, #3
 8009466:	d817      	bhi.n	8009498 <UART_SetConfig+0xb8>
 8009468:	a201      	add	r2, pc, #4	@ (adr r2, 8009470 <UART_SetConfig+0x90>)
 800946a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800946e:	bf00      	nop
 8009470:	08009481 	.word	0x08009481
 8009474:	0800948d 	.word	0x0800948d
 8009478:	08009493 	.word	0x08009493
 800947c:	08009487 	.word	0x08009487
 8009480:	2301      	movs	r3, #1
 8009482:	77fb      	strb	r3, [r7, #31]
 8009484:	e0b5      	b.n	80095f2 <UART_SetConfig+0x212>
 8009486:	2302      	movs	r3, #2
 8009488:	77fb      	strb	r3, [r7, #31]
 800948a:	e0b2      	b.n	80095f2 <UART_SetConfig+0x212>
 800948c:	2304      	movs	r3, #4
 800948e:	77fb      	strb	r3, [r7, #31]
 8009490:	e0af      	b.n	80095f2 <UART_SetConfig+0x212>
 8009492:	2308      	movs	r3, #8
 8009494:	77fb      	strb	r3, [r7, #31]
 8009496:	e0ac      	b.n	80095f2 <UART_SetConfig+0x212>
 8009498:	2310      	movs	r3, #16
 800949a:	77fb      	strb	r3, [r7, #31]
 800949c:	e0a9      	b.n	80095f2 <UART_SetConfig+0x212>
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	4a6f      	ldr	r2, [pc, #444]	@ (8009660 <UART_SetConfig+0x280>)
 80094a4:	4293      	cmp	r3, r2
 80094a6:	d124      	bne.n	80094f2 <UART_SetConfig+0x112>
 80094a8:	4b6c      	ldr	r3, [pc, #432]	@ (800965c <UART_SetConfig+0x27c>)
 80094aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094ac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80094b0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80094b4:	d011      	beq.n	80094da <UART_SetConfig+0xfa>
 80094b6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80094ba:	d817      	bhi.n	80094ec <UART_SetConfig+0x10c>
 80094bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80094c0:	d011      	beq.n	80094e6 <UART_SetConfig+0x106>
 80094c2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80094c6:	d811      	bhi.n	80094ec <UART_SetConfig+0x10c>
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d003      	beq.n	80094d4 <UART_SetConfig+0xf4>
 80094cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80094d0:	d006      	beq.n	80094e0 <UART_SetConfig+0x100>
 80094d2:	e00b      	b.n	80094ec <UART_SetConfig+0x10c>
 80094d4:	2300      	movs	r3, #0
 80094d6:	77fb      	strb	r3, [r7, #31]
 80094d8:	e08b      	b.n	80095f2 <UART_SetConfig+0x212>
 80094da:	2302      	movs	r3, #2
 80094dc:	77fb      	strb	r3, [r7, #31]
 80094de:	e088      	b.n	80095f2 <UART_SetConfig+0x212>
 80094e0:	2304      	movs	r3, #4
 80094e2:	77fb      	strb	r3, [r7, #31]
 80094e4:	e085      	b.n	80095f2 <UART_SetConfig+0x212>
 80094e6:	2308      	movs	r3, #8
 80094e8:	77fb      	strb	r3, [r7, #31]
 80094ea:	e082      	b.n	80095f2 <UART_SetConfig+0x212>
 80094ec:	2310      	movs	r3, #16
 80094ee:	77fb      	strb	r3, [r7, #31]
 80094f0:	e07f      	b.n	80095f2 <UART_SetConfig+0x212>
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	4a5b      	ldr	r2, [pc, #364]	@ (8009664 <UART_SetConfig+0x284>)
 80094f8:	4293      	cmp	r3, r2
 80094fa:	d124      	bne.n	8009546 <UART_SetConfig+0x166>
 80094fc:	4b57      	ldr	r3, [pc, #348]	@ (800965c <UART_SetConfig+0x27c>)
 80094fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009500:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8009504:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8009508:	d011      	beq.n	800952e <UART_SetConfig+0x14e>
 800950a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800950e:	d817      	bhi.n	8009540 <UART_SetConfig+0x160>
 8009510:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8009514:	d011      	beq.n	800953a <UART_SetConfig+0x15a>
 8009516:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800951a:	d811      	bhi.n	8009540 <UART_SetConfig+0x160>
 800951c:	2b00      	cmp	r3, #0
 800951e:	d003      	beq.n	8009528 <UART_SetConfig+0x148>
 8009520:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009524:	d006      	beq.n	8009534 <UART_SetConfig+0x154>
 8009526:	e00b      	b.n	8009540 <UART_SetConfig+0x160>
 8009528:	2300      	movs	r3, #0
 800952a:	77fb      	strb	r3, [r7, #31]
 800952c:	e061      	b.n	80095f2 <UART_SetConfig+0x212>
 800952e:	2302      	movs	r3, #2
 8009530:	77fb      	strb	r3, [r7, #31]
 8009532:	e05e      	b.n	80095f2 <UART_SetConfig+0x212>
 8009534:	2304      	movs	r3, #4
 8009536:	77fb      	strb	r3, [r7, #31]
 8009538:	e05b      	b.n	80095f2 <UART_SetConfig+0x212>
 800953a:	2308      	movs	r3, #8
 800953c:	77fb      	strb	r3, [r7, #31]
 800953e:	e058      	b.n	80095f2 <UART_SetConfig+0x212>
 8009540:	2310      	movs	r3, #16
 8009542:	77fb      	strb	r3, [r7, #31]
 8009544:	e055      	b.n	80095f2 <UART_SetConfig+0x212>
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	4a47      	ldr	r2, [pc, #284]	@ (8009668 <UART_SetConfig+0x288>)
 800954c:	4293      	cmp	r3, r2
 800954e:	d124      	bne.n	800959a <UART_SetConfig+0x1ba>
 8009550:	4b42      	ldr	r3, [pc, #264]	@ (800965c <UART_SetConfig+0x27c>)
 8009552:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009554:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8009558:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800955c:	d011      	beq.n	8009582 <UART_SetConfig+0x1a2>
 800955e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009562:	d817      	bhi.n	8009594 <UART_SetConfig+0x1b4>
 8009564:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009568:	d011      	beq.n	800958e <UART_SetConfig+0x1ae>
 800956a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800956e:	d811      	bhi.n	8009594 <UART_SetConfig+0x1b4>
 8009570:	2b00      	cmp	r3, #0
 8009572:	d003      	beq.n	800957c <UART_SetConfig+0x19c>
 8009574:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009578:	d006      	beq.n	8009588 <UART_SetConfig+0x1a8>
 800957a:	e00b      	b.n	8009594 <UART_SetConfig+0x1b4>
 800957c:	2300      	movs	r3, #0
 800957e:	77fb      	strb	r3, [r7, #31]
 8009580:	e037      	b.n	80095f2 <UART_SetConfig+0x212>
 8009582:	2302      	movs	r3, #2
 8009584:	77fb      	strb	r3, [r7, #31]
 8009586:	e034      	b.n	80095f2 <UART_SetConfig+0x212>
 8009588:	2304      	movs	r3, #4
 800958a:	77fb      	strb	r3, [r7, #31]
 800958c:	e031      	b.n	80095f2 <UART_SetConfig+0x212>
 800958e:	2308      	movs	r3, #8
 8009590:	77fb      	strb	r3, [r7, #31]
 8009592:	e02e      	b.n	80095f2 <UART_SetConfig+0x212>
 8009594:	2310      	movs	r3, #16
 8009596:	77fb      	strb	r3, [r7, #31]
 8009598:	e02b      	b.n	80095f2 <UART_SetConfig+0x212>
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	4a33      	ldr	r2, [pc, #204]	@ (800966c <UART_SetConfig+0x28c>)
 80095a0:	4293      	cmp	r3, r2
 80095a2:	d124      	bne.n	80095ee <UART_SetConfig+0x20e>
 80095a4:	4b2d      	ldr	r3, [pc, #180]	@ (800965c <UART_SetConfig+0x27c>)
 80095a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095a8:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80095ac:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80095b0:	d011      	beq.n	80095d6 <UART_SetConfig+0x1f6>
 80095b2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80095b6:	d817      	bhi.n	80095e8 <UART_SetConfig+0x208>
 80095b8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80095bc:	d011      	beq.n	80095e2 <UART_SetConfig+0x202>
 80095be:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80095c2:	d811      	bhi.n	80095e8 <UART_SetConfig+0x208>
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d003      	beq.n	80095d0 <UART_SetConfig+0x1f0>
 80095c8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80095cc:	d006      	beq.n	80095dc <UART_SetConfig+0x1fc>
 80095ce:	e00b      	b.n	80095e8 <UART_SetConfig+0x208>
 80095d0:	2300      	movs	r3, #0
 80095d2:	77fb      	strb	r3, [r7, #31]
 80095d4:	e00d      	b.n	80095f2 <UART_SetConfig+0x212>
 80095d6:	2302      	movs	r3, #2
 80095d8:	77fb      	strb	r3, [r7, #31]
 80095da:	e00a      	b.n	80095f2 <UART_SetConfig+0x212>
 80095dc:	2304      	movs	r3, #4
 80095de:	77fb      	strb	r3, [r7, #31]
 80095e0:	e007      	b.n	80095f2 <UART_SetConfig+0x212>
 80095e2:	2308      	movs	r3, #8
 80095e4:	77fb      	strb	r3, [r7, #31]
 80095e6:	e004      	b.n	80095f2 <UART_SetConfig+0x212>
 80095e8:	2310      	movs	r3, #16
 80095ea:	77fb      	strb	r3, [r7, #31]
 80095ec:	e001      	b.n	80095f2 <UART_SetConfig+0x212>
 80095ee:	2310      	movs	r3, #16
 80095f0:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	69db      	ldr	r3, [r3, #28]
 80095f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80095fa:	d16b      	bne.n	80096d4 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 80095fc:	7ffb      	ldrb	r3, [r7, #31]
 80095fe:	2b08      	cmp	r3, #8
 8009600:	d838      	bhi.n	8009674 <UART_SetConfig+0x294>
 8009602:	a201      	add	r2, pc, #4	@ (adr r2, 8009608 <UART_SetConfig+0x228>)
 8009604:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009608:	0800962d 	.word	0x0800962d
 800960c:	08009635 	.word	0x08009635
 8009610:	0800963d 	.word	0x0800963d
 8009614:	08009675 	.word	0x08009675
 8009618:	08009643 	.word	0x08009643
 800961c:	08009675 	.word	0x08009675
 8009620:	08009675 	.word	0x08009675
 8009624:	08009675 	.word	0x08009675
 8009628:	0800964b 	.word	0x0800964b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800962c:	f7fe fb02 	bl	8007c34 <HAL_RCC_GetPCLK1Freq>
 8009630:	61b8      	str	r0, [r7, #24]
        break;
 8009632:	e024      	b.n	800967e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009634:	f7fe fb20 	bl	8007c78 <HAL_RCC_GetPCLK2Freq>
 8009638:	61b8      	str	r0, [r7, #24]
        break;
 800963a:	e020      	b.n	800967e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800963c:	4b0c      	ldr	r3, [pc, #48]	@ (8009670 <UART_SetConfig+0x290>)
 800963e:	61bb      	str	r3, [r7, #24]
        break;
 8009640:	e01d      	b.n	800967e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009642:	f7fe fa97 	bl	8007b74 <HAL_RCC_GetSysClockFreq>
 8009646:	61b8      	str	r0, [r7, #24]
        break;
 8009648:	e019      	b.n	800967e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800964a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800964e:	61bb      	str	r3, [r7, #24]
        break;
 8009650:	e015      	b.n	800967e <UART_SetConfig+0x29e>
 8009652:	bf00      	nop
 8009654:	efff69f3 	.word	0xefff69f3
 8009658:	40013800 	.word	0x40013800
 800965c:	40021000 	.word	0x40021000
 8009660:	40004400 	.word	0x40004400
 8009664:	40004800 	.word	0x40004800
 8009668:	40004c00 	.word	0x40004c00
 800966c:	40005000 	.word	0x40005000
 8009670:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8009674:	2300      	movs	r3, #0
 8009676:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009678:	2301      	movs	r3, #1
 800967a:	77bb      	strb	r3, [r7, #30]
        break;
 800967c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800967e:	69bb      	ldr	r3, [r7, #24]
 8009680:	2b00      	cmp	r3, #0
 8009682:	d073      	beq.n	800976c <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009684:	69bb      	ldr	r3, [r7, #24]
 8009686:	005a      	lsls	r2, r3, #1
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	685b      	ldr	r3, [r3, #4]
 800968c:	085b      	lsrs	r3, r3, #1
 800968e:	441a      	add	r2, r3
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	685b      	ldr	r3, [r3, #4]
 8009694:	fbb2 f3f3 	udiv	r3, r2, r3
 8009698:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800969a:	693b      	ldr	r3, [r7, #16]
 800969c:	2b0f      	cmp	r3, #15
 800969e:	d916      	bls.n	80096ce <UART_SetConfig+0x2ee>
 80096a0:	693b      	ldr	r3, [r7, #16]
 80096a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80096a6:	d212      	bcs.n	80096ce <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80096a8:	693b      	ldr	r3, [r7, #16]
 80096aa:	b29b      	uxth	r3, r3
 80096ac:	f023 030f 	bic.w	r3, r3, #15
 80096b0:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80096b2:	693b      	ldr	r3, [r7, #16]
 80096b4:	085b      	lsrs	r3, r3, #1
 80096b6:	b29b      	uxth	r3, r3
 80096b8:	f003 0307 	and.w	r3, r3, #7
 80096bc:	b29a      	uxth	r2, r3
 80096be:	89fb      	ldrh	r3, [r7, #14]
 80096c0:	4313      	orrs	r3, r2
 80096c2:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	89fa      	ldrh	r2, [r7, #14]
 80096ca:	60da      	str	r2, [r3, #12]
 80096cc:	e04e      	b.n	800976c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 80096ce:	2301      	movs	r3, #1
 80096d0:	77bb      	strb	r3, [r7, #30]
 80096d2:	e04b      	b.n	800976c <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80096d4:	7ffb      	ldrb	r3, [r7, #31]
 80096d6:	2b08      	cmp	r3, #8
 80096d8:	d827      	bhi.n	800972a <UART_SetConfig+0x34a>
 80096da:	a201      	add	r2, pc, #4	@ (adr r2, 80096e0 <UART_SetConfig+0x300>)
 80096dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096e0:	08009705 	.word	0x08009705
 80096e4:	0800970d 	.word	0x0800970d
 80096e8:	08009715 	.word	0x08009715
 80096ec:	0800972b 	.word	0x0800972b
 80096f0:	0800971b 	.word	0x0800971b
 80096f4:	0800972b 	.word	0x0800972b
 80096f8:	0800972b 	.word	0x0800972b
 80096fc:	0800972b 	.word	0x0800972b
 8009700:	08009723 	.word	0x08009723
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009704:	f7fe fa96 	bl	8007c34 <HAL_RCC_GetPCLK1Freq>
 8009708:	61b8      	str	r0, [r7, #24]
        break;
 800970a:	e013      	b.n	8009734 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800970c:	f7fe fab4 	bl	8007c78 <HAL_RCC_GetPCLK2Freq>
 8009710:	61b8      	str	r0, [r7, #24]
        break;
 8009712:	e00f      	b.n	8009734 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009714:	4b1b      	ldr	r3, [pc, #108]	@ (8009784 <UART_SetConfig+0x3a4>)
 8009716:	61bb      	str	r3, [r7, #24]
        break;
 8009718:	e00c      	b.n	8009734 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800971a:	f7fe fa2b 	bl	8007b74 <HAL_RCC_GetSysClockFreq>
 800971e:	61b8      	str	r0, [r7, #24]
        break;
 8009720:	e008      	b.n	8009734 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009722:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009726:	61bb      	str	r3, [r7, #24]
        break;
 8009728:	e004      	b.n	8009734 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 800972a:	2300      	movs	r3, #0
 800972c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800972e:	2301      	movs	r3, #1
 8009730:	77bb      	strb	r3, [r7, #30]
        break;
 8009732:	bf00      	nop
    }

    if (pclk != 0U)
 8009734:	69bb      	ldr	r3, [r7, #24]
 8009736:	2b00      	cmp	r3, #0
 8009738:	d018      	beq.n	800976c <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	685b      	ldr	r3, [r3, #4]
 800973e:	085a      	lsrs	r2, r3, #1
 8009740:	69bb      	ldr	r3, [r7, #24]
 8009742:	441a      	add	r2, r3
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	685b      	ldr	r3, [r3, #4]
 8009748:	fbb2 f3f3 	udiv	r3, r2, r3
 800974c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800974e:	693b      	ldr	r3, [r7, #16]
 8009750:	2b0f      	cmp	r3, #15
 8009752:	d909      	bls.n	8009768 <UART_SetConfig+0x388>
 8009754:	693b      	ldr	r3, [r7, #16]
 8009756:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800975a:	d205      	bcs.n	8009768 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800975c:	693b      	ldr	r3, [r7, #16]
 800975e:	b29a      	uxth	r2, r3
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	60da      	str	r2, [r3, #12]
 8009766:	e001      	b.n	800976c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8009768:	2301      	movs	r3, #1
 800976a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	2200      	movs	r2, #0
 8009770:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	2200      	movs	r2, #0
 8009776:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8009778:	7fbb      	ldrb	r3, [r7, #30]
}
 800977a:	4618      	mov	r0, r3
 800977c:	3720      	adds	r7, #32
 800977e:	46bd      	mov	sp, r7
 8009780:	bd80      	pop	{r7, pc}
 8009782:	bf00      	nop
 8009784:	007a1200 	.word	0x007a1200

08009788 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009788:	b480      	push	{r7}
 800978a:	b083      	sub	sp, #12
 800978c:	af00      	add	r7, sp, #0
 800978e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009794:	f003 0308 	and.w	r3, r3, #8
 8009798:	2b00      	cmp	r3, #0
 800979a:	d00a      	beq.n	80097b2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	685b      	ldr	r3, [r3, #4]
 80097a2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	430a      	orrs	r2, r1
 80097b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097b6:	f003 0301 	and.w	r3, r3, #1
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d00a      	beq.n	80097d4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	685b      	ldr	r3, [r3, #4]
 80097c4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	430a      	orrs	r2, r1
 80097d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097d8:	f003 0302 	and.w	r3, r3, #2
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d00a      	beq.n	80097f6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	685b      	ldr	r3, [r3, #4]
 80097e6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	430a      	orrs	r2, r1
 80097f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097fa:	f003 0304 	and.w	r3, r3, #4
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d00a      	beq.n	8009818 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	685b      	ldr	r3, [r3, #4]
 8009808:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	430a      	orrs	r2, r1
 8009816:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800981c:	f003 0310 	and.w	r3, r3, #16
 8009820:	2b00      	cmp	r3, #0
 8009822:	d00a      	beq.n	800983a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	689b      	ldr	r3, [r3, #8]
 800982a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	430a      	orrs	r2, r1
 8009838:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800983e:	f003 0320 	and.w	r3, r3, #32
 8009842:	2b00      	cmp	r3, #0
 8009844:	d00a      	beq.n	800985c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	689b      	ldr	r3, [r3, #8]
 800984c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	430a      	orrs	r2, r1
 800985a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009860:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009864:	2b00      	cmp	r3, #0
 8009866:	d01a      	beq.n	800989e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	685b      	ldr	r3, [r3, #4]
 800986e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	430a      	orrs	r2, r1
 800987c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009882:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009886:	d10a      	bne.n	800989e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	685b      	ldr	r3, [r3, #4]
 800988e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	430a      	orrs	r2, r1
 800989c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d00a      	beq.n	80098c0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	685b      	ldr	r3, [r3, #4]
 80098b0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	430a      	orrs	r2, r1
 80098be:	605a      	str	r2, [r3, #4]
  }
}
 80098c0:	bf00      	nop
 80098c2:	370c      	adds	r7, #12
 80098c4:	46bd      	mov	sp, r7
 80098c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ca:	4770      	bx	lr

080098cc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80098cc:	b580      	push	{r7, lr}
 80098ce:	b098      	sub	sp, #96	@ 0x60
 80098d0:	af02      	add	r7, sp, #8
 80098d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	2200      	movs	r2, #0
 80098d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80098dc:	f7fa faa4 	bl	8003e28 <HAL_GetTick>
 80098e0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	f003 0308 	and.w	r3, r3, #8
 80098ec:	2b08      	cmp	r3, #8
 80098ee:	d12e      	bne.n	800994e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80098f0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80098f4:	9300      	str	r3, [sp, #0]
 80098f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80098f8:	2200      	movs	r2, #0
 80098fa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80098fe:	6878      	ldr	r0, [r7, #4]
 8009900:	f000 f88c 	bl	8009a1c <UART_WaitOnFlagUntilTimeout>
 8009904:	4603      	mov	r3, r0
 8009906:	2b00      	cmp	r3, #0
 8009908:	d021      	beq.n	800994e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009910:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009912:	e853 3f00 	ldrex	r3, [r3]
 8009916:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009918:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800991a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800991e:	653b      	str	r3, [r7, #80]	@ 0x50
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	461a      	mov	r2, r3
 8009926:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009928:	647b      	str	r3, [r7, #68]	@ 0x44
 800992a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800992c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800992e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009930:	e841 2300 	strex	r3, r2, [r1]
 8009934:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009936:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009938:	2b00      	cmp	r3, #0
 800993a:	d1e6      	bne.n	800990a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	2220      	movs	r2, #32
 8009940:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	2200      	movs	r2, #0
 8009946:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800994a:	2303      	movs	r3, #3
 800994c:	e062      	b.n	8009a14 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	f003 0304 	and.w	r3, r3, #4
 8009958:	2b04      	cmp	r3, #4
 800995a:	d149      	bne.n	80099f0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800995c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009960:	9300      	str	r3, [sp, #0]
 8009962:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009964:	2200      	movs	r2, #0
 8009966:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800996a:	6878      	ldr	r0, [r7, #4]
 800996c:	f000 f856 	bl	8009a1c <UART_WaitOnFlagUntilTimeout>
 8009970:	4603      	mov	r3, r0
 8009972:	2b00      	cmp	r3, #0
 8009974:	d03c      	beq.n	80099f0 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800997c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800997e:	e853 3f00 	ldrex	r3, [r3]
 8009982:	623b      	str	r3, [r7, #32]
   return(result);
 8009984:	6a3b      	ldr	r3, [r7, #32]
 8009986:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800998a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	461a      	mov	r2, r3
 8009992:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009994:	633b      	str	r3, [r7, #48]	@ 0x30
 8009996:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009998:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800999a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800999c:	e841 2300 	strex	r3, r2, [r1]
 80099a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80099a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d1e6      	bne.n	8009976 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	3308      	adds	r3, #8
 80099ae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099b0:	693b      	ldr	r3, [r7, #16]
 80099b2:	e853 3f00 	ldrex	r3, [r3]
 80099b6:	60fb      	str	r3, [r7, #12]
   return(result);
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	f023 0301 	bic.w	r3, r3, #1
 80099be:	64bb      	str	r3, [r7, #72]	@ 0x48
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	3308      	adds	r3, #8
 80099c6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80099c8:	61fa      	str	r2, [r7, #28]
 80099ca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099cc:	69b9      	ldr	r1, [r7, #24]
 80099ce:	69fa      	ldr	r2, [r7, #28]
 80099d0:	e841 2300 	strex	r3, r2, [r1]
 80099d4:	617b      	str	r3, [r7, #20]
   return(result);
 80099d6:	697b      	ldr	r3, [r7, #20]
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d1e5      	bne.n	80099a8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	2220      	movs	r2, #32
 80099e0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	2200      	movs	r2, #0
 80099e8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80099ec:	2303      	movs	r3, #3
 80099ee:	e011      	b.n	8009a14 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	2220      	movs	r2, #32
 80099f4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	2220      	movs	r2, #32
 80099fa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	2200      	movs	r2, #0
 8009a02:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	2200      	movs	r2, #0
 8009a08:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	2200      	movs	r2, #0
 8009a0e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8009a12:	2300      	movs	r3, #0
}
 8009a14:	4618      	mov	r0, r3
 8009a16:	3758      	adds	r7, #88	@ 0x58
 8009a18:	46bd      	mov	sp, r7
 8009a1a:	bd80      	pop	{r7, pc}

08009a1c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009a1c:	b580      	push	{r7, lr}
 8009a1e:	b084      	sub	sp, #16
 8009a20:	af00      	add	r7, sp, #0
 8009a22:	60f8      	str	r0, [r7, #12]
 8009a24:	60b9      	str	r1, [r7, #8]
 8009a26:	603b      	str	r3, [r7, #0]
 8009a28:	4613      	mov	r3, r2
 8009a2a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009a2c:	e04f      	b.n	8009ace <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009a2e:	69bb      	ldr	r3, [r7, #24]
 8009a30:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009a34:	d04b      	beq.n	8009ace <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009a36:	f7fa f9f7 	bl	8003e28 <HAL_GetTick>
 8009a3a:	4602      	mov	r2, r0
 8009a3c:	683b      	ldr	r3, [r7, #0]
 8009a3e:	1ad3      	subs	r3, r2, r3
 8009a40:	69ba      	ldr	r2, [r7, #24]
 8009a42:	429a      	cmp	r2, r3
 8009a44:	d302      	bcc.n	8009a4c <UART_WaitOnFlagUntilTimeout+0x30>
 8009a46:	69bb      	ldr	r3, [r7, #24]
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d101      	bne.n	8009a50 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009a4c:	2303      	movs	r3, #3
 8009a4e:	e04e      	b.n	8009aee <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	f003 0304 	and.w	r3, r3, #4
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d037      	beq.n	8009ace <UART_WaitOnFlagUntilTimeout+0xb2>
 8009a5e:	68bb      	ldr	r3, [r7, #8]
 8009a60:	2b80      	cmp	r3, #128	@ 0x80
 8009a62:	d034      	beq.n	8009ace <UART_WaitOnFlagUntilTimeout+0xb2>
 8009a64:	68bb      	ldr	r3, [r7, #8]
 8009a66:	2b40      	cmp	r3, #64	@ 0x40
 8009a68:	d031      	beq.n	8009ace <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	69db      	ldr	r3, [r3, #28]
 8009a70:	f003 0308 	and.w	r3, r3, #8
 8009a74:	2b08      	cmp	r3, #8
 8009a76:	d110      	bne.n	8009a9a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	2208      	movs	r2, #8
 8009a7e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009a80:	68f8      	ldr	r0, [r7, #12]
 8009a82:	f000 f838 	bl	8009af6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	2208      	movs	r2, #8
 8009a8a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	2200      	movs	r2, #0
 8009a92:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8009a96:	2301      	movs	r3, #1
 8009a98:	e029      	b.n	8009aee <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	69db      	ldr	r3, [r3, #28]
 8009aa0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009aa4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009aa8:	d111      	bne.n	8009ace <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009ab2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009ab4:	68f8      	ldr	r0, [r7, #12]
 8009ab6:	f000 f81e 	bl	8009af6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	2220      	movs	r2, #32
 8009abe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	2200      	movs	r2, #0
 8009ac6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8009aca:	2303      	movs	r3, #3
 8009acc:	e00f      	b.n	8009aee <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	69da      	ldr	r2, [r3, #28]
 8009ad4:	68bb      	ldr	r3, [r7, #8]
 8009ad6:	4013      	ands	r3, r2
 8009ad8:	68ba      	ldr	r2, [r7, #8]
 8009ada:	429a      	cmp	r2, r3
 8009adc:	bf0c      	ite	eq
 8009ade:	2301      	moveq	r3, #1
 8009ae0:	2300      	movne	r3, #0
 8009ae2:	b2db      	uxtb	r3, r3
 8009ae4:	461a      	mov	r2, r3
 8009ae6:	79fb      	ldrb	r3, [r7, #7]
 8009ae8:	429a      	cmp	r2, r3
 8009aea:	d0a0      	beq.n	8009a2e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009aec:	2300      	movs	r3, #0
}
 8009aee:	4618      	mov	r0, r3
 8009af0:	3710      	adds	r7, #16
 8009af2:	46bd      	mov	sp, r7
 8009af4:	bd80      	pop	{r7, pc}

08009af6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009af6:	b480      	push	{r7}
 8009af8:	b095      	sub	sp, #84	@ 0x54
 8009afa:	af00      	add	r7, sp, #0
 8009afc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b06:	e853 3f00 	ldrex	r3, [r3]
 8009b0a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009b0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b0e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009b12:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	461a      	mov	r2, r3
 8009b1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009b1c:	643b      	str	r3, [r7, #64]	@ 0x40
 8009b1e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b20:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009b22:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009b24:	e841 2300 	strex	r3, r2, [r1]
 8009b28:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009b2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d1e6      	bne.n	8009afe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	3308      	adds	r3, #8
 8009b36:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b38:	6a3b      	ldr	r3, [r7, #32]
 8009b3a:	e853 3f00 	ldrex	r3, [r3]
 8009b3e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009b40:	69fb      	ldr	r3, [r7, #28]
 8009b42:	f023 0301 	bic.w	r3, r3, #1
 8009b46:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	3308      	adds	r3, #8
 8009b4e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009b50:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009b52:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b54:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009b56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009b58:	e841 2300 	strex	r3, r2, [r1]
 8009b5c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d1e5      	bne.n	8009b30 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009b68:	2b01      	cmp	r3, #1
 8009b6a:	d118      	bne.n	8009b9e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	e853 3f00 	ldrex	r3, [r3]
 8009b78:	60bb      	str	r3, [r7, #8]
   return(result);
 8009b7a:	68bb      	ldr	r3, [r7, #8]
 8009b7c:	f023 0310 	bic.w	r3, r3, #16
 8009b80:	647b      	str	r3, [r7, #68]	@ 0x44
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	461a      	mov	r2, r3
 8009b88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009b8a:	61bb      	str	r3, [r7, #24]
 8009b8c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b8e:	6979      	ldr	r1, [r7, #20]
 8009b90:	69ba      	ldr	r2, [r7, #24]
 8009b92:	e841 2300 	strex	r3, r2, [r1]
 8009b96:	613b      	str	r3, [r7, #16]
   return(result);
 8009b98:	693b      	ldr	r3, [r7, #16]
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d1e6      	bne.n	8009b6c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	2220      	movs	r2, #32
 8009ba2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	2200      	movs	r2, #0
 8009baa:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	2200      	movs	r2, #0
 8009bb0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8009bb2:	bf00      	nop
 8009bb4:	3754      	adds	r7, #84	@ 0x54
 8009bb6:	46bd      	mov	sp, r7
 8009bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bbc:	4770      	bx	lr
	...

08009bc0 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009bc0:	b480      	push	{r7}
 8009bc2:	b085      	sub	sp, #20
 8009bc4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009bc6:	f3ef 8305 	mrs	r3, IPSR
 8009bca:	60bb      	str	r3, [r7, #8]
  return(result);
 8009bcc:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d10f      	bne.n	8009bf2 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009bd2:	f3ef 8310 	mrs	r3, PRIMASK
 8009bd6:	607b      	str	r3, [r7, #4]
  return(result);
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d109      	bne.n	8009bf2 <osKernelInitialize+0x32>
 8009bde:	4b11      	ldr	r3, [pc, #68]	@ (8009c24 <osKernelInitialize+0x64>)
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	2b02      	cmp	r3, #2
 8009be4:	d109      	bne.n	8009bfa <osKernelInitialize+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009be6:	f3ef 8311 	mrs	r3, BASEPRI
 8009bea:	603b      	str	r3, [r7, #0]
  return(result);
 8009bec:	683b      	ldr	r3, [r7, #0]
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d003      	beq.n	8009bfa <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8009bf2:	f06f 0305 	mvn.w	r3, #5
 8009bf6:	60fb      	str	r3, [r7, #12]
 8009bf8:	e00c      	b.n	8009c14 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8009bfa:	4b0a      	ldr	r3, [pc, #40]	@ (8009c24 <osKernelInitialize+0x64>)
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d105      	bne.n	8009c0e <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8009c02:	4b08      	ldr	r3, [pc, #32]	@ (8009c24 <osKernelInitialize+0x64>)
 8009c04:	2201      	movs	r2, #1
 8009c06:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8009c08:	2300      	movs	r3, #0
 8009c0a:	60fb      	str	r3, [r7, #12]
 8009c0c:	e002      	b.n	8009c14 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8009c0e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009c12:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8009c14:	68fb      	ldr	r3, [r7, #12]
}
 8009c16:	4618      	mov	r0, r3
 8009c18:	3714      	adds	r7, #20
 8009c1a:	46bd      	mov	sp, r7
 8009c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c20:	4770      	bx	lr
 8009c22:	bf00      	nop
 8009c24:	200006d0 	.word	0x200006d0

08009c28 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8009c28:	b580      	push	{r7, lr}
 8009c2a:	b084      	sub	sp, #16
 8009c2c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009c2e:	f3ef 8305 	mrs	r3, IPSR
 8009c32:	60bb      	str	r3, [r7, #8]
  return(result);
 8009c34:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d10f      	bne.n	8009c5a <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009c3a:	f3ef 8310 	mrs	r3, PRIMASK
 8009c3e:	607b      	str	r3, [r7, #4]
  return(result);
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d109      	bne.n	8009c5a <osKernelStart+0x32>
 8009c46:	4b11      	ldr	r3, [pc, #68]	@ (8009c8c <osKernelStart+0x64>)
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	2b02      	cmp	r3, #2
 8009c4c:	d109      	bne.n	8009c62 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009c4e:	f3ef 8311 	mrs	r3, BASEPRI
 8009c52:	603b      	str	r3, [r7, #0]
  return(result);
 8009c54:	683b      	ldr	r3, [r7, #0]
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d003      	beq.n	8009c62 <osKernelStart+0x3a>
    stat = osErrorISR;
 8009c5a:	f06f 0305 	mvn.w	r3, #5
 8009c5e:	60fb      	str	r3, [r7, #12]
 8009c60:	e00e      	b.n	8009c80 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8009c62:	4b0a      	ldr	r3, [pc, #40]	@ (8009c8c <osKernelStart+0x64>)
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	2b01      	cmp	r3, #1
 8009c68:	d107      	bne.n	8009c7a <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8009c6a:	4b08      	ldr	r3, [pc, #32]	@ (8009c8c <osKernelStart+0x64>)
 8009c6c:	2202      	movs	r2, #2
 8009c6e:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8009c70:	f001 f9c2 	bl	800aff8 <vTaskStartScheduler>
      stat = osOK;
 8009c74:	2300      	movs	r3, #0
 8009c76:	60fb      	str	r3, [r7, #12]
 8009c78:	e002      	b.n	8009c80 <osKernelStart+0x58>
    } else {
      stat = osError;
 8009c7a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009c7e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8009c80:	68fb      	ldr	r3, [r7, #12]
}
 8009c82:	4618      	mov	r0, r3
 8009c84:	3710      	adds	r7, #16
 8009c86:	46bd      	mov	sp, r7
 8009c88:	bd80      	pop	{r7, pc}
 8009c8a:	bf00      	nop
 8009c8c:	200006d0 	.word	0x200006d0

08009c90 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8009c90:	b580      	push	{r7, lr}
 8009c92:	b092      	sub	sp, #72	@ 0x48
 8009c94:	af04      	add	r7, sp, #16
 8009c96:	60f8      	str	r0, [r7, #12]
 8009c98:	60b9      	str	r1, [r7, #8]
 8009c9a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8009c9c:	2300      	movs	r3, #0
 8009c9e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009ca0:	f3ef 8305 	mrs	r3, IPSR
 8009ca4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8009ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	f040 8094 	bne.w	8009dd6 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009cae:	f3ef 8310 	mrs	r3, PRIMASK
 8009cb2:	623b      	str	r3, [r7, #32]
  return(result);
 8009cb4:	6a3b      	ldr	r3, [r7, #32]
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	f040 808d 	bne.w	8009dd6 <osThreadNew+0x146>
 8009cbc:	4b48      	ldr	r3, [pc, #288]	@ (8009de0 <osThreadNew+0x150>)
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	2b02      	cmp	r3, #2
 8009cc2:	d106      	bne.n	8009cd2 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009cc4:	f3ef 8311 	mrs	r3, BASEPRI
 8009cc8:	61fb      	str	r3, [r7, #28]
  return(result);
 8009cca:	69fb      	ldr	r3, [r7, #28]
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	f040 8082 	bne.w	8009dd6 <osThreadNew+0x146>
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d07e      	beq.n	8009dd6 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8009cd8:	2380      	movs	r3, #128	@ 0x80
 8009cda:	633b      	str	r3, [r7, #48]	@ 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8009cdc:	2318      	movs	r3, #24
 8009cde:	62fb      	str	r3, [r7, #44]	@ 0x2c

    empty = '\0';
 8009ce0:	2300      	movs	r3, #0
 8009ce2:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8009ce4:	f107 031b 	add.w	r3, r7, #27
 8009ce8:	637b      	str	r3, [r7, #52]	@ 0x34
    mem   = -1;
 8009cea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009cee:	62bb      	str	r3, [r7, #40]	@ 0x28

    if (attr != NULL) {
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d045      	beq.n	8009d82 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d002      	beq.n	8009d04 <osThreadNew+0x74>
        name = attr->name;
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	637b      	str	r3, [r7, #52]	@ 0x34
      }
      if (attr->priority != osPriorityNone) {
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	699b      	ldr	r3, [r3, #24]
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d002      	beq.n	8009d12 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	699b      	ldr	r3, [r3, #24]
 8009d10:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8009d12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d008      	beq.n	8009d2a <osThreadNew+0x9a>
 8009d18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d1a:	2b38      	cmp	r3, #56	@ 0x38
 8009d1c:	d805      	bhi.n	8009d2a <osThreadNew+0x9a>
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	685b      	ldr	r3, [r3, #4]
 8009d22:	f003 0301 	and.w	r3, r3, #1
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d001      	beq.n	8009d2e <osThreadNew+0x9e>
        return (NULL);
 8009d2a:	2300      	movs	r3, #0
 8009d2c:	e054      	b.n	8009dd8 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	695b      	ldr	r3, [r3, #20]
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d003      	beq.n	8009d3e <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	695b      	ldr	r3, [r3, #20]
 8009d3a:	089b      	lsrs	r3, r3, #2
 8009d3c:	633b      	str	r3, [r7, #48]	@ 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	689b      	ldr	r3, [r3, #8]
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d00e      	beq.n	8009d64 <osThreadNew+0xd4>
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	68db      	ldr	r3, [r3, #12]
 8009d4a:	2ba7      	cmp	r3, #167	@ 0xa7
 8009d4c:	d90a      	bls.n	8009d64 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d006      	beq.n	8009d64 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	695b      	ldr	r3, [r3, #20]
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d002      	beq.n	8009d64 <osThreadNew+0xd4>
        mem = 1;
 8009d5e:	2301      	movs	r3, #1
 8009d60:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009d62:	e010      	b.n	8009d86 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	689b      	ldr	r3, [r3, #8]
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d10c      	bne.n	8009d86 <osThreadNew+0xf6>
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	68db      	ldr	r3, [r3, #12]
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d108      	bne.n	8009d86 <osThreadNew+0xf6>
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	691b      	ldr	r3, [r3, #16]
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d104      	bne.n	8009d86 <osThreadNew+0xf6>
          mem = 0;
 8009d7c:	2300      	movs	r3, #0
 8009d7e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009d80:	e001      	b.n	8009d86 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8009d82:	2300      	movs	r3, #0
 8009d84:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    if (mem == 1) {
 8009d86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d88:	2b01      	cmp	r3, #1
 8009d8a:	d110      	bne.n	8009dae <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8009d90:	687a      	ldr	r2, [r7, #4]
 8009d92:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009d94:	9202      	str	r2, [sp, #8]
 8009d96:	9301      	str	r3, [sp, #4]
 8009d98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d9a:	9300      	str	r3, [sp, #0]
 8009d9c:	68bb      	ldr	r3, [r7, #8]
 8009d9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009da0:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009da2:	68f8      	ldr	r0, [r7, #12]
 8009da4:	f000 fe2c 	bl	800aa00 <xTaskCreateStatic>
 8009da8:	4603      	mov	r3, r0
 8009daa:	617b      	str	r3, [r7, #20]
 8009dac:	e013      	b.n	8009dd6 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8009dae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d110      	bne.n	8009dd6 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009db4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009db6:	b29a      	uxth	r2, r3
 8009db8:	f107 0314 	add.w	r3, r7, #20
 8009dbc:	9301      	str	r3, [sp, #4]
 8009dbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009dc0:	9300      	str	r3, [sp, #0]
 8009dc2:	68bb      	ldr	r3, [r7, #8]
 8009dc4:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009dc6:	68f8      	ldr	r0, [r7, #12]
 8009dc8:	f000 fe79 	bl	800aabe <xTaskCreate>
 8009dcc:	4603      	mov	r3, r0
 8009dce:	2b01      	cmp	r3, #1
 8009dd0:	d001      	beq.n	8009dd6 <osThreadNew+0x146>
          hTask = NULL;
 8009dd2:	2300      	movs	r3, #0
 8009dd4:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009dd6:	697b      	ldr	r3, [r7, #20]
}
 8009dd8:	4618      	mov	r0, r3
 8009dda:	3738      	adds	r7, #56	@ 0x38
 8009ddc:	46bd      	mov	sp, r7
 8009dde:	bd80      	pop	{r7, pc}
 8009de0:	200006d0 	.word	0x200006d0

08009de4 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8009de4:	b580      	push	{r7, lr}
 8009de6:	b086      	sub	sp, #24
 8009de8:	af00      	add	r7, sp, #0
 8009dea:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009dec:	f3ef 8305 	mrs	r3, IPSR
 8009df0:	613b      	str	r3, [r7, #16]
  return(result);
 8009df2:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d10f      	bne.n	8009e18 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009df8:	f3ef 8310 	mrs	r3, PRIMASK
 8009dfc:	60fb      	str	r3, [r7, #12]
  return(result);
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d109      	bne.n	8009e18 <osDelay+0x34>
 8009e04:	4b0d      	ldr	r3, [pc, #52]	@ (8009e3c <osDelay+0x58>)
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	2b02      	cmp	r3, #2
 8009e0a:	d109      	bne.n	8009e20 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009e0c:	f3ef 8311 	mrs	r3, BASEPRI
 8009e10:	60bb      	str	r3, [r7, #8]
  return(result);
 8009e12:	68bb      	ldr	r3, [r7, #8]
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d003      	beq.n	8009e20 <osDelay+0x3c>
    stat = osErrorISR;
 8009e18:	f06f 0305 	mvn.w	r3, #5
 8009e1c:	617b      	str	r3, [r7, #20]
 8009e1e:	e007      	b.n	8009e30 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8009e20:	2300      	movs	r3, #0
 8009e22:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d002      	beq.n	8009e30 <osDelay+0x4c>
      vTaskDelay(ticks);
 8009e2a:	6878      	ldr	r0, [r7, #4]
 8009e2c:	f000 ff9c 	bl	800ad68 <vTaskDelay>
    }
  }

  return (stat);
 8009e30:	697b      	ldr	r3, [r7, #20]
}
 8009e32:	4618      	mov	r0, r3
 8009e34:	3718      	adds	r7, #24
 8009e36:	46bd      	mov	sp, r7
 8009e38:	bd80      	pop	{r7, pc}
 8009e3a:	bf00      	nop
 8009e3c:	200006d0 	.word	0x200006d0

08009e40 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009e40:	b480      	push	{r7}
 8009e42:	b085      	sub	sp, #20
 8009e44:	af00      	add	r7, sp, #0
 8009e46:	60f8      	str	r0, [r7, #12]
 8009e48:	60b9      	str	r1, [r7, #8]
 8009e4a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	4a07      	ldr	r2, [pc, #28]	@ (8009e6c <vApplicationGetIdleTaskMemory+0x2c>)
 8009e50:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009e52:	68bb      	ldr	r3, [r7, #8]
 8009e54:	4a06      	ldr	r2, [pc, #24]	@ (8009e70 <vApplicationGetIdleTaskMemory+0x30>)
 8009e56:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	2280      	movs	r2, #128	@ 0x80
 8009e5c:	601a      	str	r2, [r3, #0]
}
 8009e5e:	bf00      	nop
 8009e60:	3714      	adds	r7, #20
 8009e62:	46bd      	mov	sp, r7
 8009e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e68:	4770      	bx	lr
 8009e6a:	bf00      	nop
 8009e6c:	200006d4 	.word	0x200006d4
 8009e70:	2000077c 	.word	0x2000077c

08009e74 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8009e74:	b480      	push	{r7}
 8009e76:	b085      	sub	sp, #20
 8009e78:	af00      	add	r7, sp, #0
 8009e7a:	60f8      	str	r0, [r7, #12]
 8009e7c:	60b9      	str	r1, [r7, #8]
 8009e7e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	4a07      	ldr	r2, [pc, #28]	@ (8009ea0 <vApplicationGetTimerTaskMemory+0x2c>)
 8009e84:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8009e86:	68bb      	ldr	r3, [r7, #8]
 8009e88:	4a06      	ldr	r2, [pc, #24]	@ (8009ea4 <vApplicationGetTimerTaskMemory+0x30>)
 8009e8a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009e92:	601a      	str	r2, [r3, #0]
}
 8009e94:	bf00      	nop
 8009e96:	3714      	adds	r7, #20
 8009e98:	46bd      	mov	sp, r7
 8009e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e9e:	4770      	bx	lr
 8009ea0:	2000097c 	.word	0x2000097c
 8009ea4:	20000a24 	.word	0x20000a24

08009ea8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009ea8:	b480      	push	{r7}
 8009eaa:	b083      	sub	sp, #12
 8009eac:	af00      	add	r7, sp, #0
 8009eae:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	f103 0208 	add.w	r2, r3, #8
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009ec0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	f103 0208 	add.w	r2, r3, #8
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	f103 0208 	add.w	r2, r3, #8
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	2200      	movs	r2, #0
 8009eda:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009edc:	bf00      	nop
 8009ede:	370c      	adds	r7, #12
 8009ee0:	46bd      	mov	sp, r7
 8009ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ee6:	4770      	bx	lr

08009ee8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009ee8:	b480      	push	{r7}
 8009eea:	b083      	sub	sp, #12
 8009eec:	af00      	add	r7, sp, #0
 8009eee:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	2200      	movs	r2, #0
 8009ef4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009ef6:	bf00      	nop
 8009ef8:	370c      	adds	r7, #12
 8009efa:	46bd      	mov	sp, r7
 8009efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f00:	4770      	bx	lr

08009f02 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009f02:	b480      	push	{r7}
 8009f04:	b085      	sub	sp, #20
 8009f06:	af00      	add	r7, sp, #0
 8009f08:	6078      	str	r0, [r7, #4]
 8009f0a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	685b      	ldr	r3, [r3, #4]
 8009f10:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009f12:	683b      	ldr	r3, [r7, #0]
 8009f14:	68fa      	ldr	r2, [r7, #12]
 8009f16:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	689a      	ldr	r2, [r3, #8]
 8009f1c:	683b      	ldr	r3, [r7, #0]
 8009f1e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	689b      	ldr	r3, [r3, #8]
 8009f24:	683a      	ldr	r2, [r7, #0]
 8009f26:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	683a      	ldr	r2, [r7, #0]
 8009f2c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8009f2e:	683b      	ldr	r3, [r7, #0]
 8009f30:	687a      	ldr	r2, [r7, #4]
 8009f32:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	1c5a      	adds	r2, r3, #1
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	601a      	str	r2, [r3, #0]
}
 8009f3e:	bf00      	nop
 8009f40:	3714      	adds	r7, #20
 8009f42:	46bd      	mov	sp, r7
 8009f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f48:	4770      	bx	lr

08009f4a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009f4a:	b480      	push	{r7}
 8009f4c:	b085      	sub	sp, #20
 8009f4e:	af00      	add	r7, sp, #0
 8009f50:	6078      	str	r0, [r7, #4]
 8009f52:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009f54:	683b      	ldr	r3, [r7, #0]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009f5a:	68bb      	ldr	r3, [r7, #8]
 8009f5c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009f60:	d103      	bne.n	8009f6a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	691b      	ldr	r3, [r3, #16]
 8009f66:	60fb      	str	r3, [r7, #12]
 8009f68:	e00c      	b.n	8009f84 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	3308      	adds	r3, #8
 8009f6e:	60fb      	str	r3, [r7, #12]
 8009f70:	e002      	b.n	8009f78 <vListInsert+0x2e>
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	685b      	ldr	r3, [r3, #4]
 8009f76:	60fb      	str	r3, [r7, #12]
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	685b      	ldr	r3, [r3, #4]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	68ba      	ldr	r2, [r7, #8]
 8009f80:	429a      	cmp	r2, r3
 8009f82:	d2f6      	bcs.n	8009f72 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	685a      	ldr	r2, [r3, #4]
 8009f88:	683b      	ldr	r3, [r7, #0]
 8009f8a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009f8c:	683b      	ldr	r3, [r7, #0]
 8009f8e:	685b      	ldr	r3, [r3, #4]
 8009f90:	683a      	ldr	r2, [r7, #0]
 8009f92:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009f94:	683b      	ldr	r3, [r7, #0]
 8009f96:	68fa      	ldr	r2, [r7, #12]
 8009f98:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	683a      	ldr	r2, [r7, #0]
 8009f9e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8009fa0:	683b      	ldr	r3, [r7, #0]
 8009fa2:	687a      	ldr	r2, [r7, #4]
 8009fa4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	1c5a      	adds	r2, r3, #1
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	601a      	str	r2, [r3, #0]
}
 8009fb0:	bf00      	nop
 8009fb2:	3714      	adds	r7, #20
 8009fb4:	46bd      	mov	sp, r7
 8009fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fba:	4770      	bx	lr

08009fbc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009fbc:	b480      	push	{r7}
 8009fbe:	b085      	sub	sp, #20
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	691b      	ldr	r3, [r3, #16]
 8009fc8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	685b      	ldr	r3, [r3, #4]
 8009fce:	687a      	ldr	r2, [r7, #4]
 8009fd0:	6892      	ldr	r2, [r2, #8]
 8009fd2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	689b      	ldr	r3, [r3, #8]
 8009fd8:	687a      	ldr	r2, [r7, #4]
 8009fda:	6852      	ldr	r2, [r2, #4]
 8009fdc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	685b      	ldr	r3, [r3, #4]
 8009fe2:	687a      	ldr	r2, [r7, #4]
 8009fe4:	429a      	cmp	r2, r3
 8009fe6:	d103      	bne.n	8009ff0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	689a      	ldr	r2, [r3, #8]
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	2200      	movs	r2, #0
 8009ff4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	1e5a      	subs	r2, r3, #1
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	681b      	ldr	r3, [r3, #0]
}
 800a004:	4618      	mov	r0, r3
 800a006:	3714      	adds	r7, #20
 800a008:	46bd      	mov	sp, r7
 800a00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a00e:	4770      	bx	lr

0800a010 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a010:	b580      	push	{r7, lr}
 800a012:	b084      	sub	sp, #16
 800a014:	af00      	add	r7, sp, #0
 800a016:	6078      	str	r0, [r7, #4]
 800a018:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	2b00      	cmp	r3, #0
 800a022:	d10b      	bne.n	800a03c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a024:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a028:	f383 8811 	msr	BASEPRI, r3
 800a02c:	f3bf 8f6f 	isb	sy
 800a030:	f3bf 8f4f 	dsb	sy
 800a034:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a036:	bf00      	nop
 800a038:	bf00      	nop
 800a03a:	e7fd      	b.n	800a038 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a03c:	f002 f97c 	bl	800c338 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	681a      	ldr	r2, [r3, #0]
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a048:	68f9      	ldr	r1, [r7, #12]
 800a04a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a04c:	fb01 f303 	mul.w	r3, r1, r3
 800a050:	441a      	add	r2, r3
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	2200      	movs	r2, #0
 800a05a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	681a      	ldr	r2, [r3, #0]
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	681a      	ldr	r2, [r3, #0]
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a06c:	3b01      	subs	r3, #1
 800a06e:	68f9      	ldr	r1, [r7, #12]
 800a070:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a072:	fb01 f303 	mul.w	r3, r1, r3
 800a076:	441a      	add	r2, r3
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	22ff      	movs	r2, #255	@ 0xff
 800a080:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	22ff      	movs	r2, #255	@ 0xff
 800a088:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800a08c:	683b      	ldr	r3, [r7, #0]
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d114      	bne.n	800a0bc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	691b      	ldr	r3, [r3, #16]
 800a096:	2b00      	cmp	r3, #0
 800a098:	d01a      	beq.n	800a0d0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	3310      	adds	r3, #16
 800a09e:	4618      	mov	r0, r3
 800a0a0:	f001 fa4e 	bl	800b540 <xTaskRemoveFromEventList>
 800a0a4:	4603      	mov	r3, r0
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d012      	beq.n	800a0d0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a0aa:	4b0d      	ldr	r3, [pc, #52]	@ (800a0e0 <xQueueGenericReset+0xd0>)
 800a0ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a0b0:	601a      	str	r2, [r3, #0]
 800a0b2:	f3bf 8f4f 	dsb	sy
 800a0b6:	f3bf 8f6f 	isb	sy
 800a0ba:	e009      	b.n	800a0d0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	3310      	adds	r3, #16
 800a0c0:	4618      	mov	r0, r3
 800a0c2:	f7ff fef1 	bl	8009ea8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	3324      	adds	r3, #36	@ 0x24
 800a0ca:	4618      	mov	r0, r3
 800a0cc:	f7ff feec 	bl	8009ea8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a0d0:	f002 f964 	bl	800c39c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a0d4:	2301      	movs	r3, #1
}
 800a0d6:	4618      	mov	r0, r3
 800a0d8:	3710      	adds	r7, #16
 800a0da:	46bd      	mov	sp, r7
 800a0dc:	bd80      	pop	{r7, pc}
 800a0de:	bf00      	nop
 800a0e0:	e000ed04 	.word	0xe000ed04

0800a0e4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a0e4:	b580      	push	{r7, lr}
 800a0e6:	b08e      	sub	sp, #56	@ 0x38
 800a0e8:	af02      	add	r7, sp, #8
 800a0ea:	60f8      	str	r0, [r7, #12]
 800a0ec:	60b9      	str	r1, [r7, #8]
 800a0ee:	607a      	str	r2, [r7, #4]
 800a0f0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d10b      	bne.n	800a110 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800a0f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0fc:	f383 8811 	msr	BASEPRI, r3
 800a100:	f3bf 8f6f 	isb	sy
 800a104:	f3bf 8f4f 	dsb	sy
 800a108:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a10a:	bf00      	nop
 800a10c:	bf00      	nop
 800a10e:	e7fd      	b.n	800a10c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a110:	683b      	ldr	r3, [r7, #0]
 800a112:	2b00      	cmp	r3, #0
 800a114:	d10b      	bne.n	800a12e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800a116:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a11a:	f383 8811 	msr	BASEPRI, r3
 800a11e:	f3bf 8f6f 	isb	sy
 800a122:	f3bf 8f4f 	dsb	sy
 800a126:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a128:	bf00      	nop
 800a12a:	bf00      	nop
 800a12c:	e7fd      	b.n	800a12a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	2b00      	cmp	r3, #0
 800a132:	d002      	beq.n	800a13a <xQueueGenericCreateStatic+0x56>
 800a134:	68bb      	ldr	r3, [r7, #8]
 800a136:	2b00      	cmp	r3, #0
 800a138:	d001      	beq.n	800a13e <xQueueGenericCreateStatic+0x5a>
 800a13a:	2301      	movs	r3, #1
 800a13c:	e000      	b.n	800a140 <xQueueGenericCreateStatic+0x5c>
 800a13e:	2300      	movs	r3, #0
 800a140:	2b00      	cmp	r3, #0
 800a142:	d10b      	bne.n	800a15c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800a144:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a148:	f383 8811 	msr	BASEPRI, r3
 800a14c:	f3bf 8f6f 	isb	sy
 800a150:	f3bf 8f4f 	dsb	sy
 800a154:	623b      	str	r3, [r7, #32]
}
 800a156:	bf00      	nop
 800a158:	bf00      	nop
 800a15a:	e7fd      	b.n	800a158 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d102      	bne.n	800a168 <xQueueGenericCreateStatic+0x84>
 800a162:	68bb      	ldr	r3, [r7, #8]
 800a164:	2b00      	cmp	r3, #0
 800a166:	d101      	bne.n	800a16c <xQueueGenericCreateStatic+0x88>
 800a168:	2301      	movs	r3, #1
 800a16a:	e000      	b.n	800a16e <xQueueGenericCreateStatic+0x8a>
 800a16c:	2300      	movs	r3, #0
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d10b      	bne.n	800a18a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800a172:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a176:	f383 8811 	msr	BASEPRI, r3
 800a17a:	f3bf 8f6f 	isb	sy
 800a17e:	f3bf 8f4f 	dsb	sy
 800a182:	61fb      	str	r3, [r7, #28]
}
 800a184:	bf00      	nop
 800a186:	bf00      	nop
 800a188:	e7fd      	b.n	800a186 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a18a:	2350      	movs	r3, #80	@ 0x50
 800a18c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a18e:	697b      	ldr	r3, [r7, #20]
 800a190:	2b50      	cmp	r3, #80	@ 0x50
 800a192:	d00b      	beq.n	800a1ac <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800a194:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a198:	f383 8811 	msr	BASEPRI, r3
 800a19c:	f3bf 8f6f 	isb	sy
 800a1a0:	f3bf 8f4f 	dsb	sy
 800a1a4:	61bb      	str	r3, [r7, #24]
}
 800a1a6:	bf00      	nop
 800a1a8:	bf00      	nop
 800a1aa:	e7fd      	b.n	800a1a8 <xQueueGenericCreateStatic+0xc4>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a1ac:	683b      	ldr	r3, [r7, #0]
 800a1ae:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800a1b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d00d      	beq.n	800a1d2 <xQueueGenericCreateStatic+0xee>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a1b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1b8:	2201      	movs	r2, #1
 800a1ba:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a1be:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800a1c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1c4:	9300      	str	r3, [sp, #0]
 800a1c6:	4613      	mov	r3, r2
 800a1c8:	687a      	ldr	r2, [r7, #4]
 800a1ca:	68b9      	ldr	r1, [r7, #8]
 800a1cc:	68f8      	ldr	r0, [r7, #12]
 800a1ce:	f000 f805 	bl	800a1dc <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800a1d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800a1d4:	4618      	mov	r0, r3
 800a1d6:	3730      	adds	r7, #48	@ 0x30
 800a1d8:	46bd      	mov	sp, r7
 800a1da:	bd80      	pop	{r7, pc}

0800a1dc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a1dc:	b580      	push	{r7, lr}
 800a1de:	b084      	sub	sp, #16
 800a1e0:	af00      	add	r7, sp, #0
 800a1e2:	60f8      	str	r0, [r7, #12]
 800a1e4:	60b9      	str	r1, [r7, #8]
 800a1e6:	607a      	str	r2, [r7, #4]
 800a1e8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a1ea:	68bb      	ldr	r3, [r7, #8]
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d103      	bne.n	800a1f8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a1f0:	69bb      	ldr	r3, [r7, #24]
 800a1f2:	69ba      	ldr	r2, [r7, #24]
 800a1f4:	601a      	str	r2, [r3, #0]
 800a1f6:	e002      	b.n	800a1fe <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a1f8:	69bb      	ldr	r3, [r7, #24]
 800a1fa:	687a      	ldr	r2, [r7, #4]
 800a1fc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a1fe:	69bb      	ldr	r3, [r7, #24]
 800a200:	68fa      	ldr	r2, [r7, #12]
 800a202:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a204:	69bb      	ldr	r3, [r7, #24]
 800a206:	68ba      	ldr	r2, [r7, #8]
 800a208:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a20a:	2101      	movs	r1, #1
 800a20c:	69b8      	ldr	r0, [r7, #24]
 800a20e:	f7ff feff 	bl	800a010 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a212:	69bb      	ldr	r3, [r7, #24]
 800a214:	78fa      	ldrb	r2, [r7, #3]
 800a216:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a21a:	bf00      	nop
 800a21c:	3710      	adds	r7, #16
 800a21e:	46bd      	mov	sp, r7
 800a220:	bd80      	pop	{r7, pc}
	...

0800a224 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a224:	b580      	push	{r7, lr}
 800a226:	b08e      	sub	sp, #56	@ 0x38
 800a228:	af00      	add	r7, sp, #0
 800a22a:	60f8      	str	r0, [r7, #12]
 800a22c:	60b9      	str	r1, [r7, #8]
 800a22e:	607a      	str	r2, [r7, #4]
 800a230:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a232:	2300      	movs	r3, #0
 800a234:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800a23a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d10b      	bne.n	800a258 <xQueueGenericSend+0x34>
	__asm volatile
 800a240:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a244:	f383 8811 	msr	BASEPRI, r3
 800a248:	f3bf 8f6f 	isb	sy
 800a24c:	f3bf 8f4f 	dsb	sy
 800a250:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a252:	bf00      	nop
 800a254:	bf00      	nop
 800a256:	e7fd      	b.n	800a254 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a258:	68bb      	ldr	r3, [r7, #8]
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d103      	bne.n	800a266 <xQueueGenericSend+0x42>
 800a25e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a262:	2b00      	cmp	r3, #0
 800a264:	d101      	bne.n	800a26a <xQueueGenericSend+0x46>
 800a266:	2301      	movs	r3, #1
 800a268:	e000      	b.n	800a26c <xQueueGenericSend+0x48>
 800a26a:	2300      	movs	r3, #0
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d10b      	bne.n	800a288 <xQueueGenericSend+0x64>
	__asm volatile
 800a270:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a274:	f383 8811 	msr	BASEPRI, r3
 800a278:	f3bf 8f6f 	isb	sy
 800a27c:	f3bf 8f4f 	dsb	sy
 800a280:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a282:	bf00      	nop
 800a284:	bf00      	nop
 800a286:	e7fd      	b.n	800a284 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a288:	683b      	ldr	r3, [r7, #0]
 800a28a:	2b02      	cmp	r3, #2
 800a28c:	d103      	bne.n	800a296 <xQueueGenericSend+0x72>
 800a28e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a290:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a292:	2b01      	cmp	r3, #1
 800a294:	d101      	bne.n	800a29a <xQueueGenericSend+0x76>
 800a296:	2301      	movs	r3, #1
 800a298:	e000      	b.n	800a29c <xQueueGenericSend+0x78>
 800a29a:	2300      	movs	r3, #0
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d10b      	bne.n	800a2b8 <xQueueGenericSend+0x94>
	__asm volatile
 800a2a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2a4:	f383 8811 	msr	BASEPRI, r3
 800a2a8:	f3bf 8f6f 	isb	sy
 800a2ac:	f3bf 8f4f 	dsb	sy
 800a2b0:	623b      	str	r3, [r7, #32]
}
 800a2b2:	bf00      	nop
 800a2b4:	bf00      	nop
 800a2b6:	e7fd      	b.n	800a2b4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a2b8:	f001 fb0e 	bl	800b8d8 <xTaskGetSchedulerState>
 800a2bc:	4603      	mov	r3, r0
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d102      	bne.n	800a2c8 <xQueueGenericSend+0xa4>
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d101      	bne.n	800a2cc <xQueueGenericSend+0xa8>
 800a2c8:	2301      	movs	r3, #1
 800a2ca:	e000      	b.n	800a2ce <xQueueGenericSend+0xaa>
 800a2cc:	2300      	movs	r3, #0
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d10b      	bne.n	800a2ea <xQueueGenericSend+0xc6>
	__asm volatile
 800a2d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2d6:	f383 8811 	msr	BASEPRI, r3
 800a2da:	f3bf 8f6f 	isb	sy
 800a2de:	f3bf 8f4f 	dsb	sy
 800a2e2:	61fb      	str	r3, [r7, #28]
}
 800a2e4:	bf00      	nop
 800a2e6:	bf00      	nop
 800a2e8:	e7fd      	b.n	800a2e6 <xQueueGenericSend+0xc2>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a2ea:	f002 f825 	bl	800c338 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a2ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a2f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2f6:	429a      	cmp	r2, r3
 800a2f8:	d302      	bcc.n	800a300 <xQueueGenericSend+0xdc>
 800a2fa:	683b      	ldr	r3, [r7, #0]
 800a2fc:	2b02      	cmp	r3, #2
 800a2fe:	d129      	bne.n	800a354 <xQueueGenericSend+0x130>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a300:	683a      	ldr	r2, [r7, #0]
 800a302:	68b9      	ldr	r1, [r7, #8]
 800a304:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a306:	f000 fa0d 	bl	800a724 <prvCopyDataToQueue>
 800a30a:	62f8      	str	r0, [r7, #44]	@ 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a30c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a30e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a310:	2b00      	cmp	r3, #0
 800a312:	d010      	beq.n	800a336 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a316:	3324      	adds	r3, #36	@ 0x24
 800a318:	4618      	mov	r0, r3
 800a31a:	f001 f911 	bl	800b540 <xTaskRemoveFromEventList>
 800a31e:	4603      	mov	r3, r0
 800a320:	2b00      	cmp	r3, #0
 800a322:	d013      	beq.n	800a34c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a324:	4b3f      	ldr	r3, [pc, #252]	@ (800a424 <xQueueGenericSend+0x200>)
 800a326:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a32a:	601a      	str	r2, [r3, #0]
 800a32c:	f3bf 8f4f 	dsb	sy
 800a330:	f3bf 8f6f 	isb	sy
 800a334:	e00a      	b.n	800a34c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a336:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d007      	beq.n	800a34c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a33c:	4b39      	ldr	r3, [pc, #228]	@ (800a424 <xQueueGenericSend+0x200>)
 800a33e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a342:	601a      	str	r2, [r3, #0]
 800a344:	f3bf 8f4f 	dsb	sy
 800a348:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a34c:	f002 f826 	bl	800c39c <vPortExitCritical>
				return pdPASS;
 800a350:	2301      	movs	r3, #1
 800a352:	e063      	b.n	800a41c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	2b00      	cmp	r3, #0
 800a358:	d103      	bne.n	800a362 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a35a:	f002 f81f 	bl	800c39c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a35e:	2300      	movs	r3, #0
 800a360:	e05c      	b.n	800a41c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a362:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a364:	2b00      	cmp	r3, #0
 800a366:	d106      	bne.n	800a376 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a368:	f107 0314 	add.w	r3, r7, #20
 800a36c:	4618      	mov	r0, r3
 800a36e:	f001 f94b 	bl	800b608 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a372:	2301      	movs	r3, #1
 800a374:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a376:	f002 f811 	bl	800c39c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a37a:	f000 fead 	bl	800b0d8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a37e:	f001 ffdb 	bl	800c338 <vPortEnterCritical>
 800a382:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a384:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a388:	b25b      	sxtb	r3, r3
 800a38a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a38e:	d103      	bne.n	800a398 <xQueueGenericSend+0x174>
 800a390:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a392:	2200      	movs	r2, #0
 800a394:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a398:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a39a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a39e:	b25b      	sxtb	r3, r3
 800a3a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a3a4:	d103      	bne.n	800a3ae <xQueueGenericSend+0x18a>
 800a3a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3a8:	2200      	movs	r2, #0
 800a3aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a3ae:	f001 fff5 	bl	800c39c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a3b2:	1d3a      	adds	r2, r7, #4
 800a3b4:	f107 0314 	add.w	r3, r7, #20
 800a3b8:	4611      	mov	r1, r2
 800a3ba:	4618      	mov	r0, r3
 800a3bc:	f001 f93a 	bl	800b634 <xTaskCheckForTimeOut>
 800a3c0:	4603      	mov	r3, r0
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d124      	bne.n	800a410 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a3c6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a3c8:	f000 faa4 	bl	800a914 <prvIsQueueFull>
 800a3cc:	4603      	mov	r3, r0
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d018      	beq.n	800a404 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a3d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3d4:	3310      	adds	r3, #16
 800a3d6:	687a      	ldr	r2, [r7, #4]
 800a3d8:	4611      	mov	r1, r2
 800a3da:	4618      	mov	r0, r3
 800a3dc:	f001 f85e 	bl	800b49c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a3e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a3e2:	f000 fa2f 	bl	800a844 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a3e6:	f000 fe85 	bl	800b0f4 <xTaskResumeAll>
 800a3ea:	4603      	mov	r3, r0
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	f47f af7c 	bne.w	800a2ea <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800a3f2:	4b0c      	ldr	r3, [pc, #48]	@ (800a424 <xQueueGenericSend+0x200>)
 800a3f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a3f8:	601a      	str	r2, [r3, #0]
 800a3fa:	f3bf 8f4f 	dsb	sy
 800a3fe:	f3bf 8f6f 	isb	sy
 800a402:	e772      	b.n	800a2ea <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a404:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a406:	f000 fa1d 	bl	800a844 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a40a:	f000 fe73 	bl	800b0f4 <xTaskResumeAll>
 800a40e:	e76c      	b.n	800a2ea <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a410:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a412:	f000 fa17 	bl	800a844 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a416:	f000 fe6d 	bl	800b0f4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a41a:	2300      	movs	r3, #0
		}
	}
}
 800a41c:	4618      	mov	r0, r3
 800a41e:	3738      	adds	r7, #56	@ 0x38
 800a420:	46bd      	mov	sp, r7
 800a422:	bd80      	pop	{r7, pc}
 800a424:	e000ed04 	.word	0xe000ed04

0800a428 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a428:	b580      	push	{r7, lr}
 800a42a:	b08e      	sub	sp, #56	@ 0x38
 800a42c:	af00      	add	r7, sp, #0
 800a42e:	60f8      	str	r0, [r7, #12]
 800a430:	60b9      	str	r1, [r7, #8]
 800a432:	607a      	str	r2, [r7, #4]
 800a434:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800a43a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d10b      	bne.n	800a458 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800a440:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a444:	f383 8811 	msr	BASEPRI, r3
 800a448:	f3bf 8f6f 	isb	sy
 800a44c:	f3bf 8f4f 	dsb	sy
 800a450:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a452:	bf00      	nop
 800a454:	bf00      	nop
 800a456:	e7fd      	b.n	800a454 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a458:	68bb      	ldr	r3, [r7, #8]
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d103      	bne.n	800a466 <xQueueGenericSendFromISR+0x3e>
 800a45e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a462:	2b00      	cmp	r3, #0
 800a464:	d101      	bne.n	800a46a <xQueueGenericSendFromISR+0x42>
 800a466:	2301      	movs	r3, #1
 800a468:	e000      	b.n	800a46c <xQueueGenericSendFromISR+0x44>
 800a46a:	2300      	movs	r3, #0
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d10b      	bne.n	800a488 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800a470:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a474:	f383 8811 	msr	BASEPRI, r3
 800a478:	f3bf 8f6f 	isb	sy
 800a47c:	f3bf 8f4f 	dsb	sy
 800a480:	623b      	str	r3, [r7, #32]
}
 800a482:	bf00      	nop
 800a484:	bf00      	nop
 800a486:	e7fd      	b.n	800a484 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a488:	683b      	ldr	r3, [r7, #0]
 800a48a:	2b02      	cmp	r3, #2
 800a48c:	d103      	bne.n	800a496 <xQueueGenericSendFromISR+0x6e>
 800a48e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a490:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a492:	2b01      	cmp	r3, #1
 800a494:	d101      	bne.n	800a49a <xQueueGenericSendFromISR+0x72>
 800a496:	2301      	movs	r3, #1
 800a498:	e000      	b.n	800a49c <xQueueGenericSendFromISR+0x74>
 800a49a:	2300      	movs	r3, #0
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d10b      	bne.n	800a4b8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800a4a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4a4:	f383 8811 	msr	BASEPRI, r3
 800a4a8:	f3bf 8f6f 	isb	sy
 800a4ac:	f3bf 8f4f 	dsb	sy
 800a4b0:	61fb      	str	r3, [r7, #28]
}
 800a4b2:	bf00      	nop
 800a4b4:	bf00      	nop
 800a4b6:	e7fd      	b.n	800a4b4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a4b8:	f002 f81e 	bl	800c4f8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a4bc:	f3ef 8211 	mrs	r2, BASEPRI
 800a4c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4c4:	f383 8811 	msr	BASEPRI, r3
 800a4c8:	f3bf 8f6f 	isb	sy
 800a4cc:	f3bf 8f4f 	dsb	sy
 800a4d0:	61ba      	str	r2, [r7, #24]
 800a4d2:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a4d4:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a4d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a4d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a4dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a4e0:	429a      	cmp	r2, r3
 800a4e2:	d302      	bcc.n	800a4ea <xQueueGenericSendFromISR+0xc2>
 800a4e4:	683b      	ldr	r3, [r7, #0]
 800a4e6:	2b02      	cmp	r3, #2
 800a4e8:	d12c      	bne.n	800a544 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a4ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4ec:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a4f0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a4f4:	683a      	ldr	r2, [r7, #0]
 800a4f6:	68b9      	ldr	r1, [r7, #8]
 800a4f8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a4fa:	f000 f913 	bl	800a724 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a4fe:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800a502:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a506:	d112      	bne.n	800a52e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a508:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a50a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d016      	beq.n	800a53e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a512:	3324      	adds	r3, #36	@ 0x24
 800a514:	4618      	mov	r0, r3
 800a516:	f001 f813 	bl	800b540 <xTaskRemoveFromEventList>
 800a51a:	4603      	mov	r3, r0
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d00e      	beq.n	800a53e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	2b00      	cmp	r3, #0
 800a524:	d00b      	beq.n	800a53e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	2201      	movs	r2, #1
 800a52a:	601a      	str	r2, [r3, #0]
 800a52c:	e007      	b.n	800a53e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a52e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a532:	3301      	adds	r3, #1
 800a534:	b2db      	uxtb	r3, r3
 800a536:	b25a      	sxtb	r2, r3
 800a538:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a53a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800a53e:	2301      	movs	r3, #1
 800a540:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 800a542:	e001      	b.n	800a548 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a544:	2300      	movs	r3, #0
 800a546:	637b      	str	r3, [r7, #52]	@ 0x34
 800a548:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a54a:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a54c:	693b      	ldr	r3, [r7, #16]
 800a54e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a552:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a554:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800a556:	4618      	mov	r0, r3
 800a558:	3738      	adds	r7, #56	@ 0x38
 800a55a:	46bd      	mov	sp, r7
 800a55c:	bd80      	pop	{r7, pc}
	...

0800a560 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a560:	b580      	push	{r7, lr}
 800a562:	b08c      	sub	sp, #48	@ 0x30
 800a564:	af00      	add	r7, sp, #0
 800a566:	60f8      	str	r0, [r7, #12]
 800a568:	60b9      	str	r1, [r7, #8]
 800a56a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a56c:	2300      	movs	r3, #0
 800a56e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a574:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a576:	2b00      	cmp	r3, #0
 800a578:	d10b      	bne.n	800a592 <xQueueReceive+0x32>
	__asm volatile
 800a57a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a57e:	f383 8811 	msr	BASEPRI, r3
 800a582:	f3bf 8f6f 	isb	sy
 800a586:	f3bf 8f4f 	dsb	sy
 800a58a:	623b      	str	r3, [r7, #32]
}
 800a58c:	bf00      	nop
 800a58e:	bf00      	nop
 800a590:	e7fd      	b.n	800a58e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a592:	68bb      	ldr	r3, [r7, #8]
 800a594:	2b00      	cmp	r3, #0
 800a596:	d103      	bne.n	800a5a0 <xQueueReceive+0x40>
 800a598:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a59a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d101      	bne.n	800a5a4 <xQueueReceive+0x44>
 800a5a0:	2301      	movs	r3, #1
 800a5a2:	e000      	b.n	800a5a6 <xQueueReceive+0x46>
 800a5a4:	2300      	movs	r3, #0
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d10b      	bne.n	800a5c2 <xQueueReceive+0x62>
	__asm volatile
 800a5aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5ae:	f383 8811 	msr	BASEPRI, r3
 800a5b2:	f3bf 8f6f 	isb	sy
 800a5b6:	f3bf 8f4f 	dsb	sy
 800a5ba:	61fb      	str	r3, [r7, #28]
}
 800a5bc:	bf00      	nop
 800a5be:	bf00      	nop
 800a5c0:	e7fd      	b.n	800a5be <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a5c2:	f001 f989 	bl	800b8d8 <xTaskGetSchedulerState>
 800a5c6:	4603      	mov	r3, r0
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d102      	bne.n	800a5d2 <xQueueReceive+0x72>
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d101      	bne.n	800a5d6 <xQueueReceive+0x76>
 800a5d2:	2301      	movs	r3, #1
 800a5d4:	e000      	b.n	800a5d8 <xQueueReceive+0x78>
 800a5d6:	2300      	movs	r3, #0
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d10b      	bne.n	800a5f4 <xQueueReceive+0x94>
	__asm volatile
 800a5dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5e0:	f383 8811 	msr	BASEPRI, r3
 800a5e4:	f3bf 8f6f 	isb	sy
 800a5e8:	f3bf 8f4f 	dsb	sy
 800a5ec:	61bb      	str	r3, [r7, #24]
}
 800a5ee:	bf00      	nop
 800a5f0:	bf00      	nop
 800a5f2:	e7fd      	b.n	800a5f0 <xQueueReceive+0x90>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800a5f4:	f001 fea0 	bl	800c338 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a5f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5fc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a5fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a600:	2b00      	cmp	r3, #0
 800a602:	d01f      	beq.n	800a644 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a604:	68b9      	ldr	r1, [r7, #8]
 800a606:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a608:	f000 f8f6 	bl	800a7f8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a60c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a60e:	1e5a      	subs	r2, r3, #1
 800a610:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a612:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a614:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a616:	691b      	ldr	r3, [r3, #16]
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d00f      	beq.n	800a63c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a61c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a61e:	3310      	adds	r3, #16
 800a620:	4618      	mov	r0, r3
 800a622:	f000 ff8d 	bl	800b540 <xTaskRemoveFromEventList>
 800a626:	4603      	mov	r3, r0
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d007      	beq.n	800a63c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a62c:	4b3c      	ldr	r3, [pc, #240]	@ (800a720 <xQueueReceive+0x1c0>)
 800a62e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a632:	601a      	str	r2, [r3, #0]
 800a634:	f3bf 8f4f 	dsb	sy
 800a638:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a63c:	f001 feae 	bl	800c39c <vPortExitCritical>
				return pdPASS;
 800a640:	2301      	movs	r3, #1
 800a642:	e069      	b.n	800a718 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	2b00      	cmp	r3, #0
 800a648:	d103      	bne.n	800a652 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a64a:	f001 fea7 	bl	800c39c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a64e:	2300      	movs	r3, #0
 800a650:	e062      	b.n	800a718 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a652:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a654:	2b00      	cmp	r3, #0
 800a656:	d106      	bne.n	800a666 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a658:	f107 0310 	add.w	r3, r7, #16
 800a65c:	4618      	mov	r0, r3
 800a65e:	f000 ffd3 	bl	800b608 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a662:	2301      	movs	r3, #1
 800a664:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a666:	f001 fe99 	bl	800c39c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a66a:	f000 fd35 	bl	800b0d8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a66e:	f001 fe63 	bl	800c338 <vPortEnterCritical>
 800a672:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a674:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a678:	b25b      	sxtb	r3, r3
 800a67a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a67e:	d103      	bne.n	800a688 <xQueueReceive+0x128>
 800a680:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a682:	2200      	movs	r2, #0
 800a684:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a688:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a68a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a68e:	b25b      	sxtb	r3, r3
 800a690:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a694:	d103      	bne.n	800a69e <xQueueReceive+0x13e>
 800a696:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a698:	2200      	movs	r2, #0
 800a69a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a69e:	f001 fe7d 	bl	800c39c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a6a2:	1d3a      	adds	r2, r7, #4
 800a6a4:	f107 0310 	add.w	r3, r7, #16
 800a6a8:	4611      	mov	r1, r2
 800a6aa:	4618      	mov	r0, r3
 800a6ac:	f000 ffc2 	bl	800b634 <xTaskCheckForTimeOut>
 800a6b0:	4603      	mov	r3, r0
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d123      	bne.n	800a6fe <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a6b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a6b8:	f000 f916 	bl	800a8e8 <prvIsQueueEmpty>
 800a6bc:	4603      	mov	r3, r0
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d017      	beq.n	800a6f2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a6c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6c4:	3324      	adds	r3, #36	@ 0x24
 800a6c6:	687a      	ldr	r2, [r7, #4]
 800a6c8:	4611      	mov	r1, r2
 800a6ca:	4618      	mov	r0, r3
 800a6cc:	f000 fee6 	bl	800b49c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a6d0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a6d2:	f000 f8b7 	bl	800a844 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a6d6:	f000 fd0d 	bl	800b0f4 <xTaskResumeAll>
 800a6da:	4603      	mov	r3, r0
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d189      	bne.n	800a5f4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800a6e0:	4b0f      	ldr	r3, [pc, #60]	@ (800a720 <xQueueReceive+0x1c0>)
 800a6e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a6e6:	601a      	str	r2, [r3, #0]
 800a6e8:	f3bf 8f4f 	dsb	sy
 800a6ec:	f3bf 8f6f 	isb	sy
 800a6f0:	e780      	b.n	800a5f4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a6f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a6f4:	f000 f8a6 	bl	800a844 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a6f8:	f000 fcfc 	bl	800b0f4 <xTaskResumeAll>
 800a6fc:	e77a      	b.n	800a5f4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a6fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a700:	f000 f8a0 	bl	800a844 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a704:	f000 fcf6 	bl	800b0f4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a708:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a70a:	f000 f8ed 	bl	800a8e8 <prvIsQueueEmpty>
 800a70e:	4603      	mov	r3, r0
 800a710:	2b00      	cmp	r3, #0
 800a712:	f43f af6f 	beq.w	800a5f4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a716:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800a718:	4618      	mov	r0, r3
 800a71a:	3730      	adds	r7, #48	@ 0x30
 800a71c:	46bd      	mov	sp, r7
 800a71e:	bd80      	pop	{r7, pc}
 800a720:	e000ed04 	.word	0xe000ed04

0800a724 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a724:	b580      	push	{r7, lr}
 800a726:	b086      	sub	sp, #24
 800a728:	af00      	add	r7, sp, #0
 800a72a:	60f8      	str	r0, [r7, #12]
 800a72c:	60b9      	str	r1, [r7, #8]
 800a72e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a730:	2300      	movs	r3, #0
 800a732:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a738:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d10d      	bne.n	800a75e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	2b00      	cmp	r3, #0
 800a748:	d14d      	bne.n	800a7e6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	685b      	ldr	r3, [r3, #4]
 800a74e:	4618      	mov	r0, r3
 800a750:	f001 f8e0 	bl	800b914 <xTaskPriorityDisinherit>
 800a754:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	2200      	movs	r2, #0
 800a75a:	605a      	str	r2, [r3, #4]
 800a75c:	e043      	b.n	800a7e6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	2b00      	cmp	r3, #0
 800a762:	d119      	bne.n	800a798 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	6898      	ldr	r0, [r3, #8]
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a76c:	461a      	mov	r2, r3
 800a76e:	68b9      	ldr	r1, [r7, #8]
 800a770:	f003 f965 	bl	800da3e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	689a      	ldr	r2, [r3, #8]
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a77c:	441a      	add	r2, r3
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	689a      	ldr	r2, [r3, #8]
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	685b      	ldr	r3, [r3, #4]
 800a78a:	429a      	cmp	r2, r3
 800a78c:	d32b      	bcc.n	800a7e6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	681a      	ldr	r2, [r3, #0]
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	609a      	str	r2, [r3, #8]
 800a796:	e026      	b.n	800a7e6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	68d8      	ldr	r0, [r3, #12]
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7a0:	461a      	mov	r2, r3
 800a7a2:	68b9      	ldr	r1, [r7, #8]
 800a7a4:	f003 f94b 	bl	800da3e <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	68da      	ldr	r2, [r3, #12]
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7b0:	425b      	negs	r3, r3
 800a7b2:	441a      	add	r2, r3
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	68da      	ldr	r2, [r3, #12]
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	429a      	cmp	r2, r3
 800a7c2:	d207      	bcs.n	800a7d4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	685a      	ldr	r2, [r3, #4]
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7cc:	425b      	negs	r3, r3
 800a7ce:	441a      	add	r2, r3
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	2b02      	cmp	r3, #2
 800a7d8:	d105      	bne.n	800a7e6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a7da:	693b      	ldr	r3, [r7, #16]
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d002      	beq.n	800a7e6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a7e0:	693b      	ldr	r3, [r7, #16]
 800a7e2:	3b01      	subs	r3, #1
 800a7e4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a7e6:	693b      	ldr	r3, [r7, #16]
 800a7e8:	1c5a      	adds	r2, r3, #1
 800a7ea:	68fb      	ldr	r3, [r7, #12]
 800a7ec:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800a7ee:	697b      	ldr	r3, [r7, #20]
}
 800a7f0:	4618      	mov	r0, r3
 800a7f2:	3718      	adds	r7, #24
 800a7f4:	46bd      	mov	sp, r7
 800a7f6:	bd80      	pop	{r7, pc}

0800a7f8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a7f8:	b580      	push	{r7, lr}
 800a7fa:	b082      	sub	sp, #8
 800a7fc:	af00      	add	r7, sp, #0
 800a7fe:	6078      	str	r0, [r7, #4]
 800a800:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a806:	2b00      	cmp	r3, #0
 800a808:	d018      	beq.n	800a83c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	68da      	ldr	r2, [r3, #12]
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a812:	441a      	add	r2, r3
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	68da      	ldr	r2, [r3, #12]
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	685b      	ldr	r3, [r3, #4]
 800a820:	429a      	cmp	r2, r3
 800a822:	d303      	bcc.n	800a82c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	681a      	ldr	r2, [r3, #0]
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	68d9      	ldr	r1, [r3, #12]
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a834:	461a      	mov	r2, r3
 800a836:	6838      	ldr	r0, [r7, #0]
 800a838:	f003 f901 	bl	800da3e <memcpy>
	}
}
 800a83c:	bf00      	nop
 800a83e:	3708      	adds	r7, #8
 800a840:	46bd      	mov	sp, r7
 800a842:	bd80      	pop	{r7, pc}

0800a844 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a844:	b580      	push	{r7, lr}
 800a846:	b084      	sub	sp, #16
 800a848:	af00      	add	r7, sp, #0
 800a84a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a84c:	f001 fd74 	bl	800c338 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a856:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a858:	e011      	b.n	800a87e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d012      	beq.n	800a888 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	3324      	adds	r3, #36	@ 0x24
 800a866:	4618      	mov	r0, r3
 800a868:	f000 fe6a 	bl	800b540 <xTaskRemoveFromEventList>
 800a86c:	4603      	mov	r3, r0
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d001      	beq.n	800a876 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a872:	f000 ff43 	bl	800b6fc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a876:	7bfb      	ldrb	r3, [r7, #15]
 800a878:	3b01      	subs	r3, #1
 800a87a:	b2db      	uxtb	r3, r3
 800a87c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a87e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a882:	2b00      	cmp	r3, #0
 800a884:	dce9      	bgt.n	800a85a <prvUnlockQueue+0x16>
 800a886:	e000      	b.n	800a88a <prvUnlockQueue+0x46>
					break;
 800a888:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	22ff      	movs	r2, #255	@ 0xff
 800a88e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800a892:	f001 fd83 	bl	800c39c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a896:	f001 fd4f 	bl	800c338 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a8a0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a8a2:	e011      	b.n	800a8c8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	691b      	ldr	r3, [r3, #16]
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d012      	beq.n	800a8d2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	3310      	adds	r3, #16
 800a8b0:	4618      	mov	r0, r3
 800a8b2:	f000 fe45 	bl	800b540 <xTaskRemoveFromEventList>
 800a8b6:	4603      	mov	r3, r0
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d001      	beq.n	800a8c0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a8bc:	f000 ff1e 	bl	800b6fc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a8c0:	7bbb      	ldrb	r3, [r7, #14]
 800a8c2:	3b01      	subs	r3, #1
 800a8c4:	b2db      	uxtb	r3, r3
 800a8c6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a8c8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	dce9      	bgt.n	800a8a4 <prvUnlockQueue+0x60>
 800a8d0:	e000      	b.n	800a8d4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a8d2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	22ff      	movs	r2, #255	@ 0xff
 800a8d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800a8dc:	f001 fd5e 	bl	800c39c <vPortExitCritical>
}
 800a8e0:	bf00      	nop
 800a8e2:	3710      	adds	r7, #16
 800a8e4:	46bd      	mov	sp, r7
 800a8e6:	bd80      	pop	{r7, pc}

0800a8e8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a8e8:	b580      	push	{r7, lr}
 800a8ea:	b084      	sub	sp, #16
 800a8ec:	af00      	add	r7, sp, #0
 800a8ee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a8f0:	f001 fd22 	bl	800c338 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d102      	bne.n	800a902 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a8fc:	2301      	movs	r3, #1
 800a8fe:	60fb      	str	r3, [r7, #12]
 800a900:	e001      	b.n	800a906 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a902:	2300      	movs	r3, #0
 800a904:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a906:	f001 fd49 	bl	800c39c <vPortExitCritical>

	return xReturn;
 800a90a:	68fb      	ldr	r3, [r7, #12]
}
 800a90c:	4618      	mov	r0, r3
 800a90e:	3710      	adds	r7, #16
 800a910:	46bd      	mov	sp, r7
 800a912:	bd80      	pop	{r7, pc}

0800a914 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a914:	b580      	push	{r7, lr}
 800a916:	b084      	sub	sp, #16
 800a918:	af00      	add	r7, sp, #0
 800a91a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a91c:	f001 fd0c 	bl	800c338 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a928:	429a      	cmp	r2, r3
 800a92a:	d102      	bne.n	800a932 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a92c:	2301      	movs	r3, #1
 800a92e:	60fb      	str	r3, [r7, #12]
 800a930:	e001      	b.n	800a936 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a932:	2300      	movs	r3, #0
 800a934:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a936:	f001 fd31 	bl	800c39c <vPortExitCritical>

	return xReturn;
 800a93a:	68fb      	ldr	r3, [r7, #12]
}
 800a93c:	4618      	mov	r0, r3
 800a93e:	3710      	adds	r7, #16
 800a940:	46bd      	mov	sp, r7
 800a942:	bd80      	pop	{r7, pc}

0800a944 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a944:	b480      	push	{r7}
 800a946:	b085      	sub	sp, #20
 800a948:	af00      	add	r7, sp, #0
 800a94a:	6078      	str	r0, [r7, #4]
 800a94c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a94e:	2300      	movs	r3, #0
 800a950:	60fb      	str	r3, [r7, #12]
 800a952:	e014      	b.n	800a97e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a954:	4a0f      	ldr	r2, [pc, #60]	@ (800a994 <vQueueAddToRegistry+0x50>)
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d10b      	bne.n	800a978 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a960:	490c      	ldr	r1, [pc, #48]	@ (800a994 <vQueueAddToRegistry+0x50>)
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	683a      	ldr	r2, [r7, #0]
 800a966:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a96a:	4a0a      	ldr	r2, [pc, #40]	@ (800a994 <vQueueAddToRegistry+0x50>)
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	00db      	lsls	r3, r3, #3
 800a970:	4413      	add	r3, r2
 800a972:	687a      	ldr	r2, [r7, #4]
 800a974:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a976:	e006      	b.n	800a986 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	3301      	adds	r3, #1
 800a97c:	60fb      	str	r3, [r7, #12]
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	2b07      	cmp	r3, #7
 800a982:	d9e7      	bls.n	800a954 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a984:	bf00      	nop
 800a986:	bf00      	nop
 800a988:	3714      	adds	r7, #20
 800a98a:	46bd      	mov	sp, r7
 800a98c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a990:	4770      	bx	lr
 800a992:	bf00      	nop
 800a994:	20000e24 	.word	0x20000e24

0800a998 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a998:	b580      	push	{r7, lr}
 800a99a:	b086      	sub	sp, #24
 800a99c:	af00      	add	r7, sp, #0
 800a99e:	60f8      	str	r0, [r7, #12]
 800a9a0:	60b9      	str	r1, [r7, #8]
 800a9a2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a9a8:	f001 fcc6 	bl	800c338 <vPortEnterCritical>
 800a9ac:	697b      	ldr	r3, [r7, #20]
 800a9ae:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a9b2:	b25b      	sxtb	r3, r3
 800a9b4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a9b8:	d103      	bne.n	800a9c2 <vQueueWaitForMessageRestricted+0x2a>
 800a9ba:	697b      	ldr	r3, [r7, #20]
 800a9bc:	2200      	movs	r2, #0
 800a9be:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a9c2:	697b      	ldr	r3, [r7, #20]
 800a9c4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a9c8:	b25b      	sxtb	r3, r3
 800a9ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a9ce:	d103      	bne.n	800a9d8 <vQueueWaitForMessageRestricted+0x40>
 800a9d0:	697b      	ldr	r3, [r7, #20]
 800a9d2:	2200      	movs	r2, #0
 800a9d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a9d8:	f001 fce0 	bl	800c39c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a9dc:	697b      	ldr	r3, [r7, #20]
 800a9de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d106      	bne.n	800a9f2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a9e4:	697b      	ldr	r3, [r7, #20]
 800a9e6:	3324      	adds	r3, #36	@ 0x24
 800a9e8:	687a      	ldr	r2, [r7, #4]
 800a9ea:	68b9      	ldr	r1, [r7, #8]
 800a9ec:	4618      	mov	r0, r3
 800a9ee:	f000 fd7b 	bl	800b4e8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a9f2:	6978      	ldr	r0, [r7, #20]
 800a9f4:	f7ff ff26 	bl	800a844 <prvUnlockQueue>
	}
 800a9f8:	bf00      	nop
 800a9fa:	3718      	adds	r7, #24
 800a9fc:	46bd      	mov	sp, r7
 800a9fe:	bd80      	pop	{r7, pc}

0800aa00 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800aa00:	b580      	push	{r7, lr}
 800aa02:	b08e      	sub	sp, #56	@ 0x38
 800aa04:	af04      	add	r7, sp, #16
 800aa06:	60f8      	str	r0, [r7, #12]
 800aa08:	60b9      	str	r1, [r7, #8]
 800aa0a:	607a      	str	r2, [r7, #4]
 800aa0c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800aa0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d10b      	bne.n	800aa2c <xTaskCreateStatic+0x2c>
	__asm volatile
 800aa14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa18:	f383 8811 	msr	BASEPRI, r3
 800aa1c:	f3bf 8f6f 	isb	sy
 800aa20:	f3bf 8f4f 	dsb	sy
 800aa24:	623b      	str	r3, [r7, #32]
}
 800aa26:	bf00      	nop
 800aa28:	bf00      	nop
 800aa2a:	e7fd      	b.n	800aa28 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800aa2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d10b      	bne.n	800aa4a <xTaskCreateStatic+0x4a>
	__asm volatile
 800aa32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa36:	f383 8811 	msr	BASEPRI, r3
 800aa3a:	f3bf 8f6f 	isb	sy
 800aa3e:	f3bf 8f4f 	dsb	sy
 800aa42:	61fb      	str	r3, [r7, #28]
}
 800aa44:	bf00      	nop
 800aa46:	bf00      	nop
 800aa48:	e7fd      	b.n	800aa46 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800aa4a:	23a8      	movs	r3, #168	@ 0xa8
 800aa4c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800aa4e:	693b      	ldr	r3, [r7, #16]
 800aa50:	2ba8      	cmp	r3, #168	@ 0xa8
 800aa52:	d00b      	beq.n	800aa6c <xTaskCreateStatic+0x6c>
	__asm volatile
 800aa54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa58:	f383 8811 	msr	BASEPRI, r3
 800aa5c:	f3bf 8f6f 	isb	sy
 800aa60:	f3bf 8f4f 	dsb	sy
 800aa64:	61bb      	str	r3, [r7, #24]
}
 800aa66:	bf00      	nop
 800aa68:	bf00      	nop
 800aa6a:	e7fd      	b.n	800aa68 <xTaskCreateStatic+0x68>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800aa6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d01e      	beq.n	800aab0 <xTaskCreateStatic+0xb0>
 800aa72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d01b      	beq.n	800aab0 <xTaskCreateStatic+0xb0>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800aa78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa7a:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800aa7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa7e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800aa80:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800aa82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa84:	2202      	movs	r2, #2
 800aa86:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800aa8a:	2300      	movs	r3, #0
 800aa8c:	9303      	str	r3, [sp, #12]
 800aa8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa90:	9302      	str	r3, [sp, #8]
 800aa92:	f107 0314 	add.w	r3, r7, #20
 800aa96:	9301      	str	r3, [sp, #4]
 800aa98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa9a:	9300      	str	r3, [sp, #0]
 800aa9c:	683b      	ldr	r3, [r7, #0]
 800aa9e:	687a      	ldr	r2, [r7, #4]
 800aaa0:	68b9      	ldr	r1, [r7, #8]
 800aaa2:	68f8      	ldr	r0, [r7, #12]
 800aaa4:	f000 f850 	bl	800ab48 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800aaa8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800aaaa:	f000 f8ed 	bl	800ac88 <prvAddNewTaskToReadyList>
 800aaae:	e001      	b.n	800aab4 <xTaskCreateStatic+0xb4>
		}
		else
		{
			xReturn = NULL;
 800aab0:	2300      	movs	r3, #0
 800aab2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800aab4:	697b      	ldr	r3, [r7, #20]
	}
 800aab6:	4618      	mov	r0, r3
 800aab8:	3728      	adds	r7, #40	@ 0x28
 800aaba:	46bd      	mov	sp, r7
 800aabc:	bd80      	pop	{r7, pc}

0800aabe <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800aabe:	b580      	push	{r7, lr}
 800aac0:	b08c      	sub	sp, #48	@ 0x30
 800aac2:	af04      	add	r7, sp, #16
 800aac4:	60f8      	str	r0, [r7, #12]
 800aac6:	60b9      	str	r1, [r7, #8]
 800aac8:	603b      	str	r3, [r7, #0]
 800aaca:	4613      	mov	r3, r2
 800aacc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aace:	88fb      	ldrh	r3, [r7, #6]
 800aad0:	009b      	lsls	r3, r3, #2
 800aad2:	4618      	mov	r0, r3
 800aad4:	f001 fd52 	bl	800c57c <pvPortMalloc>
 800aad8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800aada:	697b      	ldr	r3, [r7, #20]
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d00e      	beq.n	800aafe <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800aae0:	20a8      	movs	r0, #168	@ 0xa8
 800aae2:	f001 fd4b 	bl	800c57c <pvPortMalloc>
 800aae6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800aae8:	69fb      	ldr	r3, [r7, #28]
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d003      	beq.n	800aaf6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800aaee:	69fb      	ldr	r3, [r7, #28]
 800aaf0:	697a      	ldr	r2, [r7, #20]
 800aaf2:	631a      	str	r2, [r3, #48]	@ 0x30
 800aaf4:	e005      	b.n	800ab02 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800aaf6:	6978      	ldr	r0, [r7, #20]
 800aaf8:	f001 fe08 	bl	800c70c <vPortFree>
 800aafc:	e001      	b.n	800ab02 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800aafe:	2300      	movs	r3, #0
 800ab00:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800ab02:	69fb      	ldr	r3, [r7, #28]
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d017      	beq.n	800ab38 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800ab08:	69fb      	ldr	r3, [r7, #28]
 800ab0a:	2200      	movs	r2, #0
 800ab0c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800ab10:	88fa      	ldrh	r2, [r7, #6]
 800ab12:	2300      	movs	r3, #0
 800ab14:	9303      	str	r3, [sp, #12]
 800ab16:	69fb      	ldr	r3, [r7, #28]
 800ab18:	9302      	str	r3, [sp, #8]
 800ab1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab1c:	9301      	str	r3, [sp, #4]
 800ab1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab20:	9300      	str	r3, [sp, #0]
 800ab22:	683b      	ldr	r3, [r7, #0]
 800ab24:	68b9      	ldr	r1, [r7, #8]
 800ab26:	68f8      	ldr	r0, [r7, #12]
 800ab28:	f000 f80e 	bl	800ab48 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ab2c:	69f8      	ldr	r0, [r7, #28]
 800ab2e:	f000 f8ab 	bl	800ac88 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800ab32:	2301      	movs	r3, #1
 800ab34:	61bb      	str	r3, [r7, #24]
 800ab36:	e002      	b.n	800ab3e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800ab38:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ab3c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800ab3e:	69bb      	ldr	r3, [r7, #24]
	}
 800ab40:	4618      	mov	r0, r3
 800ab42:	3720      	adds	r7, #32
 800ab44:	46bd      	mov	sp, r7
 800ab46:	bd80      	pop	{r7, pc}

0800ab48 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800ab48:	b580      	push	{r7, lr}
 800ab4a:	b088      	sub	sp, #32
 800ab4c:	af00      	add	r7, sp, #0
 800ab4e:	60f8      	str	r0, [r7, #12]
 800ab50:	60b9      	str	r1, [r7, #8]
 800ab52:	607a      	str	r2, [r7, #4]
 800ab54:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800ab56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab58:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	009b      	lsls	r3, r3, #2
 800ab5e:	461a      	mov	r2, r3
 800ab60:	21a5      	movs	r1, #165	@ 0xa5
 800ab62:	f002 fe96 	bl	800d892 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800ab66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab68:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ab70:	3b01      	subs	r3, #1
 800ab72:	009b      	lsls	r3, r3, #2
 800ab74:	4413      	add	r3, r2
 800ab76:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800ab78:	69bb      	ldr	r3, [r7, #24]
 800ab7a:	f023 0307 	bic.w	r3, r3, #7
 800ab7e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800ab80:	69bb      	ldr	r3, [r7, #24]
 800ab82:	f003 0307 	and.w	r3, r3, #7
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d00b      	beq.n	800aba2 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800ab8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab8e:	f383 8811 	msr	BASEPRI, r3
 800ab92:	f3bf 8f6f 	isb	sy
 800ab96:	f3bf 8f4f 	dsb	sy
 800ab9a:	617b      	str	r3, [r7, #20]
}
 800ab9c:	bf00      	nop
 800ab9e:	bf00      	nop
 800aba0:	e7fd      	b.n	800ab9e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800aba2:	2300      	movs	r3, #0
 800aba4:	61fb      	str	r3, [r7, #28]
 800aba6:	e012      	b.n	800abce <prvInitialiseNewTask+0x86>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800aba8:	68ba      	ldr	r2, [r7, #8]
 800abaa:	69fb      	ldr	r3, [r7, #28]
 800abac:	4413      	add	r3, r2
 800abae:	7819      	ldrb	r1, [r3, #0]
 800abb0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800abb2:	69fb      	ldr	r3, [r7, #28]
 800abb4:	4413      	add	r3, r2
 800abb6:	3334      	adds	r3, #52	@ 0x34
 800abb8:	460a      	mov	r2, r1
 800abba:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800abbc:	68ba      	ldr	r2, [r7, #8]
 800abbe:	69fb      	ldr	r3, [r7, #28]
 800abc0:	4413      	add	r3, r2
 800abc2:	781b      	ldrb	r3, [r3, #0]
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d006      	beq.n	800abd6 <prvInitialiseNewTask+0x8e>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800abc8:	69fb      	ldr	r3, [r7, #28]
 800abca:	3301      	adds	r3, #1
 800abcc:	61fb      	str	r3, [r7, #28]
 800abce:	69fb      	ldr	r3, [r7, #28]
 800abd0:	2b0f      	cmp	r3, #15
 800abd2:	d9e9      	bls.n	800aba8 <prvInitialiseNewTask+0x60>
 800abd4:	e000      	b.n	800abd8 <prvInitialiseNewTask+0x90>
		{
			break;
 800abd6:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800abd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abda:	2200      	movs	r2, #0
 800abdc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800abe0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abe2:	2b37      	cmp	r3, #55	@ 0x37
 800abe4:	d901      	bls.n	800abea <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800abe6:	2337      	movs	r3, #55	@ 0x37
 800abe8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800abea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800abee:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800abf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abf2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800abf4:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800abf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abf8:	2200      	movs	r2, #0
 800abfa:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800abfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abfe:	3304      	adds	r3, #4
 800ac00:	4618      	mov	r0, r3
 800ac02:	f7ff f971 	bl	8009ee8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ac06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac08:	3318      	adds	r3, #24
 800ac0a:	4618      	mov	r0, r3
 800ac0c:	f7ff f96c 	bl	8009ee8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800ac10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ac14:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ac16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac18:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800ac1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac1e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800ac20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ac24:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800ac26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac28:	2200      	movs	r2, #0
 800ac2a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ac2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac30:	2200      	movs	r2, #0
 800ac32:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800ac36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac38:	3354      	adds	r3, #84	@ 0x54
 800ac3a:	224c      	movs	r2, #76	@ 0x4c
 800ac3c:	2100      	movs	r1, #0
 800ac3e:	4618      	mov	r0, r3
 800ac40:	f002 fe27 	bl	800d892 <memset>
 800ac44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac46:	4a0d      	ldr	r2, [pc, #52]	@ (800ac7c <prvInitialiseNewTask+0x134>)
 800ac48:	659a      	str	r2, [r3, #88]	@ 0x58
 800ac4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac4c:	4a0c      	ldr	r2, [pc, #48]	@ (800ac80 <prvInitialiseNewTask+0x138>)
 800ac4e:	65da      	str	r2, [r3, #92]	@ 0x5c
 800ac50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac52:	4a0c      	ldr	r2, [pc, #48]	@ (800ac84 <prvInitialiseNewTask+0x13c>)
 800ac54:	661a      	str	r2, [r3, #96]	@ 0x60
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800ac56:	683a      	ldr	r2, [r7, #0]
 800ac58:	68f9      	ldr	r1, [r7, #12]
 800ac5a:	69b8      	ldr	r0, [r7, #24]
 800ac5c:	f001 fa3e 	bl	800c0dc <pxPortInitialiseStack>
 800ac60:	4602      	mov	r2, r0
 800ac62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac64:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800ac66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	d002      	beq.n	800ac72 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800ac6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac6e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ac70:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ac72:	bf00      	nop
 800ac74:	3720      	adds	r7, #32
 800ac76:	46bd      	mov	sp, r7
 800ac78:	bd80      	pop	{r7, pc}
 800ac7a:	bf00      	nop
 800ac7c:	200034b0 	.word	0x200034b0
 800ac80:	20003518 	.word	0x20003518
 800ac84:	20003580 	.word	0x20003580

0800ac88 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800ac88:	b580      	push	{r7, lr}
 800ac8a:	b082      	sub	sp, #8
 800ac8c:	af00      	add	r7, sp, #0
 800ac8e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800ac90:	f001 fb52 	bl	800c338 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800ac94:	4b2d      	ldr	r3, [pc, #180]	@ (800ad4c <prvAddNewTaskToReadyList+0xc4>)
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	3301      	adds	r3, #1
 800ac9a:	4a2c      	ldr	r2, [pc, #176]	@ (800ad4c <prvAddNewTaskToReadyList+0xc4>)
 800ac9c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800ac9e:	4b2c      	ldr	r3, [pc, #176]	@ (800ad50 <prvAddNewTaskToReadyList+0xc8>)
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d109      	bne.n	800acba <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800aca6:	4a2a      	ldr	r2, [pc, #168]	@ (800ad50 <prvAddNewTaskToReadyList+0xc8>)
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800acac:	4b27      	ldr	r3, [pc, #156]	@ (800ad4c <prvAddNewTaskToReadyList+0xc4>)
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	2b01      	cmp	r3, #1
 800acb2:	d110      	bne.n	800acd6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800acb4:	f000 fd46 	bl	800b744 <prvInitialiseTaskLists>
 800acb8:	e00d      	b.n	800acd6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800acba:	4b26      	ldr	r3, [pc, #152]	@ (800ad54 <prvAddNewTaskToReadyList+0xcc>)
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d109      	bne.n	800acd6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800acc2:	4b23      	ldr	r3, [pc, #140]	@ (800ad50 <prvAddNewTaskToReadyList+0xc8>)
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800accc:	429a      	cmp	r2, r3
 800acce:	d802      	bhi.n	800acd6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800acd0:	4a1f      	ldr	r2, [pc, #124]	@ (800ad50 <prvAddNewTaskToReadyList+0xc8>)
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800acd6:	4b20      	ldr	r3, [pc, #128]	@ (800ad58 <prvAddNewTaskToReadyList+0xd0>)
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	3301      	adds	r3, #1
 800acdc:	4a1e      	ldr	r2, [pc, #120]	@ (800ad58 <prvAddNewTaskToReadyList+0xd0>)
 800acde:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800ace0:	4b1d      	ldr	r3, [pc, #116]	@ (800ad58 <prvAddNewTaskToReadyList+0xd0>)
 800ace2:	681a      	ldr	r2, [r3, #0]
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800acec:	4b1b      	ldr	r3, [pc, #108]	@ (800ad5c <prvAddNewTaskToReadyList+0xd4>)
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	429a      	cmp	r2, r3
 800acf2:	d903      	bls.n	800acfc <prvAddNewTaskToReadyList+0x74>
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800acf8:	4a18      	ldr	r2, [pc, #96]	@ (800ad5c <prvAddNewTaskToReadyList+0xd4>)
 800acfa:	6013      	str	r3, [r2, #0]
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad00:	4613      	mov	r3, r2
 800ad02:	009b      	lsls	r3, r3, #2
 800ad04:	4413      	add	r3, r2
 800ad06:	009b      	lsls	r3, r3, #2
 800ad08:	4a15      	ldr	r2, [pc, #84]	@ (800ad60 <prvAddNewTaskToReadyList+0xd8>)
 800ad0a:	441a      	add	r2, r3
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	3304      	adds	r3, #4
 800ad10:	4619      	mov	r1, r3
 800ad12:	4610      	mov	r0, r2
 800ad14:	f7ff f8f5 	bl	8009f02 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800ad18:	f001 fb40 	bl	800c39c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800ad1c:	4b0d      	ldr	r3, [pc, #52]	@ (800ad54 <prvAddNewTaskToReadyList+0xcc>)
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d00e      	beq.n	800ad42 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ad24:	4b0a      	ldr	r3, [pc, #40]	@ (800ad50 <prvAddNewTaskToReadyList+0xc8>)
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad2e:	429a      	cmp	r2, r3
 800ad30:	d207      	bcs.n	800ad42 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800ad32:	4b0c      	ldr	r3, [pc, #48]	@ (800ad64 <prvAddNewTaskToReadyList+0xdc>)
 800ad34:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ad38:	601a      	str	r2, [r3, #0]
 800ad3a:	f3bf 8f4f 	dsb	sy
 800ad3e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ad42:	bf00      	nop
 800ad44:	3708      	adds	r7, #8
 800ad46:	46bd      	mov	sp, r7
 800ad48:	bd80      	pop	{r7, pc}
 800ad4a:	bf00      	nop
 800ad4c:	20001338 	.word	0x20001338
 800ad50:	20000e64 	.word	0x20000e64
 800ad54:	20001344 	.word	0x20001344
 800ad58:	20001354 	.word	0x20001354
 800ad5c:	20001340 	.word	0x20001340
 800ad60:	20000e68 	.word	0x20000e68
 800ad64:	e000ed04 	.word	0xe000ed04

0800ad68 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ad68:	b580      	push	{r7, lr}
 800ad6a:	b084      	sub	sp, #16
 800ad6c:	af00      	add	r7, sp, #0
 800ad6e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ad70:	2300      	movs	r3, #0
 800ad72:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d018      	beq.n	800adac <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ad7a:	4b14      	ldr	r3, [pc, #80]	@ (800adcc <vTaskDelay+0x64>)
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d00b      	beq.n	800ad9a <vTaskDelay+0x32>
	__asm volatile
 800ad82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad86:	f383 8811 	msr	BASEPRI, r3
 800ad8a:	f3bf 8f6f 	isb	sy
 800ad8e:	f3bf 8f4f 	dsb	sy
 800ad92:	60bb      	str	r3, [r7, #8]
}
 800ad94:	bf00      	nop
 800ad96:	bf00      	nop
 800ad98:	e7fd      	b.n	800ad96 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800ad9a:	f000 f99d 	bl	800b0d8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800ad9e:	2100      	movs	r1, #0
 800ada0:	6878      	ldr	r0, [r7, #4]
 800ada2:	f000 fe27 	bl	800b9f4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800ada6:	f000 f9a5 	bl	800b0f4 <xTaskResumeAll>
 800adaa:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d107      	bne.n	800adc2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800adb2:	4b07      	ldr	r3, [pc, #28]	@ (800add0 <vTaskDelay+0x68>)
 800adb4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800adb8:	601a      	str	r2, [r3, #0]
 800adba:	f3bf 8f4f 	dsb	sy
 800adbe:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800adc2:	bf00      	nop
 800adc4:	3710      	adds	r7, #16
 800adc6:	46bd      	mov	sp, r7
 800adc8:	bd80      	pop	{r7, pc}
 800adca:	bf00      	nop
 800adcc:	20001360 	.word	0x20001360
 800add0:	e000ed04 	.word	0xe000ed04

0800add4 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 800add4:	b580      	push	{r7, lr}
 800add6:	b084      	sub	sp, #16
 800add8:	af00      	add	r7, sp, #0
 800adda:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800addc:	f001 faac 	bl	800c338 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d102      	bne.n	800adec <vTaskSuspend+0x18>
 800ade6:	4b30      	ldr	r3, [pc, #192]	@ (800aea8 <vTaskSuspend+0xd4>)
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	e000      	b.n	800adee <vTaskSuspend+0x1a>
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	3304      	adds	r3, #4
 800adf4:	4618      	mov	r0, r3
 800adf6:	f7ff f8e1 	bl	8009fbc <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d004      	beq.n	800ae0c <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	3318      	adds	r3, #24
 800ae06:	4618      	mov	r0, r3
 800ae08:	f7ff f8d8 	bl	8009fbc <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	3304      	adds	r3, #4
 800ae10:	4619      	mov	r1, r3
 800ae12:	4826      	ldr	r0, [pc, #152]	@ (800aeac <vTaskSuspend+0xd8>)
 800ae14:	f7ff f875 	bl	8009f02 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800ae1e:	b2db      	uxtb	r3, r3
 800ae20:	2b01      	cmp	r3, #1
 800ae22:	d103      	bne.n	800ae2c <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	2200      	movs	r2, #0
 800ae28:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 800ae2c:	f001 fab6 	bl	800c39c <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 800ae30:	4b1f      	ldr	r3, [pc, #124]	@ (800aeb0 <vTaskSuspend+0xdc>)
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d005      	beq.n	800ae44 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 800ae38:	f001 fa7e 	bl	800c338 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 800ae3c:	f000 fd26 	bl	800b88c <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 800ae40:	f001 faac 	bl	800c39c <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 800ae44:	4b18      	ldr	r3, [pc, #96]	@ (800aea8 <vTaskSuspend+0xd4>)
 800ae46:	681b      	ldr	r3, [r3, #0]
 800ae48:	68fa      	ldr	r2, [r7, #12]
 800ae4a:	429a      	cmp	r2, r3
 800ae4c:	d128      	bne.n	800aea0 <vTaskSuspend+0xcc>
		{
			if( xSchedulerRunning != pdFALSE )
 800ae4e:	4b18      	ldr	r3, [pc, #96]	@ (800aeb0 <vTaskSuspend+0xdc>)
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d018      	beq.n	800ae88 <vTaskSuspend+0xb4>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 800ae56:	4b17      	ldr	r3, [pc, #92]	@ (800aeb4 <vTaskSuspend+0xe0>)
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d00b      	beq.n	800ae76 <vTaskSuspend+0xa2>
	__asm volatile
 800ae5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae62:	f383 8811 	msr	BASEPRI, r3
 800ae66:	f3bf 8f6f 	isb	sy
 800ae6a:	f3bf 8f4f 	dsb	sy
 800ae6e:	60bb      	str	r3, [r7, #8]
}
 800ae70:	bf00      	nop
 800ae72:	bf00      	nop
 800ae74:	e7fd      	b.n	800ae72 <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 800ae76:	4b10      	ldr	r3, [pc, #64]	@ (800aeb8 <vTaskSuspend+0xe4>)
 800ae78:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ae7c:	601a      	str	r2, [r3, #0]
 800ae7e:	f3bf 8f4f 	dsb	sy
 800ae82:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ae86:	e00b      	b.n	800aea0 <vTaskSuspend+0xcc>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
 800ae88:	4b08      	ldr	r3, [pc, #32]	@ (800aeac <vTaskSuspend+0xd8>)
 800ae8a:	681a      	ldr	r2, [r3, #0]
 800ae8c:	4b0b      	ldr	r3, [pc, #44]	@ (800aebc <vTaskSuspend+0xe8>)
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	429a      	cmp	r2, r3
 800ae92:	d103      	bne.n	800ae9c <vTaskSuspend+0xc8>
					pxCurrentTCB = NULL;
 800ae94:	4b04      	ldr	r3, [pc, #16]	@ (800aea8 <vTaskSuspend+0xd4>)
 800ae96:	2200      	movs	r2, #0
 800ae98:	601a      	str	r2, [r3, #0]
	}
 800ae9a:	e001      	b.n	800aea0 <vTaskSuspend+0xcc>
					vTaskSwitchContext();
 800ae9c:	f000 fa98 	bl	800b3d0 <vTaskSwitchContext>
	}
 800aea0:	bf00      	nop
 800aea2:	3710      	adds	r7, #16
 800aea4:	46bd      	mov	sp, r7
 800aea6:	bd80      	pop	{r7, pc}
 800aea8:	20000e64 	.word	0x20000e64
 800aeac:	20001324 	.word	0x20001324
 800aeb0:	20001344 	.word	0x20001344
 800aeb4:	20001360 	.word	0x20001360
 800aeb8:	e000ed04 	.word	0xe000ed04
 800aebc:	20001338 	.word	0x20001338

0800aec0 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 800aec0:	b480      	push	{r7}
 800aec2:	b087      	sub	sp, #28
 800aec4:	af00      	add	r7, sp, #0
 800aec6:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 800aec8:	2300      	movs	r3, #0
 800aeca:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = ( TCB_t * ) xTask;
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	d10b      	bne.n	800aeee <prvTaskIsTaskSuspended+0x2e>
	__asm volatile
 800aed6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aeda:	f383 8811 	msr	BASEPRI, r3
 800aede:	f3bf 8f6f 	isb	sy
 800aee2:	f3bf 8f4f 	dsb	sy
 800aee6:	60fb      	str	r3, [r7, #12]
}
 800aee8:	bf00      	nop
 800aeea:	bf00      	nop
 800aeec:	e7fd      	b.n	800aeea <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 800aeee:	693b      	ldr	r3, [r7, #16]
 800aef0:	695b      	ldr	r3, [r3, #20]
 800aef2:	4a0f      	ldr	r2, [pc, #60]	@ (800af30 <prvTaskIsTaskSuspended+0x70>)
 800aef4:	4293      	cmp	r3, r2
 800aef6:	d101      	bne.n	800aefc <prvTaskIsTaskSuspended+0x3c>
 800aef8:	2301      	movs	r3, #1
 800aefa:	e000      	b.n	800aefe <prvTaskIsTaskSuspended+0x3e>
 800aefc:	2300      	movs	r3, #0
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d00f      	beq.n	800af22 <prvTaskIsTaskSuspended+0x62>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 800af02:	693b      	ldr	r3, [r7, #16]
 800af04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af06:	4a0b      	ldr	r2, [pc, #44]	@ (800af34 <prvTaskIsTaskSuspended+0x74>)
 800af08:	4293      	cmp	r3, r2
 800af0a:	d00a      	beq.n	800af22 <prvTaskIsTaskSuspended+0x62>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 800af0c:	693b      	ldr	r3, [r7, #16]
 800af0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af10:	2b00      	cmp	r3, #0
 800af12:	d101      	bne.n	800af18 <prvTaskIsTaskSuspended+0x58>
 800af14:	2301      	movs	r3, #1
 800af16:	e000      	b.n	800af1a <prvTaskIsTaskSuspended+0x5a>
 800af18:	2300      	movs	r3, #0
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d001      	beq.n	800af22 <prvTaskIsTaskSuspended+0x62>
				{
					xReturn = pdTRUE;
 800af1e:	2301      	movs	r3, #1
 800af20:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800af22:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800af24:	4618      	mov	r0, r3
 800af26:	371c      	adds	r7, #28
 800af28:	46bd      	mov	sp, r7
 800af2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af2e:	4770      	bx	lr
 800af30:	20001324 	.word	0x20001324
 800af34:	200012f8 	.word	0x200012f8

0800af38 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 800af38:	b580      	push	{r7, lr}
 800af3a:	b084      	sub	sp, #16
 800af3c:	af00      	add	r7, sp, #0
 800af3e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) xTaskToResume;
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	2b00      	cmp	r3, #0
 800af48:	d10b      	bne.n	800af62 <vTaskResume+0x2a>
	__asm volatile
 800af4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af4e:	f383 8811 	msr	BASEPRI, r3
 800af52:	f3bf 8f6f 	isb	sy
 800af56:	f3bf 8f4f 	dsb	sy
 800af5a:	60bb      	str	r3, [r7, #8]
}
 800af5c:	bf00      	nop
 800af5e:	bf00      	nop
 800af60:	e7fd      	b.n	800af5e <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != NULL ) && ( pxTCB != pxCurrentTCB ) )
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	2b00      	cmp	r3, #0
 800af66:	d03a      	beq.n	800afde <vTaskResume+0xa6>
 800af68:	4b1f      	ldr	r3, [pc, #124]	@ (800afe8 <vTaskResume+0xb0>)
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	68fa      	ldr	r2, [r7, #12]
 800af6e:	429a      	cmp	r2, r3
 800af70:	d035      	beq.n	800afde <vTaskResume+0xa6>
		{
			taskENTER_CRITICAL();
 800af72:	f001 f9e1 	bl	800c338 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 800af76:	68f8      	ldr	r0, [r7, #12]
 800af78:	f7ff ffa2 	bl	800aec0 <prvTaskIsTaskSuspended>
 800af7c:	4603      	mov	r3, r0
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d02b      	beq.n	800afda <vTaskResume+0xa2>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	3304      	adds	r3, #4
 800af86:	4618      	mov	r0, r3
 800af88:	f7ff f818 	bl	8009fbc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af90:	4b16      	ldr	r3, [pc, #88]	@ (800afec <vTaskResume+0xb4>)
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	429a      	cmp	r2, r3
 800af96:	d903      	bls.n	800afa0 <vTaskResume+0x68>
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af9c:	4a13      	ldr	r2, [pc, #76]	@ (800afec <vTaskResume+0xb4>)
 800af9e:	6013      	str	r3, [r2, #0]
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800afa4:	4613      	mov	r3, r2
 800afa6:	009b      	lsls	r3, r3, #2
 800afa8:	4413      	add	r3, r2
 800afaa:	009b      	lsls	r3, r3, #2
 800afac:	4a10      	ldr	r2, [pc, #64]	@ (800aff0 <vTaskResume+0xb8>)
 800afae:	441a      	add	r2, r3
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	3304      	adds	r3, #4
 800afb4:	4619      	mov	r1, r3
 800afb6:	4610      	mov	r0, r2
 800afb8:	f7fe ffa3 	bl	8009f02 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800afc0:	4b09      	ldr	r3, [pc, #36]	@ (800afe8 <vTaskResume+0xb0>)
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800afc6:	429a      	cmp	r2, r3
 800afc8:	d307      	bcc.n	800afda <vTaskResume+0xa2>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 800afca:	4b0a      	ldr	r3, [pc, #40]	@ (800aff4 <vTaskResume+0xbc>)
 800afcc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800afd0:	601a      	str	r2, [r3, #0]
 800afd2:	f3bf 8f4f 	dsb	sy
 800afd6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 800afda:	f001 f9df 	bl	800c39c <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800afde:	bf00      	nop
 800afe0:	3710      	adds	r7, #16
 800afe2:	46bd      	mov	sp, r7
 800afe4:	bd80      	pop	{r7, pc}
 800afe6:	bf00      	nop
 800afe8:	20000e64 	.word	0x20000e64
 800afec:	20001340 	.word	0x20001340
 800aff0:	20000e68 	.word	0x20000e68
 800aff4:	e000ed04 	.word	0xe000ed04

0800aff8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800aff8:	b580      	push	{r7, lr}
 800affa:	b08a      	sub	sp, #40	@ 0x28
 800affc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800affe:	2300      	movs	r3, #0
 800b000:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b002:	2300      	movs	r3, #0
 800b004:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b006:	463a      	mov	r2, r7
 800b008:	1d39      	adds	r1, r7, #4
 800b00a:	f107 0308 	add.w	r3, r7, #8
 800b00e:	4618      	mov	r0, r3
 800b010:	f7fe ff16 	bl	8009e40 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b014:	6839      	ldr	r1, [r7, #0]
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	68ba      	ldr	r2, [r7, #8]
 800b01a:	9202      	str	r2, [sp, #8]
 800b01c:	9301      	str	r3, [sp, #4]
 800b01e:	2300      	movs	r3, #0
 800b020:	9300      	str	r3, [sp, #0]
 800b022:	2300      	movs	r3, #0
 800b024:	460a      	mov	r2, r1
 800b026:	4924      	ldr	r1, [pc, #144]	@ (800b0b8 <vTaskStartScheduler+0xc0>)
 800b028:	4824      	ldr	r0, [pc, #144]	@ (800b0bc <vTaskStartScheduler+0xc4>)
 800b02a:	f7ff fce9 	bl	800aa00 <xTaskCreateStatic>
 800b02e:	4603      	mov	r3, r0
 800b030:	4a23      	ldr	r2, [pc, #140]	@ (800b0c0 <vTaskStartScheduler+0xc8>)
 800b032:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b034:	4b22      	ldr	r3, [pc, #136]	@ (800b0c0 <vTaskStartScheduler+0xc8>)
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d002      	beq.n	800b042 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b03c:	2301      	movs	r3, #1
 800b03e:	617b      	str	r3, [r7, #20]
 800b040:	e001      	b.n	800b046 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b042:	2300      	movs	r3, #0
 800b044:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800b046:	697b      	ldr	r3, [r7, #20]
 800b048:	2b01      	cmp	r3, #1
 800b04a:	d102      	bne.n	800b052 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800b04c:	f000 fd26 	bl	800ba9c <xTimerCreateTimerTask>
 800b050:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b052:	697b      	ldr	r3, [r7, #20]
 800b054:	2b01      	cmp	r3, #1
 800b056:	d11b      	bne.n	800b090 <vTaskStartScheduler+0x98>
	__asm volatile
 800b058:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b05c:	f383 8811 	msr	BASEPRI, r3
 800b060:	f3bf 8f6f 	isb	sy
 800b064:	f3bf 8f4f 	dsb	sy
 800b068:	613b      	str	r3, [r7, #16]
}
 800b06a:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b06c:	4b15      	ldr	r3, [pc, #84]	@ (800b0c4 <vTaskStartScheduler+0xcc>)
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	3354      	adds	r3, #84	@ 0x54
 800b072:	4a15      	ldr	r2, [pc, #84]	@ (800b0c8 <vTaskStartScheduler+0xd0>)
 800b074:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b076:	4b15      	ldr	r3, [pc, #84]	@ (800b0cc <vTaskStartScheduler+0xd4>)
 800b078:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b07c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b07e:	4b14      	ldr	r3, [pc, #80]	@ (800b0d0 <vTaskStartScheduler+0xd8>)
 800b080:	2201      	movs	r2, #1
 800b082:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800b084:	4b13      	ldr	r3, [pc, #76]	@ (800b0d4 <vTaskStartScheduler+0xdc>)
 800b086:	2200      	movs	r2, #0
 800b088:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b08a:	f001 f8b1 	bl	800c1f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b08e:	e00f      	b.n	800b0b0 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b090:	697b      	ldr	r3, [r7, #20]
 800b092:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b096:	d10b      	bne.n	800b0b0 <vTaskStartScheduler+0xb8>
	__asm volatile
 800b098:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b09c:	f383 8811 	msr	BASEPRI, r3
 800b0a0:	f3bf 8f6f 	isb	sy
 800b0a4:	f3bf 8f4f 	dsb	sy
 800b0a8:	60fb      	str	r3, [r7, #12]
}
 800b0aa:	bf00      	nop
 800b0ac:	bf00      	nop
 800b0ae:	e7fd      	b.n	800b0ac <vTaskStartScheduler+0xb4>
}
 800b0b0:	bf00      	nop
 800b0b2:	3718      	adds	r7, #24
 800b0b4:	46bd      	mov	sp, r7
 800b0b6:	bd80      	pop	{r7, pc}
 800b0b8:	080120c8 	.word	0x080120c8
 800b0bc:	0800b715 	.word	0x0800b715
 800b0c0:	2000135c 	.word	0x2000135c
 800b0c4:	20000e64 	.word	0x20000e64
 800b0c8:	20000024 	.word	0x20000024
 800b0cc:	20001358 	.word	0x20001358
 800b0d0:	20001344 	.word	0x20001344
 800b0d4:	2000133c 	.word	0x2000133c

0800b0d8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b0d8:	b480      	push	{r7}
 800b0da:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800b0dc:	4b04      	ldr	r3, [pc, #16]	@ (800b0f0 <vTaskSuspendAll+0x18>)
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	3301      	adds	r3, #1
 800b0e2:	4a03      	ldr	r2, [pc, #12]	@ (800b0f0 <vTaskSuspendAll+0x18>)
 800b0e4:	6013      	str	r3, [r2, #0]
}
 800b0e6:	bf00      	nop
 800b0e8:	46bd      	mov	sp, r7
 800b0ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ee:	4770      	bx	lr
 800b0f0:	20001360 	.word	0x20001360

0800b0f4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b0f4:	b580      	push	{r7, lr}
 800b0f6:	b084      	sub	sp, #16
 800b0f8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b0fa:	2300      	movs	r3, #0
 800b0fc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b0fe:	2300      	movs	r3, #0
 800b100:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b102:	4b42      	ldr	r3, [pc, #264]	@ (800b20c <xTaskResumeAll+0x118>)
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	2b00      	cmp	r3, #0
 800b108:	d10b      	bne.n	800b122 <xTaskResumeAll+0x2e>
	__asm volatile
 800b10a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b10e:	f383 8811 	msr	BASEPRI, r3
 800b112:	f3bf 8f6f 	isb	sy
 800b116:	f3bf 8f4f 	dsb	sy
 800b11a:	603b      	str	r3, [r7, #0]
}
 800b11c:	bf00      	nop
 800b11e:	bf00      	nop
 800b120:	e7fd      	b.n	800b11e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b122:	f001 f909 	bl	800c338 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b126:	4b39      	ldr	r3, [pc, #228]	@ (800b20c <xTaskResumeAll+0x118>)
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	3b01      	subs	r3, #1
 800b12c:	4a37      	ldr	r2, [pc, #220]	@ (800b20c <xTaskResumeAll+0x118>)
 800b12e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b130:	4b36      	ldr	r3, [pc, #216]	@ (800b20c <xTaskResumeAll+0x118>)
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	2b00      	cmp	r3, #0
 800b136:	d162      	bne.n	800b1fe <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b138:	4b35      	ldr	r3, [pc, #212]	@ (800b210 <xTaskResumeAll+0x11c>)
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d05e      	beq.n	800b1fe <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b140:	e02f      	b.n	800b1a2 <xTaskResumeAll+0xae>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800b142:	4b34      	ldr	r3, [pc, #208]	@ (800b214 <xTaskResumeAll+0x120>)
 800b144:	68db      	ldr	r3, [r3, #12]
 800b146:	68db      	ldr	r3, [r3, #12]
 800b148:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	3318      	adds	r3, #24
 800b14e:	4618      	mov	r0, r3
 800b150:	f7fe ff34 	bl	8009fbc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	3304      	adds	r3, #4
 800b158:	4618      	mov	r0, r3
 800b15a:	f7fe ff2f 	bl	8009fbc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b162:	4b2d      	ldr	r3, [pc, #180]	@ (800b218 <xTaskResumeAll+0x124>)
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	429a      	cmp	r2, r3
 800b168:	d903      	bls.n	800b172 <xTaskResumeAll+0x7e>
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b16e:	4a2a      	ldr	r2, [pc, #168]	@ (800b218 <xTaskResumeAll+0x124>)
 800b170:	6013      	str	r3, [r2, #0]
 800b172:	68fb      	ldr	r3, [r7, #12]
 800b174:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b176:	4613      	mov	r3, r2
 800b178:	009b      	lsls	r3, r3, #2
 800b17a:	4413      	add	r3, r2
 800b17c:	009b      	lsls	r3, r3, #2
 800b17e:	4a27      	ldr	r2, [pc, #156]	@ (800b21c <xTaskResumeAll+0x128>)
 800b180:	441a      	add	r2, r3
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	3304      	adds	r3, #4
 800b186:	4619      	mov	r1, r3
 800b188:	4610      	mov	r0, r2
 800b18a:	f7fe feba 	bl	8009f02 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b192:	4b23      	ldr	r3, [pc, #140]	@ (800b220 <xTaskResumeAll+0x12c>)
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b198:	429a      	cmp	r2, r3
 800b19a:	d302      	bcc.n	800b1a2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800b19c:	4b21      	ldr	r3, [pc, #132]	@ (800b224 <xTaskResumeAll+0x130>)
 800b19e:	2201      	movs	r2, #1
 800b1a0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b1a2:	4b1c      	ldr	r3, [pc, #112]	@ (800b214 <xTaskResumeAll+0x120>)
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d1cb      	bne.n	800b142 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d001      	beq.n	800b1b4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b1b0:	f000 fb6c 	bl	800b88c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800b1b4:	4b1c      	ldr	r3, [pc, #112]	@ (800b228 <xTaskResumeAll+0x134>)
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d010      	beq.n	800b1e2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b1c0:	f000 f846 	bl	800b250 <xTaskIncrementTick>
 800b1c4:	4603      	mov	r3, r0
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d002      	beq.n	800b1d0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800b1ca:	4b16      	ldr	r3, [pc, #88]	@ (800b224 <xTaskResumeAll+0x130>)
 800b1cc:	2201      	movs	r2, #1
 800b1ce:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	3b01      	subs	r3, #1
 800b1d4:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d1f1      	bne.n	800b1c0 <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 800b1dc:	4b12      	ldr	r3, [pc, #72]	@ (800b228 <xTaskResumeAll+0x134>)
 800b1de:	2200      	movs	r2, #0
 800b1e0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b1e2:	4b10      	ldr	r3, [pc, #64]	@ (800b224 <xTaskResumeAll+0x130>)
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d009      	beq.n	800b1fe <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b1ea:	2301      	movs	r3, #1
 800b1ec:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b1ee:	4b0f      	ldr	r3, [pc, #60]	@ (800b22c <xTaskResumeAll+0x138>)
 800b1f0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b1f4:	601a      	str	r2, [r3, #0]
 800b1f6:	f3bf 8f4f 	dsb	sy
 800b1fa:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b1fe:	f001 f8cd 	bl	800c39c <vPortExitCritical>

	return xAlreadyYielded;
 800b202:	68bb      	ldr	r3, [r7, #8]
}
 800b204:	4618      	mov	r0, r3
 800b206:	3710      	adds	r7, #16
 800b208:	46bd      	mov	sp, r7
 800b20a:	bd80      	pop	{r7, pc}
 800b20c:	20001360 	.word	0x20001360
 800b210:	20001338 	.word	0x20001338
 800b214:	200012f8 	.word	0x200012f8
 800b218:	20001340 	.word	0x20001340
 800b21c:	20000e68 	.word	0x20000e68
 800b220:	20000e64 	.word	0x20000e64
 800b224:	2000134c 	.word	0x2000134c
 800b228:	20001348 	.word	0x20001348
 800b22c:	e000ed04 	.word	0xe000ed04

0800b230 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b230:	b480      	push	{r7}
 800b232:	b083      	sub	sp, #12
 800b234:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b236:	4b05      	ldr	r3, [pc, #20]	@ (800b24c <xTaskGetTickCount+0x1c>)
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b23c:	687b      	ldr	r3, [r7, #4]
}
 800b23e:	4618      	mov	r0, r3
 800b240:	370c      	adds	r7, #12
 800b242:	46bd      	mov	sp, r7
 800b244:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b248:	4770      	bx	lr
 800b24a:	bf00      	nop
 800b24c:	2000133c 	.word	0x2000133c

0800b250 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b250:	b580      	push	{r7, lr}
 800b252:	b086      	sub	sp, #24
 800b254:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b256:	2300      	movs	r3, #0
 800b258:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b25a:	4b52      	ldr	r3, [pc, #328]	@ (800b3a4 <xTaskIncrementTick+0x154>)
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	2b00      	cmp	r3, #0
 800b260:	f040 808f 	bne.w	800b382 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b264:	4b50      	ldr	r3, [pc, #320]	@ (800b3a8 <xTaskIncrementTick+0x158>)
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	3301      	adds	r3, #1
 800b26a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b26c:	4a4e      	ldr	r2, [pc, #312]	@ (800b3a8 <xTaskIncrementTick+0x158>)
 800b26e:	693b      	ldr	r3, [r7, #16]
 800b270:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b272:	693b      	ldr	r3, [r7, #16]
 800b274:	2b00      	cmp	r3, #0
 800b276:	d121      	bne.n	800b2bc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800b278:	4b4c      	ldr	r3, [pc, #304]	@ (800b3ac <xTaskIncrementTick+0x15c>)
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d00b      	beq.n	800b29a <xTaskIncrementTick+0x4a>
	__asm volatile
 800b282:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b286:	f383 8811 	msr	BASEPRI, r3
 800b28a:	f3bf 8f6f 	isb	sy
 800b28e:	f3bf 8f4f 	dsb	sy
 800b292:	603b      	str	r3, [r7, #0]
}
 800b294:	bf00      	nop
 800b296:	bf00      	nop
 800b298:	e7fd      	b.n	800b296 <xTaskIncrementTick+0x46>
 800b29a:	4b44      	ldr	r3, [pc, #272]	@ (800b3ac <xTaskIncrementTick+0x15c>)
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	60fb      	str	r3, [r7, #12]
 800b2a0:	4b43      	ldr	r3, [pc, #268]	@ (800b3b0 <xTaskIncrementTick+0x160>)
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	4a41      	ldr	r2, [pc, #260]	@ (800b3ac <xTaskIncrementTick+0x15c>)
 800b2a6:	6013      	str	r3, [r2, #0]
 800b2a8:	4a41      	ldr	r2, [pc, #260]	@ (800b3b0 <xTaskIncrementTick+0x160>)
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	6013      	str	r3, [r2, #0]
 800b2ae:	4b41      	ldr	r3, [pc, #260]	@ (800b3b4 <xTaskIncrementTick+0x164>)
 800b2b0:	681b      	ldr	r3, [r3, #0]
 800b2b2:	3301      	adds	r3, #1
 800b2b4:	4a3f      	ldr	r2, [pc, #252]	@ (800b3b4 <xTaskIncrementTick+0x164>)
 800b2b6:	6013      	str	r3, [r2, #0]
 800b2b8:	f000 fae8 	bl	800b88c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b2bc:	4b3e      	ldr	r3, [pc, #248]	@ (800b3b8 <xTaskIncrementTick+0x168>)
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	693a      	ldr	r2, [r7, #16]
 800b2c2:	429a      	cmp	r2, r3
 800b2c4:	d34e      	bcc.n	800b364 <xTaskIncrementTick+0x114>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b2c6:	4b39      	ldr	r3, [pc, #228]	@ (800b3ac <xTaskIncrementTick+0x15c>)
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	d101      	bne.n	800b2d4 <xTaskIncrementTick+0x84>
 800b2d0:	2301      	movs	r3, #1
 800b2d2:	e000      	b.n	800b2d6 <xTaskIncrementTick+0x86>
 800b2d4:	2300      	movs	r3, #0
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	d004      	beq.n	800b2e4 <xTaskIncrementTick+0x94>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b2da:	4b37      	ldr	r3, [pc, #220]	@ (800b3b8 <xTaskIncrementTick+0x168>)
 800b2dc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b2e0:	601a      	str	r2, [r3, #0]
					break;
 800b2e2:	e03f      	b.n	800b364 <xTaskIncrementTick+0x114>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800b2e4:	4b31      	ldr	r3, [pc, #196]	@ (800b3ac <xTaskIncrementTick+0x15c>)
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	68db      	ldr	r3, [r3, #12]
 800b2ea:	68db      	ldr	r3, [r3, #12]
 800b2ec:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b2ee:	68bb      	ldr	r3, [r7, #8]
 800b2f0:	685b      	ldr	r3, [r3, #4]
 800b2f2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b2f4:	693a      	ldr	r2, [r7, #16]
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	429a      	cmp	r2, r3
 800b2fa:	d203      	bcs.n	800b304 <xTaskIncrementTick+0xb4>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b2fc:	4a2e      	ldr	r2, [pc, #184]	@ (800b3b8 <xTaskIncrementTick+0x168>)
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	6013      	str	r3, [r2, #0]
						break;
 800b302:	e02f      	b.n	800b364 <xTaskIncrementTick+0x114>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b304:	68bb      	ldr	r3, [r7, #8]
 800b306:	3304      	adds	r3, #4
 800b308:	4618      	mov	r0, r3
 800b30a:	f7fe fe57 	bl	8009fbc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b30e:	68bb      	ldr	r3, [r7, #8]
 800b310:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b312:	2b00      	cmp	r3, #0
 800b314:	d004      	beq.n	800b320 <xTaskIncrementTick+0xd0>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b316:	68bb      	ldr	r3, [r7, #8]
 800b318:	3318      	adds	r3, #24
 800b31a:	4618      	mov	r0, r3
 800b31c:	f7fe fe4e 	bl	8009fbc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b320:	68bb      	ldr	r3, [r7, #8]
 800b322:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b324:	4b25      	ldr	r3, [pc, #148]	@ (800b3bc <xTaskIncrementTick+0x16c>)
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	429a      	cmp	r2, r3
 800b32a:	d903      	bls.n	800b334 <xTaskIncrementTick+0xe4>
 800b32c:	68bb      	ldr	r3, [r7, #8]
 800b32e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b330:	4a22      	ldr	r2, [pc, #136]	@ (800b3bc <xTaskIncrementTick+0x16c>)
 800b332:	6013      	str	r3, [r2, #0]
 800b334:	68bb      	ldr	r3, [r7, #8]
 800b336:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b338:	4613      	mov	r3, r2
 800b33a:	009b      	lsls	r3, r3, #2
 800b33c:	4413      	add	r3, r2
 800b33e:	009b      	lsls	r3, r3, #2
 800b340:	4a1f      	ldr	r2, [pc, #124]	@ (800b3c0 <xTaskIncrementTick+0x170>)
 800b342:	441a      	add	r2, r3
 800b344:	68bb      	ldr	r3, [r7, #8]
 800b346:	3304      	adds	r3, #4
 800b348:	4619      	mov	r1, r3
 800b34a:	4610      	mov	r0, r2
 800b34c:	f7fe fdd9 	bl	8009f02 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b350:	68bb      	ldr	r3, [r7, #8]
 800b352:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b354:	4b1b      	ldr	r3, [pc, #108]	@ (800b3c4 <xTaskIncrementTick+0x174>)
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b35a:	429a      	cmp	r2, r3
 800b35c:	d3b3      	bcc.n	800b2c6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800b35e:	2301      	movs	r3, #1
 800b360:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b362:	e7b0      	b.n	800b2c6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b364:	4b17      	ldr	r3, [pc, #92]	@ (800b3c4 <xTaskIncrementTick+0x174>)
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b36a:	4915      	ldr	r1, [pc, #84]	@ (800b3c0 <xTaskIncrementTick+0x170>)
 800b36c:	4613      	mov	r3, r2
 800b36e:	009b      	lsls	r3, r3, #2
 800b370:	4413      	add	r3, r2
 800b372:	009b      	lsls	r3, r3, #2
 800b374:	440b      	add	r3, r1
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	2b01      	cmp	r3, #1
 800b37a:	d907      	bls.n	800b38c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800b37c:	2301      	movs	r3, #1
 800b37e:	617b      	str	r3, [r7, #20]
 800b380:	e004      	b.n	800b38c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800b382:	4b11      	ldr	r3, [pc, #68]	@ (800b3c8 <xTaskIncrementTick+0x178>)
 800b384:	681b      	ldr	r3, [r3, #0]
 800b386:	3301      	adds	r3, #1
 800b388:	4a0f      	ldr	r2, [pc, #60]	@ (800b3c8 <xTaskIncrementTick+0x178>)
 800b38a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800b38c:	4b0f      	ldr	r3, [pc, #60]	@ (800b3cc <xTaskIncrementTick+0x17c>)
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	2b00      	cmp	r3, #0
 800b392:	d001      	beq.n	800b398 <xTaskIncrementTick+0x148>
		{
			xSwitchRequired = pdTRUE;
 800b394:	2301      	movs	r3, #1
 800b396:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800b398:	697b      	ldr	r3, [r7, #20]
}
 800b39a:	4618      	mov	r0, r3
 800b39c:	3718      	adds	r7, #24
 800b39e:	46bd      	mov	sp, r7
 800b3a0:	bd80      	pop	{r7, pc}
 800b3a2:	bf00      	nop
 800b3a4:	20001360 	.word	0x20001360
 800b3a8:	2000133c 	.word	0x2000133c
 800b3ac:	200012f0 	.word	0x200012f0
 800b3b0:	200012f4 	.word	0x200012f4
 800b3b4:	20001350 	.word	0x20001350
 800b3b8:	20001358 	.word	0x20001358
 800b3bc:	20001340 	.word	0x20001340
 800b3c0:	20000e68 	.word	0x20000e68
 800b3c4:	20000e64 	.word	0x20000e64
 800b3c8:	20001348 	.word	0x20001348
 800b3cc:	2000134c 	.word	0x2000134c

0800b3d0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b3d0:	b480      	push	{r7}
 800b3d2:	b085      	sub	sp, #20
 800b3d4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b3d6:	4b2b      	ldr	r3, [pc, #172]	@ (800b484 <vTaskSwitchContext+0xb4>)
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d003      	beq.n	800b3e6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b3de:	4b2a      	ldr	r3, [pc, #168]	@ (800b488 <vTaskSwitchContext+0xb8>)
 800b3e0:	2201      	movs	r2, #1
 800b3e2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b3e4:	e047      	b.n	800b476 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800b3e6:	4b28      	ldr	r3, [pc, #160]	@ (800b488 <vTaskSwitchContext+0xb8>)
 800b3e8:	2200      	movs	r2, #0
 800b3ea:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800b3ec:	4b27      	ldr	r3, [pc, #156]	@ (800b48c <vTaskSwitchContext+0xbc>)
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	60fb      	str	r3, [r7, #12]
 800b3f2:	e011      	b.n	800b418 <vTaskSwitchContext+0x48>
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d10b      	bne.n	800b412 <vTaskSwitchContext+0x42>
	__asm volatile
 800b3fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3fe:	f383 8811 	msr	BASEPRI, r3
 800b402:	f3bf 8f6f 	isb	sy
 800b406:	f3bf 8f4f 	dsb	sy
 800b40a:	607b      	str	r3, [r7, #4]
}
 800b40c:	bf00      	nop
 800b40e:	bf00      	nop
 800b410:	e7fd      	b.n	800b40e <vTaskSwitchContext+0x3e>
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	3b01      	subs	r3, #1
 800b416:	60fb      	str	r3, [r7, #12]
 800b418:	491d      	ldr	r1, [pc, #116]	@ (800b490 <vTaskSwitchContext+0xc0>)
 800b41a:	68fa      	ldr	r2, [r7, #12]
 800b41c:	4613      	mov	r3, r2
 800b41e:	009b      	lsls	r3, r3, #2
 800b420:	4413      	add	r3, r2
 800b422:	009b      	lsls	r3, r3, #2
 800b424:	440b      	add	r3, r1
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	2b00      	cmp	r3, #0
 800b42a:	d0e3      	beq.n	800b3f4 <vTaskSwitchContext+0x24>
 800b42c:	68fa      	ldr	r2, [r7, #12]
 800b42e:	4613      	mov	r3, r2
 800b430:	009b      	lsls	r3, r3, #2
 800b432:	4413      	add	r3, r2
 800b434:	009b      	lsls	r3, r3, #2
 800b436:	4a16      	ldr	r2, [pc, #88]	@ (800b490 <vTaskSwitchContext+0xc0>)
 800b438:	4413      	add	r3, r2
 800b43a:	60bb      	str	r3, [r7, #8]
 800b43c:	68bb      	ldr	r3, [r7, #8]
 800b43e:	685b      	ldr	r3, [r3, #4]
 800b440:	685a      	ldr	r2, [r3, #4]
 800b442:	68bb      	ldr	r3, [r7, #8]
 800b444:	605a      	str	r2, [r3, #4]
 800b446:	68bb      	ldr	r3, [r7, #8]
 800b448:	685a      	ldr	r2, [r3, #4]
 800b44a:	68bb      	ldr	r3, [r7, #8]
 800b44c:	3308      	adds	r3, #8
 800b44e:	429a      	cmp	r2, r3
 800b450:	d104      	bne.n	800b45c <vTaskSwitchContext+0x8c>
 800b452:	68bb      	ldr	r3, [r7, #8]
 800b454:	685b      	ldr	r3, [r3, #4]
 800b456:	685a      	ldr	r2, [r3, #4]
 800b458:	68bb      	ldr	r3, [r7, #8]
 800b45a:	605a      	str	r2, [r3, #4]
 800b45c:	68bb      	ldr	r3, [r7, #8]
 800b45e:	685b      	ldr	r3, [r3, #4]
 800b460:	68db      	ldr	r3, [r3, #12]
 800b462:	4a0c      	ldr	r2, [pc, #48]	@ (800b494 <vTaskSwitchContext+0xc4>)
 800b464:	6013      	str	r3, [r2, #0]
 800b466:	4a09      	ldr	r2, [pc, #36]	@ (800b48c <vTaskSwitchContext+0xbc>)
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b46c:	4b09      	ldr	r3, [pc, #36]	@ (800b494 <vTaskSwitchContext+0xc4>)
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	3354      	adds	r3, #84	@ 0x54
 800b472:	4a09      	ldr	r2, [pc, #36]	@ (800b498 <vTaskSwitchContext+0xc8>)
 800b474:	6013      	str	r3, [r2, #0]
}
 800b476:	bf00      	nop
 800b478:	3714      	adds	r7, #20
 800b47a:	46bd      	mov	sp, r7
 800b47c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b480:	4770      	bx	lr
 800b482:	bf00      	nop
 800b484:	20001360 	.word	0x20001360
 800b488:	2000134c 	.word	0x2000134c
 800b48c:	20001340 	.word	0x20001340
 800b490:	20000e68 	.word	0x20000e68
 800b494:	20000e64 	.word	0x20000e64
 800b498:	20000024 	.word	0x20000024

0800b49c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b49c:	b580      	push	{r7, lr}
 800b49e:	b084      	sub	sp, #16
 800b4a0:	af00      	add	r7, sp, #0
 800b4a2:	6078      	str	r0, [r7, #4]
 800b4a4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d10b      	bne.n	800b4c4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800b4ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4b0:	f383 8811 	msr	BASEPRI, r3
 800b4b4:	f3bf 8f6f 	isb	sy
 800b4b8:	f3bf 8f4f 	dsb	sy
 800b4bc:	60fb      	str	r3, [r7, #12]
}
 800b4be:	bf00      	nop
 800b4c0:	bf00      	nop
 800b4c2:	e7fd      	b.n	800b4c0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b4c4:	4b07      	ldr	r3, [pc, #28]	@ (800b4e4 <vTaskPlaceOnEventList+0x48>)
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	3318      	adds	r3, #24
 800b4ca:	4619      	mov	r1, r3
 800b4cc:	6878      	ldr	r0, [r7, #4]
 800b4ce:	f7fe fd3c 	bl	8009f4a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b4d2:	2101      	movs	r1, #1
 800b4d4:	6838      	ldr	r0, [r7, #0]
 800b4d6:	f000 fa8d 	bl	800b9f4 <prvAddCurrentTaskToDelayedList>
}
 800b4da:	bf00      	nop
 800b4dc:	3710      	adds	r7, #16
 800b4de:	46bd      	mov	sp, r7
 800b4e0:	bd80      	pop	{r7, pc}
 800b4e2:	bf00      	nop
 800b4e4:	20000e64 	.word	0x20000e64

0800b4e8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b4e8:	b580      	push	{r7, lr}
 800b4ea:	b086      	sub	sp, #24
 800b4ec:	af00      	add	r7, sp, #0
 800b4ee:	60f8      	str	r0, [r7, #12]
 800b4f0:	60b9      	str	r1, [r7, #8]
 800b4f2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d10b      	bne.n	800b512 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800b4fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4fe:	f383 8811 	msr	BASEPRI, r3
 800b502:	f3bf 8f6f 	isb	sy
 800b506:	f3bf 8f4f 	dsb	sy
 800b50a:	617b      	str	r3, [r7, #20]
}
 800b50c:	bf00      	nop
 800b50e:	bf00      	nop
 800b510:	e7fd      	b.n	800b50e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b512:	4b0a      	ldr	r3, [pc, #40]	@ (800b53c <vTaskPlaceOnEventListRestricted+0x54>)
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	3318      	adds	r3, #24
 800b518:	4619      	mov	r1, r3
 800b51a:	68f8      	ldr	r0, [r7, #12]
 800b51c:	f7fe fcf1 	bl	8009f02 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	2b00      	cmp	r3, #0
 800b524:	d002      	beq.n	800b52c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800b526:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b52a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b52c:	6879      	ldr	r1, [r7, #4]
 800b52e:	68b8      	ldr	r0, [r7, #8]
 800b530:	f000 fa60 	bl	800b9f4 <prvAddCurrentTaskToDelayedList>
	}
 800b534:	bf00      	nop
 800b536:	3718      	adds	r7, #24
 800b538:	46bd      	mov	sp, r7
 800b53a:	bd80      	pop	{r7, pc}
 800b53c:	20000e64 	.word	0x20000e64

0800b540 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b540:	b580      	push	{r7, lr}
 800b542:	b086      	sub	sp, #24
 800b544:	af00      	add	r7, sp, #0
 800b546:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	68db      	ldr	r3, [r3, #12]
 800b54c:	68db      	ldr	r3, [r3, #12]
 800b54e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b550:	693b      	ldr	r3, [r7, #16]
 800b552:	2b00      	cmp	r3, #0
 800b554:	d10b      	bne.n	800b56e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800b556:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b55a:	f383 8811 	msr	BASEPRI, r3
 800b55e:	f3bf 8f6f 	isb	sy
 800b562:	f3bf 8f4f 	dsb	sy
 800b566:	60fb      	str	r3, [r7, #12]
}
 800b568:	bf00      	nop
 800b56a:	bf00      	nop
 800b56c:	e7fd      	b.n	800b56a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b56e:	693b      	ldr	r3, [r7, #16]
 800b570:	3318      	adds	r3, #24
 800b572:	4618      	mov	r0, r3
 800b574:	f7fe fd22 	bl	8009fbc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b578:	4b1d      	ldr	r3, [pc, #116]	@ (800b5f0 <xTaskRemoveFromEventList+0xb0>)
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d11d      	bne.n	800b5bc <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b580:	693b      	ldr	r3, [r7, #16]
 800b582:	3304      	adds	r3, #4
 800b584:	4618      	mov	r0, r3
 800b586:	f7fe fd19 	bl	8009fbc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b58a:	693b      	ldr	r3, [r7, #16]
 800b58c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b58e:	4b19      	ldr	r3, [pc, #100]	@ (800b5f4 <xTaskRemoveFromEventList+0xb4>)
 800b590:	681b      	ldr	r3, [r3, #0]
 800b592:	429a      	cmp	r2, r3
 800b594:	d903      	bls.n	800b59e <xTaskRemoveFromEventList+0x5e>
 800b596:	693b      	ldr	r3, [r7, #16]
 800b598:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b59a:	4a16      	ldr	r2, [pc, #88]	@ (800b5f4 <xTaskRemoveFromEventList+0xb4>)
 800b59c:	6013      	str	r3, [r2, #0]
 800b59e:	693b      	ldr	r3, [r7, #16]
 800b5a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b5a2:	4613      	mov	r3, r2
 800b5a4:	009b      	lsls	r3, r3, #2
 800b5a6:	4413      	add	r3, r2
 800b5a8:	009b      	lsls	r3, r3, #2
 800b5aa:	4a13      	ldr	r2, [pc, #76]	@ (800b5f8 <xTaskRemoveFromEventList+0xb8>)
 800b5ac:	441a      	add	r2, r3
 800b5ae:	693b      	ldr	r3, [r7, #16]
 800b5b0:	3304      	adds	r3, #4
 800b5b2:	4619      	mov	r1, r3
 800b5b4:	4610      	mov	r0, r2
 800b5b6:	f7fe fca4 	bl	8009f02 <vListInsertEnd>
 800b5ba:	e005      	b.n	800b5c8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b5bc:	693b      	ldr	r3, [r7, #16]
 800b5be:	3318      	adds	r3, #24
 800b5c0:	4619      	mov	r1, r3
 800b5c2:	480e      	ldr	r0, [pc, #56]	@ (800b5fc <xTaskRemoveFromEventList+0xbc>)
 800b5c4:	f7fe fc9d 	bl	8009f02 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b5c8:	693b      	ldr	r3, [r7, #16]
 800b5ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b5cc:	4b0c      	ldr	r3, [pc, #48]	@ (800b600 <xTaskRemoveFromEventList+0xc0>)
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5d2:	429a      	cmp	r2, r3
 800b5d4:	d905      	bls.n	800b5e2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b5d6:	2301      	movs	r3, #1
 800b5d8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b5da:	4b0a      	ldr	r3, [pc, #40]	@ (800b604 <xTaskRemoveFromEventList+0xc4>)
 800b5dc:	2201      	movs	r2, #1
 800b5de:	601a      	str	r2, [r3, #0]
 800b5e0:	e001      	b.n	800b5e6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800b5e2:	2300      	movs	r3, #0
 800b5e4:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800b5e6:	697b      	ldr	r3, [r7, #20]
}
 800b5e8:	4618      	mov	r0, r3
 800b5ea:	3718      	adds	r7, #24
 800b5ec:	46bd      	mov	sp, r7
 800b5ee:	bd80      	pop	{r7, pc}
 800b5f0:	20001360 	.word	0x20001360
 800b5f4:	20001340 	.word	0x20001340
 800b5f8:	20000e68 	.word	0x20000e68
 800b5fc:	200012f8 	.word	0x200012f8
 800b600:	20000e64 	.word	0x20000e64
 800b604:	2000134c 	.word	0x2000134c

0800b608 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b608:	b480      	push	{r7}
 800b60a:	b083      	sub	sp, #12
 800b60c:	af00      	add	r7, sp, #0
 800b60e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b610:	4b06      	ldr	r3, [pc, #24]	@ (800b62c <vTaskInternalSetTimeOutState+0x24>)
 800b612:	681a      	ldr	r2, [r3, #0]
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b618:	4b05      	ldr	r3, [pc, #20]	@ (800b630 <vTaskInternalSetTimeOutState+0x28>)
 800b61a:	681a      	ldr	r2, [r3, #0]
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	605a      	str	r2, [r3, #4]
}
 800b620:	bf00      	nop
 800b622:	370c      	adds	r7, #12
 800b624:	46bd      	mov	sp, r7
 800b626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b62a:	4770      	bx	lr
 800b62c:	20001350 	.word	0x20001350
 800b630:	2000133c 	.word	0x2000133c

0800b634 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b634:	b580      	push	{r7, lr}
 800b636:	b088      	sub	sp, #32
 800b638:	af00      	add	r7, sp, #0
 800b63a:	6078      	str	r0, [r7, #4]
 800b63c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	2b00      	cmp	r3, #0
 800b642:	d10b      	bne.n	800b65c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800b644:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b648:	f383 8811 	msr	BASEPRI, r3
 800b64c:	f3bf 8f6f 	isb	sy
 800b650:	f3bf 8f4f 	dsb	sy
 800b654:	613b      	str	r3, [r7, #16]
}
 800b656:	bf00      	nop
 800b658:	bf00      	nop
 800b65a:	e7fd      	b.n	800b658 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b65c:	683b      	ldr	r3, [r7, #0]
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d10b      	bne.n	800b67a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800b662:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b666:	f383 8811 	msr	BASEPRI, r3
 800b66a:	f3bf 8f6f 	isb	sy
 800b66e:	f3bf 8f4f 	dsb	sy
 800b672:	60fb      	str	r3, [r7, #12]
}
 800b674:	bf00      	nop
 800b676:	bf00      	nop
 800b678:	e7fd      	b.n	800b676 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800b67a:	f000 fe5d 	bl	800c338 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b67e:	4b1d      	ldr	r3, [pc, #116]	@ (800b6f4 <xTaskCheckForTimeOut+0xc0>)
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	685b      	ldr	r3, [r3, #4]
 800b688:	69ba      	ldr	r2, [r7, #24]
 800b68a:	1ad3      	subs	r3, r2, r3
 800b68c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b68e:	683b      	ldr	r3, [r7, #0]
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b696:	d102      	bne.n	800b69e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b698:	2300      	movs	r3, #0
 800b69a:	61fb      	str	r3, [r7, #28]
 800b69c:	e023      	b.n	800b6e6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	681a      	ldr	r2, [r3, #0]
 800b6a2:	4b15      	ldr	r3, [pc, #84]	@ (800b6f8 <xTaskCheckForTimeOut+0xc4>)
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	429a      	cmp	r2, r3
 800b6a8:	d007      	beq.n	800b6ba <xTaskCheckForTimeOut+0x86>
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	685b      	ldr	r3, [r3, #4]
 800b6ae:	69ba      	ldr	r2, [r7, #24]
 800b6b0:	429a      	cmp	r2, r3
 800b6b2:	d302      	bcc.n	800b6ba <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b6b4:	2301      	movs	r3, #1
 800b6b6:	61fb      	str	r3, [r7, #28]
 800b6b8:	e015      	b.n	800b6e6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b6ba:	683b      	ldr	r3, [r7, #0]
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	697a      	ldr	r2, [r7, #20]
 800b6c0:	429a      	cmp	r2, r3
 800b6c2:	d20b      	bcs.n	800b6dc <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b6c4:	683b      	ldr	r3, [r7, #0]
 800b6c6:	681a      	ldr	r2, [r3, #0]
 800b6c8:	697b      	ldr	r3, [r7, #20]
 800b6ca:	1ad2      	subs	r2, r2, r3
 800b6cc:	683b      	ldr	r3, [r7, #0]
 800b6ce:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b6d0:	6878      	ldr	r0, [r7, #4]
 800b6d2:	f7ff ff99 	bl	800b608 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b6d6:	2300      	movs	r3, #0
 800b6d8:	61fb      	str	r3, [r7, #28]
 800b6da:	e004      	b.n	800b6e6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800b6dc:	683b      	ldr	r3, [r7, #0]
 800b6de:	2200      	movs	r2, #0
 800b6e0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b6e2:	2301      	movs	r3, #1
 800b6e4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b6e6:	f000 fe59 	bl	800c39c <vPortExitCritical>

	return xReturn;
 800b6ea:	69fb      	ldr	r3, [r7, #28]
}
 800b6ec:	4618      	mov	r0, r3
 800b6ee:	3720      	adds	r7, #32
 800b6f0:	46bd      	mov	sp, r7
 800b6f2:	bd80      	pop	{r7, pc}
 800b6f4:	2000133c 	.word	0x2000133c
 800b6f8:	20001350 	.word	0x20001350

0800b6fc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b6fc:	b480      	push	{r7}
 800b6fe:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b700:	4b03      	ldr	r3, [pc, #12]	@ (800b710 <vTaskMissedYield+0x14>)
 800b702:	2201      	movs	r2, #1
 800b704:	601a      	str	r2, [r3, #0]
}
 800b706:	bf00      	nop
 800b708:	46bd      	mov	sp, r7
 800b70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b70e:	4770      	bx	lr
 800b710:	2000134c 	.word	0x2000134c

0800b714 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b714:	b580      	push	{r7, lr}
 800b716:	b082      	sub	sp, #8
 800b718:	af00      	add	r7, sp, #0
 800b71a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b71c:	f000 f852 	bl	800b7c4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b720:	4b06      	ldr	r3, [pc, #24]	@ (800b73c <prvIdleTask+0x28>)
 800b722:	681b      	ldr	r3, [r3, #0]
 800b724:	2b01      	cmp	r3, #1
 800b726:	d9f9      	bls.n	800b71c <prvIdleTask+0x8>
			{
				taskYIELD();
 800b728:	4b05      	ldr	r3, [pc, #20]	@ (800b740 <prvIdleTask+0x2c>)
 800b72a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b72e:	601a      	str	r2, [r3, #0]
 800b730:	f3bf 8f4f 	dsb	sy
 800b734:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b738:	e7f0      	b.n	800b71c <prvIdleTask+0x8>
 800b73a:	bf00      	nop
 800b73c:	20000e68 	.word	0x20000e68
 800b740:	e000ed04 	.word	0xe000ed04

0800b744 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b744:	b580      	push	{r7, lr}
 800b746:	b082      	sub	sp, #8
 800b748:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b74a:	2300      	movs	r3, #0
 800b74c:	607b      	str	r3, [r7, #4]
 800b74e:	e00c      	b.n	800b76a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b750:	687a      	ldr	r2, [r7, #4]
 800b752:	4613      	mov	r3, r2
 800b754:	009b      	lsls	r3, r3, #2
 800b756:	4413      	add	r3, r2
 800b758:	009b      	lsls	r3, r3, #2
 800b75a:	4a12      	ldr	r2, [pc, #72]	@ (800b7a4 <prvInitialiseTaskLists+0x60>)
 800b75c:	4413      	add	r3, r2
 800b75e:	4618      	mov	r0, r3
 800b760:	f7fe fba2 	bl	8009ea8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	3301      	adds	r3, #1
 800b768:	607b      	str	r3, [r7, #4]
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	2b37      	cmp	r3, #55	@ 0x37
 800b76e:	d9ef      	bls.n	800b750 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b770:	480d      	ldr	r0, [pc, #52]	@ (800b7a8 <prvInitialiseTaskLists+0x64>)
 800b772:	f7fe fb99 	bl	8009ea8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b776:	480d      	ldr	r0, [pc, #52]	@ (800b7ac <prvInitialiseTaskLists+0x68>)
 800b778:	f7fe fb96 	bl	8009ea8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b77c:	480c      	ldr	r0, [pc, #48]	@ (800b7b0 <prvInitialiseTaskLists+0x6c>)
 800b77e:	f7fe fb93 	bl	8009ea8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b782:	480c      	ldr	r0, [pc, #48]	@ (800b7b4 <prvInitialiseTaskLists+0x70>)
 800b784:	f7fe fb90 	bl	8009ea8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b788:	480b      	ldr	r0, [pc, #44]	@ (800b7b8 <prvInitialiseTaskLists+0x74>)
 800b78a:	f7fe fb8d 	bl	8009ea8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b78e:	4b0b      	ldr	r3, [pc, #44]	@ (800b7bc <prvInitialiseTaskLists+0x78>)
 800b790:	4a05      	ldr	r2, [pc, #20]	@ (800b7a8 <prvInitialiseTaskLists+0x64>)
 800b792:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b794:	4b0a      	ldr	r3, [pc, #40]	@ (800b7c0 <prvInitialiseTaskLists+0x7c>)
 800b796:	4a05      	ldr	r2, [pc, #20]	@ (800b7ac <prvInitialiseTaskLists+0x68>)
 800b798:	601a      	str	r2, [r3, #0]
}
 800b79a:	bf00      	nop
 800b79c:	3708      	adds	r7, #8
 800b79e:	46bd      	mov	sp, r7
 800b7a0:	bd80      	pop	{r7, pc}
 800b7a2:	bf00      	nop
 800b7a4:	20000e68 	.word	0x20000e68
 800b7a8:	200012c8 	.word	0x200012c8
 800b7ac:	200012dc 	.word	0x200012dc
 800b7b0:	200012f8 	.word	0x200012f8
 800b7b4:	2000130c 	.word	0x2000130c
 800b7b8:	20001324 	.word	0x20001324
 800b7bc:	200012f0 	.word	0x200012f0
 800b7c0:	200012f4 	.word	0x200012f4

0800b7c4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b7c4:	b580      	push	{r7, lr}
 800b7c6:	b082      	sub	sp, #8
 800b7c8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b7ca:	e019      	b.n	800b800 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b7cc:	f000 fdb4 	bl	800c338 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800b7d0:	4b10      	ldr	r3, [pc, #64]	@ (800b814 <prvCheckTasksWaitingTermination+0x50>)
 800b7d2:	68db      	ldr	r3, [r3, #12]
 800b7d4:	68db      	ldr	r3, [r3, #12]
 800b7d6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	3304      	adds	r3, #4
 800b7dc:	4618      	mov	r0, r3
 800b7de:	f7fe fbed 	bl	8009fbc <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b7e2:	4b0d      	ldr	r3, [pc, #52]	@ (800b818 <prvCheckTasksWaitingTermination+0x54>)
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	3b01      	subs	r3, #1
 800b7e8:	4a0b      	ldr	r2, [pc, #44]	@ (800b818 <prvCheckTasksWaitingTermination+0x54>)
 800b7ea:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b7ec:	4b0b      	ldr	r3, [pc, #44]	@ (800b81c <prvCheckTasksWaitingTermination+0x58>)
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	3b01      	subs	r3, #1
 800b7f2:	4a0a      	ldr	r2, [pc, #40]	@ (800b81c <prvCheckTasksWaitingTermination+0x58>)
 800b7f4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b7f6:	f000 fdd1 	bl	800c39c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b7fa:	6878      	ldr	r0, [r7, #4]
 800b7fc:	f000 f810 	bl	800b820 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b800:	4b06      	ldr	r3, [pc, #24]	@ (800b81c <prvCheckTasksWaitingTermination+0x58>)
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	2b00      	cmp	r3, #0
 800b806:	d1e1      	bne.n	800b7cc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b808:	bf00      	nop
 800b80a:	bf00      	nop
 800b80c:	3708      	adds	r7, #8
 800b80e:	46bd      	mov	sp, r7
 800b810:	bd80      	pop	{r7, pc}
 800b812:	bf00      	nop
 800b814:	2000130c 	.word	0x2000130c
 800b818:	20001338 	.word	0x20001338
 800b81c:	20001320 	.word	0x20001320

0800b820 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b820:	b580      	push	{r7, lr}
 800b822:	b084      	sub	sp, #16
 800b824:	af00      	add	r7, sp, #0
 800b826:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	3354      	adds	r3, #84	@ 0x54
 800b82c:	4618      	mov	r0, r3
 800b82e:	f002 f84d 	bl	800d8cc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d108      	bne.n	800b84e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b840:	4618      	mov	r0, r3
 800b842:	f000 ff63 	bl	800c70c <vPortFree>
				vPortFree( pxTCB );
 800b846:	6878      	ldr	r0, [r7, #4]
 800b848:	f000 ff60 	bl	800c70c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b84c:	e019      	b.n	800b882 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800b854:	2b01      	cmp	r3, #1
 800b856:	d103      	bne.n	800b860 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800b858:	6878      	ldr	r0, [r7, #4]
 800b85a:	f000 ff57 	bl	800c70c <vPortFree>
	}
 800b85e:	e010      	b.n	800b882 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800b866:	2b02      	cmp	r3, #2
 800b868:	d00b      	beq.n	800b882 <prvDeleteTCB+0x62>
	__asm volatile
 800b86a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b86e:	f383 8811 	msr	BASEPRI, r3
 800b872:	f3bf 8f6f 	isb	sy
 800b876:	f3bf 8f4f 	dsb	sy
 800b87a:	60fb      	str	r3, [r7, #12]
}
 800b87c:	bf00      	nop
 800b87e:	bf00      	nop
 800b880:	e7fd      	b.n	800b87e <prvDeleteTCB+0x5e>
	}
 800b882:	bf00      	nop
 800b884:	3710      	adds	r7, #16
 800b886:	46bd      	mov	sp, r7
 800b888:	bd80      	pop	{r7, pc}
	...

0800b88c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b88c:	b480      	push	{r7}
 800b88e:	b083      	sub	sp, #12
 800b890:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b892:	4b0f      	ldr	r3, [pc, #60]	@ (800b8d0 <prvResetNextTaskUnblockTime+0x44>)
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d101      	bne.n	800b8a0 <prvResetNextTaskUnblockTime+0x14>
 800b89c:	2301      	movs	r3, #1
 800b89e:	e000      	b.n	800b8a2 <prvResetNextTaskUnblockTime+0x16>
 800b8a0:	2300      	movs	r3, #0
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	d004      	beq.n	800b8b0 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b8a6:	4b0b      	ldr	r3, [pc, #44]	@ (800b8d4 <prvResetNextTaskUnblockTime+0x48>)
 800b8a8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b8ac:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b8ae:	e008      	b.n	800b8c2 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800b8b0:	4b07      	ldr	r3, [pc, #28]	@ (800b8d0 <prvResetNextTaskUnblockTime+0x44>)
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	68db      	ldr	r3, [r3, #12]
 800b8b6:	68db      	ldr	r3, [r3, #12]
 800b8b8:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	685b      	ldr	r3, [r3, #4]
 800b8be:	4a05      	ldr	r2, [pc, #20]	@ (800b8d4 <prvResetNextTaskUnblockTime+0x48>)
 800b8c0:	6013      	str	r3, [r2, #0]
}
 800b8c2:	bf00      	nop
 800b8c4:	370c      	adds	r7, #12
 800b8c6:	46bd      	mov	sp, r7
 800b8c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8cc:	4770      	bx	lr
 800b8ce:	bf00      	nop
 800b8d0:	200012f0 	.word	0x200012f0
 800b8d4:	20001358 	.word	0x20001358

0800b8d8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b8d8:	b480      	push	{r7}
 800b8da:	b083      	sub	sp, #12
 800b8dc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b8de:	4b0b      	ldr	r3, [pc, #44]	@ (800b90c <xTaskGetSchedulerState+0x34>)
 800b8e0:	681b      	ldr	r3, [r3, #0]
 800b8e2:	2b00      	cmp	r3, #0
 800b8e4:	d102      	bne.n	800b8ec <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b8e6:	2301      	movs	r3, #1
 800b8e8:	607b      	str	r3, [r7, #4]
 800b8ea:	e008      	b.n	800b8fe <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b8ec:	4b08      	ldr	r3, [pc, #32]	@ (800b910 <xTaskGetSchedulerState+0x38>)
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d102      	bne.n	800b8fa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b8f4:	2302      	movs	r3, #2
 800b8f6:	607b      	str	r3, [r7, #4]
 800b8f8:	e001      	b.n	800b8fe <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b8fa:	2300      	movs	r3, #0
 800b8fc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b8fe:	687b      	ldr	r3, [r7, #4]
	}
 800b900:	4618      	mov	r0, r3
 800b902:	370c      	adds	r7, #12
 800b904:	46bd      	mov	sp, r7
 800b906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b90a:	4770      	bx	lr
 800b90c:	20001344 	.word	0x20001344
 800b910:	20001360 	.word	0x20001360

0800b914 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b914:	b580      	push	{r7, lr}
 800b916:	b086      	sub	sp, #24
 800b918:	af00      	add	r7, sp, #0
 800b91a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b920:	2300      	movs	r3, #0
 800b922:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	2b00      	cmp	r3, #0
 800b928:	d058      	beq.n	800b9dc <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b92a:	4b2f      	ldr	r3, [pc, #188]	@ (800b9e8 <xTaskPriorityDisinherit+0xd4>)
 800b92c:	681b      	ldr	r3, [r3, #0]
 800b92e:	693a      	ldr	r2, [r7, #16]
 800b930:	429a      	cmp	r2, r3
 800b932:	d00b      	beq.n	800b94c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800b934:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b938:	f383 8811 	msr	BASEPRI, r3
 800b93c:	f3bf 8f6f 	isb	sy
 800b940:	f3bf 8f4f 	dsb	sy
 800b944:	60fb      	str	r3, [r7, #12]
}
 800b946:	bf00      	nop
 800b948:	bf00      	nop
 800b94a:	e7fd      	b.n	800b948 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b94c:	693b      	ldr	r3, [r7, #16]
 800b94e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b950:	2b00      	cmp	r3, #0
 800b952:	d10b      	bne.n	800b96c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800b954:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b958:	f383 8811 	msr	BASEPRI, r3
 800b95c:	f3bf 8f6f 	isb	sy
 800b960:	f3bf 8f4f 	dsb	sy
 800b964:	60bb      	str	r3, [r7, #8]
}
 800b966:	bf00      	nop
 800b968:	bf00      	nop
 800b96a:	e7fd      	b.n	800b968 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800b96c:	693b      	ldr	r3, [r7, #16]
 800b96e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b970:	1e5a      	subs	r2, r3, #1
 800b972:	693b      	ldr	r3, [r7, #16]
 800b974:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b976:	693b      	ldr	r3, [r7, #16]
 800b978:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b97a:	693b      	ldr	r3, [r7, #16]
 800b97c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b97e:	429a      	cmp	r2, r3
 800b980:	d02c      	beq.n	800b9dc <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b982:	693b      	ldr	r3, [r7, #16]
 800b984:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b986:	2b00      	cmp	r3, #0
 800b988:	d128      	bne.n	800b9dc <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b98a:	693b      	ldr	r3, [r7, #16]
 800b98c:	3304      	adds	r3, #4
 800b98e:	4618      	mov	r0, r3
 800b990:	f7fe fb14 	bl	8009fbc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b994:	693b      	ldr	r3, [r7, #16]
 800b996:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b998:	693b      	ldr	r3, [r7, #16]
 800b99a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b99c:	693b      	ldr	r3, [r7, #16]
 800b99e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9a0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b9a4:	693b      	ldr	r3, [r7, #16]
 800b9a6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b9a8:	693b      	ldr	r3, [r7, #16]
 800b9aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b9ac:	4b0f      	ldr	r3, [pc, #60]	@ (800b9ec <xTaskPriorityDisinherit+0xd8>)
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	429a      	cmp	r2, r3
 800b9b2:	d903      	bls.n	800b9bc <xTaskPriorityDisinherit+0xa8>
 800b9b4:	693b      	ldr	r3, [r7, #16]
 800b9b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9b8:	4a0c      	ldr	r2, [pc, #48]	@ (800b9ec <xTaskPriorityDisinherit+0xd8>)
 800b9ba:	6013      	str	r3, [r2, #0]
 800b9bc:	693b      	ldr	r3, [r7, #16]
 800b9be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b9c0:	4613      	mov	r3, r2
 800b9c2:	009b      	lsls	r3, r3, #2
 800b9c4:	4413      	add	r3, r2
 800b9c6:	009b      	lsls	r3, r3, #2
 800b9c8:	4a09      	ldr	r2, [pc, #36]	@ (800b9f0 <xTaskPriorityDisinherit+0xdc>)
 800b9ca:	441a      	add	r2, r3
 800b9cc:	693b      	ldr	r3, [r7, #16]
 800b9ce:	3304      	adds	r3, #4
 800b9d0:	4619      	mov	r1, r3
 800b9d2:	4610      	mov	r0, r2
 800b9d4:	f7fe fa95 	bl	8009f02 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b9d8:	2301      	movs	r3, #1
 800b9da:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b9dc:	697b      	ldr	r3, [r7, #20]
	}
 800b9de:	4618      	mov	r0, r3
 800b9e0:	3718      	adds	r7, #24
 800b9e2:	46bd      	mov	sp, r7
 800b9e4:	bd80      	pop	{r7, pc}
 800b9e6:	bf00      	nop
 800b9e8:	20000e64 	.word	0x20000e64
 800b9ec:	20001340 	.word	0x20001340
 800b9f0:	20000e68 	.word	0x20000e68

0800b9f4 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b9f4:	b580      	push	{r7, lr}
 800b9f6:	b084      	sub	sp, #16
 800b9f8:	af00      	add	r7, sp, #0
 800b9fa:	6078      	str	r0, [r7, #4]
 800b9fc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b9fe:	4b21      	ldr	r3, [pc, #132]	@ (800ba84 <prvAddCurrentTaskToDelayedList+0x90>)
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ba04:	4b20      	ldr	r3, [pc, #128]	@ (800ba88 <prvAddCurrentTaskToDelayedList+0x94>)
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	3304      	adds	r3, #4
 800ba0a:	4618      	mov	r0, r3
 800ba0c:	f7fe fad6 	bl	8009fbc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ba16:	d10a      	bne.n	800ba2e <prvAddCurrentTaskToDelayedList+0x3a>
 800ba18:	683b      	ldr	r3, [r7, #0]
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	d007      	beq.n	800ba2e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ba1e:	4b1a      	ldr	r3, [pc, #104]	@ (800ba88 <prvAddCurrentTaskToDelayedList+0x94>)
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	3304      	adds	r3, #4
 800ba24:	4619      	mov	r1, r3
 800ba26:	4819      	ldr	r0, [pc, #100]	@ (800ba8c <prvAddCurrentTaskToDelayedList+0x98>)
 800ba28:	f7fe fa6b 	bl	8009f02 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ba2c:	e026      	b.n	800ba7c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ba2e:	68fa      	ldr	r2, [r7, #12]
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	4413      	add	r3, r2
 800ba34:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ba36:	4b14      	ldr	r3, [pc, #80]	@ (800ba88 <prvAddCurrentTaskToDelayedList+0x94>)
 800ba38:	681b      	ldr	r3, [r3, #0]
 800ba3a:	68ba      	ldr	r2, [r7, #8]
 800ba3c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ba3e:	68ba      	ldr	r2, [r7, #8]
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	429a      	cmp	r2, r3
 800ba44:	d209      	bcs.n	800ba5a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ba46:	4b12      	ldr	r3, [pc, #72]	@ (800ba90 <prvAddCurrentTaskToDelayedList+0x9c>)
 800ba48:	681a      	ldr	r2, [r3, #0]
 800ba4a:	4b0f      	ldr	r3, [pc, #60]	@ (800ba88 <prvAddCurrentTaskToDelayedList+0x94>)
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	3304      	adds	r3, #4
 800ba50:	4619      	mov	r1, r3
 800ba52:	4610      	mov	r0, r2
 800ba54:	f7fe fa79 	bl	8009f4a <vListInsert>
}
 800ba58:	e010      	b.n	800ba7c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ba5a:	4b0e      	ldr	r3, [pc, #56]	@ (800ba94 <prvAddCurrentTaskToDelayedList+0xa0>)
 800ba5c:	681a      	ldr	r2, [r3, #0]
 800ba5e:	4b0a      	ldr	r3, [pc, #40]	@ (800ba88 <prvAddCurrentTaskToDelayedList+0x94>)
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	3304      	adds	r3, #4
 800ba64:	4619      	mov	r1, r3
 800ba66:	4610      	mov	r0, r2
 800ba68:	f7fe fa6f 	bl	8009f4a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ba6c:	4b0a      	ldr	r3, [pc, #40]	@ (800ba98 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	68ba      	ldr	r2, [r7, #8]
 800ba72:	429a      	cmp	r2, r3
 800ba74:	d202      	bcs.n	800ba7c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800ba76:	4a08      	ldr	r2, [pc, #32]	@ (800ba98 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ba78:	68bb      	ldr	r3, [r7, #8]
 800ba7a:	6013      	str	r3, [r2, #0]
}
 800ba7c:	bf00      	nop
 800ba7e:	3710      	adds	r7, #16
 800ba80:	46bd      	mov	sp, r7
 800ba82:	bd80      	pop	{r7, pc}
 800ba84:	2000133c 	.word	0x2000133c
 800ba88:	20000e64 	.word	0x20000e64
 800ba8c:	20001324 	.word	0x20001324
 800ba90:	200012f4 	.word	0x200012f4
 800ba94:	200012f0 	.word	0x200012f0
 800ba98:	20001358 	.word	0x20001358

0800ba9c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800ba9c:	b580      	push	{r7, lr}
 800ba9e:	b08a      	sub	sp, #40	@ 0x28
 800baa0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800baa2:	2300      	movs	r3, #0
 800baa4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800baa6:	f000 fad9 	bl	800c05c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800baaa:	4b1d      	ldr	r3, [pc, #116]	@ (800bb20 <xTimerCreateTimerTask+0x84>)
 800baac:	681b      	ldr	r3, [r3, #0]
 800baae:	2b00      	cmp	r3, #0
 800bab0:	d021      	beq.n	800baf6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800bab2:	2300      	movs	r3, #0
 800bab4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800bab6:	2300      	movs	r3, #0
 800bab8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800baba:	1d3a      	adds	r2, r7, #4
 800babc:	f107 0108 	add.w	r1, r7, #8
 800bac0:	f107 030c 	add.w	r3, r7, #12
 800bac4:	4618      	mov	r0, r3
 800bac6:	f7fe f9d5 	bl	8009e74 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800baca:	6879      	ldr	r1, [r7, #4]
 800bacc:	68bb      	ldr	r3, [r7, #8]
 800bace:	68fa      	ldr	r2, [r7, #12]
 800bad0:	9202      	str	r2, [sp, #8]
 800bad2:	9301      	str	r3, [sp, #4]
 800bad4:	2302      	movs	r3, #2
 800bad6:	9300      	str	r3, [sp, #0]
 800bad8:	2300      	movs	r3, #0
 800bada:	460a      	mov	r2, r1
 800badc:	4911      	ldr	r1, [pc, #68]	@ (800bb24 <xTimerCreateTimerTask+0x88>)
 800bade:	4812      	ldr	r0, [pc, #72]	@ (800bb28 <xTimerCreateTimerTask+0x8c>)
 800bae0:	f7fe ff8e 	bl	800aa00 <xTaskCreateStatic>
 800bae4:	4603      	mov	r3, r0
 800bae6:	4a11      	ldr	r2, [pc, #68]	@ (800bb2c <xTimerCreateTimerTask+0x90>)
 800bae8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800baea:	4b10      	ldr	r3, [pc, #64]	@ (800bb2c <xTimerCreateTimerTask+0x90>)
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	2b00      	cmp	r3, #0
 800baf0:	d001      	beq.n	800baf6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800baf2:	2301      	movs	r3, #1
 800baf4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800baf6:	697b      	ldr	r3, [r7, #20]
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d10b      	bne.n	800bb14 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800bafc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb00:	f383 8811 	msr	BASEPRI, r3
 800bb04:	f3bf 8f6f 	isb	sy
 800bb08:	f3bf 8f4f 	dsb	sy
 800bb0c:	613b      	str	r3, [r7, #16]
}
 800bb0e:	bf00      	nop
 800bb10:	bf00      	nop
 800bb12:	e7fd      	b.n	800bb10 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800bb14:	697b      	ldr	r3, [r7, #20]
}
 800bb16:	4618      	mov	r0, r3
 800bb18:	3718      	adds	r7, #24
 800bb1a:	46bd      	mov	sp, r7
 800bb1c:	bd80      	pop	{r7, pc}
 800bb1e:	bf00      	nop
 800bb20:	20001394 	.word	0x20001394
 800bb24:	080120d0 	.word	0x080120d0
 800bb28:	0800bc51 	.word	0x0800bc51
 800bb2c:	20001398 	.word	0x20001398

0800bb30 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800bb30:	b580      	push	{r7, lr}
 800bb32:	b08a      	sub	sp, #40	@ 0x28
 800bb34:	af00      	add	r7, sp, #0
 800bb36:	60f8      	str	r0, [r7, #12]
 800bb38:	60b9      	str	r1, [r7, #8]
 800bb3a:	607a      	str	r2, [r7, #4]
 800bb3c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800bb3e:	2300      	movs	r3, #0
 800bb40:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800bb42:	68fb      	ldr	r3, [r7, #12]
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	d10b      	bne.n	800bb60 <xTimerGenericCommand+0x30>
	__asm volatile
 800bb48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb4c:	f383 8811 	msr	BASEPRI, r3
 800bb50:	f3bf 8f6f 	isb	sy
 800bb54:	f3bf 8f4f 	dsb	sy
 800bb58:	623b      	str	r3, [r7, #32]
}
 800bb5a:	bf00      	nop
 800bb5c:	bf00      	nop
 800bb5e:	e7fd      	b.n	800bb5c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800bb60:	4b19      	ldr	r3, [pc, #100]	@ (800bbc8 <xTimerGenericCommand+0x98>)
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d02a      	beq.n	800bbbe <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800bb68:	68bb      	ldr	r3, [r7, #8]
 800bb6a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 800bb70:	68fb      	ldr	r3, [r7, #12]
 800bb72:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800bb74:	68bb      	ldr	r3, [r7, #8]
 800bb76:	2b05      	cmp	r3, #5
 800bb78:	dc18      	bgt.n	800bbac <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800bb7a:	f7ff fead 	bl	800b8d8 <xTaskGetSchedulerState>
 800bb7e:	4603      	mov	r3, r0
 800bb80:	2b02      	cmp	r3, #2
 800bb82:	d109      	bne.n	800bb98 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800bb84:	4b10      	ldr	r3, [pc, #64]	@ (800bbc8 <xTimerGenericCommand+0x98>)
 800bb86:	6818      	ldr	r0, [r3, #0]
 800bb88:	f107 0110 	add.w	r1, r7, #16
 800bb8c:	2300      	movs	r3, #0
 800bb8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bb90:	f7fe fb48 	bl	800a224 <xQueueGenericSend>
 800bb94:	6278      	str	r0, [r7, #36]	@ 0x24
 800bb96:	e012      	b.n	800bbbe <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800bb98:	4b0b      	ldr	r3, [pc, #44]	@ (800bbc8 <xTimerGenericCommand+0x98>)
 800bb9a:	6818      	ldr	r0, [r3, #0]
 800bb9c:	f107 0110 	add.w	r1, r7, #16
 800bba0:	2300      	movs	r3, #0
 800bba2:	2200      	movs	r2, #0
 800bba4:	f7fe fb3e 	bl	800a224 <xQueueGenericSend>
 800bba8:	6278      	str	r0, [r7, #36]	@ 0x24
 800bbaa:	e008      	b.n	800bbbe <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800bbac:	4b06      	ldr	r3, [pc, #24]	@ (800bbc8 <xTimerGenericCommand+0x98>)
 800bbae:	6818      	ldr	r0, [r3, #0]
 800bbb0:	f107 0110 	add.w	r1, r7, #16
 800bbb4:	2300      	movs	r3, #0
 800bbb6:	683a      	ldr	r2, [r7, #0]
 800bbb8:	f7fe fc36 	bl	800a428 <xQueueGenericSendFromISR>
 800bbbc:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800bbbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800bbc0:	4618      	mov	r0, r3
 800bbc2:	3728      	adds	r7, #40	@ 0x28
 800bbc4:	46bd      	mov	sp, r7
 800bbc6:	bd80      	pop	{r7, pc}
 800bbc8:	20001394 	.word	0x20001394

0800bbcc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800bbcc:	b580      	push	{r7, lr}
 800bbce:	b088      	sub	sp, #32
 800bbd0:	af02      	add	r7, sp, #8
 800bbd2:	6078      	str	r0, [r7, #4]
 800bbd4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bbd6:	4b1d      	ldr	r3, [pc, #116]	@ (800bc4c <prvProcessExpiredTimer+0x80>)
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	68db      	ldr	r3, [r3, #12]
 800bbdc:	68db      	ldr	r3, [r3, #12]
 800bbde:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bbe0:	697b      	ldr	r3, [r7, #20]
 800bbe2:	3304      	adds	r3, #4
 800bbe4:	4618      	mov	r0, r3
 800bbe6:	f7fe f9e9 	bl	8009fbc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800bbea:	697b      	ldr	r3, [r7, #20]
 800bbec:	69db      	ldr	r3, [r3, #28]
 800bbee:	2b01      	cmp	r3, #1
 800bbf0:	d123      	bne.n	800bc3a <prvProcessExpiredTimer+0x6e>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800bbf2:	697b      	ldr	r3, [r7, #20]
 800bbf4:	699a      	ldr	r2, [r3, #24]
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	18d1      	adds	r1, r2, r3
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	683a      	ldr	r2, [r7, #0]
 800bbfe:	6978      	ldr	r0, [r7, #20]
 800bc00:	f000 f8cc 	bl	800bd9c <prvInsertTimerInActiveList>
 800bc04:	4603      	mov	r3, r0
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d017      	beq.n	800bc3a <prvProcessExpiredTimer+0x6e>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bc0a:	2300      	movs	r3, #0
 800bc0c:	9300      	str	r3, [sp, #0]
 800bc0e:	2300      	movs	r3, #0
 800bc10:	687a      	ldr	r2, [r7, #4]
 800bc12:	2100      	movs	r1, #0
 800bc14:	6978      	ldr	r0, [r7, #20]
 800bc16:	f7ff ff8b 	bl	800bb30 <xTimerGenericCommand>
 800bc1a:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800bc1c:	693b      	ldr	r3, [r7, #16]
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	d10b      	bne.n	800bc3a <prvProcessExpiredTimer+0x6e>
	__asm volatile
 800bc22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc26:	f383 8811 	msr	BASEPRI, r3
 800bc2a:	f3bf 8f6f 	isb	sy
 800bc2e:	f3bf 8f4f 	dsb	sy
 800bc32:	60fb      	str	r3, [r7, #12]
}
 800bc34:	bf00      	nop
 800bc36:	bf00      	nop
 800bc38:	e7fd      	b.n	800bc36 <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bc3a:	697b      	ldr	r3, [r7, #20]
 800bc3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bc3e:	6978      	ldr	r0, [r7, #20]
 800bc40:	4798      	blx	r3
}
 800bc42:	bf00      	nop
 800bc44:	3718      	adds	r7, #24
 800bc46:	46bd      	mov	sp, r7
 800bc48:	bd80      	pop	{r7, pc}
 800bc4a:	bf00      	nop
 800bc4c:	2000138c 	.word	0x2000138c

0800bc50 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 800bc50:	b580      	push	{r7, lr}
 800bc52:	b084      	sub	sp, #16
 800bc54:	af00      	add	r7, sp, #0
 800bc56:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bc58:	f107 0308 	add.w	r3, r7, #8
 800bc5c:	4618      	mov	r0, r3
 800bc5e:	f000 f859 	bl	800bd14 <prvGetNextExpireTime>
 800bc62:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800bc64:	68bb      	ldr	r3, [r7, #8]
 800bc66:	4619      	mov	r1, r3
 800bc68:	68f8      	ldr	r0, [r7, #12]
 800bc6a:	f000 f805 	bl	800bc78 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800bc6e:	f000 f8d7 	bl	800be20 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bc72:	bf00      	nop
 800bc74:	e7f0      	b.n	800bc58 <prvTimerTask+0x8>
	...

0800bc78 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800bc78:	b580      	push	{r7, lr}
 800bc7a:	b084      	sub	sp, #16
 800bc7c:	af00      	add	r7, sp, #0
 800bc7e:	6078      	str	r0, [r7, #4]
 800bc80:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800bc82:	f7ff fa29 	bl	800b0d8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bc86:	f107 0308 	add.w	r3, r7, #8
 800bc8a:	4618      	mov	r0, r3
 800bc8c:	f000 f866 	bl	800bd5c <prvSampleTimeNow>
 800bc90:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800bc92:	68bb      	ldr	r3, [r7, #8]
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	d130      	bne.n	800bcfa <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800bc98:	683b      	ldr	r3, [r7, #0]
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d10a      	bne.n	800bcb4 <prvProcessTimerOrBlockTask+0x3c>
 800bc9e:	687a      	ldr	r2, [r7, #4]
 800bca0:	68fb      	ldr	r3, [r7, #12]
 800bca2:	429a      	cmp	r2, r3
 800bca4:	d806      	bhi.n	800bcb4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800bca6:	f7ff fa25 	bl	800b0f4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800bcaa:	68f9      	ldr	r1, [r7, #12]
 800bcac:	6878      	ldr	r0, [r7, #4]
 800bcae:	f7ff ff8d 	bl	800bbcc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800bcb2:	e024      	b.n	800bcfe <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800bcb4:	683b      	ldr	r3, [r7, #0]
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	d008      	beq.n	800bccc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800bcba:	4b13      	ldr	r3, [pc, #76]	@ (800bd08 <prvProcessTimerOrBlockTask+0x90>)
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	681b      	ldr	r3, [r3, #0]
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	bf0c      	ite	eq
 800bcc4:	2301      	moveq	r3, #1
 800bcc6:	2300      	movne	r3, #0
 800bcc8:	b2db      	uxtb	r3, r3
 800bcca:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800bccc:	4b0f      	ldr	r3, [pc, #60]	@ (800bd0c <prvProcessTimerOrBlockTask+0x94>)
 800bcce:	6818      	ldr	r0, [r3, #0]
 800bcd0:	687a      	ldr	r2, [r7, #4]
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	1ad3      	subs	r3, r2, r3
 800bcd6:	683a      	ldr	r2, [r7, #0]
 800bcd8:	4619      	mov	r1, r3
 800bcda:	f7fe fe5d 	bl	800a998 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800bcde:	f7ff fa09 	bl	800b0f4 <xTaskResumeAll>
 800bce2:	4603      	mov	r3, r0
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	d10a      	bne.n	800bcfe <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800bce8:	4b09      	ldr	r3, [pc, #36]	@ (800bd10 <prvProcessTimerOrBlockTask+0x98>)
 800bcea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bcee:	601a      	str	r2, [r3, #0]
 800bcf0:	f3bf 8f4f 	dsb	sy
 800bcf4:	f3bf 8f6f 	isb	sy
}
 800bcf8:	e001      	b.n	800bcfe <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800bcfa:	f7ff f9fb 	bl	800b0f4 <xTaskResumeAll>
}
 800bcfe:	bf00      	nop
 800bd00:	3710      	adds	r7, #16
 800bd02:	46bd      	mov	sp, r7
 800bd04:	bd80      	pop	{r7, pc}
 800bd06:	bf00      	nop
 800bd08:	20001390 	.word	0x20001390
 800bd0c:	20001394 	.word	0x20001394
 800bd10:	e000ed04 	.word	0xe000ed04

0800bd14 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800bd14:	b480      	push	{r7}
 800bd16:	b085      	sub	sp, #20
 800bd18:	af00      	add	r7, sp, #0
 800bd1a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800bd1c:	4b0e      	ldr	r3, [pc, #56]	@ (800bd58 <prvGetNextExpireTime+0x44>)
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	bf0c      	ite	eq
 800bd26:	2301      	moveq	r3, #1
 800bd28:	2300      	movne	r3, #0
 800bd2a:	b2db      	uxtb	r3, r3
 800bd2c:	461a      	mov	r2, r3
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d105      	bne.n	800bd46 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bd3a:	4b07      	ldr	r3, [pc, #28]	@ (800bd58 <prvGetNextExpireTime+0x44>)
 800bd3c:	681b      	ldr	r3, [r3, #0]
 800bd3e:	68db      	ldr	r3, [r3, #12]
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	60fb      	str	r3, [r7, #12]
 800bd44:	e001      	b.n	800bd4a <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800bd46:	2300      	movs	r3, #0
 800bd48:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800bd4a:	68fb      	ldr	r3, [r7, #12]
}
 800bd4c:	4618      	mov	r0, r3
 800bd4e:	3714      	adds	r7, #20
 800bd50:	46bd      	mov	sp, r7
 800bd52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd56:	4770      	bx	lr
 800bd58:	2000138c 	.word	0x2000138c

0800bd5c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800bd5c:	b580      	push	{r7, lr}
 800bd5e:	b084      	sub	sp, #16
 800bd60:	af00      	add	r7, sp, #0
 800bd62:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800bd64:	f7ff fa64 	bl	800b230 <xTaskGetTickCount>
 800bd68:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800bd6a:	4b0b      	ldr	r3, [pc, #44]	@ (800bd98 <prvSampleTimeNow+0x3c>)
 800bd6c:	681b      	ldr	r3, [r3, #0]
 800bd6e:	68fa      	ldr	r2, [r7, #12]
 800bd70:	429a      	cmp	r2, r3
 800bd72:	d205      	bcs.n	800bd80 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800bd74:	f000 f910 	bl	800bf98 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	2201      	movs	r2, #1
 800bd7c:	601a      	str	r2, [r3, #0]
 800bd7e:	e002      	b.n	800bd86 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	2200      	movs	r2, #0
 800bd84:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800bd86:	4a04      	ldr	r2, [pc, #16]	@ (800bd98 <prvSampleTimeNow+0x3c>)
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800bd8c:	68fb      	ldr	r3, [r7, #12]
}
 800bd8e:	4618      	mov	r0, r3
 800bd90:	3710      	adds	r7, #16
 800bd92:	46bd      	mov	sp, r7
 800bd94:	bd80      	pop	{r7, pc}
 800bd96:	bf00      	nop
 800bd98:	2000139c 	.word	0x2000139c

0800bd9c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800bd9c:	b580      	push	{r7, lr}
 800bd9e:	b086      	sub	sp, #24
 800bda0:	af00      	add	r7, sp, #0
 800bda2:	60f8      	str	r0, [r7, #12]
 800bda4:	60b9      	str	r1, [r7, #8]
 800bda6:	607a      	str	r2, [r7, #4]
 800bda8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800bdaa:	2300      	movs	r3, #0
 800bdac:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800bdae:	68fb      	ldr	r3, [r7, #12]
 800bdb0:	68ba      	ldr	r2, [r7, #8]
 800bdb2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bdb4:	68fb      	ldr	r3, [r7, #12]
 800bdb6:	68fa      	ldr	r2, [r7, #12]
 800bdb8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800bdba:	68ba      	ldr	r2, [r7, #8]
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	429a      	cmp	r2, r3
 800bdc0:	d812      	bhi.n	800bde8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bdc2:	687a      	ldr	r2, [r7, #4]
 800bdc4:	683b      	ldr	r3, [r7, #0]
 800bdc6:	1ad2      	subs	r2, r2, r3
 800bdc8:	68fb      	ldr	r3, [r7, #12]
 800bdca:	699b      	ldr	r3, [r3, #24]
 800bdcc:	429a      	cmp	r2, r3
 800bdce:	d302      	bcc.n	800bdd6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800bdd0:	2301      	movs	r3, #1
 800bdd2:	617b      	str	r3, [r7, #20]
 800bdd4:	e01b      	b.n	800be0e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800bdd6:	4b10      	ldr	r3, [pc, #64]	@ (800be18 <prvInsertTimerInActiveList+0x7c>)
 800bdd8:	681a      	ldr	r2, [r3, #0]
 800bdda:	68fb      	ldr	r3, [r7, #12]
 800bddc:	3304      	adds	r3, #4
 800bdde:	4619      	mov	r1, r3
 800bde0:	4610      	mov	r0, r2
 800bde2:	f7fe f8b2 	bl	8009f4a <vListInsert>
 800bde6:	e012      	b.n	800be0e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800bde8:	687a      	ldr	r2, [r7, #4]
 800bdea:	683b      	ldr	r3, [r7, #0]
 800bdec:	429a      	cmp	r2, r3
 800bdee:	d206      	bcs.n	800bdfe <prvInsertTimerInActiveList+0x62>
 800bdf0:	68ba      	ldr	r2, [r7, #8]
 800bdf2:	683b      	ldr	r3, [r7, #0]
 800bdf4:	429a      	cmp	r2, r3
 800bdf6:	d302      	bcc.n	800bdfe <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800bdf8:	2301      	movs	r3, #1
 800bdfa:	617b      	str	r3, [r7, #20]
 800bdfc:	e007      	b.n	800be0e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bdfe:	4b07      	ldr	r3, [pc, #28]	@ (800be1c <prvInsertTimerInActiveList+0x80>)
 800be00:	681a      	ldr	r2, [r3, #0]
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	3304      	adds	r3, #4
 800be06:	4619      	mov	r1, r3
 800be08:	4610      	mov	r0, r2
 800be0a:	f7fe f89e 	bl	8009f4a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800be0e:	697b      	ldr	r3, [r7, #20]
}
 800be10:	4618      	mov	r0, r3
 800be12:	3718      	adds	r7, #24
 800be14:	46bd      	mov	sp, r7
 800be16:	bd80      	pop	{r7, pc}
 800be18:	20001390 	.word	0x20001390
 800be1c:	2000138c 	.word	0x2000138c

0800be20 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800be20:	b580      	push	{r7, lr}
 800be22:	b08e      	sub	sp, #56	@ 0x38
 800be24:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800be26:	e0a5      	b.n	800bf74 <prvProcessReceivedCommands+0x154>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	da19      	bge.n	800be62 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800be2e:	1d3b      	adds	r3, r7, #4
 800be30:	3304      	adds	r3, #4
 800be32:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800be34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be36:	2b00      	cmp	r3, #0
 800be38:	d10b      	bne.n	800be52 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800be3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be3e:	f383 8811 	msr	BASEPRI, r3
 800be42:	f3bf 8f6f 	isb	sy
 800be46:	f3bf 8f4f 	dsb	sy
 800be4a:	61fb      	str	r3, [r7, #28]
}
 800be4c:	bf00      	nop
 800be4e:	bf00      	nop
 800be50:	e7fd      	b.n	800be4e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800be52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800be58:	6850      	ldr	r0, [r2, #4]
 800be5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800be5c:	6892      	ldr	r2, [r2, #8]
 800be5e:	4611      	mov	r1, r2
 800be60:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	2b00      	cmp	r3, #0
 800be66:	f2c0 8085 	blt.w	800bf74 <prvProcessReceivedCommands+0x154>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800be6a:	68fb      	ldr	r3, [r7, #12]
 800be6c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800be6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be70:	695b      	ldr	r3, [r3, #20]
 800be72:	2b00      	cmp	r3, #0
 800be74:	d004      	beq.n	800be80 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800be76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be78:	3304      	adds	r3, #4
 800be7a:	4618      	mov	r0, r3
 800be7c:	f7fe f89e 	bl	8009fbc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800be80:	463b      	mov	r3, r7
 800be82:	4618      	mov	r0, r3
 800be84:	f7ff ff6a 	bl	800bd5c <prvSampleTimeNow>
 800be88:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	2b09      	cmp	r3, #9
 800be8e:	d86c      	bhi.n	800bf6a <prvProcessReceivedCommands+0x14a>
 800be90:	a201      	add	r2, pc, #4	@ (adr r2, 800be98 <prvProcessReceivedCommands+0x78>)
 800be92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be96:	bf00      	nop
 800be98:	0800bec1 	.word	0x0800bec1
 800be9c:	0800bec1 	.word	0x0800bec1
 800bea0:	0800bec1 	.word	0x0800bec1
 800bea4:	0800bf6b 	.word	0x0800bf6b
 800bea8:	0800bf1f 	.word	0x0800bf1f
 800beac:	0800bf59 	.word	0x0800bf59
 800beb0:	0800bec1 	.word	0x0800bec1
 800beb4:	0800bec1 	.word	0x0800bec1
 800beb8:	0800bf6b 	.word	0x0800bf6b
 800bebc:	0800bf1f 	.word	0x0800bf1f
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800bec0:	68ba      	ldr	r2, [r7, #8]
 800bec2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bec4:	699b      	ldr	r3, [r3, #24]
 800bec6:	18d1      	adds	r1, r2, r3
 800bec8:	68bb      	ldr	r3, [r7, #8]
 800beca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800becc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bece:	f7ff ff65 	bl	800bd9c <prvInsertTimerInActiveList>
 800bed2:	4603      	mov	r3, r0
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	d04a      	beq.n	800bf6e <prvProcessReceivedCommands+0x14e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bed8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800beda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bedc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bede:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800bee0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bee2:	69db      	ldr	r3, [r3, #28]
 800bee4:	2b01      	cmp	r3, #1
 800bee6:	d142      	bne.n	800bf6e <prvProcessReceivedCommands+0x14e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800bee8:	68ba      	ldr	r2, [r7, #8]
 800beea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800beec:	699b      	ldr	r3, [r3, #24]
 800beee:	441a      	add	r2, r3
 800bef0:	2300      	movs	r3, #0
 800bef2:	9300      	str	r3, [sp, #0]
 800bef4:	2300      	movs	r3, #0
 800bef6:	2100      	movs	r1, #0
 800bef8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800befa:	f7ff fe19 	bl	800bb30 <xTimerGenericCommand>
 800befe:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800bf00:	6a3b      	ldr	r3, [r7, #32]
 800bf02:	2b00      	cmp	r3, #0
 800bf04:	d133      	bne.n	800bf6e <prvProcessReceivedCommands+0x14e>
	__asm volatile
 800bf06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf0a:	f383 8811 	msr	BASEPRI, r3
 800bf0e:	f3bf 8f6f 	isb	sy
 800bf12:	f3bf 8f4f 	dsb	sy
 800bf16:	61bb      	str	r3, [r7, #24]
}
 800bf18:	bf00      	nop
 800bf1a:	bf00      	nop
 800bf1c:	e7fd      	b.n	800bf1a <prvProcessReceivedCommands+0xfa>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800bf1e:	68ba      	ldr	r2, [r7, #8]
 800bf20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf22:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800bf24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf26:	699b      	ldr	r3, [r3, #24]
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	d10b      	bne.n	800bf44 <prvProcessReceivedCommands+0x124>
	__asm volatile
 800bf2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf30:	f383 8811 	msr	BASEPRI, r3
 800bf34:	f3bf 8f6f 	isb	sy
 800bf38:	f3bf 8f4f 	dsb	sy
 800bf3c:	617b      	str	r3, [r7, #20]
}
 800bf3e:	bf00      	nop
 800bf40:	bf00      	nop
 800bf42:	e7fd      	b.n	800bf40 <prvProcessReceivedCommands+0x120>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800bf44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf46:	699a      	ldr	r2, [r3, #24]
 800bf48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf4a:	18d1      	adds	r1, r2, r3
 800bf4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bf50:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bf52:	f7ff ff23 	bl	800bd9c <prvInsertTimerInActiveList>
					break;
 800bf56:	e00d      	b.n	800bf74 <prvProcessReceivedCommands+0x154>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800bf58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf5a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d107      	bne.n	800bf72 <prvProcessReceivedCommands+0x152>
						{
							vPortFree( pxTimer );
 800bf62:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bf64:	f000 fbd2 	bl	800c70c <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800bf68:	e003      	b.n	800bf72 <prvProcessReceivedCommands+0x152>

				default	:
					/* Don't expect to get here. */
					break;
 800bf6a:	bf00      	nop
 800bf6c:	e002      	b.n	800bf74 <prvProcessReceivedCommands+0x154>
					break;
 800bf6e:	bf00      	nop
 800bf70:	e000      	b.n	800bf74 <prvProcessReceivedCommands+0x154>
					break;
 800bf72:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bf74:	4b07      	ldr	r3, [pc, #28]	@ (800bf94 <prvProcessReceivedCommands+0x174>)
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	1d39      	adds	r1, r7, #4
 800bf7a:	2200      	movs	r2, #0
 800bf7c:	4618      	mov	r0, r3
 800bf7e:	f7fe faef 	bl	800a560 <xQueueReceive>
 800bf82:	4603      	mov	r3, r0
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	f47f af4f 	bne.w	800be28 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800bf8a:	bf00      	nop
 800bf8c:	bf00      	nop
 800bf8e:	3730      	adds	r7, #48	@ 0x30
 800bf90:	46bd      	mov	sp, r7
 800bf92:	bd80      	pop	{r7, pc}
 800bf94:	20001394 	.word	0x20001394

0800bf98 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800bf98:	b580      	push	{r7, lr}
 800bf9a:	b088      	sub	sp, #32
 800bf9c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bf9e:	e046      	b.n	800c02e <prvSwitchTimerLists+0x96>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bfa0:	4b2c      	ldr	r3, [pc, #176]	@ (800c054 <prvSwitchTimerLists+0xbc>)
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	68db      	ldr	r3, [r3, #12]
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bfaa:	4b2a      	ldr	r3, [pc, #168]	@ (800c054 <prvSwitchTimerLists+0xbc>)
 800bfac:	681b      	ldr	r3, [r3, #0]
 800bfae:	68db      	ldr	r3, [r3, #12]
 800bfb0:	68db      	ldr	r3, [r3, #12]
 800bfb2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	3304      	adds	r3, #4
 800bfb8:	4618      	mov	r0, r3
 800bfba:	f7fd ffff 	bl	8009fbc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bfc2:	68f8      	ldr	r0, [r7, #12]
 800bfc4:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800bfc6:	68fb      	ldr	r3, [r7, #12]
 800bfc8:	69db      	ldr	r3, [r3, #28]
 800bfca:	2b01      	cmp	r3, #1
 800bfcc:	d12f      	bne.n	800c02e <prvSwitchTimerLists+0x96>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	699b      	ldr	r3, [r3, #24]
 800bfd2:	693a      	ldr	r2, [r7, #16]
 800bfd4:	4413      	add	r3, r2
 800bfd6:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800bfd8:	68ba      	ldr	r2, [r7, #8]
 800bfda:	693b      	ldr	r3, [r7, #16]
 800bfdc:	429a      	cmp	r2, r3
 800bfde:	d90e      	bls.n	800bffe <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800bfe0:	68fb      	ldr	r3, [r7, #12]
 800bfe2:	68ba      	ldr	r2, [r7, #8]
 800bfe4:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	68fa      	ldr	r2, [r7, #12]
 800bfea:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bfec:	4b19      	ldr	r3, [pc, #100]	@ (800c054 <prvSwitchTimerLists+0xbc>)
 800bfee:	681a      	ldr	r2, [r3, #0]
 800bff0:	68fb      	ldr	r3, [r7, #12]
 800bff2:	3304      	adds	r3, #4
 800bff4:	4619      	mov	r1, r3
 800bff6:	4610      	mov	r0, r2
 800bff8:	f7fd ffa7 	bl	8009f4a <vListInsert>
 800bffc:	e017      	b.n	800c02e <prvSwitchTimerLists+0x96>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bffe:	2300      	movs	r3, #0
 800c000:	9300      	str	r3, [sp, #0]
 800c002:	2300      	movs	r3, #0
 800c004:	693a      	ldr	r2, [r7, #16]
 800c006:	2100      	movs	r1, #0
 800c008:	68f8      	ldr	r0, [r7, #12]
 800c00a:	f7ff fd91 	bl	800bb30 <xTimerGenericCommand>
 800c00e:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	2b00      	cmp	r3, #0
 800c014:	d10b      	bne.n	800c02e <prvSwitchTimerLists+0x96>
	__asm volatile
 800c016:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c01a:	f383 8811 	msr	BASEPRI, r3
 800c01e:	f3bf 8f6f 	isb	sy
 800c022:	f3bf 8f4f 	dsb	sy
 800c026:	603b      	str	r3, [r7, #0]
}
 800c028:	bf00      	nop
 800c02a:	bf00      	nop
 800c02c:	e7fd      	b.n	800c02a <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c02e:	4b09      	ldr	r3, [pc, #36]	@ (800c054 <prvSwitchTimerLists+0xbc>)
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	681b      	ldr	r3, [r3, #0]
 800c034:	2b00      	cmp	r3, #0
 800c036:	d1b3      	bne.n	800bfa0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800c038:	4b06      	ldr	r3, [pc, #24]	@ (800c054 <prvSwitchTimerLists+0xbc>)
 800c03a:	681b      	ldr	r3, [r3, #0]
 800c03c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800c03e:	4b06      	ldr	r3, [pc, #24]	@ (800c058 <prvSwitchTimerLists+0xc0>)
 800c040:	681b      	ldr	r3, [r3, #0]
 800c042:	4a04      	ldr	r2, [pc, #16]	@ (800c054 <prvSwitchTimerLists+0xbc>)
 800c044:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800c046:	4a04      	ldr	r2, [pc, #16]	@ (800c058 <prvSwitchTimerLists+0xc0>)
 800c048:	697b      	ldr	r3, [r7, #20]
 800c04a:	6013      	str	r3, [r2, #0]
}
 800c04c:	bf00      	nop
 800c04e:	3718      	adds	r7, #24
 800c050:	46bd      	mov	sp, r7
 800c052:	bd80      	pop	{r7, pc}
 800c054:	2000138c 	.word	0x2000138c
 800c058:	20001390 	.word	0x20001390

0800c05c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800c05c:	b580      	push	{r7, lr}
 800c05e:	b082      	sub	sp, #8
 800c060:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800c062:	f000 f969 	bl	800c338 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800c066:	4b15      	ldr	r3, [pc, #84]	@ (800c0bc <prvCheckForValidListAndQueue+0x60>)
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d120      	bne.n	800c0b0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800c06e:	4814      	ldr	r0, [pc, #80]	@ (800c0c0 <prvCheckForValidListAndQueue+0x64>)
 800c070:	f7fd ff1a 	bl	8009ea8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800c074:	4813      	ldr	r0, [pc, #76]	@ (800c0c4 <prvCheckForValidListAndQueue+0x68>)
 800c076:	f7fd ff17 	bl	8009ea8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800c07a:	4b13      	ldr	r3, [pc, #76]	@ (800c0c8 <prvCheckForValidListAndQueue+0x6c>)
 800c07c:	4a10      	ldr	r2, [pc, #64]	@ (800c0c0 <prvCheckForValidListAndQueue+0x64>)
 800c07e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800c080:	4b12      	ldr	r3, [pc, #72]	@ (800c0cc <prvCheckForValidListAndQueue+0x70>)
 800c082:	4a10      	ldr	r2, [pc, #64]	@ (800c0c4 <prvCheckForValidListAndQueue+0x68>)
 800c084:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800c086:	2300      	movs	r3, #0
 800c088:	9300      	str	r3, [sp, #0]
 800c08a:	4b11      	ldr	r3, [pc, #68]	@ (800c0d0 <prvCheckForValidListAndQueue+0x74>)
 800c08c:	4a11      	ldr	r2, [pc, #68]	@ (800c0d4 <prvCheckForValidListAndQueue+0x78>)
 800c08e:	2110      	movs	r1, #16
 800c090:	200a      	movs	r0, #10
 800c092:	f7fe f827 	bl	800a0e4 <xQueueGenericCreateStatic>
 800c096:	4603      	mov	r3, r0
 800c098:	4a08      	ldr	r2, [pc, #32]	@ (800c0bc <prvCheckForValidListAndQueue+0x60>)
 800c09a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800c09c:	4b07      	ldr	r3, [pc, #28]	@ (800c0bc <prvCheckForValidListAndQueue+0x60>)
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	d005      	beq.n	800c0b0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c0a4:	4b05      	ldr	r3, [pc, #20]	@ (800c0bc <prvCheckForValidListAndQueue+0x60>)
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	490b      	ldr	r1, [pc, #44]	@ (800c0d8 <prvCheckForValidListAndQueue+0x7c>)
 800c0aa:	4618      	mov	r0, r3
 800c0ac:	f7fe fc4a 	bl	800a944 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c0b0:	f000 f974 	bl	800c39c <vPortExitCritical>
}
 800c0b4:	bf00      	nop
 800c0b6:	46bd      	mov	sp, r7
 800c0b8:	bd80      	pop	{r7, pc}
 800c0ba:	bf00      	nop
 800c0bc:	20001394 	.word	0x20001394
 800c0c0:	20001364 	.word	0x20001364
 800c0c4:	20001378 	.word	0x20001378
 800c0c8:	2000138c 	.word	0x2000138c
 800c0cc:	20001390 	.word	0x20001390
 800c0d0:	20001440 	.word	0x20001440
 800c0d4:	200013a0 	.word	0x200013a0
 800c0d8:	080120d8 	.word	0x080120d8

0800c0dc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c0dc:	b480      	push	{r7}
 800c0de:	b085      	sub	sp, #20
 800c0e0:	af00      	add	r7, sp, #0
 800c0e2:	60f8      	str	r0, [r7, #12]
 800c0e4:	60b9      	str	r1, [r7, #8]
 800c0e6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c0e8:	68fb      	ldr	r3, [r7, #12]
 800c0ea:	3b04      	subs	r3, #4
 800c0ec:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800c0f4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	3b04      	subs	r3, #4
 800c0fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c0fc:	68bb      	ldr	r3, [r7, #8]
 800c0fe:	f023 0201 	bic.w	r2, r3, #1
 800c102:	68fb      	ldr	r3, [r7, #12]
 800c104:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c106:	68fb      	ldr	r3, [r7, #12]
 800c108:	3b04      	subs	r3, #4
 800c10a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c10c:	4a0c      	ldr	r2, [pc, #48]	@ (800c140 <pxPortInitialiseStack+0x64>)
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	3b14      	subs	r3, #20
 800c116:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c118:	687a      	ldr	r2, [r7, #4]
 800c11a:	68fb      	ldr	r3, [r7, #12]
 800c11c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c11e:	68fb      	ldr	r3, [r7, #12]
 800c120:	3b04      	subs	r3, #4
 800c122:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c124:	68fb      	ldr	r3, [r7, #12]
 800c126:	f06f 0202 	mvn.w	r2, #2
 800c12a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c12c:	68fb      	ldr	r3, [r7, #12]
 800c12e:	3b20      	subs	r3, #32
 800c130:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c132:	68fb      	ldr	r3, [r7, #12]
}
 800c134:	4618      	mov	r0, r3
 800c136:	3714      	adds	r7, #20
 800c138:	46bd      	mov	sp, r7
 800c13a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c13e:	4770      	bx	lr
 800c140:	0800c145 	.word	0x0800c145

0800c144 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c144:	b480      	push	{r7}
 800c146:	b085      	sub	sp, #20
 800c148:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c14a:	2300      	movs	r3, #0
 800c14c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c14e:	4b13      	ldr	r3, [pc, #76]	@ (800c19c <prvTaskExitError+0x58>)
 800c150:	681b      	ldr	r3, [r3, #0]
 800c152:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c156:	d00b      	beq.n	800c170 <prvTaskExitError+0x2c>
	__asm volatile
 800c158:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c15c:	f383 8811 	msr	BASEPRI, r3
 800c160:	f3bf 8f6f 	isb	sy
 800c164:	f3bf 8f4f 	dsb	sy
 800c168:	60fb      	str	r3, [r7, #12]
}
 800c16a:	bf00      	nop
 800c16c:	bf00      	nop
 800c16e:	e7fd      	b.n	800c16c <prvTaskExitError+0x28>
	__asm volatile
 800c170:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c174:	f383 8811 	msr	BASEPRI, r3
 800c178:	f3bf 8f6f 	isb	sy
 800c17c:	f3bf 8f4f 	dsb	sy
 800c180:	60bb      	str	r3, [r7, #8]
}
 800c182:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c184:	bf00      	nop
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	2b00      	cmp	r3, #0
 800c18a:	d0fc      	beq.n	800c186 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c18c:	bf00      	nop
 800c18e:	bf00      	nop
 800c190:	3714      	adds	r7, #20
 800c192:	46bd      	mov	sp, r7
 800c194:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c198:	4770      	bx	lr
 800c19a:	bf00      	nop
 800c19c:	20000014 	.word	0x20000014

0800c1a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c1a0:	4b07      	ldr	r3, [pc, #28]	@ (800c1c0 <pxCurrentTCBConst2>)
 800c1a2:	6819      	ldr	r1, [r3, #0]
 800c1a4:	6808      	ldr	r0, [r1, #0]
 800c1a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1aa:	f380 8809 	msr	PSP, r0
 800c1ae:	f3bf 8f6f 	isb	sy
 800c1b2:	f04f 0000 	mov.w	r0, #0
 800c1b6:	f380 8811 	msr	BASEPRI, r0
 800c1ba:	4770      	bx	lr
 800c1bc:	f3af 8000 	nop.w

0800c1c0 <pxCurrentTCBConst2>:
 800c1c0:	20000e64 	.word	0x20000e64
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c1c4:	bf00      	nop
 800c1c6:	bf00      	nop

0800c1c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c1c8:	4808      	ldr	r0, [pc, #32]	@ (800c1ec <prvPortStartFirstTask+0x24>)
 800c1ca:	6800      	ldr	r0, [r0, #0]
 800c1cc:	6800      	ldr	r0, [r0, #0]
 800c1ce:	f380 8808 	msr	MSP, r0
 800c1d2:	f04f 0000 	mov.w	r0, #0
 800c1d6:	f380 8814 	msr	CONTROL, r0
 800c1da:	b662      	cpsie	i
 800c1dc:	b661      	cpsie	f
 800c1de:	f3bf 8f4f 	dsb	sy
 800c1e2:	f3bf 8f6f 	isb	sy
 800c1e6:	df00      	svc	0
 800c1e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c1ea:	bf00      	nop
 800c1ec:	e000ed08 	.word	0xe000ed08

0800c1f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c1f0:	b580      	push	{r7, lr}
 800c1f2:	b086      	sub	sp, #24
 800c1f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c1f6:	4b47      	ldr	r3, [pc, #284]	@ (800c314 <xPortStartScheduler+0x124>)
 800c1f8:	681b      	ldr	r3, [r3, #0]
 800c1fa:	4a47      	ldr	r2, [pc, #284]	@ (800c318 <xPortStartScheduler+0x128>)
 800c1fc:	4293      	cmp	r3, r2
 800c1fe:	d10b      	bne.n	800c218 <xPortStartScheduler+0x28>
	__asm volatile
 800c200:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c204:	f383 8811 	msr	BASEPRI, r3
 800c208:	f3bf 8f6f 	isb	sy
 800c20c:	f3bf 8f4f 	dsb	sy
 800c210:	613b      	str	r3, [r7, #16]
}
 800c212:	bf00      	nop
 800c214:	bf00      	nop
 800c216:	e7fd      	b.n	800c214 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c218:	4b3e      	ldr	r3, [pc, #248]	@ (800c314 <xPortStartScheduler+0x124>)
 800c21a:	681b      	ldr	r3, [r3, #0]
 800c21c:	4a3f      	ldr	r2, [pc, #252]	@ (800c31c <xPortStartScheduler+0x12c>)
 800c21e:	4293      	cmp	r3, r2
 800c220:	d10b      	bne.n	800c23a <xPortStartScheduler+0x4a>
	__asm volatile
 800c222:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c226:	f383 8811 	msr	BASEPRI, r3
 800c22a:	f3bf 8f6f 	isb	sy
 800c22e:	f3bf 8f4f 	dsb	sy
 800c232:	60fb      	str	r3, [r7, #12]
}
 800c234:	bf00      	nop
 800c236:	bf00      	nop
 800c238:	e7fd      	b.n	800c236 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c23a:	4b39      	ldr	r3, [pc, #228]	@ (800c320 <xPortStartScheduler+0x130>)
 800c23c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c23e:	697b      	ldr	r3, [r7, #20]
 800c240:	781b      	ldrb	r3, [r3, #0]
 800c242:	b2db      	uxtb	r3, r3
 800c244:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c246:	697b      	ldr	r3, [r7, #20]
 800c248:	22ff      	movs	r2, #255	@ 0xff
 800c24a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c24c:	697b      	ldr	r3, [r7, #20]
 800c24e:	781b      	ldrb	r3, [r3, #0]
 800c250:	b2db      	uxtb	r3, r3
 800c252:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c254:	78fb      	ldrb	r3, [r7, #3]
 800c256:	b2db      	uxtb	r3, r3
 800c258:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800c25c:	b2da      	uxtb	r2, r3
 800c25e:	4b31      	ldr	r3, [pc, #196]	@ (800c324 <xPortStartScheduler+0x134>)
 800c260:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c262:	4b31      	ldr	r3, [pc, #196]	@ (800c328 <xPortStartScheduler+0x138>)
 800c264:	2207      	movs	r2, #7
 800c266:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c268:	e009      	b.n	800c27e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800c26a:	4b2f      	ldr	r3, [pc, #188]	@ (800c328 <xPortStartScheduler+0x138>)
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	3b01      	subs	r3, #1
 800c270:	4a2d      	ldr	r2, [pc, #180]	@ (800c328 <xPortStartScheduler+0x138>)
 800c272:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c274:	78fb      	ldrb	r3, [r7, #3]
 800c276:	b2db      	uxtb	r3, r3
 800c278:	005b      	lsls	r3, r3, #1
 800c27a:	b2db      	uxtb	r3, r3
 800c27c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c27e:	78fb      	ldrb	r3, [r7, #3]
 800c280:	b2db      	uxtb	r3, r3
 800c282:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c286:	2b80      	cmp	r3, #128	@ 0x80
 800c288:	d0ef      	beq.n	800c26a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c28a:	4b27      	ldr	r3, [pc, #156]	@ (800c328 <xPortStartScheduler+0x138>)
 800c28c:	681b      	ldr	r3, [r3, #0]
 800c28e:	f1c3 0307 	rsb	r3, r3, #7
 800c292:	2b04      	cmp	r3, #4
 800c294:	d00b      	beq.n	800c2ae <xPortStartScheduler+0xbe>
	__asm volatile
 800c296:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c29a:	f383 8811 	msr	BASEPRI, r3
 800c29e:	f3bf 8f6f 	isb	sy
 800c2a2:	f3bf 8f4f 	dsb	sy
 800c2a6:	60bb      	str	r3, [r7, #8]
}
 800c2a8:	bf00      	nop
 800c2aa:	bf00      	nop
 800c2ac:	e7fd      	b.n	800c2aa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c2ae:	4b1e      	ldr	r3, [pc, #120]	@ (800c328 <xPortStartScheduler+0x138>)
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	021b      	lsls	r3, r3, #8
 800c2b4:	4a1c      	ldr	r2, [pc, #112]	@ (800c328 <xPortStartScheduler+0x138>)
 800c2b6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c2b8:	4b1b      	ldr	r3, [pc, #108]	@ (800c328 <xPortStartScheduler+0x138>)
 800c2ba:	681b      	ldr	r3, [r3, #0]
 800c2bc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c2c0:	4a19      	ldr	r2, [pc, #100]	@ (800c328 <xPortStartScheduler+0x138>)
 800c2c2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	b2da      	uxtb	r2, r3
 800c2c8:	697b      	ldr	r3, [r7, #20]
 800c2ca:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c2cc:	4b17      	ldr	r3, [pc, #92]	@ (800c32c <xPortStartScheduler+0x13c>)
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	4a16      	ldr	r2, [pc, #88]	@ (800c32c <xPortStartScheduler+0x13c>)
 800c2d2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800c2d6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c2d8:	4b14      	ldr	r3, [pc, #80]	@ (800c32c <xPortStartScheduler+0x13c>)
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	4a13      	ldr	r2, [pc, #76]	@ (800c32c <xPortStartScheduler+0x13c>)
 800c2de:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800c2e2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c2e4:	f000 f8da 	bl	800c49c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c2e8:	4b11      	ldr	r3, [pc, #68]	@ (800c330 <xPortStartScheduler+0x140>)
 800c2ea:	2200      	movs	r2, #0
 800c2ec:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c2ee:	f000 f8f9 	bl	800c4e4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c2f2:	4b10      	ldr	r3, [pc, #64]	@ (800c334 <xPortStartScheduler+0x144>)
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	4a0f      	ldr	r2, [pc, #60]	@ (800c334 <xPortStartScheduler+0x144>)
 800c2f8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800c2fc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c2fe:	f7ff ff63 	bl	800c1c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c302:	f7ff f865 	bl	800b3d0 <vTaskSwitchContext>
	prvTaskExitError();
 800c306:	f7ff ff1d 	bl	800c144 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c30a:	2300      	movs	r3, #0
}
 800c30c:	4618      	mov	r0, r3
 800c30e:	3718      	adds	r7, #24
 800c310:	46bd      	mov	sp, r7
 800c312:	bd80      	pop	{r7, pc}
 800c314:	e000ed00 	.word	0xe000ed00
 800c318:	410fc271 	.word	0x410fc271
 800c31c:	410fc270 	.word	0x410fc270
 800c320:	e000e400 	.word	0xe000e400
 800c324:	20001490 	.word	0x20001490
 800c328:	20001494 	.word	0x20001494
 800c32c:	e000ed20 	.word	0xe000ed20
 800c330:	20000014 	.word	0x20000014
 800c334:	e000ef34 	.word	0xe000ef34

0800c338 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c338:	b480      	push	{r7}
 800c33a:	b083      	sub	sp, #12
 800c33c:	af00      	add	r7, sp, #0
	__asm volatile
 800c33e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c342:	f383 8811 	msr	BASEPRI, r3
 800c346:	f3bf 8f6f 	isb	sy
 800c34a:	f3bf 8f4f 	dsb	sy
 800c34e:	607b      	str	r3, [r7, #4]
}
 800c350:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c352:	4b10      	ldr	r3, [pc, #64]	@ (800c394 <vPortEnterCritical+0x5c>)
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	3301      	adds	r3, #1
 800c358:	4a0e      	ldr	r2, [pc, #56]	@ (800c394 <vPortEnterCritical+0x5c>)
 800c35a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c35c:	4b0d      	ldr	r3, [pc, #52]	@ (800c394 <vPortEnterCritical+0x5c>)
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	2b01      	cmp	r3, #1
 800c362:	d110      	bne.n	800c386 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c364:	4b0c      	ldr	r3, [pc, #48]	@ (800c398 <vPortEnterCritical+0x60>)
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	b2db      	uxtb	r3, r3
 800c36a:	2b00      	cmp	r3, #0
 800c36c:	d00b      	beq.n	800c386 <vPortEnterCritical+0x4e>
	__asm volatile
 800c36e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c372:	f383 8811 	msr	BASEPRI, r3
 800c376:	f3bf 8f6f 	isb	sy
 800c37a:	f3bf 8f4f 	dsb	sy
 800c37e:	603b      	str	r3, [r7, #0]
}
 800c380:	bf00      	nop
 800c382:	bf00      	nop
 800c384:	e7fd      	b.n	800c382 <vPortEnterCritical+0x4a>
	}
}
 800c386:	bf00      	nop
 800c388:	370c      	adds	r7, #12
 800c38a:	46bd      	mov	sp, r7
 800c38c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c390:	4770      	bx	lr
 800c392:	bf00      	nop
 800c394:	20000014 	.word	0x20000014
 800c398:	e000ed04 	.word	0xe000ed04

0800c39c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c39c:	b480      	push	{r7}
 800c39e:	b083      	sub	sp, #12
 800c3a0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c3a2:	4b12      	ldr	r3, [pc, #72]	@ (800c3ec <vPortExitCritical+0x50>)
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d10b      	bne.n	800c3c2 <vPortExitCritical+0x26>
	__asm volatile
 800c3aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3ae:	f383 8811 	msr	BASEPRI, r3
 800c3b2:	f3bf 8f6f 	isb	sy
 800c3b6:	f3bf 8f4f 	dsb	sy
 800c3ba:	607b      	str	r3, [r7, #4]
}
 800c3bc:	bf00      	nop
 800c3be:	bf00      	nop
 800c3c0:	e7fd      	b.n	800c3be <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800c3c2:	4b0a      	ldr	r3, [pc, #40]	@ (800c3ec <vPortExitCritical+0x50>)
 800c3c4:	681b      	ldr	r3, [r3, #0]
 800c3c6:	3b01      	subs	r3, #1
 800c3c8:	4a08      	ldr	r2, [pc, #32]	@ (800c3ec <vPortExitCritical+0x50>)
 800c3ca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c3cc:	4b07      	ldr	r3, [pc, #28]	@ (800c3ec <vPortExitCritical+0x50>)
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	2b00      	cmp	r3, #0
 800c3d2:	d105      	bne.n	800c3e0 <vPortExitCritical+0x44>
 800c3d4:	2300      	movs	r3, #0
 800c3d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c3d8:	683b      	ldr	r3, [r7, #0]
 800c3da:	f383 8811 	msr	BASEPRI, r3
}
 800c3de:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c3e0:	bf00      	nop
 800c3e2:	370c      	adds	r7, #12
 800c3e4:	46bd      	mov	sp, r7
 800c3e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3ea:	4770      	bx	lr
 800c3ec:	20000014 	.word	0x20000014

0800c3f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c3f0:	f3ef 8009 	mrs	r0, PSP
 800c3f4:	f3bf 8f6f 	isb	sy
 800c3f8:	4b15      	ldr	r3, [pc, #84]	@ (800c450 <pxCurrentTCBConst>)
 800c3fa:	681a      	ldr	r2, [r3, #0]
 800c3fc:	f01e 0f10 	tst.w	lr, #16
 800c400:	bf08      	it	eq
 800c402:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c406:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c40a:	6010      	str	r0, [r2, #0]
 800c40c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c410:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800c414:	f380 8811 	msr	BASEPRI, r0
 800c418:	f3bf 8f4f 	dsb	sy
 800c41c:	f3bf 8f6f 	isb	sy
 800c420:	f7fe ffd6 	bl	800b3d0 <vTaskSwitchContext>
 800c424:	f04f 0000 	mov.w	r0, #0
 800c428:	f380 8811 	msr	BASEPRI, r0
 800c42c:	bc09      	pop	{r0, r3}
 800c42e:	6819      	ldr	r1, [r3, #0]
 800c430:	6808      	ldr	r0, [r1, #0]
 800c432:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c436:	f01e 0f10 	tst.w	lr, #16
 800c43a:	bf08      	it	eq
 800c43c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c440:	f380 8809 	msr	PSP, r0
 800c444:	f3bf 8f6f 	isb	sy
 800c448:	4770      	bx	lr
 800c44a:	bf00      	nop
 800c44c:	f3af 8000 	nop.w

0800c450 <pxCurrentTCBConst>:
 800c450:	20000e64 	.word	0x20000e64
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c454:	bf00      	nop
 800c456:	bf00      	nop

0800c458 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c458:	b580      	push	{r7, lr}
 800c45a:	b082      	sub	sp, #8
 800c45c:	af00      	add	r7, sp, #0
	__asm volatile
 800c45e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c462:	f383 8811 	msr	BASEPRI, r3
 800c466:	f3bf 8f6f 	isb	sy
 800c46a:	f3bf 8f4f 	dsb	sy
 800c46e:	607b      	str	r3, [r7, #4]
}
 800c470:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c472:	f7fe feed 	bl	800b250 <xTaskIncrementTick>
 800c476:	4603      	mov	r3, r0
 800c478:	2b00      	cmp	r3, #0
 800c47a:	d003      	beq.n	800c484 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c47c:	4b06      	ldr	r3, [pc, #24]	@ (800c498 <SysTick_Handler+0x40>)
 800c47e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c482:	601a      	str	r2, [r3, #0]
 800c484:	2300      	movs	r3, #0
 800c486:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c488:	683b      	ldr	r3, [r7, #0]
 800c48a:	f383 8811 	msr	BASEPRI, r3
}
 800c48e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c490:	bf00      	nop
 800c492:	3708      	adds	r7, #8
 800c494:	46bd      	mov	sp, r7
 800c496:	bd80      	pop	{r7, pc}
 800c498:	e000ed04 	.word	0xe000ed04

0800c49c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c49c:	b480      	push	{r7}
 800c49e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c4a0:	4b0b      	ldr	r3, [pc, #44]	@ (800c4d0 <vPortSetupTimerInterrupt+0x34>)
 800c4a2:	2200      	movs	r2, #0
 800c4a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c4a6:	4b0b      	ldr	r3, [pc, #44]	@ (800c4d4 <vPortSetupTimerInterrupt+0x38>)
 800c4a8:	2200      	movs	r2, #0
 800c4aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c4ac:	4b0a      	ldr	r3, [pc, #40]	@ (800c4d8 <vPortSetupTimerInterrupt+0x3c>)
 800c4ae:	681b      	ldr	r3, [r3, #0]
 800c4b0:	4a0a      	ldr	r2, [pc, #40]	@ (800c4dc <vPortSetupTimerInterrupt+0x40>)
 800c4b2:	fba2 2303 	umull	r2, r3, r2, r3
 800c4b6:	099b      	lsrs	r3, r3, #6
 800c4b8:	4a09      	ldr	r2, [pc, #36]	@ (800c4e0 <vPortSetupTimerInterrupt+0x44>)
 800c4ba:	3b01      	subs	r3, #1
 800c4bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c4be:	4b04      	ldr	r3, [pc, #16]	@ (800c4d0 <vPortSetupTimerInterrupt+0x34>)
 800c4c0:	2207      	movs	r2, #7
 800c4c2:	601a      	str	r2, [r3, #0]
}
 800c4c4:	bf00      	nop
 800c4c6:	46bd      	mov	sp, r7
 800c4c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4cc:	4770      	bx	lr
 800c4ce:	bf00      	nop
 800c4d0:	e000e010 	.word	0xe000e010
 800c4d4:	e000e018 	.word	0xe000e018
 800c4d8:	20000008 	.word	0x20000008
 800c4dc:	10624dd3 	.word	0x10624dd3
 800c4e0:	e000e014 	.word	0xe000e014

0800c4e4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c4e4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800c4f4 <vPortEnableVFP+0x10>
 800c4e8:	6801      	ldr	r1, [r0, #0]
 800c4ea:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800c4ee:	6001      	str	r1, [r0, #0]
 800c4f0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c4f2:	bf00      	nop
 800c4f4:	e000ed88 	.word	0xe000ed88

0800c4f8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c4f8:	b480      	push	{r7}
 800c4fa:	b085      	sub	sp, #20
 800c4fc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c4fe:	f3ef 8305 	mrs	r3, IPSR
 800c502:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c504:	68fb      	ldr	r3, [r7, #12]
 800c506:	2b0f      	cmp	r3, #15
 800c508:	d915      	bls.n	800c536 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c50a:	4a18      	ldr	r2, [pc, #96]	@ (800c56c <vPortValidateInterruptPriority+0x74>)
 800c50c:	68fb      	ldr	r3, [r7, #12]
 800c50e:	4413      	add	r3, r2
 800c510:	781b      	ldrb	r3, [r3, #0]
 800c512:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c514:	4b16      	ldr	r3, [pc, #88]	@ (800c570 <vPortValidateInterruptPriority+0x78>)
 800c516:	781b      	ldrb	r3, [r3, #0]
 800c518:	7afa      	ldrb	r2, [r7, #11]
 800c51a:	429a      	cmp	r2, r3
 800c51c:	d20b      	bcs.n	800c536 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800c51e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c522:	f383 8811 	msr	BASEPRI, r3
 800c526:	f3bf 8f6f 	isb	sy
 800c52a:	f3bf 8f4f 	dsb	sy
 800c52e:	607b      	str	r3, [r7, #4]
}
 800c530:	bf00      	nop
 800c532:	bf00      	nop
 800c534:	e7fd      	b.n	800c532 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c536:	4b0f      	ldr	r3, [pc, #60]	@ (800c574 <vPortValidateInterruptPriority+0x7c>)
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c53e:	4b0e      	ldr	r3, [pc, #56]	@ (800c578 <vPortValidateInterruptPriority+0x80>)
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	429a      	cmp	r2, r3
 800c544:	d90b      	bls.n	800c55e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800c546:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c54a:	f383 8811 	msr	BASEPRI, r3
 800c54e:	f3bf 8f6f 	isb	sy
 800c552:	f3bf 8f4f 	dsb	sy
 800c556:	603b      	str	r3, [r7, #0]
}
 800c558:	bf00      	nop
 800c55a:	bf00      	nop
 800c55c:	e7fd      	b.n	800c55a <vPortValidateInterruptPriority+0x62>
	}
 800c55e:	bf00      	nop
 800c560:	3714      	adds	r7, #20
 800c562:	46bd      	mov	sp, r7
 800c564:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c568:	4770      	bx	lr
 800c56a:	bf00      	nop
 800c56c:	e000e3f0 	.word	0xe000e3f0
 800c570:	20001490 	.word	0x20001490
 800c574:	e000ed0c 	.word	0xe000ed0c
 800c578:	20001494 	.word	0x20001494

0800c57c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c57c:	b580      	push	{r7, lr}
 800c57e:	b08a      	sub	sp, #40	@ 0x28
 800c580:	af00      	add	r7, sp, #0
 800c582:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c584:	2300      	movs	r3, #0
 800c586:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c588:	f7fe fda6 	bl	800b0d8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c58c:	4b5a      	ldr	r3, [pc, #360]	@ (800c6f8 <pvPortMalloc+0x17c>)
 800c58e:	681b      	ldr	r3, [r3, #0]
 800c590:	2b00      	cmp	r3, #0
 800c592:	d101      	bne.n	800c598 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c594:	f000 f916 	bl	800c7c4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c598:	4b58      	ldr	r3, [pc, #352]	@ (800c6fc <pvPortMalloc+0x180>)
 800c59a:	681a      	ldr	r2, [r3, #0]
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	4013      	ands	r3, r2
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	f040 8090 	bne.w	800c6c6 <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	d01e      	beq.n	800c5ea <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800c5ac:	2208      	movs	r2, #8
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	4413      	add	r3, r2
 800c5b2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	f003 0307 	and.w	r3, r3, #7
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d015      	beq.n	800c5ea <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	f023 0307 	bic.w	r3, r3, #7
 800c5c4:	3308      	adds	r3, #8
 800c5c6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	f003 0307 	and.w	r3, r3, #7
 800c5ce:	2b00      	cmp	r3, #0
 800c5d0:	d00b      	beq.n	800c5ea <pvPortMalloc+0x6e>
	__asm volatile
 800c5d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5d6:	f383 8811 	msr	BASEPRI, r3
 800c5da:	f3bf 8f6f 	isb	sy
 800c5de:	f3bf 8f4f 	dsb	sy
 800c5e2:	617b      	str	r3, [r7, #20]
}
 800c5e4:	bf00      	nop
 800c5e6:	bf00      	nop
 800c5e8:	e7fd      	b.n	800c5e6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d06a      	beq.n	800c6c6 <pvPortMalloc+0x14a>
 800c5f0:	4b43      	ldr	r3, [pc, #268]	@ (800c700 <pvPortMalloc+0x184>)
 800c5f2:	681b      	ldr	r3, [r3, #0]
 800c5f4:	687a      	ldr	r2, [r7, #4]
 800c5f6:	429a      	cmp	r2, r3
 800c5f8:	d865      	bhi.n	800c6c6 <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c5fa:	4b42      	ldr	r3, [pc, #264]	@ (800c704 <pvPortMalloc+0x188>)
 800c5fc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c5fe:	4b41      	ldr	r3, [pc, #260]	@ (800c704 <pvPortMalloc+0x188>)
 800c600:	681b      	ldr	r3, [r3, #0]
 800c602:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c604:	e004      	b.n	800c610 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800c606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c608:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c60a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c60c:	681b      	ldr	r3, [r3, #0]
 800c60e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c612:	685b      	ldr	r3, [r3, #4]
 800c614:	687a      	ldr	r2, [r7, #4]
 800c616:	429a      	cmp	r2, r3
 800c618:	d903      	bls.n	800c622 <pvPortMalloc+0xa6>
 800c61a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c61c:	681b      	ldr	r3, [r3, #0]
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d1f1      	bne.n	800c606 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c622:	4b35      	ldr	r3, [pc, #212]	@ (800c6f8 <pvPortMalloc+0x17c>)
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c628:	429a      	cmp	r2, r3
 800c62a:	d04c      	beq.n	800c6c6 <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c62c:	6a3b      	ldr	r3, [r7, #32]
 800c62e:	681b      	ldr	r3, [r3, #0]
 800c630:	2208      	movs	r2, #8
 800c632:	4413      	add	r3, r2
 800c634:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c638:	681a      	ldr	r2, [r3, #0]
 800c63a:	6a3b      	ldr	r3, [r7, #32]
 800c63c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c63e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c640:	685a      	ldr	r2, [r3, #4]
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	1ad2      	subs	r2, r2, r3
 800c646:	2308      	movs	r3, #8
 800c648:	005b      	lsls	r3, r3, #1
 800c64a:	429a      	cmp	r2, r3
 800c64c:	d920      	bls.n	800c690 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c64e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	4413      	add	r3, r2
 800c654:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c656:	69bb      	ldr	r3, [r7, #24]
 800c658:	f003 0307 	and.w	r3, r3, #7
 800c65c:	2b00      	cmp	r3, #0
 800c65e:	d00b      	beq.n	800c678 <pvPortMalloc+0xfc>
	__asm volatile
 800c660:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c664:	f383 8811 	msr	BASEPRI, r3
 800c668:	f3bf 8f6f 	isb	sy
 800c66c:	f3bf 8f4f 	dsb	sy
 800c670:	613b      	str	r3, [r7, #16]
}
 800c672:	bf00      	nop
 800c674:	bf00      	nop
 800c676:	e7fd      	b.n	800c674 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c67a:	685a      	ldr	r2, [r3, #4]
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	1ad2      	subs	r2, r2, r3
 800c680:	69bb      	ldr	r3, [r7, #24]
 800c682:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c686:	687a      	ldr	r2, [r7, #4]
 800c688:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c68a:	69b8      	ldr	r0, [r7, #24]
 800c68c:	f000 f8fc 	bl	800c888 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c690:	4b1b      	ldr	r3, [pc, #108]	@ (800c700 <pvPortMalloc+0x184>)
 800c692:	681a      	ldr	r2, [r3, #0]
 800c694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c696:	685b      	ldr	r3, [r3, #4]
 800c698:	1ad3      	subs	r3, r2, r3
 800c69a:	4a19      	ldr	r2, [pc, #100]	@ (800c700 <pvPortMalloc+0x184>)
 800c69c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c69e:	4b18      	ldr	r3, [pc, #96]	@ (800c700 <pvPortMalloc+0x184>)
 800c6a0:	681a      	ldr	r2, [r3, #0]
 800c6a2:	4b19      	ldr	r3, [pc, #100]	@ (800c708 <pvPortMalloc+0x18c>)
 800c6a4:	681b      	ldr	r3, [r3, #0]
 800c6a6:	429a      	cmp	r2, r3
 800c6a8:	d203      	bcs.n	800c6b2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c6aa:	4b15      	ldr	r3, [pc, #84]	@ (800c700 <pvPortMalloc+0x184>)
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	4a16      	ldr	r2, [pc, #88]	@ (800c708 <pvPortMalloc+0x18c>)
 800c6b0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c6b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6b4:	685a      	ldr	r2, [r3, #4]
 800c6b6:	4b11      	ldr	r3, [pc, #68]	@ (800c6fc <pvPortMalloc+0x180>)
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	431a      	orrs	r2, r3
 800c6bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6be:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c6c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6c2:	2200      	movs	r2, #0
 800c6c4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c6c6:	f7fe fd15 	bl	800b0f4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c6ca:	69fb      	ldr	r3, [r7, #28]
 800c6cc:	f003 0307 	and.w	r3, r3, #7
 800c6d0:	2b00      	cmp	r3, #0
 800c6d2:	d00b      	beq.n	800c6ec <pvPortMalloc+0x170>
	__asm volatile
 800c6d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c6d8:	f383 8811 	msr	BASEPRI, r3
 800c6dc:	f3bf 8f6f 	isb	sy
 800c6e0:	f3bf 8f4f 	dsb	sy
 800c6e4:	60fb      	str	r3, [r7, #12]
}
 800c6e6:	bf00      	nop
 800c6e8:	bf00      	nop
 800c6ea:	e7fd      	b.n	800c6e8 <pvPortMalloc+0x16c>
	return pvReturn;
 800c6ec:	69fb      	ldr	r3, [r7, #28]
}
 800c6ee:	4618      	mov	r0, r3
 800c6f0:	3728      	adds	r7, #40	@ 0x28
 800c6f2:	46bd      	mov	sp, r7
 800c6f4:	bd80      	pop	{r7, pc}
 800c6f6:	bf00      	nop
 800c6f8:	200034a0 	.word	0x200034a0
 800c6fc:	200034ac 	.word	0x200034ac
 800c700:	200034a4 	.word	0x200034a4
 800c704:	20003498 	.word	0x20003498
 800c708:	200034a8 	.word	0x200034a8

0800c70c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c70c:	b580      	push	{r7, lr}
 800c70e:	b086      	sub	sp, #24
 800c710:	af00      	add	r7, sp, #0
 800c712:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	d04a      	beq.n	800c7b4 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c71e:	2308      	movs	r3, #8
 800c720:	425b      	negs	r3, r3
 800c722:	697a      	ldr	r2, [r7, #20]
 800c724:	4413      	add	r3, r2
 800c726:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c728:	697b      	ldr	r3, [r7, #20]
 800c72a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c72c:	693b      	ldr	r3, [r7, #16]
 800c72e:	685a      	ldr	r2, [r3, #4]
 800c730:	4b22      	ldr	r3, [pc, #136]	@ (800c7bc <vPortFree+0xb0>)
 800c732:	681b      	ldr	r3, [r3, #0]
 800c734:	4013      	ands	r3, r2
 800c736:	2b00      	cmp	r3, #0
 800c738:	d10b      	bne.n	800c752 <vPortFree+0x46>
	__asm volatile
 800c73a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c73e:	f383 8811 	msr	BASEPRI, r3
 800c742:	f3bf 8f6f 	isb	sy
 800c746:	f3bf 8f4f 	dsb	sy
 800c74a:	60fb      	str	r3, [r7, #12]
}
 800c74c:	bf00      	nop
 800c74e:	bf00      	nop
 800c750:	e7fd      	b.n	800c74e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c752:	693b      	ldr	r3, [r7, #16]
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	2b00      	cmp	r3, #0
 800c758:	d00b      	beq.n	800c772 <vPortFree+0x66>
	__asm volatile
 800c75a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c75e:	f383 8811 	msr	BASEPRI, r3
 800c762:	f3bf 8f6f 	isb	sy
 800c766:	f3bf 8f4f 	dsb	sy
 800c76a:	60bb      	str	r3, [r7, #8]
}
 800c76c:	bf00      	nop
 800c76e:	bf00      	nop
 800c770:	e7fd      	b.n	800c76e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c772:	693b      	ldr	r3, [r7, #16]
 800c774:	685a      	ldr	r2, [r3, #4]
 800c776:	4b11      	ldr	r3, [pc, #68]	@ (800c7bc <vPortFree+0xb0>)
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	4013      	ands	r3, r2
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d019      	beq.n	800c7b4 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c780:	693b      	ldr	r3, [r7, #16]
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	2b00      	cmp	r3, #0
 800c786:	d115      	bne.n	800c7b4 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c788:	693b      	ldr	r3, [r7, #16]
 800c78a:	685a      	ldr	r2, [r3, #4]
 800c78c:	4b0b      	ldr	r3, [pc, #44]	@ (800c7bc <vPortFree+0xb0>)
 800c78e:	681b      	ldr	r3, [r3, #0]
 800c790:	43db      	mvns	r3, r3
 800c792:	401a      	ands	r2, r3
 800c794:	693b      	ldr	r3, [r7, #16]
 800c796:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c798:	f7fe fc9e 	bl	800b0d8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c79c:	693b      	ldr	r3, [r7, #16]
 800c79e:	685a      	ldr	r2, [r3, #4]
 800c7a0:	4b07      	ldr	r3, [pc, #28]	@ (800c7c0 <vPortFree+0xb4>)
 800c7a2:	681b      	ldr	r3, [r3, #0]
 800c7a4:	4413      	add	r3, r2
 800c7a6:	4a06      	ldr	r2, [pc, #24]	@ (800c7c0 <vPortFree+0xb4>)
 800c7a8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c7aa:	6938      	ldr	r0, [r7, #16]
 800c7ac:	f000 f86c 	bl	800c888 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800c7b0:	f7fe fca0 	bl	800b0f4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c7b4:	bf00      	nop
 800c7b6:	3718      	adds	r7, #24
 800c7b8:	46bd      	mov	sp, r7
 800c7ba:	bd80      	pop	{r7, pc}
 800c7bc:	200034ac 	.word	0x200034ac
 800c7c0:	200034a4 	.word	0x200034a4

0800c7c4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c7c4:	b480      	push	{r7}
 800c7c6:	b085      	sub	sp, #20
 800c7c8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c7ca:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c7ce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c7d0:	4b27      	ldr	r3, [pc, #156]	@ (800c870 <prvHeapInit+0xac>)
 800c7d2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c7d4:	68fb      	ldr	r3, [r7, #12]
 800c7d6:	f003 0307 	and.w	r3, r3, #7
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	d00c      	beq.n	800c7f8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c7de:	68fb      	ldr	r3, [r7, #12]
 800c7e0:	3307      	adds	r3, #7
 800c7e2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c7e4:	68fb      	ldr	r3, [r7, #12]
 800c7e6:	f023 0307 	bic.w	r3, r3, #7
 800c7ea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c7ec:	68ba      	ldr	r2, [r7, #8]
 800c7ee:	68fb      	ldr	r3, [r7, #12]
 800c7f0:	1ad3      	subs	r3, r2, r3
 800c7f2:	4a1f      	ldr	r2, [pc, #124]	@ (800c870 <prvHeapInit+0xac>)
 800c7f4:	4413      	add	r3, r2
 800c7f6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c7f8:	68fb      	ldr	r3, [r7, #12]
 800c7fa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c7fc:	4a1d      	ldr	r2, [pc, #116]	@ (800c874 <prvHeapInit+0xb0>)
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c802:	4b1c      	ldr	r3, [pc, #112]	@ (800c874 <prvHeapInit+0xb0>)
 800c804:	2200      	movs	r2, #0
 800c806:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	68ba      	ldr	r2, [r7, #8]
 800c80c:	4413      	add	r3, r2
 800c80e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c810:	2208      	movs	r2, #8
 800c812:	68fb      	ldr	r3, [r7, #12]
 800c814:	1a9b      	subs	r3, r3, r2
 800c816:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c818:	68fb      	ldr	r3, [r7, #12]
 800c81a:	f023 0307 	bic.w	r3, r3, #7
 800c81e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c820:	68fb      	ldr	r3, [r7, #12]
 800c822:	4a15      	ldr	r2, [pc, #84]	@ (800c878 <prvHeapInit+0xb4>)
 800c824:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c826:	4b14      	ldr	r3, [pc, #80]	@ (800c878 <prvHeapInit+0xb4>)
 800c828:	681b      	ldr	r3, [r3, #0]
 800c82a:	2200      	movs	r2, #0
 800c82c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c82e:	4b12      	ldr	r3, [pc, #72]	@ (800c878 <prvHeapInit+0xb4>)
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	2200      	movs	r2, #0
 800c834:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c83a:	683b      	ldr	r3, [r7, #0]
 800c83c:	68fa      	ldr	r2, [r7, #12]
 800c83e:	1ad2      	subs	r2, r2, r3
 800c840:	683b      	ldr	r3, [r7, #0]
 800c842:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c844:	4b0c      	ldr	r3, [pc, #48]	@ (800c878 <prvHeapInit+0xb4>)
 800c846:	681a      	ldr	r2, [r3, #0]
 800c848:	683b      	ldr	r3, [r7, #0]
 800c84a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c84c:	683b      	ldr	r3, [r7, #0]
 800c84e:	685b      	ldr	r3, [r3, #4]
 800c850:	4a0a      	ldr	r2, [pc, #40]	@ (800c87c <prvHeapInit+0xb8>)
 800c852:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c854:	683b      	ldr	r3, [r7, #0]
 800c856:	685b      	ldr	r3, [r3, #4]
 800c858:	4a09      	ldr	r2, [pc, #36]	@ (800c880 <prvHeapInit+0xbc>)
 800c85a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c85c:	4b09      	ldr	r3, [pc, #36]	@ (800c884 <prvHeapInit+0xc0>)
 800c85e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800c862:	601a      	str	r2, [r3, #0]
}
 800c864:	bf00      	nop
 800c866:	3714      	adds	r7, #20
 800c868:	46bd      	mov	sp, r7
 800c86a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c86e:	4770      	bx	lr
 800c870:	20001498 	.word	0x20001498
 800c874:	20003498 	.word	0x20003498
 800c878:	200034a0 	.word	0x200034a0
 800c87c:	200034a8 	.word	0x200034a8
 800c880:	200034a4 	.word	0x200034a4
 800c884:	200034ac 	.word	0x200034ac

0800c888 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c888:	b480      	push	{r7}
 800c88a:	b085      	sub	sp, #20
 800c88c:	af00      	add	r7, sp, #0
 800c88e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c890:	4b28      	ldr	r3, [pc, #160]	@ (800c934 <prvInsertBlockIntoFreeList+0xac>)
 800c892:	60fb      	str	r3, [r7, #12]
 800c894:	e002      	b.n	800c89c <prvInsertBlockIntoFreeList+0x14>
 800c896:	68fb      	ldr	r3, [r7, #12]
 800c898:	681b      	ldr	r3, [r3, #0]
 800c89a:	60fb      	str	r3, [r7, #12]
 800c89c:	68fb      	ldr	r3, [r7, #12]
 800c89e:	681b      	ldr	r3, [r3, #0]
 800c8a0:	687a      	ldr	r2, [r7, #4]
 800c8a2:	429a      	cmp	r2, r3
 800c8a4:	d8f7      	bhi.n	800c896 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c8a6:	68fb      	ldr	r3, [r7, #12]
 800c8a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c8aa:	68fb      	ldr	r3, [r7, #12]
 800c8ac:	685b      	ldr	r3, [r3, #4]
 800c8ae:	68ba      	ldr	r2, [r7, #8]
 800c8b0:	4413      	add	r3, r2
 800c8b2:	687a      	ldr	r2, [r7, #4]
 800c8b4:	429a      	cmp	r2, r3
 800c8b6:	d108      	bne.n	800c8ca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c8b8:	68fb      	ldr	r3, [r7, #12]
 800c8ba:	685a      	ldr	r2, [r3, #4]
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	685b      	ldr	r3, [r3, #4]
 800c8c0:	441a      	add	r2, r3
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c8c6:	68fb      	ldr	r3, [r7, #12]
 800c8c8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	685b      	ldr	r3, [r3, #4]
 800c8d2:	68ba      	ldr	r2, [r7, #8]
 800c8d4:	441a      	add	r2, r3
 800c8d6:	68fb      	ldr	r3, [r7, #12]
 800c8d8:	681b      	ldr	r3, [r3, #0]
 800c8da:	429a      	cmp	r2, r3
 800c8dc:	d118      	bne.n	800c910 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c8de:	68fb      	ldr	r3, [r7, #12]
 800c8e0:	681a      	ldr	r2, [r3, #0]
 800c8e2:	4b15      	ldr	r3, [pc, #84]	@ (800c938 <prvInsertBlockIntoFreeList+0xb0>)
 800c8e4:	681b      	ldr	r3, [r3, #0]
 800c8e6:	429a      	cmp	r2, r3
 800c8e8:	d00d      	beq.n	800c906 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	685a      	ldr	r2, [r3, #4]
 800c8ee:	68fb      	ldr	r3, [r7, #12]
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	685b      	ldr	r3, [r3, #4]
 800c8f4:	441a      	add	r2, r3
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	681a      	ldr	r2, [r3, #0]
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	601a      	str	r2, [r3, #0]
 800c904:	e008      	b.n	800c918 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c906:	4b0c      	ldr	r3, [pc, #48]	@ (800c938 <prvInsertBlockIntoFreeList+0xb0>)
 800c908:	681a      	ldr	r2, [r3, #0]
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	601a      	str	r2, [r3, #0]
 800c90e:	e003      	b.n	800c918 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c910:	68fb      	ldr	r3, [r7, #12]
 800c912:	681a      	ldr	r2, [r3, #0]
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c918:	68fa      	ldr	r2, [r7, #12]
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	429a      	cmp	r2, r3
 800c91e:	d002      	beq.n	800c926 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c920:	68fb      	ldr	r3, [r7, #12]
 800c922:	687a      	ldr	r2, [r7, #4]
 800c924:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c926:	bf00      	nop
 800c928:	3714      	adds	r7, #20
 800c92a:	46bd      	mov	sp, r7
 800c92c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c930:	4770      	bx	lr
 800c932:	bf00      	nop
 800c934:	20003498 	.word	0x20003498
 800c938:	200034a0 	.word	0x200034a0

0800c93c <__cvt>:
 800c93c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c940:	ec57 6b10 	vmov	r6, r7, d0
 800c944:	2f00      	cmp	r7, #0
 800c946:	460c      	mov	r4, r1
 800c948:	4619      	mov	r1, r3
 800c94a:	463b      	mov	r3, r7
 800c94c:	bfbb      	ittet	lt
 800c94e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800c952:	461f      	movlt	r7, r3
 800c954:	2300      	movge	r3, #0
 800c956:	232d      	movlt	r3, #45	@ 0x2d
 800c958:	700b      	strb	r3, [r1, #0]
 800c95a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c95c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800c960:	4691      	mov	r9, r2
 800c962:	f023 0820 	bic.w	r8, r3, #32
 800c966:	bfbc      	itt	lt
 800c968:	4632      	movlt	r2, r6
 800c96a:	4616      	movlt	r6, r2
 800c96c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c970:	d005      	beq.n	800c97e <__cvt+0x42>
 800c972:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800c976:	d100      	bne.n	800c97a <__cvt+0x3e>
 800c978:	3401      	adds	r4, #1
 800c97a:	2102      	movs	r1, #2
 800c97c:	e000      	b.n	800c980 <__cvt+0x44>
 800c97e:	2103      	movs	r1, #3
 800c980:	ab03      	add	r3, sp, #12
 800c982:	9301      	str	r3, [sp, #4]
 800c984:	ab02      	add	r3, sp, #8
 800c986:	9300      	str	r3, [sp, #0]
 800c988:	ec47 6b10 	vmov	d0, r6, r7
 800c98c:	4653      	mov	r3, sl
 800c98e:	4622      	mov	r2, r4
 800c990:	f001 f8f2 	bl	800db78 <_dtoa_r>
 800c994:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800c998:	4605      	mov	r5, r0
 800c99a:	d119      	bne.n	800c9d0 <__cvt+0x94>
 800c99c:	f019 0f01 	tst.w	r9, #1
 800c9a0:	d00e      	beq.n	800c9c0 <__cvt+0x84>
 800c9a2:	eb00 0904 	add.w	r9, r0, r4
 800c9a6:	2200      	movs	r2, #0
 800c9a8:	2300      	movs	r3, #0
 800c9aa:	4630      	mov	r0, r6
 800c9ac:	4639      	mov	r1, r7
 800c9ae:	f7f4 f893 	bl	8000ad8 <__aeabi_dcmpeq>
 800c9b2:	b108      	cbz	r0, 800c9b8 <__cvt+0x7c>
 800c9b4:	f8cd 900c 	str.w	r9, [sp, #12]
 800c9b8:	2230      	movs	r2, #48	@ 0x30
 800c9ba:	9b03      	ldr	r3, [sp, #12]
 800c9bc:	454b      	cmp	r3, r9
 800c9be:	d31e      	bcc.n	800c9fe <__cvt+0xc2>
 800c9c0:	9b03      	ldr	r3, [sp, #12]
 800c9c2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c9c4:	1b5b      	subs	r3, r3, r5
 800c9c6:	4628      	mov	r0, r5
 800c9c8:	6013      	str	r3, [r2, #0]
 800c9ca:	b004      	add	sp, #16
 800c9cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c9d0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c9d4:	eb00 0904 	add.w	r9, r0, r4
 800c9d8:	d1e5      	bne.n	800c9a6 <__cvt+0x6a>
 800c9da:	7803      	ldrb	r3, [r0, #0]
 800c9dc:	2b30      	cmp	r3, #48	@ 0x30
 800c9de:	d10a      	bne.n	800c9f6 <__cvt+0xba>
 800c9e0:	2200      	movs	r2, #0
 800c9e2:	2300      	movs	r3, #0
 800c9e4:	4630      	mov	r0, r6
 800c9e6:	4639      	mov	r1, r7
 800c9e8:	f7f4 f876 	bl	8000ad8 <__aeabi_dcmpeq>
 800c9ec:	b918      	cbnz	r0, 800c9f6 <__cvt+0xba>
 800c9ee:	f1c4 0401 	rsb	r4, r4, #1
 800c9f2:	f8ca 4000 	str.w	r4, [sl]
 800c9f6:	f8da 3000 	ldr.w	r3, [sl]
 800c9fa:	4499      	add	r9, r3
 800c9fc:	e7d3      	b.n	800c9a6 <__cvt+0x6a>
 800c9fe:	1c59      	adds	r1, r3, #1
 800ca00:	9103      	str	r1, [sp, #12]
 800ca02:	701a      	strb	r2, [r3, #0]
 800ca04:	e7d9      	b.n	800c9ba <__cvt+0x7e>

0800ca06 <__exponent>:
 800ca06:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ca08:	2900      	cmp	r1, #0
 800ca0a:	bfba      	itte	lt
 800ca0c:	4249      	neglt	r1, r1
 800ca0e:	232d      	movlt	r3, #45	@ 0x2d
 800ca10:	232b      	movge	r3, #43	@ 0x2b
 800ca12:	2909      	cmp	r1, #9
 800ca14:	7002      	strb	r2, [r0, #0]
 800ca16:	7043      	strb	r3, [r0, #1]
 800ca18:	dd29      	ble.n	800ca6e <__exponent+0x68>
 800ca1a:	f10d 0307 	add.w	r3, sp, #7
 800ca1e:	461d      	mov	r5, r3
 800ca20:	270a      	movs	r7, #10
 800ca22:	461a      	mov	r2, r3
 800ca24:	fbb1 f6f7 	udiv	r6, r1, r7
 800ca28:	fb07 1416 	mls	r4, r7, r6, r1
 800ca2c:	3430      	adds	r4, #48	@ 0x30
 800ca2e:	f802 4c01 	strb.w	r4, [r2, #-1]
 800ca32:	460c      	mov	r4, r1
 800ca34:	2c63      	cmp	r4, #99	@ 0x63
 800ca36:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800ca3a:	4631      	mov	r1, r6
 800ca3c:	dcf1      	bgt.n	800ca22 <__exponent+0x1c>
 800ca3e:	3130      	adds	r1, #48	@ 0x30
 800ca40:	1e94      	subs	r4, r2, #2
 800ca42:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ca46:	1c41      	adds	r1, r0, #1
 800ca48:	4623      	mov	r3, r4
 800ca4a:	42ab      	cmp	r3, r5
 800ca4c:	d30a      	bcc.n	800ca64 <__exponent+0x5e>
 800ca4e:	f10d 0309 	add.w	r3, sp, #9
 800ca52:	1a9b      	subs	r3, r3, r2
 800ca54:	42ac      	cmp	r4, r5
 800ca56:	bf88      	it	hi
 800ca58:	2300      	movhi	r3, #0
 800ca5a:	3302      	adds	r3, #2
 800ca5c:	4403      	add	r3, r0
 800ca5e:	1a18      	subs	r0, r3, r0
 800ca60:	b003      	add	sp, #12
 800ca62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ca64:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ca68:	f801 6f01 	strb.w	r6, [r1, #1]!
 800ca6c:	e7ed      	b.n	800ca4a <__exponent+0x44>
 800ca6e:	2330      	movs	r3, #48	@ 0x30
 800ca70:	3130      	adds	r1, #48	@ 0x30
 800ca72:	7083      	strb	r3, [r0, #2]
 800ca74:	70c1      	strb	r1, [r0, #3]
 800ca76:	1d03      	adds	r3, r0, #4
 800ca78:	e7f1      	b.n	800ca5e <__exponent+0x58>
	...

0800ca7c <_printf_float>:
 800ca7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca80:	b08d      	sub	sp, #52	@ 0x34
 800ca82:	460c      	mov	r4, r1
 800ca84:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800ca88:	4616      	mov	r6, r2
 800ca8a:	461f      	mov	r7, r3
 800ca8c:	4605      	mov	r5, r0
 800ca8e:	f000 ff09 	bl	800d8a4 <_localeconv_r>
 800ca92:	6803      	ldr	r3, [r0, #0]
 800ca94:	9304      	str	r3, [sp, #16]
 800ca96:	4618      	mov	r0, r3
 800ca98:	f7f3 fbf2 	bl	8000280 <strlen>
 800ca9c:	2300      	movs	r3, #0
 800ca9e:	930a      	str	r3, [sp, #40]	@ 0x28
 800caa0:	f8d8 3000 	ldr.w	r3, [r8]
 800caa4:	9005      	str	r0, [sp, #20]
 800caa6:	3307      	adds	r3, #7
 800caa8:	f023 0307 	bic.w	r3, r3, #7
 800caac:	f103 0208 	add.w	r2, r3, #8
 800cab0:	f894 a018 	ldrb.w	sl, [r4, #24]
 800cab4:	f8d4 b000 	ldr.w	fp, [r4]
 800cab8:	f8c8 2000 	str.w	r2, [r8]
 800cabc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800cac0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800cac4:	9307      	str	r3, [sp, #28]
 800cac6:	f8cd 8018 	str.w	r8, [sp, #24]
 800caca:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800cace:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cad2:	4b9c      	ldr	r3, [pc, #624]	@ (800cd44 <_printf_float+0x2c8>)
 800cad4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800cad8:	f7f4 f830 	bl	8000b3c <__aeabi_dcmpun>
 800cadc:	bb70      	cbnz	r0, 800cb3c <_printf_float+0xc0>
 800cade:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cae2:	4b98      	ldr	r3, [pc, #608]	@ (800cd44 <_printf_float+0x2c8>)
 800cae4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800cae8:	f7f4 f80a 	bl	8000b00 <__aeabi_dcmple>
 800caec:	bb30      	cbnz	r0, 800cb3c <_printf_float+0xc0>
 800caee:	2200      	movs	r2, #0
 800caf0:	2300      	movs	r3, #0
 800caf2:	4640      	mov	r0, r8
 800caf4:	4649      	mov	r1, r9
 800caf6:	f7f3 fff9 	bl	8000aec <__aeabi_dcmplt>
 800cafa:	b110      	cbz	r0, 800cb02 <_printf_float+0x86>
 800cafc:	232d      	movs	r3, #45	@ 0x2d
 800cafe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cb02:	4a91      	ldr	r2, [pc, #580]	@ (800cd48 <_printf_float+0x2cc>)
 800cb04:	4b91      	ldr	r3, [pc, #580]	@ (800cd4c <_printf_float+0x2d0>)
 800cb06:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800cb0a:	bf94      	ite	ls
 800cb0c:	4690      	movls	r8, r2
 800cb0e:	4698      	movhi	r8, r3
 800cb10:	2303      	movs	r3, #3
 800cb12:	6123      	str	r3, [r4, #16]
 800cb14:	f02b 0304 	bic.w	r3, fp, #4
 800cb18:	6023      	str	r3, [r4, #0]
 800cb1a:	f04f 0900 	mov.w	r9, #0
 800cb1e:	9700      	str	r7, [sp, #0]
 800cb20:	4633      	mov	r3, r6
 800cb22:	aa0b      	add	r2, sp, #44	@ 0x2c
 800cb24:	4621      	mov	r1, r4
 800cb26:	4628      	mov	r0, r5
 800cb28:	f000 f9d2 	bl	800ced0 <_printf_common>
 800cb2c:	3001      	adds	r0, #1
 800cb2e:	f040 808d 	bne.w	800cc4c <_printf_float+0x1d0>
 800cb32:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cb36:	b00d      	add	sp, #52	@ 0x34
 800cb38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb3c:	4642      	mov	r2, r8
 800cb3e:	464b      	mov	r3, r9
 800cb40:	4640      	mov	r0, r8
 800cb42:	4649      	mov	r1, r9
 800cb44:	f7f3 fffa 	bl	8000b3c <__aeabi_dcmpun>
 800cb48:	b140      	cbz	r0, 800cb5c <_printf_float+0xe0>
 800cb4a:	464b      	mov	r3, r9
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	bfbc      	itt	lt
 800cb50:	232d      	movlt	r3, #45	@ 0x2d
 800cb52:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800cb56:	4a7e      	ldr	r2, [pc, #504]	@ (800cd50 <_printf_float+0x2d4>)
 800cb58:	4b7e      	ldr	r3, [pc, #504]	@ (800cd54 <_printf_float+0x2d8>)
 800cb5a:	e7d4      	b.n	800cb06 <_printf_float+0x8a>
 800cb5c:	6863      	ldr	r3, [r4, #4]
 800cb5e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800cb62:	9206      	str	r2, [sp, #24]
 800cb64:	1c5a      	adds	r2, r3, #1
 800cb66:	d13b      	bne.n	800cbe0 <_printf_float+0x164>
 800cb68:	2306      	movs	r3, #6
 800cb6a:	6063      	str	r3, [r4, #4]
 800cb6c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800cb70:	2300      	movs	r3, #0
 800cb72:	6022      	str	r2, [r4, #0]
 800cb74:	9303      	str	r3, [sp, #12]
 800cb76:	ab0a      	add	r3, sp, #40	@ 0x28
 800cb78:	e9cd a301 	strd	sl, r3, [sp, #4]
 800cb7c:	ab09      	add	r3, sp, #36	@ 0x24
 800cb7e:	9300      	str	r3, [sp, #0]
 800cb80:	6861      	ldr	r1, [r4, #4]
 800cb82:	ec49 8b10 	vmov	d0, r8, r9
 800cb86:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800cb8a:	4628      	mov	r0, r5
 800cb8c:	f7ff fed6 	bl	800c93c <__cvt>
 800cb90:	9b06      	ldr	r3, [sp, #24]
 800cb92:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cb94:	2b47      	cmp	r3, #71	@ 0x47
 800cb96:	4680      	mov	r8, r0
 800cb98:	d129      	bne.n	800cbee <_printf_float+0x172>
 800cb9a:	1cc8      	adds	r0, r1, #3
 800cb9c:	db02      	blt.n	800cba4 <_printf_float+0x128>
 800cb9e:	6863      	ldr	r3, [r4, #4]
 800cba0:	4299      	cmp	r1, r3
 800cba2:	dd41      	ble.n	800cc28 <_printf_float+0x1ac>
 800cba4:	f1aa 0a02 	sub.w	sl, sl, #2
 800cba8:	fa5f fa8a 	uxtb.w	sl, sl
 800cbac:	3901      	subs	r1, #1
 800cbae:	4652      	mov	r2, sl
 800cbb0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800cbb4:	9109      	str	r1, [sp, #36]	@ 0x24
 800cbb6:	f7ff ff26 	bl	800ca06 <__exponent>
 800cbba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cbbc:	1813      	adds	r3, r2, r0
 800cbbe:	2a01      	cmp	r2, #1
 800cbc0:	4681      	mov	r9, r0
 800cbc2:	6123      	str	r3, [r4, #16]
 800cbc4:	dc02      	bgt.n	800cbcc <_printf_float+0x150>
 800cbc6:	6822      	ldr	r2, [r4, #0]
 800cbc8:	07d2      	lsls	r2, r2, #31
 800cbca:	d501      	bpl.n	800cbd0 <_printf_float+0x154>
 800cbcc:	3301      	adds	r3, #1
 800cbce:	6123      	str	r3, [r4, #16]
 800cbd0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800cbd4:	2b00      	cmp	r3, #0
 800cbd6:	d0a2      	beq.n	800cb1e <_printf_float+0xa2>
 800cbd8:	232d      	movs	r3, #45	@ 0x2d
 800cbda:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cbde:	e79e      	b.n	800cb1e <_printf_float+0xa2>
 800cbe0:	9a06      	ldr	r2, [sp, #24]
 800cbe2:	2a47      	cmp	r2, #71	@ 0x47
 800cbe4:	d1c2      	bne.n	800cb6c <_printf_float+0xf0>
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	d1c0      	bne.n	800cb6c <_printf_float+0xf0>
 800cbea:	2301      	movs	r3, #1
 800cbec:	e7bd      	b.n	800cb6a <_printf_float+0xee>
 800cbee:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800cbf2:	d9db      	bls.n	800cbac <_printf_float+0x130>
 800cbf4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800cbf8:	d118      	bne.n	800cc2c <_printf_float+0x1b0>
 800cbfa:	2900      	cmp	r1, #0
 800cbfc:	6863      	ldr	r3, [r4, #4]
 800cbfe:	dd0b      	ble.n	800cc18 <_printf_float+0x19c>
 800cc00:	6121      	str	r1, [r4, #16]
 800cc02:	b913      	cbnz	r3, 800cc0a <_printf_float+0x18e>
 800cc04:	6822      	ldr	r2, [r4, #0]
 800cc06:	07d0      	lsls	r0, r2, #31
 800cc08:	d502      	bpl.n	800cc10 <_printf_float+0x194>
 800cc0a:	3301      	adds	r3, #1
 800cc0c:	440b      	add	r3, r1
 800cc0e:	6123      	str	r3, [r4, #16]
 800cc10:	65a1      	str	r1, [r4, #88]	@ 0x58
 800cc12:	f04f 0900 	mov.w	r9, #0
 800cc16:	e7db      	b.n	800cbd0 <_printf_float+0x154>
 800cc18:	b913      	cbnz	r3, 800cc20 <_printf_float+0x1a4>
 800cc1a:	6822      	ldr	r2, [r4, #0]
 800cc1c:	07d2      	lsls	r2, r2, #31
 800cc1e:	d501      	bpl.n	800cc24 <_printf_float+0x1a8>
 800cc20:	3302      	adds	r3, #2
 800cc22:	e7f4      	b.n	800cc0e <_printf_float+0x192>
 800cc24:	2301      	movs	r3, #1
 800cc26:	e7f2      	b.n	800cc0e <_printf_float+0x192>
 800cc28:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800cc2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cc2e:	4299      	cmp	r1, r3
 800cc30:	db05      	blt.n	800cc3e <_printf_float+0x1c2>
 800cc32:	6823      	ldr	r3, [r4, #0]
 800cc34:	6121      	str	r1, [r4, #16]
 800cc36:	07d8      	lsls	r0, r3, #31
 800cc38:	d5ea      	bpl.n	800cc10 <_printf_float+0x194>
 800cc3a:	1c4b      	adds	r3, r1, #1
 800cc3c:	e7e7      	b.n	800cc0e <_printf_float+0x192>
 800cc3e:	2900      	cmp	r1, #0
 800cc40:	bfd4      	ite	le
 800cc42:	f1c1 0202 	rsble	r2, r1, #2
 800cc46:	2201      	movgt	r2, #1
 800cc48:	4413      	add	r3, r2
 800cc4a:	e7e0      	b.n	800cc0e <_printf_float+0x192>
 800cc4c:	6823      	ldr	r3, [r4, #0]
 800cc4e:	055a      	lsls	r2, r3, #21
 800cc50:	d407      	bmi.n	800cc62 <_printf_float+0x1e6>
 800cc52:	6923      	ldr	r3, [r4, #16]
 800cc54:	4642      	mov	r2, r8
 800cc56:	4631      	mov	r1, r6
 800cc58:	4628      	mov	r0, r5
 800cc5a:	47b8      	blx	r7
 800cc5c:	3001      	adds	r0, #1
 800cc5e:	d12b      	bne.n	800ccb8 <_printf_float+0x23c>
 800cc60:	e767      	b.n	800cb32 <_printf_float+0xb6>
 800cc62:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800cc66:	f240 80dd 	bls.w	800ce24 <_printf_float+0x3a8>
 800cc6a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800cc6e:	2200      	movs	r2, #0
 800cc70:	2300      	movs	r3, #0
 800cc72:	f7f3 ff31 	bl	8000ad8 <__aeabi_dcmpeq>
 800cc76:	2800      	cmp	r0, #0
 800cc78:	d033      	beq.n	800cce2 <_printf_float+0x266>
 800cc7a:	4a37      	ldr	r2, [pc, #220]	@ (800cd58 <_printf_float+0x2dc>)
 800cc7c:	2301      	movs	r3, #1
 800cc7e:	4631      	mov	r1, r6
 800cc80:	4628      	mov	r0, r5
 800cc82:	47b8      	blx	r7
 800cc84:	3001      	adds	r0, #1
 800cc86:	f43f af54 	beq.w	800cb32 <_printf_float+0xb6>
 800cc8a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800cc8e:	4543      	cmp	r3, r8
 800cc90:	db02      	blt.n	800cc98 <_printf_float+0x21c>
 800cc92:	6823      	ldr	r3, [r4, #0]
 800cc94:	07d8      	lsls	r0, r3, #31
 800cc96:	d50f      	bpl.n	800ccb8 <_printf_float+0x23c>
 800cc98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cc9c:	4631      	mov	r1, r6
 800cc9e:	4628      	mov	r0, r5
 800cca0:	47b8      	blx	r7
 800cca2:	3001      	adds	r0, #1
 800cca4:	f43f af45 	beq.w	800cb32 <_printf_float+0xb6>
 800cca8:	f04f 0900 	mov.w	r9, #0
 800ccac:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800ccb0:	f104 0a1a 	add.w	sl, r4, #26
 800ccb4:	45c8      	cmp	r8, r9
 800ccb6:	dc09      	bgt.n	800cccc <_printf_float+0x250>
 800ccb8:	6823      	ldr	r3, [r4, #0]
 800ccba:	079b      	lsls	r3, r3, #30
 800ccbc:	f100 8103 	bmi.w	800cec6 <_printf_float+0x44a>
 800ccc0:	68e0      	ldr	r0, [r4, #12]
 800ccc2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ccc4:	4298      	cmp	r0, r3
 800ccc6:	bfb8      	it	lt
 800ccc8:	4618      	movlt	r0, r3
 800ccca:	e734      	b.n	800cb36 <_printf_float+0xba>
 800cccc:	2301      	movs	r3, #1
 800ccce:	4652      	mov	r2, sl
 800ccd0:	4631      	mov	r1, r6
 800ccd2:	4628      	mov	r0, r5
 800ccd4:	47b8      	blx	r7
 800ccd6:	3001      	adds	r0, #1
 800ccd8:	f43f af2b 	beq.w	800cb32 <_printf_float+0xb6>
 800ccdc:	f109 0901 	add.w	r9, r9, #1
 800cce0:	e7e8      	b.n	800ccb4 <_printf_float+0x238>
 800cce2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cce4:	2b00      	cmp	r3, #0
 800cce6:	dc39      	bgt.n	800cd5c <_printf_float+0x2e0>
 800cce8:	4a1b      	ldr	r2, [pc, #108]	@ (800cd58 <_printf_float+0x2dc>)
 800ccea:	2301      	movs	r3, #1
 800ccec:	4631      	mov	r1, r6
 800ccee:	4628      	mov	r0, r5
 800ccf0:	47b8      	blx	r7
 800ccf2:	3001      	adds	r0, #1
 800ccf4:	f43f af1d 	beq.w	800cb32 <_printf_float+0xb6>
 800ccf8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800ccfc:	ea59 0303 	orrs.w	r3, r9, r3
 800cd00:	d102      	bne.n	800cd08 <_printf_float+0x28c>
 800cd02:	6823      	ldr	r3, [r4, #0]
 800cd04:	07d9      	lsls	r1, r3, #31
 800cd06:	d5d7      	bpl.n	800ccb8 <_printf_float+0x23c>
 800cd08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cd0c:	4631      	mov	r1, r6
 800cd0e:	4628      	mov	r0, r5
 800cd10:	47b8      	blx	r7
 800cd12:	3001      	adds	r0, #1
 800cd14:	f43f af0d 	beq.w	800cb32 <_printf_float+0xb6>
 800cd18:	f04f 0a00 	mov.w	sl, #0
 800cd1c:	f104 0b1a 	add.w	fp, r4, #26
 800cd20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd22:	425b      	negs	r3, r3
 800cd24:	4553      	cmp	r3, sl
 800cd26:	dc01      	bgt.n	800cd2c <_printf_float+0x2b0>
 800cd28:	464b      	mov	r3, r9
 800cd2a:	e793      	b.n	800cc54 <_printf_float+0x1d8>
 800cd2c:	2301      	movs	r3, #1
 800cd2e:	465a      	mov	r2, fp
 800cd30:	4631      	mov	r1, r6
 800cd32:	4628      	mov	r0, r5
 800cd34:	47b8      	blx	r7
 800cd36:	3001      	adds	r0, #1
 800cd38:	f43f aefb 	beq.w	800cb32 <_printf_float+0xb6>
 800cd3c:	f10a 0a01 	add.w	sl, sl, #1
 800cd40:	e7ee      	b.n	800cd20 <_printf_float+0x2a4>
 800cd42:	bf00      	nop
 800cd44:	7fefffff 	.word	0x7fefffff
 800cd48:	080136d0 	.word	0x080136d0
 800cd4c:	080136d4 	.word	0x080136d4
 800cd50:	080136d8 	.word	0x080136d8
 800cd54:	080136dc 	.word	0x080136dc
 800cd58:	080136e0 	.word	0x080136e0
 800cd5c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800cd5e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800cd62:	4553      	cmp	r3, sl
 800cd64:	bfa8      	it	ge
 800cd66:	4653      	movge	r3, sl
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	4699      	mov	r9, r3
 800cd6c:	dc36      	bgt.n	800cddc <_printf_float+0x360>
 800cd6e:	f04f 0b00 	mov.w	fp, #0
 800cd72:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cd76:	f104 021a 	add.w	r2, r4, #26
 800cd7a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800cd7c:	9306      	str	r3, [sp, #24]
 800cd7e:	eba3 0309 	sub.w	r3, r3, r9
 800cd82:	455b      	cmp	r3, fp
 800cd84:	dc31      	bgt.n	800cdea <_printf_float+0x36e>
 800cd86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd88:	459a      	cmp	sl, r3
 800cd8a:	dc3a      	bgt.n	800ce02 <_printf_float+0x386>
 800cd8c:	6823      	ldr	r3, [r4, #0]
 800cd8e:	07da      	lsls	r2, r3, #31
 800cd90:	d437      	bmi.n	800ce02 <_printf_float+0x386>
 800cd92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd94:	ebaa 0903 	sub.w	r9, sl, r3
 800cd98:	9b06      	ldr	r3, [sp, #24]
 800cd9a:	ebaa 0303 	sub.w	r3, sl, r3
 800cd9e:	4599      	cmp	r9, r3
 800cda0:	bfa8      	it	ge
 800cda2:	4699      	movge	r9, r3
 800cda4:	f1b9 0f00 	cmp.w	r9, #0
 800cda8:	dc33      	bgt.n	800ce12 <_printf_float+0x396>
 800cdaa:	f04f 0800 	mov.w	r8, #0
 800cdae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cdb2:	f104 0b1a 	add.w	fp, r4, #26
 800cdb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cdb8:	ebaa 0303 	sub.w	r3, sl, r3
 800cdbc:	eba3 0309 	sub.w	r3, r3, r9
 800cdc0:	4543      	cmp	r3, r8
 800cdc2:	f77f af79 	ble.w	800ccb8 <_printf_float+0x23c>
 800cdc6:	2301      	movs	r3, #1
 800cdc8:	465a      	mov	r2, fp
 800cdca:	4631      	mov	r1, r6
 800cdcc:	4628      	mov	r0, r5
 800cdce:	47b8      	blx	r7
 800cdd0:	3001      	adds	r0, #1
 800cdd2:	f43f aeae 	beq.w	800cb32 <_printf_float+0xb6>
 800cdd6:	f108 0801 	add.w	r8, r8, #1
 800cdda:	e7ec      	b.n	800cdb6 <_printf_float+0x33a>
 800cddc:	4642      	mov	r2, r8
 800cdde:	4631      	mov	r1, r6
 800cde0:	4628      	mov	r0, r5
 800cde2:	47b8      	blx	r7
 800cde4:	3001      	adds	r0, #1
 800cde6:	d1c2      	bne.n	800cd6e <_printf_float+0x2f2>
 800cde8:	e6a3      	b.n	800cb32 <_printf_float+0xb6>
 800cdea:	2301      	movs	r3, #1
 800cdec:	4631      	mov	r1, r6
 800cdee:	4628      	mov	r0, r5
 800cdf0:	9206      	str	r2, [sp, #24]
 800cdf2:	47b8      	blx	r7
 800cdf4:	3001      	adds	r0, #1
 800cdf6:	f43f ae9c 	beq.w	800cb32 <_printf_float+0xb6>
 800cdfa:	9a06      	ldr	r2, [sp, #24]
 800cdfc:	f10b 0b01 	add.w	fp, fp, #1
 800ce00:	e7bb      	b.n	800cd7a <_printf_float+0x2fe>
 800ce02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ce06:	4631      	mov	r1, r6
 800ce08:	4628      	mov	r0, r5
 800ce0a:	47b8      	blx	r7
 800ce0c:	3001      	adds	r0, #1
 800ce0e:	d1c0      	bne.n	800cd92 <_printf_float+0x316>
 800ce10:	e68f      	b.n	800cb32 <_printf_float+0xb6>
 800ce12:	9a06      	ldr	r2, [sp, #24]
 800ce14:	464b      	mov	r3, r9
 800ce16:	4442      	add	r2, r8
 800ce18:	4631      	mov	r1, r6
 800ce1a:	4628      	mov	r0, r5
 800ce1c:	47b8      	blx	r7
 800ce1e:	3001      	adds	r0, #1
 800ce20:	d1c3      	bne.n	800cdaa <_printf_float+0x32e>
 800ce22:	e686      	b.n	800cb32 <_printf_float+0xb6>
 800ce24:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ce28:	f1ba 0f01 	cmp.w	sl, #1
 800ce2c:	dc01      	bgt.n	800ce32 <_printf_float+0x3b6>
 800ce2e:	07db      	lsls	r3, r3, #31
 800ce30:	d536      	bpl.n	800cea0 <_printf_float+0x424>
 800ce32:	2301      	movs	r3, #1
 800ce34:	4642      	mov	r2, r8
 800ce36:	4631      	mov	r1, r6
 800ce38:	4628      	mov	r0, r5
 800ce3a:	47b8      	blx	r7
 800ce3c:	3001      	adds	r0, #1
 800ce3e:	f43f ae78 	beq.w	800cb32 <_printf_float+0xb6>
 800ce42:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ce46:	4631      	mov	r1, r6
 800ce48:	4628      	mov	r0, r5
 800ce4a:	47b8      	blx	r7
 800ce4c:	3001      	adds	r0, #1
 800ce4e:	f43f ae70 	beq.w	800cb32 <_printf_float+0xb6>
 800ce52:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ce56:	2200      	movs	r2, #0
 800ce58:	2300      	movs	r3, #0
 800ce5a:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800ce5e:	f7f3 fe3b 	bl	8000ad8 <__aeabi_dcmpeq>
 800ce62:	b9c0      	cbnz	r0, 800ce96 <_printf_float+0x41a>
 800ce64:	4653      	mov	r3, sl
 800ce66:	f108 0201 	add.w	r2, r8, #1
 800ce6a:	4631      	mov	r1, r6
 800ce6c:	4628      	mov	r0, r5
 800ce6e:	47b8      	blx	r7
 800ce70:	3001      	adds	r0, #1
 800ce72:	d10c      	bne.n	800ce8e <_printf_float+0x412>
 800ce74:	e65d      	b.n	800cb32 <_printf_float+0xb6>
 800ce76:	2301      	movs	r3, #1
 800ce78:	465a      	mov	r2, fp
 800ce7a:	4631      	mov	r1, r6
 800ce7c:	4628      	mov	r0, r5
 800ce7e:	47b8      	blx	r7
 800ce80:	3001      	adds	r0, #1
 800ce82:	f43f ae56 	beq.w	800cb32 <_printf_float+0xb6>
 800ce86:	f108 0801 	add.w	r8, r8, #1
 800ce8a:	45d0      	cmp	r8, sl
 800ce8c:	dbf3      	blt.n	800ce76 <_printf_float+0x3fa>
 800ce8e:	464b      	mov	r3, r9
 800ce90:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800ce94:	e6df      	b.n	800cc56 <_printf_float+0x1da>
 800ce96:	f04f 0800 	mov.w	r8, #0
 800ce9a:	f104 0b1a 	add.w	fp, r4, #26
 800ce9e:	e7f4      	b.n	800ce8a <_printf_float+0x40e>
 800cea0:	2301      	movs	r3, #1
 800cea2:	4642      	mov	r2, r8
 800cea4:	e7e1      	b.n	800ce6a <_printf_float+0x3ee>
 800cea6:	2301      	movs	r3, #1
 800cea8:	464a      	mov	r2, r9
 800ceaa:	4631      	mov	r1, r6
 800ceac:	4628      	mov	r0, r5
 800ceae:	47b8      	blx	r7
 800ceb0:	3001      	adds	r0, #1
 800ceb2:	f43f ae3e 	beq.w	800cb32 <_printf_float+0xb6>
 800ceb6:	f108 0801 	add.w	r8, r8, #1
 800ceba:	68e3      	ldr	r3, [r4, #12]
 800cebc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cebe:	1a5b      	subs	r3, r3, r1
 800cec0:	4543      	cmp	r3, r8
 800cec2:	dcf0      	bgt.n	800cea6 <_printf_float+0x42a>
 800cec4:	e6fc      	b.n	800ccc0 <_printf_float+0x244>
 800cec6:	f04f 0800 	mov.w	r8, #0
 800ceca:	f104 0919 	add.w	r9, r4, #25
 800cece:	e7f4      	b.n	800ceba <_printf_float+0x43e>

0800ced0 <_printf_common>:
 800ced0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ced4:	4616      	mov	r6, r2
 800ced6:	4698      	mov	r8, r3
 800ced8:	688a      	ldr	r2, [r1, #8]
 800ceda:	690b      	ldr	r3, [r1, #16]
 800cedc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800cee0:	4293      	cmp	r3, r2
 800cee2:	bfb8      	it	lt
 800cee4:	4613      	movlt	r3, r2
 800cee6:	6033      	str	r3, [r6, #0]
 800cee8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ceec:	4607      	mov	r7, r0
 800ceee:	460c      	mov	r4, r1
 800cef0:	b10a      	cbz	r2, 800cef6 <_printf_common+0x26>
 800cef2:	3301      	adds	r3, #1
 800cef4:	6033      	str	r3, [r6, #0]
 800cef6:	6823      	ldr	r3, [r4, #0]
 800cef8:	0699      	lsls	r1, r3, #26
 800cefa:	bf42      	ittt	mi
 800cefc:	6833      	ldrmi	r3, [r6, #0]
 800cefe:	3302      	addmi	r3, #2
 800cf00:	6033      	strmi	r3, [r6, #0]
 800cf02:	6825      	ldr	r5, [r4, #0]
 800cf04:	f015 0506 	ands.w	r5, r5, #6
 800cf08:	d106      	bne.n	800cf18 <_printf_common+0x48>
 800cf0a:	f104 0a19 	add.w	sl, r4, #25
 800cf0e:	68e3      	ldr	r3, [r4, #12]
 800cf10:	6832      	ldr	r2, [r6, #0]
 800cf12:	1a9b      	subs	r3, r3, r2
 800cf14:	42ab      	cmp	r3, r5
 800cf16:	dc26      	bgt.n	800cf66 <_printf_common+0x96>
 800cf18:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800cf1c:	6822      	ldr	r2, [r4, #0]
 800cf1e:	3b00      	subs	r3, #0
 800cf20:	bf18      	it	ne
 800cf22:	2301      	movne	r3, #1
 800cf24:	0692      	lsls	r2, r2, #26
 800cf26:	d42b      	bmi.n	800cf80 <_printf_common+0xb0>
 800cf28:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800cf2c:	4641      	mov	r1, r8
 800cf2e:	4638      	mov	r0, r7
 800cf30:	47c8      	blx	r9
 800cf32:	3001      	adds	r0, #1
 800cf34:	d01e      	beq.n	800cf74 <_printf_common+0xa4>
 800cf36:	6823      	ldr	r3, [r4, #0]
 800cf38:	6922      	ldr	r2, [r4, #16]
 800cf3a:	f003 0306 	and.w	r3, r3, #6
 800cf3e:	2b04      	cmp	r3, #4
 800cf40:	bf02      	ittt	eq
 800cf42:	68e5      	ldreq	r5, [r4, #12]
 800cf44:	6833      	ldreq	r3, [r6, #0]
 800cf46:	1aed      	subeq	r5, r5, r3
 800cf48:	68a3      	ldr	r3, [r4, #8]
 800cf4a:	bf0c      	ite	eq
 800cf4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cf50:	2500      	movne	r5, #0
 800cf52:	4293      	cmp	r3, r2
 800cf54:	bfc4      	itt	gt
 800cf56:	1a9b      	subgt	r3, r3, r2
 800cf58:	18ed      	addgt	r5, r5, r3
 800cf5a:	2600      	movs	r6, #0
 800cf5c:	341a      	adds	r4, #26
 800cf5e:	42b5      	cmp	r5, r6
 800cf60:	d11a      	bne.n	800cf98 <_printf_common+0xc8>
 800cf62:	2000      	movs	r0, #0
 800cf64:	e008      	b.n	800cf78 <_printf_common+0xa8>
 800cf66:	2301      	movs	r3, #1
 800cf68:	4652      	mov	r2, sl
 800cf6a:	4641      	mov	r1, r8
 800cf6c:	4638      	mov	r0, r7
 800cf6e:	47c8      	blx	r9
 800cf70:	3001      	adds	r0, #1
 800cf72:	d103      	bne.n	800cf7c <_printf_common+0xac>
 800cf74:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cf78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf7c:	3501      	adds	r5, #1
 800cf7e:	e7c6      	b.n	800cf0e <_printf_common+0x3e>
 800cf80:	18e1      	adds	r1, r4, r3
 800cf82:	1c5a      	adds	r2, r3, #1
 800cf84:	2030      	movs	r0, #48	@ 0x30
 800cf86:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800cf8a:	4422      	add	r2, r4
 800cf8c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800cf90:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800cf94:	3302      	adds	r3, #2
 800cf96:	e7c7      	b.n	800cf28 <_printf_common+0x58>
 800cf98:	2301      	movs	r3, #1
 800cf9a:	4622      	mov	r2, r4
 800cf9c:	4641      	mov	r1, r8
 800cf9e:	4638      	mov	r0, r7
 800cfa0:	47c8      	blx	r9
 800cfa2:	3001      	adds	r0, #1
 800cfa4:	d0e6      	beq.n	800cf74 <_printf_common+0xa4>
 800cfa6:	3601      	adds	r6, #1
 800cfa8:	e7d9      	b.n	800cf5e <_printf_common+0x8e>
	...

0800cfac <_printf_i>:
 800cfac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cfb0:	7e0f      	ldrb	r7, [r1, #24]
 800cfb2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800cfb4:	2f78      	cmp	r7, #120	@ 0x78
 800cfb6:	4691      	mov	r9, r2
 800cfb8:	4680      	mov	r8, r0
 800cfba:	460c      	mov	r4, r1
 800cfbc:	469a      	mov	sl, r3
 800cfbe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800cfc2:	d807      	bhi.n	800cfd4 <_printf_i+0x28>
 800cfc4:	2f62      	cmp	r7, #98	@ 0x62
 800cfc6:	d80a      	bhi.n	800cfde <_printf_i+0x32>
 800cfc8:	2f00      	cmp	r7, #0
 800cfca:	f000 80d2 	beq.w	800d172 <_printf_i+0x1c6>
 800cfce:	2f58      	cmp	r7, #88	@ 0x58
 800cfd0:	f000 80b9 	beq.w	800d146 <_printf_i+0x19a>
 800cfd4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cfd8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800cfdc:	e03a      	b.n	800d054 <_printf_i+0xa8>
 800cfde:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800cfe2:	2b15      	cmp	r3, #21
 800cfe4:	d8f6      	bhi.n	800cfd4 <_printf_i+0x28>
 800cfe6:	a101      	add	r1, pc, #4	@ (adr r1, 800cfec <_printf_i+0x40>)
 800cfe8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800cfec:	0800d045 	.word	0x0800d045
 800cff0:	0800d059 	.word	0x0800d059
 800cff4:	0800cfd5 	.word	0x0800cfd5
 800cff8:	0800cfd5 	.word	0x0800cfd5
 800cffc:	0800cfd5 	.word	0x0800cfd5
 800d000:	0800cfd5 	.word	0x0800cfd5
 800d004:	0800d059 	.word	0x0800d059
 800d008:	0800cfd5 	.word	0x0800cfd5
 800d00c:	0800cfd5 	.word	0x0800cfd5
 800d010:	0800cfd5 	.word	0x0800cfd5
 800d014:	0800cfd5 	.word	0x0800cfd5
 800d018:	0800d159 	.word	0x0800d159
 800d01c:	0800d083 	.word	0x0800d083
 800d020:	0800d113 	.word	0x0800d113
 800d024:	0800cfd5 	.word	0x0800cfd5
 800d028:	0800cfd5 	.word	0x0800cfd5
 800d02c:	0800d17b 	.word	0x0800d17b
 800d030:	0800cfd5 	.word	0x0800cfd5
 800d034:	0800d083 	.word	0x0800d083
 800d038:	0800cfd5 	.word	0x0800cfd5
 800d03c:	0800cfd5 	.word	0x0800cfd5
 800d040:	0800d11b 	.word	0x0800d11b
 800d044:	6833      	ldr	r3, [r6, #0]
 800d046:	1d1a      	adds	r2, r3, #4
 800d048:	681b      	ldr	r3, [r3, #0]
 800d04a:	6032      	str	r2, [r6, #0]
 800d04c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d050:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d054:	2301      	movs	r3, #1
 800d056:	e09d      	b.n	800d194 <_printf_i+0x1e8>
 800d058:	6833      	ldr	r3, [r6, #0]
 800d05a:	6820      	ldr	r0, [r4, #0]
 800d05c:	1d19      	adds	r1, r3, #4
 800d05e:	6031      	str	r1, [r6, #0]
 800d060:	0606      	lsls	r6, r0, #24
 800d062:	d501      	bpl.n	800d068 <_printf_i+0xbc>
 800d064:	681d      	ldr	r5, [r3, #0]
 800d066:	e003      	b.n	800d070 <_printf_i+0xc4>
 800d068:	0645      	lsls	r5, r0, #25
 800d06a:	d5fb      	bpl.n	800d064 <_printf_i+0xb8>
 800d06c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d070:	2d00      	cmp	r5, #0
 800d072:	da03      	bge.n	800d07c <_printf_i+0xd0>
 800d074:	232d      	movs	r3, #45	@ 0x2d
 800d076:	426d      	negs	r5, r5
 800d078:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d07c:	4859      	ldr	r0, [pc, #356]	@ (800d1e4 <_printf_i+0x238>)
 800d07e:	230a      	movs	r3, #10
 800d080:	e011      	b.n	800d0a6 <_printf_i+0xfa>
 800d082:	6821      	ldr	r1, [r4, #0]
 800d084:	6833      	ldr	r3, [r6, #0]
 800d086:	0608      	lsls	r0, r1, #24
 800d088:	f853 5b04 	ldr.w	r5, [r3], #4
 800d08c:	d402      	bmi.n	800d094 <_printf_i+0xe8>
 800d08e:	0649      	lsls	r1, r1, #25
 800d090:	bf48      	it	mi
 800d092:	b2ad      	uxthmi	r5, r5
 800d094:	2f6f      	cmp	r7, #111	@ 0x6f
 800d096:	4853      	ldr	r0, [pc, #332]	@ (800d1e4 <_printf_i+0x238>)
 800d098:	6033      	str	r3, [r6, #0]
 800d09a:	bf14      	ite	ne
 800d09c:	230a      	movne	r3, #10
 800d09e:	2308      	moveq	r3, #8
 800d0a0:	2100      	movs	r1, #0
 800d0a2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d0a6:	6866      	ldr	r6, [r4, #4]
 800d0a8:	60a6      	str	r6, [r4, #8]
 800d0aa:	2e00      	cmp	r6, #0
 800d0ac:	bfa2      	ittt	ge
 800d0ae:	6821      	ldrge	r1, [r4, #0]
 800d0b0:	f021 0104 	bicge.w	r1, r1, #4
 800d0b4:	6021      	strge	r1, [r4, #0]
 800d0b6:	b90d      	cbnz	r5, 800d0bc <_printf_i+0x110>
 800d0b8:	2e00      	cmp	r6, #0
 800d0ba:	d04b      	beq.n	800d154 <_printf_i+0x1a8>
 800d0bc:	4616      	mov	r6, r2
 800d0be:	fbb5 f1f3 	udiv	r1, r5, r3
 800d0c2:	fb03 5711 	mls	r7, r3, r1, r5
 800d0c6:	5dc7      	ldrb	r7, [r0, r7]
 800d0c8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d0cc:	462f      	mov	r7, r5
 800d0ce:	42bb      	cmp	r3, r7
 800d0d0:	460d      	mov	r5, r1
 800d0d2:	d9f4      	bls.n	800d0be <_printf_i+0x112>
 800d0d4:	2b08      	cmp	r3, #8
 800d0d6:	d10b      	bne.n	800d0f0 <_printf_i+0x144>
 800d0d8:	6823      	ldr	r3, [r4, #0]
 800d0da:	07df      	lsls	r7, r3, #31
 800d0dc:	d508      	bpl.n	800d0f0 <_printf_i+0x144>
 800d0de:	6923      	ldr	r3, [r4, #16]
 800d0e0:	6861      	ldr	r1, [r4, #4]
 800d0e2:	4299      	cmp	r1, r3
 800d0e4:	bfde      	ittt	le
 800d0e6:	2330      	movle	r3, #48	@ 0x30
 800d0e8:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d0ec:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800d0f0:	1b92      	subs	r2, r2, r6
 800d0f2:	6122      	str	r2, [r4, #16]
 800d0f4:	f8cd a000 	str.w	sl, [sp]
 800d0f8:	464b      	mov	r3, r9
 800d0fa:	aa03      	add	r2, sp, #12
 800d0fc:	4621      	mov	r1, r4
 800d0fe:	4640      	mov	r0, r8
 800d100:	f7ff fee6 	bl	800ced0 <_printf_common>
 800d104:	3001      	adds	r0, #1
 800d106:	d14a      	bne.n	800d19e <_printf_i+0x1f2>
 800d108:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d10c:	b004      	add	sp, #16
 800d10e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d112:	6823      	ldr	r3, [r4, #0]
 800d114:	f043 0320 	orr.w	r3, r3, #32
 800d118:	6023      	str	r3, [r4, #0]
 800d11a:	4833      	ldr	r0, [pc, #204]	@ (800d1e8 <_printf_i+0x23c>)
 800d11c:	2778      	movs	r7, #120	@ 0x78
 800d11e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d122:	6823      	ldr	r3, [r4, #0]
 800d124:	6831      	ldr	r1, [r6, #0]
 800d126:	061f      	lsls	r7, r3, #24
 800d128:	f851 5b04 	ldr.w	r5, [r1], #4
 800d12c:	d402      	bmi.n	800d134 <_printf_i+0x188>
 800d12e:	065f      	lsls	r7, r3, #25
 800d130:	bf48      	it	mi
 800d132:	b2ad      	uxthmi	r5, r5
 800d134:	6031      	str	r1, [r6, #0]
 800d136:	07d9      	lsls	r1, r3, #31
 800d138:	bf44      	itt	mi
 800d13a:	f043 0320 	orrmi.w	r3, r3, #32
 800d13e:	6023      	strmi	r3, [r4, #0]
 800d140:	b11d      	cbz	r5, 800d14a <_printf_i+0x19e>
 800d142:	2310      	movs	r3, #16
 800d144:	e7ac      	b.n	800d0a0 <_printf_i+0xf4>
 800d146:	4827      	ldr	r0, [pc, #156]	@ (800d1e4 <_printf_i+0x238>)
 800d148:	e7e9      	b.n	800d11e <_printf_i+0x172>
 800d14a:	6823      	ldr	r3, [r4, #0]
 800d14c:	f023 0320 	bic.w	r3, r3, #32
 800d150:	6023      	str	r3, [r4, #0]
 800d152:	e7f6      	b.n	800d142 <_printf_i+0x196>
 800d154:	4616      	mov	r6, r2
 800d156:	e7bd      	b.n	800d0d4 <_printf_i+0x128>
 800d158:	6833      	ldr	r3, [r6, #0]
 800d15a:	6825      	ldr	r5, [r4, #0]
 800d15c:	6961      	ldr	r1, [r4, #20]
 800d15e:	1d18      	adds	r0, r3, #4
 800d160:	6030      	str	r0, [r6, #0]
 800d162:	062e      	lsls	r6, r5, #24
 800d164:	681b      	ldr	r3, [r3, #0]
 800d166:	d501      	bpl.n	800d16c <_printf_i+0x1c0>
 800d168:	6019      	str	r1, [r3, #0]
 800d16a:	e002      	b.n	800d172 <_printf_i+0x1c6>
 800d16c:	0668      	lsls	r0, r5, #25
 800d16e:	d5fb      	bpl.n	800d168 <_printf_i+0x1bc>
 800d170:	8019      	strh	r1, [r3, #0]
 800d172:	2300      	movs	r3, #0
 800d174:	6123      	str	r3, [r4, #16]
 800d176:	4616      	mov	r6, r2
 800d178:	e7bc      	b.n	800d0f4 <_printf_i+0x148>
 800d17a:	6833      	ldr	r3, [r6, #0]
 800d17c:	1d1a      	adds	r2, r3, #4
 800d17e:	6032      	str	r2, [r6, #0]
 800d180:	681e      	ldr	r6, [r3, #0]
 800d182:	6862      	ldr	r2, [r4, #4]
 800d184:	2100      	movs	r1, #0
 800d186:	4630      	mov	r0, r6
 800d188:	f7f3 f82a 	bl	80001e0 <memchr>
 800d18c:	b108      	cbz	r0, 800d192 <_printf_i+0x1e6>
 800d18e:	1b80      	subs	r0, r0, r6
 800d190:	6060      	str	r0, [r4, #4]
 800d192:	6863      	ldr	r3, [r4, #4]
 800d194:	6123      	str	r3, [r4, #16]
 800d196:	2300      	movs	r3, #0
 800d198:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d19c:	e7aa      	b.n	800d0f4 <_printf_i+0x148>
 800d19e:	6923      	ldr	r3, [r4, #16]
 800d1a0:	4632      	mov	r2, r6
 800d1a2:	4649      	mov	r1, r9
 800d1a4:	4640      	mov	r0, r8
 800d1a6:	47d0      	blx	sl
 800d1a8:	3001      	adds	r0, #1
 800d1aa:	d0ad      	beq.n	800d108 <_printf_i+0x15c>
 800d1ac:	6823      	ldr	r3, [r4, #0]
 800d1ae:	079b      	lsls	r3, r3, #30
 800d1b0:	d413      	bmi.n	800d1da <_printf_i+0x22e>
 800d1b2:	68e0      	ldr	r0, [r4, #12]
 800d1b4:	9b03      	ldr	r3, [sp, #12]
 800d1b6:	4298      	cmp	r0, r3
 800d1b8:	bfb8      	it	lt
 800d1ba:	4618      	movlt	r0, r3
 800d1bc:	e7a6      	b.n	800d10c <_printf_i+0x160>
 800d1be:	2301      	movs	r3, #1
 800d1c0:	4632      	mov	r2, r6
 800d1c2:	4649      	mov	r1, r9
 800d1c4:	4640      	mov	r0, r8
 800d1c6:	47d0      	blx	sl
 800d1c8:	3001      	adds	r0, #1
 800d1ca:	d09d      	beq.n	800d108 <_printf_i+0x15c>
 800d1cc:	3501      	adds	r5, #1
 800d1ce:	68e3      	ldr	r3, [r4, #12]
 800d1d0:	9903      	ldr	r1, [sp, #12]
 800d1d2:	1a5b      	subs	r3, r3, r1
 800d1d4:	42ab      	cmp	r3, r5
 800d1d6:	dcf2      	bgt.n	800d1be <_printf_i+0x212>
 800d1d8:	e7eb      	b.n	800d1b2 <_printf_i+0x206>
 800d1da:	2500      	movs	r5, #0
 800d1dc:	f104 0619 	add.w	r6, r4, #25
 800d1e0:	e7f5      	b.n	800d1ce <_printf_i+0x222>
 800d1e2:	bf00      	nop
 800d1e4:	080136e2 	.word	0x080136e2
 800d1e8:	080136f3 	.word	0x080136f3

0800d1ec <_scanf_float>:
 800d1ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1f0:	b087      	sub	sp, #28
 800d1f2:	4617      	mov	r7, r2
 800d1f4:	9303      	str	r3, [sp, #12]
 800d1f6:	688b      	ldr	r3, [r1, #8]
 800d1f8:	1e5a      	subs	r2, r3, #1
 800d1fa:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800d1fe:	bf81      	itttt	hi
 800d200:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800d204:	eb03 0b05 	addhi.w	fp, r3, r5
 800d208:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800d20c:	608b      	strhi	r3, [r1, #8]
 800d20e:	680b      	ldr	r3, [r1, #0]
 800d210:	460a      	mov	r2, r1
 800d212:	f04f 0500 	mov.w	r5, #0
 800d216:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800d21a:	f842 3b1c 	str.w	r3, [r2], #28
 800d21e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800d222:	4680      	mov	r8, r0
 800d224:	460c      	mov	r4, r1
 800d226:	bf98      	it	ls
 800d228:	f04f 0b00 	movls.w	fp, #0
 800d22c:	9201      	str	r2, [sp, #4]
 800d22e:	4616      	mov	r6, r2
 800d230:	46aa      	mov	sl, r5
 800d232:	46a9      	mov	r9, r5
 800d234:	9502      	str	r5, [sp, #8]
 800d236:	68a2      	ldr	r2, [r4, #8]
 800d238:	b152      	cbz	r2, 800d250 <_scanf_float+0x64>
 800d23a:	683b      	ldr	r3, [r7, #0]
 800d23c:	781b      	ldrb	r3, [r3, #0]
 800d23e:	2b4e      	cmp	r3, #78	@ 0x4e
 800d240:	d864      	bhi.n	800d30c <_scanf_float+0x120>
 800d242:	2b40      	cmp	r3, #64	@ 0x40
 800d244:	d83c      	bhi.n	800d2c0 <_scanf_float+0xd4>
 800d246:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800d24a:	b2c8      	uxtb	r0, r1
 800d24c:	280e      	cmp	r0, #14
 800d24e:	d93a      	bls.n	800d2c6 <_scanf_float+0xda>
 800d250:	f1b9 0f00 	cmp.w	r9, #0
 800d254:	d003      	beq.n	800d25e <_scanf_float+0x72>
 800d256:	6823      	ldr	r3, [r4, #0]
 800d258:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d25c:	6023      	str	r3, [r4, #0]
 800d25e:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800d262:	f1ba 0f01 	cmp.w	sl, #1
 800d266:	f200 8117 	bhi.w	800d498 <_scanf_float+0x2ac>
 800d26a:	9b01      	ldr	r3, [sp, #4]
 800d26c:	429e      	cmp	r6, r3
 800d26e:	f200 8108 	bhi.w	800d482 <_scanf_float+0x296>
 800d272:	2001      	movs	r0, #1
 800d274:	b007      	add	sp, #28
 800d276:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d27a:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800d27e:	2a0d      	cmp	r2, #13
 800d280:	d8e6      	bhi.n	800d250 <_scanf_float+0x64>
 800d282:	a101      	add	r1, pc, #4	@ (adr r1, 800d288 <_scanf_float+0x9c>)
 800d284:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800d288:	0800d3cf 	.word	0x0800d3cf
 800d28c:	0800d251 	.word	0x0800d251
 800d290:	0800d251 	.word	0x0800d251
 800d294:	0800d251 	.word	0x0800d251
 800d298:	0800d42f 	.word	0x0800d42f
 800d29c:	0800d407 	.word	0x0800d407
 800d2a0:	0800d251 	.word	0x0800d251
 800d2a4:	0800d251 	.word	0x0800d251
 800d2a8:	0800d3dd 	.word	0x0800d3dd
 800d2ac:	0800d251 	.word	0x0800d251
 800d2b0:	0800d251 	.word	0x0800d251
 800d2b4:	0800d251 	.word	0x0800d251
 800d2b8:	0800d251 	.word	0x0800d251
 800d2bc:	0800d395 	.word	0x0800d395
 800d2c0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800d2c4:	e7db      	b.n	800d27e <_scanf_float+0x92>
 800d2c6:	290e      	cmp	r1, #14
 800d2c8:	d8c2      	bhi.n	800d250 <_scanf_float+0x64>
 800d2ca:	a001      	add	r0, pc, #4	@ (adr r0, 800d2d0 <_scanf_float+0xe4>)
 800d2cc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800d2d0:	0800d385 	.word	0x0800d385
 800d2d4:	0800d251 	.word	0x0800d251
 800d2d8:	0800d385 	.word	0x0800d385
 800d2dc:	0800d41b 	.word	0x0800d41b
 800d2e0:	0800d251 	.word	0x0800d251
 800d2e4:	0800d32d 	.word	0x0800d32d
 800d2e8:	0800d36b 	.word	0x0800d36b
 800d2ec:	0800d36b 	.word	0x0800d36b
 800d2f0:	0800d36b 	.word	0x0800d36b
 800d2f4:	0800d36b 	.word	0x0800d36b
 800d2f8:	0800d36b 	.word	0x0800d36b
 800d2fc:	0800d36b 	.word	0x0800d36b
 800d300:	0800d36b 	.word	0x0800d36b
 800d304:	0800d36b 	.word	0x0800d36b
 800d308:	0800d36b 	.word	0x0800d36b
 800d30c:	2b6e      	cmp	r3, #110	@ 0x6e
 800d30e:	d809      	bhi.n	800d324 <_scanf_float+0x138>
 800d310:	2b60      	cmp	r3, #96	@ 0x60
 800d312:	d8b2      	bhi.n	800d27a <_scanf_float+0x8e>
 800d314:	2b54      	cmp	r3, #84	@ 0x54
 800d316:	d07b      	beq.n	800d410 <_scanf_float+0x224>
 800d318:	2b59      	cmp	r3, #89	@ 0x59
 800d31a:	d199      	bne.n	800d250 <_scanf_float+0x64>
 800d31c:	2d07      	cmp	r5, #7
 800d31e:	d197      	bne.n	800d250 <_scanf_float+0x64>
 800d320:	2508      	movs	r5, #8
 800d322:	e02c      	b.n	800d37e <_scanf_float+0x192>
 800d324:	2b74      	cmp	r3, #116	@ 0x74
 800d326:	d073      	beq.n	800d410 <_scanf_float+0x224>
 800d328:	2b79      	cmp	r3, #121	@ 0x79
 800d32a:	e7f6      	b.n	800d31a <_scanf_float+0x12e>
 800d32c:	6821      	ldr	r1, [r4, #0]
 800d32e:	05c8      	lsls	r0, r1, #23
 800d330:	d51b      	bpl.n	800d36a <_scanf_float+0x17e>
 800d332:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800d336:	6021      	str	r1, [r4, #0]
 800d338:	f109 0901 	add.w	r9, r9, #1
 800d33c:	f1bb 0f00 	cmp.w	fp, #0
 800d340:	d003      	beq.n	800d34a <_scanf_float+0x15e>
 800d342:	3201      	adds	r2, #1
 800d344:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 800d348:	60a2      	str	r2, [r4, #8]
 800d34a:	68a3      	ldr	r3, [r4, #8]
 800d34c:	3b01      	subs	r3, #1
 800d34e:	60a3      	str	r3, [r4, #8]
 800d350:	6923      	ldr	r3, [r4, #16]
 800d352:	3301      	adds	r3, #1
 800d354:	6123      	str	r3, [r4, #16]
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	3b01      	subs	r3, #1
 800d35a:	2b00      	cmp	r3, #0
 800d35c:	607b      	str	r3, [r7, #4]
 800d35e:	f340 8087 	ble.w	800d470 <_scanf_float+0x284>
 800d362:	683b      	ldr	r3, [r7, #0]
 800d364:	3301      	adds	r3, #1
 800d366:	603b      	str	r3, [r7, #0]
 800d368:	e765      	b.n	800d236 <_scanf_float+0x4a>
 800d36a:	eb1a 0105 	adds.w	r1, sl, r5
 800d36e:	f47f af6f 	bne.w	800d250 <_scanf_float+0x64>
 800d372:	6822      	ldr	r2, [r4, #0]
 800d374:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800d378:	6022      	str	r2, [r4, #0]
 800d37a:	460d      	mov	r5, r1
 800d37c:	468a      	mov	sl, r1
 800d37e:	f806 3b01 	strb.w	r3, [r6], #1
 800d382:	e7e2      	b.n	800d34a <_scanf_float+0x15e>
 800d384:	6822      	ldr	r2, [r4, #0]
 800d386:	0610      	lsls	r0, r2, #24
 800d388:	f57f af62 	bpl.w	800d250 <_scanf_float+0x64>
 800d38c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d390:	6022      	str	r2, [r4, #0]
 800d392:	e7f4      	b.n	800d37e <_scanf_float+0x192>
 800d394:	f1ba 0f00 	cmp.w	sl, #0
 800d398:	d10e      	bne.n	800d3b8 <_scanf_float+0x1cc>
 800d39a:	f1b9 0f00 	cmp.w	r9, #0
 800d39e:	d10e      	bne.n	800d3be <_scanf_float+0x1d2>
 800d3a0:	6822      	ldr	r2, [r4, #0]
 800d3a2:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800d3a6:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800d3aa:	d108      	bne.n	800d3be <_scanf_float+0x1d2>
 800d3ac:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d3b0:	6022      	str	r2, [r4, #0]
 800d3b2:	f04f 0a01 	mov.w	sl, #1
 800d3b6:	e7e2      	b.n	800d37e <_scanf_float+0x192>
 800d3b8:	f1ba 0f02 	cmp.w	sl, #2
 800d3bc:	d055      	beq.n	800d46a <_scanf_float+0x27e>
 800d3be:	2d01      	cmp	r5, #1
 800d3c0:	d002      	beq.n	800d3c8 <_scanf_float+0x1dc>
 800d3c2:	2d04      	cmp	r5, #4
 800d3c4:	f47f af44 	bne.w	800d250 <_scanf_float+0x64>
 800d3c8:	3501      	adds	r5, #1
 800d3ca:	b2ed      	uxtb	r5, r5
 800d3cc:	e7d7      	b.n	800d37e <_scanf_float+0x192>
 800d3ce:	f1ba 0f01 	cmp.w	sl, #1
 800d3d2:	f47f af3d 	bne.w	800d250 <_scanf_float+0x64>
 800d3d6:	f04f 0a02 	mov.w	sl, #2
 800d3da:	e7d0      	b.n	800d37e <_scanf_float+0x192>
 800d3dc:	b97d      	cbnz	r5, 800d3fe <_scanf_float+0x212>
 800d3de:	f1b9 0f00 	cmp.w	r9, #0
 800d3e2:	f47f af38 	bne.w	800d256 <_scanf_float+0x6a>
 800d3e6:	6822      	ldr	r2, [r4, #0]
 800d3e8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800d3ec:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800d3f0:	f040 8108 	bne.w	800d604 <_scanf_float+0x418>
 800d3f4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d3f8:	6022      	str	r2, [r4, #0]
 800d3fa:	2501      	movs	r5, #1
 800d3fc:	e7bf      	b.n	800d37e <_scanf_float+0x192>
 800d3fe:	2d03      	cmp	r5, #3
 800d400:	d0e2      	beq.n	800d3c8 <_scanf_float+0x1dc>
 800d402:	2d05      	cmp	r5, #5
 800d404:	e7de      	b.n	800d3c4 <_scanf_float+0x1d8>
 800d406:	2d02      	cmp	r5, #2
 800d408:	f47f af22 	bne.w	800d250 <_scanf_float+0x64>
 800d40c:	2503      	movs	r5, #3
 800d40e:	e7b6      	b.n	800d37e <_scanf_float+0x192>
 800d410:	2d06      	cmp	r5, #6
 800d412:	f47f af1d 	bne.w	800d250 <_scanf_float+0x64>
 800d416:	2507      	movs	r5, #7
 800d418:	e7b1      	b.n	800d37e <_scanf_float+0x192>
 800d41a:	6822      	ldr	r2, [r4, #0]
 800d41c:	0591      	lsls	r1, r2, #22
 800d41e:	f57f af17 	bpl.w	800d250 <_scanf_float+0x64>
 800d422:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800d426:	6022      	str	r2, [r4, #0]
 800d428:	f8cd 9008 	str.w	r9, [sp, #8]
 800d42c:	e7a7      	b.n	800d37e <_scanf_float+0x192>
 800d42e:	6822      	ldr	r2, [r4, #0]
 800d430:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800d434:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800d438:	d006      	beq.n	800d448 <_scanf_float+0x25c>
 800d43a:	0550      	lsls	r0, r2, #21
 800d43c:	f57f af08 	bpl.w	800d250 <_scanf_float+0x64>
 800d440:	f1b9 0f00 	cmp.w	r9, #0
 800d444:	f000 80de 	beq.w	800d604 <_scanf_float+0x418>
 800d448:	0591      	lsls	r1, r2, #22
 800d44a:	bf58      	it	pl
 800d44c:	9902      	ldrpl	r1, [sp, #8]
 800d44e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d452:	bf58      	it	pl
 800d454:	eba9 0101 	subpl.w	r1, r9, r1
 800d458:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800d45c:	bf58      	it	pl
 800d45e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800d462:	6022      	str	r2, [r4, #0]
 800d464:	f04f 0900 	mov.w	r9, #0
 800d468:	e789      	b.n	800d37e <_scanf_float+0x192>
 800d46a:	f04f 0a03 	mov.w	sl, #3
 800d46e:	e786      	b.n	800d37e <_scanf_float+0x192>
 800d470:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800d474:	4639      	mov	r1, r7
 800d476:	4640      	mov	r0, r8
 800d478:	4798      	blx	r3
 800d47a:	2800      	cmp	r0, #0
 800d47c:	f43f aedb 	beq.w	800d236 <_scanf_float+0x4a>
 800d480:	e6e6      	b.n	800d250 <_scanf_float+0x64>
 800d482:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d486:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d48a:	463a      	mov	r2, r7
 800d48c:	4640      	mov	r0, r8
 800d48e:	4798      	blx	r3
 800d490:	6923      	ldr	r3, [r4, #16]
 800d492:	3b01      	subs	r3, #1
 800d494:	6123      	str	r3, [r4, #16]
 800d496:	e6e8      	b.n	800d26a <_scanf_float+0x7e>
 800d498:	1e6b      	subs	r3, r5, #1
 800d49a:	2b06      	cmp	r3, #6
 800d49c:	d824      	bhi.n	800d4e8 <_scanf_float+0x2fc>
 800d49e:	2d02      	cmp	r5, #2
 800d4a0:	d836      	bhi.n	800d510 <_scanf_float+0x324>
 800d4a2:	9b01      	ldr	r3, [sp, #4]
 800d4a4:	429e      	cmp	r6, r3
 800d4a6:	f67f aee4 	bls.w	800d272 <_scanf_float+0x86>
 800d4aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d4ae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d4b2:	463a      	mov	r2, r7
 800d4b4:	4640      	mov	r0, r8
 800d4b6:	4798      	blx	r3
 800d4b8:	6923      	ldr	r3, [r4, #16]
 800d4ba:	3b01      	subs	r3, #1
 800d4bc:	6123      	str	r3, [r4, #16]
 800d4be:	e7f0      	b.n	800d4a2 <_scanf_float+0x2b6>
 800d4c0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d4c4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800d4c8:	463a      	mov	r2, r7
 800d4ca:	4640      	mov	r0, r8
 800d4cc:	4798      	blx	r3
 800d4ce:	6923      	ldr	r3, [r4, #16]
 800d4d0:	3b01      	subs	r3, #1
 800d4d2:	6123      	str	r3, [r4, #16]
 800d4d4:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800d4d8:	fa5f fa8a 	uxtb.w	sl, sl
 800d4dc:	f1ba 0f02 	cmp.w	sl, #2
 800d4e0:	d1ee      	bne.n	800d4c0 <_scanf_float+0x2d4>
 800d4e2:	3d03      	subs	r5, #3
 800d4e4:	b2ed      	uxtb	r5, r5
 800d4e6:	1b76      	subs	r6, r6, r5
 800d4e8:	6823      	ldr	r3, [r4, #0]
 800d4ea:	05da      	lsls	r2, r3, #23
 800d4ec:	d530      	bpl.n	800d550 <_scanf_float+0x364>
 800d4ee:	055b      	lsls	r3, r3, #21
 800d4f0:	d511      	bpl.n	800d516 <_scanf_float+0x32a>
 800d4f2:	9b01      	ldr	r3, [sp, #4]
 800d4f4:	429e      	cmp	r6, r3
 800d4f6:	f67f aebc 	bls.w	800d272 <_scanf_float+0x86>
 800d4fa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d4fe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d502:	463a      	mov	r2, r7
 800d504:	4640      	mov	r0, r8
 800d506:	4798      	blx	r3
 800d508:	6923      	ldr	r3, [r4, #16]
 800d50a:	3b01      	subs	r3, #1
 800d50c:	6123      	str	r3, [r4, #16]
 800d50e:	e7f0      	b.n	800d4f2 <_scanf_float+0x306>
 800d510:	46aa      	mov	sl, r5
 800d512:	46b3      	mov	fp, r6
 800d514:	e7de      	b.n	800d4d4 <_scanf_float+0x2e8>
 800d516:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800d51a:	6923      	ldr	r3, [r4, #16]
 800d51c:	2965      	cmp	r1, #101	@ 0x65
 800d51e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800d522:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 800d526:	6123      	str	r3, [r4, #16]
 800d528:	d00c      	beq.n	800d544 <_scanf_float+0x358>
 800d52a:	2945      	cmp	r1, #69	@ 0x45
 800d52c:	d00a      	beq.n	800d544 <_scanf_float+0x358>
 800d52e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d532:	463a      	mov	r2, r7
 800d534:	4640      	mov	r0, r8
 800d536:	4798      	blx	r3
 800d538:	6923      	ldr	r3, [r4, #16]
 800d53a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800d53e:	3b01      	subs	r3, #1
 800d540:	1eb5      	subs	r5, r6, #2
 800d542:	6123      	str	r3, [r4, #16]
 800d544:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d548:	463a      	mov	r2, r7
 800d54a:	4640      	mov	r0, r8
 800d54c:	4798      	blx	r3
 800d54e:	462e      	mov	r6, r5
 800d550:	6822      	ldr	r2, [r4, #0]
 800d552:	f012 0210 	ands.w	r2, r2, #16
 800d556:	d001      	beq.n	800d55c <_scanf_float+0x370>
 800d558:	2000      	movs	r0, #0
 800d55a:	e68b      	b.n	800d274 <_scanf_float+0x88>
 800d55c:	7032      	strb	r2, [r6, #0]
 800d55e:	6823      	ldr	r3, [r4, #0]
 800d560:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d564:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d568:	d11c      	bne.n	800d5a4 <_scanf_float+0x3b8>
 800d56a:	9b02      	ldr	r3, [sp, #8]
 800d56c:	454b      	cmp	r3, r9
 800d56e:	eba3 0209 	sub.w	r2, r3, r9
 800d572:	d123      	bne.n	800d5bc <_scanf_float+0x3d0>
 800d574:	9901      	ldr	r1, [sp, #4]
 800d576:	2200      	movs	r2, #0
 800d578:	4640      	mov	r0, r8
 800d57a:	f002 fc75 	bl	800fe68 <_strtod_r>
 800d57e:	9b03      	ldr	r3, [sp, #12]
 800d580:	6821      	ldr	r1, [r4, #0]
 800d582:	681b      	ldr	r3, [r3, #0]
 800d584:	f011 0f02 	tst.w	r1, #2
 800d588:	ec57 6b10 	vmov	r6, r7, d0
 800d58c:	f103 0204 	add.w	r2, r3, #4
 800d590:	d01f      	beq.n	800d5d2 <_scanf_float+0x3e6>
 800d592:	9903      	ldr	r1, [sp, #12]
 800d594:	600a      	str	r2, [r1, #0]
 800d596:	681b      	ldr	r3, [r3, #0]
 800d598:	e9c3 6700 	strd	r6, r7, [r3]
 800d59c:	68e3      	ldr	r3, [r4, #12]
 800d59e:	3301      	adds	r3, #1
 800d5a0:	60e3      	str	r3, [r4, #12]
 800d5a2:	e7d9      	b.n	800d558 <_scanf_float+0x36c>
 800d5a4:	9b04      	ldr	r3, [sp, #16]
 800d5a6:	2b00      	cmp	r3, #0
 800d5a8:	d0e4      	beq.n	800d574 <_scanf_float+0x388>
 800d5aa:	9905      	ldr	r1, [sp, #20]
 800d5ac:	230a      	movs	r3, #10
 800d5ae:	3101      	adds	r1, #1
 800d5b0:	4640      	mov	r0, r8
 800d5b2:	f002 fcd9 	bl	800ff68 <_strtol_r>
 800d5b6:	9b04      	ldr	r3, [sp, #16]
 800d5b8:	9e05      	ldr	r6, [sp, #20]
 800d5ba:	1ac2      	subs	r2, r0, r3
 800d5bc:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800d5c0:	429e      	cmp	r6, r3
 800d5c2:	bf28      	it	cs
 800d5c4:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800d5c8:	4910      	ldr	r1, [pc, #64]	@ (800d60c <_scanf_float+0x420>)
 800d5ca:	4630      	mov	r0, r6
 800d5cc:	f000 f8e4 	bl	800d798 <siprintf>
 800d5d0:	e7d0      	b.n	800d574 <_scanf_float+0x388>
 800d5d2:	f011 0f04 	tst.w	r1, #4
 800d5d6:	9903      	ldr	r1, [sp, #12]
 800d5d8:	600a      	str	r2, [r1, #0]
 800d5da:	d1dc      	bne.n	800d596 <_scanf_float+0x3aa>
 800d5dc:	681d      	ldr	r5, [r3, #0]
 800d5de:	4632      	mov	r2, r6
 800d5e0:	463b      	mov	r3, r7
 800d5e2:	4630      	mov	r0, r6
 800d5e4:	4639      	mov	r1, r7
 800d5e6:	f7f3 faa9 	bl	8000b3c <__aeabi_dcmpun>
 800d5ea:	b128      	cbz	r0, 800d5f8 <_scanf_float+0x40c>
 800d5ec:	4808      	ldr	r0, [pc, #32]	@ (800d610 <_scanf_float+0x424>)
 800d5ee:	f000 fa35 	bl	800da5c <nanf>
 800d5f2:	ed85 0a00 	vstr	s0, [r5]
 800d5f6:	e7d1      	b.n	800d59c <_scanf_float+0x3b0>
 800d5f8:	4630      	mov	r0, r6
 800d5fa:	4639      	mov	r1, r7
 800d5fc:	f7f3 fafc 	bl	8000bf8 <__aeabi_d2f>
 800d600:	6028      	str	r0, [r5, #0]
 800d602:	e7cb      	b.n	800d59c <_scanf_float+0x3b0>
 800d604:	f04f 0900 	mov.w	r9, #0
 800d608:	e629      	b.n	800d25e <_scanf_float+0x72>
 800d60a:	bf00      	nop
 800d60c:	08013704 	.word	0x08013704
 800d610:	08013a9d 	.word	0x08013a9d

0800d614 <std>:
 800d614:	2300      	movs	r3, #0
 800d616:	b510      	push	{r4, lr}
 800d618:	4604      	mov	r4, r0
 800d61a:	e9c0 3300 	strd	r3, r3, [r0]
 800d61e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d622:	6083      	str	r3, [r0, #8]
 800d624:	8181      	strh	r1, [r0, #12]
 800d626:	6643      	str	r3, [r0, #100]	@ 0x64
 800d628:	81c2      	strh	r2, [r0, #14]
 800d62a:	6183      	str	r3, [r0, #24]
 800d62c:	4619      	mov	r1, r3
 800d62e:	2208      	movs	r2, #8
 800d630:	305c      	adds	r0, #92	@ 0x5c
 800d632:	f000 f92e 	bl	800d892 <memset>
 800d636:	4b0d      	ldr	r3, [pc, #52]	@ (800d66c <std+0x58>)
 800d638:	6263      	str	r3, [r4, #36]	@ 0x24
 800d63a:	4b0d      	ldr	r3, [pc, #52]	@ (800d670 <std+0x5c>)
 800d63c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d63e:	4b0d      	ldr	r3, [pc, #52]	@ (800d674 <std+0x60>)
 800d640:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d642:	4b0d      	ldr	r3, [pc, #52]	@ (800d678 <std+0x64>)
 800d644:	6323      	str	r3, [r4, #48]	@ 0x30
 800d646:	4b0d      	ldr	r3, [pc, #52]	@ (800d67c <std+0x68>)
 800d648:	6224      	str	r4, [r4, #32]
 800d64a:	429c      	cmp	r4, r3
 800d64c:	d006      	beq.n	800d65c <std+0x48>
 800d64e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d652:	4294      	cmp	r4, r2
 800d654:	d002      	beq.n	800d65c <std+0x48>
 800d656:	33d0      	adds	r3, #208	@ 0xd0
 800d658:	429c      	cmp	r4, r3
 800d65a:	d105      	bne.n	800d668 <std+0x54>
 800d65c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d660:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d664:	f000 b9e8 	b.w	800da38 <__retarget_lock_init_recursive>
 800d668:	bd10      	pop	{r4, pc}
 800d66a:	bf00      	nop
 800d66c:	0800d7d9 	.word	0x0800d7d9
 800d670:	0800d7fb 	.word	0x0800d7fb
 800d674:	0800d833 	.word	0x0800d833
 800d678:	0800d857 	.word	0x0800d857
 800d67c:	200034b0 	.word	0x200034b0

0800d680 <stdio_exit_handler>:
 800d680:	4a02      	ldr	r2, [pc, #8]	@ (800d68c <stdio_exit_handler+0xc>)
 800d682:	4903      	ldr	r1, [pc, #12]	@ (800d690 <stdio_exit_handler+0x10>)
 800d684:	4803      	ldr	r0, [pc, #12]	@ (800d694 <stdio_exit_handler+0x14>)
 800d686:	f000 b869 	b.w	800d75c <_fwalk_sglue>
 800d68a:	bf00      	nop
 800d68c:	20000018 	.word	0x20000018
 800d690:	08010325 	.word	0x08010325
 800d694:	20000028 	.word	0x20000028

0800d698 <cleanup_stdio>:
 800d698:	6841      	ldr	r1, [r0, #4]
 800d69a:	4b0c      	ldr	r3, [pc, #48]	@ (800d6cc <cleanup_stdio+0x34>)
 800d69c:	4299      	cmp	r1, r3
 800d69e:	b510      	push	{r4, lr}
 800d6a0:	4604      	mov	r4, r0
 800d6a2:	d001      	beq.n	800d6a8 <cleanup_stdio+0x10>
 800d6a4:	f002 fe3e 	bl	8010324 <_fflush_r>
 800d6a8:	68a1      	ldr	r1, [r4, #8]
 800d6aa:	4b09      	ldr	r3, [pc, #36]	@ (800d6d0 <cleanup_stdio+0x38>)
 800d6ac:	4299      	cmp	r1, r3
 800d6ae:	d002      	beq.n	800d6b6 <cleanup_stdio+0x1e>
 800d6b0:	4620      	mov	r0, r4
 800d6b2:	f002 fe37 	bl	8010324 <_fflush_r>
 800d6b6:	68e1      	ldr	r1, [r4, #12]
 800d6b8:	4b06      	ldr	r3, [pc, #24]	@ (800d6d4 <cleanup_stdio+0x3c>)
 800d6ba:	4299      	cmp	r1, r3
 800d6bc:	d004      	beq.n	800d6c8 <cleanup_stdio+0x30>
 800d6be:	4620      	mov	r0, r4
 800d6c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d6c4:	f002 be2e 	b.w	8010324 <_fflush_r>
 800d6c8:	bd10      	pop	{r4, pc}
 800d6ca:	bf00      	nop
 800d6cc:	200034b0 	.word	0x200034b0
 800d6d0:	20003518 	.word	0x20003518
 800d6d4:	20003580 	.word	0x20003580

0800d6d8 <global_stdio_init.part.0>:
 800d6d8:	b510      	push	{r4, lr}
 800d6da:	4b0b      	ldr	r3, [pc, #44]	@ (800d708 <global_stdio_init.part.0+0x30>)
 800d6dc:	4c0b      	ldr	r4, [pc, #44]	@ (800d70c <global_stdio_init.part.0+0x34>)
 800d6de:	4a0c      	ldr	r2, [pc, #48]	@ (800d710 <global_stdio_init.part.0+0x38>)
 800d6e0:	601a      	str	r2, [r3, #0]
 800d6e2:	4620      	mov	r0, r4
 800d6e4:	2200      	movs	r2, #0
 800d6e6:	2104      	movs	r1, #4
 800d6e8:	f7ff ff94 	bl	800d614 <std>
 800d6ec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d6f0:	2201      	movs	r2, #1
 800d6f2:	2109      	movs	r1, #9
 800d6f4:	f7ff ff8e 	bl	800d614 <std>
 800d6f8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d6fc:	2202      	movs	r2, #2
 800d6fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d702:	2112      	movs	r1, #18
 800d704:	f7ff bf86 	b.w	800d614 <std>
 800d708:	200035e8 	.word	0x200035e8
 800d70c:	200034b0 	.word	0x200034b0
 800d710:	0800d681 	.word	0x0800d681

0800d714 <__sfp_lock_acquire>:
 800d714:	4801      	ldr	r0, [pc, #4]	@ (800d71c <__sfp_lock_acquire+0x8>)
 800d716:	f000 b990 	b.w	800da3a <__retarget_lock_acquire_recursive>
 800d71a:	bf00      	nop
 800d71c:	200035f1 	.word	0x200035f1

0800d720 <__sfp_lock_release>:
 800d720:	4801      	ldr	r0, [pc, #4]	@ (800d728 <__sfp_lock_release+0x8>)
 800d722:	f000 b98b 	b.w	800da3c <__retarget_lock_release_recursive>
 800d726:	bf00      	nop
 800d728:	200035f1 	.word	0x200035f1

0800d72c <__sinit>:
 800d72c:	b510      	push	{r4, lr}
 800d72e:	4604      	mov	r4, r0
 800d730:	f7ff fff0 	bl	800d714 <__sfp_lock_acquire>
 800d734:	6a23      	ldr	r3, [r4, #32]
 800d736:	b11b      	cbz	r3, 800d740 <__sinit+0x14>
 800d738:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d73c:	f7ff bff0 	b.w	800d720 <__sfp_lock_release>
 800d740:	4b04      	ldr	r3, [pc, #16]	@ (800d754 <__sinit+0x28>)
 800d742:	6223      	str	r3, [r4, #32]
 800d744:	4b04      	ldr	r3, [pc, #16]	@ (800d758 <__sinit+0x2c>)
 800d746:	681b      	ldr	r3, [r3, #0]
 800d748:	2b00      	cmp	r3, #0
 800d74a:	d1f5      	bne.n	800d738 <__sinit+0xc>
 800d74c:	f7ff ffc4 	bl	800d6d8 <global_stdio_init.part.0>
 800d750:	e7f2      	b.n	800d738 <__sinit+0xc>
 800d752:	bf00      	nop
 800d754:	0800d699 	.word	0x0800d699
 800d758:	200035e8 	.word	0x200035e8

0800d75c <_fwalk_sglue>:
 800d75c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d760:	4607      	mov	r7, r0
 800d762:	4688      	mov	r8, r1
 800d764:	4614      	mov	r4, r2
 800d766:	2600      	movs	r6, #0
 800d768:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d76c:	f1b9 0901 	subs.w	r9, r9, #1
 800d770:	d505      	bpl.n	800d77e <_fwalk_sglue+0x22>
 800d772:	6824      	ldr	r4, [r4, #0]
 800d774:	2c00      	cmp	r4, #0
 800d776:	d1f7      	bne.n	800d768 <_fwalk_sglue+0xc>
 800d778:	4630      	mov	r0, r6
 800d77a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d77e:	89ab      	ldrh	r3, [r5, #12]
 800d780:	2b01      	cmp	r3, #1
 800d782:	d907      	bls.n	800d794 <_fwalk_sglue+0x38>
 800d784:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d788:	3301      	adds	r3, #1
 800d78a:	d003      	beq.n	800d794 <_fwalk_sglue+0x38>
 800d78c:	4629      	mov	r1, r5
 800d78e:	4638      	mov	r0, r7
 800d790:	47c0      	blx	r8
 800d792:	4306      	orrs	r6, r0
 800d794:	3568      	adds	r5, #104	@ 0x68
 800d796:	e7e9      	b.n	800d76c <_fwalk_sglue+0x10>

0800d798 <siprintf>:
 800d798:	b40e      	push	{r1, r2, r3}
 800d79a:	b500      	push	{lr}
 800d79c:	b09c      	sub	sp, #112	@ 0x70
 800d79e:	ab1d      	add	r3, sp, #116	@ 0x74
 800d7a0:	9002      	str	r0, [sp, #8]
 800d7a2:	9006      	str	r0, [sp, #24]
 800d7a4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800d7a8:	4809      	ldr	r0, [pc, #36]	@ (800d7d0 <siprintf+0x38>)
 800d7aa:	9107      	str	r1, [sp, #28]
 800d7ac:	9104      	str	r1, [sp, #16]
 800d7ae:	4909      	ldr	r1, [pc, #36]	@ (800d7d4 <siprintf+0x3c>)
 800d7b0:	f853 2b04 	ldr.w	r2, [r3], #4
 800d7b4:	9105      	str	r1, [sp, #20]
 800d7b6:	6800      	ldr	r0, [r0, #0]
 800d7b8:	9301      	str	r3, [sp, #4]
 800d7ba:	a902      	add	r1, sp, #8
 800d7bc:	f002 fc32 	bl	8010024 <_svfiprintf_r>
 800d7c0:	9b02      	ldr	r3, [sp, #8]
 800d7c2:	2200      	movs	r2, #0
 800d7c4:	701a      	strb	r2, [r3, #0]
 800d7c6:	b01c      	add	sp, #112	@ 0x70
 800d7c8:	f85d eb04 	ldr.w	lr, [sp], #4
 800d7cc:	b003      	add	sp, #12
 800d7ce:	4770      	bx	lr
 800d7d0:	20000024 	.word	0x20000024
 800d7d4:	ffff0208 	.word	0xffff0208

0800d7d8 <__sread>:
 800d7d8:	b510      	push	{r4, lr}
 800d7da:	460c      	mov	r4, r1
 800d7dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d7e0:	f000 f8dc 	bl	800d99c <_read_r>
 800d7e4:	2800      	cmp	r0, #0
 800d7e6:	bfab      	itete	ge
 800d7e8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d7ea:	89a3      	ldrhlt	r3, [r4, #12]
 800d7ec:	181b      	addge	r3, r3, r0
 800d7ee:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d7f2:	bfac      	ite	ge
 800d7f4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d7f6:	81a3      	strhlt	r3, [r4, #12]
 800d7f8:	bd10      	pop	{r4, pc}

0800d7fa <__swrite>:
 800d7fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d7fe:	461f      	mov	r7, r3
 800d800:	898b      	ldrh	r3, [r1, #12]
 800d802:	05db      	lsls	r3, r3, #23
 800d804:	4605      	mov	r5, r0
 800d806:	460c      	mov	r4, r1
 800d808:	4616      	mov	r6, r2
 800d80a:	d505      	bpl.n	800d818 <__swrite+0x1e>
 800d80c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d810:	2302      	movs	r3, #2
 800d812:	2200      	movs	r2, #0
 800d814:	f000 f8b0 	bl	800d978 <_lseek_r>
 800d818:	89a3      	ldrh	r3, [r4, #12]
 800d81a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d81e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d822:	81a3      	strh	r3, [r4, #12]
 800d824:	4632      	mov	r2, r6
 800d826:	463b      	mov	r3, r7
 800d828:	4628      	mov	r0, r5
 800d82a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d82e:	f000 b8c7 	b.w	800d9c0 <_write_r>

0800d832 <__sseek>:
 800d832:	b510      	push	{r4, lr}
 800d834:	460c      	mov	r4, r1
 800d836:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d83a:	f000 f89d 	bl	800d978 <_lseek_r>
 800d83e:	1c43      	adds	r3, r0, #1
 800d840:	89a3      	ldrh	r3, [r4, #12]
 800d842:	bf15      	itete	ne
 800d844:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d846:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d84a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d84e:	81a3      	strheq	r3, [r4, #12]
 800d850:	bf18      	it	ne
 800d852:	81a3      	strhne	r3, [r4, #12]
 800d854:	bd10      	pop	{r4, pc}

0800d856 <__sclose>:
 800d856:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d85a:	f000 b827 	b.w	800d8ac <_close_r>

0800d85e <memmove>:
 800d85e:	4288      	cmp	r0, r1
 800d860:	b510      	push	{r4, lr}
 800d862:	eb01 0402 	add.w	r4, r1, r2
 800d866:	d902      	bls.n	800d86e <memmove+0x10>
 800d868:	4284      	cmp	r4, r0
 800d86a:	4623      	mov	r3, r4
 800d86c:	d807      	bhi.n	800d87e <memmove+0x20>
 800d86e:	1e43      	subs	r3, r0, #1
 800d870:	42a1      	cmp	r1, r4
 800d872:	d008      	beq.n	800d886 <memmove+0x28>
 800d874:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d878:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d87c:	e7f8      	b.n	800d870 <memmove+0x12>
 800d87e:	4402      	add	r2, r0
 800d880:	4601      	mov	r1, r0
 800d882:	428a      	cmp	r2, r1
 800d884:	d100      	bne.n	800d888 <memmove+0x2a>
 800d886:	bd10      	pop	{r4, pc}
 800d888:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d88c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d890:	e7f7      	b.n	800d882 <memmove+0x24>

0800d892 <memset>:
 800d892:	4402      	add	r2, r0
 800d894:	4603      	mov	r3, r0
 800d896:	4293      	cmp	r3, r2
 800d898:	d100      	bne.n	800d89c <memset+0xa>
 800d89a:	4770      	bx	lr
 800d89c:	f803 1b01 	strb.w	r1, [r3], #1
 800d8a0:	e7f9      	b.n	800d896 <memset+0x4>
	...

0800d8a4 <_localeconv_r>:
 800d8a4:	4800      	ldr	r0, [pc, #0]	@ (800d8a8 <_localeconv_r+0x4>)
 800d8a6:	4770      	bx	lr
 800d8a8:	20000164 	.word	0x20000164

0800d8ac <_close_r>:
 800d8ac:	b538      	push	{r3, r4, r5, lr}
 800d8ae:	4d06      	ldr	r5, [pc, #24]	@ (800d8c8 <_close_r+0x1c>)
 800d8b0:	2300      	movs	r3, #0
 800d8b2:	4604      	mov	r4, r0
 800d8b4:	4608      	mov	r0, r1
 800d8b6:	602b      	str	r3, [r5, #0]
 800d8b8:	f7f6 f852 	bl	8003960 <_close>
 800d8bc:	1c43      	adds	r3, r0, #1
 800d8be:	d102      	bne.n	800d8c6 <_close_r+0x1a>
 800d8c0:	682b      	ldr	r3, [r5, #0]
 800d8c2:	b103      	cbz	r3, 800d8c6 <_close_r+0x1a>
 800d8c4:	6023      	str	r3, [r4, #0]
 800d8c6:	bd38      	pop	{r3, r4, r5, pc}
 800d8c8:	200035ec 	.word	0x200035ec

0800d8cc <_reclaim_reent>:
 800d8cc:	4b29      	ldr	r3, [pc, #164]	@ (800d974 <_reclaim_reent+0xa8>)
 800d8ce:	681b      	ldr	r3, [r3, #0]
 800d8d0:	4283      	cmp	r3, r0
 800d8d2:	b570      	push	{r4, r5, r6, lr}
 800d8d4:	4604      	mov	r4, r0
 800d8d6:	d04b      	beq.n	800d970 <_reclaim_reent+0xa4>
 800d8d8:	69c3      	ldr	r3, [r0, #28]
 800d8da:	b1ab      	cbz	r3, 800d908 <_reclaim_reent+0x3c>
 800d8dc:	68db      	ldr	r3, [r3, #12]
 800d8de:	b16b      	cbz	r3, 800d8fc <_reclaim_reent+0x30>
 800d8e0:	2500      	movs	r5, #0
 800d8e2:	69e3      	ldr	r3, [r4, #28]
 800d8e4:	68db      	ldr	r3, [r3, #12]
 800d8e6:	5959      	ldr	r1, [r3, r5]
 800d8e8:	2900      	cmp	r1, #0
 800d8ea:	d13b      	bne.n	800d964 <_reclaim_reent+0x98>
 800d8ec:	3504      	adds	r5, #4
 800d8ee:	2d80      	cmp	r5, #128	@ 0x80
 800d8f0:	d1f7      	bne.n	800d8e2 <_reclaim_reent+0x16>
 800d8f2:	69e3      	ldr	r3, [r4, #28]
 800d8f4:	4620      	mov	r0, r4
 800d8f6:	68d9      	ldr	r1, [r3, #12]
 800d8f8:	f000 ff02 	bl	800e700 <_free_r>
 800d8fc:	69e3      	ldr	r3, [r4, #28]
 800d8fe:	6819      	ldr	r1, [r3, #0]
 800d900:	b111      	cbz	r1, 800d908 <_reclaim_reent+0x3c>
 800d902:	4620      	mov	r0, r4
 800d904:	f000 fefc 	bl	800e700 <_free_r>
 800d908:	6961      	ldr	r1, [r4, #20]
 800d90a:	b111      	cbz	r1, 800d912 <_reclaim_reent+0x46>
 800d90c:	4620      	mov	r0, r4
 800d90e:	f000 fef7 	bl	800e700 <_free_r>
 800d912:	69e1      	ldr	r1, [r4, #28]
 800d914:	b111      	cbz	r1, 800d91c <_reclaim_reent+0x50>
 800d916:	4620      	mov	r0, r4
 800d918:	f000 fef2 	bl	800e700 <_free_r>
 800d91c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800d91e:	b111      	cbz	r1, 800d926 <_reclaim_reent+0x5a>
 800d920:	4620      	mov	r0, r4
 800d922:	f000 feed 	bl	800e700 <_free_r>
 800d926:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d928:	b111      	cbz	r1, 800d930 <_reclaim_reent+0x64>
 800d92a:	4620      	mov	r0, r4
 800d92c:	f000 fee8 	bl	800e700 <_free_r>
 800d930:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800d932:	b111      	cbz	r1, 800d93a <_reclaim_reent+0x6e>
 800d934:	4620      	mov	r0, r4
 800d936:	f000 fee3 	bl	800e700 <_free_r>
 800d93a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800d93c:	b111      	cbz	r1, 800d944 <_reclaim_reent+0x78>
 800d93e:	4620      	mov	r0, r4
 800d940:	f000 fede 	bl	800e700 <_free_r>
 800d944:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800d946:	b111      	cbz	r1, 800d94e <_reclaim_reent+0x82>
 800d948:	4620      	mov	r0, r4
 800d94a:	f000 fed9 	bl	800e700 <_free_r>
 800d94e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800d950:	b111      	cbz	r1, 800d958 <_reclaim_reent+0x8c>
 800d952:	4620      	mov	r0, r4
 800d954:	f000 fed4 	bl	800e700 <_free_r>
 800d958:	6a23      	ldr	r3, [r4, #32]
 800d95a:	b14b      	cbz	r3, 800d970 <_reclaim_reent+0xa4>
 800d95c:	4620      	mov	r0, r4
 800d95e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d962:	4718      	bx	r3
 800d964:	680e      	ldr	r6, [r1, #0]
 800d966:	4620      	mov	r0, r4
 800d968:	f000 feca 	bl	800e700 <_free_r>
 800d96c:	4631      	mov	r1, r6
 800d96e:	e7bb      	b.n	800d8e8 <_reclaim_reent+0x1c>
 800d970:	bd70      	pop	{r4, r5, r6, pc}
 800d972:	bf00      	nop
 800d974:	20000024 	.word	0x20000024

0800d978 <_lseek_r>:
 800d978:	b538      	push	{r3, r4, r5, lr}
 800d97a:	4d07      	ldr	r5, [pc, #28]	@ (800d998 <_lseek_r+0x20>)
 800d97c:	4604      	mov	r4, r0
 800d97e:	4608      	mov	r0, r1
 800d980:	4611      	mov	r1, r2
 800d982:	2200      	movs	r2, #0
 800d984:	602a      	str	r2, [r5, #0]
 800d986:	461a      	mov	r2, r3
 800d988:	f7f6 f811 	bl	80039ae <_lseek>
 800d98c:	1c43      	adds	r3, r0, #1
 800d98e:	d102      	bne.n	800d996 <_lseek_r+0x1e>
 800d990:	682b      	ldr	r3, [r5, #0]
 800d992:	b103      	cbz	r3, 800d996 <_lseek_r+0x1e>
 800d994:	6023      	str	r3, [r4, #0]
 800d996:	bd38      	pop	{r3, r4, r5, pc}
 800d998:	200035ec 	.word	0x200035ec

0800d99c <_read_r>:
 800d99c:	b538      	push	{r3, r4, r5, lr}
 800d99e:	4d07      	ldr	r5, [pc, #28]	@ (800d9bc <_read_r+0x20>)
 800d9a0:	4604      	mov	r4, r0
 800d9a2:	4608      	mov	r0, r1
 800d9a4:	4611      	mov	r1, r2
 800d9a6:	2200      	movs	r2, #0
 800d9a8:	602a      	str	r2, [r5, #0]
 800d9aa:	461a      	mov	r2, r3
 800d9ac:	f7f5 ff9f 	bl	80038ee <_read>
 800d9b0:	1c43      	adds	r3, r0, #1
 800d9b2:	d102      	bne.n	800d9ba <_read_r+0x1e>
 800d9b4:	682b      	ldr	r3, [r5, #0]
 800d9b6:	b103      	cbz	r3, 800d9ba <_read_r+0x1e>
 800d9b8:	6023      	str	r3, [r4, #0]
 800d9ba:	bd38      	pop	{r3, r4, r5, pc}
 800d9bc:	200035ec 	.word	0x200035ec

0800d9c0 <_write_r>:
 800d9c0:	b538      	push	{r3, r4, r5, lr}
 800d9c2:	4d07      	ldr	r5, [pc, #28]	@ (800d9e0 <_write_r+0x20>)
 800d9c4:	4604      	mov	r4, r0
 800d9c6:	4608      	mov	r0, r1
 800d9c8:	4611      	mov	r1, r2
 800d9ca:	2200      	movs	r2, #0
 800d9cc:	602a      	str	r2, [r5, #0]
 800d9ce:	461a      	mov	r2, r3
 800d9d0:	f7f5 ffaa 	bl	8003928 <_write>
 800d9d4:	1c43      	adds	r3, r0, #1
 800d9d6:	d102      	bne.n	800d9de <_write_r+0x1e>
 800d9d8:	682b      	ldr	r3, [r5, #0]
 800d9da:	b103      	cbz	r3, 800d9de <_write_r+0x1e>
 800d9dc:	6023      	str	r3, [r4, #0]
 800d9de:	bd38      	pop	{r3, r4, r5, pc}
 800d9e0:	200035ec 	.word	0x200035ec

0800d9e4 <__errno>:
 800d9e4:	4b01      	ldr	r3, [pc, #4]	@ (800d9ec <__errno+0x8>)
 800d9e6:	6818      	ldr	r0, [r3, #0]
 800d9e8:	4770      	bx	lr
 800d9ea:	bf00      	nop
 800d9ec:	20000024 	.word	0x20000024

0800d9f0 <__libc_init_array>:
 800d9f0:	b570      	push	{r4, r5, r6, lr}
 800d9f2:	4d0d      	ldr	r5, [pc, #52]	@ (800da28 <__libc_init_array+0x38>)
 800d9f4:	4c0d      	ldr	r4, [pc, #52]	@ (800da2c <__libc_init_array+0x3c>)
 800d9f6:	1b64      	subs	r4, r4, r5
 800d9f8:	10a4      	asrs	r4, r4, #2
 800d9fa:	2600      	movs	r6, #0
 800d9fc:	42a6      	cmp	r6, r4
 800d9fe:	d109      	bne.n	800da14 <__libc_init_array+0x24>
 800da00:	4d0b      	ldr	r5, [pc, #44]	@ (800da30 <__libc_init_array+0x40>)
 800da02:	4c0c      	ldr	r4, [pc, #48]	@ (800da34 <__libc_init_array+0x44>)
 800da04:	f004 fab6 	bl	8011f74 <_init>
 800da08:	1b64      	subs	r4, r4, r5
 800da0a:	10a4      	asrs	r4, r4, #2
 800da0c:	2600      	movs	r6, #0
 800da0e:	42a6      	cmp	r6, r4
 800da10:	d105      	bne.n	800da1e <__libc_init_array+0x2e>
 800da12:	bd70      	pop	{r4, r5, r6, pc}
 800da14:	f855 3b04 	ldr.w	r3, [r5], #4
 800da18:	4798      	blx	r3
 800da1a:	3601      	adds	r6, #1
 800da1c:	e7ee      	b.n	800d9fc <__libc_init_array+0xc>
 800da1e:	f855 3b04 	ldr.w	r3, [r5], #4
 800da22:	4798      	blx	r3
 800da24:	3601      	adds	r6, #1
 800da26:	e7f2      	b.n	800da0e <__libc_init_array+0x1e>
 800da28:	08013b38 	.word	0x08013b38
 800da2c:	08013b38 	.word	0x08013b38
 800da30:	08013b38 	.word	0x08013b38
 800da34:	08013b3c 	.word	0x08013b3c

0800da38 <__retarget_lock_init_recursive>:
 800da38:	4770      	bx	lr

0800da3a <__retarget_lock_acquire_recursive>:
 800da3a:	4770      	bx	lr

0800da3c <__retarget_lock_release_recursive>:
 800da3c:	4770      	bx	lr

0800da3e <memcpy>:
 800da3e:	440a      	add	r2, r1
 800da40:	4291      	cmp	r1, r2
 800da42:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800da46:	d100      	bne.n	800da4a <memcpy+0xc>
 800da48:	4770      	bx	lr
 800da4a:	b510      	push	{r4, lr}
 800da4c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800da50:	f803 4f01 	strb.w	r4, [r3, #1]!
 800da54:	4291      	cmp	r1, r2
 800da56:	d1f9      	bne.n	800da4c <memcpy+0xe>
 800da58:	bd10      	pop	{r4, pc}
	...

0800da5c <nanf>:
 800da5c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800da64 <nanf+0x8>
 800da60:	4770      	bx	lr
 800da62:	bf00      	nop
 800da64:	7fc00000 	.word	0x7fc00000

0800da68 <quorem>:
 800da68:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da6c:	6903      	ldr	r3, [r0, #16]
 800da6e:	690c      	ldr	r4, [r1, #16]
 800da70:	42a3      	cmp	r3, r4
 800da72:	4607      	mov	r7, r0
 800da74:	db7e      	blt.n	800db74 <quorem+0x10c>
 800da76:	3c01      	subs	r4, #1
 800da78:	f101 0814 	add.w	r8, r1, #20
 800da7c:	00a3      	lsls	r3, r4, #2
 800da7e:	f100 0514 	add.w	r5, r0, #20
 800da82:	9300      	str	r3, [sp, #0]
 800da84:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800da88:	9301      	str	r3, [sp, #4]
 800da8a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800da8e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800da92:	3301      	adds	r3, #1
 800da94:	429a      	cmp	r2, r3
 800da96:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800da9a:	fbb2 f6f3 	udiv	r6, r2, r3
 800da9e:	d32e      	bcc.n	800dafe <quorem+0x96>
 800daa0:	f04f 0a00 	mov.w	sl, #0
 800daa4:	46c4      	mov	ip, r8
 800daa6:	46ae      	mov	lr, r5
 800daa8:	46d3      	mov	fp, sl
 800daaa:	f85c 3b04 	ldr.w	r3, [ip], #4
 800daae:	b298      	uxth	r0, r3
 800dab0:	fb06 a000 	mla	r0, r6, r0, sl
 800dab4:	0c02      	lsrs	r2, r0, #16
 800dab6:	0c1b      	lsrs	r3, r3, #16
 800dab8:	fb06 2303 	mla	r3, r6, r3, r2
 800dabc:	f8de 2000 	ldr.w	r2, [lr]
 800dac0:	b280      	uxth	r0, r0
 800dac2:	b292      	uxth	r2, r2
 800dac4:	1a12      	subs	r2, r2, r0
 800dac6:	445a      	add	r2, fp
 800dac8:	f8de 0000 	ldr.w	r0, [lr]
 800dacc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dad0:	b29b      	uxth	r3, r3
 800dad2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800dad6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800dada:	b292      	uxth	r2, r2
 800dadc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800dae0:	45e1      	cmp	r9, ip
 800dae2:	f84e 2b04 	str.w	r2, [lr], #4
 800dae6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800daea:	d2de      	bcs.n	800daaa <quorem+0x42>
 800daec:	9b00      	ldr	r3, [sp, #0]
 800daee:	58eb      	ldr	r3, [r5, r3]
 800daf0:	b92b      	cbnz	r3, 800dafe <quorem+0x96>
 800daf2:	9b01      	ldr	r3, [sp, #4]
 800daf4:	3b04      	subs	r3, #4
 800daf6:	429d      	cmp	r5, r3
 800daf8:	461a      	mov	r2, r3
 800dafa:	d32f      	bcc.n	800db5c <quorem+0xf4>
 800dafc:	613c      	str	r4, [r7, #16]
 800dafe:	4638      	mov	r0, r7
 800db00:	f001 f9c2 	bl	800ee88 <__mcmp>
 800db04:	2800      	cmp	r0, #0
 800db06:	db25      	blt.n	800db54 <quorem+0xec>
 800db08:	4629      	mov	r1, r5
 800db0a:	2000      	movs	r0, #0
 800db0c:	f858 2b04 	ldr.w	r2, [r8], #4
 800db10:	f8d1 c000 	ldr.w	ip, [r1]
 800db14:	fa1f fe82 	uxth.w	lr, r2
 800db18:	fa1f f38c 	uxth.w	r3, ip
 800db1c:	eba3 030e 	sub.w	r3, r3, lr
 800db20:	4403      	add	r3, r0
 800db22:	0c12      	lsrs	r2, r2, #16
 800db24:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800db28:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800db2c:	b29b      	uxth	r3, r3
 800db2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800db32:	45c1      	cmp	r9, r8
 800db34:	f841 3b04 	str.w	r3, [r1], #4
 800db38:	ea4f 4022 	mov.w	r0, r2, asr #16
 800db3c:	d2e6      	bcs.n	800db0c <quorem+0xa4>
 800db3e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800db42:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800db46:	b922      	cbnz	r2, 800db52 <quorem+0xea>
 800db48:	3b04      	subs	r3, #4
 800db4a:	429d      	cmp	r5, r3
 800db4c:	461a      	mov	r2, r3
 800db4e:	d30b      	bcc.n	800db68 <quorem+0x100>
 800db50:	613c      	str	r4, [r7, #16]
 800db52:	3601      	adds	r6, #1
 800db54:	4630      	mov	r0, r6
 800db56:	b003      	add	sp, #12
 800db58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db5c:	6812      	ldr	r2, [r2, #0]
 800db5e:	3b04      	subs	r3, #4
 800db60:	2a00      	cmp	r2, #0
 800db62:	d1cb      	bne.n	800dafc <quorem+0x94>
 800db64:	3c01      	subs	r4, #1
 800db66:	e7c6      	b.n	800daf6 <quorem+0x8e>
 800db68:	6812      	ldr	r2, [r2, #0]
 800db6a:	3b04      	subs	r3, #4
 800db6c:	2a00      	cmp	r2, #0
 800db6e:	d1ef      	bne.n	800db50 <quorem+0xe8>
 800db70:	3c01      	subs	r4, #1
 800db72:	e7ea      	b.n	800db4a <quorem+0xe2>
 800db74:	2000      	movs	r0, #0
 800db76:	e7ee      	b.n	800db56 <quorem+0xee>

0800db78 <_dtoa_r>:
 800db78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db7c:	69c7      	ldr	r7, [r0, #28]
 800db7e:	b099      	sub	sp, #100	@ 0x64
 800db80:	ed8d 0b02 	vstr	d0, [sp, #8]
 800db84:	ec55 4b10 	vmov	r4, r5, d0
 800db88:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800db8a:	9109      	str	r1, [sp, #36]	@ 0x24
 800db8c:	4683      	mov	fp, r0
 800db8e:	920e      	str	r2, [sp, #56]	@ 0x38
 800db90:	9313      	str	r3, [sp, #76]	@ 0x4c
 800db92:	b97f      	cbnz	r7, 800dbb4 <_dtoa_r+0x3c>
 800db94:	2010      	movs	r0, #16
 800db96:	f000 fdfd 	bl	800e794 <malloc>
 800db9a:	4602      	mov	r2, r0
 800db9c:	f8cb 001c 	str.w	r0, [fp, #28]
 800dba0:	b920      	cbnz	r0, 800dbac <_dtoa_r+0x34>
 800dba2:	4ba7      	ldr	r3, [pc, #668]	@ (800de40 <_dtoa_r+0x2c8>)
 800dba4:	21ef      	movs	r1, #239	@ 0xef
 800dba6:	48a7      	ldr	r0, [pc, #668]	@ (800de44 <_dtoa_r+0x2cc>)
 800dba8:	f002 fc0e 	bl	80103c8 <__assert_func>
 800dbac:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800dbb0:	6007      	str	r7, [r0, #0]
 800dbb2:	60c7      	str	r7, [r0, #12]
 800dbb4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800dbb8:	6819      	ldr	r1, [r3, #0]
 800dbba:	b159      	cbz	r1, 800dbd4 <_dtoa_r+0x5c>
 800dbbc:	685a      	ldr	r2, [r3, #4]
 800dbbe:	604a      	str	r2, [r1, #4]
 800dbc0:	2301      	movs	r3, #1
 800dbc2:	4093      	lsls	r3, r2
 800dbc4:	608b      	str	r3, [r1, #8]
 800dbc6:	4658      	mov	r0, fp
 800dbc8:	f000 feda 	bl	800e980 <_Bfree>
 800dbcc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800dbd0:	2200      	movs	r2, #0
 800dbd2:	601a      	str	r2, [r3, #0]
 800dbd4:	1e2b      	subs	r3, r5, #0
 800dbd6:	bfb9      	ittee	lt
 800dbd8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800dbdc:	9303      	strlt	r3, [sp, #12]
 800dbde:	2300      	movge	r3, #0
 800dbe0:	6033      	strge	r3, [r6, #0]
 800dbe2:	9f03      	ldr	r7, [sp, #12]
 800dbe4:	4b98      	ldr	r3, [pc, #608]	@ (800de48 <_dtoa_r+0x2d0>)
 800dbe6:	bfbc      	itt	lt
 800dbe8:	2201      	movlt	r2, #1
 800dbea:	6032      	strlt	r2, [r6, #0]
 800dbec:	43bb      	bics	r3, r7
 800dbee:	d112      	bne.n	800dc16 <_dtoa_r+0x9e>
 800dbf0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800dbf2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800dbf6:	6013      	str	r3, [r2, #0]
 800dbf8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800dbfc:	4323      	orrs	r3, r4
 800dbfe:	f000 854d 	beq.w	800e69c <_dtoa_r+0xb24>
 800dc02:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800dc04:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800de5c <_dtoa_r+0x2e4>
 800dc08:	2b00      	cmp	r3, #0
 800dc0a:	f000 854f 	beq.w	800e6ac <_dtoa_r+0xb34>
 800dc0e:	f10a 0303 	add.w	r3, sl, #3
 800dc12:	f000 bd49 	b.w	800e6a8 <_dtoa_r+0xb30>
 800dc16:	ed9d 7b02 	vldr	d7, [sp, #8]
 800dc1a:	2200      	movs	r2, #0
 800dc1c:	ec51 0b17 	vmov	r0, r1, d7
 800dc20:	2300      	movs	r3, #0
 800dc22:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800dc26:	f7f2 ff57 	bl	8000ad8 <__aeabi_dcmpeq>
 800dc2a:	4680      	mov	r8, r0
 800dc2c:	b158      	cbz	r0, 800dc46 <_dtoa_r+0xce>
 800dc2e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800dc30:	2301      	movs	r3, #1
 800dc32:	6013      	str	r3, [r2, #0]
 800dc34:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800dc36:	b113      	cbz	r3, 800dc3e <_dtoa_r+0xc6>
 800dc38:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800dc3a:	4b84      	ldr	r3, [pc, #528]	@ (800de4c <_dtoa_r+0x2d4>)
 800dc3c:	6013      	str	r3, [r2, #0]
 800dc3e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800de60 <_dtoa_r+0x2e8>
 800dc42:	f000 bd33 	b.w	800e6ac <_dtoa_r+0xb34>
 800dc46:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800dc4a:	aa16      	add	r2, sp, #88	@ 0x58
 800dc4c:	a917      	add	r1, sp, #92	@ 0x5c
 800dc4e:	4658      	mov	r0, fp
 800dc50:	f001 fa3a 	bl	800f0c8 <__d2b>
 800dc54:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800dc58:	4681      	mov	r9, r0
 800dc5a:	2e00      	cmp	r6, #0
 800dc5c:	d077      	beq.n	800dd4e <_dtoa_r+0x1d6>
 800dc5e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800dc60:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800dc64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dc68:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800dc6c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800dc70:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800dc74:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800dc78:	4619      	mov	r1, r3
 800dc7a:	2200      	movs	r2, #0
 800dc7c:	4b74      	ldr	r3, [pc, #464]	@ (800de50 <_dtoa_r+0x2d8>)
 800dc7e:	f7f2 fb0b 	bl	8000298 <__aeabi_dsub>
 800dc82:	a369      	add	r3, pc, #420	@ (adr r3, 800de28 <_dtoa_r+0x2b0>)
 800dc84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc88:	f7f2 fcbe 	bl	8000608 <__aeabi_dmul>
 800dc8c:	a368      	add	r3, pc, #416	@ (adr r3, 800de30 <_dtoa_r+0x2b8>)
 800dc8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc92:	f7f2 fb03 	bl	800029c <__adddf3>
 800dc96:	4604      	mov	r4, r0
 800dc98:	4630      	mov	r0, r6
 800dc9a:	460d      	mov	r5, r1
 800dc9c:	f7f2 fc4a 	bl	8000534 <__aeabi_i2d>
 800dca0:	a365      	add	r3, pc, #404	@ (adr r3, 800de38 <_dtoa_r+0x2c0>)
 800dca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dca6:	f7f2 fcaf 	bl	8000608 <__aeabi_dmul>
 800dcaa:	4602      	mov	r2, r0
 800dcac:	460b      	mov	r3, r1
 800dcae:	4620      	mov	r0, r4
 800dcb0:	4629      	mov	r1, r5
 800dcb2:	f7f2 faf3 	bl	800029c <__adddf3>
 800dcb6:	4604      	mov	r4, r0
 800dcb8:	460d      	mov	r5, r1
 800dcba:	f7f2 ff55 	bl	8000b68 <__aeabi_d2iz>
 800dcbe:	2200      	movs	r2, #0
 800dcc0:	4607      	mov	r7, r0
 800dcc2:	2300      	movs	r3, #0
 800dcc4:	4620      	mov	r0, r4
 800dcc6:	4629      	mov	r1, r5
 800dcc8:	f7f2 ff10 	bl	8000aec <__aeabi_dcmplt>
 800dccc:	b140      	cbz	r0, 800dce0 <_dtoa_r+0x168>
 800dcce:	4638      	mov	r0, r7
 800dcd0:	f7f2 fc30 	bl	8000534 <__aeabi_i2d>
 800dcd4:	4622      	mov	r2, r4
 800dcd6:	462b      	mov	r3, r5
 800dcd8:	f7f2 fefe 	bl	8000ad8 <__aeabi_dcmpeq>
 800dcdc:	b900      	cbnz	r0, 800dce0 <_dtoa_r+0x168>
 800dcde:	3f01      	subs	r7, #1
 800dce0:	2f16      	cmp	r7, #22
 800dce2:	d851      	bhi.n	800dd88 <_dtoa_r+0x210>
 800dce4:	4b5b      	ldr	r3, [pc, #364]	@ (800de54 <_dtoa_r+0x2dc>)
 800dce6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800dcea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800dcf2:	f7f2 fefb 	bl	8000aec <__aeabi_dcmplt>
 800dcf6:	2800      	cmp	r0, #0
 800dcf8:	d048      	beq.n	800dd8c <_dtoa_r+0x214>
 800dcfa:	3f01      	subs	r7, #1
 800dcfc:	2300      	movs	r3, #0
 800dcfe:	9312      	str	r3, [sp, #72]	@ 0x48
 800dd00:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800dd02:	1b9b      	subs	r3, r3, r6
 800dd04:	1e5a      	subs	r2, r3, #1
 800dd06:	bf44      	itt	mi
 800dd08:	f1c3 0801 	rsbmi	r8, r3, #1
 800dd0c:	2300      	movmi	r3, #0
 800dd0e:	9208      	str	r2, [sp, #32]
 800dd10:	bf54      	ite	pl
 800dd12:	f04f 0800 	movpl.w	r8, #0
 800dd16:	9308      	strmi	r3, [sp, #32]
 800dd18:	2f00      	cmp	r7, #0
 800dd1a:	db39      	blt.n	800dd90 <_dtoa_r+0x218>
 800dd1c:	9b08      	ldr	r3, [sp, #32]
 800dd1e:	970f      	str	r7, [sp, #60]	@ 0x3c
 800dd20:	443b      	add	r3, r7
 800dd22:	9308      	str	r3, [sp, #32]
 800dd24:	2300      	movs	r3, #0
 800dd26:	930a      	str	r3, [sp, #40]	@ 0x28
 800dd28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd2a:	2b09      	cmp	r3, #9
 800dd2c:	d864      	bhi.n	800ddf8 <_dtoa_r+0x280>
 800dd2e:	2b05      	cmp	r3, #5
 800dd30:	bfc4      	itt	gt
 800dd32:	3b04      	subgt	r3, #4
 800dd34:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800dd36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd38:	f1a3 0302 	sub.w	r3, r3, #2
 800dd3c:	bfcc      	ite	gt
 800dd3e:	2400      	movgt	r4, #0
 800dd40:	2401      	movle	r4, #1
 800dd42:	2b03      	cmp	r3, #3
 800dd44:	d863      	bhi.n	800de0e <_dtoa_r+0x296>
 800dd46:	e8df f003 	tbb	[pc, r3]
 800dd4a:	372a      	.short	0x372a
 800dd4c:	5535      	.short	0x5535
 800dd4e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800dd52:	441e      	add	r6, r3
 800dd54:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800dd58:	2b20      	cmp	r3, #32
 800dd5a:	bfc1      	itttt	gt
 800dd5c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800dd60:	409f      	lslgt	r7, r3
 800dd62:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800dd66:	fa24 f303 	lsrgt.w	r3, r4, r3
 800dd6a:	bfd6      	itet	le
 800dd6c:	f1c3 0320 	rsble	r3, r3, #32
 800dd70:	ea47 0003 	orrgt.w	r0, r7, r3
 800dd74:	fa04 f003 	lslle.w	r0, r4, r3
 800dd78:	f7f2 fbcc 	bl	8000514 <__aeabi_ui2d>
 800dd7c:	2201      	movs	r2, #1
 800dd7e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800dd82:	3e01      	subs	r6, #1
 800dd84:	9214      	str	r2, [sp, #80]	@ 0x50
 800dd86:	e777      	b.n	800dc78 <_dtoa_r+0x100>
 800dd88:	2301      	movs	r3, #1
 800dd8a:	e7b8      	b.n	800dcfe <_dtoa_r+0x186>
 800dd8c:	9012      	str	r0, [sp, #72]	@ 0x48
 800dd8e:	e7b7      	b.n	800dd00 <_dtoa_r+0x188>
 800dd90:	427b      	negs	r3, r7
 800dd92:	930a      	str	r3, [sp, #40]	@ 0x28
 800dd94:	2300      	movs	r3, #0
 800dd96:	eba8 0807 	sub.w	r8, r8, r7
 800dd9a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800dd9c:	e7c4      	b.n	800dd28 <_dtoa_r+0x1b0>
 800dd9e:	2300      	movs	r3, #0
 800dda0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800dda2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dda4:	2b00      	cmp	r3, #0
 800dda6:	dc35      	bgt.n	800de14 <_dtoa_r+0x29c>
 800dda8:	2301      	movs	r3, #1
 800ddaa:	9300      	str	r3, [sp, #0]
 800ddac:	9307      	str	r3, [sp, #28]
 800ddae:	461a      	mov	r2, r3
 800ddb0:	920e      	str	r2, [sp, #56]	@ 0x38
 800ddb2:	e00b      	b.n	800ddcc <_dtoa_r+0x254>
 800ddb4:	2301      	movs	r3, #1
 800ddb6:	e7f3      	b.n	800dda0 <_dtoa_r+0x228>
 800ddb8:	2300      	movs	r3, #0
 800ddba:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ddbc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ddbe:	18fb      	adds	r3, r7, r3
 800ddc0:	9300      	str	r3, [sp, #0]
 800ddc2:	3301      	adds	r3, #1
 800ddc4:	2b01      	cmp	r3, #1
 800ddc6:	9307      	str	r3, [sp, #28]
 800ddc8:	bfb8      	it	lt
 800ddca:	2301      	movlt	r3, #1
 800ddcc:	f8db 001c 	ldr.w	r0, [fp, #28]
 800ddd0:	2100      	movs	r1, #0
 800ddd2:	2204      	movs	r2, #4
 800ddd4:	f102 0514 	add.w	r5, r2, #20
 800ddd8:	429d      	cmp	r5, r3
 800ddda:	d91f      	bls.n	800de1c <_dtoa_r+0x2a4>
 800dddc:	6041      	str	r1, [r0, #4]
 800ddde:	4658      	mov	r0, fp
 800dde0:	f000 fd8e 	bl	800e900 <_Balloc>
 800dde4:	4682      	mov	sl, r0
 800dde6:	2800      	cmp	r0, #0
 800dde8:	d13c      	bne.n	800de64 <_dtoa_r+0x2ec>
 800ddea:	4b1b      	ldr	r3, [pc, #108]	@ (800de58 <_dtoa_r+0x2e0>)
 800ddec:	4602      	mov	r2, r0
 800ddee:	f240 11af 	movw	r1, #431	@ 0x1af
 800ddf2:	e6d8      	b.n	800dba6 <_dtoa_r+0x2e>
 800ddf4:	2301      	movs	r3, #1
 800ddf6:	e7e0      	b.n	800ddba <_dtoa_r+0x242>
 800ddf8:	2401      	movs	r4, #1
 800ddfa:	2300      	movs	r3, #0
 800ddfc:	9309      	str	r3, [sp, #36]	@ 0x24
 800ddfe:	940b      	str	r4, [sp, #44]	@ 0x2c
 800de00:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800de04:	9300      	str	r3, [sp, #0]
 800de06:	9307      	str	r3, [sp, #28]
 800de08:	2200      	movs	r2, #0
 800de0a:	2312      	movs	r3, #18
 800de0c:	e7d0      	b.n	800ddb0 <_dtoa_r+0x238>
 800de0e:	2301      	movs	r3, #1
 800de10:	930b      	str	r3, [sp, #44]	@ 0x2c
 800de12:	e7f5      	b.n	800de00 <_dtoa_r+0x288>
 800de14:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800de16:	9300      	str	r3, [sp, #0]
 800de18:	9307      	str	r3, [sp, #28]
 800de1a:	e7d7      	b.n	800ddcc <_dtoa_r+0x254>
 800de1c:	3101      	adds	r1, #1
 800de1e:	0052      	lsls	r2, r2, #1
 800de20:	e7d8      	b.n	800ddd4 <_dtoa_r+0x25c>
 800de22:	bf00      	nop
 800de24:	f3af 8000 	nop.w
 800de28:	636f4361 	.word	0x636f4361
 800de2c:	3fd287a7 	.word	0x3fd287a7
 800de30:	8b60c8b3 	.word	0x8b60c8b3
 800de34:	3fc68a28 	.word	0x3fc68a28
 800de38:	509f79fb 	.word	0x509f79fb
 800de3c:	3fd34413 	.word	0x3fd34413
 800de40:	08013716 	.word	0x08013716
 800de44:	0801372d 	.word	0x0801372d
 800de48:	7ff00000 	.word	0x7ff00000
 800de4c:	080136e1 	.word	0x080136e1
 800de50:	3ff80000 	.word	0x3ff80000
 800de54:	08013828 	.word	0x08013828
 800de58:	08013785 	.word	0x08013785
 800de5c:	08013712 	.word	0x08013712
 800de60:	080136e0 	.word	0x080136e0
 800de64:	f8db 301c 	ldr.w	r3, [fp, #28]
 800de68:	6018      	str	r0, [r3, #0]
 800de6a:	9b07      	ldr	r3, [sp, #28]
 800de6c:	2b0e      	cmp	r3, #14
 800de6e:	f200 80a4 	bhi.w	800dfba <_dtoa_r+0x442>
 800de72:	2c00      	cmp	r4, #0
 800de74:	f000 80a1 	beq.w	800dfba <_dtoa_r+0x442>
 800de78:	2f00      	cmp	r7, #0
 800de7a:	dd33      	ble.n	800dee4 <_dtoa_r+0x36c>
 800de7c:	4bad      	ldr	r3, [pc, #692]	@ (800e134 <_dtoa_r+0x5bc>)
 800de7e:	f007 020f 	and.w	r2, r7, #15
 800de82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800de86:	ed93 7b00 	vldr	d7, [r3]
 800de8a:	05f8      	lsls	r0, r7, #23
 800de8c:	ed8d 7b04 	vstr	d7, [sp, #16]
 800de90:	ea4f 1427 	mov.w	r4, r7, asr #4
 800de94:	d516      	bpl.n	800dec4 <_dtoa_r+0x34c>
 800de96:	4ba8      	ldr	r3, [pc, #672]	@ (800e138 <_dtoa_r+0x5c0>)
 800de98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800de9c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800dea0:	f7f2 fcdc 	bl	800085c <__aeabi_ddiv>
 800dea4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dea8:	f004 040f 	and.w	r4, r4, #15
 800deac:	2603      	movs	r6, #3
 800deae:	4da2      	ldr	r5, [pc, #648]	@ (800e138 <_dtoa_r+0x5c0>)
 800deb0:	b954      	cbnz	r4, 800dec8 <_dtoa_r+0x350>
 800deb2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800deb6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800deba:	f7f2 fccf 	bl	800085c <__aeabi_ddiv>
 800debe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dec2:	e028      	b.n	800df16 <_dtoa_r+0x39e>
 800dec4:	2602      	movs	r6, #2
 800dec6:	e7f2      	b.n	800deae <_dtoa_r+0x336>
 800dec8:	07e1      	lsls	r1, r4, #31
 800deca:	d508      	bpl.n	800dede <_dtoa_r+0x366>
 800decc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ded0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ded4:	f7f2 fb98 	bl	8000608 <__aeabi_dmul>
 800ded8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dedc:	3601      	adds	r6, #1
 800dede:	1064      	asrs	r4, r4, #1
 800dee0:	3508      	adds	r5, #8
 800dee2:	e7e5      	b.n	800deb0 <_dtoa_r+0x338>
 800dee4:	f000 80d2 	beq.w	800e08c <_dtoa_r+0x514>
 800dee8:	427c      	negs	r4, r7
 800deea:	4b92      	ldr	r3, [pc, #584]	@ (800e134 <_dtoa_r+0x5bc>)
 800deec:	4d92      	ldr	r5, [pc, #584]	@ (800e138 <_dtoa_r+0x5c0>)
 800deee:	f004 020f 	and.w	r2, r4, #15
 800def2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800def6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800defa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800defe:	f7f2 fb83 	bl	8000608 <__aeabi_dmul>
 800df02:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800df06:	1124      	asrs	r4, r4, #4
 800df08:	2300      	movs	r3, #0
 800df0a:	2602      	movs	r6, #2
 800df0c:	2c00      	cmp	r4, #0
 800df0e:	f040 80b2 	bne.w	800e076 <_dtoa_r+0x4fe>
 800df12:	2b00      	cmp	r3, #0
 800df14:	d1d3      	bne.n	800debe <_dtoa_r+0x346>
 800df16:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800df18:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800df1c:	2b00      	cmp	r3, #0
 800df1e:	f000 80b7 	beq.w	800e090 <_dtoa_r+0x518>
 800df22:	4b86      	ldr	r3, [pc, #536]	@ (800e13c <_dtoa_r+0x5c4>)
 800df24:	2200      	movs	r2, #0
 800df26:	4620      	mov	r0, r4
 800df28:	4629      	mov	r1, r5
 800df2a:	f7f2 fddf 	bl	8000aec <__aeabi_dcmplt>
 800df2e:	2800      	cmp	r0, #0
 800df30:	f000 80ae 	beq.w	800e090 <_dtoa_r+0x518>
 800df34:	9b07      	ldr	r3, [sp, #28]
 800df36:	2b00      	cmp	r3, #0
 800df38:	f000 80aa 	beq.w	800e090 <_dtoa_r+0x518>
 800df3c:	9b00      	ldr	r3, [sp, #0]
 800df3e:	2b00      	cmp	r3, #0
 800df40:	dd37      	ble.n	800dfb2 <_dtoa_r+0x43a>
 800df42:	1e7b      	subs	r3, r7, #1
 800df44:	9304      	str	r3, [sp, #16]
 800df46:	4620      	mov	r0, r4
 800df48:	4b7d      	ldr	r3, [pc, #500]	@ (800e140 <_dtoa_r+0x5c8>)
 800df4a:	2200      	movs	r2, #0
 800df4c:	4629      	mov	r1, r5
 800df4e:	f7f2 fb5b 	bl	8000608 <__aeabi_dmul>
 800df52:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800df56:	9c00      	ldr	r4, [sp, #0]
 800df58:	3601      	adds	r6, #1
 800df5a:	4630      	mov	r0, r6
 800df5c:	f7f2 faea 	bl	8000534 <__aeabi_i2d>
 800df60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800df64:	f7f2 fb50 	bl	8000608 <__aeabi_dmul>
 800df68:	4b76      	ldr	r3, [pc, #472]	@ (800e144 <_dtoa_r+0x5cc>)
 800df6a:	2200      	movs	r2, #0
 800df6c:	f7f2 f996 	bl	800029c <__adddf3>
 800df70:	4605      	mov	r5, r0
 800df72:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800df76:	2c00      	cmp	r4, #0
 800df78:	f040 808d 	bne.w	800e096 <_dtoa_r+0x51e>
 800df7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800df80:	4b71      	ldr	r3, [pc, #452]	@ (800e148 <_dtoa_r+0x5d0>)
 800df82:	2200      	movs	r2, #0
 800df84:	f7f2 f988 	bl	8000298 <__aeabi_dsub>
 800df88:	4602      	mov	r2, r0
 800df8a:	460b      	mov	r3, r1
 800df8c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800df90:	462a      	mov	r2, r5
 800df92:	4633      	mov	r3, r6
 800df94:	f7f2 fdc8 	bl	8000b28 <__aeabi_dcmpgt>
 800df98:	2800      	cmp	r0, #0
 800df9a:	f040 828b 	bne.w	800e4b4 <_dtoa_r+0x93c>
 800df9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dfa2:	462a      	mov	r2, r5
 800dfa4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800dfa8:	f7f2 fda0 	bl	8000aec <__aeabi_dcmplt>
 800dfac:	2800      	cmp	r0, #0
 800dfae:	f040 8128 	bne.w	800e202 <_dtoa_r+0x68a>
 800dfb2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800dfb6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800dfba:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800dfbc:	2b00      	cmp	r3, #0
 800dfbe:	f2c0 815a 	blt.w	800e276 <_dtoa_r+0x6fe>
 800dfc2:	2f0e      	cmp	r7, #14
 800dfc4:	f300 8157 	bgt.w	800e276 <_dtoa_r+0x6fe>
 800dfc8:	4b5a      	ldr	r3, [pc, #360]	@ (800e134 <_dtoa_r+0x5bc>)
 800dfca:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800dfce:	ed93 7b00 	vldr	d7, [r3]
 800dfd2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dfd4:	2b00      	cmp	r3, #0
 800dfd6:	ed8d 7b00 	vstr	d7, [sp]
 800dfda:	da03      	bge.n	800dfe4 <_dtoa_r+0x46c>
 800dfdc:	9b07      	ldr	r3, [sp, #28]
 800dfde:	2b00      	cmp	r3, #0
 800dfe0:	f340 8101 	ble.w	800e1e6 <_dtoa_r+0x66e>
 800dfe4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800dfe8:	4656      	mov	r6, sl
 800dfea:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dfee:	4620      	mov	r0, r4
 800dff0:	4629      	mov	r1, r5
 800dff2:	f7f2 fc33 	bl	800085c <__aeabi_ddiv>
 800dff6:	f7f2 fdb7 	bl	8000b68 <__aeabi_d2iz>
 800dffa:	4680      	mov	r8, r0
 800dffc:	f7f2 fa9a 	bl	8000534 <__aeabi_i2d>
 800e000:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e004:	f7f2 fb00 	bl	8000608 <__aeabi_dmul>
 800e008:	4602      	mov	r2, r0
 800e00a:	460b      	mov	r3, r1
 800e00c:	4620      	mov	r0, r4
 800e00e:	4629      	mov	r1, r5
 800e010:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800e014:	f7f2 f940 	bl	8000298 <__aeabi_dsub>
 800e018:	f806 4b01 	strb.w	r4, [r6], #1
 800e01c:	9d07      	ldr	r5, [sp, #28]
 800e01e:	eba6 040a 	sub.w	r4, r6, sl
 800e022:	42a5      	cmp	r5, r4
 800e024:	4602      	mov	r2, r0
 800e026:	460b      	mov	r3, r1
 800e028:	f040 8117 	bne.w	800e25a <_dtoa_r+0x6e2>
 800e02c:	f7f2 f936 	bl	800029c <__adddf3>
 800e030:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e034:	4604      	mov	r4, r0
 800e036:	460d      	mov	r5, r1
 800e038:	f7f2 fd76 	bl	8000b28 <__aeabi_dcmpgt>
 800e03c:	2800      	cmp	r0, #0
 800e03e:	f040 80f9 	bne.w	800e234 <_dtoa_r+0x6bc>
 800e042:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e046:	4620      	mov	r0, r4
 800e048:	4629      	mov	r1, r5
 800e04a:	f7f2 fd45 	bl	8000ad8 <__aeabi_dcmpeq>
 800e04e:	b118      	cbz	r0, 800e058 <_dtoa_r+0x4e0>
 800e050:	f018 0f01 	tst.w	r8, #1
 800e054:	f040 80ee 	bne.w	800e234 <_dtoa_r+0x6bc>
 800e058:	4649      	mov	r1, r9
 800e05a:	4658      	mov	r0, fp
 800e05c:	f000 fc90 	bl	800e980 <_Bfree>
 800e060:	2300      	movs	r3, #0
 800e062:	7033      	strb	r3, [r6, #0]
 800e064:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e066:	3701      	adds	r7, #1
 800e068:	601f      	str	r7, [r3, #0]
 800e06a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e06c:	2b00      	cmp	r3, #0
 800e06e:	f000 831d 	beq.w	800e6ac <_dtoa_r+0xb34>
 800e072:	601e      	str	r6, [r3, #0]
 800e074:	e31a      	b.n	800e6ac <_dtoa_r+0xb34>
 800e076:	07e2      	lsls	r2, r4, #31
 800e078:	d505      	bpl.n	800e086 <_dtoa_r+0x50e>
 800e07a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e07e:	f7f2 fac3 	bl	8000608 <__aeabi_dmul>
 800e082:	3601      	adds	r6, #1
 800e084:	2301      	movs	r3, #1
 800e086:	1064      	asrs	r4, r4, #1
 800e088:	3508      	adds	r5, #8
 800e08a:	e73f      	b.n	800df0c <_dtoa_r+0x394>
 800e08c:	2602      	movs	r6, #2
 800e08e:	e742      	b.n	800df16 <_dtoa_r+0x39e>
 800e090:	9c07      	ldr	r4, [sp, #28]
 800e092:	9704      	str	r7, [sp, #16]
 800e094:	e761      	b.n	800df5a <_dtoa_r+0x3e2>
 800e096:	4b27      	ldr	r3, [pc, #156]	@ (800e134 <_dtoa_r+0x5bc>)
 800e098:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e09a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e09e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e0a2:	4454      	add	r4, sl
 800e0a4:	2900      	cmp	r1, #0
 800e0a6:	d053      	beq.n	800e150 <_dtoa_r+0x5d8>
 800e0a8:	4928      	ldr	r1, [pc, #160]	@ (800e14c <_dtoa_r+0x5d4>)
 800e0aa:	2000      	movs	r0, #0
 800e0ac:	f7f2 fbd6 	bl	800085c <__aeabi_ddiv>
 800e0b0:	4633      	mov	r3, r6
 800e0b2:	462a      	mov	r2, r5
 800e0b4:	f7f2 f8f0 	bl	8000298 <__aeabi_dsub>
 800e0b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e0bc:	4656      	mov	r6, sl
 800e0be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e0c2:	f7f2 fd51 	bl	8000b68 <__aeabi_d2iz>
 800e0c6:	4605      	mov	r5, r0
 800e0c8:	f7f2 fa34 	bl	8000534 <__aeabi_i2d>
 800e0cc:	4602      	mov	r2, r0
 800e0ce:	460b      	mov	r3, r1
 800e0d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e0d4:	f7f2 f8e0 	bl	8000298 <__aeabi_dsub>
 800e0d8:	3530      	adds	r5, #48	@ 0x30
 800e0da:	4602      	mov	r2, r0
 800e0dc:	460b      	mov	r3, r1
 800e0de:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e0e2:	f806 5b01 	strb.w	r5, [r6], #1
 800e0e6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e0ea:	f7f2 fcff 	bl	8000aec <__aeabi_dcmplt>
 800e0ee:	2800      	cmp	r0, #0
 800e0f0:	d171      	bne.n	800e1d6 <_dtoa_r+0x65e>
 800e0f2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e0f6:	4911      	ldr	r1, [pc, #68]	@ (800e13c <_dtoa_r+0x5c4>)
 800e0f8:	2000      	movs	r0, #0
 800e0fa:	f7f2 f8cd 	bl	8000298 <__aeabi_dsub>
 800e0fe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e102:	f7f2 fcf3 	bl	8000aec <__aeabi_dcmplt>
 800e106:	2800      	cmp	r0, #0
 800e108:	f040 8095 	bne.w	800e236 <_dtoa_r+0x6be>
 800e10c:	42a6      	cmp	r6, r4
 800e10e:	f43f af50 	beq.w	800dfb2 <_dtoa_r+0x43a>
 800e112:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800e116:	4b0a      	ldr	r3, [pc, #40]	@ (800e140 <_dtoa_r+0x5c8>)
 800e118:	2200      	movs	r2, #0
 800e11a:	f7f2 fa75 	bl	8000608 <__aeabi_dmul>
 800e11e:	4b08      	ldr	r3, [pc, #32]	@ (800e140 <_dtoa_r+0x5c8>)
 800e120:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e124:	2200      	movs	r2, #0
 800e126:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e12a:	f7f2 fa6d 	bl	8000608 <__aeabi_dmul>
 800e12e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e132:	e7c4      	b.n	800e0be <_dtoa_r+0x546>
 800e134:	08013828 	.word	0x08013828
 800e138:	08013800 	.word	0x08013800
 800e13c:	3ff00000 	.word	0x3ff00000
 800e140:	40240000 	.word	0x40240000
 800e144:	401c0000 	.word	0x401c0000
 800e148:	40140000 	.word	0x40140000
 800e14c:	3fe00000 	.word	0x3fe00000
 800e150:	4631      	mov	r1, r6
 800e152:	4628      	mov	r0, r5
 800e154:	f7f2 fa58 	bl	8000608 <__aeabi_dmul>
 800e158:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e15c:	9415      	str	r4, [sp, #84]	@ 0x54
 800e15e:	4656      	mov	r6, sl
 800e160:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e164:	f7f2 fd00 	bl	8000b68 <__aeabi_d2iz>
 800e168:	4605      	mov	r5, r0
 800e16a:	f7f2 f9e3 	bl	8000534 <__aeabi_i2d>
 800e16e:	4602      	mov	r2, r0
 800e170:	460b      	mov	r3, r1
 800e172:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e176:	f7f2 f88f 	bl	8000298 <__aeabi_dsub>
 800e17a:	3530      	adds	r5, #48	@ 0x30
 800e17c:	f806 5b01 	strb.w	r5, [r6], #1
 800e180:	4602      	mov	r2, r0
 800e182:	460b      	mov	r3, r1
 800e184:	42a6      	cmp	r6, r4
 800e186:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e18a:	f04f 0200 	mov.w	r2, #0
 800e18e:	d124      	bne.n	800e1da <_dtoa_r+0x662>
 800e190:	4bac      	ldr	r3, [pc, #688]	@ (800e444 <_dtoa_r+0x8cc>)
 800e192:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800e196:	f7f2 f881 	bl	800029c <__adddf3>
 800e19a:	4602      	mov	r2, r0
 800e19c:	460b      	mov	r3, r1
 800e19e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e1a2:	f7f2 fcc1 	bl	8000b28 <__aeabi_dcmpgt>
 800e1a6:	2800      	cmp	r0, #0
 800e1a8:	d145      	bne.n	800e236 <_dtoa_r+0x6be>
 800e1aa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e1ae:	49a5      	ldr	r1, [pc, #660]	@ (800e444 <_dtoa_r+0x8cc>)
 800e1b0:	2000      	movs	r0, #0
 800e1b2:	f7f2 f871 	bl	8000298 <__aeabi_dsub>
 800e1b6:	4602      	mov	r2, r0
 800e1b8:	460b      	mov	r3, r1
 800e1ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e1be:	f7f2 fc95 	bl	8000aec <__aeabi_dcmplt>
 800e1c2:	2800      	cmp	r0, #0
 800e1c4:	f43f aef5 	beq.w	800dfb2 <_dtoa_r+0x43a>
 800e1c8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800e1ca:	1e73      	subs	r3, r6, #1
 800e1cc:	9315      	str	r3, [sp, #84]	@ 0x54
 800e1ce:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e1d2:	2b30      	cmp	r3, #48	@ 0x30
 800e1d4:	d0f8      	beq.n	800e1c8 <_dtoa_r+0x650>
 800e1d6:	9f04      	ldr	r7, [sp, #16]
 800e1d8:	e73e      	b.n	800e058 <_dtoa_r+0x4e0>
 800e1da:	4b9b      	ldr	r3, [pc, #620]	@ (800e448 <_dtoa_r+0x8d0>)
 800e1dc:	f7f2 fa14 	bl	8000608 <__aeabi_dmul>
 800e1e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e1e4:	e7bc      	b.n	800e160 <_dtoa_r+0x5e8>
 800e1e6:	d10c      	bne.n	800e202 <_dtoa_r+0x68a>
 800e1e8:	4b98      	ldr	r3, [pc, #608]	@ (800e44c <_dtoa_r+0x8d4>)
 800e1ea:	2200      	movs	r2, #0
 800e1ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e1f0:	f7f2 fa0a 	bl	8000608 <__aeabi_dmul>
 800e1f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e1f8:	f7f2 fc8c 	bl	8000b14 <__aeabi_dcmpge>
 800e1fc:	2800      	cmp	r0, #0
 800e1fe:	f000 8157 	beq.w	800e4b0 <_dtoa_r+0x938>
 800e202:	2400      	movs	r4, #0
 800e204:	4625      	mov	r5, r4
 800e206:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e208:	43db      	mvns	r3, r3
 800e20a:	9304      	str	r3, [sp, #16]
 800e20c:	4656      	mov	r6, sl
 800e20e:	2700      	movs	r7, #0
 800e210:	4621      	mov	r1, r4
 800e212:	4658      	mov	r0, fp
 800e214:	f000 fbb4 	bl	800e980 <_Bfree>
 800e218:	2d00      	cmp	r5, #0
 800e21a:	d0dc      	beq.n	800e1d6 <_dtoa_r+0x65e>
 800e21c:	b12f      	cbz	r7, 800e22a <_dtoa_r+0x6b2>
 800e21e:	42af      	cmp	r7, r5
 800e220:	d003      	beq.n	800e22a <_dtoa_r+0x6b2>
 800e222:	4639      	mov	r1, r7
 800e224:	4658      	mov	r0, fp
 800e226:	f000 fbab 	bl	800e980 <_Bfree>
 800e22a:	4629      	mov	r1, r5
 800e22c:	4658      	mov	r0, fp
 800e22e:	f000 fba7 	bl	800e980 <_Bfree>
 800e232:	e7d0      	b.n	800e1d6 <_dtoa_r+0x65e>
 800e234:	9704      	str	r7, [sp, #16]
 800e236:	4633      	mov	r3, r6
 800e238:	461e      	mov	r6, r3
 800e23a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e23e:	2a39      	cmp	r2, #57	@ 0x39
 800e240:	d107      	bne.n	800e252 <_dtoa_r+0x6da>
 800e242:	459a      	cmp	sl, r3
 800e244:	d1f8      	bne.n	800e238 <_dtoa_r+0x6c0>
 800e246:	9a04      	ldr	r2, [sp, #16]
 800e248:	3201      	adds	r2, #1
 800e24a:	9204      	str	r2, [sp, #16]
 800e24c:	2230      	movs	r2, #48	@ 0x30
 800e24e:	f88a 2000 	strb.w	r2, [sl]
 800e252:	781a      	ldrb	r2, [r3, #0]
 800e254:	3201      	adds	r2, #1
 800e256:	701a      	strb	r2, [r3, #0]
 800e258:	e7bd      	b.n	800e1d6 <_dtoa_r+0x65e>
 800e25a:	4b7b      	ldr	r3, [pc, #492]	@ (800e448 <_dtoa_r+0x8d0>)
 800e25c:	2200      	movs	r2, #0
 800e25e:	f7f2 f9d3 	bl	8000608 <__aeabi_dmul>
 800e262:	2200      	movs	r2, #0
 800e264:	2300      	movs	r3, #0
 800e266:	4604      	mov	r4, r0
 800e268:	460d      	mov	r5, r1
 800e26a:	f7f2 fc35 	bl	8000ad8 <__aeabi_dcmpeq>
 800e26e:	2800      	cmp	r0, #0
 800e270:	f43f aebb 	beq.w	800dfea <_dtoa_r+0x472>
 800e274:	e6f0      	b.n	800e058 <_dtoa_r+0x4e0>
 800e276:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800e278:	2a00      	cmp	r2, #0
 800e27a:	f000 80db 	beq.w	800e434 <_dtoa_r+0x8bc>
 800e27e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e280:	2a01      	cmp	r2, #1
 800e282:	f300 80bf 	bgt.w	800e404 <_dtoa_r+0x88c>
 800e286:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800e288:	2a00      	cmp	r2, #0
 800e28a:	f000 80b7 	beq.w	800e3fc <_dtoa_r+0x884>
 800e28e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800e292:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800e294:	4646      	mov	r6, r8
 800e296:	9a08      	ldr	r2, [sp, #32]
 800e298:	2101      	movs	r1, #1
 800e29a:	441a      	add	r2, r3
 800e29c:	4658      	mov	r0, fp
 800e29e:	4498      	add	r8, r3
 800e2a0:	9208      	str	r2, [sp, #32]
 800e2a2:	f000 fc6b 	bl	800eb7c <__i2b>
 800e2a6:	4605      	mov	r5, r0
 800e2a8:	b15e      	cbz	r6, 800e2c2 <_dtoa_r+0x74a>
 800e2aa:	9b08      	ldr	r3, [sp, #32]
 800e2ac:	2b00      	cmp	r3, #0
 800e2ae:	dd08      	ble.n	800e2c2 <_dtoa_r+0x74a>
 800e2b0:	42b3      	cmp	r3, r6
 800e2b2:	9a08      	ldr	r2, [sp, #32]
 800e2b4:	bfa8      	it	ge
 800e2b6:	4633      	movge	r3, r6
 800e2b8:	eba8 0803 	sub.w	r8, r8, r3
 800e2bc:	1af6      	subs	r6, r6, r3
 800e2be:	1ad3      	subs	r3, r2, r3
 800e2c0:	9308      	str	r3, [sp, #32]
 800e2c2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e2c4:	b1f3      	cbz	r3, 800e304 <_dtoa_r+0x78c>
 800e2c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e2c8:	2b00      	cmp	r3, #0
 800e2ca:	f000 80b7 	beq.w	800e43c <_dtoa_r+0x8c4>
 800e2ce:	b18c      	cbz	r4, 800e2f4 <_dtoa_r+0x77c>
 800e2d0:	4629      	mov	r1, r5
 800e2d2:	4622      	mov	r2, r4
 800e2d4:	4658      	mov	r0, fp
 800e2d6:	f000 fd11 	bl	800ecfc <__pow5mult>
 800e2da:	464a      	mov	r2, r9
 800e2dc:	4601      	mov	r1, r0
 800e2de:	4605      	mov	r5, r0
 800e2e0:	4658      	mov	r0, fp
 800e2e2:	f000 fc61 	bl	800eba8 <__multiply>
 800e2e6:	4649      	mov	r1, r9
 800e2e8:	9004      	str	r0, [sp, #16]
 800e2ea:	4658      	mov	r0, fp
 800e2ec:	f000 fb48 	bl	800e980 <_Bfree>
 800e2f0:	9b04      	ldr	r3, [sp, #16]
 800e2f2:	4699      	mov	r9, r3
 800e2f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e2f6:	1b1a      	subs	r2, r3, r4
 800e2f8:	d004      	beq.n	800e304 <_dtoa_r+0x78c>
 800e2fa:	4649      	mov	r1, r9
 800e2fc:	4658      	mov	r0, fp
 800e2fe:	f000 fcfd 	bl	800ecfc <__pow5mult>
 800e302:	4681      	mov	r9, r0
 800e304:	2101      	movs	r1, #1
 800e306:	4658      	mov	r0, fp
 800e308:	f000 fc38 	bl	800eb7c <__i2b>
 800e30c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e30e:	4604      	mov	r4, r0
 800e310:	2b00      	cmp	r3, #0
 800e312:	f000 81cf 	beq.w	800e6b4 <_dtoa_r+0xb3c>
 800e316:	461a      	mov	r2, r3
 800e318:	4601      	mov	r1, r0
 800e31a:	4658      	mov	r0, fp
 800e31c:	f000 fcee 	bl	800ecfc <__pow5mult>
 800e320:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e322:	2b01      	cmp	r3, #1
 800e324:	4604      	mov	r4, r0
 800e326:	f300 8095 	bgt.w	800e454 <_dtoa_r+0x8dc>
 800e32a:	9b02      	ldr	r3, [sp, #8]
 800e32c:	2b00      	cmp	r3, #0
 800e32e:	f040 8087 	bne.w	800e440 <_dtoa_r+0x8c8>
 800e332:	9b03      	ldr	r3, [sp, #12]
 800e334:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e338:	2b00      	cmp	r3, #0
 800e33a:	f040 8089 	bne.w	800e450 <_dtoa_r+0x8d8>
 800e33e:	9b03      	ldr	r3, [sp, #12]
 800e340:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e344:	0d1b      	lsrs	r3, r3, #20
 800e346:	051b      	lsls	r3, r3, #20
 800e348:	b12b      	cbz	r3, 800e356 <_dtoa_r+0x7de>
 800e34a:	9b08      	ldr	r3, [sp, #32]
 800e34c:	3301      	adds	r3, #1
 800e34e:	9308      	str	r3, [sp, #32]
 800e350:	f108 0801 	add.w	r8, r8, #1
 800e354:	2301      	movs	r3, #1
 800e356:	930a      	str	r3, [sp, #40]	@ 0x28
 800e358:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e35a:	2b00      	cmp	r3, #0
 800e35c:	f000 81b0 	beq.w	800e6c0 <_dtoa_r+0xb48>
 800e360:	6923      	ldr	r3, [r4, #16]
 800e362:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e366:	6918      	ldr	r0, [r3, #16]
 800e368:	f000 fbbc 	bl	800eae4 <__hi0bits>
 800e36c:	f1c0 0020 	rsb	r0, r0, #32
 800e370:	9b08      	ldr	r3, [sp, #32]
 800e372:	4418      	add	r0, r3
 800e374:	f010 001f 	ands.w	r0, r0, #31
 800e378:	d077      	beq.n	800e46a <_dtoa_r+0x8f2>
 800e37a:	f1c0 0320 	rsb	r3, r0, #32
 800e37e:	2b04      	cmp	r3, #4
 800e380:	dd6b      	ble.n	800e45a <_dtoa_r+0x8e2>
 800e382:	9b08      	ldr	r3, [sp, #32]
 800e384:	f1c0 001c 	rsb	r0, r0, #28
 800e388:	4403      	add	r3, r0
 800e38a:	4480      	add	r8, r0
 800e38c:	4406      	add	r6, r0
 800e38e:	9308      	str	r3, [sp, #32]
 800e390:	f1b8 0f00 	cmp.w	r8, #0
 800e394:	dd05      	ble.n	800e3a2 <_dtoa_r+0x82a>
 800e396:	4649      	mov	r1, r9
 800e398:	4642      	mov	r2, r8
 800e39a:	4658      	mov	r0, fp
 800e39c:	f000 fd08 	bl	800edb0 <__lshift>
 800e3a0:	4681      	mov	r9, r0
 800e3a2:	9b08      	ldr	r3, [sp, #32]
 800e3a4:	2b00      	cmp	r3, #0
 800e3a6:	dd05      	ble.n	800e3b4 <_dtoa_r+0x83c>
 800e3a8:	4621      	mov	r1, r4
 800e3aa:	461a      	mov	r2, r3
 800e3ac:	4658      	mov	r0, fp
 800e3ae:	f000 fcff 	bl	800edb0 <__lshift>
 800e3b2:	4604      	mov	r4, r0
 800e3b4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e3b6:	2b00      	cmp	r3, #0
 800e3b8:	d059      	beq.n	800e46e <_dtoa_r+0x8f6>
 800e3ba:	4621      	mov	r1, r4
 800e3bc:	4648      	mov	r0, r9
 800e3be:	f000 fd63 	bl	800ee88 <__mcmp>
 800e3c2:	2800      	cmp	r0, #0
 800e3c4:	da53      	bge.n	800e46e <_dtoa_r+0x8f6>
 800e3c6:	1e7b      	subs	r3, r7, #1
 800e3c8:	9304      	str	r3, [sp, #16]
 800e3ca:	4649      	mov	r1, r9
 800e3cc:	2300      	movs	r3, #0
 800e3ce:	220a      	movs	r2, #10
 800e3d0:	4658      	mov	r0, fp
 800e3d2:	f000 faf7 	bl	800e9c4 <__multadd>
 800e3d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e3d8:	4681      	mov	r9, r0
 800e3da:	2b00      	cmp	r3, #0
 800e3dc:	f000 8172 	beq.w	800e6c4 <_dtoa_r+0xb4c>
 800e3e0:	2300      	movs	r3, #0
 800e3e2:	4629      	mov	r1, r5
 800e3e4:	220a      	movs	r2, #10
 800e3e6:	4658      	mov	r0, fp
 800e3e8:	f000 faec 	bl	800e9c4 <__multadd>
 800e3ec:	9b00      	ldr	r3, [sp, #0]
 800e3ee:	2b00      	cmp	r3, #0
 800e3f0:	4605      	mov	r5, r0
 800e3f2:	dc67      	bgt.n	800e4c4 <_dtoa_r+0x94c>
 800e3f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e3f6:	2b02      	cmp	r3, #2
 800e3f8:	dc41      	bgt.n	800e47e <_dtoa_r+0x906>
 800e3fa:	e063      	b.n	800e4c4 <_dtoa_r+0x94c>
 800e3fc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800e3fe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800e402:	e746      	b.n	800e292 <_dtoa_r+0x71a>
 800e404:	9b07      	ldr	r3, [sp, #28]
 800e406:	1e5c      	subs	r4, r3, #1
 800e408:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e40a:	42a3      	cmp	r3, r4
 800e40c:	bfbf      	itttt	lt
 800e40e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800e410:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800e412:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800e414:	1ae3      	sublt	r3, r4, r3
 800e416:	bfb4      	ite	lt
 800e418:	18d2      	addlt	r2, r2, r3
 800e41a:	1b1c      	subge	r4, r3, r4
 800e41c:	9b07      	ldr	r3, [sp, #28]
 800e41e:	bfbc      	itt	lt
 800e420:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800e422:	2400      	movlt	r4, #0
 800e424:	2b00      	cmp	r3, #0
 800e426:	bfb5      	itete	lt
 800e428:	eba8 0603 	sublt.w	r6, r8, r3
 800e42c:	9b07      	ldrge	r3, [sp, #28]
 800e42e:	2300      	movlt	r3, #0
 800e430:	4646      	movge	r6, r8
 800e432:	e730      	b.n	800e296 <_dtoa_r+0x71e>
 800e434:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800e436:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800e438:	4646      	mov	r6, r8
 800e43a:	e735      	b.n	800e2a8 <_dtoa_r+0x730>
 800e43c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e43e:	e75c      	b.n	800e2fa <_dtoa_r+0x782>
 800e440:	2300      	movs	r3, #0
 800e442:	e788      	b.n	800e356 <_dtoa_r+0x7de>
 800e444:	3fe00000 	.word	0x3fe00000
 800e448:	40240000 	.word	0x40240000
 800e44c:	40140000 	.word	0x40140000
 800e450:	9b02      	ldr	r3, [sp, #8]
 800e452:	e780      	b.n	800e356 <_dtoa_r+0x7de>
 800e454:	2300      	movs	r3, #0
 800e456:	930a      	str	r3, [sp, #40]	@ 0x28
 800e458:	e782      	b.n	800e360 <_dtoa_r+0x7e8>
 800e45a:	d099      	beq.n	800e390 <_dtoa_r+0x818>
 800e45c:	9a08      	ldr	r2, [sp, #32]
 800e45e:	331c      	adds	r3, #28
 800e460:	441a      	add	r2, r3
 800e462:	4498      	add	r8, r3
 800e464:	441e      	add	r6, r3
 800e466:	9208      	str	r2, [sp, #32]
 800e468:	e792      	b.n	800e390 <_dtoa_r+0x818>
 800e46a:	4603      	mov	r3, r0
 800e46c:	e7f6      	b.n	800e45c <_dtoa_r+0x8e4>
 800e46e:	9b07      	ldr	r3, [sp, #28]
 800e470:	9704      	str	r7, [sp, #16]
 800e472:	2b00      	cmp	r3, #0
 800e474:	dc20      	bgt.n	800e4b8 <_dtoa_r+0x940>
 800e476:	9300      	str	r3, [sp, #0]
 800e478:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e47a:	2b02      	cmp	r3, #2
 800e47c:	dd1e      	ble.n	800e4bc <_dtoa_r+0x944>
 800e47e:	9b00      	ldr	r3, [sp, #0]
 800e480:	2b00      	cmp	r3, #0
 800e482:	f47f aec0 	bne.w	800e206 <_dtoa_r+0x68e>
 800e486:	4621      	mov	r1, r4
 800e488:	2205      	movs	r2, #5
 800e48a:	4658      	mov	r0, fp
 800e48c:	f000 fa9a 	bl	800e9c4 <__multadd>
 800e490:	4601      	mov	r1, r0
 800e492:	4604      	mov	r4, r0
 800e494:	4648      	mov	r0, r9
 800e496:	f000 fcf7 	bl	800ee88 <__mcmp>
 800e49a:	2800      	cmp	r0, #0
 800e49c:	f77f aeb3 	ble.w	800e206 <_dtoa_r+0x68e>
 800e4a0:	4656      	mov	r6, sl
 800e4a2:	2331      	movs	r3, #49	@ 0x31
 800e4a4:	f806 3b01 	strb.w	r3, [r6], #1
 800e4a8:	9b04      	ldr	r3, [sp, #16]
 800e4aa:	3301      	adds	r3, #1
 800e4ac:	9304      	str	r3, [sp, #16]
 800e4ae:	e6ae      	b.n	800e20e <_dtoa_r+0x696>
 800e4b0:	9c07      	ldr	r4, [sp, #28]
 800e4b2:	9704      	str	r7, [sp, #16]
 800e4b4:	4625      	mov	r5, r4
 800e4b6:	e7f3      	b.n	800e4a0 <_dtoa_r+0x928>
 800e4b8:	9b07      	ldr	r3, [sp, #28]
 800e4ba:	9300      	str	r3, [sp, #0]
 800e4bc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e4be:	2b00      	cmp	r3, #0
 800e4c0:	f000 8104 	beq.w	800e6cc <_dtoa_r+0xb54>
 800e4c4:	2e00      	cmp	r6, #0
 800e4c6:	dd05      	ble.n	800e4d4 <_dtoa_r+0x95c>
 800e4c8:	4629      	mov	r1, r5
 800e4ca:	4632      	mov	r2, r6
 800e4cc:	4658      	mov	r0, fp
 800e4ce:	f000 fc6f 	bl	800edb0 <__lshift>
 800e4d2:	4605      	mov	r5, r0
 800e4d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e4d6:	2b00      	cmp	r3, #0
 800e4d8:	d05a      	beq.n	800e590 <_dtoa_r+0xa18>
 800e4da:	6869      	ldr	r1, [r5, #4]
 800e4dc:	4658      	mov	r0, fp
 800e4de:	f000 fa0f 	bl	800e900 <_Balloc>
 800e4e2:	4606      	mov	r6, r0
 800e4e4:	b928      	cbnz	r0, 800e4f2 <_dtoa_r+0x97a>
 800e4e6:	4b84      	ldr	r3, [pc, #528]	@ (800e6f8 <_dtoa_r+0xb80>)
 800e4e8:	4602      	mov	r2, r0
 800e4ea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e4ee:	f7ff bb5a 	b.w	800dba6 <_dtoa_r+0x2e>
 800e4f2:	692a      	ldr	r2, [r5, #16]
 800e4f4:	3202      	adds	r2, #2
 800e4f6:	0092      	lsls	r2, r2, #2
 800e4f8:	f105 010c 	add.w	r1, r5, #12
 800e4fc:	300c      	adds	r0, #12
 800e4fe:	f7ff fa9e 	bl	800da3e <memcpy>
 800e502:	2201      	movs	r2, #1
 800e504:	4631      	mov	r1, r6
 800e506:	4658      	mov	r0, fp
 800e508:	f000 fc52 	bl	800edb0 <__lshift>
 800e50c:	f10a 0301 	add.w	r3, sl, #1
 800e510:	9307      	str	r3, [sp, #28]
 800e512:	9b00      	ldr	r3, [sp, #0]
 800e514:	4453      	add	r3, sl
 800e516:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e518:	9b02      	ldr	r3, [sp, #8]
 800e51a:	f003 0301 	and.w	r3, r3, #1
 800e51e:	462f      	mov	r7, r5
 800e520:	930a      	str	r3, [sp, #40]	@ 0x28
 800e522:	4605      	mov	r5, r0
 800e524:	9b07      	ldr	r3, [sp, #28]
 800e526:	4621      	mov	r1, r4
 800e528:	3b01      	subs	r3, #1
 800e52a:	4648      	mov	r0, r9
 800e52c:	9300      	str	r3, [sp, #0]
 800e52e:	f7ff fa9b 	bl	800da68 <quorem>
 800e532:	4639      	mov	r1, r7
 800e534:	9002      	str	r0, [sp, #8]
 800e536:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800e53a:	4648      	mov	r0, r9
 800e53c:	f000 fca4 	bl	800ee88 <__mcmp>
 800e540:	462a      	mov	r2, r5
 800e542:	9008      	str	r0, [sp, #32]
 800e544:	4621      	mov	r1, r4
 800e546:	4658      	mov	r0, fp
 800e548:	f000 fcba 	bl	800eec0 <__mdiff>
 800e54c:	68c2      	ldr	r2, [r0, #12]
 800e54e:	4606      	mov	r6, r0
 800e550:	bb02      	cbnz	r2, 800e594 <_dtoa_r+0xa1c>
 800e552:	4601      	mov	r1, r0
 800e554:	4648      	mov	r0, r9
 800e556:	f000 fc97 	bl	800ee88 <__mcmp>
 800e55a:	4602      	mov	r2, r0
 800e55c:	4631      	mov	r1, r6
 800e55e:	4658      	mov	r0, fp
 800e560:	920e      	str	r2, [sp, #56]	@ 0x38
 800e562:	f000 fa0d 	bl	800e980 <_Bfree>
 800e566:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e568:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e56a:	9e07      	ldr	r6, [sp, #28]
 800e56c:	ea43 0102 	orr.w	r1, r3, r2
 800e570:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e572:	4319      	orrs	r1, r3
 800e574:	d110      	bne.n	800e598 <_dtoa_r+0xa20>
 800e576:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800e57a:	d029      	beq.n	800e5d0 <_dtoa_r+0xa58>
 800e57c:	9b08      	ldr	r3, [sp, #32]
 800e57e:	2b00      	cmp	r3, #0
 800e580:	dd02      	ble.n	800e588 <_dtoa_r+0xa10>
 800e582:	9b02      	ldr	r3, [sp, #8]
 800e584:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800e588:	9b00      	ldr	r3, [sp, #0]
 800e58a:	f883 8000 	strb.w	r8, [r3]
 800e58e:	e63f      	b.n	800e210 <_dtoa_r+0x698>
 800e590:	4628      	mov	r0, r5
 800e592:	e7bb      	b.n	800e50c <_dtoa_r+0x994>
 800e594:	2201      	movs	r2, #1
 800e596:	e7e1      	b.n	800e55c <_dtoa_r+0x9e4>
 800e598:	9b08      	ldr	r3, [sp, #32]
 800e59a:	2b00      	cmp	r3, #0
 800e59c:	db04      	blt.n	800e5a8 <_dtoa_r+0xa30>
 800e59e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e5a0:	430b      	orrs	r3, r1
 800e5a2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e5a4:	430b      	orrs	r3, r1
 800e5a6:	d120      	bne.n	800e5ea <_dtoa_r+0xa72>
 800e5a8:	2a00      	cmp	r2, #0
 800e5aa:	dded      	ble.n	800e588 <_dtoa_r+0xa10>
 800e5ac:	4649      	mov	r1, r9
 800e5ae:	2201      	movs	r2, #1
 800e5b0:	4658      	mov	r0, fp
 800e5b2:	f000 fbfd 	bl	800edb0 <__lshift>
 800e5b6:	4621      	mov	r1, r4
 800e5b8:	4681      	mov	r9, r0
 800e5ba:	f000 fc65 	bl	800ee88 <__mcmp>
 800e5be:	2800      	cmp	r0, #0
 800e5c0:	dc03      	bgt.n	800e5ca <_dtoa_r+0xa52>
 800e5c2:	d1e1      	bne.n	800e588 <_dtoa_r+0xa10>
 800e5c4:	f018 0f01 	tst.w	r8, #1
 800e5c8:	d0de      	beq.n	800e588 <_dtoa_r+0xa10>
 800e5ca:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800e5ce:	d1d8      	bne.n	800e582 <_dtoa_r+0xa0a>
 800e5d0:	9a00      	ldr	r2, [sp, #0]
 800e5d2:	2339      	movs	r3, #57	@ 0x39
 800e5d4:	7013      	strb	r3, [r2, #0]
 800e5d6:	4633      	mov	r3, r6
 800e5d8:	461e      	mov	r6, r3
 800e5da:	3b01      	subs	r3, #1
 800e5dc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e5e0:	2a39      	cmp	r2, #57	@ 0x39
 800e5e2:	d052      	beq.n	800e68a <_dtoa_r+0xb12>
 800e5e4:	3201      	adds	r2, #1
 800e5e6:	701a      	strb	r2, [r3, #0]
 800e5e8:	e612      	b.n	800e210 <_dtoa_r+0x698>
 800e5ea:	2a00      	cmp	r2, #0
 800e5ec:	dd07      	ble.n	800e5fe <_dtoa_r+0xa86>
 800e5ee:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800e5f2:	d0ed      	beq.n	800e5d0 <_dtoa_r+0xa58>
 800e5f4:	9a00      	ldr	r2, [sp, #0]
 800e5f6:	f108 0301 	add.w	r3, r8, #1
 800e5fa:	7013      	strb	r3, [r2, #0]
 800e5fc:	e608      	b.n	800e210 <_dtoa_r+0x698>
 800e5fe:	9b07      	ldr	r3, [sp, #28]
 800e600:	9a07      	ldr	r2, [sp, #28]
 800e602:	f803 8c01 	strb.w	r8, [r3, #-1]
 800e606:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e608:	4293      	cmp	r3, r2
 800e60a:	d028      	beq.n	800e65e <_dtoa_r+0xae6>
 800e60c:	4649      	mov	r1, r9
 800e60e:	2300      	movs	r3, #0
 800e610:	220a      	movs	r2, #10
 800e612:	4658      	mov	r0, fp
 800e614:	f000 f9d6 	bl	800e9c4 <__multadd>
 800e618:	42af      	cmp	r7, r5
 800e61a:	4681      	mov	r9, r0
 800e61c:	f04f 0300 	mov.w	r3, #0
 800e620:	f04f 020a 	mov.w	r2, #10
 800e624:	4639      	mov	r1, r7
 800e626:	4658      	mov	r0, fp
 800e628:	d107      	bne.n	800e63a <_dtoa_r+0xac2>
 800e62a:	f000 f9cb 	bl	800e9c4 <__multadd>
 800e62e:	4607      	mov	r7, r0
 800e630:	4605      	mov	r5, r0
 800e632:	9b07      	ldr	r3, [sp, #28]
 800e634:	3301      	adds	r3, #1
 800e636:	9307      	str	r3, [sp, #28]
 800e638:	e774      	b.n	800e524 <_dtoa_r+0x9ac>
 800e63a:	f000 f9c3 	bl	800e9c4 <__multadd>
 800e63e:	4629      	mov	r1, r5
 800e640:	4607      	mov	r7, r0
 800e642:	2300      	movs	r3, #0
 800e644:	220a      	movs	r2, #10
 800e646:	4658      	mov	r0, fp
 800e648:	f000 f9bc 	bl	800e9c4 <__multadd>
 800e64c:	4605      	mov	r5, r0
 800e64e:	e7f0      	b.n	800e632 <_dtoa_r+0xaba>
 800e650:	9b00      	ldr	r3, [sp, #0]
 800e652:	2b00      	cmp	r3, #0
 800e654:	bfcc      	ite	gt
 800e656:	461e      	movgt	r6, r3
 800e658:	2601      	movle	r6, #1
 800e65a:	4456      	add	r6, sl
 800e65c:	2700      	movs	r7, #0
 800e65e:	4649      	mov	r1, r9
 800e660:	2201      	movs	r2, #1
 800e662:	4658      	mov	r0, fp
 800e664:	f000 fba4 	bl	800edb0 <__lshift>
 800e668:	4621      	mov	r1, r4
 800e66a:	4681      	mov	r9, r0
 800e66c:	f000 fc0c 	bl	800ee88 <__mcmp>
 800e670:	2800      	cmp	r0, #0
 800e672:	dcb0      	bgt.n	800e5d6 <_dtoa_r+0xa5e>
 800e674:	d102      	bne.n	800e67c <_dtoa_r+0xb04>
 800e676:	f018 0f01 	tst.w	r8, #1
 800e67a:	d1ac      	bne.n	800e5d6 <_dtoa_r+0xa5e>
 800e67c:	4633      	mov	r3, r6
 800e67e:	461e      	mov	r6, r3
 800e680:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e684:	2a30      	cmp	r2, #48	@ 0x30
 800e686:	d0fa      	beq.n	800e67e <_dtoa_r+0xb06>
 800e688:	e5c2      	b.n	800e210 <_dtoa_r+0x698>
 800e68a:	459a      	cmp	sl, r3
 800e68c:	d1a4      	bne.n	800e5d8 <_dtoa_r+0xa60>
 800e68e:	9b04      	ldr	r3, [sp, #16]
 800e690:	3301      	adds	r3, #1
 800e692:	9304      	str	r3, [sp, #16]
 800e694:	2331      	movs	r3, #49	@ 0x31
 800e696:	f88a 3000 	strb.w	r3, [sl]
 800e69a:	e5b9      	b.n	800e210 <_dtoa_r+0x698>
 800e69c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e69e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800e6fc <_dtoa_r+0xb84>
 800e6a2:	b11b      	cbz	r3, 800e6ac <_dtoa_r+0xb34>
 800e6a4:	f10a 0308 	add.w	r3, sl, #8
 800e6a8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800e6aa:	6013      	str	r3, [r2, #0]
 800e6ac:	4650      	mov	r0, sl
 800e6ae:	b019      	add	sp, #100	@ 0x64
 800e6b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e6b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e6b6:	2b01      	cmp	r3, #1
 800e6b8:	f77f ae37 	ble.w	800e32a <_dtoa_r+0x7b2>
 800e6bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e6be:	930a      	str	r3, [sp, #40]	@ 0x28
 800e6c0:	2001      	movs	r0, #1
 800e6c2:	e655      	b.n	800e370 <_dtoa_r+0x7f8>
 800e6c4:	9b00      	ldr	r3, [sp, #0]
 800e6c6:	2b00      	cmp	r3, #0
 800e6c8:	f77f aed6 	ble.w	800e478 <_dtoa_r+0x900>
 800e6cc:	4656      	mov	r6, sl
 800e6ce:	4621      	mov	r1, r4
 800e6d0:	4648      	mov	r0, r9
 800e6d2:	f7ff f9c9 	bl	800da68 <quorem>
 800e6d6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800e6da:	f806 8b01 	strb.w	r8, [r6], #1
 800e6de:	9b00      	ldr	r3, [sp, #0]
 800e6e0:	eba6 020a 	sub.w	r2, r6, sl
 800e6e4:	4293      	cmp	r3, r2
 800e6e6:	ddb3      	ble.n	800e650 <_dtoa_r+0xad8>
 800e6e8:	4649      	mov	r1, r9
 800e6ea:	2300      	movs	r3, #0
 800e6ec:	220a      	movs	r2, #10
 800e6ee:	4658      	mov	r0, fp
 800e6f0:	f000 f968 	bl	800e9c4 <__multadd>
 800e6f4:	4681      	mov	r9, r0
 800e6f6:	e7ea      	b.n	800e6ce <_dtoa_r+0xb56>
 800e6f8:	08013785 	.word	0x08013785
 800e6fc:	08013709 	.word	0x08013709

0800e700 <_free_r>:
 800e700:	b538      	push	{r3, r4, r5, lr}
 800e702:	4605      	mov	r5, r0
 800e704:	2900      	cmp	r1, #0
 800e706:	d041      	beq.n	800e78c <_free_r+0x8c>
 800e708:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e70c:	1f0c      	subs	r4, r1, #4
 800e70e:	2b00      	cmp	r3, #0
 800e710:	bfb8      	it	lt
 800e712:	18e4      	addlt	r4, r4, r3
 800e714:	f000 f8e8 	bl	800e8e8 <__malloc_lock>
 800e718:	4a1d      	ldr	r2, [pc, #116]	@ (800e790 <_free_r+0x90>)
 800e71a:	6813      	ldr	r3, [r2, #0]
 800e71c:	b933      	cbnz	r3, 800e72c <_free_r+0x2c>
 800e71e:	6063      	str	r3, [r4, #4]
 800e720:	6014      	str	r4, [r2, #0]
 800e722:	4628      	mov	r0, r5
 800e724:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e728:	f000 b8e4 	b.w	800e8f4 <__malloc_unlock>
 800e72c:	42a3      	cmp	r3, r4
 800e72e:	d908      	bls.n	800e742 <_free_r+0x42>
 800e730:	6820      	ldr	r0, [r4, #0]
 800e732:	1821      	adds	r1, r4, r0
 800e734:	428b      	cmp	r3, r1
 800e736:	bf01      	itttt	eq
 800e738:	6819      	ldreq	r1, [r3, #0]
 800e73a:	685b      	ldreq	r3, [r3, #4]
 800e73c:	1809      	addeq	r1, r1, r0
 800e73e:	6021      	streq	r1, [r4, #0]
 800e740:	e7ed      	b.n	800e71e <_free_r+0x1e>
 800e742:	461a      	mov	r2, r3
 800e744:	685b      	ldr	r3, [r3, #4]
 800e746:	b10b      	cbz	r3, 800e74c <_free_r+0x4c>
 800e748:	42a3      	cmp	r3, r4
 800e74a:	d9fa      	bls.n	800e742 <_free_r+0x42>
 800e74c:	6811      	ldr	r1, [r2, #0]
 800e74e:	1850      	adds	r0, r2, r1
 800e750:	42a0      	cmp	r0, r4
 800e752:	d10b      	bne.n	800e76c <_free_r+0x6c>
 800e754:	6820      	ldr	r0, [r4, #0]
 800e756:	4401      	add	r1, r0
 800e758:	1850      	adds	r0, r2, r1
 800e75a:	4283      	cmp	r3, r0
 800e75c:	6011      	str	r1, [r2, #0]
 800e75e:	d1e0      	bne.n	800e722 <_free_r+0x22>
 800e760:	6818      	ldr	r0, [r3, #0]
 800e762:	685b      	ldr	r3, [r3, #4]
 800e764:	6053      	str	r3, [r2, #4]
 800e766:	4408      	add	r0, r1
 800e768:	6010      	str	r0, [r2, #0]
 800e76a:	e7da      	b.n	800e722 <_free_r+0x22>
 800e76c:	d902      	bls.n	800e774 <_free_r+0x74>
 800e76e:	230c      	movs	r3, #12
 800e770:	602b      	str	r3, [r5, #0]
 800e772:	e7d6      	b.n	800e722 <_free_r+0x22>
 800e774:	6820      	ldr	r0, [r4, #0]
 800e776:	1821      	adds	r1, r4, r0
 800e778:	428b      	cmp	r3, r1
 800e77a:	bf04      	itt	eq
 800e77c:	6819      	ldreq	r1, [r3, #0]
 800e77e:	685b      	ldreq	r3, [r3, #4]
 800e780:	6063      	str	r3, [r4, #4]
 800e782:	bf04      	itt	eq
 800e784:	1809      	addeq	r1, r1, r0
 800e786:	6021      	streq	r1, [r4, #0]
 800e788:	6054      	str	r4, [r2, #4]
 800e78a:	e7ca      	b.n	800e722 <_free_r+0x22>
 800e78c:	bd38      	pop	{r3, r4, r5, pc}
 800e78e:	bf00      	nop
 800e790:	200035f8 	.word	0x200035f8

0800e794 <malloc>:
 800e794:	4b02      	ldr	r3, [pc, #8]	@ (800e7a0 <malloc+0xc>)
 800e796:	4601      	mov	r1, r0
 800e798:	6818      	ldr	r0, [r3, #0]
 800e79a:	f000 b825 	b.w	800e7e8 <_malloc_r>
 800e79e:	bf00      	nop
 800e7a0:	20000024 	.word	0x20000024

0800e7a4 <sbrk_aligned>:
 800e7a4:	b570      	push	{r4, r5, r6, lr}
 800e7a6:	4e0f      	ldr	r6, [pc, #60]	@ (800e7e4 <sbrk_aligned+0x40>)
 800e7a8:	460c      	mov	r4, r1
 800e7aa:	6831      	ldr	r1, [r6, #0]
 800e7ac:	4605      	mov	r5, r0
 800e7ae:	b911      	cbnz	r1, 800e7b6 <sbrk_aligned+0x12>
 800e7b0:	f001 fdf2 	bl	8010398 <_sbrk_r>
 800e7b4:	6030      	str	r0, [r6, #0]
 800e7b6:	4621      	mov	r1, r4
 800e7b8:	4628      	mov	r0, r5
 800e7ba:	f001 fded 	bl	8010398 <_sbrk_r>
 800e7be:	1c43      	adds	r3, r0, #1
 800e7c0:	d103      	bne.n	800e7ca <sbrk_aligned+0x26>
 800e7c2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800e7c6:	4620      	mov	r0, r4
 800e7c8:	bd70      	pop	{r4, r5, r6, pc}
 800e7ca:	1cc4      	adds	r4, r0, #3
 800e7cc:	f024 0403 	bic.w	r4, r4, #3
 800e7d0:	42a0      	cmp	r0, r4
 800e7d2:	d0f8      	beq.n	800e7c6 <sbrk_aligned+0x22>
 800e7d4:	1a21      	subs	r1, r4, r0
 800e7d6:	4628      	mov	r0, r5
 800e7d8:	f001 fdde 	bl	8010398 <_sbrk_r>
 800e7dc:	3001      	adds	r0, #1
 800e7de:	d1f2      	bne.n	800e7c6 <sbrk_aligned+0x22>
 800e7e0:	e7ef      	b.n	800e7c2 <sbrk_aligned+0x1e>
 800e7e2:	bf00      	nop
 800e7e4:	200035f4 	.word	0x200035f4

0800e7e8 <_malloc_r>:
 800e7e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e7ec:	1ccd      	adds	r5, r1, #3
 800e7ee:	f025 0503 	bic.w	r5, r5, #3
 800e7f2:	3508      	adds	r5, #8
 800e7f4:	2d0c      	cmp	r5, #12
 800e7f6:	bf38      	it	cc
 800e7f8:	250c      	movcc	r5, #12
 800e7fa:	2d00      	cmp	r5, #0
 800e7fc:	4606      	mov	r6, r0
 800e7fe:	db01      	blt.n	800e804 <_malloc_r+0x1c>
 800e800:	42a9      	cmp	r1, r5
 800e802:	d904      	bls.n	800e80e <_malloc_r+0x26>
 800e804:	230c      	movs	r3, #12
 800e806:	6033      	str	r3, [r6, #0]
 800e808:	2000      	movs	r0, #0
 800e80a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e80e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e8e4 <_malloc_r+0xfc>
 800e812:	f000 f869 	bl	800e8e8 <__malloc_lock>
 800e816:	f8d8 3000 	ldr.w	r3, [r8]
 800e81a:	461c      	mov	r4, r3
 800e81c:	bb44      	cbnz	r4, 800e870 <_malloc_r+0x88>
 800e81e:	4629      	mov	r1, r5
 800e820:	4630      	mov	r0, r6
 800e822:	f7ff ffbf 	bl	800e7a4 <sbrk_aligned>
 800e826:	1c43      	adds	r3, r0, #1
 800e828:	4604      	mov	r4, r0
 800e82a:	d158      	bne.n	800e8de <_malloc_r+0xf6>
 800e82c:	f8d8 4000 	ldr.w	r4, [r8]
 800e830:	4627      	mov	r7, r4
 800e832:	2f00      	cmp	r7, #0
 800e834:	d143      	bne.n	800e8be <_malloc_r+0xd6>
 800e836:	2c00      	cmp	r4, #0
 800e838:	d04b      	beq.n	800e8d2 <_malloc_r+0xea>
 800e83a:	6823      	ldr	r3, [r4, #0]
 800e83c:	4639      	mov	r1, r7
 800e83e:	4630      	mov	r0, r6
 800e840:	eb04 0903 	add.w	r9, r4, r3
 800e844:	f001 fda8 	bl	8010398 <_sbrk_r>
 800e848:	4581      	cmp	r9, r0
 800e84a:	d142      	bne.n	800e8d2 <_malloc_r+0xea>
 800e84c:	6821      	ldr	r1, [r4, #0]
 800e84e:	1a6d      	subs	r5, r5, r1
 800e850:	4629      	mov	r1, r5
 800e852:	4630      	mov	r0, r6
 800e854:	f7ff ffa6 	bl	800e7a4 <sbrk_aligned>
 800e858:	3001      	adds	r0, #1
 800e85a:	d03a      	beq.n	800e8d2 <_malloc_r+0xea>
 800e85c:	6823      	ldr	r3, [r4, #0]
 800e85e:	442b      	add	r3, r5
 800e860:	6023      	str	r3, [r4, #0]
 800e862:	f8d8 3000 	ldr.w	r3, [r8]
 800e866:	685a      	ldr	r2, [r3, #4]
 800e868:	bb62      	cbnz	r2, 800e8c4 <_malloc_r+0xdc>
 800e86a:	f8c8 7000 	str.w	r7, [r8]
 800e86e:	e00f      	b.n	800e890 <_malloc_r+0xa8>
 800e870:	6822      	ldr	r2, [r4, #0]
 800e872:	1b52      	subs	r2, r2, r5
 800e874:	d420      	bmi.n	800e8b8 <_malloc_r+0xd0>
 800e876:	2a0b      	cmp	r2, #11
 800e878:	d917      	bls.n	800e8aa <_malloc_r+0xc2>
 800e87a:	1961      	adds	r1, r4, r5
 800e87c:	42a3      	cmp	r3, r4
 800e87e:	6025      	str	r5, [r4, #0]
 800e880:	bf18      	it	ne
 800e882:	6059      	strne	r1, [r3, #4]
 800e884:	6863      	ldr	r3, [r4, #4]
 800e886:	bf08      	it	eq
 800e888:	f8c8 1000 	streq.w	r1, [r8]
 800e88c:	5162      	str	r2, [r4, r5]
 800e88e:	604b      	str	r3, [r1, #4]
 800e890:	4630      	mov	r0, r6
 800e892:	f000 f82f 	bl	800e8f4 <__malloc_unlock>
 800e896:	f104 000b 	add.w	r0, r4, #11
 800e89a:	1d23      	adds	r3, r4, #4
 800e89c:	f020 0007 	bic.w	r0, r0, #7
 800e8a0:	1ac2      	subs	r2, r0, r3
 800e8a2:	bf1c      	itt	ne
 800e8a4:	1a1b      	subne	r3, r3, r0
 800e8a6:	50a3      	strne	r3, [r4, r2]
 800e8a8:	e7af      	b.n	800e80a <_malloc_r+0x22>
 800e8aa:	6862      	ldr	r2, [r4, #4]
 800e8ac:	42a3      	cmp	r3, r4
 800e8ae:	bf0c      	ite	eq
 800e8b0:	f8c8 2000 	streq.w	r2, [r8]
 800e8b4:	605a      	strne	r2, [r3, #4]
 800e8b6:	e7eb      	b.n	800e890 <_malloc_r+0xa8>
 800e8b8:	4623      	mov	r3, r4
 800e8ba:	6864      	ldr	r4, [r4, #4]
 800e8bc:	e7ae      	b.n	800e81c <_malloc_r+0x34>
 800e8be:	463c      	mov	r4, r7
 800e8c0:	687f      	ldr	r7, [r7, #4]
 800e8c2:	e7b6      	b.n	800e832 <_malloc_r+0x4a>
 800e8c4:	461a      	mov	r2, r3
 800e8c6:	685b      	ldr	r3, [r3, #4]
 800e8c8:	42a3      	cmp	r3, r4
 800e8ca:	d1fb      	bne.n	800e8c4 <_malloc_r+0xdc>
 800e8cc:	2300      	movs	r3, #0
 800e8ce:	6053      	str	r3, [r2, #4]
 800e8d0:	e7de      	b.n	800e890 <_malloc_r+0xa8>
 800e8d2:	230c      	movs	r3, #12
 800e8d4:	6033      	str	r3, [r6, #0]
 800e8d6:	4630      	mov	r0, r6
 800e8d8:	f000 f80c 	bl	800e8f4 <__malloc_unlock>
 800e8dc:	e794      	b.n	800e808 <_malloc_r+0x20>
 800e8de:	6005      	str	r5, [r0, #0]
 800e8e0:	e7d6      	b.n	800e890 <_malloc_r+0xa8>
 800e8e2:	bf00      	nop
 800e8e4:	200035f8 	.word	0x200035f8

0800e8e8 <__malloc_lock>:
 800e8e8:	4801      	ldr	r0, [pc, #4]	@ (800e8f0 <__malloc_lock+0x8>)
 800e8ea:	f7ff b8a6 	b.w	800da3a <__retarget_lock_acquire_recursive>
 800e8ee:	bf00      	nop
 800e8f0:	200035f0 	.word	0x200035f0

0800e8f4 <__malloc_unlock>:
 800e8f4:	4801      	ldr	r0, [pc, #4]	@ (800e8fc <__malloc_unlock+0x8>)
 800e8f6:	f7ff b8a1 	b.w	800da3c <__retarget_lock_release_recursive>
 800e8fa:	bf00      	nop
 800e8fc:	200035f0 	.word	0x200035f0

0800e900 <_Balloc>:
 800e900:	b570      	push	{r4, r5, r6, lr}
 800e902:	69c6      	ldr	r6, [r0, #28]
 800e904:	4604      	mov	r4, r0
 800e906:	460d      	mov	r5, r1
 800e908:	b976      	cbnz	r6, 800e928 <_Balloc+0x28>
 800e90a:	2010      	movs	r0, #16
 800e90c:	f7ff ff42 	bl	800e794 <malloc>
 800e910:	4602      	mov	r2, r0
 800e912:	61e0      	str	r0, [r4, #28]
 800e914:	b920      	cbnz	r0, 800e920 <_Balloc+0x20>
 800e916:	4b18      	ldr	r3, [pc, #96]	@ (800e978 <_Balloc+0x78>)
 800e918:	4818      	ldr	r0, [pc, #96]	@ (800e97c <_Balloc+0x7c>)
 800e91a:	216b      	movs	r1, #107	@ 0x6b
 800e91c:	f001 fd54 	bl	80103c8 <__assert_func>
 800e920:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e924:	6006      	str	r6, [r0, #0]
 800e926:	60c6      	str	r6, [r0, #12]
 800e928:	69e6      	ldr	r6, [r4, #28]
 800e92a:	68f3      	ldr	r3, [r6, #12]
 800e92c:	b183      	cbz	r3, 800e950 <_Balloc+0x50>
 800e92e:	69e3      	ldr	r3, [r4, #28]
 800e930:	68db      	ldr	r3, [r3, #12]
 800e932:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e936:	b9b8      	cbnz	r0, 800e968 <_Balloc+0x68>
 800e938:	2101      	movs	r1, #1
 800e93a:	fa01 f605 	lsl.w	r6, r1, r5
 800e93e:	1d72      	adds	r2, r6, #5
 800e940:	0092      	lsls	r2, r2, #2
 800e942:	4620      	mov	r0, r4
 800e944:	f001 fd5e 	bl	8010404 <_calloc_r>
 800e948:	b160      	cbz	r0, 800e964 <_Balloc+0x64>
 800e94a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e94e:	e00e      	b.n	800e96e <_Balloc+0x6e>
 800e950:	2221      	movs	r2, #33	@ 0x21
 800e952:	2104      	movs	r1, #4
 800e954:	4620      	mov	r0, r4
 800e956:	f001 fd55 	bl	8010404 <_calloc_r>
 800e95a:	69e3      	ldr	r3, [r4, #28]
 800e95c:	60f0      	str	r0, [r6, #12]
 800e95e:	68db      	ldr	r3, [r3, #12]
 800e960:	2b00      	cmp	r3, #0
 800e962:	d1e4      	bne.n	800e92e <_Balloc+0x2e>
 800e964:	2000      	movs	r0, #0
 800e966:	bd70      	pop	{r4, r5, r6, pc}
 800e968:	6802      	ldr	r2, [r0, #0]
 800e96a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e96e:	2300      	movs	r3, #0
 800e970:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e974:	e7f7      	b.n	800e966 <_Balloc+0x66>
 800e976:	bf00      	nop
 800e978:	08013716 	.word	0x08013716
 800e97c:	08013796 	.word	0x08013796

0800e980 <_Bfree>:
 800e980:	b570      	push	{r4, r5, r6, lr}
 800e982:	69c6      	ldr	r6, [r0, #28]
 800e984:	4605      	mov	r5, r0
 800e986:	460c      	mov	r4, r1
 800e988:	b976      	cbnz	r6, 800e9a8 <_Bfree+0x28>
 800e98a:	2010      	movs	r0, #16
 800e98c:	f7ff ff02 	bl	800e794 <malloc>
 800e990:	4602      	mov	r2, r0
 800e992:	61e8      	str	r0, [r5, #28]
 800e994:	b920      	cbnz	r0, 800e9a0 <_Bfree+0x20>
 800e996:	4b09      	ldr	r3, [pc, #36]	@ (800e9bc <_Bfree+0x3c>)
 800e998:	4809      	ldr	r0, [pc, #36]	@ (800e9c0 <_Bfree+0x40>)
 800e99a:	218f      	movs	r1, #143	@ 0x8f
 800e99c:	f001 fd14 	bl	80103c8 <__assert_func>
 800e9a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e9a4:	6006      	str	r6, [r0, #0]
 800e9a6:	60c6      	str	r6, [r0, #12]
 800e9a8:	b13c      	cbz	r4, 800e9ba <_Bfree+0x3a>
 800e9aa:	69eb      	ldr	r3, [r5, #28]
 800e9ac:	6862      	ldr	r2, [r4, #4]
 800e9ae:	68db      	ldr	r3, [r3, #12]
 800e9b0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e9b4:	6021      	str	r1, [r4, #0]
 800e9b6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e9ba:	bd70      	pop	{r4, r5, r6, pc}
 800e9bc:	08013716 	.word	0x08013716
 800e9c0:	08013796 	.word	0x08013796

0800e9c4 <__multadd>:
 800e9c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e9c8:	690d      	ldr	r5, [r1, #16]
 800e9ca:	4607      	mov	r7, r0
 800e9cc:	460c      	mov	r4, r1
 800e9ce:	461e      	mov	r6, r3
 800e9d0:	f101 0c14 	add.w	ip, r1, #20
 800e9d4:	2000      	movs	r0, #0
 800e9d6:	f8dc 3000 	ldr.w	r3, [ip]
 800e9da:	b299      	uxth	r1, r3
 800e9dc:	fb02 6101 	mla	r1, r2, r1, r6
 800e9e0:	0c1e      	lsrs	r6, r3, #16
 800e9e2:	0c0b      	lsrs	r3, r1, #16
 800e9e4:	fb02 3306 	mla	r3, r2, r6, r3
 800e9e8:	b289      	uxth	r1, r1
 800e9ea:	3001      	adds	r0, #1
 800e9ec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e9f0:	4285      	cmp	r5, r0
 800e9f2:	f84c 1b04 	str.w	r1, [ip], #4
 800e9f6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e9fa:	dcec      	bgt.n	800e9d6 <__multadd+0x12>
 800e9fc:	b30e      	cbz	r6, 800ea42 <__multadd+0x7e>
 800e9fe:	68a3      	ldr	r3, [r4, #8]
 800ea00:	42ab      	cmp	r3, r5
 800ea02:	dc19      	bgt.n	800ea38 <__multadd+0x74>
 800ea04:	6861      	ldr	r1, [r4, #4]
 800ea06:	4638      	mov	r0, r7
 800ea08:	3101      	adds	r1, #1
 800ea0a:	f7ff ff79 	bl	800e900 <_Balloc>
 800ea0e:	4680      	mov	r8, r0
 800ea10:	b928      	cbnz	r0, 800ea1e <__multadd+0x5a>
 800ea12:	4602      	mov	r2, r0
 800ea14:	4b0c      	ldr	r3, [pc, #48]	@ (800ea48 <__multadd+0x84>)
 800ea16:	480d      	ldr	r0, [pc, #52]	@ (800ea4c <__multadd+0x88>)
 800ea18:	21ba      	movs	r1, #186	@ 0xba
 800ea1a:	f001 fcd5 	bl	80103c8 <__assert_func>
 800ea1e:	6922      	ldr	r2, [r4, #16]
 800ea20:	3202      	adds	r2, #2
 800ea22:	f104 010c 	add.w	r1, r4, #12
 800ea26:	0092      	lsls	r2, r2, #2
 800ea28:	300c      	adds	r0, #12
 800ea2a:	f7ff f808 	bl	800da3e <memcpy>
 800ea2e:	4621      	mov	r1, r4
 800ea30:	4638      	mov	r0, r7
 800ea32:	f7ff ffa5 	bl	800e980 <_Bfree>
 800ea36:	4644      	mov	r4, r8
 800ea38:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ea3c:	3501      	adds	r5, #1
 800ea3e:	615e      	str	r6, [r3, #20]
 800ea40:	6125      	str	r5, [r4, #16]
 800ea42:	4620      	mov	r0, r4
 800ea44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ea48:	08013785 	.word	0x08013785
 800ea4c:	08013796 	.word	0x08013796

0800ea50 <__s2b>:
 800ea50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ea54:	460c      	mov	r4, r1
 800ea56:	4615      	mov	r5, r2
 800ea58:	461f      	mov	r7, r3
 800ea5a:	2209      	movs	r2, #9
 800ea5c:	3308      	adds	r3, #8
 800ea5e:	4606      	mov	r6, r0
 800ea60:	fb93 f3f2 	sdiv	r3, r3, r2
 800ea64:	2100      	movs	r1, #0
 800ea66:	2201      	movs	r2, #1
 800ea68:	429a      	cmp	r2, r3
 800ea6a:	db09      	blt.n	800ea80 <__s2b+0x30>
 800ea6c:	4630      	mov	r0, r6
 800ea6e:	f7ff ff47 	bl	800e900 <_Balloc>
 800ea72:	b940      	cbnz	r0, 800ea86 <__s2b+0x36>
 800ea74:	4602      	mov	r2, r0
 800ea76:	4b19      	ldr	r3, [pc, #100]	@ (800eadc <__s2b+0x8c>)
 800ea78:	4819      	ldr	r0, [pc, #100]	@ (800eae0 <__s2b+0x90>)
 800ea7a:	21d3      	movs	r1, #211	@ 0xd3
 800ea7c:	f001 fca4 	bl	80103c8 <__assert_func>
 800ea80:	0052      	lsls	r2, r2, #1
 800ea82:	3101      	adds	r1, #1
 800ea84:	e7f0      	b.n	800ea68 <__s2b+0x18>
 800ea86:	9b08      	ldr	r3, [sp, #32]
 800ea88:	6143      	str	r3, [r0, #20]
 800ea8a:	2d09      	cmp	r5, #9
 800ea8c:	f04f 0301 	mov.w	r3, #1
 800ea90:	6103      	str	r3, [r0, #16]
 800ea92:	dd16      	ble.n	800eac2 <__s2b+0x72>
 800ea94:	f104 0909 	add.w	r9, r4, #9
 800ea98:	46c8      	mov	r8, r9
 800ea9a:	442c      	add	r4, r5
 800ea9c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800eaa0:	4601      	mov	r1, r0
 800eaa2:	3b30      	subs	r3, #48	@ 0x30
 800eaa4:	220a      	movs	r2, #10
 800eaa6:	4630      	mov	r0, r6
 800eaa8:	f7ff ff8c 	bl	800e9c4 <__multadd>
 800eaac:	45a0      	cmp	r8, r4
 800eaae:	d1f5      	bne.n	800ea9c <__s2b+0x4c>
 800eab0:	f1a5 0408 	sub.w	r4, r5, #8
 800eab4:	444c      	add	r4, r9
 800eab6:	1b2d      	subs	r5, r5, r4
 800eab8:	1963      	adds	r3, r4, r5
 800eaba:	42bb      	cmp	r3, r7
 800eabc:	db04      	blt.n	800eac8 <__s2b+0x78>
 800eabe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eac2:	340a      	adds	r4, #10
 800eac4:	2509      	movs	r5, #9
 800eac6:	e7f6      	b.n	800eab6 <__s2b+0x66>
 800eac8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800eacc:	4601      	mov	r1, r0
 800eace:	3b30      	subs	r3, #48	@ 0x30
 800ead0:	220a      	movs	r2, #10
 800ead2:	4630      	mov	r0, r6
 800ead4:	f7ff ff76 	bl	800e9c4 <__multadd>
 800ead8:	e7ee      	b.n	800eab8 <__s2b+0x68>
 800eada:	bf00      	nop
 800eadc:	08013785 	.word	0x08013785
 800eae0:	08013796 	.word	0x08013796

0800eae4 <__hi0bits>:
 800eae4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800eae8:	4603      	mov	r3, r0
 800eaea:	bf36      	itet	cc
 800eaec:	0403      	lslcc	r3, r0, #16
 800eaee:	2000      	movcs	r0, #0
 800eaf0:	2010      	movcc	r0, #16
 800eaf2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800eaf6:	bf3c      	itt	cc
 800eaf8:	021b      	lslcc	r3, r3, #8
 800eafa:	3008      	addcc	r0, #8
 800eafc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800eb00:	bf3c      	itt	cc
 800eb02:	011b      	lslcc	r3, r3, #4
 800eb04:	3004      	addcc	r0, #4
 800eb06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800eb0a:	bf3c      	itt	cc
 800eb0c:	009b      	lslcc	r3, r3, #2
 800eb0e:	3002      	addcc	r0, #2
 800eb10:	2b00      	cmp	r3, #0
 800eb12:	db05      	blt.n	800eb20 <__hi0bits+0x3c>
 800eb14:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800eb18:	f100 0001 	add.w	r0, r0, #1
 800eb1c:	bf08      	it	eq
 800eb1e:	2020      	moveq	r0, #32
 800eb20:	4770      	bx	lr

0800eb22 <__lo0bits>:
 800eb22:	6803      	ldr	r3, [r0, #0]
 800eb24:	4602      	mov	r2, r0
 800eb26:	f013 0007 	ands.w	r0, r3, #7
 800eb2a:	d00b      	beq.n	800eb44 <__lo0bits+0x22>
 800eb2c:	07d9      	lsls	r1, r3, #31
 800eb2e:	d421      	bmi.n	800eb74 <__lo0bits+0x52>
 800eb30:	0798      	lsls	r0, r3, #30
 800eb32:	bf49      	itett	mi
 800eb34:	085b      	lsrmi	r3, r3, #1
 800eb36:	089b      	lsrpl	r3, r3, #2
 800eb38:	2001      	movmi	r0, #1
 800eb3a:	6013      	strmi	r3, [r2, #0]
 800eb3c:	bf5c      	itt	pl
 800eb3e:	6013      	strpl	r3, [r2, #0]
 800eb40:	2002      	movpl	r0, #2
 800eb42:	4770      	bx	lr
 800eb44:	b299      	uxth	r1, r3
 800eb46:	b909      	cbnz	r1, 800eb4c <__lo0bits+0x2a>
 800eb48:	0c1b      	lsrs	r3, r3, #16
 800eb4a:	2010      	movs	r0, #16
 800eb4c:	b2d9      	uxtb	r1, r3
 800eb4e:	b909      	cbnz	r1, 800eb54 <__lo0bits+0x32>
 800eb50:	3008      	adds	r0, #8
 800eb52:	0a1b      	lsrs	r3, r3, #8
 800eb54:	0719      	lsls	r1, r3, #28
 800eb56:	bf04      	itt	eq
 800eb58:	091b      	lsreq	r3, r3, #4
 800eb5a:	3004      	addeq	r0, #4
 800eb5c:	0799      	lsls	r1, r3, #30
 800eb5e:	bf04      	itt	eq
 800eb60:	089b      	lsreq	r3, r3, #2
 800eb62:	3002      	addeq	r0, #2
 800eb64:	07d9      	lsls	r1, r3, #31
 800eb66:	d403      	bmi.n	800eb70 <__lo0bits+0x4e>
 800eb68:	085b      	lsrs	r3, r3, #1
 800eb6a:	f100 0001 	add.w	r0, r0, #1
 800eb6e:	d003      	beq.n	800eb78 <__lo0bits+0x56>
 800eb70:	6013      	str	r3, [r2, #0]
 800eb72:	4770      	bx	lr
 800eb74:	2000      	movs	r0, #0
 800eb76:	4770      	bx	lr
 800eb78:	2020      	movs	r0, #32
 800eb7a:	4770      	bx	lr

0800eb7c <__i2b>:
 800eb7c:	b510      	push	{r4, lr}
 800eb7e:	460c      	mov	r4, r1
 800eb80:	2101      	movs	r1, #1
 800eb82:	f7ff febd 	bl	800e900 <_Balloc>
 800eb86:	4602      	mov	r2, r0
 800eb88:	b928      	cbnz	r0, 800eb96 <__i2b+0x1a>
 800eb8a:	4b05      	ldr	r3, [pc, #20]	@ (800eba0 <__i2b+0x24>)
 800eb8c:	4805      	ldr	r0, [pc, #20]	@ (800eba4 <__i2b+0x28>)
 800eb8e:	f240 1145 	movw	r1, #325	@ 0x145
 800eb92:	f001 fc19 	bl	80103c8 <__assert_func>
 800eb96:	2301      	movs	r3, #1
 800eb98:	6144      	str	r4, [r0, #20]
 800eb9a:	6103      	str	r3, [r0, #16]
 800eb9c:	bd10      	pop	{r4, pc}
 800eb9e:	bf00      	nop
 800eba0:	08013785 	.word	0x08013785
 800eba4:	08013796 	.word	0x08013796

0800eba8 <__multiply>:
 800eba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebac:	4614      	mov	r4, r2
 800ebae:	690a      	ldr	r2, [r1, #16]
 800ebb0:	6923      	ldr	r3, [r4, #16]
 800ebb2:	429a      	cmp	r2, r3
 800ebb4:	bfa8      	it	ge
 800ebb6:	4623      	movge	r3, r4
 800ebb8:	460f      	mov	r7, r1
 800ebba:	bfa4      	itt	ge
 800ebbc:	460c      	movge	r4, r1
 800ebbe:	461f      	movge	r7, r3
 800ebc0:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800ebc4:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800ebc8:	68a3      	ldr	r3, [r4, #8]
 800ebca:	6861      	ldr	r1, [r4, #4]
 800ebcc:	eb0a 0609 	add.w	r6, sl, r9
 800ebd0:	42b3      	cmp	r3, r6
 800ebd2:	b085      	sub	sp, #20
 800ebd4:	bfb8      	it	lt
 800ebd6:	3101      	addlt	r1, #1
 800ebd8:	f7ff fe92 	bl	800e900 <_Balloc>
 800ebdc:	b930      	cbnz	r0, 800ebec <__multiply+0x44>
 800ebde:	4602      	mov	r2, r0
 800ebe0:	4b44      	ldr	r3, [pc, #272]	@ (800ecf4 <__multiply+0x14c>)
 800ebe2:	4845      	ldr	r0, [pc, #276]	@ (800ecf8 <__multiply+0x150>)
 800ebe4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ebe8:	f001 fbee 	bl	80103c8 <__assert_func>
 800ebec:	f100 0514 	add.w	r5, r0, #20
 800ebf0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ebf4:	462b      	mov	r3, r5
 800ebf6:	2200      	movs	r2, #0
 800ebf8:	4543      	cmp	r3, r8
 800ebfa:	d321      	bcc.n	800ec40 <__multiply+0x98>
 800ebfc:	f107 0114 	add.w	r1, r7, #20
 800ec00:	f104 0214 	add.w	r2, r4, #20
 800ec04:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800ec08:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800ec0c:	9302      	str	r3, [sp, #8]
 800ec0e:	1b13      	subs	r3, r2, r4
 800ec10:	3b15      	subs	r3, #21
 800ec12:	f023 0303 	bic.w	r3, r3, #3
 800ec16:	3304      	adds	r3, #4
 800ec18:	f104 0715 	add.w	r7, r4, #21
 800ec1c:	42ba      	cmp	r2, r7
 800ec1e:	bf38      	it	cc
 800ec20:	2304      	movcc	r3, #4
 800ec22:	9301      	str	r3, [sp, #4]
 800ec24:	9b02      	ldr	r3, [sp, #8]
 800ec26:	9103      	str	r1, [sp, #12]
 800ec28:	428b      	cmp	r3, r1
 800ec2a:	d80c      	bhi.n	800ec46 <__multiply+0x9e>
 800ec2c:	2e00      	cmp	r6, #0
 800ec2e:	dd03      	ble.n	800ec38 <__multiply+0x90>
 800ec30:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ec34:	2b00      	cmp	r3, #0
 800ec36:	d05b      	beq.n	800ecf0 <__multiply+0x148>
 800ec38:	6106      	str	r6, [r0, #16]
 800ec3a:	b005      	add	sp, #20
 800ec3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec40:	f843 2b04 	str.w	r2, [r3], #4
 800ec44:	e7d8      	b.n	800ebf8 <__multiply+0x50>
 800ec46:	f8b1 a000 	ldrh.w	sl, [r1]
 800ec4a:	f1ba 0f00 	cmp.w	sl, #0
 800ec4e:	d024      	beq.n	800ec9a <__multiply+0xf2>
 800ec50:	f104 0e14 	add.w	lr, r4, #20
 800ec54:	46a9      	mov	r9, r5
 800ec56:	f04f 0c00 	mov.w	ip, #0
 800ec5a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ec5e:	f8d9 3000 	ldr.w	r3, [r9]
 800ec62:	fa1f fb87 	uxth.w	fp, r7
 800ec66:	b29b      	uxth	r3, r3
 800ec68:	fb0a 330b 	mla	r3, sl, fp, r3
 800ec6c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800ec70:	f8d9 7000 	ldr.w	r7, [r9]
 800ec74:	4463      	add	r3, ip
 800ec76:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800ec7a:	fb0a c70b 	mla	r7, sl, fp, ip
 800ec7e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800ec82:	b29b      	uxth	r3, r3
 800ec84:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800ec88:	4572      	cmp	r2, lr
 800ec8a:	f849 3b04 	str.w	r3, [r9], #4
 800ec8e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800ec92:	d8e2      	bhi.n	800ec5a <__multiply+0xb2>
 800ec94:	9b01      	ldr	r3, [sp, #4]
 800ec96:	f845 c003 	str.w	ip, [r5, r3]
 800ec9a:	9b03      	ldr	r3, [sp, #12]
 800ec9c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800eca0:	3104      	adds	r1, #4
 800eca2:	f1b9 0f00 	cmp.w	r9, #0
 800eca6:	d021      	beq.n	800ecec <__multiply+0x144>
 800eca8:	682b      	ldr	r3, [r5, #0]
 800ecaa:	f104 0c14 	add.w	ip, r4, #20
 800ecae:	46ae      	mov	lr, r5
 800ecb0:	f04f 0a00 	mov.w	sl, #0
 800ecb4:	f8bc b000 	ldrh.w	fp, [ip]
 800ecb8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800ecbc:	fb09 770b 	mla	r7, r9, fp, r7
 800ecc0:	4457      	add	r7, sl
 800ecc2:	b29b      	uxth	r3, r3
 800ecc4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800ecc8:	f84e 3b04 	str.w	r3, [lr], #4
 800eccc:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ecd0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ecd4:	f8be 3000 	ldrh.w	r3, [lr]
 800ecd8:	fb09 330a 	mla	r3, r9, sl, r3
 800ecdc:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800ece0:	4562      	cmp	r2, ip
 800ece2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ece6:	d8e5      	bhi.n	800ecb4 <__multiply+0x10c>
 800ece8:	9f01      	ldr	r7, [sp, #4]
 800ecea:	51eb      	str	r3, [r5, r7]
 800ecec:	3504      	adds	r5, #4
 800ecee:	e799      	b.n	800ec24 <__multiply+0x7c>
 800ecf0:	3e01      	subs	r6, #1
 800ecf2:	e79b      	b.n	800ec2c <__multiply+0x84>
 800ecf4:	08013785 	.word	0x08013785
 800ecf8:	08013796 	.word	0x08013796

0800ecfc <__pow5mult>:
 800ecfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ed00:	4615      	mov	r5, r2
 800ed02:	f012 0203 	ands.w	r2, r2, #3
 800ed06:	4607      	mov	r7, r0
 800ed08:	460e      	mov	r6, r1
 800ed0a:	d007      	beq.n	800ed1c <__pow5mult+0x20>
 800ed0c:	4c25      	ldr	r4, [pc, #148]	@ (800eda4 <__pow5mult+0xa8>)
 800ed0e:	3a01      	subs	r2, #1
 800ed10:	2300      	movs	r3, #0
 800ed12:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ed16:	f7ff fe55 	bl	800e9c4 <__multadd>
 800ed1a:	4606      	mov	r6, r0
 800ed1c:	10ad      	asrs	r5, r5, #2
 800ed1e:	d03d      	beq.n	800ed9c <__pow5mult+0xa0>
 800ed20:	69fc      	ldr	r4, [r7, #28]
 800ed22:	b97c      	cbnz	r4, 800ed44 <__pow5mult+0x48>
 800ed24:	2010      	movs	r0, #16
 800ed26:	f7ff fd35 	bl	800e794 <malloc>
 800ed2a:	4602      	mov	r2, r0
 800ed2c:	61f8      	str	r0, [r7, #28]
 800ed2e:	b928      	cbnz	r0, 800ed3c <__pow5mult+0x40>
 800ed30:	4b1d      	ldr	r3, [pc, #116]	@ (800eda8 <__pow5mult+0xac>)
 800ed32:	481e      	ldr	r0, [pc, #120]	@ (800edac <__pow5mult+0xb0>)
 800ed34:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ed38:	f001 fb46 	bl	80103c8 <__assert_func>
 800ed3c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ed40:	6004      	str	r4, [r0, #0]
 800ed42:	60c4      	str	r4, [r0, #12]
 800ed44:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ed48:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ed4c:	b94c      	cbnz	r4, 800ed62 <__pow5mult+0x66>
 800ed4e:	f240 2171 	movw	r1, #625	@ 0x271
 800ed52:	4638      	mov	r0, r7
 800ed54:	f7ff ff12 	bl	800eb7c <__i2b>
 800ed58:	2300      	movs	r3, #0
 800ed5a:	f8c8 0008 	str.w	r0, [r8, #8]
 800ed5e:	4604      	mov	r4, r0
 800ed60:	6003      	str	r3, [r0, #0]
 800ed62:	f04f 0900 	mov.w	r9, #0
 800ed66:	07eb      	lsls	r3, r5, #31
 800ed68:	d50a      	bpl.n	800ed80 <__pow5mult+0x84>
 800ed6a:	4631      	mov	r1, r6
 800ed6c:	4622      	mov	r2, r4
 800ed6e:	4638      	mov	r0, r7
 800ed70:	f7ff ff1a 	bl	800eba8 <__multiply>
 800ed74:	4631      	mov	r1, r6
 800ed76:	4680      	mov	r8, r0
 800ed78:	4638      	mov	r0, r7
 800ed7a:	f7ff fe01 	bl	800e980 <_Bfree>
 800ed7e:	4646      	mov	r6, r8
 800ed80:	106d      	asrs	r5, r5, #1
 800ed82:	d00b      	beq.n	800ed9c <__pow5mult+0xa0>
 800ed84:	6820      	ldr	r0, [r4, #0]
 800ed86:	b938      	cbnz	r0, 800ed98 <__pow5mult+0x9c>
 800ed88:	4622      	mov	r2, r4
 800ed8a:	4621      	mov	r1, r4
 800ed8c:	4638      	mov	r0, r7
 800ed8e:	f7ff ff0b 	bl	800eba8 <__multiply>
 800ed92:	6020      	str	r0, [r4, #0]
 800ed94:	f8c0 9000 	str.w	r9, [r0]
 800ed98:	4604      	mov	r4, r0
 800ed9a:	e7e4      	b.n	800ed66 <__pow5mult+0x6a>
 800ed9c:	4630      	mov	r0, r6
 800ed9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eda2:	bf00      	nop
 800eda4:	080137f0 	.word	0x080137f0
 800eda8:	08013716 	.word	0x08013716
 800edac:	08013796 	.word	0x08013796

0800edb0 <__lshift>:
 800edb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800edb4:	460c      	mov	r4, r1
 800edb6:	6849      	ldr	r1, [r1, #4]
 800edb8:	6923      	ldr	r3, [r4, #16]
 800edba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800edbe:	68a3      	ldr	r3, [r4, #8]
 800edc0:	4607      	mov	r7, r0
 800edc2:	4691      	mov	r9, r2
 800edc4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800edc8:	f108 0601 	add.w	r6, r8, #1
 800edcc:	42b3      	cmp	r3, r6
 800edce:	db0b      	blt.n	800ede8 <__lshift+0x38>
 800edd0:	4638      	mov	r0, r7
 800edd2:	f7ff fd95 	bl	800e900 <_Balloc>
 800edd6:	4605      	mov	r5, r0
 800edd8:	b948      	cbnz	r0, 800edee <__lshift+0x3e>
 800edda:	4602      	mov	r2, r0
 800eddc:	4b28      	ldr	r3, [pc, #160]	@ (800ee80 <__lshift+0xd0>)
 800edde:	4829      	ldr	r0, [pc, #164]	@ (800ee84 <__lshift+0xd4>)
 800ede0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ede4:	f001 faf0 	bl	80103c8 <__assert_func>
 800ede8:	3101      	adds	r1, #1
 800edea:	005b      	lsls	r3, r3, #1
 800edec:	e7ee      	b.n	800edcc <__lshift+0x1c>
 800edee:	2300      	movs	r3, #0
 800edf0:	f100 0114 	add.w	r1, r0, #20
 800edf4:	f100 0210 	add.w	r2, r0, #16
 800edf8:	4618      	mov	r0, r3
 800edfa:	4553      	cmp	r3, sl
 800edfc:	db33      	blt.n	800ee66 <__lshift+0xb6>
 800edfe:	6920      	ldr	r0, [r4, #16]
 800ee00:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ee04:	f104 0314 	add.w	r3, r4, #20
 800ee08:	f019 091f 	ands.w	r9, r9, #31
 800ee0c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ee10:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ee14:	d02b      	beq.n	800ee6e <__lshift+0xbe>
 800ee16:	f1c9 0e20 	rsb	lr, r9, #32
 800ee1a:	468a      	mov	sl, r1
 800ee1c:	2200      	movs	r2, #0
 800ee1e:	6818      	ldr	r0, [r3, #0]
 800ee20:	fa00 f009 	lsl.w	r0, r0, r9
 800ee24:	4310      	orrs	r0, r2
 800ee26:	f84a 0b04 	str.w	r0, [sl], #4
 800ee2a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ee2e:	459c      	cmp	ip, r3
 800ee30:	fa22 f20e 	lsr.w	r2, r2, lr
 800ee34:	d8f3      	bhi.n	800ee1e <__lshift+0x6e>
 800ee36:	ebac 0304 	sub.w	r3, ip, r4
 800ee3a:	3b15      	subs	r3, #21
 800ee3c:	f023 0303 	bic.w	r3, r3, #3
 800ee40:	3304      	adds	r3, #4
 800ee42:	f104 0015 	add.w	r0, r4, #21
 800ee46:	4584      	cmp	ip, r0
 800ee48:	bf38      	it	cc
 800ee4a:	2304      	movcc	r3, #4
 800ee4c:	50ca      	str	r2, [r1, r3]
 800ee4e:	b10a      	cbz	r2, 800ee54 <__lshift+0xa4>
 800ee50:	f108 0602 	add.w	r6, r8, #2
 800ee54:	3e01      	subs	r6, #1
 800ee56:	4638      	mov	r0, r7
 800ee58:	612e      	str	r6, [r5, #16]
 800ee5a:	4621      	mov	r1, r4
 800ee5c:	f7ff fd90 	bl	800e980 <_Bfree>
 800ee60:	4628      	mov	r0, r5
 800ee62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ee66:	f842 0f04 	str.w	r0, [r2, #4]!
 800ee6a:	3301      	adds	r3, #1
 800ee6c:	e7c5      	b.n	800edfa <__lshift+0x4a>
 800ee6e:	3904      	subs	r1, #4
 800ee70:	f853 2b04 	ldr.w	r2, [r3], #4
 800ee74:	f841 2f04 	str.w	r2, [r1, #4]!
 800ee78:	459c      	cmp	ip, r3
 800ee7a:	d8f9      	bhi.n	800ee70 <__lshift+0xc0>
 800ee7c:	e7ea      	b.n	800ee54 <__lshift+0xa4>
 800ee7e:	bf00      	nop
 800ee80:	08013785 	.word	0x08013785
 800ee84:	08013796 	.word	0x08013796

0800ee88 <__mcmp>:
 800ee88:	690a      	ldr	r2, [r1, #16]
 800ee8a:	4603      	mov	r3, r0
 800ee8c:	6900      	ldr	r0, [r0, #16]
 800ee8e:	1a80      	subs	r0, r0, r2
 800ee90:	b530      	push	{r4, r5, lr}
 800ee92:	d10e      	bne.n	800eeb2 <__mcmp+0x2a>
 800ee94:	3314      	adds	r3, #20
 800ee96:	3114      	adds	r1, #20
 800ee98:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ee9c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800eea0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800eea4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800eea8:	4295      	cmp	r5, r2
 800eeaa:	d003      	beq.n	800eeb4 <__mcmp+0x2c>
 800eeac:	d205      	bcs.n	800eeba <__mcmp+0x32>
 800eeae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800eeb2:	bd30      	pop	{r4, r5, pc}
 800eeb4:	42a3      	cmp	r3, r4
 800eeb6:	d3f3      	bcc.n	800eea0 <__mcmp+0x18>
 800eeb8:	e7fb      	b.n	800eeb2 <__mcmp+0x2a>
 800eeba:	2001      	movs	r0, #1
 800eebc:	e7f9      	b.n	800eeb2 <__mcmp+0x2a>
	...

0800eec0 <__mdiff>:
 800eec0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eec4:	4689      	mov	r9, r1
 800eec6:	4606      	mov	r6, r0
 800eec8:	4611      	mov	r1, r2
 800eeca:	4648      	mov	r0, r9
 800eecc:	4614      	mov	r4, r2
 800eece:	f7ff ffdb 	bl	800ee88 <__mcmp>
 800eed2:	1e05      	subs	r5, r0, #0
 800eed4:	d112      	bne.n	800eefc <__mdiff+0x3c>
 800eed6:	4629      	mov	r1, r5
 800eed8:	4630      	mov	r0, r6
 800eeda:	f7ff fd11 	bl	800e900 <_Balloc>
 800eede:	4602      	mov	r2, r0
 800eee0:	b928      	cbnz	r0, 800eeee <__mdiff+0x2e>
 800eee2:	4b3f      	ldr	r3, [pc, #252]	@ (800efe0 <__mdiff+0x120>)
 800eee4:	f240 2137 	movw	r1, #567	@ 0x237
 800eee8:	483e      	ldr	r0, [pc, #248]	@ (800efe4 <__mdiff+0x124>)
 800eeea:	f001 fa6d 	bl	80103c8 <__assert_func>
 800eeee:	2301      	movs	r3, #1
 800eef0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800eef4:	4610      	mov	r0, r2
 800eef6:	b003      	add	sp, #12
 800eef8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eefc:	bfbc      	itt	lt
 800eefe:	464b      	movlt	r3, r9
 800ef00:	46a1      	movlt	r9, r4
 800ef02:	4630      	mov	r0, r6
 800ef04:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ef08:	bfba      	itte	lt
 800ef0a:	461c      	movlt	r4, r3
 800ef0c:	2501      	movlt	r5, #1
 800ef0e:	2500      	movge	r5, #0
 800ef10:	f7ff fcf6 	bl	800e900 <_Balloc>
 800ef14:	4602      	mov	r2, r0
 800ef16:	b918      	cbnz	r0, 800ef20 <__mdiff+0x60>
 800ef18:	4b31      	ldr	r3, [pc, #196]	@ (800efe0 <__mdiff+0x120>)
 800ef1a:	f240 2145 	movw	r1, #581	@ 0x245
 800ef1e:	e7e3      	b.n	800eee8 <__mdiff+0x28>
 800ef20:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ef24:	6926      	ldr	r6, [r4, #16]
 800ef26:	60c5      	str	r5, [r0, #12]
 800ef28:	f109 0310 	add.w	r3, r9, #16
 800ef2c:	f109 0514 	add.w	r5, r9, #20
 800ef30:	f104 0e14 	add.w	lr, r4, #20
 800ef34:	f100 0b14 	add.w	fp, r0, #20
 800ef38:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ef3c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ef40:	9301      	str	r3, [sp, #4]
 800ef42:	46d9      	mov	r9, fp
 800ef44:	f04f 0c00 	mov.w	ip, #0
 800ef48:	9b01      	ldr	r3, [sp, #4]
 800ef4a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ef4e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ef52:	9301      	str	r3, [sp, #4]
 800ef54:	fa1f f38a 	uxth.w	r3, sl
 800ef58:	4619      	mov	r1, r3
 800ef5a:	b283      	uxth	r3, r0
 800ef5c:	1acb      	subs	r3, r1, r3
 800ef5e:	0c00      	lsrs	r0, r0, #16
 800ef60:	4463      	add	r3, ip
 800ef62:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ef66:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ef6a:	b29b      	uxth	r3, r3
 800ef6c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ef70:	4576      	cmp	r6, lr
 800ef72:	f849 3b04 	str.w	r3, [r9], #4
 800ef76:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ef7a:	d8e5      	bhi.n	800ef48 <__mdiff+0x88>
 800ef7c:	1b33      	subs	r3, r6, r4
 800ef7e:	3b15      	subs	r3, #21
 800ef80:	f023 0303 	bic.w	r3, r3, #3
 800ef84:	3415      	adds	r4, #21
 800ef86:	3304      	adds	r3, #4
 800ef88:	42a6      	cmp	r6, r4
 800ef8a:	bf38      	it	cc
 800ef8c:	2304      	movcc	r3, #4
 800ef8e:	441d      	add	r5, r3
 800ef90:	445b      	add	r3, fp
 800ef92:	461e      	mov	r6, r3
 800ef94:	462c      	mov	r4, r5
 800ef96:	4544      	cmp	r4, r8
 800ef98:	d30e      	bcc.n	800efb8 <__mdiff+0xf8>
 800ef9a:	f108 0103 	add.w	r1, r8, #3
 800ef9e:	1b49      	subs	r1, r1, r5
 800efa0:	f021 0103 	bic.w	r1, r1, #3
 800efa4:	3d03      	subs	r5, #3
 800efa6:	45a8      	cmp	r8, r5
 800efa8:	bf38      	it	cc
 800efaa:	2100      	movcc	r1, #0
 800efac:	440b      	add	r3, r1
 800efae:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800efb2:	b191      	cbz	r1, 800efda <__mdiff+0x11a>
 800efb4:	6117      	str	r7, [r2, #16]
 800efb6:	e79d      	b.n	800eef4 <__mdiff+0x34>
 800efb8:	f854 1b04 	ldr.w	r1, [r4], #4
 800efbc:	46e6      	mov	lr, ip
 800efbe:	0c08      	lsrs	r0, r1, #16
 800efc0:	fa1c fc81 	uxtah	ip, ip, r1
 800efc4:	4471      	add	r1, lr
 800efc6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800efca:	b289      	uxth	r1, r1
 800efcc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800efd0:	f846 1b04 	str.w	r1, [r6], #4
 800efd4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800efd8:	e7dd      	b.n	800ef96 <__mdiff+0xd6>
 800efda:	3f01      	subs	r7, #1
 800efdc:	e7e7      	b.n	800efae <__mdiff+0xee>
 800efde:	bf00      	nop
 800efe0:	08013785 	.word	0x08013785
 800efe4:	08013796 	.word	0x08013796

0800efe8 <__ulp>:
 800efe8:	b082      	sub	sp, #8
 800efea:	ed8d 0b00 	vstr	d0, [sp]
 800efee:	9a01      	ldr	r2, [sp, #4]
 800eff0:	4b0f      	ldr	r3, [pc, #60]	@ (800f030 <__ulp+0x48>)
 800eff2:	4013      	ands	r3, r2
 800eff4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800eff8:	2b00      	cmp	r3, #0
 800effa:	dc08      	bgt.n	800f00e <__ulp+0x26>
 800effc:	425b      	negs	r3, r3
 800effe:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800f002:	ea4f 5223 	mov.w	r2, r3, asr #20
 800f006:	da04      	bge.n	800f012 <__ulp+0x2a>
 800f008:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800f00c:	4113      	asrs	r3, r2
 800f00e:	2200      	movs	r2, #0
 800f010:	e008      	b.n	800f024 <__ulp+0x3c>
 800f012:	f1a2 0314 	sub.w	r3, r2, #20
 800f016:	2b1e      	cmp	r3, #30
 800f018:	bfda      	itte	le
 800f01a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800f01e:	40da      	lsrle	r2, r3
 800f020:	2201      	movgt	r2, #1
 800f022:	2300      	movs	r3, #0
 800f024:	4619      	mov	r1, r3
 800f026:	4610      	mov	r0, r2
 800f028:	ec41 0b10 	vmov	d0, r0, r1
 800f02c:	b002      	add	sp, #8
 800f02e:	4770      	bx	lr
 800f030:	7ff00000 	.word	0x7ff00000

0800f034 <__b2d>:
 800f034:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f038:	6906      	ldr	r6, [r0, #16]
 800f03a:	f100 0814 	add.w	r8, r0, #20
 800f03e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800f042:	1f37      	subs	r7, r6, #4
 800f044:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800f048:	4610      	mov	r0, r2
 800f04a:	f7ff fd4b 	bl	800eae4 <__hi0bits>
 800f04e:	f1c0 0320 	rsb	r3, r0, #32
 800f052:	280a      	cmp	r0, #10
 800f054:	600b      	str	r3, [r1, #0]
 800f056:	491b      	ldr	r1, [pc, #108]	@ (800f0c4 <__b2d+0x90>)
 800f058:	dc15      	bgt.n	800f086 <__b2d+0x52>
 800f05a:	f1c0 0c0b 	rsb	ip, r0, #11
 800f05e:	fa22 f30c 	lsr.w	r3, r2, ip
 800f062:	45b8      	cmp	r8, r7
 800f064:	ea43 0501 	orr.w	r5, r3, r1
 800f068:	bf34      	ite	cc
 800f06a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800f06e:	2300      	movcs	r3, #0
 800f070:	3015      	adds	r0, #21
 800f072:	fa02 f000 	lsl.w	r0, r2, r0
 800f076:	fa23 f30c 	lsr.w	r3, r3, ip
 800f07a:	4303      	orrs	r3, r0
 800f07c:	461c      	mov	r4, r3
 800f07e:	ec45 4b10 	vmov	d0, r4, r5
 800f082:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f086:	45b8      	cmp	r8, r7
 800f088:	bf3a      	itte	cc
 800f08a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800f08e:	f1a6 0708 	subcc.w	r7, r6, #8
 800f092:	2300      	movcs	r3, #0
 800f094:	380b      	subs	r0, #11
 800f096:	d012      	beq.n	800f0be <__b2d+0x8a>
 800f098:	f1c0 0120 	rsb	r1, r0, #32
 800f09c:	fa23 f401 	lsr.w	r4, r3, r1
 800f0a0:	4082      	lsls	r2, r0
 800f0a2:	4322      	orrs	r2, r4
 800f0a4:	4547      	cmp	r7, r8
 800f0a6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800f0aa:	bf8c      	ite	hi
 800f0ac:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800f0b0:	2200      	movls	r2, #0
 800f0b2:	4083      	lsls	r3, r0
 800f0b4:	40ca      	lsrs	r2, r1
 800f0b6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800f0ba:	4313      	orrs	r3, r2
 800f0bc:	e7de      	b.n	800f07c <__b2d+0x48>
 800f0be:	ea42 0501 	orr.w	r5, r2, r1
 800f0c2:	e7db      	b.n	800f07c <__b2d+0x48>
 800f0c4:	3ff00000 	.word	0x3ff00000

0800f0c8 <__d2b>:
 800f0c8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f0cc:	460f      	mov	r7, r1
 800f0ce:	2101      	movs	r1, #1
 800f0d0:	ec59 8b10 	vmov	r8, r9, d0
 800f0d4:	4616      	mov	r6, r2
 800f0d6:	f7ff fc13 	bl	800e900 <_Balloc>
 800f0da:	4604      	mov	r4, r0
 800f0dc:	b930      	cbnz	r0, 800f0ec <__d2b+0x24>
 800f0de:	4602      	mov	r2, r0
 800f0e0:	4b23      	ldr	r3, [pc, #140]	@ (800f170 <__d2b+0xa8>)
 800f0e2:	4824      	ldr	r0, [pc, #144]	@ (800f174 <__d2b+0xac>)
 800f0e4:	f240 310f 	movw	r1, #783	@ 0x30f
 800f0e8:	f001 f96e 	bl	80103c8 <__assert_func>
 800f0ec:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f0f0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f0f4:	b10d      	cbz	r5, 800f0fa <__d2b+0x32>
 800f0f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f0fa:	9301      	str	r3, [sp, #4]
 800f0fc:	f1b8 0300 	subs.w	r3, r8, #0
 800f100:	d023      	beq.n	800f14a <__d2b+0x82>
 800f102:	4668      	mov	r0, sp
 800f104:	9300      	str	r3, [sp, #0]
 800f106:	f7ff fd0c 	bl	800eb22 <__lo0bits>
 800f10a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800f10e:	b1d0      	cbz	r0, 800f146 <__d2b+0x7e>
 800f110:	f1c0 0320 	rsb	r3, r0, #32
 800f114:	fa02 f303 	lsl.w	r3, r2, r3
 800f118:	430b      	orrs	r3, r1
 800f11a:	40c2      	lsrs	r2, r0
 800f11c:	6163      	str	r3, [r4, #20]
 800f11e:	9201      	str	r2, [sp, #4]
 800f120:	9b01      	ldr	r3, [sp, #4]
 800f122:	61a3      	str	r3, [r4, #24]
 800f124:	2b00      	cmp	r3, #0
 800f126:	bf0c      	ite	eq
 800f128:	2201      	moveq	r2, #1
 800f12a:	2202      	movne	r2, #2
 800f12c:	6122      	str	r2, [r4, #16]
 800f12e:	b1a5      	cbz	r5, 800f15a <__d2b+0x92>
 800f130:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800f134:	4405      	add	r5, r0
 800f136:	603d      	str	r5, [r7, #0]
 800f138:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800f13c:	6030      	str	r0, [r6, #0]
 800f13e:	4620      	mov	r0, r4
 800f140:	b003      	add	sp, #12
 800f142:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f146:	6161      	str	r1, [r4, #20]
 800f148:	e7ea      	b.n	800f120 <__d2b+0x58>
 800f14a:	a801      	add	r0, sp, #4
 800f14c:	f7ff fce9 	bl	800eb22 <__lo0bits>
 800f150:	9b01      	ldr	r3, [sp, #4]
 800f152:	6163      	str	r3, [r4, #20]
 800f154:	3020      	adds	r0, #32
 800f156:	2201      	movs	r2, #1
 800f158:	e7e8      	b.n	800f12c <__d2b+0x64>
 800f15a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f15e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800f162:	6038      	str	r0, [r7, #0]
 800f164:	6918      	ldr	r0, [r3, #16]
 800f166:	f7ff fcbd 	bl	800eae4 <__hi0bits>
 800f16a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f16e:	e7e5      	b.n	800f13c <__d2b+0x74>
 800f170:	08013785 	.word	0x08013785
 800f174:	08013796 	.word	0x08013796

0800f178 <__ratio>:
 800f178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f17c:	b085      	sub	sp, #20
 800f17e:	e9cd 1000 	strd	r1, r0, [sp]
 800f182:	a902      	add	r1, sp, #8
 800f184:	f7ff ff56 	bl	800f034 <__b2d>
 800f188:	9800      	ldr	r0, [sp, #0]
 800f18a:	a903      	add	r1, sp, #12
 800f18c:	ec55 4b10 	vmov	r4, r5, d0
 800f190:	f7ff ff50 	bl	800f034 <__b2d>
 800f194:	9b01      	ldr	r3, [sp, #4]
 800f196:	6919      	ldr	r1, [r3, #16]
 800f198:	9b00      	ldr	r3, [sp, #0]
 800f19a:	691b      	ldr	r3, [r3, #16]
 800f19c:	1ac9      	subs	r1, r1, r3
 800f19e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800f1a2:	1a9b      	subs	r3, r3, r2
 800f1a4:	ec5b ab10 	vmov	sl, fp, d0
 800f1a8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800f1ac:	2b00      	cmp	r3, #0
 800f1ae:	bfce      	itee	gt
 800f1b0:	462a      	movgt	r2, r5
 800f1b2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800f1b6:	465a      	movle	r2, fp
 800f1b8:	462f      	mov	r7, r5
 800f1ba:	46d9      	mov	r9, fp
 800f1bc:	bfcc      	ite	gt
 800f1be:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800f1c2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800f1c6:	464b      	mov	r3, r9
 800f1c8:	4652      	mov	r2, sl
 800f1ca:	4620      	mov	r0, r4
 800f1cc:	4639      	mov	r1, r7
 800f1ce:	f7f1 fb45 	bl	800085c <__aeabi_ddiv>
 800f1d2:	ec41 0b10 	vmov	d0, r0, r1
 800f1d6:	b005      	add	sp, #20
 800f1d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f1dc <__copybits>:
 800f1dc:	3901      	subs	r1, #1
 800f1de:	b570      	push	{r4, r5, r6, lr}
 800f1e0:	1149      	asrs	r1, r1, #5
 800f1e2:	6914      	ldr	r4, [r2, #16]
 800f1e4:	3101      	adds	r1, #1
 800f1e6:	f102 0314 	add.w	r3, r2, #20
 800f1ea:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800f1ee:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f1f2:	1f05      	subs	r5, r0, #4
 800f1f4:	42a3      	cmp	r3, r4
 800f1f6:	d30c      	bcc.n	800f212 <__copybits+0x36>
 800f1f8:	1aa3      	subs	r3, r4, r2
 800f1fa:	3b11      	subs	r3, #17
 800f1fc:	f023 0303 	bic.w	r3, r3, #3
 800f200:	3211      	adds	r2, #17
 800f202:	42a2      	cmp	r2, r4
 800f204:	bf88      	it	hi
 800f206:	2300      	movhi	r3, #0
 800f208:	4418      	add	r0, r3
 800f20a:	2300      	movs	r3, #0
 800f20c:	4288      	cmp	r0, r1
 800f20e:	d305      	bcc.n	800f21c <__copybits+0x40>
 800f210:	bd70      	pop	{r4, r5, r6, pc}
 800f212:	f853 6b04 	ldr.w	r6, [r3], #4
 800f216:	f845 6f04 	str.w	r6, [r5, #4]!
 800f21a:	e7eb      	b.n	800f1f4 <__copybits+0x18>
 800f21c:	f840 3b04 	str.w	r3, [r0], #4
 800f220:	e7f4      	b.n	800f20c <__copybits+0x30>

0800f222 <__any_on>:
 800f222:	f100 0214 	add.w	r2, r0, #20
 800f226:	6900      	ldr	r0, [r0, #16]
 800f228:	114b      	asrs	r3, r1, #5
 800f22a:	4298      	cmp	r0, r3
 800f22c:	b510      	push	{r4, lr}
 800f22e:	db11      	blt.n	800f254 <__any_on+0x32>
 800f230:	dd0a      	ble.n	800f248 <__any_on+0x26>
 800f232:	f011 011f 	ands.w	r1, r1, #31
 800f236:	d007      	beq.n	800f248 <__any_on+0x26>
 800f238:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f23c:	fa24 f001 	lsr.w	r0, r4, r1
 800f240:	fa00 f101 	lsl.w	r1, r0, r1
 800f244:	428c      	cmp	r4, r1
 800f246:	d10b      	bne.n	800f260 <__any_on+0x3e>
 800f248:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f24c:	4293      	cmp	r3, r2
 800f24e:	d803      	bhi.n	800f258 <__any_on+0x36>
 800f250:	2000      	movs	r0, #0
 800f252:	bd10      	pop	{r4, pc}
 800f254:	4603      	mov	r3, r0
 800f256:	e7f7      	b.n	800f248 <__any_on+0x26>
 800f258:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f25c:	2900      	cmp	r1, #0
 800f25e:	d0f5      	beq.n	800f24c <__any_on+0x2a>
 800f260:	2001      	movs	r0, #1
 800f262:	e7f6      	b.n	800f252 <__any_on+0x30>

0800f264 <sulp>:
 800f264:	b570      	push	{r4, r5, r6, lr}
 800f266:	4604      	mov	r4, r0
 800f268:	460d      	mov	r5, r1
 800f26a:	ec45 4b10 	vmov	d0, r4, r5
 800f26e:	4616      	mov	r6, r2
 800f270:	f7ff feba 	bl	800efe8 <__ulp>
 800f274:	ec51 0b10 	vmov	r0, r1, d0
 800f278:	b17e      	cbz	r6, 800f29a <sulp+0x36>
 800f27a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800f27e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800f282:	2b00      	cmp	r3, #0
 800f284:	dd09      	ble.n	800f29a <sulp+0x36>
 800f286:	051b      	lsls	r3, r3, #20
 800f288:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800f28c:	2400      	movs	r4, #0
 800f28e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800f292:	4622      	mov	r2, r4
 800f294:	462b      	mov	r3, r5
 800f296:	f7f1 f9b7 	bl	8000608 <__aeabi_dmul>
 800f29a:	ec41 0b10 	vmov	d0, r0, r1
 800f29e:	bd70      	pop	{r4, r5, r6, pc}

0800f2a0 <_strtod_l>:
 800f2a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f2a4:	b09f      	sub	sp, #124	@ 0x7c
 800f2a6:	460c      	mov	r4, r1
 800f2a8:	9217      	str	r2, [sp, #92]	@ 0x5c
 800f2aa:	2200      	movs	r2, #0
 800f2ac:	921a      	str	r2, [sp, #104]	@ 0x68
 800f2ae:	9005      	str	r0, [sp, #20]
 800f2b0:	f04f 0a00 	mov.w	sl, #0
 800f2b4:	f04f 0b00 	mov.w	fp, #0
 800f2b8:	460a      	mov	r2, r1
 800f2ba:	9219      	str	r2, [sp, #100]	@ 0x64
 800f2bc:	7811      	ldrb	r1, [r2, #0]
 800f2be:	292b      	cmp	r1, #43	@ 0x2b
 800f2c0:	d04a      	beq.n	800f358 <_strtod_l+0xb8>
 800f2c2:	d838      	bhi.n	800f336 <_strtod_l+0x96>
 800f2c4:	290d      	cmp	r1, #13
 800f2c6:	d832      	bhi.n	800f32e <_strtod_l+0x8e>
 800f2c8:	2908      	cmp	r1, #8
 800f2ca:	d832      	bhi.n	800f332 <_strtod_l+0x92>
 800f2cc:	2900      	cmp	r1, #0
 800f2ce:	d03b      	beq.n	800f348 <_strtod_l+0xa8>
 800f2d0:	2200      	movs	r2, #0
 800f2d2:	920b      	str	r2, [sp, #44]	@ 0x2c
 800f2d4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800f2d6:	782a      	ldrb	r2, [r5, #0]
 800f2d8:	2a30      	cmp	r2, #48	@ 0x30
 800f2da:	f040 80b3 	bne.w	800f444 <_strtod_l+0x1a4>
 800f2de:	786a      	ldrb	r2, [r5, #1]
 800f2e0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800f2e4:	2a58      	cmp	r2, #88	@ 0x58
 800f2e6:	d16e      	bne.n	800f3c6 <_strtod_l+0x126>
 800f2e8:	9302      	str	r3, [sp, #8]
 800f2ea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f2ec:	9301      	str	r3, [sp, #4]
 800f2ee:	ab1a      	add	r3, sp, #104	@ 0x68
 800f2f0:	9300      	str	r3, [sp, #0]
 800f2f2:	4a8e      	ldr	r2, [pc, #568]	@ (800f52c <_strtod_l+0x28c>)
 800f2f4:	9805      	ldr	r0, [sp, #20]
 800f2f6:	ab1b      	add	r3, sp, #108	@ 0x6c
 800f2f8:	a919      	add	r1, sp, #100	@ 0x64
 800f2fa:	f001 f8ff 	bl	80104fc <__gethex>
 800f2fe:	f010 060f 	ands.w	r6, r0, #15
 800f302:	4604      	mov	r4, r0
 800f304:	d005      	beq.n	800f312 <_strtod_l+0x72>
 800f306:	2e06      	cmp	r6, #6
 800f308:	d128      	bne.n	800f35c <_strtod_l+0xbc>
 800f30a:	3501      	adds	r5, #1
 800f30c:	2300      	movs	r3, #0
 800f30e:	9519      	str	r5, [sp, #100]	@ 0x64
 800f310:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f312:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800f314:	2b00      	cmp	r3, #0
 800f316:	f040 858e 	bne.w	800fe36 <_strtod_l+0xb96>
 800f31a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f31c:	b1cb      	cbz	r3, 800f352 <_strtod_l+0xb2>
 800f31e:	4652      	mov	r2, sl
 800f320:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800f324:	ec43 2b10 	vmov	d0, r2, r3
 800f328:	b01f      	add	sp, #124	@ 0x7c
 800f32a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f32e:	2920      	cmp	r1, #32
 800f330:	d1ce      	bne.n	800f2d0 <_strtod_l+0x30>
 800f332:	3201      	adds	r2, #1
 800f334:	e7c1      	b.n	800f2ba <_strtod_l+0x1a>
 800f336:	292d      	cmp	r1, #45	@ 0x2d
 800f338:	d1ca      	bne.n	800f2d0 <_strtod_l+0x30>
 800f33a:	2101      	movs	r1, #1
 800f33c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800f33e:	1c51      	adds	r1, r2, #1
 800f340:	9119      	str	r1, [sp, #100]	@ 0x64
 800f342:	7852      	ldrb	r2, [r2, #1]
 800f344:	2a00      	cmp	r2, #0
 800f346:	d1c5      	bne.n	800f2d4 <_strtod_l+0x34>
 800f348:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800f34a:	9419      	str	r4, [sp, #100]	@ 0x64
 800f34c:	2b00      	cmp	r3, #0
 800f34e:	f040 8570 	bne.w	800fe32 <_strtod_l+0xb92>
 800f352:	4652      	mov	r2, sl
 800f354:	465b      	mov	r3, fp
 800f356:	e7e5      	b.n	800f324 <_strtod_l+0x84>
 800f358:	2100      	movs	r1, #0
 800f35a:	e7ef      	b.n	800f33c <_strtod_l+0x9c>
 800f35c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800f35e:	b13a      	cbz	r2, 800f370 <_strtod_l+0xd0>
 800f360:	2135      	movs	r1, #53	@ 0x35
 800f362:	a81c      	add	r0, sp, #112	@ 0x70
 800f364:	f7ff ff3a 	bl	800f1dc <__copybits>
 800f368:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f36a:	9805      	ldr	r0, [sp, #20]
 800f36c:	f7ff fb08 	bl	800e980 <_Bfree>
 800f370:	3e01      	subs	r6, #1
 800f372:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800f374:	2e04      	cmp	r6, #4
 800f376:	d806      	bhi.n	800f386 <_strtod_l+0xe6>
 800f378:	e8df f006 	tbb	[pc, r6]
 800f37c:	201d0314 	.word	0x201d0314
 800f380:	14          	.byte	0x14
 800f381:	00          	.byte	0x00
 800f382:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800f386:	05e1      	lsls	r1, r4, #23
 800f388:	bf48      	it	mi
 800f38a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800f38e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f392:	0d1b      	lsrs	r3, r3, #20
 800f394:	051b      	lsls	r3, r3, #20
 800f396:	2b00      	cmp	r3, #0
 800f398:	d1bb      	bne.n	800f312 <_strtod_l+0x72>
 800f39a:	f7fe fb23 	bl	800d9e4 <__errno>
 800f39e:	2322      	movs	r3, #34	@ 0x22
 800f3a0:	6003      	str	r3, [r0, #0]
 800f3a2:	e7b6      	b.n	800f312 <_strtod_l+0x72>
 800f3a4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800f3a8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800f3ac:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800f3b0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800f3b4:	e7e7      	b.n	800f386 <_strtod_l+0xe6>
 800f3b6:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800f534 <_strtod_l+0x294>
 800f3ba:	e7e4      	b.n	800f386 <_strtod_l+0xe6>
 800f3bc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800f3c0:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800f3c4:	e7df      	b.n	800f386 <_strtod_l+0xe6>
 800f3c6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f3c8:	1c5a      	adds	r2, r3, #1
 800f3ca:	9219      	str	r2, [sp, #100]	@ 0x64
 800f3cc:	785b      	ldrb	r3, [r3, #1]
 800f3ce:	2b30      	cmp	r3, #48	@ 0x30
 800f3d0:	d0f9      	beq.n	800f3c6 <_strtod_l+0x126>
 800f3d2:	2b00      	cmp	r3, #0
 800f3d4:	d09d      	beq.n	800f312 <_strtod_l+0x72>
 800f3d6:	2301      	movs	r3, #1
 800f3d8:	9309      	str	r3, [sp, #36]	@ 0x24
 800f3da:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f3dc:	930c      	str	r3, [sp, #48]	@ 0x30
 800f3de:	2300      	movs	r3, #0
 800f3e0:	9308      	str	r3, [sp, #32]
 800f3e2:	930a      	str	r3, [sp, #40]	@ 0x28
 800f3e4:	461f      	mov	r7, r3
 800f3e6:	220a      	movs	r2, #10
 800f3e8:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800f3ea:	7805      	ldrb	r5, [r0, #0]
 800f3ec:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800f3f0:	b2d9      	uxtb	r1, r3
 800f3f2:	2909      	cmp	r1, #9
 800f3f4:	d928      	bls.n	800f448 <_strtod_l+0x1a8>
 800f3f6:	494e      	ldr	r1, [pc, #312]	@ (800f530 <_strtod_l+0x290>)
 800f3f8:	2201      	movs	r2, #1
 800f3fa:	f000 ffbb 	bl	8010374 <strncmp>
 800f3fe:	2800      	cmp	r0, #0
 800f400:	d032      	beq.n	800f468 <_strtod_l+0x1c8>
 800f402:	2000      	movs	r0, #0
 800f404:	462a      	mov	r2, r5
 800f406:	4681      	mov	r9, r0
 800f408:	463d      	mov	r5, r7
 800f40a:	4603      	mov	r3, r0
 800f40c:	2a65      	cmp	r2, #101	@ 0x65
 800f40e:	d001      	beq.n	800f414 <_strtod_l+0x174>
 800f410:	2a45      	cmp	r2, #69	@ 0x45
 800f412:	d114      	bne.n	800f43e <_strtod_l+0x19e>
 800f414:	b91d      	cbnz	r5, 800f41e <_strtod_l+0x17e>
 800f416:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f418:	4302      	orrs	r2, r0
 800f41a:	d095      	beq.n	800f348 <_strtod_l+0xa8>
 800f41c:	2500      	movs	r5, #0
 800f41e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800f420:	1c62      	adds	r2, r4, #1
 800f422:	9219      	str	r2, [sp, #100]	@ 0x64
 800f424:	7862      	ldrb	r2, [r4, #1]
 800f426:	2a2b      	cmp	r2, #43	@ 0x2b
 800f428:	d077      	beq.n	800f51a <_strtod_l+0x27a>
 800f42a:	2a2d      	cmp	r2, #45	@ 0x2d
 800f42c:	d07b      	beq.n	800f526 <_strtod_l+0x286>
 800f42e:	f04f 0c00 	mov.w	ip, #0
 800f432:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800f436:	2909      	cmp	r1, #9
 800f438:	f240 8082 	bls.w	800f540 <_strtod_l+0x2a0>
 800f43c:	9419      	str	r4, [sp, #100]	@ 0x64
 800f43e:	f04f 0800 	mov.w	r8, #0
 800f442:	e0a2      	b.n	800f58a <_strtod_l+0x2ea>
 800f444:	2300      	movs	r3, #0
 800f446:	e7c7      	b.n	800f3d8 <_strtod_l+0x138>
 800f448:	2f08      	cmp	r7, #8
 800f44a:	bfd5      	itete	le
 800f44c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800f44e:	9908      	ldrgt	r1, [sp, #32]
 800f450:	fb02 3301 	mlale	r3, r2, r1, r3
 800f454:	fb02 3301 	mlagt	r3, r2, r1, r3
 800f458:	f100 0001 	add.w	r0, r0, #1
 800f45c:	bfd4      	ite	le
 800f45e:	930a      	strle	r3, [sp, #40]	@ 0x28
 800f460:	9308      	strgt	r3, [sp, #32]
 800f462:	3701      	adds	r7, #1
 800f464:	9019      	str	r0, [sp, #100]	@ 0x64
 800f466:	e7bf      	b.n	800f3e8 <_strtod_l+0x148>
 800f468:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f46a:	1c5a      	adds	r2, r3, #1
 800f46c:	9219      	str	r2, [sp, #100]	@ 0x64
 800f46e:	785a      	ldrb	r2, [r3, #1]
 800f470:	b37f      	cbz	r7, 800f4d2 <_strtod_l+0x232>
 800f472:	4681      	mov	r9, r0
 800f474:	463d      	mov	r5, r7
 800f476:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800f47a:	2b09      	cmp	r3, #9
 800f47c:	d912      	bls.n	800f4a4 <_strtod_l+0x204>
 800f47e:	2301      	movs	r3, #1
 800f480:	e7c4      	b.n	800f40c <_strtod_l+0x16c>
 800f482:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f484:	1c5a      	adds	r2, r3, #1
 800f486:	9219      	str	r2, [sp, #100]	@ 0x64
 800f488:	785a      	ldrb	r2, [r3, #1]
 800f48a:	3001      	adds	r0, #1
 800f48c:	2a30      	cmp	r2, #48	@ 0x30
 800f48e:	d0f8      	beq.n	800f482 <_strtod_l+0x1e2>
 800f490:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800f494:	2b08      	cmp	r3, #8
 800f496:	f200 84d3 	bhi.w	800fe40 <_strtod_l+0xba0>
 800f49a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f49c:	930c      	str	r3, [sp, #48]	@ 0x30
 800f49e:	4681      	mov	r9, r0
 800f4a0:	2000      	movs	r0, #0
 800f4a2:	4605      	mov	r5, r0
 800f4a4:	3a30      	subs	r2, #48	@ 0x30
 800f4a6:	f100 0301 	add.w	r3, r0, #1
 800f4aa:	d02a      	beq.n	800f502 <_strtod_l+0x262>
 800f4ac:	4499      	add	r9, r3
 800f4ae:	eb00 0c05 	add.w	ip, r0, r5
 800f4b2:	462b      	mov	r3, r5
 800f4b4:	210a      	movs	r1, #10
 800f4b6:	4563      	cmp	r3, ip
 800f4b8:	d10d      	bne.n	800f4d6 <_strtod_l+0x236>
 800f4ba:	1c69      	adds	r1, r5, #1
 800f4bc:	4401      	add	r1, r0
 800f4be:	4428      	add	r0, r5
 800f4c0:	2808      	cmp	r0, #8
 800f4c2:	dc16      	bgt.n	800f4f2 <_strtod_l+0x252>
 800f4c4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800f4c6:	230a      	movs	r3, #10
 800f4c8:	fb03 2300 	mla	r3, r3, r0, r2
 800f4cc:	930a      	str	r3, [sp, #40]	@ 0x28
 800f4ce:	2300      	movs	r3, #0
 800f4d0:	e018      	b.n	800f504 <_strtod_l+0x264>
 800f4d2:	4638      	mov	r0, r7
 800f4d4:	e7da      	b.n	800f48c <_strtod_l+0x1ec>
 800f4d6:	2b08      	cmp	r3, #8
 800f4d8:	f103 0301 	add.w	r3, r3, #1
 800f4dc:	dc03      	bgt.n	800f4e6 <_strtod_l+0x246>
 800f4de:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800f4e0:	434e      	muls	r6, r1
 800f4e2:	960a      	str	r6, [sp, #40]	@ 0x28
 800f4e4:	e7e7      	b.n	800f4b6 <_strtod_l+0x216>
 800f4e6:	2b10      	cmp	r3, #16
 800f4e8:	bfde      	ittt	le
 800f4ea:	9e08      	ldrle	r6, [sp, #32]
 800f4ec:	434e      	mulle	r6, r1
 800f4ee:	9608      	strle	r6, [sp, #32]
 800f4f0:	e7e1      	b.n	800f4b6 <_strtod_l+0x216>
 800f4f2:	280f      	cmp	r0, #15
 800f4f4:	dceb      	bgt.n	800f4ce <_strtod_l+0x22e>
 800f4f6:	9808      	ldr	r0, [sp, #32]
 800f4f8:	230a      	movs	r3, #10
 800f4fa:	fb03 2300 	mla	r3, r3, r0, r2
 800f4fe:	9308      	str	r3, [sp, #32]
 800f500:	e7e5      	b.n	800f4ce <_strtod_l+0x22e>
 800f502:	4629      	mov	r1, r5
 800f504:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f506:	1c50      	adds	r0, r2, #1
 800f508:	9019      	str	r0, [sp, #100]	@ 0x64
 800f50a:	7852      	ldrb	r2, [r2, #1]
 800f50c:	4618      	mov	r0, r3
 800f50e:	460d      	mov	r5, r1
 800f510:	e7b1      	b.n	800f476 <_strtod_l+0x1d6>
 800f512:	f04f 0900 	mov.w	r9, #0
 800f516:	2301      	movs	r3, #1
 800f518:	e77d      	b.n	800f416 <_strtod_l+0x176>
 800f51a:	f04f 0c00 	mov.w	ip, #0
 800f51e:	1ca2      	adds	r2, r4, #2
 800f520:	9219      	str	r2, [sp, #100]	@ 0x64
 800f522:	78a2      	ldrb	r2, [r4, #2]
 800f524:	e785      	b.n	800f432 <_strtod_l+0x192>
 800f526:	f04f 0c01 	mov.w	ip, #1
 800f52a:	e7f8      	b.n	800f51e <_strtod_l+0x27e>
 800f52c:	08013908 	.word	0x08013908
 800f530:	080138f0 	.word	0x080138f0
 800f534:	7ff00000 	.word	0x7ff00000
 800f538:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f53a:	1c51      	adds	r1, r2, #1
 800f53c:	9119      	str	r1, [sp, #100]	@ 0x64
 800f53e:	7852      	ldrb	r2, [r2, #1]
 800f540:	2a30      	cmp	r2, #48	@ 0x30
 800f542:	d0f9      	beq.n	800f538 <_strtod_l+0x298>
 800f544:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800f548:	2908      	cmp	r1, #8
 800f54a:	f63f af78 	bhi.w	800f43e <_strtod_l+0x19e>
 800f54e:	3a30      	subs	r2, #48	@ 0x30
 800f550:	920e      	str	r2, [sp, #56]	@ 0x38
 800f552:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f554:	920f      	str	r2, [sp, #60]	@ 0x3c
 800f556:	f04f 080a 	mov.w	r8, #10
 800f55a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f55c:	1c56      	adds	r6, r2, #1
 800f55e:	9619      	str	r6, [sp, #100]	@ 0x64
 800f560:	7852      	ldrb	r2, [r2, #1]
 800f562:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800f566:	f1be 0f09 	cmp.w	lr, #9
 800f56a:	d939      	bls.n	800f5e0 <_strtod_l+0x340>
 800f56c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800f56e:	1a76      	subs	r6, r6, r1
 800f570:	2e08      	cmp	r6, #8
 800f572:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800f576:	dc03      	bgt.n	800f580 <_strtod_l+0x2e0>
 800f578:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800f57a:	4588      	cmp	r8, r1
 800f57c:	bfa8      	it	ge
 800f57e:	4688      	movge	r8, r1
 800f580:	f1bc 0f00 	cmp.w	ip, #0
 800f584:	d001      	beq.n	800f58a <_strtod_l+0x2ea>
 800f586:	f1c8 0800 	rsb	r8, r8, #0
 800f58a:	2d00      	cmp	r5, #0
 800f58c:	d14e      	bne.n	800f62c <_strtod_l+0x38c>
 800f58e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f590:	4308      	orrs	r0, r1
 800f592:	f47f aebe 	bne.w	800f312 <_strtod_l+0x72>
 800f596:	2b00      	cmp	r3, #0
 800f598:	f47f aed6 	bne.w	800f348 <_strtod_l+0xa8>
 800f59c:	2a69      	cmp	r2, #105	@ 0x69
 800f59e:	d028      	beq.n	800f5f2 <_strtod_l+0x352>
 800f5a0:	dc25      	bgt.n	800f5ee <_strtod_l+0x34e>
 800f5a2:	2a49      	cmp	r2, #73	@ 0x49
 800f5a4:	d025      	beq.n	800f5f2 <_strtod_l+0x352>
 800f5a6:	2a4e      	cmp	r2, #78	@ 0x4e
 800f5a8:	f47f aece 	bne.w	800f348 <_strtod_l+0xa8>
 800f5ac:	499b      	ldr	r1, [pc, #620]	@ (800f81c <_strtod_l+0x57c>)
 800f5ae:	a819      	add	r0, sp, #100	@ 0x64
 800f5b0:	f001 f9c6 	bl	8010940 <__match>
 800f5b4:	2800      	cmp	r0, #0
 800f5b6:	f43f aec7 	beq.w	800f348 <_strtod_l+0xa8>
 800f5ba:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f5bc:	781b      	ldrb	r3, [r3, #0]
 800f5be:	2b28      	cmp	r3, #40	@ 0x28
 800f5c0:	d12e      	bne.n	800f620 <_strtod_l+0x380>
 800f5c2:	4997      	ldr	r1, [pc, #604]	@ (800f820 <_strtod_l+0x580>)
 800f5c4:	aa1c      	add	r2, sp, #112	@ 0x70
 800f5c6:	a819      	add	r0, sp, #100	@ 0x64
 800f5c8:	f001 f9ce 	bl	8010968 <__hexnan>
 800f5cc:	2805      	cmp	r0, #5
 800f5ce:	d127      	bne.n	800f620 <_strtod_l+0x380>
 800f5d0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800f5d2:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800f5d6:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800f5da:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800f5de:	e698      	b.n	800f312 <_strtod_l+0x72>
 800f5e0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800f5e2:	fb08 2101 	mla	r1, r8, r1, r2
 800f5e6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800f5ea:	920e      	str	r2, [sp, #56]	@ 0x38
 800f5ec:	e7b5      	b.n	800f55a <_strtod_l+0x2ba>
 800f5ee:	2a6e      	cmp	r2, #110	@ 0x6e
 800f5f0:	e7da      	b.n	800f5a8 <_strtod_l+0x308>
 800f5f2:	498c      	ldr	r1, [pc, #560]	@ (800f824 <_strtod_l+0x584>)
 800f5f4:	a819      	add	r0, sp, #100	@ 0x64
 800f5f6:	f001 f9a3 	bl	8010940 <__match>
 800f5fa:	2800      	cmp	r0, #0
 800f5fc:	f43f aea4 	beq.w	800f348 <_strtod_l+0xa8>
 800f600:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f602:	4989      	ldr	r1, [pc, #548]	@ (800f828 <_strtod_l+0x588>)
 800f604:	3b01      	subs	r3, #1
 800f606:	a819      	add	r0, sp, #100	@ 0x64
 800f608:	9319      	str	r3, [sp, #100]	@ 0x64
 800f60a:	f001 f999 	bl	8010940 <__match>
 800f60e:	b910      	cbnz	r0, 800f616 <_strtod_l+0x376>
 800f610:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f612:	3301      	adds	r3, #1
 800f614:	9319      	str	r3, [sp, #100]	@ 0x64
 800f616:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800f838 <_strtod_l+0x598>
 800f61a:	f04f 0a00 	mov.w	sl, #0
 800f61e:	e678      	b.n	800f312 <_strtod_l+0x72>
 800f620:	4882      	ldr	r0, [pc, #520]	@ (800f82c <_strtod_l+0x58c>)
 800f622:	f000 fec9 	bl	80103b8 <nan>
 800f626:	ec5b ab10 	vmov	sl, fp, d0
 800f62a:	e672      	b.n	800f312 <_strtod_l+0x72>
 800f62c:	eba8 0309 	sub.w	r3, r8, r9
 800f630:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800f632:	9309      	str	r3, [sp, #36]	@ 0x24
 800f634:	2f00      	cmp	r7, #0
 800f636:	bf08      	it	eq
 800f638:	462f      	moveq	r7, r5
 800f63a:	2d10      	cmp	r5, #16
 800f63c:	462c      	mov	r4, r5
 800f63e:	bfa8      	it	ge
 800f640:	2410      	movge	r4, #16
 800f642:	f7f0 ff67 	bl	8000514 <__aeabi_ui2d>
 800f646:	2d09      	cmp	r5, #9
 800f648:	4682      	mov	sl, r0
 800f64a:	468b      	mov	fp, r1
 800f64c:	dc13      	bgt.n	800f676 <_strtod_l+0x3d6>
 800f64e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f650:	2b00      	cmp	r3, #0
 800f652:	f43f ae5e 	beq.w	800f312 <_strtod_l+0x72>
 800f656:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f658:	dd78      	ble.n	800f74c <_strtod_l+0x4ac>
 800f65a:	2b16      	cmp	r3, #22
 800f65c:	dc5f      	bgt.n	800f71e <_strtod_l+0x47e>
 800f65e:	4974      	ldr	r1, [pc, #464]	@ (800f830 <_strtod_l+0x590>)
 800f660:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f664:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f668:	4652      	mov	r2, sl
 800f66a:	465b      	mov	r3, fp
 800f66c:	f7f0 ffcc 	bl	8000608 <__aeabi_dmul>
 800f670:	4682      	mov	sl, r0
 800f672:	468b      	mov	fp, r1
 800f674:	e64d      	b.n	800f312 <_strtod_l+0x72>
 800f676:	4b6e      	ldr	r3, [pc, #440]	@ (800f830 <_strtod_l+0x590>)
 800f678:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f67c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800f680:	f7f0 ffc2 	bl	8000608 <__aeabi_dmul>
 800f684:	4682      	mov	sl, r0
 800f686:	9808      	ldr	r0, [sp, #32]
 800f688:	468b      	mov	fp, r1
 800f68a:	f7f0 ff43 	bl	8000514 <__aeabi_ui2d>
 800f68e:	4602      	mov	r2, r0
 800f690:	460b      	mov	r3, r1
 800f692:	4650      	mov	r0, sl
 800f694:	4659      	mov	r1, fp
 800f696:	f7f0 fe01 	bl	800029c <__adddf3>
 800f69a:	2d0f      	cmp	r5, #15
 800f69c:	4682      	mov	sl, r0
 800f69e:	468b      	mov	fp, r1
 800f6a0:	ddd5      	ble.n	800f64e <_strtod_l+0x3ae>
 800f6a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f6a4:	1b2c      	subs	r4, r5, r4
 800f6a6:	441c      	add	r4, r3
 800f6a8:	2c00      	cmp	r4, #0
 800f6aa:	f340 8096 	ble.w	800f7da <_strtod_l+0x53a>
 800f6ae:	f014 030f 	ands.w	r3, r4, #15
 800f6b2:	d00a      	beq.n	800f6ca <_strtod_l+0x42a>
 800f6b4:	495e      	ldr	r1, [pc, #376]	@ (800f830 <_strtod_l+0x590>)
 800f6b6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f6ba:	4652      	mov	r2, sl
 800f6bc:	465b      	mov	r3, fp
 800f6be:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f6c2:	f7f0 ffa1 	bl	8000608 <__aeabi_dmul>
 800f6c6:	4682      	mov	sl, r0
 800f6c8:	468b      	mov	fp, r1
 800f6ca:	f034 040f 	bics.w	r4, r4, #15
 800f6ce:	d073      	beq.n	800f7b8 <_strtod_l+0x518>
 800f6d0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800f6d4:	dd48      	ble.n	800f768 <_strtod_l+0x4c8>
 800f6d6:	2400      	movs	r4, #0
 800f6d8:	46a0      	mov	r8, r4
 800f6da:	940a      	str	r4, [sp, #40]	@ 0x28
 800f6dc:	46a1      	mov	r9, r4
 800f6de:	9a05      	ldr	r2, [sp, #20]
 800f6e0:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800f838 <_strtod_l+0x598>
 800f6e4:	2322      	movs	r3, #34	@ 0x22
 800f6e6:	6013      	str	r3, [r2, #0]
 800f6e8:	f04f 0a00 	mov.w	sl, #0
 800f6ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f6ee:	2b00      	cmp	r3, #0
 800f6f0:	f43f ae0f 	beq.w	800f312 <_strtod_l+0x72>
 800f6f4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f6f6:	9805      	ldr	r0, [sp, #20]
 800f6f8:	f7ff f942 	bl	800e980 <_Bfree>
 800f6fc:	9805      	ldr	r0, [sp, #20]
 800f6fe:	4649      	mov	r1, r9
 800f700:	f7ff f93e 	bl	800e980 <_Bfree>
 800f704:	9805      	ldr	r0, [sp, #20]
 800f706:	4641      	mov	r1, r8
 800f708:	f7ff f93a 	bl	800e980 <_Bfree>
 800f70c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f70e:	9805      	ldr	r0, [sp, #20]
 800f710:	f7ff f936 	bl	800e980 <_Bfree>
 800f714:	9805      	ldr	r0, [sp, #20]
 800f716:	4621      	mov	r1, r4
 800f718:	f7ff f932 	bl	800e980 <_Bfree>
 800f71c:	e5f9      	b.n	800f312 <_strtod_l+0x72>
 800f71e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f720:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800f724:	4293      	cmp	r3, r2
 800f726:	dbbc      	blt.n	800f6a2 <_strtod_l+0x402>
 800f728:	4c41      	ldr	r4, [pc, #260]	@ (800f830 <_strtod_l+0x590>)
 800f72a:	f1c5 050f 	rsb	r5, r5, #15
 800f72e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800f732:	4652      	mov	r2, sl
 800f734:	465b      	mov	r3, fp
 800f736:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f73a:	f7f0 ff65 	bl	8000608 <__aeabi_dmul>
 800f73e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f740:	1b5d      	subs	r5, r3, r5
 800f742:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800f746:	e9d4 2300 	ldrd	r2, r3, [r4]
 800f74a:	e78f      	b.n	800f66c <_strtod_l+0x3cc>
 800f74c:	3316      	adds	r3, #22
 800f74e:	dba8      	blt.n	800f6a2 <_strtod_l+0x402>
 800f750:	4b37      	ldr	r3, [pc, #220]	@ (800f830 <_strtod_l+0x590>)
 800f752:	eba9 0808 	sub.w	r8, r9, r8
 800f756:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800f75a:	e9d8 2300 	ldrd	r2, r3, [r8]
 800f75e:	4650      	mov	r0, sl
 800f760:	4659      	mov	r1, fp
 800f762:	f7f1 f87b 	bl	800085c <__aeabi_ddiv>
 800f766:	e783      	b.n	800f670 <_strtod_l+0x3d0>
 800f768:	4b32      	ldr	r3, [pc, #200]	@ (800f834 <_strtod_l+0x594>)
 800f76a:	9308      	str	r3, [sp, #32]
 800f76c:	2300      	movs	r3, #0
 800f76e:	1124      	asrs	r4, r4, #4
 800f770:	4650      	mov	r0, sl
 800f772:	4659      	mov	r1, fp
 800f774:	461e      	mov	r6, r3
 800f776:	2c01      	cmp	r4, #1
 800f778:	dc21      	bgt.n	800f7be <_strtod_l+0x51e>
 800f77a:	b10b      	cbz	r3, 800f780 <_strtod_l+0x4e0>
 800f77c:	4682      	mov	sl, r0
 800f77e:	468b      	mov	fp, r1
 800f780:	492c      	ldr	r1, [pc, #176]	@ (800f834 <_strtod_l+0x594>)
 800f782:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800f786:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800f78a:	4652      	mov	r2, sl
 800f78c:	465b      	mov	r3, fp
 800f78e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f792:	f7f0 ff39 	bl	8000608 <__aeabi_dmul>
 800f796:	4b28      	ldr	r3, [pc, #160]	@ (800f838 <_strtod_l+0x598>)
 800f798:	460a      	mov	r2, r1
 800f79a:	400b      	ands	r3, r1
 800f79c:	4927      	ldr	r1, [pc, #156]	@ (800f83c <_strtod_l+0x59c>)
 800f79e:	428b      	cmp	r3, r1
 800f7a0:	4682      	mov	sl, r0
 800f7a2:	d898      	bhi.n	800f6d6 <_strtod_l+0x436>
 800f7a4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800f7a8:	428b      	cmp	r3, r1
 800f7aa:	bf86      	itte	hi
 800f7ac:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800f840 <_strtod_l+0x5a0>
 800f7b0:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 800f7b4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800f7b8:	2300      	movs	r3, #0
 800f7ba:	9308      	str	r3, [sp, #32]
 800f7bc:	e07a      	b.n	800f8b4 <_strtod_l+0x614>
 800f7be:	07e2      	lsls	r2, r4, #31
 800f7c0:	d505      	bpl.n	800f7ce <_strtod_l+0x52e>
 800f7c2:	9b08      	ldr	r3, [sp, #32]
 800f7c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7c8:	f7f0 ff1e 	bl	8000608 <__aeabi_dmul>
 800f7cc:	2301      	movs	r3, #1
 800f7ce:	9a08      	ldr	r2, [sp, #32]
 800f7d0:	3208      	adds	r2, #8
 800f7d2:	3601      	adds	r6, #1
 800f7d4:	1064      	asrs	r4, r4, #1
 800f7d6:	9208      	str	r2, [sp, #32]
 800f7d8:	e7cd      	b.n	800f776 <_strtod_l+0x4d6>
 800f7da:	d0ed      	beq.n	800f7b8 <_strtod_l+0x518>
 800f7dc:	4264      	negs	r4, r4
 800f7de:	f014 020f 	ands.w	r2, r4, #15
 800f7e2:	d00a      	beq.n	800f7fa <_strtod_l+0x55a>
 800f7e4:	4b12      	ldr	r3, [pc, #72]	@ (800f830 <_strtod_l+0x590>)
 800f7e6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f7ea:	4650      	mov	r0, sl
 800f7ec:	4659      	mov	r1, fp
 800f7ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7f2:	f7f1 f833 	bl	800085c <__aeabi_ddiv>
 800f7f6:	4682      	mov	sl, r0
 800f7f8:	468b      	mov	fp, r1
 800f7fa:	1124      	asrs	r4, r4, #4
 800f7fc:	d0dc      	beq.n	800f7b8 <_strtod_l+0x518>
 800f7fe:	2c1f      	cmp	r4, #31
 800f800:	dd20      	ble.n	800f844 <_strtod_l+0x5a4>
 800f802:	2400      	movs	r4, #0
 800f804:	46a0      	mov	r8, r4
 800f806:	940a      	str	r4, [sp, #40]	@ 0x28
 800f808:	46a1      	mov	r9, r4
 800f80a:	9a05      	ldr	r2, [sp, #20]
 800f80c:	2322      	movs	r3, #34	@ 0x22
 800f80e:	f04f 0a00 	mov.w	sl, #0
 800f812:	f04f 0b00 	mov.w	fp, #0
 800f816:	6013      	str	r3, [r2, #0]
 800f818:	e768      	b.n	800f6ec <_strtod_l+0x44c>
 800f81a:	bf00      	nop
 800f81c:	080136dd 	.word	0x080136dd
 800f820:	080138f4 	.word	0x080138f4
 800f824:	080136d5 	.word	0x080136d5
 800f828:	0801370c 	.word	0x0801370c
 800f82c:	08013a9d 	.word	0x08013a9d
 800f830:	08013828 	.word	0x08013828
 800f834:	08013800 	.word	0x08013800
 800f838:	7ff00000 	.word	0x7ff00000
 800f83c:	7ca00000 	.word	0x7ca00000
 800f840:	7fefffff 	.word	0x7fefffff
 800f844:	f014 0310 	ands.w	r3, r4, #16
 800f848:	bf18      	it	ne
 800f84a:	236a      	movne	r3, #106	@ 0x6a
 800f84c:	4ea9      	ldr	r6, [pc, #676]	@ (800faf4 <_strtod_l+0x854>)
 800f84e:	9308      	str	r3, [sp, #32]
 800f850:	4650      	mov	r0, sl
 800f852:	4659      	mov	r1, fp
 800f854:	2300      	movs	r3, #0
 800f856:	07e2      	lsls	r2, r4, #31
 800f858:	d504      	bpl.n	800f864 <_strtod_l+0x5c4>
 800f85a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800f85e:	f7f0 fed3 	bl	8000608 <__aeabi_dmul>
 800f862:	2301      	movs	r3, #1
 800f864:	1064      	asrs	r4, r4, #1
 800f866:	f106 0608 	add.w	r6, r6, #8
 800f86a:	d1f4      	bne.n	800f856 <_strtod_l+0x5b6>
 800f86c:	b10b      	cbz	r3, 800f872 <_strtod_l+0x5d2>
 800f86e:	4682      	mov	sl, r0
 800f870:	468b      	mov	fp, r1
 800f872:	9b08      	ldr	r3, [sp, #32]
 800f874:	b1b3      	cbz	r3, 800f8a4 <_strtod_l+0x604>
 800f876:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800f87a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800f87e:	2b00      	cmp	r3, #0
 800f880:	4659      	mov	r1, fp
 800f882:	dd0f      	ble.n	800f8a4 <_strtod_l+0x604>
 800f884:	2b1f      	cmp	r3, #31
 800f886:	dd55      	ble.n	800f934 <_strtod_l+0x694>
 800f888:	2b34      	cmp	r3, #52	@ 0x34
 800f88a:	bfde      	ittt	le
 800f88c:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 800f890:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800f894:	4093      	lslle	r3, r2
 800f896:	f04f 0a00 	mov.w	sl, #0
 800f89a:	bfcc      	ite	gt
 800f89c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800f8a0:	ea03 0b01 	andle.w	fp, r3, r1
 800f8a4:	2200      	movs	r2, #0
 800f8a6:	2300      	movs	r3, #0
 800f8a8:	4650      	mov	r0, sl
 800f8aa:	4659      	mov	r1, fp
 800f8ac:	f7f1 f914 	bl	8000ad8 <__aeabi_dcmpeq>
 800f8b0:	2800      	cmp	r0, #0
 800f8b2:	d1a6      	bne.n	800f802 <_strtod_l+0x562>
 800f8b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f8b6:	9300      	str	r3, [sp, #0]
 800f8b8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800f8ba:	9805      	ldr	r0, [sp, #20]
 800f8bc:	462b      	mov	r3, r5
 800f8be:	463a      	mov	r2, r7
 800f8c0:	f7ff f8c6 	bl	800ea50 <__s2b>
 800f8c4:	900a      	str	r0, [sp, #40]	@ 0x28
 800f8c6:	2800      	cmp	r0, #0
 800f8c8:	f43f af05 	beq.w	800f6d6 <_strtod_l+0x436>
 800f8cc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f8ce:	2a00      	cmp	r2, #0
 800f8d0:	eba9 0308 	sub.w	r3, r9, r8
 800f8d4:	bfa8      	it	ge
 800f8d6:	2300      	movge	r3, #0
 800f8d8:	9312      	str	r3, [sp, #72]	@ 0x48
 800f8da:	2400      	movs	r4, #0
 800f8dc:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800f8e0:	9316      	str	r3, [sp, #88]	@ 0x58
 800f8e2:	46a0      	mov	r8, r4
 800f8e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f8e6:	9805      	ldr	r0, [sp, #20]
 800f8e8:	6859      	ldr	r1, [r3, #4]
 800f8ea:	f7ff f809 	bl	800e900 <_Balloc>
 800f8ee:	4681      	mov	r9, r0
 800f8f0:	2800      	cmp	r0, #0
 800f8f2:	f43f aef4 	beq.w	800f6de <_strtod_l+0x43e>
 800f8f6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f8f8:	691a      	ldr	r2, [r3, #16]
 800f8fa:	3202      	adds	r2, #2
 800f8fc:	f103 010c 	add.w	r1, r3, #12
 800f900:	0092      	lsls	r2, r2, #2
 800f902:	300c      	adds	r0, #12
 800f904:	f7fe f89b 	bl	800da3e <memcpy>
 800f908:	ec4b ab10 	vmov	d0, sl, fp
 800f90c:	9805      	ldr	r0, [sp, #20]
 800f90e:	aa1c      	add	r2, sp, #112	@ 0x70
 800f910:	a91b      	add	r1, sp, #108	@ 0x6c
 800f912:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800f916:	f7ff fbd7 	bl	800f0c8 <__d2b>
 800f91a:	901a      	str	r0, [sp, #104]	@ 0x68
 800f91c:	2800      	cmp	r0, #0
 800f91e:	f43f aede 	beq.w	800f6de <_strtod_l+0x43e>
 800f922:	9805      	ldr	r0, [sp, #20]
 800f924:	2101      	movs	r1, #1
 800f926:	f7ff f929 	bl	800eb7c <__i2b>
 800f92a:	4680      	mov	r8, r0
 800f92c:	b948      	cbnz	r0, 800f942 <_strtod_l+0x6a2>
 800f92e:	f04f 0800 	mov.w	r8, #0
 800f932:	e6d4      	b.n	800f6de <_strtod_l+0x43e>
 800f934:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f938:	fa02 f303 	lsl.w	r3, r2, r3
 800f93c:	ea03 0a0a 	and.w	sl, r3, sl
 800f940:	e7b0      	b.n	800f8a4 <_strtod_l+0x604>
 800f942:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800f944:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800f946:	2d00      	cmp	r5, #0
 800f948:	bfab      	itete	ge
 800f94a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800f94c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800f94e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800f950:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800f952:	bfac      	ite	ge
 800f954:	18ef      	addge	r7, r5, r3
 800f956:	1b5e      	sublt	r6, r3, r5
 800f958:	9b08      	ldr	r3, [sp, #32]
 800f95a:	1aed      	subs	r5, r5, r3
 800f95c:	4415      	add	r5, r2
 800f95e:	4b66      	ldr	r3, [pc, #408]	@ (800faf8 <_strtod_l+0x858>)
 800f960:	3d01      	subs	r5, #1
 800f962:	429d      	cmp	r5, r3
 800f964:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800f968:	da50      	bge.n	800fa0c <_strtod_l+0x76c>
 800f96a:	1b5b      	subs	r3, r3, r5
 800f96c:	2b1f      	cmp	r3, #31
 800f96e:	eba2 0203 	sub.w	r2, r2, r3
 800f972:	f04f 0101 	mov.w	r1, #1
 800f976:	dc3d      	bgt.n	800f9f4 <_strtod_l+0x754>
 800f978:	fa01 f303 	lsl.w	r3, r1, r3
 800f97c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f97e:	2300      	movs	r3, #0
 800f980:	9310      	str	r3, [sp, #64]	@ 0x40
 800f982:	18bd      	adds	r5, r7, r2
 800f984:	9b08      	ldr	r3, [sp, #32]
 800f986:	42af      	cmp	r7, r5
 800f988:	4416      	add	r6, r2
 800f98a:	441e      	add	r6, r3
 800f98c:	463b      	mov	r3, r7
 800f98e:	bfa8      	it	ge
 800f990:	462b      	movge	r3, r5
 800f992:	42b3      	cmp	r3, r6
 800f994:	bfa8      	it	ge
 800f996:	4633      	movge	r3, r6
 800f998:	2b00      	cmp	r3, #0
 800f99a:	bfc2      	ittt	gt
 800f99c:	1aed      	subgt	r5, r5, r3
 800f99e:	1af6      	subgt	r6, r6, r3
 800f9a0:	1aff      	subgt	r7, r7, r3
 800f9a2:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800f9a4:	2b00      	cmp	r3, #0
 800f9a6:	dd16      	ble.n	800f9d6 <_strtod_l+0x736>
 800f9a8:	4641      	mov	r1, r8
 800f9aa:	9805      	ldr	r0, [sp, #20]
 800f9ac:	461a      	mov	r2, r3
 800f9ae:	f7ff f9a5 	bl	800ecfc <__pow5mult>
 800f9b2:	4680      	mov	r8, r0
 800f9b4:	2800      	cmp	r0, #0
 800f9b6:	d0ba      	beq.n	800f92e <_strtod_l+0x68e>
 800f9b8:	4601      	mov	r1, r0
 800f9ba:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800f9bc:	9805      	ldr	r0, [sp, #20]
 800f9be:	f7ff f8f3 	bl	800eba8 <__multiply>
 800f9c2:	900e      	str	r0, [sp, #56]	@ 0x38
 800f9c4:	2800      	cmp	r0, #0
 800f9c6:	f43f ae8a 	beq.w	800f6de <_strtod_l+0x43e>
 800f9ca:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f9cc:	9805      	ldr	r0, [sp, #20]
 800f9ce:	f7fe ffd7 	bl	800e980 <_Bfree>
 800f9d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f9d4:	931a      	str	r3, [sp, #104]	@ 0x68
 800f9d6:	2d00      	cmp	r5, #0
 800f9d8:	dc1d      	bgt.n	800fa16 <_strtod_l+0x776>
 800f9da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f9dc:	2b00      	cmp	r3, #0
 800f9de:	dd23      	ble.n	800fa28 <_strtod_l+0x788>
 800f9e0:	4649      	mov	r1, r9
 800f9e2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800f9e4:	9805      	ldr	r0, [sp, #20]
 800f9e6:	f7ff f989 	bl	800ecfc <__pow5mult>
 800f9ea:	4681      	mov	r9, r0
 800f9ec:	b9e0      	cbnz	r0, 800fa28 <_strtod_l+0x788>
 800f9ee:	f04f 0900 	mov.w	r9, #0
 800f9f2:	e674      	b.n	800f6de <_strtod_l+0x43e>
 800f9f4:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800f9f8:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800f9fc:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800fa00:	35e2      	adds	r5, #226	@ 0xe2
 800fa02:	fa01 f305 	lsl.w	r3, r1, r5
 800fa06:	9310      	str	r3, [sp, #64]	@ 0x40
 800fa08:	9113      	str	r1, [sp, #76]	@ 0x4c
 800fa0a:	e7ba      	b.n	800f982 <_strtod_l+0x6e2>
 800fa0c:	2300      	movs	r3, #0
 800fa0e:	9310      	str	r3, [sp, #64]	@ 0x40
 800fa10:	2301      	movs	r3, #1
 800fa12:	9313      	str	r3, [sp, #76]	@ 0x4c
 800fa14:	e7b5      	b.n	800f982 <_strtod_l+0x6e2>
 800fa16:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800fa18:	9805      	ldr	r0, [sp, #20]
 800fa1a:	462a      	mov	r2, r5
 800fa1c:	f7ff f9c8 	bl	800edb0 <__lshift>
 800fa20:	901a      	str	r0, [sp, #104]	@ 0x68
 800fa22:	2800      	cmp	r0, #0
 800fa24:	d1d9      	bne.n	800f9da <_strtod_l+0x73a>
 800fa26:	e65a      	b.n	800f6de <_strtod_l+0x43e>
 800fa28:	2e00      	cmp	r6, #0
 800fa2a:	dd07      	ble.n	800fa3c <_strtod_l+0x79c>
 800fa2c:	4649      	mov	r1, r9
 800fa2e:	9805      	ldr	r0, [sp, #20]
 800fa30:	4632      	mov	r2, r6
 800fa32:	f7ff f9bd 	bl	800edb0 <__lshift>
 800fa36:	4681      	mov	r9, r0
 800fa38:	2800      	cmp	r0, #0
 800fa3a:	d0d8      	beq.n	800f9ee <_strtod_l+0x74e>
 800fa3c:	2f00      	cmp	r7, #0
 800fa3e:	dd08      	ble.n	800fa52 <_strtod_l+0x7b2>
 800fa40:	4641      	mov	r1, r8
 800fa42:	9805      	ldr	r0, [sp, #20]
 800fa44:	463a      	mov	r2, r7
 800fa46:	f7ff f9b3 	bl	800edb0 <__lshift>
 800fa4a:	4680      	mov	r8, r0
 800fa4c:	2800      	cmp	r0, #0
 800fa4e:	f43f ae46 	beq.w	800f6de <_strtod_l+0x43e>
 800fa52:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800fa54:	9805      	ldr	r0, [sp, #20]
 800fa56:	464a      	mov	r2, r9
 800fa58:	f7ff fa32 	bl	800eec0 <__mdiff>
 800fa5c:	4604      	mov	r4, r0
 800fa5e:	2800      	cmp	r0, #0
 800fa60:	f43f ae3d 	beq.w	800f6de <_strtod_l+0x43e>
 800fa64:	68c3      	ldr	r3, [r0, #12]
 800fa66:	930f      	str	r3, [sp, #60]	@ 0x3c
 800fa68:	2300      	movs	r3, #0
 800fa6a:	60c3      	str	r3, [r0, #12]
 800fa6c:	4641      	mov	r1, r8
 800fa6e:	f7ff fa0b 	bl	800ee88 <__mcmp>
 800fa72:	2800      	cmp	r0, #0
 800fa74:	da46      	bge.n	800fb04 <_strtod_l+0x864>
 800fa76:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fa78:	ea53 030a 	orrs.w	r3, r3, sl
 800fa7c:	d16c      	bne.n	800fb58 <_strtod_l+0x8b8>
 800fa7e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800fa82:	2b00      	cmp	r3, #0
 800fa84:	d168      	bne.n	800fb58 <_strtod_l+0x8b8>
 800fa86:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800fa8a:	0d1b      	lsrs	r3, r3, #20
 800fa8c:	051b      	lsls	r3, r3, #20
 800fa8e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800fa92:	d961      	bls.n	800fb58 <_strtod_l+0x8b8>
 800fa94:	6963      	ldr	r3, [r4, #20]
 800fa96:	b913      	cbnz	r3, 800fa9e <_strtod_l+0x7fe>
 800fa98:	6923      	ldr	r3, [r4, #16]
 800fa9a:	2b01      	cmp	r3, #1
 800fa9c:	dd5c      	ble.n	800fb58 <_strtod_l+0x8b8>
 800fa9e:	4621      	mov	r1, r4
 800faa0:	2201      	movs	r2, #1
 800faa2:	9805      	ldr	r0, [sp, #20]
 800faa4:	f7ff f984 	bl	800edb0 <__lshift>
 800faa8:	4641      	mov	r1, r8
 800faaa:	4604      	mov	r4, r0
 800faac:	f7ff f9ec 	bl	800ee88 <__mcmp>
 800fab0:	2800      	cmp	r0, #0
 800fab2:	dd51      	ble.n	800fb58 <_strtod_l+0x8b8>
 800fab4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800fab8:	9a08      	ldr	r2, [sp, #32]
 800faba:	0d1b      	lsrs	r3, r3, #20
 800fabc:	051b      	lsls	r3, r3, #20
 800fabe:	2a00      	cmp	r2, #0
 800fac0:	d06b      	beq.n	800fb9a <_strtod_l+0x8fa>
 800fac2:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800fac6:	d868      	bhi.n	800fb9a <_strtod_l+0x8fa>
 800fac8:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800facc:	f67f ae9d 	bls.w	800f80a <_strtod_l+0x56a>
 800fad0:	4b0a      	ldr	r3, [pc, #40]	@ (800fafc <_strtod_l+0x85c>)
 800fad2:	4650      	mov	r0, sl
 800fad4:	4659      	mov	r1, fp
 800fad6:	2200      	movs	r2, #0
 800fad8:	f7f0 fd96 	bl	8000608 <__aeabi_dmul>
 800fadc:	4b08      	ldr	r3, [pc, #32]	@ (800fb00 <_strtod_l+0x860>)
 800fade:	400b      	ands	r3, r1
 800fae0:	4682      	mov	sl, r0
 800fae2:	468b      	mov	fp, r1
 800fae4:	2b00      	cmp	r3, #0
 800fae6:	f47f ae05 	bne.w	800f6f4 <_strtod_l+0x454>
 800faea:	9a05      	ldr	r2, [sp, #20]
 800faec:	2322      	movs	r3, #34	@ 0x22
 800faee:	6013      	str	r3, [r2, #0]
 800faf0:	e600      	b.n	800f6f4 <_strtod_l+0x454>
 800faf2:	bf00      	nop
 800faf4:	08013920 	.word	0x08013920
 800faf8:	fffffc02 	.word	0xfffffc02
 800fafc:	39500000 	.word	0x39500000
 800fb00:	7ff00000 	.word	0x7ff00000
 800fb04:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800fb08:	d165      	bne.n	800fbd6 <_strtod_l+0x936>
 800fb0a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800fb0c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800fb10:	b35a      	cbz	r2, 800fb6a <_strtod_l+0x8ca>
 800fb12:	4a9f      	ldr	r2, [pc, #636]	@ (800fd90 <_strtod_l+0xaf0>)
 800fb14:	4293      	cmp	r3, r2
 800fb16:	d12b      	bne.n	800fb70 <_strtod_l+0x8d0>
 800fb18:	9b08      	ldr	r3, [sp, #32]
 800fb1a:	4651      	mov	r1, sl
 800fb1c:	b303      	cbz	r3, 800fb60 <_strtod_l+0x8c0>
 800fb1e:	4b9d      	ldr	r3, [pc, #628]	@ (800fd94 <_strtod_l+0xaf4>)
 800fb20:	465a      	mov	r2, fp
 800fb22:	4013      	ands	r3, r2
 800fb24:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800fb28:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800fb2c:	d81b      	bhi.n	800fb66 <_strtod_l+0x8c6>
 800fb2e:	0d1b      	lsrs	r3, r3, #20
 800fb30:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800fb34:	fa02 f303 	lsl.w	r3, r2, r3
 800fb38:	4299      	cmp	r1, r3
 800fb3a:	d119      	bne.n	800fb70 <_strtod_l+0x8d0>
 800fb3c:	4b96      	ldr	r3, [pc, #600]	@ (800fd98 <_strtod_l+0xaf8>)
 800fb3e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fb40:	429a      	cmp	r2, r3
 800fb42:	d102      	bne.n	800fb4a <_strtod_l+0x8aa>
 800fb44:	3101      	adds	r1, #1
 800fb46:	f43f adca 	beq.w	800f6de <_strtod_l+0x43e>
 800fb4a:	4b92      	ldr	r3, [pc, #584]	@ (800fd94 <_strtod_l+0xaf4>)
 800fb4c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fb4e:	401a      	ands	r2, r3
 800fb50:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800fb54:	f04f 0a00 	mov.w	sl, #0
 800fb58:	9b08      	ldr	r3, [sp, #32]
 800fb5a:	2b00      	cmp	r3, #0
 800fb5c:	d1b8      	bne.n	800fad0 <_strtod_l+0x830>
 800fb5e:	e5c9      	b.n	800f6f4 <_strtod_l+0x454>
 800fb60:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800fb64:	e7e8      	b.n	800fb38 <_strtod_l+0x898>
 800fb66:	4613      	mov	r3, r2
 800fb68:	e7e6      	b.n	800fb38 <_strtod_l+0x898>
 800fb6a:	ea53 030a 	orrs.w	r3, r3, sl
 800fb6e:	d0a1      	beq.n	800fab4 <_strtod_l+0x814>
 800fb70:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800fb72:	b1db      	cbz	r3, 800fbac <_strtod_l+0x90c>
 800fb74:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fb76:	4213      	tst	r3, r2
 800fb78:	d0ee      	beq.n	800fb58 <_strtod_l+0x8b8>
 800fb7a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fb7c:	9a08      	ldr	r2, [sp, #32]
 800fb7e:	4650      	mov	r0, sl
 800fb80:	4659      	mov	r1, fp
 800fb82:	b1bb      	cbz	r3, 800fbb4 <_strtod_l+0x914>
 800fb84:	f7ff fb6e 	bl	800f264 <sulp>
 800fb88:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800fb8c:	ec53 2b10 	vmov	r2, r3, d0
 800fb90:	f7f0 fb84 	bl	800029c <__adddf3>
 800fb94:	4682      	mov	sl, r0
 800fb96:	468b      	mov	fp, r1
 800fb98:	e7de      	b.n	800fb58 <_strtod_l+0x8b8>
 800fb9a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800fb9e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800fba2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800fba6:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800fbaa:	e7d5      	b.n	800fb58 <_strtod_l+0x8b8>
 800fbac:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800fbae:	ea13 0f0a 	tst.w	r3, sl
 800fbb2:	e7e1      	b.n	800fb78 <_strtod_l+0x8d8>
 800fbb4:	f7ff fb56 	bl	800f264 <sulp>
 800fbb8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800fbbc:	ec53 2b10 	vmov	r2, r3, d0
 800fbc0:	f7f0 fb6a 	bl	8000298 <__aeabi_dsub>
 800fbc4:	2200      	movs	r2, #0
 800fbc6:	2300      	movs	r3, #0
 800fbc8:	4682      	mov	sl, r0
 800fbca:	468b      	mov	fp, r1
 800fbcc:	f7f0 ff84 	bl	8000ad8 <__aeabi_dcmpeq>
 800fbd0:	2800      	cmp	r0, #0
 800fbd2:	d0c1      	beq.n	800fb58 <_strtod_l+0x8b8>
 800fbd4:	e619      	b.n	800f80a <_strtod_l+0x56a>
 800fbd6:	4641      	mov	r1, r8
 800fbd8:	4620      	mov	r0, r4
 800fbda:	f7ff facd 	bl	800f178 <__ratio>
 800fbde:	ec57 6b10 	vmov	r6, r7, d0
 800fbe2:	2200      	movs	r2, #0
 800fbe4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800fbe8:	4630      	mov	r0, r6
 800fbea:	4639      	mov	r1, r7
 800fbec:	f7f0 ff88 	bl	8000b00 <__aeabi_dcmple>
 800fbf0:	2800      	cmp	r0, #0
 800fbf2:	d06f      	beq.n	800fcd4 <_strtod_l+0xa34>
 800fbf4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fbf6:	2b00      	cmp	r3, #0
 800fbf8:	d17a      	bne.n	800fcf0 <_strtod_l+0xa50>
 800fbfa:	f1ba 0f00 	cmp.w	sl, #0
 800fbfe:	d158      	bne.n	800fcb2 <_strtod_l+0xa12>
 800fc00:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fc02:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fc06:	2b00      	cmp	r3, #0
 800fc08:	d15a      	bne.n	800fcc0 <_strtod_l+0xa20>
 800fc0a:	4b64      	ldr	r3, [pc, #400]	@ (800fd9c <_strtod_l+0xafc>)
 800fc0c:	2200      	movs	r2, #0
 800fc0e:	4630      	mov	r0, r6
 800fc10:	4639      	mov	r1, r7
 800fc12:	f7f0 ff6b 	bl	8000aec <__aeabi_dcmplt>
 800fc16:	2800      	cmp	r0, #0
 800fc18:	d159      	bne.n	800fcce <_strtod_l+0xa2e>
 800fc1a:	4630      	mov	r0, r6
 800fc1c:	4639      	mov	r1, r7
 800fc1e:	4b60      	ldr	r3, [pc, #384]	@ (800fda0 <_strtod_l+0xb00>)
 800fc20:	2200      	movs	r2, #0
 800fc22:	f7f0 fcf1 	bl	8000608 <__aeabi_dmul>
 800fc26:	4606      	mov	r6, r0
 800fc28:	460f      	mov	r7, r1
 800fc2a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800fc2e:	9606      	str	r6, [sp, #24]
 800fc30:	9307      	str	r3, [sp, #28]
 800fc32:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fc36:	4d57      	ldr	r5, [pc, #348]	@ (800fd94 <_strtod_l+0xaf4>)
 800fc38:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800fc3c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fc3e:	401d      	ands	r5, r3
 800fc40:	4b58      	ldr	r3, [pc, #352]	@ (800fda4 <_strtod_l+0xb04>)
 800fc42:	429d      	cmp	r5, r3
 800fc44:	f040 80b2 	bne.w	800fdac <_strtod_l+0xb0c>
 800fc48:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fc4a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800fc4e:	ec4b ab10 	vmov	d0, sl, fp
 800fc52:	f7ff f9c9 	bl	800efe8 <__ulp>
 800fc56:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fc5a:	ec51 0b10 	vmov	r0, r1, d0
 800fc5e:	f7f0 fcd3 	bl	8000608 <__aeabi_dmul>
 800fc62:	4652      	mov	r2, sl
 800fc64:	465b      	mov	r3, fp
 800fc66:	f7f0 fb19 	bl	800029c <__adddf3>
 800fc6a:	460b      	mov	r3, r1
 800fc6c:	4949      	ldr	r1, [pc, #292]	@ (800fd94 <_strtod_l+0xaf4>)
 800fc6e:	4a4e      	ldr	r2, [pc, #312]	@ (800fda8 <_strtod_l+0xb08>)
 800fc70:	4019      	ands	r1, r3
 800fc72:	4291      	cmp	r1, r2
 800fc74:	4682      	mov	sl, r0
 800fc76:	d942      	bls.n	800fcfe <_strtod_l+0xa5e>
 800fc78:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800fc7a:	4b47      	ldr	r3, [pc, #284]	@ (800fd98 <_strtod_l+0xaf8>)
 800fc7c:	429a      	cmp	r2, r3
 800fc7e:	d103      	bne.n	800fc88 <_strtod_l+0x9e8>
 800fc80:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800fc82:	3301      	adds	r3, #1
 800fc84:	f43f ad2b 	beq.w	800f6de <_strtod_l+0x43e>
 800fc88:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800fd98 <_strtod_l+0xaf8>
 800fc8c:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800fc90:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800fc92:	9805      	ldr	r0, [sp, #20]
 800fc94:	f7fe fe74 	bl	800e980 <_Bfree>
 800fc98:	9805      	ldr	r0, [sp, #20]
 800fc9a:	4649      	mov	r1, r9
 800fc9c:	f7fe fe70 	bl	800e980 <_Bfree>
 800fca0:	9805      	ldr	r0, [sp, #20]
 800fca2:	4641      	mov	r1, r8
 800fca4:	f7fe fe6c 	bl	800e980 <_Bfree>
 800fca8:	9805      	ldr	r0, [sp, #20]
 800fcaa:	4621      	mov	r1, r4
 800fcac:	f7fe fe68 	bl	800e980 <_Bfree>
 800fcb0:	e618      	b.n	800f8e4 <_strtod_l+0x644>
 800fcb2:	f1ba 0f01 	cmp.w	sl, #1
 800fcb6:	d103      	bne.n	800fcc0 <_strtod_l+0xa20>
 800fcb8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fcba:	2b00      	cmp	r3, #0
 800fcbc:	f43f ada5 	beq.w	800f80a <_strtod_l+0x56a>
 800fcc0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800fd70 <_strtod_l+0xad0>
 800fcc4:	4f35      	ldr	r7, [pc, #212]	@ (800fd9c <_strtod_l+0xafc>)
 800fcc6:	ed8d 7b06 	vstr	d7, [sp, #24]
 800fcca:	2600      	movs	r6, #0
 800fccc:	e7b1      	b.n	800fc32 <_strtod_l+0x992>
 800fcce:	4f34      	ldr	r7, [pc, #208]	@ (800fda0 <_strtod_l+0xb00>)
 800fcd0:	2600      	movs	r6, #0
 800fcd2:	e7aa      	b.n	800fc2a <_strtod_l+0x98a>
 800fcd4:	4b32      	ldr	r3, [pc, #200]	@ (800fda0 <_strtod_l+0xb00>)
 800fcd6:	4630      	mov	r0, r6
 800fcd8:	4639      	mov	r1, r7
 800fcda:	2200      	movs	r2, #0
 800fcdc:	f7f0 fc94 	bl	8000608 <__aeabi_dmul>
 800fce0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fce2:	4606      	mov	r6, r0
 800fce4:	460f      	mov	r7, r1
 800fce6:	2b00      	cmp	r3, #0
 800fce8:	d09f      	beq.n	800fc2a <_strtod_l+0x98a>
 800fcea:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800fcee:	e7a0      	b.n	800fc32 <_strtod_l+0x992>
 800fcf0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800fd78 <_strtod_l+0xad8>
 800fcf4:	ed8d 7b06 	vstr	d7, [sp, #24]
 800fcf8:	ec57 6b17 	vmov	r6, r7, d7
 800fcfc:	e799      	b.n	800fc32 <_strtod_l+0x992>
 800fcfe:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800fd02:	9b08      	ldr	r3, [sp, #32]
 800fd04:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800fd08:	2b00      	cmp	r3, #0
 800fd0a:	d1c1      	bne.n	800fc90 <_strtod_l+0x9f0>
 800fd0c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800fd10:	0d1b      	lsrs	r3, r3, #20
 800fd12:	051b      	lsls	r3, r3, #20
 800fd14:	429d      	cmp	r5, r3
 800fd16:	d1bb      	bne.n	800fc90 <_strtod_l+0x9f0>
 800fd18:	4630      	mov	r0, r6
 800fd1a:	4639      	mov	r1, r7
 800fd1c:	f7f1 f80c 	bl	8000d38 <__aeabi_d2lz>
 800fd20:	f7f0 fc44 	bl	80005ac <__aeabi_l2d>
 800fd24:	4602      	mov	r2, r0
 800fd26:	460b      	mov	r3, r1
 800fd28:	4630      	mov	r0, r6
 800fd2a:	4639      	mov	r1, r7
 800fd2c:	f7f0 fab4 	bl	8000298 <__aeabi_dsub>
 800fd30:	460b      	mov	r3, r1
 800fd32:	4602      	mov	r2, r0
 800fd34:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800fd38:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800fd3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fd3e:	ea46 060a 	orr.w	r6, r6, sl
 800fd42:	431e      	orrs	r6, r3
 800fd44:	d06f      	beq.n	800fe26 <_strtod_l+0xb86>
 800fd46:	a30e      	add	r3, pc, #56	@ (adr r3, 800fd80 <_strtod_l+0xae0>)
 800fd48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd4c:	f7f0 fece 	bl	8000aec <__aeabi_dcmplt>
 800fd50:	2800      	cmp	r0, #0
 800fd52:	f47f accf 	bne.w	800f6f4 <_strtod_l+0x454>
 800fd56:	a30c      	add	r3, pc, #48	@ (adr r3, 800fd88 <_strtod_l+0xae8>)
 800fd58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd5c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800fd60:	f7f0 fee2 	bl	8000b28 <__aeabi_dcmpgt>
 800fd64:	2800      	cmp	r0, #0
 800fd66:	d093      	beq.n	800fc90 <_strtod_l+0x9f0>
 800fd68:	e4c4      	b.n	800f6f4 <_strtod_l+0x454>
 800fd6a:	bf00      	nop
 800fd6c:	f3af 8000 	nop.w
 800fd70:	00000000 	.word	0x00000000
 800fd74:	bff00000 	.word	0xbff00000
 800fd78:	00000000 	.word	0x00000000
 800fd7c:	3ff00000 	.word	0x3ff00000
 800fd80:	94a03595 	.word	0x94a03595
 800fd84:	3fdfffff 	.word	0x3fdfffff
 800fd88:	35afe535 	.word	0x35afe535
 800fd8c:	3fe00000 	.word	0x3fe00000
 800fd90:	000fffff 	.word	0x000fffff
 800fd94:	7ff00000 	.word	0x7ff00000
 800fd98:	7fefffff 	.word	0x7fefffff
 800fd9c:	3ff00000 	.word	0x3ff00000
 800fda0:	3fe00000 	.word	0x3fe00000
 800fda4:	7fe00000 	.word	0x7fe00000
 800fda8:	7c9fffff 	.word	0x7c9fffff
 800fdac:	9b08      	ldr	r3, [sp, #32]
 800fdae:	b323      	cbz	r3, 800fdfa <_strtod_l+0xb5a>
 800fdb0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800fdb4:	d821      	bhi.n	800fdfa <_strtod_l+0xb5a>
 800fdb6:	a328      	add	r3, pc, #160	@ (adr r3, 800fe58 <_strtod_l+0xbb8>)
 800fdb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdbc:	4630      	mov	r0, r6
 800fdbe:	4639      	mov	r1, r7
 800fdc0:	f7f0 fe9e 	bl	8000b00 <__aeabi_dcmple>
 800fdc4:	b1a0      	cbz	r0, 800fdf0 <_strtod_l+0xb50>
 800fdc6:	4639      	mov	r1, r7
 800fdc8:	4630      	mov	r0, r6
 800fdca:	f7f0 fef5 	bl	8000bb8 <__aeabi_d2uiz>
 800fdce:	2801      	cmp	r0, #1
 800fdd0:	bf38      	it	cc
 800fdd2:	2001      	movcc	r0, #1
 800fdd4:	f7f0 fb9e 	bl	8000514 <__aeabi_ui2d>
 800fdd8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fdda:	4606      	mov	r6, r0
 800fddc:	460f      	mov	r7, r1
 800fdde:	b9fb      	cbnz	r3, 800fe20 <_strtod_l+0xb80>
 800fde0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800fde4:	9014      	str	r0, [sp, #80]	@ 0x50
 800fde6:	9315      	str	r3, [sp, #84]	@ 0x54
 800fde8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800fdec:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800fdf0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800fdf2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800fdf6:	1b5b      	subs	r3, r3, r5
 800fdf8:	9311      	str	r3, [sp, #68]	@ 0x44
 800fdfa:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800fdfe:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800fe02:	f7ff f8f1 	bl	800efe8 <__ulp>
 800fe06:	4650      	mov	r0, sl
 800fe08:	ec53 2b10 	vmov	r2, r3, d0
 800fe0c:	4659      	mov	r1, fp
 800fe0e:	f7f0 fbfb 	bl	8000608 <__aeabi_dmul>
 800fe12:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800fe16:	f7f0 fa41 	bl	800029c <__adddf3>
 800fe1a:	4682      	mov	sl, r0
 800fe1c:	468b      	mov	fp, r1
 800fe1e:	e770      	b.n	800fd02 <_strtod_l+0xa62>
 800fe20:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800fe24:	e7e0      	b.n	800fde8 <_strtod_l+0xb48>
 800fe26:	a30e      	add	r3, pc, #56	@ (adr r3, 800fe60 <_strtod_l+0xbc0>)
 800fe28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe2c:	f7f0 fe5e 	bl	8000aec <__aeabi_dcmplt>
 800fe30:	e798      	b.n	800fd64 <_strtod_l+0xac4>
 800fe32:	2300      	movs	r3, #0
 800fe34:	930b      	str	r3, [sp, #44]	@ 0x2c
 800fe36:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800fe38:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fe3a:	6013      	str	r3, [r2, #0]
 800fe3c:	f7ff ba6d 	b.w	800f31a <_strtod_l+0x7a>
 800fe40:	2a65      	cmp	r2, #101	@ 0x65
 800fe42:	f43f ab66 	beq.w	800f512 <_strtod_l+0x272>
 800fe46:	2a45      	cmp	r2, #69	@ 0x45
 800fe48:	f43f ab63 	beq.w	800f512 <_strtod_l+0x272>
 800fe4c:	2301      	movs	r3, #1
 800fe4e:	f7ff bb9e 	b.w	800f58e <_strtod_l+0x2ee>
 800fe52:	bf00      	nop
 800fe54:	f3af 8000 	nop.w
 800fe58:	ffc00000 	.word	0xffc00000
 800fe5c:	41dfffff 	.word	0x41dfffff
 800fe60:	94a03595 	.word	0x94a03595
 800fe64:	3fcfffff 	.word	0x3fcfffff

0800fe68 <_strtod_r>:
 800fe68:	4b01      	ldr	r3, [pc, #4]	@ (800fe70 <_strtod_r+0x8>)
 800fe6a:	f7ff ba19 	b.w	800f2a0 <_strtod_l>
 800fe6e:	bf00      	nop
 800fe70:	20000074 	.word	0x20000074

0800fe74 <_strtol_l.constprop.0>:
 800fe74:	2b24      	cmp	r3, #36	@ 0x24
 800fe76:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fe7a:	4686      	mov	lr, r0
 800fe7c:	4690      	mov	r8, r2
 800fe7e:	d801      	bhi.n	800fe84 <_strtol_l.constprop.0+0x10>
 800fe80:	2b01      	cmp	r3, #1
 800fe82:	d106      	bne.n	800fe92 <_strtol_l.constprop.0+0x1e>
 800fe84:	f7fd fdae 	bl	800d9e4 <__errno>
 800fe88:	2316      	movs	r3, #22
 800fe8a:	6003      	str	r3, [r0, #0]
 800fe8c:	2000      	movs	r0, #0
 800fe8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fe92:	4834      	ldr	r0, [pc, #208]	@ (800ff64 <_strtol_l.constprop.0+0xf0>)
 800fe94:	460d      	mov	r5, r1
 800fe96:	462a      	mov	r2, r5
 800fe98:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fe9c:	5d06      	ldrb	r6, [r0, r4]
 800fe9e:	f016 0608 	ands.w	r6, r6, #8
 800fea2:	d1f8      	bne.n	800fe96 <_strtol_l.constprop.0+0x22>
 800fea4:	2c2d      	cmp	r4, #45	@ 0x2d
 800fea6:	d12d      	bne.n	800ff04 <_strtol_l.constprop.0+0x90>
 800fea8:	782c      	ldrb	r4, [r5, #0]
 800feaa:	2601      	movs	r6, #1
 800feac:	1c95      	adds	r5, r2, #2
 800feae:	f033 0210 	bics.w	r2, r3, #16
 800feb2:	d109      	bne.n	800fec8 <_strtol_l.constprop.0+0x54>
 800feb4:	2c30      	cmp	r4, #48	@ 0x30
 800feb6:	d12a      	bne.n	800ff0e <_strtol_l.constprop.0+0x9a>
 800feb8:	782a      	ldrb	r2, [r5, #0]
 800feba:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800febe:	2a58      	cmp	r2, #88	@ 0x58
 800fec0:	d125      	bne.n	800ff0e <_strtol_l.constprop.0+0x9a>
 800fec2:	786c      	ldrb	r4, [r5, #1]
 800fec4:	2310      	movs	r3, #16
 800fec6:	3502      	adds	r5, #2
 800fec8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800fecc:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800fed0:	2200      	movs	r2, #0
 800fed2:	fbbc f9f3 	udiv	r9, ip, r3
 800fed6:	4610      	mov	r0, r2
 800fed8:	fb03 ca19 	mls	sl, r3, r9, ip
 800fedc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800fee0:	2f09      	cmp	r7, #9
 800fee2:	d81b      	bhi.n	800ff1c <_strtol_l.constprop.0+0xa8>
 800fee4:	463c      	mov	r4, r7
 800fee6:	42a3      	cmp	r3, r4
 800fee8:	dd27      	ble.n	800ff3a <_strtol_l.constprop.0+0xc6>
 800feea:	1c57      	adds	r7, r2, #1
 800feec:	d007      	beq.n	800fefe <_strtol_l.constprop.0+0x8a>
 800feee:	4581      	cmp	r9, r0
 800fef0:	d320      	bcc.n	800ff34 <_strtol_l.constprop.0+0xc0>
 800fef2:	d101      	bne.n	800fef8 <_strtol_l.constprop.0+0x84>
 800fef4:	45a2      	cmp	sl, r4
 800fef6:	db1d      	blt.n	800ff34 <_strtol_l.constprop.0+0xc0>
 800fef8:	fb00 4003 	mla	r0, r0, r3, r4
 800fefc:	2201      	movs	r2, #1
 800fefe:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ff02:	e7eb      	b.n	800fedc <_strtol_l.constprop.0+0x68>
 800ff04:	2c2b      	cmp	r4, #43	@ 0x2b
 800ff06:	bf04      	itt	eq
 800ff08:	782c      	ldrbeq	r4, [r5, #0]
 800ff0a:	1c95      	addeq	r5, r2, #2
 800ff0c:	e7cf      	b.n	800feae <_strtol_l.constprop.0+0x3a>
 800ff0e:	2b00      	cmp	r3, #0
 800ff10:	d1da      	bne.n	800fec8 <_strtol_l.constprop.0+0x54>
 800ff12:	2c30      	cmp	r4, #48	@ 0x30
 800ff14:	bf0c      	ite	eq
 800ff16:	2308      	moveq	r3, #8
 800ff18:	230a      	movne	r3, #10
 800ff1a:	e7d5      	b.n	800fec8 <_strtol_l.constprop.0+0x54>
 800ff1c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800ff20:	2f19      	cmp	r7, #25
 800ff22:	d801      	bhi.n	800ff28 <_strtol_l.constprop.0+0xb4>
 800ff24:	3c37      	subs	r4, #55	@ 0x37
 800ff26:	e7de      	b.n	800fee6 <_strtol_l.constprop.0+0x72>
 800ff28:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800ff2c:	2f19      	cmp	r7, #25
 800ff2e:	d804      	bhi.n	800ff3a <_strtol_l.constprop.0+0xc6>
 800ff30:	3c57      	subs	r4, #87	@ 0x57
 800ff32:	e7d8      	b.n	800fee6 <_strtol_l.constprop.0+0x72>
 800ff34:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ff38:	e7e1      	b.n	800fefe <_strtol_l.constprop.0+0x8a>
 800ff3a:	1c53      	adds	r3, r2, #1
 800ff3c:	d108      	bne.n	800ff50 <_strtol_l.constprop.0+0xdc>
 800ff3e:	2322      	movs	r3, #34	@ 0x22
 800ff40:	f8ce 3000 	str.w	r3, [lr]
 800ff44:	4660      	mov	r0, ip
 800ff46:	f1b8 0f00 	cmp.w	r8, #0
 800ff4a:	d0a0      	beq.n	800fe8e <_strtol_l.constprop.0+0x1a>
 800ff4c:	1e69      	subs	r1, r5, #1
 800ff4e:	e006      	b.n	800ff5e <_strtol_l.constprop.0+0xea>
 800ff50:	b106      	cbz	r6, 800ff54 <_strtol_l.constprop.0+0xe0>
 800ff52:	4240      	negs	r0, r0
 800ff54:	f1b8 0f00 	cmp.w	r8, #0
 800ff58:	d099      	beq.n	800fe8e <_strtol_l.constprop.0+0x1a>
 800ff5a:	2a00      	cmp	r2, #0
 800ff5c:	d1f6      	bne.n	800ff4c <_strtol_l.constprop.0+0xd8>
 800ff5e:	f8c8 1000 	str.w	r1, [r8]
 800ff62:	e794      	b.n	800fe8e <_strtol_l.constprop.0+0x1a>
 800ff64:	08013949 	.word	0x08013949

0800ff68 <_strtol_r>:
 800ff68:	f7ff bf84 	b.w	800fe74 <_strtol_l.constprop.0>

0800ff6c <__ssputs_r>:
 800ff6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ff70:	688e      	ldr	r6, [r1, #8]
 800ff72:	461f      	mov	r7, r3
 800ff74:	42be      	cmp	r6, r7
 800ff76:	680b      	ldr	r3, [r1, #0]
 800ff78:	4682      	mov	sl, r0
 800ff7a:	460c      	mov	r4, r1
 800ff7c:	4690      	mov	r8, r2
 800ff7e:	d82d      	bhi.n	800ffdc <__ssputs_r+0x70>
 800ff80:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ff84:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ff88:	d026      	beq.n	800ffd8 <__ssputs_r+0x6c>
 800ff8a:	6965      	ldr	r5, [r4, #20]
 800ff8c:	6909      	ldr	r1, [r1, #16]
 800ff8e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ff92:	eba3 0901 	sub.w	r9, r3, r1
 800ff96:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ff9a:	1c7b      	adds	r3, r7, #1
 800ff9c:	444b      	add	r3, r9
 800ff9e:	106d      	asrs	r5, r5, #1
 800ffa0:	429d      	cmp	r5, r3
 800ffa2:	bf38      	it	cc
 800ffa4:	461d      	movcc	r5, r3
 800ffa6:	0553      	lsls	r3, r2, #21
 800ffa8:	d527      	bpl.n	800fffa <__ssputs_r+0x8e>
 800ffaa:	4629      	mov	r1, r5
 800ffac:	f7fe fc1c 	bl	800e7e8 <_malloc_r>
 800ffb0:	4606      	mov	r6, r0
 800ffb2:	b360      	cbz	r0, 801000e <__ssputs_r+0xa2>
 800ffb4:	6921      	ldr	r1, [r4, #16]
 800ffb6:	464a      	mov	r2, r9
 800ffb8:	f7fd fd41 	bl	800da3e <memcpy>
 800ffbc:	89a3      	ldrh	r3, [r4, #12]
 800ffbe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ffc2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ffc6:	81a3      	strh	r3, [r4, #12]
 800ffc8:	6126      	str	r6, [r4, #16]
 800ffca:	6165      	str	r5, [r4, #20]
 800ffcc:	444e      	add	r6, r9
 800ffce:	eba5 0509 	sub.w	r5, r5, r9
 800ffd2:	6026      	str	r6, [r4, #0]
 800ffd4:	60a5      	str	r5, [r4, #8]
 800ffd6:	463e      	mov	r6, r7
 800ffd8:	42be      	cmp	r6, r7
 800ffda:	d900      	bls.n	800ffde <__ssputs_r+0x72>
 800ffdc:	463e      	mov	r6, r7
 800ffde:	6820      	ldr	r0, [r4, #0]
 800ffe0:	4632      	mov	r2, r6
 800ffe2:	4641      	mov	r1, r8
 800ffe4:	f7fd fc3b 	bl	800d85e <memmove>
 800ffe8:	68a3      	ldr	r3, [r4, #8]
 800ffea:	1b9b      	subs	r3, r3, r6
 800ffec:	60a3      	str	r3, [r4, #8]
 800ffee:	6823      	ldr	r3, [r4, #0]
 800fff0:	4433      	add	r3, r6
 800fff2:	6023      	str	r3, [r4, #0]
 800fff4:	2000      	movs	r0, #0
 800fff6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fffa:	462a      	mov	r2, r5
 800fffc:	f000 fd61 	bl	8010ac2 <_realloc_r>
 8010000:	4606      	mov	r6, r0
 8010002:	2800      	cmp	r0, #0
 8010004:	d1e0      	bne.n	800ffc8 <__ssputs_r+0x5c>
 8010006:	6921      	ldr	r1, [r4, #16]
 8010008:	4650      	mov	r0, sl
 801000a:	f7fe fb79 	bl	800e700 <_free_r>
 801000e:	230c      	movs	r3, #12
 8010010:	f8ca 3000 	str.w	r3, [sl]
 8010014:	89a3      	ldrh	r3, [r4, #12]
 8010016:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801001a:	81a3      	strh	r3, [r4, #12]
 801001c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010020:	e7e9      	b.n	800fff6 <__ssputs_r+0x8a>
	...

08010024 <_svfiprintf_r>:
 8010024:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010028:	4698      	mov	r8, r3
 801002a:	898b      	ldrh	r3, [r1, #12]
 801002c:	061b      	lsls	r3, r3, #24
 801002e:	b09d      	sub	sp, #116	@ 0x74
 8010030:	4607      	mov	r7, r0
 8010032:	460d      	mov	r5, r1
 8010034:	4614      	mov	r4, r2
 8010036:	d510      	bpl.n	801005a <_svfiprintf_r+0x36>
 8010038:	690b      	ldr	r3, [r1, #16]
 801003a:	b973      	cbnz	r3, 801005a <_svfiprintf_r+0x36>
 801003c:	2140      	movs	r1, #64	@ 0x40
 801003e:	f7fe fbd3 	bl	800e7e8 <_malloc_r>
 8010042:	6028      	str	r0, [r5, #0]
 8010044:	6128      	str	r0, [r5, #16]
 8010046:	b930      	cbnz	r0, 8010056 <_svfiprintf_r+0x32>
 8010048:	230c      	movs	r3, #12
 801004a:	603b      	str	r3, [r7, #0]
 801004c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010050:	b01d      	add	sp, #116	@ 0x74
 8010052:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010056:	2340      	movs	r3, #64	@ 0x40
 8010058:	616b      	str	r3, [r5, #20]
 801005a:	2300      	movs	r3, #0
 801005c:	9309      	str	r3, [sp, #36]	@ 0x24
 801005e:	2320      	movs	r3, #32
 8010060:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010064:	f8cd 800c 	str.w	r8, [sp, #12]
 8010068:	2330      	movs	r3, #48	@ 0x30
 801006a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8010208 <_svfiprintf_r+0x1e4>
 801006e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010072:	f04f 0901 	mov.w	r9, #1
 8010076:	4623      	mov	r3, r4
 8010078:	469a      	mov	sl, r3
 801007a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801007e:	b10a      	cbz	r2, 8010084 <_svfiprintf_r+0x60>
 8010080:	2a25      	cmp	r2, #37	@ 0x25
 8010082:	d1f9      	bne.n	8010078 <_svfiprintf_r+0x54>
 8010084:	ebba 0b04 	subs.w	fp, sl, r4
 8010088:	d00b      	beq.n	80100a2 <_svfiprintf_r+0x7e>
 801008a:	465b      	mov	r3, fp
 801008c:	4622      	mov	r2, r4
 801008e:	4629      	mov	r1, r5
 8010090:	4638      	mov	r0, r7
 8010092:	f7ff ff6b 	bl	800ff6c <__ssputs_r>
 8010096:	3001      	adds	r0, #1
 8010098:	f000 80a7 	beq.w	80101ea <_svfiprintf_r+0x1c6>
 801009c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801009e:	445a      	add	r2, fp
 80100a0:	9209      	str	r2, [sp, #36]	@ 0x24
 80100a2:	f89a 3000 	ldrb.w	r3, [sl]
 80100a6:	2b00      	cmp	r3, #0
 80100a8:	f000 809f 	beq.w	80101ea <_svfiprintf_r+0x1c6>
 80100ac:	2300      	movs	r3, #0
 80100ae:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80100b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80100b6:	f10a 0a01 	add.w	sl, sl, #1
 80100ba:	9304      	str	r3, [sp, #16]
 80100bc:	9307      	str	r3, [sp, #28]
 80100be:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80100c2:	931a      	str	r3, [sp, #104]	@ 0x68
 80100c4:	4654      	mov	r4, sl
 80100c6:	2205      	movs	r2, #5
 80100c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80100cc:	484e      	ldr	r0, [pc, #312]	@ (8010208 <_svfiprintf_r+0x1e4>)
 80100ce:	f7f0 f887 	bl	80001e0 <memchr>
 80100d2:	9a04      	ldr	r2, [sp, #16]
 80100d4:	b9d8      	cbnz	r0, 801010e <_svfiprintf_r+0xea>
 80100d6:	06d0      	lsls	r0, r2, #27
 80100d8:	bf44      	itt	mi
 80100da:	2320      	movmi	r3, #32
 80100dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80100e0:	0711      	lsls	r1, r2, #28
 80100e2:	bf44      	itt	mi
 80100e4:	232b      	movmi	r3, #43	@ 0x2b
 80100e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80100ea:	f89a 3000 	ldrb.w	r3, [sl]
 80100ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80100f0:	d015      	beq.n	801011e <_svfiprintf_r+0xfa>
 80100f2:	9a07      	ldr	r2, [sp, #28]
 80100f4:	4654      	mov	r4, sl
 80100f6:	2000      	movs	r0, #0
 80100f8:	f04f 0c0a 	mov.w	ip, #10
 80100fc:	4621      	mov	r1, r4
 80100fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010102:	3b30      	subs	r3, #48	@ 0x30
 8010104:	2b09      	cmp	r3, #9
 8010106:	d94b      	bls.n	80101a0 <_svfiprintf_r+0x17c>
 8010108:	b1b0      	cbz	r0, 8010138 <_svfiprintf_r+0x114>
 801010a:	9207      	str	r2, [sp, #28]
 801010c:	e014      	b.n	8010138 <_svfiprintf_r+0x114>
 801010e:	eba0 0308 	sub.w	r3, r0, r8
 8010112:	fa09 f303 	lsl.w	r3, r9, r3
 8010116:	4313      	orrs	r3, r2
 8010118:	9304      	str	r3, [sp, #16]
 801011a:	46a2      	mov	sl, r4
 801011c:	e7d2      	b.n	80100c4 <_svfiprintf_r+0xa0>
 801011e:	9b03      	ldr	r3, [sp, #12]
 8010120:	1d19      	adds	r1, r3, #4
 8010122:	681b      	ldr	r3, [r3, #0]
 8010124:	9103      	str	r1, [sp, #12]
 8010126:	2b00      	cmp	r3, #0
 8010128:	bfbb      	ittet	lt
 801012a:	425b      	neglt	r3, r3
 801012c:	f042 0202 	orrlt.w	r2, r2, #2
 8010130:	9307      	strge	r3, [sp, #28]
 8010132:	9307      	strlt	r3, [sp, #28]
 8010134:	bfb8      	it	lt
 8010136:	9204      	strlt	r2, [sp, #16]
 8010138:	7823      	ldrb	r3, [r4, #0]
 801013a:	2b2e      	cmp	r3, #46	@ 0x2e
 801013c:	d10a      	bne.n	8010154 <_svfiprintf_r+0x130>
 801013e:	7863      	ldrb	r3, [r4, #1]
 8010140:	2b2a      	cmp	r3, #42	@ 0x2a
 8010142:	d132      	bne.n	80101aa <_svfiprintf_r+0x186>
 8010144:	9b03      	ldr	r3, [sp, #12]
 8010146:	1d1a      	adds	r2, r3, #4
 8010148:	681b      	ldr	r3, [r3, #0]
 801014a:	9203      	str	r2, [sp, #12]
 801014c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010150:	3402      	adds	r4, #2
 8010152:	9305      	str	r3, [sp, #20]
 8010154:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8010218 <_svfiprintf_r+0x1f4>
 8010158:	7821      	ldrb	r1, [r4, #0]
 801015a:	2203      	movs	r2, #3
 801015c:	4650      	mov	r0, sl
 801015e:	f7f0 f83f 	bl	80001e0 <memchr>
 8010162:	b138      	cbz	r0, 8010174 <_svfiprintf_r+0x150>
 8010164:	9b04      	ldr	r3, [sp, #16]
 8010166:	eba0 000a 	sub.w	r0, r0, sl
 801016a:	2240      	movs	r2, #64	@ 0x40
 801016c:	4082      	lsls	r2, r0
 801016e:	4313      	orrs	r3, r2
 8010170:	3401      	adds	r4, #1
 8010172:	9304      	str	r3, [sp, #16]
 8010174:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010178:	4824      	ldr	r0, [pc, #144]	@ (801020c <_svfiprintf_r+0x1e8>)
 801017a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801017e:	2206      	movs	r2, #6
 8010180:	f7f0 f82e 	bl	80001e0 <memchr>
 8010184:	2800      	cmp	r0, #0
 8010186:	d036      	beq.n	80101f6 <_svfiprintf_r+0x1d2>
 8010188:	4b21      	ldr	r3, [pc, #132]	@ (8010210 <_svfiprintf_r+0x1ec>)
 801018a:	bb1b      	cbnz	r3, 80101d4 <_svfiprintf_r+0x1b0>
 801018c:	9b03      	ldr	r3, [sp, #12]
 801018e:	3307      	adds	r3, #7
 8010190:	f023 0307 	bic.w	r3, r3, #7
 8010194:	3308      	adds	r3, #8
 8010196:	9303      	str	r3, [sp, #12]
 8010198:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801019a:	4433      	add	r3, r6
 801019c:	9309      	str	r3, [sp, #36]	@ 0x24
 801019e:	e76a      	b.n	8010076 <_svfiprintf_r+0x52>
 80101a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80101a4:	460c      	mov	r4, r1
 80101a6:	2001      	movs	r0, #1
 80101a8:	e7a8      	b.n	80100fc <_svfiprintf_r+0xd8>
 80101aa:	2300      	movs	r3, #0
 80101ac:	3401      	adds	r4, #1
 80101ae:	9305      	str	r3, [sp, #20]
 80101b0:	4619      	mov	r1, r3
 80101b2:	f04f 0c0a 	mov.w	ip, #10
 80101b6:	4620      	mov	r0, r4
 80101b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80101bc:	3a30      	subs	r2, #48	@ 0x30
 80101be:	2a09      	cmp	r2, #9
 80101c0:	d903      	bls.n	80101ca <_svfiprintf_r+0x1a6>
 80101c2:	2b00      	cmp	r3, #0
 80101c4:	d0c6      	beq.n	8010154 <_svfiprintf_r+0x130>
 80101c6:	9105      	str	r1, [sp, #20]
 80101c8:	e7c4      	b.n	8010154 <_svfiprintf_r+0x130>
 80101ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80101ce:	4604      	mov	r4, r0
 80101d0:	2301      	movs	r3, #1
 80101d2:	e7f0      	b.n	80101b6 <_svfiprintf_r+0x192>
 80101d4:	ab03      	add	r3, sp, #12
 80101d6:	9300      	str	r3, [sp, #0]
 80101d8:	462a      	mov	r2, r5
 80101da:	4b0e      	ldr	r3, [pc, #56]	@ (8010214 <_svfiprintf_r+0x1f0>)
 80101dc:	a904      	add	r1, sp, #16
 80101de:	4638      	mov	r0, r7
 80101e0:	f7fc fc4c 	bl	800ca7c <_printf_float>
 80101e4:	1c42      	adds	r2, r0, #1
 80101e6:	4606      	mov	r6, r0
 80101e8:	d1d6      	bne.n	8010198 <_svfiprintf_r+0x174>
 80101ea:	89ab      	ldrh	r3, [r5, #12]
 80101ec:	065b      	lsls	r3, r3, #25
 80101ee:	f53f af2d 	bmi.w	801004c <_svfiprintf_r+0x28>
 80101f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80101f4:	e72c      	b.n	8010050 <_svfiprintf_r+0x2c>
 80101f6:	ab03      	add	r3, sp, #12
 80101f8:	9300      	str	r3, [sp, #0]
 80101fa:	462a      	mov	r2, r5
 80101fc:	4b05      	ldr	r3, [pc, #20]	@ (8010214 <_svfiprintf_r+0x1f0>)
 80101fe:	a904      	add	r1, sp, #16
 8010200:	4638      	mov	r0, r7
 8010202:	f7fc fed3 	bl	800cfac <_printf_i>
 8010206:	e7ed      	b.n	80101e4 <_svfiprintf_r+0x1c0>
 8010208:	08013a49 	.word	0x08013a49
 801020c:	08013a53 	.word	0x08013a53
 8010210:	0800ca7d 	.word	0x0800ca7d
 8010214:	0800ff6d 	.word	0x0800ff6d
 8010218:	08013a4f 	.word	0x08013a4f

0801021c <__sflush_r>:
 801021c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010220:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010224:	0716      	lsls	r6, r2, #28
 8010226:	4605      	mov	r5, r0
 8010228:	460c      	mov	r4, r1
 801022a:	d454      	bmi.n	80102d6 <__sflush_r+0xba>
 801022c:	684b      	ldr	r3, [r1, #4]
 801022e:	2b00      	cmp	r3, #0
 8010230:	dc02      	bgt.n	8010238 <__sflush_r+0x1c>
 8010232:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010234:	2b00      	cmp	r3, #0
 8010236:	dd48      	ble.n	80102ca <__sflush_r+0xae>
 8010238:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801023a:	2e00      	cmp	r6, #0
 801023c:	d045      	beq.n	80102ca <__sflush_r+0xae>
 801023e:	2300      	movs	r3, #0
 8010240:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010244:	682f      	ldr	r7, [r5, #0]
 8010246:	6a21      	ldr	r1, [r4, #32]
 8010248:	602b      	str	r3, [r5, #0]
 801024a:	d030      	beq.n	80102ae <__sflush_r+0x92>
 801024c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801024e:	89a3      	ldrh	r3, [r4, #12]
 8010250:	0759      	lsls	r1, r3, #29
 8010252:	d505      	bpl.n	8010260 <__sflush_r+0x44>
 8010254:	6863      	ldr	r3, [r4, #4]
 8010256:	1ad2      	subs	r2, r2, r3
 8010258:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801025a:	b10b      	cbz	r3, 8010260 <__sflush_r+0x44>
 801025c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801025e:	1ad2      	subs	r2, r2, r3
 8010260:	2300      	movs	r3, #0
 8010262:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010264:	6a21      	ldr	r1, [r4, #32]
 8010266:	4628      	mov	r0, r5
 8010268:	47b0      	blx	r6
 801026a:	1c43      	adds	r3, r0, #1
 801026c:	89a3      	ldrh	r3, [r4, #12]
 801026e:	d106      	bne.n	801027e <__sflush_r+0x62>
 8010270:	6829      	ldr	r1, [r5, #0]
 8010272:	291d      	cmp	r1, #29
 8010274:	d82b      	bhi.n	80102ce <__sflush_r+0xb2>
 8010276:	4a2a      	ldr	r2, [pc, #168]	@ (8010320 <__sflush_r+0x104>)
 8010278:	410a      	asrs	r2, r1
 801027a:	07d6      	lsls	r6, r2, #31
 801027c:	d427      	bmi.n	80102ce <__sflush_r+0xb2>
 801027e:	2200      	movs	r2, #0
 8010280:	6062      	str	r2, [r4, #4]
 8010282:	04d9      	lsls	r1, r3, #19
 8010284:	6922      	ldr	r2, [r4, #16]
 8010286:	6022      	str	r2, [r4, #0]
 8010288:	d504      	bpl.n	8010294 <__sflush_r+0x78>
 801028a:	1c42      	adds	r2, r0, #1
 801028c:	d101      	bne.n	8010292 <__sflush_r+0x76>
 801028e:	682b      	ldr	r3, [r5, #0]
 8010290:	b903      	cbnz	r3, 8010294 <__sflush_r+0x78>
 8010292:	6560      	str	r0, [r4, #84]	@ 0x54
 8010294:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010296:	602f      	str	r7, [r5, #0]
 8010298:	b1b9      	cbz	r1, 80102ca <__sflush_r+0xae>
 801029a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801029e:	4299      	cmp	r1, r3
 80102a0:	d002      	beq.n	80102a8 <__sflush_r+0x8c>
 80102a2:	4628      	mov	r0, r5
 80102a4:	f7fe fa2c 	bl	800e700 <_free_r>
 80102a8:	2300      	movs	r3, #0
 80102aa:	6363      	str	r3, [r4, #52]	@ 0x34
 80102ac:	e00d      	b.n	80102ca <__sflush_r+0xae>
 80102ae:	2301      	movs	r3, #1
 80102b0:	4628      	mov	r0, r5
 80102b2:	47b0      	blx	r6
 80102b4:	4602      	mov	r2, r0
 80102b6:	1c50      	adds	r0, r2, #1
 80102b8:	d1c9      	bne.n	801024e <__sflush_r+0x32>
 80102ba:	682b      	ldr	r3, [r5, #0]
 80102bc:	2b00      	cmp	r3, #0
 80102be:	d0c6      	beq.n	801024e <__sflush_r+0x32>
 80102c0:	2b1d      	cmp	r3, #29
 80102c2:	d001      	beq.n	80102c8 <__sflush_r+0xac>
 80102c4:	2b16      	cmp	r3, #22
 80102c6:	d11e      	bne.n	8010306 <__sflush_r+0xea>
 80102c8:	602f      	str	r7, [r5, #0]
 80102ca:	2000      	movs	r0, #0
 80102cc:	e022      	b.n	8010314 <__sflush_r+0xf8>
 80102ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80102d2:	b21b      	sxth	r3, r3
 80102d4:	e01b      	b.n	801030e <__sflush_r+0xf2>
 80102d6:	690f      	ldr	r7, [r1, #16]
 80102d8:	2f00      	cmp	r7, #0
 80102da:	d0f6      	beq.n	80102ca <__sflush_r+0xae>
 80102dc:	0793      	lsls	r3, r2, #30
 80102de:	680e      	ldr	r6, [r1, #0]
 80102e0:	bf08      	it	eq
 80102e2:	694b      	ldreq	r3, [r1, #20]
 80102e4:	600f      	str	r7, [r1, #0]
 80102e6:	bf18      	it	ne
 80102e8:	2300      	movne	r3, #0
 80102ea:	eba6 0807 	sub.w	r8, r6, r7
 80102ee:	608b      	str	r3, [r1, #8]
 80102f0:	f1b8 0f00 	cmp.w	r8, #0
 80102f4:	dde9      	ble.n	80102ca <__sflush_r+0xae>
 80102f6:	6a21      	ldr	r1, [r4, #32]
 80102f8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80102fa:	4643      	mov	r3, r8
 80102fc:	463a      	mov	r2, r7
 80102fe:	4628      	mov	r0, r5
 8010300:	47b0      	blx	r6
 8010302:	2800      	cmp	r0, #0
 8010304:	dc08      	bgt.n	8010318 <__sflush_r+0xfc>
 8010306:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801030a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801030e:	81a3      	strh	r3, [r4, #12]
 8010310:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010314:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010318:	4407      	add	r7, r0
 801031a:	eba8 0800 	sub.w	r8, r8, r0
 801031e:	e7e7      	b.n	80102f0 <__sflush_r+0xd4>
 8010320:	dfbffffe 	.word	0xdfbffffe

08010324 <_fflush_r>:
 8010324:	b538      	push	{r3, r4, r5, lr}
 8010326:	690b      	ldr	r3, [r1, #16]
 8010328:	4605      	mov	r5, r0
 801032a:	460c      	mov	r4, r1
 801032c:	b913      	cbnz	r3, 8010334 <_fflush_r+0x10>
 801032e:	2500      	movs	r5, #0
 8010330:	4628      	mov	r0, r5
 8010332:	bd38      	pop	{r3, r4, r5, pc}
 8010334:	b118      	cbz	r0, 801033e <_fflush_r+0x1a>
 8010336:	6a03      	ldr	r3, [r0, #32]
 8010338:	b90b      	cbnz	r3, 801033e <_fflush_r+0x1a>
 801033a:	f7fd f9f7 	bl	800d72c <__sinit>
 801033e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010342:	2b00      	cmp	r3, #0
 8010344:	d0f3      	beq.n	801032e <_fflush_r+0xa>
 8010346:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010348:	07d0      	lsls	r0, r2, #31
 801034a:	d404      	bmi.n	8010356 <_fflush_r+0x32>
 801034c:	0599      	lsls	r1, r3, #22
 801034e:	d402      	bmi.n	8010356 <_fflush_r+0x32>
 8010350:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010352:	f7fd fb72 	bl	800da3a <__retarget_lock_acquire_recursive>
 8010356:	4628      	mov	r0, r5
 8010358:	4621      	mov	r1, r4
 801035a:	f7ff ff5f 	bl	801021c <__sflush_r>
 801035e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010360:	07da      	lsls	r2, r3, #31
 8010362:	4605      	mov	r5, r0
 8010364:	d4e4      	bmi.n	8010330 <_fflush_r+0xc>
 8010366:	89a3      	ldrh	r3, [r4, #12]
 8010368:	059b      	lsls	r3, r3, #22
 801036a:	d4e1      	bmi.n	8010330 <_fflush_r+0xc>
 801036c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801036e:	f7fd fb65 	bl	800da3c <__retarget_lock_release_recursive>
 8010372:	e7dd      	b.n	8010330 <_fflush_r+0xc>

08010374 <strncmp>:
 8010374:	b510      	push	{r4, lr}
 8010376:	b16a      	cbz	r2, 8010394 <strncmp+0x20>
 8010378:	3901      	subs	r1, #1
 801037a:	1884      	adds	r4, r0, r2
 801037c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010380:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8010384:	429a      	cmp	r2, r3
 8010386:	d103      	bne.n	8010390 <strncmp+0x1c>
 8010388:	42a0      	cmp	r0, r4
 801038a:	d001      	beq.n	8010390 <strncmp+0x1c>
 801038c:	2a00      	cmp	r2, #0
 801038e:	d1f5      	bne.n	801037c <strncmp+0x8>
 8010390:	1ad0      	subs	r0, r2, r3
 8010392:	bd10      	pop	{r4, pc}
 8010394:	4610      	mov	r0, r2
 8010396:	e7fc      	b.n	8010392 <strncmp+0x1e>

08010398 <_sbrk_r>:
 8010398:	b538      	push	{r3, r4, r5, lr}
 801039a:	4d06      	ldr	r5, [pc, #24]	@ (80103b4 <_sbrk_r+0x1c>)
 801039c:	2300      	movs	r3, #0
 801039e:	4604      	mov	r4, r0
 80103a0:	4608      	mov	r0, r1
 80103a2:	602b      	str	r3, [r5, #0]
 80103a4:	f7f3 fb10 	bl	80039c8 <_sbrk>
 80103a8:	1c43      	adds	r3, r0, #1
 80103aa:	d102      	bne.n	80103b2 <_sbrk_r+0x1a>
 80103ac:	682b      	ldr	r3, [r5, #0]
 80103ae:	b103      	cbz	r3, 80103b2 <_sbrk_r+0x1a>
 80103b0:	6023      	str	r3, [r4, #0]
 80103b2:	bd38      	pop	{r3, r4, r5, pc}
 80103b4:	200035ec 	.word	0x200035ec

080103b8 <nan>:
 80103b8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80103c0 <nan+0x8>
 80103bc:	4770      	bx	lr
 80103be:	bf00      	nop
 80103c0:	00000000 	.word	0x00000000
 80103c4:	7ff80000 	.word	0x7ff80000

080103c8 <__assert_func>:
 80103c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80103ca:	4614      	mov	r4, r2
 80103cc:	461a      	mov	r2, r3
 80103ce:	4b09      	ldr	r3, [pc, #36]	@ (80103f4 <__assert_func+0x2c>)
 80103d0:	681b      	ldr	r3, [r3, #0]
 80103d2:	4605      	mov	r5, r0
 80103d4:	68d8      	ldr	r0, [r3, #12]
 80103d6:	b954      	cbnz	r4, 80103ee <__assert_func+0x26>
 80103d8:	4b07      	ldr	r3, [pc, #28]	@ (80103f8 <__assert_func+0x30>)
 80103da:	461c      	mov	r4, r3
 80103dc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80103e0:	9100      	str	r1, [sp, #0]
 80103e2:	462b      	mov	r3, r5
 80103e4:	4905      	ldr	r1, [pc, #20]	@ (80103fc <__assert_func+0x34>)
 80103e6:	f000 fba7 	bl	8010b38 <fiprintf>
 80103ea:	f000 fbb7 	bl	8010b5c <abort>
 80103ee:	4b04      	ldr	r3, [pc, #16]	@ (8010400 <__assert_func+0x38>)
 80103f0:	e7f4      	b.n	80103dc <__assert_func+0x14>
 80103f2:	bf00      	nop
 80103f4:	20000024 	.word	0x20000024
 80103f8:	08013a9d 	.word	0x08013a9d
 80103fc:	08013a6f 	.word	0x08013a6f
 8010400:	08013a62 	.word	0x08013a62

08010404 <_calloc_r>:
 8010404:	b570      	push	{r4, r5, r6, lr}
 8010406:	fba1 5402 	umull	r5, r4, r1, r2
 801040a:	b93c      	cbnz	r4, 801041c <_calloc_r+0x18>
 801040c:	4629      	mov	r1, r5
 801040e:	f7fe f9eb 	bl	800e7e8 <_malloc_r>
 8010412:	4606      	mov	r6, r0
 8010414:	b928      	cbnz	r0, 8010422 <_calloc_r+0x1e>
 8010416:	2600      	movs	r6, #0
 8010418:	4630      	mov	r0, r6
 801041a:	bd70      	pop	{r4, r5, r6, pc}
 801041c:	220c      	movs	r2, #12
 801041e:	6002      	str	r2, [r0, #0]
 8010420:	e7f9      	b.n	8010416 <_calloc_r+0x12>
 8010422:	462a      	mov	r2, r5
 8010424:	4621      	mov	r1, r4
 8010426:	f7fd fa34 	bl	800d892 <memset>
 801042a:	e7f5      	b.n	8010418 <_calloc_r+0x14>

0801042c <rshift>:
 801042c:	6903      	ldr	r3, [r0, #16]
 801042e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8010432:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010436:	ea4f 1261 	mov.w	r2, r1, asr #5
 801043a:	f100 0414 	add.w	r4, r0, #20
 801043e:	dd45      	ble.n	80104cc <rshift+0xa0>
 8010440:	f011 011f 	ands.w	r1, r1, #31
 8010444:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8010448:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801044c:	d10c      	bne.n	8010468 <rshift+0x3c>
 801044e:	f100 0710 	add.w	r7, r0, #16
 8010452:	4629      	mov	r1, r5
 8010454:	42b1      	cmp	r1, r6
 8010456:	d334      	bcc.n	80104c2 <rshift+0x96>
 8010458:	1a9b      	subs	r3, r3, r2
 801045a:	009b      	lsls	r3, r3, #2
 801045c:	1eea      	subs	r2, r5, #3
 801045e:	4296      	cmp	r6, r2
 8010460:	bf38      	it	cc
 8010462:	2300      	movcc	r3, #0
 8010464:	4423      	add	r3, r4
 8010466:	e015      	b.n	8010494 <rshift+0x68>
 8010468:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801046c:	f1c1 0820 	rsb	r8, r1, #32
 8010470:	40cf      	lsrs	r7, r1
 8010472:	f105 0e04 	add.w	lr, r5, #4
 8010476:	46a1      	mov	r9, r4
 8010478:	4576      	cmp	r6, lr
 801047a:	46f4      	mov	ip, lr
 801047c:	d815      	bhi.n	80104aa <rshift+0x7e>
 801047e:	1a9a      	subs	r2, r3, r2
 8010480:	0092      	lsls	r2, r2, #2
 8010482:	3a04      	subs	r2, #4
 8010484:	3501      	adds	r5, #1
 8010486:	42ae      	cmp	r6, r5
 8010488:	bf38      	it	cc
 801048a:	2200      	movcc	r2, #0
 801048c:	18a3      	adds	r3, r4, r2
 801048e:	50a7      	str	r7, [r4, r2]
 8010490:	b107      	cbz	r7, 8010494 <rshift+0x68>
 8010492:	3304      	adds	r3, #4
 8010494:	1b1a      	subs	r2, r3, r4
 8010496:	42a3      	cmp	r3, r4
 8010498:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801049c:	bf08      	it	eq
 801049e:	2300      	moveq	r3, #0
 80104a0:	6102      	str	r2, [r0, #16]
 80104a2:	bf08      	it	eq
 80104a4:	6143      	streq	r3, [r0, #20]
 80104a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80104aa:	f8dc c000 	ldr.w	ip, [ip]
 80104ae:	fa0c fc08 	lsl.w	ip, ip, r8
 80104b2:	ea4c 0707 	orr.w	r7, ip, r7
 80104b6:	f849 7b04 	str.w	r7, [r9], #4
 80104ba:	f85e 7b04 	ldr.w	r7, [lr], #4
 80104be:	40cf      	lsrs	r7, r1
 80104c0:	e7da      	b.n	8010478 <rshift+0x4c>
 80104c2:	f851 cb04 	ldr.w	ip, [r1], #4
 80104c6:	f847 cf04 	str.w	ip, [r7, #4]!
 80104ca:	e7c3      	b.n	8010454 <rshift+0x28>
 80104cc:	4623      	mov	r3, r4
 80104ce:	e7e1      	b.n	8010494 <rshift+0x68>

080104d0 <__hexdig_fun>:
 80104d0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80104d4:	2b09      	cmp	r3, #9
 80104d6:	d802      	bhi.n	80104de <__hexdig_fun+0xe>
 80104d8:	3820      	subs	r0, #32
 80104da:	b2c0      	uxtb	r0, r0
 80104dc:	4770      	bx	lr
 80104de:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80104e2:	2b05      	cmp	r3, #5
 80104e4:	d801      	bhi.n	80104ea <__hexdig_fun+0x1a>
 80104e6:	3847      	subs	r0, #71	@ 0x47
 80104e8:	e7f7      	b.n	80104da <__hexdig_fun+0xa>
 80104ea:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80104ee:	2b05      	cmp	r3, #5
 80104f0:	d801      	bhi.n	80104f6 <__hexdig_fun+0x26>
 80104f2:	3827      	subs	r0, #39	@ 0x27
 80104f4:	e7f1      	b.n	80104da <__hexdig_fun+0xa>
 80104f6:	2000      	movs	r0, #0
 80104f8:	4770      	bx	lr
	...

080104fc <__gethex>:
 80104fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010500:	b085      	sub	sp, #20
 8010502:	468a      	mov	sl, r1
 8010504:	9302      	str	r3, [sp, #8]
 8010506:	680b      	ldr	r3, [r1, #0]
 8010508:	9001      	str	r0, [sp, #4]
 801050a:	4690      	mov	r8, r2
 801050c:	1c9c      	adds	r4, r3, #2
 801050e:	46a1      	mov	r9, r4
 8010510:	f814 0b01 	ldrb.w	r0, [r4], #1
 8010514:	2830      	cmp	r0, #48	@ 0x30
 8010516:	d0fa      	beq.n	801050e <__gethex+0x12>
 8010518:	eba9 0303 	sub.w	r3, r9, r3
 801051c:	f1a3 0b02 	sub.w	fp, r3, #2
 8010520:	f7ff ffd6 	bl	80104d0 <__hexdig_fun>
 8010524:	4605      	mov	r5, r0
 8010526:	2800      	cmp	r0, #0
 8010528:	d168      	bne.n	80105fc <__gethex+0x100>
 801052a:	49a0      	ldr	r1, [pc, #640]	@ (80107ac <__gethex+0x2b0>)
 801052c:	2201      	movs	r2, #1
 801052e:	4648      	mov	r0, r9
 8010530:	f7ff ff20 	bl	8010374 <strncmp>
 8010534:	4607      	mov	r7, r0
 8010536:	2800      	cmp	r0, #0
 8010538:	d167      	bne.n	801060a <__gethex+0x10e>
 801053a:	f899 0001 	ldrb.w	r0, [r9, #1]
 801053e:	4626      	mov	r6, r4
 8010540:	f7ff ffc6 	bl	80104d0 <__hexdig_fun>
 8010544:	2800      	cmp	r0, #0
 8010546:	d062      	beq.n	801060e <__gethex+0x112>
 8010548:	4623      	mov	r3, r4
 801054a:	7818      	ldrb	r0, [r3, #0]
 801054c:	2830      	cmp	r0, #48	@ 0x30
 801054e:	4699      	mov	r9, r3
 8010550:	f103 0301 	add.w	r3, r3, #1
 8010554:	d0f9      	beq.n	801054a <__gethex+0x4e>
 8010556:	f7ff ffbb 	bl	80104d0 <__hexdig_fun>
 801055a:	fab0 f580 	clz	r5, r0
 801055e:	096d      	lsrs	r5, r5, #5
 8010560:	f04f 0b01 	mov.w	fp, #1
 8010564:	464a      	mov	r2, r9
 8010566:	4616      	mov	r6, r2
 8010568:	3201      	adds	r2, #1
 801056a:	7830      	ldrb	r0, [r6, #0]
 801056c:	f7ff ffb0 	bl	80104d0 <__hexdig_fun>
 8010570:	2800      	cmp	r0, #0
 8010572:	d1f8      	bne.n	8010566 <__gethex+0x6a>
 8010574:	498d      	ldr	r1, [pc, #564]	@ (80107ac <__gethex+0x2b0>)
 8010576:	2201      	movs	r2, #1
 8010578:	4630      	mov	r0, r6
 801057a:	f7ff fefb 	bl	8010374 <strncmp>
 801057e:	2800      	cmp	r0, #0
 8010580:	d13f      	bne.n	8010602 <__gethex+0x106>
 8010582:	b944      	cbnz	r4, 8010596 <__gethex+0x9a>
 8010584:	1c74      	adds	r4, r6, #1
 8010586:	4622      	mov	r2, r4
 8010588:	4616      	mov	r6, r2
 801058a:	3201      	adds	r2, #1
 801058c:	7830      	ldrb	r0, [r6, #0]
 801058e:	f7ff ff9f 	bl	80104d0 <__hexdig_fun>
 8010592:	2800      	cmp	r0, #0
 8010594:	d1f8      	bne.n	8010588 <__gethex+0x8c>
 8010596:	1ba4      	subs	r4, r4, r6
 8010598:	00a7      	lsls	r7, r4, #2
 801059a:	7833      	ldrb	r3, [r6, #0]
 801059c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80105a0:	2b50      	cmp	r3, #80	@ 0x50
 80105a2:	d13e      	bne.n	8010622 <__gethex+0x126>
 80105a4:	7873      	ldrb	r3, [r6, #1]
 80105a6:	2b2b      	cmp	r3, #43	@ 0x2b
 80105a8:	d033      	beq.n	8010612 <__gethex+0x116>
 80105aa:	2b2d      	cmp	r3, #45	@ 0x2d
 80105ac:	d034      	beq.n	8010618 <__gethex+0x11c>
 80105ae:	1c71      	adds	r1, r6, #1
 80105b0:	2400      	movs	r4, #0
 80105b2:	7808      	ldrb	r0, [r1, #0]
 80105b4:	f7ff ff8c 	bl	80104d0 <__hexdig_fun>
 80105b8:	1e43      	subs	r3, r0, #1
 80105ba:	b2db      	uxtb	r3, r3
 80105bc:	2b18      	cmp	r3, #24
 80105be:	d830      	bhi.n	8010622 <__gethex+0x126>
 80105c0:	f1a0 0210 	sub.w	r2, r0, #16
 80105c4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80105c8:	f7ff ff82 	bl	80104d0 <__hexdig_fun>
 80105cc:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 80105d0:	fa5f fc8c 	uxtb.w	ip, ip
 80105d4:	f1bc 0f18 	cmp.w	ip, #24
 80105d8:	f04f 030a 	mov.w	r3, #10
 80105dc:	d91e      	bls.n	801061c <__gethex+0x120>
 80105de:	b104      	cbz	r4, 80105e2 <__gethex+0xe6>
 80105e0:	4252      	negs	r2, r2
 80105e2:	4417      	add	r7, r2
 80105e4:	f8ca 1000 	str.w	r1, [sl]
 80105e8:	b1ed      	cbz	r5, 8010626 <__gethex+0x12a>
 80105ea:	f1bb 0f00 	cmp.w	fp, #0
 80105ee:	bf0c      	ite	eq
 80105f0:	2506      	moveq	r5, #6
 80105f2:	2500      	movne	r5, #0
 80105f4:	4628      	mov	r0, r5
 80105f6:	b005      	add	sp, #20
 80105f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80105fc:	2500      	movs	r5, #0
 80105fe:	462c      	mov	r4, r5
 8010600:	e7b0      	b.n	8010564 <__gethex+0x68>
 8010602:	2c00      	cmp	r4, #0
 8010604:	d1c7      	bne.n	8010596 <__gethex+0x9a>
 8010606:	4627      	mov	r7, r4
 8010608:	e7c7      	b.n	801059a <__gethex+0x9e>
 801060a:	464e      	mov	r6, r9
 801060c:	462f      	mov	r7, r5
 801060e:	2501      	movs	r5, #1
 8010610:	e7c3      	b.n	801059a <__gethex+0x9e>
 8010612:	2400      	movs	r4, #0
 8010614:	1cb1      	adds	r1, r6, #2
 8010616:	e7cc      	b.n	80105b2 <__gethex+0xb6>
 8010618:	2401      	movs	r4, #1
 801061a:	e7fb      	b.n	8010614 <__gethex+0x118>
 801061c:	fb03 0002 	mla	r0, r3, r2, r0
 8010620:	e7ce      	b.n	80105c0 <__gethex+0xc4>
 8010622:	4631      	mov	r1, r6
 8010624:	e7de      	b.n	80105e4 <__gethex+0xe8>
 8010626:	eba6 0309 	sub.w	r3, r6, r9
 801062a:	3b01      	subs	r3, #1
 801062c:	4629      	mov	r1, r5
 801062e:	2b07      	cmp	r3, #7
 8010630:	dc0a      	bgt.n	8010648 <__gethex+0x14c>
 8010632:	9801      	ldr	r0, [sp, #4]
 8010634:	f7fe f964 	bl	800e900 <_Balloc>
 8010638:	4604      	mov	r4, r0
 801063a:	b940      	cbnz	r0, 801064e <__gethex+0x152>
 801063c:	4b5c      	ldr	r3, [pc, #368]	@ (80107b0 <__gethex+0x2b4>)
 801063e:	4602      	mov	r2, r0
 8010640:	21e4      	movs	r1, #228	@ 0xe4
 8010642:	485c      	ldr	r0, [pc, #368]	@ (80107b4 <__gethex+0x2b8>)
 8010644:	f7ff fec0 	bl	80103c8 <__assert_func>
 8010648:	3101      	adds	r1, #1
 801064a:	105b      	asrs	r3, r3, #1
 801064c:	e7ef      	b.n	801062e <__gethex+0x132>
 801064e:	f100 0a14 	add.w	sl, r0, #20
 8010652:	2300      	movs	r3, #0
 8010654:	4655      	mov	r5, sl
 8010656:	469b      	mov	fp, r3
 8010658:	45b1      	cmp	r9, r6
 801065a:	d337      	bcc.n	80106cc <__gethex+0x1d0>
 801065c:	f845 bb04 	str.w	fp, [r5], #4
 8010660:	eba5 050a 	sub.w	r5, r5, sl
 8010664:	10ad      	asrs	r5, r5, #2
 8010666:	6125      	str	r5, [r4, #16]
 8010668:	4658      	mov	r0, fp
 801066a:	f7fe fa3b 	bl	800eae4 <__hi0bits>
 801066e:	016d      	lsls	r5, r5, #5
 8010670:	f8d8 6000 	ldr.w	r6, [r8]
 8010674:	1a2d      	subs	r5, r5, r0
 8010676:	42b5      	cmp	r5, r6
 8010678:	dd54      	ble.n	8010724 <__gethex+0x228>
 801067a:	1bad      	subs	r5, r5, r6
 801067c:	4629      	mov	r1, r5
 801067e:	4620      	mov	r0, r4
 8010680:	f7fe fdcf 	bl	800f222 <__any_on>
 8010684:	4681      	mov	r9, r0
 8010686:	b178      	cbz	r0, 80106a8 <__gethex+0x1ac>
 8010688:	1e6b      	subs	r3, r5, #1
 801068a:	1159      	asrs	r1, r3, #5
 801068c:	f003 021f 	and.w	r2, r3, #31
 8010690:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8010694:	f04f 0901 	mov.w	r9, #1
 8010698:	fa09 f202 	lsl.w	r2, r9, r2
 801069c:	420a      	tst	r2, r1
 801069e:	d003      	beq.n	80106a8 <__gethex+0x1ac>
 80106a0:	454b      	cmp	r3, r9
 80106a2:	dc36      	bgt.n	8010712 <__gethex+0x216>
 80106a4:	f04f 0902 	mov.w	r9, #2
 80106a8:	4629      	mov	r1, r5
 80106aa:	4620      	mov	r0, r4
 80106ac:	f7ff febe 	bl	801042c <rshift>
 80106b0:	442f      	add	r7, r5
 80106b2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80106b6:	42bb      	cmp	r3, r7
 80106b8:	da42      	bge.n	8010740 <__gethex+0x244>
 80106ba:	9801      	ldr	r0, [sp, #4]
 80106bc:	4621      	mov	r1, r4
 80106be:	f7fe f95f 	bl	800e980 <_Bfree>
 80106c2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80106c4:	2300      	movs	r3, #0
 80106c6:	6013      	str	r3, [r2, #0]
 80106c8:	25a3      	movs	r5, #163	@ 0xa3
 80106ca:	e793      	b.n	80105f4 <__gethex+0xf8>
 80106cc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80106d0:	2a2e      	cmp	r2, #46	@ 0x2e
 80106d2:	d012      	beq.n	80106fa <__gethex+0x1fe>
 80106d4:	2b20      	cmp	r3, #32
 80106d6:	d104      	bne.n	80106e2 <__gethex+0x1e6>
 80106d8:	f845 bb04 	str.w	fp, [r5], #4
 80106dc:	f04f 0b00 	mov.w	fp, #0
 80106e0:	465b      	mov	r3, fp
 80106e2:	7830      	ldrb	r0, [r6, #0]
 80106e4:	9303      	str	r3, [sp, #12]
 80106e6:	f7ff fef3 	bl	80104d0 <__hexdig_fun>
 80106ea:	9b03      	ldr	r3, [sp, #12]
 80106ec:	f000 000f 	and.w	r0, r0, #15
 80106f0:	4098      	lsls	r0, r3
 80106f2:	ea4b 0b00 	orr.w	fp, fp, r0
 80106f6:	3304      	adds	r3, #4
 80106f8:	e7ae      	b.n	8010658 <__gethex+0x15c>
 80106fa:	45b1      	cmp	r9, r6
 80106fc:	d8ea      	bhi.n	80106d4 <__gethex+0x1d8>
 80106fe:	492b      	ldr	r1, [pc, #172]	@ (80107ac <__gethex+0x2b0>)
 8010700:	9303      	str	r3, [sp, #12]
 8010702:	2201      	movs	r2, #1
 8010704:	4630      	mov	r0, r6
 8010706:	f7ff fe35 	bl	8010374 <strncmp>
 801070a:	9b03      	ldr	r3, [sp, #12]
 801070c:	2800      	cmp	r0, #0
 801070e:	d1e1      	bne.n	80106d4 <__gethex+0x1d8>
 8010710:	e7a2      	b.n	8010658 <__gethex+0x15c>
 8010712:	1ea9      	subs	r1, r5, #2
 8010714:	4620      	mov	r0, r4
 8010716:	f7fe fd84 	bl	800f222 <__any_on>
 801071a:	2800      	cmp	r0, #0
 801071c:	d0c2      	beq.n	80106a4 <__gethex+0x1a8>
 801071e:	f04f 0903 	mov.w	r9, #3
 8010722:	e7c1      	b.n	80106a8 <__gethex+0x1ac>
 8010724:	da09      	bge.n	801073a <__gethex+0x23e>
 8010726:	1b75      	subs	r5, r6, r5
 8010728:	4621      	mov	r1, r4
 801072a:	9801      	ldr	r0, [sp, #4]
 801072c:	462a      	mov	r2, r5
 801072e:	f7fe fb3f 	bl	800edb0 <__lshift>
 8010732:	1b7f      	subs	r7, r7, r5
 8010734:	4604      	mov	r4, r0
 8010736:	f100 0a14 	add.w	sl, r0, #20
 801073a:	f04f 0900 	mov.w	r9, #0
 801073e:	e7b8      	b.n	80106b2 <__gethex+0x1b6>
 8010740:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8010744:	42bd      	cmp	r5, r7
 8010746:	dd6f      	ble.n	8010828 <__gethex+0x32c>
 8010748:	1bed      	subs	r5, r5, r7
 801074a:	42ae      	cmp	r6, r5
 801074c:	dc34      	bgt.n	80107b8 <__gethex+0x2bc>
 801074e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010752:	2b02      	cmp	r3, #2
 8010754:	d022      	beq.n	801079c <__gethex+0x2a0>
 8010756:	2b03      	cmp	r3, #3
 8010758:	d024      	beq.n	80107a4 <__gethex+0x2a8>
 801075a:	2b01      	cmp	r3, #1
 801075c:	d115      	bne.n	801078a <__gethex+0x28e>
 801075e:	42ae      	cmp	r6, r5
 8010760:	d113      	bne.n	801078a <__gethex+0x28e>
 8010762:	2e01      	cmp	r6, #1
 8010764:	d10b      	bne.n	801077e <__gethex+0x282>
 8010766:	9a02      	ldr	r2, [sp, #8]
 8010768:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801076c:	6013      	str	r3, [r2, #0]
 801076e:	2301      	movs	r3, #1
 8010770:	6123      	str	r3, [r4, #16]
 8010772:	f8ca 3000 	str.w	r3, [sl]
 8010776:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010778:	2562      	movs	r5, #98	@ 0x62
 801077a:	601c      	str	r4, [r3, #0]
 801077c:	e73a      	b.n	80105f4 <__gethex+0xf8>
 801077e:	1e71      	subs	r1, r6, #1
 8010780:	4620      	mov	r0, r4
 8010782:	f7fe fd4e 	bl	800f222 <__any_on>
 8010786:	2800      	cmp	r0, #0
 8010788:	d1ed      	bne.n	8010766 <__gethex+0x26a>
 801078a:	9801      	ldr	r0, [sp, #4]
 801078c:	4621      	mov	r1, r4
 801078e:	f7fe f8f7 	bl	800e980 <_Bfree>
 8010792:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010794:	2300      	movs	r3, #0
 8010796:	6013      	str	r3, [r2, #0]
 8010798:	2550      	movs	r5, #80	@ 0x50
 801079a:	e72b      	b.n	80105f4 <__gethex+0xf8>
 801079c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801079e:	2b00      	cmp	r3, #0
 80107a0:	d1f3      	bne.n	801078a <__gethex+0x28e>
 80107a2:	e7e0      	b.n	8010766 <__gethex+0x26a>
 80107a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80107a6:	2b00      	cmp	r3, #0
 80107a8:	d1dd      	bne.n	8010766 <__gethex+0x26a>
 80107aa:	e7ee      	b.n	801078a <__gethex+0x28e>
 80107ac:	080138f0 	.word	0x080138f0
 80107b0:	08013785 	.word	0x08013785
 80107b4:	08013a9e 	.word	0x08013a9e
 80107b8:	1e6f      	subs	r7, r5, #1
 80107ba:	f1b9 0f00 	cmp.w	r9, #0
 80107be:	d130      	bne.n	8010822 <__gethex+0x326>
 80107c0:	b127      	cbz	r7, 80107cc <__gethex+0x2d0>
 80107c2:	4639      	mov	r1, r7
 80107c4:	4620      	mov	r0, r4
 80107c6:	f7fe fd2c 	bl	800f222 <__any_on>
 80107ca:	4681      	mov	r9, r0
 80107cc:	117a      	asrs	r2, r7, #5
 80107ce:	2301      	movs	r3, #1
 80107d0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80107d4:	f007 071f 	and.w	r7, r7, #31
 80107d8:	40bb      	lsls	r3, r7
 80107da:	4213      	tst	r3, r2
 80107dc:	4629      	mov	r1, r5
 80107de:	4620      	mov	r0, r4
 80107e0:	bf18      	it	ne
 80107e2:	f049 0902 	orrne.w	r9, r9, #2
 80107e6:	f7ff fe21 	bl	801042c <rshift>
 80107ea:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80107ee:	1b76      	subs	r6, r6, r5
 80107f0:	2502      	movs	r5, #2
 80107f2:	f1b9 0f00 	cmp.w	r9, #0
 80107f6:	d047      	beq.n	8010888 <__gethex+0x38c>
 80107f8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80107fc:	2b02      	cmp	r3, #2
 80107fe:	d015      	beq.n	801082c <__gethex+0x330>
 8010800:	2b03      	cmp	r3, #3
 8010802:	d017      	beq.n	8010834 <__gethex+0x338>
 8010804:	2b01      	cmp	r3, #1
 8010806:	d109      	bne.n	801081c <__gethex+0x320>
 8010808:	f019 0f02 	tst.w	r9, #2
 801080c:	d006      	beq.n	801081c <__gethex+0x320>
 801080e:	f8da 3000 	ldr.w	r3, [sl]
 8010812:	ea49 0903 	orr.w	r9, r9, r3
 8010816:	f019 0f01 	tst.w	r9, #1
 801081a:	d10e      	bne.n	801083a <__gethex+0x33e>
 801081c:	f045 0510 	orr.w	r5, r5, #16
 8010820:	e032      	b.n	8010888 <__gethex+0x38c>
 8010822:	f04f 0901 	mov.w	r9, #1
 8010826:	e7d1      	b.n	80107cc <__gethex+0x2d0>
 8010828:	2501      	movs	r5, #1
 801082a:	e7e2      	b.n	80107f2 <__gethex+0x2f6>
 801082c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801082e:	f1c3 0301 	rsb	r3, r3, #1
 8010832:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010834:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010836:	2b00      	cmp	r3, #0
 8010838:	d0f0      	beq.n	801081c <__gethex+0x320>
 801083a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801083e:	f104 0314 	add.w	r3, r4, #20
 8010842:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8010846:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801084a:	f04f 0c00 	mov.w	ip, #0
 801084e:	4618      	mov	r0, r3
 8010850:	f853 2b04 	ldr.w	r2, [r3], #4
 8010854:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 8010858:	d01b      	beq.n	8010892 <__gethex+0x396>
 801085a:	3201      	adds	r2, #1
 801085c:	6002      	str	r2, [r0, #0]
 801085e:	2d02      	cmp	r5, #2
 8010860:	f104 0314 	add.w	r3, r4, #20
 8010864:	d13c      	bne.n	80108e0 <__gethex+0x3e4>
 8010866:	f8d8 2000 	ldr.w	r2, [r8]
 801086a:	3a01      	subs	r2, #1
 801086c:	42b2      	cmp	r2, r6
 801086e:	d109      	bne.n	8010884 <__gethex+0x388>
 8010870:	1171      	asrs	r1, r6, #5
 8010872:	2201      	movs	r2, #1
 8010874:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010878:	f006 061f 	and.w	r6, r6, #31
 801087c:	fa02 f606 	lsl.w	r6, r2, r6
 8010880:	421e      	tst	r6, r3
 8010882:	d13a      	bne.n	80108fa <__gethex+0x3fe>
 8010884:	f045 0520 	orr.w	r5, r5, #32
 8010888:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801088a:	601c      	str	r4, [r3, #0]
 801088c:	9b02      	ldr	r3, [sp, #8]
 801088e:	601f      	str	r7, [r3, #0]
 8010890:	e6b0      	b.n	80105f4 <__gethex+0xf8>
 8010892:	4299      	cmp	r1, r3
 8010894:	f843 cc04 	str.w	ip, [r3, #-4]
 8010898:	d8d9      	bhi.n	801084e <__gethex+0x352>
 801089a:	68a3      	ldr	r3, [r4, #8]
 801089c:	459b      	cmp	fp, r3
 801089e:	db17      	blt.n	80108d0 <__gethex+0x3d4>
 80108a0:	6861      	ldr	r1, [r4, #4]
 80108a2:	9801      	ldr	r0, [sp, #4]
 80108a4:	3101      	adds	r1, #1
 80108a6:	f7fe f82b 	bl	800e900 <_Balloc>
 80108aa:	4681      	mov	r9, r0
 80108ac:	b918      	cbnz	r0, 80108b6 <__gethex+0x3ba>
 80108ae:	4b1a      	ldr	r3, [pc, #104]	@ (8010918 <__gethex+0x41c>)
 80108b0:	4602      	mov	r2, r0
 80108b2:	2184      	movs	r1, #132	@ 0x84
 80108b4:	e6c5      	b.n	8010642 <__gethex+0x146>
 80108b6:	6922      	ldr	r2, [r4, #16]
 80108b8:	3202      	adds	r2, #2
 80108ba:	f104 010c 	add.w	r1, r4, #12
 80108be:	0092      	lsls	r2, r2, #2
 80108c0:	300c      	adds	r0, #12
 80108c2:	f7fd f8bc 	bl	800da3e <memcpy>
 80108c6:	4621      	mov	r1, r4
 80108c8:	9801      	ldr	r0, [sp, #4]
 80108ca:	f7fe f859 	bl	800e980 <_Bfree>
 80108ce:	464c      	mov	r4, r9
 80108d0:	6923      	ldr	r3, [r4, #16]
 80108d2:	1c5a      	adds	r2, r3, #1
 80108d4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80108d8:	6122      	str	r2, [r4, #16]
 80108da:	2201      	movs	r2, #1
 80108dc:	615a      	str	r2, [r3, #20]
 80108de:	e7be      	b.n	801085e <__gethex+0x362>
 80108e0:	6922      	ldr	r2, [r4, #16]
 80108e2:	455a      	cmp	r2, fp
 80108e4:	dd0b      	ble.n	80108fe <__gethex+0x402>
 80108e6:	2101      	movs	r1, #1
 80108e8:	4620      	mov	r0, r4
 80108ea:	f7ff fd9f 	bl	801042c <rshift>
 80108ee:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80108f2:	3701      	adds	r7, #1
 80108f4:	42bb      	cmp	r3, r7
 80108f6:	f6ff aee0 	blt.w	80106ba <__gethex+0x1be>
 80108fa:	2501      	movs	r5, #1
 80108fc:	e7c2      	b.n	8010884 <__gethex+0x388>
 80108fe:	f016 061f 	ands.w	r6, r6, #31
 8010902:	d0fa      	beq.n	80108fa <__gethex+0x3fe>
 8010904:	4453      	add	r3, sl
 8010906:	f1c6 0620 	rsb	r6, r6, #32
 801090a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801090e:	f7fe f8e9 	bl	800eae4 <__hi0bits>
 8010912:	42b0      	cmp	r0, r6
 8010914:	dbe7      	blt.n	80108e6 <__gethex+0x3ea>
 8010916:	e7f0      	b.n	80108fa <__gethex+0x3fe>
 8010918:	08013785 	.word	0x08013785

0801091c <L_shift>:
 801091c:	f1c2 0208 	rsb	r2, r2, #8
 8010920:	0092      	lsls	r2, r2, #2
 8010922:	b570      	push	{r4, r5, r6, lr}
 8010924:	f1c2 0620 	rsb	r6, r2, #32
 8010928:	6843      	ldr	r3, [r0, #4]
 801092a:	6804      	ldr	r4, [r0, #0]
 801092c:	fa03 f506 	lsl.w	r5, r3, r6
 8010930:	432c      	orrs	r4, r5
 8010932:	40d3      	lsrs	r3, r2
 8010934:	6004      	str	r4, [r0, #0]
 8010936:	f840 3f04 	str.w	r3, [r0, #4]!
 801093a:	4288      	cmp	r0, r1
 801093c:	d3f4      	bcc.n	8010928 <L_shift+0xc>
 801093e:	bd70      	pop	{r4, r5, r6, pc}

08010940 <__match>:
 8010940:	b530      	push	{r4, r5, lr}
 8010942:	6803      	ldr	r3, [r0, #0]
 8010944:	3301      	adds	r3, #1
 8010946:	f811 4b01 	ldrb.w	r4, [r1], #1
 801094a:	b914      	cbnz	r4, 8010952 <__match+0x12>
 801094c:	6003      	str	r3, [r0, #0]
 801094e:	2001      	movs	r0, #1
 8010950:	bd30      	pop	{r4, r5, pc}
 8010952:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010956:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801095a:	2d19      	cmp	r5, #25
 801095c:	bf98      	it	ls
 801095e:	3220      	addls	r2, #32
 8010960:	42a2      	cmp	r2, r4
 8010962:	d0f0      	beq.n	8010946 <__match+0x6>
 8010964:	2000      	movs	r0, #0
 8010966:	e7f3      	b.n	8010950 <__match+0x10>

08010968 <__hexnan>:
 8010968:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801096c:	680b      	ldr	r3, [r1, #0]
 801096e:	6801      	ldr	r1, [r0, #0]
 8010970:	115e      	asrs	r6, r3, #5
 8010972:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8010976:	f013 031f 	ands.w	r3, r3, #31
 801097a:	b087      	sub	sp, #28
 801097c:	bf18      	it	ne
 801097e:	3604      	addne	r6, #4
 8010980:	2500      	movs	r5, #0
 8010982:	1f37      	subs	r7, r6, #4
 8010984:	4682      	mov	sl, r0
 8010986:	4690      	mov	r8, r2
 8010988:	9301      	str	r3, [sp, #4]
 801098a:	f846 5c04 	str.w	r5, [r6, #-4]
 801098e:	46b9      	mov	r9, r7
 8010990:	463c      	mov	r4, r7
 8010992:	9502      	str	r5, [sp, #8]
 8010994:	46ab      	mov	fp, r5
 8010996:	784a      	ldrb	r2, [r1, #1]
 8010998:	1c4b      	adds	r3, r1, #1
 801099a:	9303      	str	r3, [sp, #12]
 801099c:	b342      	cbz	r2, 80109f0 <__hexnan+0x88>
 801099e:	4610      	mov	r0, r2
 80109a0:	9105      	str	r1, [sp, #20]
 80109a2:	9204      	str	r2, [sp, #16]
 80109a4:	f7ff fd94 	bl	80104d0 <__hexdig_fun>
 80109a8:	2800      	cmp	r0, #0
 80109aa:	d151      	bne.n	8010a50 <__hexnan+0xe8>
 80109ac:	9a04      	ldr	r2, [sp, #16]
 80109ae:	9905      	ldr	r1, [sp, #20]
 80109b0:	2a20      	cmp	r2, #32
 80109b2:	d818      	bhi.n	80109e6 <__hexnan+0x7e>
 80109b4:	9b02      	ldr	r3, [sp, #8]
 80109b6:	459b      	cmp	fp, r3
 80109b8:	dd13      	ble.n	80109e2 <__hexnan+0x7a>
 80109ba:	454c      	cmp	r4, r9
 80109bc:	d206      	bcs.n	80109cc <__hexnan+0x64>
 80109be:	2d07      	cmp	r5, #7
 80109c0:	dc04      	bgt.n	80109cc <__hexnan+0x64>
 80109c2:	462a      	mov	r2, r5
 80109c4:	4649      	mov	r1, r9
 80109c6:	4620      	mov	r0, r4
 80109c8:	f7ff ffa8 	bl	801091c <L_shift>
 80109cc:	4544      	cmp	r4, r8
 80109ce:	d952      	bls.n	8010a76 <__hexnan+0x10e>
 80109d0:	2300      	movs	r3, #0
 80109d2:	f1a4 0904 	sub.w	r9, r4, #4
 80109d6:	f844 3c04 	str.w	r3, [r4, #-4]
 80109da:	f8cd b008 	str.w	fp, [sp, #8]
 80109de:	464c      	mov	r4, r9
 80109e0:	461d      	mov	r5, r3
 80109e2:	9903      	ldr	r1, [sp, #12]
 80109e4:	e7d7      	b.n	8010996 <__hexnan+0x2e>
 80109e6:	2a29      	cmp	r2, #41	@ 0x29
 80109e8:	d157      	bne.n	8010a9a <__hexnan+0x132>
 80109ea:	3102      	adds	r1, #2
 80109ec:	f8ca 1000 	str.w	r1, [sl]
 80109f0:	f1bb 0f00 	cmp.w	fp, #0
 80109f4:	d051      	beq.n	8010a9a <__hexnan+0x132>
 80109f6:	454c      	cmp	r4, r9
 80109f8:	d206      	bcs.n	8010a08 <__hexnan+0xa0>
 80109fa:	2d07      	cmp	r5, #7
 80109fc:	dc04      	bgt.n	8010a08 <__hexnan+0xa0>
 80109fe:	462a      	mov	r2, r5
 8010a00:	4649      	mov	r1, r9
 8010a02:	4620      	mov	r0, r4
 8010a04:	f7ff ff8a 	bl	801091c <L_shift>
 8010a08:	4544      	cmp	r4, r8
 8010a0a:	d936      	bls.n	8010a7a <__hexnan+0x112>
 8010a0c:	f1a8 0204 	sub.w	r2, r8, #4
 8010a10:	4623      	mov	r3, r4
 8010a12:	f853 1b04 	ldr.w	r1, [r3], #4
 8010a16:	f842 1f04 	str.w	r1, [r2, #4]!
 8010a1a:	429f      	cmp	r7, r3
 8010a1c:	d2f9      	bcs.n	8010a12 <__hexnan+0xaa>
 8010a1e:	1b3b      	subs	r3, r7, r4
 8010a20:	f023 0303 	bic.w	r3, r3, #3
 8010a24:	3304      	adds	r3, #4
 8010a26:	3401      	adds	r4, #1
 8010a28:	3e03      	subs	r6, #3
 8010a2a:	42b4      	cmp	r4, r6
 8010a2c:	bf88      	it	hi
 8010a2e:	2304      	movhi	r3, #4
 8010a30:	4443      	add	r3, r8
 8010a32:	2200      	movs	r2, #0
 8010a34:	f843 2b04 	str.w	r2, [r3], #4
 8010a38:	429f      	cmp	r7, r3
 8010a3a:	d2fb      	bcs.n	8010a34 <__hexnan+0xcc>
 8010a3c:	683b      	ldr	r3, [r7, #0]
 8010a3e:	b91b      	cbnz	r3, 8010a48 <__hexnan+0xe0>
 8010a40:	4547      	cmp	r7, r8
 8010a42:	d128      	bne.n	8010a96 <__hexnan+0x12e>
 8010a44:	2301      	movs	r3, #1
 8010a46:	603b      	str	r3, [r7, #0]
 8010a48:	2005      	movs	r0, #5
 8010a4a:	b007      	add	sp, #28
 8010a4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a50:	3501      	adds	r5, #1
 8010a52:	2d08      	cmp	r5, #8
 8010a54:	f10b 0b01 	add.w	fp, fp, #1
 8010a58:	dd06      	ble.n	8010a68 <__hexnan+0x100>
 8010a5a:	4544      	cmp	r4, r8
 8010a5c:	d9c1      	bls.n	80109e2 <__hexnan+0x7a>
 8010a5e:	2300      	movs	r3, #0
 8010a60:	f844 3c04 	str.w	r3, [r4, #-4]
 8010a64:	2501      	movs	r5, #1
 8010a66:	3c04      	subs	r4, #4
 8010a68:	6822      	ldr	r2, [r4, #0]
 8010a6a:	f000 000f 	and.w	r0, r0, #15
 8010a6e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8010a72:	6020      	str	r0, [r4, #0]
 8010a74:	e7b5      	b.n	80109e2 <__hexnan+0x7a>
 8010a76:	2508      	movs	r5, #8
 8010a78:	e7b3      	b.n	80109e2 <__hexnan+0x7a>
 8010a7a:	9b01      	ldr	r3, [sp, #4]
 8010a7c:	2b00      	cmp	r3, #0
 8010a7e:	d0dd      	beq.n	8010a3c <__hexnan+0xd4>
 8010a80:	f1c3 0320 	rsb	r3, r3, #32
 8010a84:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8010a88:	40da      	lsrs	r2, r3
 8010a8a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8010a8e:	4013      	ands	r3, r2
 8010a90:	f846 3c04 	str.w	r3, [r6, #-4]
 8010a94:	e7d2      	b.n	8010a3c <__hexnan+0xd4>
 8010a96:	3f04      	subs	r7, #4
 8010a98:	e7d0      	b.n	8010a3c <__hexnan+0xd4>
 8010a9a:	2004      	movs	r0, #4
 8010a9c:	e7d5      	b.n	8010a4a <__hexnan+0xe2>

08010a9e <__ascii_mbtowc>:
 8010a9e:	b082      	sub	sp, #8
 8010aa0:	b901      	cbnz	r1, 8010aa4 <__ascii_mbtowc+0x6>
 8010aa2:	a901      	add	r1, sp, #4
 8010aa4:	b142      	cbz	r2, 8010ab8 <__ascii_mbtowc+0x1a>
 8010aa6:	b14b      	cbz	r3, 8010abc <__ascii_mbtowc+0x1e>
 8010aa8:	7813      	ldrb	r3, [r2, #0]
 8010aaa:	600b      	str	r3, [r1, #0]
 8010aac:	7812      	ldrb	r2, [r2, #0]
 8010aae:	1e10      	subs	r0, r2, #0
 8010ab0:	bf18      	it	ne
 8010ab2:	2001      	movne	r0, #1
 8010ab4:	b002      	add	sp, #8
 8010ab6:	4770      	bx	lr
 8010ab8:	4610      	mov	r0, r2
 8010aba:	e7fb      	b.n	8010ab4 <__ascii_mbtowc+0x16>
 8010abc:	f06f 0001 	mvn.w	r0, #1
 8010ac0:	e7f8      	b.n	8010ab4 <__ascii_mbtowc+0x16>

08010ac2 <_realloc_r>:
 8010ac2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010ac6:	4680      	mov	r8, r0
 8010ac8:	4615      	mov	r5, r2
 8010aca:	460c      	mov	r4, r1
 8010acc:	b921      	cbnz	r1, 8010ad8 <_realloc_r+0x16>
 8010ace:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010ad2:	4611      	mov	r1, r2
 8010ad4:	f7fd be88 	b.w	800e7e8 <_malloc_r>
 8010ad8:	b92a      	cbnz	r2, 8010ae6 <_realloc_r+0x24>
 8010ada:	f7fd fe11 	bl	800e700 <_free_r>
 8010ade:	2400      	movs	r4, #0
 8010ae0:	4620      	mov	r0, r4
 8010ae2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010ae6:	f000 f840 	bl	8010b6a <_malloc_usable_size_r>
 8010aea:	4285      	cmp	r5, r0
 8010aec:	4606      	mov	r6, r0
 8010aee:	d802      	bhi.n	8010af6 <_realloc_r+0x34>
 8010af0:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8010af4:	d8f4      	bhi.n	8010ae0 <_realloc_r+0x1e>
 8010af6:	4629      	mov	r1, r5
 8010af8:	4640      	mov	r0, r8
 8010afa:	f7fd fe75 	bl	800e7e8 <_malloc_r>
 8010afe:	4607      	mov	r7, r0
 8010b00:	2800      	cmp	r0, #0
 8010b02:	d0ec      	beq.n	8010ade <_realloc_r+0x1c>
 8010b04:	42b5      	cmp	r5, r6
 8010b06:	462a      	mov	r2, r5
 8010b08:	4621      	mov	r1, r4
 8010b0a:	bf28      	it	cs
 8010b0c:	4632      	movcs	r2, r6
 8010b0e:	f7fc ff96 	bl	800da3e <memcpy>
 8010b12:	4621      	mov	r1, r4
 8010b14:	4640      	mov	r0, r8
 8010b16:	f7fd fdf3 	bl	800e700 <_free_r>
 8010b1a:	463c      	mov	r4, r7
 8010b1c:	e7e0      	b.n	8010ae0 <_realloc_r+0x1e>

08010b1e <__ascii_wctomb>:
 8010b1e:	4603      	mov	r3, r0
 8010b20:	4608      	mov	r0, r1
 8010b22:	b141      	cbz	r1, 8010b36 <__ascii_wctomb+0x18>
 8010b24:	2aff      	cmp	r2, #255	@ 0xff
 8010b26:	d904      	bls.n	8010b32 <__ascii_wctomb+0x14>
 8010b28:	228a      	movs	r2, #138	@ 0x8a
 8010b2a:	601a      	str	r2, [r3, #0]
 8010b2c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010b30:	4770      	bx	lr
 8010b32:	700a      	strb	r2, [r1, #0]
 8010b34:	2001      	movs	r0, #1
 8010b36:	4770      	bx	lr

08010b38 <fiprintf>:
 8010b38:	b40e      	push	{r1, r2, r3}
 8010b3a:	b503      	push	{r0, r1, lr}
 8010b3c:	4601      	mov	r1, r0
 8010b3e:	ab03      	add	r3, sp, #12
 8010b40:	4805      	ldr	r0, [pc, #20]	@ (8010b58 <fiprintf+0x20>)
 8010b42:	f853 2b04 	ldr.w	r2, [r3], #4
 8010b46:	6800      	ldr	r0, [r0, #0]
 8010b48:	9301      	str	r3, [sp, #4]
 8010b4a:	f000 f83f 	bl	8010bcc <_vfiprintf_r>
 8010b4e:	b002      	add	sp, #8
 8010b50:	f85d eb04 	ldr.w	lr, [sp], #4
 8010b54:	b003      	add	sp, #12
 8010b56:	4770      	bx	lr
 8010b58:	20000024 	.word	0x20000024

08010b5c <abort>:
 8010b5c:	b508      	push	{r3, lr}
 8010b5e:	2006      	movs	r0, #6
 8010b60:	f000 fa08 	bl	8010f74 <raise>
 8010b64:	2001      	movs	r0, #1
 8010b66:	f7f2 feb7 	bl	80038d8 <_exit>

08010b6a <_malloc_usable_size_r>:
 8010b6a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010b6e:	1f18      	subs	r0, r3, #4
 8010b70:	2b00      	cmp	r3, #0
 8010b72:	bfbc      	itt	lt
 8010b74:	580b      	ldrlt	r3, [r1, r0]
 8010b76:	18c0      	addlt	r0, r0, r3
 8010b78:	4770      	bx	lr

08010b7a <__sfputc_r>:
 8010b7a:	6893      	ldr	r3, [r2, #8]
 8010b7c:	3b01      	subs	r3, #1
 8010b7e:	2b00      	cmp	r3, #0
 8010b80:	b410      	push	{r4}
 8010b82:	6093      	str	r3, [r2, #8]
 8010b84:	da08      	bge.n	8010b98 <__sfputc_r+0x1e>
 8010b86:	6994      	ldr	r4, [r2, #24]
 8010b88:	42a3      	cmp	r3, r4
 8010b8a:	db01      	blt.n	8010b90 <__sfputc_r+0x16>
 8010b8c:	290a      	cmp	r1, #10
 8010b8e:	d103      	bne.n	8010b98 <__sfputc_r+0x1e>
 8010b90:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010b94:	f000 b932 	b.w	8010dfc <__swbuf_r>
 8010b98:	6813      	ldr	r3, [r2, #0]
 8010b9a:	1c58      	adds	r0, r3, #1
 8010b9c:	6010      	str	r0, [r2, #0]
 8010b9e:	7019      	strb	r1, [r3, #0]
 8010ba0:	4608      	mov	r0, r1
 8010ba2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010ba6:	4770      	bx	lr

08010ba8 <__sfputs_r>:
 8010ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010baa:	4606      	mov	r6, r0
 8010bac:	460f      	mov	r7, r1
 8010bae:	4614      	mov	r4, r2
 8010bb0:	18d5      	adds	r5, r2, r3
 8010bb2:	42ac      	cmp	r4, r5
 8010bb4:	d101      	bne.n	8010bba <__sfputs_r+0x12>
 8010bb6:	2000      	movs	r0, #0
 8010bb8:	e007      	b.n	8010bca <__sfputs_r+0x22>
 8010bba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010bbe:	463a      	mov	r2, r7
 8010bc0:	4630      	mov	r0, r6
 8010bc2:	f7ff ffda 	bl	8010b7a <__sfputc_r>
 8010bc6:	1c43      	adds	r3, r0, #1
 8010bc8:	d1f3      	bne.n	8010bb2 <__sfputs_r+0xa>
 8010bca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010bcc <_vfiprintf_r>:
 8010bcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010bd0:	460d      	mov	r5, r1
 8010bd2:	b09d      	sub	sp, #116	@ 0x74
 8010bd4:	4614      	mov	r4, r2
 8010bd6:	4698      	mov	r8, r3
 8010bd8:	4606      	mov	r6, r0
 8010bda:	b118      	cbz	r0, 8010be4 <_vfiprintf_r+0x18>
 8010bdc:	6a03      	ldr	r3, [r0, #32]
 8010bde:	b90b      	cbnz	r3, 8010be4 <_vfiprintf_r+0x18>
 8010be0:	f7fc fda4 	bl	800d72c <__sinit>
 8010be4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010be6:	07d9      	lsls	r1, r3, #31
 8010be8:	d405      	bmi.n	8010bf6 <_vfiprintf_r+0x2a>
 8010bea:	89ab      	ldrh	r3, [r5, #12]
 8010bec:	059a      	lsls	r2, r3, #22
 8010bee:	d402      	bmi.n	8010bf6 <_vfiprintf_r+0x2a>
 8010bf0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010bf2:	f7fc ff22 	bl	800da3a <__retarget_lock_acquire_recursive>
 8010bf6:	89ab      	ldrh	r3, [r5, #12]
 8010bf8:	071b      	lsls	r3, r3, #28
 8010bfa:	d501      	bpl.n	8010c00 <_vfiprintf_r+0x34>
 8010bfc:	692b      	ldr	r3, [r5, #16]
 8010bfe:	b99b      	cbnz	r3, 8010c28 <_vfiprintf_r+0x5c>
 8010c00:	4629      	mov	r1, r5
 8010c02:	4630      	mov	r0, r6
 8010c04:	f000 f938 	bl	8010e78 <__swsetup_r>
 8010c08:	b170      	cbz	r0, 8010c28 <_vfiprintf_r+0x5c>
 8010c0a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010c0c:	07dc      	lsls	r4, r3, #31
 8010c0e:	d504      	bpl.n	8010c1a <_vfiprintf_r+0x4e>
 8010c10:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010c14:	b01d      	add	sp, #116	@ 0x74
 8010c16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010c1a:	89ab      	ldrh	r3, [r5, #12]
 8010c1c:	0598      	lsls	r0, r3, #22
 8010c1e:	d4f7      	bmi.n	8010c10 <_vfiprintf_r+0x44>
 8010c20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010c22:	f7fc ff0b 	bl	800da3c <__retarget_lock_release_recursive>
 8010c26:	e7f3      	b.n	8010c10 <_vfiprintf_r+0x44>
 8010c28:	2300      	movs	r3, #0
 8010c2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8010c2c:	2320      	movs	r3, #32
 8010c2e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010c32:	f8cd 800c 	str.w	r8, [sp, #12]
 8010c36:	2330      	movs	r3, #48	@ 0x30
 8010c38:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8010de8 <_vfiprintf_r+0x21c>
 8010c3c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010c40:	f04f 0901 	mov.w	r9, #1
 8010c44:	4623      	mov	r3, r4
 8010c46:	469a      	mov	sl, r3
 8010c48:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010c4c:	b10a      	cbz	r2, 8010c52 <_vfiprintf_r+0x86>
 8010c4e:	2a25      	cmp	r2, #37	@ 0x25
 8010c50:	d1f9      	bne.n	8010c46 <_vfiprintf_r+0x7a>
 8010c52:	ebba 0b04 	subs.w	fp, sl, r4
 8010c56:	d00b      	beq.n	8010c70 <_vfiprintf_r+0xa4>
 8010c58:	465b      	mov	r3, fp
 8010c5a:	4622      	mov	r2, r4
 8010c5c:	4629      	mov	r1, r5
 8010c5e:	4630      	mov	r0, r6
 8010c60:	f7ff ffa2 	bl	8010ba8 <__sfputs_r>
 8010c64:	3001      	adds	r0, #1
 8010c66:	f000 80a7 	beq.w	8010db8 <_vfiprintf_r+0x1ec>
 8010c6a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010c6c:	445a      	add	r2, fp
 8010c6e:	9209      	str	r2, [sp, #36]	@ 0x24
 8010c70:	f89a 3000 	ldrb.w	r3, [sl]
 8010c74:	2b00      	cmp	r3, #0
 8010c76:	f000 809f 	beq.w	8010db8 <_vfiprintf_r+0x1ec>
 8010c7a:	2300      	movs	r3, #0
 8010c7c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8010c80:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010c84:	f10a 0a01 	add.w	sl, sl, #1
 8010c88:	9304      	str	r3, [sp, #16]
 8010c8a:	9307      	str	r3, [sp, #28]
 8010c8c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010c90:	931a      	str	r3, [sp, #104]	@ 0x68
 8010c92:	4654      	mov	r4, sl
 8010c94:	2205      	movs	r2, #5
 8010c96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010c9a:	4853      	ldr	r0, [pc, #332]	@ (8010de8 <_vfiprintf_r+0x21c>)
 8010c9c:	f7ef faa0 	bl	80001e0 <memchr>
 8010ca0:	9a04      	ldr	r2, [sp, #16]
 8010ca2:	b9d8      	cbnz	r0, 8010cdc <_vfiprintf_r+0x110>
 8010ca4:	06d1      	lsls	r1, r2, #27
 8010ca6:	bf44      	itt	mi
 8010ca8:	2320      	movmi	r3, #32
 8010caa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010cae:	0713      	lsls	r3, r2, #28
 8010cb0:	bf44      	itt	mi
 8010cb2:	232b      	movmi	r3, #43	@ 0x2b
 8010cb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010cb8:	f89a 3000 	ldrb.w	r3, [sl]
 8010cbc:	2b2a      	cmp	r3, #42	@ 0x2a
 8010cbe:	d015      	beq.n	8010cec <_vfiprintf_r+0x120>
 8010cc0:	9a07      	ldr	r2, [sp, #28]
 8010cc2:	4654      	mov	r4, sl
 8010cc4:	2000      	movs	r0, #0
 8010cc6:	f04f 0c0a 	mov.w	ip, #10
 8010cca:	4621      	mov	r1, r4
 8010ccc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010cd0:	3b30      	subs	r3, #48	@ 0x30
 8010cd2:	2b09      	cmp	r3, #9
 8010cd4:	d94b      	bls.n	8010d6e <_vfiprintf_r+0x1a2>
 8010cd6:	b1b0      	cbz	r0, 8010d06 <_vfiprintf_r+0x13a>
 8010cd8:	9207      	str	r2, [sp, #28]
 8010cda:	e014      	b.n	8010d06 <_vfiprintf_r+0x13a>
 8010cdc:	eba0 0308 	sub.w	r3, r0, r8
 8010ce0:	fa09 f303 	lsl.w	r3, r9, r3
 8010ce4:	4313      	orrs	r3, r2
 8010ce6:	9304      	str	r3, [sp, #16]
 8010ce8:	46a2      	mov	sl, r4
 8010cea:	e7d2      	b.n	8010c92 <_vfiprintf_r+0xc6>
 8010cec:	9b03      	ldr	r3, [sp, #12]
 8010cee:	1d19      	adds	r1, r3, #4
 8010cf0:	681b      	ldr	r3, [r3, #0]
 8010cf2:	9103      	str	r1, [sp, #12]
 8010cf4:	2b00      	cmp	r3, #0
 8010cf6:	bfbb      	ittet	lt
 8010cf8:	425b      	neglt	r3, r3
 8010cfa:	f042 0202 	orrlt.w	r2, r2, #2
 8010cfe:	9307      	strge	r3, [sp, #28]
 8010d00:	9307      	strlt	r3, [sp, #28]
 8010d02:	bfb8      	it	lt
 8010d04:	9204      	strlt	r2, [sp, #16]
 8010d06:	7823      	ldrb	r3, [r4, #0]
 8010d08:	2b2e      	cmp	r3, #46	@ 0x2e
 8010d0a:	d10a      	bne.n	8010d22 <_vfiprintf_r+0x156>
 8010d0c:	7863      	ldrb	r3, [r4, #1]
 8010d0e:	2b2a      	cmp	r3, #42	@ 0x2a
 8010d10:	d132      	bne.n	8010d78 <_vfiprintf_r+0x1ac>
 8010d12:	9b03      	ldr	r3, [sp, #12]
 8010d14:	1d1a      	adds	r2, r3, #4
 8010d16:	681b      	ldr	r3, [r3, #0]
 8010d18:	9203      	str	r2, [sp, #12]
 8010d1a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010d1e:	3402      	adds	r4, #2
 8010d20:	9305      	str	r3, [sp, #20]
 8010d22:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010df8 <_vfiprintf_r+0x22c>
 8010d26:	7821      	ldrb	r1, [r4, #0]
 8010d28:	2203      	movs	r2, #3
 8010d2a:	4650      	mov	r0, sl
 8010d2c:	f7ef fa58 	bl	80001e0 <memchr>
 8010d30:	b138      	cbz	r0, 8010d42 <_vfiprintf_r+0x176>
 8010d32:	9b04      	ldr	r3, [sp, #16]
 8010d34:	eba0 000a 	sub.w	r0, r0, sl
 8010d38:	2240      	movs	r2, #64	@ 0x40
 8010d3a:	4082      	lsls	r2, r0
 8010d3c:	4313      	orrs	r3, r2
 8010d3e:	3401      	adds	r4, #1
 8010d40:	9304      	str	r3, [sp, #16]
 8010d42:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010d46:	4829      	ldr	r0, [pc, #164]	@ (8010dec <_vfiprintf_r+0x220>)
 8010d48:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010d4c:	2206      	movs	r2, #6
 8010d4e:	f7ef fa47 	bl	80001e0 <memchr>
 8010d52:	2800      	cmp	r0, #0
 8010d54:	d03f      	beq.n	8010dd6 <_vfiprintf_r+0x20a>
 8010d56:	4b26      	ldr	r3, [pc, #152]	@ (8010df0 <_vfiprintf_r+0x224>)
 8010d58:	bb1b      	cbnz	r3, 8010da2 <_vfiprintf_r+0x1d6>
 8010d5a:	9b03      	ldr	r3, [sp, #12]
 8010d5c:	3307      	adds	r3, #7
 8010d5e:	f023 0307 	bic.w	r3, r3, #7
 8010d62:	3308      	adds	r3, #8
 8010d64:	9303      	str	r3, [sp, #12]
 8010d66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010d68:	443b      	add	r3, r7
 8010d6a:	9309      	str	r3, [sp, #36]	@ 0x24
 8010d6c:	e76a      	b.n	8010c44 <_vfiprintf_r+0x78>
 8010d6e:	fb0c 3202 	mla	r2, ip, r2, r3
 8010d72:	460c      	mov	r4, r1
 8010d74:	2001      	movs	r0, #1
 8010d76:	e7a8      	b.n	8010cca <_vfiprintf_r+0xfe>
 8010d78:	2300      	movs	r3, #0
 8010d7a:	3401      	adds	r4, #1
 8010d7c:	9305      	str	r3, [sp, #20]
 8010d7e:	4619      	mov	r1, r3
 8010d80:	f04f 0c0a 	mov.w	ip, #10
 8010d84:	4620      	mov	r0, r4
 8010d86:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010d8a:	3a30      	subs	r2, #48	@ 0x30
 8010d8c:	2a09      	cmp	r2, #9
 8010d8e:	d903      	bls.n	8010d98 <_vfiprintf_r+0x1cc>
 8010d90:	2b00      	cmp	r3, #0
 8010d92:	d0c6      	beq.n	8010d22 <_vfiprintf_r+0x156>
 8010d94:	9105      	str	r1, [sp, #20]
 8010d96:	e7c4      	b.n	8010d22 <_vfiprintf_r+0x156>
 8010d98:	fb0c 2101 	mla	r1, ip, r1, r2
 8010d9c:	4604      	mov	r4, r0
 8010d9e:	2301      	movs	r3, #1
 8010da0:	e7f0      	b.n	8010d84 <_vfiprintf_r+0x1b8>
 8010da2:	ab03      	add	r3, sp, #12
 8010da4:	9300      	str	r3, [sp, #0]
 8010da6:	462a      	mov	r2, r5
 8010da8:	4b12      	ldr	r3, [pc, #72]	@ (8010df4 <_vfiprintf_r+0x228>)
 8010daa:	a904      	add	r1, sp, #16
 8010dac:	4630      	mov	r0, r6
 8010dae:	f7fb fe65 	bl	800ca7c <_printf_float>
 8010db2:	4607      	mov	r7, r0
 8010db4:	1c78      	adds	r0, r7, #1
 8010db6:	d1d6      	bne.n	8010d66 <_vfiprintf_r+0x19a>
 8010db8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010dba:	07d9      	lsls	r1, r3, #31
 8010dbc:	d405      	bmi.n	8010dca <_vfiprintf_r+0x1fe>
 8010dbe:	89ab      	ldrh	r3, [r5, #12]
 8010dc0:	059a      	lsls	r2, r3, #22
 8010dc2:	d402      	bmi.n	8010dca <_vfiprintf_r+0x1fe>
 8010dc4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010dc6:	f7fc fe39 	bl	800da3c <__retarget_lock_release_recursive>
 8010dca:	89ab      	ldrh	r3, [r5, #12]
 8010dcc:	065b      	lsls	r3, r3, #25
 8010dce:	f53f af1f 	bmi.w	8010c10 <_vfiprintf_r+0x44>
 8010dd2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010dd4:	e71e      	b.n	8010c14 <_vfiprintf_r+0x48>
 8010dd6:	ab03      	add	r3, sp, #12
 8010dd8:	9300      	str	r3, [sp, #0]
 8010dda:	462a      	mov	r2, r5
 8010ddc:	4b05      	ldr	r3, [pc, #20]	@ (8010df4 <_vfiprintf_r+0x228>)
 8010dde:	a904      	add	r1, sp, #16
 8010de0:	4630      	mov	r0, r6
 8010de2:	f7fc f8e3 	bl	800cfac <_printf_i>
 8010de6:	e7e4      	b.n	8010db2 <_vfiprintf_r+0x1e6>
 8010de8:	08013a49 	.word	0x08013a49
 8010dec:	08013a53 	.word	0x08013a53
 8010df0:	0800ca7d 	.word	0x0800ca7d
 8010df4:	08010ba9 	.word	0x08010ba9
 8010df8:	08013a4f 	.word	0x08013a4f

08010dfc <__swbuf_r>:
 8010dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010dfe:	460e      	mov	r6, r1
 8010e00:	4614      	mov	r4, r2
 8010e02:	4605      	mov	r5, r0
 8010e04:	b118      	cbz	r0, 8010e0e <__swbuf_r+0x12>
 8010e06:	6a03      	ldr	r3, [r0, #32]
 8010e08:	b90b      	cbnz	r3, 8010e0e <__swbuf_r+0x12>
 8010e0a:	f7fc fc8f 	bl	800d72c <__sinit>
 8010e0e:	69a3      	ldr	r3, [r4, #24]
 8010e10:	60a3      	str	r3, [r4, #8]
 8010e12:	89a3      	ldrh	r3, [r4, #12]
 8010e14:	071a      	lsls	r2, r3, #28
 8010e16:	d501      	bpl.n	8010e1c <__swbuf_r+0x20>
 8010e18:	6923      	ldr	r3, [r4, #16]
 8010e1a:	b943      	cbnz	r3, 8010e2e <__swbuf_r+0x32>
 8010e1c:	4621      	mov	r1, r4
 8010e1e:	4628      	mov	r0, r5
 8010e20:	f000 f82a 	bl	8010e78 <__swsetup_r>
 8010e24:	b118      	cbz	r0, 8010e2e <__swbuf_r+0x32>
 8010e26:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8010e2a:	4638      	mov	r0, r7
 8010e2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010e2e:	6823      	ldr	r3, [r4, #0]
 8010e30:	6922      	ldr	r2, [r4, #16]
 8010e32:	1a98      	subs	r0, r3, r2
 8010e34:	6963      	ldr	r3, [r4, #20]
 8010e36:	b2f6      	uxtb	r6, r6
 8010e38:	4283      	cmp	r3, r0
 8010e3a:	4637      	mov	r7, r6
 8010e3c:	dc05      	bgt.n	8010e4a <__swbuf_r+0x4e>
 8010e3e:	4621      	mov	r1, r4
 8010e40:	4628      	mov	r0, r5
 8010e42:	f7ff fa6f 	bl	8010324 <_fflush_r>
 8010e46:	2800      	cmp	r0, #0
 8010e48:	d1ed      	bne.n	8010e26 <__swbuf_r+0x2a>
 8010e4a:	68a3      	ldr	r3, [r4, #8]
 8010e4c:	3b01      	subs	r3, #1
 8010e4e:	60a3      	str	r3, [r4, #8]
 8010e50:	6823      	ldr	r3, [r4, #0]
 8010e52:	1c5a      	adds	r2, r3, #1
 8010e54:	6022      	str	r2, [r4, #0]
 8010e56:	701e      	strb	r6, [r3, #0]
 8010e58:	6962      	ldr	r2, [r4, #20]
 8010e5a:	1c43      	adds	r3, r0, #1
 8010e5c:	429a      	cmp	r2, r3
 8010e5e:	d004      	beq.n	8010e6a <__swbuf_r+0x6e>
 8010e60:	89a3      	ldrh	r3, [r4, #12]
 8010e62:	07db      	lsls	r3, r3, #31
 8010e64:	d5e1      	bpl.n	8010e2a <__swbuf_r+0x2e>
 8010e66:	2e0a      	cmp	r6, #10
 8010e68:	d1df      	bne.n	8010e2a <__swbuf_r+0x2e>
 8010e6a:	4621      	mov	r1, r4
 8010e6c:	4628      	mov	r0, r5
 8010e6e:	f7ff fa59 	bl	8010324 <_fflush_r>
 8010e72:	2800      	cmp	r0, #0
 8010e74:	d0d9      	beq.n	8010e2a <__swbuf_r+0x2e>
 8010e76:	e7d6      	b.n	8010e26 <__swbuf_r+0x2a>

08010e78 <__swsetup_r>:
 8010e78:	b538      	push	{r3, r4, r5, lr}
 8010e7a:	4b29      	ldr	r3, [pc, #164]	@ (8010f20 <__swsetup_r+0xa8>)
 8010e7c:	4605      	mov	r5, r0
 8010e7e:	6818      	ldr	r0, [r3, #0]
 8010e80:	460c      	mov	r4, r1
 8010e82:	b118      	cbz	r0, 8010e8c <__swsetup_r+0x14>
 8010e84:	6a03      	ldr	r3, [r0, #32]
 8010e86:	b90b      	cbnz	r3, 8010e8c <__swsetup_r+0x14>
 8010e88:	f7fc fc50 	bl	800d72c <__sinit>
 8010e8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010e90:	0719      	lsls	r1, r3, #28
 8010e92:	d422      	bmi.n	8010eda <__swsetup_r+0x62>
 8010e94:	06da      	lsls	r2, r3, #27
 8010e96:	d407      	bmi.n	8010ea8 <__swsetup_r+0x30>
 8010e98:	2209      	movs	r2, #9
 8010e9a:	602a      	str	r2, [r5, #0]
 8010e9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010ea0:	81a3      	strh	r3, [r4, #12]
 8010ea2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010ea6:	e033      	b.n	8010f10 <__swsetup_r+0x98>
 8010ea8:	0758      	lsls	r0, r3, #29
 8010eaa:	d512      	bpl.n	8010ed2 <__swsetup_r+0x5a>
 8010eac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010eae:	b141      	cbz	r1, 8010ec2 <__swsetup_r+0x4a>
 8010eb0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010eb4:	4299      	cmp	r1, r3
 8010eb6:	d002      	beq.n	8010ebe <__swsetup_r+0x46>
 8010eb8:	4628      	mov	r0, r5
 8010eba:	f7fd fc21 	bl	800e700 <_free_r>
 8010ebe:	2300      	movs	r3, #0
 8010ec0:	6363      	str	r3, [r4, #52]	@ 0x34
 8010ec2:	89a3      	ldrh	r3, [r4, #12]
 8010ec4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010ec8:	81a3      	strh	r3, [r4, #12]
 8010eca:	2300      	movs	r3, #0
 8010ecc:	6063      	str	r3, [r4, #4]
 8010ece:	6923      	ldr	r3, [r4, #16]
 8010ed0:	6023      	str	r3, [r4, #0]
 8010ed2:	89a3      	ldrh	r3, [r4, #12]
 8010ed4:	f043 0308 	orr.w	r3, r3, #8
 8010ed8:	81a3      	strh	r3, [r4, #12]
 8010eda:	6923      	ldr	r3, [r4, #16]
 8010edc:	b94b      	cbnz	r3, 8010ef2 <__swsetup_r+0x7a>
 8010ede:	89a3      	ldrh	r3, [r4, #12]
 8010ee0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010ee4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010ee8:	d003      	beq.n	8010ef2 <__swsetup_r+0x7a>
 8010eea:	4621      	mov	r1, r4
 8010eec:	4628      	mov	r0, r5
 8010eee:	f000 f883 	bl	8010ff8 <__smakebuf_r>
 8010ef2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010ef6:	f013 0201 	ands.w	r2, r3, #1
 8010efa:	d00a      	beq.n	8010f12 <__swsetup_r+0x9a>
 8010efc:	2200      	movs	r2, #0
 8010efe:	60a2      	str	r2, [r4, #8]
 8010f00:	6962      	ldr	r2, [r4, #20]
 8010f02:	4252      	negs	r2, r2
 8010f04:	61a2      	str	r2, [r4, #24]
 8010f06:	6922      	ldr	r2, [r4, #16]
 8010f08:	b942      	cbnz	r2, 8010f1c <__swsetup_r+0xa4>
 8010f0a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010f0e:	d1c5      	bne.n	8010e9c <__swsetup_r+0x24>
 8010f10:	bd38      	pop	{r3, r4, r5, pc}
 8010f12:	0799      	lsls	r1, r3, #30
 8010f14:	bf58      	it	pl
 8010f16:	6962      	ldrpl	r2, [r4, #20]
 8010f18:	60a2      	str	r2, [r4, #8]
 8010f1a:	e7f4      	b.n	8010f06 <__swsetup_r+0x8e>
 8010f1c:	2000      	movs	r0, #0
 8010f1e:	e7f7      	b.n	8010f10 <__swsetup_r+0x98>
 8010f20:	20000024 	.word	0x20000024

08010f24 <_raise_r>:
 8010f24:	291f      	cmp	r1, #31
 8010f26:	b538      	push	{r3, r4, r5, lr}
 8010f28:	4605      	mov	r5, r0
 8010f2a:	460c      	mov	r4, r1
 8010f2c:	d904      	bls.n	8010f38 <_raise_r+0x14>
 8010f2e:	2316      	movs	r3, #22
 8010f30:	6003      	str	r3, [r0, #0]
 8010f32:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010f36:	bd38      	pop	{r3, r4, r5, pc}
 8010f38:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010f3a:	b112      	cbz	r2, 8010f42 <_raise_r+0x1e>
 8010f3c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010f40:	b94b      	cbnz	r3, 8010f56 <_raise_r+0x32>
 8010f42:	4628      	mov	r0, r5
 8010f44:	f000 f830 	bl	8010fa8 <_getpid_r>
 8010f48:	4622      	mov	r2, r4
 8010f4a:	4601      	mov	r1, r0
 8010f4c:	4628      	mov	r0, r5
 8010f4e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010f52:	f000 b817 	b.w	8010f84 <_kill_r>
 8010f56:	2b01      	cmp	r3, #1
 8010f58:	d00a      	beq.n	8010f70 <_raise_r+0x4c>
 8010f5a:	1c59      	adds	r1, r3, #1
 8010f5c:	d103      	bne.n	8010f66 <_raise_r+0x42>
 8010f5e:	2316      	movs	r3, #22
 8010f60:	6003      	str	r3, [r0, #0]
 8010f62:	2001      	movs	r0, #1
 8010f64:	e7e7      	b.n	8010f36 <_raise_r+0x12>
 8010f66:	2100      	movs	r1, #0
 8010f68:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010f6c:	4620      	mov	r0, r4
 8010f6e:	4798      	blx	r3
 8010f70:	2000      	movs	r0, #0
 8010f72:	e7e0      	b.n	8010f36 <_raise_r+0x12>

08010f74 <raise>:
 8010f74:	4b02      	ldr	r3, [pc, #8]	@ (8010f80 <raise+0xc>)
 8010f76:	4601      	mov	r1, r0
 8010f78:	6818      	ldr	r0, [r3, #0]
 8010f7a:	f7ff bfd3 	b.w	8010f24 <_raise_r>
 8010f7e:	bf00      	nop
 8010f80:	20000024 	.word	0x20000024

08010f84 <_kill_r>:
 8010f84:	b538      	push	{r3, r4, r5, lr}
 8010f86:	4d07      	ldr	r5, [pc, #28]	@ (8010fa4 <_kill_r+0x20>)
 8010f88:	2300      	movs	r3, #0
 8010f8a:	4604      	mov	r4, r0
 8010f8c:	4608      	mov	r0, r1
 8010f8e:	4611      	mov	r1, r2
 8010f90:	602b      	str	r3, [r5, #0]
 8010f92:	f7f2 fc91 	bl	80038b8 <_kill>
 8010f96:	1c43      	adds	r3, r0, #1
 8010f98:	d102      	bne.n	8010fa0 <_kill_r+0x1c>
 8010f9a:	682b      	ldr	r3, [r5, #0]
 8010f9c:	b103      	cbz	r3, 8010fa0 <_kill_r+0x1c>
 8010f9e:	6023      	str	r3, [r4, #0]
 8010fa0:	bd38      	pop	{r3, r4, r5, pc}
 8010fa2:	bf00      	nop
 8010fa4:	200035ec 	.word	0x200035ec

08010fa8 <_getpid_r>:
 8010fa8:	f7f2 bc7e 	b.w	80038a8 <_getpid>

08010fac <__swhatbuf_r>:
 8010fac:	b570      	push	{r4, r5, r6, lr}
 8010fae:	460c      	mov	r4, r1
 8010fb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010fb4:	2900      	cmp	r1, #0
 8010fb6:	b096      	sub	sp, #88	@ 0x58
 8010fb8:	4615      	mov	r5, r2
 8010fba:	461e      	mov	r6, r3
 8010fbc:	da0d      	bge.n	8010fda <__swhatbuf_r+0x2e>
 8010fbe:	89a3      	ldrh	r3, [r4, #12]
 8010fc0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010fc4:	f04f 0100 	mov.w	r1, #0
 8010fc8:	bf14      	ite	ne
 8010fca:	2340      	movne	r3, #64	@ 0x40
 8010fcc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010fd0:	2000      	movs	r0, #0
 8010fd2:	6031      	str	r1, [r6, #0]
 8010fd4:	602b      	str	r3, [r5, #0]
 8010fd6:	b016      	add	sp, #88	@ 0x58
 8010fd8:	bd70      	pop	{r4, r5, r6, pc}
 8010fda:	466a      	mov	r2, sp
 8010fdc:	f000 f848 	bl	8011070 <_fstat_r>
 8010fe0:	2800      	cmp	r0, #0
 8010fe2:	dbec      	blt.n	8010fbe <__swhatbuf_r+0x12>
 8010fe4:	9901      	ldr	r1, [sp, #4]
 8010fe6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010fea:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010fee:	4259      	negs	r1, r3
 8010ff0:	4159      	adcs	r1, r3
 8010ff2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010ff6:	e7eb      	b.n	8010fd0 <__swhatbuf_r+0x24>

08010ff8 <__smakebuf_r>:
 8010ff8:	898b      	ldrh	r3, [r1, #12]
 8010ffa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010ffc:	079d      	lsls	r5, r3, #30
 8010ffe:	4606      	mov	r6, r0
 8011000:	460c      	mov	r4, r1
 8011002:	d507      	bpl.n	8011014 <__smakebuf_r+0x1c>
 8011004:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8011008:	6023      	str	r3, [r4, #0]
 801100a:	6123      	str	r3, [r4, #16]
 801100c:	2301      	movs	r3, #1
 801100e:	6163      	str	r3, [r4, #20]
 8011010:	b003      	add	sp, #12
 8011012:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011014:	ab01      	add	r3, sp, #4
 8011016:	466a      	mov	r2, sp
 8011018:	f7ff ffc8 	bl	8010fac <__swhatbuf_r>
 801101c:	9f00      	ldr	r7, [sp, #0]
 801101e:	4605      	mov	r5, r0
 8011020:	4639      	mov	r1, r7
 8011022:	4630      	mov	r0, r6
 8011024:	f7fd fbe0 	bl	800e7e8 <_malloc_r>
 8011028:	b948      	cbnz	r0, 801103e <__smakebuf_r+0x46>
 801102a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801102e:	059a      	lsls	r2, r3, #22
 8011030:	d4ee      	bmi.n	8011010 <__smakebuf_r+0x18>
 8011032:	f023 0303 	bic.w	r3, r3, #3
 8011036:	f043 0302 	orr.w	r3, r3, #2
 801103a:	81a3      	strh	r3, [r4, #12]
 801103c:	e7e2      	b.n	8011004 <__smakebuf_r+0xc>
 801103e:	89a3      	ldrh	r3, [r4, #12]
 8011040:	6020      	str	r0, [r4, #0]
 8011042:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011046:	81a3      	strh	r3, [r4, #12]
 8011048:	9b01      	ldr	r3, [sp, #4]
 801104a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801104e:	b15b      	cbz	r3, 8011068 <__smakebuf_r+0x70>
 8011050:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011054:	4630      	mov	r0, r6
 8011056:	f000 f81d 	bl	8011094 <_isatty_r>
 801105a:	b128      	cbz	r0, 8011068 <__smakebuf_r+0x70>
 801105c:	89a3      	ldrh	r3, [r4, #12]
 801105e:	f023 0303 	bic.w	r3, r3, #3
 8011062:	f043 0301 	orr.w	r3, r3, #1
 8011066:	81a3      	strh	r3, [r4, #12]
 8011068:	89a3      	ldrh	r3, [r4, #12]
 801106a:	431d      	orrs	r5, r3
 801106c:	81a5      	strh	r5, [r4, #12]
 801106e:	e7cf      	b.n	8011010 <__smakebuf_r+0x18>

08011070 <_fstat_r>:
 8011070:	b538      	push	{r3, r4, r5, lr}
 8011072:	4d07      	ldr	r5, [pc, #28]	@ (8011090 <_fstat_r+0x20>)
 8011074:	2300      	movs	r3, #0
 8011076:	4604      	mov	r4, r0
 8011078:	4608      	mov	r0, r1
 801107a:	4611      	mov	r1, r2
 801107c:	602b      	str	r3, [r5, #0]
 801107e:	f7f2 fc7b 	bl	8003978 <_fstat>
 8011082:	1c43      	adds	r3, r0, #1
 8011084:	d102      	bne.n	801108c <_fstat_r+0x1c>
 8011086:	682b      	ldr	r3, [r5, #0]
 8011088:	b103      	cbz	r3, 801108c <_fstat_r+0x1c>
 801108a:	6023      	str	r3, [r4, #0]
 801108c:	bd38      	pop	{r3, r4, r5, pc}
 801108e:	bf00      	nop
 8011090:	200035ec 	.word	0x200035ec

08011094 <_isatty_r>:
 8011094:	b538      	push	{r3, r4, r5, lr}
 8011096:	4d06      	ldr	r5, [pc, #24]	@ (80110b0 <_isatty_r+0x1c>)
 8011098:	2300      	movs	r3, #0
 801109a:	4604      	mov	r4, r0
 801109c:	4608      	mov	r0, r1
 801109e:	602b      	str	r3, [r5, #0]
 80110a0:	f7f2 fc7a 	bl	8003998 <_isatty>
 80110a4:	1c43      	adds	r3, r0, #1
 80110a6:	d102      	bne.n	80110ae <_isatty_r+0x1a>
 80110a8:	682b      	ldr	r3, [r5, #0]
 80110aa:	b103      	cbz	r3, 80110ae <_isatty_r+0x1a>
 80110ac:	6023      	str	r3, [r4, #0]
 80110ae:	bd38      	pop	{r3, r4, r5, pc}
 80110b0:	200035ec 	.word	0x200035ec

080110b4 <pow>:
 80110b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80110b6:	ed2d 8b02 	vpush	{d8}
 80110ba:	eeb0 8a40 	vmov.f32	s16, s0
 80110be:	eef0 8a60 	vmov.f32	s17, s1
 80110c2:	ec55 4b11 	vmov	r4, r5, d1
 80110c6:	f000 f873 	bl	80111b0 <__ieee754_pow>
 80110ca:	4622      	mov	r2, r4
 80110cc:	462b      	mov	r3, r5
 80110ce:	4620      	mov	r0, r4
 80110d0:	4629      	mov	r1, r5
 80110d2:	ec57 6b10 	vmov	r6, r7, d0
 80110d6:	f7ef fd31 	bl	8000b3c <__aeabi_dcmpun>
 80110da:	2800      	cmp	r0, #0
 80110dc:	d13b      	bne.n	8011156 <pow+0xa2>
 80110de:	ec51 0b18 	vmov	r0, r1, d8
 80110e2:	2200      	movs	r2, #0
 80110e4:	2300      	movs	r3, #0
 80110e6:	f7ef fcf7 	bl	8000ad8 <__aeabi_dcmpeq>
 80110ea:	b1b8      	cbz	r0, 801111c <pow+0x68>
 80110ec:	2200      	movs	r2, #0
 80110ee:	2300      	movs	r3, #0
 80110f0:	4620      	mov	r0, r4
 80110f2:	4629      	mov	r1, r5
 80110f4:	f7ef fcf0 	bl	8000ad8 <__aeabi_dcmpeq>
 80110f8:	2800      	cmp	r0, #0
 80110fa:	d146      	bne.n	801118a <pow+0xd6>
 80110fc:	ec45 4b10 	vmov	d0, r4, r5
 8011100:	f000 f848 	bl	8011194 <finite>
 8011104:	b338      	cbz	r0, 8011156 <pow+0xa2>
 8011106:	2200      	movs	r2, #0
 8011108:	2300      	movs	r3, #0
 801110a:	4620      	mov	r0, r4
 801110c:	4629      	mov	r1, r5
 801110e:	f7ef fced 	bl	8000aec <__aeabi_dcmplt>
 8011112:	b300      	cbz	r0, 8011156 <pow+0xa2>
 8011114:	f7fc fc66 	bl	800d9e4 <__errno>
 8011118:	2322      	movs	r3, #34	@ 0x22
 801111a:	e01b      	b.n	8011154 <pow+0xa0>
 801111c:	ec47 6b10 	vmov	d0, r6, r7
 8011120:	f000 f838 	bl	8011194 <finite>
 8011124:	b9e0      	cbnz	r0, 8011160 <pow+0xac>
 8011126:	eeb0 0a48 	vmov.f32	s0, s16
 801112a:	eef0 0a68 	vmov.f32	s1, s17
 801112e:	f000 f831 	bl	8011194 <finite>
 8011132:	b1a8      	cbz	r0, 8011160 <pow+0xac>
 8011134:	ec45 4b10 	vmov	d0, r4, r5
 8011138:	f000 f82c 	bl	8011194 <finite>
 801113c:	b180      	cbz	r0, 8011160 <pow+0xac>
 801113e:	4632      	mov	r2, r6
 8011140:	463b      	mov	r3, r7
 8011142:	4630      	mov	r0, r6
 8011144:	4639      	mov	r1, r7
 8011146:	f7ef fcf9 	bl	8000b3c <__aeabi_dcmpun>
 801114a:	2800      	cmp	r0, #0
 801114c:	d0e2      	beq.n	8011114 <pow+0x60>
 801114e:	f7fc fc49 	bl	800d9e4 <__errno>
 8011152:	2321      	movs	r3, #33	@ 0x21
 8011154:	6003      	str	r3, [r0, #0]
 8011156:	ecbd 8b02 	vpop	{d8}
 801115a:	ec47 6b10 	vmov	d0, r6, r7
 801115e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011160:	2200      	movs	r2, #0
 8011162:	2300      	movs	r3, #0
 8011164:	4630      	mov	r0, r6
 8011166:	4639      	mov	r1, r7
 8011168:	f7ef fcb6 	bl	8000ad8 <__aeabi_dcmpeq>
 801116c:	2800      	cmp	r0, #0
 801116e:	d0f2      	beq.n	8011156 <pow+0xa2>
 8011170:	eeb0 0a48 	vmov.f32	s0, s16
 8011174:	eef0 0a68 	vmov.f32	s1, s17
 8011178:	f000 f80c 	bl	8011194 <finite>
 801117c:	2800      	cmp	r0, #0
 801117e:	d0ea      	beq.n	8011156 <pow+0xa2>
 8011180:	ec45 4b10 	vmov	d0, r4, r5
 8011184:	f000 f806 	bl	8011194 <finite>
 8011188:	e7c3      	b.n	8011112 <pow+0x5e>
 801118a:	4f01      	ldr	r7, [pc, #4]	@ (8011190 <pow+0xdc>)
 801118c:	2600      	movs	r6, #0
 801118e:	e7e2      	b.n	8011156 <pow+0xa2>
 8011190:	3ff00000 	.word	0x3ff00000

08011194 <finite>:
 8011194:	b082      	sub	sp, #8
 8011196:	ed8d 0b00 	vstr	d0, [sp]
 801119a:	9801      	ldr	r0, [sp, #4]
 801119c:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 80111a0:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 80111a4:	0fc0      	lsrs	r0, r0, #31
 80111a6:	b002      	add	sp, #8
 80111a8:	4770      	bx	lr
 80111aa:	0000      	movs	r0, r0
 80111ac:	0000      	movs	r0, r0
	...

080111b0 <__ieee754_pow>:
 80111b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80111b4:	b091      	sub	sp, #68	@ 0x44
 80111b6:	ed8d 1b00 	vstr	d1, [sp]
 80111ba:	e9dd 1900 	ldrd	r1, r9, [sp]
 80111be:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 80111c2:	ea5a 0001 	orrs.w	r0, sl, r1
 80111c6:	ec57 6b10 	vmov	r6, r7, d0
 80111ca:	d113      	bne.n	80111f4 <__ieee754_pow+0x44>
 80111cc:	19b3      	adds	r3, r6, r6
 80111ce:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 80111d2:	4152      	adcs	r2, r2
 80111d4:	4298      	cmp	r0, r3
 80111d6:	4b98      	ldr	r3, [pc, #608]	@ (8011438 <__ieee754_pow+0x288>)
 80111d8:	4193      	sbcs	r3, r2
 80111da:	f080 84ea 	bcs.w	8011bb2 <__ieee754_pow+0xa02>
 80111de:	e9dd 2300 	ldrd	r2, r3, [sp]
 80111e2:	4630      	mov	r0, r6
 80111e4:	4639      	mov	r1, r7
 80111e6:	f7ef f859 	bl	800029c <__adddf3>
 80111ea:	ec41 0b10 	vmov	d0, r0, r1
 80111ee:	b011      	add	sp, #68	@ 0x44
 80111f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80111f4:	4a91      	ldr	r2, [pc, #580]	@ (801143c <__ieee754_pow+0x28c>)
 80111f6:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 80111fa:	4590      	cmp	r8, r2
 80111fc:	463d      	mov	r5, r7
 80111fe:	4633      	mov	r3, r6
 8011200:	d806      	bhi.n	8011210 <__ieee754_pow+0x60>
 8011202:	d101      	bne.n	8011208 <__ieee754_pow+0x58>
 8011204:	2e00      	cmp	r6, #0
 8011206:	d1ea      	bne.n	80111de <__ieee754_pow+0x2e>
 8011208:	4592      	cmp	sl, r2
 801120a:	d801      	bhi.n	8011210 <__ieee754_pow+0x60>
 801120c:	d10e      	bne.n	801122c <__ieee754_pow+0x7c>
 801120e:	b169      	cbz	r1, 801122c <__ieee754_pow+0x7c>
 8011210:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8011214:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8011218:	431d      	orrs	r5, r3
 801121a:	d1e0      	bne.n	80111de <__ieee754_pow+0x2e>
 801121c:	e9dd 3200 	ldrd	r3, r2, [sp]
 8011220:	18db      	adds	r3, r3, r3
 8011222:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8011226:	4152      	adcs	r2, r2
 8011228:	429d      	cmp	r5, r3
 801122a:	e7d4      	b.n	80111d6 <__ieee754_pow+0x26>
 801122c:	2d00      	cmp	r5, #0
 801122e:	46c3      	mov	fp, r8
 8011230:	da3a      	bge.n	80112a8 <__ieee754_pow+0xf8>
 8011232:	4a83      	ldr	r2, [pc, #524]	@ (8011440 <__ieee754_pow+0x290>)
 8011234:	4592      	cmp	sl, r2
 8011236:	d84d      	bhi.n	80112d4 <__ieee754_pow+0x124>
 8011238:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 801123c:	4592      	cmp	sl, r2
 801123e:	f240 84c7 	bls.w	8011bd0 <__ieee754_pow+0xa20>
 8011242:	ea4f 522a 	mov.w	r2, sl, asr #20
 8011246:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 801124a:	2a14      	cmp	r2, #20
 801124c:	dd0f      	ble.n	801126e <__ieee754_pow+0xbe>
 801124e:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8011252:	fa21 f402 	lsr.w	r4, r1, r2
 8011256:	fa04 f202 	lsl.w	r2, r4, r2
 801125a:	428a      	cmp	r2, r1
 801125c:	f040 84b8 	bne.w	8011bd0 <__ieee754_pow+0xa20>
 8011260:	f004 0401 	and.w	r4, r4, #1
 8011264:	f1c4 0402 	rsb	r4, r4, #2
 8011268:	2900      	cmp	r1, #0
 801126a:	d158      	bne.n	801131e <__ieee754_pow+0x16e>
 801126c:	e00e      	b.n	801128c <__ieee754_pow+0xdc>
 801126e:	2900      	cmp	r1, #0
 8011270:	d154      	bne.n	801131c <__ieee754_pow+0x16c>
 8011272:	f1c2 0214 	rsb	r2, r2, #20
 8011276:	fa4a f402 	asr.w	r4, sl, r2
 801127a:	fa04 f202 	lsl.w	r2, r4, r2
 801127e:	4552      	cmp	r2, sl
 8011280:	f040 84a3 	bne.w	8011bca <__ieee754_pow+0xa1a>
 8011284:	f004 0401 	and.w	r4, r4, #1
 8011288:	f1c4 0402 	rsb	r4, r4, #2
 801128c:	4a6d      	ldr	r2, [pc, #436]	@ (8011444 <__ieee754_pow+0x294>)
 801128e:	4592      	cmp	sl, r2
 8011290:	d12e      	bne.n	80112f0 <__ieee754_pow+0x140>
 8011292:	f1b9 0f00 	cmp.w	r9, #0
 8011296:	f280 8494 	bge.w	8011bc2 <__ieee754_pow+0xa12>
 801129a:	496a      	ldr	r1, [pc, #424]	@ (8011444 <__ieee754_pow+0x294>)
 801129c:	4632      	mov	r2, r6
 801129e:	463b      	mov	r3, r7
 80112a0:	2000      	movs	r0, #0
 80112a2:	f7ef fadb 	bl	800085c <__aeabi_ddiv>
 80112a6:	e7a0      	b.n	80111ea <__ieee754_pow+0x3a>
 80112a8:	2400      	movs	r4, #0
 80112aa:	bbc1      	cbnz	r1, 801131e <__ieee754_pow+0x16e>
 80112ac:	4a63      	ldr	r2, [pc, #396]	@ (801143c <__ieee754_pow+0x28c>)
 80112ae:	4592      	cmp	sl, r2
 80112b0:	d1ec      	bne.n	801128c <__ieee754_pow+0xdc>
 80112b2:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 80112b6:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 80112ba:	431a      	orrs	r2, r3
 80112bc:	f000 8479 	beq.w	8011bb2 <__ieee754_pow+0xa02>
 80112c0:	4b61      	ldr	r3, [pc, #388]	@ (8011448 <__ieee754_pow+0x298>)
 80112c2:	4598      	cmp	r8, r3
 80112c4:	d908      	bls.n	80112d8 <__ieee754_pow+0x128>
 80112c6:	f1b9 0f00 	cmp.w	r9, #0
 80112ca:	f2c0 8476 	blt.w	8011bba <__ieee754_pow+0xa0a>
 80112ce:	e9dd 0100 	ldrd	r0, r1, [sp]
 80112d2:	e78a      	b.n	80111ea <__ieee754_pow+0x3a>
 80112d4:	2402      	movs	r4, #2
 80112d6:	e7e8      	b.n	80112aa <__ieee754_pow+0xfa>
 80112d8:	f1b9 0f00 	cmp.w	r9, #0
 80112dc:	f04f 0000 	mov.w	r0, #0
 80112e0:	f04f 0100 	mov.w	r1, #0
 80112e4:	da81      	bge.n	80111ea <__ieee754_pow+0x3a>
 80112e6:	e9dd 0300 	ldrd	r0, r3, [sp]
 80112ea:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 80112ee:	e77c      	b.n	80111ea <__ieee754_pow+0x3a>
 80112f0:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 80112f4:	d106      	bne.n	8011304 <__ieee754_pow+0x154>
 80112f6:	4632      	mov	r2, r6
 80112f8:	463b      	mov	r3, r7
 80112fa:	4630      	mov	r0, r6
 80112fc:	4639      	mov	r1, r7
 80112fe:	f7ef f983 	bl	8000608 <__aeabi_dmul>
 8011302:	e772      	b.n	80111ea <__ieee754_pow+0x3a>
 8011304:	4a51      	ldr	r2, [pc, #324]	@ (801144c <__ieee754_pow+0x29c>)
 8011306:	4591      	cmp	r9, r2
 8011308:	d109      	bne.n	801131e <__ieee754_pow+0x16e>
 801130a:	2d00      	cmp	r5, #0
 801130c:	db07      	blt.n	801131e <__ieee754_pow+0x16e>
 801130e:	ec47 6b10 	vmov	d0, r6, r7
 8011312:	b011      	add	sp, #68	@ 0x44
 8011314:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011318:	f000 bd52 	b.w	8011dc0 <__ieee754_sqrt>
 801131c:	2400      	movs	r4, #0
 801131e:	ec47 6b10 	vmov	d0, r6, r7
 8011322:	9302      	str	r3, [sp, #8]
 8011324:	f000 fc88 	bl	8011c38 <fabs>
 8011328:	9b02      	ldr	r3, [sp, #8]
 801132a:	ec51 0b10 	vmov	r0, r1, d0
 801132e:	bb53      	cbnz	r3, 8011386 <__ieee754_pow+0x1d6>
 8011330:	4b44      	ldr	r3, [pc, #272]	@ (8011444 <__ieee754_pow+0x294>)
 8011332:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 8011336:	429a      	cmp	r2, r3
 8011338:	d002      	beq.n	8011340 <__ieee754_pow+0x190>
 801133a:	f1b8 0f00 	cmp.w	r8, #0
 801133e:	d122      	bne.n	8011386 <__ieee754_pow+0x1d6>
 8011340:	f1b9 0f00 	cmp.w	r9, #0
 8011344:	da05      	bge.n	8011352 <__ieee754_pow+0x1a2>
 8011346:	4602      	mov	r2, r0
 8011348:	460b      	mov	r3, r1
 801134a:	2000      	movs	r0, #0
 801134c:	493d      	ldr	r1, [pc, #244]	@ (8011444 <__ieee754_pow+0x294>)
 801134e:	f7ef fa85 	bl	800085c <__aeabi_ddiv>
 8011352:	2d00      	cmp	r5, #0
 8011354:	f6bf af49 	bge.w	80111ea <__ieee754_pow+0x3a>
 8011358:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 801135c:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8011360:	ea58 0804 	orrs.w	r8, r8, r4
 8011364:	d108      	bne.n	8011378 <__ieee754_pow+0x1c8>
 8011366:	4602      	mov	r2, r0
 8011368:	460b      	mov	r3, r1
 801136a:	4610      	mov	r0, r2
 801136c:	4619      	mov	r1, r3
 801136e:	f7ee ff93 	bl	8000298 <__aeabi_dsub>
 8011372:	4602      	mov	r2, r0
 8011374:	460b      	mov	r3, r1
 8011376:	e794      	b.n	80112a2 <__ieee754_pow+0xf2>
 8011378:	2c01      	cmp	r4, #1
 801137a:	f47f af36 	bne.w	80111ea <__ieee754_pow+0x3a>
 801137e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8011382:	4619      	mov	r1, r3
 8011384:	e731      	b.n	80111ea <__ieee754_pow+0x3a>
 8011386:	0feb      	lsrs	r3, r5, #31
 8011388:	3b01      	subs	r3, #1
 801138a:	ea53 0204 	orrs.w	r2, r3, r4
 801138e:	d102      	bne.n	8011396 <__ieee754_pow+0x1e6>
 8011390:	4632      	mov	r2, r6
 8011392:	463b      	mov	r3, r7
 8011394:	e7e9      	b.n	801136a <__ieee754_pow+0x1ba>
 8011396:	3c01      	subs	r4, #1
 8011398:	431c      	orrs	r4, r3
 801139a:	d016      	beq.n	80113ca <__ieee754_pow+0x21a>
 801139c:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 8011428 <__ieee754_pow+0x278>
 80113a0:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 80113a4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80113a8:	f240 8112 	bls.w	80115d0 <__ieee754_pow+0x420>
 80113ac:	4b28      	ldr	r3, [pc, #160]	@ (8011450 <__ieee754_pow+0x2a0>)
 80113ae:	459a      	cmp	sl, r3
 80113b0:	4b25      	ldr	r3, [pc, #148]	@ (8011448 <__ieee754_pow+0x298>)
 80113b2:	d916      	bls.n	80113e2 <__ieee754_pow+0x232>
 80113b4:	4598      	cmp	r8, r3
 80113b6:	d80b      	bhi.n	80113d0 <__ieee754_pow+0x220>
 80113b8:	f1b9 0f00 	cmp.w	r9, #0
 80113bc:	da0b      	bge.n	80113d6 <__ieee754_pow+0x226>
 80113be:	2000      	movs	r0, #0
 80113c0:	b011      	add	sp, #68	@ 0x44
 80113c2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113c6:	f000 bcf3 	b.w	8011db0 <__math_oflow>
 80113ca:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 8011430 <__ieee754_pow+0x280>
 80113ce:	e7e7      	b.n	80113a0 <__ieee754_pow+0x1f0>
 80113d0:	f1b9 0f00 	cmp.w	r9, #0
 80113d4:	dcf3      	bgt.n	80113be <__ieee754_pow+0x20e>
 80113d6:	2000      	movs	r0, #0
 80113d8:	b011      	add	sp, #68	@ 0x44
 80113da:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113de:	f000 bcdf 	b.w	8011da0 <__math_uflow>
 80113e2:	4598      	cmp	r8, r3
 80113e4:	d20c      	bcs.n	8011400 <__ieee754_pow+0x250>
 80113e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80113ea:	2200      	movs	r2, #0
 80113ec:	2300      	movs	r3, #0
 80113ee:	f7ef fb7d 	bl	8000aec <__aeabi_dcmplt>
 80113f2:	3800      	subs	r0, #0
 80113f4:	bf18      	it	ne
 80113f6:	2001      	movne	r0, #1
 80113f8:	f1b9 0f00 	cmp.w	r9, #0
 80113fc:	daec      	bge.n	80113d8 <__ieee754_pow+0x228>
 80113fe:	e7df      	b.n	80113c0 <__ieee754_pow+0x210>
 8011400:	4b10      	ldr	r3, [pc, #64]	@ (8011444 <__ieee754_pow+0x294>)
 8011402:	4598      	cmp	r8, r3
 8011404:	f04f 0200 	mov.w	r2, #0
 8011408:	d924      	bls.n	8011454 <__ieee754_pow+0x2a4>
 801140a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801140e:	2300      	movs	r3, #0
 8011410:	f7ef fb6c 	bl	8000aec <__aeabi_dcmplt>
 8011414:	3800      	subs	r0, #0
 8011416:	bf18      	it	ne
 8011418:	2001      	movne	r0, #1
 801141a:	f1b9 0f00 	cmp.w	r9, #0
 801141e:	dccf      	bgt.n	80113c0 <__ieee754_pow+0x210>
 8011420:	e7da      	b.n	80113d8 <__ieee754_pow+0x228>
 8011422:	bf00      	nop
 8011424:	f3af 8000 	nop.w
 8011428:	00000000 	.word	0x00000000
 801142c:	3ff00000 	.word	0x3ff00000
 8011430:	00000000 	.word	0x00000000
 8011434:	bff00000 	.word	0xbff00000
 8011438:	fff00000 	.word	0xfff00000
 801143c:	7ff00000 	.word	0x7ff00000
 8011440:	433fffff 	.word	0x433fffff
 8011444:	3ff00000 	.word	0x3ff00000
 8011448:	3fefffff 	.word	0x3fefffff
 801144c:	3fe00000 	.word	0x3fe00000
 8011450:	43f00000 	.word	0x43f00000
 8011454:	4b5a      	ldr	r3, [pc, #360]	@ (80115c0 <__ieee754_pow+0x410>)
 8011456:	f7ee ff1f 	bl	8000298 <__aeabi_dsub>
 801145a:	a351      	add	r3, pc, #324	@ (adr r3, 80115a0 <__ieee754_pow+0x3f0>)
 801145c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011460:	4604      	mov	r4, r0
 8011462:	460d      	mov	r5, r1
 8011464:	f7ef f8d0 	bl	8000608 <__aeabi_dmul>
 8011468:	a34f      	add	r3, pc, #316	@ (adr r3, 80115a8 <__ieee754_pow+0x3f8>)
 801146a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801146e:	4606      	mov	r6, r0
 8011470:	460f      	mov	r7, r1
 8011472:	4620      	mov	r0, r4
 8011474:	4629      	mov	r1, r5
 8011476:	f7ef f8c7 	bl	8000608 <__aeabi_dmul>
 801147a:	4b52      	ldr	r3, [pc, #328]	@ (80115c4 <__ieee754_pow+0x414>)
 801147c:	4682      	mov	sl, r0
 801147e:	468b      	mov	fp, r1
 8011480:	2200      	movs	r2, #0
 8011482:	4620      	mov	r0, r4
 8011484:	4629      	mov	r1, r5
 8011486:	f7ef f8bf 	bl	8000608 <__aeabi_dmul>
 801148a:	4602      	mov	r2, r0
 801148c:	460b      	mov	r3, r1
 801148e:	a148      	add	r1, pc, #288	@ (adr r1, 80115b0 <__ieee754_pow+0x400>)
 8011490:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011494:	f7ee ff00 	bl	8000298 <__aeabi_dsub>
 8011498:	4622      	mov	r2, r4
 801149a:	462b      	mov	r3, r5
 801149c:	f7ef f8b4 	bl	8000608 <__aeabi_dmul>
 80114a0:	4602      	mov	r2, r0
 80114a2:	460b      	mov	r3, r1
 80114a4:	2000      	movs	r0, #0
 80114a6:	4948      	ldr	r1, [pc, #288]	@ (80115c8 <__ieee754_pow+0x418>)
 80114a8:	f7ee fef6 	bl	8000298 <__aeabi_dsub>
 80114ac:	4622      	mov	r2, r4
 80114ae:	4680      	mov	r8, r0
 80114b0:	4689      	mov	r9, r1
 80114b2:	462b      	mov	r3, r5
 80114b4:	4620      	mov	r0, r4
 80114b6:	4629      	mov	r1, r5
 80114b8:	f7ef f8a6 	bl	8000608 <__aeabi_dmul>
 80114bc:	4602      	mov	r2, r0
 80114be:	460b      	mov	r3, r1
 80114c0:	4640      	mov	r0, r8
 80114c2:	4649      	mov	r1, r9
 80114c4:	f7ef f8a0 	bl	8000608 <__aeabi_dmul>
 80114c8:	a33b      	add	r3, pc, #236	@ (adr r3, 80115b8 <__ieee754_pow+0x408>)
 80114ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80114ce:	f7ef f89b 	bl	8000608 <__aeabi_dmul>
 80114d2:	4602      	mov	r2, r0
 80114d4:	460b      	mov	r3, r1
 80114d6:	4650      	mov	r0, sl
 80114d8:	4659      	mov	r1, fp
 80114da:	f7ee fedd 	bl	8000298 <__aeabi_dsub>
 80114de:	4602      	mov	r2, r0
 80114e0:	460b      	mov	r3, r1
 80114e2:	4680      	mov	r8, r0
 80114e4:	4689      	mov	r9, r1
 80114e6:	4630      	mov	r0, r6
 80114e8:	4639      	mov	r1, r7
 80114ea:	f7ee fed7 	bl	800029c <__adddf3>
 80114ee:	2400      	movs	r4, #0
 80114f0:	4632      	mov	r2, r6
 80114f2:	463b      	mov	r3, r7
 80114f4:	4620      	mov	r0, r4
 80114f6:	460d      	mov	r5, r1
 80114f8:	f7ee fece 	bl	8000298 <__aeabi_dsub>
 80114fc:	4602      	mov	r2, r0
 80114fe:	460b      	mov	r3, r1
 8011500:	4640      	mov	r0, r8
 8011502:	4649      	mov	r1, r9
 8011504:	f7ee fec8 	bl	8000298 <__aeabi_dsub>
 8011508:	e9dd 2300 	ldrd	r2, r3, [sp]
 801150c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011510:	2300      	movs	r3, #0
 8011512:	9304      	str	r3, [sp, #16]
 8011514:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8011518:	4606      	mov	r6, r0
 801151a:	460f      	mov	r7, r1
 801151c:	4652      	mov	r2, sl
 801151e:	465b      	mov	r3, fp
 8011520:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011524:	f7ee feb8 	bl	8000298 <__aeabi_dsub>
 8011528:	4622      	mov	r2, r4
 801152a:	462b      	mov	r3, r5
 801152c:	f7ef f86c 	bl	8000608 <__aeabi_dmul>
 8011530:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011534:	4680      	mov	r8, r0
 8011536:	4689      	mov	r9, r1
 8011538:	4630      	mov	r0, r6
 801153a:	4639      	mov	r1, r7
 801153c:	f7ef f864 	bl	8000608 <__aeabi_dmul>
 8011540:	4602      	mov	r2, r0
 8011542:	460b      	mov	r3, r1
 8011544:	4640      	mov	r0, r8
 8011546:	4649      	mov	r1, r9
 8011548:	f7ee fea8 	bl	800029c <__adddf3>
 801154c:	4652      	mov	r2, sl
 801154e:	465b      	mov	r3, fp
 8011550:	4606      	mov	r6, r0
 8011552:	460f      	mov	r7, r1
 8011554:	4620      	mov	r0, r4
 8011556:	4629      	mov	r1, r5
 8011558:	f7ef f856 	bl	8000608 <__aeabi_dmul>
 801155c:	460b      	mov	r3, r1
 801155e:	4602      	mov	r2, r0
 8011560:	4680      	mov	r8, r0
 8011562:	4689      	mov	r9, r1
 8011564:	4630      	mov	r0, r6
 8011566:	4639      	mov	r1, r7
 8011568:	f7ee fe98 	bl	800029c <__adddf3>
 801156c:	4b17      	ldr	r3, [pc, #92]	@ (80115cc <__ieee754_pow+0x41c>)
 801156e:	4299      	cmp	r1, r3
 8011570:	4604      	mov	r4, r0
 8011572:	460d      	mov	r5, r1
 8011574:	468a      	mov	sl, r1
 8011576:	468b      	mov	fp, r1
 8011578:	f340 82ef 	ble.w	8011b5a <__ieee754_pow+0x9aa>
 801157c:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8011580:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8011584:	4303      	orrs	r3, r0
 8011586:	f000 81e8 	beq.w	801195a <__ieee754_pow+0x7aa>
 801158a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801158e:	2200      	movs	r2, #0
 8011590:	2300      	movs	r3, #0
 8011592:	f7ef faab 	bl	8000aec <__aeabi_dcmplt>
 8011596:	3800      	subs	r0, #0
 8011598:	bf18      	it	ne
 801159a:	2001      	movne	r0, #1
 801159c:	e710      	b.n	80113c0 <__ieee754_pow+0x210>
 801159e:	bf00      	nop
 80115a0:	60000000 	.word	0x60000000
 80115a4:	3ff71547 	.word	0x3ff71547
 80115a8:	f85ddf44 	.word	0xf85ddf44
 80115ac:	3e54ae0b 	.word	0x3e54ae0b
 80115b0:	55555555 	.word	0x55555555
 80115b4:	3fd55555 	.word	0x3fd55555
 80115b8:	652b82fe 	.word	0x652b82fe
 80115bc:	3ff71547 	.word	0x3ff71547
 80115c0:	3ff00000 	.word	0x3ff00000
 80115c4:	3fd00000 	.word	0x3fd00000
 80115c8:	3fe00000 	.word	0x3fe00000
 80115cc:	408fffff 	.word	0x408fffff
 80115d0:	4bd5      	ldr	r3, [pc, #852]	@ (8011928 <__ieee754_pow+0x778>)
 80115d2:	402b      	ands	r3, r5
 80115d4:	2200      	movs	r2, #0
 80115d6:	b92b      	cbnz	r3, 80115e4 <__ieee754_pow+0x434>
 80115d8:	4bd4      	ldr	r3, [pc, #848]	@ (801192c <__ieee754_pow+0x77c>)
 80115da:	f7ef f815 	bl	8000608 <__aeabi_dmul>
 80115de:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 80115e2:	468b      	mov	fp, r1
 80115e4:	ea4f 532b 	mov.w	r3, fp, asr #20
 80115e8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80115ec:	4413      	add	r3, r2
 80115ee:	930a      	str	r3, [sp, #40]	@ 0x28
 80115f0:	4bcf      	ldr	r3, [pc, #828]	@ (8011930 <__ieee754_pow+0x780>)
 80115f2:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 80115f6:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 80115fa:	459b      	cmp	fp, r3
 80115fc:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8011600:	dd08      	ble.n	8011614 <__ieee754_pow+0x464>
 8011602:	4bcc      	ldr	r3, [pc, #816]	@ (8011934 <__ieee754_pow+0x784>)
 8011604:	459b      	cmp	fp, r3
 8011606:	f340 81a5 	ble.w	8011954 <__ieee754_pow+0x7a4>
 801160a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801160c:	3301      	adds	r3, #1
 801160e:	930a      	str	r3, [sp, #40]	@ 0x28
 8011610:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8011614:	f04f 0a00 	mov.w	sl, #0
 8011618:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 801161c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801161e:	4bc6      	ldr	r3, [pc, #792]	@ (8011938 <__ieee754_pow+0x788>)
 8011620:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8011624:	ed93 7b00 	vldr	d7, [r3]
 8011628:	4629      	mov	r1, r5
 801162a:	ec53 2b17 	vmov	r2, r3, d7
 801162e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8011632:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8011636:	f7ee fe2f 	bl	8000298 <__aeabi_dsub>
 801163a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801163e:	4606      	mov	r6, r0
 8011640:	460f      	mov	r7, r1
 8011642:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011646:	f7ee fe29 	bl	800029c <__adddf3>
 801164a:	4602      	mov	r2, r0
 801164c:	460b      	mov	r3, r1
 801164e:	2000      	movs	r0, #0
 8011650:	49ba      	ldr	r1, [pc, #744]	@ (801193c <__ieee754_pow+0x78c>)
 8011652:	f7ef f903 	bl	800085c <__aeabi_ddiv>
 8011656:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 801165a:	4602      	mov	r2, r0
 801165c:	460b      	mov	r3, r1
 801165e:	4630      	mov	r0, r6
 8011660:	4639      	mov	r1, r7
 8011662:	f7ee ffd1 	bl	8000608 <__aeabi_dmul>
 8011666:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801166a:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 801166e:	106d      	asrs	r5, r5, #1
 8011670:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8011674:	f04f 0b00 	mov.w	fp, #0
 8011678:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 801167c:	4661      	mov	r1, ip
 801167e:	2200      	movs	r2, #0
 8011680:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8011684:	4658      	mov	r0, fp
 8011686:	46e1      	mov	r9, ip
 8011688:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 801168c:	4614      	mov	r4, r2
 801168e:	461d      	mov	r5, r3
 8011690:	f7ee ffba 	bl	8000608 <__aeabi_dmul>
 8011694:	4602      	mov	r2, r0
 8011696:	460b      	mov	r3, r1
 8011698:	4630      	mov	r0, r6
 801169a:	4639      	mov	r1, r7
 801169c:	f7ee fdfc 	bl	8000298 <__aeabi_dsub>
 80116a0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80116a4:	4606      	mov	r6, r0
 80116a6:	460f      	mov	r7, r1
 80116a8:	4620      	mov	r0, r4
 80116aa:	4629      	mov	r1, r5
 80116ac:	f7ee fdf4 	bl	8000298 <__aeabi_dsub>
 80116b0:	4602      	mov	r2, r0
 80116b2:	460b      	mov	r3, r1
 80116b4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80116b8:	f7ee fdee 	bl	8000298 <__aeabi_dsub>
 80116bc:	465a      	mov	r2, fp
 80116be:	464b      	mov	r3, r9
 80116c0:	f7ee ffa2 	bl	8000608 <__aeabi_dmul>
 80116c4:	4602      	mov	r2, r0
 80116c6:	460b      	mov	r3, r1
 80116c8:	4630      	mov	r0, r6
 80116ca:	4639      	mov	r1, r7
 80116cc:	f7ee fde4 	bl	8000298 <__aeabi_dsub>
 80116d0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80116d4:	f7ee ff98 	bl	8000608 <__aeabi_dmul>
 80116d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80116dc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80116e0:	4610      	mov	r0, r2
 80116e2:	4619      	mov	r1, r3
 80116e4:	f7ee ff90 	bl	8000608 <__aeabi_dmul>
 80116e8:	a37d      	add	r3, pc, #500	@ (adr r3, 80118e0 <__ieee754_pow+0x730>)
 80116ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116ee:	4604      	mov	r4, r0
 80116f0:	460d      	mov	r5, r1
 80116f2:	f7ee ff89 	bl	8000608 <__aeabi_dmul>
 80116f6:	a37c      	add	r3, pc, #496	@ (adr r3, 80118e8 <__ieee754_pow+0x738>)
 80116f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116fc:	f7ee fdce 	bl	800029c <__adddf3>
 8011700:	4622      	mov	r2, r4
 8011702:	462b      	mov	r3, r5
 8011704:	f7ee ff80 	bl	8000608 <__aeabi_dmul>
 8011708:	a379      	add	r3, pc, #484	@ (adr r3, 80118f0 <__ieee754_pow+0x740>)
 801170a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801170e:	f7ee fdc5 	bl	800029c <__adddf3>
 8011712:	4622      	mov	r2, r4
 8011714:	462b      	mov	r3, r5
 8011716:	f7ee ff77 	bl	8000608 <__aeabi_dmul>
 801171a:	a377      	add	r3, pc, #476	@ (adr r3, 80118f8 <__ieee754_pow+0x748>)
 801171c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011720:	f7ee fdbc 	bl	800029c <__adddf3>
 8011724:	4622      	mov	r2, r4
 8011726:	462b      	mov	r3, r5
 8011728:	f7ee ff6e 	bl	8000608 <__aeabi_dmul>
 801172c:	a374      	add	r3, pc, #464	@ (adr r3, 8011900 <__ieee754_pow+0x750>)
 801172e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011732:	f7ee fdb3 	bl	800029c <__adddf3>
 8011736:	4622      	mov	r2, r4
 8011738:	462b      	mov	r3, r5
 801173a:	f7ee ff65 	bl	8000608 <__aeabi_dmul>
 801173e:	a372      	add	r3, pc, #456	@ (adr r3, 8011908 <__ieee754_pow+0x758>)
 8011740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011744:	f7ee fdaa 	bl	800029c <__adddf3>
 8011748:	4622      	mov	r2, r4
 801174a:	4606      	mov	r6, r0
 801174c:	460f      	mov	r7, r1
 801174e:	462b      	mov	r3, r5
 8011750:	4620      	mov	r0, r4
 8011752:	4629      	mov	r1, r5
 8011754:	f7ee ff58 	bl	8000608 <__aeabi_dmul>
 8011758:	4602      	mov	r2, r0
 801175a:	460b      	mov	r3, r1
 801175c:	4630      	mov	r0, r6
 801175e:	4639      	mov	r1, r7
 8011760:	f7ee ff52 	bl	8000608 <__aeabi_dmul>
 8011764:	465a      	mov	r2, fp
 8011766:	4604      	mov	r4, r0
 8011768:	460d      	mov	r5, r1
 801176a:	464b      	mov	r3, r9
 801176c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011770:	f7ee fd94 	bl	800029c <__adddf3>
 8011774:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8011778:	f7ee ff46 	bl	8000608 <__aeabi_dmul>
 801177c:	4622      	mov	r2, r4
 801177e:	462b      	mov	r3, r5
 8011780:	f7ee fd8c 	bl	800029c <__adddf3>
 8011784:	465a      	mov	r2, fp
 8011786:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801178a:	464b      	mov	r3, r9
 801178c:	4658      	mov	r0, fp
 801178e:	4649      	mov	r1, r9
 8011790:	f7ee ff3a 	bl	8000608 <__aeabi_dmul>
 8011794:	4b6a      	ldr	r3, [pc, #424]	@ (8011940 <__ieee754_pow+0x790>)
 8011796:	2200      	movs	r2, #0
 8011798:	4606      	mov	r6, r0
 801179a:	460f      	mov	r7, r1
 801179c:	f7ee fd7e 	bl	800029c <__adddf3>
 80117a0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80117a4:	f7ee fd7a 	bl	800029c <__adddf3>
 80117a8:	46d8      	mov	r8, fp
 80117aa:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 80117ae:	460d      	mov	r5, r1
 80117b0:	465a      	mov	r2, fp
 80117b2:	460b      	mov	r3, r1
 80117b4:	4640      	mov	r0, r8
 80117b6:	4649      	mov	r1, r9
 80117b8:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 80117bc:	f7ee ff24 	bl	8000608 <__aeabi_dmul>
 80117c0:	465c      	mov	r4, fp
 80117c2:	4680      	mov	r8, r0
 80117c4:	4689      	mov	r9, r1
 80117c6:	4b5e      	ldr	r3, [pc, #376]	@ (8011940 <__ieee754_pow+0x790>)
 80117c8:	2200      	movs	r2, #0
 80117ca:	4620      	mov	r0, r4
 80117cc:	4629      	mov	r1, r5
 80117ce:	f7ee fd63 	bl	8000298 <__aeabi_dsub>
 80117d2:	4632      	mov	r2, r6
 80117d4:	463b      	mov	r3, r7
 80117d6:	f7ee fd5f 	bl	8000298 <__aeabi_dsub>
 80117da:	4602      	mov	r2, r0
 80117dc:	460b      	mov	r3, r1
 80117de:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80117e2:	f7ee fd59 	bl	8000298 <__aeabi_dsub>
 80117e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80117ea:	f7ee ff0d 	bl	8000608 <__aeabi_dmul>
 80117ee:	4622      	mov	r2, r4
 80117f0:	4606      	mov	r6, r0
 80117f2:	460f      	mov	r7, r1
 80117f4:	462b      	mov	r3, r5
 80117f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80117fa:	f7ee ff05 	bl	8000608 <__aeabi_dmul>
 80117fe:	4602      	mov	r2, r0
 8011800:	460b      	mov	r3, r1
 8011802:	4630      	mov	r0, r6
 8011804:	4639      	mov	r1, r7
 8011806:	f7ee fd49 	bl	800029c <__adddf3>
 801180a:	4606      	mov	r6, r0
 801180c:	460f      	mov	r7, r1
 801180e:	4602      	mov	r2, r0
 8011810:	460b      	mov	r3, r1
 8011812:	4640      	mov	r0, r8
 8011814:	4649      	mov	r1, r9
 8011816:	f7ee fd41 	bl	800029c <__adddf3>
 801181a:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 801181e:	a33c      	add	r3, pc, #240	@ (adr r3, 8011910 <__ieee754_pow+0x760>)
 8011820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011824:	4658      	mov	r0, fp
 8011826:	e9cd bc08 	strd	fp, ip, [sp, #32]
 801182a:	460d      	mov	r5, r1
 801182c:	f7ee feec 	bl	8000608 <__aeabi_dmul>
 8011830:	465c      	mov	r4, fp
 8011832:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011836:	4642      	mov	r2, r8
 8011838:	464b      	mov	r3, r9
 801183a:	4620      	mov	r0, r4
 801183c:	4629      	mov	r1, r5
 801183e:	f7ee fd2b 	bl	8000298 <__aeabi_dsub>
 8011842:	4602      	mov	r2, r0
 8011844:	460b      	mov	r3, r1
 8011846:	4630      	mov	r0, r6
 8011848:	4639      	mov	r1, r7
 801184a:	f7ee fd25 	bl	8000298 <__aeabi_dsub>
 801184e:	a332      	add	r3, pc, #200	@ (adr r3, 8011918 <__ieee754_pow+0x768>)
 8011850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011854:	f7ee fed8 	bl	8000608 <__aeabi_dmul>
 8011858:	a331      	add	r3, pc, #196	@ (adr r3, 8011920 <__ieee754_pow+0x770>)
 801185a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801185e:	4606      	mov	r6, r0
 8011860:	460f      	mov	r7, r1
 8011862:	4620      	mov	r0, r4
 8011864:	4629      	mov	r1, r5
 8011866:	f7ee fecf 	bl	8000608 <__aeabi_dmul>
 801186a:	4602      	mov	r2, r0
 801186c:	460b      	mov	r3, r1
 801186e:	4630      	mov	r0, r6
 8011870:	4639      	mov	r1, r7
 8011872:	f7ee fd13 	bl	800029c <__adddf3>
 8011876:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8011878:	4b32      	ldr	r3, [pc, #200]	@ (8011944 <__ieee754_pow+0x794>)
 801187a:	4413      	add	r3, r2
 801187c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011880:	f7ee fd0c 	bl	800029c <__adddf3>
 8011884:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8011888:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801188a:	f7ee fe53 	bl	8000534 <__aeabi_i2d>
 801188e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8011890:	4b2d      	ldr	r3, [pc, #180]	@ (8011948 <__ieee754_pow+0x798>)
 8011892:	4413      	add	r3, r2
 8011894:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011898:	4606      	mov	r6, r0
 801189a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801189e:	460f      	mov	r7, r1
 80118a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80118a4:	f7ee fcfa 	bl	800029c <__adddf3>
 80118a8:	4642      	mov	r2, r8
 80118aa:	464b      	mov	r3, r9
 80118ac:	f7ee fcf6 	bl	800029c <__adddf3>
 80118b0:	4632      	mov	r2, r6
 80118b2:	463b      	mov	r3, r7
 80118b4:	f7ee fcf2 	bl	800029c <__adddf3>
 80118b8:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 80118bc:	4632      	mov	r2, r6
 80118be:	463b      	mov	r3, r7
 80118c0:	4658      	mov	r0, fp
 80118c2:	460d      	mov	r5, r1
 80118c4:	f7ee fce8 	bl	8000298 <__aeabi_dsub>
 80118c8:	4642      	mov	r2, r8
 80118ca:	464b      	mov	r3, r9
 80118cc:	f7ee fce4 	bl	8000298 <__aeabi_dsub>
 80118d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80118d4:	f7ee fce0 	bl	8000298 <__aeabi_dsub>
 80118d8:	465c      	mov	r4, fp
 80118da:	4602      	mov	r2, r0
 80118dc:	e036      	b.n	801194c <__ieee754_pow+0x79c>
 80118de:	bf00      	nop
 80118e0:	4a454eef 	.word	0x4a454eef
 80118e4:	3fca7e28 	.word	0x3fca7e28
 80118e8:	93c9db65 	.word	0x93c9db65
 80118ec:	3fcd864a 	.word	0x3fcd864a
 80118f0:	a91d4101 	.word	0xa91d4101
 80118f4:	3fd17460 	.word	0x3fd17460
 80118f8:	518f264d 	.word	0x518f264d
 80118fc:	3fd55555 	.word	0x3fd55555
 8011900:	db6fabff 	.word	0xdb6fabff
 8011904:	3fdb6db6 	.word	0x3fdb6db6
 8011908:	33333303 	.word	0x33333303
 801190c:	3fe33333 	.word	0x3fe33333
 8011910:	e0000000 	.word	0xe0000000
 8011914:	3feec709 	.word	0x3feec709
 8011918:	dc3a03fd 	.word	0xdc3a03fd
 801191c:	3feec709 	.word	0x3feec709
 8011920:	145b01f5 	.word	0x145b01f5
 8011924:	be3e2fe0 	.word	0xbe3e2fe0
 8011928:	7ff00000 	.word	0x7ff00000
 801192c:	43400000 	.word	0x43400000
 8011930:	0003988e 	.word	0x0003988e
 8011934:	000bb679 	.word	0x000bb679
 8011938:	08013b20 	.word	0x08013b20
 801193c:	3ff00000 	.word	0x3ff00000
 8011940:	40080000 	.word	0x40080000
 8011944:	08013b00 	.word	0x08013b00
 8011948:	08013b10 	.word	0x08013b10
 801194c:	460b      	mov	r3, r1
 801194e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011952:	e5d7      	b.n	8011504 <__ieee754_pow+0x354>
 8011954:	f04f 0a01 	mov.w	sl, #1
 8011958:	e65e      	b.n	8011618 <__ieee754_pow+0x468>
 801195a:	a3b4      	add	r3, pc, #720	@ (adr r3, 8011c2c <__ieee754_pow+0xa7c>)
 801195c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011960:	4630      	mov	r0, r6
 8011962:	4639      	mov	r1, r7
 8011964:	f7ee fc9a 	bl	800029c <__adddf3>
 8011968:	4642      	mov	r2, r8
 801196a:	e9cd 0100 	strd	r0, r1, [sp]
 801196e:	464b      	mov	r3, r9
 8011970:	4620      	mov	r0, r4
 8011972:	4629      	mov	r1, r5
 8011974:	f7ee fc90 	bl	8000298 <__aeabi_dsub>
 8011978:	4602      	mov	r2, r0
 801197a:	460b      	mov	r3, r1
 801197c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011980:	f7ef f8d2 	bl	8000b28 <__aeabi_dcmpgt>
 8011984:	2800      	cmp	r0, #0
 8011986:	f47f ae00 	bne.w	801158a <__ieee754_pow+0x3da>
 801198a:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 801198e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8011992:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 8011996:	fa43 fa0a 	asr.w	sl, r3, sl
 801199a:	44da      	add	sl, fp
 801199c:	f3ca 510a 	ubfx	r1, sl, #20, #11
 80119a0:	489d      	ldr	r0, [pc, #628]	@ (8011c18 <__ieee754_pow+0xa68>)
 80119a2:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 80119a6:	4108      	asrs	r0, r1
 80119a8:	ea00 030a 	and.w	r3, r0, sl
 80119ac:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 80119b0:	f1c1 0114 	rsb	r1, r1, #20
 80119b4:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 80119b8:	fa4a fa01 	asr.w	sl, sl, r1
 80119bc:	f1bb 0f00 	cmp.w	fp, #0
 80119c0:	4640      	mov	r0, r8
 80119c2:	4649      	mov	r1, r9
 80119c4:	f04f 0200 	mov.w	r2, #0
 80119c8:	bfb8      	it	lt
 80119ca:	f1ca 0a00 	rsblt	sl, sl, #0
 80119ce:	f7ee fc63 	bl	8000298 <__aeabi_dsub>
 80119d2:	4680      	mov	r8, r0
 80119d4:	4689      	mov	r9, r1
 80119d6:	4632      	mov	r2, r6
 80119d8:	463b      	mov	r3, r7
 80119da:	4640      	mov	r0, r8
 80119dc:	4649      	mov	r1, r9
 80119de:	f7ee fc5d 	bl	800029c <__adddf3>
 80119e2:	2400      	movs	r4, #0
 80119e4:	a37c      	add	r3, pc, #496	@ (adr r3, 8011bd8 <__ieee754_pow+0xa28>)
 80119e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119ea:	4620      	mov	r0, r4
 80119ec:	460d      	mov	r5, r1
 80119ee:	f7ee fe0b 	bl	8000608 <__aeabi_dmul>
 80119f2:	4642      	mov	r2, r8
 80119f4:	e9cd 0100 	strd	r0, r1, [sp]
 80119f8:	464b      	mov	r3, r9
 80119fa:	4620      	mov	r0, r4
 80119fc:	4629      	mov	r1, r5
 80119fe:	f7ee fc4b 	bl	8000298 <__aeabi_dsub>
 8011a02:	4602      	mov	r2, r0
 8011a04:	460b      	mov	r3, r1
 8011a06:	4630      	mov	r0, r6
 8011a08:	4639      	mov	r1, r7
 8011a0a:	f7ee fc45 	bl	8000298 <__aeabi_dsub>
 8011a0e:	a374      	add	r3, pc, #464	@ (adr r3, 8011be0 <__ieee754_pow+0xa30>)
 8011a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a14:	f7ee fdf8 	bl	8000608 <__aeabi_dmul>
 8011a18:	a373      	add	r3, pc, #460	@ (adr r3, 8011be8 <__ieee754_pow+0xa38>)
 8011a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a1e:	4680      	mov	r8, r0
 8011a20:	4689      	mov	r9, r1
 8011a22:	4620      	mov	r0, r4
 8011a24:	4629      	mov	r1, r5
 8011a26:	f7ee fdef 	bl	8000608 <__aeabi_dmul>
 8011a2a:	4602      	mov	r2, r0
 8011a2c:	460b      	mov	r3, r1
 8011a2e:	4640      	mov	r0, r8
 8011a30:	4649      	mov	r1, r9
 8011a32:	f7ee fc33 	bl	800029c <__adddf3>
 8011a36:	4604      	mov	r4, r0
 8011a38:	460d      	mov	r5, r1
 8011a3a:	4602      	mov	r2, r0
 8011a3c:	460b      	mov	r3, r1
 8011a3e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011a42:	f7ee fc2b 	bl	800029c <__adddf3>
 8011a46:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011a4a:	4680      	mov	r8, r0
 8011a4c:	4689      	mov	r9, r1
 8011a4e:	f7ee fc23 	bl	8000298 <__aeabi_dsub>
 8011a52:	4602      	mov	r2, r0
 8011a54:	460b      	mov	r3, r1
 8011a56:	4620      	mov	r0, r4
 8011a58:	4629      	mov	r1, r5
 8011a5a:	f7ee fc1d 	bl	8000298 <__aeabi_dsub>
 8011a5e:	4642      	mov	r2, r8
 8011a60:	4606      	mov	r6, r0
 8011a62:	460f      	mov	r7, r1
 8011a64:	464b      	mov	r3, r9
 8011a66:	4640      	mov	r0, r8
 8011a68:	4649      	mov	r1, r9
 8011a6a:	f7ee fdcd 	bl	8000608 <__aeabi_dmul>
 8011a6e:	a360      	add	r3, pc, #384	@ (adr r3, 8011bf0 <__ieee754_pow+0xa40>)
 8011a70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a74:	4604      	mov	r4, r0
 8011a76:	460d      	mov	r5, r1
 8011a78:	f7ee fdc6 	bl	8000608 <__aeabi_dmul>
 8011a7c:	a35e      	add	r3, pc, #376	@ (adr r3, 8011bf8 <__ieee754_pow+0xa48>)
 8011a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a82:	f7ee fc09 	bl	8000298 <__aeabi_dsub>
 8011a86:	4622      	mov	r2, r4
 8011a88:	462b      	mov	r3, r5
 8011a8a:	f7ee fdbd 	bl	8000608 <__aeabi_dmul>
 8011a8e:	a35c      	add	r3, pc, #368	@ (adr r3, 8011c00 <__ieee754_pow+0xa50>)
 8011a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a94:	f7ee fc02 	bl	800029c <__adddf3>
 8011a98:	4622      	mov	r2, r4
 8011a9a:	462b      	mov	r3, r5
 8011a9c:	f7ee fdb4 	bl	8000608 <__aeabi_dmul>
 8011aa0:	a359      	add	r3, pc, #356	@ (adr r3, 8011c08 <__ieee754_pow+0xa58>)
 8011aa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011aa6:	f7ee fbf7 	bl	8000298 <__aeabi_dsub>
 8011aaa:	4622      	mov	r2, r4
 8011aac:	462b      	mov	r3, r5
 8011aae:	f7ee fdab 	bl	8000608 <__aeabi_dmul>
 8011ab2:	a357      	add	r3, pc, #348	@ (adr r3, 8011c10 <__ieee754_pow+0xa60>)
 8011ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ab8:	f7ee fbf0 	bl	800029c <__adddf3>
 8011abc:	4622      	mov	r2, r4
 8011abe:	462b      	mov	r3, r5
 8011ac0:	f7ee fda2 	bl	8000608 <__aeabi_dmul>
 8011ac4:	4602      	mov	r2, r0
 8011ac6:	460b      	mov	r3, r1
 8011ac8:	4640      	mov	r0, r8
 8011aca:	4649      	mov	r1, r9
 8011acc:	f7ee fbe4 	bl	8000298 <__aeabi_dsub>
 8011ad0:	4604      	mov	r4, r0
 8011ad2:	460d      	mov	r5, r1
 8011ad4:	4602      	mov	r2, r0
 8011ad6:	460b      	mov	r3, r1
 8011ad8:	4640      	mov	r0, r8
 8011ada:	4649      	mov	r1, r9
 8011adc:	f7ee fd94 	bl	8000608 <__aeabi_dmul>
 8011ae0:	2200      	movs	r2, #0
 8011ae2:	e9cd 0100 	strd	r0, r1, [sp]
 8011ae6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8011aea:	4620      	mov	r0, r4
 8011aec:	4629      	mov	r1, r5
 8011aee:	f7ee fbd3 	bl	8000298 <__aeabi_dsub>
 8011af2:	4602      	mov	r2, r0
 8011af4:	460b      	mov	r3, r1
 8011af6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011afa:	f7ee feaf 	bl	800085c <__aeabi_ddiv>
 8011afe:	4632      	mov	r2, r6
 8011b00:	4604      	mov	r4, r0
 8011b02:	460d      	mov	r5, r1
 8011b04:	463b      	mov	r3, r7
 8011b06:	4640      	mov	r0, r8
 8011b08:	4649      	mov	r1, r9
 8011b0a:	f7ee fd7d 	bl	8000608 <__aeabi_dmul>
 8011b0e:	4632      	mov	r2, r6
 8011b10:	463b      	mov	r3, r7
 8011b12:	f7ee fbc3 	bl	800029c <__adddf3>
 8011b16:	4602      	mov	r2, r0
 8011b18:	460b      	mov	r3, r1
 8011b1a:	4620      	mov	r0, r4
 8011b1c:	4629      	mov	r1, r5
 8011b1e:	f7ee fbbb 	bl	8000298 <__aeabi_dsub>
 8011b22:	4642      	mov	r2, r8
 8011b24:	464b      	mov	r3, r9
 8011b26:	f7ee fbb7 	bl	8000298 <__aeabi_dsub>
 8011b2a:	460b      	mov	r3, r1
 8011b2c:	4602      	mov	r2, r0
 8011b2e:	493b      	ldr	r1, [pc, #236]	@ (8011c1c <__ieee754_pow+0xa6c>)
 8011b30:	2000      	movs	r0, #0
 8011b32:	f7ee fbb1 	bl	8000298 <__aeabi_dsub>
 8011b36:	ec41 0b10 	vmov	d0, r0, r1
 8011b3a:	ee10 3a90 	vmov	r3, s1
 8011b3e:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8011b42:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8011b46:	da30      	bge.n	8011baa <__ieee754_pow+0x9fa>
 8011b48:	4650      	mov	r0, sl
 8011b4a:	f000 f87d 	bl	8011c48 <scalbn>
 8011b4e:	ec51 0b10 	vmov	r0, r1, d0
 8011b52:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011b56:	f7ff bbd2 	b.w	80112fe <__ieee754_pow+0x14e>
 8011b5a:	4c31      	ldr	r4, [pc, #196]	@ (8011c20 <__ieee754_pow+0xa70>)
 8011b5c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8011b60:	42a3      	cmp	r3, r4
 8011b62:	d91a      	bls.n	8011b9a <__ieee754_pow+0x9ea>
 8011b64:	4b2f      	ldr	r3, [pc, #188]	@ (8011c24 <__ieee754_pow+0xa74>)
 8011b66:	440b      	add	r3, r1
 8011b68:	4303      	orrs	r3, r0
 8011b6a:	d009      	beq.n	8011b80 <__ieee754_pow+0x9d0>
 8011b6c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011b70:	2200      	movs	r2, #0
 8011b72:	2300      	movs	r3, #0
 8011b74:	f7ee ffba 	bl	8000aec <__aeabi_dcmplt>
 8011b78:	3800      	subs	r0, #0
 8011b7a:	bf18      	it	ne
 8011b7c:	2001      	movne	r0, #1
 8011b7e:	e42b      	b.n	80113d8 <__ieee754_pow+0x228>
 8011b80:	4642      	mov	r2, r8
 8011b82:	464b      	mov	r3, r9
 8011b84:	f7ee fb88 	bl	8000298 <__aeabi_dsub>
 8011b88:	4632      	mov	r2, r6
 8011b8a:	463b      	mov	r3, r7
 8011b8c:	f7ee ffc2 	bl	8000b14 <__aeabi_dcmpge>
 8011b90:	2800      	cmp	r0, #0
 8011b92:	d1eb      	bne.n	8011b6c <__ieee754_pow+0x9bc>
 8011b94:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 8011c34 <__ieee754_pow+0xa84>
 8011b98:	e6f7      	b.n	801198a <__ieee754_pow+0x7da>
 8011b9a:	469a      	mov	sl, r3
 8011b9c:	4b22      	ldr	r3, [pc, #136]	@ (8011c28 <__ieee754_pow+0xa78>)
 8011b9e:	459a      	cmp	sl, r3
 8011ba0:	f63f aef3 	bhi.w	801198a <__ieee754_pow+0x7da>
 8011ba4:	f8dd a010 	ldr.w	sl, [sp, #16]
 8011ba8:	e715      	b.n	80119d6 <__ieee754_pow+0x826>
 8011baa:	ec51 0b10 	vmov	r0, r1, d0
 8011bae:	4619      	mov	r1, r3
 8011bb0:	e7cf      	b.n	8011b52 <__ieee754_pow+0x9a2>
 8011bb2:	491a      	ldr	r1, [pc, #104]	@ (8011c1c <__ieee754_pow+0xa6c>)
 8011bb4:	2000      	movs	r0, #0
 8011bb6:	f7ff bb18 	b.w	80111ea <__ieee754_pow+0x3a>
 8011bba:	2000      	movs	r0, #0
 8011bbc:	2100      	movs	r1, #0
 8011bbe:	f7ff bb14 	b.w	80111ea <__ieee754_pow+0x3a>
 8011bc2:	4630      	mov	r0, r6
 8011bc4:	4639      	mov	r1, r7
 8011bc6:	f7ff bb10 	b.w	80111ea <__ieee754_pow+0x3a>
 8011bca:	460c      	mov	r4, r1
 8011bcc:	f7ff bb5e 	b.w	801128c <__ieee754_pow+0xdc>
 8011bd0:	2400      	movs	r4, #0
 8011bd2:	f7ff bb49 	b.w	8011268 <__ieee754_pow+0xb8>
 8011bd6:	bf00      	nop
 8011bd8:	00000000 	.word	0x00000000
 8011bdc:	3fe62e43 	.word	0x3fe62e43
 8011be0:	fefa39ef 	.word	0xfefa39ef
 8011be4:	3fe62e42 	.word	0x3fe62e42
 8011be8:	0ca86c39 	.word	0x0ca86c39
 8011bec:	be205c61 	.word	0xbe205c61
 8011bf0:	72bea4d0 	.word	0x72bea4d0
 8011bf4:	3e663769 	.word	0x3e663769
 8011bf8:	c5d26bf1 	.word	0xc5d26bf1
 8011bfc:	3ebbbd41 	.word	0x3ebbbd41
 8011c00:	af25de2c 	.word	0xaf25de2c
 8011c04:	3f11566a 	.word	0x3f11566a
 8011c08:	16bebd93 	.word	0x16bebd93
 8011c0c:	3f66c16c 	.word	0x3f66c16c
 8011c10:	5555553e 	.word	0x5555553e
 8011c14:	3fc55555 	.word	0x3fc55555
 8011c18:	fff00000 	.word	0xfff00000
 8011c1c:	3ff00000 	.word	0x3ff00000
 8011c20:	4090cbff 	.word	0x4090cbff
 8011c24:	3f6f3400 	.word	0x3f6f3400
 8011c28:	3fe00000 	.word	0x3fe00000
 8011c2c:	652b82fe 	.word	0x652b82fe
 8011c30:	3c971547 	.word	0x3c971547
 8011c34:	4090cc00 	.word	0x4090cc00

08011c38 <fabs>:
 8011c38:	ec51 0b10 	vmov	r0, r1, d0
 8011c3c:	4602      	mov	r2, r0
 8011c3e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8011c42:	ec43 2b10 	vmov	d0, r2, r3
 8011c46:	4770      	bx	lr

08011c48 <scalbn>:
 8011c48:	b570      	push	{r4, r5, r6, lr}
 8011c4a:	ec55 4b10 	vmov	r4, r5, d0
 8011c4e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8011c52:	4606      	mov	r6, r0
 8011c54:	462b      	mov	r3, r5
 8011c56:	b991      	cbnz	r1, 8011c7e <scalbn+0x36>
 8011c58:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8011c5c:	4323      	orrs	r3, r4
 8011c5e:	d03d      	beq.n	8011cdc <scalbn+0x94>
 8011c60:	4b35      	ldr	r3, [pc, #212]	@ (8011d38 <scalbn+0xf0>)
 8011c62:	4620      	mov	r0, r4
 8011c64:	4629      	mov	r1, r5
 8011c66:	2200      	movs	r2, #0
 8011c68:	f7ee fcce 	bl	8000608 <__aeabi_dmul>
 8011c6c:	4b33      	ldr	r3, [pc, #204]	@ (8011d3c <scalbn+0xf4>)
 8011c6e:	429e      	cmp	r6, r3
 8011c70:	4604      	mov	r4, r0
 8011c72:	460d      	mov	r5, r1
 8011c74:	da0f      	bge.n	8011c96 <scalbn+0x4e>
 8011c76:	a328      	add	r3, pc, #160	@ (adr r3, 8011d18 <scalbn+0xd0>)
 8011c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c7c:	e01e      	b.n	8011cbc <scalbn+0x74>
 8011c7e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8011c82:	4291      	cmp	r1, r2
 8011c84:	d10b      	bne.n	8011c9e <scalbn+0x56>
 8011c86:	4622      	mov	r2, r4
 8011c88:	4620      	mov	r0, r4
 8011c8a:	4629      	mov	r1, r5
 8011c8c:	f7ee fb06 	bl	800029c <__adddf3>
 8011c90:	4604      	mov	r4, r0
 8011c92:	460d      	mov	r5, r1
 8011c94:	e022      	b.n	8011cdc <scalbn+0x94>
 8011c96:	460b      	mov	r3, r1
 8011c98:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8011c9c:	3936      	subs	r1, #54	@ 0x36
 8011c9e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8011ca2:	4296      	cmp	r6, r2
 8011ca4:	dd0d      	ble.n	8011cc2 <scalbn+0x7a>
 8011ca6:	2d00      	cmp	r5, #0
 8011ca8:	a11d      	add	r1, pc, #116	@ (adr r1, 8011d20 <scalbn+0xd8>)
 8011caa:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011cae:	da02      	bge.n	8011cb6 <scalbn+0x6e>
 8011cb0:	a11d      	add	r1, pc, #116	@ (adr r1, 8011d28 <scalbn+0xe0>)
 8011cb2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011cb6:	a31a      	add	r3, pc, #104	@ (adr r3, 8011d20 <scalbn+0xd8>)
 8011cb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011cbc:	f7ee fca4 	bl	8000608 <__aeabi_dmul>
 8011cc0:	e7e6      	b.n	8011c90 <scalbn+0x48>
 8011cc2:	1872      	adds	r2, r6, r1
 8011cc4:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8011cc8:	428a      	cmp	r2, r1
 8011cca:	dcec      	bgt.n	8011ca6 <scalbn+0x5e>
 8011ccc:	2a00      	cmp	r2, #0
 8011cce:	dd08      	ble.n	8011ce2 <scalbn+0x9a>
 8011cd0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8011cd4:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8011cd8:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8011cdc:	ec45 4b10 	vmov	d0, r4, r5
 8011ce0:	bd70      	pop	{r4, r5, r6, pc}
 8011ce2:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8011ce6:	da08      	bge.n	8011cfa <scalbn+0xb2>
 8011ce8:	2d00      	cmp	r5, #0
 8011cea:	a10b      	add	r1, pc, #44	@ (adr r1, 8011d18 <scalbn+0xd0>)
 8011cec:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011cf0:	dac1      	bge.n	8011c76 <scalbn+0x2e>
 8011cf2:	a10f      	add	r1, pc, #60	@ (adr r1, 8011d30 <scalbn+0xe8>)
 8011cf4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011cf8:	e7bd      	b.n	8011c76 <scalbn+0x2e>
 8011cfa:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8011cfe:	3236      	adds	r2, #54	@ 0x36
 8011d00:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8011d04:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8011d08:	4620      	mov	r0, r4
 8011d0a:	4b0d      	ldr	r3, [pc, #52]	@ (8011d40 <scalbn+0xf8>)
 8011d0c:	4629      	mov	r1, r5
 8011d0e:	2200      	movs	r2, #0
 8011d10:	e7d4      	b.n	8011cbc <scalbn+0x74>
 8011d12:	bf00      	nop
 8011d14:	f3af 8000 	nop.w
 8011d18:	c2f8f359 	.word	0xc2f8f359
 8011d1c:	01a56e1f 	.word	0x01a56e1f
 8011d20:	8800759c 	.word	0x8800759c
 8011d24:	7e37e43c 	.word	0x7e37e43c
 8011d28:	8800759c 	.word	0x8800759c
 8011d2c:	fe37e43c 	.word	0xfe37e43c
 8011d30:	c2f8f359 	.word	0xc2f8f359
 8011d34:	81a56e1f 	.word	0x81a56e1f
 8011d38:	43500000 	.word	0x43500000
 8011d3c:	ffff3cb0 	.word	0xffff3cb0
 8011d40:	3c900000 	.word	0x3c900000

08011d44 <with_errno>:
 8011d44:	b510      	push	{r4, lr}
 8011d46:	ed2d 8b02 	vpush	{d8}
 8011d4a:	eeb0 8a40 	vmov.f32	s16, s0
 8011d4e:	eef0 8a60 	vmov.f32	s17, s1
 8011d52:	4604      	mov	r4, r0
 8011d54:	f7fb fe46 	bl	800d9e4 <__errno>
 8011d58:	eeb0 0a48 	vmov.f32	s0, s16
 8011d5c:	eef0 0a68 	vmov.f32	s1, s17
 8011d60:	ecbd 8b02 	vpop	{d8}
 8011d64:	6004      	str	r4, [r0, #0]
 8011d66:	bd10      	pop	{r4, pc}

08011d68 <xflow>:
 8011d68:	4603      	mov	r3, r0
 8011d6a:	b507      	push	{r0, r1, r2, lr}
 8011d6c:	ec51 0b10 	vmov	r0, r1, d0
 8011d70:	b183      	cbz	r3, 8011d94 <xflow+0x2c>
 8011d72:	4602      	mov	r2, r0
 8011d74:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8011d78:	e9cd 2300 	strd	r2, r3, [sp]
 8011d7c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011d80:	f7ee fc42 	bl	8000608 <__aeabi_dmul>
 8011d84:	ec41 0b10 	vmov	d0, r0, r1
 8011d88:	2022      	movs	r0, #34	@ 0x22
 8011d8a:	b003      	add	sp, #12
 8011d8c:	f85d eb04 	ldr.w	lr, [sp], #4
 8011d90:	f7ff bfd8 	b.w	8011d44 <with_errno>
 8011d94:	4602      	mov	r2, r0
 8011d96:	460b      	mov	r3, r1
 8011d98:	e7ee      	b.n	8011d78 <xflow+0x10>
 8011d9a:	0000      	movs	r0, r0
 8011d9c:	0000      	movs	r0, r0
	...

08011da0 <__math_uflow>:
 8011da0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8011da8 <__math_uflow+0x8>
 8011da4:	f7ff bfe0 	b.w	8011d68 <xflow>
 8011da8:	00000000 	.word	0x00000000
 8011dac:	10000000 	.word	0x10000000

08011db0 <__math_oflow>:
 8011db0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8011db8 <__math_oflow+0x8>
 8011db4:	f7ff bfd8 	b.w	8011d68 <xflow>
 8011db8:	00000000 	.word	0x00000000
 8011dbc:	70000000 	.word	0x70000000

08011dc0 <__ieee754_sqrt>:
 8011dc0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011dc4:	4a68      	ldr	r2, [pc, #416]	@ (8011f68 <__ieee754_sqrt+0x1a8>)
 8011dc6:	ec55 4b10 	vmov	r4, r5, d0
 8011dca:	43aa      	bics	r2, r5
 8011dcc:	462b      	mov	r3, r5
 8011dce:	4621      	mov	r1, r4
 8011dd0:	d110      	bne.n	8011df4 <__ieee754_sqrt+0x34>
 8011dd2:	4622      	mov	r2, r4
 8011dd4:	4620      	mov	r0, r4
 8011dd6:	4629      	mov	r1, r5
 8011dd8:	f7ee fc16 	bl	8000608 <__aeabi_dmul>
 8011ddc:	4602      	mov	r2, r0
 8011dde:	460b      	mov	r3, r1
 8011de0:	4620      	mov	r0, r4
 8011de2:	4629      	mov	r1, r5
 8011de4:	f7ee fa5a 	bl	800029c <__adddf3>
 8011de8:	4604      	mov	r4, r0
 8011dea:	460d      	mov	r5, r1
 8011dec:	ec45 4b10 	vmov	d0, r4, r5
 8011df0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011df4:	2d00      	cmp	r5, #0
 8011df6:	dc0e      	bgt.n	8011e16 <__ieee754_sqrt+0x56>
 8011df8:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8011dfc:	4322      	orrs	r2, r4
 8011dfe:	d0f5      	beq.n	8011dec <__ieee754_sqrt+0x2c>
 8011e00:	b19d      	cbz	r5, 8011e2a <__ieee754_sqrt+0x6a>
 8011e02:	4622      	mov	r2, r4
 8011e04:	4620      	mov	r0, r4
 8011e06:	4629      	mov	r1, r5
 8011e08:	f7ee fa46 	bl	8000298 <__aeabi_dsub>
 8011e0c:	4602      	mov	r2, r0
 8011e0e:	460b      	mov	r3, r1
 8011e10:	f7ee fd24 	bl	800085c <__aeabi_ddiv>
 8011e14:	e7e8      	b.n	8011de8 <__ieee754_sqrt+0x28>
 8011e16:	152a      	asrs	r2, r5, #20
 8011e18:	d115      	bne.n	8011e46 <__ieee754_sqrt+0x86>
 8011e1a:	2000      	movs	r0, #0
 8011e1c:	e009      	b.n	8011e32 <__ieee754_sqrt+0x72>
 8011e1e:	0acb      	lsrs	r3, r1, #11
 8011e20:	3a15      	subs	r2, #21
 8011e22:	0549      	lsls	r1, r1, #21
 8011e24:	2b00      	cmp	r3, #0
 8011e26:	d0fa      	beq.n	8011e1e <__ieee754_sqrt+0x5e>
 8011e28:	e7f7      	b.n	8011e1a <__ieee754_sqrt+0x5a>
 8011e2a:	462a      	mov	r2, r5
 8011e2c:	e7fa      	b.n	8011e24 <__ieee754_sqrt+0x64>
 8011e2e:	005b      	lsls	r3, r3, #1
 8011e30:	3001      	adds	r0, #1
 8011e32:	02dc      	lsls	r4, r3, #11
 8011e34:	d5fb      	bpl.n	8011e2e <__ieee754_sqrt+0x6e>
 8011e36:	1e44      	subs	r4, r0, #1
 8011e38:	1b12      	subs	r2, r2, r4
 8011e3a:	f1c0 0420 	rsb	r4, r0, #32
 8011e3e:	fa21 f404 	lsr.w	r4, r1, r4
 8011e42:	4323      	orrs	r3, r4
 8011e44:	4081      	lsls	r1, r0
 8011e46:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011e4a:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 8011e4e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8011e52:	07d2      	lsls	r2, r2, #31
 8011e54:	bf5c      	itt	pl
 8011e56:	005b      	lslpl	r3, r3, #1
 8011e58:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8011e5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8011e60:	bf58      	it	pl
 8011e62:	0049      	lslpl	r1, r1, #1
 8011e64:	2600      	movs	r6, #0
 8011e66:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8011e6a:	106d      	asrs	r5, r5, #1
 8011e6c:	0049      	lsls	r1, r1, #1
 8011e6e:	2016      	movs	r0, #22
 8011e70:	4632      	mov	r2, r6
 8011e72:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8011e76:	1917      	adds	r7, r2, r4
 8011e78:	429f      	cmp	r7, r3
 8011e7a:	bfde      	ittt	le
 8011e7c:	193a      	addle	r2, r7, r4
 8011e7e:	1bdb      	suble	r3, r3, r7
 8011e80:	1936      	addle	r6, r6, r4
 8011e82:	0fcf      	lsrs	r7, r1, #31
 8011e84:	3801      	subs	r0, #1
 8011e86:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 8011e8a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8011e8e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8011e92:	d1f0      	bne.n	8011e76 <__ieee754_sqrt+0xb6>
 8011e94:	4604      	mov	r4, r0
 8011e96:	2720      	movs	r7, #32
 8011e98:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8011e9c:	429a      	cmp	r2, r3
 8011e9e:	eb00 0e0c 	add.w	lr, r0, ip
 8011ea2:	db02      	blt.n	8011eaa <__ieee754_sqrt+0xea>
 8011ea4:	d113      	bne.n	8011ece <__ieee754_sqrt+0x10e>
 8011ea6:	458e      	cmp	lr, r1
 8011ea8:	d811      	bhi.n	8011ece <__ieee754_sqrt+0x10e>
 8011eaa:	f1be 0f00 	cmp.w	lr, #0
 8011eae:	eb0e 000c 	add.w	r0, lr, ip
 8011eb2:	da42      	bge.n	8011f3a <__ieee754_sqrt+0x17a>
 8011eb4:	2800      	cmp	r0, #0
 8011eb6:	db40      	blt.n	8011f3a <__ieee754_sqrt+0x17a>
 8011eb8:	f102 0801 	add.w	r8, r2, #1
 8011ebc:	1a9b      	subs	r3, r3, r2
 8011ebe:	458e      	cmp	lr, r1
 8011ec0:	bf88      	it	hi
 8011ec2:	f103 33ff 	addhi.w	r3, r3, #4294967295	@ 0xffffffff
 8011ec6:	eba1 010e 	sub.w	r1, r1, lr
 8011eca:	4464      	add	r4, ip
 8011ecc:	4642      	mov	r2, r8
 8011ece:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8011ed2:	3f01      	subs	r7, #1
 8011ed4:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8011ed8:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8011edc:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8011ee0:	d1dc      	bne.n	8011e9c <__ieee754_sqrt+0xdc>
 8011ee2:	4319      	orrs	r1, r3
 8011ee4:	d01b      	beq.n	8011f1e <__ieee754_sqrt+0x15e>
 8011ee6:	f8df a084 	ldr.w	sl, [pc, #132]	@ 8011f6c <__ieee754_sqrt+0x1ac>
 8011eea:	f8df b084 	ldr.w	fp, [pc, #132]	@ 8011f70 <__ieee754_sqrt+0x1b0>
 8011eee:	e9da 0100 	ldrd	r0, r1, [sl]
 8011ef2:	e9db 2300 	ldrd	r2, r3, [fp]
 8011ef6:	f7ee f9cf 	bl	8000298 <__aeabi_dsub>
 8011efa:	e9da 8900 	ldrd	r8, r9, [sl]
 8011efe:	4602      	mov	r2, r0
 8011f00:	460b      	mov	r3, r1
 8011f02:	4640      	mov	r0, r8
 8011f04:	4649      	mov	r1, r9
 8011f06:	f7ee fdfb 	bl	8000b00 <__aeabi_dcmple>
 8011f0a:	b140      	cbz	r0, 8011f1e <__ieee754_sqrt+0x15e>
 8011f0c:	f1b4 3fff 	cmp.w	r4, #4294967295	@ 0xffffffff
 8011f10:	e9da 0100 	ldrd	r0, r1, [sl]
 8011f14:	e9db 2300 	ldrd	r2, r3, [fp]
 8011f18:	d111      	bne.n	8011f3e <__ieee754_sqrt+0x17e>
 8011f1a:	3601      	adds	r6, #1
 8011f1c:	463c      	mov	r4, r7
 8011f1e:	1072      	asrs	r2, r6, #1
 8011f20:	0863      	lsrs	r3, r4, #1
 8011f22:	07f1      	lsls	r1, r6, #31
 8011f24:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8011f28:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8011f2c:	bf48      	it	mi
 8011f2e:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 8011f32:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 8011f36:	4618      	mov	r0, r3
 8011f38:	e756      	b.n	8011de8 <__ieee754_sqrt+0x28>
 8011f3a:	4690      	mov	r8, r2
 8011f3c:	e7be      	b.n	8011ebc <__ieee754_sqrt+0xfc>
 8011f3e:	f7ee f9ad 	bl	800029c <__adddf3>
 8011f42:	e9da 8900 	ldrd	r8, r9, [sl]
 8011f46:	4602      	mov	r2, r0
 8011f48:	460b      	mov	r3, r1
 8011f4a:	4640      	mov	r0, r8
 8011f4c:	4649      	mov	r1, r9
 8011f4e:	f7ee fdcd 	bl	8000aec <__aeabi_dcmplt>
 8011f52:	b120      	cbz	r0, 8011f5e <__ieee754_sqrt+0x19e>
 8011f54:	1ca0      	adds	r0, r4, #2
 8011f56:	bf08      	it	eq
 8011f58:	3601      	addeq	r6, #1
 8011f5a:	3402      	adds	r4, #2
 8011f5c:	e7df      	b.n	8011f1e <__ieee754_sqrt+0x15e>
 8011f5e:	1c63      	adds	r3, r4, #1
 8011f60:	f023 0401 	bic.w	r4, r3, #1
 8011f64:	e7db      	b.n	8011f1e <__ieee754_sqrt+0x15e>
 8011f66:	bf00      	nop
 8011f68:	7ff00000 	.word	0x7ff00000
 8011f6c:	200001e8 	.word	0x200001e8
 8011f70:	200001e0 	.word	0x200001e0

08011f74 <_init>:
 8011f74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011f76:	bf00      	nop
 8011f78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011f7a:	bc08      	pop	{r3}
 8011f7c:	469e      	mov	lr, r3
 8011f7e:	4770      	bx	lr

08011f80 <_fini>:
 8011f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011f82:	bf00      	nop
 8011f84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011f86:	bc08      	pop	{r3}
 8011f88:	469e      	mov	lr, r3
 8011f8a:	4770      	bx	lr
