
Final Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009d4c  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004d8  08009f10  08009f10  0000af10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a3e8  0800a3e8  0000c1d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a3e8  0800a3e8  0000b3e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a3f0  0800a3f0  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a3f0  0800a3f0  0000b3f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a3f4  0800a3f4  0000b3f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a3f8  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000360  200001d4  0800a5cc  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000534  0800a5cc  0000c534  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001200e  00000000  00000000  0000c204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025cd  00000000  00000000  0001e212  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ea0  00000000  00000000  000207e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b4c  00000000  00000000  00021680  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b58a  00000000  00000000  000221cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012ae9  00000000  00000000  0004d756  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00104b6e  00000000  00000000  0006023f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00164dad  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000051c4  00000000  00000000  00164df0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  00169fb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001d4 	.word	0x200001d4
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08009ef4 	.word	0x08009ef4

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001d8 	.word	0x200001d8
 80001fc:	08009ef4 	.word	0x08009ef4

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b9a0 	b.w	8001010 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f83c 	bl	8000d54 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_d2lz>:
 8000ce8:	b538      	push	{r3, r4, r5, lr}
 8000cea:	2200      	movs	r2, #0
 8000cec:	2300      	movs	r3, #0
 8000cee:	4604      	mov	r4, r0
 8000cf0:	460d      	mov	r5, r1
 8000cf2:	f7ff ff0b 	bl	8000b0c <__aeabi_dcmplt>
 8000cf6:	b928      	cbnz	r0, 8000d04 <__aeabi_d2lz+0x1c>
 8000cf8:	4620      	mov	r0, r4
 8000cfa:	4629      	mov	r1, r5
 8000cfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d00:	f000 b80a 	b.w	8000d18 <__aeabi_d2ulz>
 8000d04:	4620      	mov	r0, r4
 8000d06:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d0a:	f000 f805 	bl	8000d18 <__aeabi_d2ulz>
 8000d0e:	4240      	negs	r0, r0
 8000d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d14:	bd38      	pop	{r3, r4, r5, pc}
 8000d16:	bf00      	nop

08000d18 <__aeabi_d2ulz>:
 8000d18:	b5d0      	push	{r4, r6, r7, lr}
 8000d1a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d4c <__aeabi_d2ulz+0x34>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	4606      	mov	r6, r0
 8000d20:	460f      	mov	r7, r1
 8000d22:	f7ff fc81 	bl	8000628 <__aeabi_dmul>
 8000d26:	f7ff ff57 	bl	8000bd8 <__aeabi_d2uiz>
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	f7ff fc02 	bl	8000534 <__aeabi_ui2d>
 8000d30:	4b07      	ldr	r3, [pc, #28]	@ (8000d50 <__aeabi_d2ulz+0x38>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	f7ff fc78 	bl	8000628 <__aeabi_dmul>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	460b      	mov	r3, r1
 8000d3c:	4630      	mov	r0, r6
 8000d3e:	4639      	mov	r1, r7
 8000d40:	f7ff faba 	bl	80002b8 <__aeabi_dsub>
 8000d44:	f7ff ff48 	bl	8000bd8 <__aeabi_d2uiz>
 8000d48:	4621      	mov	r1, r4
 8000d4a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d4c:	3df00000 	.word	0x3df00000
 8000d50:	41f00000 	.word	0x41f00000

08000d54 <__udivmoddi4>:
 8000d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d58:	9d08      	ldr	r5, [sp, #32]
 8000d5a:	460c      	mov	r4, r1
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d14e      	bne.n	8000dfe <__udivmoddi4+0xaa>
 8000d60:	4694      	mov	ip, r2
 8000d62:	458c      	cmp	ip, r1
 8000d64:	4686      	mov	lr, r0
 8000d66:	fab2 f282 	clz	r2, r2
 8000d6a:	d962      	bls.n	8000e32 <__udivmoddi4+0xde>
 8000d6c:	b14a      	cbz	r2, 8000d82 <__udivmoddi4+0x2e>
 8000d6e:	f1c2 0320 	rsb	r3, r2, #32
 8000d72:	4091      	lsls	r1, r2
 8000d74:	fa20 f303 	lsr.w	r3, r0, r3
 8000d78:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d7c:	4319      	orrs	r1, r3
 8000d7e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d82:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d86:	fa1f f68c 	uxth.w	r6, ip
 8000d8a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d8e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d92:	fb07 1114 	mls	r1, r7, r4, r1
 8000d96:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d9a:	fb04 f106 	mul.w	r1, r4, r6
 8000d9e:	4299      	cmp	r1, r3
 8000da0:	d90a      	bls.n	8000db8 <__udivmoddi4+0x64>
 8000da2:	eb1c 0303 	adds.w	r3, ip, r3
 8000da6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000daa:	f080 8112 	bcs.w	8000fd2 <__udivmoddi4+0x27e>
 8000dae:	4299      	cmp	r1, r3
 8000db0:	f240 810f 	bls.w	8000fd2 <__udivmoddi4+0x27e>
 8000db4:	3c02      	subs	r4, #2
 8000db6:	4463      	add	r3, ip
 8000db8:	1a59      	subs	r1, r3, r1
 8000dba:	fa1f f38e 	uxth.w	r3, lr
 8000dbe:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dc2:	fb07 1110 	mls	r1, r7, r0, r1
 8000dc6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dca:	fb00 f606 	mul.w	r6, r0, r6
 8000dce:	429e      	cmp	r6, r3
 8000dd0:	d90a      	bls.n	8000de8 <__udivmoddi4+0x94>
 8000dd2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dd6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dda:	f080 80fc 	bcs.w	8000fd6 <__udivmoddi4+0x282>
 8000dde:	429e      	cmp	r6, r3
 8000de0:	f240 80f9 	bls.w	8000fd6 <__udivmoddi4+0x282>
 8000de4:	4463      	add	r3, ip
 8000de6:	3802      	subs	r0, #2
 8000de8:	1b9b      	subs	r3, r3, r6
 8000dea:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dee:	2100      	movs	r1, #0
 8000df0:	b11d      	cbz	r5, 8000dfa <__udivmoddi4+0xa6>
 8000df2:	40d3      	lsrs	r3, r2
 8000df4:	2200      	movs	r2, #0
 8000df6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d905      	bls.n	8000e0e <__udivmoddi4+0xba>
 8000e02:	b10d      	cbz	r5, 8000e08 <__udivmoddi4+0xb4>
 8000e04:	e9c5 0100 	strd	r0, r1, [r5]
 8000e08:	2100      	movs	r1, #0
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	e7f5      	b.n	8000dfa <__udivmoddi4+0xa6>
 8000e0e:	fab3 f183 	clz	r1, r3
 8000e12:	2900      	cmp	r1, #0
 8000e14:	d146      	bne.n	8000ea4 <__udivmoddi4+0x150>
 8000e16:	42a3      	cmp	r3, r4
 8000e18:	d302      	bcc.n	8000e20 <__udivmoddi4+0xcc>
 8000e1a:	4290      	cmp	r0, r2
 8000e1c:	f0c0 80f0 	bcc.w	8001000 <__udivmoddi4+0x2ac>
 8000e20:	1a86      	subs	r6, r0, r2
 8000e22:	eb64 0303 	sbc.w	r3, r4, r3
 8000e26:	2001      	movs	r0, #1
 8000e28:	2d00      	cmp	r5, #0
 8000e2a:	d0e6      	beq.n	8000dfa <__udivmoddi4+0xa6>
 8000e2c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e30:	e7e3      	b.n	8000dfa <__udivmoddi4+0xa6>
 8000e32:	2a00      	cmp	r2, #0
 8000e34:	f040 8090 	bne.w	8000f58 <__udivmoddi4+0x204>
 8000e38:	eba1 040c 	sub.w	r4, r1, ip
 8000e3c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e40:	fa1f f78c 	uxth.w	r7, ip
 8000e44:	2101      	movs	r1, #1
 8000e46:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e4a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e4e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e52:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e56:	fb07 f006 	mul.w	r0, r7, r6
 8000e5a:	4298      	cmp	r0, r3
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x11c>
 8000e5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e62:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x11a>
 8000e68:	4298      	cmp	r0, r3
 8000e6a:	f200 80cd 	bhi.w	8001008 <__udivmoddi4+0x2b4>
 8000e6e:	4626      	mov	r6, r4
 8000e70:	1a1c      	subs	r4, r3, r0
 8000e72:	fa1f f38e 	uxth.w	r3, lr
 8000e76:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e7a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e7e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e82:	fb00 f707 	mul.w	r7, r0, r7
 8000e86:	429f      	cmp	r7, r3
 8000e88:	d908      	bls.n	8000e9c <__udivmoddi4+0x148>
 8000e8a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e8e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e92:	d202      	bcs.n	8000e9a <__udivmoddi4+0x146>
 8000e94:	429f      	cmp	r7, r3
 8000e96:	f200 80b0 	bhi.w	8000ffa <__udivmoddi4+0x2a6>
 8000e9a:	4620      	mov	r0, r4
 8000e9c:	1bdb      	subs	r3, r3, r7
 8000e9e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ea2:	e7a5      	b.n	8000df0 <__udivmoddi4+0x9c>
 8000ea4:	f1c1 0620 	rsb	r6, r1, #32
 8000ea8:	408b      	lsls	r3, r1
 8000eaa:	fa22 f706 	lsr.w	r7, r2, r6
 8000eae:	431f      	orrs	r7, r3
 8000eb0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000eb4:	fa04 f301 	lsl.w	r3, r4, r1
 8000eb8:	ea43 030c 	orr.w	r3, r3, ip
 8000ebc:	40f4      	lsrs	r4, r6
 8000ebe:	fa00 f801 	lsl.w	r8, r0, r1
 8000ec2:	0c38      	lsrs	r0, r7, #16
 8000ec4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ec8:	fbb4 fef0 	udiv	lr, r4, r0
 8000ecc:	fa1f fc87 	uxth.w	ip, r7
 8000ed0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ed4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ed8:	fb0e f90c 	mul.w	r9, lr, ip
 8000edc:	45a1      	cmp	r9, r4
 8000ede:	fa02 f201 	lsl.w	r2, r2, r1
 8000ee2:	d90a      	bls.n	8000efa <__udivmoddi4+0x1a6>
 8000ee4:	193c      	adds	r4, r7, r4
 8000ee6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eea:	f080 8084 	bcs.w	8000ff6 <__udivmoddi4+0x2a2>
 8000eee:	45a1      	cmp	r9, r4
 8000ef0:	f240 8081 	bls.w	8000ff6 <__udivmoddi4+0x2a2>
 8000ef4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ef8:	443c      	add	r4, r7
 8000efa:	eba4 0409 	sub.w	r4, r4, r9
 8000efe:	fa1f f983 	uxth.w	r9, r3
 8000f02:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f06:	fb00 4413 	mls	r4, r0, r3, r4
 8000f0a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f0e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f12:	45a4      	cmp	ip, r4
 8000f14:	d907      	bls.n	8000f26 <__udivmoddi4+0x1d2>
 8000f16:	193c      	adds	r4, r7, r4
 8000f18:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f1c:	d267      	bcs.n	8000fee <__udivmoddi4+0x29a>
 8000f1e:	45a4      	cmp	ip, r4
 8000f20:	d965      	bls.n	8000fee <__udivmoddi4+0x29a>
 8000f22:	3b02      	subs	r3, #2
 8000f24:	443c      	add	r4, r7
 8000f26:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f2a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f2e:	eba4 040c 	sub.w	r4, r4, ip
 8000f32:	429c      	cmp	r4, r3
 8000f34:	46ce      	mov	lr, r9
 8000f36:	469c      	mov	ip, r3
 8000f38:	d351      	bcc.n	8000fde <__udivmoddi4+0x28a>
 8000f3a:	d04e      	beq.n	8000fda <__udivmoddi4+0x286>
 8000f3c:	b155      	cbz	r5, 8000f54 <__udivmoddi4+0x200>
 8000f3e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f42:	eb64 040c 	sbc.w	r4, r4, ip
 8000f46:	fa04 f606 	lsl.w	r6, r4, r6
 8000f4a:	40cb      	lsrs	r3, r1
 8000f4c:	431e      	orrs	r6, r3
 8000f4e:	40cc      	lsrs	r4, r1
 8000f50:	e9c5 6400 	strd	r6, r4, [r5]
 8000f54:	2100      	movs	r1, #0
 8000f56:	e750      	b.n	8000dfa <__udivmoddi4+0xa6>
 8000f58:	f1c2 0320 	rsb	r3, r2, #32
 8000f5c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f60:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f64:	fa24 f303 	lsr.w	r3, r4, r3
 8000f68:	4094      	lsls	r4, r2
 8000f6a:	430c      	orrs	r4, r1
 8000f6c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f70:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f74:	fa1f f78c 	uxth.w	r7, ip
 8000f78:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f7c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f80:	0c23      	lsrs	r3, r4, #16
 8000f82:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f86:	fb00 f107 	mul.w	r1, r0, r7
 8000f8a:	4299      	cmp	r1, r3
 8000f8c:	d908      	bls.n	8000fa0 <__udivmoddi4+0x24c>
 8000f8e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f92:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f96:	d22c      	bcs.n	8000ff2 <__udivmoddi4+0x29e>
 8000f98:	4299      	cmp	r1, r3
 8000f9a:	d92a      	bls.n	8000ff2 <__udivmoddi4+0x29e>
 8000f9c:	3802      	subs	r0, #2
 8000f9e:	4463      	add	r3, ip
 8000fa0:	1a5b      	subs	r3, r3, r1
 8000fa2:	b2a4      	uxth	r4, r4
 8000fa4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fa8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fb0:	fb01 f307 	mul.w	r3, r1, r7
 8000fb4:	42a3      	cmp	r3, r4
 8000fb6:	d908      	bls.n	8000fca <__udivmoddi4+0x276>
 8000fb8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fbc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fc0:	d213      	bcs.n	8000fea <__udivmoddi4+0x296>
 8000fc2:	42a3      	cmp	r3, r4
 8000fc4:	d911      	bls.n	8000fea <__udivmoddi4+0x296>
 8000fc6:	3902      	subs	r1, #2
 8000fc8:	4464      	add	r4, ip
 8000fca:	1ae4      	subs	r4, r4, r3
 8000fcc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fd0:	e739      	b.n	8000e46 <__udivmoddi4+0xf2>
 8000fd2:	4604      	mov	r4, r0
 8000fd4:	e6f0      	b.n	8000db8 <__udivmoddi4+0x64>
 8000fd6:	4608      	mov	r0, r1
 8000fd8:	e706      	b.n	8000de8 <__udivmoddi4+0x94>
 8000fda:	45c8      	cmp	r8, r9
 8000fdc:	d2ae      	bcs.n	8000f3c <__udivmoddi4+0x1e8>
 8000fde:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fe2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fe6:	3801      	subs	r0, #1
 8000fe8:	e7a8      	b.n	8000f3c <__udivmoddi4+0x1e8>
 8000fea:	4631      	mov	r1, r6
 8000fec:	e7ed      	b.n	8000fca <__udivmoddi4+0x276>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	e799      	b.n	8000f26 <__udivmoddi4+0x1d2>
 8000ff2:	4630      	mov	r0, r6
 8000ff4:	e7d4      	b.n	8000fa0 <__udivmoddi4+0x24c>
 8000ff6:	46d6      	mov	lr, sl
 8000ff8:	e77f      	b.n	8000efa <__udivmoddi4+0x1a6>
 8000ffa:	4463      	add	r3, ip
 8000ffc:	3802      	subs	r0, #2
 8000ffe:	e74d      	b.n	8000e9c <__udivmoddi4+0x148>
 8001000:	4606      	mov	r6, r0
 8001002:	4623      	mov	r3, r4
 8001004:	4608      	mov	r0, r1
 8001006:	e70f      	b.n	8000e28 <__udivmoddi4+0xd4>
 8001008:	3e02      	subs	r6, #2
 800100a:	4463      	add	r3, ip
 800100c:	e730      	b.n	8000e70 <__udivmoddi4+0x11c>
 800100e:	bf00      	nop

08001010 <__aeabi_idiv0>:
 8001010:	4770      	bx	lr
 8001012:	bf00      	nop

08001014 <max30102_plot>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void max30102_plot(uint32_t ir_sample, uint32_t red_sample) {
 8001014:	b580      	push	{r7, lr}
 8001016:	b090      	sub	sp, #64	@ 0x40
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
 800101c:	6039      	str	r1, [r7, #0]
  char buffer[50];
  sprintf(buffer, "IR: %lu, RED: %lu\r\n", ir_sample, red_sample);
 800101e:	f107 000c 	add.w	r0, r7, #12
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	687a      	ldr	r2, [r7, #4]
 8001026:	490a      	ldr	r1, [pc, #40]	@ (8001050 <max30102_plot+0x3c>)
 8001028:	f005 fbdc 	bl	80067e4 <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 800102c:	f107 030c 	add.w	r3, r7, #12
 8001030:	4618      	mov	r0, r3
 8001032:	f7ff f935 	bl	80002a0 <strlen>
 8001036:	4603      	mov	r3, r0
 8001038:	b29a      	uxth	r2, r3
 800103a:	f107 010c 	add.w	r1, r7, #12
 800103e:	f04f 33ff 	mov.w	r3, #4294967295
 8001042:	4804      	ldr	r0, [pc, #16]	@ (8001054 <max30102_plot+0x40>)
 8001044:	f003 fcd8 	bl	80049f8 <HAL_UART_Transmit>
}
 8001048:	bf00      	nop
 800104a:	3740      	adds	r7, #64	@ 0x40
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}
 8001050:	08009f10 	.word	0x08009f10
 8001054:	20000244 	.word	0x20000244

08001058 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800105c:	f000 fe81 	bl	8001d62 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001060:	f000 f854 	bl	800110c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001064:	f000 f930 	bl	80012c8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001068:	f000 f8e2 	bl	8001230 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 800106c:	f000 f8a0 	bl	80011b0 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  // Initialize sensor
  max30102_init(&max30102, &hi2c1);
 8001070:	4922      	ldr	r1, [pc, #136]	@ (80010fc <main+0xa4>)
 8001072:	4823      	ldr	r0, [pc, #140]	@ (8001100 <main+0xa8>)
 8001074:	f000 f970 	bl	8001358 <max30102_init>


  // Reset sensor and clear FIFO
  max30102_reset(&max30102);
 8001078:	4821      	ldr	r0, [pc, #132]	@ (8001100 <main+0xa8>)
 800107a:	f000 f9e4 	bl	8001446 <max30102_reset>
  max30102_clear_fifo(&max30102);
 800107e:	4820      	ldr	r0, [pc, #128]	@ (8001100 <main+0xa8>)
 8001080:	f000 fbb0 	bl	80017e4 <max30102_clear_fifo>

  // Configure FIFO settings
  max30102_set_fifo_config(&max30102, max30102_smp_ave_8, 1, 7);
 8001084:	2307      	movs	r3, #7
 8001086:	2201      	movs	r2, #1
 8001088:	2103      	movs	r1, #3
 800108a:	481d      	ldr	r0, [pc, #116]	@ (8001100 <main+0xa8>)
 800108c:	f000 fb70 	bl	8001770 <max30102_set_fifo_config>

  // Configure LED settings
  max30102_set_led_pulse_width(&max30102, max30102_pw_16_bit);
 8001090:	2101      	movs	r1, #1
 8001092:	481b      	ldr	r0, [pc, #108]	@ (8001100 <main+0xa8>)
 8001094:	f000 fad3 	bl	800163e <max30102_set_led_pulse_width>
  max30102_set_adc_resolution(&max30102, max30102_adc_2048);
 8001098:	2100      	movs	r1, #0
 800109a:	4819      	ldr	r0, [pc, #100]	@ (8001100 <main+0xa8>)
 800109c:	f000 faf2 	bl	8001684 <max30102_set_adc_resolution>
  max30102_set_sampling_rate(&max30102, max30102_sr_800);
 80010a0:	2104      	movs	r1, #4
 80010a2:	4817      	ldr	r0, [pc, #92]	@ (8001100 <main+0xa8>)
 80010a4:	f000 faa7 	bl	80015f6 <max30102_set_sampling_rate>
  max30102_set_led_current_1(&max30102, 6.2);
 80010a8:	ed9f 0a16 	vldr	s0, [pc, #88]	@ 8001104 <main+0xac>
 80010ac:	4814      	ldr	r0, [pc, #80]	@ (8001100 <main+0xa8>)
 80010ae:	f000 fb0f 	bl	80016d0 <max30102_set_led_current_1>
  max30102_set_led_current_2(&max30102, 6.2);
 80010b2:	ed9f 0a14 	vldr	s0, [pc, #80]	@ 8001104 <main+0xac>
 80010b6:	4812      	ldr	r0, [pc, #72]	@ (8001100 <main+0xa8>)
 80010b8:	f000 fb32 	bl	8001720 <max30102_set_led_current_2>

  // Enter SpO2 measurement mode
  max30102_set_mode(&max30102, max30102_spo2);
 80010bc:	2103      	movs	r1, #3
 80010be:	4810      	ldr	r0, [pc, #64]	@ (8001100 <main+0xa8>)
 80010c0:	f000 fa73 	bl	80015aa <max30102_set_mode>

  // Enable interrupts
  max30102_set_a_full(&max30102, 1);
 80010c4:	2101      	movs	r1, #1
 80010c6:	480e      	ldr	r0, [pc, #56]	@ (8001100 <main+0xa8>)
 80010c8:	f000 f9ce 	bl	8001468 <max30102_set_a_full>
  max30102_set_die_temp_en(&max30102, 1);
 80010cc:	2101      	movs	r1, #1
 80010ce:	480c      	ldr	r0, [pc, #48]	@ (8001100 <main+0xa8>)
 80010d0:	f000 fa0a 	bl	80014e8 <max30102_set_die_temp_en>
  max30102_set_die_temp_rdy(&max30102, 1);
 80010d4:	2101      	movs	r1, #1
 80010d6:	480a      	ldr	r0, [pc, #40]	@ (8001100 <main+0xa8>)
 80010d8:	f000 f9ee 	bl	80014b8 <max30102_set_die_temp_rdy>

  printf("MAX30102 initialized and configured\r\n");
 80010dc:	480a      	ldr	r0, [pc, #40]	@ (8001108 <main+0xb0>)
 80010de:	f005 fb79 	bl	80067d4 <puts>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  // Check if interrupt has occurred
	    if (max30102_has_interrupt(&max30102)) {
 80010e2:	4807      	ldr	r0, [pc, #28]	@ (8001100 <main+0xa8>)
 80010e4:	f000 fa26 	bl	8001534 <max30102_has_interrupt>
 80010e8:	4603      	mov	r3, r0
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d002      	beq.n	80010f4 <main+0x9c>
	      // Process the interrupt
	      max30102_interrupt_handler(&max30102);
 80010ee:	4804      	ldr	r0, [pc, #16]	@ (8001100 <main+0xa8>)
 80010f0:	f000 fa2d 	bl	800154e <max30102_interrupt_handler>
	    }

	    HAL_Delay(10);
 80010f4:	200a      	movs	r0, #10
 80010f6:	f000 fea9 	bl	8001e4c <HAL_Delay>
	    if (max30102_has_interrupt(&max30102)) {
 80010fa:	e7f2      	b.n	80010e2 <main+0x8a>
 80010fc:	200001f0 	.word	0x200001f0
 8001100:	200002d8 	.word	0x200002d8
 8001104:	40c66666 	.word	0x40c66666
 8001108:	08009f24 	.word	0x08009f24

0800110c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b096      	sub	sp, #88	@ 0x58
 8001110:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001112:	f107 0314 	add.w	r3, r7, #20
 8001116:	2244      	movs	r2, #68	@ 0x44
 8001118:	2100      	movs	r1, #0
 800111a:	4618      	mov	r0, r3
 800111c:	f005 fc5a 	bl	80069d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001120:	463b      	mov	r3, r7
 8001122:	2200      	movs	r2, #0
 8001124:	601a      	str	r2, [r3, #0]
 8001126:	605a      	str	r2, [r3, #4]
 8001128:	609a      	str	r2, [r3, #8]
 800112a:	60da      	str	r2, [r3, #12]
 800112c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 800112e:	2000      	movs	r0, #0
 8001130:	f001 ff7e 	bl	8003030 <HAL_PWREx_ControlVoltageScaling>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <SystemClock_Config+0x32>
  {
    Error_Handler();
 800113a:	f000 f907 	bl	800134c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800113e:	2310      	movs	r3, #16
 8001140:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001142:	2301      	movs	r3, #1
 8001144:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001146:	2300      	movs	r3, #0
 8001148:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800114a:	2360      	movs	r3, #96	@ 0x60
 800114c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800114e:	2302      	movs	r3, #2
 8001150:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001152:	2301      	movs	r3, #1
 8001154:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001156:	2301      	movs	r3, #1
 8001158:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 800115a:	233c      	movs	r3, #60	@ 0x3c
 800115c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800115e:	2302      	movs	r3, #2
 8001160:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001162:	2302      	movs	r3, #2
 8001164:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001166:	2302      	movs	r3, #2
 8001168:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800116a:	f107 0314 	add.w	r3, r7, #20
 800116e:	4618      	mov	r0, r3
 8001170:	f002 f802 	bl	8003178 <HAL_RCC_OscConfig>
 8001174:	4603      	mov	r3, r0
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800117a:	f000 f8e7 	bl	800134c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800117e:	230f      	movs	r3, #15
 8001180:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001182:	2303      	movs	r3, #3
 8001184:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001186:	2300      	movs	r3, #0
 8001188:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800118a:	2300      	movs	r3, #0
 800118c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800118e:	2300      	movs	r3, #0
 8001190:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001192:	463b      	mov	r3, r7
 8001194:	2105      	movs	r1, #5
 8001196:	4618      	mov	r0, r3
 8001198:	f002 fc08 	bl	80039ac <HAL_RCC_ClockConfig>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80011a2:	f000 f8d3 	bl	800134c <Error_Handler>
  }
}
 80011a6:	bf00      	nop
 80011a8:	3758      	adds	r7, #88	@ 0x58
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
	...

080011b0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011b4:	4b1b      	ldr	r3, [pc, #108]	@ (8001224 <MX_I2C1_Init+0x74>)
 80011b6:	4a1c      	ldr	r2, [pc, #112]	@ (8001228 <MX_I2C1_Init+0x78>)
 80011b8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x30A175AB;
 80011ba:	4b1a      	ldr	r3, [pc, #104]	@ (8001224 <MX_I2C1_Init+0x74>)
 80011bc:	4a1b      	ldr	r2, [pc, #108]	@ (800122c <MX_I2C1_Init+0x7c>)
 80011be:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80011c0:	4b18      	ldr	r3, [pc, #96]	@ (8001224 <MX_I2C1_Init+0x74>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011c6:	4b17      	ldr	r3, [pc, #92]	@ (8001224 <MX_I2C1_Init+0x74>)
 80011c8:	2201      	movs	r2, #1
 80011ca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011cc:	4b15      	ldr	r3, [pc, #84]	@ (8001224 <MX_I2C1_Init+0x74>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80011d2:	4b14      	ldr	r3, [pc, #80]	@ (8001224 <MX_I2C1_Init+0x74>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80011d8:	4b12      	ldr	r3, [pc, #72]	@ (8001224 <MX_I2C1_Init+0x74>)
 80011da:	2200      	movs	r2, #0
 80011dc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011de:	4b11      	ldr	r3, [pc, #68]	@ (8001224 <MX_I2C1_Init+0x74>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001224 <MX_I2C1_Init+0x74>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011ea:	480e      	ldr	r0, [pc, #56]	@ (8001224 <MX_I2C1_Init+0x74>)
 80011ec:	f001 f919 	bl	8002422 <HAL_I2C_Init>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d001      	beq.n	80011fa <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80011f6:	f000 f8a9 	bl	800134c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80011fa:	2100      	movs	r1, #0
 80011fc:	4809      	ldr	r0, [pc, #36]	@ (8001224 <MX_I2C1_Init+0x74>)
 80011fe:	f001 fe5f 	bl	8002ec0 <HAL_I2CEx_ConfigAnalogFilter>
 8001202:	4603      	mov	r3, r0
 8001204:	2b00      	cmp	r3, #0
 8001206:	d001      	beq.n	800120c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001208:	f000 f8a0 	bl	800134c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800120c:	2100      	movs	r1, #0
 800120e:	4805      	ldr	r0, [pc, #20]	@ (8001224 <MX_I2C1_Init+0x74>)
 8001210:	f001 fea1 	bl	8002f56 <HAL_I2CEx_ConfigDigitalFilter>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d001      	beq.n	800121e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800121a:	f000 f897 	bl	800134c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800121e:	bf00      	nop
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	200001f0 	.word	0x200001f0
 8001228:	40005400 	.word	0x40005400
 800122c:	30a175ab 	.word	0x30a175ab

08001230 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001234:	4b22      	ldr	r3, [pc, #136]	@ (80012c0 <MX_USART1_UART_Init+0x90>)
 8001236:	4a23      	ldr	r2, [pc, #140]	@ (80012c4 <MX_USART1_UART_Init+0x94>)
 8001238:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800123a:	4b21      	ldr	r3, [pc, #132]	@ (80012c0 <MX_USART1_UART_Init+0x90>)
 800123c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001240:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001242:	4b1f      	ldr	r3, [pc, #124]	@ (80012c0 <MX_USART1_UART_Init+0x90>)
 8001244:	2200      	movs	r2, #0
 8001246:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001248:	4b1d      	ldr	r3, [pc, #116]	@ (80012c0 <MX_USART1_UART_Init+0x90>)
 800124a:	2200      	movs	r2, #0
 800124c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800124e:	4b1c      	ldr	r3, [pc, #112]	@ (80012c0 <MX_USART1_UART_Init+0x90>)
 8001250:	2200      	movs	r2, #0
 8001252:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001254:	4b1a      	ldr	r3, [pc, #104]	@ (80012c0 <MX_USART1_UART_Init+0x90>)
 8001256:	220c      	movs	r2, #12
 8001258:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800125a:	4b19      	ldr	r3, [pc, #100]	@ (80012c0 <MX_USART1_UART_Init+0x90>)
 800125c:	2200      	movs	r2, #0
 800125e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001260:	4b17      	ldr	r3, [pc, #92]	@ (80012c0 <MX_USART1_UART_Init+0x90>)
 8001262:	2200      	movs	r2, #0
 8001264:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001266:	4b16      	ldr	r3, [pc, #88]	@ (80012c0 <MX_USART1_UART_Init+0x90>)
 8001268:	2200      	movs	r2, #0
 800126a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800126c:	4b14      	ldr	r3, [pc, #80]	@ (80012c0 <MX_USART1_UART_Init+0x90>)
 800126e:	2200      	movs	r2, #0
 8001270:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001272:	4b13      	ldr	r3, [pc, #76]	@ (80012c0 <MX_USART1_UART_Init+0x90>)
 8001274:	2200      	movs	r2, #0
 8001276:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001278:	4811      	ldr	r0, [pc, #68]	@ (80012c0 <MX_USART1_UART_Init+0x90>)
 800127a:	f003 fb6d 	bl	8004958 <HAL_UART_Init>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	d001      	beq.n	8001288 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001284:	f000 f862 	bl	800134c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001288:	2100      	movs	r1, #0
 800128a:	480d      	ldr	r0, [pc, #52]	@ (80012c0 <MX_USART1_UART_Init+0x90>)
 800128c:	f004 f996 	bl	80055bc <HAL_UARTEx_SetTxFifoThreshold>
 8001290:	4603      	mov	r3, r0
 8001292:	2b00      	cmp	r3, #0
 8001294:	d001      	beq.n	800129a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001296:	f000 f859 	bl	800134c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800129a:	2100      	movs	r1, #0
 800129c:	4808      	ldr	r0, [pc, #32]	@ (80012c0 <MX_USART1_UART_Init+0x90>)
 800129e:	f004 f9cb 	bl	8005638 <HAL_UARTEx_SetRxFifoThreshold>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d001      	beq.n	80012ac <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80012a8:	f000 f850 	bl	800134c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80012ac:	4804      	ldr	r0, [pc, #16]	@ (80012c0 <MX_USART1_UART_Init+0x90>)
 80012ae:	f004 f94c 	bl	800554a <HAL_UARTEx_DisableFifoMode>
 80012b2:	4603      	mov	r3, r0
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d001      	beq.n	80012bc <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80012b8:	f000 f848 	bl	800134c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80012bc:	bf00      	nop
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	20000244 	.word	0x20000244
 80012c4:	40013800 	.word	0x40013800

080012c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b088      	sub	sp, #32
 80012cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ce:	f107 030c 	add.w	r3, r7, #12
 80012d2:	2200      	movs	r2, #0
 80012d4:	601a      	str	r2, [r3, #0]
 80012d6:	605a      	str	r2, [r3, #4]
 80012d8:	609a      	str	r2, [r3, #8]
 80012da:	60da      	str	r2, [r3, #12]
 80012dc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012de:	4b19      	ldr	r3, [pc, #100]	@ (8001344 <MX_GPIO_Init+0x7c>)
 80012e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012e2:	4a18      	ldr	r2, [pc, #96]	@ (8001344 <MX_GPIO_Init+0x7c>)
 80012e4:	f043 0308 	orr.w	r3, r3, #8
 80012e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012ea:	4b16      	ldr	r3, [pc, #88]	@ (8001344 <MX_GPIO_Init+0x7c>)
 80012ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ee:	f003 0308 	and.w	r3, r3, #8
 80012f2:	60bb      	str	r3, [r7, #8]
 80012f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012f6:	4b13      	ldr	r3, [pc, #76]	@ (8001344 <MX_GPIO_Init+0x7c>)
 80012f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012fa:	4a12      	ldr	r2, [pc, #72]	@ (8001344 <MX_GPIO_Init+0x7c>)
 80012fc:	f043 0302 	orr.w	r3, r3, #2
 8001300:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001302:	4b10      	ldr	r3, [pc, #64]	@ (8001344 <MX_GPIO_Init+0x7c>)
 8001304:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001306:	f003 0302 	and.w	r3, r3, #2
 800130a:	607b      	str	r3, [r7, #4]
 800130c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800130e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001312:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001314:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001318:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800131a:	2301      	movs	r3, #1
 800131c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800131e:	f107 030c 	add.w	r3, r7, #12
 8001322:	4619      	mov	r1, r3
 8001324:	4808      	ldr	r0, [pc, #32]	@ (8001348 <MX_GPIO_Init+0x80>)
 8001326:	f000 fec7 	bl	80020b8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800132a:	2200      	movs	r2, #0
 800132c:	2100      	movs	r1, #0
 800132e:	2028      	movs	r0, #40	@ 0x28
 8001330:	f000 fe8b 	bl	800204a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001334:	2028      	movs	r0, #40	@ 0x28
 8001336:	f000 fea4 	bl	8002082 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800133a:	bf00      	nop
 800133c:	3720      	adds	r7, #32
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	40021000 	.word	0x40021000
 8001348:	48000c00 	.word	0x48000c00

0800134c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001350:	b672      	cpsid	i
}
 8001352:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001354:	bf00      	nop
 8001356:	e7fd      	b.n	8001354 <Error_Handler+0x8>

08001358 <max30102_init>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param hi2c Pointer to I2C object handle
 */
void max30102_init(max30102_t *obj, I2C_HandleTypeDef *hi2c)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
 8001360:	6039      	str	r1, [r7, #0]
    obj->_ui2c = hi2c;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	683a      	ldr	r2, [r7, #0]
 8001366:	601a      	str	r2, [r3, #0]
    obj->_interrupt_flag = 0;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	2200      	movs	r2, #0
 800136c:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
    memset(obj->_ir_samples, 0, MAX30102_SAMPLE_LEN_MAX * sizeof(uint32_t));
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	3304      	adds	r3, #4
 8001374:	2280      	movs	r2, #128	@ 0x80
 8001376:	2100      	movs	r1, #0
 8001378:	4618      	mov	r0, r3
 800137a:	f005 fb2b 	bl	80069d4 <memset>
    memset(obj->_red_samples, 0, MAX30102_SAMPLE_LEN_MAX * sizeof(uint32_t));
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	3384      	adds	r3, #132	@ 0x84
 8001382:	2280      	movs	r2, #128	@ 0x80
 8001384:	2100      	movs	r1, #0
 8001386:	4618      	mov	r0, r3
 8001388:	f005 fb24 	bl	80069d4 <memset>
}
 800138c:	bf00      	nop
 800138e:	3708      	adds	r7, #8
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}

08001394 <max30102_write>:
 * @param reg Register address to write to.
 * @param buf Pointer containing the bytes to write.
 * @param buflen Number of bytes to write.
 */
void max30102_write(max30102_t *obj, uint8_t reg, uint8_t *buf, uint16_t buflen)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b088      	sub	sp, #32
 8001398:	af02      	add	r7, sp, #8
 800139a:	60f8      	str	r0, [r7, #12]
 800139c:	607a      	str	r2, [r7, #4]
 800139e:	461a      	mov	r2, r3
 80013a0:	460b      	mov	r3, r1
 80013a2:	72fb      	strb	r3, [r7, #11]
 80013a4:	4613      	mov	r3, r2
 80013a6:	813b      	strh	r3, [r7, #8]
    uint8_t *payload = (uint8_t *)malloc((buflen + 1) * sizeof(uint8_t));
 80013a8:	893b      	ldrh	r3, [r7, #8]
 80013aa:	3301      	adds	r3, #1
 80013ac:	4618      	mov	r0, r3
 80013ae:	f004 f9cf 	bl	8005750 <malloc>
 80013b2:	4603      	mov	r3, r0
 80013b4:	617b      	str	r3, [r7, #20]
    *payload = reg;
 80013b6:	697b      	ldr	r3, [r7, #20]
 80013b8:	7afa      	ldrb	r2, [r7, #11]
 80013ba:	701a      	strb	r2, [r3, #0]
    if (buf != NULL && buflen != 0)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d009      	beq.n	80013d6 <max30102_write+0x42>
 80013c2:	893b      	ldrh	r3, [r7, #8]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d006      	beq.n	80013d6 <max30102_write+0x42>
        memcpy(payload + 1, buf, buflen);
 80013c8:	697b      	ldr	r3, [r7, #20]
 80013ca:	3301      	adds	r3, #1
 80013cc:	893a      	ldrh	r2, [r7, #8]
 80013ce:	6879      	ldr	r1, [r7, #4]
 80013d0:	4618      	mov	r0, r3
 80013d2:	f005 fb8e 	bl	8006af2 <memcpy>
    HAL_I2C_Master_Transmit(obj->_ui2c, MAX30102_I2C_ADDR << 1, payload, buflen + 1, MAX30102_I2C_TIMEOUT);
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	6818      	ldr	r0, [r3, #0]
 80013da:	893b      	ldrh	r3, [r7, #8]
 80013dc:	3301      	adds	r3, #1
 80013de:	b29b      	uxth	r3, r3
 80013e0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80013e4:	9200      	str	r2, [sp, #0]
 80013e6:	697a      	ldr	r2, [r7, #20]
 80013e8:	21ae      	movs	r1, #174	@ 0xae
 80013ea:	f001 f8b5 	bl	8002558 <HAL_I2C_Master_Transmit>
    free(payload);
 80013ee:	6978      	ldr	r0, [r7, #20]
 80013f0:	f004 f9b6 	bl	8005760 <free>
}
 80013f4:	bf00      	nop
 80013f6:	3718      	adds	r7, #24
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}

080013fc <max30102_read>:
 * @param reg Register address to read from.
 * @param buf Pointer to the array to write to.
 * @param buflen Number of bytes to read.
 */
void max30102_read(max30102_t *obj, uint8_t reg, uint8_t *buf, uint16_t buflen)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b088      	sub	sp, #32
 8001400:	af02      	add	r7, sp, #8
 8001402:	60f8      	str	r0, [r7, #12]
 8001404:	607a      	str	r2, [r7, #4]
 8001406:	461a      	mov	r2, r3
 8001408:	460b      	mov	r3, r1
 800140a:	72fb      	strb	r3, [r7, #11]
 800140c:	4613      	mov	r3, r2
 800140e:	813b      	strh	r3, [r7, #8]
    uint8_t reg_addr = reg;
 8001410:	7afb      	ldrb	r3, [r7, #11]
 8001412:	75fb      	strb	r3, [r7, #23]
    HAL_I2C_Master_Transmit(obj->_ui2c, MAX30102_I2C_ADDR << 1, &reg_addr, 1, MAX30102_I2C_TIMEOUT);
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	6818      	ldr	r0, [r3, #0]
 8001418:	f107 0217 	add.w	r2, r7, #23
 800141c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001420:	9300      	str	r3, [sp, #0]
 8001422:	2301      	movs	r3, #1
 8001424:	21ae      	movs	r1, #174	@ 0xae
 8001426:	f001 f897 	bl	8002558 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(obj->_ui2c, MAX30102_I2C_ADDR << 1, buf, buflen, MAX30102_I2C_TIMEOUT);
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	6818      	ldr	r0, [r3, #0]
 800142e:	893b      	ldrh	r3, [r7, #8]
 8001430:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001434:	9200      	str	r2, [sp, #0]
 8001436:	687a      	ldr	r2, [r7, #4]
 8001438:	21ae      	movs	r1, #174	@ 0xae
 800143a:	f001 f9a5 	bl	8002788 <HAL_I2C_Master_Receive>
}
 800143e:	bf00      	nop
 8001440:	3718      	adds	r7, #24
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}

08001446 <max30102_reset>:
 * @brief Reset the sensor.
 *
 * @param obj Pointer to max30102_t object instance.
 */
void max30102_reset(max30102_t *obj)
{
 8001446:	b580      	push	{r7, lr}
 8001448:	b084      	sub	sp, #16
 800144a:	af00      	add	r7, sp, #0
 800144c:	6078      	str	r0, [r7, #4]
    uint8_t val = 0x40;
 800144e:	2340      	movs	r3, #64	@ 0x40
 8001450:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_MODE_CONFIG, &val, 1);
 8001452:	f107 020f 	add.w	r2, r7, #15
 8001456:	2301      	movs	r3, #1
 8001458:	2109      	movs	r1, #9
 800145a:	6878      	ldr	r0, [r7, #4]
 800145c:	f7ff ff9a 	bl	8001394 <max30102_write>
}
 8001460:	bf00      	nop
 8001462:	3710      	adds	r7, #16
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}

08001468 <max30102_set_a_full>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param enable Enable (1) or disable (0).
 */
void max30102_set_a_full(max30102_t *obj, uint8_t enable)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b084      	sub	sp, #16
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
 8001470:	460b      	mov	r3, r1
 8001472:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = 0;
 8001474:	2300      	movs	r3, #0
 8001476:	73fb      	strb	r3, [r7, #15]
    max30102_read(obj, MAX30102_INTERRUPT_ENABLE_1, &reg, 1);
 8001478:	f107 020f 	add.w	r2, r7, #15
 800147c:	2301      	movs	r3, #1
 800147e:	2102      	movs	r1, #2
 8001480:	6878      	ldr	r0, [r7, #4]
 8001482:	f7ff ffbb 	bl	80013fc <max30102_read>
    reg &= ~(0x01 << MAX30102_INTERRUPT_A_FULL);
 8001486:	7bfb      	ldrb	r3, [r7, #15]
 8001488:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800148c:	b2db      	uxtb	r3, r3
 800148e:	73fb      	strb	r3, [r7, #15]
    reg |= ((enable & 0x01) << MAX30102_INTERRUPT_A_FULL);
 8001490:	78fb      	ldrb	r3, [r7, #3]
 8001492:	01db      	lsls	r3, r3, #7
 8001494:	b25a      	sxtb	r2, r3
 8001496:	7bfb      	ldrb	r3, [r7, #15]
 8001498:	b25b      	sxtb	r3, r3
 800149a:	4313      	orrs	r3, r2
 800149c:	b25b      	sxtb	r3, r3
 800149e:	b2db      	uxtb	r3, r3
 80014a0:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_INTERRUPT_ENABLE_1, &reg, 1);
 80014a2:	f107 020f 	add.w	r2, r7, #15
 80014a6:	2301      	movs	r3, #1
 80014a8:	2102      	movs	r1, #2
 80014aa:	6878      	ldr	r0, [r7, #4]
 80014ac:	f7ff ff72 	bl	8001394 <max30102_write>
}
 80014b0:	bf00      	nop
 80014b2:	3710      	adds	r7, #16
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}

080014b8 <max30102_set_die_temp_rdy>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param enable Enable (1) or disable (0).
 */
void max30102_set_die_temp_rdy(max30102_t *obj, uint8_t enable)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b084      	sub	sp, #16
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
 80014c0:	460b      	mov	r3, r1
 80014c2:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = (enable & 0x01) << MAX30102_INTERRUPT_DIE_TEMP_RDY;
 80014c4:	78fb      	ldrb	r3, [r7, #3]
 80014c6:	005b      	lsls	r3, r3, #1
 80014c8:	b2db      	uxtb	r3, r3
 80014ca:	f003 0302 	and.w	r3, r3, #2
 80014ce:	b2db      	uxtb	r3, r3
 80014d0:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_INTERRUPT_ENABLE_2, &reg, 1);
 80014d2:	f107 020f 	add.w	r2, r7, #15
 80014d6:	2301      	movs	r3, #1
 80014d8:	2103      	movs	r1, #3
 80014da:	6878      	ldr	r0, [r7, #4]
 80014dc:	f7ff ff5a 	bl	8001394 <max30102_write>
}
 80014e0:	bf00      	nop
 80014e2:	3710      	adds	r7, #16
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}

080014e8 <max30102_set_die_temp_en>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param enable Enable (1) or disable (0).
 */
void max30102_set_die_temp_en(max30102_t *obj, uint8_t enable)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b084      	sub	sp, #16
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
 80014f0:	460b      	mov	r3, r1
 80014f2:	70fb      	strb	r3, [r7, #3]
    uint8_t reg = (enable & 0x01) << MAX30102_DIE_TEMP_EN;
 80014f4:	78fb      	ldrb	r3, [r7, #3]
 80014f6:	005b      	lsls	r3, r3, #1
 80014f8:	b2db      	uxtb	r3, r3
 80014fa:	f003 0302 	and.w	r3, r3, #2
 80014fe:	b2db      	uxtb	r3, r3
 8001500:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_DIE_TEMP_CONFIG, &reg, 1);
 8001502:	f107 020f 	add.w	r2, r7, #15
 8001506:	2301      	movs	r3, #1
 8001508:	2121      	movs	r1, #33	@ 0x21
 800150a:	6878      	ldr	r0, [r7, #4]
 800150c:	f7ff ff42 	bl	8001394 <max30102_write>
}
 8001510:	bf00      	nop
 8001512:	3710      	adds	r7, #16
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}

08001518 <max30102_on_interrupt>:
 * @brief Set interrupt flag on interrupt. To be called in the corresponding external interrupt handler.
 *
 * @param obj Pointer to max30102_t object instance.
 */
void max30102_on_interrupt(max30102_t *obj)
{
 8001518:	b480      	push	{r7}
 800151a:	b083      	sub	sp, #12
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
    obj->_interrupt_flag = 1;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	2201      	movs	r2, #1
 8001524:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
}
 8001528:	bf00      	nop
 800152a:	370c      	adds	r7, #12
 800152c:	46bd      	mov	sp, r7
 800152e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001532:	4770      	bx	lr

08001534 <max30102_has_interrupt>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @return uint8_t Active (1) or inactive (0).
 */
uint8_t max30102_has_interrupt(max30102_t *obj)
{
 8001534:	b480      	push	{r7}
 8001536:	b083      	sub	sp, #12
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
    return obj->_interrupt_flag;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
}
 8001542:	4618      	mov	r0, r3
 8001544:	370c      	adds	r7, #12
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr

0800154e <max30102_interrupt_handler>:
 * @brief Read interrupt status registers (0x00 and 0x01) and perform corresponding tasks.
 *
 * @param obj Pointer to max30102_t object instance.
 */
void max30102_interrupt_handler(max30102_t *obj)
{
 800154e:	b580      	push	{r7, lr}
 8001550:	b084      	sub	sp, #16
 8001552:	af00      	add	r7, sp, #0
 8001554:	6078      	str	r0, [r7, #4]
    uint8_t reg[2] = {0x00};
 8001556:	2300      	movs	r3, #0
 8001558:	81bb      	strh	r3, [r7, #12]
    // Interrupt flag in registers 0x00 and 0x01 are cleared on read
    max30102_read(obj, MAX30102_INTERRUPT_STATUS_1, reg, 2);
 800155a:	f107 020c 	add.w	r2, r7, #12
 800155e:	2302      	movs	r3, #2
 8001560:	2100      	movs	r1, #0
 8001562:	6878      	ldr	r0, [r7, #4]
 8001564:	f7ff ff4a 	bl	80013fc <max30102_read>

    if ((reg[0] >> MAX30102_INTERRUPT_A_FULL) & 0x01)
 8001568:	7b3b      	ldrb	r3, [r7, #12]
 800156a:	09db      	lsrs	r3, r3, #7
 800156c:	b2db      	uxtb	r3, r3
 800156e:	f003 0301 	and.w	r3, r3, #1
 8001572:	2b00      	cmp	r3, #0
 8001574:	d002      	beq.n	800157c <max30102_interrupt_handler+0x2e>
    {
        // FIFO almost full
        max30102_read_fifo(obj);
 8001576:	6878      	ldr	r0, [r7, #4]
 8001578:	f000 f953 	bl	8001822 <max30102_read_fifo>
    if ((reg[0] >> MAX30102_INTERRUPT_ALC_OVF) & 0x01)
    {
        // Ambient light overflow
    }

    if ((reg[1] >> MAX30102_INTERRUPT_DIE_TEMP_RDY) & 0x01)
 800157c:	7b7b      	ldrb	r3, [r7, #13]
 800157e:	085b      	lsrs	r3, r3, #1
 8001580:	b2db      	uxtb	r3, r3
 8001582:	f003 0301 	and.w	r3, r3, #1
 8001586:	2b00      	cmp	r3, #0
 8001588:	d007      	beq.n	800159a <max30102_interrupt_handler+0x4c>
    {
        // Temperature data ready
        int8_t temp_int;
        uint8_t temp_frac;
        max30102_read_temp(obj, &temp_int, &temp_frac);
 800158a:	f107 020a 	add.w	r2, r7, #10
 800158e:	f107 030b 	add.w	r3, r7, #11
 8001592:	4619      	mov	r1, r3
 8001594:	6878      	ldr	r0, [r7, #4]
 8001596:	f000 f9a9 	bl	80018ec <max30102_read_temp>
        // float temp = temp_int + 0.0625f * temp_frac;
    }

    // Reset interrupt flag
    obj->_interrupt_flag = 0;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	2200      	movs	r2, #0
 800159e:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
}
 80015a2:	bf00      	nop
 80015a4:	3710      	adds	r7, #16
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}

080015aa <max30102_set_mode>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param mode Measurement mode enum (max30102_mode_t).
 */
void max30102_set_mode(max30102_t *obj, max30102_mode_t mode)
{
 80015aa:	b580      	push	{r7, lr}
 80015ac:	b084      	sub	sp, #16
 80015ae:	af00      	add	r7, sp, #0
 80015b0:	6078      	str	r0, [r7, #4]
 80015b2:	460b      	mov	r3, r1
 80015b4:	70fb      	strb	r3, [r7, #3]
    uint8_t config;
    max30102_read(obj, MAX30102_MODE_CONFIG, &config, 1);
 80015b6:	f107 020f 	add.w	r2, r7, #15
 80015ba:	2301      	movs	r3, #1
 80015bc:	2109      	movs	r1, #9
 80015be:	6878      	ldr	r0, [r7, #4]
 80015c0:	f7ff ff1c 	bl	80013fc <max30102_read>
    config = (config & 0xf8) | mode;
 80015c4:	7bfb      	ldrb	r3, [r7, #15]
 80015c6:	b25b      	sxtb	r3, r3
 80015c8:	f023 0307 	bic.w	r3, r3, #7
 80015cc:	b25a      	sxtb	r2, r3
 80015ce:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80015d2:	4313      	orrs	r3, r2
 80015d4:	b25b      	sxtb	r3, r3
 80015d6:	b2db      	uxtb	r3, r3
 80015d8:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_MODE_CONFIG, &config, 1);
 80015da:	f107 020f 	add.w	r2, r7, #15
 80015de:	2301      	movs	r3, #1
 80015e0:	2109      	movs	r1, #9
 80015e2:	6878      	ldr	r0, [r7, #4]
 80015e4:	f7ff fed6 	bl	8001394 <max30102_write>
    max30102_clear_fifo(obj);
 80015e8:	6878      	ldr	r0, [r7, #4]
 80015ea:	f000 f8fb 	bl	80017e4 <max30102_clear_fifo>
}
 80015ee:	bf00      	nop
 80015f0:	3710      	adds	r7, #16
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}

080015f6 <max30102_set_sampling_rate>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param sr Sampling rate enum (max30102_spo2_st_t).
 */
void max30102_set_sampling_rate(max30102_t *obj, max30102_sr_t sr)
{
 80015f6:	b580      	push	{r7, lr}
 80015f8:	b084      	sub	sp, #16
 80015fa:	af00      	add	r7, sp, #0
 80015fc:	6078      	str	r0, [r7, #4]
 80015fe:	460b      	mov	r3, r1
 8001600:	70fb      	strb	r3, [r7, #3]
    uint8_t config;
    max30102_read(obj, MAX30102_SPO2_CONFIG, &config, 1);
 8001602:	f107 020f 	add.w	r2, r7, #15
 8001606:	2301      	movs	r3, #1
 8001608:	210a      	movs	r1, #10
 800160a:	6878      	ldr	r0, [r7, #4]
 800160c:	f7ff fef6 	bl	80013fc <max30102_read>
    config = (config & 0x63) | (sr << MAX30102_SPO2_SR);
 8001610:	7bfb      	ldrb	r3, [r7, #15]
 8001612:	b25b      	sxtb	r3, r3
 8001614:	f003 0363 	and.w	r3, r3, #99	@ 0x63
 8001618:	b25a      	sxtb	r2, r3
 800161a:	78fb      	ldrb	r3, [r7, #3]
 800161c:	009b      	lsls	r3, r3, #2
 800161e:	b25b      	sxtb	r3, r3
 8001620:	4313      	orrs	r3, r2
 8001622:	b25b      	sxtb	r3, r3
 8001624:	b2db      	uxtb	r3, r3
 8001626:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_SPO2_CONFIG, &config, 1);
 8001628:	f107 020f 	add.w	r2, r7, #15
 800162c:	2301      	movs	r3, #1
 800162e:	210a      	movs	r1, #10
 8001630:	6878      	ldr	r0, [r7, #4]
 8001632:	f7ff feaf 	bl	8001394 <max30102_write>
}
 8001636:	bf00      	nop
 8001638:	3710      	adds	r7, #16
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}

0800163e <max30102_set_led_pulse_width>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param pw Pulse width enum (max30102_led_pw_t).
 */
void max30102_set_led_pulse_width(max30102_t *obj, max30102_led_pw_t pw)
{
 800163e:	b580      	push	{r7, lr}
 8001640:	b084      	sub	sp, #16
 8001642:	af00      	add	r7, sp, #0
 8001644:	6078      	str	r0, [r7, #4]
 8001646:	460b      	mov	r3, r1
 8001648:	70fb      	strb	r3, [r7, #3]
    uint8_t config;
    max30102_read(obj, MAX30102_SPO2_CONFIG, &config, 1);
 800164a:	f107 020f 	add.w	r2, r7, #15
 800164e:	2301      	movs	r3, #1
 8001650:	210a      	movs	r1, #10
 8001652:	6878      	ldr	r0, [r7, #4]
 8001654:	f7ff fed2 	bl	80013fc <max30102_read>
    config = (config & 0x7c) | (pw << MAX30102_SPO2_LEW_PW);
 8001658:	7bfb      	ldrb	r3, [r7, #15]
 800165a:	b25b      	sxtb	r3, r3
 800165c:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 8001660:	b25a      	sxtb	r2, r3
 8001662:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001666:	4313      	orrs	r3, r2
 8001668:	b25b      	sxtb	r3, r3
 800166a:	b2db      	uxtb	r3, r3
 800166c:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_SPO2_CONFIG, &config, 1);
 800166e:	f107 020f 	add.w	r2, r7, #15
 8001672:	2301      	movs	r3, #1
 8001674:	210a      	movs	r1, #10
 8001676:	6878      	ldr	r0, [r7, #4]
 8001678:	f7ff fe8c 	bl	8001394 <max30102_write>
}
 800167c:	bf00      	nop
 800167e:	3710      	adds	r7, #16
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}

08001684 <max30102_set_adc_resolution>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param adc ADC resolution enum (max30102_adc_t).
 */
void max30102_set_adc_resolution(max30102_t *obj, max30102_adc_t adc)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b084      	sub	sp, #16
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
 800168c:	460b      	mov	r3, r1
 800168e:	70fb      	strb	r3, [r7, #3]
    uint8_t config;
    max30102_read(obj, MAX30102_SPO2_CONFIG, &config, 1);
 8001690:	f107 020f 	add.w	r2, r7, #15
 8001694:	2301      	movs	r3, #1
 8001696:	210a      	movs	r1, #10
 8001698:	6878      	ldr	r0, [r7, #4]
 800169a:	f7ff feaf 	bl	80013fc <max30102_read>
    config = (config & 0x1f) | (adc << MAX30102_SPO2_ADC_RGE);
 800169e:	7bfb      	ldrb	r3, [r7, #15]
 80016a0:	b25b      	sxtb	r3, r3
 80016a2:	f003 031f 	and.w	r3, r3, #31
 80016a6:	b25a      	sxtb	r2, r3
 80016a8:	78fb      	ldrb	r3, [r7, #3]
 80016aa:	015b      	lsls	r3, r3, #5
 80016ac:	b25b      	sxtb	r3, r3
 80016ae:	4313      	orrs	r3, r2
 80016b0:	b25b      	sxtb	r3, r3
 80016b2:	b2db      	uxtb	r3, r3
 80016b4:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_SPO2_CONFIG, &config, 1);
 80016b6:	f107 020f 	add.w	r2, r7, #15
 80016ba:	2301      	movs	r3, #1
 80016bc:	210a      	movs	r1, #10
 80016be:	6878      	ldr	r0, [r7, #4]
 80016c0:	f7ff fe68 	bl	8001394 <max30102_write>
}
 80016c4:	bf00      	nop
 80016c6:	3710      	adds	r7, #16
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	0000      	movs	r0, r0
	...

080016d0 <max30102_set_led_current_1>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param ma LED current float (0 < ma < 51.0).
 */
void max30102_set_led_current_1(max30102_t *obj, float ma)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b084      	sub	sp, #16
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
 80016d8:	ed87 0a00 	vstr	s0, [r7]
    uint8_t pa = ma / 0.2;
 80016dc:	6838      	ldr	r0, [r7, #0]
 80016de:	f7fe ff4b 	bl	8000578 <__aeabi_f2d>
 80016e2:	a30d      	add	r3, pc, #52	@ (adr r3, 8001718 <max30102_set_led_current_1+0x48>)
 80016e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016e8:	f7ff f8c8 	bl	800087c <__aeabi_ddiv>
 80016ec:	4602      	mov	r2, r0
 80016ee:	460b      	mov	r3, r1
 80016f0:	4610      	mov	r0, r2
 80016f2:	4619      	mov	r1, r3
 80016f4:	f7ff fa70 	bl	8000bd8 <__aeabi_d2uiz>
 80016f8:	4603      	mov	r3, r0
 80016fa:	b2db      	uxtb	r3, r3
 80016fc:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_LED_IR_PA1, &pa, 1);
 80016fe:	f107 020f 	add.w	r2, r7, #15
 8001702:	2301      	movs	r3, #1
 8001704:	210c      	movs	r1, #12
 8001706:	6878      	ldr	r0, [r7, #4]
 8001708:	f7ff fe44 	bl	8001394 <max30102_write>
}
 800170c:	bf00      	nop
 800170e:	3710      	adds	r7, #16
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}
 8001714:	f3af 8000 	nop.w
 8001718:	9999999a 	.word	0x9999999a
 800171c:	3fc99999 	.word	0x3fc99999

08001720 <max30102_set_led_current_2>:
 *
 * @param obj Pointer to max30102_t object instance.
 * @param ma LED current float (0 < ma < 51.0).
 */
void max30102_set_led_current_2(max30102_t *obj, float ma)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b084      	sub	sp, #16
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
 8001728:	ed87 0a00 	vstr	s0, [r7]
    uint8_t pa = ma / 0.2;
 800172c:	6838      	ldr	r0, [r7, #0]
 800172e:	f7fe ff23 	bl	8000578 <__aeabi_f2d>
 8001732:	a30d      	add	r3, pc, #52	@ (adr r3, 8001768 <max30102_set_led_current_2+0x48>)
 8001734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001738:	f7ff f8a0 	bl	800087c <__aeabi_ddiv>
 800173c:	4602      	mov	r2, r0
 800173e:	460b      	mov	r3, r1
 8001740:	4610      	mov	r0, r2
 8001742:	4619      	mov	r1, r3
 8001744:	f7ff fa48 	bl	8000bd8 <__aeabi_d2uiz>
 8001748:	4603      	mov	r3, r0
 800174a:	b2db      	uxtb	r3, r3
 800174c:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_LED_RED_PA2, &pa, 1);
 800174e:	f107 020f 	add.w	r2, r7, #15
 8001752:	2301      	movs	r3, #1
 8001754:	210d      	movs	r1, #13
 8001756:	6878      	ldr	r0, [r7, #4]
 8001758:	f7ff fe1c 	bl	8001394 <max30102_write>
}
 800175c:	bf00      	nop
 800175e:	3710      	adds	r7, #16
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}
 8001764:	f3af 8000 	nop.w
 8001768:	9999999a 	.word	0x9999999a
 800176c:	3fc99999 	.word	0x3fc99999

08001770 <max30102_set_fifo_config>:
 * @param smp_ave
 * @param roll_over_en Roll over enabled(1) or disabled(0).
 * @param fifo_a_full Number of empty samples when A_FULL interrupt issued (0 < fifo_a_full < 15).
 */
void max30102_set_fifo_config(max30102_t *obj, max30102_smp_ave_t smp_ave, uint8_t roll_over_en, uint8_t fifo_a_full)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b084      	sub	sp, #16
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
 8001778:	4608      	mov	r0, r1
 800177a:	4611      	mov	r1, r2
 800177c:	461a      	mov	r2, r3
 800177e:	4603      	mov	r3, r0
 8001780:	70fb      	strb	r3, [r7, #3]
 8001782:	460b      	mov	r3, r1
 8001784:	70bb      	strb	r3, [r7, #2]
 8001786:	4613      	mov	r3, r2
 8001788:	707b      	strb	r3, [r7, #1]
    uint8_t config = 0x00;
 800178a:	2300      	movs	r3, #0
 800178c:	73fb      	strb	r3, [r7, #15]
    config |= smp_ave << MAX30102_FIFO_CONFIG_SMP_AVE;
 800178e:	78fb      	ldrb	r3, [r7, #3]
 8001790:	015b      	lsls	r3, r3, #5
 8001792:	b25a      	sxtb	r2, r3
 8001794:	7bfb      	ldrb	r3, [r7, #15]
 8001796:	b25b      	sxtb	r3, r3
 8001798:	4313      	orrs	r3, r2
 800179a:	b25b      	sxtb	r3, r3
 800179c:	b2db      	uxtb	r3, r3
 800179e:	73fb      	strb	r3, [r7, #15]
    config |= ((roll_over_en & 0x01) << MAX30102_FIFO_CONFIG_ROLL_OVER_EN);
 80017a0:	78bb      	ldrb	r3, [r7, #2]
 80017a2:	011b      	lsls	r3, r3, #4
 80017a4:	b25b      	sxtb	r3, r3
 80017a6:	f003 0310 	and.w	r3, r3, #16
 80017aa:	b25a      	sxtb	r2, r3
 80017ac:	7bfb      	ldrb	r3, [r7, #15]
 80017ae:	b25b      	sxtb	r3, r3
 80017b0:	4313      	orrs	r3, r2
 80017b2:	b25b      	sxtb	r3, r3
 80017b4:	b2db      	uxtb	r3, r3
 80017b6:	73fb      	strb	r3, [r7, #15]
    config |= ((fifo_a_full & 0x0f) << MAX30102_FIFO_CONFIG_FIFO_A_FULL);
 80017b8:	f997 3001 	ldrsb.w	r3, [r7, #1]
 80017bc:	f003 030f 	and.w	r3, r3, #15
 80017c0:	b25a      	sxtb	r2, r3
 80017c2:	7bfb      	ldrb	r3, [r7, #15]
 80017c4:	b25b      	sxtb	r3, r3
 80017c6:	4313      	orrs	r3, r2
 80017c8:	b25b      	sxtb	r3, r3
 80017ca:	b2db      	uxtb	r3, r3
 80017cc:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_FIFO_CONFIG, &config, 1);
 80017ce:	f107 020f 	add.w	r2, r7, #15
 80017d2:	2301      	movs	r3, #1
 80017d4:	2108      	movs	r1, #8
 80017d6:	6878      	ldr	r0, [r7, #4]
 80017d8:	f7ff fddc 	bl	8001394 <max30102_write>
}
 80017dc:	bf00      	nop
 80017de:	3710      	adds	r7, #16
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}

080017e4 <max30102_clear_fifo>:
 * @brief Clear all FIFO pointers in the sensor.
 *
 * @param obj Pointer to max30102_t object instance.
 */
void max30102_clear_fifo(max30102_t *obj)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b084      	sub	sp, #16
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
    uint8_t val = 0x00;
 80017ec:	2300      	movs	r3, #0
 80017ee:	73fb      	strb	r3, [r7, #15]
    max30102_write(obj, MAX30102_FIFO_WR_PTR, &val, 3);
 80017f0:	f107 020f 	add.w	r2, r7, #15
 80017f4:	2303      	movs	r3, #3
 80017f6:	2104      	movs	r1, #4
 80017f8:	6878      	ldr	r0, [r7, #4]
 80017fa:	f7ff fdcb 	bl	8001394 <max30102_write>
    max30102_write(obj, MAX30102_FIFO_RD_PTR, &val, 3);
 80017fe:	f107 020f 	add.w	r2, r7, #15
 8001802:	2303      	movs	r3, #3
 8001804:	2106      	movs	r1, #6
 8001806:	6878      	ldr	r0, [r7, #4]
 8001808:	f7ff fdc4 	bl	8001394 <max30102_write>
    max30102_write(obj, MAX30102_OVF_COUNTER, &val, 3);
 800180c:	f107 020f 	add.w	r2, r7, #15
 8001810:	2303      	movs	r3, #3
 8001812:	2105      	movs	r1, #5
 8001814:	6878      	ldr	r0, [r7, #4]
 8001816:	f7ff fdbd 	bl	8001394 <max30102_write>
}
 800181a:	bf00      	nop
 800181c:	3710      	adds	r7, #16
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}

08001822 <max30102_read_fifo>:
 * @brief Read FIFO content and store to buffer in max30102_t object instance.
 *
 * @param obj Pointer to max30102_t object instance.
 */
void max30102_read_fifo(max30102_t *obj)
{
 8001822:	b580      	push	{r7, lr}
 8001824:	b088      	sub	sp, #32
 8001826:	af00      	add	r7, sp, #0
 8001828:	6078      	str	r0, [r7, #4]
    // First transaction: Get the FIFO_WR_PTR
    uint8_t wr_ptr = 0, rd_ptr = 0;
 800182a:	2300      	movs	r3, #0
 800182c:	74fb      	strb	r3, [r7, #19]
 800182e:	2300      	movs	r3, #0
 8001830:	74bb      	strb	r3, [r7, #18]
    max30102_read(obj, MAX30102_FIFO_WR_PTR, &wr_ptr, 1);
 8001832:	f107 0213 	add.w	r2, r7, #19
 8001836:	2301      	movs	r3, #1
 8001838:	2104      	movs	r1, #4
 800183a:	6878      	ldr	r0, [r7, #4]
 800183c:	f7ff fdde 	bl	80013fc <max30102_read>
    max30102_read(obj, MAX30102_FIFO_RD_PTR, &rd_ptr, 1);
 8001840:	f107 0212 	add.w	r2, r7, #18
 8001844:	2301      	movs	r3, #1
 8001846:	2106      	movs	r1, #6
 8001848:	6878      	ldr	r0, [r7, #4]
 800184a:	f7ff fdd7 	bl	80013fc <max30102_read>

    int8_t num_samples;

    num_samples = (int8_t)wr_ptr - (int8_t)rd_ptr;
 800184e:	7cfa      	ldrb	r2, [r7, #19]
 8001850:	7cbb      	ldrb	r3, [r7, #18]
 8001852:	1ad3      	subs	r3, r2, r3
 8001854:	b2db      	uxtb	r3, r3
 8001856:	77fb      	strb	r3, [r7, #31]
    if (num_samples < 1)
 8001858:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800185c:	2b00      	cmp	r3, #0
 800185e:	dc03      	bgt.n	8001868 <max30102_read_fifo+0x46>
    {
        num_samples += 32;
 8001860:	7ffb      	ldrb	r3, [r7, #31]
 8001862:	3320      	adds	r3, #32
 8001864:	b2db      	uxtb	r3, r3
 8001866:	77fb      	strb	r3, [r7, #31]
    }

    // Second transaction: Read NUM_SAMPLES_TO_READ samples from the FIFO
    for (int8_t i = 0; i < num_samples; i++)
 8001868:	2300      	movs	r3, #0
 800186a:	77bb      	strb	r3, [r7, #30]
 800186c:	e033      	b.n	80018d6 <max30102_read_fifo+0xb4>
    {
        uint8_t sample[6];
        max30102_read(obj, MAX30102_FIFO_DATA, sample, 6);
 800186e:	f107 020c 	add.w	r2, r7, #12
 8001872:	2306      	movs	r3, #6
 8001874:	2107      	movs	r1, #7
 8001876:	6878      	ldr	r0, [r7, #4]
 8001878:	f7ff fdc0 	bl	80013fc <max30102_read>
        uint32_t ir_sample = ((uint32_t)(sample[0] << 16) | (uint32_t)(sample[1] << 8) | (uint32_t)(sample[2])) & 0x3ffff;
 800187c:	7b3b      	ldrb	r3, [r7, #12]
 800187e:	041a      	lsls	r2, r3, #16
 8001880:	7b7b      	ldrb	r3, [r7, #13]
 8001882:	021b      	lsls	r3, r3, #8
 8001884:	4313      	orrs	r3, r2
 8001886:	7bba      	ldrb	r2, [r7, #14]
 8001888:	4313      	orrs	r3, r2
 800188a:	f3c3 0311 	ubfx	r3, r3, #0, #18
 800188e:	61bb      	str	r3, [r7, #24]
        uint32_t red_sample = ((uint32_t)(sample[3] << 16) | (uint32_t)(sample[4] << 8) | (uint32_t)(sample[5])) & 0x3ffff;
 8001890:	7bfb      	ldrb	r3, [r7, #15]
 8001892:	041a      	lsls	r2, r3, #16
 8001894:	7c3b      	ldrb	r3, [r7, #16]
 8001896:	021b      	lsls	r3, r3, #8
 8001898:	4313      	orrs	r3, r2
 800189a:	7c7a      	ldrb	r2, [r7, #17]
 800189c:	4313      	orrs	r3, r2
 800189e:	f3c3 0311 	ubfx	r3, r3, #0, #18
 80018a2:	617b      	str	r3, [r7, #20]
        obj->_ir_samples[i] = ir_sample;
 80018a4:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80018a8:	687a      	ldr	r2, [r7, #4]
 80018aa:	009b      	lsls	r3, r3, #2
 80018ac:	4413      	add	r3, r2
 80018ae:	69ba      	ldr	r2, [r7, #24]
 80018b0:	605a      	str	r2, [r3, #4]
        obj->_red_samples[i] = red_sample;
 80018b2:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80018b6:	687a      	ldr	r2, [r7, #4]
 80018b8:	3320      	adds	r3, #32
 80018ba:	009b      	lsls	r3, r3, #2
 80018bc:	4413      	add	r3, r2
 80018be:	697a      	ldr	r2, [r7, #20]
 80018c0:	605a      	str	r2, [r3, #4]
        max30102_plot(ir_sample, red_sample);
 80018c2:	6979      	ldr	r1, [r7, #20]
 80018c4:	69b8      	ldr	r0, [r7, #24]
 80018c6:	f7ff fba5 	bl	8001014 <max30102_plot>
    for (int8_t i = 0; i < num_samples; i++)
 80018ca:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80018ce:	b2db      	uxtb	r3, r3
 80018d0:	3301      	adds	r3, #1
 80018d2:	b2db      	uxtb	r3, r3
 80018d4:	77bb      	strb	r3, [r7, #30]
 80018d6:	f997 201e 	ldrsb.w	r2, [r7, #30]
 80018da:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80018de:	429a      	cmp	r2, r3
 80018e0:	dbc5      	blt.n	800186e <max30102_read_fifo+0x4c>
    }
}
 80018e2:	bf00      	nop
 80018e4:	bf00      	nop
 80018e6:	3720      	adds	r7, #32
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}

080018ec <max30102_read_temp>:
 * @param temp_int Pointer to store the integer part of temperature. Stored in 2's complement format.
 * @param temp_frac Pointer to store the fractional part of temperature. Increments of 0.0625 deg C.
 */

void max30102_read_temp(max30102_t *obj, int8_t *temp_int, uint8_t *temp_frac)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b084      	sub	sp, #16
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	60f8      	str	r0, [r7, #12]
 80018f4:	60b9      	str	r1, [r7, #8]
 80018f6:	607a      	str	r2, [r7, #4]
    max30102_read(obj, MAX30102_DIE_TINT, (uint8_t *)temp_int, 1);
 80018f8:	2301      	movs	r3, #1
 80018fa:	68ba      	ldr	r2, [r7, #8]
 80018fc:	211f      	movs	r1, #31
 80018fe:	68f8      	ldr	r0, [r7, #12]
 8001900:	f7ff fd7c 	bl	80013fc <max30102_read>
    max30102_read(obj, MAX30102_DIE_TFRAC, temp_frac, 1);
 8001904:	2301      	movs	r3, #1
 8001906:	687a      	ldr	r2, [r7, #4]
 8001908:	2120      	movs	r1, #32
 800190a:	68f8      	ldr	r0, [r7, #12]
 800190c:	f7ff fd76 	bl	80013fc <max30102_read>
}
 8001910:	bf00      	nop
 8001912:	3710      	adds	r7, #16
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}

08001918 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001918:	b480      	push	{r7}
 800191a:	b083      	sub	sp, #12
 800191c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800191e:	4b0f      	ldr	r3, [pc, #60]	@ (800195c <HAL_MspInit+0x44>)
 8001920:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001922:	4a0e      	ldr	r2, [pc, #56]	@ (800195c <HAL_MspInit+0x44>)
 8001924:	f043 0301 	orr.w	r3, r3, #1
 8001928:	6613      	str	r3, [r2, #96]	@ 0x60
 800192a:	4b0c      	ldr	r3, [pc, #48]	@ (800195c <HAL_MspInit+0x44>)
 800192c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800192e:	f003 0301 	and.w	r3, r3, #1
 8001932:	607b      	str	r3, [r7, #4]
 8001934:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001936:	4b09      	ldr	r3, [pc, #36]	@ (800195c <HAL_MspInit+0x44>)
 8001938:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800193a:	4a08      	ldr	r2, [pc, #32]	@ (800195c <HAL_MspInit+0x44>)
 800193c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001940:	6593      	str	r3, [r2, #88]	@ 0x58
 8001942:	4b06      	ldr	r3, [pc, #24]	@ (800195c <HAL_MspInit+0x44>)
 8001944:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001946:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800194a:	603b      	str	r3, [r7, #0]
 800194c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800194e:	bf00      	nop
 8001950:	370c      	adds	r7, #12
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop
 800195c:	40021000 	.word	0x40021000

08001960 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b0ae      	sub	sp, #184	@ 0xb8
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001968:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800196c:	2200      	movs	r2, #0
 800196e:	601a      	str	r2, [r3, #0]
 8001970:	605a      	str	r2, [r3, #4]
 8001972:	609a      	str	r2, [r3, #8]
 8001974:	60da      	str	r2, [r3, #12]
 8001976:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001978:	f107 0310 	add.w	r3, r7, #16
 800197c:	2294      	movs	r2, #148	@ 0x94
 800197e:	2100      	movs	r1, #0
 8001980:	4618      	mov	r0, r3
 8001982:	f005 f827 	bl	80069d4 <memset>
  if(hi2c->Instance==I2C1)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4a21      	ldr	r2, [pc, #132]	@ (8001a10 <HAL_I2C_MspInit+0xb0>)
 800198c:	4293      	cmp	r3, r2
 800198e:	d13b      	bne.n	8001a08 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001990:	2340      	movs	r3, #64	@ 0x40
 8001992:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001994:	2300      	movs	r3, #0
 8001996:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001998:	f107 0310 	add.w	r3, r7, #16
 800199c:	4618      	mov	r0, r3
 800199e:	f002 fac3 	bl	8003f28 <HAL_RCCEx_PeriphCLKConfig>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d001      	beq.n	80019ac <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80019a8:	f7ff fcd0 	bl	800134c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019ac:	4b19      	ldr	r3, [pc, #100]	@ (8001a14 <HAL_I2C_MspInit+0xb4>)
 80019ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019b0:	4a18      	ldr	r2, [pc, #96]	@ (8001a14 <HAL_I2C_MspInit+0xb4>)
 80019b2:	f043 0302 	orr.w	r3, r3, #2
 80019b6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019b8:	4b16      	ldr	r3, [pc, #88]	@ (8001a14 <HAL_I2C_MspInit+0xb4>)
 80019ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019bc:	f003 0302 	and.w	r3, r3, #2
 80019c0:	60fb      	str	r3, [r7, #12]
 80019c2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80019c4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80019c8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019cc:	2312      	movs	r3, #18
 80019ce:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d2:	2300      	movs	r3, #0
 80019d4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019d8:	2303      	movs	r3, #3
 80019da:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80019de:	2304      	movs	r3, #4
 80019e0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019e4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80019e8:	4619      	mov	r1, r3
 80019ea:	480b      	ldr	r0, [pc, #44]	@ (8001a18 <HAL_I2C_MspInit+0xb8>)
 80019ec:	f000 fb64 	bl	80020b8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80019f0:	4b08      	ldr	r3, [pc, #32]	@ (8001a14 <HAL_I2C_MspInit+0xb4>)
 80019f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019f4:	4a07      	ldr	r2, [pc, #28]	@ (8001a14 <HAL_I2C_MspInit+0xb4>)
 80019f6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80019fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80019fc:	4b05      	ldr	r3, [pc, #20]	@ (8001a14 <HAL_I2C_MspInit+0xb4>)
 80019fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a00:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a04:	60bb      	str	r3, [r7, #8]
 8001a06:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001a08:	bf00      	nop
 8001a0a:	37b8      	adds	r7, #184	@ 0xb8
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	40005400 	.word	0x40005400
 8001a14:	40021000 	.word	0x40021000
 8001a18:	48000400 	.word	0x48000400

08001a1c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b0ae      	sub	sp, #184	@ 0xb8
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a24:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001a28:	2200      	movs	r2, #0
 8001a2a:	601a      	str	r2, [r3, #0]
 8001a2c:	605a      	str	r2, [r3, #4]
 8001a2e:	609a      	str	r2, [r3, #8]
 8001a30:	60da      	str	r2, [r3, #12]
 8001a32:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a34:	f107 0310 	add.w	r3, r7, #16
 8001a38:	2294      	movs	r2, #148	@ 0x94
 8001a3a:	2100      	movs	r1, #0
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f004 ffc9 	bl	80069d4 <memset>
  if(huart->Instance==USART1)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4a21      	ldr	r2, [pc, #132]	@ (8001acc <HAL_UART_MspInit+0xb0>)
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	d13a      	bne.n	8001ac2 <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001a50:	2300      	movs	r3, #0
 8001a52:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a54:	f107 0310 	add.w	r3, r7, #16
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f002 fa65 	bl	8003f28 <HAL_RCCEx_PeriphCLKConfig>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d001      	beq.n	8001a68 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001a64:	f7ff fc72 	bl	800134c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a68:	4b19      	ldr	r3, [pc, #100]	@ (8001ad0 <HAL_UART_MspInit+0xb4>)
 8001a6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a6c:	4a18      	ldr	r2, [pc, #96]	@ (8001ad0 <HAL_UART_MspInit+0xb4>)
 8001a6e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a72:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a74:	4b16      	ldr	r3, [pc, #88]	@ (8001ad0 <HAL_UART_MspInit+0xb4>)
 8001a76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a78:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a7c:	60fb      	str	r3, [r7, #12]
 8001a7e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a80:	4b13      	ldr	r3, [pc, #76]	@ (8001ad0 <HAL_UART_MspInit+0xb4>)
 8001a82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a84:	4a12      	ldr	r2, [pc, #72]	@ (8001ad0 <HAL_UART_MspInit+0xb4>)
 8001a86:	f043 0302 	orr.w	r3, r3, #2
 8001a8a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a8c:	4b10      	ldr	r3, [pc, #64]	@ (8001ad0 <HAL_UART_MspInit+0xb4>)
 8001a8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a90:	f003 0302 	and.w	r3, r3, #2
 8001a94:	60bb      	str	r3, [r7, #8]
 8001a96:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001a98:	23c0      	movs	r3, #192	@ 0xc0
 8001a9a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a9e:	2302      	movs	r3, #2
 8001aa0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aaa:	2303      	movs	r3, #3
 8001aac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001ab0:	2307      	movs	r3, #7
 8001ab2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ab6:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001aba:	4619      	mov	r1, r3
 8001abc:	4805      	ldr	r0, [pc, #20]	@ (8001ad4 <HAL_UART_MspInit+0xb8>)
 8001abe:	f000 fafb 	bl	80020b8 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001ac2:	bf00      	nop
 8001ac4:	37b8      	adds	r7, #184	@ 0xb8
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	40013800 	.word	0x40013800
 8001ad0:	40021000 	.word	0x40021000
 8001ad4:	48000400 	.word	0x48000400

08001ad8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001adc:	bf00      	nop
 8001ade:	e7fd      	b.n	8001adc <NMI_Handler+0x4>

08001ae0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ae4:	bf00      	nop
 8001ae6:	e7fd      	b.n	8001ae4 <HardFault_Handler+0x4>

08001ae8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001aec:	bf00      	nop
 8001aee:	e7fd      	b.n	8001aec <MemManage_Handler+0x4>

08001af0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001af4:	bf00      	nop
 8001af6:	e7fd      	b.n	8001af4 <BusFault_Handler+0x4>

08001af8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001afc:	bf00      	nop
 8001afe:	e7fd      	b.n	8001afc <UsageFault_Handler+0x4>

08001b00 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b04:	bf00      	nop
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr

08001b0e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b0e:	b480      	push	{r7}
 8001b10:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b12:	bf00      	nop
 8001b14:	46bd      	mov	sp, r7
 8001b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1a:	4770      	bx	lr

08001b1c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b20:	bf00      	nop
 8001b22:	46bd      	mov	sp, r7
 8001b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b28:	4770      	bx	lr

08001b2a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b2a:	b580      	push	{r7, lr}
 8001b2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b2e:	f000 f96d 	bl	8001e0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b32:	bf00      	nop
 8001b34:	bd80      	pop	{r7, pc}

08001b36 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001b36:	b580      	push	{r7, lr}
 8001b38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8001b3a:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001b3e:	f000 fc4d 	bl	80023dc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001b42:	bf00      	nop
 8001b44:	bd80      	pop	{r7, pc}
	...

08001b48 <EXTI3_IRQHandler>:

/* USER CODE BEGIN 1 */
void EXTI3_IRQHandler(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8001b4c:	2008      	movs	r0, #8
 8001b4e:	f000 fc45 	bl	80023dc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */
  max30102_on_interrupt(&max30102);
 8001b52:	4802      	ldr	r0, [pc, #8]	@ (8001b5c <EXTI3_IRQHandler+0x14>)
 8001b54:	f7ff fce0 	bl	8001518 <max30102_on_interrupt>
  /* USER CODE END EXTI3_IRQn 1 */
}
 8001b58:	bf00      	nop
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	200002d8 	.word	0x200002d8

08001b60 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0
  return 1;
 8001b64:	2301      	movs	r3, #1
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6e:	4770      	bx	lr

08001b70 <_kill>:

int _kill(int pid, int sig)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b082      	sub	sp, #8
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b7a:	f004 ff8d 	bl	8006a98 <__errno>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2216      	movs	r2, #22
 8001b82:	601a      	str	r2, [r3, #0]
  return -1;
 8001b84:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b88:	4618      	mov	r0, r3
 8001b8a:	3708      	adds	r7, #8
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}

08001b90 <_exit>:

void _exit (int status)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b082      	sub	sp, #8
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b98:	f04f 31ff 	mov.w	r1, #4294967295
 8001b9c:	6878      	ldr	r0, [r7, #4]
 8001b9e:	f7ff ffe7 	bl	8001b70 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001ba2:	bf00      	nop
 8001ba4:	e7fd      	b.n	8001ba2 <_exit+0x12>

08001ba6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ba6:	b580      	push	{r7, lr}
 8001ba8:	b086      	sub	sp, #24
 8001baa:	af00      	add	r7, sp, #0
 8001bac:	60f8      	str	r0, [r7, #12]
 8001bae:	60b9      	str	r1, [r7, #8]
 8001bb0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	617b      	str	r3, [r7, #20]
 8001bb6:	e00a      	b.n	8001bce <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001bb8:	f3af 8000 	nop.w
 8001bbc:	4601      	mov	r1, r0
 8001bbe:	68bb      	ldr	r3, [r7, #8]
 8001bc0:	1c5a      	adds	r2, r3, #1
 8001bc2:	60ba      	str	r2, [r7, #8]
 8001bc4:	b2ca      	uxtb	r2, r1
 8001bc6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	3301      	adds	r3, #1
 8001bcc:	617b      	str	r3, [r7, #20]
 8001bce:	697a      	ldr	r2, [r7, #20]
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	429a      	cmp	r2, r3
 8001bd4:	dbf0      	blt.n	8001bb8 <_read+0x12>
  }

  return len;
 8001bd6:	687b      	ldr	r3, [r7, #4]
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	3718      	adds	r7, #24
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}

08001be0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b086      	sub	sp, #24
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	60f8      	str	r0, [r7, #12]
 8001be8:	60b9      	str	r1, [r7, #8]
 8001bea:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bec:	2300      	movs	r3, #0
 8001bee:	617b      	str	r3, [r7, #20]
 8001bf0:	e009      	b.n	8001c06 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001bf2:	68bb      	ldr	r3, [r7, #8]
 8001bf4:	1c5a      	adds	r2, r3, #1
 8001bf6:	60ba      	str	r2, [r7, #8]
 8001bf8:	781b      	ldrb	r3, [r3, #0]
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	3301      	adds	r3, #1
 8001c04:	617b      	str	r3, [r7, #20]
 8001c06:	697a      	ldr	r2, [r7, #20]
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	429a      	cmp	r2, r3
 8001c0c:	dbf1      	blt.n	8001bf2 <_write+0x12>
  }
  return len;
 8001c0e:	687b      	ldr	r3, [r7, #4]
}
 8001c10:	4618      	mov	r0, r3
 8001c12:	3718      	adds	r7, #24
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}

08001c18 <_close>:

int _close(int file)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	b083      	sub	sp, #12
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c20:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	370c      	adds	r7, #12
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2e:	4770      	bx	lr

08001c30 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b083      	sub	sp, #12
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
 8001c38:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c40:	605a      	str	r2, [r3, #4]
  return 0;
 8001c42:	2300      	movs	r3, #0
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	370c      	adds	r7, #12
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4e:	4770      	bx	lr

08001c50 <_isatty>:

int _isatty(int file)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b083      	sub	sp, #12
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c58:	2301      	movs	r3, #1
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	370c      	adds	r7, #12
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr

08001c66 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c66:	b480      	push	{r7}
 8001c68:	b085      	sub	sp, #20
 8001c6a:	af00      	add	r7, sp, #0
 8001c6c:	60f8      	str	r0, [r7, #12]
 8001c6e:	60b9      	str	r1, [r7, #8]
 8001c70:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c72:	2300      	movs	r3, #0
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	3714      	adds	r7, #20
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr

08001c80 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b086      	sub	sp, #24
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c88:	4a14      	ldr	r2, [pc, #80]	@ (8001cdc <_sbrk+0x5c>)
 8001c8a:	4b15      	ldr	r3, [pc, #84]	@ (8001ce0 <_sbrk+0x60>)
 8001c8c:	1ad3      	subs	r3, r2, r3
 8001c8e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c90:	697b      	ldr	r3, [r7, #20]
 8001c92:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c94:	4b13      	ldr	r3, [pc, #76]	@ (8001ce4 <_sbrk+0x64>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d102      	bne.n	8001ca2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c9c:	4b11      	ldr	r3, [pc, #68]	@ (8001ce4 <_sbrk+0x64>)
 8001c9e:	4a12      	ldr	r2, [pc, #72]	@ (8001ce8 <_sbrk+0x68>)
 8001ca0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ca2:	4b10      	ldr	r3, [pc, #64]	@ (8001ce4 <_sbrk+0x64>)
 8001ca4:	681a      	ldr	r2, [r3, #0]
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	4413      	add	r3, r2
 8001caa:	693a      	ldr	r2, [r7, #16]
 8001cac:	429a      	cmp	r2, r3
 8001cae:	d207      	bcs.n	8001cc0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001cb0:	f004 fef2 	bl	8006a98 <__errno>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	220c      	movs	r2, #12
 8001cb8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001cba:	f04f 33ff 	mov.w	r3, #4294967295
 8001cbe:	e009      	b.n	8001cd4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001cc0:	4b08      	ldr	r3, [pc, #32]	@ (8001ce4 <_sbrk+0x64>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001cc6:	4b07      	ldr	r3, [pc, #28]	@ (8001ce4 <_sbrk+0x64>)
 8001cc8:	681a      	ldr	r2, [r3, #0]
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	4413      	add	r3, r2
 8001cce:	4a05      	ldr	r2, [pc, #20]	@ (8001ce4 <_sbrk+0x64>)
 8001cd0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cd2:	68fb      	ldr	r3, [r7, #12]
}
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	3718      	adds	r7, #24
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bd80      	pop	{r7, pc}
 8001cdc:	200a0000 	.word	0x200a0000
 8001ce0:	00000400 	.word	0x00000400
 8001ce4:	200003e0 	.word	0x200003e0
 8001ce8:	20000538 	.word	0x20000538

08001cec <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001cec:	b480      	push	{r7}
 8001cee:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001cf0:	4b06      	ldr	r3, [pc, #24]	@ (8001d0c <SystemInit+0x20>)
 8001cf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001cf6:	4a05      	ldr	r2, [pc, #20]	@ (8001d0c <SystemInit+0x20>)
 8001cf8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001cfc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001d00:	bf00      	nop
 8001d02:	46bd      	mov	sp, r7
 8001d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d08:	4770      	bx	lr
 8001d0a:	bf00      	nop
 8001d0c:	e000ed00 	.word	0xe000ed00

08001d10 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001d10:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d48 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001d14:	f7ff ffea 	bl	8001cec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d18:	480c      	ldr	r0, [pc, #48]	@ (8001d4c <LoopForever+0x6>)
  ldr r1, =_edata
 8001d1a:	490d      	ldr	r1, [pc, #52]	@ (8001d50 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001d1c:	4a0d      	ldr	r2, [pc, #52]	@ (8001d54 <LoopForever+0xe>)
  movs r3, #0
 8001d1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d20:	e002      	b.n	8001d28 <LoopCopyDataInit>

08001d22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d26:	3304      	adds	r3, #4

08001d28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d2c:	d3f9      	bcc.n	8001d22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d2e:	4a0a      	ldr	r2, [pc, #40]	@ (8001d58 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001d30:	4c0a      	ldr	r4, [pc, #40]	@ (8001d5c <LoopForever+0x16>)
  movs r3, #0
 8001d32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d34:	e001      	b.n	8001d3a <LoopFillZerobss>

08001d36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d38:	3204      	adds	r2, #4

08001d3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d3c:	d3fb      	bcc.n	8001d36 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d3e:	f004 feb1 	bl	8006aa4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001d42:	f7ff f989 	bl	8001058 <main>

08001d46 <LoopForever>:

LoopForever:
    b LoopForever
 8001d46:	e7fe      	b.n	8001d46 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001d48:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001d4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d50:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001d54:	0800a3f8 	.word	0x0800a3f8
  ldr r2, =_sbss
 8001d58:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001d5c:	20000534 	.word	0x20000534

08001d60 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001d60:	e7fe      	b.n	8001d60 <ADC1_IRQHandler>

08001d62 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d62:	b580      	push	{r7, lr}
 8001d64:	b082      	sub	sp, #8
 8001d66:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d6c:	2003      	movs	r0, #3
 8001d6e:	f000 f961 	bl	8002034 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d72:	2000      	movs	r0, #0
 8001d74:	f000 f80e 	bl	8001d94 <HAL_InitTick>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d002      	beq.n	8001d84 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	71fb      	strb	r3, [r7, #7]
 8001d82:	e001      	b.n	8001d88 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001d84:	f7ff fdc8 	bl	8001918 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001d88:	79fb      	ldrb	r3, [r7, #7]
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	3708      	adds	r7, #8
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
	...

08001d94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b084      	sub	sp, #16
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001da0:	4b17      	ldr	r3, [pc, #92]	@ (8001e00 <HAL_InitTick+0x6c>)
 8001da2:	781b      	ldrb	r3, [r3, #0]
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d023      	beq.n	8001df0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001da8:	4b16      	ldr	r3, [pc, #88]	@ (8001e04 <HAL_InitTick+0x70>)
 8001daa:	681a      	ldr	r2, [r3, #0]
 8001dac:	4b14      	ldr	r3, [pc, #80]	@ (8001e00 <HAL_InitTick+0x6c>)
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	4619      	mov	r1, r3
 8001db2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001db6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001dba:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	f000 f96d 	bl	800209e <HAL_SYSTICK_Config>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d10f      	bne.n	8001dea <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	2b0f      	cmp	r3, #15
 8001dce:	d809      	bhi.n	8001de4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	6879      	ldr	r1, [r7, #4]
 8001dd4:	f04f 30ff 	mov.w	r0, #4294967295
 8001dd8:	f000 f937 	bl	800204a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ddc:	4a0a      	ldr	r2, [pc, #40]	@ (8001e08 <HAL_InitTick+0x74>)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6013      	str	r3, [r2, #0]
 8001de2:	e007      	b.n	8001df4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001de4:	2301      	movs	r3, #1
 8001de6:	73fb      	strb	r3, [r7, #15]
 8001de8:	e004      	b.n	8001df4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001dea:	2301      	movs	r3, #1
 8001dec:	73fb      	strb	r3, [r7, #15]
 8001dee:	e001      	b.n	8001df4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001df0:	2301      	movs	r3, #1
 8001df2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001df4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001df6:	4618      	mov	r0, r3
 8001df8:	3710      	adds	r7, #16
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	20000008 	.word	0x20000008
 8001e04:	20000000 	.word	0x20000000
 8001e08:	20000004 	.word	0x20000004

08001e0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001e10:	4b06      	ldr	r3, [pc, #24]	@ (8001e2c <HAL_IncTick+0x20>)
 8001e12:	781b      	ldrb	r3, [r3, #0]
 8001e14:	461a      	mov	r2, r3
 8001e16:	4b06      	ldr	r3, [pc, #24]	@ (8001e30 <HAL_IncTick+0x24>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	4413      	add	r3, r2
 8001e1c:	4a04      	ldr	r2, [pc, #16]	@ (8001e30 <HAL_IncTick+0x24>)
 8001e1e:	6013      	str	r3, [r2, #0]
}
 8001e20:	bf00      	nop
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr
 8001e2a:	bf00      	nop
 8001e2c:	20000008 	.word	0x20000008
 8001e30:	200003e4 	.word	0x200003e4

08001e34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e34:	b480      	push	{r7}
 8001e36:	af00      	add	r7, sp, #0
  return uwTick;
 8001e38:	4b03      	ldr	r3, [pc, #12]	@ (8001e48 <HAL_GetTick+0x14>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr
 8001e46:	bf00      	nop
 8001e48:	200003e4 	.word	0x200003e4

08001e4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b084      	sub	sp, #16
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e54:	f7ff ffee 	bl	8001e34 <HAL_GetTick>
 8001e58:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e64:	d005      	beq.n	8001e72 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001e66:	4b0a      	ldr	r3, [pc, #40]	@ (8001e90 <HAL_Delay+0x44>)
 8001e68:	781b      	ldrb	r3, [r3, #0]
 8001e6a:	461a      	mov	r2, r3
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	4413      	add	r3, r2
 8001e70:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e72:	bf00      	nop
 8001e74:	f7ff ffde 	bl	8001e34 <HAL_GetTick>
 8001e78:	4602      	mov	r2, r0
 8001e7a:	68bb      	ldr	r3, [r7, #8]
 8001e7c:	1ad3      	subs	r3, r2, r3
 8001e7e:	68fa      	ldr	r2, [r7, #12]
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d8f7      	bhi.n	8001e74 <HAL_Delay+0x28>
  {
  }
}
 8001e84:	bf00      	nop
 8001e86:	bf00      	nop
 8001e88:	3710      	adds	r7, #16
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}
 8001e8e:	bf00      	nop
 8001e90:	20000008 	.word	0x20000008

08001e94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b085      	sub	sp, #20
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	f003 0307 	and.w	r3, r3, #7
 8001ea2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ea4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ed8 <__NVIC_SetPriorityGrouping+0x44>)
 8001ea6:	68db      	ldr	r3, [r3, #12]
 8001ea8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001eaa:	68ba      	ldr	r2, [r7, #8]
 8001eac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001eb8:	68bb      	ldr	r3, [r7, #8]
 8001eba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ebc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ec0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ec4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ec6:	4a04      	ldr	r2, [pc, #16]	@ (8001ed8 <__NVIC_SetPriorityGrouping+0x44>)
 8001ec8:	68bb      	ldr	r3, [r7, #8]
 8001eca:	60d3      	str	r3, [r2, #12]
}
 8001ecc:	bf00      	nop
 8001ece:	3714      	adds	r7, #20
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed6:	4770      	bx	lr
 8001ed8:	e000ed00 	.word	0xe000ed00

08001edc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001edc:	b480      	push	{r7}
 8001ede:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ee0:	4b04      	ldr	r3, [pc, #16]	@ (8001ef4 <__NVIC_GetPriorityGrouping+0x18>)
 8001ee2:	68db      	ldr	r3, [r3, #12]
 8001ee4:	0a1b      	lsrs	r3, r3, #8
 8001ee6:	f003 0307 	and.w	r3, r3, #7
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	46bd      	mov	sp, r7
 8001eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef2:	4770      	bx	lr
 8001ef4:	e000ed00 	.word	0xe000ed00

08001ef8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b083      	sub	sp, #12
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	4603      	mov	r3, r0
 8001f00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	db0b      	blt.n	8001f22 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f0a:	79fb      	ldrb	r3, [r7, #7]
 8001f0c:	f003 021f 	and.w	r2, r3, #31
 8001f10:	4907      	ldr	r1, [pc, #28]	@ (8001f30 <__NVIC_EnableIRQ+0x38>)
 8001f12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f16:	095b      	lsrs	r3, r3, #5
 8001f18:	2001      	movs	r0, #1
 8001f1a:	fa00 f202 	lsl.w	r2, r0, r2
 8001f1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f22:	bf00      	nop
 8001f24:	370c      	adds	r7, #12
 8001f26:	46bd      	mov	sp, r7
 8001f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2c:	4770      	bx	lr
 8001f2e:	bf00      	nop
 8001f30:	e000e100 	.word	0xe000e100

08001f34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b083      	sub	sp, #12
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	6039      	str	r1, [r7, #0]
 8001f3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	db0a      	blt.n	8001f5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	b2da      	uxtb	r2, r3
 8001f4c:	490c      	ldr	r1, [pc, #48]	@ (8001f80 <__NVIC_SetPriority+0x4c>)
 8001f4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f52:	0112      	lsls	r2, r2, #4
 8001f54:	b2d2      	uxtb	r2, r2
 8001f56:	440b      	add	r3, r1
 8001f58:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f5c:	e00a      	b.n	8001f74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	b2da      	uxtb	r2, r3
 8001f62:	4908      	ldr	r1, [pc, #32]	@ (8001f84 <__NVIC_SetPriority+0x50>)
 8001f64:	79fb      	ldrb	r3, [r7, #7]
 8001f66:	f003 030f 	and.w	r3, r3, #15
 8001f6a:	3b04      	subs	r3, #4
 8001f6c:	0112      	lsls	r2, r2, #4
 8001f6e:	b2d2      	uxtb	r2, r2
 8001f70:	440b      	add	r3, r1
 8001f72:	761a      	strb	r2, [r3, #24]
}
 8001f74:	bf00      	nop
 8001f76:	370c      	adds	r7, #12
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7e:	4770      	bx	lr
 8001f80:	e000e100 	.word	0xe000e100
 8001f84:	e000ed00 	.word	0xe000ed00

08001f88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b089      	sub	sp, #36	@ 0x24
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	60f8      	str	r0, [r7, #12]
 8001f90:	60b9      	str	r1, [r7, #8]
 8001f92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	f003 0307 	and.w	r3, r3, #7
 8001f9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f9c:	69fb      	ldr	r3, [r7, #28]
 8001f9e:	f1c3 0307 	rsb	r3, r3, #7
 8001fa2:	2b04      	cmp	r3, #4
 8001fa4:	bf28      	it	cs
 8001fa6:	2304      	movcs	r3, #4
 8001fa8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001faa:	69fb      	ldr	r3, [r7, #28]
 8001fac:	3304      	adds	r3, #4
 8001fae:	2b06      	cmp	r3, #6
 8001fb0:	d902      	bls.n	8001fb8 <NVIC_EncodePriority+0x30>
 8001fb2:	69fb      	ldr	r3, [r7, #28]
 8001fb4:	3b03      	subs	r3, #3
 8001fb6:	e000      	b.n	8001fba <NVIC_EncodePriority+0x32>
 8001fb8:	2300      	movs	r3, #0
 8001fba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fbc:	f04f 32ff 	mov.w	r2, #4294967295
 8001fc0:	69bb      	ldr	r3, [r7, #24]
 8001fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc6:	43da      	mvns	r2, r3
 8001fc8:	68bb      	ldr	r3, [r7, #8]
 8001fca:	401a      	ands	r2, r3
 8001fcc:	697b      	ldr	r3, [r7, #20]
 8001fce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fd0:	f04f 31ff 	mov.w	r1, #4294967295
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	fa01 f303 	lsl.w	r3, r1, r3
 8001fda:	43d9      	mvns	r1, r3
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fe0:	4313      	orrs	r3, r2
         );
}
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	3724      	adds	r7, #36	@ 0x24
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fec:	4770      	bx	lr
	...

08001ff0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b082      	sub	sp, #8
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	3b01      	subs	r3, #1
 8001ffc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002000:	d301      	bcc.n	8002006 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002002:	2301      	movs	r3, #1
 8002004:	e00f      	b.n	8002026 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002006:	4a0a      	ldr	r2, [pc, #40]	@ (8002030 <SysTick_Config+0x40>)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	3b01      	subs	r3, #1
 800200c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800200e:	210f      	movs	r1, #15
 8002010:	f04f 30ff 	mov.w	r0, #4294967295
 8002014:	f7ff ff8e 	bl	8001f34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002018:	4b05      	ldr	r3, [pc, #20]	@ (8002030 <SysTick_Config+0x40>)
 800201a:	2200      	movs	r2, #0
 800201c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800201e:	4b04      	ldr	r3, [pc, #16]	@ (8002030 <SysTick_Config+0x40>)
 8002020:	2207      	movs	r2, #7
 8002022:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002024:	2300      	movs	r3, #0
}
 8002026:	4618      	mov	r0, r3
 8002028:	3708      	adds	r7, #8
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	e000e010 	.word	0xe000e010

08002034 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b082      	sub	sp, #8
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800203c:	6878      	ldr	r0, [r7, #4]
 800203e:	f7ff ff29 	bl	8001e94 <__NVIC_SetPriorityGrouping>
}
 8002042:	bf00      	nop
 8002044:	3708      	adds	r7, #8
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}

0800204a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800204a:	b580      	push	{r7, lr}
 800204c:	b086      	sub	sp, #24
 800204e:	af00      	add	r7, sp, #0
 8002050:	4603      	mov	r3, r0
 8002052:	60b9      	str	r1, [r7, #8]
 8002054:	607a      	str	r2, [r7, #4]
 8002056:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002058:	2300      	movs	r3, #0
 800205a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800205c:	f7ff ff3e 	bl	8001edc <__NVIC_GetPriorityGrouping>
 8002060:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002062:	687a      	ldr	r2, [r7, #4]
 8002064:	68b9      	ldr	r1, [r7, #8]
 8002066:	6978      	ldr	r0, [r7, #20]
 8002068:	f7ff ff8e 	bl	8001f88 <NVIC_EncodePriority>
 800206c:	4602      	mov	r2, r0
 800206e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002072:	4611      	mov	r1, r2
 8002074:	4618      	mov	r0, r3
 8002076:	f7ff ff5d 	bl	8001f34 <__NVIC_SetPriority>
}
 800207a:	bf00      	nop
 800207c:	3718      	adds	r7, #24
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}

08002082 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002082:	b580      	push	{r7, lr}
 8002084:	b082      	sub	sp, #8
 8002086:	af00      	add	r7, sp, #0
 8002088:	4603      	mov	r3, r0
 800208a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800208c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002090:	4618      	mov	r0, r3
 8002092:	f7ff ff31 	bl	8001ef8 <__NVIC_EnableIRQ>
}
 8002096:	bf00      	nop
 8002098:	3708      	adds	r7, #8
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}

0800209e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800209e:	b580      	push	{r7, lr}
 80020a0:	b082      	sub	sp, #8
 80020a2:	af00      	add	r7, sp, #0
 80020a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020a6:	6878      	ldr	r0, [r7, #4]
 80020a8:	f7ff ffa2 	bl	8001ff0 <SysTick_Config>
 80020ac:	4603      	mov	r3, r0
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	3708      	adds	r7, #8
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
	...

080020b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b087      	sub	sp, #28
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
 80020c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80020c2:	2300      	movs	r3, #0
 80020c4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020c6:	e166      	b.n	8002396 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	2101      	movs	r1, #1
 80020ce:	697b      	ldr	r3, [r7, #20]
 80020d0:	fa01 f303 	lsl.w	r3, r1, r3
 80020d4:	4013      	ands	r3, r2
 80020d6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	f000 8158 	beq.w	8002390 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	f003 0303 	and.w	r3, r3, #3
 80020e8:	2b01      	cmp	r3, #1
 80020ea:	d005      	beq.n	80020f8 <HAL_GPIO_Init+0x40>
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	f003 0303 	and.w	r3, r3, #3
 80020f4:	2b02      	cmp	r3, #2
 80020f6:	d130      	bne.n	800215a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	689b      	ldr	r3, [r3, #8]
 80020fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80020fe:	697b      	ldr	r3, [r7, #20]
 8002100:	005b      	lsls	r3, r3, #1
 8002102:	2203      	movs	r2, #3
 8002104:	fa02 f303 	lsl.w	r3, r2, r3
 8002108:	43db      	mvns	r3, r3
 800210a:	693a      	ldr	r2, [r7, #16]
 800210c:	4013      	ands	r3, r2
 800210e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	68da      	ldr	r2, [r3, #12]
 8002114:	697b      	ldr	r3, [r7, #20]
 8002116:	005b      	lsls	r3, r3, #1
 8002118:	fa02 f303 	lsl.w	r3, r2, r3
 800211c:	693a      	ldr	r2, [r7, #16]
 800211e:	4313      	orrs	r3, r2
 8002120:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	693a      	ldr	r2, [r7, #16]
 8002126:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800212e:	2201      	movs	r2, #1
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	fa02 f303 	lsl.w	r3, r2, r3
 8002136:	43db      	mvns	r3, r3
 8002138:	693a      	ldr	r2, [r7, #16]
 800213a:	4013      	ands	r3, r2
 800213c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	091b      	lsrs	r3, r3, #4
 8002144:	f003 0201 	and.w	r2, r3, #1
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	fa02 f303 	lsl.w	r3, r2, r3
 800214e:	693a      	ldr	r2, [r7, #16]
 8002150:	4313      	orrs	r3, r2
 8002152:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	693a      	ldr	r2, [r7, #16]
 8002158:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	f003 0303 	and.w	r3, r3, #3
 8002162:	2b03      	cmp	r3, #3
 8002164:	d017      	beq.n	8002196 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	68db      	ldr	r3, [r3, #12]
 800216a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	005b      	lsls	r3, r3, #1
 8002170:	2203      	movs	r2, #3
 8002172:	fa02 f303 	lsl.w	r3, r2, r3
 8002176:	43db      	mvns	r3, r3
 8002178:	693a      	ldr	r2, [r7, #16]
 800217a:	4013      	ands	r3, r2
 800217c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	689a      	ldr	r2, [r3, #8]
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	005b      	lsls	r3, r3, #1
 8002186:	fa02 f303 	lsl.w	r3, r2, r3
 800218a:	693a      	ldr	r2, [r7, #16]
 800218c:	4313      	orrs	r3, r2
 800218e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	693a      	ldr	r2, [r7, #16]
 8002194:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	f003 0303 	and.w	r3, r3, #3
 800219e:	2b02      	cmp	r3, #2
 80021a0:	d123      	bne.n	80021ea <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80021a2:	697b      	ldr	r3, [r7, #20]
 80021a4:	08da      	lsrs	r2, r3, #3
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	3208      	adds	r2, #8
 80021aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021ae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80021b0:	697b      	ldr	r3, [r7, #20]
 80021b2:	f003 0307 	and.w	r3, r3, #7
 80021b6:	009b      	lsls	r3, r3, #2
 80021b8:	220f      	movs	r2, #15
 80021ba:	fa02 f303 	lsl.w	r3, r2, r3
 80021be:	43db      	mvns	r3, r3
 80021c0:	693a      	ldr	r2, [r7, #16]
 80021c2:	4013      	ands	r3, r2
 80021c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	691a      	ldr	r2, [r3, #16]
 80021ca:	697b      	ldr	r3, [r7, #20]
 80021cc:	f003 0307 	and.w	r3, r3, #7
 80021d0:	009b      	lsls	r3, r3, #2
 80021d2:	fa02 f303 	lsl.w	r3, r2, r3
 80021d6:	693a      	ldr	r2, [r7, #16]
 80021d8:	4313      	orrs	r3, r2
 80021da:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	08da      	lsrs	r2, r3, #3
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	3208      	adds	r2, #8
 80021e4:	6939      	ldr	r1, [r7, #16]
 80021e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80021f0:	697b      	ldr	r3, [r7, #20]
 80021f2:	005b      	lsls	r3, r3, #1
 80021f4:	2203      	movs	r2, #3
 80021f6:	fa02 f303 	lsl.w	r3, r2, r3
 80021fa:	43db      	mvns	r3, r3
 80021fc:	693a      	ldr	r2, [r7, #16]
 80021fe:	4013      	ands	r3, r2
 8002200:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	f003 0203 	and.w	r2, r3, #3
 800220a:	697b      	ldr	r3, [r7, #20]
 800220c:	005b      	lsls	r3, r3, #1
 800220e:	fa02 f303 	lsl.w	r3, r2, r3
 8002212:	693a      	ldr	r2, [r7, #16]
 8002214:	4313      	orrs	r3, r2
 8002216:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	693a      	ldr	r2, [r7, #16]
 800221c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002226:	2b00      	cmp	r3, #0
 8002228:	f000 80b2 	beq.w	8002390 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800222c:	4b61      	ldr	r3, [pc, #388]	@ (80023b4 <HAL_GPIO_Init+0x2fc>)
 800222e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002230:	4a60      	ldr	r2, [pc, #384]	@ (80023b4 <HAL_GPIO_Init+0x2fc>)
 8002232:	f043 0301 	orr.w	r3, r3, #1
 8002236:	6613      	str	r3, [r2, #96]	@ 0x60
 8002238:	4b5e      	ldr	r3, [pc, #376]	@ (80023b4 <HAL_GPIO_Init+0x2fc>)
 800223a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800223c:	f003 0301 	and.w	r3, r3, #1
 8002240:	60bb      	str	r3, [r7, #8]
 8002242:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002244:	4a5c      	ldr	r2, [pc, #368]	@ (80023b8 <HAL_GPIO_Init+0x300>)
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	089b      	lsrs	r3, r3, #2
 800224a:	3302      	adds	r3, #2
 800224c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002250:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002252:	697b      	ldr	r3, [r7, #20]
 8002254:	f003 0303 	and.w	r3, r3, #3
 8002258:	009b      	lsls	r3, r3, #2
 800225a:	220f      	movs	r2, #15
 800225c:	fa02 f303 	lsl.w	r3, r2, r3
 8002260:	43db      	mvns	r3, r3
 8002262:	693a      	ldr	r2, [r7, #16]
 8002264:	4013      	ands	r3, r2
 8002266:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800226e:	d02b      	beq.n	80022c8 <HAL_GPIO_Init+0x210>
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	4a52      	ldr	r2, [pc, #328]	@ (80023bc <HAL_GPIO_Init+0x304>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d025      	beq.n	80022c4 <HAL_GPIO_Init+0x20c>
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	4a51      	ldr	r2, [pc, #324]	@ (80023c0 <HAL_GPIO_Init+0x308>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d01f      	beq.n	80022c0 <HAL_GPIO_Init+0x208>
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	4a50      	ldr	r2, [pc, #320]	@ (80023c4 <HAL_GPIO_Init+0x30c>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d019      	beq.n	80022bc <HAL_GPIO_Init+0x204>
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	4a4f      	ldr	r2, [pc, #316]	@ (80023c8 <HAL_GPIO_Init+0x310>)
 800228c:	4293      	cmp	r3, r2
 800228e:	d013      	beq.n	80022b8 <HAL_GPIO_Init+0x200>
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	4a4e      	ldr	r2, [pc, #312]	@ (80023cc <HAL_GPIO_Init+0x314>)
 8002294:	4293      	cmp	r3, r2
 8002296:	d00d      	beq.n	80022b4 <HAL_GPIO_Init+0x1fc>
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	4a4d      	ldr	r2, [pc, #308]	@ (80023d0 <HAL_GPIO_Init+0x318>)
 800229c:	4293      	cmp	r3, r2
 800229e:	d007      	beq.n	80022b0 <HAL_GPIO_Init+0x1f8>
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	4a4c      	ldr	r2, [pc, #304]	@ (80023d4 <HAL_GPIO_Init+0x31c>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d101      	bne.n	80022ac <HAL_GPIO_Init+0x1f4>
 80022a8:	2307      	movs	r3, #7
 80022aa:	e00e      	b.n	80022ca <HAL_GPIO_Init+0x212>
 80022ac:	2308      	movs	r3, #8
 80022ae:	e00c      	b.n	80022ca <HAL_GPIO_Init+0x212>
 80022b0:	2306      	movs	r3, #6
 80022b2:	e00a      	b.n	80022ca <HAL_GPIO_Init+0x212>
 80022b4:	2305      	movs	r3, #5
 80022b6:	e008      	b.n	80022ca <HAL_GPIO_Init+0x212>
 80022b8:	2304      	movs	r3, #4
 80022ba:	e006      	b.n	80022ca <HAL_GPIO_Init+0x212>
 80022bc:	2303      	movs	r3, #3
 80022be:	e004      	b.n	80022ca <HAL_GPIO_Init+0x212>
 80022c0:	2302      	movs	r3, #2
 80022c2:	e002      	b.n	80022ca <HAL_GPIO_Init+0x212>
 80022c4:	2301      	movs	r3, #1
 80022c6:	e000      	b.n	80022ca <HAL_GPIO_Init+0x212>
 80022c8:	2300      	movs	r3, #0
 80022ca:	697a      	ldr	r2, [r7, #20]
 80022cc:	f002 0203 	and.w	r2, r2, #3
 80022d0:	0092      	lsls	r2, r2, #2
 80022d2:	4093      	lsls	r3, r2
 80022d4:	693a      	ldr	r2, [r7, #16]
 80022d6:	4313      	orrs	r3, r2
 80022d8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80022da:	4937      	ldr	r1, [pc, #220]	@ (80023b8 <HAL_GPIO_Init+0x300>)
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	089b      	lsrs	r3, r3, #2
 80022e0:	3302      	adds	r3, #2
 80022e2:	693a      	ldr	r2, [r7, #16]
 80022e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80022e8:	4b3b      	ldr	r3, [pc, #236]	@ (80023d8 <HAL_GPIO_Init+0x320>)
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	43db      	mvns	r3, r3
 80022f2:	693a      	ldr	r2, [r7, #16]
 80022f4:	4013      	ands	r3, r2
 80022f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002300:	2b00      	cmp	r3, #0
 8002302:	d003      	beq.n	800230c <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002304:	693a      	ldr	r2, [r7, #16]
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	4313      	orrs	r3, r2
 800230a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800230c:	4a32      	ldr	r2, [pc, #200]	@ (80023d8 <HAL_GPIO_Init+0x320>)
 800230e:	693b      	ldr	r3, [r7, #16]
 8002310:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002312:	4b31      	ldr	r3, [pc, #196]	@ (80023d8 <HAL_GPIO_Init+0x320>)
 8002314:	68db      	ldr	r3, [r3, #12]
 8002316:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	43db      	mvns	r3, r3
 800231c:	693a      	ldr	r2, [r7, #16]
 800231e:	4013      	ands	r3, r2
 8002320:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800232a:	2b00      	cmp	r3, #0
 800232c:	d003      	beq.n	8002336 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800232e:	693a      	ldr	r2, [r7, #16]
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	4313      	orrs	r3, r2
 8002334:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002336:	4a28      	ldr	r2, [pc, #160]	@ (80023d8 <HAL_GPIO_Init+0x320>)
 8002338:	693b      	ldr	r3, [r7, #16]
 800233a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800233c:	4b26      	ldr	r3, [pc, #152]	@ (80023d8 <HAL_GPIO_Init+0x320>)
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	43db      	mvns	r3, r3
 8002346:	693a      	ldr	r2, [r7, #16]
 8002348:	4013      	ands	r3, r2
 800234a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002354:	2b00      	cmp	r3, #0
 8002356:	d003      	beq.n	8002360 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002358:	693a      	ldr	r2, [r7, #16]
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	4313      	orrs	r3, r2
 800235e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002360:	4a1d      	ldr	r2, [pc, #116]	@ (80023d8 <HAL_GPIO_Init+0x320>)
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002366:	4b1c      	ldr	r3, [pc, #112]	@ (80023d8 <HAL_GPIO_Init+0x320>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	43db      	mvns	r3, r3
 8002370:	693a      	ldr	r2, [r7, #16]
 8002372:	4013      	ands	r3, r2
 8002374:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800237e:	2b00      	cmp	r3, #0
 8002380:	d003      	beq.n	800238a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8002382:	693a      	ldr	r2, [r7, #16]
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	4313      	orrs	r3, r2
 8002388:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800238a:	4a13      	ldr	r2, [pc, #76]	@ (80023d8 <HAL_GPIO_Init+0x320>)
 800238c:	693b      	ldr	r3, [r7, #16]
 800238e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002390:	697b      	ldr	r3, [r7, #20]
 8002392:	3301      	adds	r3, #1
 8002394:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	681a      	ldr	r2, [r3, #0]
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	fa22 f303 	lsr.w	r3, r2, r3
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	f47f ae91 	bne.w	80020c8 <HAL_GPIO_Init+0x10>
  }
}
 80023a6:	bf00      	nop
 80023a8:	bf00      	nop
 80023aa:	371c      	adds	r7, #28
 80023ac:	46bd      	mov	sp, r7
 80023ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b2:	4770      	bx	lr
 80023b4:	40021000 	.word	0x40021000
 80023b8:	40010000 	.word	0x40010000
 80023bc:	48000400 	.word	0x48000400
 80023c0:	48000800 	.word	0x48000800
 80023c4:	48000c00 	.word	0x48000c00
 80023c8:	48001000 	.word	0x48001000
 80023cc:	48001400 	.word	0x48001400
 80023d0:	48001800 	.word	0x48001800
 80023d4:	48001c00 	.word	0x48001c00
 80023d8:	40010400 	.word	0x40010400

080023dc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b082      	sub	sp, #8
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	4603      	mov	r3, r0
 80023e4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80023e6:	4b08      	ldr	r3, [pc, #32]	@ (8002408 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80023e8:	695a      	ldr	r2, [r3, #20]
 80023ea:	88fb      	ldrh	r3, [r7, #6]
 80023ec:	4013      	ands	r3, r2
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d006      	beq.n	8002400 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80023f2:	4a05      	ldr	r2, [pc, #20]	@ (8002408 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80023f4:	88fb      	ldrh	r3, [r7, #6]
 80023f6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80023f8:	88fb      	ldrh	r3, [r7, #6]
 80023fa:	4618      	mov	r0, r3
 80023fc:	f000 f806 	bl	800240c <HAL_GPIO_EXTI_Callback>
  }
}
 8002400:	bf00      	nop
 8002402:	3708      	adds	r7, #8
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}
 8002408:	40010400 	.word	0x40010400

0800240c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800240c:	b480      	push	{r7}
 800240e:	b083      	sub	sp, #12
 8002410:	af00      	add	r7, sp, #0
 8002412:	4603      	mov	r3, r0
 8002414:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002416:	bf00      	nop
 8002418:	370c      	adds	r7, #12
 800241a:	46bd      	mov	sp, r7
 800241c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002420:	4770      	bx	lr

08002422 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002422:	b580      	push	{r7, lr}
 8002424:	b082      	sub	sp, #8
 8002426:	af00      	add	r7, sp, #0
 8002428:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d101      	bne.n	8002434 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002430:	2301      	movs	r3, #1
 8002432:	e08d      	b.n	8002550 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800243a:	b2db      	uxtb	r3, r3
 800243c:	2b00      	cmp	r3, #0
 800243e:	d106      	bne.n	800244e <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2200      	movs	r2, #0
 8002444:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002448:	6878      	ldr	r0, [r7, #4]
 800244a:	f7ff fa89 	bl	8001960 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2224      	movs	r2, #36	@ 0x24
 8002452:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	681a      	ldr	r2, [r3, #0]
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f022 0201 	bic.w	r2, r2, #1
 8002464:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	685a      	ldr	r2, [r3, #4]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002472:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	689a      	ldr	r2, [r3, #8]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002482:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	68db      	ldr	r3, [r3, #12]
 8002488:	2b01      	cmp	r3, #1
 800248a:	d107      	bne.n	800249c <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	689a      	ldr	r2, [r3, #8]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002498:	609a      	str	r2, [r3, #8]
 800249a:	e006      	b.n	80024aa <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	689a      	ldr	r2, [r3, #8]
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80024a8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	68db      	ldr	r3, [r3, #12]
 80024ae:	2b02      	cmp	r3, #2
 80024b0:	d108      	bne.n	80024c4 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	685a      	ldr	r2, [r3, #4]
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80024c0:	605a      	str	r2, [r3, #4]
 80024c2:	e007      	b.n	80024d4 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	685a      	ldr	r2, [r3, #4]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80024d2:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	687a      	ldr	r2, [r7, #4]
 80024dc:	6812      	ldr	r2, [r2, #0]
 80024de:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80024e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80024e6:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	68da      	ldr	r2, [r3, #12]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80024f6:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	691a      	ldr	r2, [r3, #16]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	695b      	ldr	r3, [r3, #20]
 8002500:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	699b      	ldr	r3, [r3, #24]
 8002508:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	430a      	orrs	r2, r1
 8002510:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	69d9      	ldr	r1, [r3, #28]
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6a1a      	ldr	r2, [r3, #32]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	430a      	orrs	r2, r1
 8002520:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f042 0201 	orr.w	r2, r2, #1
 8002530:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2200      	movs	r2, #0
 8002536:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2220      	movs	r2, #32
 800253c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2200      	movs	r2, #0
 8002544:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2200      	movs	r2, #0
 800254a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800254e:	2300      	movs	r3, #0
}
 8002550:	4618      	mov	r0, r3
 8002552:	3708      	adds	r7, #8
 8002554:	46bd      	mov	sp, r7
 8002556:	bd80      	pop	{r7, pc}

08002558 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b088      	sub	sp, #32
 800255c:	af02      	add	r7, sp, #8
 800255e:	60f8      	str	r0, [r7, #12]
 8002560:	607a      	str	r2, [r7, #4]
 8002562:	461a      	mov	r2, r3
 8002564:	460b      	mov	r3, r1
 8002566:	817b      	strh	r3, [r7, #10]
 8002568:	4613      	mov	r3, r2
 800256a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002572:	b2db      	uxtb	r3, r3
 8002574:	2b20      	cmp	r3, #32
 8002576:	f040 80fd 	bne.w	8002774 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002580:	2b01      	cmp	r3, #1
 8002582:	d101      	bne.n	8002588 <HAL_I2C_Master_Transmit+0x30>
 8002584:	2302      	movs	r3, #2
 8002586:	e0f6      	b.n	8002776 <HAL_I2C_Master_Transmit+0x21e>
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	2201      	movs	r2, #1
 800258c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002590:	f7ff fc50 	bl	8001e34 <HAL_GetTick>
 8002594:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002596:	693b      	ldr	r3, [r7, #16]
 8002598:	9300      	str	r3, [sp, #0]
 800259a:	2319      	movs	r3, #25
 800259c:	2201      	movs	r2, #1
 800259e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80025a2:	68f8      	ldr	r0, [r7, #12]
 80025a4:	f000 fa0a 	bl	80029bc <I2C_WaitOnFlagUntilTimeout>
 80025a8:	4603      	mov	r3, r0
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d001      	beq.n	80025b2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
 80025b0:	e0e1      	b.n	8002776 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	2221      	movs	r2, #33	@ 0x21
 80025b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	2210      	movs	r2, #16
 80025be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	2200      	movs	r2, #0
 80025c6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	687a      	ldr	r2, [r7, #4]
 80025cc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	893a      	ldrh	r2, [r7, #8]
 80025d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	2200      	movs	r2, #0
 80025d8:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025de:	b29b      	uxth	r3, r3
 80025e0:	2bff      	cmp	r3, #255	@ 0xff
 80025e2:	d906      	bls.n	80025f2 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	22ff      	movs	r2, #255	@ 0xff
 80025e8:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80025ea:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80025ee:	617b      	str	r3, [r7, #20]
 80025f0:	e007      	b.n	8002602 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025f6:	b29a      	uxth	r2, r3
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80025fc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002600:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002606:	2b00      	cmp	r3, #0
 8002608:	d024      	beq.n	8002654 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800260e:	781a      	ldrb	r2, [r3, #0]
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800261a:	1c5a      	adds	r2, r3, #1
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002624:	b29b      	uxth	r3, r3
 8002626:	3b01      	subs	r3, #1
 8002628:	b29a      	uxth	r2, r3
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002632:	3b01      	subs	r3, #1
 8002634:	b29a      	uxth	r2, r3
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800263e:	b2db      	uxtb	r3, r3
 8002640:	3301      	adds	r3, #1
 8002642:	b2da      	uxtb	r2, r3
 8002644:	8979      	ldrh	r1, [r7, #10]
 8002646:	4b4e      	ldr	r3, [pc, #312]	@ (8002780 <HAL_I2C_Master_Transmit+0x228>)
 8002648:	9300      	str	r3, [sp, #0]
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	68f8      	ldr	r0, [r7, #12]
 800264e:	f000 fc05 	bl	8002e5c <I2C_TransferConfig>
 8002652:	e066      	b.n	8002722 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002658:	b2da      	uxtb	r2, r3
 800265a:	8979      	ldrh	r1, [r7, #10]
 800265c:	4b48      	ldr	r3, [pc, #288]	@ (8002780 <HAL_I2C_Master_Transmit+0x228>)
 800265e:	9300      	str	r3, [sp, #0]
 8002660:	697b      	ldr	r3, [r7, #20]
 8002662:	68f8      	ldr	r0, [r7, #12]
 8002664:	f000 fbfa 	bl	8002e5c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002668:	e05b      	b.n	8002722 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800266a:	693a      	ldr	r2, [r7, #16]
 800266c:	6a39      	ldr	r1, [r7, #32]
 800266e:	68f8      	ldr	r0, [r7, #12]
 8002670:	f000 f9fd 	bl	8002a6e <I2C_WaitOnTXISFlagUntilTimeout>
 8002674:	4603      	mov	r3, r0
 8002676:	2b00      	cmp	r3, #0
 8002678:	d001      	beq.n	800267e <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800267a:	2301      	movs	r3, #1
 800267c:	e07b      	b.n	8002776 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002682:	781a      	ldrb	r2, [r3, #0]
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800268e:	1c5a      	adds	r2, r3, #1
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002698:	b29b      	uxth	r3, r3
 800269a:	3b01      	subs	r3, #1
 800269c:	b29a      	uxth	r2, r3
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026a6:	3b01      	subs	r3, #1
 80026a8:	b29a      	uxth	r2, r3
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026b2:	b29b      	uxth	r3, r3
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d034      	beq.n	8002722 <HAL_I2C_Master_Transmit+0x1ca>
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d130      	bne.n	8002722 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80026c0:	693b      	ldr	r3, [r7, #16]
 80026c2:	9300      	str	r3, [sp, #0]
 80026c4:	6a3b      	ldr	r3, [r7, #32]
 80026c6:	2200      	movs	r2, #0
 80026c8:	2180      	movs	r1, #128	@ 0x80
 80026ca:	68f8      	ldr	r0, [r7, #12]
 80026cc:	f000 f976 	bl	80029bc <I2C_WaitOnFlagUntilTimeout>
 80026d0:	4603      	mov	r3, r0
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d001      	beq.n	80026da <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 80026d6:	2301      	movs	r3, #1
 80026d8:	e04d      	b.n	8002776 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026de:	b29b      	uxth	r3, r3
 80026e0:	2bff      	cmp	r3, #255	@ 0xff
 80026e2:	d90e      	bls.n	8002702 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	22ff      	movs	r2, #255	@ 0xff
 80026e8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026ee:	b2da      	uxtb	r2, r3
 80026f0:	8979      	ldrh	r1, [r7, #10]
 80026f2:	2300      	movs	r3, #0
 80026f4:	9300      	str	r3, [sp, #0]
 80026f6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80026fa:	68f8      	ldr	r0, [r7, #12]
 80026fc:	f000 fbae 	bl	8002e5c <I2C_TransferConfig>
 8002700:	e00f      	b.n	8002722 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002706:	b29a      	uxth	r2, r3
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002710:	b2da      	uxtb	r2, r3
 8002712:	8979      	ldrh	r1, [r7, #10]
 8002714:	2300      	movs	r3, #0
 8002716:	9300      	str	r3, [sp, #0]
 8002718:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800271c:	68f8      	ldr	r0, [r7, #12]
 800271e:	f000 fb9d 	bl	8002e5c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002726:	b29b      	uxth	r3, r3
 8002728:	2b00      	cmp	r3, #0
 800272a:	d19e      	bne.n	800266a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800272c:	693a      	ldr	r2, [r7, #16]
 800272e:	6a39      	ldr	r1, [r7, #32]
 8002730:	68f8      	ldr	r0, [r7, #12]
 8002732:	f000 f9e3 	bl	8002afc <I2C_WaitOnSTOPFlagUntilTimeout>
 8002736:	4603      	mov	r3, r0
 8002738:	2b00      	cmp	r3, #0
 800273a:	d001      	beq.n	8002740 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 800273c:	2301      	movs	r3, #1
 800273e:	e01a      	b.n	8002776 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	2220      	movs	r2, #32
 8002746:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	6859      	ldr	r1, [r3, #4]
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681a      	ldr	r2, [r3, #0]
 8002752:	4b0c      	ldr	r3, [pc, #48]	@ (8002784 <HAL_I2C_Master_Transmit+0x22c>)
 8002754:	400b      	ands	r3, r1
 8002756:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	2220      	movs	r2, #32
 800275c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	2200      	movs	r2, #0
 8002764:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	2200      	movs	r2, #0
 800276c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002770:	2300      	movs	r3, #0
 8002772:	e000      	b.n	8002776 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8002774:	2302      	movs	r3, #2
  }
}
 8002776:	4618      	mov	r0, r3
 8002778:	3718      	adds	r7, #24
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}
 800277e:	bf00      	nop
 8002780:	80002000 	.word	0x80002000
 8002784:	fe00e800 	.word	0xfe00e800

08002788 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b088      	sub	sp, #32
 800278c:	af02      	add	r7, sp, #8
 800278e:	60f8      	str	r0, [r7, #12]
 8002790:	607a      	str	r2, [r7, #4]
 8002792:	461a      	mov	r2, r3
 8002794:	460b      	mov	r3, r1
 8002796:	817b      	strh	r3, [r7, #10]
 8002798:	4613      	mov	r3, r2
 800279a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80027a2:	b2db      	uxtb	r3, r3
 80027a4:	2b20      	cmp	r3, #32
 80027a6:	f040 80db 	bne.w	8002960 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80027b0:	2b01      	cmp	r3, #1
 80027b2:	d101      	bne.n	80027b8 <HAL_I2C_Master_Receive+0x30>
 80027b4:	2302      	movs	r3, #2
 80027b6:	e0d4      	b.n	8002962 <HAL_I2C_Master_Receive+0x1da>
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	2201      	movs	r2, #1
 80027bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80027c0:	f7ff fb38 	bl	8001e34 <HAL_GetTick>
 80027c4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	9300      	str	r3, [sp, #0]
 80027ca:	2319      	movs	r3, #25
 80027cc:	2201      	movs	r2, #1
 80027ce:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80027d2:	68f8      	ldr	r0, [r7, #12]
 80027d4:	f000 f8f2 	bl	80029bc <I2C_WaitOnFlagUntilTimeout>
 80027d8:	4603      	mov	r3, r0
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d001      	beq.n	80027e2 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80027de:	2301      	movs	r3, #1
 80027e0:	e0bf      	b.n	8002962 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	2222      	movs	r2, #34	@ 0x22
 80027e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	2210      	movs	r2, #16
 80027ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	2200      	movs	r2, #0
 80027f6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	687a      	ldr	r2, [r7, #4]
 80027fc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	893a      	ldrh	r2, [r7, #8]
 8002802:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	2200      	movs	r2, #0
 8002808:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800280e:	b29b      	uxth	r3, r3
 8002810:	2bff      	cmp	r3, #255	@ 0xff
 8002812:	d90e      	bls.n	8002832 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	2201      	movs	r2, #1
 8002818:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800281e:	b2da      	uxtb	r2, r3
 8002820:	8979      	ldrh	r1, [r7, #10]
 8002822:	4b52      	ldr	r3, [pc, #328]	@ (800296c <HAL_I2C_Master_Receive+0x1e4>)
 8002824:	9300      	str	r3, [sp, #0]
 8002826:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800282a:	68f8      	ldr	r0, [r7, #12]
 800282c:	f000 fb16 	bl	8002e5c <I2C_TransferConfig>
 8002830:	e06d      	b.n	800290e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002836:	b29a      	uxth	r2, r3
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002840:	b2da      	uxtb	r2, r3
 8002842:	8979      	ldrh	r1, [r7, #10]
 8002844:	4b49      	ldr	r3, [pc, #292]	@ (800296c <HAL_I2C_Master_Receive+0x1e4>)
 8002846:	9300      	str	r3, [sp, #0]
 8002848:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800284c:	68f8      	ldr	r0, [r7, #12]
 800284e:	f000 fb05 	bl	8002e5c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002852:	e05c      	b.n	800290e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002854:	697a      	ldr	r2, [r7, #20]
 8002856:	6a39      	ldr	r1, [r7, #32]
 8002858:	68f8      	ldr	r0, [r7, #12]
 800285a:	f000 f993 	bl	8002b84 <I2C_WaitOnRXNEFlagUntilTimeout>
 800285e:	4603      	mov	r3, r0
 8002860:	2b00      	cmp	r3, #0
 8002862:	d001      	beq.n	8002868 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002864:	2301      	movs	r3, #1
 8002866:	e07c      	b.n	8002962 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002872:	b2d2      	uxtb	r2, r2
 8002874:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800287a:	1c5a      	adds	r2, r3, #1
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002884:	3b01      	subs	r3, #1
 8002886:	b29a      	uxth	r2, r3
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002890:	b29b      	uxth	r3, r3
 8002892:	3b01      	subs	r3, #1
 8002894:	b29a      	uxth	r2, r3
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800289e:	b29b      	uxth	r3, r3
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d034      	beq.n	800290e <HAL_I2C_Master_Receive+0x186>
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d130      	bne.n	800290e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80028ac:	697b      	ldr	r3, [r7, #20]
 80028ae:	9300      	str	r3, [sp, #0]
 80028b0:	6a3b      	ldr	r3, [r7, #32]
 80028b2:	2200      	movs	r2, #0
 80028b4:	2180      	movs	r1, #128	@ 0x80
 80028b6:	68f8      	ldr	r0, [r7, #12]
 80028b8:	f000 f880 	bl	80029bc <I2C_WaitOnFlagUntilTimeout>
 80028bc:	4603      	mov	r3, r0
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d001      	beq.n	80028c6 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80028c2:	2301      	movs	r3, #1
 80028c4:	e04d      	b.n	8002962 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028ca:	b29b      	uxth	r3, r3
 80028cc:	2bff      	cmp	r3, #255	@ 0xff
 80028ce:	d90e      	bls.n	80028ee <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	22ff      	movs	r2, #255	@ 0xff
 80028d4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028da:	b2da      	uxtb	r2, r3
 80028dc:	8979      	ldrh	r1, [r7, #10]
 80028de:	2300      	movs	r3, #0
 80028e0:	9300      	str	r3, [sp, #0]
 80028e2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80028e6:	68f8      	ldr	r0, [r7, #12]
 80028e8:	f000 fab8 	bl	8002e5c <I2C_TransferConfig>
 80028ec:	e00f      	b.n	800290e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028f2:	b29a      	uxth	r2, r3
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028fc:	b2da      	uxtb	r2, r3
 80028fe:	8979      	ldrh	r1, [r7, #10]
 8002900:	2300      	movs	r3, #0
 8002902:	9300      	str	r3, [sp, #0]
 8002904:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002908:	68f8      	ldr	r0, [r7, #12]
 800290a:	f000 faa7 	bl	8002e5c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002912:	b29b      	uxth	r3, r3
 8002914:	2b00      	cmp	r3, #0
 8002916:	d19d      	bne.n	8002854 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002918:	697a      	ldr	r2, [r7, #20]
 800291a:	6a39      	ldr	r1, [r7, #32]
 800291c:	68f8      	ldr	r0, [r7, #12]
 800291e:	f000 f8ed 	bl	8002afc <I2C_WaitOnSTOPFlagUntilTimeout>
 8002922:	4603      	mov	r3, r0
 8002924:	2b00      	cmp	r3, #0
 8002926:	d001      	beq.n	800292c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	e01a      	b.n	8002962 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	2220      	movs	r2, #32
 8002932:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	6859      	ldr	r1, [r3, #4]
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681a      	ldr	r2, [r3, #0]
 800293e:	4b0c      	ldr	r3, [pc, #48]	@ (8002970 <HAL_I2C_Master_Receive+0x1e8>)
 8002940:	400b      	ands	r3, r1
 8002942:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	2220      	movs	r2, #32
 8002948:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	2200      	movs	r2, #0
 8002950:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	2200      	movs	r2, #0
 8002958:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800295c:	2300      	movs	r3, #0
 800295e:	e000      	b.n	8002962 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8002960:	2302      	movs	r3, #2
  }
}
 8002962:	4618      	mov	r0, r3
 8002964:	3718      	adds	r7, #24
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}
 800296a:	bf00      	nop
 800296c:	80002400 	.word	0x80002400
 8002970:	fe00e800 	.word	0xfe00e800

08002974 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002974:	b480      	push	{r7}
 8002976:	b083      	sub	sp, #12
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	699b      	ldr	r3, [r3, #24]
 8002982:	f003 0302 	and.w	r3, r3, #2
 8002986:	2b02      	cmp	r3, #2
 8002988:	d103      	bne.n	8002992 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	2200      	movs	r2, #0
 8002990:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	699b      	ldr	r3, [r3, #24]
 8002998:	f003 0301 	and.w	r3, r3, #1
 800299c:	2b01      	cmp	r3, #1
 800299e:	d007      	beq.n	80029b0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	699a      	ldr	r2, [r3, #24]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f042 0201 	orr.w	r2, r2, #1
 80029ae:	619a      	str	r2, [r3, #24]
  }
}
 80029b0:	bf00      	nop
 80029b2:	370c      	adds	r7, #12
 80029b4:	46bd      	mov	sp, r7
 80029b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ba:	4770      	bx	lr

080029bc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b084      	sub	sp, #16
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	60f8      	str	r0, [r7, #12]
 80029c4:	60b9      	str	r1, [r7, #8]
 80029c6:	603b      	str	r3, [r7, #0]
 80029c8:	4613      	mov	r3, r2
 80029ca:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80029cc:	e03b      	b.n	8002a46 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80029ce:	69ba      	ldr	r2, [r7, #24]
 80029d0:	6839      	ldr	r1, [r7, #0]
 80029d2:	68f8      	ldr	r0, [r7, #12]
 80029d4:	f000 f962 	bl	8002c9c <I2C_IsErrorOccurred>
 80029d8:	4603      	mov	r3, r0
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d001      	beq.n	80029e2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80029de:	2301      	movs	r3, #1
 80029e0:	e041      	b.n	8002a66 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029e8:	d02d      	beq.n	8002a46 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029ea:	f7ff fa23 	bl	8001e34 <HAL_GetTick>
 80029ee:	4602      	mov	r2, r0
 80029f0:	69bb      	ldr	r3, [r7, #24]
 80029f2:	1ad3      	subs	r3, r2, r3
 80029f4:	683a      	ldr	r2, [r7, #0]
 80029f6:	429a      	cmp	r2, r3
 80029f8:	d302      	bcc.n	8002a00 <I2C_WaitOnFlagUntilTimeout+0x44>
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d122      	bne.n	8002a46 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	699a      	ldr	r2, [r3, #24]
 8002a06:	68bb      	ldr	r3, [r7, #8]
 8002a08:	4013      	ands	r3, r2
 8002a0a:	68ba      	ldr	r2, [r7, #8]
 8002a0c:	429a      	cmp	r2, r3
 8002a0e:	bf0c      	ite	eq
 8002a10:	2301      	moveq	r3, #1
 8002a12:	2300      	movne	r3, #0
 8002a14:	b2db      	uxtb	r3, r3
 8002a16:	461a      	mov	r2, r3
 8002a18:	79fb      	ldrb	r3, [r7, #7]
 8002a1a:	429a      	cmp	r2, r3
 8002a1c:	d113      	bne.n	8002a46 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a22:	f043 0220 	orr.w	r2, r3, #32
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	2220      	movs	r2, #32
 8002a2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	2200      	movs	r2, #0
 8002a36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002a42:	2301      	movs	r3, #1
 8002a44:	e00f      	b.n	8002a66 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	699a      	ldr	r2, [r3, #24]
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	4013      	ands	r3, r2
 8002a50:	68ba      	ldr	r2, [r7, #8]
 8002a52:	429a      	cmp	r2, r3
 8002a54:	bf0c      	ite	eq
 8002a56:	2301      	moveq	r3, #1
 8002a58:	2300      	movne	r3, #0
 8002a5a:	b2db      	uxtb	r3, r3
 8002a5c:	461a      	mov	r2, r3
 8002a5e:	79fb      	ldrb	r3, [r7, #7]
 8002a60:	429a      	cmp	r2, r3
 8002a62:	d0b4      	beq.n	80029ce <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002a64:	2300      	movs	r3, #0
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	3710      	adds	r7, #16
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}

08002a6e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002a6e:	b580      	push	{r7, lr}
 8002a70:	b084      	sub	sp, #16
 8002a72:	af00      	add	r7, sp, #0
 8002a74:	60f8      	str	r0, [r7, #12]
 8002a76:	60b9      	str	r1, [r7, #8]
 8002a78:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002a7a:	e033      	b.n	8002ae4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a7c:	687a      	ldr	r2, [r7, #4]
 8002a7e:	68b9      	ldr	r1, [r7, #8]
 8002a80:	68f8      	ldr	r0, [r7, #12]
 8002a82:	f000 f90b 	bl	8002c9c <I2C_IsErrorOccurred>
 8002a86:	4603      	mov	r3, r0
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d001      	beq.n	8002a90 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	e031      	b.n	8002af4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a90:	68bb      	ldr	r3, [r7, #8]
 8002a92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a96:	d025      	beq.n	8002ae4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a98:	f7ff f9cc 	bl	8001e34 <HAL_GetTick>
 8002a9c:	4602      	mov	r2, r0
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	1ad3      	subs	r3, r2, r3
 8002aa2:	68ba      	ldr	r2, [r7, #8]
 8002aa4:	429a      	cmp	r2, r3
 8002aa6:	d302      	bcc.n	8002aae <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002aa8:	68bb      	ldr	r3, [r7, #8]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d11a      	bne.n	8002ae4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	699b      	ldr	r3, [r3, #24]
 8002ab4:	f003 0302 	and.w	r3, r3, #2
 8002ab8:	2b02      	cmp	r3, #2
 8002aba:	d013      	beq.n	8002ae4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ac0:	f043 0220 	orr.w	r2, r3, #32
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	2220      	movs	r2, #32
 8002acc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	2200      	movs	r2, #0
 8002adc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	e007      	b.n	8002af4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	699b      	ldr	r3, [r3, #24]
 8002aea:	f003 0302 	and.w	r3, r3, #2
 8002aee:	2b02      	cmp	r3, #2
 8002af0:	d1c4      	bne.n	8002a7c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002af2:	2300      	movs	r3, #0
}
 8002af4:	4618      	mov	r0, r3
 8002af6:	3710      	adds	r7, #16
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bd80      	pop	{r7, pc}

08002afc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b084      	sub	sp, #16
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	60f8      	str	r0, [r7, #12]
 8002b04:	60b9      	str	r1, [r7, #8]
 8002b06:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002b08:	e02f      	b.n	8002b6a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b0a:	687a      	ldr	r2, [r7, #4]
 8002b0c:	68b9      	ldr	r1, [r7, #8]
 8002b0e:	68f8      	ldr	r0, [r7, #12]
 8002b10:	f000 f8c4 	bl	8002c9c <I2C_IsErrorOccurred>
 8002b14:	4603      	mov	r3, r0
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d001      	beq.n	8002b1e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e02d      	b.n	8002b7a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b1e:	f7ff f989 	bl	8001e34 <HAL_GetTick>
 8002b22:	4602      	mov	r2, r0
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	1ad3      	subs	r3, r2, r3
 8002b28:	68ba      	ldr	r2, [r7, #8]
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	d302      	bcc.n	8002b34 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002b2e:	68bb      	ldr	r3, [r7, #8]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d11a      	bne.n	8002b6a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	699b      	ldr	r3, [r3, #24]
 8002b3a:	f003 0320 	and.w	r3, r3, #32
 8002b3e:	2b20      	cmp	r3, #32
 8002b40:	d013      	beq.n	8002b6a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b46:	f043 0220 	orr.w	r2, r3, #32
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	2220      	movs	r2, #32
 8002b52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	2200      	movs	r2, #0
 8002b5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2200      	movs	r2, #0
 8002b62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002b66:	2301      	movs	r3, #1
 8002b68:	e007      	b.n	8002b7a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	699b      	ldr	r3, [r3, #24]
 8002b70:	f003 0320 	and.w	r3, r3, #32
 8002b74:	2b20      	cmp	r3, #32
 8002b76:	d1c8      	bne.n	8002b0a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002b78:	2300      	movs	r3, #0
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	3710      	adds	r7, #16
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}
	...

08002b84 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b086      	sub	sp, #24
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	60f8      	str	r0, [r7, #12]
 8002b8c:	60b9      	str	r1, [r7, #8]
 8002b8e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b90:	2300      	movs	r3, #0
 8002b92:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002b94:	e071      	b.n	8002c7a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b96:	687a      	ldr	r2, [r7, #4]
 8002b98:	68b9      	ldr	r1, [r7, #8]
 8002b9a:	68f8      	ldr	r0, [r7, #12]
 8002b9c:	f000 f87e 	bl	8002c9c <I2C_IsErrorOccurred>
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d001      	beq.n	8002baa <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	699b      	ldr	r3, [r3, #24]
 8002bb0:	f003 0320 	and.w	r3, r3, #32
 8002bb4:	2b20      	cmp	r3, #32
 8002bb6:	d13b      	bne.n	8002c30 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8002bb8:	7dfb      	ldrb	r3, [r7, #23]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d138      	bne.n	8002c30 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	699b      	ldr	r3, [r3, #24]
 8002bc4:	f003 0304 	and.w	r3, r3, #4
 8002bc8:	2b04      	cmp	r3, #4
 8002bca:	d105      	bne.n	8002bd8 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d001      	beq.n	8002bd8 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	699b      	ldr	r3, [r3, #24]
 8002bde:	f003 0310 	and.w	r3, r3, #16
 8002be2:	2b10      	cmp	r3, #16
 8002be4:	d121      	bne.n	8002c2a <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	2210      	movs	r2, #16
 8002bec:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	2204      	movs	r2, #4
 8002bf2:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	2220      	movs	r2, #32
 8002bfa:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	6859      	ldr	r1, [r3, #4]
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	4b24      	ldr	r3, [pc, #144]	@ (8002c98 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8002c08:	400b      	ands	r3, r1
 8002c0a:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	2220      	movs	r2, #32
 8002c10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	2200      	movs	r2, #0
 8002c18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	2200      	movs	r2, #0
 8002c20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8002c24:	2301      	movs	r3, #1
 8002c26:	75fb      	strb	r3, [r7, #23]
 8002c28:	e002      	b.n	8002c30 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8002c30:	f7ff f900 	bl	8001e34 <HAL_GetTick>
 8002c34:	4602      	mov	r2, r0
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	1ad3      	subs	r3, r2, r3
 8002c3a:	68ba      	ldr	r2, [r7, #8]
 8002c3c:	429a      	cmp	r2, r3
 8002c3e:	d302      	bcc.n	8002c46 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8002c40:	68bb      	ldr	r3, [r7, #8]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d119      	bne.n	8002c7a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8002c46:	7dfb      	ldrb	r3, [r7, #23]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d116      	bne.n	8002c7a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	699b      	ldr	r3, [r3, #24]
 8002c52:	f003 0304 	and.w	r3, r3, #4
 8002c56:	2b04      	cmp	r3, #4
 8002c58:	d00f      	beq.n	8002c7a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c5e:	f043 0220 	orr.w	r2, r3, #32
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	2220      	movs	r2, #32
 8002c6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	2200      	movs	r2, #0
 8002c72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	699b      	ldr	r3, [r3, #24]
 8002c80:	f003 0304 	and.w	r3, r3, #4
 8002c84:	2b04      	cmp	r3, #4
 8002c86:	d002      	beq.n	8002c8e <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8002c88:	7dfb      	ldrb	r3, [r7, #23]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d083      	beq.n	8002b96 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8002c8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c90:	4618      	mov	r0, r3
 8002c92:	3718      	adds	r7, #24
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}
 8002c98:	fe00e800 	.word	0xfe00e800

08002c9c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b08a      	sub	sp, #40	@ 0x28
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	60f8      	str	r0, [r7, #12]
 8002ca4:	60b9      	str	r1, [r7, #8]
 8002ca6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	699b      	ldr	r3, [r3, #24]
 8002cb4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002cbe:	69bb      	ldr	r3, [r7, #24]
 8002cc0:	f003 0310 	and.w	r3, r3, #16
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d068      	beq.n	8002d9a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	2210      	movs	r2, #16
 8002cce:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002cd0:	e049      	b.n	8002d66 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002cd2:	68bb      	ldr	r3, [r7, #8]
 8002cd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cd8:	d045      	beq.n	8002d66 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002cda:	f7ff f8ab 	bl	8001e34 <HAL_GetTick>
 8002cde:	4602      	mov	r2, r0
 8002ce0:	69fb      	ldr	r3, [r7, #28]
 8002ce2:	1ad3      	subs	r3, r2, r3
 8002ce4:	68ba      	ldr	r2, [r7, #8]
 8002ce6:	429a      	cmp	r2, r3
 8002ce8:	d302      	bcc.n	8002cf0 <I2C_IsErrorOccurred+0x54>
 8002cea:	68bb      	ldr	r3, [r7, #8]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d13a      	bne.n	8002d66 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cfa:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002d02:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	699b      	ldr	r3, [r3, #24]
 8002d0a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002d0e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d12:	d121      	bne.n	8002d58 <I2C_IsErrorOccurred+0xbc>
 8002d14:	697b      	ldr	r3, [r7, #20]
 8002d16:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002d1a:	d01d      	beq.n	8002d58 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002d1c:	7cfb      	ldrb	r3, [r7, #19]
 8002d1e:	2b20      	cmp	r3, #32
 8002d20:	d01a      	beq.n	8002d58 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	685a      	ldr	r2, [r3, #4]
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002d30:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002d32:	f7ff f87f 	bl	8001e34 <HAL_GetTick>
 8002d36:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d38:	e00e      	b.n	8002d58 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002d3a:	f7ff f87b 	bl	8001e34 <HAL_GetTick>
 8002d3e:	4602      	mov	r2, r0
 8002d40:	69fb      	ldr	r3, [r7, #28]
 8002d42:	1ad3      	subs	r3, r2, r3
 8002d44:	2b19      	cmp	r3, #25
 8002d46:	d907      	bls.n	8002d58 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002d48:	6a3b      	ldr	r3, [r7, #32]
 8002d4a:	f043 0320 	orr.w	r3, r3, #32
 8002d4e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002d50:	2301      	movs	r3, #1
 8002d52:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002d56:	e006      	b.n	8002d66 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	699b      	ldr	r3, [r3, #24]
 8002d5e:	f003 0320 	and.w	r3, r3, #32
 8002d62:	2b20      	cmp	r3, #32
 8002d64:	d1e9      	bne.n	8002d3a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	699b      	ldr	r3, [r3, #24]
 8002d6c:	f003 0320 	and.w	r3, r3, #32
 8002d70:	2b20      	cmp	r3, #32
 8002d72:	d003      	beq.n	8002d7c <I2C_IsErrorOccurred+0xe0>
 8002d74:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d0aa      	beq.n	8002cd2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002d7c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d103      	bne.n	8002d8c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	2220      	movs	r2, #32
 8002d8a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002d8c:	6a3b      	ldr	r3, [r7, #32]
 8002d8e:	f043 0304 	orr.w	r3, r3, #4
 8002d92:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002d94:	2301      	movs	r3, #1
 8002d96:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	699b      	ldr	r3, [r3, #24]
 8002da0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002da2:	69bb      	ldr	r3, [r7, #24]
 8002da4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d00b      	beq.n	8002dc4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002dac:	6a3b      	ldr	r3, [r7, #32]
 8002dae:	f043 0301 	orr.w	r3, r3, #1
 8002db2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002dbc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002dc4:	69bb      	ldr	r3, [r7, #24]
 8002dc6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d00b      	beq.n	8002de6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002dce:	6a3b      	ldr	r3, [r7, #32]
 8002dd0:	f043 0308 	orr.w	r3, r3, #8
 8002dd4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002dde:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002de0:	2301      	movs	r3, #1
 8002de2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002de6:	69bb      	ldr	r3, [r7, #24]
 8002de8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d00b      	beq.n	8002e08 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002df0:	6a3b      	ldr	r3, [r7, #32]
 8002df2:	f043 0302 	orr.w	r3, r3, #2
 8002df6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002e00:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002e08:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d01c      	beq.n	8002e4a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002e10:	68f8      	ldr	r0, [r7, #12]
 8002e12:	f7ff fdaf 	bl	8002974 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	6859      	ldr	r1, [r3, #4]
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681a      	ldr	r2, [r3, #0]
 8002e20:	4b0d      	ldr	r3, [pc, #52]	@ (8002e58 <I2C_IsErrorOccurred+0x1bc>)
 8002e22:	400b      	ands	r3, r1
 8002e24:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002e2a:	6a3b      	ldr	r3, [r7, #32]
 8002e2c:	431a      	orrs	r2, r3
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	2220      	movs	r2, #32
 8002e36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	2200      	movs	r2, #0
 8002e46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002e4a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002e4e:	4618      	mov	r0, r3
 8002e50:	3728      	adds	r7, #40	@ 0x28
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bd80      	pop	{r7, pc}
 8002e56:	bf00      	nop
 8002e58:	fe00e800 	.word	0xfe00e800

08002e5c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	b087      	sub	sp, #28
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	60f8      	str	r0, [r7, #12]
 8002e64:	607b      	str	r3, [r7, #4]
 8002e66:	460b      	mov	r3, r1
 8002e68:	817b      	strh	r3, [r7, #10]
 8002e6a:	4613      	mov	r3, r2
 8002e6c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002e6e:	897b      	ldrh	r3, [r7, #10]
 8002e70:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002e74:	7a7b      	ldrb	r3, [r7, #9]
 8002e76:	041b      	lsls	r3, r3, #16
 8002e78:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002e7c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002e82:	6a3b      	ldr	r3, [r7, #32]
 8002e84:	4313      	orrs	r3, r2
 8002e86:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002e8a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	685a      	ldr	r2, [r3, #4]
 8002e92:	6a3b      	ldr	r3, [r7, #32]
 8002e94:	0d5b      	lsrs	r3, r3, #21
 8002e96:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002e9a:	4b08      	ldr	r3, [pc, #32]	@ (8002ebc <I2C_TransferConfig+0x60>)
 8002e9c:	430b      	orrs	r3, r1
 8002e9e:	43db      	mvns	r3, r3
 8002ea0:	ea02 0103 	and.w	r1, r2, r3
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	697a      	ldr	r2, [r7, #20]
 8002eaa:	430a      	orrs	r2, r1
 8002eac:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002eae:	bf00      	nop
 8002eb0:	371c      	adds	r7, #28
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb8:	4770      	bx	lr
 8002eba:	bf00      	nop
 8002ebc:	03ff63ff 	.word	0x03ff63ff

08002ec0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b083      	sub	sp, #12
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
 8002ec8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ed0:	b2db      	uxtb	r3, r3
 8002ed2:	2b20      	cmp	r3, #32
 8002ed4:	d138      	bne.n	8002f48 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002edc:	2b01      	cmp	r3, #1
 8002ede:	d101      	bne.n	8002ee4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002ee0:	2302      	movs	r3, #2
 8002ee2:	e032      	b.n	8002f4a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2224      	movs	r2, #36	@ 0x24
 8002ef0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f022 0201 	bic.w	r2, r2, #1
 8002f02:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	681a      	ldr	r2, [r3, #0]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002f12:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	6819      	ldr	r1, [r3, #0]
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	683a      	ldr	r2, [r7, #0]
 8002f20:	430a      	orrs	r2, r1
 8002f22:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	681a      	ldr	r2, [r3, #0]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f042 0201 	orr.w	r2, r2, #1
 8002f32:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2220      	movs	r2, #32
 8002f38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2200      	movs	r2, #0
 8002f40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002f44:	2300      	movs	r3, #0
 8002f46:	e000      	b.n	8002f4a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002f48:	2302      	movs	r3, #2
  }
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	370c      	adds	r7, #12
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f54:	4770      	bx	lr

08002f56 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002f56:	b480      	push	{r7}
 8002f58:	b085      	sub	sp, #20
 8002f5a:	af00      	add	r7, sp, #0
 8002f5c:	6078      	str	r0, [r7, #4]
 8002f5e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f66:	b2db      	uxtb	r3, r3
 8002f68:	2b20      	cmp	r3, #32
 8002f6a:	d139      	bne.n	8002fe0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f72:	2b01      	cmp	r3, #1
 8002f74:	d101      	bne.n	8002f7a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002f76:	2302      	movs	r3, #2
 8002f78:	e033      	b.n	8002fe2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2201      	movs	r2, #1
 8002f7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2224      	movs	r2, #36	@ 0x24
 8002f86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	681a      	ldr	r2, [r3, #0]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f022 0201 	bic.w	r2, r2, #1
 8002f98:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002fa8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	021b      	lsls	r3, r3, #8
 8002fae:	68fa      	ldr	r2, [r7, #12]
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	68fa      	ldr	r2, [r7, #12]
 8002fba:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	681a      	ldr	r2, [r3, #0]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f042 0201 	orr.w	r2, r2, #1
 8002fca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2220      	movs	r2, #32
 8002fd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	e000      	b.n	8002fe2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002fe0:	2302      	movs	r3, #2
  }
}
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	3714      	adds	r7, #20
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fec:	4770      	bx	lr
	...

08002ff0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002ff4:	4b0d      	ldr	r3, [pc, #52]	@ (800302c <HAL_PWREx_GetVoltageRange+0x3c>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002ffc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003000:	d102      	bne.n	8003008 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8003002:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003006:	e00b      	b.n	8003020 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8003008:	4b08      	ldr	r3, [pc, #32]	@ (800302c <HAL_PWREx_GetVoltageRange+0x3c>)
 800300a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800300e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003012:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003016:	d102      	bne.n	800301e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8003018:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800301c:	e000      	b.n	8003020 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800301e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8003020:	4618      	mov	r0, r3
 8003022:	46bd      	mov	sp, r7
 8003024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003028:	4770      	bx	lr
 800302a:	bf00      	nop
 800302c:	40007000 	.word	0x40007000

08003030 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003030:	b480      	push	{r7}
 8003032:	b085      	sub	sp, #20
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d141      	bne.n	80030c2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800303e:	4b4b      	ldr	r3, [pc, #300]	@ (800316c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003046:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800304a:	d131      	bne.n	80030b0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800304c:	4b47      	ldr	r3, [pc, #284]	@ (800316c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800304e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003052:	4a46      	ldr	r2, [pc, #280]	@ (800316c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003054:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003058:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800305c:	4b43      	ldr	r3, [pc, #268]	@ (800316c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003064:	4a41      	ldr	r2, [pc, #260]	@ (800316c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003066:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800306a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800306c:	4b40      	ldr	r3, [pc, #256]	@ (8003170 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	2232      	movs	r2, #50	@ 0x32
 8003072:	fb02 f303 	mul.w	r3, r2, r3
 8003076:	4a3f      	ldr	r2, [pc, #252]	@ (8003174 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003078:	fba2 2303 	umull	r2, r3, r2, r3
 800307c:	0c9b      	lsrs	r3, r3, #18
 800307e:	3301      	adds	r3, #1
 8003080:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003082:	e002      	b.n	800308a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	3b01      	subs	r3, #1
 8003088:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800308a:	4b38      	ldr	r3, [pc, #224]	@ (800316c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800308c:	695b      	ldr	r3, [r3, #20]
 800308e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003092:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003096:	d102      	bne.n	800309e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d1f2      	bne.n	8003084 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800309e:	4b33      	ldr	r3, [pc, #204]	@ (800316c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030a0:	695b      	ldr	r3, [r3, #20]
 80030a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030aa:	d158      	bne.n	800315e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80030ac:	2303      	movs	r3, #3
 80030ae:	e057      	b.n	8003160 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80030b0:	4b2e      	ldr	r3, [pc, #184]	@ (800316c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80030b6:	4a2d      	ldr	r2, [pc, #180]	@ (800316c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80030bc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80030c0:	e04d      	b.n	800315e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80030c8:	d141      	bne.n	800314e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80030ca:	4b28      	ldr	r3, [pc, #160]	@ (800316c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80030d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030d6:	d131      	bne.n	800313c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80030d8:	4b24      	ldr	r3, [pc, #144]	@ (800316c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80030de:	4a23      	ldr	r2, [pc, #140]	@ (800316c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030e4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80030e8:	4b20      	ldr	r3, [pc, #128]	@ (800316c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80030f0:	4a1e      	ldr	r2, [pc, #120]	@ (800316c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80030f6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80030f8:	4b1d      	ldr	r3, [pc, #116]	@ (8003170 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	2232      	movs	r2, #50	@ 0x32
 80030fe:	fb02 f303 	mul.w	r3, r2, r3
 8003102:	4a1c      	ldr	r2, [pc, #112]	@ (8003174 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003104:	fba2 2303 	umull	r2, r3, r2, r3
 8003108:	0c9b      	lsrs	r3, r3, #18
 800310a:	3301      	adds	r3, #1
 800310c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800310e:	e002      	b.n	8003116 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	3b01      	subs	r3, #1
 8003114:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003116:	4b15      	ldr	r3, [pc, #84]	@ (800316c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003118:	695b      	ldr	r3, [r3, #20]
 800311a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800311e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003122:	d102      	bne.n	800312a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d1f2      	bne.n	8003110 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800312a:	4b10      	ldr	r3, [pc, #64]	@ (800316c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800312c:	695b      	ldr	r3, [r3, #20]
 800312e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003132:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003136:	d112      	bne.n	800315e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003138:	2303      	movs	r3, #3
 800313a:	e011      	b.n	8003160 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800313c:	4b0b      	ldr	r3, [pc, #44]	@ (800316c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800313e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003142:	4a0a      	ldr	r2, [pc, #40]	@ (800316c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003144:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003148:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800314c:	e007      	b.n	800315e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800314e:	4b07      	ldr	r3, [pc, #28]	@ (800316c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003156:	4a05      	ldr	r2, [pc, #20]	@ (800316c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003158:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800315c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800315e:	2300      	movs	r3, #0
}
 8003160:	4618      	mov	r0, r3
 8003162:	3714      	adds	r7, #20
 8003164:	46bd      	mov	sp, r7
 8003166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316a:	4770      	bx	lr
 800316c:	40007000 	.word	0x40007000
 8003170:	20000000 	.word	0x20000000
 8003174:	431bde83 	.word	0x431bde83

08003178 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b088      	sub	sp, #32
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d102      	bne.n	800318c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003186:	2301      	movs	r3, #1
 8003188:	f000 bc08 	b.w	800399c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800318c:	4b96      	ldr	r3, [pc, #600]	@ (80033e8 <HAL_RCC_OscConfig+0x270>)
 800318e:	689b      	ldr	r3, [r3, #8]
 8003190:	f003 030c 	and.w	r3, r3, #12
 8003194:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003196:	4b94      	ldr	r3, [pc, #592]	@ (80033e8 <HAL_RCC_OscConfig+0x270>)
 8003198:	68db      	ldr	r3, [r3, #12]
 800319a:	f003 0303 	and.w	r3, r3, #3
 800319e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f003 0310 	and.w	r3, r3, #16
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	f000 80e4 	beq.w	8003376 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80031ae:	69bb      	ldr	r3, [r7, #24]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d007      	beq.n	80031c4 <HAL_RCC_OscConfig+0x4c>
 80031b4:	69bb      	ldr	r3, [r7, #24]
 80031b6:	2b0c      	cmp	r3, #12
 80031b8:	f040 808b 	bne.w	80032d2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	2b01      	cmp	r3, #1
 80031c0:	f040 8087 	bne.w	80032d2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80031c4:	4b88      	ldr	r3, [pc, #544]	@ (80033e8 <HAL_RCC_OscConfig+0x270>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f003 0302 	and.w	r3, r3, #2
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d005      	beq.n	80031dc <HAL_RCC_OscConfig+0x64>
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	699b      	ldr	r3, [r3, #24]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d101      	bne.n	80031dc <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80031d8:	2301      	movs	r3, #1
 80031da:	e3df      	b.n	800399c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6a1a      	ldr	r2, [r3, #32]
 80031e0:	4b81      	ldr	r3, [pc, #516]	@ (80033e8 <HAL_RCC_OscConfig+0x270>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f003 0308 	and.w	r3, r3, #8
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d004      	beq.n	80031f6 <HAL_RCC_OscConfig+0x7e>
 80031ec:	4b7e      	ldr	r3, [pc, #504]	@ (80033e8 <HAL_RCC_OscConfig+0x270>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80031f4:	e005      	b.n	8003202 <HAL_RCC_OscConfig+0x8a>
 80031f6:	4b7c      	ldr	r3, [pc, #496]	@ (80033e8 <HAL_RCC_OscConfig+0x270>)
 80031f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80031fc:	091b      	lsrs	r3, r3, #4
 80031fe:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003202:	4293      	cmp	r3, r2
 8003204:	d223      	bcs.n	800324e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6a1b      	ldr	r3, [r3, #32]
 800320a:	4618      	mov	r0, r3
 800320c:	f000 fdcc 	bl	8003da8 <RCC_SetFlashLatencyFromMSIRange>
 8003210:	4603      	mov	r3, r0
 8003212:	2b00      	cmp	r3, #0
 8003214:	d001      	beq.n	800321a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	e3c0      	b.n	800399c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800321a:	4b73      	ldr	r3, [pc, #460]	@ (80033e8 <HAL_RCC_OscConfig+0x270>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a72      	ldr	r2, [pc, #456]	@ (80033e8 <HAL_RCC_OscConfig+0x270>)
 8003220:	f043 0308 	orr.w	r3, r3, #8
 8003224:	6013      	str	r3, [r2, #0]
 8003226:	4b70      	ldr	r3, [pc, #448]	@ (80033e8 <HAL_RCC_OscConfig+0x270>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6a1b      	ldr	r3, [r3, #32]
 8003232:	496d      	ldr	r1, [pc, #436]	@ (80033e8 <HAL_RCC_OscConfig+0x270>)
 8003234:	4313      	orrs	r3, r2
 8003236:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003238:	4b6b      	ldr	r3, [pc, #428]	@ (80033e8 <HAL_RCC_OscConfig+0x270>)
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	69db      	ldr	r3, [r3, #28]
 8003244:	021b      	lsls	r3, r3, #8
 8003246:	4968      	ldr	r1, [pc, #416]	@ (80033e8 <HAL_RCC_OscConfig+0x270>)
 8003248:	4313      	orrs	r3, r2
 800324a:	604b      	str	r3, [r1, #4]
 800324c:	e025      	b.n	800329a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800324e:	4b66      	ldr	r3, [pc, #408]	@ (80033e8 <HAL_RCC_OscConfig+0x270>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a65      	ldr	r2, [pc, #404]	@ (80033e8 <HAL_RCC_OscConfig+0x270>)
 8003254:	f043 0308 	orr.w	r3, r3, #8
 8003258:	6013      	str	r3, [r2, #0]
 800325a:	4b63      	ldr	r3, [pc, #396]	@ (80033e8 <HAL_RCC_OscConfig+0x270>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6a1b      	ldr	r3, [r3, #32]
 8003266:	4960      	ldr	r1, [pc, #384]	@ (80033e8 <HAL_RCC_OscConfig+0x270>)
 8003268:	4313      	orrs	r3, r2
 800326a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800326c:	4b5e      	ldr	r3, [pc, #376]	@ (80033e8 <HAL_RCC_OscConfig+0x270>)
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	69db      	ldr	r3, [r3, #28]
 8003278:	021b      	lsls	r3, r3, #8
 800327a:	495b      	ldr	r1, [pc, #364]	@ (80033e8 <HAL_RCC_OscConfig+0x270>)
 800327c:	4313      	orrs	r3, r2
 800327e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003280:	69bb      	ldr	r3, [r7, #24]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d109      	bne.n	800329a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6a1b      	ldr	r3, [r3, #32]
 800328a:	4618      	mov	r0, r3
 800328c:	f000 fd8c 	bl	8003da8 <RCC_SetFlashLatencyFromMSIRange>
 8003290:	4603      	mov	r3, r0
 8003292:	2b00      	cmp	r3, #0
 8003294:	d001      	beq.n	800329a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	e380      	b.n	800399c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800329a:	f000 fcc1 	bl	8003c20 <HAL_RCC_GetSysClockFreq>
 800329e:	4602      	mov	r2, r0
 80032a0:	4b51      	ldr	r3, [pc, #324]	@ (80033e8 <HAL_RCC_OscConfig+0x270>)
 80032a2:	689b      	ldr	r3, [r3, #8]
 80032a4:	091b      	lsrs	r3, r3, #4
 80032a6:	f003 030f 	and.w	r3, r3, #15
 80032aa:	4950      	ldr	r1, [pc, #320]	@ (80033ec <HAL_RCC_OscConfig+0x274>)
 80032ac:	5ccb      	ldrb	r3, [r1, r3]
 80032ae:	f003 031f 	and.w	r3, r3, #31
 80032b2:	fa22 f303 	lsr.w	r3, r2, r3
 80032b6:	4a4e      	ldr	r2, [pc, #312]	@ (80033f0 <HAL_RCC_OscConfig+0x278>)
 80032b8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80032ba:	4b4e      	ldr	r3, [pc, #312]	@ (80033f4 <HAL_RCC_OscConfig+0x27c>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4618      	mov	r0, r3
 80032c0:	f7fe fd68 	bl	8001d94 <HAL_InitTick>
 80032c4:	4603      	mov	r3, r0
 80032c6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80032c8:	7bfb      	ldrb	r3, [r7, #15]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d052      	beq.n	8003374 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80032ce:	7bfb      	ldrb	r3, [r7, #15]
 80032d0:	e364      	b.n	800399c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	699b      	ldr	r3, [r3, #24]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d032      	beq.n	8003340 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80032da:	4b43      	ldr	r3, [pc, #268]	@ (80033e8 <HAL_RCC_OscConfig+0x270>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a42      	ldr	r2, [pc, #264]	@ (80033e8 <HAL_RCC_OscConfig+0x270>)
 80032e0:	f043 0301 	orr.w	r3, r3, #1
 80032e4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80032e6:	f7fe fda5 	bl	8001e34 <HAL_GetTick>
 80032ea:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80032ec:	e008      	b.n	8003300 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80032ee:	f7fe fda1 	bl	8001e34 <HAL_GetTick>
 80032f2:	4602      	mov	r2, r0
 80032f4:	693b      	ldr	r3, [r7, #16]
 80032f6:	1ad3      	subs	r3, r2, r3
 80032f8:	2b02      	cmp	r3, #2
 80032fa:	d901      	bls.n	8003300 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80032fc:	2303      	movs	r3, #3
 80032fe:	e34d      	b.n	800399c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003300:	4b39      	ldr	r3, [pc, #228]	@ (80033e8 <HAL_RCC_OscConfig+0x270>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f003 0302 	and.w	r3, r3, #2
 8003308:	2b00      	cmp	r3, #0
 800330a:	d0f0      	beq.n	80032ee <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800330c:	4b36      	ldr	r3, [pc, #216]	@ (80033e8 <HAL_RCC_OscConfig+0x270>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a35      	ldr	r2, [pc, #212]	@ (80033e8 <HAL_RCC_OscConfig+0x270>)
 8003312:	f043 0308 	orr.w	r3, r3, #8
 8003316:	6013      	str	r3, [r2, #0]
 8003318:	4b33      	ldr	r3, [pc, #204]	@ (80033e8 <HAL_RCC_OscConfig+0x270>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6a1b      	ldr	r3, [r3, #32]
 8003324:	4930      	ldr	r1, [pc, #192]	@ (80033e8 <HAL_RCC_OscConfig+0x270>)
 8003326:	4313      	orrs	r3, r2
 8003328:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800332a:	4b2f      	ldr	r3, [pc, #188]	@ (80033e8 <HAL_RCC_OscConfig+0x270>)
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	69db      	ldr	r3, [r3, #28]
 8003336:	021b      	lsls	r3, r3, #8
 8003338:	492b      	ldr	r1, [pc, #172]	@ (80033e8 <HAL_RCC_OscConfig+0x270>)
 800333a:	4313      	orrs	r3, r2
 800333c:	604b      	str	r3, [r1, #4]
 800333e:	e01a      	b.n	8003376 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003340:	4b29      	ldr	r3, [pc, #164]	@ (80033e8 <HAL_RCC_OscConfig+0x270>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4a28      	ldr	r2, [pc, #160]	@ (80033e8 <HAL_RCC_OscConfig+0x270>)
 8003346:	f023 0301 	bic.w	r3, r3, #1
 800334a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800334c:	f7fe fd72 	bl	8001e34 <HAL_GetTick>
 8003350:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003352:	e008      	b.n	8003366 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003354:	f7fe fd6e 	bl	8001e34 <HAL_GetTick>
 8003358:	4602      	mov	r2, r0
 800335a:	693b      	ldr	r3, [r7, #16]
 800335c:	1ad3      	subs	r3, r2, r3
 800335e:	2b02      	cmp	r3, #2
 8003360:	d901      	bls.n	8003366 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003362:	2303      	movs	r3, #3
 8003364:	e31a      	b.n	800399c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003366:	4b20      	ldr	r3, [pc, #128]	@ (80033e8 <HAL_RCC_OscConfig+0x270>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f003 0302 	and.w	r3, r3, #2
 800336e:	2b00      	cmp	r3, #0
 8003370:	d1f0      	bne.n	8003354 <HAL_RCC_OscConfig+0x1dc>
 8003372:	e000      	b.n	8003376 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003374:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f003 0301 	and.w	r3, r3, #1
 800337e:	2b00      	cmp	r3, #0
 8003380:	d073      	beq.n	800346a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003382:	69bb      	ldr	r3, [r7, #24]
 8003384:	2b08      	cmp	r3, #8
 8003386:	d005      	beq.n	8003394 <HAL_RCC_OscConfig+0x21c>
 8003388:	69bb      	ldr	r3, [r7, #24]
 800338a:	2b0c      	cmp	r3, #12
 800338c:	d10e      	bne.n	80033ac <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	2b03      	cmp	r3, #3
 8003392:	d10b      	bne.n	80033ac <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003394:	4b14      	ldr	r3, [pc, #80]	@ (80033e8 <HAL_RCC_OscConfig+0x270>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800339c:	2b00      	cmp	r3, #0
 800339e:	d063      	beq.n	8003468 <HAL_RCC_OscConfig+0x2f0>
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d15f      	bne.n	8003468 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80033a8:	2301      	movs	r3, #1
 80033aa:	e2f7      	b.n	800399c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033b4:	d106      	bne.n	80033c4 <HAL_RCC_OscConfig+0x24c>
 80033b6:	4b0c      	ldr	r3, [pc, #48]	@ (80033e8 <HAL_RCC_OscConfig+0x270>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4a0b      	ldr	r2, [pc, #44]	@ (80033e8 <HAL_RCC_OscConfig+0x270>)
 80033bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033c0:	6013      	str	r3, [r2, #0]
 80033c2:	e025      	b.n	8003410 <HAL_RCC_OscConfig+0x298>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80033cc:	d114      	bne.n	80033f8 <HAL_RCC_OscConfig+0x280>
 80033ce:	4b06      	ldr	r3, [pc, #24]	@ (80033e8 <HAL_RCC_OscConfig+0x270>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a05      	ldr	r2, [pc, #20]	@ (80033e8 <HAL_RCC_OscConfig+0x270>)
 80033d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80033d8:	6013      	str	r3, [r2, #0]
 80033da:	4b03      	ldr	r3, [pc, #12]	@ (80033e8 <HAL_RCC_OscConfig+0x270>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4a02      	ldr	r2, [pc, #8]	@ (80033e8 <HAL_RCC_OscConfig+0x270>)
 80033e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033e4:	6013      	str	r3, [r2, #0]
 80033e6:	e013      	b.n	8003410 <HAL_RCC_OscConfig+0x298>
 80033e8:	40021000 	.word	0x40021000
 80033ec:	08009f4c 	.word	0x08009f4c
 80033f0:	20000000 	.word	0x20000000
 80033f4:	20000004 	.word	0x20000004
 80033f8:	4ba0      	ldr	r3, [pc, #640]	@ (800367c <HAL_RCC_OscConfig+0x504>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a9f      	ldr	r2, [pc, #636]	@ (800367c <HAL_RCC_OscConfig+0x504>)
 80033fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003402:	6013      	str	r3, [r2, #0]
 8003404:	4b9d      	ldr	r3, [pc, #628]	@ (800367c <HAL_RCC_OscConfig+0x504>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a9c      	ldr	r2, [pc, #624]	@ (800367c <HAL_RCC_OscConfig+0x504>)
 800340a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800340e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d013      	beq.n	8003440 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003418:	f7fe fd0c 	bl	8001e34 <HAL_GetTick>
 800341c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800341e:	e008      	b.n	8003432 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003420:	f7fe fd08 	bl	8001e34 <HAL_GetTick>
 8003424:	4602      	mov	r2, r0
 8003426:	693b      	ldr	r3, [r7, #16]
 8003428:	1ad3      	subs	r3, r2, r3
 800342a:	2b64      	cmp	r3, #100	@ 0x64
 800342c:	d901      	bls.n	8003432 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800342e:	2303      	movs	r3, #3
 8003430:	e2b4      	b.n	800399c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003432:	4b92      	ldr	r3, [pc, #584]	@ (800367c <HAL_RCC_OscConfig+0x504>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800343a:	2b00      	cmp	r3, #0
 800343c:	d0f0      	beq.n	8003420 <HAL_RCC_OscConfig+0x2a8>
 800343e:	e014      	b.n	800346a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003440:	f7fe fcf8 	bl	8001e34 <HAL_GetTick>
 8003444:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003446:	e008      	b.n	800345a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003448:	f7fe fcf4 	bl	8001e34 <HAL_GetTick>
 800344c:	4602      	mov	r2, r0
 800344e:	693b      	ldr	r3, [r7, #16]
 8003450:	1ad3      	subs	r3, r2, r3
 8003452:	2b64      	cmp	r3, #100	@ 0x64
 8003454:	d901      	bls.n	800345a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003456:	2303      	movs	r3, #3
 8003458:	e2a0      	b.n	800399c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800345a:	4b88      	ldr	r3, [pc, #544]	@ (800367c <HAL_RCC_OscConfig+0x504>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003462:	2b00      	cmp	r3, #0
 8003464:	d1f0      	bne.n	8003448 <HAL_RCC_OscConfig+0x2d0>
 8003466:	e000      	b.n	800346a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003468:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f003 0302 	and.w	r3, r3, #2
 8003472:	2b00      	cmp	r3, #0
 8003474:	d060      	beq.n	8003538 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003476:	69bb      	ldr	r3, [r7, #24]
 8003478:	2b04      	cmp	r3, #4
 800347a:	d005      	beq.n	8003488 <HAL_RCC_OscConfig+0x310>
 800347c:	69bb      	ldr	r3, [r7, #24]
 800347e:	2b0c      	cmp	r3, #12
 8003480:	d119      	bne.n	80034b6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003482:	697b      	ldr	r3, [r7, #20]
 8003484:	2b02      	cmp	r3, #2
 8003486:	d116      	bne.n	80034b6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003488:	4b7c      	ldr	r3, [pc, #496]	@ (800367c <HAL_RCC_OscConfig+0x504>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003490:	2b00      	cmp	r3, #0
 8003492:	d005      	beq.n	80034a0 <HAL_RCC_OscConfig+0x328>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	68db      	ldr	r3, [r3, #12]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d101      	bne.n	80034a0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800349c:	2301      	movs	r3, #1
 800349e:	e27d      	b.n	800399c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034a0:	4b76      	ldr	r3, [pc, #472]	@ (800367c <HAL_RCC_OscConfig+0x504>)
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	691b      	ldr	r3, [r3, #16]
 80034ac:	061b      	lsls	r3, r3, #24
 80034ae:	4973      	ldr	r1, [pc, #460]	@ (800367c <HAL_RCC_OscConfig+0x504>)
 80034b0:	4313      	orrs	r3, r2
 80034b2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80034b4:	e040      	b.n	8003538 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	68db      	ldr	r3, [r3, #12]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d023      	beq.n	8003506 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80034be:	4b6f      	ldr	r3, [pc, #444]	@ (800367c <HAL_RCC_OscConfig+0x504>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4a6e      	ldr	r2, [pc, #440]	@ (800367c <HAL_RCC_OscConfig+0x504>)
 80034c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034ca:	f7fe fcb3 	bl	8001e34 <HAL_GetTick>
 80034ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80034d0:	e008      	b.n	80034e4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034d2:	f7fe fcaf 	bl	8001e34 <HAL_GetTick>
 80034d6:	4602      	mov	r2, r0
 80034d8:	693b      	ldr	r3, [r7, #16]
 80034da:	1ad3      	subs	r3, r2, r3
 80034dc:	2b02      	cmp	r3, #2
 80034de:	d901      	bls.n	80034e4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80034e0:	2303      	movs	r3, #3
 80034e2:	e25b      	b.n	800399c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80034e4:	4b65      	ldr	r3, [pc, #404]	@ (800367c <HAL_RCC_OscConfig+0x504>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d0f0      	beq.n	80034d2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034f0:	4b62      	ldr	r3, [pc, #392]	@ (800367c <HAL_RCC_OscConfig+0x504>)
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	691b      	ldr	r3, [r3, #16]
 80034fc:	061b      	lsls	r3, r3, #24
 80034fe:	495f      	ldr	r1, [pc, #380]	@ (800367c <HAL_RCC_OscConfig+0x504>)
 8003500:	4313      	orrs	r3, r2
 8003502:	604b      	str	r3, [r1, #4]
 8003504:	e018      	b.n	8003538 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003506:	4b5d      	ldr	r3, [pc, #372]	@ (800367c <HAL_RCC_OscConfig+0x504>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a5c      	ldr	r2, [pc, #368]	@ (800367c <HAL_RCC_OscConfig+0x504>)
 800350c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003510:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003512:	f7fe fc8f 	bl	8001e34 <HAL_GetTick>
 8003516:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003518:	e008      	b.n	800352c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800351a:	f7fe fc8b 	bl	8001e34 <HAL_GetTick>
 800351e:	4602      	mov	r2, r0
 8003520:	693b      	ldr	r3, [r7, #16]
 8003522:	1ad3      	subs	r3, r2, r3
 8003524:	2b02      	cmp	r3, #2
 8003526:	d901      	bls.n	800352c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003528:	2303      	movs	r3, #3
 800352a:	e237      	b.n	800399c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800352c:	4b53      	ldr	r3, [pc, #332]	@ (800367c <HAL_RCC_OscConfig+0x504>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003534:	2b00      	cmp	r3, #0
 8003536:	d1f0      	bne.n	800351a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f003 0308 	and.w	r3, r3, #8
 8003540:	2b00      	cmp	r3, #0
 8003542:	d03c      	beq.n	80035be <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	695b      	ldr	r3, [r3, #20]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d01c      	beq.n	8003586 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800354c:	4b4b      	ldr	r3, [pc, #300]	@ (800367c <HAL_RCC_OscConfig+0x504>)
 800354e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003552:	4a4a      	ldr	r2, [pc, #296]	@ (800367c <HAL_RCC_OscConfig+0x504>)
 8003554:	f043 0301 	orr.w	r3, r3, #1
 8003558:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800355c:	f7fe fc6a 	bl	8001e34 <HAL_GetTick>
 8003560:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003562:	e008      	b.n	8003576 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003564:	f7fe fc66 	bl	8001e34 <HAL_GetTick>
 8003568:	4602      	mov	r2, r0
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	1ad3      	subs	r3, r2, r3
 800356e:	2b02      	cmp	r3, #2
 8003570:	d901      	bls.n	8003576 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003572:	2303      	movs	r3, #3
 8003574:	e212      	b.n	800399c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003576:	4b41      	ldr	r3, [pc, #260]	@ (800367c <HAL_RCC_OscConfig+0x504>)
 8003578:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800357c:	f003 0302 	and.w	r3, r3, #2
 8003580:	2b00      	cmp	r3, #0
 8003582:	d0ef      	beq.n	8003564 <HAL_RCC_OscConfig+0x3ec>
 8003584:	e01b      	b.n	80035be <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003586:	4b3d      	ldr	r3, [pc, #244]	@ (800367c <HAL_RCC_OscConfig+0x504>)
 8003588:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800358c:	4a3b      	ldr	r2, [pc, #236]	@ (800367c <HAL_RCC_OscConfig+0x504>)
 800358e:	f023 0301 	bic.w	r3, r3, #1
 8003592:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003596:	f7fe fc4d 	bl	8001e34 <HAL_GetTick>
 800359a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800359c:	e008      	b.n	80035b0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800359e:	f7fe fc49 	bl	8001e34 <HAL_GetTick>
 80035a2:	4602      	mov	r2, r0
 80035a4:	693b      	ldr	r3, [r7, #16]
 80035a6:	1ad3      	subs	r3, r2, r3
 80035a8:	2b02      	cmp	r3, #2
 80035aa:	d901      	bls.n	80035b0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80035ac:	2303      	movs	r3, #3
 80035ae:	e1f5      	b.n	800399c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80035b0:	4b32      	ldr	r3, [pc, #200]	@ (800367c <HAL_RCC_OscConfig+0x504>)
 80035b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80035b6:	f003 0302 	and.w	r3, r3, #2
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d1ef      	bne.n	800359e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f003 0304 	and.w	r3, r3, #4
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	f000 80a6 	beq.w	8003718 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035cc:	2300      	movs	r3, #0
 80035ce:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80035d0:	4b2a      	ldr	r3, [pc, #168]	@ (800367c <HAL_RCC_OscConfig+0x504>)
 80035d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d10d      	bne.n	80035f8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80035dc:	4b27      	ldr	r3, [pc, #156]	@ (800367c <HAL_RCC_OscConfig+0x504>)
 80035de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035e0:	4a26      	ldr	r2, [pc, #152]	@ (800367c <HAL_RCC_OscConfig+0x504>)
 80035e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80035e6:	6593      	str	r3, [r2, #88]	@ 0x58
 80035e8:	4b24      	ldr	r3, [pc, #144]	@ (800367c <HAL_RCC_OscConfig+0x504>)
 80035ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035f0:	60bb      	str	r3, [r7, #8]
 80035f2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80035f4:	2301      	movs	r3, #1
 80035f6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80035f8:	4b21      	ldr	r3, [pc, #132]	@ (8003680 <HAL_RCC_OscConfig+0x508>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003600:	2b00      	cmp	r3, #0
 8003602:	d118      	bne.n	8003636 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003604:	4b1e      	ldr	r3, [pc, #120]	@ (8003680 <HAL_RCC_OscConfig+0x508>)
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a1d      	ldr	r2, [pc, #116]	@ (8003680 <HAL_RCC_OscConfig+0x508>)
 800360a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800360e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003610:	f7fe fc10 	bl	8001e34 <HAL_GetTick>
 8003614:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003616:	e008      	b.n	800362a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003618:	f7fe fc0c 	bl	8001e34 <HAL_GetTick>
 800361c:	4602      	mov	r2, r0
 800361e:	693b      	ldr	r3, [r7, #16]
 8003620:	1ad3      	subs	r3, r2, r3
 8003622:	2b02      	cmp	r3, #2
 8003624:	d901      	bls.n	800362a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003626:	2303      	movs	r3, #3
 8003628:	e1b8      	b.n	800399c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800362a:	4b15      	ldr	r3, [pc, #84]	@ (8003680 <HAL_RCC_OscConfig+0x508>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003632:	2b00      	cmp	r3, #0
 8003634:	d0f0      	beq.n	8003618 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	689b      	ldr	r3, [r3, #8]
 800363a:	2b01      	cmp	r3, #1
 800363c:	d108      	bne.n	8003650 <HAL_RCC_OscConfig+0x4d8>
 800363e:	4b0f      	ldr	r3, [pc, #60]	@ (800367c <HAL_RCC_OscConfig+0x504>)
 8003640:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003644:	4a0d      	ldr	r2, [pc, #52]	@ (800367c <HAL_RCC_OscConfig+0x504>)
 8003646:	f043 0301 	orr.w	r3, r3, #1
 800364a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800364e:	e029      	b.n	80036a4 <HAL_RCC_OscConfig+0x52c>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	2b05      	cmp	r3, #5
 8003656:	d115      	bne.n	8003684 <HAL_RCC_OscConfig+0x50c>
 8003658:	4b08      	ldr	r3, [pc, #32]	@ (800367c <HAL_RCC_OscConfig+0x504>)
 800365a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800365e:	4a07      	ldr	r2, [pc, #28]	@ (800367c <HAL_RCC_OscConfig+0x504>)
 8003660:	f043 0304 	orr.w	r3, r3, #4
 8003664:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003668:	4b04      	ldr	r3, [pc, #16]	@ (800367c <HAL_RCC_OscConfig+0x504>)
 800366a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800366e:	4a03      	ldr	r2, [pc, #12]	@ (800367c <HAL_RCC_OscConfig+0x504>)
 8003670:	f043 0301 	orr.w	r3, r3, #1
 8003674:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003678:	e014      	b.n	80036a4 <HAL_RCC_OscConfig+0x52c>
 800367a:	bf00      	nop
 800367c:	40021000 	.word	0x40021000
 8003680:	40007000 	.word	0x40007000
 8003684:	4b9d      	ldr	r3, [pc, #628]	@ (80038fc <HAL_RCC_OscConfig+0x784>)
 8003686:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800368a:	4a9c      	ldr	r2, [pc, #624]	@ (80038fc <HAL_RCC_OscConfig+0x784>)
 800368c:	f023 0301 	bic.w	r3, r3, #1
 8003690:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003694:	4b99      	ldr	r3, [pc, #612]	@ (80038fc <HAL_RCC_OscConfig+0x784>)
 8003696:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800369a:	4a98      	ldr	r2, [pc, #608]	@ (80038fc <HAL_RCC_OscConfig+0x784>)
 800369c:	f023 0304 	bic.w	r3, r3, #4
 80036a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	689b      	ldr	r3, [r3, #8]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d016      	beq.n	80036da <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036ac:	f7fe fbc2 	bl	8001e34 <HAL_GetTick>
 80036b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80036b2:	e00a      	b.n	80036ca <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036b4:	f7fe fbbe 	bl	8001e34 <HAL_GetTick>
 80036b8:	4602      	mov	r2, r0
 80036ba:	693b      	ldr	r3, [r7, #16]
 80036bc:	1ad3      	subs	r3, r2, r3
 80036be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d901      	bls.n	80036ca <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80036c6:	2303      	movs	r3, #3
 80036c8:	e168      	b.n	800399c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80036ca:	4b8c      	ldr	r3, [pc, #560]	@ (80038fc <HAL_RCC_OscConfig+0x784>)
 80036cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036d0:	f003 0302 	and.w	r3, r3, #2
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d0ed      	beq.n	80036b4 <HAL_RCC_OscConfig+0x53c>
 80036d8:	e015      	b.n	8003706 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036da:	f7fe fbab 	bl	8001e34 <HAL_GetTick>
 80036de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80036e0:	e00a      	b.n	80036f8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036e2:	f7fe fba7 	bl	8001e34 <HAL_GetTick>
 80036e6:	4602      	mov	r2, r0
 80036e8:	693b      	ldr	r3, [r7, #16]
 80036ea:	1ad3      	subs	r3, r2, r3
 80036ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d901      	bls.n	80036f8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80036f4:	2303      	movs	r3, #3
 80036f6:	e151      	b.n	800399c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80036f8:	4b80      	ldr	r3, [pc, #512]	@ (80038fc <HAL_RCC_OscConfig+0x784>)
 80036fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036fe:	f003 0302 	and.w	r3, r3, #2
 8003702:	2b00      	cmp	r3, #0
 8003704:	d1ed      	bne.n	80036e2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003706:	7ffb      	ldrb	r3, [r7, #31]
 8003708:	2b01      	cmp	r3, #1
 800370a:	d105      	bne.n	8003718 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800370c:	4b7b      	ldr	r3, [pc, #492]	@ (80038fc <HAL_RCC_OscConfig+0x784>)
 800370e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003710:	4a7a      	ldr	r2, [pc, #488]	@ (80038fc <HAL_RCC_OscConfig+0x784>)
 8003712:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003716:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f003 0320 	and.w	r3, r3, #32
 8003720:	2b00      	cmp	r3, #0
 8003722:	d03c      	beq.n	800379e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003728:	2b00      	cmp	r3, #0
 800372a:	d01c      	beq.n	8003766 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800372c:	4b73      	ldr	r3, [pc, #460]	@ (80038fc <HAL_RCC_OscConfig+0x784>)
 800372e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003732:	4a72      	ldr	r2, [pc, #456]	@ (80038fc <HAL_RCC_OscConfig+0x784>)
 8003734:	f043 0301 	orr.w	r3, r3, #1
 8003738:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800373c:	f7fe fb7a 	bl	8001e34 <HAL_GetTick>
 8003740:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003742:	e008      	b.n	8003756 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003744:	f7fe fb76 	bl	8001e34 <HAL_GetTick>
 8003748:	4602      	mov	r2, r0
 800374a:	693b      	ldr	r3, [r7, #16]
 800374c:	1ad3      	subs	r3, r2, r3
 800374e:	2b02      	cmp	r3, #2
 8003750:	d901      	bls.n	8003756 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003752:	2303      	movs	r3, #3
 8003754:	e122      	b.n	800399c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003756:	4b69      	ldr	r3, [pc, #420]	@ (80038fc <HAL_RCC_OscConfig+0x784>)
 8003758:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800375c:	f003 0302 	and.w	r3, r3, #2
 8003760:	2b00      	cmp	r3, #0
 8003762:	d0ef      	beq.n	8003744 <HAL_RCC_OscConfig+0x5cc>
 8003764:	e01b      	b.n	800379e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003766:	4b65      	ldr	r3, [pc, #404]	@ (80038fc <HAL_RCC_OscConfig+0x784>)
 8003768:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800376c:	4a63      	ldr	r2, [pc, #396]	@ (80038fc <HAL_RCC_OscConfig+0x784>)
 800376e:	f023 0301 	bic.w	r3, r3, #1
 8003772:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003776:	f7fe fb5d 	bl	8001e34 <HAL_GetTick>
 800377a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800377c:	e008      	b.n	8003790 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800377e:	f7fe fb59 	bl	8001e34 <HAL_GetTick>
 8003782:	4602      	mov	r2, r0
 8003784:	693b      	ldr	r3, [r7, #16]
 8003786:	1ad3      	subs	r3, r2, r3
 8003788:	2b02      	cmp	r3, #2
 800378a:	d901      	bls.n	8003790 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800378c:	2303      	movs	r3, #3
 800378e:	e105      	b.n	800399c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003790:	4b5a      	ldr	r3, [pc, #360]	@ (80038fc <HAL_RCC_OscConfig+0x784>)
 8003792:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003796:	f003 0302 	and.w	r3, r3, #2
 800379a:	2b00      	cmp	r3, #0
 800379c:	d1ef      	bne.n	800377e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	f000 80f9 	beq.w	800399a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037ac:	2b02      	cmp	r3, #2
 80037ae:	f040 80cf 	bne.w	8003950 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80037b2:	4b52      	ldr	r3, [pc, #328]	@ (80038fc <HAL_RCC_OscConfig+0x784>)
 80037b4:	68db      	ldr	r3, [r3, #12]
 80037b6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	f003 0203 	and.w	r2, r3, #3
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037c2:	429a      	cmp	r2, r3
 80037c4:	d12c      	bne.n	8003820 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80037c6:	697b      	ldr	r3, [r7, #20]
 80037c8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037d0:	3b01      	subs	r3, #1
 80037d2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80037d4:	429a      	cmp	r2, r3
 80037d6:	d123      	bne.n	8003820 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80037d8:	697b      	ldr	r3, [r7, #20]
 80037da:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037e2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80037e4:	429a      	cmp	r2, r3
 80037e6:	d11b      	bne.n	8003820 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80037e8:	697b      	ldr	r3, [r7, #20]
 80037ea:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037f2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80037f4:	429a      	cmp	r2, r3
 80037f6:	d113      	bne.n	8003820 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80037f8:	697b      	ldr	r3, [r7, #20]
 80037fa:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003802:	085b      	lsrs	r3, r3, #1
 8003804:	3b01      	subs	r3, #1
 8003806:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003808:	429a      	cmp	r2, r3
 800380a:	d109      	bne.n	8003820 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800380c:	697b      	ldr	r3, [r7, #20]
 800380e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003816:	085b      	lsrs	r3, r3, #1
 8003818:	3b01      	subs	r3, #1
 800381a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800381c:	429a      	cmp	r2, r3
 800381e:	d071      	beq.n	8003904 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003820:	69bb      	ldr	r3, [r7, #24]
 8003822:	2b0c      	cmp	r3, #12
 8003824:	d068      	beq.n	80038f8 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003826:	4b35      	ldr	r3, [pc, #212]	@ (80038fc <HAL_RCC_OscConfig+0x784>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800382e:	2b00      	cmp	r3, #0
 8003830:	d105      	bne.n	800383e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003832:	4b32      	ldr	r3, [pc, #200]	@ (80038fc <HAL_RCC_OscConfig+0x784>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800383a:	2b00      	cmp	r3, #0
 800383c:	d001      	beq.n	8003842 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	e0ac      	b.n	800399c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003842:	4b2e      	ldr	r3, [pc, #184]	@ (80038fc <HAL_RCC_OscConfig+0x784>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a2d      	ldr	r2, [pc, #180]	@ (80038fc <HAL_RCC_OscConfig+0x784>)
 8003848:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800384c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800384e:	f7fe faf1 	bl	8001e34 <HAL_GetTick>
 8003852:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003854:	e008      	b.n	8003868 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003856:	f7fe faed 	bl	8001e34 <HAL_GetTick>
 800385a:	4602      	mov	r2, r0
 800385c:	693b      	ldr	r3, [r7, #16]
 800385e:	1ad3      	subs	r3, r2, r3
 8003860:	2b02      	cmp	r3, #2
 8003862:	d901      	bls.n	8003868 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8003864:	2303      	movs	r3, #3
 8003866:	e099      	b.n	800399c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003868:	4b24      	ldr	r3, [pc, #144]	@ (80038fc <HAL_RCC_OscConfig+0x784>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003870:	2b00      	cmp	r3, #0
 8003872:	d1f0      	bne.n	8003856 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003874:	4b21      	ldr	r3, [pc, #132]	@ (80038fc <HAL_RCC_OscConfig+0x784>)
 8003876:	68da      	ldr	r2, [r3, #12]
 8003878:	4b21      	ldr	r3, [pc, #132]	@ (8003900 <HAL_RCC_OscConfig+0x788>)
 800387a:	4013      	ands	r3, r2
 800387c:	687a      	ldr	r2, [r7, #4]
 800387e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003880:	687a      	ldr	r2, [r7, #4]
 8003882:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003884:	3a01      	subs	r2, #1
 8003886:	0112      	lsls	r2, r2, #4
 8003888:	4311      	orrs	r1, r2
 800388a:	687a      	ldr	r2, [r7, #4]
 800388c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800388e:	0212      	lsls	r2, r2, #8
 8003890:	4311      	orrs	r1, r2
 8003892:	687a      	ldr	r2, [r7, #4]
 8003894:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003896:	0852      	lsrs	r2, r2, #1
 8003898:	3a01      	subs	r2, #1
 800389a:	0552      	lsls	r2, r2, #21
 800389c:	4311      	orrs	r1, r2
 800389e:	687a      	ldr	r2, [r7, #4]
 80038a0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80038a2:	0852      	lsrs	r2, r2, #1
 80038a4:	3a01      	subs	r2, #1
 80038a6:	0652      	lsls	r2, r2, #25
 80038a8:	4311      	orrs	r1, r2
 80038aa:	687a      	ldr	r2, [r7, #4]
 80038ac:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80038ae:	06d2      	lsls	r2, r2, #27
 80038b0:	430a      	orrs	r2, r1
 80038b2:	4912      	ldr	r1, [pc, #72]	@ (80038fc <HAL_RCC_OscConfig+0x784>)
 80038b4:	4313      	orrs	r3, r2
 80038b6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80038b8:	4b10      	ldr	r3, [pc, #64]	@ (80038fc <HAL_RCC_OscConfig+0x784>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a0f      	ldr	r2, [pc, #60]	@ (80038fc <HAL_RCC_OscConfig+0x784>)
 80038be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80038c2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80038c4:	4b0d      	ldr	r3, [pc, #52]	@ (80038fc <HAL_RCC_OscConfig+0x784>)
 80038c6:	68db      	ldr	r3, [r3, #12]
 80038c8:	4a0c      	ldr	r2, [pc, #48]	@ (80038fc <HAL_RCC_OscConfig+0x784>)
 80038ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80038ce:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80038d0:	f7fe fab0 	bl	8001e34 <HAL_GetTick>
 80038d4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038d6:	e008      	b.n	80038ea <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038d8:	f7fe faac 	bl	8001e34 <HAL_GetTick>
 80038dc:	4602      	mov	r2, r0
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	1ad3      	subs	r3, r2, r3
 80038e2:	2b02      	cmp	r3, #2
 80038e4:	d901      	bls.n	80038ea <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80038e6:	2303      	movs	r3, #3
 80038e8:	e058      	b.n	800399c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038ea:	4b04      	ldr	r3, [pc, #16]	@ (80038fc <HAL_RCC_OscConfig+0x784>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d0f0      	beq.n	80038d8 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80038f6:	e050      	b.n	800399a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80038f8:	2301      	movs	r3, #1
 80038fa:	e04f      	b.n	800399c <HAL_RCC_OscConfig+0x824>
 80038fc:	40021000 	.word	0x40021000
 8003900:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003904:	4b27      	ldr	r3, [pc, #156]	@ (80039a4 <HAL_RCC_OscConfig+0x82c>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800390c:	2b00      	cmp	r3, #0
 800390e:	d144      	bne.n	800399a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003910:	4b24      	ldr	r3, [pc, #144]	@ (80039a4 <HAL_RCC_OscConfig+0x82c>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a23      	ldr	r2, [pc, #140]	@ (80039a4 <HAL_RCC_OscConfig+0x82c>)
 8003916:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800391a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800391c:	4b21      	ldr	r3, [pc, #132]	@ (80039a4 <HAL_RCC_OscConfig+0x82c>)
 800391e:	68db      	ldr	r3, [r3, #12]
 8003920:	4a20      	ldr	r2, [pc, #128]	@ (80039a4 <HAL_RCC_OscConfig+0x82c>)
 8003922:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003926:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003928:	f7fe fa84 	bl	8001e34 <HAL_GetTick>
 800392c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800392e:	e008      	b.n	8003942 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003930:	f7fe fa80 	bl	8001e34 <HAL_GetTick>
 8003934:	4602      	mov	r2, r0
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	1ad3      	subs	r3, r2, r3
 800393a:	2b02      	cmp	r3, #2
 800393c:	d901      	bls.n	8003942 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800393e:	2303      	movs	r3, #3
 8003940:	e02c      	b.n	800399c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003942:	4b18      	ldr	r3, [pc, #96]	@ (80039a4 <HAL_RCC_OscConfig+0x82c>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800394a:	2b00      	cmp	r3, #0
 800394c:	d0f0      	beq.n	8003930 <HAL_RCC_OscConfig+0x7b8>
 800394e:	e024      	b.n	800399a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003950:	69bb      	ldr	r3, [r7, #24]
 8003952:	2b0c      	cmp	r3, #12
 8003954:	d01f      	beq.n	8003996 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003956:	4b13      	ldr	r3, [pc, #76]	@ (80039a4 <HAL_RCC_OscConfig+0x82c>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a12      	ldr	r2, [pc, #72]	@ (80039a4 <HAL_RCC_OscConfig+0x82c>)
 800395c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003960:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003962:	f7fe fa67 	bl	8001e34 <HAL_GetTick>
 8003966:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003968:	e008      	b.n	800397c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800396a:	f7fe fa63 	bl	8001e34 <HAL_GetTick>
 800396e:	4602      	mov	r2, r0
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	1ad3      	subs	r3, r2, r3
 8003974:	2b02      	cmp	r3, #2
 8003976:	d901      	bls.n	800397c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8003978:	2303      	movs	r3, #3
 800397a:	e00f      	b.n	800399c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800397c:	4b09      	ldr	r3, [pc, #36]	@ (80039a4 <HAL_RCC_OscConfig+0x82c>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003984:	2b00      	cmp	r3, #0
 8003986:	d1f0      	bne.n	800396a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003988:	4b06      	ldr	r3, [pc, #24]	@ (80039a4 <HAL_RCC_OscConfig+0x82c>)
 800398a:	68da      	ldr	r2, [r3, #12]
 800398c:	4905      	ldr	r1, [pc, #20]	@ (80039a4 <HAL_RCC_OscConfig+0x82c>)
 800398e:	4b06      	ldr	r3, [pc, #24]	@ (80039a8 <HAL_RCC_OscConfig+0x830>)
 8003990:	4013      	ands	r3, r2
 8003992:	60cb      	str	r3, [r1, #12]
 8003994:	e001      	b.n	800399a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	e000      	b.n	800399c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800399a:	2300      	movs	r3, #0
}
 800399c:	4618      	mov	r0, r3
 800399e:	3720      	adds	r7, #32
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}
 80039a4:	40021000 	.word	0x40021000
 80039a8:	feeefffc 	.word	0xfeeefffc

080039ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b086      	sub	sp, #24
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
 80039b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80039b6:	2300      	movs	r3, #0
 80039b8:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d101      	bne.n	80039c4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80039c0:	2301      	movs	r3, #1
 80039c2:	e11d      	b.n	8003c00 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80039c4:	4b90      	ldr	r3, [pc, #576]	@ (8003c08 <HAL_RCC_ClockConfig+0x25c>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f003 030f 	and.w	r3, r3, #15
 80039cc:	683a      	ldr	r2, [r7, #0]
 80039ce:	429a      	cmp	r2, r3
 80039d0:	d910      	bls.n	80039f4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039d2:	4b8d      	ldr	r3, [pc, #564]	@ (8003c08 <HAL_RCC_ClockConfig+0x25c>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f023 020f 	bic.w	r2, r3, #15
 80039da:	498b      	ldr	r1, [pc, #556]	@ (8003c08 <HAL_RCC_ClockConfig+0x25c>)
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	4313      	orrs	r3, r2
 80039e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039e2:	4b89      	ldr	r3, [pc, #548]	@ (8003c08 <HAL_RCC_ClockConfig+0x25c>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f003 030f 	and.w	r3, r3, #15
 80039ea:	683a      	ldr	r2, [r7, #0]
 80039ec:	429a      	cmp	r2, r3
 80039ee:	d001      	beq.n	80039f4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80039f0:	2301      	movs	r3, #1
 80039f2:	e105      	b.n	8003c00 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f003 0302 	and.w	r3, r3, #2
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d010      	beq.n	8003a22 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	689a      	ldr	r2, [r3, #8]
 8003a04:	4b81      	ldr	r3, [pc, #516]	@ (8003c0c <HAL_RCC_ClockConfig+0x260>)
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a0c:	429a      	cmp	r2, r3
 8003a0e:	d908      	bls.n	8003a22 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a10:	4b7e      	ldr	r3, [pc, #504]	@ (8003c0c <HAL_RCC_ClockConfig+0x260>)
 8003a12:	689b      	ldr	r3, [r3, #8]
 8003a14:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	689b      	ldr	r3, [r3, #8]
 8003a1c:	497b      	ldr	r1, [pc, #492]	@ (8003c0c <HAL_RCC_ClockConfig+0x260>)
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f003 0301 	and.w	r3, r3, #1
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d079      	beq.n	8003b22 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	2b03      	cmp	r3, #3
 8003a34:	d11e      	bne.n	8003a74 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a36:	4b75      	ldr	r3, [pc, #468]	@ (8003c0c <HAL_RCC_ClockConfig+0x260>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d101      	bne.n	8003a46 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8003a42:	2301      	movs	r3, #1
 8003a44:	e0dc      	b.n	8003c00 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8003a46:	f000 fa09 	bl	8003e5c <RCC_GetSysClockFreqFromPLLSource>
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	4a70      	ldr	r2, [pc, #448]	@ (8003c10 <HAL_RCC_ClockConfig+0x264>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d946      	bls.n	8003ae0 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003a52:	4b6e      	ldr	r3, [pc, #440]	@ (8003c0c <HAL_RCC_ClockConfig+0x260>)
 8003a54:	689b      	ldr	r3, [r3, #8]
 8003a56:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d140      	bne.n	8003ae0 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003a5e:	4b6b      	ldr	r3, [pc, #428]	@ (8003c0c <HAL_RCC_ClockConfig+0x260>)
 8003a60:	689b      	ldr	r3, [r3, #8]
 8003a62:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003a66:	4a69      	ldr	r2, [pc, #420]	@ (8003c0c <HAL_RCC_ClockConfig+0x260>)
 8003a68:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a6c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003a6e:	2380      	movs	r3, #128	@ 0x80
 8003a70:	617b      	str	r3, [r7, #20]
 8003a72:	e035      	b.n	8003ae0 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	685b      	ldr	r3, [r3, #4]
 8003a78:	2b02      	cmp	r3, #2
 8003a7a:	d107      	bne.n	8003a8c <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a7c:	4b63      	ldr	r3, [pc, #396]	@ (8003c0c <HAL_RCC_ClockConfig+0x260>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d115      	bne.n	8003ab4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003a88:	2301      	movs	r3, #1
 8003a8a:	e0b9      	b.n	8003c00 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d107      	bne.n	8003aa4 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003a94:	4b5d      	ldr	r3, [pc, #372]	@ (8003c0c <HAL_RCC_ClockConfig+0x260>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f003 0302 	and.w	r3, r3, #2
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d109      	bne.n	8003ab4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003aa0:	2301      	movs	r3, #1
 8003aa2:	e0ad      	b.n	8003c00 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003aa4:	4b59      	ldr	r3, [pc, #356]	@ (8003c0c <HAL_RCC_ClockConfig+0x260>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d101      	bne.n	8003ab4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e0a5      	b.n	8003c00 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8003ab4:	f000 f8b4 	bl	8003c20 <HAL_RCC_GetSysClockFreq>
 8003ab8:	4603      	mov	r3, r0
 8003aba:	4a55      	ldr	r2, [pc, #340]	@ (8003c10 <HAL_RCC_ClockConfig+0x264>)
 8003abc:	4293      	cmp	r3, r2
 8003abe:	d90f      	bls.n	8003ae0 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003ac0:	4b52      	ldr	r3, [pc, #328]	@ (8003c0c <HAL_RCC_ClockConfig+0x260>)
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d109      	bne.n	8003ae0 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003acc:	4b4f      	ldr	r3, [pc, #316]	@ (8003c0c <HAL_RCC_ClockConfig+0x260>)
 8003ace:	689b      	ldr	r3, [r3, #8]
 8003ad0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003ad4:	4a4d      	ldr	r2, [pc, #308]	@ (8003c0c <HAL_RCC_ClockConfig+0x260>)
 8003ad6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ada:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003adc:	2380      	movs	r3, #128	@ 0x80
 8003ade:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003ae0:	4b4a      	ldr	r3, [pc, #296]	@ (8003c0c <HAL_RCC_ClockConfig+0x260>)
 8003ae2:	689b      	ldr	r3, [r3, #8]
 8003ae4:	f023 0203 	bic.w	r2, r3, #3
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	4947      	ldr	r1, [pc, #284]	@ (8003c0c <HAL_RCC_ClockConfig+0x260>)
 8003aee:	4313      	orrs	r3, r2
 8003af0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003af2:	f7fe f99f 	bl	8001e34 <HAL_GetTick>
 8003af6:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003af8:	e00a      	b.n	8003b10 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003afa:	f7fe f99b 	bl	8001e34 <HAL_GetTick>
 8003afe:	4602      	mov	r2, r0
 8003b00:	693b      	ldr	r3, [r7, #16]
 8003b02:	1ad3      	subs	r3, r2, r3
 8003b04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	d901      	bls.n	8003b10 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8003b0c:	2303      	movs	r3, #3
 8003b0e:	e077      	b.n	8003c00 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b10:	4b3e      	ldr	r3, [pc, #248]	@ (8003c0c <HAL_RCC_ClockConfig+0x260>)
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	f003 020c 	and.w	r2, r3, #12
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	009b      	lsls	r3, r3, #2
 8003b1e:	429a      	cmp	r2, r3
 8003b20:	d1eb      	bne.n	8003afa <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8003b22:	697b      	ldr	r3, [r7, #20]
 8003b24:	2b80      	cmp	r3, #128	@ 0x80
 8003b26:	d105      	bne.n	8003b34 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003b28:	4b38      	ldr	r3, [pc, #224]	@ (8003c0c <HAL_RCC_ClockConfig+0x260>)
 8003b2a:	689b      	ldr	r3, [r3, #8]
 8003b2c:	4a37      	ldr	r2, [pc, #220]	@ (8003c0c <HAL_RCC_ClockConfig+0x260>)
 8003b2e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003b32:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f003 0302 	and.w	r3, r3, #2
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d010      	beq.n	8003b62 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	689a      	ldr	r2, [r3, #8]
 8003b44:	4b31      	ldr	r3, [pc, #196]	@ (8003c0c <HAL_RCC_ClockConfig+0x260>)
 8003b46:	689b      	ldr	r3, [r3, #8]
 8003b48:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b4c:	429a      	cmp	r2, r3
 8003b4e:	d208      	bcs.n	8003b62 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b50:	4b2e      	ldr	r3, [pc, #184]	@ (8003c0c <HAL_RCC_ClockConfig+0x260>)
 8003b52:	689b      	ldr	r3, [r3, #8]
 8003b54:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	689b      	ldr	r3, [r3, #8]
 8003b5c:	492b      	ldr	r1, [pc, #172]	@ (8003c0c <HAL_RCC_ClockConfig+0x260>)
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003b62:	4b29      	ldr	r3, [pc, #164]	@ (8003c08 <HAL_RCC_ClockConfig+0x25c>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f003 030f 	and.w	r3, r3, #15
 8003b6a:	683a      	ldr	r2, [r7, #0]
 8003b6c:	429a      	cmp	r2, r3
 8003b6e:	d210      	bcs.n	8003b92 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b70:	4b25      	ldr	r3, [pc, #148]	@ (8003c08 <HAL_RCC_ClockConfig+0x25c>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f023 020f 	bic.w	r2, r3, #15
 8003b78:	4923      	ldr	r1, [pc, #140]	@ (8003c08 <HAL_RCC_ClockConfig+0x25c>)
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b80:	4b21      	ldr	r3, [pc, #132]	@ (8003c08 <HAL_RCC_ClockConfig+0x25c>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f003 030f 	and.w	r3, r3, #15
 8003b88:	683a      	ldr	r2, [r7, #0]
 8003b8a:	429a      	cmp	r2, r3
 8003b8c:	d001      	beq.n	8003b92 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8003b8e:	2301      	movs	r3, #1
 8003b90:	e036      	b.n	8003c00 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f003 0304 	and.w	r3, r3, #4
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d008      	beq.n	8003bb0 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b9e:	4b1b      	ldr	r3, [pc, #108]	@ (8003c0c <HAL_RCC_ClockConfig+0x260>)
 8003ba0:	689b      	ldr	r3, [r3, #8]
 8003ba2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	68db      	ldr	r3, [r3, #12]
 8003baa:	4918      	ldr	r1, [pc, #96]	@ (8003c0c <HAL_RCC_ClockConfig+0x260>)
 8003bac:	4313      	orrs	r3, r2
 8003bae:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f003 0308 	and.w	r3, r3, #8
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d009      	beq.n	8003bd0 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003bbc:	4b13      	ldr	r3, [pc, #76]	@ (8003c0c <HAL_RCC_ClockConfig+0x260>)
 8003bbe:	689b      	ldr	r3, [r3, #8]
 8003bc0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	691b      	ldr	r3, [r3, #16]
 8003bc8:	00db      	lsls	r3, r3, #3
 8003bca:	4910      	ldr	r1, [pc, #64]	@ (8003c0c <HAL_RCC_ClockConfig+0x260>)
 8003bcc:	4313      	orrs	r3, r2
 8003bce:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003bd0:	f000 f826 	bl	8003c20 <HAL_RCC_GetSysClockFreq>
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	4b0d      	ldr	r3, [pc, #52]	@ (8003c0c <HAL_RCC_ClockConfig+0x260>)
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	091b      	lsrs	r3, r3, #4
 8003bdc:	f003 030f 	and.w	r3, r3, #15
 8003be0:	490c      	ldr	r1, [pc, #48]	@ (8003c14 <HAL_RCC_ClockConfig+0x268>)
 8003be2:	5ccb      	ldrb	r3, [r1, r3]
 8003be4:	f003 031f 	and.w	r3, r3, #31
 8003be8:	fa22 f303 	lsr.w	r3, r2, r3
 8003bec:	4a0a      	ldr	r2, [pc, #40]	@ (8003c18 <HAL_RCC_ClockConfig+0x26c>)
 8003bee:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003bf0:	4b0a      	ldr	r3, [pc, #40]	@ (8003c1c <HAL_RCC_ClockConfig+0x270>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	f7fe f8cd 	bl	8001d94 <HAL_InitTick>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	73fb      	strb	r3, [r7, #15]

  return status;
 8003bfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c00:	4618      	mov	r0, r3
 8003c02:	3718      	adds	r7, #24
 8003c04:	46bd      	mov	sp, r7
 8003c06:	bd80      	pop	{r7, pc}
 8003c08:	40022000 	.word	0x40022000
 8003c0c:	40021000 	.word	0x40021000
 8003c10:	04c4b400 	.word	0x04c4b400
 8003c14:	08009f4c 	.word	0x08009f4c
 8003c18:	20000000 	.word	0x20000000
 8003c1c:	20000004 	.word	0x20000004

08003c20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c20:	b480      	push	{r7}
 8003c22:	b089      	sub	sp, #36	@ 0x24
 8003c24:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003c26:	2300      	movs	r3, #0
 8003c28:	61fb      	str	r3, [r7, #28]
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c2e:	4b3e      	ldr	r3, [pc, #248]	@ (8003d28 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	f003 030c 	and.w	r3, r3, #12
 8003c36:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003c38:	4b3b      	ldr	r3, [pc, #236]	@ (8003d28 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c3a:	68db      	ldr	r3, [r3, #12]
 8003c3c:	f003 0303 	and.w	r3, r3, #3
 8003c40:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003c42:	693b      	ldr	r3, [r7, #16]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d005      	beq.n	8003c54 <HAL_RCC_GetSysClockFreq+0x34>
 8003c48:	693b      	ldr	r3, [r7, #16]
 8003c4a:	2b0c      	cmp	r3, #12
 8003c4c:	d121      	bne.n	8003c92 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	2b01      	cmp	r3, #1
 8003c52:	d11e      	bne.n	8003c92 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003c54:	4b34      	ldr	r3, [pc, #208]	@ (8003d28 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f003 0308 	and.w	r3, r3, #8
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d107      	bne.n	8003c70 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003c60:	4b31      	ldr	r3, [pc, #196]	@ (8003d28 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c62:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c66:	0a1b      	lsrs	r3, r3, #8
 8003c68:	f003 030f 	and.w	r3, r3, #15
 8003c6c:	61fb      	str	r3, [r7, #28]
 8003c6e:	e005      	b.n	8003c7c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003c70:	4b2d      	ldr	r3, [pc, #180]	@ (8003d28 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	091b      	lsrs	r3, r3, #4
 8003c76:	f003 030f 	and.w	r3, r3, #15
 8003c7a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003c7c:	4a2b      	ldr	r2, [pc, #172]	@ (8003d2c <HAL_RCC_GetSysClockFreq+0x10c>)
 8003c7e:	69fb      	ldr	r3, [r7, #28]
 8003c80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c84:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003c86:	693b      	ldr	r3, [r7, #16]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d10d      	bne.n	8003ca8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003c8c:	69fb      	ldr	r3, [r7, #28]
 8003c8e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003c90:	e00a      	b.n	8003ca8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003c92:	693b      	ldr	r3, [r7, #16]
 8003c94:	2b04      	cmp	r3, #4
 8003c96:	d102      	bne.n	8003c9e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003c98:	4b25      	ldr	r3, [pc, #148]	@ (8003d30 <HAL_RCC_GetSysClockFreq+0x110>)
 8003c9a:	61bb      	str	r3, [r7, #24]
 8003c9c:	e004      	b.n	8003ca8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003c9e:	693b      	ldr	r3, [r7, #16]
 8003ca0:	2b08      	cmp	r3, #8
 8003ca2:	d101      	bne.n	8003ca8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003ca4:	4b23      	ldr	r3, [pc, #140]	@ (8003d34 <HAL_RCC_GetSysClockFreq+0x114>)
 8003ca6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003ca8:	693b      	ldr	r3, [r7, #16]
 8003caa:	2b0c      	cmp	r3, #12
 8003cac:	d134      	bne.n	8003d18 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003cae:	4b1e      	ldr	r3, [pc, #120]	@ (8003d28 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cb0:	68db      	ldr	r3, [r3, #12]
 8003cb2:	f003 0303 	and.w	r3, r3, #3
 8003cb6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003cb8:	68bb      	ldr	r3, [r7, #8]
 8003cba:	2b02      	cmp	r3, #2
 8003cbc:	d003      	beq.n	8003cc6 <HAL_RCC_GetSysClockFreq+0xa6>
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	2b03      	cmp	r3, #3
 8003cc2:	d003      	beq.n	8003ccc <HAL_RCC_GetSysClockFreq+0xac>
 8003cc4:	e005      	b.n	8003cd2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003cc6:	4b1a      	ldr	r3, [pc, #104]	@ (8003d30 <HAL_RCC_GetSysClockFreq+0x110>)
 8003cc8:	617b      	str	r3, [r7, #20]
      break;
 8003cca:	e005      	b.n	8003cd8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003ccc:	4b19      	ldr	r3, [pc, #100]	@ (8003d34 <HAL_RCC_GetSysClockFreq+0x114>)
 8003cce:	617b      	str	r3, [r7, #20]
      break;
 8003cd0:	e002      	b.n	8003cd8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003cd2:	69fb      	ldr	r3, [r7, #28]
 8003cd4:	617b      	str	r3, [r7, #20]
      break;
 8003cd6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003cd8:	4b13      	ldr	r3, [pc, #76]	@ (8003d28 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cda:	68db      	ldr	r3, [r3, #12]
 8003cdc:	091b      	lsrs	r3, r3, #4
 8003cde:	f003 030f 	and.w	r3, r3, #15
 8003ce2:	3301      	adds	r3, #1
 8003ce4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003ce6:	4b10      	ldr	r3, [pc, #64]	@ (8003d28 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ce8:	68db      	ldr	r3, [r3, #12]
 8003cea:	0a1b      	lsrs	r3, r3, #8
 8003cec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003cf0:	697a      	ldr	r2, [r7, #20]
 8003cf2:	fb03 f202 	mul.w	r2, r3, r2
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cfc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003cfe:	4b0a      	ldr	r3, [pc, #40]	@ (8003d28 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d00:	68db      	ldr	r3, [r3, #12]
 8003d02:	0e5b      	lsrs	r3, r3, #25
 8003d04:	f003 0303 	and.w	r3, r3, #3
 8003d08:	3301      	adds	r3, #1
 8003d0a:	005b      	lsls	r3, r3, #1
 8003d0c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003d0e:	697a      	ldr	r2, [r7, #20]
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d16:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003d18:	69bb      	ldr	r3, [r7, #24]
}
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	3724      	adds	r7, #36	@ 0x24
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d24:	4770      	bx	lr
 8003d26:	bf00      	nop
 8003d28:	40021000 	.word	0x40021000
 8003d2c:	08009f64 	.word	0x08009f64
 8003d30:	00f42400 	.word	0x00f42400
 8003d34:	007a1200 	.word	0x007a1200

08003d38 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d3c:	4b03      	ldr	r3, [pc, #12]	@ (8003d4c <HAL_RCC_GetHCLKFreq+0x14>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	46bd      	mov	sp, r7
 8003d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d48:	4770      	bx	lr
 8003d4a:	bf00      	nop
 8003d4c:	20000000 	.word	0x20000000

08003d50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003d54:	f7ff fff0 	bl	8003d38 <HAL_RCC_GetHCLKFreq>
 8003d58:	4602      	mov	r2, r0
 8003d5a:	4b06      	ldr	r3, [pc, #24]	@ (8003d74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d5c:	689b      	ldr	r3, [r3, #8]
 8003d5e:	0a1b      	lsrs	r3, r3, #8
 8003d60:	f003 0307 	and.w	r3, r3, #7
 8003d64:	4904      	ldr	r1, [pc, #16]	@ (8003d78 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003d66:	5ccb      	ldrb	r3, [r1, r3]
 8003d68:	f003 031f 	and.w	r3, r3, #31
 8003d6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d70:	4618      	mov	r0, r3
 8003d72:	bd80      	pop	{r7, pc}
 8003d74:	40021000 	.word	0x40021000
 8003d78:	08009f5c 	.word	0x08009f5c

08003d7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003d80:	f7ff ffda 	bl	8003d38 <HAL_RCC_GetHCLKFreq>
 8003d84:	4602      	mov	r2, r0
 8003d86:	4b06      	ldr	r3, [pc, #24]	@ (8003da0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d88:	689b      	ldr	r3, [r3, #8]
 8003d8a:	0adb      	lsrs	r3, r3, #11
 8003d8c:	f003 0307 	and.w	r3, r3, #7
 8003d90:	4904      	ldr	r1, [pc, #16]	@ (8003da4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003d92:	5ccb      	ldrb	r3, [r1, r3]
 8003d94:	f003 031f 	and.w	r3, r3, #31
 8003d98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	bd80      	pop	{r7, pc}
 8003da0:	40021000 	.word	0x40021000
 8003da4:	08009f5c 	.word	0x08009f5c

08003da8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b086      	sub	sp, #24
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003db0:	2300      	movs	r3, #0
 8003db2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003db4:	4b27      	ldr	r3, [pc, #156]	@ (8003e54 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003db6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003db8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d003      	beq.n	8003dc8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003dc0:	f7ff f916 	bl	8002ff0 <HAL_PWREx_GetVoltageRange>
 8003dc4:	6178      	str	r0, [r7, #20]
 8003dc6:	e014      	b.n	8003df2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003dc8:	4b22      	ldr	r3, [pc, #136]	@ (8003e54 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003dca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dcc:	4a21      	ldr	r2, [pc, #132]	@ (8003e54 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003dce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003dd2:	6593      	str	r3, [r2, #88]	@ 0x58
 8003dd4:	4b1f      	ldr	r3, [pc, #124]	@ (8003e54 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003dd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dd8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ddc:	60fb      	str	r3, [r7, #12]
 8003dde:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003de0:	f7ff f906 	bl	8002ff0 <HAL_PWREx_GetVoltageRange>
 8003de4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003de6:	4b1b      	ldr	r3, [pc, #108]	@ (8003e54 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003de8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dea:	4a1a      	ldr	r2, [pc, #104]	@ (8003e54 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003dec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003df0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003df8:	d10b      	bne.n	8003e12 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2b80      	cmp	r3, #128	@ 0x80
 8003dfe:	d913      	bls.n	8003e28 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2ba0      	cmp	r3, #160	@ 0xa0
 8003e04:	d902      	bls.n	8003e0c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003e06:	2302      	movs	r3, #2
 8003e08:	613b      	str	r3, [r7, #16]
 8003e0a:	e00d      	b.n	8003e28 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	613b      	str	r3, [r7, #16]
 8003e10:	e00a      	b.n	8003e28 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2b7f      	cmp	r3, #127	@ 0x7f
 8003e16:	d902      	bls.n	8003e1e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8003e18:	2302      	movs	r3, #2
 8003e1a:	613b      	str	r3, [r7, #16]
 8003e1c:	e004      	b.n	8003e28 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2b70      	cmp	r3, #112	@ 0x70
 8003e22:	d101      	bne.n	8003e28 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003e24:	2301      	movs	r3, #1
 8003e26:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003e28:	4b0b      	ldr	r3, [pc, #44]	@ (8003e58 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f023 020f 	bic.w	r2, r3, #15
 8003e30:	4909      	ldr	r1, [pc, #36]	@ (8003e58 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003e32:	693b      	ldr	r3, [r7, #16]
 8003e34:	4313      	orrs	r3, r2
 8003e36:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003e38:	4b07      	ldr	r3, [pc, #28]	@ (8003e58 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f003 030f 	and.w	r3, r3, #15
 8003e40:	693a      	ldr	r2, [r7, #16]
 8003e42:	429a      	cmp	r2, r3
 8003e44:	d001      	beq.n	8003e4a <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8003e46:	2301      	movs	r3, #1
 8003e48:	e000      	b.n	8003e4c <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8003e4a:	2300      	movs	r3, #0
}
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	3718      	adds	r7, #24
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}
 8003e54:	40021000 	.word	0x40021000
 8003e58:	40022000 	.word	0x40022000

08003e5c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003e5c:	b480      	push	{r7}
 8003e5e:	b087      	sub	sp, #28
 8003e60:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003e62:	4b2d      	ldr	r3, [pc, #180]	@ (8003f18 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003e64:	68db      	ldr	r3, [r3, #12]
 8003e66:	f003 0303 	and.w	r3, r3, #3
 8003e6a:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2b03      	cmp	r3, #3
 8003e70:	d00b      	beq.n	8003e8a <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	2b03      	cmp	r3, #3
 8003e76:	d825      	bhi.n	8003ec4 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2b01      	cmp	r3, #1
 8003e7c:	d008      	beq.n	8003e90 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2b02      	cmp	r3, #2
 8003e82:	d11f      	bne.n	8003ec4 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8003e84:	4b25      	ldr	r3, [pc, #148]	@ (8003f1c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003e86:	613b      	str	r3, [r7, #16]
    break;
 8003e88:	e01f      	b.n	8003eca <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8003e8a:	4b25      	ldr	r3, [pc, #148]	@ (8003f20 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8003e8c:	613b      	str	r3, [r7, #16]
    break;
 8003e8e:	e01c      	b.n	8003eca <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003e90:	4b21      	ldr	r3, [pc, #132]	@ (8003f18 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f003 0308 	and.w	r3, r3, #8
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d107      	bne.n	8003eac <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003e9c:	4b1e      	ldr	r3, [pc, #120]	@ (8003f18 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003e9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ea2:	0a1b      	lsrs	r3, r3, #8
 8003ea4:	f003 030f 	and.w	r3, r3, #15
 8003ea8:	617b      	str	r3, [r7, #20]
 8003eaa:	e005      	b.n	8003eb8 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003eac:	4b1a      	ldr	r3, [pc, #104]	@ (8003f18 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	091b      	lsrs	r3, r3, #4
 8003eb2:	f003 030f 	and.w	r3, r3, #15
 8003eb6:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8003eb8:	4a1a      	ldr	r2, [pc, #104]	@ (8003f24 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8003eba:	697b      	ldr	r3, [r7, #20]
 8003ebc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ec0:	613b      	str	r3, [r7, #16]
    break;
 8003ec2:	e002      	b.n	8003eca <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	613b      	str	r3, [r7, #16]
    break;
 8003ec8:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003eca:	4b13      	ldr	r3, [pc, #76]	@ (8003f18 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003ecc:	68db      	ldr	r3, [r3, #12]
 8003ece:	091b      	lsrs	r3, r3, #4
 8003ed0:	f003 030f 	and.w	r3, r3, #15
 8003ed4:	3301      	adds	r3, #1
 8003ed6:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003ed8:	4b0f      	ldr	r3, [pc, #60]	@ (8003f18 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003eda:	68db      	ldr	r3, [r3, #12]
 8003edc:	0a1b      	lsrs	r3, r3, #8
 8003ede:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003ee2:	693a      	ldr	r2, [r7, #16]
 8003ee4:	fb03 f202 	mul.w	r2, r3, r2
 8003ee8:	68bb      	ldr	r3, [r7, #8]
 8003eea:	fbb2 f3f3 	udiv	r3, r2, r3
 8003eee:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003ef0:	4b09      	ldr	r3, [pc, #36]	@ (8003f18 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003ef2:	68db      	ldr	r3, [r3, #12]
 8003ef4:	0e5b      	lsrs	r3, r3, #25
 8003ef6:	f003 0303 	and.w	r3, r3, #3
 8003efa:	3301      	adds	r3, #1
 8003efc:	005b      	lsls	r3, r3, #1
 8003efe:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8003f00:	693a      	ldr	r2, [r7, #16]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f08:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8003f0a:	683b      	ldr	r3, [r7, #0]
}
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	371c      	adds	r7, #28
 8003f10:	46bd      	mov	sp, r7
 8003f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f16:	4770      	bx	lr
 8003f18:	40021000 	.word	0x40021000
 8003f1c:	00f42400 	.word	0x00f42400
 8003f20:	007a1200 	.word	0x007a1200
 8003f24:	08009f64 	.word	0x08009f64

08003f28 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b086      	sub	sp, #24
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003f30:	2300      	movs	r3, #0
 8003f32:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003f34:	2300      	movs	r3, #0
 8003f36:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d040      	beq.n	8003fc6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f48:	2b80      	cmp	r3, #128	@ 0x80
 8003f4a:	d02a      	beq.n	8003fa2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003f4c:	2b80      	cmp	r3, #128	@ 0x80
 8003f4e:	d825      	bhi.n	8003f9c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003f50:	2b60      	cmp	r3, #96	@ 0x60
 8003f52:	d026      	beq.n	8003fa2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003f54:	2b60      	cmp	r3, #96	@ 0x60
 8003f56:	d821      	bhi.n	8003f9c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003f58:	2b40      	cmp	r3, #64	@ 0x40
 8003f5a:	d006      	beq.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0x42>
 8003f5c:	2b40      	cmp	r3, #64	@ 0x40
 8003f5e:	d81d      	bhi.n	8003f9c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d009      	beq.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8003f64:	2b20      	cmp	r3, #32
 8003f66:	d010      	beq.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0x62>
 8003f68:	e018      	b.n	8003f9c <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003f6a:	4b89      	ldr	r3, [pc, #548]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f6c:	68db      	ldr	r3, [r3, #12]
 8003f6e:	4a88      	ldr	r2, [pc, #544]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f74:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003f76:	e015      	b.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	3304      	adds	r3, #4
 8003f7c:	2100      	movs	r1, #0
 8003f7e:	4618      	mov	r0, r3
 8003f80:	f000 fb02 	bl	8004588 <RCCEx_PLLSAI1_Config>
 8003f84:	4603      	mov	r3, r0
 8003f86:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003f88:	e00c      	b.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	3320      	adds	r3, #32
 8003f8e:	2100      	movs	r1, #0
 8003f90:	4618      	mov	r0, r3
 8003f92:	f000 fbed 	bl	8004770 <RCCEx_PLLSAI2_Config>
 8003f96:	4603      	mov	r3, r0
 8003f98:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003f9a:	e003      	b.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	74fb      	strb	r3, [r7, #19]
      break;
 8003fa0:	e000      	b.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8003fa2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003fa4:	7cfb      	ldrb	r3, [r7, #19]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d10b      	bne.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003faa:	4b79      	ldr	r3, [pc, #484]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003fac:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003fb0:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003fb8:	4975      	ldr	r1, [pc, #468]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8003fc0:	e001      	b.n	8003fc6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fc2:	7cfb      	ldrb	r3, [r7, #19]
 8003fc4:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d047      	beq.n	8004062 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fda:	d030      	beq.n	800403e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003fdc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fe0:	d82a      	bhi.n	8004038 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003fe2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003fe6:	d02a      	beq.n	800403e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003fe8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003fec:	d824      	bhi.n	8004038 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003fee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ff2:	d008      	beq.n	8004006 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8003ff4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ff8:	d81e      	bhi.n	8004038 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d00a      	beq.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8003ffe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004002:	d010      	beq.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004004:	e018      	b.n	8004038 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004006:	4b62      	ldr	r3, [pc, #392]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004008:	68db      	ldr	r3, [r3, #12]
 800400a:	4a61      	ldr	r2, [pc, #388]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800400c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004010:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004012:	e015      	b.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	3304      	adds	r3, #4
 8004018:	2100      	movs	r1, #0
 800401a:	4618      	mov	r0, r3
 800401c:	f000 fab4 	bl	8004588 <RCCEx_PLLSAI1_Config>
 8004020:	4603      	mov	r3, r0
 8004022:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004024:	e00c      	b.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	3320      	adds	r3, #32
 800402a:	2100      	movs	r1, #0
 800402c:	4618      	mov	r0, r3
 800402e:	f000 fb9f 	bl	8004770 <RCCEx_PLLSAI2_Config>
 8004032:	4603      	mov	r3, r0
 8004034:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004036:	e003      	b.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004038:	2301      	movs	r3, #1
 800403a:	74fb      	strb	r3, [r7, #19]
      break;
 800403c:	e000      	b.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 800403e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004040:	7cfb      	ldrb	r3, [r7, #19]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d10b      	bne.n	800405e <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004046:	4b52      	ldr	r3, [pc, #328]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004048:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800404c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004054:	494e      	ldr	r1, [pc, #312]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004056:	4313      	orrs	r3, r2
 8004058:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 800405c:	e001      	b.n	8004062 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800405e:	7cfb      	ldrb	r3, [r7, #19]
 8004060:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800406a:	2b00      	cmp	r3, #0
 800406c:	f000 809f 	beq.w	80041ae <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004070:	2300      	movs	r3, #0
 8004072:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004074:	4b46      	ldr	r3, [pc, #280]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004076:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004078:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800407c:	2b00      	cmp	r3, #0
 800407e:	d101      	bne.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8004080:	2301      	movs	r3, #1
 8004082:	e000      	b.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8004084:	2300      	movs	r3, #0
 8004086:	2b00      	cmp	r3, #0
 8004088:	d00d      	beq.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800408a:	4b41      	ldr	r3, [pc, #260]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800408c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800408e:	4a40      	ldr	r2, [pc, #256]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004090:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004094:	6593      	str	r3, [r2, #88]	@ 0x58
 8004096:	4b3e      	ldr	r3, [pc, #248]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004098:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800409a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800409e:	60bb      	str	r3, [r7, #8]
 80040a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80040a2:	2301      	movs	r3, #1
 80040a4:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80040a6:	4b3b      	ldr	r3, [pc, #236]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a3a      	ldr	r2, [pc, #232]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80040ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040b0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80040b2:	f7fd febf 	bl	8001e34 <HAL_GetTick>
 80040b6:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80040b8:	e009      	b.n	80040ce <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040ba:	f7fd febb 	bl	8001e34 <HAL_GetTick>
 80040be:	4602      	mov	r2, r0
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	1ad3      	subs	r3, r2, r3
 80040c4:	2b02      	cmp	r3, #2
 80040c6:	d902      	bls.n	80040ce <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80040c8:	2303      	movs	r3, #3
 80040ca:	74fb      	strb	r3, [r7, #19]
        break;
 80040cc:	e005      	b.n	80040da <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80040ce:	4b31      	ldr	r3, [pc, #196]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d0ef      	beq.n	80040ba <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80040da:	7cfb      	ldrb	r3, [r7, #19]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d15b      	bne.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80040e0:	4b2b      	ldr	r3, [pc, #172]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80040e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040ea:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80040ec:	697b      	ldr	r3, [r7, #20]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d01f      	beq.n	8004132 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040f8:	697a      	ldr	r2, [r7, #20]
 80040fa:	429a      	cmp	r2, r3
 80040fc:	d019      	beq.n	8004132 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80040fe:	4b24      	ldr	r3, [pc, #144]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004100:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004104:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004108:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800410a:	4b21      	ldr	r3, [pc, #132]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800410c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004110:	4a1f      	ldr	r2, [pc, #124]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004112:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004116:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800411a:	4b1d      	ldr	r3, [pc, #116]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800411c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004120:	4a1b      	ldr	r2, [pc, #108]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004122:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004126:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800412a:	4a19      	ldr	r2, [pc, #100]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004132:	697b      	ldr	r3, [r7, #20]
 8004134:	f003 0301 	and.w	r3, r3, #1
 8004138:	2b00      	cmp	r3, #0
 800413a:	d016      	beq.n	800416a <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800413c:	f7fd fe7a 	bl	8001e34 <HAL_GetTick>
 8004140:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004142:	e00b      	b.n	800415c <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004144:	f7fd fe76 	bl	8001e34 <HAL_GetTick>
 8004148:	4602      	mov	r2, r0
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	1ad3      	subs	r3, r2, r3
 800414e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004152:	4293      	cmp	r3, r2
 8004154:	d902      	bls.n	800415c <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8004156:	2303      	movs	r3, #3
 8004158:	74fb      	strb	r3, [r7, #19]
            break;
 800415a:	e006      	b.n	800416a <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800415c:	4b0c      	ldr	r3, [pc, #48]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800415e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004162:	f003 0302 	and.w	r3, r3, #2
 8004166:	2b00      	cmp	r3, #0
 8004168:	d0ec      	beq.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800416a:	7cfb      	ldrb	r3, [r7, #19]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d10c      	bne.n	800418a <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004170:	4b07      	ldr	r3, [pc, #28]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004172:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004176:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004180:	4903      	ldr	r1, [pc, #12]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004182:	4313      	orrs	r3, r2
 8004184:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004188:	e008      	b.n	800419c <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800418a:	7cfb      	ldrb	r3, [r7, #19]
 800418c:	74bb      	strb	r3, [r7, #18]
 800418e:	e005      	b.n	800419c <HAL_RCCEx_PeriphCLKConfig+0x274>
 8004190:	40021000 	.word	0x40021000
 8004194:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004198:	7cfb      	ldrb	r3, [r7, #19]
 800419a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800419c:	7c7b      	ldrb	r3, [r7, #17]
 800419e:	2b01      	cmp	r3, #1
 80041a0:	d105      	bne.n	80041ae <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041a2:	4ba0      	ldr	r3, [pc, #640]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041a6:	4a9f      	ldr	r2, [pc, #636]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80041ac:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f003 0301 	and.w	r3, r3, #1
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d00a      	beq.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80041ba:	4b9a      	ldr	r3, [pc, #616]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041c0:	f023 0203 	bic.w	r2, r3, #3
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041c8:	4996      	ldr	r1, [pc, #600]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041ca:	4313      	orrs	r3, r2
 80041cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f003 0302 	and.w	r3, r3, #2
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d00a      	beq.n	80041f2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80041dc:	4b91      	ldr	r3, [pc, #580]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041e2:	f023 020c 	bic.w	r2, r3, #12
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ea:	498e      	ldr	r1, [pc, #568]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041ec:	4313      	orrs	r3, r2
 80041ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f003 0304 	and.w	r3, r3, #4
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d00a      	beq.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80041fe:	4b89      	ldr	r3, [pc, #548]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004200:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004204:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800420c:	4985      	ldr	r1, [pc, #532]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800420e:	4313      	orrs	r3, r2
 8004210:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f003 0308 	and.w	r3, r3, #8
 800421c:	2b00      	cmp	r3, #0
 800421e:	d00a      	beq.n	8004236 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004220:	4b80      	ldr	r3, [pc, #512]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004222:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004226:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800422e:	497d      	ldr	r1, [pc, #500]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004230:	4313      	orrs	r3, r2
 8004232:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f003 0310 	and.w	r3, r3, #16
 800423e:	2b00      	cmp	r3, #0
 8004240:	d00a      	beq.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004242:	4b78      	ldr	r3, [pc, #480]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004244:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004248:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004250:	4974      	ldr	r1, [pc, #464]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004252:	4313      	orrs	r3, r2
 8004254:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f003 0320 	and.w	r3, r3, #32
 8004260:	2b00      	cmp	r3, #0
 8004262:	d00a      	beq.n	800427a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004264:	4b6f      	ldr	r3, [pc, #444]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004266:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800426a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004272:	496c      	ldr	r1, [pc, #432]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004274:	4313      	orrs	r3, r2
 8004276:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004282:	2b00      	cmp	r3, #0
 8004284:	d00a      	beq.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004286:	4b67      	ldr	r3, [pc, #412]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004288:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800428c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004294:	4963      	ldr	r1, [pc, #396]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004296:	4313      	orrs	r3, r2
 8004298:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d00a      	beq.n	80042be <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80042a8:	4b5e      	ldr	r3, [pc, #376]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80042aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042ae:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80042b6:	495b      	ldr	r1, [pc, #364]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80042b8:	4313      	orrs	r3, r2
 80042ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d00a      	beq.n	80042e0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80042ca:	4b56      	ldr	r3, [pc, #344]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80042cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042d0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042d8:	4952      	ldr	r1, [pc, #328]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80042da:	4313      	orrs	r3, r2
 80042dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d00a      	beq.n	8004302 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80042ec:	4b4d      	ldr	r3, [pc, #308]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80042ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042f2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042fa:	494a      	ldr	r1, [pc, #296]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80042fc:	4313      	orrs	r3, r2
 80042fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800430a:	2b00      	cmp	r3, #0
 800430c:	d00a      	beq.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800430e:	4b45      	ldr	r3, [pc, #276]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004310:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004314:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800431c:	4941      	ldr	r1, [pc, #260]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800431e:	4313      	orrs	r3, r2
 8004320:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800432c:	2b00      	cmp	r3, #0
 800432e:	d00a      	beq.n	8004346 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004330:	4b3c      	ldr	r3, [pc, #240]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004332:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004336:	f023 0203 	bic.w	r2, r3, #3
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800433e:	4939      	ldr	r1, [pc, #228]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004340:	4313      	orrs	r3, r2
 8004342:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800434e:	2b00      	cmp	r3, #0
 8004350:	d028      	beq.n	80043a4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004352:	4b34      	ldr	r3, [pc, #208]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004354:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004358:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004360:	4930      	ldr	r1, [pc, #192]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004362:	4313      	orrs	r3, r2
 8004364:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800436c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004370:	d106      	bne.n	8004380 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004372:	4b2c      	ldr	r3, [pc, #176]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004374:	68db      	ldr	r3, [r3, #12]
 8004376:	4a2b      	ldr	r2, [pc, #172]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004378:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800437c:	60d3      	str	r3, [r2, #12]
 800437e:	e011      	b.n	80043a4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004384:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004388:	d10c      	bne.n	80043a4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	3304      	adds	r3, #4
 800438e:	2101      	movs	r1, #1
 8004390:	4618      	mov	r0, r3
 8004392:	f000 f8f9 	bl	8004588 <RCCEx_PLLSAI1_Config>
 8004396:	4603      	mov	r3, r0
 8004398:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800439a:	7cfb      	ldrb	r3, [r7, #19]
 800439c:	2b00      	cmp	r3, #0
 800439e:	d001      	beq.n	80043a4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80043a0:	7cfb      	ldrb	r3, [r7, #19]
 80043a2:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d04d      	beq.n	800444c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80043b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80043b8:	d108      	bne.n	80043cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80043ba:	4b1a      	ldr	r3, [pc, #104]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80043bc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80043c0:	4a18      	ldr	r2, [pc, #96]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80043c2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80043c6:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80043ca:	e012      	b.n	80043f2 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80043cc:	4b15      	ldr	r3, [pc, #84]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80043ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80043d2:	4a14      	ldr	r2, [pc, #80]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80043d4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80043d8:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80043dc:	4b11      	ldr	r3, [pc, #68]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80043de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043e2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80043ea:	490e      	ldr	r1, [pc, #56]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80043ec:	4313      	orrs	r3, r2
 80043ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80043f6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80043fa:	d106      	bne.n	800440a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80043fc:	4b09      	ldr	r3, [pc, #36]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80043fe:	68db      	ldr	r3, [r3, #12]
 8004400:	4a08      	ldr	r2, [pc, #32]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004402:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004406:	60d3      	str	r3, [r2, #12]
 8004408:	e020      	b.n	800444c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800440e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004412:	d109      	bne.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004414:	4b03      	ldr	r3, [pc, #12]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004416:	68db      	ldr	r3, [r3, #12]
 8004418:	4a02      	ldr	r2, [pc, #8]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800441a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800441e:	60d3      	str	r3, [r2, #12]
 8004420:	e014      	b.n	800444c <HAL_RCCEx_PeriphCLKConfig+0x524>
 8004422:	bf00      	nop
 8004424:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800442c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004430:	d10c      	bne.n	800444c <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	3304      	adds	r3, #4
 8004436:	2101      	movs	r1, #1
 8004438:	4618      	mov	r0, r3
 800443a:	f000 f8a5 	bl	8004588 <RCCEx_PLLSAI1_Config>
 800443e:	4603      	mov	r3, r0
 8004440:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004442:	7cfb      	ldrb	r3, [r7, #19]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d001      	beq.n	800444c <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8004448:	7cfb      	ldrb	r3, [r7, #19]
 800444a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004454:	2b00      	cmp	r3, #0
 8004456:	d028      	beq.n	80044aa <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004458:	4b4a      	ldr	r3, [pc, #296]	@ (8004584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800445a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800445e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004466:	4947      	ldr	r1, [pc, #284]	@ (8004584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004468:	4313      	orrs	r3, r2
 800446a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004472:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004476:	d106      	bne.n	8004486 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004478:	4b42      	ldr	r3, [pc, #264]	@ (8004584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800447a:	68db      	ldr	r3, [r3, #12]
 800447c:	4a41      	ldr	r2, [pc, #260]	@ (8004584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800447e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004482:	60d3      	str	r3, [r2, #12]
 8004484:	e011      	b.n	80044aa <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800448a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800448e:	d10c      	bne.n	80044aa <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	3304      	adds	r3, #4
 8004494:	2101      	movs	r1, #1
 8004496:	4618      	mov	r0, r3
 8004498:	f000 f876 	bl	8004588 <RCCEx_PLLSAI1_Config>
 800449c:	4603      	mov	r3, r0
 800449e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80044a0:	7cfb      	ldrb	r3, [r7, #19]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d001      	beq.n	80044aa <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80044a6:	7cfb      	ldrb	r3, [r7, #19]
 80044a8:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d01e      	beq.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80044b6:	4b33      	ldr	r3, [pc, #204]	@ (8004584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80044b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044bc:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80044c6:	492f      	ldr	r1, [pc, #188]	@ (8004584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80044c8:	4313      	orrs	r3, r2
 80044ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80044d4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80044d8:	d10c      	bne.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	3304      	adds	r3, #4
 80044de:	2102      	movs	r1, #2
 80044e0:	4618      	mov	r0, r3
 80044e2:	f000 f851 	bl	8004588 <RCCEx_PLLSAI1_Config>
 80044e6:	4603      	mov	r3, r0
 80044e8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80044ea:	7cfb      	ldrb	r3, [r7, #19]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d001      	beq.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80044f0:	7cfb      	ldrb	r3, [r7, #19]
 80044f2:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d00b      	beq.n	8004518 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004500:	4b20      	ldr	r3, [pc, #128]	@ (8004584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004502:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004506:	f023 0204 	bic.w	r2, r3, #4
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004510:	491c      	ldr	r1, [pc, #112]	@ (8004584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004512:	4313      	orrs	r3, r2
 8004514:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004520:	2b00      	cmp	r3, #0
 8004522:	d00b      	beq.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004524:	4b17      	ldr	r3, [pc, #92]	@ (8004584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004526:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800452a:	f023 0218 	bic.w	r2, r3, #24
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004534:	4913      	ldr	r1, [pc, #76]	@ (8004584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004536:	4313      	orrs	r3, r2
 8004538:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004544:	2b00      	cmp	r3, #0
 8004546:	d017      	beq.n	8004578 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004548:	4b0e      	ldr	r3, [pc, #56]	@ (8004584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800454a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800454e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004558:	490a      	ldr	r1, [pc, #40]	@ (8004584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800455a:	4313      	orrs	r3, r2
 800455c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004566:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800456a:	d105      	bne.n	8004578 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800456c:	4b05      	ldr	r3, [pc, #20]	@ (8004584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800456e:	68db      	ldr	r3, [r3, #12]
 8004570:	4a04      	ldr	r2, [pc, #16]	@ (8004584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004572:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004576:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004578:	7cbb      	ldrb	r3, [r7, #18]
}
 800457a:	4618      	mov	r0, r3
 800457c:	3718      	adds	r7, #24
 800457e:	46bd      	mov	sp, r7
 8004580:	bd80      	pop	{r7, pc}
 8004582:	bf00      	nop
 8004584:	40021000 	.word	0x40021000

08004588 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b084      	sub	sp, #16
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
 8004590:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004592:	2300      	movs	r3, #0
 8004594:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004596:	4b72      	ldr	r3, [pc, #456]	@ (8004760 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004598:	68db      	ldr	r3, [r3, #12]
 800459a:	f003 0303 	and.w	r3, r3, #3
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d00e      	beq.n	80045c0 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80045a2:	4b6f      	ldr	r3, [pc, #444]	@ (8004760 <RCCEx_PLLSAI1_Config+0x1d8>)
 80045a4:	68db      	ldr	r3, [r3, #12]
 80045a6:	f003 0203 	and.w	r2, r3, #3
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	429a      	cmp	r2, r3
 80045b0:	d103      	bne.n	80045ba <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
       ||
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d142      	bne.n	8004640 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
 80045bc:	73fb      	strb	r3, [r7, #15]
 80045be:	e03f      	b.n	8004640 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	2b03      	cmp	r3, #3
 80045c6:	d018      	beq.n	80045fa <RCCEx_PLLSAI1_Config+0x72>
 80045c8:	2b03      	cmp	r3, #3
 80045ca:	d825      	bhi.n	8004618 <RCCEx_PLLSAI1_Config+0x90>
 80045cc:	2b01      	cmp	r3, #1
 80045ce:	d002      	beq.n	80045d6 <RCCEx_PLLSAI1_Config+0x4e>
 80045d0:	2b02      	cmp	r3, #2
 80045d2:	d009      	beq.n	80045e8 <RCCEx_PLLSAI1_Config+0x60>
 80045d4:	e020      	b.n	8004618 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80045d6:	4b62      	ldr	r3, [pc, #392]	@ (8004760 <RCCEx_PLLSAI1_Config+0x1d8>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f003 0302 	and.w	r3, r3, #2
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d11d      	bne.n	800461e <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80045e2:	2301      	movs	r3, #1
 80045e4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045e6:	e01a      	b.n	800461e <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80045e8:	4b5d      	ldr	r3, [pc, #372]	@ (8004760 <RCCEx_PLLSAI1_Config+0x1d8>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d116      	bne.n	8004622 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80045f4:	2301      	movs	r3, #1
 80045f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045f8:	e013      	b.n	8004622 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80045fa:	4b59      	ldr	r3, [pc, #356]	@ (8004760 <RCCEx_PLLSAI1_Config+0x1d8>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004602:	2b00      	cmp	r3, #0
 8004604:	d10f      	bne.n	8004626 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004606:	4b56      	ldr	r3, [pc, #344]	@ (8004760 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800460e:	2b00      	cmp	r3, #0
 8004610:	d109      	bne.n	8004626 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8004612:	2301      	movs	r3, #1
 8004614:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004616:	e006      	b.n	8004626 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004618:	2301      	movs	r3, #1
 800461a:	73fb      	strb	r3, [r7, #15]
      break;
 800461c:	e004      	b.n	8004628 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800461e:	bf00      	nop
 8004620:	e002      	b.n	8004628 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004622:	bf00      	nop
 8004624:	e000      	b.n	8004628 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004626:	bf00      	nop
    }

    if(status == HAL_OK)
 8004628:	7bfb      	ldrb	r3, [r7, #15]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d108      	bne.n	8004640 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800462e:	4b4c      	ldr	r3, [pc, #304]	@ (8004760 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004630:	68db      	ldr	r3, [r3, #12]
 8004632:	f023 0203 	bic.w	r2, r3, #3
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4949      	ldr	r1, [pc, #292]	@ (8004760 <RCCEx_PLLSAI1_Config+0x1d8>)
 800463c:	4313      	orrs	r3, r2
 800463e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004640:	7bfb      	ldrb	r3, [r7, #15]
 8004642:	2b00      	cmp	r3, #0
 8004644:	f040 8086 	bne.w	8004754 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004648:	4b45      	ldr	r3, [pc, #276]	@ (8004760 <RCCEx_PLLSAI1_Config+0x1d8>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4a44      	ldr	r2, [pc, #272]	@ (8004760 <RCCEx_PLLSAI1_Config+0x1d8>)
 800464e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004652:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004654:	f7fd fbee 	bl	8001e34 <HAL_GetTick>
 8004658:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800465a:	e009      	b.n	8004670 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800465c:	f7fd fbea 	bl	8001e34 <HAL_GetTick>
 8004660:	4602      	mov	r2, r0
 8004662:	68bb      	ldr	r3, [r7, #8]
 8004664:	1ad3      	subs	r3, r2, r3
 8004666:	2b02      	cmp	r3, #2
 8004668:	d902      	bls.n	8004670 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800466a:	2303      	movs	r3, #3
 800466c:	73fb      	strb	r3, [r7, #15]
        break;
 800466e:	e005      	b.n	800467c <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004670:	4b3b      	ldr	r3, [pc, #236]	@ (8004760 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004678:	2b00      	cmp	r3, #0
 800467a:	d1ef      	bne.n	800465c <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800467c:	7bfb      	ldrb	r3, [r7, #15]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d168      	bne.n	8004754 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d113      	bne.n	80046b0 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004688:	4b35      	ldr	r3, [pc, #212]	@ (8004760 <RCCEx_PLLSAI1_Config+0x1d8>)
 800468a:	691a      	ldr	r2, [r3, #16]
 800468c:	4b35      	ldr	r3, [pc, #212]	@ (8004764 <RCCEx_PLLSAI1_Config+0x1dc>)
 800468e:	4013      	ands	r3, r2
 8004690:	687a      	ldr	r2, [r7, #4]
 8004692:	6892      	ldr	r2, [r2, #8]
 8004694:	0211      	lsls	r1, r2, #8
 8004696:	687a      	ldr	r2, [r7, #4]
 8004698:	68d2      	ldr	r2, [r2, #12]
 800469a:	06d2      	lsls	r2, r2, #27
 800469c:	4311      	orrs	r1, r2
 800469e:	687a      	ldr	r2, [r7, #4]
 80046a0:	6852      	ldr	r2, [r2, #4]
 80046a2:	3a01      	subs	r2, #1
 80046a4:	0112      	lsls	r2, r2, #4
 80046a6:	430a      	orrs	r2, r1
 80046a8:	492d      	ldr	r1, [pc, #180]	@ (8004760 <RCCEx_PLLSAI1_Config+0x1d8>)
 80046aa:	4313      	orrs	r3, r2
 80046ac:	610b      	str	r3, [r1, #16]
 80046ae:	e02d      	b.n	800470c <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	2b01      	cmp	r3, #1
 80046b4:	d115      	bne.n	80046e2 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80046b6:	4b2a      	ldr	r3, [pc, #168]	@ (8004760 <RCCEx_PLLSAI1_Config+0x1d8>)
 80046b8:	691a      	ldr	r2, [r3, #16]
 80046ba:	4b2b      	ldr	r3, [pc, #172]	@ (8004768 <RCCEx_PLLSAI1_Config+0x1e0>)
 80046bc:	4013      	ands	r3, r2
 80046be:	687a      	ldr	r2, [r7, #4]
 80046c0:	6892      	ldr	r2, [r2, #8]
 80046c2:	0211      	lsls	r1, r2, #8
 80046c4:	687a      	ldr	r2, [r7, #4]
 80046c6:	6912      	ldr	r2, [r2, #16]
 80046c8:	0852      	lsrs	r2, r2, #1
 80046ca:	3a01      	subs	r2, #1
 80046cc:	0552      	lsls	r2, r2, #21
 80046ce:	4311      	orrs	r1, r2
 80046d0:	687a      	ldr	r2, [r7, #4]
 80046d2:	6852      	ldr	r2, [r2, #4]
 80046d4:	3a01      	subs	r2, #1
 80046d6:	0112      	lsls	r2, r2, #4
 80046d8:	430a      	orrs	r2, r1
 80046da:	4921      	ldr	r1, [pc, #132]	@ (8004760 <RCCEx_PLLSAI1_Config+0x1d8>)
 80046dc:	4313      	orrs	r3, r2
 80046de:	610b      	str	r3, [r1, #16]
 80046e0:	e014      	b.n	800470c <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80046e2:	4b1f      	ldr	r3, [pc, #124]	@ (8004760 <RCCEx_PLLSAI1_Config+0x1d8>)
 80046e4:	691a      	ldr	r2, [r3, #16]
 80046e6:	4b21      	ldr	r3, [pc, #132]	@ (800476c <RCCEx_PLLSAI1_Config+0x1e4>)
 80046e8:	4013      	ands	r3, r2
 80046ea:	687a      	ldr	r2, [r7, #4]
 80046ec:	6892      	ldr	r2, [r2, #8]
 80046ee:	0211      	lsls	r1, r2, #8
 80046f0:	687a      	ldr	r2, [r7, #4]
 80046f2:	6952      	ldr	r2, [r2, #20]
 80046f4:	0852      	lsrs	r2, r2, #1
 80046f6:	3a01      	subs	r2, #1
 80046f8:	0652      	lsls	r2, r2, #25
 80046fa:	4311      	orrs	r1, r2
 80046fc:	687a      	ldr	r2, [r7, #4]
 80046fe:	6852      	ldr	r2, [r2, #4]
 8004700:	3a01      	subs	r2, #1
 8004702:	0112      	lsls	r2, r2, #4
 8004704:	430a      	orrs	r2, r1
 8004706:	4916      	ldr	r1, [pc, #88]	@ (8004760 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004708:	4313      	orrs	r3, r2
 800470a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800470c:	4b14      	ldr	r3, [pc, #80]	@ (8004760 <RCCEx_PLLSAI1_Config+0x1d8>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a13      	ldr	r2, [pc, #76]	@ (8004760 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004712:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004716:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004718:	f7fd fb8c 	bl	8001e34 <HAL_GetTick>
 800471c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800471e:	e009      	b.n	8004734 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004720:	f7fd fb88 	bl	8001e34 <HAL_GetTick>
 8004724:	4602      	mov	r2, r0
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	1ad3      	subs	r3, r2, r3
 800472a:	2b02      	cmp	r3, #2
 800472c:	d902      	bls.n	8004734 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800472e:	2303      	movs	r3, #3
 8004730:	73fb      	strb	r3, [r7, #15]
          break;
 8004732:	e005      	b.n	8004740 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004734:	4b0a      	ldr	r3, [pc, #40]	@ (8004760 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800473c:	2b00      	cmp	r3, #0
 800473e:	d0ef      	beq.n	8004720 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004740:	7bfb      	ldrb	r3, [r7, #15]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d106      	bne.n	8004754 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004746:	4b06      	ldr	r3, [pc, #24]	@ (8004760 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004748:	691a      	ldr	r2, [r3, #16]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	699b      	ldr	r3, [r3, #24]
 800474e:	4904      	ldr	r1, [pc, #16]	@ (8004760 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004750:	4313      	orrs	r3, r2
 8004752:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004754:	7bfb      	ldrb	r3, [r7, #15]
}
 8004756:	4618      	mov	r0, r3
 8004758:	3710      	adds	r7, #16
 800475a:	46bd      	mov	sp, r7
 800475c:	bd80      	pop	{r7, pc}
 800475e:	bf00      	nop
 8004760:	40021000 	.word	0x40021000
 8004764:	07ff800f 	.word	0x07ff800f
 8004768:	ff9f800f 	.word	0xff9f800f
 800476c:	f9ff800f 	.word	0xf9ff800f

08004770 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b084      	sub	sp, #16
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
 8004778:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800477a:	2300      	movs	r3, #0
 800477c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800477e:	4b72      	ldr	r3, [pc, #456]	@ (8004948 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004780:	68db      	ldr	r3, [r3, #12]
 8004782:	f003 0303 	and.w	r3, r3, #3
 8004786:	2b00      	cmp	r3, #0
 8004788:	d00e      	beq.n	80047a8 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800478a:	4b6f      	ldr	r3, [pc, #444]	@ (8004948 <RCCEx_PLLSAI2_Config+0x1d8>)
 800478c:	68db      	ldr	r3, [r3, #12]
 800478e:	f003 0203 	and.w	r2, r3, #3
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	429a      	cmp	r2, r3
 8004798:	d103      	bne.n	80047a2 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
       ||
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d142      	bne.n	8004828 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80047a2:	2301      	movs	r3, #1
 80047a4:	73fb      	strb	r3, [r7, #15]
 80047a6:	e03f      	b.n	8004828 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	2b03      	cmp	r3, #3
 80047ae:	d018      	beq.n	80047e2 <RCCEx_PLLSAI2_Config+0x72>
 80047b0:	2b03      	cmp	r3, #3
 80047b2:	d825      	bhi.n	8004800 <RCCEx_PLLSAI2_Config+0x90>
 80047b4:	2b01      	cmp	r3, #1
 80047b6:	d002      	beq.n	80047be <RCCEx_PLLSAI2_Config+0x4e>
 80047b8:	2b02      	cmp	r3, #2
 80047ba:	d009      	beq.n	80047d0 <RCCEx_PLLSAI2_Config+0x60>
 80047bc:	e020      	b.n	8004800 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80047be:	4b62      	ldr	r3, [pc, #392]	@ (8004948 <RCCEx_PLLSAI2_Config+0x1d8>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f003 0302 	and.w	r3, r3, #2
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d11d      	bne.n	8004806 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80047ca:	2301      	movs	r3, #1
 80047cc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80047ce:	e01a      	b.n	8004806 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80047d0:	4b5d      	ldr	r3, [pc, #372]	@ (8004948 <RCCEx_PLLSAI2_Config+0x1d8>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d116      	bne.n	800480a <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80047dc:	2301      	movs	r3, #1
 80047de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80047e0:	e013      	b.n	800480a <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80047e2:	4b59      	ldr	r3, [pc, #356]	@ (8004948 <RCCEx_PLLSAI2_Config+0x1d8>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d10f      	bne.n	800480e <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80047ee:	4b56      	ldr	r3, [pc, #344]	@ (8004948 <RCCEx_PLLSAI2_Config+0x1d8>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d109      	bne.n	800480e <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80047fa:	2301      	movs	r3, #1
 80047fc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80047fe:	e006      	b.n	800480e <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004800:	2301      	movs	r3, #1
 8004802:	73fb      	strb	r3, [r7, #15]
      break;
 8004804:	e004      	b.n	8004810 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004806:	bf00      	nop
 8004808:	e002      	b.n	8004810 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800480a:	bf00      	nop
 800480c:	e000      	b.n	8004810 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800480e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004810:	7bfb      	ldrb	r3, [r7, #15]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d108      	bne.n	8004828 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8004816:	4b4c      	ldr	r3, [pc, #304]	@ (8004948 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004818:	68db      	ldr	r3, [r3, #12]
 800481a:	f023 0203 	bic.w	r2, r3, #3
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	4949      	ldr	r1, [pc, #292]	@ (8004948 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004824:	4313      	orrs	r3, r2
 8004826:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004828:	7bfb      	ldrb	r3, [r7, #15]
 800482a:	2b00      	cmp	r3, #0
 800482c:	f040 8086 	bne.w	800493c <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004830:	4b45      	ldr	r3, [pc, #276]	@ (8004948 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a44      	ldr	r2, [pc, #272]	@ (8004948 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004836:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800483a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800483c:	f7fd fafa 	bl	8001e34 <HAL_GetTick>
 8004840:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004842:	e009      	b.n	8004858 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004844:	f7fd faf6 	bl	8001e34 <HAL_GetTick>
 8004848:	4602      	mov	r2, r0
 800484a:	68bb      	ldr	r3, [r7, #8]
 800484c:	1ad3      	subs	r3, r2, r3
 800484e:	2b02      	cmp	r3, #2
 8004850:	d902      	bls.n	8004858 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004852:	2303      	movs	r3, #3
 8004854:	73fb      	strb	r3, [r7, #15]
        break;
 8004856:	e005      	b.n	8004864 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004858:	4b3b      	ldr	r3, [pc, #236]	@ (8004948 <RCCEx_PLLSAI2_Config+0x1d8>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004860:	2b00      	cmp	r3, #0
 8004862:	d1ef      	bne.n	8004844 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004864:	7bfb      	ldrb	r3, [r7, #15]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d168      	bne.n	800493c <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d113      	bne.n	8004898 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004870:	4b35      	ldr	r3, [pc, #212]	@ (8004948 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004872:	695a      	ldr	r2, [r3, #20]
 8004874:	4b35      	ldr	r3, [pc, #212]	@ (800494c <RCCEx_PLLSAI2_Config+0x1dc>)
 8004876:	4013      	ands	r3, r2
 8004878:	687a      	ldr	r2, [r7, #4]
 800487a:	6892      	ldr	r2, [r2, #8]
 800487c:	0211      	lsls	r1, r2, #8
 800487e:	687a      	ldr	r2, [r7, #4]
 8004880:	68d2      	ldr	r2, [r2, #12]
 8004882:	06d2      	lsls	r2, r2, #27
 8004884:	4311      	orrs	r1, r2
 8004886:	687a      	ldr	r2, [r7, #4]
 8004888:	6852      	ldr	r2, [r2, #4]
 800488a:	3a01      	subs	r2, #1
 800488c:	0112      	lsls	r2, r2, #4
 800488e:	430a      	orrs	r2, r1
 8004890:	492d      	ldr	r1, [pc, #180]	@ (8004948 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004892:	4313      	orrs	r3, r2
 8004894:	614b      	str	r3, [r1, #20]
 8004896:	e02d      	b.n	80048f4 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	2b01      	cmp	r3, #1
 800489c:	d115      	bne.n	80048ca <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800489e:	4b2a      	ldr	r3, [pc, #168]	@ (8004948 <RCCEx_PLLSAI2_Config+0x1d8>)
 80048a0:	695a      	ldr	r2, [r3, #20]
 80048a2:	4b2b      	ldr	r3, [pc, #172]	@ (8004950 <RCCEx_PLLSAI2_Config+0x1e0>)
 80048a4:	4013      	ands	r3, r2
 80048a6:	687a      	ldr	r2, [r7, #4]
 80048a8:	6892      	ldr	r2, [r2, #8]
 80048aa:	0211      	lsls	r1, r2, #8
 80048ac:	687a      	ldr	r2, [r7, #4]
 80048ae:	6912      	ldr	r2, [r2, #16]
 80048b0:	0852      	lsrs	r2, r2, #1
 80048b2:	3a01      	subs	r2, #1
 80048b4:	0552      	lsls	r2, r2, #21
 80048b6:	4311      	orrs	r1, r2
 80048b8:	687a      	ldr	r2, [r7, #4]
 80048ba:	6852      	ldr	r2, [r2, #4]
 80048bc:	3a01      	subs	r2, #1
 80048be:	0112      	lsls	r2, r2, #4
 80048c0:	430a      	orrs	r2, r1
 80048c2:	4921      	ldr	r1, [pc, #132]	@ (8004948 <RCCEx_PLLSAI2_Config+0x1d8>)
 80048c4:	4313      	orrs	r3, r2
 80048c6:	614b      	str	r3, [r1, #20]
 80048c8:	e014      	b.n	80048f4 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80048ca:	4b1f      	ldr	r3, [pc, #124]	@ (8004948 <RCCEx_PLLSAI2_Config+0x1d8>)
 80048cc:	695a      	ldr	r2, [r3, #20]
 80048ce:	4b21      	ldr	r3, [pc, #132]	@ (8004954 <RCCEx_PLLSAI2_Config+0x1e4>)
 80048d0:	4013      	ands	r3, r2
 80048d2:	687a      	ldr	r2, [r7, #4]
 80048d4:	6892      	ldr	r2, [r2, #8]
 80048d6:	0211      	lsls	r1, r2, #8
 80048d8:	687a      	ldr	r2, [r7, #4]
 80048da:	6952      	ldr	r2, [r2, #20]
 80048dc:	0852      	lsrs	r2, r2, #1
 80048de:	3a01      	subs	r2, #1
 80048e0:	0652      	lsls	r2, r2, #25
 80048e2:	4311      	orrs	r1, r2
 80048e4:	687a      	ldr	r2, [r7, #4]
 80048e6:	6852      	ldr	r2, [r2, #4]
 80048e8:	3a01      	subs	r2, #1
 80048ea:	0112      	lsls	r2, r2, #4
 80048ec:	430a      	orrs	r2, r1
 80048ee:	4916      	ldr	r1, [pc, #88]	@ (8004948 <RCCEx_PLLSAI2_Config+0x1d8>)
 80048f0:	4313      	orrs	r3, r2
 80048f2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80048f4:	4b14      	ldr	r3, [pc, #80]	@ (8004948 <RCCEx_PLLSAI2_Config+0x1d8>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a13      	ldr	r2, [pc, #76]	@ (8004948 <RCCEx_PLLSAI2_Config+0x1d8>)
 80048fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80048fe:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004900:	f7fd fa98 	bl	8001e34 <HAL_GetTick>
 8004904:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004906:	e009      	b.n	800491c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004908:	f7fd fa94 	bl	8001e34 <HAL_GetTick>
 800490c:	4602      	mov	r2, r0
 800490e:	68bb      	ldr	r3, [r7, #8]
 8004910:	1ad3      	subs	r3, r2, r3
 8004912:	2b02      	cmp	r3, #2
 8004914:	d902      	bls.n	800491c <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004916:	2303      	movs	r3, #3
 8004918:	73fb      	strb	r3, [r7, #15]
          break;
 800491a:	e005      	b.n	8004928 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800491c:	4b0a      	ldr	r3, [pc, #40]	@ (8004948 <RCCEx_PLLSAI2_Config+0x1d8>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004924:	2b00      	cmp	r3, #0
 8004926:	d0ef      	beq.n	8004908 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004928:	7bfb      	ldrb	r3, [r7, #15]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d106      	bne.n	800493c <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800492e:	4b06      	ldr	r3, [pc, #24]	@ (8004948 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004930:	695a      	ldr	r2, [r3, #20]
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	699b      	ldr	r3, [r3, #24]
 8004936:	4904      	ldr	r1, [pc, #16]	@ (8004948 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004938:	4313      	orrs	r3, r2
 800493a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800493c:	7bfb      	ldrb	r3, [r7, #15]
}
 800493e:	4618      	mov	r0, r3
 8004940:	3710      	adds	r7, #16
 8004942:	46bd      	mov	sp, r7
 8004944:	bd80      	pop	{r7, pc}
 8004946:	bf00      	nop
 8004948:	40021000 	.word	0x40021000
 800494c:	07ff800f 	.word	0x07ff800f
 8004950:	ff9f800f 	.word	0xff9f800f
 8004954:	f9ff800f 	.word	0xf9ff800f

08004958 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b082      	sub	sp, #8
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d101      	bne.n	800496a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004966:	2301      	movs	r3, #1
 8004968:	e042      	b.n	80049f0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004970:	2b00      	cmp	r3, #0
 8004972:	d106      	bne.n	8004982 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2200      	movs	r2, #0
 8004978:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800497c:	6878      	ldr	r0, [r7, #4]
 800497e:	f7fd f84d 	bl	8001a1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2224      	movs	r2, #36	@ 0x24
 8004986:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	681a      	ldr	r2, [r3, #0]
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f022 0201 	bic.w	r2, r2, #1
 8004998:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d002      	beq.n	80049a8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80049a2:	6878      	ldr	r0, [r7, #4]
 80049a4:	f000 fbb2 	bl	800510c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80049a8:	6878      	ldr	r0, [r7, #4]
 80049aa:	f000 f8b3 	bl	8004b14 <UART_SetConfig>
 80049ae:	4603      	mov	r3, r0
 80049b0:	2b01      	cmp	r3, #1
 80049b2:	d101      	bne.n	80049b8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80049b4:	2301      	movs	r3, #1
 80049b6:	e01b      	b.n	80049f0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	685a      	ldr	r2, [r3, #4]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80049c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	689a      	ldr	r2, [r3, #8]
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80049d6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	681a      	ldr	r2, [r3, #0]
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f042 0201 	orr.w	r2, r2, #1
 80049e6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80049e8:	6878      	ldr	r0, [r7, #4]
 80049ea:	f000 fc31 	bl	8005250 <UART_CheckIdleState>
 80049ee:	4603      	mov	r3, r0
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	3708      	adds	r7, #8
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bd80      	pop	{r7, pc}

080049f8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b08a      	sub	sp, #40	@ 0x28
 80049fc:	af02      	add	r7, sp, #8
 80049fe:	60f8      	str	r0, [r7, #12]
 8004a00:	60b9      	str	r1, [r7, #8]
 8004a02:	603b      	str	r3, [r7, #0]
 8004a04:	4613      	mov	r3, r2
 8004a06:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a0e:	2b20      	cmp	r3, #32
 8004a10:	d17b      	bne.n	8004b0a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a12:	68bb      	ldr	r3, [r7, #8]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d002      	beq.n	8004a1e <HAL_UART_Transmit+0x26>
 8004a18:	88fb      	ldrh	r3, [r7, #6]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d101      	bne.n	8004a22 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004a1e:	2301      	movs	r3, #1
 8004a20:	e074      	b.n	8004b0c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	2200      	movs	r2, #0
 8004a26:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	2221      	movs	r2, #33	@ 0x21
 8004a2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004a32:	f7fd f9ff 	bl	8001e34 <HAL_GetTick>
 8004a36:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	88fa      	ldrh	r2, [r7, #6]
 8004a3c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	88fa      	ldrh	r2, [r7, #6]
 8004a44:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	689b      	ldr	r3, [r3, #8]
 8004a4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a50:	d108      	bne.n	8004a64 <HAL_UART_Transmit+0x6c>
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	691b      	ldr	r3, [r3, #16]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d104      	bne.n	8004a64 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004a5e:	68bb      	ldr	r3, [r7, #8]
 8004a60:	61bb      	str	r3, [r7, #24]
 8004a62:	e003      	b.n	8004a6c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004a68:	2300      	movs	r3, #0
 8004a6a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004a6c:	e030      	b.n	8004ad0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	9300      	str	r3, [sp, #0]
 8004a72:	697b      	ldr	r3, [r7, #20]
 8004a74:	2200      	movs	r2, #0
 8004a76:	2180      	movs	r1, #128	@ 0x80
 8004a78:	68f8      	ldr	r0, [r7, #12]
 8004a7a:	f000 fc93 	bl	80053a4 <UART_WaitOnFlagUntilTimeout>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d005      	beq.n	8004a90 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	2220      	movs	r2, #32
 8004a88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8004a8c:	2303      	movs	r3, #3
 8004a8e:	e03d      	b.n	8004b0c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004a90:	69fb      	ldr	r3, [r7, #28]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d10b      	bne.n	8004aae <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004a96:	69bb      	ldr	r3, [r7, #24]
 8004a98:	881a      	ldrh	r2, [r3, #0]
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004aa2:	b292      	uxth	r2, r2
 8004aa4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004aa6:	69bb      	ldr	r3, [r7, #24]
 8004aa8:	3302      	adds	r3, #2
 8004aaa:	61bb      	str	r3, [r7, #24]
 8004aac:	e007      	b.n	8004abe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004aae:	69fb      	ldr	r3, [r7, #28]
 8004ab0:	781a      	ldrb	r2, [r3, #0]
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004ab8:	69fb      	ldr	r3, [r7, #28]
 8004aba:	3301      	adds	r3, #1
 8004abc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004ac4:	b29b      	uxth	r3, r3
 8004ac6:	3b01      	subs	r3, #1
 8004ac8:	b29a      	uxth	r2, r3
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004ad6:	b29b      	uxth	r3, r3
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d1c8      	bne.n	8004a6e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	9300      	str	r3, [sp, #0]
 8004ae0:	697b      	ldr	r3, [r7, #20]
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	2140      	movs	r1, #64	@ 0x40
 8004ae6:	68f8      	ldr	r0, [r7, #12]
 8004ae8:	f000 fc5c 	bl	80053a4 <UART_WaitOnFlagUntilTimeout>
 8004aec:	4603      	mov	r3, r0
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d005      	beq.n	8004afe <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	2220      	movs	r2, #32
 8004af6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8004afa:	2303      	movs	r3, #3
 8004afc:	e006      	b.n	8004b0c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	2220      	movs	r2, #32
 8004b02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8004b06:	2300      	movs	r3, #0
 8004b08:	e000      	b.n	8004b0c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8004b0a:	2302      	movs	r3, #2
  }
}
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	3720      	adds	r7, #32
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bd80      	pop	{r7, pc}

08004b14 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004b14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b18:	b08c      	sub	sp, #48	@ 0x30
 8004b1a:	af00      	add	r7, sp, #0
 8004b1c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004b1e:	2300      	movs	r3, #0
 8004b20:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004b24:	697b      	ldr	r3, [r7, #20]
 8004b26:	689a      	ldr	r2, [r3, #8]
 8004b28:	697b      	ldr	r3, [r7, #20]
 8004b2a:	691b      	ldr	r3, [r3, #16]
 8004b2c:	431a      	orrs	r2, r3
 8004b2e:	697b      	ldr	r3, [r7, #20]
 8004b30:	695b      	ldr	r3, [r3, #20]
 8004b32:	431a      	orrs	r2, r3
 8004b34:	697b      	ldr	r3, [r7, #20]
 8004b36:	69db      	ldr	r3, [r3, #28]
 8004b38:	4313      	orrs	r3, r2
 8004b3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	681a      	ldr	r2, [r3, #0]
 8004b42:	4baa      	ldr	r3, [pc, #680]	@ (8004dec <UART_SetConfig+0x2d8>)
 8004b44:	4013      	ands	r3, r2
 8004b46:	697a      	ldr	r2, [r7, #20]
 8004b48:	6812      	ldr	r2, [r2, #0]
 8004b4a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004b4c:	430b      	orrs	r3, r1
 8004b4e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004b50:	697b      	ldr	r3, [r7, #20]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	685b      	ldr	r3, [r3, #4]
 8004b56:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004b5a:	697b      	ldr	r3, [r7, #20]
 8004b5c:	68da      	ldr	r2, [r3, #12]
 8004b5e:	697b      	ldr	r3, [r7, #20]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	430a      	orrs	r2, r1
 8004b64:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004b66:	697b      	ldr	r3, [r7, #20]
 8004b68:	699b      	ldr	r3, [r3, #24]
 8004b6a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004b6c:	697b      	ldr	r3, [r7, #20]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a9f      	ldr	r2, [pc, #636]	@ (8004df0 <UART_SetConfig+0x2dc>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d004      	beq.n	8004b80 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004b76:	697b      	ldr	r3, [r7, #20]
 8004b78:	6a1b      	ldr	r3, [r3, #32]
 8004b7a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004b80:	697b      	ldr	r3, [r7, #20]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	689b      	ldr	r3, [r3, #8]
 8004b86:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8004b8a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8004b8e:	697a      	ldr	r2, [r7, #20]
 8004b90:	6812      	ldr	r2, [r2, #0]
 8004b92:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004b94:	430b      	orrs	r3, r1
 8004b96:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004b98:	697b      	ldr	r3, [r7, #20]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b9e:	f023 010f 	bic.w	r1, r3, #15
 8004ba2:	697b      	ldr	r3, [r7, #20]
 8004ba4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004ba6:	697b      	ldr	r3, [r7, #20]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	430a      	orrs	r2, r1
 8004bac:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004bae:	697b      	ldr	r3, [r7, #20]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	4a90      	ldr	r2, [pc, #576]	@ (8004df4 <UART_SetConfig+0x2e0>)
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	d125      	bne.n	8004c04 <UART_SetConfig+0xf0>
 8004bb8:	4b8f      	ldr	r3, [pc, #572]	@ (8004df8 <UART_SetConfig+0x2e4>)
 8004bba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bbe:	f003 0303 	and.w	r3, r3, #3
 8004bc2:	2b03      	cmp	r3, #3
 8004bc4:	d81a      	bhi.n	8004bfc <UART_SetConfig+0xe8>
 8004bc6:	a201      	add	r2, pc, #4	@ (adr r2, 8004bcc <UART_SetConfig+0xb8>)
 8004bc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bcc:	08004bdd 	.word	0x08004bdd
 8004bd0:	08004bed 	.word	0x08004bed
 8004bd4:	08004be5 	.word	0x08004be5
 8004bd8:	08004bf5 	.word	0x08004bf5
 8004bdc:	2301      	movs	r3, #1
 8004bde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004be2:	e116      	b.n	8004e12 <UART_SetConfig+0x2fe>
 8004be4:	2302      	movs	r3, #2
 8004be6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004bea:	e112      	b.n	8004e12 <UART_SetConfig+0x2fe>
 8004bec:	2304      	movs	r3, #4
 8004bee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004bf2:	e10e      	b.n	8004e12 <UART_SetConfig+0x2fe>
 8004bf4:	2308      	movs	r3, #8
 8004bf6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004bfa:	e10a      	b.n	8004e12 <UART_SetConfig+0x2fe>
 8004bfc:	2310      	movs	r3, #16
 8004bfe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004c02:	e106      	b.n	8004e12 <UART_SetConfig+0x2fe>
 8004c04:	697b      	ldr	r3, [r7, #20]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4a7c      	ldr	r2, [pc, #496]	@ (8004dfc <UART_SetConfig+0x2e8>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d138      	bne.n	8004c80 <UART_SetConfig+0x16c>
 8004c0e:	4b7a      	ldr	r3, [pc, #488]	@ (8004df8 <UART_SetConfig+0x2e4>)
 8004c10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c14:	f003 030c 	and.w	r3, r3, #12
 8004c18:	2b0c      	cmp	r3, #12
 8004c1a:	d82d      	bhi.n	8004c78 <UART_SetConfig+0x164>
 8004c1c:	a201      	add	r2, pc, #4	@ (adr r2, 8004c24 <UART_SetConfig+0x110>)
 8004c1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c22:	bf00      	nop
 8004c24:	08004c59 	.word	0x08004c59
 8004c28:	08004c79 	.word	0x08004c79
 8004c2c:	08004c79 	.word	0x08004c79
 8004c30:	08004c79 	.word	0x08004c79
 8004c34:	08004c69 	.word	0x08004c69
 8004c38:	08004c79 	.word	0x08004c79
 8004c3c:	08004c79 	.word	0x08004c79
 8004c40:	08004c79 	.word	0x08004c79
 8004c44:	08004c61 	.word	0x08004c61
 8004c48:	08004c79 	.word	0x08004c79
 8004c4c:	08004c79 	.word	0x08004c79
 8004c50:	08004c79 	.word	0x08004c79
 8004c54:	08004c71 	.word	0x08004c71
 8004c58:	2300      	movs	r3, #0
 8004c5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004c5e:	e0d8      	b.n	8004e12 <UART_SetConfig+0x2fe>
 8004c60:	2302      	movs	r3, #2
 8004c62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004c66:	e0d4      	b.n	8004e12 <UART_SetConfig+0x2fe>
 8004c68:	2304      	movs	r3, #4
 8004c6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004c6e:	e0d0      	b.n	8004e12 <UART_SetConfig+0x2fe>
 8004c70:	2308      	movs	r3, #8
 8004c72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004c76:	e0cc      	b.n	8004e12 <UART_SetConfig+0x2fe>
 8004c78:	2310      	movs	r3, #16
 8004c7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004c7e:	e0c8      	b.n	8004e12 <UART_SetConfig+0x2fe>
 8004c80:	697b      	ldr	r3, [r7, #20]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4a5e      	ldr	r2, [pc, #376]	@ (8004e00 <UART_SetConfig+0x2ec>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d125      	bne.n	8004cd6 <UART_SetConfig+0x1c2>
 8004c8a:	4b5b      	ldr	r3, [pc, #364]	@ (8004df8 <UART_SetConfig+0x2e4>)
 8004c8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c90:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004c94:	2b30      	cmp	r3, #48	@ 0x30
 8004c96:	d016      	beq.n	8004cc6 <UART_SetConfig+0x1b2>
 8004c98:	2b30      	cmp	r3, #48	@ 0x30
 8004c9a:	d818      	bhi.n	8004cce <UART_SetConfig+0x1ba>
 8004c9c:	2b20      	cmp	r3, #32
 8004c9e:	d00a      	beq.n	8004cb6 <UART_SetConfig+0x1a2>
 8004ca0:	2b20      	cmp	r3, #32
 8004ca2:	d814      	bhi.n	8004cce <UART_SetConfig+0x1ba>
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d002      	beq.n	8004cae <UART_SetConfig+0x19a>
 8004ca8:	2b10      	cmp	r3, #16
 8004caa:	d008      	beq.n	8004cbe <UART_SetConfig+0x1aa>
 8004cac:	e00f      	b.n	8004cce <UART_SetConfig+0x1ba>
 8004cae:	2300      	movs	r3, #0
 8004cb0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004cb4:	e0ad      	b.n	8004e12 <UART_SetConfig+0x2fe>
 8004cb6:	2302      	movs	r3, #2
 8004cb8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004cbc:	e0a9      	b.n	8004e12 <UART_SetConfig+0x2fe>
 8004cbe:	2304      	movs	r3, #4
 8004cc0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004cc4:	e0a5      	b.n	8004e12 <UART_SetConfig+0x2fe>
 8004cc6:	2308      	movs	r3, #8
 8004cc8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ccc:	e0a1      	b.n	8004e12 <UART_SetConfig+0x2fe>
 8004cce:	2310      	movs	r3, #16
 8004cd0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004cd4:	e09d      	b.n	8004e12 <UART_SetConfig+0x2fe>
 8004cd6:	697b      	ldr	r3, [r7, #20]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	4a4a      	ldr	r2, [pc, #296]	@ (8004e04 <UART_SetConfig+0x2f0>)
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d125      	bne.n	8004d2c <UART_SetConfig+0x218>
 8004ce0:	4b45      	ldr	r3, [pc, #276]	@ (8004df8 <UART_SetConfig+0x2e4>)
 8004ce2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ce6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004cea:	2bc0      	cmp	r3, #192	@ 0xc0
 8004cec:	d016      	beq.n	8004d1c <UART_SetConfig+0x208>
 8004cee:	2bc0      	cmp	r3, #192	@ 0xc0
 8004cf0:	d818      	bhi.n	8004d24 <UART_SetConfig+0x210>
 8004cf2:	2b80      	cmp	r3, #128	@ 0x80
 8004cf4:	d00a      	beq.n	8004d0c <UART_SetConfig+0x1f8>
 8004cf6:	2b80      	cmp	r3, #128	@ 0x80
 8004cf8:	d814      	bhi.n	8004d24 <UART_SetConfig+0x210>
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d002      	beq.n	8004d04 <UART_SetConfig+0x1f0>
 8004cfe:	2b40      	cmp	r3, #64	@ 0x40
 8004d00:	d008      	beq.n	8004d14 <UART_SetConfig+0x200>
 8004d02:	e00f      	b.n	8004d24 <UART_SetConfig+0x210>
 8004d04:	2300      	movs	r3, #0
 8004d06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d0a:	e082      	b.n	8004e12 <UART_SetConfig+0x2fe>
 8004d0c:	2302      	movs	r3, #2
 8004d0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d12:	e07e      	b.n	8004e12 <UART_SetConfig+0x2fe>
 8004d14:	2304      	movs	r3, #4
 8004d16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d1a:	e07a      	b.n	8004e12 <UART_SetConfig+0x2fe>
 8004d1c:	2308      	movs	r3, #8
 8004d1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d22:	e076      	b.n	8004e12 <UART_SetConfig+0x2fe>
 8004d24:	2310      	movs	r3, #16
 8004d26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d2a:	e072      	b.n	8004e12 <UART_SetConfig+0x2fe>
 8004d2c:	697b      	ldr	r3, [r7, #20]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4a35      	ldr	r2, [pc, #212]	@ (8004e08 <UART_SetConfig+0x2f4>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d12a      	bne.n	8004d8c <UART_SetConfig+0x278>
 8004d36:	4b30      	ldr	r3, [pc, #192]	@ (8004df8 <UART_SetConfig+0x2e4>)
 8004d38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d3c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d40:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d44:	d01a      	beq.n	8004d7c <UART_SetConfig+0x268>
 8004d46:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d4a:	d81b      	bhi.n	8004d84 <UART_SetConfig+0x270>
 8004d4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d50:	d00c      	beq.n	8004d6c <UART_SetConfig+0x258>
 8004d52:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d56:	d815      	bhi.n	8004d84 <UART_SetConfig+0x270>
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d003      	beq.n	8004d64 <UART_SetConfig+0x250>
 8004d5c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d60:	d008      	beq.n	8004d74 <UART_SetConfig+0x260>
 8004d62:	e00f      	b.n	8004d84 <UART_SetConfig+0x270>
 8004d64:	2300      	movs	r3, #0
 8004d66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d6a:	e052      	b.n	8004e12 <UART_SetConfig+0x2fe>
 8004d6c:	2302      	movs	r3, #2
 8004d6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d72:	e04e      	b.n	8004e12 <UART_SetConfig+0x2fe>
 8004d74:	2304      	movs	r3, #4
 8004d76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d7a:	e04a      	b.n	8004e12 <UART_SetConfig+0x2fe>
 8004d7c:	2308      	movs	r3, #8
 8004d7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d82:	e046      	b.n	8004e12 <UART_SetConfig+0x2fe>
 8004d84:	2310      	movs	r3, #16
 8004d86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d8a:	e042      	b.n	8004e12 <UART_SetConfig+0x2fe>
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a17      	ldr	r2, [pc, #92]	@ (8004df0 <UART_SetConfig+0x2dc>)
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d13a      	bne.n	8004e0c <UART_SetConfig+0x2f8>
 8004d96:	4b18      	ldr	r3, [pc, #96]	@ (8004df8 <UART_SetConfig+0x2e4>)
 8004d98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d9c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004da0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004da4:	d01a      	beq.n	8004ddc <UART_SetConfig+0x2c8>
 8004da6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004daa:	d81b      	bhi.n	8004de4 <UART_SetConfig+0x2d0>
 8004dac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004db0:	d00c      	beq.n	8004dcc <UART_SetConfig+0x2b8>
 8004db2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004db6:	d815      	bhi.n	8004de4 <UART_SetConfig+0x2d0>
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d003      	beq.n	8004dc4 <UART_SetConfig+0x2b0>
 8004dbc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004dc0:	d008      	beq.n	8004dd4 <UART_SetConfig+0x2c0>
 8004dc2:	e00f      	b.n	8004de4 <UART_SetConfig+0x2d0>
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004dca:	e022      	b.n	8004e12 <UART_SetConfig+0x2fe>
 8004dcc:	2302      	movs	r3, #2
 8004dce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004dd2:	e01e      	b.n	8004e12 <UART_SetConfig+0x2fe>
 8004dd4:	2304      	movs	r3, #4
 8004dd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004dda:	e01a      	b.n	8004e12 <UART_SetConfig+0x2fe>
 8004ddc:	2308      	movs	r3, #8
 8004dde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004de2:	e016      	b.n	8004e12 <UART_SetConfig+0x2fe>
 8004de4:	2310      	movs	r3, #16
 8004de6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004dea:	e012      	b.n	8004e12 <UART_SetConfig+0x2fe>
 8004dec:	cfff69f3 	.word	0xcfff69f3
 8004df0:	40008000 	.word	0x40008000
 8004df4:	40013800 	.word	0x40013800
 8004df8:	40021000 	.word	0x40021000
 8004dfc:	40004400 	.word	0x40004400
 8004e00:	40004800 	.word	0x40004800
 8004e04:	40004c00 	.word	0x40004c00
 8004e08:	40005000 	.word	0x40005000
 8004e0c:	2310      	movs	r3, #16
 8004e0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004e12:	697b      	ldr	r3, [r7, #20]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4aae      	ldr	r2, [pc, #696]	@ (80050d0 <UART_SetConfig+0x5bc>)
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	f040 8097 	bne.w	8004f4c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004e1e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004e22:	2b08      	cmp	r3, #8
 8004e24:	d823      	bhi.n	8004e6e <UART_SetConfig+0x35a>
 8004e26:	a201      	add	r2, pc, #4	@ (adr r2, 8004e2c <UART_SetConfig+0x318>)
 8004e28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e2c:	08004e51 	.word	0x08004e51
 8004e30:	08004e6f 	.word	0x08004e6f
 8004e34:	08004e59 	.word	0x08004e59
 8004e38:	08004e6f 	.word	0x08004e6f
 8004e3c:	08004e5f 	.word	0x08004e5f
 8004e40:	08004e6f 	.word	0x08004e6f
 8004e44:	08004e6f 	.word	0x08004e6f
 8004e48:	08004e6f 	.word	0x08004e6f
 8004e4c:	08004e67 	.word	0x08004e67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e50:	f7fe ff7e 	bl	8003d50 <HAL_RCC_GetPCLK1Freq>
 8004e54:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004e56:	e010      	b.n	8004e7a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004e58:	4b9e      	ldr	r3, [pc, #632]	@ (80050d4 <UART_SetConfig+0x5c0>)
 8004e5a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004e5c:	e00d      	b.n	8004e7a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e5e:	f7fe fedf 	bl	8003c20 <HAL_RCC_GetSysClockFreq>
 8004e62:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004e64:	e009      	b.n	8004e7a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e6a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004e6c:	e005      	b.n	8004e7a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8004e6e:	2300      	movs	r3, #0
 8004e70:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004e72:	2301      	movs	r3, #1
 8004e74:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004e78:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	f000 8130 	beq.w	80050e2 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004e82:	697b      	ldr	r3, [r7, #20]
 8004e84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e86:	4a94      	ldr	r2, [pc, #592]	@ (80050d8 <UART_SetConfig+0x5c4>)
 8004e88:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004e8c:	461a      	mov	r2, r3
 8004e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e90:	fbb3 f3f2 	udiv	r3, r3, r2
 8004e94:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004e96:	697b      	ldr	r3, [r7, #20]
 8004e98:	685a      	ldr	r2, [r3, #4]
 8004e9a:	4613      	mov	r3, r2
 8004e9c:	005b      	lsls	r3, r3, #1
 8004e9e:	4413      	add	r3, r2
 8004ea0:	69ba      	ldr	r2, [r7, #24]
 8004ea2:	429a      	cmp	r2, r3
 8004ea4:	d305      	bcc.n	8004eb2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004ea6:	697b      	ldr	r3, [r7, #20]
 8004ea8:	685b      	ldr	r3, [r3, #4]
 8004eaa:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004eac:	69ba      	ldr	r2, [r7, #24]
 8004eae:	429a      	cmp	r2, r3
 8004eb0:	d903      	bls.n	8004eba <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004eb8:	e113      	b.n	80050e2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	60bb      	str	r3, [r7, #8]
 8004ec0:	60fa      	str	r2, [r7, #12]
 8004ec2:	697b      	ldr	r3, [r7, #20]
 8004ec4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ec6:	4a84      	ldr	r2, [pc, #528]	@ (80050d8 <UART_SetConfig+0x5c4>)
 8004ec8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004ecc:	b29b      	uxth	r3, r3
 8004ece:	2200      	movs	r2, #0
 8004ed0:	603b      	str	r3, [r7, #0]
 8004ed2:	607a      	str	r2, [r7, #4]
 8004ed4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ed8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004edc:	f7fb feec 	bl	8000cb8 <__aeabi_uldivmod>
 8004ee0:	4602      	mov	r2, r0
 8004ee2:	460b      	mov	r3, r1
 8004ee4:	4610      	mov	r0, r2
 8004ee6:	4619      	mov	r1, r3
 8004ee8:	f04f 0200 	mov.w	r2, #0
 8004eec:	f04f 0300 	mov.w	r3, #0
 8004ef0:	020b      	lsls	r3, r1, #8
 8004ef2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004ef6:	0202      	lsls	r2, r0, #8
 8004ef8:	6979      	ldr	r1, [r7, #20]
 8004efa:	6849      	ldr	r1, [r1, #4]
 8004efc:	0849      	lsrs	r1, r1, #1
 8004efe:	2000      	movs	r0, #0
 8004f00:	460c      	mov	r4, r1
 8004f02:	4605      	mov	r5, r0
 8004f04:	eb12 0804 	adds.w	r8, r2, r4
 8004f08:	eb43 0905 	adc.w	r9, r3, r5
 8004f0c:	697b      	ldr	r3, [r7, #20]
 8004f0e:	685b      	ldr	r3, [r3, #4]
 8004f10:	2200      	movs	r2, #0
 8004f12:	469a      	mov	sl, r3
 8004f14:	4693      	mov	fp, r2
 8004f16:	4652      	mov	r2, sl
 8004f18:	465b      	mov	r3, fp
 8004f1a:	4640      	mov	r0, r8
 8004f1c:	4649      	mov	r1, r9
 8004f1e:	f7fb fecb 	bl	8000cb8 <__aeabi_uldivmod>
 8004f22:	4602      	mov	r2, r0
 8004f24:	460b      	mov	r3, r1
 8004f26:	4613      	mov	r3, r2
 8004f28:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004f2a:	6a3b      	ldr	r3, [r7, #32]
 8004f2c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004f30:	d308      	bcc.n	8004f44 <UART_SetConfig+0x430>
 8004f32:	6a3b      	ldr	r3, [r7, #32]
 8004f34:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004f38:	d204      	bcs.n	8004f44 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8004f3a:	697b      	ldr	r3, [r7, #20]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	6a3a      	ldr	r2, [r7, #32]
 8004f40:	60da      	str	r2, [r3, #12]
 8004f42:	e0ce      	b.n	80050e2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8004f44:	2301      	movs	r3, #1
 8004f46:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004f4a:	e0ca      	b.n	80050e2 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004f4c:	697b      	ldr	r3, [r7, #20]
 8004f4e:	69db      	ldr	r3, [r3, #28]
 8004f50:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f54:	d166      	bne.n	8005024 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8004f56:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004f5a:	2b08      	cmp	r3, #8
 8004f5c:	d827      	bhi.n	8004fae <UART_SetConfig+0x49a>
 8004f5e:	a201      	add	r2, pc, #4	@ (adr r2, 8004f64 <UART_SetConfig+0x450>)
 8004f60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f64:	08004f89 	.word	0x08004f89
 8004f68:	08004f91 	.word	0x08004f91
 8004f6c:	08004f99 	.word	0x08004f99
 8004f70:	08004faf 	.word	0x08004faf
 8004f74:	08004f9f 	.word	0x08004f9f
 8004f78:	08004faf 	.word	0x08004faf
 8004f7c:	08004faf 	.word	0x08004faf
 8004f80:	08004faf 	.word	0x08004faf
 8004f84:	08004fa7 	.word	0x08004fa7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f88:	f7fe fee2 	bl	8003d50 <HAL_RCC_GetPCLK1Freq>
 8004f8c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004f8e:	e014      	b.n	8004fba <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004f90:	f7fe fef4 	bl	8003d7c <HAL_RCC_GetPCLK2Freq>
 8004f94:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004f96:	e010      	b.n	8004fba <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004f98:	4b4e      	ldr	r3, [pc, #312]	@ (80050d4 <UART_SetConfig+0x5c0>)
 8004f9a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004f9c:	e00d      	b.n	8004fba <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004f9e:	f7fe fe3f 	bl	8003c20 <HAL_RCC_GetSysClockFreq>
 8004fa2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004fa4:	e009      	b.n	8004fba <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004fa6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004faa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004fac:	e005      	b.n	8004fba <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8004fae:	2300      	movs	r3, #0
 8004fb0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004fb8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	f000 8090 	beq.w	80050e2 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004fc2:	697b      	ldr	r3, [r7, #20]
 8004fc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fc6:	4a44      	ldr	r2, [pc, #272]	@ (80050d8 <UART_SetConfig+0x5c4>)
 8004fc8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004fcc:	461a      	mov	r2, r3
 8004fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd0:	fbb3 f3f2 	udiv	r3, r3, r2
 8004fd4:	005a      	lsls	r2, r3, #1
 8004fd6:	697b      	ldr	r3, [r7, #20]
 8004fd8:	685b      	ldr	r3, [r3, #4]
 8004fda:	085b      	lsrs	r3, r3, #1
 8004fdc:	441a      	add	r2, r3
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	685b      	ldr	r3, [r3, #4]
 8004fe2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fe6:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004fe8:	6a3b      	ldr	r3, [r7, #32]
 8004fea:	2b0f      	cmp	r3, #15
 8004fec:	d916      	bls.n	800501c <UART_SetConfig+0x508>
 8004fee:	6a3b      	ldr	r3, [r7, #32]
 8004ff0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ff4:	d212      	bcs.n	800501c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004ff6:	6a3b      	ldr	r3, [r7, #32]
 8004ff8:	b29b      	uxth	r3, r3
 8004ffa:	f023 030f 	bic.w	r3, r3, #15
 8004ffe:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005000:	6a3b      	ldr	r3, [r7, #32]
 8005002:	085b      	lsrs	r3, r3, #1
 8005004:	b29b      	uxth	r3, r3
 8005006:	f003 0307 	and.w	r3, r3, #7
 800500a:	b29a      	uxth	r2, r3
 800500c:	8bfb      	ldrh	r3, [r7, #30]
 800500e:	4313      	orrs	r3, r2
 8005010:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005012:	697b      	ldr	r3, [r7, #20]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	8bfa      	ldrh	r2, [r7, #30]
 8005018:	60da      	str	r2, [r3, #12]
 800501a:	e062      	b.n	80050e2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800501c:	2301      	movs	r3, #1
 800501e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005022:	e05e      	b.n	80050e2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005024:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005028:	2b08      	cmp	r3, #8
 800502a:	d828      	bhi.n	800507e <UART_SetConfig+0x56a>
 800502c:	a201      	add	r2, pc, #4	@ (adr r2, 8005034 <UART_SetConfig+0x520>)
 800502e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005032:	bf00      	nop
 8005034:	08005059 	.word	0x08005059
 8005038:	08005061 	.word	0x08005061
 800503c:	08005069 	.word	0x08005069
 8005040:	0800507f 	.word	0x0800507f
 8005044:	0800506f 	.word	0x0800506f
 8005048:	0800507f 	.word	0x0800507f
 800504c:	0800507f 	.word	0x0800507f
 8005050:	0800507f 	.word	0x0800507f
 8005054:	08005077 	.word	0x08005077
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005058:	f7fe fe7a 	bl	8003d50 <HAL_RCC_GetPCLK1Freq>
 800505c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800505e:	e014      	b.n	800508a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005060:	f7fe fe8c 	bl	8003d7c <HAL_RCC_GetPCLK2Freq>
 8005064:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005066:	e010      	b.n	800508a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005068:	4b1a      	ldr	r3, [pc, #104]	@ (80050d4 <UART_SetConfig+0x5c0>)
 800506a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800506c:	e00d      	b.n	800508a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800506e:	f7fe fdd7 	bl	8003c20 <HAL_RCC_GetSysClockFreq>
 8005072:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005074:	e009      	b.n	800508a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005076:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800507a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800507c:	e005      	b.n	800508a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800507e:	2300      	movs	r3, #0
 8005080:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005082:	2301      	movs	r3, #1
 8005084:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005088:	bf00      	nop
    }

    if (pclk != 0U)
 800508a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800508c:	2b00      	cmp	r3, #0
 800508e:	d028      	beq.n	80050e2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005094:	4a10      	ldr	r2, [pc, #64]	@ (80050d8 <UART_SetConfig+0x5c4>)
 8005096:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800509a:	461a      	mov	r2, r3
 800509c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800509e:	fbb3 f2f2 	udiv	r2, r3, r2
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	685b      	ldr	r3, [r3, #4]
 80050a6:	085b      	lsrs	r3, r3, #1
 80050a8:	441a      	add	r2, r3
 80050aa:	697b      	ldr	r3, [r7, #20]
 80050ac:	685b      	ldr	r3, [r3, #4]
 80050ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80050b2:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80050b4:	6a3b      	ldr	r3, [r7, #32]
 80050b6:	2b0f      	cmp	r3, #15
 80050b8:	d910      	bls.n	80050dc <UART_SetConfig+0x5c8>
 80050ba:	6a3b      	ldr	r3, [r7, #32]
 80050bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050c0:	d20c      	bcs.n	80050dc <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80050c2:	6a3b      	ldr	r3, [r7, #32]
 80050c4:	b29a      	uxth	r2, r3
 80050c6:	697b      	ldr	r3, [r7, #20]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	60da      	str	r2, [r3, #12]
 80050cc:	e009      	b.n	80050e2 <UART_SetConfig+0x5ce>
 80050ce:	bf00      	nop
 80050d0:	40008000 	.word	0x40008000
 80050d4:	00f42400 	.word	0x00f42400
 80050d8:	08009f94 	.word	0x08009f94
      }
      else
      {
        ret = HAL_ERROR;
 80050dc:	2301      	movs	r3, #1
 80050de:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80050e2:	697b      	ldr	r3, [r7, #20]
 80050e4:	2201      	movs	r2, #1
 80050e6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80050ea:	697b      	ldr	r3, [r7, #20]
 80050ec:	2201      	movs	r2, #1
 80050ee:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80050f2:	697b      	ldr	r3, [r7, #20]
 80050f4:	2200      	movs	r2, #0
 80050f6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	2200      	movs	r2, #0
 80050fc:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80050fe:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8005102:	4618      	mov	r0, r3
 8005104:	3730      	adds	r7, #48	@ 0x30
 8005106:	46bd      	mov	sp, r7
 8005108:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800510c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800510c:	b480      	push	{r7}
 800510e:	b083      	sub	sp, #12
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005118:	f003 0308 	and.w	r3, r3, #8
 800511c:	2b00      	cmp	r3, #0
 800511e:	d00a      	beq.n	8005136 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	685b      	ldr	r3, [r3, #4]
 8005126:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	430a      	orrs	r2, r1
 8005134:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800513a:	f003 0301 	and.w	r3, r3, #1
 800513e:	2b00      	cmp	r3, #0
 8005140:	d00a      	beq.n	8005158 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	430a      	orrs	r2, r1
 8005156:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800515c:	f003 0302 	and.w	r3, r3, #2
 8005160:	2b00      	cmp	r3, #0
 8005162:	d00a      	beq.n	800517a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	685b      	ldr	r3, [r3, #4]
 800516a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	430a      	orrs	r2, r1
 8005178:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800517e:	f003 0304 	and.w	r3, r3, #4
 8005182:	2b00      	cmp	r3, #0
 8005184:	d00a      	beq.n	800519c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	685b      	ldr	r3, [r3, #4]
 800518c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	430a      	orrs	r2, r1
 800519a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051a0:	f003 0310 	and.w	r3, r3, #16
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d00a      	beq.n	80051be <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	689b      	ldr	r3, [r3, #8]
 80051ae:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	430a      	orrs	r2, r1
 80051bc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051c2:	f003 0320 	and.w	r3, r3, #32
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d00a      	beq.n	80051e0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	689b      	ldr	r3, [r3, #8]
 80051d0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	430a      	orrs	r2, r1
 80051de:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d01a      	beq.n	8005222 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	685b      	ldr	r3, [r3, #4]
 80051f2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	430a      	orrs	r2, r1
 8005200:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005206:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800520a:	d10a      	bne.n	8005222 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	685b      	ldr	r3, [r3, #4]
 8005212:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	430a      	orrs	r2, r1
 8005220:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005226:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800522a:	2b00      	cmp	r3, #0
 800522c:	d00a      	beq.n	8005244 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	685b      	ldr	r3, [r3, #4]
 8005234:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	430a      	orrs	r2, r1
 8005242:	605a      	str	r2, [r3, #4]
  }
}
 8005244:	bf00      	nop
 8005246:	370c      	adds	r7, #12
 8005248:	46bd      	mov	sp, r7
 800524a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524e:	4770      	bx	lr

08005250 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b098      	sub	sp, #96	@ 0x60
 8005254:	af02      	add	r7, sp, #8
 8005256:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2200      	movs	r2, #0
 800525c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005260:	f7fc fde8 	bl	8001e34 <HAL_GetTick>
 8005264:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f003 0308 	and.w	r3, r3, #8
 8005270:	2b08      	cmp	r3, #8
 8005272:	d12f      	bne.n	80052d4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005274:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005278:	9300      	str	r3, [sp, #0]
 800527a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800527c:	2200      	movs	r2, #0
 800527e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005282:	6878      	ldr	r0, [r7, #4]
 8005284:	f000 f88e 	bl	80053a4 <UART_WaitOnFlagUntilTimeout>
 8005288:	4603      	mov	r3, r0
 800528a:	2b00      	cmp	r3, #0
 800528c:	d022      	beq.n	80052d4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005294:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005296:	e853 3f00 	ldrex	r3, [r3]
 800529a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800529c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800529e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80052a2:	653b      	str	r3, [r7, #80]	@ 0x50
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	461a      	mov	r2, r3
 80052aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80052ac:	647b      	str	r3, [r7, #68]	@ 0x44
 80052ae:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052b0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80052b2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80052b4:	e841 2300 	strex	r3, r2, [r1]
 80052b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80052ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d1e6      	bne.n	800528e <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2220      	movs	r2, #32
 80052c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2200      	movs	r2, #0
 80052cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80052d0:	2303      	movs	r3, #3
 80052d2:	e063      	b.n	800539c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f003 0304 	and.w	r3, r3, #4
 80052de:	2b04      	cmp	r3, #4
 80052e0:	d149      	bne.n	8005376 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80052e2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80052e6:	9300      	str	r3, [sp, #0]
 80052e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80052ea:	2200      	movs	r2, #0
 80052ec:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80052f0:	6878      	ldr	r0, [r7, #4]
 80052f2:	f000 f857 	bl	80053a4 <UART_WaitOnFlagUntilTimeout>
 80052f6:	4603      	mov	r3, r0
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d03c      	beq.n	8005376 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005304:	e853 3f00 	ldrex	r3, [r3]
 8005308:	623b      	str	r3, [r7, #32]
   return(result);
 800530a:	6a3b      	ldr	r3, [r7, #32]
 800530c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005310:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	461a      	mov	r2, r3
 8005318:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800531a:	633b      	str	r3, [r7, #48]	@ 0x30
 800531c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800531e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005320:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005322:	e841 2300 	strex	r3, r2, [r1]
 8005326:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005328:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800532a:	2b00      	cmp	r3, #0
 800532c:	d1e6      	bne.n	80052fc <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	3308      	adds	r3, #8
 8005334:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005336:	693b      	ldr	r3, [r7, #16]
 8005338:	e853 3f00 	ldrex	r3, [r3]
 800533c:	60fb      	str	r3, [r7, #12]
   return(result);
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	f023 0301 	bic.w	r3, r3, #1
 8005344:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	3308      	adds	r3, #8
 800534c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800534e:	61fa      	str	r2, [r7, #28]
 8005350:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005352:	69b9      	ldr	r1, [r7, #24]
 8005354:	69fa      	ldr	r2, [r7, #28]
 8005356:	e841 2300 	strex	r3, r2, [r1]
 800535a:	617b      	str	r3, [r7, #20]
   return(result);
 800535c:	697b      	ldr	r3, [r7, #20]
 800535e:	2b00      	cmp	r3, #0
 8005360:	d1e5      	bne.n	800532e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2220      	movs	r2, #32
 8005366:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2200      	movs	r2, #0
 800536e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005372:	2303      	movs	r3, #3
 8005374:	e012      	b.n	800539c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2220      	movs	r2, #32
 800537a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2220      	movs	r2, #32
 8005382:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2200      	movs	r2, #0
 800538a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2200      	movs	r2, #0
 8005390:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2200      	movs	r2, #0
 8005396:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800539a:	2300      	movs	r3, #0
}
 800539c:	4618      	mov	r0, r3
 800539e:	3758      	adds	r7, #88	@ 0x58
 80053a0:	46bd      	mov	sp, r7
 80053a2:	bd80      	pop	{r7, pc}

080053a4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b084      	sub	sp, #16
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	60f8      	str	r0, [r7, #12]
 80053ac:	60b9      	str	r1, [r7, #8]
 80053ae:	603b      	str	r3, [r7, #0]
 80053b0:	4613      	mov	r3, r2
 80053b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053b4:	e04f      	b.n	8005456 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053b6:	69bb      	ldr	r3, [r7, #24]
 80053b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053bc:	d04b      	beq.n	8005456 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053be:	f7fc fd39 	bl	8001e34 <HAL_GetTick>
 80053c2:	4602      	mov	r2, r0
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	1ad3      	subs	r3, r2, r3
 80053c8:	69ba      	ldr	r2, [r7, #24]
 80053ca:	429a      	cmp	r2, r3
 80053cc:	d302      	bcc.n	80053d4 <UART_WaitOnFlagUntilTimeout+0x30>
 80053ce:	69bb      	ldr	r3, [r7, #24]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d101      	bne.n	80053d8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80053d4:	2303      	movs	r3, #3
 80053d6:	e04e      	b.n	8005476 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f003 0304 	and.w	r3, r3, #4
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d037      	beq.n	8005456 <UART_WaitOnFlagUntilTimeout+0xb2>
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	2b80      	cmp	r3, #128	@ 0x80
 80053ea:	d034      	beq.n	8005456 <UART_WaitOnFlagUntilTimeout+0xb2>
 80053ec:	68bb      	ldr	r3, [r7, #8]
 80053ee:	2b40      	cmp	r3, #64	@ 0x40
 80053f0:	d031      	beq.n	8005456 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	69db      	ldr	r3, [r3, #28]
 80053f8:	f003 0308 	and.w	r3, r3, #8
 80053fc:	2b08      	cmp	r3, #8
 80053fe:	d110      	bne.n	8005422 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	2208      	movs	r2, #8
 8005406:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005408:	68f8      	ldr	r0, [r7, #12]
 800540a:	f000 f838 	bl	800547e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	2208      	movs	r2, #8
 8005412:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	2200      	movs	r2, #0
 800541a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800541e:	2301      	movs	r3, #1
 8005420:	e029      	b.n	8005476 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	69db      	ldr	r3, [r3, #28]
 8005428:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800542c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005430:	d111      	bne.n	8005456 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800543a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800543c:	68f8      	ldr	r0, [r7, #12]
 800543e:	f000 f81e 	bl	800547e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	2220      	movs	r2, #32
 8005446:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	2200      	movs	r2, #0
 800544e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005452:	2303      	movs	r3, #3
 8005454:	e00f      	b.n	8005476 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	69da      	ldr	r2, [r3, #28]
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	4013      	ands	r3, r2
 8005460:	68ba      	ldr	r2, [r7, #8]
 8005462:	429a      	cmp	r2, r3
 8005464:	bf0c      	ite	eq
 8005466:	2301      	moveq	r3, #1
 8005468:	2300      	movne	r3, #0
 800546a:	b2db      	uxtb	r3, r3
 800546c:	461a      	mov	r2, r3
 800546e:	79fb      	ldrb	r3, [r7, #7]
 8005470:	429a      	cmp	r2, r3
 8005472:	d0a0      	beq.n	80053b6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005474:	2300      	movs	r3, #0
}
 8005476:	4618      	mov	r0, r3
 8005478:	3710      	adds	r7, #16
 800547a:	46bd      	mov	sp, r7
 800547c:	bd80      	pop	{r7, pc}

0800547e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800547e:	b480      	push	{r7}
 8005480:	b095      	sub	sp, #84	@ 0x54
 8005482:	af00      	add	r7, sp, #0
 8005484:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800548c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800548e:	e853 3f00 	ldrex	r3, [r3]
 8005492:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005496:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800549a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	461a      	mov	r2, r3
 80054a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80054a4:	643b      	str	r3, [r7, #64]	@ 0x40
 80054a6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054a8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80054aa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80054ac:	e841 2300 	strex	r3, r2, [r1]
 80054b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80054b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d1e6      	bne.n	8005486 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	3308      	adds	r3, #8
 80054be:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054c0:	6a3b      	ldr	r3, [r7, #32]
 80054c2:	e853 3f00 	ldrex	r3, [r3]
 80054c6:	61fb      	str	r3, [r7, #28]
   return(result);
 80054c8:	69fb      	ldr	r3, [r7, #28]
 80054ca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80054ce:	f023 0301 	bic.w	r3, r3, #1
 80054d2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	3308      	adds	r3, #8
 80054da:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80054dc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80054de:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054e0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80054e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80054e4:	e841 2300 	strex	r3, r2, [r1]
 80054e8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80054ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d1e3      	bne.n	80054b8 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80054f4:	2b01      	cmp	r3, #1
 80054f6:	d118      	bne.n	800552a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	e853 3f00 	ldrex	r3, [r3]
 8005504:	60bb      	str	r3, [r7, #8]
   return(result);
 8005506:	68bb      	ldr	r3, [r7, #8]
 8005508:	f023 0310 	bic.w	r3, r3, #16
 800550c:	647b      	str	r3, [r7, #68]	@ 0x44
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	461a      	mov	r2, r3
 8005514:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005516:	61bb      	str	r3, [r7, #24]
 8005518:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800551a:	6979      	ldr	r1, [r7, #20]
 800551c:	69ba      	ldr	r2, [r7, #24]
 800551e:	e841 2300 	strex	r3, r2, [r1]
 8005522:	613b      	str	r3, [r7, #16]
   return(result);
 8005524:	693b      	ldr	r3, [r7, #16]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d1e6      	bne.n	80054f8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2220      	movs	r2, #32
 800552e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2200      	movs	r2, #0
 8005536:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2200      	movs	r2, #0
 800553c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800553e:	bf00      	nop
 8005540:	3754      	adds	r7, #84	@ 0x54
 8005542:	46bd      	mov	sp, r7
 8005544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005548:	4770      	bx	lr

0800554a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800554a:	b480      	push	{r7}
 800554c:	b085      	sub	sp, #20
 800554e:	af00      	add	r7, sp, #0
 8005550:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005558:	2b01      	cmp	r3, #1
 800555a:	d101      	bne.n	8005560 <HAL_UARTEx_DisableFifoMode+0x16>
 800555c:	2302      	movs	r3, #2
 800555e:	e027      	b.n	80055b0 <HAL_UARTEx_DisableFifoMode+0x66>
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2201      	movs	r2, #1
 8005564:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2224      	movs	r2, #36	@ 0x24
 800556c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	681a      	ldr	r2, [r3, #0]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f022 0201 	bic.w	r2, r2, #1
 8005586:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800558e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2200      	movs	r2, #0
 8005594:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	68fa      	ldr	r2, [r7, #12]
 800559c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2220      	movs	r2, #32
 80055a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2200      	movs	r2, #0
 80055aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80055ae:	2300      	movs	r3, #0
}
 80055b0:	4618      	mov	r0, r3
 80055b2:	3714      	adds	r7, #20
 80055b4:	46bd      	mov	sp, r7
 80055b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ba:	4770      	bx	lr

080055bc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b084      	sub	sp, #16
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
 80055c4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80055cc:	2b01      	cmp	r3, #1
 80055ce:	d101      	bne.n	80055d4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80055d0:	2302      	movs	r3, #2
 80055d2:	e02d      	b.n	8005630 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2201      	movs	r2, #1
 80055d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2224      	movs	r2, #36	@ 0x24
 80055e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	681a      	ldr	r2, [r3, #0]
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f022 0201 	bic.w	r2, r2, #1
 80055fa:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	689b      	ldr	r3, [r3, #8]
 8005602:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	683a      	ldr	r2, [r7, #0]
 800560c:	430a      	orrs	r2, r1
 800560e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005610:	6878      	ldr	r0, [r7, #4]
 8005612:	f000 f84f 	bl	80056b4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	68fa      	ldr	r2, [r7, #12]
 800561c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2220      	movs	r2, #32
 8005622:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2200      	movs	r2, #0
 800562a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800562e:	2300      	movs	r3, #0
}
 8005630:	4618      	mov	r0, r3
 8005632:	3710      	adds	r7, #16
 8005634:	46bd      	mov	sp, r7
 8005636:	bd80      	pop	{r7, pc}

08005638 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b084      	sub	sp, #16
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
 8005640:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005648:	2b01      	cmp	r3, #1
 800564a:	d101      	bne.n	8005650 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800564c:	2302      	movs	r3, #2
 800564e:	e02d      	b.n	80056ac <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2201      	movs	r2, #1
 8005654:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2224      	movs	r2, #36	@ 0x24
 800565c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	681a      	ldr	r2, [r3, #0]
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f022 0201 	bic.w	r2, r2, #1
 8005676:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	689b      	ldr	r3, [r3, #8]
 800567e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	683a      	ldr	r2, [r7, #0]
 8005688:	430a      	orrs	r2, r1
 800568a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800568c:	6878      	ldr	r0, [r7, #4]
 800568e:	f000 f811 	bl	80056b4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	68fa      	ldr	r2, [r7, #12]
 8005698:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2220      	movs	r2, #32
 800569e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2200      	movs	r2, #0
 80056a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80056aa:	2300      	movs	r3, #0
}
 80056ac:	4618      	mov	r0, r3
 80056ae:	3710      	adds	r7, #16
 80056b0:	46bd      	mov	sp, r7
 80056b2:	bd80      	pop	{r7, pc}

080056b4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80056b4:	b480      	push	{r7}
 80056b6:	b085      	sub	sp, #20
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d108      	bne.n	80056d6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2201      	movs	r2, #1
 80056c8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2201      	movs	r2, #1
 80056d0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80056d4:	e031      	b.n	800573a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80056d6:	2308      	movs	r3, #8
 80056d8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80056da:	2308      	movs	r3, #8
 80056dc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	689b      	ldr	r3, [r3, #8]
 80056e4:	0e5b      	lsrs	r3, r3, #25
 80056e6:	b2db      	uxtb	r3, r3
 80056e8:	f003 0307 	and.w	r3, r3, #7
 80056ec:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	689b      	ldr	r3, [r3, #8]
 80056f4:	0f5b      	lsrs	r3, r3, #29
 80056f6:	b2db      	uxtb	r3, r3
 80056f8:	f003 0307 	and.w	r3, r3, #7
 80056fc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80056fe:	7bbb      	ldrb	r3, [r7, #14]
 8005700:	7b3a      	ldrb	r2, [r7, #12]
 8005702:	4911      	ldr	r1, [pc, #68]	@ (8005748 <UARTEx_SetNbDataToProcess+0x94>)
 8005704:	5c8a      	ldrb	r2, [r1, r2]
 8005706:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800570a:	7b3a      	ldrb	r2, [r7, #12]
 800570c:	490f      	ldr	r1, [pc, #60]	@ (800574c <UARTEx_SetNbDataToProcess+0x98>)
 800570e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005710:	fb93 f3f2 	sdiv	r3, r3, r2
 8005714:	b29a      	uxth	r2, r3
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800571c:	7bfb      	ldrb	r3, [r7, #15]
 800571e:	7b7a      	ldrb	r2, [r7, #13]
 8005720:	4909      	ldr	r1, [pc, #36]	@ (8005748 <UARTEx_SetNbDataToProcess+0x94>)
 8005722:	5c8a      	ldrb	r2, [r1, r2]
 8005724:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005728:	7b7a      	ldrb	r2, [r7, #13]
 800572a:	4908      	ldr	r1, [pc, #32]	@ (800574c <UARTEx_SetNbDataToProcess+0x98>)
 800572c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800572e:	fb93 f3f2 	sdiv	r3, r3, r2
 8005732:	b29a      	uxth	r2, r3
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800573a:	bf00      	nop
 800573c:	3714      	adds	r7, #20
 800573e:	46bd      	mov	sp, r7
 8005740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005744:	4770      	bx	lr
 8005746:	bf00      	nop
 8005748:	08009fac 	.word	0x08009fac
 800574c:	08009fb4 	.word	0x08009fb4

08005750 <malloc>:
 8005750:	4b02      	ldr	r3, [pc, #8]	@ (800575c <malloc+0xc>)
 8005752:	4601      	mov	r1, r0
 8005754:	6818      	ldr	r0, [r3, #0]
 8005756:	f000 b82d 	b.w	80057b4 <_malloc_r>
 800575a:	bf00      	nop
 800575c:	20000018 	.word	0x20000018

08005760 <free>:
 8005760:	4b02      	ldr	r3, [pc, #8]	@ (800576c <free+0xc>)
 8005762:	4601      	mov	r1, r0
 8005764:	6818      	ldr	r0, [r3, #0]
 8005766:	f002 b827 	b.w	80077b8 <_free_r>
 800576a:	bf00      	nop
 800576c:	20000018 	.word	0x20000018

08005770 <sbrk_aligned>:
 8005770:	b570      	push	{r4, r5, r6, lr}
 8005772:	4e0f      	ldr	r6, [pc, #60]	@ (80057b0 <sbrk_aligned+0x40>)
 8005774:	460c      	mov	r4, r1
 8005776:	6831      	ldr	r1, [r6, #0]
 8005778:	4605      	mov	r5, r0
 800577a:	b911      	cbnz	r1, 8005782 <sbrk_aligned+0x12>
 800577c:	f001 f96a 	bl	8006a54 <_sbrk_r>
 8005780:	6030      	str	r0, [r6, #0]
 8005782:	4621      	mov	r1, r4
 8005784:	4628      	mov	r0, r5
 8005786:	f001 f965 	bl	8006a54 <_sbrk_r>
 800578a:	1c43      	adds	r3, r0, #1
 800578c:	d103      	bne.n	8005796 <sbrk_aligned+0x26>
 800578e:	f04f 34ff 	mov.w	r4, #4294967295
 8005792:	4620      	mov	r0, r4
 8005794:	bd70      	pop	{r4, r5, r6, pc}
 8005796:	1cc4      	adds	r4, r0, #3
 8005798:	f024 0403 	bic.w	r4, r4, #3
 800579c:	42a0      	cmp	r0, r4
 800579e:	d0f8      	beq.n	8005792 <sbrk_aligned+0x22>
 80057a0:	1a21      	subs	r1, r4, r0
 80057a2:	4628      	mov	r0, r5
 80057a4:	f001 f956 	bl	8006a54 <_sbrk_r>
 80057a8:	3001      	adds	r0, #1
 80057aa:	d1f2      	bne.n	8005792 <sbrk_aligned+0x22>
 80057ac:	e7ef      	b.n	800578e <sbrk_aligned+0x1e>
 80057ae:	bf00      	nop
 80057b0:	200003e8 	.word	0x200003e8

080057b4 <_malloc_r>:
 80057b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80057b8:	1ccd      	adds	r5, r1, #3
 80057ba:	f025 0503 	bic.w	r5, r5, #3
 80057be:	3508      	adds	r5, #8
 80057c0:	2d0c      	cmp	r5, #12
 80057c2:	bf38      	it	cc
 80057c4:	250c      	movcc	r5, #12
 80057c6:	2d00      	cmp	r5, #0
 80057c8:	4606      	mov	r6, r0
 80057ca:	db01      	blt.n	80057d0 <_malloc_r+0x1c>
 80057cc:	42a9      	cmp	r1, r5
 80057ce:	d904      	bls.n	80057da <_malloc_r+0x26>
 80057d0:	230c      	movs	r3, #12
 80057d2:	6033      	str	r3, [r6, #0]
 80057d4:	2000      	movs	r0, #0
 80057d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80057da:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80058b0 <_malloc_r+0xfc>
 80057de:	f000 f869 	bl	80058b4 <__malloc_lock>
 80057e2:	f8d8 3000 	ldr.w	r3, [r8]
 80057e6:	461c      	mov	r4, r3
 80057e8:	bb44      	cbnz	r4, 800583c <_malloc_r+0x88>
 80057ea:	4629      	mov	r1, r5
 80057ec:	4630      	mov	r0, r6
 80057ee:	f7ff ffbf 	bl	8005770 <sbrk_aligned>
 80057f2:	1c43      	adds	r3, r0, #1
 80057f4:	4604      	mov	r4, r0
 80057f6:	d158      	bne.n	80058aa <_malloc_r+0xf6>
 80057f8:	f8d8 4000 	ldr.w	r4, [r8]
 80057fc:	4627      	mov	r7, r4
 80057fe:	2f00      	cmp	r7, #0
 8005800:	d143      	bne.n	800588a <_malloc_r+0xd6>
 8005802:	2c00      	cmp	r4, #0
 8005804:	d04b      	beq.n	800589e <_malloc_r+0xea>
 8005806:	6823      	ldr	r3, [r4, #0]
 8005808:	4639      	mov	r1, r7
 800580a:	4630      	mov	r0, r6
 800580c:	eb04 0903 	add.w	r9, r4, r3
 8005810:	f001 f920 	bl	8006a54 <_sbrk_r>
 8005814:	4581      	cmp	r9, r0
 8005816:	d142      	bne.n	800589e <_malloc_r+0xea>
 8005818:	6821      	ldr	r1, [r4, #0]
 800581a:	1a6d      	subs	r5, r5, r1
 800581c:	4629      	mov	r1, r5
 800581e:	4630      	mov	r0, r6
 8005820:	f7ff ffa6 	bl	8005770 <sbrk_aligned>
 8005824:	3001      	adds	r0, #1
 8005826:	d03a      	beq.n	800589e <_malloc_r+0xea>
 8005828:	6823      	ldr	r3, [r4, #0]
 800582a:	442b      	add	r3, r5
 800582c:	6023      	str	r3, [r4, #0]
 800582e:	f8d8 3000 	ldr.w	r3, [r8]
 8005832:	685a      	ldr	r2, [r3, #4]
 8005834:	bb62      	cbnz	r2, 8005890 <_malloc_r+0xdc>
 8005836:	f8c8 7000 	str.w	r7, [r8]
 800583a:	e00f      	b.n	800585c <_malloc_r+0xa8>
 800583c:	6822      	ldr	r2, [r4, #0]
 800583e:	1b52      	subs	r2, r2, r5
 8005840:	d420      	bmi.n	8005884 <_malloc_r+0xd0>
 8005842:	2a0b      	cmp	r2, #11
 8005844:	d917      	bls.n	8005876 <_malloc_r+0xc2>
 8005846:	1961      	adds	r1, r4, r5
 8005848:	42a3      	cmp	r3, r4
 800584a:	6025      	str	r5, [r4, #0]
 800584c:	bf18      	it	ne
 800584e:	6059      	strne	r1, [r3, #4]
 8005850:	6863      	ldr	r3, [r4, #4]
 8005852:	bf08      	it	eq
 8005854:	f8c8 1000 	streq.w	r1, [r8]
 8005858:	5162      	str	r2, [r4, r5]
 800585a:	604b      	str	r3, [r1, #4]
 800585c:	4630      	mov	r0, r6
 800585e:	f000 f82f 	bl	80058c0 <__malloc_unlock>
 8005862:	f104 000b 	add.w	r0, r4, #11
 8005866:	1d23      	adds	r3, r4, #4
 8005868:	f020 0007 	bic.w	r0, r0, #7
 800586c:	1ac2      	subs	r2, r0, r3
 800586e:	bf1c      	itt	ne
 8005870:	1a1b      	subne	r3, r3, r0
 8005872:	50a3      	strne	r3, [r4, r2]
 8005874:	e7af      	b.n	80057d6 <_malloc_r+0x22>
 8005876:	6862      	ldr	r2, [r4, #4]
 8005878:	42a3      	cmp	r3, r4
 800587a:	bf0c      	ite	eq
 800587c:	f8c8 2000 	streq.w	r2, [r8]
 8005880:	605a      	strne	r2, [r3, #4]
 8005882:	e7eb      	b.n	800585c <_malloc_r+0xa8>
 8005884:	4623      	mov	r3, r4
 8005886:	6864      	ldr	r4, [r4, #4]
 8005888:	e7ae      	b.n	80057e8 <_malloc_r+0x34>
 800588a:	463c      	mov	r4, r7
 800588c:	687f      	ldr	r7, [r7, #4]
 800588e:	e7b6      	b.n	80057fe <_malloc_r+0x4a>
 8005890:	461a      	mov	r2, r3
 8005892:	685b      	ldr	r3, [r3, #4]
 8005894:	42a3      	cmp	r3, r4
 8005896:	d1fb      	bne.n	8005890 <_malloc_r+0xdc>
 8005898:	2300      	movs	r3, #0
 800589a:	6053      	str	r3, [r2, #4]
 800589c:	e7de      	b.n	800585c <_malloc_r+0xa8>
 800589e:	230c      	movs	r3, #12
 80058a0:	6033      	str	r3, [r6, #0]
 80058a2:	4630      	mov	r0, r6
 80058a4:	f000 f80c 	bl	80058c0 <__malloc_unlock>
 80058a8:	e794      	b.n	80057d4 <_malloc_r+0x20>
 80058aa:	6005      	str	r5, [r0, #0]
 80058ac:	e7d6      	b.n	800585c <_malloc_r+0xa8>
 80058ae:	bf00      	nop
 80058b0:	200003ec 	.word	0x200003ec

080058b4 <__malloc_lock>:
 80058b4:	4801      	ldr	r0, [pc, #4]	@ (80058bc <__malloc_lock+0x8>)
 80058b6:	f001 b91a 	b.w	8006aee <__retarget_lock_acquire_recursive>
 80058ba:	bf00      	nop
 80058bc:	20000530 	.word	0x20000530

080058c0 <__malloc_unlock>:
 80058c0:	4801      	ldr	r0, [pc, #4]	@ (80058c8 <__malloc_unlock+0x8>)
 80058c2:	f001 b915 	b.w	8006af0 <__retarget_lock_release_recursive>
 80058c6:	bf00      	nop
 80058c8:	20000530 	.word	0x20000530

080058cc <__cvt>:
 80058cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80058d0:	ec57 6b10 	vmov	r6, r7, d0
 80058d4:	2f00      	cmp	r7, #0
 80058d6:	460c      	mov	r4, r1
 80058d8:	4619      	mov	r1, r3
 80058da:	463b      	mov	r3, r7
 80058dc:	bfbb      	ittet	lt
 80058de:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80058e2:	461f      	movlt	r7, r3
 80058e4:	2300      	movge	r3, #0
 80058e6:	232d      	movlt	r3, #45	@ 0x2d
 80058e8:	700b      	strb	r3, [r1, #0]
 80058ea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80058ec:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80058f0:	4691      	mov	r9, r2
 80058f2:	f023 0820 	bic.w	r8, r3, #32
 80058f6:	bfbc      	itt	lt
 80058f8:	4632      	movlt	r2, r6
 80058fa:	4616      	movlt	r6, r2
 80058fc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005900:	d005      	beq.n	800590e <__cvt+0x42>
 8005902:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005906:	d100      	bne.n	800590a <__cvt+0x3e>
 8005908:	3401      	adds	r4, #1
 800590a:	2102      	movs	r1, #2
 800590c:	e000      	b.n	8005910 <__cvt+0x44>
 800590e:	2103      	movs	r1, #3
 8005910:	ab03      	add	r3, sp, #12
 8005912:	9301      	str	r3, [sp, #4]
 8005914:	ab02      	add	r3, sp, #8
 8005916:	9300      	str	r3, [sp, #0]
 8005918:	ec47 6b10 	vmov	d0, r6, r7
 800591c:	4653      	mov	r3, sl
 800591e:	4622      	mov	r2, r4
 8005920:	f001 f986 	bl	8006c30 <_dtoa_r>
 8005924:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005928:	4605      	mov	r5, r0
 800592a:	d119      	bne.n	8005960 <__cvt+0x94>
 800592c:	f019 0f01 	tst.w	r9, #1
 8005930:	d00e      	beq.n	8005950 <__cvt+0x84>
 8005932:	eb00 0904 	add.w	r9, r0, r4
 8005936:	2200      	movs	r2, #0
 8005938:	2300      	movs	r3, #0
 800593a:	4630      	mov	r0, r6
 800593c:	4639      	mov	r1, r7
 800593e:	f7fb f8db 	bl	8000af8 <__aeabi_dcmpeq>
 8005942:	b108      	cbz	r0, 8005948 <__cvt+0x7c>
 8005944:	f8cd 900c 	str.w	r9, [sp, #12]
 8005948:	2230      	movs	r2, #48	@ 0x30
 800594a:	9b03      	ldr	r3, [sp, #12]
 800594c:	454b      	cmp	r3, r9
 800594e:	d31e      	bcc.n	800598e <__cvt+0xc2>
 8005950:	9b03      	ldr	r3, [sp, #12]
 8005952:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005954:	1b5b      	subs	r3, r3, r5
 8005956:	4628      	mov	r0, r5
 8005958:	6013      	str	r3, [r2, #0]
 800595a:	b004      	add	sp, #16
 800595c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005960:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005964:	eb00 0904 	add.w	r9, r0, r4
 8005968:	d1e5      	bne.n	8005936 <__cvt+0x6a>
 800596a:	7803      	ldrb	r3, [r0, #0]
 800596c:	2b30      	cmp	r3, #48	@ 0x30
 800596e:	d10a      	bne.n	8005986 <__cvt+0xba>
 8005970:	2200      	movs	r2, #0
 8005972:	2300      	movs	r3, #0
 8005974:	4630      	mov	r0, r6
 8005976:	4639      	mov	r1, r7
 8005978:	f7fb f8be 	bl	8000af8 <__aeabi_dcmpeq>
 800597c:	b918      	cbnz	r0, 8005986 <__cvt+0xba>
 800597e:	f1c4 0401 	rsb	r4, r4, #1
 8005982:	f8ca 4000 	str.w	r4, [sl]
 8005986:	f8da 3000 	ldr.w	r3, [sl]
 800598a:	4499      	add	r9, r3
 800598c:	e7d3      	b.n	8005936 <__cvt+0x6a>
 800598e:	1c59      	adds	r1, r3, #1
 8005990:	9103      	str	r1, [sp, #12]
 8005992:	701a      	strb	r2, [r3, #0]
 8005994:	e7d9      	b.n	800594a <__cvt+0x7e>

08005996 <__exponent>:
 8005996:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005998:	2900      	cmp	r1, #0
 800599a:	bfba      	itte	lt
 800599c:	4249      	neglt	r1, r1
 800599e:	232d      	movlt	r3, #45	@ 0x2d
 80059a0:	232b      	movge	r3, #43	@ 0x2b
 80059a2:	2909      	cmp	r1, #9
 80059a4:	7002      	strb	r2, [r0, #0]
 80059a6:	7043      	strb	r3, [r0, #1]
 80059a8:	dd29      	ble.n	80059fe <__exponent+0x68>
 80059aa:	f10d 0307 	add.w	r3, sp, #7
 80059ae:	461d      	mov	r5, r3
 80059b0:	270a      	movs	r7, #10
 80059b2:	461a      	mov	r2, r3
 80059b4:	fbb1 f6f7 	udiv	r6, r1, r7
 80059b8:	fb07 1416 	mls	r4, r7, r6, r1
 80059bc:	3430      	adds	r4, #48	@ 0x30
 80059be:	f802 4c01 	strb.w	r4, [r2, #-1]
 80059c2:	460c      	mov	r4, r1
 80059c4:	2c63      	cmp	r4, #99	@ 0x63
 80059c6:	f103 33ff 	add.w	r3, r3, #4294967295
 80059ca:	4631      	mov	r1, r6
 80059cc:	dcf1      	bgt.n	80059b2 <__exponent+0x1c>
 80059ce:	3130      	adds	r1, #48	@ 0x30
 80059d0:	1e94      	subs	r4, r2, #2
 80059d2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80059d6:	1c41      	adds	r1, r0, #1
 80059d8:	4623      	mov	r3, r4
 80059da:	42ab      	cmp	r3, r5
 80059dc:	d30a      	bcc.n	80059f4 <__exponent+0x5e>
 80059de:	f10d 0309 	add.w	r3, sp, #9
 80059e2:	1a9b      	subs	r3, r3, r2
 80059e4:	42ac      	cmp	r4, r5
 80059e6:	bf88      	it	hi
 80059e8:	2300      	movhi	r3, #0
 80059ea:	3302      	adds	r3, #2
 80059ec:	4403      	add	r3, r0
 80059ee:	1a18      	subs	r0, r3, r0
 80059f0:	b003      	add	sp, #12
 80059f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80059f4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80059f8:	f801 6f01 	strb.w	r6, [r1, #1]!
 80059fc:	e7ed      	b.n	80059da <__exponent+0x44>
 80059fe:	2330      	movs	r3, #48	@ 0x30
 8005a00:	3130      	adds	r1, #48	@ 0x30
 8005a02:	7083      	strb	r3, [r0, #2]
 8005a04:	70c1      	strb	r1, [r0, #3]
 8005a06:	1d03      	adds	r3, r0, #4
 8005a08:	e7f1      	b.n	80059ee <__exponent+0x58>
	...

08005a0c <_printf_float>:
 8005a0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a10:	b08d      	sub	sp, #52	@ 0x34
 8005a12:	460c      	mov	r4, r1
 8005a14:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005a18:	4616      	mov	r6, r2
 8005a1a:	461f      	mov	r7, r3
 8005a1c:	4605      	mov	r5, r0
 8005a1e:	f000 ffe1 	bl	80069e4 <_localeconv_r>
 8005a22:	6803      	ldr	r3, [r0, #0]
 8005a24:	9304      	str	r3, [sp, #16]
 8005a26:	4618      	mov	r0, r3
 8005a28:	f7fa fc3a 	bl	80002a0 <strlen>
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005a30:	f8d8 3000 	ldr.w	r3, [r8]
 8005a34:	9005      	str	r0, [sp, #20]
 8005a36:	3307      	adds	r3, #7
 8005a38:	f023 0307 	bic.w	r3, r3, #7
 8005a3c:	f103 0208 	add.w	r2, r3, #8
 8005a40:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005a44:	f8d4 b000 	ldr.w	fp, [r4]
 8005a48:	f8c8 2000 	str.w	r2, [r8]
 8005a4c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005a50:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005a54:	9307      	str	r3, [sp, #28]
 8005a56:	f8cd 8018 	str.w	r8, [sp, #24]
 8005a5a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005a5e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a62:	4b9c      	ldr	r3, [pc, #624]	@ (8005cd4 <_printf_float+0x2c8>)
 8005a64:	f04f 32ff 	mov.w	r2, #4294967295
 8005a68:	f7fb f878 	bl	8000b5c <__aeabi_dcmpun>
 8005a6c:	bb70      	cbnz	r0, 8005acc <_printf_float+0xc0>
 8005a6e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a72:	4b98      	ldr	r3, [pc, #608]	@ (8005cd4 <_printf_float+0x2c8>)
 8005a74:	f04f 32ff 	mov.w	r2, #4294967295
 8005a78:	f7fb f852 	bl	8000b20 <__aeabi_dcmple>
 8005a7c:	bb30      	cbnz	r0, 8005acc <_printf_float+0xc0>
 8005a7e:	2200      	movs	r2, #0
 8005a80:	2300      	movs	r3, #0
 8005a82:	4640      	mov	r0, r8
 8005a84:	4649      	mov	r1, r9
 8005a86:	f7fb f841 	bl	8000b0c <__aeabi_dcmplt>
 8005a8a:	b110      	cbz	r0, 8005a92 <_printf_float+0x86>
 8005a8c:	232d      	movs	r3, #45	@ 0x2d
 8005a8e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a92:	4a91      	ldr	r2, [pc, #580]	@ (8005cd8 <_printf_float+0x2cc>)
 8005a94:	4b91      	ldr	r3, [pc, #580]	@ (8005cdc <_printf_float+0x2d0>)
 8005a96:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005a9a:	bf94      	ite	ls
 8005a9c:	4690      	movls	r8, r2
 8005a9e:	4698      	movhi	r8, r3
 8005aa0:	2303      	movs	r3, #3
 8005aa2:	6123      	str	r3, [r4, #16]
 8005aa4:	f02b 0304 	bic.w	r3, fp, #4
 8005aa8:	6023      	str	r3, [r4, #0]
 8005aaa:	f04f 0900 	mov.w	r9, #0
 8005aae:	9700      	str	r7, [sp, #0]
 8005ab0:	4633      	mov	r3, r6
 8005ab2:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005ab4:	4621      	mov	r1, r4
 8005ab6:	4628      	mov	r0, r5
 8005ab8:	f000 f9d2 	bl	8005e60 <_printf_common>
 8005abc:	3001      	adds	r0, #1
 8005abe:	f040 808d 	bne.w	8005bdc <_printf_float+0x1d0>
 8005ac2:	f04f 30ff 	mov.w	r0, #4294967295
 8005ac6:	b00d      	add	sp, #52	@ 0x34
 8005ac8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005acc:	4642      	mov	r2, r8
 8005ace:	464b      	mov	r3, r9
 8005ad0:	4640      	mov	r0, r8
 8005ad2:	4649      	mov	r1, r9
 8005ad4:	f7fb f842 	bl	8000b5c <__aeabi_dcmpun>
 8005ad8:	b140      	cbz	r0, 8005aec <_printf_float+0xe0>
 8005ada:	464b      	mov	r3, r9
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	bfbc      	itt	lt
 8005ae0:	232d      	movlt	r3, #45	@ 0x2d
 8005ae2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005ae6:	4a7e      	ldr	r2, [pc, #504]	@ (8005ce0 <_printf_float+0x2d4>)
 8005ae8:	4b7e      	ldr	r3, [pc, #504]	@ (8005ce4 <_printf_float+0x2d8>)
 8005aea:	e7d4      	b.n	8005a96 <_printf_float+0x8a>
 8005aec:	6863      	ldr	r3, [r4, #4]
 8005aee:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005af2:	9206      	str	r2, [sp, #24]
 8005af4:	1c5a      	adds	r2, r3, #1
 8005af6:	d13b      	bne.n	8005b70 <_printf_float+0x164>
 8005af8:	2306      	movs	r3, #6
 8005afa:	6063      	str	r3, [r4, #4]
 8005afc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005b00:	2300      	movs	r3, #0
 8005b02:	6022      	str	r2, [r4, #0]
 8005b04:	9303      	str	r3, [sp, #12]
 8005b06:	ab0a      	add	r3, sp, #40	@ 0x28
 8005b08:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005b0c:	ab09      	add	r3, sp, #36	@ 0x24
 8005b0e:	9300      	str	r3, [sp, #0]
 8005b10:	6861      	ldr	r1, [r4, #4]
 8005b12:	ec49 8b10 	vmov	d0, r8, r9
 8005b16:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005b1a:	4628      	mov	r0, r5
 8005b1c:	f7ff fed6 	bl	80058cc <__cvt>
 8005b20:	9b06      	ldr	r3, [sp, #24]
 8005b22:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005b24:	2b47      	cmp	r3, #71	@ 0x47
 8005b26:	4680      	mov	r8, r0
 8005b28:	d129      	bne.n	8005b7e <_printf_float+0x172>
 8005b2a:	1cc8      	adds	r0, r1, #3
 8005b2c:	db02      	blt.n	8005b34 <_printf_float+0x128>
 8005b2e:	6863      	ldr	r3, [r4, #4]
 8005b30:	4299      	cmp	r1, r3
 8005b32:	dd41      	ble.n	8005bb8 <_printf_float+0x1ac>
 8005b34:	f1aa 0a02 	sub.w	sl, sl, #2
 8005b38:	fa5f fa8a 	uxtb.w	sl, sl
 8005b3c:	3901      	subs	r1, #1
 8005b3e:	4652      	mov	r2, sl
 8005b40:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005b44:	9109      	str	r1, [sp, #36]	@ 0x24
 8005b46:	f7ff ff26 	bl	8005996 <__exponent>
 8005b4a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005b4c:	1813      	adds	r3, r2, r0
 8005b4e:	2a01      	cmp	r2, #1
 8005b50:	4681      	mov	r9, r0
 8005b52:	6123      	str	r3, [r4, #16]
 8005b54:	dc02      	bgt.n	8005b5c <_printf_float+0x150>
 8005b56:	6822      	ldr	r2, [r4, #0]
 8005b58:	07d2      	lsls	r2, r2, #31
 8005b5a:	d501      	bpl.n	8005b60 <_printf_float+0x154>
 8005b5c:	3301      	adds	r3, #1
 8005b5e:	6123      	str	r3, [r4, #16]
 8005b60:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d0a2      	beq.n	8005aae <_printf_float+0xa2>
 8005b68:	232d      	movs	r3, #45	@ 0x2d
 8005b6a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b6e:	e79e      	b.n	8005aae <_printf_float+0xa2>
 8005b70:	9a06      	ldr	r2, [sp, #24]
 8005b72:	2a47      	cmp	r2, #71	@ 0x47
 8005b74:	d1c2      	bne.n	8005afc <_printf_float+0xf0>
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d1c0      	bne.n	8005afc <_printf_float+0xf0>
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	e7bd      	b.n	8005afa <_printf_float+0xee>
 8005b7e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005b82:	d9db      	bls.n	8005b3c <_printf_float+0x130>
 8005b84:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005b88:	d118      	bne.n	8005bbc <_printf_float+0x1b0>
 8005b8a:	2900      	cmp	r1, #0
 8005b8c:	6863      	ldr	r3, [r4, #4]
 8005b8e:	dd0b      	ble.n	8005ba8 <_printf_float+0x19c>
 8005b90:	6121      	str	r1, [r4, #16]
 8005b92:	b913      	cbnz	r3, 8005b9a <_printf_float+0x18e>
 8005b94:	6822      	ldr	r2, [r4, #0]
 8005b96:	07d0      	lsls	r0, r2, #31
 8005b98:	d502      	bpl.n	8005ba0 <_printf_float+0x194>
 8005b9a:	3301      	adds	r3, #1
 8005b9c:	440b      	add	r3, r1
 8005b9e:	6123      	str	r3, [r4, #16]
 8005ba0:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005ba2:	f04f 0900 	mov.w	r9, #0
 8005ba6:	e7db      	b.n	8005b60 <_printf_float+0x154>
 8005ba8:	b913      	cbnz	r3, 8005bb0 <_printf_float+0x1a4>
 8005baa:	6822      	ldr	r2, [r4, #0]
 8005bac:	07d2      	lsls	r2, r2, #31
 8005bae:	d501      	bpl.n	8005bb4 <_printf_float+0x1a8>
 8005bb0:	3302      	adds	r3, #2
 8005bb2:	e7f4      	b.n	8005b9e <_printf_float+0x192>
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	e7f2      	b.n	8005b9e <_printf_float+0x192>
 8005bb8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005bbc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005bbe:	4299      	cmp	r1, r3
 8005bc0:	db05      	blt.n	8005bce <_printf_float+0x1c2>
 8005bc2:	6823      	ldr	r3, [r4, #0]
 8005bc4:	6121      	str	r1, [r4, #16]
 8005bc6:	07d8      	lsls	r0, r3, #31
 8005bc8:	d5ea      	bpl.n	8005ba0 <_printf_float+0x194>
 8005bca:	1c4b      	adds	r3, r1, #1
 8005bcc:	e7e7      	b.n	8005b9e <_printf_float+0x192>
 8005bce:	2900      	cmp	r1, #0
 8005bd0:	bfd4      	ite	le
 8005bd2:	f1c1 0202 	rsble	r2, r1, #2
 8005bd6:	2201      	movgt	r2, #1
 8005bd8:	4413      	add	r3, r2
 8005bda:	e7e0      	b.n	8005b9e <_printf_float+0x192>
 8005bdc:	6823      	ldr	r3, [r4, #0]
 8005bde:	055a      	lsls	r2, r3, #21
 8005be0:	d407      	bmi.n	8005bf2 <_printf_float+0x1e6>
 8005be2:	6923      	ldr	r3, [r4, #16]
 8005be4:	4642      	mov	r2, r8
 8005be6:	4631      	mov	r1, r6
 8005be8:	4628      	mov	r0, r5
 8005bea:	47b8      	blx	r7
 8005bec:	3001      	adds	r0, #1
 8005bee:	d12b      	bne.n	8005c48 <_printf_float+0x23c>
 8005bf0:	e767      	b.n	8005ac2 <_printf_float+0xb6>
 8005bf2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005bf6:	f240 80dd 	bls.w	8005db4 <_printf_float+0x3a8>
 8005bfa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005bfe:	2200      	movs	r2, #0
 8005c00:	2300      	movs	r3, #0
 8005c02:	f7fa ff79 	bl	8000af8 <__aeabi_dcmpeq>
 8005c06:	2800      	cmp	r0, #0
 8005c08:	d033      	beq.n	8005c72 <_printf_float+0x266>
 8005c0a:	4a37      	ldr	r2, [pc, #220]	@ (8005ce8 <_printf_float+0x2dc>)
 8005c0c:	2301      	movs	r3, #1
 8005c0e:	4631      	mov	r1, r6
 8005c10:	4628      	mov	r0, r5
 8005c12:	47b8      	blx	r7
 8005c14:	3001      	adds	r0, #1
 8005c16:	f43f af54 	beq.w	8005ac2 <_printf_float+0xb6>
 8005c1a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005c1e:	4543      	cmp	r3, r8
 8005c20:	db02      	blt.n	8005c28 <_printf_float+0x21c>
 8005c22:	6823      	ldr	r3, [r4, #0]
 8005c24:	07d8      	lsls	r0, r3, #31
 8005c26:	d50f      	bpl.n	8005c48 <_printf_float+0x23c>
 8005c28:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c2c:	4631      	mov	r1, r6
 8005c2e:	4628      	mov	r0, r5
 8005c30:	47b8      	blx	r7
 8005c32:	3001      	adds	r0, #1
 8005c34:	f43f af45 	beq.w	8005ac2 <_printf_float+0xb6>
 8005c38:	f04f 0900 	mov.w	r9, #0
 8005c3c:	f108 38ff 	add.w	r8, r8, #4294967295
 8005c40:	f104 0a1a 	add.w	sl, r4, #26
 8005c44:	45c8      	cmp	r8, r9
 8005c46:	dc09      	bgt.n	8005c5c <_printf_float+0x250>
 8005c48:	6823      	ldr	r3, [r4, #0]
 8005c4a:	079b      	lsls	r3, r3, #30
 8005c4c:	f100 8103 	bmi.w	8005e56 <_printf_float+0x44a>
 8005c50:	68e0      	ldr	r0, [r4, #12]
 8005c52:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005c54:	4298      	cmp	r0, r3
 8005c56:	bfb8      	it	lt
 8005c58:	4618      	movlt	r0, r3
 8005c5a:	e734      	b.n	8005ac6 <_printf_float+0xba>
 8005c5c:	2301      	movs	r3, #1
 8005c5e:	4652      	mov	r2, sl
 8005c60:	4631      	mov	r1, r6
 8005c62:	4628      	mov	r0, r5
 8005c64:	47b8      	blx	r7
 8005c66:	3001      	adds	r0, #1
 8005c68:	f43f af2b 	beq.w	8005ac2 <_printf_float+0xb6>
 8005c6c:	f109 0901 	add.w	r9, r9, #1
 8005c70:	e7e8      	b.n	8005c44 <_printf_float+0x238>
 8005c72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	dc39      	bgt.n	8005cec <_printf_float+0x2e0>
 8005c78:	4a1b      	ldr	r2, [pc, #108]	@ (8005ce8 <_printf_float+0x2dc>)
 8005c7a:	2301      	movs	r3, #1
 8005c7c:	4631      	mov	r1, r6
 8005c7e:	4628      	mov	r0, r5
 8005c80:	47b8      	blx	r7
 8005c82:	3001      	adds	r0, #1
 8005c84:	f43f af1d 	beq.w	8005ac2 <_printf_float+0xb6>
 8005c88:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005c8c:	ea59 0303 	orrs.w	r3, r9, r3
 8005c90:	d102      	bne.n	8005c98 <_printf_float+0x28c>
 8005c92:	6823      	ldr	r3, [r4, #0]
 8005c94:	07d9      	lsls	r1, r3, #31
 8005c96:	d5d7      	bpl.n	8005c48 <_printf_float+0x23c>
 8005c98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c9c:	4631      	mov	r1, r6
 8005c9e:	4628      	mov	r0, r5
 8005ca0:	47b8      	blx	r7
 8005ca2:	3001      	adds	r0, #1
 8005ca4:	f43f af0d 	beq.w	8005ac2 <_printf_float+0xb6>
 8005ca8:	f04f 0a00 	mov.w	sl, #0
 8005cac:	f104 0b1a 	add.w	fp, r4, #26
 8005cb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cb2:	425b      	negs	r3, r3
 8005cb4:	4553      	cmp	r3, sl
 8005cb6:	dc01      	bgt.n	8005cbc <_printf_float+0x2b0>
 8005cb8:	464b      	mov	r3, r9
 8005cba:	e793      	b.n	8005be4 <_printf_float+0x1d8>
 8005cbc:	2301      	movs	r3, #1
 8005cbe:	465a      	mov	r2, fp
 8005cc0:	4631      	mov	r1, r6
 8005cc2:	4628      	mov	r0, r5
 8005cc4:	47b8      	blx	r7
 8005cc6:	3001      	adds	r0, #1
 8005cc8:	f43f aefb 	beq.w	8005ac2 <_printf_float+0xb6>
 8005ccc:	f10a 0a01 	add.w	sl, sl, #1
 8005cd0:	e7ee      	b.n	8005cb0 <_printf_float+0x2a4>
 8005cd2:	bf00      	nop
 8005cd4:	7fefffff 	.word	0x7fefffff
 8005cd8:	08009fbc 	.word	0x08009fbc
 8005cdc:	08009fc0 	.word	0x08009fc0
 8005ce0:	08009fc4 	.word	0x08009fc4
 8005ce4:	08009fc8 	.word	0x08009fc8
 8005ce8:	08009fcc 	.word	0x08009fcc
 8005cec:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005cee:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005cf2:	4553      	cmp	r3, sl
 8005cf4:	bfa8      	it	ge
 8005cf6:	4653      	movge	r3, sl
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	4699      	mov	r9, r3
 8005cfc:	dc36      	bgt.n	8005d6c <_printf_float+0x360>
 8005cfe:	f04f 0b00 	mov.w	fp, #0
 8005d02:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005d06:	f104 021a 	add.w	r2, r4, #26
 8005d0a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005d0c:	9306      	str	r3, [sp, #24]
 8005d0e:	eba3 0309 	sub.w	r3, r3, r9
 8005d12:	455b      	cmp	r3, fp
 8005d14:	dc31      	bgt.n	8005d7a <_printf_float+0x36e>
 8005d16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d18:	459a      	cmp	sl, r3
 8005d1a:	dc3a      	bgt.n	8005d92 <_printf_float+0x386>
 8005d1c:	6823      	ldr	r3, [r4, #0]
 8005d1e:	07da      	lsls	r2, r3, #31
 8005d20:	d437      	bmi.n	8005d92 <_printf_float+0x386>
 8005d22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d24:	ebaa 0903 	sub.w	r9, sl, r3
 8005d28:	9b06      	ldr	r3, [sp, #24]
 8005d2a:	ebaa 0303 	sub.w	r3, sl, r3
 8005d2e:	4599      	cmp	r9, r3
 8005d30:	bfa8      	it	ge
 8005d32:	4699      	movge	r9, r3
 8005d34:	f1b9 0f00 	cmp.w	r9, #0
 8005d38:	dc33      	bgt.n	8005da2 <_printf_float+0x396>
 8005d3a:	f04f 0800 	mov.w	r8, #0
 8005d3e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005d42:	f104 0b1a 	add.w	fp, r4, #26
 8005d46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d48:	ebaa 0303 	sub.w	r3, sl, r3
 8005d4c:	eba3 0309 	sub.w	r3, r3, r9
 8005d50:	4543      	cmp	r3, r8
 8005d52:	f77f af79 	ble.w	8005c48 <_printf_float+0x23c>
 8005d56:	2301      	movs	r3, #1
 8005d58:	465a      	mov	r2, fp
 8005d5a:	4631      	mov	r1, r6
 8005d5c:	4628      	mov	r0, r5
 8005d5e:	47b8      	blx	r7
 8005d60:	3001      	adds	r0, #1
 8005d62:	f43f aeae 	beq.w	8005ac2 <_printf_float+0xb6>
 8005d66:	f108 0801 	add.w	r8, r8, #1
 8005d6a:	e7ec      	b.n	8005d46 <_printf_float+0x33a>
 8005d6c:	4642      	mov	r2, r8
 8005d6e:	4631      	mov	r1, r6
 8005d70:	4628      	mov	r0, r5
 8005d72:	47b8      	blx	r7
 8005d74:	3001      	adds	r0, #1
 8005d76:	d1c2      	bne.n	8005cfe <_printf_float+0x2f2>
 8005d78:	e6a3      	b.n	8005ac2 <_printf_float+0xb6>
 8005d7a:	2301      	movs	r3, #1
 8005d7c:	4631      	mov	r1, r6
 8005d7e:	4628      	mov	r0, r5
 8005d80:	9206      	str	r2, [sp, #24]
 8005d82:	47b8      	blx	r7
 8005d84:	3001      	adds	r0, #1
 8005d86:	f43f ae9c 	beq.w	8005ac2 <_printf_float+0xb6>
 8005d8a:	9a06      	ldr	r2, [sp, #24]
 8005d8c:	f10b 0b01 	add.w	fp, fp, #1
 8005d90:	e7bb      	b.n	8005d0a <_printf_float+0x2fe>
 8005d92:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d96:	4631      	mov	r1, r6
 8005d98:	4628      	mov	r0, r5
 8005d9a:	47b8      	blx	r7
 8005d9c:	3001      	adds	r0, #1
 8005d9e:	d1c0      	bne.n	8005d22 <_printf_float+0x316>
 8005da0:	e68f      	b.n	8005ac2 <_printf_float+0xb6>
 8005da2:	9a06      	ldr	r2, [sp, #24]
 8005da4:	464b      	mov	r3, r9
 8005da6:	4442      	add	r2, r8
 8005da8:	4631      	mov	r1, r6
 8005daa:	4628      	mov	r0, r5
 8005dac:	47b8      	blx	r7
 8005dae:	3001      	adds	r0, #1
 8005db0:	d1c3      	bne.n	8005d3a <_printf_float+0x32e>
 8005db2:	e686      	b.n	8005ac2 <_printf_float+0xb6>
 8005db4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005db8:	f1ba 0f01 	cmp.w	sl, #1
 8005dbc:	dc01      	bgt.n	8005dc2 <_printf_float+0x3b6>
 8005dbe:	07db      	lsls	r3, r3, #31
 8005dc0:	d536      	bpl.n	8005e30 <_printf_float+0x424>
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	4642      	mov	r2, r8
 8005dc6:	4631      	mov	r1, r6
 8005dc8:	4628      	mov	r0, r5
 8005dca:	47b8      	blx	r7
 8005dcc:	3001      	adds	r0, #1
 8005dce:	f43f ae78 	beq.w	8005ac2 <_printf_float+0xb6>
 8005dd2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005dd6:	4631      	mov	r1, r6
 8005dd8:	4628      	mov	r0, r5
 8005dda:	47b8      	blx	r7
 8005ddc:	3001      	adds	r0, #1
 8005dde:	f43f ae70 	beq.w	8005ac2 <_printf_float+0xb6>
 8005de2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005de6:	2200      	movs	r2, #0
 8005de8:	2300      	movs	r3, #0
 8005dea:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005dee:	f7fa fe83 	bl	8000af8 <__aeabi_dcmpeq>
 8005df2:	b9c0      	cbnz	r0, 8005e26 <_printf_float+0x41a>
 8005df4:	4653      	mov	r3, sl
 8005df6:	f108 0201 	add.w	r2, r8, #1
 8005dfa:	4631      	mov	r1, r6
 8005dfc:	4628      	mov	r0, r5
 8005dfe:	47b8      	blx	r7
 8005e00:	3001      	adds	r0, #1
 8005e02:	d10c      	bne.n	8005e1e <_printf_float+0x412>
 8005e04:	e65d      	b.n	8005ac2 <_printf_float+0xb6>
 8005e06:	2301      	movs	r3, #1
 8005e08:	465a      	mov	r2, fp
 8005e0a:	4631      	mov	r1, r6
 8005e0c:	4628      	mov	r0, r5
 8005e0e:	47b8      	blx	r7
 8005e10:	3001      	adds	r0, #1
 8005e12:	f43f ae56 	beq.w	8005ac2 <_printf_float+0xb6>
 8005e16:	f108 0801 	add.w	r8, r8, #1
 8005e1a:	45d0      	cmp	r8, sl
 8005e1c:	dbf3      	blt.n	8005e06 <_printf_float+0x3fa>
 8005e1e:	464b      	mov	r3, r9
 8005e20:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005e24:	e6df      	b.n	8005be6 <_printf_float+0x1da>
 8005e26:	f04f 0800 	mov.w	r8, #0
 8005e2a:	f104 0b1a 	add.w	fp, r4, #26
 8005e2e:	e7f4      	b.n	8005e1a <_printf_float+0x40e>
 8005e30:	2301      	movs	r3, #1
 8005e32:	4642      	mov	r2, r8
 8005e34:	e7e1      	b.n	8005dfa <_printf_float+0x3ee>
 8005e36:	2301      	movs	r3, #1
 8005e38:	464a      	mov	r2, r9
 8005e3a:	4631      	mov	r1, r6
 8005e3c:	4628      	mov	r0, r5
 8005e3e:	47b8      	blx	r7
 8005e40:	3001      	adds	r0, #1
 8005e42:	f43f ae3e 	beq.w	8005ac2 <_printf_float+0xb6>
 8005e46:	f108 0801 	add.w	r8, r8, #1
 8005e4a:	68e3      	ldr	r3, [r4, #12]
 8005e4c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005e4e:	1a5b      	subs	r3, r3, r1
 8005e50:	4543      	cmp	r3, r8
 8005e52:	dcf0      	bgt.n	8005e36 <_printf_float+0x42a>
 8005e54:	e6fc      	b.n	8005c50 <_printf_float+0x244>
 8005e56:	f04f 0800 	mov.w	r8, #0
 8005e5a:	f104 0919 	add.w	r9, r4, #25
 8005e5e:	e7f4      	b.n	8005e4a <_printf_float+0x43e>

08005e60 <_printf_common>:
 8005e60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e64:	4616      	mov	r6, r2
 8005e66:	4698      	mov	r8, r3
 8005e68:	688a      	ldr	r2, [r1, #8]
 8005e6a:	690b      	ldr	r3, [r1, #16]
 8005e6c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005e70:	4293      	cmp	r3, r2
 8005e72:	bfb8      	it	lt
 8005e74:	4613      	movlt	r3, r2
 8005e76:	6033      	str	r3, [r6, #0]
 8005e78:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005e7c:	4607      	mov	r7, r0
 8005e7e:	460c      	mov	r4, r1
 8005e80:	b10a      	cbz	r2, 8005e86 <_printf_common+0x26>
 8005e82:	3301      	adds	r3, #1
 8005e84:	6033      	str	r3, [r6, #0]
 8005e86:	6823      	ldr	r3, [r4, #0]
 8005e88:	0699      	lsls	r1, r3, #26
 8005e8a:	bf42      	ittt	mi
 8005e8c:	6833      	ldrmi	r3, [r6, #0]
 8005e8e:	3302      	addmi	r3, #2
 8005e90:	6033      	strmi	r3, [r6, #0]
 8005e92:	6825      	ldr	r5, [r4, #0]
 8005e94:	f015 0506 	ands.w	r5, r5, #6
 8005e98:	d106      	bne.n	8005ea8 <_printf_common+0x48>
 8005e9a:	f104 0a19 	add.w	sl, r4, #25
 8005e9e:	68e3      	ldr	r3, [r4, #12]
 8005ea0:	6832      	ldr	r2, [r6, #0]
 8005ea2:	1a9b      	subs	r3, r3, r2
 8005ea4:	42ab      	cmp	r3, r5
 8005ea6:	dc26      	bgt.n	8005ef6 <_printf_common+0x96>
 8005ea8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005eac:	6822      	ldr	r2, [r4, #0]
 8005eae:	3b00      	subs	r3, #0
 8005eb0:	bf18      	it	ne
 8005eb2:	2301      	movne	r3, #1
 8005eb4:	0692      	lsls	r2, r2, #26
 8005eb6:	d42b      	bmi.n	8005f10 <_printf_common+0xb0>
 8005eb8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005ebc:	4641      	mov	r1, r8
 8005ebe:	4638      	mov	r0, r7
 8005ec0:	47c8      	blx	r9
 8005ec2:	3001      	adds	r0, #1
 8005ec4:	d01e      	beq.n	8005f04 <_printf_common+0xa4>
 8005ec6:	6823      	ldr	r3, [r4, #0]
 8005ec8:	6922      	ldr	r2, [r4, #16]
 8005eca:	f003 0306 	and.w	r3, r3, #6
 8005ece:	2b04      	cmp	r3, #4
 8005ed0:	bf02      	ittt	eq
 8005ed2:	68e5      	ldreq	r5, [r4, #12]
 8005ed4:	6833      	ldreq	r3, [r6, #0]
 8005ed6:	1aed      	subeq	r5, r5, r3
 8005ed8:	68a3      	ldr	r3, [r4, #8]
 8005eda:	bf0c      	ite	eq
 8005edc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005ee0:	2500      	movne	r5, #0
 8005ee2:	4293      	cmp	r3, r2
 8005ee4:	bfc4      	itt	gt
 8005ee6:	1a9b      	subgt	r3, r3, r2
 8005ee8:	18ed      	addgt	r5, r5, r3
 8005eea:	2600      	movs	r6, #0
 8005eec:	341a      	adds	r4, #26
 8005eee:	42b5      	cmp	r5, r6
 8005ef0:	d11a      	bne.n	8005f28 <_printf_common+0xc8>
 8005ef2:	2000      	movs	r0, #0
 8005ef4:	e008      	b.n	8005f08 <_printf_common+0xa8>
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	4652      	mov	r2, sl
 8005efa:	4641      	mov	r1, r8
 8005efc:	4638      	mov	r0, r7
 8005efe:	47c8      	blx	r9
 8005f00:	3001      	adds	r0, #1
 8005f02:	d103      	bne.n	8005f0c <_printf_common+0xac>
 8005f04:	f04f 30ff 	mov.w	r0, #4294967295
 8005f08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f0c:	3501      	adds	r5, #1
 8005f0e:	e7c6      	b.n	8005e9e <_printf_common+0x3e>
 8005f10:	18e1      	adds	r1, r4, r3
 8005f12:	1c5a      	adds	r2, r3, #1
 8005f14:	2030      	movs	r0, #48	@ 0x30
 8005f16:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005f1a:	4422      	add	r2, r4
 8005f1c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005f20:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005f24:	3302      	adds	r3, #2
 8005f26:	e7c7      	b.n	8005eb8 <_printf_common+0x58>
 8005f28:	2301      	movs	r3, #1
 8005f2a:	4622      	mov	r2, r4
 8005f2c:	4641      	mov	r1, r8
 8005f2e:	4638      	mov	r0, r7
 8005f30:	47c8      	blx	r9
 8005f32:	3001      	adds	r0, #1
 8005f34:	d0e6      	beq.n	8005f04 <_printf_common+0xa4>
 8005f36:	3601      	adds	r6, #1
 8005f38:	e7d9      	b.n	8005eee <_printf_common+0x8e>
	...

08005f3c <_printf_i>:
 8005f3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f40:	7e0f      	ldrb	r7, [r1, #24]
 8005f42:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005f44:	2f78      	cmp	r7, #120	@ 0x78
 8005f46:	4691      	mov	r9, r2
 8005f48:	4680      	mov	r8, r0
 8005f4a:	460c      	mov	r4, r1
 8005f4c:	469a      	mov	sl, r3
 8005f4e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005f52:	d807      	bhi.n	8005f64 <_printf_i+0x28>
 8005f54:	2f62      	cmp	r7, #98	@ 0x62
 8005f56:	d80a      	bhi.n	8005f6e <_printf_i+0x32>
 8005f58:	2f00      	cmp	r7, #0
 8005f5a:	f000 80d2 	beq.w	8006102 <_printf_i+0x1c6>
 8005f5e:	2f58      	cmp	r7, #88	@ 0x58
 8005f60:	f000 80b9 	beq.w	80060d6 <_printf_i+0x19a>
 8005f64:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005f68:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005f6c:	e03a      	b.n	8005fe4 <_printf_i+0xa8>
 8005f6e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005f72:	2b15      	cmp	r3, #21
 8005f74:	d8f6      	bhi.n	8005f64 <_printf_i+0x28>
 8005f76:	a101      	add	r1, pc, #4	@ (adr r1, 8005f7c <_printf_i+0x40>)
 8005f78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005f7c:	08005fd5 	.word	0x08005fd5
 8005f80:	08005fe9 	.word	0x08005fe9
 8005f84:	08005f65 	.word	0x08005f65
 8005f88:	08005f65 	.word	0x08005f65
 8005f8c:	08005f65 	.word	0x08005f65
 8005f90:	08005f65 	.word	0x08005f65
 8005f94:	08005fe9 	.word	0x08005fe9
 8005f98:	08005f65 	.word	0x08005f65
 8005f9c:	08005f65 	.word	0x08005f65
 8005fa0:	08005f65 	.word	0x08005f65
 8005fa4:	08005f65 	.word	0x08005f65
 8005fa8:	080060e9 	.word	0x080060e9
 8005fac:	08006013 	.word	0x08006013
 8005fb0:	080060a3 	.word	0x080060a3
 8005fb4:	08005f65 	.word	0x08005f65
 8005fb8:	08005f65 	.word	0x08005f65
 8005fbc:	0800610b 	.word	0x0800610b
 8005fc0:	08005f65 	.word	0x08005f65
 8005fc4:	08006013 	.word	0x08006013
 8005fc8:	08005f65 	.word	0x08005f65
 8005fcc:	08005f65 	.word	0x08005f65
 8005fd0:	080060ab 	.word	0x080060ab
 8005fd4:	6833      	ldr	r3, [r6, #0]
 8005fd6:	1d1a      	adds	r2, r3, #4
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	6032      	str	r2, [r6, #0]
 8005fdc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005fe0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005fe4:	2301      	movs	r3, #1
 8005fe6:	e09d      	b.n	8006124 <_printf_i+0x1e8>
 8005fe8:	6833      	ldr	r3, [r6, #0]
 8005fea:	6820      	ldr	r0, [r4, #0]
 8005fec:	1d19      	adds	r1, r3, #4
 8005fee:	6031      	str	r1, [r6, #0]
 8005ff0:	0606      	lsls	r6, r0, #24
 8005ff2:	d501      	bpl.n	8005ff8 <_printf_i+0xbc>
 8005ff4:	681d      	ldr	r5, [r3, #0]
 8005ff6:	e003      	b.n	8006000 <_printf_i+0xc4>
 8005ff8:	0645      	lsls	r5, r0, #25
 8005ffa:	d5fb      	bpl.n	8005ff4 <_printf_i+0xb8>
 8005ffc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006000:	2d00      	cmp	r5, #0
 8006002:	da03      	bge.n	800600c <_printf_i+0xd0>
 8006004:	232d      	movs	r3, #45	@ 0x2d
 8006006:	426d      	negs	r5, r5
 8006008:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800600c:	4859      	ldr	r0, [pc, #356]	@ (8006174 <_printf_i+0x238>)
 800600e:	230a      	movs	r3, #10
 8006010:	e011      	b.n	8006036 <_printf_i+0xfa>
 8006012:	6821      	ldr	r1, [r4, #0]
 8006014:	6833      	ldr	r3, [r6, #0]
 8006016:	0608      	lsls	r0, r1, #24
 8006018:	f853 5b04 	ldr.w	r5, [r3], #4
 800601c:	d402      	bmi.n	8006024 <_printf_i+0xe8>
 800601e:	0649      	lsls	r1, r1, #25
 8006020:	bf48      	it	mi
 8006022:	b2ad      	uxthmi	r5, r5
 8006024:	2f6f      	cmp	r7, #111	@ 0x6f
 8006026:	4853      	ldr	r0, [pc, #332]	@ (8006174 <_printf_i+0x238>)
 8006028:	6033      	str	r3, [r6, #0]
 800602a:	bf14      	ite	ne
 800602c:	230a      	movne	r3, #10
 800602e:	2308      	moveq	r3, #8
 8006030:	2100      	movs	r1, #0
 8006032:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006036:	6866      	ldr	r6, [r4, #4]
 8006038:	60a6      	str	r6, [r4, #8]
 800603a:	2e00      	cmp	r6, #0
 800603c:	bfa2      	ittt	ge
 800603e:	6821      	ldrge	r1, [r4, #0]
 8006040:	f021 0104 	bicge.w	r1, r1, #4
 8006044:	6021      	strge	r1, [r4, #0]
 8006046:	b90d      	cbnz	r5, 800604c <_printf_i+0x110>
 8006048:	2e00      	cmp	r6, #0
 800604a:	d04b      	beq.n	80060e4 <_printf_i+0x1a8>
 800604c:	4616      	mov	r6, r2
 800604e:	fbb5 f1f3 	udiv	r1, r5, r3
 8006052:	fb03 5711 	mls	r7, r3, r1, r5
 8006056:	5dc7      	ldrb	r7, [r0, r7]
 8006058:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800605c:	462f      	mov	r7, r5
 800605e:	42bb      	cmp	r3, r7
 8006060:	460d      	mov	r5, r1
 8006062:	d9f4      	bls.n	800604e <_printf_i+0x112>
 8006064:	2b08      	cmp	r3, #8
 8006066:	d10b      	bne.n	8006080 <_printf_i+0x144>
 8006068:	6823      	ldr	r3, [r4, #0]
 800606a:	07df      	lsls	r7, r3, #31
 800606c:	d508      	bpl.n	8006080 <_printf_i+0x144>
 800606e:	6923      	ldr	r3, [r4, #16]
 8006070:	6861      	ldr	r1, [r4, #4]
 8006072:	4299      	cmp	r1, r3
 8006074:	bfde      	ittt	le
 8006076:	2330      	movle	r3, #48	@ 0x30
 8006078:	f806 3c01 	strble.w	r3, [r6, #-1]
 800607c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006080:	1b92      	subs	r2, r2, r6
 8006082:	6122      	str	r2, [r4, #16]
 8006084:	f8cd a000 	str.w	sl, [sp]
 8006088:	464b      	mov	r3, r9
 800608a:	aa03      	add	r2, sp, #12
 800608c:	4621      	mov	r1, r4
 800608e:	4640      	mov	r0, r8
 8006090:	f7ff fee6 	bl	8005e60 <_printf_common>
 8006094:	3001      	adds	r0, #1
 8006096:	d14a      	bne.n	800612e <_printf_i+0x1f2>
 8006098:	f04f 30ff 	mov.w	r0, #4294967295
 800609c:	b004      	add	sp, #16
 800609e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060a2:	6823      	ldr	r3, [r4, #0]
 80060a4:	f043 0320 	orr.w	r3, r3, #32
 80060a8:	6023      	str	r3, [r4, #0]
 80060aa:	4833      	ldr	r0, [pc, #204]	@ (8006178 <_printf_i+0x23c>)
 80060ac:	2778      	movs	r7, #120	@ 0x78
 80060ae:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80060b2:	6823      	ldr	r3, [r4, #0]
 80060b4:	6831      	ldr	r1, [r6, #0]
 80060b6:	061f      	lsls	r7, r3, #24
 80060b8:	f851 5b04 	ldr.w	r5, [r1], #4
 80060bc:	d402      	bmi.n	80060c4 <_printf_i+0x188>
 80060be:	065f      	lsls	r7, r3, #25
 80060c0:	bf48      	it	mi
 80060c2:	b2ad      	uxthmi	r5, r5
 80060c4:	6031      	str	r1, [r6, #0]
 80060c6:	07d9      	lsls	r1, r3, #31
 80060c8:	bf44      	itt	mi
 80060ca:	f043 0320 	orrmi.w	r3, r3, #32
 80060ce:	6023      	strmi	r3, [r4, #0]
 80060d0:	b11d      	cbz	r5, 80060da <_printf_i+0x19e>
 80060d2:	2310      	movs	r3, #16
 80060d4:	e7ac      	b.n	8006030 <_printf_i+0xf4>
 80060d6:	4827      	ldr	r0, [pc, #156]	@ (8006174 <_printf_i+0x238>)
 80060d8:	e7e9      	b.n	80060ae <_printf_i+0x172>
 80060da:	6823      	ldr	r3, [r4, #0]
 80060dc:	f023 0320 	bic.w	r3, r3, #32
 80060e0:	6023      	str	r3, [r4, #0]
 80060e2:	e7f6      	b.n	80060d2 <_printf_i+0x196>
 80060e4:	4616      	mov	r6, r2
 80060e6:	e7bd      	b.n	8006064 <_printf_i+0x128>
 80060e8:	6833      	ldr	r3, [r6, #0]
 80060ea:	6825      	ldr	r5, [r4, #0]
 80060ec:	6961      	ldr	r1, [r4, #20]
 80060ee:	1d18      	adds	r0, r3, #4
 80060f0:	6030      	str	r0, [r6, #0]
 80060f2:	062e      	lsls	r6, r5, #24
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	d501      	bpl.n	80060fc <_printf_i+0x1c0>
 80060f8:	6019      	str	r1, [r3, #0]
 80060fa:	e002      	b.n	8006102 <_printf_i+0x1c6>
 80060fc:	0668      	lsls	r0, r5, #25
 80060fe:	d5fb      	bpl.n	80060f8 <_printf_i+0x1bc>
 8006100:	8019      	strh	r1, [r3, #0]
 8006102:	2300      	movs	r3, #0
 8006104:	6123      	str	r3, [r4, #16]
 8006106:	4616      	mov	r6, r2
 8006108:	e7bc      	b.n	8006084 <_printf_i+0x148>
 800610a:	6833      	ldr	r3, [r6, #0]
 800610c:	1d1a      	adds	r2, r3, #4
 800610e:	6032      	str	r2, [r6, #0]
 8006110:	681e      	ldr	r6, [r3, #0]
 8006112:	6862      	ldr	r2, [r4, #4]
 8006114:	2100      	movs	r1, #0
 8006116:	4630      	mov	r0, r6
 8006118:	f7fa f872 	bl	8000200 <memchr>
 800611c:	b108      	cbz	r0, 8006122 <_printf_i+0x1e6>
 800611e:	1b80      	subs	r0, r0, r6
 8006120:	6060      	str	r0, [r4, #4]
 8006122:	6863      	ldr	r3, [r4, #4]
 8006124:	6123      	str	r3, [r4, #16]
 8006126:	2300      	movs	r3, #0
 8006128:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800612c:	e7aa      	b.n	8006084 <_printf_i+0x148>
 800612e:	6923      	ldr	r3, [r4, #16]
 8006130:	4632      	mov	r2, r6
 8006132:	4649      	mov	r1, r9
 8006134:	4640      	mov	r0, r8
 8006136:	47d0      	blx	sl
 8006138:	3001      	adds	r0, #1
 800613a:	d0ad      	beq.n	8006098 <_printf_i+0x15c>
 800613c:	6823      	ldr	r3, [r4, #0]
 800613e:	079b      	lsls	r3, r3, #30
 8006140:	d413      	bmi.n	800616a <_printf_i+0x22e>
 8006142:	68e0      	ldr	r0, [r4, #12]
 8006144:	9b03      	ldr	r3, [sp, #12]
 8006146:	4298      	cmp	r0, r3
 8006148:	bfb8      	it	lt
 800614a:	4618      	movlt	r0, r3
 800614c:	e7a6      	b.n	800609c <_printf_i+0x160>
 800614e:	2301      	movs	r3, #1
 8006150:	4632      	mov	r2, r6
 8006152:	4649      	mov	r1, r9
 8006154:	4640      	mov	r0, r8
 8006156:	47d0      	blx	sl
 8006158:	3001      	adds	r0, #1
 800615a:	d09d      	beq.n	8006098 <_printf_i+0x15c>
 800615c:	3501      	adds	r5, #1
 800615e:	68e3      	ldr	r3, [r4, #12]
 8006160:	9903      	ldr	r1, [sp, #12]
 8006162:	1a5b      	subs	r3, r3, r1
 8006164:	42ab      	cmp	r3, r5
 8006166:	dcf2      	bgt.n	800614e <_printf_i+0x212>
 8006168:	e7eb      	b.n	8006142 <_printf_i+0x206>
 800616a:	2500      	movs	r5, #0
 800616c:	f104 0619 	add.w	r6, r4, #25
 8006170:	e7f5      	b.n	800615e <_printf_i+0x222>
 8006172:	bf00      	nop
 8006174:	08009fce 	.word	0x08009fce
 8006178:	08009fdf 	.word	0x08009fdf

0800617c <_scanf_float>:
 800617c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006180:	b087      	sub	sp, #28
 8006182:	4617      	mov	r7, r2
 8006184:	9303      	str	r3, [sp, #12]
 8006186:	688b      	ldr	r3, [r1, #8]
 8006188:	1e5a      	subs	r2, r3, #1
 800618a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800618e:	bf81      	itttt	hi
 8006190:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006194:	eb03 0b05 	addhi.w	fp, r3, r5
 8006198:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800619c:	608b      	strhi	r3, [r1, #8]
 800619e:	680b      	ldr	r3, [r1, #0]
 80061a0:	460a      	mov	r2, r1
 80061a2:	f04f 0500 	mov.w	r5, #0
 80061a6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80061aa:	f842 3b1c 	str.w	r3, [r2], #28
 80061ae:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80061b2:	4680      	mov	r8, r0
 80061b4:	460c      	mov	r4, r1
 80061b6:	bf98      	it	ls
 80061b8:	f04f 0b00 	movls.w	fp, #0
 80061bc:	9201      	str	r2, [sp, #4]
 80061be:	4616      	mov	r6, r2
 80061c0:	46aa      	mov	sl, r5
 80061c2:	46a9      	mov	r9, r5
 80061c4:	9502      	str	r5, [sp, #8]
 80061c6:	68a2      	ldr	r2, [r4, #8]
 80061c8:	b152      	cbz	r2, 80061e0 <_scanf_float+0x64>
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	781b      	ldrb	r3, [r3, #0]
 80061ce:	2b4e      	cmp	r3, #78	@ 0x4e
 80061d0:	d864      	bhi.n	800629c <_scanf_float+0x120>
 80061d2:	2b40      	cmp	r3, #64	@ 0x40
 80061d4:	d83c      	bhi.n	8006250 <_scanf_float+0xd4>
 80061d6:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80061da:	b2c8      	uxtb	r0, r1
 80061dc:	280e      	cmp	r0, #14
 80061de:	d93a      	bls.n	8006256 <_scanf_float+0xda>
 80061e0:	f1b9 0f00 	cmp.w	r9, #0
 80061e4:	d003      	beq.n	80061ee <_scanf_float+0x72>
 80061e6:	6823      	ldr	r3, [r4, #0]
 80061e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80061ec:	6023      	str	r3, [r4, #0]
 80061ee:	f10a 3aff 	add.w	sl, sl, #4294967295
 80061f2:	f1ba 0f01 	cmp.w	sl, #1
 80061f6:	f200 8117 	bhi.w	8006428 <_scanf_float+0x2ac>
 80061fa:	9b01      	ldr	r3, [sp, #4]
 80061fc:	429e      	cmp	r6, r3
 80061fe:	f200 8108 	bhi.w	8006412 <_scanf_float+0x296>
 8006202:	2001      	movs	r0, #1
 8006204:	b007      	add	sp, #28
 8006206:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800620a:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800620e:	2a0d      	cmp	r2, #13
 8006210:	d8e6      	bhi.n	80061e0 <_scanf_float+0x64>
 8006212:	a101      	add	r1, pc, #4	@ (adr r1, 8006218 <_scanf_float+0x9c>)
 8006214:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006218:	0800635f 	.word	0x0800635f
 800621c:	080061e1 	.word	0x080061e1
 8006220:	080061e1 	.word	0x080061e1
 8006224:	080061e1 	.word	0x080061e1
 8006228:	080063bf 	.word	0x080063bf
 800622c:	08006397 	.word	0x08006397
 8006230:	080061e1 	.word	0x080061e1
 8006234:	080061e1 	.word	0x080061e1
 8006238:	0800636d 	.word	0x0800636d
 800623c:	080061e1 	.word	0x080061e1
 8006240:	080061e1 	.word	0x080061e1
 8006244:	080061e1 	.word	0x080061e1
 8006248:	080061e1 	.word	0x080061e1
 800624c:	08006325 	.word	0x08006325
 8006250:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8006254:	e7db      	b.n	800620e <_scanf_float+0x92>
 8006256:	290e      	cmp	r1, #14
 8006258:	d8c2      	bhi.n	80061e0 <_scanf_float+0x64>
 800625a:	a001      	add	r0, pc, #4	@ (adr r0, 8006260 <_scanf_float+0xe4>)
 800625c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006260:	08006315 	.word	0x08006315
 8006264:	080061e1 	.word	0x080061e1
 8006268:	08006315 	.word	0x08006315
 800626c:	080063ab 	.word	0x080063ab
 8006270:	080061e1 	.word	0x080061e1
 8006274:	080062bd 	.word	0x080062bd
 8006278:	080062fb 	.word	0x080062fb
 800627c:	080062fb 	.word	0x080062fb
 8006280:	080062fb 	.word	0x080062fb
 8006284:	080062fb 	.word	0x080062fb
 8006288:	080062fb 	.word	0x080062fb
 800628c:	080062fb 	.word	0x080062fb
 8006290:	080062fb 	.word	0x080062fb
 8006294:	080062fb 	.word	0x080062fb
 8006298:	080062fb 	.word	0x080062fb
 800629c:	2b6e      	cmp	r3, #110	@ 0x6e
 800629e:	d809      	bhi.n	80062b4 <_scanf_float+0x138>
 80062a0:	2b60      	cmp	r3, #96	@ 0x60
 80062a2:	d8b2      	bhi.n	800620a <_scanf_float+0x8e>
 80062a4:	2b54      	cmp	r3, #84	@ 0x54
 80062a6:	d07b      	beq.n	80063a0 <_scanf_float+0x224>
 80062a8:	2b59      	cmp	r3, #89	@ 0x59
 80062aa:	d199      	bne.n	80061e0 <_scanf_float+0x64>
 80062ac:	2d07      	cmp	r5, #7
 80062ae:	d197      	bne.n	80061e0 <_scanf_float+0x64>
 80062b0:	2508      	movs	r5, #8
 80062b2:	e02c      	b.n	800630e <_scanf_float+0x192>
 80062b4:	2b74      	cmp	r3, #116	@ 0x74
 80062b6:	d073      	beq.n	80063a0 <_scanf_float+0x224>
 80062b8:	2b79      	cmp	r3, #121	@ 0x79
 80062ba:	e7f6      	b.n	80062aa <_scanf_float+0x12e>
 80062bc:	6821      	ldr	r1, [r4, #0]
 80062be:	05c8      	lsls	r0, r1, #23
 80062c0:	d51b      	bpl.n	80062fa <_scanf_float+0x17e>
 80062c2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80062c6:	6021      	str	r1, [r4, #0]
 80062c8:	f109 0901 	add.w	r9, r9, #1
 80062cc:	f1bb 0f00 	cmp.w	fp, #0
 80062d0:	d003      	beq.n	80062da <_scanf_float+0x15e>
 80062d2:	3201      	adds	r2, #1
 80062d4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80062d8:	60a2      	str	r2, [r4, #8]
 80062da:	68a3      	ldr	r3, [r4, #8]
 80062dc:	3b01      	subs	r3, #1
 80062de:	60a3      	str	r3, [r4, #8]
 80062e0:	6923      	ldr	r3, [r4, #16]
 80062e2:	3301      	adds	r3, #1
 80062e4:	6123      	str	r3, [r4, #16]
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	3b01      	subs	r3, #1
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	607b      	str	r3, [r7, #4]
 80062ee:	f340 8087 	ble.w	8006400 <_scanf_float+0x284>
 80062f2:	683b      	ldr	r3, [r7, #0]
 80062f4:	3301      	adds	r3, #1
 80062f6:	603b      	str	r3, [r7, #0]
 80062f8:	e765      	b.n	80061c6 <_scanf_float+0x4a>
 80062fa:	eb1a 0105 	adds.w	r1, sl, r5
 80062fe:	f47f af6f 	bne.w	80061e0 <_scanf_float+0x64>
 8006302:	6822      	ldr	r2, [r4, #0]
 8006304:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8006308:	6022      	str	r2, [r4, #0]
 800630a:	460d      	mov	r5, r1
 800630c:	468a      	mov	sl, r1
 800630e:	f806 3b01 	strb.w	r3, [r6], #1
 8006312:	e7e2      	b.n	80062da <_scanf_float+0x15e>
 8006314:	6822      	ldr	r2, [r4, #0]
 8006316:	0610      	lsls	r0, r2, #24
 8006318:	f57f af62 	bpl.w	80061e0 <_scanf_float+0x64>
 800631c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006320:	6022      	str	r2, [r4, #0]
 8006322:	e7f4      	b.n	800630e <_scanf_float+0x192>
 8006324:	f1ba 0f00 	cmp.w	sl, #0
 8006328:	d10e      	bne.n	8006348 <_scanf_float+0x1cc>
 800632a:	f1b9 0f00 	cmp.w	r9, #0
 800632e:	d10e      	bne.n	800634e <_scanf_float+0x1d2>
 8006330:	6822      	ldr	r2, [r4, #0]
 8006332:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006336:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800633a:	d108      	bne.n	800634e <_scanf_float+0x1d2>
 800633c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006340:	6022      	str	r2, [r4, #0]
 8006342:	f04f 0a01 	mov.w	sl, #1
 8006346:	e7e2      	b.n	800630e <_scanf_float+0x192>
 8006348:	f1ba 0f02 	cmp.w	sl, #2
 800634c:	d055      	beq.n	80063fa <_scanf_float+0x27e>
 800634e:	2d01      	cmp	r5, #1
 8006350:	d002      	beq.n	8006358 <_scanf_float+0x1dc>
 8006352:	2d04      	cmp	r5, #4
 8006354:	f47f af44 	bne.w	80061e0 <_scanf_float+0x64>
 8006358:	3501      	adds	r5, #1
 800635a:	b2ed      	uxtb	r5, r5
 800635c:	e7d7      	b.n	800630e <_scanf_float+0x192>
 800635e:	f1ba 0f01 	cmp.w	sl, #1
 8006362:	f47f af3d 	bne.w	80061e0 <_scanf_float+0x64>
 8006366:	f04f 0a02 	mov.w	sl, #2
 800636a:	e7d0      	b.n	800630e <_scanf_float+0x192>
 800636c:	b97d      	cbnz	r5, 800638e <_scanf_float+0x212>
 800636e:	f1b9 0f00 	cmp.w	r9, #0
 8006372:	f47f af38 	bne.w	80061e6 <_scanf_float+0x6a>
 8006376:	6822      	ldr	r2, [r4, #0]
 8006378:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800637c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006380:	f040 8108 	bne.w	8006594 <_scanf_float+0x418>
 8006384:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006388:	6022      	str	r2, [r4, #0]
 800638a:	2501      	movs	r5, #1
 800638c:	e7bf      	b.n	800630e <_scanf_float+0x192>
 800638e:	2d03      	cmp	r5, #3
 8006390:	d0e2      	beq.n	8006358 <_scanf_float+0x1dc>
 8006392:	2d05      	cmp	r5, #5
 8006394:	e7de      	b.n	8006354 <_scanf_float+0x1d8>
 8006396:	2d02      	cmp	r5, #2
 8006398:	f47f af22 	bne.w	80061e0 <_scanf_float+0x64>
 800639c:	2503      	movs	r5, #3
 800639e:	e7b6      	b.n	800630e <_scanf_float+0x192>
 80063a0:	2d06      	cmp	r5, #6
 80063a2:	f47f af1d 	bne.w	80061e0 <_scanf_float+0x64>
 80063a6:	2507      	movs	r5, #7
 80063a8:	e7b1      	b.n	800630e <_scanf_float+0x192>
 80063aa:	6822      	ldr	r2, [r4, #0]
 80063ac:	0591      	lsls	r1, r2, #22
 80063ae:	f57f af17 	bpl.w	80061e0 <_scanf_float+0x64>
 80063b2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80063b6:	6022      	str	r2, [r4, #0]
 80063b8:	f8cd 9008 	str.w	r9, [sp, #8]
 80063bc:	e7a7      	b.n	800630e <_scanf_float+0x192>
 80063be:	6822      	ldr	r2, [r4, #0]
 80063c0:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80063c4:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80063c8:	d006      	beq.n	80063d8 <_scanf_float+0x25c>
 80063ca:	0550      	lsls	r0, r2, #21
 80063cc:	f57f af08 	bpl.w	80061e0 <_scanf_float+0x64>
 80063d0:	f1b9 0f00 	cmp.w	r9, #0
 80063d4:	f000 80de 	beq.w	8006594 <_scanf_float+0x418>
 80063d8:	0591      	lsls	r1, r2, #22
 80063da:	bf58      	it	pl
 80063dc:	9902      	ldrpl	r1, [sp, #8]
 80063de:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80063e2:	bf58      	it	pl
 80063e4:	eba9 0101 	subpl.w	r1, r9, r1
 80063e8:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80063ec:	bf58      	it	pl
 80063ee:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80063f2:	6022      	str	r2, [r4, #0]
 80063f4:	f04f 0900 	mov.w	r9, #0
 80063f8:	e789      	b.n	800630e <_scanf_float+0x192>
 80063fa:	f04f 0a03 	mov.w	sl, #3
 80063fe:	e786      	b.n	800630e <_scanf_float+0x192>
 8006400:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006404:	4639      	mov	r1, r7
 8006406:	4640      	mov	r0, r8
 8006408:	4798      	blx	r3
 800640a:	2800      	cmp	r0, #0
 800640c:	f43f aedb 	beq.w	80061c6 <_scanf_float+0x4a>
 8006410:	e6e6      	b.n	80061e0 <_scanf_float+0x64>
 8006412:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006416:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800641a:	463a      	mov	r2, r7
 800641c:	4640      	mov	r0, r8
 800641e:	4798      	blx	r3
 8006420:	6923      	ldr	r3, [r4, #16]
 8006422:	3b01      	subs	r3, #1
 8006424:	6123      	str	r3, [r4, #16]
 8006426:	e6e8      	b.n	80061fa <_scanf_float+0x7e>
 8006428:	1e6b      	subs	r3, r5, #1
 800642a:	2b06      	cmp	r3, #6
 800642c:	d824      	bhi.n	8006478 <_scanf_float+0x2fc>
 800642e:	2d02      	cmp	r5, #2
 8006430:	d836      	bhi.n	80064a0 <_scanf_float+0x324>
 8006432:	9b01      	ldr	r3, [sp, #4]
 8006434:	429e      	cmp	r6, r3
 8006436:	f67f aee4 	bls.w	8006202 <_scanf_float+0x86>
 800643a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800643e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006442:	463a      	mov	r2, r7
 8006444:	4640      	mov	r0, r8
 8006446:	4798      	blx	r3
 8006448:	6923      	ldr	r3, [r4, #16]
 800644a:	3b01      	subs	r3, #1
 800644c:	6123      	str	r3, [r4, #16]
 800644e:	e7f0      	b.n	8006432 <_scanf_float+0x2b6>
 8006450:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006454:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8006458:	463a      	mov	r2, r7
 800645a:	4640      	mov	r0, r8
 800645c:	4798      	blx	r3
 800645e:	6923      	ldr	r3, [r4, #16]
 8006460:	3b01      	subs	r3, #1
 8006462:	6123      	str	r3, [r4, #16]
 8006464:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006468:	fa5f fa8a 	uxtb.w	sl, sl
 800646c:	f1ba 0f02 	cmp.w	sl, #2
 8006470:	d1ee      	bne.n	8006450 <_scanf_float+0x2d4>
 8006472:	3d03      	subs	r5, #3
 8006474:	b2ed      	uxtb	r5, r5
 8006476:	1b76      	subs	r6, r6, r5
 8006478:	6823      	ldr	r3, [r4, #0]
 800647a:	05da      	lsls	r2, r3, #23
 800647c:	d530      	bpl.n	80064e0 <_scanf_float+0x364>
 800647e:	055b      	lsls	r3, r3, #21
 8006480:	d511      	bpl.n	80064a6 <_scanf_float+0x32a>
 8006482:	9b01      	ldr	r3, [sp, #4]
 8006484:	429e      	cmp	r6, r3
 8006486:	f67f aebc 	bls.w	8006202 <_scanf_float+0x86>
 800648a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800648e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006492:	463a      	mov	r2, r7
 8006494:	4640      	mov	r0, r8
 8006496:	4798      	blx	r3
 8006498:	6923      	ldr	r3, [r4, #16]
 800649a:	3b01      	subs	r3, #1
 800649c:	6123      	str	r3, [r4, #16]
 800649e:	e7f0      	b.n	8006482 <_scanf_float+0x306>
 80064a0:	46aa      	mov	sl, r5
 80064a2:	46b3      	mov	fp, r6
 80064a4:	e7de      	b.n	8006464 <_scanf_float+0x2e8>
 80064a6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80064aa:	6923      	ldr	r3, [r4, #16]
 80064ac:	2965      	cmp	r1, #101	@ 0x65
 80064ae:	f103 33ff 	add.w	r3, r3, #4294967295
 80064b2:	f106 35ff 	add.w	r5, r6, #4294967295
 80064b6:	6123      	str	r3, [r4, #16]
 80064b8:	d00c      	beq.n	80064d4 <_scanf_float+0x358>
 80064ba:	2945      	cmp	r1, #69	@ 0x45
 80064bc:	d00a      	beq.n	80064d4 <_scanf_float+0x358>
 80064be:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80064c2:	463a      	mov	r2, r7
 80064c4:	4640      	mov	r0, r8
 80064c6:	4798      	blx	r3
 80064c8:	6923      	ldr	r3, [r4, #16]
 80064ca:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80064ce:	3b01      	subs	r3, #1
 80064d0:	1eb5      	subs	r5, r6, #2
 80064d2:	6123      	str	r3, [r4, #16]
 80064d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80064d8:	463a      	mov	r2, r7
 80064da:	4640      	mov	r0, r8
 80064dc:	4798      	blx	r3
 80064de:	462e      	mov	r6, r5
 80064e0:	6822      	ldr	r2, [r4, #0]
 80064e2:	f012 0210 	ands.w	r2, r2, #16
 80064e6:	d001      	beq.n	80064ec <_scanf_float+0x370>
 80064e8:	2000      	movs	r0, #0
 80064ea:	e68b      	b.n	8006204 <_scanf_float+0x88>
 80064ec:	7032      	strb	r2, [r6, #0]
 80064ee:	6823      	ldr	r3, [r4, #0]
 80064f0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80064f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80064f8:	d11c      	bne.n	8006534 <_scanf_float+0x3b8>
 80064fa:	9b02      	ldr	r3, [sp, #8]
 80064fc:	454b      	cmp	r3, r9
 80064fe:	eba3 0209 	sub.w	r2, r3, r9
 8006502:	d123      	bne.n	800654c <_scanf_float+0x3d0>
 8006504:	9901      	ldr	r1, [sp, #4]
 8006506:	2200      	movs	r2, #0
 8006508:	4640      	mov	r0, r8
 800650a:	f002 fc55 	bl	8008db8 <_strtod_r>
 800650e:	9b03      	ldr	r3, [sp, #12]
 8006510:	6821      	ldr	r1, [r4, #0]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f011 0f02 	tst.w	r1, #2
 8006518:	ec57 6b10 	vmov	r6, r7, d0
 800651c:	f103 0204 	add.w	r2, r3, #4
 8006520:	d01f      	beq.n	8006562 <_scanf_float+0x3e6>
 8006522:	9903      	ldr	r1, [sp, #12]
 8006524:	600a      	str	r2, [r1, #0]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	e9c3 6700 	strd	r6, r7, [r3]
 800652c:	68e3      	ldr	r3, [r4, #12]
 800652e:	3301      	adds	r3, #1
 8006530:	60e3      	str	r3, [r4, #12]
 8006532:	e7d9      	b.n	80064e8 <_scanf_float+0x36c>
 8006534:	9b04      	ldr	r3, [sp, #16]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d0e4      	beq.n	8006504 <_scanf_float+0x388>
 800653a:	9905      	ldr	r1, [sp, #20]
 800653c:	230a      	movs	r3, #10
 800653e:	3101      	adds	r1, #1
 8006540:	4640      	mov	r0, r8
 8006542:	f002 fcb9 	bl	8008eb8 <_strtol_r>
 8006546:	9b04      	ldr	r3, [sp, #16]
 8006548:	9e05      	ldr	r6, [sp, #20]
 800654a:	1ac2      	subs	r2, r0, r3
 800654c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006550:	429e      	cmp	r6, r3
 8006552:	bf28      	it	cs
 8006554:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8006558:	4910      	ldr	r1, [pc, #64]	@ (800659c <_scanf_float+0x420>)
 800655a:	4630      	mov	r0, r6
 800655c:	f000 f942 	bl	80067e4 <siprintf>
 8006560:	e7d0      	b.n	8006504 <_scanf_float+0x388>
 8006562:	f011 0f04 	tst.w	r1, #4
 8006566:	9903      	ldr	r1, [sp, #12]
 8006568:	600a      	str	r2, [r1, #0]
 800656a:	d1dc      	bne.n	8006526 <_scanf_float+0x3aa>
 800656c:	681d      	ldr	r5, [r3, #0]
 800656e:	4632      	mov	r2, r6
 8006570:	463b      	mov	r3, r7
 8006572:	4630      	mov	r0, r6
 8006574:	4639      	mov	r1, r7
 8006576:	f7fa faf1 	bl	8000b5c <__aeabi_dcmpun>
 800657a:	b128      	cbz	r0, 8006588 <_scanf_float+0x40c>
 800657c:	4808      	ldr	r0, [pc, #32]	@ (80065a0 <_scanf_float+0x424>)
 800657e:	f000 fac7 	bl	8006b10 <nanf>
 8006582:	ed85 0a00 	vstr	s0, [r5]
 8006586:	e7d1      	b.n	800652c <_scanf_float+0x3b0>
 8006588:	4630      	mov	r0, r6
 800658a:	4639      	mov	r1, r7
 800658c:	f7fa fb44 	bl	8000c18 <__aeabi_d2f>
 8006590:	6028      	str	r0, [r5, #0]
 8006592:	e7cb      	b.n	800652c <_scanf_float+0x3b0>
 8006594:	f04f 0900 	mov.w	r9, #0
 8006598:	e629      	b.n	80061ee <_scanf_float+0x72>
 800659a:	bf00      	nop
 800659c:	08009ff0 	.word	0x08009ff0
 80065a0:	0800a385 	.word	0x0800a385

080065a4 <std>:
 80065a4:	2300      	movs	r3, #0
 80065a6:	b510      	push	{r4, lr}
 80065a8:	4604      	mov	r4, r0
 80065aa:	e9c0 3300 	strd	r3, r3, [r0]
 80065ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80065b2:	6083      	str	r3, [r0, #8]
 80065b4:	8181      	strh	r1, [r0, #12]
 80065b6:	6643      	str	r3, [r0, #100]	@ 0x64
 80065b8:	81c2      	strh	r2, [r0, #14]
 80065ba:	6183      	str	r3, [r0, #24]
 80065bc:	4619      	mov	r1, r3
 80065be:	2208      	movs	r2, #8
 80065c0:	305c      	adds	r0, #92	@ 0x5c
 80065c2:	f000 fa07 	bl	80069d4 <memset>
 80065c6:	4b0d      	ldr	r3, [pc, #52]	@ (80065fc <std+0x58>)
 80065c8:	6263      	str	r3, [r4, #36]	@ 0x24
 80065ca:	4b0d      	ldr	r3, [pc, #52]	@ (8006600 <std+0x5c>)
 80065cc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80065ce:	4b0d      	ldr	r3, [pc, #52]	@ (8006604 <std+0x60>)
 80065d0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80065d2:	4b0d      	ldr	r3, [pc, #52]	@ (8006608 <std+0x64>)
 80065d4:	6323      	str	r3, [r4, #48]	@ 0x30
 80065d6:	4b0d      	ldr	r3, [pc, #52]	@ (800660c <std+0x68>)
 80065d8:	6224      	str	r4, [r4, #32]
 80065da:	429c      	cmp	r4, r3
 80065dc:	d006      	beq.n	80065ec <std+0x48>
 80065de:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80065e2:	4294      	cmp	r4, r2
 80065e4:	d002      	beq.n	80065ec <std+0x48>
 80065e6:	33d0      	adds	r3, #208	@ 0xd0
 80065e8:	429c      	cmp	r4, r3
 80065ea:	d105      	bne.n	80065f8 <std+0x54>
 80065ec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80065f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065f4:	f000 ba7a 	b.w	8006aec <__retarget_lock_init_recursive>
 80065f8:	bd10      	pop	{r4, pc}
 80065fa:	bf00      	nop
 80065fc:	08006825 	.word	0x08006825
 8006600:	08006847 	.word	0x08006847
 8006604:	0800687f 	.word	0x0800687f
 8006608:	080068a3 	.word	0x080068a3
 800660c:	200003f0 	.word	0x200003f0

08006610 <stdio_exit_handler>:
 8006610:	4a02      	ldr	r2, [pc, #8]	@ (800661c <stdio_exit_handler+0xc>)
 8006612:	4903      	ldr	r1, [pc, #12]	@ (8006620 <stdio_exit_handler+0x10>)
 8006614:	4803      	ldr	r0, [pc, #12]	@ (8006624 <stdio_exit_handler+0x14>)
 8006616:	f000 b869 	b.w	80066ec <_fwalk_sglue>
 800661a:	bf00      	nop
 800661c:	2000000c 	.word	0x2000000c
 8006620:	08009275 	.word	0x08009275
 8006624:	2000001c 	.word	0x2000001c

08006628 <cleanup_stdio>:
 8006628:	6841      	ldr	r1, [r0, #4]
 800662a:	4b0c      	ldr	r3, [pc, #48]	@ (800665c <cleanup_stdio+0x34>)
 800662c:	4299      	cmp	r1, r3
 800662e:	b510      	push	{r4, lr}
 8006630:	4604      	mov	r4, r0
 8006632:	d001      	beq.n	8006638 <cleanup_stdio+0x10>
 8006634:	f002 fe1e 	bl	8009274 <_fflush_r>
 8006638:	68a1      	ldr	r1, [r4, #8]
 800663a:	4b09      	ldr	r3, [pc, #36]	@ (8006660 <cleanup_stdio+0x38>)
 800663c:	4299      	cmp	r1, r3
 800663e:	d002      	beq.n	8006646 <cleanup_stdio+0x1e>
 8006640:	4620      	mov	r0, r4
 8006642:	f002 fe17 	bl	8009274 <_fflush_r>
 8006646:	68e1      	ldr	r1, [r4, #12]
 8006648:	4b06      	ldr	r3, [pc, #24]	@ (8006664 <cleanup_stdio+0x3c>)
 800664a:	4299      	cmp	r1, r3
 800664c:	d004      	beq.n	8006658 <cleanup_stdio+0x30>
 800664e:	4620      	mov	r0, r4
 8006650:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006654:	f002 be0e 	b.w	8009274 <_fflush_r>
 8006658:	bd10      	pop	{r4, pc}
 800665a:	bf00      	nop
 800665c:	200003f0 	.word	0x200003f0
 8006660:	20000458 	.word	0x20000458
 8006664:	200004c0 	.word	0x200004c0

08006668 <global_stdio_init.part.0>:
 8006668:	b510      	push	{r4, lr}
 800666a:	4b0b      	ldr	r3, [pc, #44]	@ (8006698 <global_stdio_init.part.0+0x30>)
 800666c:	4c0b      	ldr	r4, [pc, #44]	@ (800669c <global_stdio_init.part.0+0x34>)
 800666e:	4a0c      	ldr	r2, [pc, #48]	@ (80066a0 <global_stdio_init.part.0+0x38>)
 8006670:	601a      	str	r2, [r3, #0]
 8006672:	4620      	mov	r0, r4
 8006674:	2200      	movs	r2, #0
 8006676:	2104      	movs	r1, #4
 8006678:	f7ff ff94 	bl	80065a4 <std>
 800667c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006680:	2201      	movs	r2, #1
 8006682:	2109      	movs	r1, #9
 8006684:	f7ff ff8e 	bl	80065a4 <std>
 8006688:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800668c:	2202      	movs	r2, #2
 800668e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006692:	2112      	movs	r1, #18
 8006694:	f7ff bf86 	b.w	80065a4 <std>
 8006698:	20000528 	.word	0x20000528
 800669c:	200003f0 	.word	0x200003f0
 80066a0:	08006611 	.word	0x08006611

080066a4 <__sfp_lock_acquire>:
 80066a4:	4801      	ldr	r0, [pc, #4]	@ (80066ac <__sfp_lock_acquire+0x8>)
 80066a6:	f000 ba22 	b.w	8006aee <__retarget_lock_acquire_recursive>
 80066aa:	bf00      	nop
 80066ac:	20000531 	.word	0x20000531

080066b0 <__sfp_lock_release>:
 80066b0:	4801      	ldr	r0, [pc, #4]	@ (80066b8 <__sfp_lock_release+0x8>)
 80066b2:	f000 ba1d 	b.w	8006af0 <__retarget_lock_release_recursive>
 80066b6:	bf00      	nop
 80066b8:	20000531 	.word	0x20000531

080066bc <__sinit>:
 80066bc:	b510      	push	{r4, lr}
 80066be:	4604      	mov	r4, r0
 80066c0:	f7ff fff0 	bl	80066a4 <__sfp_lock_acquire>
 80066c4:	6a23      	ldr	r3, [r4, #32]
 80066c6:	b11b      	cbz	r3, 80066d0 <__sinit+0x14>
 80066c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066cc:	f7ff bff0 	b.w	80066b0 <__sfp_lock_release>
 80066d0:	4b04      	ldr	r3, [pc, #16]	@ (80066e4 <__sinit+0x28>)
 80066d2:	6223      	str	r3, [r4, #32]
 80066d4:	4b04      	ldr	r3, [pc, #16]	@ (80066e8 <__sinit+0x2c>)
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d1f5      	bne.n	80066c8 <__sinit+0xc>
 80066dc:	f7ff ffc4 	bl	8006668 <global_stdio_init.part.0>
 80066e0:	e7f2      	b.n	80066c8 <__sinit+0xc>
 80066e2:	bf00      	nop
 80066e4:	08006629 	.word	0x08006629
 80066e8:	20000528 	.word	0x20000528

080066ec <_fwalk_sglue>:
 80066ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80066f0:	4607      	mov	r7, r0
 80066f2:	4688      	mov	r8, r1
 80066f4:	4614      	mov	r4, r2
 80066f6:	2600      	movs	r6, #0
 80066f8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80066fc:	f1b9 0901 	subs.w	r9, r9, #1
 8006700:	d505      	bpl.n	800670e <_fwalk_sglue+0x22>
 8006702:	6824      	ldr	r4, [r4, #0]
 8006704:	2c00      	cmp	r4, #0
 8006706:	d1f7      	bne.n	80066f8 <_fwalk_sglue+0xc>
 8006708:	4630      	mov	r0, r6
 800670a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800670e:	89ab      	ldrh	r3, [r5, #12]
 8006710:	2b01      	cmp	r3, #1
 8006712:	d907      	bls.n	8006724 <_fwalk_sglue+0x38>
 8006714:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006718:	3301      	adds	r3, #1
 800671a:	d003      	beq.n	8006724 <_fwalk_sglue+0x38>
 800671c:	4629      	mov	r1, r5
 800671e:	4638      	mov	r0, r7
 8006720:	47c0      	blx	r8
 8006722:	4306      	orrs	r6, r0
 8006724:	3568      	adds	r5, #104	@ 0x68
 8006726:	e7e9      	b.n	80066fc <_fwalk_sglue+0x10>

08006728 <_puts_r>:
 8006728:	6a03      	ldr	r3, [r0, #32]
 800672a:	b570      	push	{r4, r5, r6, lr}
 800672c:	6884      	ldr	r4, [r0, #8]
 800672e:	4605      	mov	r5, r0
 8006730:	460e      	mov	r6, r1
 8006732:	b90b      	cbnz	r3, 8006738 <_puts_r+0x10>
 8006734:	f7ff ffc2 	bl	80066bc <__sinit>
 8006738:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800673a:	07db      	lsls	r3, r3, #31
 800673c:	d405      	bmi.n	800674a <_puts_r+0x22>
 800673e:	89a3      	ldrh	r3, [r4, #12]
 8006740:	0598      	lsls	r0, r3, #22
 8006742:	d402      	bmi.n	800674a <_puts_r+0x22>
 8006744:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006746:	f000 f9d2 	bl	8006aee <__retarget_lock_acquire_recursive>
 800674a:	89a3      	ldrh	r3, [r4, #12]
 800674c:	0719      	lsls	r1, r3, #28
 800674e:	d502      	bpl.n	8006756 <_puts_r+0x2e>
 8006750:	6923      	ldr	r3, [r4, #16]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d135      	bne.n	80067c2 <_puts_r+0x9a>
 8006756:	4621      	mov	r1, r4
 8006758:	4628      	mov	r0, r5
 800675a:	f000 f8e5 	bl	8006928 <__swsetup_r>
 800675e:	b380      	cbz	r0, 80067c2 <_puts_r+0x9a>
 8006760:	f04f 35ff 	mov.w	r5, #4294967295
 8006764:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006766:	07da      	lsls	r2, r3, #31
 8006768:	d405      	bmi.n	8006776 <_puts_r+0x4e>
 800676a:	89a3      	ldrh	r3, [r4, #12]
 800676c:	059b      	lsls	r3, r3, #22
 800676e:	d402      	bmi.n	8006776 <_puts_r+0x4e>
 8006770:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006772:	f000 f9bd 	bl	8006af0 <__retarget_lock_release_recursive>
 8006776:	4628      	mov	r0, r5
 8006778:	bd70      	pop	{r4, r5, r6, pc}
 800677a:	2b00      	cmp	r3, #0
 800677c:	da04      	bge.n	8006788 <_puts_r+0x60>
 800677e:	69a2      	ldr	r2, [r4, #24]
 8006780:	429a      	cmp	r2, r3
 8006782:	dc17      	bgt.n	80067b4 <_puts_r+0x8c>
 8006784:	290a      	cmp	r1, #10
 8006786:	d015      	beq.n	80067b4 <_puts_r+0x8c>
 8006788:	6823      	ldr	r3, [r4, #0]
 800678a:	1c5a      	adds	r2, r3, #1
 800678c:	6022      	str	r2, [r4, #0]
 800678e:	7019      	strb	r1, [r3, #0]
 8006790:	68a3      	ldr	r3, [r4, #8]
 8006792:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006796:	3b01      	subs	r3, #1
 8006798:	60a3      	str	r3, [r4, #8]
 800679a:	2900      	cmp	r1, #0
 800679c:	d1ed      	bne.n	800677a <_puts_r+0x52>
 800679e:	2b00      	cmp	r3, #0
 80067a0:	da11      	bge.n	80067c6 <_puts_r+0x9e>
 80067a2:	4622      	mov	r2, r4
 80067a4:	210a      	movs	r1, #10
 80067a6:	4628      	mov	r0, r5
 80067a8:	f000 f87f 	bl	80068aa <__swbuf_r>
 80067ac:	3001      	adds	r0, #1
 80067ae:	d0d7      	beq.n	8006760 <_puts_r+0x38>
 80067b0:	250a      	movs	r5, #10
 80067b2:	e7d7      	b.n	8006764 <_puts_r+0x3c>
 80067b4:	4622      	mov	r2, r4
 80067b6:	4628      	mov	r0, r5
 80067b8:	f000 f877 	bl	80068aa <__swbuf_r>
 80067bc:	3001      	adds	r0, #1
 80067be:	d1e7      	bne.n	8006790 <_puts_r+0x68>
 80067c0:	e7ce      	b.n	8006760 <_puts_r+0x38>
 80067c2:	3e01      	subs	r6, #1
 80067c4:	e7e4      	b.n	8006790 <_puts_r+0x68>
 80067c6:	6823      	ldr	r3, [r4, #0]
 80067c8:	1c5a      	adds	r2, r3, #1
 80067ca:	6022      	str	r2, [r4, #0]
 80067cc:	220a      	movs	r2, #10
 80067ce:	701a      	strb	r2, [r3, #0]
 80067d0:	e7ee      	b.n	80067b0 <_puts_r+0x88>
	...

080067d4 <puts>:
 80067d4:	4b02      	ldr	r3, [pc, #8]	@ (80067e0 <puts+0xc>)
 80067d6:	4601      	mov	r1, r0
 80067d8:	6818      	ldr	r0, [r3, #0]
 80067da:	f7ff bfa5 	b.w	8006728 <_puts_r>
 80067de:	bf00      	nop
 80067e0:	20000018 	.word	0x20000018

080067e4 <siprintf>:
 80067e4:	b40e      	push	{r1, r2, r3}
 80067e6:	b500      	push	{lr}
 80067e8:	b09c      	sub	sp, #112	@ 0x70
 80067ea:	ab1d      	add	r3, sp, #116	@ 0x74
 80067ec:	9002      	str	r0, [sp, #8]
 80067ee:	9006      	str	r0, [sp, #24]
 80067f0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80067f4:	4809      	ldr	r0, [pc, #36]	@ (800681c <siprintf+0x38>)
 80067f6:	9107      	str	r1, [sp, #28]
 80067f8:	9104      	str	r1, [sp, #16]
 80067fa:	4909      	ldr	r1, [pc, #36]	@ (8006820 <siprintf+0x3c>)
 80067fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8006800:	9105      	str	r1, [sp, #20]
 8006802:	6800      	ldr	r0, [r0, #0]
 8006804:	9301      	str	r3, [sp, #4]
 8006806:	a902      	add	r1, sp, #8
 8006808:	f002 fbb4 	bl	8008f74 <_svfiprintf_r>
 800680c:	9b02      	ldr	r3, [sp, #8]
 800680e:	2200      	movs	r2, #0
 8006810:	701a      	strb	r2, [r3, #0]
 8006812:	b01c      	add	sp, #112	@ 0x70
 8006814:	f85d eb04 	ldr.w	lr, [sp], #4
 8006818:	b003      	add	sp, #12
 800681a:	4770      	bx	lr
 800681c:	20000018 	.word	0x20000018
 8006820:	ffff0208 	.word	0xffff0208

08006824 <__sread>:
 8006824:	b510      	push	{r4, lr}
 8006826:	460c      	mov	r4, r1
 8006828:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800682c:	f000 f900 	bl	8006a30 <_read_r>
 8006830:	2800      	cmp	r0, #0
 8006832:	bfab      	itete	ge
 8006834:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006836:	89a3      	ldrhlt	r3, [r4, #12]
 8006838:	181b      	addge	r3, r3, r0
 800683a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800683e:	bfac      	ite	ge
 8006840:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006842:	81a3      	strhlt	r3, [r4, #12]
 8006844:	bd10      	pop	{r4, pc}

08006846 <__swrite>:
 8006846:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800684a:	461f      	mov	r7, r3
 800684c:	898b      	ldrh	r3, [r1, #12]
 800684e:	05db      	lsls	r3, r3, #23
 8006850:	4605      	mov	r5, r0
 8006852:	460c      	mov	r4, r1
 8006854:	4616      	mov	r6, r2
 8006856:	d505      	bpl.n	8006864 <__swrite+0x1e>
 8006858:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800685c:	2302      	movs	r3, #2
 800685e:	2200      	movs	r2, #0
 8006860:	f000 f8d4 	bl	8006a0c <_lseek_r>
 8006864:	89a3      	ldrh	r3, [r4, #12]
 8006866:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800686a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800686e:	81a3      	strh	r3, [r4, #12]
 8006870:	4632      	mov	r2, r6
 8006872:	463b      	mov	r3, r7
 8006874:	4628      	mov	r0, r5
 8006876:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800687a:	f000 b8fb 	b.w	8006a74 <_write_r>

0800687e <__sseek>:
 800687e:	b510      	push	{r4, lr}
 8006880:	460c      	mov	r4, r1
 8006882:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006886:	f000 f8c1 	bl	8006a0c <_lseek_r>
 800688a:	1c43      	adds	r3, r0, #1
 800688c:	89a3      	ldrh	r3, [r4, #12]
 800688e:	bf15      	itete	ne
 8006890:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006892:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006896:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800689a:	81a3      	strheq	r3, [r4, #12]
 800689c:	bf18      	it	ne
 800689e:	81a3      	strhne	r3, [r4, #12]
 80068a0:	bd10      	pop	{r4, pc}

080068a2 <__sclose>:
 80068a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068a6:	f000 b8a1 	b.w	80069ec <_close_r>

080068aa <__swbuf_r>:
 80068aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068ac:	460e      	mov	r6, r1
 80068ae:	4614      	mov	r4, r2
 80068b0:	4605      	mov	r5, r0
 80068b2:	b118      	cbz	r0, 80068bc <__swbuf_r+0x12>
 80068b4:	6a03      	ldr	r3, [r0, #32]
 80068b6:	b90b      	cbnz	r3, 80068bc <__swbuf_r+0x12>
 80068b8:	f7ff ff00 	bl	80066bc <__sinit>
 80068bc:	69a3      	ldr	r3, [r4, #24]
 80068be:	60a3      	str	r3, [r4, #8]
 80068c0:	89a3      	ldrh	r3, [r4, #12]
 80068c2:	071a      	lsls	r2, r3, #28
 80068c4:	d501      	bpl.n	80068ca <__swbuf_r+0x20>
 80068c6:	6923      	ldr	r3, [r4, #16]
 80068c8:	b943      	cbnz	r3, 80068dc <__swbuf_r+0x32>
 80068ca:	4621      	mov	r1, r4
 80068cc:	4628      	mov	r0, r5
 80068ce:	f000 f82b 	bl	8006928 <__swsetup_r>
 80068d2:	b118      	cbz	r0, 80068dc <__swbuf_r+0x32>
 80068d4:	f04f 37ff 	mov.w	r7, #4294967295
 80068d8:	4638      	mov	r0, r7
 80068da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80068dc:	6823      	ldr	r3, [r4, #0]
 80068de:	6922      	ldr	r2, [r4, #16]
 80068e0:	1a98      	subs	r0, r3, r2
 80068e2:	6963      	ldr	r3, [r4, #20]
 80068e4:	b2f6      	uxtb	r6, r6
 80068e6:	4283      	cmp	r3, r0
 80068e8:	4637      	mov	r7, r6
 80068ea:	dc05      	bgt.n	80068f8 <__swbuf_r+0x4e>
 80068ec:	4621      	mov	r1, r4
 80068ee:	4628      	mov	r0, r5
 80068f0:	f002 fcc0 	bl	8009274 <_fflush_r>
 80068f4:	2800      	cmp	r0, #0
 80068f6:	d1ed      	bne.n	80068d4 <__swbuf_r+0x2a>
 80068f8:	68a3      	ldr	r3, [r4, #8]
 80068fa:	3b01      	subs	r3, #1
 80068fc:	60a3      	str	r3, [r4, #8]
 80068fe:	6823      	ldr	r3, [r4, #0]
 8006900:	1c5a      	adds	r2, r3, #1
 8006902:	6022      	str	r2, [r4, #0]
 8006904:	701e      	strb	r6, [r3, #0]
 8006906:	6962      	ldr	r2, [r4, #20]
 8006908:	1c43      	adds	r3, r0, #1
 800690a:	429a      	cmp	r2, r3
 800690c:	d004      	beq.n	8006918 <__swbuf_r+0x6e>
 800690e:	89a3      	ldrh	r3, [r4, #12]
 8006910:	07db      	lsls	r3, r3, #31
 8006912:	d5e1      	bpl.n	80068d8 <__swbuf_r+0x2e>
 8006914:	2e0a      	cmp	r6, #10
 8006916:	d1df      	bne.n	80068d8 <__swbuf_r+0x2e>
 8006918:	4621      	mov	r1, r4
 800691a:	4628      	mov	r0, r5
 800691c:	f002 fcaa 	bl	8009274 <_fflush_r>
 8006920:	2800      	cmp	r0, #0
 8006922:	d0d9      	beq.n	80068d8 <__swbuf_r+0x2e>
 8006924:	e7d6      	b.n	80068d4 <__swbuf_r+0x2a>
	...

08006928 <__swsetup_r>:
 8006928:	b538      	push	{r3, r4, r5, lr}
 800692a:	4b29      	ldr	r3, [pc, #164]	@ (80069d0 <__swsetup_r+0xa8>)
 800692c:	4605      	mov	r5, r0
 800692e:	6818      	ldr	r0, [r3, #0]
 8006930:	460c      	mov	r4, r1
 8006932:	b118      	cbz	r0, 800693c <__swsetup_r+0x14>
 8006934:	6a03      	ldr	r3, [r0, #32]
 8006936:	b90b      	cbnz	r3, 800693c <__swsetup_r+0x14>
 8006938:	f7ff fec0 	bl	80066bc <__sinit>
 800693c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006940:	0719      	lsls	r1, r3, #28
 8006942:	d422      	bmi.n	800698a <__swsetup_r+0x62>
 8006944:	06da      	lsls	r2, r3, #27
 8006946:	d407      	bmi.n	8006958 <__swsetup_r+0x30>
 8006948:	2209      	movs	r2, #9
 800694a:	602a      	str	r2, [r5, #0]
 800694c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006950:	81a3      	strh	r3, [r4, #12]
 8006952:	f04f 30ff 	mov.w	r0, #4294967295
 8006956:	e033      	b.n	80069c0 <__swsetup_r+0x98>
 8006958:	0758      	lsls	r0, r3, #29
 800695a:	d512      	bpl.n	8006982 <__swsetup_r+0x5a>
 800695c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800695e:	b141      	cbz	r1, 8006972 <__swsetup_r+0x4a>
 8006960:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006964:	4299      	cmp	r1, r3
 8006966:	d002      	beq.n	800696e <__swsetup_r+0x46>
 8006968:	4628      	mov	r0, r5
 800696a:	f000 ff25 	bl	80077b8 <_free_r>
 800696e:	2300      	movs	r3, #0
 8006970:	6363      	str	r3, [r4, #52]	@ 0x34
 8006972:	89a3      	ldrh	r3, [r4, #12]
 8006974:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006978:	81a3      	strh	r3, [r4, #12]
 800697a:	2300      	movs	r3, #0
 800697c:	6063      	str	r3, [r4, #4]
 800697e:	6923      	ldr	r3, [r4, #16]
 8006980:	6023      	str	r3, [r4, #0]
 8006982:	89a3      	ldrh	r3, [r4, #12]
 8006984:	f043 0308 	orr.w	r3, r3, #8
 8006988:	81a3      	strh	r3, [r4, #12]
 800698a:	6923      	ldr	r3, [r4, #16]
 800698c:	b94b      	cbnz	r3, 80069a2 <__swsetup_r+0x7a>
 800698e:	89a3      	ldrh	r3, [r4, #12]
 8006990:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006994:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006998:	d003      	beq.n	80069a2 <__swsetup_r+0x7a>
 800699a:	4621      	mov	r1, r4
 800699c:	4628      	mov	r0, r5
 800699e:	f002 fcb7 	bl	8009310 <__smakebuf_r>
 80069a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80069a6:	f013 0201 	ands.w	r2, r3, #1
 80069aa:	d00a      	beq.n	80069c2 <__swsetup_r+0x9a>
 80069ac:	2200      	movs	r2, #0
 80069ae:	60a2      	str	r2, [r4, #8]
 80069b0:	6962      	ldr	r2, [r4, #20]
 80069b2:	4252      	negs	r2, r2
 80069b4:	61a2      	str	r2, [r4, #24]
 80069b6:	6922      	ldr	r2, [r4, #16]
 80069b8:	b942      	cbnz	r2, 80069cc <__swsetup_r+0xa4>
 80069ba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80069be:	d1c5      	bne.n	800694c <__swsetup_r+0x24>
 80069c0:	bd38      	pop	{r3, r4, r5, pc}
 80069c2:	0799      	lsls	r1, r3, #30
 80069c4:	bf58      	it	pl
 80069c6:	6962      	ldrpl	r2, [r4, #20]
 80069c8:	60a2      	str	r2, [r4, #8]
 80069ca:	e7f4      	b.n	80069b6 <__swsetup_r+0x8e>
 80069cc:	2000      	movs	r0, #0
 80069ce:	e7f7      	b.n	80069c0 <__swsetup_r+0x98>
 80069d0:	20000018 	.word	0x20000018

080069d4 <memset>:
 80069d4:	4402      	add	r2, r0
 80069d6:	4603      	mov	r3, r0
 80069d8:	4293      	cmp	r3, r2
 80069da:	d100      	bne.n	80069de <memset+0xa>
 80069dc:	4770      	bx	lr
 80069de:	f803 1b01 	strb.w	r1, [r3], #1
 80069e2:	e7f9      	b.n	80069d8 <memset+0x4>

080069e4 <_localeconv_r>:
 80069e4:	4800      	ldr	r0, [pc, #0]	@ (80069e8 <_localeconv_r+0x4>)
 80069e6:	4770      	bx	lr
 80069e8:	20000158 	.word	0x20000158

080069ec <_close_r>:
 80069ec:	b538      	push	{r3, r4, r5, lr}
 80069ee:	4d06      	ldr	r5, [pc, #24]	@ (8006a08 <_close_r+0x1c>)
 80069f0:	2300      	movs	r3, #0
 80069f2:	4604      	mov	r4, r0
 80069f4:	4608      	mov	r0, r1
 80069f6:	602b      	str	r3, [r5, #0]
 80069f8:	f7fb f90e 	bl	8001c18 <_close>
 80069fc:	1c43      	adds	r3, r0, #1
 80069fe:	d102      	bne.n	8006a06 <_close_r+0x1a>
 8006a00:	682b      	ldr	r3, [r5, #0]
 8006a02:	b103      	cbz	r3, 8006a06 <_close_r+0x1a>
 8006a04:	6023      	str	r3, [r4, #0]
 8006a06:	bd38      	pop	{r3, r4, r5, pc}
 8006a08:	2000052c 	.word	0x2000052c

08006a0c <_lseek_r>:
 8006a0c:	b538      	push	{r3, r4, r5, lr}
 8006a0e:	4d07      	ldr	r5, [pc, #28]	@ (8006a2c <_lseek_r+0x20>)
 8006a10:	4604      	mov	r4, r0
 8006a12:	4608      	mov	r0, r1
 8006a14:	4611      	mov	r1, r2
 8006a16:	2200      	movs	r2, #0
 8006a18:	602a      	str	r2, [r5, #0]
 8006a1a:	461a      	mov	r2, r3
 8006a1c:	f7fb f923 	bl	8001c66 <_lseek>
 8006a20:	1c43      	adds	r3, r0, #1
 8006a22:	d102      	bne.n	8006a2a <_lseek_r+0x1e>
 8006a24:	682b      	ldr	r3, [r5, #0]
 8006a26:	b103      	cbz	r3, 8006a2a <_lseek_r+0x1e>
 8006a28:	6023      	str	r3, [r4, #0]
 8006a2a:	bd38      	pop	{r3, r4, r5, pc}
 8006a2c:	2000052c 	.word	0x2000052c

08006a30 <_read_r>:
 8006a30:	b538      	push	{r3, r4, r5, lr}
 8006a32:	4d07      	ldr	r5, [pc, #28]	@ (8006a50 <_read_r+0x20>)
 8006a34:	4604      	mov	r4, r0
 8006a36:	4608      	mov	r0, r1
 8006a38:	4611      	mov	r1, r2
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	602a      	str	r2, [r5, #0]
 8006a3e:	461a      	mov	r2, r3
 8006a40:	f7fb f8b1 	bl	8001ba6 <_read>
 8006a44:	1c43      	adds	r3, r0, #1
 8006a46:	d102      	bne.n	8006a4e <_read_r+0x1e>
 8006a48:	682b      	ldr	r3, [r5, #0]
 8006a4a:	b103      	cbz	r3, 8006a4e <_read_r+0x1e>
 8006a4c:	6023      	str	r3, [r4, #0]
 8006a4e:	bd38      	pop	{r3, r4, r5, pc}
 8006a50:	2000052c 	.word	0x2000052c

08006a54 <_sbrk_r>:
 8006a54:	b538      	push	{r3, r4, r5, lr}
 8006a56:	4d06      	ldr	r5, [pc, #24]	@ (8006a70 <_sbrk_r+0x1c>)
 8006a58:	2300      	movs	r3, #0
 8006a5a:	4604      	mov	r4, r0
 8006a5c:	4608      	mov	r0, r1
 8006a5e:	602b      	str	r3, [r5, #0]
 8006a60:	f7fb f90e 	bl	8001c80 <_sbrk>
 8006a64:	1c43      	adds	r3, r0, #1
 8006a66:	d102      	bne.n	8006a6e <_sbrk_r+0x1a>
 8006a68:	682b      	ldr	r3, [r5, #0]
 8006a6a:	b103      	cbz	r3, 8006a6e <_sbrk_r+0x1a>
 8006a6c:	6023      	str	r3, [r4, #0]
 8006a6e:	bd38      	pop	{r3, r4, r5, pc}
 8006a70:	2000052c 	.word	0x2000052c

08006a74 <_write_r>:
 8006a74:	b538      	push	{r3, r4, r5, lr}
 8006a76:	4d07      	ldr	r5, [pc, #28]	@ (8006a94 <_write_r+0x20>)
 8006a78:	4604      	mov	r4, r0
 8006a7a:	4608      	mov	r0, r1
 8006a7c:	4611      	mov	r1, r2
 8006a7e:	2200      	movs	r2, #0
 8006a80:	602a      	str	r2, [r5, #0]
 8006a82:	461a      	mov	r2, r3
 8006a84:	f7fb f8ac 	bl	8001be0 <_write>
 8006a88:	1c43      	adds	r3, r0, #1
 8006a8a:	d102      	bne.n	8006a92 <_write_r+0x1e>
 8006a8c:	682b      	ldr	r3, [r5, #0]
 8006a8e:	b103      	cbz	r3, 8006a92 <_write_r+0x1e>
 8006a90:	6023      	str	r3, [r4, #0]
 8006a92:	bd38      	pop	{r3, r4, r5, pc}
 8006a94:	2000052c 	.word	0x2000052c

08006a98 <__errno>:
 8006a98:	4b01      	ldr	r3, [pc, #4]	@ (8006aa0 <__errno+0x8>)
 8006a9a:	6818      	ldr	r0, [r3, #0]
 8006a9c:	4770      	bx	lr
 8006a9e:	bf00      	nop
 8006aa0:	20000018 	.word	0x20000018

08006aa4 <__libc_init_array>:
 8006aa4:	b570      	push	{r4, r5, r6, lr}
 8006aa6:	4d0d      	ldr	r5, [pc, #52]	@ (8006adc <__libc_init_array+0x38>)
 8006aa8:	4c0d      	ldr	r4, [pc, #52]	@ (8006ae0 <__libc_init_array+0x3c>)
 8006aaa:	1b64      	subs	r4, r4, r5
 8006aac:	10a4      	asrs	r4, r4, #2
 8006aae:	2600      	movs	r6, #0
 8006ab0:	42a6      	cmp	r6, r4
 8006ab2:	d109      	bne.n	8006ac8 <__libc_init_array+0x24>
 8006ab4:	4d0b      	ldr	r5, [pc, #44]	@ (8006ae4 <__libc_init_array+0x40>)
 8006ab6:	4c0c      	ldr	r4, [pc, #48]	@ (8006ae8 <__libc_init_array+0x44>)
 8006ab8:	f003 fa1c 	bl	8009ef4 <_init>
 8006abc:	1b64      	subs	r4, r4, r5
 8006abe:	10a4      	asrs	r4, r4, #2
 8006ac0:	2600      	movs	r6, #0
 8006ac2:	42a6      	cmp	r6, r4
 8006ac4:	d105      	bne.n	8006ad2 <__libc_init_array+0x2e>
 8006ac6:	bd70      	pop	{r4, r5, r6, pc}
 8006ac8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006acc:	4798      	blx	r3
 8006ace:	3601      	adds	r6, #1
 8006ad0:	e7ee      	b.n	8006ab0 <__libc_init_array+0xc>
 8006ad2:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ad6:	4798      	blx	r3
 8006ad8:	3601      	adds	r6, #1
 8006ada:	e7f2      	b.n	8006ac2 <__libc_init_array+0x1e>
 8006adc:	0800a3f0 	.word	0x0800a3f0
 8006ae0:	0800a3f0 	.word	0x0800a3f0
 8006ae4:	0800a3f0 	.word	0x0800a3f0
 8006ae8:	0800a3f4 	.word	0x0800a3f4

08006aec <__retarget_lock_init_recursive>:
 8006aec:	4770      	bx	lr

08006aee <__retarget_lock_acquire_recursive>:
 8006aee:	4770      	bx	lr

08006af0 <__retarget_lock_release_recursive>:
 8006af0:	4770      	bx	lr

08006af2 <memcpy>:
 8006af2:	440a      	add	r2, r1
 8006af4:	4291      	cmp	r1, r2
 8006af6:	f100 33ff 	add.w	r3, r0, #4294967295
 8006afa:	d100      	bne.n	8006afe <memcpy+0xc>
 8006afc:	4770      	bx	lr
 8006afe:	b510      	push	{r4, lr}
 8006b00:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006b04:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006b08:	4291      	cmp	r1, r2
 8006b0a:	d1f9      	bne.n	8006b00 <memcpy+0xe>
 8006b0c:	bd10      	pop	{r4, pc}
	...

08006b10 <nanf>:
 8006b10:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8006b18 <nanf+0x8>
 8006b14:	4770      	bx	lr
 8006b16:	bf00      	nop
 8006b18:	7fc00000 	.word	0x7fc00000

08006b1c <quorem>:
 8006b1c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b20:	6903      	ldr	r3, [r0, #16]
 8006b22:	690c      	ldr	r4, [r1, #16]
 8006b24:	42a3      	cmp	r3, r4
 8006b26:	4607      	mov	r7, r0
 8006b28:	db7e      	blt.n	8006c28 <quorem+0x10c>
 8006b2a:	3c01      	subs	r4, #1
 8006b2c:	f101 0814 	add.w	r8, r1, #20
 8006b30:	00a3      	lsls	r3, r4, #2
 8006b32:	f100 0514 	add.w	r5, r0, #20
 8006b36:	9300      	str	r3, [sp, #0]
 8006b38:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006b3c:	9301      	str	r3, [sp, #4]
 8006b3e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006b42:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006b46:	3301      	adds	r3, #1
 8006b48:	429a      	cmp	r2, r3
 8006b4a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006b4e:	fbb2 f6f3 	udiv	r6, r2, r3
 8006b52:	d32e      	bcc.n	8006bb2 <quorem+0x96>
 8006b54:	f04f 0a00 	mov.w	sl, #0
 8006b58:	46c4      	mov	ip, r8
 8006b5a:	46ae      	mov	lr, r5
 8006b5c:	46d3      	mov	fp, sl
 8006b5e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006b62:	b298      	uxth	r0, r3
 8006b64:	fb06 a000 	mla	r0, r6, r0, sl
 8006b68:	0c02      	lsrs	r2, r0, #16
 8006b6a:	0c1b      	lsrs	r3, r3, #16
 8006b6c:	fb06 2303 	mla	r3, r6, r3, r2
 8006b70:	f8de 2000 	ldr.w	r2, [lr]
 8006b74:	b280      	uxth	r0, r0
 8006b76:	b292      	uxth	r2, r2
 8006b78:	1a12      	subs	r2, r2, r0
 8006b7a:	445a      	add	r2, fp
 8006b7c:	f8de 0000 	ldr.w	r0, [lr]
 8006b80:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006b84:	b29b      	uxth	r3, r3
 8006b86:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006b8a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006b8e:	b292      	uxth	r2, r2
 8006b90:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006b94:	45e1      	cmp	r9, ip
 8006b96:	f84e 2b04 	str.w	r2, [lr], #4
 8006b9a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006b9e:	d2de      	bcs.n	8006b5e <quorem+0x42>
 8006ba0:	9b00      	ldr	r3, [sp, #0]
 8006ba2:	58eb      	ldr	r3, [r5, r3]
 8006ba4:	b92b      	cbnz	r3, 8006bb2 <quorem+0x96>
 8006ba6:	9b01      	ldr	r3, [sp, #4]
 8006ba8:	3b04      	subs	r3, #4
 8006baa:	429d      	cmp	r5, r3
 8006bac:	461a      	mov	r2, r3
 8006bae:	d32f      	bcc.n	8006c10 <quorem+0xf4>
 8006bb0:	613c      	str	r4, [r7, #16]
 8006bb2:	4638      	mov	r0, r7
 8006bb4:	f001 f90e 	bl	8007dd4 <__mcmp>
 8006bb8:	2800      	cmp	r0, #0
 8006bba:	db25      	blt.n	8006c08 <quorem+0xec>
 8006bbc:	4629      	mov	r1, r5
 8006bbe:	2000      	movs	r0, #0
 8006bc0:	f858 2b04 	ldr.w	r2, [r8], #4
 8006bc4:	f8d1 c000 	ldr.w	ip, [r1]
 8006bc8:	fa1f fe82 	uxth.w	lr, r2
 8006bcc:	fa1f f38c 	uxth.w	r3, ip
 8006bd0:	eba3 030e 	sub.w	r3, r3, lr
 8006bd4:	4403      	add	r3, r0
 8006bd6:	0c12      	lsrs	r2, r2, #16
 8006bd8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006bdc:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006be0:	b29b      	uxth	r3, r3
 8006be2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006be6:	45c1      	cmp	r9, r8
 8006be8:	f841 3b04 	str.w	r3, [r1], #4
 8006bec:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006bf0:	d2e6      	bcs.n	8006bc0 <quorem+0xa4>
 8006bf2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006bf6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006bfa:	b922      	cbnz	r2, 8006c06 <quorem+0xea>
 8006bfc:	3b04      	subs	r3, #4
 8006bfe:	429d      	cmp	r5, r3
 8006c00:	461a      	mov	r2, r3
 8006c02:	d30b      	bcc.n	8006c1c <quorem+0x100>
 8006c04:	613c      	str	r4, [r7, #16]
 8006c06:	3601      	adds	r6, #1
 8006c08:	4630      	mov	r0, r6
 8006c0a:	b003      	add	sp, #12
 8006c0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c10:	6812      	ldr	r2, [r2, #0]
 8006c12:	3b04      	subs	r3, #4
 8006c14:	2a00      	cmp	r2, #0
 8006c16:	d1cb      	bne.n	8006bb0 <quorem+0x94>
 8006c18:	3c01      	subs	r4, #1
 8006c1a:	e7c6      	b.n	8006baa <quorem+0x8e>
 8006c1c:	6812      	ldr	r2, [r2, #0]
 8006c1e:	3b04      	subs	r3, #4
 8006c20:	2a00      	cmp	r2, #0
 8006c22:	d1ef      	bne.n	8006c04 <quorem+0xe8>
 8006c24:	3c01      	subs	r4, #1
 8006c26:	e7ea      	b.n	8006bfe <quorem+0xe2>
 8006c28:	2000      	movs	r0, #0
 8006c2a:	e7ee      	b.n	8006c0a <quorem+0xee>
 8006c2c:	0000      	movs	r0, r0
	...

08006c30 <_dtoa_r>:
 8006c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c34:	69c7      	ldr	r7, [r0, #28]
 8006c36:	b099      	sub	sp, #100	@ 0x64
 8006c38:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006c3c:	ec55 4b10 	vmov	r4, r5, d0
 8006c40:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8006c42:	9109      	str	r1, [sp, #36]	@ 0x24
 8006c44:	4683      	mov	fp, r0
 8006c46:	920e      	str	r2, [sp, #56]	@ 0x38
 8006c48:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006c4a:	b97f      	cbnz	r7, 8006c6c <_dtoa_r+0x3c>
 8006c4c:	2010      	movs	r0, #16
 8006c4e:	f7fe fd7f 	bl	8005750 <malloc>
 8006c52:	4602      	mov	r2, r0
 8006c54:	f8cb 001c 	str.w	r0, [fp, #28]
 8006c58:	b920      	cbnz	r0, 8006c64 <_dtoa_r+0x34>
 8006c5a:	4ba7      	ldr	r3, [pc, #668]	@ (8006ef8 <_dtoa_r+0x2c8>)
 8006c5c:	21ef      	movs	r1, #239	@ 0xef
 8006c5e:	48a7      	ldr	r0, [pc, #668]	@ (8006efc <_dtoa_r+0x2cc>)
 8006c60:	f002 fbea 	bl	8009438 <__assert_func>
 8006c64:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006c68:	6007      	str	r7, [r0, #0]
 8006c6a:	60c7      	str	r7, [r0, #12]
 8006c6c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006c70:	6819      	ldr	r1, [r3, #0]
 8006c72:	b159      	cbz	r1, 8006c8c <_dtoa_r+0x5c>
 8006c74:	685a      	ldr	r2, [r3, #4]
 8006c76:	604a      	str	r2, [r1, #4]
 8006c78:	2301      	movs	r3, #1
 8006c7a:	4093      	lsls	r3, r2
 8006c7c:	608b      	str	r3, [r1, #8]
 8006c7e:	4658      	mov	r0, fp
 8006c80:	f000 fe24 	bl	80078cc <_Bfree>
 8006c84:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006c88:	2200      	movs	r2, #0
 8006c8a:	601a      	str	r2, [r3, #0]
 8006c8c:	1e2b      	subs	r3, r5, #0
 8006c8e:	bfb9      	ittee	lt
 8006c90:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006c94:	9303      	strlt	r3, [sp, #12]
 8006c96:	2300      	movge	r3, #0
 8006c98:	6033      	strge	r3, [r6, #0]
 8006c9a:	9f03      	ldr	r7, [sp, #12]
 8006c9c:	4b98      	ldr	r3, [pc, #608]	@ (8006f00 <_dtoa_r+0x2d0>)
 8006c9e:	bfbc      	itt	lt
 8006ca0:	2201      	movlt	r2, #1
 8006ca2:	6032      	strlt	r2, [r6, #0]
 8006ca4:	43bb      	bics	r3, r7
 8006ca6:	d112      	bne.n	8006cce <_dtoa_r+0x9e>
 8006ca8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006caa:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006cae:	6013      	str	r3, [r2, #0]
 8006cb0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006cb4:	4323      	orrs	r3, r4
 8006cb6:	f000 854d 	beq.w	8007754 <_dtoa_r+0xb24>
 8006cba:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006cbc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006f14 <_dtoa_r+0x2e4>
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	f000 854f 	beq.w	8007764 <_dtoa_r+0xb34>
 8006cc6:	f10a 0303 	add.w	r3, sl, #3
 8006cca:	f000 bd49 	b.w	8007760 <_dtoa_r+0xb30>
 8006cce:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	ec51 0b17 	vmov	r0, r1, d7
 8006cd8:	2300      	movs	r3, #0
 8006cda:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8006cde:	f7f9 ff0b 	bl	8000af8 <__aeabi_dcmpeq>
 8006ce2:	4680      	mov	r8, r0
 8006ce4:	b158      	cbz	r0, 8006cfe <_dtoa_r+0xce>
 8006ce6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006ce8:	2301      	movs	r3, #1
 8006cea:	6013      	str	r3, [r2, #0]
 8006cec:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006cee:	b113      	cbz	r3, 8006cf6 <_dtoa_r+0xc6>
 8006cf0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006cf2:	4b84      	ldr	r3, [pc, #528]	@ (8006f04 <_dtoa_r+0x2d4>)
 8006cf4:	6013      	str	r3, [r2, #0]
 8006cf6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006f18 <_dtoa_r+0x2e8>
 8006cfa:	f000 bd33 	b.w	8007764 <_dtoa_r+0xb34>
 8006cfe:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8006d02:	aa16      	add	r2, sp, #88	@ 0x58
 8006d04:	a917      	add	r1, sp, #92	@ 0x5c
 8006d06:	4658      	mov	r0, fp
 8006d08:	f001 f984 	bl	8008014 <__d2b>
 8006d0c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006d10:	4681      	mov	r9, r0
 8006d12:	2e00      	cmp	r6, #0
 8006d14:	d077      	beq.n	8006e06 <_dtoa_r+0x1d6>
 8006d16:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006d18:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8006d1c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006d20:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006d24:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006d28:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006d2c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006d30:	4619      	mov	r1, r3
 8006d32:	2200      	movs	r2, #0
 8006d34:	4b74      	ldr	r3, [pc, #464]	@ (8006f08 <_dtoa_r+0x2d8>)
 8006d36:	f7f9 fabf 	bl	80002b8 <__aeabi_dsub>
 8006d3a:	a369      	add	r3, pc, #420	@ (adr r3, 8006ee0 <_dtoa_r+0x2b0>)
 8006d3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d40:	f7f9 fc72 	bl	8000628 <__aeabi_dmul>
 8006d44:	a368      	add	r3, pc, #416	@ (adr r3, 8006ee8 <_dtoa_r+0x2b8>)
 8006d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d4a:	f7f9 fab7 	bl	80002bc <__adddf3>
 8006d4e:	4604      	mov	r4, r0
 8006d50:	4630      	mov	r0, r6
 8006d52:	460d      	mov	r5, r1
 8006d54:	f7f9 fbfe 	bl	8000554 <__aeabi_i2d>
 8006d58:	a365      	add	r3, pc, #404	@ (adr r3, 8006ef0 <_dtoa_r+0x2c0>)
 8006d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d5e:	f7f9 fc63 	bl	8000628 <__aeabi_dmul>
 8006d62:	4602      	mov	r2, r0
 8006d64:	460b      	mov	r3, r1
 8006d66:	4620      	mov	r0, r4
 8006d68:	4629      	mov	r1, r5
 8006d6a:	f7f9 faa7 	bl	80002bc <__adddf3>
 8006d6e:	4604      	mov	r4, r0
 8006d70:	460d      	mov	r5, r1
 8006d72:	f7f9 ff09 	bl	8000b88 <__aeabi_d2iz>
 8006d76:	2200      	movs	r2, #0
 8006d78:	4607      	mov	r7, r0
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	4620      	mov	r0, r4
 8006d7e:	4629      	mov	r1, r5
 8006d80:	f7f9 fec4 	bl	8000b0c <__aeabi_dcmplt>
 8006d84:	b140      	cbz	r0, 8006d98 <_dtoa_r+0x168>
 8006d86:	4638      	mov	r0, r7
 8006d88:	f7f9 fbe4 	bl	8000554 <__aeabi_i2d>
 8006d8c:	4622      	mov	r2, r4
 8006d8e:	462b      	mov	r3, r5
 8006d90:	f7f9 feb2 	bl	8000af8 <__aeabi_dcmpeq>
 8006d94:	b900      	cbnz	r0, 8006d98 <_dtoa_r+0x168>
 8006d96:	3f01      	subs	r7, #1
 8006d98:	2f16      	cmp	r7, #22
 8006d9a:	d851      	bhi.n	8006e40 <_dtoa_r+0x210>
 8006d9c:	4b5b      	ldr	r3, [pc, #364]	@ (8006f0c <_dtoa_r+0x2dc>)
 8006d9e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006da6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006daa:	f7f9 feaf 	bl	8000b0c <__aeabi_dcmplt>
 8006dae:	2800      	cmp	r0, #0
 8006db0:	d048      	beq.n	8006e44 <_dtoa_r+0x214>
 8006db2:	3f01      	subs	r7, #1
 8006db4:	2300      	movs	r3, #0
 8006db6:	9312      	str	r3, [sp, #72]	@ 0x48
 8006db8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006dba:	1b9b      	subs	r3, r3, r6
 8006dbc:	1e5a      	subs	r2, r3, #1
 8006dbe:	bf44      	itt	mi
 8006dc0:	f1c3 0801 	rsbmi	r8, r3, #1
 8006dc4:	2300      	movmi	r3, #0
 8006dc6:	9208      	str	r2, [sp, #32]
 8006dc8:	bf54      	ite	pl
 8006dca:	f04f 0800 	movpl.w	r8, #0
 8006dce:	9308      	strmi	r3, [sp, #32]
 8006dd0:	2f00      	cmp	r7, #0
 8006dd2:	db39      	blt.n	8006e48 <_dtoa_r+0x218>
 8006dd4:	9b08      	ldr	r3, [sp, #32]
 8006dd6:	970f      	str	r7, [sp, #60]	@ 0x3c
 8006dd8:	443b      	add	r3, r7
 8006dda:	9308      	str	r3, [sp, #32]
 8006ddc:	2300      	movs	r3, #0
 8006dde:	930a      	str	r3, [sp, #40]	@ 0x28
 8006de0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006de2:	2b09      	cmp	r3, #9
 8006de4:	d864      	bhi.n	8006eb0 <_dtoa_r+0x280>
 8006de6:	2b05      	cmp	r3, #5
 8006de8:	bfc4      	itt	gt
 8006dea:	3b04      	subgt	r3, #4
 8006dec:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8006dee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006df0:	f1a3 0302 	sub.w	r3, r3, #2
 8006df4:	bfcc      	ite	gt
 8006df6:	2400      	movgt	r4, #0
 8006df8:	2401      	movle	r4, #1
 8006dfa:	2b03      	cmp	r3, #3
 8006dfc:	d863      	bhi.n	8006ec6 <_dtoa_r+0x296>
 8006dfe:	e8df f003 	tbb	[pc, r3]
 8006e02:	372a      	.short	0x372a
 8006e04:	5535      	.short	0x5535
 8006e06:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8006e0a:	441e      	add	r6, r3
 8006e0c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006e10:	2b20      	cmp	r3, #32
 8006e12:	bfc1      	itttt	gt
 8006e14:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006e18:	409f      	lslgt	r7, r3
 8006e1a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006e1e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006e22:	bfd6      	itet	le
 8006e24:	f1c3 0320 	rsble	r3, r3, #32
 8006e28:	ea47 0003 	orrgt.w	r0, r7, r3
 8006e2c:	fa04 f003 	lslle.w	r0, r4, r3
 8006e30:	f7f9 fb80 	bl	8000534 <__aeabi_ui2d>
 8006e34:	2201      	movs	r2, #1
 8006e36:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006e3a:	3e01      	subs	r6, #1
 8006e3c:	9214      	str	r2, [sp, #80]	@ 0x50
 8006e3e:	e777      	b.n	8006d30 <_dtoa_r+0x100>
 8006e40:	2301      	movs	r3, #1
 8006e42:	e7b8      	b.n	8006db6 <_dtoa_r+0x186>
 8006e44:	9012      	str	r0, [sp, #72]	@ 0x48
 8006e46:	e7b7      	b.n	8006db8 <_dtoa_r+0x188>
 8006e48:	427b      	negs	r3, r7
 8006e4a:	930a      	str	r3, [sp, #40]	@ 0x28
 8006e4c:	2300      	movs	r3, #0
 8006e4e:	eba8 0807 	sub.w	r8, r8, r7
 8006e52:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006e54:	e7c4      	b.n	8006de0 <_dtoa_r+0x1b0>
 8006e56:	2300      	movs	r3, #0
 8006e58:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006e5a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	dc35      	bgt.n	8006ecc <_dtoa_r+0x29c>
 8006e60:	2301      	movs	r3, #1
 8006e62:	9300      	str	r3, [sp, #0]
 8006e64:	9307      	str	r3, [sp, #28]
 8006e66:	461a      	mov	r2, r3
 8006e68:	920e      	str	r2, [sp, #56]	@ 0x38
 8006e6a:	e00b      	b.n	8006e84 <_dtoa_r+0x254>
 8006e6c:	2301      	movs	r3, #1
 8006e6e:	e7f3      	b.n	8006e58 <_dtoa_r+0x228>
 8006e70:	2300      	movs	r3, #0
 8006e72:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006e74:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006e76:	18fb      	adds	r3, r7, r3
 8006e78:	9300      	str	r3, [sp, #0]
 8006e7a:	3301      	adds	r3, #1
 8006e7c:	2b01      	cmp	r3, #1
 8006e7e:	9307      	str	r3, [sp, #28]
 8006e80:	bfb8      	it	lt
 8006e82:	2301      	movlt	r3, #1
 8006e84:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006e88:	2100      	movs	r1, #0
 8006e8a:	2204      	movs	r2, #4
 8006e8c:	f102 0514 	add.w	r5, r2, #20
 8006e90:	429d      	cmp	r5, r3
 8006e92:	d91f      	bls.n	8006ed4 <_dtoa_r+0x2a4>
 8006e94:	6041      	str	r1, [r0, #4]
 8006e96:	4658      	mov	r0, fp
 8006e98:	f000 fcd8 	bl	800784c <_Balloc>
 8006e9c:	4682      	mov	sl, r0
 8006e9e:	2800      	cmp	r0, #0
 8006ea0:	d13c      	bne.n	8006f1c <_dtoa_r+0x2ec>
 8006ea2:	4b1b      	ldr	r3, [pc, #108]	@ (8006f10 <_dtoa_r+0x2e0>)
 8006ea4:	4602      	mov	r2, r0
 8006ea6:	f240 11af 	movw	r1, #431	@ 0x1af
 8006eaa:	e6d8      	b.n	8006c5e <_dtoa_r+0x2e>
 8006eac:	2301      	movs	r3, #1
 8006eae:	e7e0      	b.n	8006e72 <_dtoa_r+0x242>
 8006eb0:	2401      	movs	r4, #1
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	9309      	str	r3, [sp, #36]	@ 0x24
 8006eb6:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006eb8:	f04f 33ff 	mov.w	r3, #4294967295
 8006ebc:	9300      	str	r3, [sp, #0]
 8006ebe:	9307      	str	r3, [sp, #28]
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	2312      	movs	r3, #18
 8006ec4:	e7d0      	b.n	8006e68 <_dtoa_r+0x238>
 8006ec6:	2301      	movs	r3, #1
 8006ec8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006eca:	e7f5      	b.n	8006eb8 <_dtoa_r+0x288>
 8006ecc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006ece:	9300      	str	r3, [sp, #0]
 8006ed0:	9307      	str	r3, [sp, #28]
 8006ed2:	e7d7      	b.n	8006e84 <_dtoa_r+0x254>
 8006ed4:	3101      	adds	r1, #1
 8006ed6:	0052      	lsls	r2, r2, #1
 8006ed8:	e7d8      	b.n	8006e8c <_dtoa_r+0x25c>
 8006eda:	bf00      	nop
 8006edc:	f3af 8000 	nop.w
 8006ee0:	636f4361 	.word	0x636f4361
 8006ee4:	3fd287a7 	.word	0x3fd287a7
 8006ee8:	8b60c8b3 	.word	0x8b60c8b3
 8006eec:	3fc68a28 	.word	0x3fc68a28
 8006ef0:	509f79fb 	.word	0x509f79fb
 8006ef4:	3fd34413 	.word	0x3fd34413
 8006ef8:	0800a002 	.word	0x0800a002
 8006efc:	0800a019 	.word	0x0800a019
 8006f00:	7ff00000 	.word	0x7ff00000
 8006f04:	08009fcd 	.word	0x08009fcd
 8006f08:	3ff80000 	.word	0x3ff80000
 8006f0c:	0800a110 	.word	0x0800a110
 8006f10:	0800a071 	.word	0x0800a071
 8006f14:	08009ffe 	.word	0x08009ffe
 8006f18:	08009fcc 	.word	0x08009fcc
 8006f1c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006f20:	6018      	str	r0, [r3, #0]
 8006f22:	9b07      	ldr	r3, [sp, #28]
 8006f24:	2b0e      	cmp	r3, #14
 8006f26:	f200 80a4 	bhi.w	8007072 <_dtoa_r+0x442>
 8006f2a:	2c00      	cmp	r4, #0
 8006f2c:	f000 80a1 	beq.w	8007072 <_dtoa_r+0x442>
 8006f30:	2f00      	cmp	r7, #0
 8006f32:	dd33      	ble.n	8006f9c <_dtoa_r+0x36c>
 8006f34:	4bad      	ldr	r3, [pc, #692]	@ (80071ec <_dtoa_r+0x5bc>)
 8006f36:	f007 020f 	and.w	r2, r7, #15
 8006f3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f3e:	ed93 7b00 	vldr	d7, [r3]
 8006f42:	05f8      	lsls	r0, r7, #23
 8006f44:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006f48:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006f4c:	d516      	bpl.n	8006f7c <_dtoa_r+0x34c>
 8006f4e:	4ba8      	ldr	r3, [pc, #672]	@ (80071f0 <_dtoa_r+0x5c0>)
 8006f50:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006f54:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006f58:	f7f9 fc90 	bl	800087c <__aeabi_ddiv>
 8006f5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006f60:	f004 040f 	and.w	r4, r4, #15
 8006f64:	2603      	movs	r6, #3
 8006f66:	4da2      	ldr	r5, [pc, #648]	@ (80071f0 <_dtoa_r+0x5c0>)
 8006f68:	b954      	cbnz	r4, 8006f80 <_dtoa_r+0x350>
 8006f6a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f72:	f7f9 fc83 	bl	800087c <__aeabi_ddiv>
 8006f76:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006f7a:	e028      	b.n	8006fce <_dtoa_r+0x39e>
 8006f7c:	2602      	movs	r6, #2
 8006f7e:	e7f2      	b.n	8006f66 <_dtoa_r+0x336>
 8006f80:	07e1      	lsls	r1, r4, #31
 8006f82:	d508      	bpl.n	8006f96 <_dtoa_r+0x366>
 8006f84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f88:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006f8c:	f7f9 fb4c 	bl	8000628 <__aeabi_dmul>
 8006f90:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006f94:	3601      	adds	r6, #1
 8006f96:	1064      	asrs	r4, r4, #1
 8006f98:	3508      	adds	r5, #8
 8006f9a:	e7e5      	b.n	8006f68 <_dtoa_r+0x338>
 8006f9c:	f000 80d2 	beq.w	8007144 <_dtoa_r+0x514>
 8006fa0:	427c      	negs	r4, r7
 8006fa2:	4b92      	ldr	r3, [pc, #584]	@ (80071ec <_dtoa_r+0x5bc>)
 8006fa4:	4d92      	ldr	r5, [pc, #584]	@ (80071f0 <_dtoa_r+0x5c0>)
 8006fa6:	f004 020f 	and.w	r2, r4, #15
 8006faa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006fae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fb2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006fb6:	f7f9 fb37 	bl	8000628 <__aeabi_dmul>
 8006fba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006fbe:	1124      	asrs	r4, r4, #4
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	2602      	movs	r6, #2
 8006fc4:	2c00      	cmp	r4, #0
 8006fc6:	f040 80b2 	bne.w	800712e <_dtoa_r+0x4fe>
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d1d3      	bne.n	8006f76 <_dtoa_r+0x346>
 8006fce:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006fd0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	f000 80b7 	beq.w	8007148 <_dtoa_r+0x518>
 8006fda:	4b86      	ldr	r3, [pc, #536]	@ (80071f4 <_dtoa_r+0x5c4>)
 8006fdc:	2200      	movs	r2, #0
 8006fde:	4620      	mov	r0, r4
 8006fe0:	4629      	mov	r1, r5
 8006fe2:	f7f9 fd93 	bl	8000b0c <__aeabi_dcmplt>
 8006fe6:	2800      	cmp	r0, #0
 8006fe8:	f000 80ae 	beq.w	8007148 <_dtoa_r+0x518>
 8006fec:	9b07      	ldr	r3, [sp, #28]
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	f000 80aa 	beq.w	8007148 <_dtoa_r+0x518>
 8006ff4:	9b00      	ldr	r3, [sp, #0]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	dd37      	ble.n	800706a <_dtoa_r+0x43a>
 8006ffa:	1e7b      	subs	r3, r7, #1
 8006ffc:	9304      	str	r3, [sp, #16]
 8006ffe:	4620      	mov	r0, r4
 8007000:	4b7d      	ldr	r3, [pc, #500]	@ (80071f8 <_dtoa_r+0x5c8>)
 8007002:	2200      	movs	r2, #0
 8007004:	4629      	mov	r1, r5
 8007006:	f7f9 fb0f 	bl	8000628 <__aeabi_dmul>
 800700a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800700e:	9c00      	ldr	r4, [sp, #0]
 8007010:	3601      	adds	r6, #1
 8007012:	4630      	mov	r0, r6
 8007014:	f7f9 fa9e 	bl	8000554 <__aeabi_i2d>
 8007018:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800701c:	f7f9 fb04 	bl	8000628 <__aeabi_dmul>
 8007020:	4b76      	ldr	r3, [pc, #472]	@ (80071fc <_dtoa_r+0x5cc>)
 8007022:	2200      	movs	r2, #0
 8007024:	f7f9 f94a 	bl	80002bc <__adddf3>
 8007028:	4605      	mov	r5, r0
 800702a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800702e:	2c00      	cmp	r4, #0
 8007030:	f040 808d 	bne.w	800714e <_dtoa_r+0x51e>
 8007034:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007038:	4b71      	ldr	r3, [pc, #452]	@ (8007200 <_dtoa_r+0x5d0>)
 800703a:	2200      	movs	r2, #0
 800703c:	f7f9 f93c 	bl	80002b8 <__aeabi_dsub>
 8007040:	4602      	mov	r2, r0
 8007042:	460b      	mov	r3, r1
 8007044:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007048:	462a      	mov	r2, r5
 800704a:	4633      	mov	r3, r6
 800704c:	f7f9 fd7c 	bl	8000b48 <__aeabi_dcmpgt>
 8007050:	2800      	cmp	r0, #0
 8007052:	f040 828b 	bne.w	800756c <_dtoa_r+0x93c>
 8007056:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800705a:	462a      	mov	r2, r5
 800705c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007060:	f7f9 fd54 	bl	8000b0c <__aeabi_dcmplt>
 8007064:	2800      	cmp	r0, #0
 8007066:	f040 8128 	bne.w	80072ba <_dtoa_r+0x68a>
 800706a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800706e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007072:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007074:	2b00      	cmp	r3, #0
 8007076:	f2c0 815a 	blt.w	800732e <_dtoa_r+0x6fe>
 800707a:	2f0e      	cmp	r7, #14
 800707c:	f300 8157 	bgt.w	800732e <_dtoa_r+0x6fe>
 8007080:	4b5a      	ldr	r3, [pc, #360]	@ (80071ec <_dtoa_r+0x5bc>)
 8007082:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007086:	ed93 7b00 	vldr	d7, [r3]
 800708a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800708c:	2b00      	cmp	r3, #0
 800708e:	ed8d 7b00 	vstr	d7, [sp]
 8007092:	da03      	bge.n	800709c <_dtoa_r+0x46c>
 8007094:	9b07      	ldr	r3, [sp, #28]
 8007096:	2b00      	cmp	r3, #0
 8007098:	f340 8101 	ble.w	800729e <_dtoa_r+0x66e>
 800709c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80070a0:	4656      	mov	r6, sl
 80070a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80070a6:	4620      	mov	r0, r4
 80070a8:	4629      	mov	r1, r5
 80070aa:	f7f9 fbe7 	bl	800087c <__aeabi_ddiv>
 80070ae:	f7f9 fd6b 	bl	8000b88 <__aeabi_d2iz>
 80070b2:	4680      	mov	r8, r0
 80070b4:	f7f9 fa4e 	bl	8000554 <__aeabi_i2d>
 80070b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80070bc:	f7f9 fab4 	bl	8000628 <__aeabi_dmul>
 80070c0:	4602      	mov	r2, r0
 80070c2:	460b      	mov	r3, r1
 80070c4:	4620      	mov	r0, r4
 80070c6:	4629      	mov	r1, r5
 80070c8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80070cc:	f7f9 f8f4 	bl	80002b8 <__aeabi_dsub>
 80070d0:	f806 4b01 	strb.w	r4, [r6], #1
 80070d4:	9d07      	ldr	r5, [sp, #28]
 80070d6:	eba6 040a 	sub.w	r4, r6, sl
 80070da:	42a5      	cmp	r5, r4
 80070dc:	4602      	mov	r2, r0
 80070de:	460b      	mov	r3, r1
 80070e0:	f040 8117 	bne.w	8007312 <_dtoa_r+0x6e2>
 80070e4:	f7f9 f8ea 	bl	80002bc <__adddf3>
 80070e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80070ec:	4604      	mov	r4, r0
 80070ee:	460d      	mov	r5, r1
 80070f0:	f7f9 fd2a 	bl	8000b48 <__aeabi_dcmpgt>
 80070f4:	2800      	cmp	r0, #0
 80070f6:	f040 80f9 	bne.w	80072ec <_dtoa_r+0x6bc>
 80070fa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80070fe:	4620      	mov	r0, r4
 8007100:	4629      	mov	r1, r5
 8007102:	f7f9 fcf9 	bl	8000af8 <__aeabi_dcmpeq>
 8007106:	b118      	cbz	r0, 8007110 <_dtoa_r+0x4e0>
 8007108:	f018 0f01 	tst.w	r8, #1
 800710c:	f040 80ee 	bne.w	80072ec <_dtoa_r+0x6bc>
 8007110:	4649      	mov	r1, r9
 8007112:	4658      	mov	r0, fp
 8007114:	f000 fbda 	bl	80078cc <_Bfree>
 8007118:	2300      	movs	r3, #0
 800711a:	7033      	strb	r3, [r6, #0]
 800711c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800711e:	3701      	adds	r7, #1
 8007120:	601f      	str	r7, [r3, #0]
 8007122:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007124:	2b00      	cmp	r3, #0
 8007126:	f000 831d 	beq.w	8007764 <_dtoa_r+0xb34>
 800712a:	601e      	str	r6, [r3, #0]
 800712c:	e31a      	b.n	8007764 <_dtoa_r+0xb34>
 800712e:	07e2      	lsls	r2, r4, #31
 8007130:	d505      	bpl.n	800713e <_dtoa_r+0x50e>
 8007132:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007136:	f7f9 fa77 	bl	8000628 <__aeabi_dmul>
 800713a:	3601      	adds	r6, #1
 800713c:	2301      	movs	r3, #1
 800713e:	1064      	asrs	r4, r4, #1
 8007140:	3508      	adds	r5, #8
 8007142:	e73f      	b.n	8006fc4 <_dtoa_r+0x394>
 8007144:	2602      	movs	r6, #2
 8007146:	e742      	b.n	8006fce <_dtoa_r+0x39e>
 8007148:	9c07      	ldr	r4, [sp, #28]
 800714a:	9704      	str	r7, [sp, #16]
 800714c:	e761      	b.n	8007012 <_dtoa_r+0x3e2>
 800714e:	4b27      	ldr	r3, [pc, #156]	@ (80071ec <_dtoa_r+0x5bc>)
 8007150:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007152:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007156:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800715a:	4454      	add	r4, sl
 800715c:	2900      	cmp	r1, #0
 800715e:	d053      	beq.n	8007208 <_dtoa_r+0x5d8>
 8007160:	4928      	ldr	r1, [pc, #160]	@ (8007204 <_dtoa_r+0x5d4>)
 8007162:	2000      	movs	r0, #0
 8007164:	f7f9 fb8a 	bl	800087c <__aeabi_ddiv>
 8007168:	4633      	mov	r3, r6
 800716a:	462a      	mov	r2, r5
 800716c:	f7f9 f8a4 	bl	80002b8 <__aeabi_dsub>
 8007170:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007174:	4656      	mov	r6, sl
 8007176:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800717a:	f7f9 fd05 	bl	8000b88 <__aeabi_d2iz>
 800717e:	4605      	mov	r5, r0
 8007180:	f7f9 f9e8 	bl	8000554 <__aeabi_i2d>
 8007184:	4602      	mov	r2, r0
 8007186:	460b      	mov	r3, r1
 8007188:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800718c:	f7f9 f894 	bl	80002b8 <__aeabi_dsub>
 8007190:	3530      	adds	r5, #48	@ 0x30
 8007192:	4602      	mov	r2, r0
 8007194:	460b      	mov	r3, r1
 8007196:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800719a:	f806 5b01 	strb.w	r5, [r6], #1
 800719e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80071a2:	f7f9 fcb3 	bl	8000b0c <__aeabi_dcmplt>
 80071a6:	2800      	cmp	r0, #0
 80071a8:	d171      	bne.n	800728e <_dtoa_r+0x65e>
 80071aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80071ae:	4911      	ldr	r1, [pc, #68]	@ (80071f4 <_dtoa_r+0x5c4>)
 80071b0:	2000      	movs	r0, #0
 80071b2:	f7f9 f881 	bl	80002b8 <__aeabi_dsub>
 80071b6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80071ba:	f7f9 fca7 	bl	8000b0c <__aeabi_dcmplt>
 80071be:	2800      	cmp	r0, #0
 80071c0:	f040 8095 	bne.w	80072ee <_dtoa_r+0x6be>
 80071c4:	42a6      	cmp	r6, r4
 80071c6:	f43f af50 	beq.w	800706a <_dtoa_r+0x43a>
 80071ca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80071ce:	4b0a      	ldr	r3, [pc, #40]	@ (80071f8 <_dtoa_r+0x5c8>)
 80071d0:	2200      	movs	r2, #0
 80071d2:	f7f9 fa29 	bl	8000628 <__aeabi_dmul>
 80071d6:	4b08      	ldr	r3, [pc, #32]	@ (80071f8 <_dtoa_r+0x5c8>)
 80071d8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80071dc:	2200      	movs	r2, #0
 80071de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80071e2:	f7f9 fa21 	bl	8000628 <__aeabi_dmul>
 80071e6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80071ea:	e7c4      	b.n	8007176 <_dtoa_r+0x546>
 80071ec:	0800a110 	.word	0x0800a110
 80071f0:	0800a0e8 	.word	0x0800a0e8
 80071f4:	3ff00000 	.word	0x3ff00000
 80071f8:	40240000 	.word	0x40240000
 80071fc:	401c0000 	.word	0x401c0000
 8007200:	40140000 	.word	0x40140000
 8007204:	3fe00000 	.word	0x3fe00000
 8007208:	4631      	mov	r1, r6
 800720a:	4628      	mov	r0, r5
 800720c:	f7f9 fa0c 	bl	8000628 <__aeabi_dmul>
 8007210:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007214:	9415      	str	r4, [sp, #84]	@ 0x54
 8007216:	4656      	mov	r6, sl
 8007218:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800721c:	f7f9 fcb4 	bl	8000b88 <__aeabi_d2iz>
 8007220:	4605      	mov	r5, r0
 8007222:	f7f9 f997 	bl	8000554 <__aeabi_i2d>
 8007226:	4602      	mov	r2, r0
 8007228:	460b      	mov	r3, r1
 800722a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800722e:	f7f9 f843 	bl	80002b8 <__aeabi_dsub>
 8007232:	3530      	adds	r5, #48	@ 0x30
 8007234:	f806 5b01 	strb.w	r5, [r6], #1
 8007238:	4602      	mov	r2, r0
 800723a:	460b      	mov	r3, r1
 800723c:	42a6      	cmp	r6, r4
 800723e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007242:	f04f 0200 	mov.w	r2, #0
 8007246:	d124      	bne.n	8007292 <_dtoa_r+0x662>
 8007248:	4bac      	ldr	r3, [pc, #688]	@ (80074fc <_dtoa_r+0x8cc>)
 800724a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800724e:	f7f9 f835 	bl	80002bc <__adddf3>
 8007252:	4602      	mov	r2, r0
 8007254:	460b      	mov	r3, r1
 8007256:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800725a:	f7f9 fc75 	bl	8000b48 <__aeabi_dcmpgt>
 800725e:	2800      	cmp	r0, #0
 8007260:	d145      	bne.n	80072ee <_dtoa_r+0x6be>
 8007262:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007266:	49a5      	ldr	r1, [pc, #660]	@ (80074fc <_dtoa_r+0x8cc>)
 8007268:	2000      	movs	r0, #0
 800726a:	f7f9 f825 	bl	80002b8 <__aeabi_dsub>
 800726e:	4602      	mov	r2, r0
 8007270:	460b      	mov	r3, r1
 8007272:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007276:	f7f9 fc49 	bl	8000b0c <__aeabi_dcmplt>
 800727a:	2800      	cmp	r0, #0
 800727c:	f43f aef5 	beq.w	800706a <_dtoa_r+0x43a>
 8007280:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8007282:	1e73      	subs	r3, r6, #1
 8007284:	9315      	str	r3, [sp, #84]	@ 0x54
 8007286:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800728a:	2b30      	cmp	r3, #48	@ 0x30
 800728c:	d0f8      	beq.n	8007280 <_dtoa_r+0x650>
 800728e:	9f04      	ldr	r7, [sp, #16]
 8007290:	e73e      	b.n	8007110 <_dtoa_r+0x4e0>
 8007292:	4b9b      	ldr	r3, [pc, #620]	@ (8007500 <_dtoa_r+0x8d0>)
 8007294:	f7f9 f9c8 	bl	8000628 <__aeabi_dmul>
 8007298:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800729c:	e7bc      	b.n	8007218 <_dtoa_r+0x5e8>
 800729e:	d10c      	bne.n	80072ba <_dtoa_r+0x68a>
 80072a0:	4b98      	ldr	r3, [pc, #608]	@ (8007504 <_dtoa_r+0x8d4>)
 80072a2:	2200      	movs	r2, #0
 80072a4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80072a8:	f7f9 f9be 	bl	8000628 <__aeabi_dmul>
 80072ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80072b0:	f7f9 fc40 	bl	8000b34 <__aeabi_dcmpge>
 80072b4:	2800      	cmp	r0, #0
 80072b6:	f000 8157 	beq.w	8007568 <_dtoa_r+0x938>
 80072ba:	2400      	movs	r4, #0
 80072bc:	4625      	mov	r5, r4
 80072be:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80072c0:	43db      	mvns	r3, r3
 80072c2:	9304      	str	r3, [sp, #16]
 80072c4:	4656      	mov	r6, sl
 80072c6:	2700      	movs	r7, #0
 80072c8:	4621      	mov	r1, r4
 80072ca:	4658      	mov	r0, fp
 80072cc:	f000 fafe 	bl	80078cc <_Bfree>
 80072d0:	2d00      	cmp	r5, #0
 80072d2:	d0dc      	beq.n	800728e <_dtoa_r+0x65e>
 80072d4:	b12f      	cbz	r7, 80072e2 <_dtoa_r+0x6b2>
 80072d6:	42af      	cmp	r7, r5
 80072d8:	d003      	beq.n	80072e2 <_dtoa_r+0x6b2>
 80072da:	4639      	mov	r1, r7
 80072dc:	4658      	mov	r0, fp
 80072de:	f000 faf5 	bl	80078cc <_Bfree>
 80072e2:	4629      	mov	r1, r5
 80072e4:	4658      	mov	r0, fp
 80072e6:	f000 faf1 	bl	80078cc <_Bfree>
 80072ea:	e7d0      	b.n	800728e <_dtoa_r+0x65e>
 80072ec:	9704      	str	r7, [sp, #16]
 80072ee:	4633      	mov	r3, r6
 80072f0:	461e      	mov	r6, r3
 80072f2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80072f6:	2a39      	cmp	r2, #57	@ 0x39
 80072f8:	d107      	bne.n	800730a <_dtoa_r+0x6da>
 80072fa:	459a      	cmp	sl, r3
 80072fc:	d1f8      	bne.n	80072f0 <_dtoa_r+0x6c0>
 80072fe:	9a04      	ldr	r2, [sp, #16]
 8007300:	3201      	adds	r2, #1
 8007302:	9204      	str	r2, [sp, #16]
 8007304:	2230      	movs	r2, #48	@ 0x30
 8007306:	f88a 2000 	strb.w	r2, [sl]
 800730a:	781a      	ldrb	r2, [r3, #0]
 800730c:	3201      	adds	r2, #1
 800730e:	701a      	strb	r2, [r3, #0]
 8007310:	e7bd      	b.n	800728e <_dtoa_r+0x65e>
 8007312:	4b7b      	ldr	r3, [pc, #492]	@ (8007500 <_dtoa_r+0x8d0>)
 8007314:	2200      	movs	r2, #0
 8007316:	f7f9 f987 	bl	8000628 <__aeabi_dmul>
 800731a:	2200      	movs	r2, #0
 800731c:	2300      	movs	r3, #0
 800731e:	4604      	mov	r4, r0
 8007320:	460d      	mov	r5, r1
 8007322:	f7f9 fbe9 	bl	8000af8 <__aeabi_dcmpeq>
 8007326:	2800      	cmp	r0, #0
 8007328:	f43f aebb 	beq.w	80070a2 <_dtoa_r+0x472>
 800732c:	e6f0      	b.n	8007110 <_dtoa_r+0x4e0>
 800732e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007330:	2a00      	cmp	r2, #0
 8007332:	f000 80db 	beq.w	80074ec <_dtoa_r+0x8bc>
 8007336:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007338:	2a01      	cmp	r2, #1
 800733a:	f300 80bf 	bgt.w	80074bc <_dtoa_r+0x88c>
 800733e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007340:	2a00      	cmp	r2, #0
 8007342:	f000 80b7 	beq.w	80074b4 <_dtoa_r+0x884>
 8007346:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800734a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800734c:	4646      	mov	r6, r8
 800734e:	9a08      	ldr	r2, [sp, #32]
 8007350:	2101      	movs	r1, #1
 8007352:	441a      	add	r2, r3
 8007354:	4658      	mov	r0, fp
 8007356:	4498      	add	r8, r3
 8007358:	9208      	str	r2, [sp, #32]
 800735a:	f000 fbb5 	bl	8007ac8 <__i2b>
 800735e:	4605      	mov	r5, r0
 8007360:	b15e      	cbz	r6, 800737a <_dtoa_r+0x74a>
 8007362:	9b08      	ldr	r3, [sp, #32]
 8007364:	2b00      	cmp	r3, #0
 8007366:	dd08      	ble.n	800737a <_dtoa_r+0x74a>
 8007368:	42b3      	cmp	r3, r6
 800736a:	9a08      	ldr	r2, [sp, #32]
 800736c:	bfa8      	it	ge
 800736e:	4633      	movge	r3, r6
 8007370:	eba8 0803 	sub.w	r8, r8, r3
 8007374:	1af6      	subs	r6, r6, r3
 8007376:	1ad3      	subs	r3, r2, r3
 8007378:	9308      	str	r3, [sp, #32]
 800737a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800737c:	b1f3      	cbz	r3, 80073bc <_dtoa_r+0x78c>
 800737e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007380:	2b00      	cmp	r3, #0
 8007382:	f000 80b7 	beq.w	80074f4 <_dtoa_r+0x8c4>
 8007386:	b18c      	cbz	r4, 80073ac <_dtoa_r+0x77c>
 8007388:	4629      	mov	r1, r5
 800738a:	4622      	mov	r2, r4
 800738c:	4658      	mov	r0, fp
 800738e:	f000 fc5b 	bl	8007c48 <__pow5mult>
 8007392:	464a      	mov	r2, r9
 8007394:	4601      	mov	r1, r0
 8007396:	4605      	mov	r5, r0
 8007398:	4658      	mov	r0, fp
 800739a:	f000 fbab 	bl	8007af4 <__multiply>
 800739e:	4649      	mov	r1, r9
 80073a0:	9004      	str	r0, [sp, #16]
 80073a2:	4658      	mov	r0, fp
 80073a4:	f000 fa92 	bl	80078cc <_Bfree>
 80073a8:	9b04      	ldr	r3, [sp, #16]
 80073aa:	4699      	mov	r9, r3
 80073ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80073ae:	1b1a      	subs	r2, r3, r4
 80073b0:	d004      	beq.n	80073bc <_dtoa_r+0x78c>
 80073b2:	4649      	mov	r1, r9
 80073b4:	4658      	mov	r0, fp
 80073b6:	f000 fc47 	bl	8007c48 <__pow5mult>
 80073ba:	4681      	mov	r9, r0
 80073bc:	2101      	movs	r1, #1
 80073be:	4658      	mov	r0, fp
 80073c0:	f000 fb82 	bl	8007ac8 <__i2b>
 80073c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80073c6:	4604      	mov	r4, r0
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	f000 81cf 	beq.w	800776c <_dtoa_r+0xb3c>
 80073ce:	461a      	mov	r2, r3
 80073d0:	4601      	mov	r1, r0
 80073d2:	4658      	mov	r0, fp
 80073d4:	f000 fc38 	bl	8007c48 <__pow5mult>
 80073d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073da:	2b01      	cmp	r3, #1
 80073dc:	4604      	mov	r4, r0
 80073de:	f300 8095 	bgt.w	800750c <_dtoa_r+0x8dc>
 80073e2:	9b02      	ldr	r3, [sp, #8]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	f040 8087 	bne.w	80074f8 <_dtoa_r+0x8c8>
 80073ea:	9b03      	ldr	r3, [sp, #12]
 80073ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	f040 8089 	bne.w	8007508 <_dtoa_r+0x8d8>
 80073f6:	9b03      	ldr	r3, [sp, #12]
 80073f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80073fc:	0d1b      	lsrs	r3, r3, #20
 80073fe:	051b      	lsls	r3, r3, #20
 8007400:	b12b      	cbz	r3, 800740e <_dtoa_r+0x7de>
 8007402:	9b08      	ldr	r3, [sp, #32]
 8007404:	3301      	adds	r3, #1
 8007406:	9308      	str	r3, [sp, #32]
 8007408:	f108 0801 	add.w	r8, r8, #1
 800740c:	2301      	movs	r3, #1
 800740e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007410:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007412:	2b00      	cmp	r3, #0
 8007414:	f000 81b0 	beq.w	8007778 <_dtoa_r+0xb48>
 8007418:	6923      	ldr	r3, [r4, #16]
 800741a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800741e:	6918      	ldr	r0, [r3, #16]
 8007420:	f000 fb06 	bl	8007a30 <__hi0bits>
 8007424:	f1c0 0020 	rsb	r0, r0, #32
 8007428:	9b08      	ldr	r3, [sp, #32]
 800742a:	4418      	add	r0, r3
 800742c:	f010 001f 	ands.w	r0, r0, #31
 8007430:	d077      	beq.n	8007522 <_dtoa_r+0x8f2>
 8007432:	f1c0 0320 	rsb	r3, r0, #32
 8007436:	2b04      	cmp	r3, #4
 8007438:	dd6b      	ble.n	8007512 <_dtoa_r+0x8e2>
 800743a:	9b08      	ldr	r3, [sp, #32]
 800743c:	f1c0 001c 	rsb	r0, r0, #28
 8007440:	4403      	add	r3, r0
 8007442:	4480      	add	r8, r0
 8007444:	4406      	add	r6, r0
 8007446:	9308      	str	r3, [sp, #32]
 8007448:	f1b8 0f00 	cmp.w	r8, #0
 800744c:	dd05      	ble.n	800745a <_dtoa_r+0x82a>
 800744e:	4649      	mov	r1, r9
 8007450:	4642      	mov	r2, r8
 8007452:	4658      	mov	r0, fp
 8007454:	f000 fc52 	bl	8007cfc <__lshift>
 8007458:	4681      	mov	r9, r0
 800745a:	9b08      	ldr	r3, [sp, #32]
 800745c:	2b00      	cmp	r3, #0
 800745e:	dd05      	ble.n	800746c <_dtoa_r+0x83c>
 8007460:	4621      	mov	r1, r4
 8007462:	461a      	mov	r2, r3
 8007464:	4658      	mov	r0, fp
 8007466:	f000 fc49 	bl	8007cfc <__lshift>
 800746a:	4604      	mov	r4, r0
 800746c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800746e:	2b00      	cmp	r3, #0
 8007470:	d059      	beq.n	8007526 <_dtoa_r+0x8f6>
 8007472:	4621      	mov	r1, r4
 8007474:	4648      	mov	r0, r9
 8007476:	f000 fcad 	bl	8007dd4 <__mcmp>
 800747a:	2800      	cmp	r0, #0
 800747c:	da53      	bge.n	8007526 <_dtoa_r+0x8f6>
 800747e:	1e7b      	subs	r3, r7, #1
 8007480:	9304      	str	r3, [sp, #16]
 8007482:	4649      	mov	r1, r9
 8007484:	2300      	movs	r3, #0
 8007486:	220a      	movs	r2, #10
 8007488:	4658      	mov	r0, fp
 800748a:	f000 fa41 	bl	8007910 <__multadd>
 800748e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007490:	4681      	mov	r9, r0
 8007492:	2b00      	cmp	r3, #0
 8007494:	f000 8172 	beq.w	800777c <_dtoa_r+0xb4c>
 8007498:	2300      	movs	r3, #0
 800749a:	4629      	mov	r1, r5
 800749c:	220a      	movs	r2, #10
 800749e:	4658      	mov	r0, fp
 80074a0:	f000 fa36 	bl	8007910 <__multadd>
 80074a4:	9b00      	ldr	r3, [sp, #0]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	4605      	mov	r5, r0
 80074aa:	dc67      	bgt.n	800757c <_dtoa_r+0x94c>
 80074ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074ae:	2b02      	cmp	r3, #2
 80074b0:	dc41      	bgt.n	8007536 <_dtoa_r+0x906>
 80074b2:	e063      	b.n	800757c <_dtoa_r+0x94c>
 80074b4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80074b6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80074ba:	e746      	b.n	800734a <_dtoa_r+0x71a>
 80074bc:	9b07      	ldr	r3, [sp, #28]
 80074be:	1e5c      	subs	r4, r3, #1
 80074c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80074c2:	42a3      	cmp	r3, r4
 80074c4:	bfbf      	itttt	lt
 80074c6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80074c8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80074ca:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80074cc:	1ae3      	sublt	r3, r4, r3
 80074ce:	bfb4      	ite	lt
 80074d0:	18d2      	addlt	r2, r2, r3
 80074d2:	1b1c      	subge	r4, r3, r4
 80074d4:	9b07      	ldr	r3, [sp, #28]
 80074d6:	bfbc      	itt	lt
 80074d8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80074da:	2400      	movlt	r4, #0
 80074dc:	2b00      	cmp	r3, #0
 80074de:	bfb5      	itete	lt
 80074e0:	eba8 0603 	sublt.w	r6, r8, r3
 80074e4:	9b07      	ldrge	r3, [sp, #28]
 80074e6:	2300      	movlt	r3, #0
 80074e8:	4646      	movge	r6, r8
 80074ea:	e730      	b.n	800734e <_dtoa_r+0x71e>
 80074ec:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80074ee:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80074f0:	4646      	mov	r6, r8
 80074f2:	e735      	b.n	8007360 <_dtoa_r+0x730>
 80074f4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80074f6:	e75c      	b.n	80073b2 <_dtoa_r+0x782>
 80074f8:	2300      	movs	r3, #0
 80074fa:	e788      	b.n	800740e <_dtoa_r+0x7de>
 80074fc:	3fe00000 	.word	0x3fe00000
 8007500:	40240000 	.word	0x40240000
 8007504:	40140000 	.word	0x40140000
 8007508:	9b02      	ldr	r3, [sp, #8]
 800750a:	e780      	b.n	800740e <_dtoa_r+0x7de>
 800750c:	2300      	movs	r3, #0
 800750e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007510:	e782      	b.n	8007418 <_dtoa_r+0x7e8>
 8007512:	d099      	beq.n	8007448 <_dtoa_r+0x818>
 8007514:	9a08      	ldr	r2, [sp, #32]
 8007516:	331c      	adds	r3, #28
 8007518:	441a      	add	r2, r3
 800751a:	4498      	add	r8, r3
 800751c:	441e      	add	r6, r3
 800751e:	9208      	str	r2, [sp, #32]
 8007520:	e792      	b.n	8007448 <_dtoa_r+0x818>
 8007522:	4603      	mov	r3, r0
 8007524:	e7f6      	b.n	8007514 <_dtoa_r+0x8e4>
 8007526:	9b07      	ldr	r3, [sp, #28]
 8007528:	9704      	str	r7, [sp, #16]
 800752a:	2b00      	cmp	r3, #0
 800752c:	dc20      	bgt.n	8007570 <_dtoa_r+0x940>
 800752e:	9300      	str	r3, [sp, #0]
 8007530:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007532:	2b02      	cmp	r3, #2
 8007534:	dd1e      	ble.n	8007574 <_dtoa_r+0x944>
 8007536:	9b00      	ldr	r3, [sp, #0]
 8007538:	2b00      	cmp	r3, #0
 800753a:	f47f aec0 	bne.w	80072be <_dtoa_r+0x68e>
 800753e:	4621      	mov	r1, r4
 8007540:	2205      	movs	r2, #5
 8007542:	4658      	mov	r0, fp
 8007544:	f000 f9e4 	bl	8007910 <__multadd>
 8007548:	4601      	mov	r1, r0
 800754a:	4604      	mov	r4, r0
 800754c:	4648      	mov	r0, r9
 800754e:	f000 fc41 	bl	8007dd4 <__mcmp>
 8007552:	2800      	cmp	r0, #0
 8007554:	f77f aeb3 	ble.w	80072be <_dtoa_r+0x68e>
 8007558:	4656      	mov	r6, sl
 800755a:	2331      	movs	r3, #49	@ 0x31
 800755c:	f806 3b01 	strb.w	r3, [r6], #1
 8007560:	9b04      	ldr	r3, [sp, #16]
 8007562:	3301      	adds	r3, #1
 8007564:	9304      	str	r3, [sp, #16]
 8007566:	e6ae      	b.n	80072c6 <_dtoa_r+0x696>
 8007568:	9c07      	ldr	r4, [sp, #28]
 800756a:	9704      	str	r7, [sp, #16]
 800756c:	4625      	mov	r5, r4
 800756e:	e7f3      	b.n	8007558 <_dtoa_r+0x928>
 8007570:	9b07      	ldr	r3, [sp, #28]
 8007572:	9300      	str	r3, [sp, #0]
 8007574:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007576:	2b00      	cmp	r3, #0
 8007578:	f000 8104 	beq.w	8007784 <_dtoa_r+0xb54>
 800757c:	2e00      	cmp	r6, #0
 800757e:	dd05      	ble.n	800758c <_dtoa_r+0x95c>
 8007580:	4629      	mov	r1, r5
 8007582:	4632      	mov	r2, r6
 8007584:	4658      	mov	r0, fp
 8007586:	f000 fbb9 	bl	8007cfc <__lshift>
 800758a:	4605      	mov	r5, r0
 800758c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800758e:	2b00      	cmp	r3, #0
 8007590:	d05a      	beq.n	8007648 <_dtoa_r+0xa18>
 8007592:	6869      	ldr	r1, [r5, #4]
 8007594:	4658      	mov	r0, fp
 8007596:	f000 f959 	bl	800784c <_Balloc>
 800759a:	4606      	mov	r6, r0
 800759c:	b928      	cbnz	r0, 80075aa <_dtoa_r+0x97a>
 800759e:	4b84      	ldr	r3, [pc, #528]	@ (80077b0 <_dtoa_r+0xb80>)
 80075a0:	4602      	mov	r2, r0
 80075a2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80075a6:	f7ff bb5a 	b.w	8006c5e <_dtoa_r+0x2e>
 80075aa:	692a      	ldr	r2, [r5, #16]
 80075ac:	3202      	adds	r2, #2
 80075ae:	0092      	lsls	r2, r2, #2
 80075b0:	f105 010c 	add.w	r1, r5, #12
 80075b4:	300c      	adds	r0, #12
 80075b6:	f7ff fa9c 	bl	8006af2 <memcpy>
 80075ba:	2201      	movs	r2, #1
 80075bc:	4631      	mov	r1, r6
 80075be:	4658      	mov	r0, fp
 80075c0:	f000 fb9c 	bl	8007cfc <__lshift>
 80075c4:	f10a 0301 	add.w	r3, sl, #1
 80075c8:	9307      	str	r3, [sp, #28]
 80075ca:	9b00      	ldr	r3, [sp, #0]
 80075cc:	4453      	add	r3, sl
 80075ce:	930b      	str	r3, [sp, #44]	@ 0x2c
 80075d0:	9b02      	ldr	r3, [sp, #8]
 80075d2:	f003 0301 	and.w	r3, r3, #1
 80075d6:	462f      	mov	r7, r5
 80075d8:	930a      	str	r3, [sp, #40]	@ 0x28
 80075da:	4605      	mov	r5, r0
 80075dc:	9b07      	ldr	r3, [sp, #28]
 80075de:	4621      	mov	r1, r4
 80075e0:	3b01      	subs	r3, #1
 80075e2:	4648      	mov	r0, r9
 80075e4:	9300      	str	r3, [sp, #0]
 80075e6:	f7ff fa99 	bl	8006b1c <quorem>
 80075ea:	4639      	mov	r1, r7
 80075ec:	9002      	str	r0, [sp, #8]
 80075ee:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80075f2:	4648      	mov	r0, r9
 80075f4:	f000 fbee 	bl	8007dd4 <__mcmp>
 80075f8:	462a      	mov	r2, r5
 80075fa:	9008      	str	r0, [sp, #32]
 80075fc:	4621      	mov	r1, r4
 80075fe:	4658      	mov	r0, fp
 8007600:	f000 fc04 	bl	8007e0c <__mdiff>
 8007604:	68c2      	ldr	r2, [r0, #12]
 8007606:	4606      	mov	r6, r0
 8007608:	bb02      	cbnz	r2, 800764c <_dtoa_r+0xa1c>
 800760a:	4601      	mov	r1, r0
 800760c:	4648      	mov	r0, r9
 800760e:	f000 fbe1 	bl	8007dd4 <__mcmp>
 8007612:	4602      	mov	r2, r0
 8007614:	4631      	mov	r1, r6
 8007616:	4658      	mov	r0, fp
 8007618:	920e      	str	r2, [sp, #56]	@ 0x38
 800761a:	f000 f957 	bl	80078cc <_Bfree>
 800761e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007620:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007622:	9e07      	ldr	r6, [sp, #28]
 8007624:	ea43 0102 	orr.w	r1, r3, r2
 8007628:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800762a:	4319      	orrs	r1, r3
 800762c:	d110      	bne.n	8007650 <_dtoa_r+0xa20>
 800762e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007632:	d029      	beq.n	8007688 <_dtoa_r+0xa58>
 8007634:	9b08      	ldr	r3, [sp, #32]
 8007636:	2b00      	cmp	r3, #0
 8007638:	dd02      	ble.n	8007640 <_dtoa_r+0xa10>
 800763a:	9b02      	ldr	r3, [sp, #8]
 800763c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007640:	9b00      	ldr	r3, [sp, #0]
 8007642:	f883 8000 	strb.w	r8, [r3]
 8007646:	e63f      	b.n	80072c8 <_dtoa_r+0x698>
 8007648:	4628      	mov	r0, r5
 800764a:	e7bb      	b.n	80075c4 <_dtoa_r+0x994>
 800764c:	2201      	movs	r2, #1
 800764e:	e7e1      	b.n	8007614 <_dtoa_r+0x9e4>
 8007650:	9b08      	ldr	r3, [sp, #32]
 8007652:	2b00      	cmp	r3, #0
 8007654:	db04      	blt.n	8007660 <_dtoa_r+0xa30>
 8007656:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007658:	430b      	orrs	r3, r1
 800765a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800765c:	430b      	orrs	r3, r1
 800765e:	d120      	bne.n	80076a2 <_dtoa_r+0xa72>
 8007660:	2a00      	cmp	r2, #0
 8007662:	dded      	ble.n	8007640 <_dtoa_r+0xa10>
 8007664:	4649      	mov	r1, r9
 8007666:	2201      	movs	r2, #1
 8007668:	4658      	mov	r0, fp
 800766a:	f000 fb47 	bl	8007cfc <__lshift>
 800766e:	4621      	mov	r1, r4
 8007670:	4681      	mov	r9, r0
 8007672:	f000 fbaf 	bl	8007dd4 <__mcmp>
 8007676:	2800      	cmp	r0, #0
 8007678:	dc03      	bgt.n	8007682 <_dtoa_r+0xa52>
 800767a:	d1e1      	bne.n	8007640 <_dtoa_r+0xa10>
 800767c:	f018 0f01 	tst.w	r8, #1
 8007680:	d0de      	beq.n	8007640 <_dtoa_r+0xa10>
 8007682:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007686:	d1d8      	bne.n	800763a <_dtoa_r+0xa0a>
 8007688:	9a00      	ldr	r2, [sp, #0]
 800768a:	2339      	movs	r3, #57	@ 0x39
 800768c:	7013      	strb	r3, [r2, #0]
 800768e:	4633      	mov	r3, r6
 8007690:	461e      	mov	r6, r3
 8007692:	3b01      	subs	r3, #1
 8007694:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007698:	2a39      	cmp	r2, #57	@ 0x39
 800769a:	d052      	beq.n	8007742 <_dtoa_r+0xb12>
 800769c:	3201      	adds	r2, #1
 800769e:	701a      	strb	r2, [r3, #0]
 80076a0:	e612      	b.n	80072c8 <_dtoa_r+0x698>
 80076a2:	2a00      	cmp	r2, #0
 80076a4:	dd07      	ble.n	80076b6 <_dtoa_r+0xa86>
 80076a6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80076aa:	d0ed      	beq.n	8007688 <_dtoa_r+0xa58>
 80076ac:	9a00      	ldr	r2, [sp, #0]
 80076ae:	f108 0301 	add.w	r3, r8, #1
 80076b2:	7013      	strb	r3, [r2, #0]
 80076b4:	e608      	b.n	80072c8 <_dtoa_r+0x698>
 80076b6:	9b07      	ldr	r3, [sp, #28]
 80076b8:	9a07      	ldr	r2, [sp, #28]
 80076ba:	f803 8c01 	strb.w	r8, [r3, #-1]
 80076be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80076c0:	4293      	cmp	r3, r2
 80076c2:	d028      	beq.n	8007716 <_dtoa_r+0xae6>
 80076c4:	4649      	mov	r1, r9
 80076c6:	2300      	movs	r3, #0
 80076c8:	220a      	movs	r2, #10
 80076ca:	4658      	mov	r0, fp
 80076cc:	f000 f920 	bl	8007910 <__multadd>
 80076d0:	42af      	cmp	r7, r5
 80076d2:	4681      	mov	r9, r0
 80076d4:	f04f 0300 	mov.w	r3, #0
 80076d8:	f04f 020a 	mov.w	r2, #10
 80076dc:	4639      	mov	r1, r7
 80076de:	4658      	mov	r0, fp
 80076e0:	d107      	bne.n	80076f2 <_dtoa_r+0xac2>
 80076e2:	f000 f915 	bl	8007910 <__multadd>
 80076e6:	4607      	mov	r7, r0
 80076e8:	4605      	mov	r5, r0
 80076ea:	9b07      	ldr	r3, [sp, #28]
 80076ec:	3301      	adds	r3, #1
 80076ee:	9307      	str	r3, [sp, #28]
 80076f0:	e774      	b.n	80075dc <_dtoa_r+0x9ac>
 80076f2:	f000 f90d 	bl	8007910 <__multadd>
 80076f6:	4629      	mov	r1, r5
 80076f8:	4607      	mov	r7, r0
 80076fa:	2300      	movs	r3, #0
 80076fc:	220a      	movs	r2, #10
 80076fe:	4658      	mov	r0, fp
 8007700:	f000 f906 	bl	8007910 <__multadd>
 8007704:	4605      	mov	r5, r0
 8007706:	e7f0      	b.n	80076ea <_dtoa_r+0xaba>
 8007708:	9b00      	ldr	r3, [sp, #0]
 800770a:	2b00      	cmp	r3, #0
 800770c:	bfcc      	ite	gt
 800770e:	461e      	movgt	r6, r3
 8007710:	2601      	movle	r6, #1
 8007712:	4456      	add	r6, sl
 8007714:	2700      	movs	r7, #0
 8007716:	4649      	mov	r1, r9
 8007718:	2201      	movs	r2, #1
 800771a:	4658      	mov	r0, fp
 800771c:	f000 faee 	bl	8007cfc <__lshift>
 8007720:	4621      	mov	r1, r4
 8007722:	4681      	mov	r9, r0
 8007724:	f000 fb56 	bl	8007dd4 <__mcmp>
 8007728:	2800      	cmp	r0, #0
 800772a:	dcb0      	bgt.n	800768e <_dtoa_r+0xa5e>
 800772c:	d102      	bne.n	8007734 <_dtoa_r+0xb04>
 800772e:	f018 0f01 	tst.w	r8, #1
 8007732:	d1ac      	bne.n	800768e <_dtoa_r+0xa5e>
 8007734:	4633      	mov	r3, r6
 8007736:	461e      	mov	r6, r3
 8007738:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800773c:	2a30      	cmp	r2, #48	@ 0x30
 800773e:	d0fa      	beq.n	8007736 <_dtoa_r+0xb06>
 8007740:	e5c2      	b.n	80072c8 <_dtoa_r+0x698>
 8007742:	459a      	cmp	sl, r3
 8007744:	d1a4      	bne.n	8007690 <_dtoa_r+0xa60>
 8007746:	9b04      	ldr	r3, [sp, #16]
 8007748:	3301      	adds	r3, #1
 800774a:	9304      	str	r3, [sp, #16]
 800774c:	2331      	movs	r3, #49	@ 0x31
 800774e:	f88a 3000 	strb.w	r3, [sl]
 8007752:	e5b9      	b.n	80072c8 <_dtoa_r+0x698>
 8007754:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007756:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80077b4 <_dtoa_r+0xb84>
 800775a:	b11b      	cbz	r3, 8007764 <_dtoa_r+0xb34>
 800775c:	f10a 0308 	add.w	r3, sl, #8
 8007760:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007762:	6013      	str	r3, [r2, #0]
 8007764:	4650      	mov	r0, sl
 8007766:	b019      	add	sp, #100	@ 0x64
 8007768:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800776c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800776e:	2b01      	cmp	r3, #1
 8007770:	f77f ae37 	ble.w	80073e2 <_dtoa_r+0x7b2>
 8007774:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007776:	930a      	str	r3, [sp, #40]	@ 0x28
 8007778:	2001      	movs	r0, #1
 800777a:	e655      	b.n	8007428 <_dtoa_r+0x7f8>
 800777c:	9b00      	ldr	r3, [sp, #0]
 800777e:	2b00      	cmp	r3, #0
 8007780:	f77f aed6 	ble.w	8007530 <_dtoa_r+0x900>
 8007784:	4656      	mov	r6, sl
 8007786:	4621      	mov	r1, r4
 8007788:	4648      	mov	r0, r9
 800778a:	f7ff f9c7 	bl	8006b1c <quorem>
 800778e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007792:	f806 8b01 	strb.w	r8, [r6], #1
 8007796:	9b00      	ldr	r3, [sp, #0]
 8007798:	eba6 020a 	sub.w	r2, r6, sl
 800779c:	4293      	cmp	r3, r2
 800779e:	ddb3      	ble.n	8007708 <_dtoa_r+0xad8>
 80077a0:	4649      	mov	r1, r9
 80077a2:	2300      	movs	r3, #0
 80077a4:	220a      	movs	r2, #10
 80077a6:	4658      	mov	r0, fp
 80077a8:	f000 f8b2 	bl	8007910 <__multadd>
 80077ac:	4681      	mov	r9, r0
 80077ae:	e7ea      	b.n	8007786 <_dtoa_r+0xb56>
 80077b0:	0800a071 	.word	0x0800a071
 80077b4:	08009ff5 	.word	0x08009ff5

080077b8 <_free_r>:
 80077b8:	b538      	push	{r3, r4, r5, lr}
 80077ba:	4605      	mov	r5, r0
 80077bc:	2900      	cmp	r1, #0
 80077be:	d041      	beq.n	8007844 <_free_r+0x8c>
 80077c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80077c4:	1f0c      	subs	r4, r1, #4
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	bfb8      	it	lt
 80077ca:	18e4      	addlt	r4, r4, r3
 80077cc:	f7fe f872 	bl	80058b4 <__malloc_lock>
 80077d0:	4a1d      	ldr	r2, [pc, #116]	@ (8007848 <_free_r+0x90>)
 80077d2:	6813      	ldr	r3, [r2, #0]
 80077d4:	b933      	cbnz	r3, 80077e4 <_free_r+0x2c>
 80077d6:	6063      	str	r3, [r4, #4]
 80077d8:	6014      	str	r4, [r2, #0]
 80077da:	4628      	mov	r0, r5
 80077dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80077e0:	f7fe b86e 	b.w	80058c0 <__malloc_unlock>
 80077e4:	42a3      	cmp	r3, r4
 80077e6:	d908      	bls.n	80077fa <_free_r+0x42>
 80077e8:	6820      	ldr	r0, [r4, #0]
 80077ea:	1821      	adds	r1, r4, r0
 80077ec:	428b      	cmp	r3, r1
 80077ee:	bf01      	itttt	eq
 80077f0:	6819      	ldreq	r1, [r3, #0]
 80077f2:	685b      	ldreq	r3, [r3, #4]
 80077f4:	1809      	addeq	r1, r1, r0
 80077f6:	6021      	streq	r1, [r4, #0]
 80077f8:	e7ed      	b.n	80077d6 <_free_r+0x1e>
 80077fa:	461a      	mov	r2, r3
 80077fc:	685b      	ldr	r3, [r3, #4]
 80077fe:	b10b      	cbz	r3, 8007804 <_free_r+0x4c>
 8007800:	42a3      	cmp	r3, r4
 8007802:	d9fa      	bls.n	80077fa <_free_r+0x42>
 8007804:	6811      	ldr	r1, [r2, #0]
 8007806:	1850      	adds	r0, r2, r1
 8007808:	42a0      	cmp	r0, r4
 800780a:	d10b      	bne.n	8007824 <_free_r+0x6c>
 800780c:	6820      	ldr	r0, [r4, #0]
 800780e:	4401      	add	r1, r0
 8007810:	1850      	adds	r0, r2, r1
 8007812:	4283      	cmp	r3, r0
 8007814:	6011      	str	r1, [r2, #0]
 8007816:	d1e0      	bne.n	80077da <_free_r+0x22>
 8007818:	6818      	ldr	r0, [r3, #0]
 800781a:	685b      	ldr	r3, [r3, #4]
 800781c:	6053      	str	r3, [r2, #4]
 800781e:	4408      	add	r0, r1
 8007820:	6010      	str	r0, [r2, #0]
 8007822:	e7da      	b.n	80077da <_free_r+0x22>
 8007824:	d902      	bls.n	800782c <_free_r+0x74>
 8007826:	230c      	movs	r3, #12
 8007828:	602b      	str	r3, [r5, #0]
 800782a:	e7d6      	b.n	80077da <_free_r+0x22>
 800782c:	6820      	ldr	r0, [r4, #0]
 800782e:	1821      	adds	r1, r4, r0
 8007830:	428b      	cmp	r3, r1
 8007832:	bf04      	itt	eq
 8007834:	6819      	ldreq	r1, [r3, #0]
 8007836:	685b      	ldreq	r3, [r3, #4]
 8007838:	6063      	str	r3, [r4, #4]
 800783a:	bf04      	itt	eq
 800783c:	1809      	addeq	r1, r1, r0
 800783e:	6021      	streq	r1, [r4, #0]
 8007840:	6054      	str	r4, [r2, #4]
 8007842:	e7ca      	b.n	80077da <_free_r+0x22>
 8007844:	bd38      	pop	{r3, r4, r5, pc}
 8007846:	bf00      	nop
 8007848:	200003ec 	.word	0x200003ec

0800784c <_Balloc>:
 800784c:	b570      	push	{r4, r5, r6, lr}
 800784e:	69c6      	ldr	r6, [r0, #28]
 8007850:	4604      	mov	r4, r0
 8007852:	460d      	mov	r5, r1
 8007854:	b976      	cbnz	r6, 8007874 <_Balloc+0x28>
 8007856:	2010      	movs	r0, #16
 8007858:	f7fd ff7a 	bl	8005750 <malloc>
 800785c:	4602      	mov	r2, r0
 800785e:	61e0      	str	r0, [r4, #28]
 8007860:	b920      	cbnz	r0, 800786c <_Balloc+0x20>
 8007862:	4b18      	ldr	r3, [pc, #96]	@ (80078c4 <_Balloc+0x78>)
 8007864:	4818      	ldr	r0, [pc, #96]	@ (80078c8 <_Balloc+0x7c>)
 8007866:	216b      	movs	r1, #107	@ 0x6b
 8007868:	f001 fde6 	bl	8009438 <__assert_func>
 800786c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007870:	6006      	str	r6, [r0, #0]
 8007872:	60c6      	str	r6, [r0, #12]
 8007874:	69e6      	ldr	r6, [r4, #28]
 8007876:	68f3      	ldr	r3, [r6, #12]
 8007878:	b183      	cbz	r3, 800789c <_Balloc+0x50>
 800787a:	69e3      	ldr	r3, [r4, #28]
 800787c:	68db      	ldr	r3, [r3, #12]
 800787e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007882:	b9b8      	cbnz	r0, 80078b4 <_Balloc+0x68>
 8007884:	2101      	movs	r1, #1
 8007886:	fa01 f605 	lsl.w	r6, r1, r5
 800788a:	1d72      	adds	r2, r6, #5
 800788c:	0092      	lsls	r2, r2, #2
 800788e:	4620      	mov	r0, r4
 8007890:	f001 fdf0 	bl	8009474 <_calloc_r>
 8007894:	b160      	cbz	r0, 80078b0 <_Balloc+0x64>
 8007896:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800789a:	e00e      	b.n	80078ba <_Balloc+0x6e>
 800789c:	2221      	movs	r2, #33	@ 0x21
 800789e:	2104      	movs	r1, #4
 80078a0:	4620      	mov	r0, r4
 80078a2:	f001 fde7 	bl	8009474 <_calloc_r>
 80078a6:	69e3      	ldr	r3, [r4, #28]
 80078a8:	60f0      	str	r0, [r6, #12]
 80078aa:	68db      	ldr	r3, [r3, #12]
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d1e4      	bne.n	800787a <_Balloc+0x2e>
 80078b0:	2000      	movs	r0, #0
 80078b2:	bd70      	pop	{r4, r5, r6, pc}
 80078b4:	6802      	ldr	r2, [r0, #0]
 80078b6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80078ba:	2300      	movs	r3, #0
 80078bc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80078c0:	e7f7      	b.n	80078b2 <_Balloc+0x66>
 80078c2:	bf00      	nop
 80078c4:	0800a002 	.word	0x0800a002
 80078c8:	0800a082 	.word	0x0800a082

080078cc <_Bfree>:
 80078cc:	b570      	push	{r4, r5, r6, lr}
 80078ce:	69c6      	ldr	r6, [r0, #28]
 80078d0:	4605      	mov	r5, r0
 80078d2:	460c      	mov	r4, r1
 80078d4:	b976      	cbnz	r6, 80078f4 <_Bfree+0x28>
 80078d6:	2010      	movs	r0, #16
 80078d8:	f7fd ff3a 	bl	8005750 <malloc>
 80078dc:	4602      	mov	r2, r0
 80078de:	61e8      	str	r0, [r5, #28]
 80078e0:	b920      	cbnz	r0, 80078ec <_Bfree+0x20>
 80078e2:	4b09      	ldr	r3, [pc, #36]	@ (8007908 <_Bfree+0x3c>)
 80078e4:	4809      	ldr	r0, [pc, #36]	@ (800790c <_Bfree+0x40>)
 80078e6:	218f      	movs	r1, #143	@ 0x8f
 80078e8:	f001 fda6 	bl	8009438 <__assert_func>
 80078ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80078f0:	6006      	str	r6, [r0, #0]
 80078f2:	60c6      	str	r6, [r0, #12]
 80078f4:	b13c      	cbz	r4, 8007906 <_Bfree+0x3a>
 80078f6:	69eb      	ldr	r3, [r5, #28]
 80078f8:	6862      	ldr	r2, [r4, #4]
 80078fa:	68db      	ldr	r3, [r3, #12]
 80078fc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007900:	6021      	str	r1, [r4, #0]
 8007902:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007906:	bd70      	pop	{r4, r5, r6, pc}
 8007908:	0800a002 	.word	0x0800a002
 800790c:	0800a082 	.word	0x0800a082

08007910 <__multadd>:
 8007910:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007914:	690d      	ldr	r5, [r1, #16]
 8007916:	4607      	mov	r7, r0
 8007918:	460c      	mov	r4, r1
 800791a:	461e      	mov	r6, r3
 800791c:	f101 0c14 	add.w	ip, r1, #20
 8007920:	2000      	movs	r0, #0
 8007922:	f8dc 3000 	ldr.w	r3, [ip]
 8007926:	b299      	uxth	r1, r3
 8007928:	fb02 6101 	mla	r1, r2, r1, r6
 800792c:	0c1e      	lsrs	r6, r3, #16
 800792e:	0c0b      	lsrs	r3, r1, #16
 8007930:	fb02 3306 	mla	r3, r2, r6, r3
 8007934:	b289      	uxth	r1, r1
 8007936:	3001      	adds	r0, #1
 8007938:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800793c:	4285      	cmp	r5, r0
 800793e:	f84c 1b04 	str.w	r1, [ip], #4
 8007942:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007946:	dcec      	bgt.n	8007922 <__multadd+0x12>
 8007948:	b30e      	cbz	r6, 800798e <__multadd+0x7e>
 800794a:	68a3      	ldr	r3, [r4, #8]
 800794c:	42ab      	cmp	r3, r5
 800794e:	dc19      	bgt.n	8007984 <__multadd+0x74>
 8007950:	6861      	ldr	r1, [r4, #4]
 8007952:	4638      	mov	r0, r7
 8007954:	3101      	adds	r1, #1
 8007956:	f7ff ff79 	bl	800784c <_Balloc>
 800795a:	4680      	mov	r8, r0
 800795c:	b928      	cbnz	r0, 800796a <__multadd+0x5a>
 800795e:	4602      	mov	r2, r0
 8007960:	4b0c      	ldr	r3, [pc, #48]	@ (8007994 <__multadd+0x84>)
 8007962:	480d      	ldr	r0, [pc, #52]	@ (8007998 <__multadd+0x88>)
 8007964:	21ba      	movs	r1, #186	@ 0xba
 8007966:	f001 fd67 	bl	8009438 <__assert_func>
 800796a:	6922      	ldr	r2, [r4, #16]
 800796c:	3202      	adds	r2, #2
 800796e:	f104 010c 	add.w	r1, r4, #12
 8007972:	0092      	lsls	r2, r2, #2
 8007974:	300c      	adds	r0, #12
 8007976:	f7ff f8bc 	bl	8006af2 <memcpy>
 800797a:	4621      	mov	r1, r4
 800797c:	4638      	mov	r0, r7
 800797e:	f7ff ffa5 	bl	80078cc <_Bfree>
 8007982:	4644      	mov	r4, r8
 8007984:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007988:	3501      	adds	r5, #1
 800798a:	615e      	str	r6, [r3, #20]
 800798c:	6125      	str	r5, [r4, #16]
 800798e:	4620      	mov	r0, r4
 8007990:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007994:	0800a071 	.word	0x0800a071
 8007998:	0800a082 	.word	0x0800a082

0800799c <__s2b>:
 800799c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80079a0:	460c      	mov	r4, r1
 80079a2:	4615      	mov	r5, r2
 80079a4:	461f      	mov	r7, r3
 80079a6:	2209      	movs	r2, #9
 80079a8:	3308      	adds	r3, #8
 80079aa:	4606      	mov	r6, r0
 80079ac:	fb93 f3f2 	sdiv	r3, r3, r2
 80079b0:	2100      	movs	r1, #0
 80079b2:	2201      	movs	r2, #1
 80079b4:	429a      	cmp	r2, r3
 80079b6:	db09      	blt.n	80079cc <__s2b+0x30>
 80079b8:	4630      	mov	r0, r6
 80079ba:	f7ff ff47 	bl	800784c <_Balloc>
 80079be:	b940      	cbnz	r0, 80079d2 <__s2b+0x36>
 80079c0:	4602      	mov	r2, r0
 80079c2:	4b19      	ldr	r3, [pc, #100]	@ (8007a28 <__s2b+0x8c>)
 80079c4:	4819      	ldr	r0, [pc, #100]	@ (8007a2c <__s2b+0x90>)
 80079c6:	21d3      	movs	r1, #211	@ 0xd3
 80079c8:	f001 fd36 	bl	8009438 <__assert_func>
 80079cc:	0052      	lsls	r2, r2, #1
 80079ce:	3101      	adds	r1, #1
 80079d0:	e7f0      	b.n	80079b4 <__s2b+0x18>
 80079d2:	9b08      	ldr	r3, [sp, #32]
 80079d4:	6143      	str	r3, [r0, #20]
 80079d6:	2d09      	cmp	r5, #9
 80079d8:	f04f 0301 	mov.w	r3, #1
 80079dc:	6103      	str	r3, [r0, #16]
 80079de:	dd16      	ble.n	8007a0e <__s2b+0x72>
 80079e0:	f104 0909 	add.w	r9, r4, #9
 80079e4:	46c8      	mov	r8, r9
 80079e6:	442c      	add	r4, r5
 80079e8:	f818 3b01 	ldrb.w	r3, [r8], #1
 80079ec:	4601      	mov	r1, r0
 80079ee:	3b30      	subs	r3, #48	@ 0x30
 80079f0:	220a      	movs	r2, #10
 80079f2:	4630      	mov	r0, r6
 80079f4:	f7ff ff8c 	bl	8007910 <__multadd>
 80079f8:	45a0      	cmp	r8, r4
 80079fa:	d1f5      	bne.n	80079e8 <__s2b+0x4c>
 80079fc:	f1a5 0408 	sub.w	r4, r5, #8
 8007a00:	444c      	add	r4, r9
 8007a02:	1b2d      	subs	r5, r5, r4
 8007a04:	1963      	adds	r3, r4, r5
 8007a06:	42bb      	cmp	r3, r7
 8007a08:	db04      	blt.n	8007a14 <__s2b+0x78>
 8007a0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a0e:	340a      	adds	r4, #10
 8007a10:	2509      	movs	r5, #9
 8007a12:	e7f6      	b.n	8007a02 <__s2b+0x66>
 8007a14:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007a18:	4601      	mov	r1, r0
 8007a1a:	3b30      	subs	r3, #48	@ 0x30
 8007a1c:	220a      	movs	r2, #10
 8007a1e:	4630      	mov	r0, r6
 8007a20:	f7ff ff76 	bl	8007910 <__multadd>
 8007a24:	e7ee      	b.n	8007a04 <__s2b+0x68>
 8007a26:	bf00      	nop
 8007a28:	0800a071 	.word	0x0800a071
 8007a2c:	0800a082 	.word	0x0800a082

08007a30 <__hi0bits>:
 8007a30:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007a34:	4603      	mov	r3, r0
 8007a36:	bf36      	itet	cc
 8007a38:	0403      	lslcc	r3, r0, #16
 8007a3a:	2000      	movcs	r0, #0
 8007a3c:	2010      	movcc	r0, #16
 8007a3e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007a42:	bf3c      	itt	cc
 8007a44:	021b      	lslcc	r3, r3, #8
 8007a46:	3008      	addcc	r0, #8
 8007a48:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007a4c:	bf3c      	itt	cc
 8007a4e:	011b      	lslcc	r3, r3, #4
 8007a50:	3004      	addcc	r0, #4
 8007a52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a56:	bf3c      	itt	cc
 8007a58:	009b      	lslcc	r3, r3, #2
 8007a5a:	3002      	addcc	r0, #2
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	db05      	blt.n	8007a6c <__hi0bits+0x3c>
 8007a60:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007a64:	f100 0001 	add.w	r0, r0, #1
 8007a68:	bf08      	it	eq
 8007a6a:	2020      	moveq	r0, #32
 8007a6c:	4770      	bx	lr

08007a6e <__lo0bits>:
 8007a6e:	6803      	ldr	r3, [r0, #0]
 8007a70:	4602      	mov	r2, r0
 8007a72:	f013 0007 	ands.w	r0, r3, #7
 8007a76:	d00b      	beq.n	8007a90 <__lo0bits+0x22>
 8007a78:	07d9      	lsls	r1, r3, #31
 8007a7a:	d421      	bmi.n	8007ac0 <__lo0bits+0x52>
 8007a7c:	0798      	lsls	r0, r3, #30
 8007a7e:	bf49      	itett	mi
 8007a80:	085b      	lsrmi	r3, r3, #1
 8007a82:	089b      	lsrpl	r3, r3, #2
 8007a84:	2001      	movmi	r0, #1
 8007a86:	6013      	strmi	r3, [r2, #0]
 8007a88:	bf5c      	itt	pl
 8007a8a:	6013      	strpl	r3, [r2, #0]
 8007a8c:	2002      	movpl	r0, #2
 8007a8e:	4770      	bx	lr
 8007a90:	b299      	uxth	r1, r3
 8007a92:	b909      	cbnz	r1, 8007a98 <__lo0bits+0x2a>
 8007a94:	0c1b      	lsrs	r3, r3, #16
 8007a96:	2010      	movs	r0, #16
 8007a98:	b2d9      	uxtb	r1, r3
 8007a9a:	b909      	cbnz	r1, 8007aa0 <__lo0bits+0x32>
 8007a9c:	3008      	adds	r0, #8
 8007a9e:	0a1b      	lsrs	r3, r3, #8
 8007aa0:	0719      	lsls	r1, r3, #28
 8007aa2:	bf04      	itt	eq
 8007aa4:	091b      	lsreq	r3, r3, #4
 8007aa6:	3004      	addeq	r0, #4
 8007aa8:	0799      	lsls	r1, r3, #30
 8007aaa:	bf04      	itt	eq
 8007aac:	089b      	lsreq	r3, r3, #2
 8007aae:	3002      	addeq	r0, #2
 8007ab0:	07d9      	lsls	r1, r3, #31
 8007ab2:	d403      	bmi.n	8007abc <__lo0bits+0x4e>
 8007ab4:	085b      	lsrs	r3, r3, #1
 8007ab6:	f100 0001 	add.w	r0, r0, #1
 8007aba:	d003      	beq.n	8007ac4 <__lo0bits+0x56>
 8007abc:	6013      	str	r3, [r2, #0]
 8007abe:	4770      	bx	lr
 8007ac0:	2000      	movs	r0, #0
 8007ac2:	4770      	bx	lr
 8007ac4:	2020      	movs	r0, #32
 8007ac6:	4770      	bx	lr

08007ac8 <__i2b>:
 8007ac8:	b510      	push	{r4, lr}
 8007aca:	460c      	mov	r4, r1
 8007acc:	2101      	movs	r1, #1
 8007ace:	f7ff febd 	bl	800784c <_Balloc>
 8007ad2:	4602      	mov	r2, r0
 8007ad4:	b928      	cbnz	r0, 8007ae2 <__i2b+0x1a>
 8007ad6:	4b05      	ldr	r3, [pc, #20]	@ (8007aec <__i2b+0x24>)
 8007ad8:	4805      	ldr	r0, [pc, #20]	@ (8007af0 <__i2b+0x28>)
 8007ada:	f240 1145 	movw	r1, #325	@ 0x145
 8007ade:	f001 fcab 	bl	8009438 <__assert_func>
 8007ae2:	2301      	movs	r3, #1
 8007ae4:	6144      	str	r4, [r0, #20]
 8007ae6:	6103      	str	r3, [r0, #16]
 8007ae8:	bd10      	pop	{r4, pc}
 8007aea:	bf00      	nop
 8007aec:	0800a071 	.word	0x0800a071
 8007af0:	0800a082 	.word	0x0800a082

08007af4 <__multiply>:
 8007af4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007af8:	4614      	mov	r4, r2
 8007afa:	690a      	ldr	r2, [r1, #16]
 8007afc:	6923      	ldr	r3, [r4, #16]
 8007afe:	429a      	cmp	r2, r3
 8007b00:	bfa8      	it	ge
 8007b02:	4623      	movge	r3, r4
 8007b04:	460f      	mov	r7, r1
 8007b06:	bfa4      	itt	ge
 8007b08:	460c      	movge	r4, r1
 8007b0a:	461f      	movge	r7, r3
 8007b0c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007b10:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007b14:	68a3      	ldr	r3, [r4, #8]
 8007b16:	6861      	ldr	r1, [r4, #4]
 8007b18:	eb0a 0609 	add.w	r6, sl, r9
 8007b1c:	42b3      	cmp	r3, r6
 8007b1e:	b085      	sub	sp, #20
 8007b20:	bfb8      	it	lt
 8007b22:	3101      	addlt	r1, #1
 8007b24:	f7ff fe92 	bl	800784c <_Balloc>
 8007b28:	b930      	cbnz	r0, 8007b38 <__multiply+0x44>
 8007b2a:	4602      	mov	r2, r0
 8007b2c:	4b44      	ldr	r3, [pc, #272]	@ (8007c40 <__multiply+0x14c>)
 8007b2e:	4845      	ldr	r0, [pc, #276]	@ (8007c44 <__multiply+0x150>)
 8007b30:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007b34:	f001 fc80 	bl	8009438 <__assert_func>
 8007b38:	f100 0514 	add.w	r5, r0, #20
 8007b3c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007b40:	462b      	mov	r3, r5
 8007b42:	2200      	movs	r2, #0
 8007b44:	4543      	cmp	r3, r8
 8007b46:	d321      	bcc.n	8007b8c <__multiply+0x98>
 8007b48:	f107 0114 	add.w	r1, r7, #20
 8007b4c:	f104 0214 	add.w	r2, r4, #20
 8007b50:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007b54:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007b58:	9302      	str	r3, [sp, #8]
 8007b5a:	1b13      	subs	r3, r2, r4
 8007b5c:	3b15      	subs	r3, #21
 8007b5e:	f023 0303 	bic.w	r3, r3, #3
 8007b62:	3304      	adds	r3, #4
 8007b64:	f104 0715 	add.w	r7, r4, #21
 8007b68:	42ba      	cmp	r2, r7
 8007b6a:	bf38      	it	cc
 8007b6c:	2304      	movcc	r3, #4
 8007b6e:	9301      	str	r3, [sp, #4]
 8007b70:	9b02      	ldr	r3, [sp, #8]
 8007b72:	9103      	str	r1, [sp, #12]
 8007b74:	428b      	cmp	r3, r1
 8007b76:	d80c      	bhi.n	8007b92 <__multiply+0x9e>
 8007b78:	2e00      	cmp	r6, #0
 8007b7a:	dd03      	ble.n	8007b84 <__multiply+0x90>
 8007b7c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d05b      	beq.n	8007c3c <__multiply+0x148>
 8007b84:	6106      	str	r6, [r0, #16]
 8007b86:	b005      	add	sp, #20
 8007b88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b8c:	f843 2b04 	str.w	r2, [r3], #4
 8007b90:	e7d8      	b.n	8007b44 <__multiply+0x50>
 8007b92:	f8b1 a000 	ldrh.w	sl, [r1]
 8007b96:	f1ba 0f00 	cmp.w	sl, #0
 8007b9a:	d024      	beq.n	8007be6 <__multiply+0xf2>
 8007b9c:	f104 0e14 	add.w	lr, r4, #20
 8007ba0:	46a9      	mov	r9, r5
 8007ba2:	f04f 0c00 	mov.w	ip, #0
 8007ba6:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007baa:	f8d9 3000 	ldr.w	r3, [r9]
 8007bae:	fa1f fb87 	uxth.w	fp, r7
 8007bb2:	b29b      	uxth	r3, r3
 8007bb4:	fb0a 330b 	mla	r3, sl, fp, r3
 8007bb8:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8007bbc:	f8d9 7000 	ldr.w	r7, [r9]
 8007bc0:	4463      	add	r3, ip
 8007bc2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007bc6:	fb0a c70b 	mla	r7, sl, fp, ip
 8007bca:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007bce:	b29b      	uxth	r3, r3
 8007bd0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007bd4:	4572      	cmp	r2, lr
 8007bd6:	f849 3b04 	str.w	r3, [r9], #4
 8007bda:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007bde:	d8e2      	bhi.n	8007ba6 <__multiply+0xb2>
 8007be0:	9b01      	ldr	r3, [sp, #4]
 8007be2:	f845 c003 	str.w	ip, [r5, r3]
 8007be6:	9b03      	ldr	r3, [sp, #12]
 8007be8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007bec:	3104      	adds	r1, #4
 8007bee:	f1b9 0f00 	cmp.w	r9, #0
 8007bf2:	d021      	beq.n	8007c38 <__multiply+0x144>
 8007bf4:	682b      	ldr	r3, [r5, #0]
 8007bf6:	f104 0c14 	add.w	ip, r4, #20
 8007bfa:	46ae      	mov	lr, r5
 8007bfc:	f04f 0a00 	mov.w	sl, #0
 8007c00:	f8bc b000 	ldrh.w	fp, [ip]
 8007c04:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007c08:	fb09 770b 	mla	r7, r9, fp, r7
 8007c0c:	4457      	add	r7, sl
 8007c0e:	b29b      	uxth	r3, r3
 8007c10:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007c14:	f84e 3b04 	str.w	r3, [lr], #4
 8007c18:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007c1c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007c20:	f8be 3000 	ldrh.w	r3, [lr]
 8007c24:	fb09 330a 	mla	r3, r9, sl, r3
 8007c28:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007c2c:	4562      	cmp	r2, ip
 8007c2e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007c32:	d8e5      	bhi.n	8007c00 <__multiply+0x10c>
 8007c34:	9f01      	ldr	r7, [sp, #4]
 8007c36:	51eb      	str	r3, [r5, r7]
 8007c38:	3504      	adds	r5, #4
 8007c3a:	e799      	b.n	8007b70 <__multiply+0x7c>
 8007c3c:	3e01      	subs	r6, #1
 8007c3e:	e79b      	b.n	8007b78 <__multiply+0x84>
 8007c40:	0800a071 	.word	0x0800a071
 8007c44:	0800a082 	.word	0x0800a082

08007c48 <__pow5mult>:
 8007c48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c4c:	4615      	mov	r5, r2
 8007c4e:	f012 0203 	ands.w	r2, r2, #3
 8007c52:	4607      	mov	r7, r0
 8007c54:	460e      	mov	r6, r1
 8007c56:	d007      	beq.n	8007c68 <__pow5mult+0x20>
 8007c58:	4c25      	ldr	r4, [pc, #148]	@ (8007cf0 <__pow5mult+0xa8>)
 8007c5a:	3a01      	subs	r2, #1
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007c62:	f7ff fe55 	bl	8007910 <__multadd>
 8007c66:	4606      	mov	r6, r0
 8007c68:	10ad      	asrs	r5, r5, #2
 8007c6a:	d03d      	beq.n	8007ce8 <__pow5mult+0xa0>
 8007c6c:	69fc      	ldr	r4, [r7, #28]
 8007c6e:	b97c      	cbnz	r4, 8007c90 <__pow5mult+0x48>
 8007c70:	2010      	movs	r0, #16
 8007c72:	f7fd fd6d 	bl	8005750 <malloc>
 8007c76:	4602      	mov	r2, r0
 8007c78:	61f8      	str	r0, [r7, #28]
 8007c7a:	b928      	cbnz	r0, 8007c88 <__pow5mult+0x40>
 8007c7c:	4b1d      	ldr	r3, [pc, #116]	@ (8007cf4 <__pow5mult+0xac>)
 8007c7e:	481e      	ldr	r0, [pc, #120]	@ (8007cf8 <__pow5mult+0xb0>)
 8007c80:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007c84:	f001 fbd8 	bl	8009438 <__assert_func>
 8007c88:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007c8c:	6004      	str	r4, [r0, #0]
 8007c8e:	60c4      	str	r4, [r0, #12]
 8007c90:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007c94:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007c98:	b94c      	cbnz	r4, 8007cae <__pow5mult+0x66>
 8007c9a:	f240 2171 	movw	r1, #625	@ 0x271
 8007c9e:	4638      	mov	r0, r7
 8007ca0:	f7ff ff12 	bl	8007ac8 <__i2b>
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	f8c8 0008 	str.w	r0, [r8, #8]
 8007caa:	4604      	mov	r4, r0
 8007cac:	6003      	str	r3, [r0, #0]
 8007cae:	f04f 0900 	mov.w	r9, #0
 8007cb2:	07eb      	lsls	r3, r5, #31
 8007cb4:	d50a      	bpl.n	8007ccc <__pow5mult+0x84>
 8007cb6:	4631      	mov	r1, r6
 8007cb8:	4622      	mov	r2, r4
 8007cba:	4638      	mov	r0, r7
 8007cbc:	f7ff ff1a 	bl	8007af4 <__multiply>
 8007cc0:	4631      	mov	r1, r6
 8007cc2:	4680      	mov	r8, r0
 8007cc4:	4638      	mov	r0, r7
 8007cc6:	f7ff fe01 	bl	80078cc <_Bfree>
 8007cca:	4646      	mov	r6, r8
 8007ccc:	106d      	asrs	r5, r5, #1
 8007cce:	d00b      	beq.n	8007ce8 <__pow5mult+0xa0>
 8007cd0:	6820      	ldr	r0, [r4, #0]
 8007cd2:	b938      	cbnz	r0, 8007ce4 <__pow5mult+0x9c>
 8007cd4:	4622      	mov	r2, r4
 8007cd6:	4621      	mov	r1, r4
 8007cd8:	4638      	mov	r0, r7
 8007cda:	f7ff ff0b 	bl	8007af4 <__multiply>
 8007cde:	6020      	str	r0, [r4, #0]
 8007ce0:	f8c0 9000 	str.w	r9, [r0]
 8007ce4:	4604      	mov	r4, r0
 8007ce6:	e7e4      	b.n	8007cb2 <__pow5mult+0x6a>
 8007ce8:	4630      	mov	r0, r6
 8007cea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007cee:	bf00      	nop
 8007cf0:	0800a0dc 	.word	0x0800a0dc
 8007cf4:	0800a002 	.word	0x0800a002
 8007cf8:	0800a082 	.word	0x0800a082

08007cfc <__lshift>:
 8007cfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d00:	460c      	mov	r4, r1
 8007d02:	6849      	ldr	r1, [r1, #4]
 8007d04:	6923      	ldr	r3, [r4, #16]
 8007d06:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007d0a:	68a3      	ldr	r3, [r4, #8]
 8007d0c:	4607      	mov	r7, r0
 8007d0e:	4691      	mov	r9, r2
 8007d10:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007d14:	f108 0601 	add.w	r6, r8, #1
 8007d18:	42b3      	cmp	r3, r6
 8007d1a:	db0b      	blt.n	8007d34 <__lshift+0x38>
 8007d1c:	4638      	mov	r0, r7
 8007d1e:	f7ff fd95 	bl	800784c <_Balloc>
 8007d22:	4605      	mov	r5, r0
 8007d24:	b948      	cbnz	r0, 8007d3a <__lshift+0x3e>
 8007d26:	4602      	mov	r2, r0
 8007d28:	4b28      	ldr	r3, [pc, #160]	@ (8007dcc <__lshift+0xd0>)
 8007d2a:	4829      	ldr	r0, [pc, #164]	@ (8007dd0 <__lshift+0xd4>)
 8007d2c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007d30:	f001 fb82 	bl	8009438 <__assert_func>
 8007d34:	3101      	adds	r1, #1
 8007d36:	005b      	lsls	r3, r3, #1
 8007d38:	e7ee      	b.n	8007d18 <__lshift+0x1c>
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	f100 0114 	add.w	r1, r0, #20
 8007d40:	f100 0210 	add.w	r2, r0, #16
 8007d44:	4618      	mov	r0, r3
 8007d46:	4553      	cmp	r3, sl
 8007d48:	db33      	blt.n	8007db2 <__lshift+0xb6>
 8007d4a:	6920      	ldr	r0, [r4, #16]
 8007d4c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007d50:	f104 0314 	add.w	r3, r4, #20
 8007d54:	f019 091f 	ands.w	r9, r9, #31
 8007d58:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007d5c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007d60:	d02b      	beq.n	8007dba <__lshift+0xbe>
 8007d62:	f1c9 0e20 	rsb	lr, r9, #32
 8007d66:	468a      	mov	sl, r1
 8007d68:	2200      	movs	r2, #0
 8007d6a:	6818      	ldr	r0, [r3, #0]
 8007d6c:	fa00 f009 	lsl.w	r0, r0, r9
 8007d70:	4310      	orrs	r0, r2
 8007d72:	f84a 0b04 	str.w	r0, [sl], #4
 8007d76:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d7a:	459c      	cmp	ip, r3
 8007d7c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007d80:	d8f3      	bhi.n	8007d6a <__lshift+0x6e>
 8007d82:	ebac 0304 	sub.w	r3, ip, r4
 8007d86:	3b15      	subs	r3, #21
 8007d88:	f023 0303 	bic.w	r3, r3, #3
 8007d8c:	3304      	adds	r3, #4
 8007d8e:	f104 0015 	add.w	r0, r4, #21
 8007d92:	4584      	cmp	ip, r0
 8007d94:	bf38      	it	cc
 8007d96:	2304      	movcc	r3, #4
 8007d98:	50ca      	str	r2, [r1, r3]
 8007d9a:	b10a      	cbz	r2, 8007da0 <__lshift+0xa4>
 8007d9c:	f108 0602 	add.w	r6, r8, #2
 8007da0:	3e01      	subs	r6, #1
 8007da2:	4638      	mov	r0, r7
 8007da4:	612e      	str	r6, [r5, #16]
 8007da6:	4621      	mov	r1, r4
 8007da8:	f7ff fd90 	bl	80078cc <_Bfree>
 8007dac:	4628      	mov	r0, r5
 8007dae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007db2:	f842 0f04 	str.w	r0, [r2, #4]!
 8007db6:	3301      	adds	r3, #1
 8007db8:	e7c5      	b.n	8007d46 <__lshift+0x4a>
 8007dba:	3904      	subs	r1, #4
 8007dbc:	f853 2b04 	ldr.w	r2, [r3], #4
 8007dc0:	f841 2f04 	str.w	r2, [r1, #4]!
 8007dc4:	459c      	cmp	ip, r3
 8007dc6:	d8f9      	bhi.n	8007dbc <__lshift+0xc0>
 8007dc8:	e7ea      	b.n	8007da0 <__lshift+0xa4>
 8007dca:	bf00      	nop
 8007dcc:	0800a071 	.word	0x0800a071
 8007dd0:	0800a082 	.word	0x0800a082

08007dd4 <__mcmp>:
 8007dd4:	690a      	ldr	r2, [r1, #16]
 8007dd6:	4603      	mov	r3, r0
 8007dd8:	6900      	ldr	r0, [r0, #16]
 8007dda:	1a80      	subs	r0, r0, r2
 8007ddc:	b530      	push	{r4, r5, lr}
 8007dde:	d10e      	bne.n	8007dfe <__mcmp+0x2a>
 8007de0:	3314      	adds	r3, #20
 8007de2:	3114      	adds	r1, #20
 8007de4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007de8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007dec:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007df0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007df4:	4295      	cmp	r5, r2
 8007df6:	d003      	beq.n	8007e00 <__mcmp+0x2c>
 8007df8:	d205      	bcs.n	8007e06 <__mcmp+0x32>
 8007dfa:	f04f 30ff 	mov.w	r0, #4294967295
 8007dfe:	bd30      	pop	{r4, r5, pc}
 8007e00:	42a3      	cmp	r3, r4
 8007e02:	d3f3      	bcc.n	8007dec <__mcmp+0x18>
 8007e04:	e7fb      	b.n	8007dfe <__mcmp+0x2a>
 8007e06:	2001      	movs	r0, #1
 8007e08:	e7f9      	b.n	8007dfe <__mcmp+0x2a>
	...

08007e0c <__mdiff>:
 8007e0c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e10:	4689      	mov	r9, r1
 8007e12:	4606      	mov	r6, r0
 8007e14:	4611      	mov	r1, r2
 8007e16:	4648      	mov	r0, r9
 8007e18:	4614      	mov	r4, r2
 8007e1a:	f7ff ffdb 	bl	8007dd4 <__mcmp>
 8007e1e:	1e05      	subs	r5, r0, #0
 8007e20:	d112      	bne.n	8007e48 <__mdiff+0x3c>
 8007e22:	4629      	mov	r1, r5
 8007e24:	4630      	mov	r0, r6
 8007e26:	f7ff fd11 	bl	800784c <_Balloc>
 8007e2a:	4602      	mov	r2, r0
 8007e2c:	b928      	cbnz	r0, 8007e3a <__mdiff+0x2e>
 8007e2e:	4b3f      	ldr	r3, [pc, #252]	@ (8007f2c <__mdiff+0x120>)
 8007e30:	f240 2137 	movw	r1, #567	@ 0x237
 8007e34:	483e      	ldr	r0, [pc, #248]	@ (8007f30 <__mdiff+0x124>)
 8007e36:	f001 faff 	bl	8009438 <__assert_func>
 8007e3a:	2301      	movs	r3, #1
 8007e3c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007e40:	4610      	mov	r0, r2
 8007e42:	b003      	add	sp, #12
 8007e44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e48:	bfbc      	itt	lt
 8007e4a:	464b      	movlt	r3, r9
 8007e4c:	46a1      	movlt	r9, r4
 8007e4e:	4630      	mov	r0, r6
 8007e50:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007e54:	bfba      	itte	lt
 8007e56:	461c      	movlt	r4, r3
 8007e58:	2501      	movlt	r5, #1
 8007e5a:	2500      	movge	r5, #0
 8007e5c:	f7ff fcf6 	bl	800784c <_Balloc>
 8007e60:	4602      	mov	r2, r0
 8007e62:	b918      	cbnz	r0, 8007e6c <__mdiff+0x60>
 8007e64:	4b31      	ldr	r3, [pc, #196]	@ (8007f2c <__mdiff+0x120>)
 8007e66:	f240 2145 	movw	r1, #581	@ 0x245
 8007e6a:	e7e3      	b.n	8007e34 <__mdiff+0x28>
 8007e6c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007e70:	6926      	ldr	r6, [r4, #16]
 8007e72:	60c5      	str	r5, [r0, #12]
 8007e74:	f109 0310 	add.w	r3, r9, #16
 8007e78:	f109 0514 	add.w	r5, r9, #20
 8007e7c:	f104 0e14 	add.w	lr, r4, #20
 8007e80:	f100 0b14 	add.w	fp, r0, #20
 8007e84:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007e88:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007e8c:	9301      	str	r3, [sp, #4]
 8007e8e:	46d9      	mov	r9, fp
 8007e90:	f04f 0c00 	mov.w	ip, #0
 8007e94:	9b01      	ldr	r3, [sp, #4]
 8007e96:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007e9a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007e9e:	9301      	str	r3, [sp, #4]
 8007ea0:	fa1f f38a 	uxth.w	r3, sl
 8007ea4:	4619      	mov	r1, r3
 8007ea6:	b283      	uxth	r3, r0
 8007ea8:	1acb      	subs	r3, r1, r3
 8007eaa:	0c00      	lsrs	r0, r0, #16
 8007eac:	4463      	add	r3, ip
 8007eae:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007eb2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007eb6:	b29b      	uxth	r3, r3
 8007eb8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007ebc:	4576      	cmp	r6, lr
 8007ebe:	f849 3b04 	str.w	r3, [r9], #4
 8007ec2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007ec6:	d8e5      	bhi.n	8007e94 <__mdiff+0x88>
 8007ec8:	1b33      	subs	r3, r6, r4
 8007eca:	3b15      	subs	r3, #21
 8007ecc:	f023 0303 	bic.w	r3, r3, #3
 8007ed0:	3415      	adds	r4, #21
 8007ed2:	3304      	adds	r3, #4
 8007ed4:	42a6      	cmp	r6, r4
 8007ed6:	bf38      	it	cc
 8007ed8:	2304      	movcc	r3, #4
 8007eda:	441d      	add	r5, r3
 8007edc:	445b      	add	r3, fp
 8007ede:	461e      	mov	r6, r3
 8007ee0:	462c      	mov	r4, r5
 8007ee2:	4544      	cmp	r4, r8
 8007ee4:	d30e      	bcc.n	8007f04 <__mdiff+0xf8>
 8007ee6:	f108 0103 	add.w	r1, r8, #3
 8007eea:	1b49      	subs	r1, r1, r5
 8007eec:	f021 0103 	bic.w	r1, r1, #3
 8007ef0:	3d03      	subs	r5, #3
 8007ef2:	45a8      	cmp	r8, r5
 8007ef4:	bf38      	it	cc
 8007ef6:	2100      	movcc	r1, #0
 8007ef8:	440b      	add	r3, r1
 8007efa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007efe:	b191      	cbz	r1, 8007f26 <__mdiff+0x11a>
 8007f00:	6117      	str	r7, [r2, #16]
 8007f02:	e79d      	b.n	8007e40 <__mdiff+0x34>
 8007f04:	f854 1b04 	ldr.w	r1, [r4], #4
 8007f08:	46e6      	mov	lr, ip
 8007f0a:	0c08      	lsrs	r0, r1, #16
 8007f0c:	fa1c fc81 	uxtah	ip, ip, r1
 8007f10:	4471      	add	r1, lr
 8007f12:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007f16:	b289      	uxth	r1, r1
 8007f18:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007f1c:	f846 1b04 	str.w	r1, [r6], #4
 8007f20:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007f24:	e7dd      	b.n	8007ee2 <__mdiff+0xd6>
 8007f26:	3f01      	subs	r7, #1
 8007f28:	e7e7      	b.n	8007efa <__mdiff+0xee>
 8007f2a:	bf00      	nop
 8007f2c:	0800a071 	.word	0x0800a071
 8007f30:	0800a082 	.word	0x0800a082

08007f34 <__ulp>:
 8007f34:	b082      	sub	sp, #8
 8007f36:	ed8d 0b00 	vstr	d0, [sp]
 8007f3a:	9a01      	ldr	r2, [sp, #4]
 8007f3c:	4b0f      	ldr	r3, [pc, #60]	@ (8007f7c <__ulp+0x48>)
 8007f3e:	4013      	ands	r3, r2
 8007f40:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	dc08      	bgt.n	8007f5a <__ulp+0x26>
 8007f48:	425b      	negs	r3, r3
 8007f4a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8007f4e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007f52:	da04      	bge.n	8007f5e <__ulp+0x2a>
 8007f54:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007f58:	4113      	asrs	r3, r2
 8007f5a:	2200      	movs	r2, #0
 8007f5c:	e008      	b.n	8007f70 <__ulp+0x3c>
 8007f5e:	f1a2 0314 	sub.w	r3, r2, #20
 8007f62:	2b1e      	cmp	r3, #30
 8007f64:	bfda      	itte	le
 8007f66:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8007f6a:	40da      	lsrle	r2, r3
 8007f6c:	2201      	movgt	r2, #1
 8007f6e:	2300      	movs	r3, #0
 8007f70:	4619      	mov	r1, r3
 8007f72:	4610      	mov	r0, r2
 8007f74:	ec41 0b10 	vmov	d0, r0, r1
 8007f78:	b002      	add	sp, #8
 8007f7a:	4770      	bx	lr
 8007f7c:	7ff00000 	.word	0x7ff00000

08007f80 <__b2d>:
 8007f80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f84:	6906      	ldr	r6, [r0, #16]
 8007f86:	f100 0814 	add.w	r8, r0, #20
 8007f8a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8007f8e:	1f37      	subs	r7, r6, #4
 8007f90:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007f94:	4610      	mov	r0, r2
 8007f96:	f7ff fd4b 	bl	8007a30 <__hi0bits>
 8007f9a:	f1c0 0320 	rsb	r3, r0, #32
 8007f9e:	280a      	cmp	r0, #10
 8007fa0:	600b      	str	r3, [r1, #0]
 8007fa2:	491b      	ldr	r1, [pc, #108]	@ (8008010 <__b2d+0x90>)
 8007fa4:	dc15      	bgt.n	8007fd2 <__b2d+0x52>
 8007fa6:	f1c0 0c0b 	rsb	ip, r0, #11
 8007faa:	fa22 f30c 	lsr.w	r3, r2, ip
 8007fae:	45b8      	cmp	r8, r7
 8007fb0:	ea43 0501 	orr.w	r5, r3, r1
 8007fb4:	bf34      	ite	cc
 8007fb6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007fba:	2300      	movcs	r3, #0
 8007fbc:	3015      	adds	r0, #21
 8007fbe:	fa02 f000 	lsl.w	r0, r2, r0
 8007fc2:	fa23 f30c 	lsr.w	r3, r3, ip
 8007fc6:	4303      	orrs	r3, r0
 8007fc8:	461c      	mov	r4, r3
 8007fca:	ec45 4b10 	vmov	d0, r4, r5
 8007fce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007fd2:	45b8      	cmp	r8, r7
 8007fd4:	bf3a      	itte	cc
 8007fd6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007fda:	f1a6 0708 	subcc.w	r7, r6, #8
 8007fde:	2300      	movcs	r3, #0
 8007fe0:	380b      	subs	r0, #11
 8007fe2:	d012      	beq.n	800800a <__b2d+0x8a>
 8007fe4:	f1c0 0120 	rsb	r1, r0, #32
 8007fe8:	fa23 f401 	lsr.w	r4, r3, r1
 8007fec:	4082      	lsls	r2, r0
 8007fee:	4322      	orrs	r2, r4
 8007ff0:	4547      	cmp	r7, r8
 8007ff2:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8007ff6:	bf8c      	ite	hi
 8007ff8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8007ffc:	2200      	movls	r2, #0
 8007ffe:	4083      	lsls	r3, r0
 8008000:	40ca      	lsrs	r2, r1
 8008002:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8008006:	4313      	orrs	r3, r2
 8008008:	e7de      	b.n	8007fc8 <__b2d+0x48>
 800800a:	ea42 0501 	orr.w	r5, r2, r1
 800800e:	e7db      	b.n	8007fc8 <__b2d+0x48>
 8008010:	3ff00000 	.word	0x3ff00000

08008014 <__d2b>:
 8008014:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008018:	460f      	mov	r7, r1
 800801a:	2101      	movs	r1, #1
 800801c:	ec59 8b10 	vmov	r8, r9, d0
 8008020:	4616      	mov	r6, r2
 8008022:	f7ff fc13 	bl	800784c <_Balloc>
 8008026:	4604      	mov	r4, r0
 8008028:	b930      	cbnz	r0, 8008038 <__d2b+0x24>
 800802a:	4602      	mov	r2, r0
 800802c:	4b23      	ldr	r3, [pc, #140]	@ (80080bc <__d2b+0xa8>)
 800802e:	4824      	ldr	r0, [pc, #144]	@ (80080c0 <__d2b+0xac>)
 8008030:	f240 310f 	movw	r1, #783	@ 0x30f
 8008034:	f001 fa00 	bl	8009438 <__assert_func>
 8008038:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800803c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008040:	b10d      	cbz	r5, 8008046 <__d2b+0x32>
 8008042:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008046:	9301      	str	r3, [sp, #4]
 8008048:	f1b8 0300 	subs.w	r3, r8, #0
 800804c:	d023      	beq.n	8008096 <__d2b+0x82>
 800804e:	4668      	mov	r0, sp
 8008050:	9300      	str	r3, [sp, #0]
 8008052:	f7ff fd0c 	bl	8007a6e <__lo0bits>
 8008056:	e9dd 1200 	ldrd	r1, r2, [sp]
 800805a:	b1d0      	cbz	r0, 8008092 <__d2b+0x7e>
 800805c:	f1c0 0320 	rsb	r3, r0, #32
 8008060:	fa02 f303 	lsl.w	r3, r2, r3
 8008064:	430b      	orrs	r3, r1
 8008066:	40c2      	lsrs	r2, r0
 8008068:	6163      	str	r3, [r4, #20]
 800806a:	9201      	str	r2, [sp, #4]
 800806c:	9b01      	ldr	r3, [sp, #4]
 800806e:	61a3      	str	r3, [r4, #24]
 8008070:	2b00      	cmp	r3, #0
 8008072:	bf0c      	ite	eq
 8008074:	2201      	moveq	r2, #1
 8008076:	2202      	movne	r2, #2
 8008078:	6122      	str	r2, [r4, #16]
 800807a:	b1a5      	cbz	r5, 80080a6 <__d2b+0x92>
 800807c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008080:	4405      	add	r5, r0
 8008082:	603d      	str	r5, [r7, #0]
 8008084:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008088:	6030      	str	r0, [r6, #0]
 800808a:	4620      	mov	r0, r4
 800808c:	b003      	add	sp, #12
 800808e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008092:	6161      	str	r1, [r4, #20]
 8008094:	e7ea      	b.n	800806c <__d2b+0x58>
 8008096:	a801      	add	r0, sp, #4
 8008098:	f7ff fce9 	bl	8007a6e <__lo0bits>
 800809c:	9b01      	ldr	r3, [sp, #4]
 800809e:	6163      	str	r3, [r4, #20]
 80080a0:	3020      	adds	r0, #32
 80080a2:	2201      	movs	r2, #1
 80080a4:	e7e8      	b.n	8008078 <__d2b+0x64>
 80080a6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80080aa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80080ae:	6038      	str	r0, [r7, #0]
 80080b0:	6918      	ldr	r0, [r3, #16]
 80080b2:	f7ff fcbd 	bl	8007a30 <__hi0bits>
 80080b6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80080ba:	e7e5      	b.n	8008088 <__d2b+0x74>
 80080bc:	0800a071 	.word	0x0800a071
 80080c0:	0800a082 	.word	0x0800a082

080080c4 <__ratio>:
 80080c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080c8:	b085      	sub	sp, #20
 80080ca:	e9cd 1000 	strd	r1, r0, [sp]
 80080ce:	a902      	add	r1, sp, #8
 80080d0:	f7ff ff56 	bl	8007f80 <__b2d>
 80080d4:	9800      	ldr	r0, [sp, #0]
 80080d6:	a903      	add	r1, sp, #12
 80080d8:	ec55 4b10 	vmov	r4, r5, d0
 80080dc:	f7ff ff50 	bl	8007f80 <__b2d>
 80080e0:	9b01      	ldr	r3, [sp, #4]
 80080e2:	6919      	ldr	r1, [r3, #16]
 80080e4:	9b00      	ldr	r3, [sp, #0]
 80080e6:	691b      	ldr	r3, [r3, #16]
 80080e8:	1ac9      	subs	r1, r1, r3
 80080ea:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80080ee:	1a9b      	subs	r3, r3, r2
 80080f0:	ec5b ab10 	vmov	sl, fp, d0
 80080f4:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	bfce      	itee	gt
 80080fc:	462a      	movgt	r2, r5
 80080fe:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008102:	465a      	movle	r2, fp
 8008104:	462f      	mov	r7, r5
 8008106:	46d9      	mov	r9, fp
 8008108:	bfcc      	ite	gt
 800810a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800810e:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8008112:	464b      	mov	r3, r9
 8008114:	4652      	mov	r2, sl
 8008116:	4620      	mov	r0, r4
 8008118:	4639      	mov	r1, r7
 800811a:	f7f8 fbaf 	bl	800087c <__aeabi_ddiv>
 800811e:	ec41 0b10 	vmov	d0, r0, r1
 8008122:	b005      	add	sp, #20
 8008124:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008128 <__copybits>:
 8008128:	3901      	subs	r1, #1
 800812a:	b570      	push	{r4, r5, r6, lr}
 800812c:	1149      	asrs	r1, r1, #5
 800812e:	6914      	ldr	r4, [r2, #16]
 8008130:	3101      	adds	r1, #1
 8008132:	f102 0314 	add.w	r3, r2, #20
 8008136:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800813a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800813e:	1f05      	subs	r5, r0, #4
 8008140:	42a3      	cmp	r3, r4
 8008142:	d30c      	bcc.n	800815e <__copybits+0x36>
 8008144:	1aa3      	subs	r3, r4, r2
 8008146:	3b11      	subs	r3, #17
 8008148:	f023 0303 	bic.w	r3, r3, #3
 800814c:	3211      	adds	r2, #17
 800814e:	42a2      	cmp	r2, r4
 8008150:	bf88      	it	hi
 8008152:	2300      	movhi	r3, #0
 8008154:	4418      	add	r0, r3
 8008156:	2300      	movs	r3, #0
 8008158:	4288      	cmp	r0, r1
 800815a:	d305      	bcc.n	8008168 <__copybits+0x40>
 800815c:	bd70      	pop	{r4, r5, r6, pc}
 800815e:	f853 6b04 	ldr.w	r6, [r3], #4
 8008162:	f845 6f04 	str.w	r6, [r5, #4]!
 8008166:	e7eb      	b.n	8008140 <__copybits+0x18>
 8008168:	f840 3b04 	str.w	r3, [r0], #4
 800816c:	e7f4      	b.n	8008158 <__copybits+0x30>

0800816e <__any_on>:
 800816e:	f100 0214 	add.w	r2, r0, #20
 8008172:	6900      	ldr	r0, [r0, #16]
 8008174:	114b      	asrs	r3, r1, #5
 8008176:	4298      	cmp	r0, r3
 8008178:	b510      	push	{r4, lr}
 800817a:	db11      	blt.n	80081a0 <__any_on+0x32>
 800817c:	dd0a      	ble.n	8008194 <__any_on+0x26>
 800817e:	f011 011f 	ands.w	r1, r1, #31
 8008182:	d007      	beq.n	8008194 <__any_on+0x26>
 8008184:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008188:	fa24 f001 	lsr.w	r0, r4, r1
 800818c:	fa00 f101 	lsl.w	r1, r0, r1
 8008190:	428c      	cmp	r4, r1
 8008192:	d10b      	bne.n	80081ac <__any_on+0x3e>
 8008194:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008198:	4293      	cmp	r3, r2
 800819a:	d803      	bhi.n	80081a4 <__any_on+0x36>
 800819c:	2000      	movs	r0, #0
 800819e:	bd10      	pop	{r4, pc}
 80081a0:	4603      	mov	r3, r0
 80081a2:	e7f7      	b.n	8008194 <__any_on+0x26>
 80081a4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80081a8:	2900      	cmp	r1, #0
 80081aa:	d0f5      	beq.n	8008198 <__any_on+0x2a>
 80081ac:	2001      	movs	r0, #1
 80081ae:	e7f6      	b.n	800819e <__any_on+0x30>

080081b0 <sulp>:
 80081b0:	b570      	push	{r4, r5, r6, lr}
 80081b2:	4604      	mov	r4, r0
 80081b4:	460d      	mov	r5, r1
 80081b6:	ec45 4b10 	vmov	d0, r4, r5
 80081ba:	4616      	mov	r6, r2
 80081bc:	f7ff feba 	bl	8007f34 <__ulp>
 80081c0:	ec51 0b10 	vmov	r0, r1, d0
 80081c4:	b17e      	cbz	r6, 80081e6 <sulp+0x36>
 80081c6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80081ca:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	dd09      	ble.n	80081e6 <sulp+0x36>
 80081d2:	051b      	lsls	r3, r3, #20
 80081d4:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80081d8:	2400      	movs	r4, #0
 80081da:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80081de:	4622      	mov	r2, r4
 80081e0:	462b      	mov	r3, r5
 80081e2:	f7f8 fa21 	bl	8000628 <__aeabi_dmul>
 80081e6:	ec41 0b10 	vmov	d0, r0, r1
 80081ea:	bd70      	pop	{r4, r5, r6, pc}
 80081ec:	0000      	movs	r0, r0
	...

080081f0 <_strtod_l>:
 80081f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081f4:	b09f      	sub	sp, #124	@ 0x7c
 80081f6:	460c      	mov	r4, r1
 80081f8:	9217      	str	r2, [sp, #92]	@ 0x5c
 80081fa:	2200      	movs	r2, #0
 80081fc:	921a      	str	r2, [sp, #104]	@ 0x68
 80081fe:	9005      	str	r0, [sp, #20]
 8008200:	f04f 0a00 	mov.w	sl, #0
 8008204:	f04f 0b00 	mov.w	fp, #0
 8008208:	460a      	mov	r2, r1
 800820a:	9219      	str	r2, [sp, #100]	@ 0x64
 800820c:	7811      	ldrb	r1, [r2, #0]
 800820e:	292b      	cmp	r1, #43	@ 0x2b
 8008210:	d04a      	beq.n	80082a8 <_strtod_l+0xb8>
 8008212:	d838      	bhi.n	8008286 <_strtod_l+0x96>
 8008214:	290d      	cmp	r1, #13
 8008216:	d832      	bhi.n	800827e <_strtod_l+0x8e>
 8008218:	2908      	cmp	r1, #8
 800821a:	d832      	bhi.n	8008282 <_strtod_l+0x92>
 800821c:	2900      	cmp	r1, #0
 800821e:	d03b      	beq.n	8008298 <_strtod_l+0xa8>
 8008220:	2200      	movs	r2, #0
 8008222:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008224:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8008226:	782a      	ldrb	r2, [r5, #0]
 8008228:	2a30      	cmp	r2, #48	@ 0x30
 800822a:	f040 80b3 	bne.w	8008394 <_strtod_l+0x1a4>
 800822e:	786a      	ldrb	r2, [r5, #1]
 8008230:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008234:	2a58      	cmp	r2, #88	@ 0x58
 8008236:	d16e      	bne.n	8008316 <_strtod_l+0x126>
 8008238:	9302      	str	r3, [sp, #8]
 800823a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800823c:	9301      	str	r3, [sp, #4]
 800823e:	ab1a      	add	r3, sp, #104	@ 0x68
 8008240:	9300      	str	r3, [sp, #0]
 8008242:	4a8e      	ldr	r2, [pc, #568]	@ (800847c <_strtod_l+0x28c>)
 8008244:	9805      	ldr	r0, [sp, #20]
 8008246:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008248:	a919      	add	r1, sp, #100	@ 0x64
 800824a:	f001 f98f 	bl	800956c <__gethex>
 800824e:	f010 060f 	ands.w	r6, r0, #15
 8008252:	4604      	mov	r4, r0
 8008254:	d005      	beq.n	8008262 <_strtod_l+0x72>
 8008256:	2e06      	cmp	r6, #6
 8008258:	d128      	bne.n	80082ac <_strtod_l+0xbc>
 800825a:	3501      	adds	r5, #1
 800825c:	2300      	movs	r3, #0
 800825e:	9519      	str	r5, [sp, #100]	@ 0x64
 8008260:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008262:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008264:	2b00      	cmp	r3, #0
 8008266:	f040 858e 	bne.w	8008d86 <_strtod_l+0xb96>
 800826a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800826c:	b1cb      	cbz	r3, 80082a2 <_strtod_l+0xb2>
 800826e:	4652      	mov	r2, sl
 8008270:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8008274:	ec43 2b10 	vmov	d0, r2, r3
 8008278:	b01f      	add	sp, #124	@ 0x7c
 800827a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800827e:	2920      	cmp	r1, #32
 8008280:	d1ce      	bne.n	8008220 <_strtod_l+0x30>
 8008282:	3201      	adds	r2, #1
 8008284:	e7c1      	b.n	800820a <_strtod_l+0x1a>
 8008286:	292d      	cmp	r1, #45	@ 0x2d
 8008288:	d1ca      	bne.n	8008220 <_strtod_l+0x30>
 800828a:	2101      	movs	r1, #1
 800828c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800828e:	1c51      	adds	r1, r2, #1
 8008290:	9119      	str	r1, [sp, #100]	@ 0x64
 8008292:	7852      	ldrb	r2, [r2, #1]
 8008294:	2a00      	cmp	r2, #0
 8008296:	d1c5      	bne.n	8008224 <_strtod_l+0x34>
 8008298:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800829a:	9419      	str	r4, [sp, #100]	@ 0x64
 800829c:	2b00      	cmp	r3, #0
 800829e:	f040 8570 	bne.w	8008d82 <_strtod_l+0xb92>
 80082a2:	4652      	mov	r2, sl
 80082a4:	465b      	mov	r3, fp
 80082a6:	e7e5      	b.n	8008274 <_strtod_l+0x84>
 80082a8:	2100      	movs	r1, #0
 80082aa:	e7ef      	b.n	800828c <_strtod_l+0x9c>
 80082ac:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80082ae:	b13a      	cbz	r2, 80082c0 <_strtod_l+0xd0>
 80082b0:	2135      	movs	r1, #53	@ 0x35
 80082b2:	a81c      	add	r0, sp, #112	@ 0x70
 80082b4:	f7ff ff38 	bl	8008128 <__copybits>
 80082b8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80082ba:	9805      	ldr	r0, [sp, #20]
 80082bc:	f7ff fb06 	bl	80078cc <_Bfree>
 80082c0:	3e01      	subs	r6, #1
 80082c2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80082c4:	2e04      	cmp	r6, #4
 80082c6:	d806      	bhi.n	80082d6 <_strtod_l+0xe6>
 80082c8:	e8df f006 	tbb	[pc, r6]
 80082cc:	201d0314 	.word	0x201d0314
 80082d0:	14          	.byte	0x14
 80082d1:	00          	.byte	0x00
 80082d2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80082d6:	05e1      	lsls	r1, r4, #23
 80082d8:	bf48      	it	mi
 80082da:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80082de:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80082e2:	0d1b      	lsrs	r3, r3, #20
 80082e4:	051b      	lsls	r3, r3, #20
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d1bb      	bne.n	8008262 <_strtod_l+0x72>
 80082ea:	f7fe fbd5 	bl	8006a98 <__errno>
 80082ee:	2322      	movs	r3, #34	@ 0x22
 80082f0:	6003      	str	r3, [r0, #0]
 80082f2:	e7b6      	b.n	8008262 <_strtod_l+0x72>
 80082f4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80082f8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80082fc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008300:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008304:	e7e7      	b.n	80082d6 <_strtod_l+0xe6>
 8008306:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8008484 <_strtod_l+0x294>
 800830a:	e7e4      	b.n	80082d6 <_strtod_l+0xe6>
 800830c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008310:	f04f 3aff 	mov.w	sl, #4294967295
 8008314:	e7df      	b.n	80082d6 <_strtod_l+0xe6>
 8008316:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008318:	1c5a      	adds	r2, r3, #1
 800831a:	9219      	str	r2, [sp, #100]	@ 0x64
 800831c:	785b      	ldrb	r3, [r3, #1]
 800831e:	2b30      	cmp	r3, #48	@ 0x30
 8008320:	d0f9      	beq.n	8008316 <_strtod_l+0x126>
 8008322:	2b00      	cmp	r3, #0
 8008324:	d09d      	beq.n	8008262 <_strtod_l+0x72>
 8008326:	2301      	movs	r3, #1
 8008328:	9309      	str	r3, [sp, #36]	@ 0x24
 800832a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800832c:	930c      	str	r3, [sp, #48]	@ 0x30
 800832e:	2300      	movs	r3, #0
 8008330:	9308      	str	r3, [sp, #32]
 8008332:	930a      	str	r3, [sp, #40]	@ 0x28
 8008334:	461f      	mov	r7, r3
 8008336:	220a      	movs	r2, #10
 8008338:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800833a:	7805      	ldrb	r5, [r0, #0]
 800833c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008340:	b2d9      	uxtb	r1, r3
 8008342:	2909      	cmp	r1, #9
 8008344:	d928      	bls.n	8008398 <_strtod_l+0x1a8>
 8008346:	494e      	ldr	r1, [pc, #312]	@ (8008480 <_strtod_l+0x290>)
 8008348:	2201      	movs	r2, #1
 800834a:	f001 f837 	bl	80093bc <strncmp>
 800834e:	2800      	cmp	r0, #0
 8008350:	d032      	beq.n	80083b8 <_strtod_l+0x1c8>
 8008352:	2000      	movs	r0, #0
 8008354:	462a      	mov	r2, r5
 8008356:	4681      	mov	r9, r0
 8008358:	463d      	mov	r5, r7
 800835a:	4603      	mov	r3, r0
 800835c:	2a65      	cmp	r2, #101	@ 0x65
 800835e:	d001      	beq.n	8008364 <_strtod_l+0x174>
 8008360:	2a45      	cmp	r2, #69	@ 0x45
 8008362:	d114      	bne.n	800838e <_strtod_l+0x19e>
 8008364:	b91d      	cbnz	r5, 800836e <_strtod_l+0x17e>
 8008366:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008368:	4302      	orrs	r2, r0
 800836a:	d095      	beq.n	8008298 <_strtod_l+0xa8>
 800836c:	2500      	movs	r5, #0
 800836e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008370:	1c62      	adds	r2, r4, #1
 8008372:	9219      	str	r2, [sp, #100]	@ 0x64
 8008374:	7862      	ldrb	r2, [r4, #1]
 8008376:	2a2b      	cmp	r2, #43	@ 0x2b
 8008378:	d077      	beq.n	800846a <_strtod_l+0x27a>
 800837a:	2a2d      	cmp	r2, #45	@ 0x2d
 800837c:	d07b      	beq.n	8008476 <_strtod_l+0x286>
 800837e:	f04f 0c00 	mov.w	ip, #0
 8008382:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008386:	2909      	cmp	r1, #9
 8008388:	f240 8082 	bls.w	8008490 <_strtod_l+0x2a0>
 800838c:	9419      	str	r4, [sp, #100]	@ 0x64
 800838e:	f04f 0800 	mov.w	r8, #0
 8008392:	e0a2      	b.n	80084da <_strtod_l+0x2ea>
 8008394:	2300      	movs	r3, #0
 8008396:	e7c7      	b.n	8008328 <_strtod_l+0x138>
 8008398:	2f08      	cmp	r7, #8
 800839a:	bfd5      	itete	le
 800839c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800839e:	9908      	ldrgt	r1, [sp, #32]
 80083a0:	fb02 3301 	mlale	r3, r2, r1, r3
 80083a4:	fb02 3301 	mlagt	r3, r2, r1, r3
 80083a8:	f100 0001 	add.w	r0, r0, #1
 80083ac:	bfd4      	ite	le
 80083ae:	930a      	strle	r3, [sp, #40]	@ 0x28
 80083b0:	9308      	strgt	r3, [sp, #32]
 80083b2:	3701      	adds	r7, #1
 80083b4:	9019      	str	r0, [sp, #100]	@ 0x64
 80083b6:	e7bf      	b.n	8008338 <_strtod_l+0x148>
 80083b8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80083ba:	1c5a      	adds	r2, r3, #1
 80083bc:	9219      	str	r2, [sp, #100]	@ 0x64
 80083be:	785a      	ldrb	r2, [r3, #1]
 80083c0:	b37f      	cbz	r7, 8008422 <_strtod_l+0x232>
 80083c2:	4681      	mov	r9, r0
 80083c4:	463d      	mov	r5, r7
 80083c6:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80083ca:	2b09      	cmp	r3, #9
 80083cc:	d912      	bls.n	80083f4 <_strtod_l+0x204>
 80083ce:	2301      	movs	r3, #1
 80083d0:	e7c4      	b.n	800835c <_strtod_l+0x16c>
 80083d2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80083d4:	1c5a      	adds	r2, r3, #1
 80083d6:	9219      	str	r2, [sp, #100]	@ 0x64
 80083d8:	785a      	ldrb	r2, [r3, #1]
 80083da:	3001      	adds	r0, #1
 80083dc:	2a30      	cmp	r2, #48	@ 0x30
 80083de:	d0f8      	beq.n	80083d2 <_strtod_l+0x1e2>
 80083e0:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80083e4:	2b08      	cmp	r3, #8
 80083e6:	f200 84d3 	bhi.w	8008d90 <_strtod_l+0xba0>
 80083ea:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80083ec:	930c      	str	r3, [sp, #48]	@ 0x30
 80083ee:	4681      	mov	r9, r0
 80083f0:	2000      	movs	r0, #0
 80083f2:	4605      	mov	r5, r0
 80083f4:	3a30      	subs	r2, #48	@ 0x30
 80083f6:	f100 0301 	add.w	r3, r0, #1
 80083fa:	d02a      	beq.n	8008452 <_strtod_l+0x262>
 80083fc:	4499      	add	r9, r3
 80083fe:	eb00 0c05 	add.w	ip, r0, r5
 8008402:	462b      	mov	r3, r5
 8008404:	210a      	movs	r1, #10
 8008406:	4563      	cmp	r3, ip
 8008408:	d10d      	bne.n	8008426 <_strtod_l+0x236>
 800840a:	1c69      	adds	r1, r5, #1
 800840c:	4401      	add	r1, r0
 800840e:	4428      	add	r0, r5
 8008410:	2808      	cmp	r0, #8
 8008412:	dc16      	bgt.n	8008442 <_strtod_l+0x252>
 8008414:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008416:	230a      	movs	r3, #10
 8008418:	fb03 2300 	mla	r3, r3, r0, r2
 800841c:	930a      	str	r3, [sp, #40]	@ 0x28
 800841e:	2300      	movs	r3, #0
 8008420:	e018      	b.n	8008454 <_strtod_l+0x264>
 8008422:	4638      	mov	r0, r7
 8008424:	e7da      	b.n	80083dc <_strtod_l+0x1ec>
 8008426:	2b08      	cmp	r3, #8
 8008428:	f103 0301 	add.w	r3, r3, #1
 800842c:	dc03      	bgt.n	8008436 <_strtod_l+0x246>
 800842e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8008430:	434e      	muls	r6, r1
 8008432:	960a      	str	r6, [sp, #40]	@ 0x28
 8008434:	e7e7      	b.n	8008406 <_strtod_l+0x216>
 8008436:	2b10      	cmp	r3, #16
 8008438:	bfde      	ittt	le
 800843a:	9e08      	ldrle	r6, [sp, #32]
 800843c:	434e      	mulle	r6, r1
 800843e:	9608      	strle	r6, [sp, #32]
 8008440:	e7e1      	b.n	8008406 <_strtod_l+0x216>
 8008442:	280f      	cmp	r0, #15
 8008444:	dceb      	bgt.n	800841e <_strtod_l+0x22e>
 8008446:	9808      	ldr	r0, [sp, #32]
 8008448:	230a      	movs	r3, #10
 800844a:	fb03 2300 	mla	r3, r3, r0, r2
 800844e:	9308      	str	r3, [sp, #32]
 8008450:	e7e5      	b.n	800841e <_strtod_l+0x22e>
 8008452:	4629      	mov	r1, r5
 8008454:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008456:	1c50      	adds	r0, r2, #1
 8008458:	9019      	str	r0, [sp, #100]	@ 0x64
 800845a:	7852      	ldrb	r2, [r2, #1]
 800845c:	4618      	mov	r0, r3
 800845e:	460d      	mov	r5, r1
 8008460:	e7b1      	b.n	80083c6 <_strtod_l+0x1d6>
 8008462:	f04f 0900 	mov.w	r9, #0
 8008466:	2301      	movs	r3, #1
 8008468:	e77d      	b.n	8008366 <_strtod_l+0x176>
 800846a:	f04f 0c00 	mov.w	ip, #0
 800846e:	1ca2      	adds	r2, r4, #2
 8008470:	9219      	str	r2, [sp, #100]	@ 0x64
 8008472:	78a2      	ldrb	r2, [r4, #2]
 8008474:	e785      	b.n	8008382 <_strtod_l+0x192>
 8008476:	f04f 0c01 	mov.w	ip, #1
 800847a:	e7f8      	b.n	800846e <_strtod_l+0x27e>
 800847c:	0800a1f0 	.word	0x0800a1f0
 8008480:	0800a1d8 	.word	0x0800a1d8
 8008484:	7ff00000 	.word	0x7ff00000
 8008488:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800848a:	1c51      	adds	r1, r2, #1
 800848c:	9119      	str	r1, [sp, #100]	@ 0x64
 800848e:	7852      	ldrb	r2, [r2, #1]
 8008490:	2a30      	cmp	r2, #48	@ 0x30
 8008492:	d0f9      	beq.n	8008488 <_strtod_l+0x298>
 8008494:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008498:	2908      	cmp	r1, #8
 800849a:	f63f af78 	bhi.w	800838e <_strtod_l+0x19e>
 800849e:	3a30      	subs	r2, #48	@ 0x30
 80084a0:	920e      	str	r2, [sp, #56]	@ 0x38
 80084a2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80084a4:	920f      	str	r2, [sp, #60]	@ 0x3c
 80084a6:	f04f 080a 	mov.w	r8, #10
 80084aa:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80084ac:	1c56      	adds	r6, r2, #1
 80084ae:	9619      	str	r6, [sp, #100]	@ 0x64
 80084b0:	7852      	ldrb	r2, [r2, #1]
 80084b2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80084b6:	f1be 0f09 	cmp.w	lr, #9
 80084ba:	d939      	bls.n	8008530 <_strtod_l+0x340>
 80084bc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80084be:	1a76      	subs	r6, r6, r1
 80084c0:	2e08      	cmp	r6, #8
 80084c2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80084c6:	dc03      	bgt.n	80084d0 <_strtod_l+0x2e0>
 80084c8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80084ca:	4588      	cmp	r8, r1
 80084cc:	bfa8      	it	ge
 80084ce:	4688      	movge	r8, r1
 80084d0:	f1bc 0f00 	cmp.w	ip, #0
 80084d4:	d001      	beq.n	80084da <_strtod_l+0x2ea>
 80084d6:	f1c8 0800 	rsb	r8, r8, #0
 80084da:	2d00      	cmp	r5, #0
 80084dc:	d14e      	bne.n	800857c <_strtod_l+0x38c>
 80084de:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80084e0:	4308      	orrs	r0, r1
 80084e2:	f47f aebe 	bne.w	8008262 <_strtod_l+0x72>
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	f47f aed6 	bne.w	8008298 <_strtod_l+0xa8>
 80084ec:	2a69      	cmp	r2, #105	@ 0x69
 80084ee:	d028      	beq.n	8008542 <_strtod_l+0x352>
 80084f0:	dc25      	bgt.n	800853e <_strtod_l+0x34e>
 80084f2:	2a49      	cmp	r2, #73	@ 0x49
 80084f4:	d025      	beq.n	8008542 <_strtod_l+0x352>
 80084f6:	2a4e      	cmp	r2, #78	@ 0x4e
 80084f8:	f47f aece 	bne.w	8008298 <_strtod_l+0xa8>
 80084fc:	499b      	ldr	r1, [pc, #620]	@ (800876c <_strtod_l+0x57c>)
 80084fe:	a819      	add	r0, sp, #100	@ 0x64
 8008500:	f001 fa56 	bl	80099b0 <__match>
 8008504:	2800      	cmp	r0, #0
 8008506:	f43f aec7 	beq.w	8008298 <_strtod_l+0xa8>
 800850a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800850c:	781b      	ldrb	r3, [r3, #0]
 800850e:	2b28      	cmp	r3, #40	@ 0x28
 8008510:	d12e      	bne.n	8008570 <_strtod_l+0x380>
 8008512:	4997      	ldr	r1, [pc, #604]	@ (8008770 <_strtod_l+0x580>)
 8008514:	aa1c      	add	r2, sp, #112	@ 0x70
 8008516:	a819      	add	r0, sp, #100	@ 0x64
 8008518:	f001 fa5e 	bl	80099d8 <__hexnan>
 800851c:	2805      	cmp	r0, #5
 800851e:	d127      	bne.n	8008570 <_strtod_l+0x380>
 8008520:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008522:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8008526:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800852a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800852e:	e698      	b.n	8008262 <_strtod_l+0x72>
 8008530:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008532:	fb08 2101 	mla	r1, r8, r1, r2
 8008536:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800853a:	920e      	str	r2, [sp, #56]	@ 0x38
 800853c:	e7b5      	b.n	80084aa <_strtod_l+0x2ba>
 800853e:	2a6e      	cmp	r2, #110	@ 0x6e
 8008540:	e7da      	b.n	80084f8 <_strtod_l+0x308>
 8008542:	498c      	ldr	r1, [pc, #560]	@ (8008774 <_strtod_l+0x584>)
 8008544:	a819      	add	r0, sp, #100	@ 0x64
 8008546:	f001 fa33 	bl	80099b0 <__match>
 800854a:	2800      	cmp	r0, #0
 800854c:	f43f aea4 	beq.w	8008298 <_strtod_l+0xa8>
 8008550:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008552:	4989      	ldr	r1, [pc, #548]	@ (8008778 <_strtod_l+0x588>)
 8008554:	3b01      	subs	r3, #1
 8008556:	a819      	add	r0, sp, #100	@ 0x64
 8008558:	9319      	str	r3, [sp, #100]	@ 0x64
 800855a:	f001 fa29 	bl	80099b0 <__match>
 800855e:	b910      	cbnz	r0, 8008566 <_strtod_l+0x376>
 8008560:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008562:	3301      	adds	r3, #1
 8008564:	9319      	str	r3, [sp, #100]	@ 0x64
 8008566:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8008788 <_strtod_l+0x598>
 800856a:	f04f 0a00 	mov.w	sl, #0
 800856e:	e678      	b.n	8008262 <_strtod_l+0x72>
 8008570:	4882      	ldr	r0, [pc, #520]	@ (800877c <_strtod_l+0x58c>)
 8008572:	f000 ff59 	bl	8009428 <nan>
 8008576:	ec5b ab10 	vmov	sl, fp, d0
 800857a:	e672      	b.n	8008262 <_strtod_l+0x72>
 800857c:	eba8 0309 	sub.w	r3, r8, r9
 8008580:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008582:	9309      	str	r3, [sp, #36]	@ 0x24
 8008584:	2f00      	cmp	r7, #0
 8008586:	bf08      	it	eq
 8008588:	462f      	moveq	r7, r5
 800858a:	2d10      	cmp	r5, #16
 800858c:	462c      	mov	r4, r5
 800858e:	bfa8      	it	ge
 8008590:	2410      	movge	r4, #16
 8008592:	f7f7 ffcf 	bl	8000534 <__aeabi_ui2d>
 8008596:	2d09      	cmp	r5, #9
 8008598:	4682      	mov	sl, r0
 800859a:	468b      	mov	fp, r1
 800859c:	dc13      	bgt.n	80085c6 <_strtod_l+0x3d6>
 800859e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	f43f ae5e 	beq.w	8008262 <_strtod_l+0x72>
 80085a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085a8:	dd78      	ble.n	800869c <_strtod_l+0x4ac>
 80085aa:	2b16      	cmp	r3, #22
 80085ac:	dc5f      	bgt.n	800866e <_strtod_l+0x47e>
 80085ae:	4974      	ldr	r1, [pc, #464]	@ (8008780 <_strtod_l+0x590>)
 80085b0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80085b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80085b8:	4652      	mov	r2, sl
 80085ba:	465b      	mov	r3, fp
 80085bc:	f7f8 f834 	bl	8000628 <__aeabi_dmul>
 80085c0:	4682      	mov	sl, r0
 80085c2:	468b      	mov	fp, r1
 80085c4:	e64d      	b.n	8008262 <_strtod_l+0x72>
 80085c6:	4b6e      	ldr	r3, [pc, #440]	@ (8008780 <_strtod_l+0x590>)
 80085c8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80085cc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80085d0:	f7f8 f82a 	bl	8000628 <__aeabi_dmul>
 80085d4:	4682      	mov	sl, r0
 80085d6:	9808      	ldr	r0, [sp, #32]
 80085d8:	468b      	mov	fp, r1
 80085da:	f7f7 ffab 	bl	8000534 <__aeabi_ui2d>
 80085de:	4602      	mov	r2, r0
 80085e0:	460b      	mov	r3, r1
 80085e2:	4650      	mov	r0, sl
 80085e4:	4659      	mov	r1, fp
 80085e6:	f7f7 fe69 	bl	80002bc <__adddf3>
 80085ea:	2d0f      	cmp	r5, #15
 80085ec:	4682      	mov	sl, r0
 80085ee:	468b      	mov	fp, r1
 80085f0:	ddd5      	ble.n	800859e <_strtod_l+0x3ae>
 80085f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085f4:	1b2c      	subs	r4, r5, r4
 80085f6:	441c      	add	r4, r3
 80085f8:	2c00      	cmp	r4, #0
 80085fa:	f340 8096 	ble.w	800872a <_strtod_l+0x53a>
 80085fe:	f014 030f 	ands.w	r3, r4, #15
 8008602:	d00a      	beq.n	800861a <_strtod_l+0x42a>
 8008604:	495e      	ldr	r1, [pc, #376]	@ (8008780 <_strtod_l+0x590>)
 8008606:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800860a:	4652      	mov	r2, sl
 800860c:	465b      	mov	r3, fp
 800860e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008612:	f7f8 f809 	bl	8000628 <__aeabi_dmul>
 8008616:	4682      	mov	sl, r0
 8008618:	468b      	mov	fp, r1
 800861a:	f034 040f 	bics.w	r4, r4, #15
 800861e:	d073      	beq.n	8008708 <_strtod_l+0x518>
 8008620:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8008624:	dd48      	ble.n	80086b8 <_strtod_l+0x4c8>
 8008626:	2400      	movs	r4, #0
 8008628:	46a0      	mov	r8, r4
 800862a:	940a      	str	r4, [sp, #40]	@ 0x28
 800862c:	46a1      	mov	r9, r4
 800862e:	9a05      	ldr	r2, [sp, #20]
 8008630:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8008788 <_strtod_l+0x598>
 8008634:	2322      	movs	r3, #34	@ 0x22
 8008636:	6013      	str	r3, [r2, #0]
 8008638:	f04f 0a00 	mov.w	sl, #0
 800863c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800863e:	2b00      	cmp	r3, #0
 8008640:	f43f ae0f 	beq.w	8008262 <_strtod_l+0x72>
 8008644:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008646:	9805      	ldr	r0, [sp, #20]
 8008648:	f7ff f940 	bl	80078cc <_Bfree>
 800864c:	9805      	ldr	r0, [sp, #20]
 800864e:	4649      	mov	r1, r9
 8008650:	f7ff f93c 	bl	80078cc <_Bfree>
 8008654:	9805      	ldr	r0, [sp, #20]
 8008656:	4641      	mov	r1, r8
 8008658:	f7ff f938 	bl	80078cc <_Bfree>
 800865c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800865e:	9805      	ldr	r0, [sp, #20]
 8008660:	f7ff f934 	bl	80078cc <_Bfree>
 8008664:	9805      	ldr	r0, [sp, #20]
 8008666:	4621      	mov	r1, r4
 8008668:	f7ff f930 	bl	80078cc <_Bfree>
 800866c:	e5f9      	b.n	8008262 <_strtod_l+0x72>
 800866e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008670:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008674:	4293      	cmp	r3, r2
 8008676:	dbbc      	blt.n	80085f2 <_strtod_l+0x402>
 8008678:	4c41      	ldr	r4, [pc, #260]	@ (8008780 <_strtod_l+0x590>)
 800867a:	f1c5 050f 	rsb	r5, r5, #15
 800867e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008682:	4652      	mov	r2, sl
 8008684:	465b      	mov	r3, fp
 8008686:	e9d1 0100 	ldrd	r0, r1, [r1]
 800868a:	f7f7 ffcd 	bl	8000628 <__aeabi_dmul>
 800868e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008690:	1b5d      	subs	r5, r3, r5
 8008692:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008696:	e9d4 2300 	ldrd	r2, r3, [r4]
 800869a:	e78f      	b.n	80085bc <_strtod_l+0x3cc>
 800869c:	3316      	adds	r3, #22
 800869e:	dba8      	blt.n	80085f2 <_strtod_l+0x402>
 80086a0:	4b37      	ldr	r3, [pc, #220]	@ (8008780 <_strtod_l+0x590>)
 80086a2:	eba9 0808 	sub.w	r8, r9, r8
 80086a6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80086aa:	e9d8 2300 	ldrd	r2, r3, [r8]
 80086ae:	4650      	mov	r0, sl
 80086b0:	4659      	mov	r1, fp
 80086b2:	f7f8 f8e3 	bl	800087c <__aeabi_ddiv>
 80086b6:	e783      	b.n	80085c0 <_strtod_l+0x3d0>
 80086b8:	4b32      	ldr	r3, [pc, #200]	@ (8008784 <_strtod_l+0x594>)
 80086ba:	9308      	str	r3, [sp, #32]
 80086bc:	2300      	movs	r3, #0
 80086be:	1124      	asrs	r4, r4, #4
 80086c0:	4650      	mov	r0, sl
 80086c2:	4659      	mov	r1, fp
 80086c4:	461e      	mov	r6, r3
 80086c6:	2c01      	cmp	r4, #1
 80086c8:	dc21      	bgt.n	800870e <_strtod_l+0x51e>
 80086ca:	b10b      	cbz	r3, 80086d0 <_strtod_l+0x4e0>
 80086cc:	4682      	mov	sl, r0
 80086ce:	468b      	mov	fp, r1
 80086d0:	492c      	ldr	r1, [pc, #176]	@ (8008784 <_strtod_l+0x594>)
 80086d2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80086d6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80086da:	4652      	mov	r2, sl
 80086dc:	465b      	mov	r3, fp
 80086de:	e9d1 0100 	ldrd	r0, r1, [r1]
 80086e2:	f7f7 ffa1 	bl	8000628 <__aeabi_dmul>
 80086e6:	4b28      	ldr	r3, [pc, #160]	@ (8008788 <_strtod_l+0x598>)
 80086e8:	460a      	mov	r2, r1
 80086ea:	400b      	ands	r3, r1
 80086ec:	4927      	ldr	r1, [pc, #156]	@ (800878c <_strtod_l+0x59c>)
 80086ee:	428b      	cmp	r3, r1
 80086f0:	4682      	mov	sl, r0
 80086f2:	d898      	bhi.n	8008626 <_strtod_l+0x436>
 80086f4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80086f8:	428b      	cmp	r3, r1
 80086fa:	bf86      	itte	hi
 80086fc:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8008790 <_strtod_l+0x5a0>
 8008700:	f04f 3aff 	movhi.w	sl, #4294967295
 8008704:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008708:	2300      	movs	r3, #0
 800870a:	9308      	str	r3, [sp, #32]
 800870c:	e07a      	b.n	8008804 <_strtod_l+0x614>
 800870e:	07e2      	lsls	r2, r4, #31
 8008710:	d505      	bpl.n	800871e <_strtod_l+0x52e>
 8008712:	9b08      	ldr	r3, [sp, #32]
 8008714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008718:	f7f7 ff86 	bl	8000628 <__aeabi_dmul>
 800871c:	2301      	movs	r3, #1
 800871e:	9a08      	ldr	r2, [sp, #32]
 8008720:	3208      	adds	r2, #8
 8008722:	3601      	adds	r6, #1
 8008724:	1064      	asrs	r4, r4, #1
 8008726:	9208      	str	r2, [sp, #32]
 8008728:	e7cd      	b.n	80086c6 <_strtod_l+0x4d6>
 800872a:	d0ed      	beq.n	8008708 <_strtod_l+0x518>
 800872c:	4264      	negs	r4, r4
 800872e:	f014 020f 	ands.w	r2, r4, #15
 8008732:	d00a      	beq.n	800874a <_strtod_l+0x55a>
 8008734:	4b12      	ldr	r3, [pc, #72]	@ (8008780 <_strtod_l+0x590>)
 8008736:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800873a:	4650      	mov	r0, sl
 800873c:	4659      	mov	r1, fp
 800873e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008742:	f7f8 f89b 	bl	800087c <__aeabi_ddiv>
 8008746:	4682      	mov	sl, r0
 8008748:	468b      	mov	fp, r1
 800874a:	1124      	asrs	r4, r4, #4
 800874c:	d0dc      	beq.n	8008708 <_strtod_l+0x518>
 800874e:	2c1f      	cmp	r4, #31
 8008750:	dd20      	ble.n	8008794 <_strtod_l+0x5a4>
 8008752:	2400      	movs	r4, #0
 8008754:	46a0      	mov	r8, r4
 8008756:	940a      	str	r4, [sp, #40]	@ 0x28
 8008758:	46a1      	mov	r9, r4
 800875a:	9a05      	ldr	r2, [sp, #20]
 800875c:	2322      	movs	r3, #34	@ 0x22
 800875e:	f04f 0a00 	mov.w	sl, #0
 8008762:	f04f 0b00 	mov.w	fp, #0
 8008766:	6013      	str	r3, [r2, #0]
 8008768:	e768      	b.n	800863c <_strtod_l+0x44c>
 800876a:	bf00      	nop
 800876c:	08009fc9 	.word	0x08009fc9
 8008770:	0800a1dc 	.word	0x0800a1dc
 8008774:	08009fc1 	.word	0x08009fc1
 8008778:	08009ff8 	.word	0x08009ff8
 800877c:	0800a385 	.word	0x0800a385
 8008780:	0800a110 	.word	0x0800a110
 8008784:	0800a0e8 	.word	0x0800a0e8
 8008788:	7ff00000 	.word	0x7ff00000
 800878c:	7ca00000 	.word	0x7ca00000
 8008790:	7fefffff 	.word	0x7fefffff
 8008794:	f014 0310 	ands.w	r3, r4, #16
 8008798:	bf18      	it	ne
 800879a:	236a      	movne	r3, #106	@ 0x6a
 800879c:	4ea9      	ldr	r6, [pc, #676]	@ (8008a44 <_strtod_l+0x854>)
 800879e:	9308      	str	r3, [sp, #32]
 80087a0:	4650      	mov	r0, sl
 80087a2:	4659      	mov	r1, fp
 80087a4:	2300      	movs	r3, #0
 80087a6:	07e2      	lsls	r2, r4, #31
 80087a8:	d504      	bpl.n	80087b4 <_strtod_l+0x5c4>
 80087aa:	e9d6 2300 	ldrd	r2, r3, [r6]
 80087ae:	f7f7 ff3b 	bl	8000628 <__aeabi_dmul>
 80087b2:	2301      	movs	r3, #1
 80087b4:	1064      	asrs	r4, r4, #1
 80087b6:	f106 0608 	add.w	r6, r6, #8
 80087ba:	d1f4      	bne.n	80087a6 <_strtod_l+0x5b6>
 80087bc:	b10b      	cbz	r3, 80087c2 <_strtod_l+0x5d2>
 80087be:	4682      	mov	sl, r0
 80087c0:	468b      	mov	fp, r1
 80087c2:	9b08      	ldr	r3, [sp, #32]
 80087c4:	b1b3      	cbz	r3, 80087f4 <_strtod_l+0x604>
 80087c6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80087ca:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	4659      	mov	r1, fp
 80087d2:	dd0f      	ble.n	80087f4 <_strtod_l+0x604>
 80087d4:	2b1f      	cmp	r3, #31
 80087d6:	dd55      	ble.n	8008884 <_strtod_l+0x694>
 80087d8:	2b34      	cmp	r3, #52	@ 0x34
 80087da:	bfde      	ittt	le
 80087dc:	f04f 33ff 	movle.w	r3, #4294967295
 80087e0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80087e4:	4093      	lslle	r3, r2
 80087e6:	f04f 0a00 	mov.w	sl, #0
 80087ea:	bfcc      	ite	gt
 80087ec:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80087f0:	ea03 0b01 	andle.w	fp, r3, r1
 80087f4:	2200      	movs	r2, #0
 80087f6:	2300      	movs	r3, #0
 80087f8:	4650      	mov	r0, sl
 80087fa:	4659      	mov	r1, fp
 80087fc:	f7f8 f97c 	bl	8000af8 <__aeabi_dcmpeq>
 8008800:	2800      	cmp	r0, #0
 8008802:	d1a6      	bne.n	8008752 <_strtod_l+0x562>
 8008804:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008806:	9300      	str	r3, [sp, #0]
 8008808:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800880a:	9805      	ldr	r0, [sp, #20]
 800880c:	462b      	mov	r3, r5
 800880e:	463a      	mov	r2, r7
 8008810:	f7ff f8c4 	bl	800799c <__s2b>
 8008814:	900a      	str	r0, [sp, #40]	@ 0x28
 8008816:	2800      	cmp	r0, #0
 8008818:	f43f af05 	beq.w	8008626 <_strtod_l+0x436>
 800881c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800881e:	2a00      	cmp	r2, #0
 8008820:	eba9 0308 	sub.w	r3, r9, r8
 8008824:	bfa8      	it	ge
 8008826:	2300      	movge	r3, #0
 8008828:	9312      	str	r3, [sp, #72]	@ 0x48
 800882a:	2400      	movs	r4, #0
 800882c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008830:	9316      	str	r3, [sp, #88]	@ 0x58
 8008832:	46a0      	mov	r8, r4
 8008834:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008836:	9805      	ldr	r0, [sp, #20]
 8008838:	6859      	ldr	r1, [r3, #4]
 800883a:	f7ff f807 	bl	800784c <_Balloc>
 800883e:	4681      	mov	r9, r0
 8008840:	2800      	cmp	r0, #0
 8008842:	f43f aef4 	beq.w	800862e <_strtod_l+0x43e>
 8008846:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008848:	691a      	ldr	r2, [r3, #16]
 800884a:	3202      	adds	r2, #2
 800884c:	f103 010c 	add.w	r1, r3, #12
 8008850:	0092      	lsls	r2, r2, #2
 8008852:	300c      	adds	r0, #12
 8008854:	f7fe f94d 	bl	8006af2 <memcpy>
 8008858:	ec4b ab10 	vmov	d0, sl, fp
 800885c:	9805      	ldr	r0, [sp, #20]
 800885e:	aa1c      	add	r2, sp, #112	@ 0x70
 8008860:	a91b      	add	r1, sp, #108	@ 0x6c
 8008862:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8008866:	f7ff fbd5 	bl	8008014 <__d2b>
 800886a:	901a      	str	r0, [sp, #104]	@ 0x68
 800886c:	2800      	cmp	r0, #0
 800886e:	f43f aede 	beq.w	800862e <_strtod_l+0x43e>
 8008872:	9805      	ldr	r0, [sp, #20]
 8008874:	2101      	movs	r1, #1
 8008876:	f7ff f927 	bl	8007ac8 <__i2b>
 800887a:	4680      	mov	r8, r0
 800887c:	b948      	cbnz	r0, 8008892 <_strtod_l+0x6a2>
 800887e:	f04f 0800 	mov.w	r8, #0
 8008882:	e6d4      	b.n	800862e <_strtod_l+0x43e>
 8008884:	f04f 32ff 	mov.w	r2, #4294967295
 8008888:	fa02 f303 	lsl.w	r3, r2, r3
 800888c:	ea03 0a0a 	and.w	sl, r3, sl
 8008890:	e7b0      	b.n	80087f4 <_strtod_l+0x604>
 8008892:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008894:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008896:	2d00      	cmp	r5, #0
 8008898:	bfab      	itete	ge
 800889a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800889c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800889e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80088a0:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80088a2:	bfac      	ite	ge
 80088a4:	18ef      	addge	r7, r5, r3
 80088a6:	1b5e      	sublt	r6, r3, r5
 80088a8:	9b08      	ldr	r3, [sp, #32]
 80088aa:	1aed      	subs	r5, r5, r3
 80088ac:	4415      	add	r5, r2
 80088ae:	4b66      	ldr	r3, [pc, #408]	@ (8008a48 <_strtod_l+0x858>)
 80088b0:	3d01      	subs	r5, #1
 80088b2:	429d      	cmp	r5, r3
 80088b4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80088b8:	da50      	bge.n	800895c <_strtod_l+0x76c>
 80088ba:	1b5b      	subs	r3, r3, r5
 80088bc:	2b1f      	cmp	r3, #31
 80088be:	eba2 0203 	sub.w	r2, r2, r3
 80088c2:	f04f 0101 	mov.w	r1, #1
 80088c6:	dc3d      	bgt.n	8008944 <_strtod_l+0x754>
 80088c8:	fa01 f303 	lsl.w	r3, r1, r3
 80088cc:	9313      	str	r3, [sp, #76]	@ 0x4c
 80088ce:	2300      	movs	r3, #0
 80088d0:	9310      	str	r3, [sp, #64]	@ 0x40
 80088d2:	18bd      	adds	r5, r7, r2
 80088d4:	9b08      	ldr	r3, [sp, #32]
 80088d6:	42af      	cmp	r7, r5
 80088d8:	4416      	add	r6, r2
 80088da:	441e      	add	r6, r3
 80088dc:	463b      	mov	r3, r7
 80088de:	bfa8      	it	ge
 80088e0:	462b      	movge	r3, r5
 80088e2:	42b3      	cmp	r3, r6
 80088e4:	bfa8      	it	ge
 80088e6:	4633      	movge	r3, r6
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	bfc2      	ittt	gt
 80088ec:	1aed      	subgt	r5, r5, r3
 80088ee:	1af6      	subgt	r6, r6, r3
 80088f0:	1aff      	subgt	r7, r7, r3
 80088f2:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	dd16      	ble.n	8008926 <_strtod_l+0x736>
 80088f8:	4641      	mov	r1, r8
 80088fa:	9805      	ldr	r0, [sp, #20]
 80088fc:	461a      	mov	r2, r3
 80088fe:	f7ff f9a3 	bl	8007c48 <__pow5mult>
 8008902:	4680      	mov	r8, r0
 8008904:	2800      	cmp	r0, #0
 8008906:	d0ba      	beq.n	800887e <_strtod_l+0x68e>
 8008908:	4601      	mov	r1, r0
 800890a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800890c:	9805      	ldr	r0, [sp, #20]
 800890e:	f7ff f8f1 	bl	8007af4 <__multiply>
 8008912:	900e      	str	r0, [sp, #56]	@ 0x38
 8008914:	2800      	cmp	r0, #0
 8008916:	f43f ae8a 	beq.w	800862e <_strtod_l+0x43e>
 800891a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800891c:	9805      	ldr	r0, [sp, #20]
 800891e:	f7fe ffd5 	bl	80078cc <_Bfree>
 8008922:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008924:	931a      	str	r3, [sp, #104]	@ 0x68
 8008926:	2d00      	cmp	r5, #0
 8008928:	dc1d      	bgt.n	8008966 <_strtod_l+0x776>
 800892a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800892c:	2b00      	cmp	r3, #0
 800892e:	dd23      	ble.n	8008978 <_strtod_l+0x788>
 8008930:	4649      	mov	r1, r9
 8008932:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008934:	9805      	ldr	r0, [sp, #20]
 8008936:	f7ff f987 	bl	8007c48 <__pow5mult>
 800893a:	4681      	mov	r9, r0
 800893c:	b9e0      	cbnz	r0, 8008978 <_strtod_l+0x788>
 800893e:	f04f 0900 	mov.w	r9, #0
 8008942:	e674      	b.n	800862e <_strtod_l+0x43e>
 8008944:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8008948:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800894c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8008950:	35e2      	adds	r5, #226	@ 0xe2
 8008952:	fa01 f305 	lsl.w	r3, r1, r5
 8008956:	9310      	str	r3, [sp, #64]	@ 0x40
 8008958:	9113      	str	r1, [sp, #76]	@ 0x4c
 800895a:	e7ba      	b.n	80088d2 <_strtod_l+0x6e2>
 800895c:	2300      	movs	r3, #0
 800895e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008960:	2301      	movs	r3, #1
 8008962:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008964:	e7b5      	b.n	80088d2 <_strtod_l+0x6e2>
 8008966:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008968:	9805      	ldr	r0, [sp, #20]
 800896a:	462a      	mov	r2, r5
 800896c:	f7ff f9c6 	bl	8007cfc <__lshift>
 8008970:	901a      	str	r0, [sp, #104]	@ 0x68
 8008972:	2800      	cmp	r0, #0
 8008974:	d1d9      	bne.n	800892a <_strtod_l+0x73a>
 8008976:	e65a      	b.n	800862e <_strtod_l+0x43e>
 8008978:	2e00      	cmp	r6, #0
 800897a:	dd07      	ble.n	800898c <_strtod_l+0x79c>
 800897c:	4649      	mov	r1, r9
 800897e:	9805      	ldr	r0, [sp, #20]
 8008980:	4632      	mov	r2, r6
 8008982:	f7ff f9bb 	bl	8007cfc <__lshift>
 8008986:	4681      	mov	r9, r0
 8008988:	2800      	cmp	r0, #0
 800898a:	d0d8      	beq.n	800893e <_strtod_l+0x74e>
 800898c:	2f00      	cmp	r7, #0
 800898e:	dd08      	ble.n	80089a2 <_strtod_l+0x7b2>
 8008990:	4641      	mov	r1, r8
 8008992:	9805      	ldr	r0, [sp, #20]
 8008994:	463a      	mov	r2, r7
 8008996:	f7ff f9b1 	bl	8007cfc <__lshift>
 800899a:	4680      	mov	r8, r0
 800899c:	2800      	cmp	r0, #0
 800899e:	f43f ae46 	beq.w	800862e <_strtod_l+0x43e>
 80089a2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80089a4:	9805      	ldr	r0, [sp, #20]
 80089a6:	464a      	mov	r2, r9
 80089a8:	f7ff fa30 	bl	8007e0c <__mdiff>
 80089ac:	4604      	mov	r4, r0
 80089ae:	2800      	cmp	r0, #0
 80089b0:	f43f ae3d 	beq.w	800862e <_strtod_l+0x43e>
 80089b4:	68c3      	ldr	r3, [r0, #12]
 80089b6:	930f      	str	r3, [sp, #60]	@ 0x3c
 80089b8:	2300      	movs	r3, #0
 80089ba:	60c3      	str	r3, [r0, #12]
 80089bc:	4641      	mov	r1, r8
 80089be:	f7ff fa09 	bl	8007dd4 <__mcmp>
 80089c2:	2800      	cmp	r0, #0
 80089c4:	da46      	bge.n	8008a54 <_strtod_l+0x864>
 80089c6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80089c8:	ea53 030a 	orrs.w	r3, r3, sl
 80089cc:	d16c      	bne.n	8008aa8 <_strtod_l+0x8b8>
 80089ce:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d168      	bne.n	8008aa8 <_strtod_l+0x8b8>
 80089d6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80089da:	0d1b      	lsrs	r3, r3, #20
 80089dc:	051b      	lsls	r3, r3, #20
 80089de:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80089e2:	d961      	bls.n	8008aa8 <_strtod_l+0x8b8>
 80089e4:	6963      	ldr	r3, [r4, #20]
 80089e6:	b913      	cbnz	r3, 80089ee <_strtod_l+0x7fe>
 80089e8:	6923      	ldr	r3, [r4, #16]
 80089ea:	2b01      	cmp	r3, #1
 80089ec:	dd5c      	ble.n	8008aa8 <_strtod_l+0x8b8>
 80089ee:	4621      	mov	r1, r4
 80089f0:	2201      	movs	r2, #1
 80089f2:	9805      	ldr	r0, [sp, #20]
 80089f4:	f7ff f982 	bl	8007cfc <__lshift>
 80089f8:	4641      	mov	r1, r8
 80089fa:	4604      	mov	r4, r0
 80089fc:	f7ff f9ea 	bl	8007dd4 <__mcmp>
 8008a00:	2800      	cmp	r0, #0
 8008a02:	dd51      	ble.n	8008aa8 <_strtod_l+0x8b8>
 8008a04:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008a08:	9a08      	ldr	r2, [sp, #32]
 8008a0a:	0d1b      	lsrs	r3, r3, #20
 8008a0c:	051b      	lsls	r3, r3, #20
 8008a0e:	2a00      	cmp	r2, #0
 8008a10:	d06b      	beq.n	8008aea <_strtod_l+0x8fa>
 8008a12:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008a16:	d868      	bhi.n	8008aea <_strtod_l+0x8fa>
 8008a18:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8008a1c:	f67f ae9d 	bls.w	800875a <_strtod_l+0x56a>
 8008a20:	4b0a      	ldr	r3, [pc, #40]	@ (8008a4c <_strtod_l+0x85c>)
 8008a22:	4650      	mov	r0, sl
 8008a24:	4659      	mov	r1, fp
 8008a26:	2200      	movs	r2, #0
 8008a28:	f7f7 fdfe 	bl	8000628 <__aeabi_dmul>
 8008a2c:	4b08      	ldr	r3, [pc, #32]	@ (8008a50 <_strtod_l+0x860>)
 8008a2e:	400b      	ands	r3, r1
 8008a30:	4682      	mov	sl, r0
 8008a32:	468b      	mov	fp, r1
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	f47f ae05 	bne.w	8008644 <_strtod_l+0x454>
 8008a3a:	9a05      	ldr	r2, [sp, #20]
 8008a3c:	2322      	movs	r3, #34	@ 0x22
 8008a3e:	6013      	str	r3, [r2, #0]
 8008a40:	e600      	b.n	8008644 <_strtod_l+0x454>
 8008a42:	bf00      	nop
 8008a44:	0800a208 	.word	0x0800a208
 8008a48:	fffffc02 	.word	0xfffffc02
 8008a4c:	39500000 	.word	0x39500000
 8008a50:	7ff00000 	.word	0x7ff00000
 8008a54:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008a58:	d165      	bne.n	8008b26 <_strtod_l+0x936>
 8008a5a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008a5c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008a60:	b35a      	cbz	r2, 8008aba <_strtod_l+0x8ca>
 8008a62:	4a9f      	ldr	r2, [pc, #636]	@ (8008ce0 <_strtod_l+0xaf0>)
 8008a64:	4293      	cmp	r3, r2
 8008a66:	d12b      	bne.n	8008ac0 <_strtod_l+0x8d0>
 8008a68:	9b08      	ldr	r3, [sp, #32]
 8008a6a:	4651      	mov	r1, sl
 8008a6c:	b303      	cbz	r3, 8008ab0 <_strtod_l+0x8c0>
 8008a6e:	4b9d      	ldr	r3, [pc, #628]	@ (8008ce4 <_strtod_l+0xaf4>)
 8008a70:	465a      	mov	r2, fp
 8008a72:	4013      	ands	r3, r2
 8008a74:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008a78:	f04f 32ff 	mov.w	r2, #4294967295
 8008a7c:	d81b      	bhi.n	8008ab6 <_strtod_l+0x8c6>
 8008a7e:	0d1b      	lsrs	r3, r3, #20
 8008a80:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008a84:	fa02 f303 	lsl.w	r3, r2, r3
 8008a88:	4299      	cmp	r1, r3
 8008a8a:	d119      	bne.n	8008ac0 <_strtod_l+0x8d0>
 8008a8c:	4b96      	ldr	r3, [pc, #600]	@ (8008ce8 <_strtod_l+0xaf8>)
 8008a8e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008a90:	429a      	cmp	r2, r3
 8008a92:	d102      	bne.n	8008a9a <_strtod_l+0x8aa>
 8008a94:	3101      	adds	r1, #1
 8008a96:	f43f adca 	beq.w	800862e <_strtod_l+0x43e>
 8008a9a:	4b92      	ldr	r3, [pc, #584]	@ (8008ce4 <_strtod_l+0xaf4>)
 8008a9c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008a9e:	401a      	ands	r2, r3
 8008aa0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8008aa4:	f04f 0a00 	mov.w	sl, #0
 8008aa8:	9b08      	ldr	r3, [sp, #32]
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d1b8      	bne.n	8008a20 <_strtod_l+0x830>
 8008aae:	e5c9      	b.n	8008644 <_strtod_l+0x454>
 8008ab0:	f04f 33ff 	mov.w	r3, #4294967295
 8008ab4:	e7e8      	b.n	8008a88 <_strtod_l+0x898>
 8008ab6:	4613      	mov	r3, r2
 8008ab8:	e7e6      	b.n	8008a88 <_strtod_l+0x898>
 8008aba:	ea53 030a 	orrs.w	r3, r3, sl
 8008abe:	d0a1      	beq.n	8008a04 <_strtod_l+0x814>
 8008ac0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008ac2:	b1db      	cbz	r3, 8008afc <_strtod_l+0x90c>
 8008ac4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008ac6:	4213      	tst	r3, r2
 8008ac8:	d0ee      	beq.n	8008aa8 <_strtod_l+0x8b8>
 8008aca:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008acc:	9a08      	ldr	r2, [sp, #32]
 8008ace:	4650      	mov	r0, sl
 8008ad0:	4659      	mov	r1, fp
 8008ad2:	b1bb      	cbz	r3, 8008b04 <_strtod_l+0x914>
 8008ad4:	f7ff fb6c 	bl	80081b0 <sulp>
 8008ad8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008adc:	ec53 2b10 	vmov	r2, r3, d0
 8008ae0:	f7f7 fbec 	bl	80002bc <__adddf3>
 8008ae4:	4682      	mov	sl, r0
 8008ae6:	468b      	mov	fp, r1
 8008ae8:	e7de      	b.n	8008aa8 <_strtod_l+0x8b8>
 8008aea:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8008aee:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008af2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008af6:	f04f 3aff 	mov.w	sl, #4294967295
 8008afa:	e7d5      	b.n	8008aa8 <_strtod_l+0x8b8>
 8008afc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008afe:	ea13 0f0a 	tst.w	r3, sl
 8008b02:	e7e1      	b.n	8008ac8 <_strtod_l+0x8d8>
 8008b04:	f7ff fb54 	bl	80081b0 <sulp>
 8008b08:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008b0c:	ec53 2b10 	vmov	r2, r3, d0
 8008b10:	f7f7 fbd2 	bl	80002b8 <__aeabi_dsub>
 8008b14:	2200      	movs	r2, #0
 8008b16:	2300      	movs	r3, #0
 8008b18:	4682      	mov	sl, r0
 8008b1a:	468b      	mov	fp, r1
 8008b1c:	f7f7 ffec 	bl	8000af8 <__aeabi_dcmpeq>
 8008b20:	2800      	cmp	r0, #0
 8008b22:	d0c1      	beq.n	8008aa8 <_strtod_l+0x8b8>
 8008b24:	e619      	b.n	800875a <_strtod_l+0x56a>
 8008b26:	4641      	mov	r1, r8
 8008b28:	4620      	mov	r0, r4
 8008b2a:	f7ff facb 	bl	80080c4 <__ratio>
 8008b2e:	ec57 6b10 	vmov	r6, r7, d0
 8008b32:	2200      	movs	r2, #0
 8008b34:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008b38:	4630      	mov	r0, r6
 8008b3a:	4639      	mov	r1, r7
 8008b3c:	f7f7 fff0 	bl	8000b20 <__aeabi_dcmple>
 8008b40:	2800      	cmp	r0, #0
 8008b42:	d06f      	beq.n	8008c24 <_strtod_l+0xa34>
 8008b44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d17a      	bne.n	8008c40 <_strtod_l+0xa50>
 8008b4a:	f1ba 0f00 	cmp.w	sl, #0
 8008b4e:	d158      	bne.n	8008c02 <_strtod_l+0xa12>
 8008b50:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008b52:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d15a      	bne.n	8008c10 <_strtod_l+0xa20>
 8008b5a:	4b64      	ldr	r3, [pc, #400]	@ (8008cec <_strtod_l+0xafc>)
 8008b5c:	2200      	movs	r2, #0
 8008b5e:	4630      	mov	r0, r6
 8008b60:	4639      	mov	r1, r7
 8008b62:	f7f7 ffd3 	bl	8000b0c <__aeabi_dcmplt>
 8008b66:	2800      	cmp	r0, #0
 8008b68:	d159      	bne.n	8008c1e <_strtod_l+0xa2e>
 8008b6a:	4630      	mov	r0, r6
 8008b6c:	4639      	mov	r1, r7
 8008b6e:	4b60      	ldr	r3, [pc, #384]	@ (8008cf0 <_strtod_l+0xb00>)
 8008b70:	2200      	movs	r2, #0
 8008b72:	f7f7 fd59 	bl	8000628 <__aeabi_dmul>
 8008b76:	4606      	mov	r6, r0
 8008b78:	460f      	mov	r7, r1
 8008b7a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8008b7e:	9606      	str	r6, [sp, #24]
 8008b80:	9307      	str	r3, [sp, #28]
 8008b82:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008b86:	4d57      	ldr	r5, [pc, #348]	@ (8008ce4 <_strtod_l+0xaf4>)
 8008b88:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008b8c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008b8e:	401d      	ands	r5, r3
 8008b90:	4b58      	ldr	r3, [pc, #352]	@ (8008cf4 <_strtod_l+0xb04>)
 8008b92:	429d      	cmp	r5, r3
 8008b94:	f040 80b2 	bne.w	8008cfc <_strtod_l+0xb0c>
 8008b98:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008b9a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8008b9e:	ec4b ab10 	vmov	d0, sl, fp
 8008ba2:	f7ff f9c7 	bl	8007f34 <__ulp>
 8008ba6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008baa:	ec51 0b10 	vmov	r0, r1, d0
 8008bae:	f7f7 fd3b 	bl	8000628 <__aeabi_dmul>
 8008bb2:	4652      	mov	r2, sl
 8008bb4:	465b      	mov	r3, fp
 8008bb6:	f7f7 fb81 	bl	80002bc <__adddf3>
 8008bba:	460b      	mov	r3, r1
 8008bbc:	4949      	ldr	r1, [pc, #292]	@ (8008ce4 <_strtod_l+0xaf4>)
 8008bbe:	4a4e      	ldr	r2, [pc, #312]	@ (8008cf8 <_strtod_l+0xb08>)
 8008bc0:	4019      	ands	r1, r3
 8008bc2:	4291      	cmp	r1, r2
 8008bc4:	4682      	mov	sl, r0
 8008bc6:	d942      	bls.n	8008c4e <_strtod_l+0xa5e>
 8008bc8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008bca:	4b47      	ldr	r3, [pc, #284]	@ (8008ce8 <_strtod_l+0xaf8>)
 8008bcc:	429a      	cmp	r2, r3
 8008bce:	d103      	bne.n	8008bd8 <_strtod_l+0x9e8>
 8008bd0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008bd2:	3301      	adds	r3, #1
 8008bd4:	f43f ad2b 	beq.w	800862e <_strtod_l+0x43e>
 8008bd8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8008ce8 <_strtod_l+0xaf8>
 8008bdc:	f04f 3aff 	mov.w	sl, #4294967295
 8008be0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008be2:	9805      	ldr	r0, [sp, #20]
 8008be4:	f7fe fe72 	bl	80078cc <_Bfree>
 8008be8:	9805      	ldr	r0, [sp, #20]
 8008bea:	4649      	mov	r1, r9
 8008bec:	f7fe fe6e 	bl	80078cc <_Bfree>
 8008bf0:	9805      	ldr	r0, [sp, #20]
 8008bf2:	4641      	mov	r1, r8
 8008bf4:	f7fe fe6a 	bl	80078cc <_Bfree>
 8008bf8:	9805      	ldr	r0, [sp, #20]
 8008bfa:	4621      	mov	r1, r4
 8008bfc:	f7fe fe66 	bl	80078cc <_Bfree>
 8008c00:	e618      	b.n	8008834 <_strtod_l+0x644>
 8008c02:	f1ba 0f01 	cmp.w	sl, #1
 8008c06:	d103      	bne.n	8008c10 <_strtod_l+0xa20>
 8008c08:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	f43f ada5 	beq.w	800875a <_strtod_l+0x56a>
 8008c10:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8008cc0 <_strtod_l+0xad0>
 8008c14:	4f35      	ldr	r7, [pc, #212]	@ (8008cec <_strtod_l+0xafc>)
 8008c16:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008c1a:	2600      	movs	r6, #0
 8008c1c:	e7b1      	b.n	8008b82 <_strtod_l+0x992>
 8008c1e:	4f34      	ldr	r7, [pc, #208]	@ (8008cf0 <_strtod_l+0xb00>)
 8008c20:	2600      	movs	r6, #0
 8008c22:	e7aa      	b.n	8008b7a <_strtod_l+0x98a>
 8008c24:	4b32      	ldr	r3, [pc, #200]	@ (8008cf0 <_strtod_l+0xb00>)
 8008c26:	4630      	mov	r0, r6
 8008c28:	4639      	mov	r1, r7
 8008c2a:	2200      	movs	r2, #0
 8008c2c:	f7f7 fcfc 	bl	8000628 <__aeabi_dmul>
 8008c30:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c32:	4606      	mov	r6, r0
 8008c34:	460f      	mov	r7, r1
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d09f      	beq.n	8008b7a <_strtod_l+0x98a>
 8008c3a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8008c3e:	e7a0      	b.n	8008b82 <_strtod_l+0x992>
 8008c40:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8008cc8 <_strtod_l+0xad8>
 8008c44:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008c48:	ec57 6b17 	vmov	r6, r7, d7
 8008c4c:	e799      	b.n	8008b82 <_strtod_l+0x992>
 8008c4e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8008c52:	9b08      	ldr	r3, [sp, #32]
 8008c54:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d1c1      	bne.n	8008be0 <_strtod_l+0x9f0>
 8008c5c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008c60:	0d1b      	lsrs	r3, r3, #20
 8008c62:	051b      	lsls	r3, r3, #20
 8008c64:	429d      	cmp	r5, r3
 8008c66:	d1bb      	bne.n	8008be0 <_strtod_l+0x9f0>
 8008c68:	4630      	mov	r0, r6
 8008c6a:	4639      	mov	r1, r7
 8008c6c:	f7f8 f83c 	bl	8000ce8 <__aeabi_d2lz>
 8008c70:	f7f7 fcac 	bl	80005cc <__aeabi_l2d>
 8008c74:	4602      	mov	r2, r0
 8008c76:	460b      	mov	r3, r1
 8008c78:	4630      	mov	r0, r6
 8008c7a:	4639      	mov	r1, r7
 8008c7c:	f7f7 fb1c 	bl	80002b8 <__aeabi_dsub>
 8008c80:	460b      	mov	r3, r1
 8008c82:	4602      	mov	r2, r0
 8008c84:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008c88:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8008c8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c8e:	ea46 060a 	orr.w	r6, r6, sl
 8008c92:	431e      	orrs	r6, r3
 8008c94:	d06f      	beq.n	8008d76 <_strtod_l+0xb86>
 8008c96:	a30e      	add	r3, pc, #56	@ (adr r3, 8008cd0 <_strtod_l+0xae0>)
 8008c98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c9c:	f7f7 ff36 	bl	8000b0c <__aeabi_dcmplt>
 8008ca0:	2800      	cmp	r0, #0
 8008ca2:	f47f accf 	bne.w	8008644 <_strtod_l+0x454>
 8008ca6:	a30c      	add	r3, pc, #48	@ (adr r3, 8008cd8 <_strtod_l+0xae8>)
 8008ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008cb0:	f7f7 ff4a 	bl	8000b48 <__aeabi_dcmpgt>
 8008cb4:	2800      	cmp	r0, #0
 8008cb6:	d093      	beq.n	8008be0 <_strtod_l+0x9f0>
 8008cb8:	e4c4      	b.n	8008644 <_strtod_l+0x454>
 8008cba:	bf00      	nop
 8008cbc:	f3af 8000 	nop.w
 8008cc0:	00000000 	.word	0x00000000
 8008cc4:	bff00000 	.word	0xbff00000
 8008cc8:	00000000 	.word	0x00000000
 8008ccc:	3ff00000 	.word	0x3ff00000
 8008cd0:	94a03595 	.word	0x94a03595
 8008cd4:	3fdfffff 	.word	0x3fdfffff
 8008cd8:	35afe535 	.word	0x35afe535
 8008cdc:	3fe00000 	.word	0x3fe00000
 8008ce0:	000fffff 	.word	0x000fffff
 8008ce4:	7ff00000 	.word	0x7ff00000
 8008ce8:	7fefffff 	.word	0x7fefffff
 8008cec:	3ff00000 	.word	0x3ff00000
 8008cf0:	3fe00000 	.word	0x3fe00000
 8008cf4:	7fe00000 	.word	0x7fe00000
 8008cf8:	7c9fffff 	.word	0x7c9fffff
 8008cfc:	9b08      	ldr	r3, [sp, #32]
 8008cfe:	b323      	cbz	r3, 8008d4a <_strtod_l+0xb5a>
 8008d00:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8008d04:	d821      	bhi.n	8008d4a <_strtod_l+0xb5a>
 8008d06:	a328      	add	r3, pc, #160	@ (adr r3, 8008da8 <_strtod_l+0xbb8>)
 8008d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d0c:	4630      	mov	r0, r6
 8008d0e:	4639      	mov	r1, r7
 8008d10:	f7f7 ff06 	bl	8000b20 <__aeabi_dcmple>
 8008d14:	b1a0      	cbz	r0, 8008d40 <_strtod_l+0xb50>
 8008d16:	4639      	mov	r1, r7
 8008d18:	4630      	mov	r0, r6
 8008d1a:	f7f7 ff5d 	bl	8000bd8 <__aeabi_d2uiz>
 8008d1e:	2801      	cmp	r0, #1
 8008d20:	bf38      	it	cc
 8008d22:	2001      	movcc	r0, #1
 8008d24:	f7f7 fc06 	bl	8000534 <__aeabi_ui2d>
 8008d28:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d2a:	4606      	mov	r6, r0
 8008d2c:	460f      	mov	r7, r1
 8008d2e:	b9fb      	cbnz	r3, 8008d70 <_strtod_l+0xb80>
 8008d30:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008d34:	9014      	str	r0, [sp, #80]	@ 0x50
 8008d36:	9315      	str	r3, [sp, #84]	@ 0x54
 8008d38:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8008d3c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008d40:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008d42:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8008d46:	1b5b      	subs	r3, r3, r5
 8008d48:	9311      	str	r3, [sp, #68]	@ 0x44
 8008d4a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008d4e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8008d52:	f7ff f8ef 	bl	8007f34 <__ulp>
 8008d56:	4650      	mov	r0, sl
 8008d58:	ec53 2b10 	vmov	r2, r3, d0
 8008d5c:	4659      	mov	r1, fp
 8008d5e:	f7f7 fc63 	bl	8000628 <__aeabi_dmul>
 8008d62:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008d66:	f7f7 faa9 	bl	80002bc <__adddf3>
 8008d6a:	4682      	mov	sl, r0
 8008d6c:	468b      	mov	fp, r1
 8008d6e:	e770      	b.n	8008c52 <_strtod_l+0xa62>
 8008d70:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8008d74:	e7e0      	b.n	8008d38 <_strtod_l+0xb48>
 8008d76:	a30e      	add	r3, pc, #56	@ (adr r3, 8008db0 <_strtod_l+0xbc0>)
 8008d78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d7c:	f7f7 fec6 	bl	8000b0c <__aeabi_dcmplt>
 8008d80:	e798      	b.n	8008cb4 <_strtod_l+0xac4>
 8008d82:	2300      	movs	r3, #0
 8008d84:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008d86:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008d88:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008d8a:	6013      	str	r3, [r2, #0]
 8008d8c:	f7ff ba6d 	b.w	800826a <_strtod_l+0x7a>
 8008d90:	2a65      	cmp	r2, #101	@ 0x65
 8008d92:	f43f ab66 	beq.w	8008462 <_strtod_l+0x272>
 8008d96:	2a45      	cmp	r2, #69	@ 0x45
 8008d98:	f43f ab63 	beq.w	8008462 <_strtod_l+0x272>
 8008d9c:	2301      	movs	r3, #1
 8008d9e:	f7ff bb9e 	b.w	80084de <_strtod_l+0x2ee>
 8008da2:	bf00      	nop
 8008da4:	f3af 8000 	nop.w
 8008da8:	ffc00000 	.word	0xffc00000
 8008dac:	41dfffff 	.word	0x41dfffff
 8008db0:	94a03595 	.word	0x94a03595
 8008db4:	3fcfffff 	.word	0x3fcfffff

08008db8 <_strtod_r>:
 8008db8:	4b01      	ldr	r3, [pc, #4]	@ (8008dc0 <_strtod_r+0x8>)
 8008dba:	f7ff ba19 	b.w	80081f0 <_strtod_l>
 8008dbe:	bf00      	nop
 8008dc0:	20000068 	.word	0x20000068

08008dc4 <_strtol_l.constprop.0>:
 8008dc4:	2b24      	cmp	r3, #36	@ 0x24
 8008dc6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008dca:	4686      	mov	lr, r0
 8008dcc:	4690      	mov	r8, r2
 8008dce:	d801      	bhi.n	8008dd4 <_strtol_l.constprop.0+0x10>
 8008dd0:	2b01      	cmp	r3, #1
 8008dd2:	d106      	bne.n	8008de2 <_strtol_l.constprop.0+0x1e>
 8008dd4:	f7fd fe60 	bl	8006a98 <__errno>
 8008dd8:	2316      	movs	r3, #22
 8008dda:	6003      	str	r3, [r0, #0]
 8008ddc:	2000      	movs	r0, #0
 8008dde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008de2:	4834      	ldr	r0, [pc, #208]	@ (8008eb4 <_strtol_l.constprop.0+0xf0>)
 8008de4:	460d      	mov	r5, r1
 8008de6:	462a      	mov	r2, r5
 8008de8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008dec:	5d06      	ldrb	r6, [r0, r4]
 8008dee:	f016 0608 	ands.w	r6, r6, #8
 8008df2:	d1f8      	bne.n	8008de6 <_strtol_l.constprop.0+0x22>
 8008df4:	2c2d      	cmp	r4, #45	@ 0x2d
 8008df6:	d12d      	bne.n	8008e54 <_strtol_l.constprop.0+0x90>
 8008df8:	782c      	ldrb	r4, [r5, #0]
 8008dfa:	2601      	movs	r6, #1
 8008dfc:	1c95      	adds	r5, r2, #2
 8008dfe:	f033 0210 	bics.w	r2, r3, #16
 8008e02:	d109      	bne.n	8008e18 <_strtol_l.constprop.0+0x54>
 8008e04:	2c30      	cmp	r4, #48	@ 0x30
 8008e06:	d12a      	bne.n	8008e5e <_strtol_l.constprop.0+0x9a>
 8008e08:	782a      	ldrb	r2, [r5, #0]
 8008e0a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008e0e:	2a58      	cmp	r2, #88	@ 0x58
 8008e10:	d125      	bne.n	8008e5e <_strtol_l.constprop.0+0x9a>
 8008e12:	786c      	ldrb	r4, [r5, #1]
 8008e14:	2310      	movs	r3, #16
 8008e16:	3502      	adds	r5, #2
 8008e18:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008e1c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008e20:	2200      	movs	r2, #0
 8008e22:	fbbc f9f3 	udiv	r9, ip, r3
 8008e26:	4610      	mov	r0, r2
 8008e28:	fb03 ca19 	mls	sl, r3, r9, ip
 8008e2c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008e30:	2f09      	cmp	r7, #9
 8008e32:	d81b      	bhi.n	8008e6c <_strtol_l.constprop.0+0xa8>
 8008e34:	463c      	mov	r4, r7
 8008e36:	42a3      	cmp	r3, r4
 8008e38:	dd27      	ble.n	8008e8a <_strtol_l.constprop.0+0xc6>
 8008e3a:	1c57      	adds	r7, r2, #1
 8008e3c:	d007      	beq.n	8008e4e <_strtol_l.constprop.0+0x8a>
 8008e3e:	4581      	cmp	r9, r0
 8008e40:	d320      	bcc.n	8008e84 <_strtol_l.constprop.0+0xc0>
 8008e42:	d101      	bne.n	8008e48 <_strtol_l.constprop.0+0x84>
 8008e44:	45a2      	cmp	sl, r4
 8008e46:	db1d      	blt.n	8008e84 <_strtol_l.constprop.0+0xc0>
 8008e48:	fb00 4003 	mla	r0, r0, r3, r4
 8008e4c:	2201      	movs	r2, #1
 8008e4e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008e52:	e7eb      	b.n	8008e2c <_strtol_l.constprop.0+0x68>
 8008e54:	2c2b      	cmp	r4, #43	@ 0x2b
 8008e56:	bf04      	itt	eq
 8008e58:	782c      	ldrbeq	r4, [r5, #0]
 8008e5a:	1c95      	addeq	r5, r2, #2
 8008e5c:	e7cf      	b.n	8008dfe <_strtol_l.constprop.0+0x3a>
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d1da      	bne.n	8008e18 <_strtol_l.constprop.0+0x54>
 8008e62:	2c30      	cmp	r4, #48	@ 0x30
 8008e64:	bf0c      	ite	eq
 8008e66:	2308      	moveq	r3, #8
 8008e68:	230a      	movne	r3, #10
 8008e6a:	e7d5      	b.n	8008e18 <_strtol_l.constprop.0+0x54>
 8008e6c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008e70:	2f19      	cmp	r7, #25
 8008e72:	d801      	bhi.n	8008e78 <_strtol_l.constprop.0+0xb4>
 8008e74:	3c37      	subs	r4, #55	@ 0x37
 8008e76:	e7de      	b.n	8008e36 <_strtol_l.constprop.0+0x72>
 8008e78:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008e7c:	2f19      	cmp	r7, #25
 8008e7e:	d804      	bhi.n	8008e8a <_strtol_l.constprop.0+0xc6>
 8008e80:	3c57      	subs	r4, #87	@ 0x57
 8008e82:	e7d8      	b.n	8008e36 <_strtol_l.constprop.0+0x72>
 8008e84:	f04f 32ff 	mov.w	r2, #4294967295
 8008e88:	e7e1      	b.n	8008e4e <_strtol_l.constprop.0+0x8a>
 8008e8a:	1c53      	adds	r3, r2, #1
 8008e8c:	d108      	bne.n	8008ea0 <_strtol_l.constprop.0+0xdc>
 8008e8e:	2322      	movs	r3, #34	@ 0x22
 8008e90:	f8ce 3000 	str.w	r3, [lr]
 8008e94:	4660      	mov	r0, ip
 8008e96:	f1b8 0f00 	cmp.w	r8, #0
 8008e9a:	d0a0      	beq.n	8008dde <_strtol_l.constprop.0+0x1a>
 8008e9c:	1e69      	subs	r1, r5, #1
 8008e9e:	e006      	b.n	8008eae <_strtol_l.constprop.0+0xea>
 8008ea0:	b106      	cbz	r6, 8008ea4 <_strtol_l.constprop.0+0xe0>
 8008ea2:	4240      	negs	r0, r0
 8008ea4:	f1b8 0f00 	cmp.w	r8, #0
 8008ea8:	d099      	beq.n	8008dde <_strtol_l.constprop.0+0x1a>
 8008eaa:	2a00      	cmp	r2, #0
 8008eac:	d1f6      	bne.n	8008e9c <_strtol_l.constprop.0+0xd8>
 8008eae:	f8c8 1000 	str.w	r1, [r8]
 8008eb2:	e794      	b.n	8008dde <_strtol_l.constprop.0+0x1a>
 8008eb4:	0800a231 	.word	0x0800a231

08008eb8 <_strtol_r>:
 8008eb8:	f7ff bf84 	b.w	8008dc4 <_strtol_l.constprop.0>

08008ebc <__ssputs_r>:
 8008ebc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ec0:	688e      	ldr	r6, [r1, #8]
 8008ec2:	461f      	mov	r7, r3
 8008ec4:	42be      	cmp	r6, r7
 8008ec6:	680b      	ldr	r3, [r1, #0]
 8008ec8:	4682      	mov	sl, r0
 8008eca:	460c      	mov	r4, r1
 8008ecc:	4690      	mov	r8, r2
 8008ece:	d82d      	bhi.n	8008f2c <__ssputs_r+0x70>
 8008ed0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008ed4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008ed8:	d026      	beq.n	8008f28 <__ssputs_r+0x6c>
 8008eda:	6965      	ldr	r5, [r4, #20]
 8008edc:	6909      	ldr	r1, [r1, #16]
 8008ede:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008ee2:	eba3 0901 	sub.w	r9, r3, r1
 8008ee6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008eea:	1c7b      	adds	r3, r7, #1
 8008eec:	444b      	add	r3, r9
 8008eee:	106d      	asrs	r5, r5, #1
 8008ef0:	429d      	cmp	r5, r3
 8008ef2:	bf38      	it	cc
 8008ef4:	461d      	movcc	r5, r3
 8008ef6:	0553      	lsls	r3, r2, #21
 8008ef8:	d527      	bpl.n	8008f4a <__ssputs_r+0x8e>
 8008efa:	4629      	mov	r1, r5
 8008efc:	f7fc fc5a 	bl	80057b4 <_malloc_r>
 8008f00:	4606      	mov	r6, r0
 8008f02:	b360      	cbz	r0, 8008f5e <__ssputs_r+0xa2>
 8008f04:	6921      	ldr	r1, [r4, #16]
 8008f06:	464a      	mov	r2, r9
 8008f08:	f7fd fdf3 	bl	8006af2 <memcpy>
 8008f0c:	89a3      	ldrh	r3, [r4, #12]
 8008f0e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008f12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008f16:	81a3      	strh	r3, [r4, #12]
 8008f18:	6126      	str	r6, [r4, #16]
 8008f1a:	6165      	str	r5, [r4, #20]
 8008f1c:	444e      	add	r6, r9
 8008f1e:	eba5 0509 	sub.w	r5, r5, r9
 8008f22:	6026      	str	r6, [r4, #0]
 8008f24:	60a5      	str	r5, [r4, #8]
 8008f26:	463e      	mov	r6, r7
 8008f28:	42be      	cmp	r6, r7
 8008f2a:	d900      	bls.n	8008f2e <__ssputs_r+0x72>
 8008f2c:	463e      	mov	r6, r7
 8008f2e:	6820      	ldr	r0, [r4, #0]
 8008f30:	4632      	mov	r2, r6
 8008f32:	4641      	mov	r1, r8
 8008f34:	f000 fa28 	bl	8009388 <memmove>
 8008f38:	68a3      	ldr	r3, [r4, #8]
 8008f3a:	1b9b      	subs	r3, r3, r6
 8008f3c:	60a3      	str	r3, [r4, #8]
 8008f3e:	6823      	ldr	r3, [r4, #0]
 8008f40:	4433      	add	r3, r6
 8008f42:	6023      	str	r3, [r4, #0]
 8008f44:	2000      	movs	r0, #0
 8008f46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f4a:	462a      	mov	r2, r5
 8008f4c:	f000 fdf1 	bl	8009b32 <_realloc_r>
 8008f50:	4606      	mov	r6, r0
 8008f52:	2800      	cmp	r0, #0
 8008f54:	d1e0      	bne.n	8008f18 <__ssputs_r+0x5c>
 8008f56:	6921      	ldr	r1, [r4, #16]
 8008f58:	4650      	mov	r0, sl
 8008f5a:	f7fe fc2d 	bl	80077b8 <_free_r>
 8008f5e:	230c      	movs	r3, #12
 8008f60:	f8ca 3000 	str.w	r3, [sl]
 8008f64:	89a3      	ldrh	r3, [r4, #12]
 8008f66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008f6a:	81a3      	strh	r3, [r4, #12]
 8008f6c:	f04f 30ff 	mov.w	r0, #4294967295
 8008f70:	e7e9      	b.n	8008f46 <__ssputs_r+0x8a>
	...

08008f74 <_svfiprintf_r>:
 8008f74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f78:	4698      	mov	r8, r3
 8008f7a:	898b      	ldrh	r3, [r1, #12]
 8008f7c:	061b      	lsls	r3, r3, #24
 8008f7e:	b09d      	sub	sp, #116	@ 0x74
 8008f80:	4607      	mov	r7, r0
 8008f82:	460d      	mov	r5, r1
 8008f84:	4614      	mov	r4, r2
 8008f86:	d510      	bpl.n	8008faa <_svfiprintf_r+0x36>
 8008f88:	690b      	ldr	r3, [r1, #16]
 8008f8a:	b973      	cbnz	r3, 8008faa <_svfiprintf_r+0x36>
 8008f8c:	2140      	movs	r1, #64	@ 0x40
 8008f8e:	f7fc fc11 	bl	80057b4 <_malloc_r>
 8008f92:	6028      	str	r0, [r5, #0]
 8008f94:	6128      	str	r0, [r5, #16]
 8008f96:	b930      	cbnz	r0, 8008fa6 <_svfiprintf_r+0x32>
 8008f98:	230c      	movs	r3, #12
 8008f9a:	603b      	str	r3, [r7, #0]
 8008f9c:	f04f 30ff 	mov.w	r0, #4294967295
 8008fa0:	b01d      	add	sp, #116	@ 0x74
 8008fa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fa6:	2340      	movs	r3, #64	@ 0x40
 8008fa8:	616b      	str	r3, [r5, #20]
 8008faa:	2300      	movs	r3, #0
 8008fac:	9309      	str	r3, [sp, #36]	@ 0x24
 8008fae:	2320      	movs	r3, #32
 8008fb0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008fb4:	f8cd 800c 	str.w	r8, [sp, #12]
 8008fb8:	2330      	movs	r3, #48	@ 0x30
 8008fba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009158 <_svfiprintf_r+0x1e4>
 8008fbe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008fc2:	f04f 0901 	mov.w	r9, #1
 8008fc6:	4623      	mov	r3, r4
 8008fc8:	469a      	mov	sl, r3
 8008fca:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008fce:	b10a      	cbz	r2, 8008fd4 <_svfiprintf_r+0x60>
 8008fd0:	2a25      	cmp	r2, #37	@ 0x25
 8008fd2:	d1f9      	bne.n	8008fc8 <_svfiprintf_r+0x54>
 8008fd4:	ebba 0b04 	subs.w	fp, sl, r4
 8008fd8:	d00b      	beq.n	8008ff2 <_svfiprintf_r+0x7e>
 8008fda:	465b      	mov	r3, fp
 8008fdc:	4622      	mov	r2, r4
 8008fde:	4629      	mov	r1, r5
 8008fe0:	4638      	mov	r0, r7
 8008fe2:	f7ff ff6b 	bl	8008ebc <__ssputs_r>
 8008fe6:	3001      	adds	r0, #1
 8008fe8:	f000 80a7 	beq.w	800913a <_svfiprintf_r+0x1c6>
 8008fec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008fee:	445a      	add	r2, fp
 8008ff0:	9209      	str	r2, [sp, #36]	@ 0x24
 8008ff2:	f89a 3000 	ldrb.w	r3, [sl]
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	f000 809f 	beq.w	800913a <_svfiprintf_r+0x1c6>
 8008ffc:	2300      	movs	r3, #0
 8008ffe:	f04f 32ff 	mov.w	r2, #4294967295
 8009002:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009006:	f10a 0a01 	add.w	sl, sl, #1
 800900a:	9304      	str	r3, [sp, #16]
 800900c:	9307      	str	r3, [sp, #28]
 800900e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009012:	931a      	str	r3, [sp, #104]	@ 0x68
 8009014:	4654      	mov	r4, sl
 8009016:	2205      	movs	r2, #5
 8009018:	f814 1b01 	ldrb.w	r1, [r4], #1
 800901c:	484e      	ldr	r0, [pc, #312]	@ (8009158 <_svfiprintf_r+0x1e4>)
 800901e:	f7f7 f8ef 	bl	8000200 <memchr>
 8009022:	9a04      	ldr	r2, [sp, #16]
 8009024:	b9d8      	cbnz	r0, 800905e <_svfiprintf_r+0xea>
 8009026:	06d0      	lsls	r0, r2, #27
 8009028:	bf44      	itt	mi
 800902a:	2320      	movmi	r3, #32
 800902c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009030:	0711      	lsls	r1, r2, #28
 8009032:	bf44      	itt	mi
 8009034:	232b      	movmi	r3, #43	@ 0x2b
 8009036:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800903a:	f89a 3000 	ldrb.w	r3, [sl]
 800903e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009040:	d015      	beq.n	800906e <_svfiprintf_r+0xfa>
 8009042:	9a07      	ldr	r2, [sp, #28]
 8009044:	4654      	mov	r4, sl
 8009046:	2000      	movs	r0, #0
 8009048:	f04f 0c0a 	mov.w	ip, #10
 800904c:	4621      	mov	r1, r4
 800904e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009052:	3b30      	subs	r3, #48	@ 0x30
 8009054:	2b09      	cmp	r3, #9
 8009056:	d94b      	bls.n	80090f0 <_svfiprintf_r+0x17c>
 8009058:	b1b0      	cbz	r0, 8009088 <_svfiprintf_r+0x114>
 800905a:	9207      	str	r2, [sp, #28]
 800905c:	e014      	b.n	8009088 <_svfiprintf_r+0x114>
 800905e:	eba0 0308 	sub.w	r3, r0, r8
 8009062:	fa09 f303 	lsl.w	r3, r9, r3
 8009066:	4313      	orrs	r3, r2
 8009068:	9304      	str	r3, [sp, #16]
 800906a:	46a2      	mov	sl, r4
 800906c:	e7d2      	b.n	8009014 <_svfiprintf_r+0xa0>
 800906e:	9b03      	ldr	r3, [sp, #12]
 8009070:	1d19      	adds	r1, r3, #4
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	9103      	str	r1, [sp, #12]
 8009076:	2b00      	cmp	r3, #0
 8009078:	bfbb      	ittet	lt
 800907a:	425b      	neglt	r3, r3
 800907c:	f042 0202 	orrlt.w	r2, r2, #2
 8009080:	9307      	strge	r3, [sp, #28]
 8009082:	9307      	strlt	r3, [sp, #28]
 8009084:	bfb8      	it	lt
 8009086:	9204      	strlt	r2, [sp, #16]
 8009088:	7823      	ldrb	r3, [r4, #0]
 800908a:	2b2e      	cmp	r3, #46	@ 0x2e
 800908c:	d10a      	bne.n	80090a4 <_svfiprintf_r+0x130>
 800908e:	7863      	ldrb	r3, [r4, #1]
 8009090:	2b2a      	cmp	r3, #42	@ 0x2a
 8009092:	d132      	bne.n	80090fa <_svfiprintf_r+0x186>
 8009094:	9b03      	ldr	r3, [sp, #12]
 8009096:	1d1a      	adds	r2, r3, #4
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	9203      	str	r2, [sp, #12]
 800909c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80090a0:	3402      	adds	r4, #2
 80090a2:	9305      	str	r3, [sp, #20]
 80090a4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009168 <_svfiprintf_r+0x1f4>
 80090a8:	7821      	ldrb	r1, [r4, #0]
 80090aa:	2203      	movs	r2, #3
 80090ac:	4650      	mov	r0, sl
 80090ae:	f7f7 f8a7 	bl	8000200 <memchr>
 80090b2:	b138      	cbz	r0, 80090c4 <_svfiprintf_r+0x150>
 80090b4:	9b04      	ldr	r3, [sp, #16]
 80090b6:	eba0 000a 	sub.w	r0, r0, sl
 80090ba:	2240      	movs	r2, #64	@ 0x40
 80090bc:	4082      	lsls	r2, r0
 80090be:	4313      	orrs	r3, r2
 80090c0:	3401      	adds	r4, #1
 80090c2:	9304      	str	r3, [sp, #16]
 80090c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090c8:	4824      	ldr	r0, [pc, #144]	@ (800915c <_svfiprintf_r+0x1e8>)
 80090ca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80090ce:	2206      	movs	r2, #6
 80090d0:	f7f7 f896 	bl	8000200 <memchr>
 80090d4:	2800      	cmp	r0, #0
 80090d6:	d036      	beq.n	8009146 <_svfiprintf_r+0x1d2>
 80090d8:	4b21      	ldr	r3, [pc, #132]	@ (8009160 <_svfiprintf_r+0x1ec>)
 80090da:	bb1b      	cbnz	r3, 8009124 <_svfiprintf_r+0x1b0>
 80090dc:	9b03      	ldr	r3, [sp, #12]
 80090de:	3307      	adds	r3, #7
 80090e0:	f023 0307 	bic.w	r3, r3, #7
 80090e4:	3308      	adds	r3, #8
 80090e6:	9303      	str	r3, [sp, #12]
 80090e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090ea:	4433      	add	r3, r6
 80090ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80090ee:	e76a      	b.n	8008fc6 <_svfiprintf_r+0x52>
 80090f0:	fb0c 3202 	mla	r2, ip, r2, r3
 80090f4:	460c      	mov	r4, r1
 80090f6:	2001      	movs	r0, #1
 80090f8:	e7a8      	b.n	800904c <_svfiprintf_r+0xd8>
 80090fa:	2300      	movs	r3, #0
 80090fc:	3401      	adds	r4, #1
 80090fe:	9305      	str	r3, [sp, #20]
 8009100:	4619      	mov	r1, r3
 8009102:	f04f 0c0a 	mov.w	ip, #10
 8009106:	4620      	mov	r0, r4
 8009108:	f810 2b01 	ldrb.w	r2, [r0], #1
 800910c:	3a30      	subs	r2, #48	@ 0x30
 800910e:	2a09      	cmp	r2, #9
 8009110:	d903      	bls.n	800911a <_svfiprintf_r+0x1a6>
 8009112:	2b00      	cmp	r3, #0
 8009114:	d0c6      	beq.n	80090a4 <_svfiprintf_r+0x130>
 8009116:	9105      	str	r1, [sp, #20]
 8009118:	e7c4      	b.n	80090a4 <_svfiprintf_r+0x130>
 800911a:	fb0c 2101 	mla	r1, ip, r1, r2
 800911e:	4604      	mov	r4, r0
 8009120:	2301      	movs	r3, #1
 8009122:	e7f0      	b.n	8009106 <_svfiprintf_r+0x192>
 8009124:	ab03      	add	r3, sp, #12
 8009126:	9300      	str	r3, [sp, #0]
 8009128:	462a      	mov	r2, r5
 800912a:	4b0e      	ldr	r3, [pc, #56]	@ (8009164 <_svfiprintf_r+0x1f0>)
 800912c:	a904      	add	r1, sp, #16
 800912e:	4638      	mov	r0, r7
 8009130:	f7fc fc6c 	bl	8005a0c <_printf_float>
 8009134:	1c42      	adds	r2, r0, #1
 8009136:	4606      	mov	r6, r0
 8009138:	d1d6      	bne.n	80090e8 <_svfiprintf_r+0x174>
 800913a:	89ab      	ldrh	r3, [r5, #12]
 800913c:	065b      	lsls	r3, r3, #25
 800913e:	f53f af2d 	bmi.w	8008f9c <_svfiprintf_r+0x28>
 8009142:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009144:	e72c      	b.n	8008fa0 <_svfiprintf_r+0x2c>
 8009146:	ab03      	add	r3, sp, #12
 8009148:	9300      	str	r3, [sp, #0]
 800914a:	462a      	mov	r2, r5
 800914c:	4b05      	ldr	r3, [pc, #20]	@ (8009164 <_svfiprintf_r+0x1f0>)
 800914e:	a904      	add	r1, sp, #16
 8009150:	4638      	mov	r0, r7
 8009152:	f7fc fef3 	bl	8005f3c <_printf_i>
 8009156:	e7ed      	b.n	8009134 <_svfiprintf_r+0x1c0>
 8009158:	0800a331 	.word	0x0800a331
 800915c:	0800a33b 	.word	0x0800a33b
 8009160:	08005a0d 	.word	0x08005a0d
 8009164:	08008ebd 	.word	0x08008ebd
 8009168:	0800a337 	.word	0x0800a337

0800916c <__sflush_r>:
 800916c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009170:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009174:	0716      	lsls	r6, r2, #28
 8009176:	4605      	mov	r5, r0
 8009178:	460c      	mov	r4, r1
 800917a:	d454      	bmi.n	8009226 <__sflush_r+0xba>
 800917c:	684b      	ldr	r3, [r1, #4]
 800917e:	2b00      	cmp	r3, #0
 8009180:	dc02      	bgt.n	8009188 <__sflush_r+0x1c>
 8009182:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009184:	2b00      	cmp	r3, #0
 8009186:	dd48      	ble.n	800921a <__sflush_r+0xae>
 8009188:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800918a:	2e00      	cmp	r6, #0
 800918c:	d045      	beq.n	800921a <__sflush_r+0xae>
 800918e:	2300      	movs	r3, #0
 8009190:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009194:	682f      	ldr	r7, [r5, #0]
 8009196:	6a21      	ldr	r1, [r4, #32]
 8009198:	602b      	str	r3, [r5, #0]
 800919a:	d030      	beq.n	80091fe <__sflush_r+0x92>
 800919c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800919e:	89a3      	ldrh	r3, [r4, #12]
 80091a0:	0759      	lsls	r1, r3, #29
 80091a2:	d505      	bpl.n	80091b0 <__sflush_r+0x44>
 80091a4:	6863      	ldr	r3, [r4, #4]
 80091a6:	1ad2      	subs	r2, r2, r3
 80091a8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80091aa:	b10b      	cbz	r3, 80091b0 <__sflush_r+0x44>
 80091ac:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80091ae:	1ad2      	subs	r2, r2, r3
 80091b0:	2300      	movs	r3, #0
 80091b2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80091b4:	6a21      	ldr	r1, [r4, #32]
 80091b6:	4628      	mov	r0, r5
 80091b8:	47b0      	blx	r6
 80091ba:	1c43      	adds	r3, r0, #1
 80091bc:	89a3      	ldrh	r3, [r4, #12]
 80091be:	d106      	bne.n	80091ce <__sflush_r+0x62>
 80091c0:	6829      	ldr	r1, [r5, #0]
 80091c2:	291d      	cmp	r1, #29
 80091c4:	d82b      	bhi.n	800921e <__sflush_r+0xb2>
 80091c6:	4a2a      	ldr	r2, [pc, #168]	@ (8009270 <__sflush_r+0x104>)
 80091c8:	410a      	asrs	r2, r1
 80091ca:	07d6      	lsls	r6, r2, #31
 80091cc:	d427      	bmi.n	800921e <__sflush_r+0xb2>
 80091ce:	2200      	movs	r2, #0
 80091d0:	6062      	str	r2, [r4, #4]
 80091d2:	04d9      	lsls	r1, r3, #19
 80091d4:	6922      	ldr	r2, [r4, #16]
 80091d6:	6022      	str	r2, [r4, #0]
 80091d8:	d504      	bpl.n	80091e4 <__sflush_r+0x78>
 80091da:	1c42      	adds	r2, r0, #1
 80091dc:	d101      	bne.n	80091e2 <__sflush_r+0x76>
 80091de:	682b      	ldr	r3, [r5, #0]
 80091e0:	b903      	cbnz	r3, 80091e4 <__sflush_r+0x78>
 80091e2:	6560      	str	r0, [r4, #84]	@ 0x54
 80091e4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80091e6:	602f      	str	r7, [r5, #0]
 80091e8:	b1b9      	cbz	r1, 800921a <__sflush_r+0xae>
 80091ea:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80091ee:	4299      	cmp	r1, r3
 80091f0:	d002      	beq.n	80091f8 <__sflush_r+0x8c>
 80091f2:	4628      	mov	r0, r5
 80091f4:	f7fe fae0 	bl	80077b8 <_free_r>
 80091f8:	2300      	movs	r3, #0
 80091fa:	6363      	str	r3, [r4, #52]	@ 0x34
 80091fc:	e00d      	b.n	800921a <__sflush_r+0xae>
 80091fe:	2301      	movs	r3, #1
 8009200:	4628      	mov	r0, r5
 8009202:	47b0      	blx	r6
 8009204:	4602      	mov	r2, r0
 8009206:	1c50      	adds	r0, r2, #1
 8009208:	d1c9      	bne.n	800919e <__sflush_r+0x32>
 800920a:	682b      	ldr	r3, [r5, #0]
 800920c:	2b00      	cmp	r3, #0
 800920e:	d0c6      	beq.n	800919e <__sflush_r+0x32>
 8009210:	2b1d      	cmp	r3, #29
 8009212:	d001      	beq.n	8009218 <__sflush_r+0xac>
 8009214:	2b16      	cmp	r3, #22
 8009216:	d11e      	bne.n	8009256 <__sflush_r+0xea>
 8009218:	602f      	str	r7, [r5, #0]
 800921a:	2000      	movs	r0, #0
 800921c:	e022      	b.n	8009264 <__sflush_r+0xf8>
 800921e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009222:	b21b      	sxth	r3, r3
 8009224:	e01b      	b.n	800925e <__sflush_r+0xf2>
 8009226:	690f      	ldr	r7, [r1, #16]
 8009228:	2f00      	cmp	r7, #0
 800922a:	d0f6      	beq.n	800921a <__sflush_r+0xae>
 800922c:	0793      	lsls	r3, r2, #30
 800922e:	680e      	ldr	r6, [r1, #0]
 8009230:	bf08      	it	eq
 8009232:	694b      	ldreq	r3, [r1, #20]
 8009234:	600f      	str	r7, [r1, #0]
 8009236:	bf18      	it	ne
 8009238:	2300      	movne	r3, #0
 800923a:	eba6 0807 	sub.w	r8, r6, r7
 800923e:	608b      	str	r3, [r1, #8]
 8009240:	f1b8 0f00 	cmp.w	r8, #0
 8009244:	dde9      	ble.n	800921a <__sflush_r+0xae>
 8009246:	6a21      	ldr	r1, [r4, #32]
 8009248:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800924a:	4643      	mov	r3, r8
 800924c:	463a      	mov	r2, r7
 800924e:	4628      	mov	r0, r5
 8009250:	47b0      	blx	r6
 8009252:	2800      	cmp	r0, #0
 8009254:	dc08      	bgt.n	8009268 <__sflush_r+0xfc>
 8009256:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800925a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800925e:	81a3      	strh	r3, [r4, #12]
 8009260:	f04f 30ff 	mov.w	r0, #4294967295
 8009264:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009268:	4407      	add	r7, r0
 800926a:	eba8 0800 	sub.w	r8, r8, r0
 800926e:	e7e7      	b.n	8009240 <__sflush_r+0xd4>
 8009270:	dfbffffe 	.word	0xdfbffffe

08009274 <_fflush_r>:
 8009274:	b538      	push	{r3, r4, r5, lr}
 8009276:	690b      	ldr	r3, [r1, #16]
 8009278:	4605      	mov	r5, r0
 800927a:	460c      	mov	r4, r1
 800927c:	b913      	cbnz	r3, 8009284 <_fflush_r+0x10>
 800927e:	2500      	movs	r5, #0
 8009280:	4628      	mov	r0, r5
 8009282:	bd38      	pop	{r3, r4, r5, pc}
 8009284:	b118      	cbz	r0, 800928e <_fflush_r+0x1a>
 8009286:	6a03      	ldr	r3, [r0, #32]
 8009288:	b90b      	cbnz	r3, 800928e <_fflush_r+0x1a>
 800928a:	f7fd fa17 	bl	80066bc <__sinit>
 800928e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009292:	2b00      	cmp	r3, #0
 8009294:	d0f3      	beq.n	800927e <_fflush_r+0xa>
 8009296:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009298:	07d0      	lsls	r0, r2, #31
 800929a:	d404      	bmi.n	80092a6 <_fflush_r+0x32>
 800929c:	0599      	lsls	r1, r3, #22
 800929e:	d402      	bmi.n	80092a6 <_fflush_r+0x32>
 80092a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80092a2:	f7fd fc24 	bl	8006aee <__retarget_lock_acquire_recursive>
 80092a6:	4628      	mov	r0, r5
 80092a8:	4621      	mov	r1, r4
 80092aa:	f7ff ff5f 	bl	800916c <__sflush_r>
 80092ae:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80092b0:	07da      	lsls	r2, r3, #31
 80092b2:	4605      	mov	r5, r0
 80092b4:	d4e4      	bmi.n	8009280 <_fflush_r+0xc>
 80092b6:	89a3      	ldrh	r3, [r4, #12]
 80092b8:	059b      	lsls	r3, r3, #22
 80092ba:	d4e1      	bmi.n	8009280 <_fflush_r+0xc>
 80092bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80092be:	f7fd fc17 	bl	8006af0 <__retarget_lock_release_recursive>
 80092c2:	e7dd      	b.n	8009280 <_fflush_r+0xc>

080092c4 <__swhatbuf_r>:
 80092c4:	b570      	push	{r4, r5, r6, lr}
 80092c6:	460c      	mov	r4, r1
 80092c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092cc:	2900      	cmp	r1, #0
 80092ce:	b096      	sub	sp, #88	@ 0x58
 80092d0:	4615      	mov	r5, r2
 80092d2:	461e      	mov	r6, r3
 80092d4:	da0d      	bge.n	80092f2 <__swhatbuf_r+0x2e>
 80092d6:	89a3      	ldrh	r3, [r4, #12]
 80092d8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80092dc:	f04f 0100 	mov.w	r1, #0
 80092e0:	bf14      	ite	ne
 80092e2:	2340      	movne	r3, #64	@ 0x40
 80092e4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80092e8:	2000      	movs	r0, #0
 80092ea:	6031      	str	r1, [r6, #0]
 80092ec:	602b      	str	r3, [r5, #0]
 80092ee:	b016      	add	sp, #88	@ 0x58
 80092f0:	bd70      	pop	{r4, r5, r6, pc}
 80092f2:	466a      	mov	r2, sp
 80092f4:	f000 f874 	bl	80093e0 <_fstat_r>
 80092f8:	2800      	cmp	r0, #0
 80092fa:	dbec      	blt.n	80092d6 <__swhatbuf_r+0x12>
 80092fc:	9901      	ldr	r1, [sp, #4]
 80092fe:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009302:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009306:	4259      	negs	r1, r3
 8009308:	4159      	adcs	r1, r3
 800930a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800930e:	e7eb      	b.n	80092e8 <__swhatbuf_r+0x24>

08009310 <__smakebuf_r>:
 8009310:	898b      	ldrh	r3, [r1, #12]
 8009312:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009314:	079d      	lsls	r5, r3, #30
 8009316:	4606      	mov	r6, r0
 8009318:	460c      	mov	r4, r1
 800931a:	d507      	bpl.n	800932c <__smakebuf_r+0x1c>
 800931c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009320:	6023      	str	r3, [r4, #0]
 8009322:	6123      	str	r3, [r4, #16]
 8009324:	2301      	movs	r3, #1
 8009326:	6163      	str	r3, [r4, #20]
 8009328:	b003      	add	sp, #12
 800932a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800932c:	ab01      	add	r3, sp, #4
 800932e:	466a      	mov	r2, sp
 8009330:	f7ff ffc8 	bl	80092c4 <__swhatbuf_r>
 8009334:	9f00      	ldr	r7, [sp, #0]
 8009336:	4605      	mov	r5, r0
 8009338:	4639      	mov	r1, r7
 800933a:	4630      	mov	r0, r6
 800933c:	f7fc fa3a 	bl	80057b4 <_malloc_r>
 8009340:	b948      	cbnz	r0, 8009356 <__smakebuf_r+0x46>
 8009342:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009346:	059a      	lsls	r2, r3, #22
 8009348:	d4ee      	bmi.n	8009328 <__smakebuf_r+0x18>
 800934a:	f023 0303 	bic.w	r3, r3, #3
 800934e:	f043 0302 	orr.w	r3, r3, #2
 8009352:	81a3      	strh	r3, [r4, #12]
 8009354:	e7e2      	b.n	800931c <__smakebuf_r+0xc>
 8009356:	89a3      	ldrh	r3, [r4, #12]
 8009358:	6020      	str	r0, [r4, #0]
 800935a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800935e:	81a3      	strh	r3, [r4, #12]
 8009360:	9b01      	ldr	r3, [sp, #4]
 8009362:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009366:	b15b      	cbz	r3, 8009380 <__smakebuf_r+0x70>
 8009368:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800936c:	4630      	mov	r0, r6
 800936e:	f000 f849 	bl	8009404 <_isatty_r>
 8009372:	b128      	cbz	r0, 8009380 <__smakebuf_r+0x70>
 8009374:	89a3      	ldrh	r3, [r4, #12]
 8009376:	f023 0303 	bic.w	r3, r3, #3
 800937a:	f043 0301 	orr.w	r3, r3, #1
 800937e:	81a3      	strh	r3, [r4, #12]
 8009380:	89a3      	ldrh	r3, [r4, #12]
 8009382:	431d      	orrs	r5, r3
 8009384:	81a5      	strh	r5, [r4, #12]
 8009386:	e7cf      	b.n	8009328 <__smakebuf_r+0x18>

08009388 <memmove>:
 8009388:	4288      	cmp	r0, r1
 800938a:	b510      	push	{r4, lr}
 800938c:	eb01 0402 	add.w	r4, r1, r2
 8009390:	d902      	bls.n	8009398 <memmove+0x10>
 8009392:	4284      	cmp	r4, r0
 8009394:	4623      	mov	r3, r4
 8009396:	d807      	bhi.n	80093a8 <memmove+0x20>
 8009398:	1e43      	subs	r3, r0, #1
 800939a:	42a1      	cmp	r1, r4
 800939c:	d008      	beq.n	80093b0 <memmove+0x28>
 800939e:	f811 2b01 	ldrb.w	r2, [r1], #1
 80093a2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80093a6:	e7f8      	b.n	800939a <memmove+0x12>
 80093a8:	4402      	add	r2, r0
 80093aa:	4601      	mov	r1, r0
 80093ac:	428a      	cmp	r2, r1
 80093ae:	d100      	bne.n	80093b2 <memmove+0x2a>
 80093b0:	bd10      	pop	{r4, pc}
 80093b2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80093b6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80093ba:	e7f7      	b.n	80093ac <memmove+0x24>

080093bc <strncmp>:
 80093bc:	b510      	push	{r4, lr}
 80093be:	b16a      	cbz	r2, 80093dc <strncmp+0x20>
 80093c0:	3901      	subs	r1, #1
 80093c2:	1884      	adds	r4, r0, r2
 80093c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80093c8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80093cc:	429a      	cmp	r2, r3
 80093ce:	d103      	bne.n	80093d8 <strncmp+0x1c>
 80093d0:	42a0      	cmp	r0, r4
 80093d2:	d001      	beq.n	80093d8 <strncmp+0x1c>
 80093d4:	2a00      	cmp	r2, #0
 80093d6:	d1f5      	bne.n	80093c4 <strncmp+0x8>
 80093d8:	1ad0      	subs	r0, r2, r3
 80093da:	bd10      	pop	{r4, pc}
 80093dc:	4610      	mov	r0, r2
 80093de:	e7fc      	b.n	80093da <strncmp+0x1e>

080093e0 <_fstat_r>:
 80093e0:	b538      	push	{r3, r4, r5, lr}
 80093e2:	4d07      	ldr	r5, [pc, #28]	@ (8009400 <_fstat_r+0x20>)
 80093e4:	2300      	movs	r3, #0
 80093e6:	4604      	mov	r4, r0
 80093e8:	4608      	mov	r0, r1
 80093ea:	4611      	mov	r1, r2
 80093ec:	602b      	str	r3, [r5, #0]
 80093ee:	f7f8 fc1f 	bl	8001c30 <_fstat>
 80093f2:	1c43      	adds	r3, r0, #1
 80093f4:	d102      	bne.n	80093fc <_fstat_r+0x1c>
 80093f6:	682b      	ldr	r3, [r5, #0]
 80093f8:	b103      	cbz	r3, 80093fc <_fstat_r+0x1c>
 80093fa:	6023      	str	r3, [r4, #0]
 80093fc:	bd38      	pop	{r3, r4, r5, pc}
 80093fe:	bf00      	nop
 8009400:	2000052c 	.word	0x2000052c

08009404 <_isatty_r>:
 8009404:	b538      	push	{r3, r4, r5, lr}
 8009406:	4d06      	ldr	r5, [pc, #24]	@ (8009420 <_isatty_r+0x1c>)
 8009408:	2300      	movs	r3, #0
 800940a:	4604      	mov	r4, r0
 800940c:	4608      	mov	r0, r1
 800940e:	602b      	str	r3, [r5, #0]
 8009410:	f7f8 fc1e 	bl	8001c50 <_isatty>
 8009414:	1c43      	adds	r3, r0, #1
 8009416:	d102      	bne.n	800941e <_isatty_r+0x1a>
 8009418:	682b      	ldr	r3, [r5, #0]
 800941a:	b103      	cbz	r3, 800941e <_isatty_r+0x1a>
 800941c:	6023      	str	r3, [r4, #0]
 800941e:	bd38      	pop	{r3, r4, r5, pc}
 8009420:	2000052c 	.word	0x2000052c
 8009424:	00000000 	.word	0x00000000

08009428 <nan>:
 8009428:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009430 <nan+0x8>
 800942c:	4770      	bx	lr
 800942e:	bf00      	nop
 8009430:	00000000 	.word	0x00000000
 8009434:	7ff80000 	.word	0x7ff80000

08009438 <__assert_func>:
 8009438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800943a:	4614      	mov	r4, r2
 800943c:	461a      	mov	r2, r3
 800943e:	4b09      	ldr	r3, [pc, #36]	@ (8009464 <__assert_func+0x2c>)
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	4605      	mov	r5, r0
 8009444:	68d8      	ldr	r0, [r3, #12]
 8009446:	b954      	cbnz	r4, 800945e <__assert_func+0x26>
 8009448:	4b07      	ldr	r3, [pc, #28]	@ (8009468 <__assert_func+0x30>)
 800944a:	461c      	mov	r4, r3
 800944c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009450:	9100      	str	r1, [sp, #0]
 8009452:	462b      	mov	r3, r5
 8009454:	4905      	ldr	r1, [pc, #20]	@ (800946c <__assert_func+0x34>)
 8009456:	f000 fba7 	bl	8009ba8 <fiprintf>
 800945a:	f000 fbb7 	bl	8009bcc <abort>
 800945e:	4b04      	ldr	r3, [pc, #16]	@ (8009470 <__assert_func+0x38>)
 8009460:	e7f4      	b.n	800944c <__assert_func+0x14>
 8009462:	bf00      	nop
 8009464:	20000018 	.word	0x20000018
 8009468:	0800a385 	.word	0x0800a385
 800946c:	0800a357 	.word	0x0800a357
 8009470:	0800a34a 	.word	0x0800a34a

08009474 <_calloc_r>:
 8009474:	b570      	push	{r4, r5, r6, lr}
 8009476:	fba1 5402 	umull	r5, r4, r1, r2
 800947a:	b93c      	cbnz	r4, 800948c <_calloc_r+0x18>
 800947c:	4629      	mov	r1, r5
 800947e:	f7fc f999 	bl	80057b4 <_malloc_r>
 8009482:	4606      	mov	r6, r0
 8009484:	b928      	cbnz	r0, 8009492 <_calloc_r+0x1e>
 8009486:	2600      	movs	r6, #0
 8009488:	4630      	mov	r0, r6
 800948a:	bd70      	pop	{r4, r5, r6, pc}
 800948c:	220c      	movs	r2, #12
 800948e:	6002      	str	r2, [r0, #0]
 8009490:	e7f9      	b.n	8009486 <_calloc_r+0x12>
 8009492:	462a      	mov	r2, r5
 8009494:	4621      	mov	r1, r4
 8009496:	f7fd fa9d 	bl	80069d4 <memset>
 800949a:	e7f5      	b.n	8009488 <_calloc_r+0x14>

0800949c <rshift>:
 800949c:	6903      	ldr	r3, [r0, #16]
 800949e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80094a2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80094a6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80094aa:	f100 0414 	add.w	r4, r0, #20
 80094ae:	dd45      	ble.n	800953c <rshift+0xa0>
 80094b0:	f011 011f 	ands.w	r1, r1, #31
 80094b4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80094b8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80094bc:	d10c      	bne.n	80094d8 <rshift+0x3c>
 80094be:	f100 0710 	add.w	r7, r0, #16
 80094c2:	4629      	mov	r1, r5
 80094c4:	42b1      	cmp	r1, r6
 80094c6:	d334      	bcc.n	8009532 <rshift+0x96>
 80094c8:	1a9b      	subs	r3, r3, r2
 80094ca:	009b      	lsls	r3, r3, #2
 80094cc:	1eea      	subs	r2, r5, #3
 80094ce:	4296      	cmp	r6, r2
 80094d0:	bf38      	it	cc
 80094d2:	2300      	movcc	r3, #0
 80094d4:	4423      	add	r3, r4
 80094d6:	e015      	b.n	8009504 <rshift+0x68>
 80094d8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80094dc:	f1c1 0820 	rsb	r8, r1, #32
 80094e0:	40cf      	lsrs	r7, r1
 80094e2:	f105 0e04 	add.w	lr, r5, #4
 80094e6:	46a1      	mov	r9, r4
 80094e8:	4576      	cmp	r6, lr
 80094ea:	46f4      	mov	ip, lr
 80094ec:	d815      	bhi.n	800951a <rshift+0x7e>
 80094ee:	1a9a      	subs	r2, r3, r2
 80094f0:	0092      	lsls	r2, r2, #2
 80094f2:	3a04      	subs	r2, #4
 80094f4:	3501      	adds	r5, #1
 80094f6:	42ae      	cmp	r6, r5
 80094f8:	bf38      	it	cc
 80094fa:	2200      	movcc	r2, #0
 80094fc:	18a3      	adds	r3, r4, r2
 80094fe:	50a7      	str	r7, [r4, r2]
 8009500:	b107      	cbz	r7, 8009504 <rshift+0x68>
 8009502:	3304      	adds	r3, #4
 8009504:	1b1a      	subs	r2, r3, r4
 8009506:	42a3      	cmp	r3, r4
 8009508:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800950c:	bf08      	it	eq
 800950e:	2300      	moveq	r3, #0
 8009510:	6102      	str	r2, [r0, #16]
 8009512:	bf08      	it	eq
 8009514:	6143      	streq	r3, [r0, #20]
 8009516:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800951a:	f8dc c000 	ldr.w	ip, [ip]
 800951e:	fa0c fc08 	lsl.w	ip, ip, r8
 8009522:	ea4c 0707 	orr.w	r7, ip, r7
 8009526:	f849 7b04 	str.w	r7, [r9], #4
 800952a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800952e:	40cf      	lsrs	r7, r1
 8009530:	e7da      	b.n	80094e8 <rshift+0x4c>
 8009532:	f851 cb04 	ldr.w	ip, [r1], #4
 8009536:	f847 cf04 	str.w	ip, [r7, #4]!
 800953a:	e7c3      	b.n	80094c4 <rshift+0x28>
 800953c:	4623      	mov	r3, r4
 800953e:	e7e1      	b.n	8009504 <rshift+0x68>

08009540 <__hexdig_fun>:
 8009540:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8009544:	2b09      	cmp	r3, #9
 8009546:	d802      	bhi.n	800954e <__hexdig_fun+0xe>
 8009548:	3820      	subs	r0, #32
 800954a:	b2c0      	uxtb	r0, r0
 800954c:	4770      	bx	lr
 800954e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8009552:	2b05      	cmp	r3, #5
 8009554:	d801      	bhi.n	800955a <__hexdig_fun+0x1a>
 8009556:	3847      	subs	r0, #71	@ 0x47
 8009558:	e7f7      	b.n	800954a <__hexdig_fun+0xa>
 800955a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800955e:	2b05      	cmp	r3, #5
 8009560:	d801      	bhi.n	8009566 <__hexdig_fun+0x26>
 8009562:	3827      	subs	r0, #39	@ 0x27
 8009564:	e7f1      	b.n	800954a <__hexdig_fun+0xa>
 8009566:	2000      	movs	r0, #0
 8009568:	4770      	bx	lr
	...

0800956c <__gethex>:
 800956c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009570:	b085      	sub	sp, #20
 8009572:	468a      	mov	sl, r1
 8009574:	9302      	str	r3, [sp, #8]
 8009576:	680b      	ldr	r3, [r1, #0]
 8009578:	9001      	str	r0, [sp, #4]
 800957a:	4690      	mov	r8, r2
 800957c:	1c9c      	adds	r4, r3, #2
 800957e:	46a1      	mov	r9, r4
 8009580:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009584:	2830      	cmp	r0, #48	@ 0x30
 8009586:	d0fa      	beq.n	800957e <__gethex+0x12>
 8009588:	eba9 0303 	sub.w	r3, r9, r3
 800958c:	f1a3 0b02 	sub.w	fp, r3, #2
 8009590:	f7ff ffd6 	bl	8009540 <__hexdig_fun>
 8009594:	4605      	mov	r5, r0
 8009596:	2800      	cmp	r0, #0
 8009598:	d168      	bne.n	800966c <__gethex+0x100>
 800959a:	49a0      	ldr	r1, [pc, #640]	@ (800981c <__gethex+0x2b0>)
 800959c:	2201      	movs	r2, #1
 800959e:	4648      	mov	r0, r9
 80095a0:	f7ff ff0c 	bl	80093bc <strncmp>
 80095a4:	4607      	mov	r7, r0
 80095a6:	2800      	cmp	r0, #0
 80095a8:	d167      	bne.n	800967a <__gethex+0x10e>
 80095aa:	f899 0001 	ldrb.w	r0, [r9, #1]
 80095ae:	4626      	mov	r6, r4
 80095b0:	f7ff ffc6 	bl	8009540 <__hexdig_fun>
 80095b4:	2800      	cmp	r0, #0
 80095b6:	d062      	beq.n	800967e <__gethex+0x112>
 80095b8:	4623      	mov	r3, r4
 80095ba:	7818      	ldrb	r0, [r3, #0]
 80095bc:	2830      	cmp	r0, #48	@ 0x30
 80095be:	4699      	mov	r9, r3
 80095c0:	f103 0301 	add.w	r3, r3, #1
 80095c4:	d0f9      	beq.n	80095ba <__gethex+0x4e>
 80095c6:	f7ff ffbb 	bl	8009540 <__hexdig_fun>
 80095ca:	fab0 f580 	clz	r5, r0
 80095ce:	096d      	lsrs	r5, r5, #5
 80095d0:	f04f 0b01 	mov.w	fp, #1
 80095d4:	464a      	mov	r2, r9
 80095d6:	4616      	mov	r6, r2
 80095d8:	3201      	adds	r2, #1
 80095da:	7830      	ldrb	r0, [r6, #0]
 80095dc:	f7ff ffb0 	bl	8009540 <__hexdig_fun>
 80095e0:	2800      	cmp	r0, #0
 80095e2:	d1f8      	bne.n	80095d6 <__gethex+0x6a>
 80095e4:	498d      	ldr	r1, [pc, #564]	@ (800981c <__gethex+0x2b0>)
 80095e6:	2201      	movs	r2, #1
 80095e8:	4630      	mov	r0, r6
 80095ea:	f7ff fee7 	bl	80093bc <strncmp>
 80095ee:	2800      	cmp	r0, #0
 80095f0:	d13f      	bne.n	8009672 <__gethex+0x106>
 80095f2:	b944      	cbnz	r4, 8009606 <__gethex+0x9a>
 80095f4:	1c74      	adds	r4, r6, #1
 80095f6:	4622      	mov	r2, r4
 80095f8:	4616      	mov	r6, r2
 80095fa:	3201      	adds	r2, #1
 80095fc:	7830      	ldrb	r0, [r6, #0]
 80095fe:	f7ff ff9f 	bl	8009540 <__hexdig_fun>
 8009602:	2800      	cmp	r0, #0
 8009604:	d1f8      	bne.n	80095f8 <__gethex+0x8c>
 8009606:	1ba4      	subs	r4, r4, r6
 8009608:	00a7      	lsls	r7, r4, #2
 800960a:	7833      	ldrb	r3, [r6, #0]
 800960c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009610:	2b50      	cmp	r3, #80	@ 0x50
 8009612:	d13e      	bne.n	8009692 <__gethex+0x126>
 8009614:	7873      	ldrb	r3, [r6, #1]
 8009616:	2b2b      	cmp	r3, #43	@ 0x2b
 8009618:	d033      	beq.n	8009682 <__gethex+0x116>
 800961a:	2b2d      	cmp	r3, #45	@ 0x2d
 800961c:	d034      	beq.n	8009688 <__gethex+0x11c>
 800961e:	1c71      	adds	r1, r6, #1
 8009620:	2400      	movs	r4, #0
 8009622:	7808      	ldrb	r0, [r1, #0]
 8009624:	f7ff ff8c 	bl	8009540 <__hexdig_fun>
 8009628:	1e43      	subs	r3, r0, #1
 800962a:	b2db      	uxtb	r3, r3
 800962c:	2b18      	cmp	r3, #24
 800962e:	d830      	bhi.n	8009692 <__gethex+0x126>
 8009630:	f1a0 0210 	sub.w	r2, r0, #16
 8009634:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009638:	f7ff ff82 	bl	8009540 <__hexdig_fun>
 800963c:	f100 3cff 	add.w	ip, r0, #4294967295
 8009640:	fa5f fc8c 	uxtb.w	ip, ip
 8009644:	f1bc 0f18 	cmp.w	ip, #24
 8009648:	f04f 030a 	mov.w	r3, #10
 800964c:	d91e      	bls.n	800968c <__gethex+0x120>
 800964e:	b104      	cbz	r4, 8009652 <__gethex+0xe6>
 8009650:	4252      	negs	r2, r2
 8009652:	4417      	add	r7, r2
 8009654:	f8ca 1000 	str.w	r1, [sl]
 8009658:	b1ed      	cbz	r5, 8009696 <__gethex+0x12a>
 800965a:	f1bb 0f00 	cmp.w	fp, #0
 800965e:	bf0c      	ite	eq
 8009660:	2506      	moveq	r5, #6
 8009662:	2500      	movne	r5, #0
 8009664:	4628      	mov	r0, r5
 8009666:	b005      	add	sp, #20
 8009668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800966c:	2500      	movs	r5, #0
 800966e:	462c      	mov	r4, r5
 8009670:	e7b0      	b.n	80095d4 <__gethex+0x68>
 8009672:	2c00      	cmp	r4, #0
 8009674:	d1c7      	bne.n	8009606 <__gethex+0x9a>
 8009676:	4627      	mov	r7, r4
 8009678:	e7c7      	b.n	800960a <__gethex+0x9e>
 800967a:	464e      	mov	r6, r9
 800967c:	462f      	mov	r7, r5
 800967e:	2501      	movs	r5, #1
 8009680:	e7c3      	b.n	800960a <__gethex+0x9e>
 8009682:	2400      	movs	r4, #0
 8009684:	1cb1      	adds	r1, r6, #2
 8009686:	e7cc      	b.n	8009622 <__gethex+0xb6>
 8009688:	2401      	movs	r4, #1
 800968a:	e7fb      	b.n	8009684 <__gethex+0x118>
 800968c:	fb03 0002 	mla	r0, r3, r2, r0
 8009690:	e7ce      	b.n	8009630 <__gethex+0xc4>
 8009692:	4631      	mov	r1, r6
 8009694:	e7de      	b.n	8009654 <__gethex+0xe8>
 8009696:	eba6 0309 	sub.w	r3, r6, r9
 800969a:	3b01      	subs	r3, #1
 800969c:	4629      	mov	r1, r5
 800969e:	2b07      	cmp	r3, #7
 80096a0:	dc0a      	bgt.n	80096b8 <__gethex+0x14c>
 80096a2:	9801      	ldr	r0, [sp, #4]
 80096a4:	f7fe f8d2 	bl	800784c <_Balloc>
 80096a8:	4604      	mov	r4, r0
 80096aa:	b940      	cbnz	r0, 80096be <__gethex+0x152>
 80096ac:	4b5c      	ldr	r3, [pc, #368]	@ (8009820 <__gethex+0x2b4>)
 80096ae:	4602      	mov	r2, r0
 80096b0:	21e4      	movs	r1, #228	@ 0xe4
 80096b2:	485c      	ldr	r0, [pc, #368]	@ (8009824 <__gethex+0x2b8>)
 80096b4:	f7ff fec0 	bl	8009438 <__assert_func>
 80096b8:	3101      	adds	r1, #1
 80096ba:	105b      	asrs	r3, r3, #1
 80096bc:	e7ef      	b.n	800969e <__gethex+0x132>
 80096be:	f100 0a14 	add.w	sl, r0, #20
 80096c2:	2300      	movs	r3, #0
 80096c4:	4655      	mov	r5, sl
 80096c6:	469b      	mov	fp, r3
 80096c8:	45b1      	cmp	r9, r6
 80096ca:	d337      	bcc.n	800973c <__gethex+0x1d0>
 80096cc:	f845 bb04 	str.w	fp, [r5], #4
 80096d0:	eba5 050a 	sub.w	r5, r5, sl
 80096d4:	10ad      	asrs	r5, r5, #2
 80096d6:	6125      	str	r5, [r4, #16]
 80096d8:	4658      	mov	r0, fp
 80096da:	f7fe f9a9 	bl	8007a30 <__hi0bits>
 80096de:	016d      	lsls	r5, r5, #5
 80096e0:	f8d8 6000 	ldr.w	r6, [r8]
 80096e4:	1a2d      	subs	r5, r5, r0
 80096e6:	42b5      	cmp	r5, r6
 80096e8:	dd54      	ble.n	8009794 <__gethex+0x228>
 80096ea:	1bad      	subs	r5, r5, r6
 80096ec:	4629      	mov	r1, r5
 80096ee:	4620      	mov	r0, r4
 80096f0:	f7fe fd3d 	bl	800816e <__any_on>
 80096f4:	4681      	mov	r9, r0
 80096f6:	b178      	cbz	r0, 8009718 <__gethex+0x1ac>
 80096f8:	1e6b      	subs	r3, r5, #1
 80096fa:	1159      	asrs	r1, r3, #5
 80096fc:	f003 021f 	and.w	r2, r3, #31
 8009700:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009704:	f04f 0901 	mov.w	r9, #1
 8009708:	fa09 f202 	lsl.w	r2, r9, r2
 800970c:	420a      	tst	r2, r1
 800970e:	d003      	beq.n	8009718 <__gethex+0x1ac>
 8009710:	454b      	cmp	r3, r9
 8009712:	dc36      	bgt.n	8009782 <__gethex+0x216>
 8009714:	f04f 0902 	mov.w	r9, #2
 8009718:	4629      	mov	r1, r5
 800971a:	4620      	mov	r0, r4
 800971c:	f7ff febe 	bl	800949c <rshift>
 8009720:	442f      	add	r7, r5
 8009722:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009726:	42bb      	cmp	r3, r7
 8009728:	da42      	bge.n	80097b0 <__gethex+0x244>
 800972a:	9801      	ldr	r0, [sp, #4]
 800972c:	4621      	mov	r1, r4
 800972e:	f7fe f8cd 	bl	80078cc <_Bfree>
 8009732:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009734:	2300      	movs	r3, #0
 8009736:	6013      	str	r3, [r2, #0]
 8009738:	25a3      	movs	r5, #163	@ 0xa3
 800973a:	e793      	b.n	8009664 <__gethex+0xf8>
 800973c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009740:	2a2e      	cmp	r2, #46	@ 0x2e
 8009742:	d012      	beq.n	800976a <__gethex+0x1fe>
 8009744:	2b20      	cmp	r3, #32
 8009746:	d104      	bne.n	8009752 <__gethex+0x1e6>
 8009748:	f845 bb04 	str.w	fp, [r5], #4
 800974c:	f04f 0b00 	mov.w	fp, #0
 8009750:	465b      	mov	r3, fp
 8009752:	7830      	ldrb	r0, [r6, #0]
 8009754:	9303      	str	r3, [sp, #12]
 8009756:	f7ff fef3 	bl	8009540 <__hexdig_fun>
 800975a:	9b03      	ldr	r3, [sp, #12]
 800975c:	f000 000f 	and.w	r0, r0, #15
 8009760:	4098      	lsls	r0, r3
 8009762:	ea4b 0b00 	orr.w	fp, fp, r0
 8009766:	3304      	adds	r3, #4
 8009768:	e7ae      	b.n	80096c8 <__gethex+0x15c>
 800976a:	45b1      	cmp	r9, r6
 800976c:	d8ea      	bhi.n	8009744 <__gethex+0x1d8>
 800976e:	492b      	ldr	r1, [pc, #172]	@ (800981c <__gethex+0x2b0>)
 8009770:	9303      	str	r3, [sp, #12]
 8009772:	2201      	movs	r2, #1
 8009774:	4630      	mov	r0, r6
 8009776:	f7ff fe21 	bl	80093bc <strncmp>
 800977a:	9b03      	ldr	r3, [sp, #12]
 800977c:	2800      	cmp	r0, #0
 800977e:	d1e1      	bne.n	8009744 <__gethex+0x1d8>
 8009780:	e7a2      	b.n	80096c8 <__gethex+0x15c>
 8009782:	1ea9      	subs	r1, r5, #2
 8009784:	4620      	mov	r0, r4
 8009786:	f7fe fcf2 	bl	800816e <__any_on>
 800978a:	2800      	cmp	r0, #0
 800978c:	d0c2      	beq.n	8009714 <__gethex+0x1a8>
 800978e:	f04f 0903 	mov.w	r9, #3
 8009792:	e7c1      	b.n	8009718 <__gethex+0x1ac>
 8009794:	da09      	bge.n	80097aa <__gethex+0x23e>
 8009796:	1b75      	subs	r5, r6, r5
 8009798:	4621      	mov	r1, r4
 800979a:	9801      	ldr	r0, [sp, #4]
 800979c:	462a      	mov	r2, r5
 800979e:	f7fe faad 	bl	8007cfc <__lshift>
 80097a2:	1b7f      	subs	r7, r7, r5
 80097a4:	4604      	mov	r4, r0
 80097a6:	f100 0a14 	add.w	sl, r0, #20
 80097aa:	f04f 0900 	mov.w	r9, #0
 80097ae:	e7b8      	b.n	8009722 <__gethex+0x1b6>
 80097b0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80097b4:	42bd      	cmp	r5, r7
 80097b6:	dd6f      	ble.n	8009898 <__gethex+0x32c>
 80097b8:	1bed      	subs	r5, r5, r7
 80097ba:	42ae      	cmp	r6, r5
 80097bc:	dc34      	bgt.n	8009828 <__gethex+0x2bc>
 80097be:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80097c2:	2b02      	cmp	r3, #2
 80097c4:	d022      	beq.n	800980c <__gethex+0x2a0>
 80097c6:	2b03      	cmp	r3, #3
 80097c8:	d024      	beq.n	8009814 <__gethex+0x2a8>
 80097ca:	2b01      	cmp	r3, #1
 80097cc:	d115      	bne.n	80097fa <__gethex+0x28e>
 80097ce:	42ae      	cmp	r6, r5
 80097d0:	d113      	bne.n	80097fa <__gethex+0x28e>
 80097d2:	2e01      	cmp	r6, #1
 80097d4:	d10b      	bne.n	80097ee <__gethex+0x282>
 80097d6:	9a02      	ldr	r2, [sp, #8]
 80097d8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80097dc:	6013      	str	r3, [r2, #0]
 80097de:	2301      	movs	r3, #1
 80097e0:	6123      	str	r3, [r4, #16]
 80097e2:	f8ca 3000 	str.w	r3, [sl]
 80097e6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80097e8:	2562      	movs	r5, #98	@ 0x62
 80097ea:	601c      	str	r4, [r3, #0]
 80097ec:	e73a      	b.n	8009664 <__gethex+0xf8>
 80097ee:	1e71      	subs	r1, r6, #1
 80097f0:	4620      	mov	r0, r4
 80097f2:	f7fe fcbc 	bl	800816e <__any_on>
 80097f6:	2800      	cmp	r0, #0
 80097f8:	d1ed      	bne.n	80097d6 <__gethex+0x26a>
 80097fa:	9801      	ldr	r0, [sp, #4]
 80097fc:	4621      	mov	r1, r4
 80097fe:	f7fe f865 	bl	80078cc <_Bfree>
 8009802:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009804:	2300      	movs	r3, #0
 8009806:	6013      	str	r3, [r2, #0]
 8009808:	2550      	movs	r5, #80	@ 0x50
 800980a:	e72b      	b.n	8009664 <__gethex+0xf8>
 800980c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800980e:	2b00      	cmp	r3, #0
 8009810:	d1f3      	bne.n	80097fa <__gethex+0x28e>
 8009812:	e7e0      	b.n	80097d6 <__gethex+0x26a>
 8009814:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009816:	2b00      	cmp	r3, #0
 8009818:	d1dd      	bne.n	80097d6 <__gethex+0x26a>
 800981a:	e7ee      	b.n	80097fa <__gethex+0x28e>
 800981c:	0800a1d8 	.word	0x0800a1d8
 8009820:	0800a071 	.word	0x0800a071
 8009824:	0800a386 	.word	0x0800a386
 8009828:	1e6f      	subs	r7, r5, #1
 800982a:	f1b9 0f00 	cmp.w	r9, #0
 800982e:	d130      	bne.n	8009892 <__gethex+0x326>
 8009830:	b127      	cbz	r7, 800983c <__gethex+0x2d0>
 8009832:	4639      	mov	r1, r7
 8009834:	4620      	mov	r0, r4
 8009836:	f7fe fc9a 	bl	800816e <__any_on>
 800983a:	4681      	mov	r9, r0
 800983c:	117a      	asrs	r2, r7, #5
 800983e:	2301      	movs	r3, #1
 8009840:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009844:	f007 071f 	and.w	r7, r7, #31
 8009848:	40bb      	lsls	r3, r7
 800984a:	4213      	tst	r3, r2
 800984c:	4629      	mov	r1, r5
 800984e:	4620      	mov	r0, r4
 8009850:	bf18      	it	ne
 8009852:	f049 0902 	orrne.w	r9, r9, #2
 8009856:	f7ff fe21 	bl	800949c <rshift>
 800985a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800985e:	1b76      	subs	r6, r6, r5
 8009860:	2502      	movs	r5, #2
 8009862:	f1b9 0f00 	cmp.w	r9, #0
 8009866:	d047      	beq.n	80098f8 <__gethex+0x38c>
 8009868:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800986c:	2b02      	cmp	r3, #2
 800986e:	d015      	beq.n	800989c <__gethex+0x330>
 8009870:	2b03      	cmp	r3, #3
 8009872:	d017      	beq.n	80098a4 <__gethex+0x338>
 8009874:	2b01      	cmp	r3, #1
 8009876:	d109      	bne.n	800988c <__gethex+0x320>
 8009878:	f019 0f02 	tst.w	r9, #2
 800987c:	d006      	beq.n	800988c <__gethex+0x320>
 800987e:	f8da 3000 	ldr.w	r3, [sl]
 8009882:	ea49 0903 	orr.w	r9, r9, r3
 8009886:	f019 0f01 	tst.w	r9, #1
 800988a:	d10e      	bne.n	80098aa <__gethex+0x33e>
 800988c:	f045 0510 	orr.w	r5, r5, #16
 8009890:	e032      	b.n	80098f8 <__gethex+0x38c>
 8009892:	f04f 0901 	mov.w	r9, #1
 8009896:	e7d1      	b.n	800983c <__gethex+0x2d0>
 8009898:	2501      	movs	r5, #1
 800989a:	e7e2      	b.n	8009862 <__gethex+0x2f6>
 800989c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800989e:	f1c3 0301 	rsb	r3, r3, #1
 80098a2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80098a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d0f0      	beq.n	800988c <__gethex+0x320>
 80098aa:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80098ae:	f104 0314 	add.w	r3, r4, #20
 80098b2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80098b6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80098ba:	f04f 0c00 	mov.w	ip, #0
 80098be:	4618      	mov	r0, r3
 80098c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80098c4:	f1b2 3fff 	cmp.w	r2, #4294967295
 80098c8:	d01b      	beq.n	8009902 <__gethex+0x396>
 80098ca:	3201      	adds	r2, #1
 80098cc:	6002      	str	r2, [r0, #0]
 80098ce:	2d02      	cmp	r5, #2
 80098d0:	f104 0314 	add.w	r3, r4, #20
 80098d4:	d13c      	bne.n	8009950 <__gethex+0x3e4>
 80098d6:	f8d8 2000 	ldr.w	r2, [r8]
 80098da:	3a01      	subs	r2, #1
 80098dc:	42b2      	cmp	r2, r6
 80098de:	d109      	bne.n	80098f4 <__gethex+0x388>
 80098e0:	1171      	asrs	r1, r6, #5
 80098e2:	2201      	movs	r2, #1
 80098e4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80098e8:	f006 061f 	and.w	r6, r6, #31
 80098ec:	fa02 f606 	lsl.w	r6, r2, r6
 80098f0:	421e      	tst	r6, r3
 80098f2:	d13a      	bne.n	800996a <__gethex+0x3fe>
 80098f4:	f045 0520 	orr.w	r5, r5, #32
 80098f8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80098fa:	601c      	str	r4, [r3, #0]
 80098fc:	9b02      	ldr	r3, [sp, #8]
 80098fe:	601f      	str	r7, [r3, #0]
 8009900:	e6b0      	b.n	8009664 <__gethex+0xf8>
 8009902:	4299      	cmp	r1, r3
 8009904:	f843 cc04 	str.w	ip, [r3, #-4]
 8009908:	d8d9      	bhi.n	80098be <__gethex+0x352>
 800990a:	68a3      	ldr	r3, [r4, #8]
 800990c:	459b      	cmp	fp, r3
 800990e:	db17      	blt.n	8009940 <__gethex+0x3d4>
 8009910:	6861      	ldr	r1, [r4, #4]
 8009912:	9801      	ldr	r0, [sp, #4]
 8009914:	3101      	adds	r1, #1
 8009916:	f7fd ff99 	bl	800784c <_Balloc>
 800991a:	4681      	mov	r9, r0
 800991c:	b918      	cbnz	r0, 8009926 <__gethex+0x3ba>
 800991e:	4b1a      	ldr	r3, [pc, #104]	@ (8009988 <__gethex+0x41c>)
 8009920:	4602      	mov	r2, r0
 8009922:	2184      	movs	r1, #132	@ 0x84
 8009924:	e6c5      	b.n	80096b2 <__gethex+0x146>
 8009926:	6922      	ldr	r2, [r4, #16]
 8009928:	3202      	adds	r2, #2
 800992a:	f104 010c 	add.w	r1, r4, #12
 800992e:	0092      	lsls	r2, r2, #2
 8009930:	300c      	adds	r0, #12
 8009932:	f7fd f8de 	bl	8006af2 <memcpy>
 8009936:	4621      	mov	r1, r4
 8009938:	9801      	ldr	r0, [sp, #4]
 800993a:	f7fd ffc7 	bl	80078cc <_Bfree>
 800993e:	464c      	mov	r4, r9
 8009940:	6923      	ldr	r3, [r4, #16]
 8009942:	1c5a      	adds	r2, r3, #1
 8009944:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009948:	6122      	str	r2, [r4, #16]
 800994a:	2201      	movs	r2, #1
 800994c:	615a      	str	r2, [r3, #20]
 800994e:	e7be      	b.n	80098ce <__gethex+0x362>
 8009950:	6922      	ldr	r2, [r4, #16]
 8009952:	455a      	cmp	r2, fp
 8009954:	dd0b      	ble.n	800996e <__gethex+0x402>
 8009956:	2101      	movs	r1, #1
 8009958:	4620      	mov	r0, r4
 800995a:	f7ff fd9f 	bl	800949c <rshift>
 800995e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009962:	3701      	adds	r7, #1
 8009964:	42bb      	cmp	r3, r7
 8009966:	f6ff aee0 	blt.w	800972a <__gethex+0x1be>
 800996a:	2501      	movs	r5, #1
 800996c:	e7c2      	b.n	80098f4 <__gethex+0x388>
 800996e:	f016 061f 	ands.w	r6, r6, #31
 8009972:	d0fa      	beq.n	800996a <__gethex+0x3fe>
 8009974:	4453      	add	r3, sl
 8009976:	f1c6 0620 	rsb	r6, r6, #32
 800997a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800997e:	f7fe f857 	bl	8007a30 <__hi0bits>
 8009982:	42b0      	cmp	r0, r6
 8009984:	dbe7      	blt.n	8009956 <__gethex+0x3ea>
 8009986:	e7f0      	b.n	800996a <__gethex+0x3fe>
 8009988:	0800a071 	.word	0x0800a071

0800998c <L_shift>:
 800998c:	f1c2 0208 	rsb	r2, r2, #8
 8009990:	0092      	lsls	r2, r2, #2
 8009992:	b570      	push	{r4, r5, r6, lr}
 8009994:	f1c2 0620 	rsb	r6, r2, #32
 8009998:	6843      	ldr	r3, [r0, #4]
 800999a:	6804      	ldr	r4, [r0, #0]
 800999c:	fa03 f506 	lsl.w	r5, r3, r6
 80099a0:	432c      	orrs	r4, r5
 80099a2:	40d3      	lsrs	r3, r2
 80099a4:	6004      	str	r4, [r0, #0]
 80099a6:	f840 3f04 	str.w	r3, [r0, #4]!
 80099aa:	4288      	cmp	r0, r1
 80099ac:	d3f4      	bcc.n	8009998 <L_shift+0xc>
 80099ae:	bd70      	pop	{r4, r5, r6, pc}

080099b0 <__match>:
 80099b0:	b530      	push	{r4, r5, lr}
 80099b2:	6803      	ldr	r3, [r0, #0]
 80099b4:	3301      	adds	r3, #1
 80099b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80099ba:	b914      	cbnz	r4, 80099c2 <__match+0x12>
 80099bc:	6003      	str	r3, [r0, #0]
 80099be:	2001      	movs	r0, #1
 80099c0:	bd30      	pop	{r4, r5, pc}
 80099c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80099c6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80099ca:	2d19      	cmp	r5, #25
 80099cc:	bf98      	it	ls
 80099ce:	3220      	addls	r2, #32
 80099d0:	42a2      	cmp	r2, r4
 80099d2:	d0f0      	beq.n	80099b6 <__match+0x6>
 80099d4:	2000      	movs	r0, #0
 80099d6:	e7f3      	b.n	80099c0 <__match+0x10>

080099d8 <__hexnan>:
 80099d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099dc:	680b      	ldr	r3, [r1, #0]
 80099de:	6801      	ldr	r1, [r0, #0]
 80099e0:	115e      	asrs	r6, r3, #5
 80099e2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80099e6:	f013 031f 	ands.w	r3, r3, #31
 80099ea:	b087      	sub	sp, #28
 80099ec:	bf18      	it	ne
 80099ee:	3604      	addne	r6, #4
 80099f0:	2500      	movs	r5, #0
 80099f2:	1f37      	subs	r7, r6, #4
 80099f4:	4682      	mov	sl, r0
 80099f6:	4690      	mov	r8, r2
 80099f8:	9301      	str	r3, [sp, #4]
 80099fa:	f846 5c04 	str.w	r5, [r6, #-4]
 80099fe:	46b9      	mov	r9, r7
 8009a00:	463c      	mov	r4, r7
 8009a02:	9502      	str	r5, [sp, #8]
 8009a04:	46ab      	mov	fp, r5
 8009a06:	784a      	ldrb	r2, [r1, #1]
 8009a08:	1c4b      	adds	r3, r1, #1
 8009a0a:	9303      	str	r3, [sp, #12]
 8009a0c:	b342      	cbz	r2, 8009a60 <__hexnan+0x88>
 8009a0e:	4610      	mov	r0, r2
 8009a10:	9105      	str	r1, [sp, #20]
 8009a12:	9204      	str	r2, [sp, #16]
 8009a14:	f7ff fd94 	bl	8009540 <__hexdig_fun>
 8009a18:	2800      	cmp	r0, #0
 8009a1a:	d151      	bne.n	8009ac0 <__hexnan+0xe8>
 8009a1c:	9a04      	ldr	r2, [sp, #16]
 8009a1e:	9905      	ldr	r1, [sp, #20]
 8009a20:	2a20      	cmp	r2, #32
 8009a22:	d818      	bhi.n	8009a56 <__hexnan+0x7e>
 8009a24:	9b02      	ldr	r3, [sp, #8]
 8009a26:	459b      	cmp	fp, r3
 8009a28:	dd13      	ble.n	8009a52 <__hexnan+0x7a>
 8009a2a:	454c      	cmp	r4, r9
 8009a2c:	d206      	bcs.n	8009a3c <__hexnan+0x64>
 8009a2e:	2d07      	cmp	r5, #7
 8009a30:	dc04      	bgt.n	8009a3c <__hexnan+0x64>
 8009a32:	462a      	mov	r2, r5
 8009a34:	4649      	mov	r1, r9
 8009a36:	4620      	mov	r0, r4
 8009a38:	f7ff ffa8 	bl	800998c <L_shift>
 8009a3c:	4544      	cmp	r4, r8
 8009a3e:	d952      	bls.n	8009ae6 <__hexnan+0x10e>
 8009a40:	2300      	movs	r3, #0
 8009a42:	f1a4 0904 	sub.w	r9, r4, #4
 8009a46:	f844 3c04 	str.w	r3, [r4, #-4]
 8009a4a:	f8cd b008 	str.w	fp, [sp, #8]
 8009a4e:	464c      	mov	r4, r9
 8009a50:	461d      	mov	r5, r3
 8009a52:	9903      	ldr	r1, [sp, #12]
 8009a54:	e7d7      	b.n	8009a06 <__hexnan+0x2e>
 8009a56:	2a29      	cmp	r2, #41	@ 0x29
 8009a58:	d157      	bne.n	8009b0a <__hexnan+0x132>
 8009a5a:	3102      	adds	r1, #2
 8009a5c:	f8ca 1000 	str.w	r1, [sl]
 8009a60:	f1bb 0f00 	cmp.w	fp, #0
 8009a64:	d051      	beq.n	8009b0a <__hexnan+0x132>
 8009a66:	454c      	cmp	r4, r9
 8009a68:	d206      	bcs.n	8009a78 <__hexnan+0xa0>
 8009a6a:	2d07      	cmp	r5, #7
 8009a6c:	dc04      	bgt.n	8009a78 <__hexnan+0xa0>
 8009a6e:	462a      	mov	r2, r5
 8009a70:	4649      	mov	r1, r9
 8009a72:	4620      	mov	r0, r4
 8009a74:	f7ff ff8a 	bl	800998c <L_shift>
 8009a78:	4544      	cmp	r4, r8
 8009a7a:	d936      	bls.n	8009aea <__hexnan+0x112>
 8009a7c:	f1a8 0204 	sub.w	r2, r8, #4
 8009a80:	4623      	mov	r3, r4
 8009a82:	f853 1b04 	ldr.w	r1, [r3], #4
 8009a86:	f842 1f04 	str.w	r1, [r2, #4]!
 8009a8a:	429f      	cmp	r7, r3
 8009a8c:	d2f9      	bcs.n	8009a82 <__hexnan+0xaa>
 8009a8e:	1b3b      	subs	r3, r7, r4
 8009a90:	f023 0303 	bic.w	r3, r3, #3
 8009a94:	3304      	adds	r3, #4
 8009a96:	3401      	adds	r4, #1
 8009a98:	3e03      	subs	r6, #3
 8009a9a:	42b4      	cmp	r4, r6
 8009a9c:	bf88      	it	hi
 8009a9e:	2304      	movhi	r3, #4
 8009aa0:	4443      	add	r3, r8
 8009aa2:	2200      	movs	r2, #0
 8009aa4:	f843 2b04 	str.w	r2, [r3], #4
 8009aa8:	429f      	cmp	r7, r3
 8009aaa:	d2fb      	bcs.n	8009aa4 <__hexnan+0xcc>
 8009aac:	683b      	ldr	r3, [r7, #0]
 8009aae:	b91b      	cbnz	r3, 8009ab8 <__hexnan+0xe0>
 8009ab0:	4547      	cmp	r7, r8
 8009ab2:	d128      	bne.n	8009b06 <__hexnan+0x12e>
 8009ab4:	2301      	movs	r3, #1
 8009ab6:	603b      	str	r3, [r7, #0]
 8009ab8:	2005      	movs	r0, #5
 8009aba:	b007      	add	sp, #28
 8009abc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ac0:	3501      	adds	r5, #1
 8009ac2:	2d08      	cmp	r5, #8
 8009ac4:	f10b 0b01 	add.w	fp, fp, #1
 8009ac8:	dd06      	ble.n	8009ad8 <__hexnan+0x100>
 8009aca:	4544      	cmp	r4, r8
 8009acc:	d9c1      	bls.n	8009a52 <__hexnan+0x7a>
 8009ace:	2300      	movs	r3, #0
 8009ad0:	f844 3c04 	str.w	r3, [r4, #-4]
 8009ad4:	2501      	movs	r5, #1
 8009ad6:	3c04      	subs	r4, #4
 8009ad8:	6822      	ldr	r2, [r4, #0]
 8009ada:	f000 000f 	and.w	r0, r0, #15
 8009ade:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009ae2:	6020      	str	r0, [r4, #0]
 8009ae4:	e7b5      	b.n	8009a52 <__hexnan+0x7a>
 8009ae6:	2508      	movs	r5, #8
 8009ae8:	e7b3      	b.n	8009a52 <__hexnan+0x7a>
 8009aea:	9b01      	ldr	r3, [sp, #4]
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d0dd      	beq.n	8009aac <__hexnan+0xd4>
 8009af0:	f1c3 0320 	rsb	r3, r3, #32
 8009af4:	f04f 32ff 	mov.w	r2, #4294967295
 8009af8:	40da      	lsrs	r2, r3
 8009afa:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009afe:	4013      	ands	r3, r2
 8009b00:	f846 3c04 	str.w	r3, [r6, #-4]
 8009b04:	e7d2      	b.n	8009aac <__hexnan+0xd4>
 8009b06:	3f04      	subs	r7, #4
 8009b08:	e7d0      	b.n	8009aac <__hexnan+0xd4>
 8009b0a:	2004      	movs	r0, #4
 8009b0c:	e7d5      	b.n	8009aba <__hexnan+0xe2>

08009b0e <__ascii_mbtowc>:
 8009b0e:	b082      	sub	sp, #8
 8009b10:	b901      	cbnz	r1, 8009b14 <__ascii_mbtowc+0x6>
 8009b12:	a901      	add	r1, sp, #4
 8009b14:	b142      	cbz	r2, 8009b28 <__ascii_mbtowc+0x1a>
 8009b16:	b14b      	cbz	r3, 8009b2c <__ascii_mbtowc+0x1e>
 8009b18:	7813      	ldrb	r3, [r2, #0]
 8009b1a:	600b      	str	r3, [r1, #0]
 8009b1c:	7812      	ldrb	r2, [r2, #0]
 8009b1e:	1e10      	subs	r0, r2, #0
 8009b20:	bf18      	it	ne
 8009b22:	2001      	movne	r0, #1
 8009b24:	b002      	add	sp, #8
 8009b26:	4770      	bx	lr
 8009b28:	4610      	mov	r0, r2
 8009b2a:	e7fb      	b.n	8009b24 <__ascii_mbtowc+0x16>
 8009b2c:	f06f 0001 	mvn.w	r0, #1
 8009b30:	e7f8      	b.n	8009b24 <__ascii_mbtowc+0x16>

08009b32 <_realloc_r>:
 8009b32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b36:	4680      	mov	r8, r0
 8009b38:	4615      	mov	r5, r2
 8009b3a:	460c      	mov	r4, r1
 8009b3c:	b921      	cbnz	r1, 8009b48 <_realloc_r+0x16>
 8009b3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009b42:	4611      	mov	r1, r2
 8009b44:	f7fb be36 	b.w	80057b4 <_malloc_r>
 8009b48:	b92a      	cbnz	r2, 8009b56 <_realloc_r+0x24>
 8009b4a:	f7fd fe35 	bl	80077b8 <_free_r>
 8009b4e:	2400      	movs	r4, #0
 8009b50:	4620      	mov	r0, r4
 8009b52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b56:	f000 f840 	bl	8009bda <_malloc_usable_size_r>
 8009b5a:	4285      	cmp	r5, r0
 8009b5c:	4606      	mov	r6, r0
 8009b5e:	d802      	bhi.n	8009b66 <_realloc_r+0x34>
 8009b60:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009b64:	d8f4      	bhi.n	8009b50 <_realloc_r+0x1e>
 8009b66:	4629      	mov	r1, r5
 8009b68:	4640      	mov	r0, r8
 8009b6a:	f7fb fe23 	bl	80057b4 <_malloc_r>
 8009b6e:	4607      	mov	r7, r0
 8009b70:	2800      	cmp	r0, #0
 8009b72:	d0ec      	beq.n	8009b4e <_realloc_r+0x1c>
 8009b74:	42b5      	cmp	r5, r6
 8009b76:	462a      	mov	r2, r5
 8009b78:	4621      	mov	r1, r4
 8009b7a:	bf28      	it	cs
 8009b7c:	4632      	movcs	r2, r6
 8009b7e:	f7fc ffb8 	bl	8006af2 <memcpy>
 8009b82:	4621      	mov	r1, r4
 8009b84:	4640      	mov	r0, r8
 8009b86:	f7fd fe17 	bl	80077b8 <_free_r>
 8009b8a:	463c      	mov	r4, r7
 8009b8c:	e7e0      	b.n	8009b50 <_realloc_r+0x1e>

08009b8e <__ascii_wctomb>:
 8009b8e:	4603      	mov	r3, r0
 8009b90:	4608      	mov	r0, r1
 8009b92:	b141      	cbz	r1, 8009ba6 <__ascii_wctomb+0x18>
 8009b94:	2aff      	cmp	r2, #255	@ 0xff
 8009b96:	d904      	bls.n	8009ba2 <__ascii_wctomb+0x14>
 8009b98:	228a      	movs	r2, #138	@ 0x8a
 8009b9a:	601a      	str	r2, [r3, #0]
 8009b9c:	f04f 30ff 	mov.w	r0, #4294967295
 8009ba0:	4770      	bx	lr
 8009ba2:	700a      	strb	r2, [r1, #0]
 8009ba4:	2001      	movs	r0, #1
 8009ba6:	4770      	bx	lr

08009ba8 <fiprintf>:
 8009ba8:	b40e      	push	{r1, r2, r3}
 8009baa:	b503      	push	{r0, r1, lr}
 8009bac:	4601      	mov	r1, r0
 8009bae:	ab03      	add	r3, sp, #12
 8009bb0:	4805      	ldr	r0, [pc, #20]	@ (8009bc8 <fiprintf+0x20>)
 8009bb2:	f853 2b04 	ldr.w	r2, [r3], #4
 8009bb6:	6800      	ldr	r0, [r0, #0]
 8009bb8:	9301      	str	r3, [sp, #4]
 8009bba:	f000 f83f 	bl	8009c3c <_vfiprintf_r>
 8009bbe:	b002      	add	sp, #8
 8009bc0:	f85d eb04 	ldr.w	lr, [sp], #4
 8009bc4:	b003      	add	sp, #12
 8009bc6:	4770      	bx	lr
 8009bc8:	20000018 	.word	0x20000018

08009bcc <abort>:
 8009bcc:	b508      	push	{r3, lr}
 8009bce:	2006      	movs	r0, #6
 8009bd0:	f000 f974 	bl	8009ebc <raise>
 8009bd4:	2001      	movs	r0, #1
 8009bd6:	f7f7 ffdb 	bl	8001b90 <_exit>

08009bda <_malloc_usable_size_r>:
 8009bda:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009bde:	1f18      	subs	r0, r3, #4
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	bfbc      	itt	lt
 8009be4:	580b      	ldrlt	r3, [r1, r0]
 8009be6:	18c0      	addlt	r0, r0, r3
 8009be8:	4770      	bx	lr

08009bea <__sfputc_r>:
 8009bea:	6893      	ldr	r3, [r2, #8]
 8009bec:	3b01      	subs	r3, #1
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	b410      	push	{r4}
 8009bf2:	6093      	str	r3, [r2, #8]
 8009bf4:	da08      	bge.n	8009c08 <__sfputc_r+0x1e>
 8009bf6:	6994      	ldr	r4, [r2, #24]
 8009bf8:	42a3      	cmp	r3, r4
 8009bfa:	db01      	blt.n	8009c00 <__sfputc_r+0x16>
 8009bfc:	290a      	cmp	r1, #10
 8009bfe:	d103      	bne.n	8009c08 <__sfputc_r+0x1e>
 8009c00:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009c04:	f7fc be51 	b.w	80068aa <__swbuf_r>
 8009c08:	6813      	ldr	r3, [r2, #0]
 8009c0a:	1c58      	adds	r0, r3, #1
 8009c0c:	6010      	str	r0, [r2, #0]
 8009c0e:	7019      	strb	r1, [r3, #0]
 8009c10:	4608      	mov	r0, r1
 8009c12:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009c16:	4770      	bx	lr

08009c18 <__sfputs_r>:
 8009c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c1a:	4606      	mov	r6, r0
 8009c1c:	460f      	mov	r7, r1
 8009c1e:	4614      	mov	r4, r2
 8009c20:	18d5      	adds	r5, r2, r3
 8009c22:	42ac      	cmp	r4, r5
 8009c24:	d101      	bne.n	8009c2a <__sfputs_r+0x12>
 8009c26:	2000      	movs	r0, #0
 8009c28:	e007      	b.n	8009c3a <__sfputs_r+0x22>
 8009c2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c2e:	463a      	mov	r2, r7
 8009c30:	4630      	mov	r0, r6
 8009c32:	f7ff ffda 	bl	8009bea <__sfputc_r>
 8009c36:	1c43      	adds	r3, r0, #1
 8009c38:	d1f3      	bne.n	8009c22 <__sfputs_r+0xa>
 8009c3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009c3c <_vfiprintf_r>:
 8009c3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c40:	460d      	mov	r5, r1
 8009c42:	b09d      	sub	sp, #116	@ 0x74
 8009c44:	4614      	mov	r4, r2
 8009c46:	4698      	mov	r8, r3
 8009c48:	4606      	mov	r6, r0
 8009c4a:	b118      	cbz	r0, 8009c54 <_vfiprintf_r+0x18>
 8009c4c:	6a03      	ldr	r3, [r0, #32]
 8009c4e:	b90b      	cbnz	r3, 8009c54 <_vfiprintf_r+0x18>
 8009c50:	f7fc fd34 	bl	80066bc <__sinit>
 8009c54:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009c56:	07d9      	lsls	r1, r3, #31
 8009c58:	d405      	bmi.n	8009c66 <_vfiprintf_r+0x2a>
 8009c5a:	89ab      	ldrh	r3, [r5, #12]
 8009c5c:	059a      	lsls	r2, r3, #22
 8009c5e:	d402      	bmi.n	8009c66 <_vfiprintf_r+0x2a>
 8009c60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009c62:	f7fc ff44 	bl	8006aee <__retarget_lock_acquire_recursive>
 8009c66:	89ab      	ldrh	r3, [r5, #12]
 8009c68:	071b      	lsls	r3, r3, #28
 8009c6a:	d501      	bpl.n	8009c70 <_vfiprintf_r+0x34>
 8009c6c:	692b      	ldr	r3, [r5, #16]
 8009c6e:	b99b      	cbnz	r3, 8009c98 <_vfiprintf_r+0x5c>
 8009c70:	4629      	mov	r1, r5
 8009c72:	4630      	mov	r0, r6
 8009c74:	f7fc fe58 	bl	8006928 <__swsetup_r>
 8009c78:	b170      	cbz	r0, 8009c98 <_vfiprintf_r+0x5c>
 8009c7a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009c7c:	07dc      	lsls	r4, r3, #31
 8009c7e:	d504      	bpl.n	8009c8a <_vfiprintf_r+0x4e>
 8009c80:	f04f 30ff 	mov.w	r0, #4294967295
 8009c84:	b01d      	add	sp, #116	@ 0x74
 8009c86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c8a:	89ab      	ldrh	r3, [r5, #12]
 8009c8c:	0598      	lsls	r0, r3, #22
 8009c8e:	d4f7      	bmi.n	8009c80 <_vfiprintf_r+0x44>
 8009c90:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009c92:	f7fc ff2d 	bl	8006af0 <__retarget_lock_release_recursive>
 8009c96:	e7f3      	b.n	8009c80 <_vfiprintf_r+0x44>
 8009c98:	2300      	movs	r3, #0
 8009c9a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c9c:	2320      	movs	r3, #32
 8009c9e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009ca2:	f8cd 800c 	str.w	r8, [sp, #12]
 8009ca6:	2330      	movs	r3, #48	@ 0x30
 8009ca8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009e58 <_vfiprintf_r+0x21c>
 8009cac:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009cb0:	f04f 0901 	mov.w	r9, #1
 8009cb4:	4623      	mov	r3, r4
 8009cb6:	469a      	mov	sl, r3
 8009cb8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009cbc:	b10a      	cbz	r2, 8009cc2 <_vfiprintf_r+0x86>
 8009cbe:	2a25      	cmp	r2, #37	@ 0x25
 8009cc0:	d1f9      	bne.n	8009cb6 <_vfiprintf_r+0x7a>
 8009cc2:	ebba 0b04 	subs.w	fp, sl, r4
 8009cc6:	d00b      	beq.n	8009ce0 <_vfiprintf_r+0xa4>
 8009cc8:	465b      	mov	r3, fp
 8009cca:	4622      	mov	r2, r4
 8009ccc:	4629      	mov	r1, r5
 8009cce:	4630      	mov	r0, r6
 8009cd0:	f7ff ffa2 	bl	8009c18 <__sfputs_r>
 8009cd4:	3001      	adds	r0, #1
 8009cd6:	f000 80a7 	beq.w	8009e28 <_vfiprintf_r+0x1ec>
 8009cda:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009cdc:	445a      	add	r2, fp
 8009cde:	9209      	str	r2, [sp, #36]	@ 0x24
 8009ce0:	f89a 3000 	ldrb.w	r3, [sl]
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	f000 809f 	beq.w	8009e28 <_vfiprintf_r+0x1ec>
 8009cea:	2300      	movs	r3, #0
 8009cec:	f04f 32ff 	mov.w	r2, #4294967295
 8009cf0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009cf4:	f10a 0a01 	add.w	sl, sl, #1
 8009cf8:	9304      	str	r3, [sp, #16]
 8009cfa:	9307      	str	r3, [sp, #28]
 8009cfc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009d00:	931a      	str	r3, [sp, #104]	@ 0x68
 8009d02:	4654      	mov	r4, sl
 8009d04:	2205      	movs	r2, #5
 8009d06:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d0a:	4853      	ldr	r0, [pc, #332]	@ (8009e58 <_vfiprintf_r+0x21c>)
 8009d0c:	f7f6 fa78 	bl	8000200 <memchr>
 8009d10:	9a04      	ldr	r2, [sp, #16]
 8009d12:	b9d8      	cbnz	r0, 8009d4c <_vfiprintf_r+0x110>
 8009d14:	06d1      	lsls	r1, r2, #27
 8009d16:	bf44      	itt	mi
 8009d18:	2320      	movmi	r3, #32
 8009d1a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009d1e:	0713      	lsls	r3, r2, #28
 8009d20:	bf44      	itt	mi
 8009d22:	232b      	movmi	r3, #43	@ 0x2b
 8009d24:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009d28:	f89a 3000 	ldrb.w	r3, [sl]
 8009d2c:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d2e:	d015      	beq.n	8009d5c <_vfiprintf_r+0x120>
 8009d30:	9a07      	ldr	r2, [sp, #28]
 8009d32:	4654      	mov	r4, sl
 8009d34:	2000      	movs	r0, #0
 8009d36:	f04f 0c0a 	mov.w	ip, #10
 8009d3a:	4621      	mov	r1, r4
 8009d3c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009d40:	3b30      	subs	r3, #48	@ 0x30
 8009d42:	2b09      	cmp	r3, #9
 8009d44:	d94b      	bls.n	8009dde <_vfiprintf_r+0x1a2>
 8009d46:	b1b0      	cbz	r0, 8009d76 <_vfiprintf_r+0x13a>
 8009d48:	9207      	str	r2, [sp, #28]
 8009d4a:	e014      	b.n	8009d76 <_vfiprintf_r+0x13a>
 8009d4c:	eba0 0308 	sub.w	r3, r0, r8
 8009d50:	fa09 f303 	lsl.w	r3, r9, r3
 8009d54:	4313      	orrs	r3, r2
 8009d56:	9304      	str	r3, [sp, #16]
 8009d58:	46a2      	mov	sl, r4
 8009d5a:	e7d2      	b.n	8009d02 <_vfiprintf_r+0xc6>
 8009d5c:	9b03      	ldr	r3, [sp, #12]
 8009d5e:	1d19      	adds	r1, r3, #4
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	9103      	str	r1, [sp, #12]
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	bfbb      	ittet	lt
 8009d68:	425b      	neglt	r3, r3
 8009d6a:	f042 0202 	orrlt.w	r2, r2, #2
 8009d6e:	9307      	strge	r3, [sp, #28]
 8009d70:	9307      	strlt	r3, [sp, #28]
 8009d72:	bfb8      	it	lt
 8009d74:	9204      	strlt	r2, [sp, #16]
 8009d76:	7823      	ldrb	r3, [r4, #0]
 8009d78:	2b2e      	cmp	r3, #46	@ 0x2e
 8009d7a:	d10a      	bne.n	8009d92 <_vfiprintf_r+0x156>
 8009d7c:	7863      	ldrb	r3, [r4, #1]
 8009d7e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d80:	d132      	bne.n	8009de8 <_vfiprintf_r+0x1ac>
 8009d82:	9b03      	ldr	r3, [sp, #12]
 8009d84:	1d1a      	adds	r2, r3, #4
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	9203      	str	r2, [sp, #12]
 8009d8a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009d8e:	3402      	adds	r4, #2
 8009d90:	9305      	str	r3, [sp, #20]
 8009d92:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009e68 <_vfiprintf_r+0x22c>
 8009d96:	7821      	ldrb	r1, [r4, #0]
 8009d98:	2203      	movs	r2, #3
 8009d9a:	4650      	mov	r0, sl
 8009d9c:	f7f6 fa30 	bl	8000200 <memchr>
 8009da0:	b138      	cbz	r0, 8009db2 <_vfiprintf_r+0x176>
 8009da2:	9b04      	ldr	r3, [sp, #16]
 8009da4:	eba0 000a 	sub.w	r0, r0, sl
 8009da8:	2240      	movs	r2, #64	@ 0x40
 8009daa:	4082      	lsls	r2, r0
 8009dac:	4313      	orrs	r3, r2
 8009dae:	3401      	adds	r4, #1
 8009db0:	9304      	str	r3, [sp, #16]
 8009db2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009db6:	4829      	ldr	r0, [pc, #164]	@ (8009e5c <_vfiprintf_r+0x220>)
 8009db8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009dbc:	2206      	movs	r2, #6
 8009dbe:	f7f6 fa1f 	bl	8000200 <memchr>
 8009dc2:	2800      	cmp	r0, #0
 8009dc4:	d03f      	beq.n	8009e46 <_vfiprintf_r+0x20a>
 8009dc6:	4b26      	ldr	r3, [pc, #152]	@ (8009e60 <_vfiprintf_r+0x224>)
 8009dc8:	bb1b      	cbnz	r3, 8009e12 <_vfiprintf_r+0x1d6>
 8009dca:	9b03      	ldr	r3, [sp, #12]
 8009dcc:	3307      	adds	r3, #7
 8009dce:	f023 0307 	bic.w	r3, r3, #7
 8009dd2:	3308      	adds	r3, #8
 8009dd4:	9303      	str	r3, [sp, #12]
 8009dd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009dd8:	443b      	add	r3, r7
 8009dda:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ddc:	e76a      	b.n	8009cb4 <_vfiprintf_r+0x78>
 8009dde:	fb0c 3202 	mla	r2, ip, r2, r3
 8009de2:	460c      	mov	r4, r1
 8009de4:	2001      	movs	r0, #1
 8009de6:	e7a8      	b.n	8009d3a <_vfiprintf_r+0xfe>
 8009de8:	2300      	movs	r3, #0
 8009dea:	3401      	adds	r4, #1
 8009dec:	9305      	str	r3, [sp, #20]
 8009dee:	4619      	mov	r1, r3
 8009df0:	f04f 0c0a 	mov.w	ip, #10
 8009df4:	4620      	mov	r0, r4
 8009df6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009dfa:	3a30      	subs	r2, #48	@ 0x30
 8009dfc:	2a09      	cmp	r2, #9
 8009dfe:	d903      	bls.n	8009e08 <_vfiprintf_r+0x1cc>
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d0c6      	beq.n	8009d92 <_vfiprintf_r+0x156>
 8009e04:	9105      	str	r1, [sp, #20]
 8009e06:	e7c4      	b.n	8009d92 <_vfiprintf_r+0x156>
 8009e08:	fb0c 2101 	mla	r1, ip, r1, r2
 8009e0c:	4604      	mov	r4, r0
 8009e0e:	2301      	movs	r3, #1
 8009e10:	e7f0      	b.n	8009df4 <_vfiprintf_r+0x1b8>
 8009e12:	ab03      	add	r3, sp, #12
 8009e14:	9300      	str	r3, [sp, #0]
 8009e16:	462a      	mov	r2, r5
 8009e18:	4b12      	ldr	r3, [pc, #72]	@ (8009e64 <_vfiprintf_r+0x228>)
 8009e1a:	a904      	add	r1, sp, #16
 8009e1c:	4630      	mov	r0, r6
 8009e1e:	f7fb fdf5 	bl	8005a0c <_printf_float>
 8009e22:	4607      	mov	r7, r0
 8009e24:	1c78      	adds	r0, r7, #1
 8009e26:	d1d6      	bne.n	8009dd6 <_vfiprintf_r+0x19a>
 8009e28:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009e2a:	07d9      	lsls	r1, r3, #31
 8009e2c:	d405      	bmi.n	8009e3a <_vfiprintf_r+0x1fe>
 8009e2e:	89ab      	ldrh	r3, [r5, #12]
 8009e30:	059a      	lsls	r2, r3, #22
 8009e32:	d402      	bmi.n	8009e3a <_vfiprintf_r+0x1fe>
 8009e34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009e36:	f7fc fe5b 	bl	8006af0 <__retarget_lock_release_recursive>
 8009e3a:	89ab      	ldrh	r3, [r5, #12]
 8009e3c:	065b      	lsls	r3, r3, #25
 8009e3e:	f53f af1f 	bmi.w	8009c80 <_vfiprintf_r+0x44>
 8009e42:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009e44:	e71e      	b.n	8009c84 <_vfiprintf_r+0x48>
 8009e46:	ab03      	add	r3, sp, #12
 8009e48:	9300      	str	r3, [sp, #0]
 8009e4a:	462a      	mov	r2, r5
 8009e4c:	4b05      	ldr	r3, [pc, #20]	@ (8009e64 <_vfiprintf_r+0x228>)
 8009e4e:	a904      	add	r1, sp, #16
 8009e50:	4630      	mov	r0, r6
 8009e52:	f7fc f873 	bl	8005f3c <_printf_i>
 8009e56:	e7e4      	b.n	8009e22 <_vfiprintf_r+0x1e6>
 8009e58:	0800a331 	.word	0x0800a331
 8009e5c:	0800a33b 	.word	0x0800a33b
 8009e60:	08005a0d 	.word	0x08005a0d
 8009e64:	08009c19 	.word	0x08009c19
 8009e68:	0800a337 	.word	0x0800a337

08009e6c <_raise_r>:
 8009e6c:	291f      	cmp	r1, #31
 8009e6e:	b538      	push	{r3, r4, r5, lr}
 8009e70:	4605      	mov	r5, r0
 8009e72:	460c      	mov	r4, r1
 8009e74:	d904      	bls.n	8009e80 <_raise_r+0x14>
 8009e76:	2316      	movs	r3, #22
 8009e78:	6003      	str	r3, [r0, #0]
 8009e7a:	f04f 30ff 	mov.w	r0, #4294967295
 8009e7e:	bd38      	pop	{r3, r4, r5, pc}
 8009e80:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009e82:	b112      	cbz	r2, 8009e8a <_raise_r+0x1e>
 8009e84:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009e88:	b94b      	cbnz	r3, 8009e9e <_raise_r+0x32>
 8009e8a:	4628      	mov	r0, r5
 8009e8c:	f000 f830 	bl	8009ef0 <_getpid_r>
 8009e90:	4622      	mov	r2, r4
 8009e92:	4601      	mov	r1, r0
 8009e94:	4628      	mov	r0, r5
 8009e96:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009e9a:	f000 b817 	b.w	8009ecc <_kill_r>
 8009e9e:	2b01      	cmp	r3, #1
 8009ea0:	d00a      	beq.n	8009eb8 <_raise_r+0x4c>
 8009ea2:	1c59      	adds	r1, r3, #1
 8009ea4:	d103      	bne.n	8009eae <_raise_r+0x42>
 8009ea6:	2316      	movs	r3, #22
 8009ea8:	6003      	str	r3, [r0, #0]
 8009eaa:	2001      	movs	r0, #1
 8009eac:	e7e7      	b.n	8009e7e <_raise_r+0x12>
 8009eae:	2100      	movs	r1, #0
 8009eb0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009eb4:	4620      	mov	r0, r4
 8009eb6:	4798      	blx	r3
 8009eb8:	2000      	movs	r0, #0
 8009eba:	e7e0      	b.n	8009e7e <_raise_r+0x12>

08009ebc <raise>:
 8009ebc:	4b02      	ldr	r3, [pc, #8]	@ (8009ec8 <raise+0xc>)
 8009ebe:	4601      	mov	r1, r0
 8009ec0:	6818      	ldr	r0, [r3, #0]
 8009ec2:	f7ff bfd3 	b.w	8009e6c <_raise_r>
 8009ec6:	bf00      	nop
 8009ec8:	20000018 	.word	0x20000018

08009ecc <_kill_r>:
 8009ecc:	b538      	push	{r3, r4, r5, lr}
 8009ece:	4d07      	ldr	r5, [pc, #28]	@ (8009eec <_kill_r+0x20>)
 8009ed0:	2300      	movs	r3, #0
 8009ed2:	4604      	mov	r4, r0
 8009ed4:	4608      	mov	r0, r1
 8009ed6:	4611      	mov	r1, r2
 8009ed8:	602b      	str	r3, [r5, #0]
 8009eda:	f7f7 fe49 	bl	8001b70 <_kill>
 8009ede:	1c43      	adds	r3, r0, #1
 8009ee0:	d102      	bne.n	8009ee8 <_kill_r+0x1c>
 8009ee2:	682b      	ldr	r3, [r5, #0]
 8009ee4:	b103      	cbz	r3, 8009ee8 <_kill_r+0x1c>
 8009ee6:	6023      	str	r3, [r4, #0]
 8009ee8:	bd38      	pop	{r3, r4, r5, pc}
 8009eea:	bf00      	nop
 8009eec:	2000052c 	.word	0x2000052c

08009ef0 <_getpid_r>:
 8009ef0:	f7f7 be36 	b.w	8001b60 <_getpid>

08009ef4 <_init>:
 8009ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ef6:	bf00      	nop
 8009ef8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009efa:	bc08      	pop	{r3}
 8009efc:	469e      	mov	lr, r3
 8009efe:	4770      	bx	lr

08009f00 <_fini>:
 8009f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f02:	bf00      	nop
 8009f04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f06:	bc08      	pop	{r3}
 8009f08:	469e      	mov	lr, r3
 8009f0a:	4770      	bx	lr
