 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Thu Nov 11 02:20:56 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: R_236 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_158 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  R_236/CK (DFF_X2)                      0.0000     0.0000 r
  R_236/Q (DFF_X2)                       0.6422     0.6422 f
  U1234/ZN (XNOR2_X2)                    0.2871     0.9292 r
  U706/ZN (XNOR2_X1)                     0.3488     1.2780 r
  U500/ZN (XNOR2_X1)                     0.4050     1.6830 r
  U499/ZN (INV_X2)                       0.0519     1.7349 f
  U498/ZN (NAND3_X1)                     0.1557     1.8906 r
  U1278/ZN (AOI22_X1)                    0.1368     2.0274 f
  R_158/D (DFF_X1)                       0.0000     2.0274 f
  data arrival time                                 2.0274

  clock clk (rise edge)                  2.4310     2.4310
  clock network delay (ideal)            0.0000     2.4310
  clock uncertainty                     -0.0500     2.3810
  R_158/CK (DFF_X1)                      0.0000     2.3810 r
  library setup time                    -0.3534     2.0276
  data required time                                2.0276
  -----------------------------------------------------------
  data required time                                2.0276
  data arrival time                                -2.0274
  -----------------------------------------------------------
  slack (MET)                                       0.0002


1
