<?xml version="1.0"?>
<configuration platform="MTL" req_pch="True">
<!--
CHIPSEC: Platform Security Assessment Framework
Copyright (c) 2024, Intel Corporation

This program is free software; you can redistribute it and/or
modify it under the terms of the GNU General Public License
as published by the Free Software Foundation; Version 2.

This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.

Contact information:
chipsec@intel.com
-->

<!--
XML configuration file for MeteorLake based platforms

https://www.intel.com/content/www/us/en/products/docs/processors/core/core-technical-resources.html#editorialtable_20740

* Intel(R) Core Ultra Processor Family Datasheet
-->

<!-- MTL Datasheet Volume 1: 792044 2.3 Table 7 -->
<info family="core" detection_value="0xA06A4">
    <sku did="0x7D00" name="Meteor Lake" code="MTL" longname="MTL-M 282" />
    <sku did="0x7D01" name="Meteor Lake" code="MTL" longname="MTL-P 682" />
    <sku did="0x7D02" name="Meteor Lake" code="MTL" longname="MTL-P 282" />
    <sku did="0x7D14" name="Meteor Lake" code="MTL" longname="MTL-P 482" />
    <sku did="0x7D16" name="Meteor Lake" code="MTL" longname="MTL-P 242" />
</info>

<mmio>
    <bar name="MCHBAR" bus="0" dev="0" fun="0" reg="0x48" width="8" mask="0x3FFFFFE0000" size="0x8000" enable_bit="0" desc="Host Memory Mapped Register Range"/>
    <bar name="TMBAR"      register="TMBAR"      base_field="BA" size="0x20000"   desc="" />
    <bar name="HDABAR"     register="HDABAR"     base_field="BA" size="0x4000"    desc="" />
    <bar name="VTDPVC0BAR" register="VTDPVC0BAR" base_field="BA" size="0x1000"    desc="" />
    <bar name="GTTMMADR"   register="GTTMMADR"   base_field="BA" size="0x1000000" desc="" />
    <bar name="IPUVTDBAR"  register="IPUVTDBAR"  base_field="BA" size="0x1000"    desc="" />
    <bar name="ABASE"      register="ABASE"      base_field="BA" size="0x100"     desc="ACPI Base Address"/>
    <bar name="PWRMBASE"   register="PWRMBASE"   base_field="BA" size="0x2000"    desc="Power Management Register Range"/>
</mmio>

<pci>
    <device name="VMD"    bus="0"   dev="0x14" fun="0" vid="0x8086" />
    <device name="P2SBC"  bus="0x0" dev="0x1F" fun="1" vid="0x8086" />
</pci>

<registers>
    <!-- Host Bridge -->
    <register name="PCI0.0.0_GGC" type="pcicfg" bus="0" dev="0" fun="0" offset="0x50" size="2" desc="Graphics Control" >
        <field name="GMS"     bit="8" size="8" desc="GMS" />
        <field name="GGMS"    bit="6" size="2" desc="GGMS" />
        <field name="VAMEN"   bit="2" size="1" desc="VAMEN" />
        <field name="IVD"     bit="1" size="1" desc="IVD" />
        <field name="GGCLOCK" bit="0" size="1" desc="GGC Lock"/>
    </register>
    <register name="PCI0.0.0_PAVPC" type="pcicfg" bus="0" dev="0" fun="0" offset="0x58" size="4" desc="Protected Audio Video Path Control" >
        <field name="PCMBASE"   bit="20" size="12" desc="PCMBASE" />
        <field name="ASMFEN"    bit="6"  size="1"  desc="ASMF Method Enable" />
        <field name="OVTATTACK" bit="4"  size="1"  desc="Override Unsolicited Connection State Attack and Terminate" />
        <field name="PAVPLCK"   bit="2"  size="1"  desc="PAVP Lock" />
        <field name="PAVPE"     bit="1"  size="1"  desc="PAVP Enable" />
        <field name="PCME"      bit="0"  size="1"  desc="PCM Enable" />
    </register>
    <register name="PCI0.0.0_DPR" type="pcicfg" bus="0" dev="0" fun="0" offset="0x5C" size="4" desc="DMA Protected Region">
        <field name="TOPOFDPR" bit="20" size="12" desc="Top of DPR" />
        <field name="DPRSIZE"  bit="4"  size="8"  desc="DPR Size" />
        <field name="EPM"      bit="2"  size="1"  desc="DPR Enable" />
        <field name="PRS"      bit="1"  size="1"  desc="DPR Status" />
        <field name="LOCK"     bit="0"  size="1"  desc="DPR Lock" />
    </register>
    <register name="PCI0.0.0_TOM" type="pcicfg" bus="0" dev="0" fun="0" offset="0xA0" size="8" desc="Top of Memory" >
        <field name="TOM"  bit="20" size="22" desc=""/>
        <field name="LOCK" bit="0"  size="1"  desc=""/>
    </register>
    <register name="PCI0.0.0_TOUUD" type="pcicfg" bus="0" dev="0" fun="0" offset="0xA8" size="8" desc="Top of Upper Usable DRAM" >
        <field name="TOUUD" bit="20" size="22" desc=""/>
        <field name="LOCK"  bit="0"  size="1"  desc=""/>
    </register>
    <register name="PCI0.0.0_BDSM" type="pcicfg" bus="0" dev="0" fun="0" offset="0xB0" size="4" desc="Base Data of Stolen Memory" >
        <field name="BDSM" bit="20" size="12" desc=""/>
        <field name="LOCK" bit="0"  size="1"  desc=""/>
    </register>
    <register name="PCI0.0.0_BGSM" type="pcicfg" bus="0" dev="0" fun="0" offset="0xB4" size="4" desc="Base of GTT Stolen Memory" >
        <field name="BGSM" bit="20" size="12" desc=""/>
        <field name="LOCK" bit="0"  size="1"  desc=""/>
    </register>
    <register name="PCI0.0.0_TSEGMB" type="pcicfg" bus="0" dev="0" fun="0" offset="0xB8" size="4" desc="TSEG Memory Base" >
        <field name="TSEGMB" bit="20" size="12" desc=""/>
        <field name="LOCK"   bit="0"  size="1"  desc=""/>
    </register>
    <register name="PCI0.0.0_TOLUD" type="pcicfg" bus="0" dev="0" fun="0" offset="0xBC" size="4" desc="Top of Low Usable DRAM" >
        <field name="TOLUD" bit="20" size="12" desc=""/>
        <field name="LOCK"  bit="0"  size="1"  desc=""/>
    </register>

    <!-- Processor Graphics -->
    <register name="GTTMMADR" type="pcicfg" bus="0" dev="0x2" fun="0" offset="0x10" size="8" desc="Graphics Translation Table Memory Mapped Range Address" >
        <field name="BA" bit="26" size="6" desc="Memory Base Address"/>
    </register>

    <!-- Dynamic Tuning Technology -->
    <register name="TMBAR" type="pcicfg" bus="0" dev="0x4" fun="0" offset="0x10" size="8" desc="Thermal Controller Base Address" >
        <field name="BA" bit="17" size="26" desc="TMMBA"/>
    </register>

    <!-- MCHBAR Registers-->
    <register name="VTBAR" type="mmio" bar="MCHBAR" offset="0x5410" size="8" desc="VT-d MMIO Base Address">
        <field name="Base"   bit="13" size="29" desc="VTD Base Address"/>
        <field name="Enable" bit="0"  size="1"  desc="Enable"/>
    </register>
    <register name="PCI0.0.0_REMAPBASE" type="mmio" bar="MCHBAR" offset="0xD890" size="8" desc="" >
    </register>
    <register name="PCI0.0.0_REMAPLIMIT" type="mmio" bar="MCHBAR" offset="0xD898" size="8" desc="" >
    </register>

    <!-- Sideband Register Access Registers -->
    <register name="SBREG_BAR" type="pcicfg" device="P2SBC" offset="0x10" size="8" desc="Sideband Register Access BAR">
        <field name="RBA" bit="28" size="36" desc="Register Base Address"/>
    </register>
    <register name="P2SBC" type="pcicfg" device="P2SBC" offset="0xE0" size="4" desc="P2SB Configuration Register">
        <field name="HIDE"     bit="8"  size="1" desc="Hide SBREG_BAR"/>
	    <field name="MASKLOCK" bit="17" size="1" desc="P2SB Mask Lock"/>
        <field name="SBILOCK"  bit="31" size="1" desc="SBI register Lock"/>
    </register>

    <!-- GEN_PMCON_A -->
    <register name="GEN_PMCON_1" type="mmio" bar="PWRMBASE" offset="0x1020" size="4" desc="General PM Configuration A">
        <field name="ESPI_SMI_LOCK" bit="8" size="1" desc=""/>
    </register>

    <!-- GEN_PMCON_B -->
    <register name="GEN_PMCON_2" type="mmio" bar="PWRMBASE" offset="0x1024" size="4" desc="General PM Configuration B">
        <field name="SMI_LOCK" bit="4" size="1"/>
        <field name="VR_CONFIG_LOCK" bit="17" size="1" desc="Locks EXT_RAIL_CONFIG and EXT_V1P05_VR_CONFIG"/>
    </register>

    <!-- Power Management Controller (BAR0/1) -->
    <register name="PM1_CNT" type="mmio" bar="PWRMBASE" offset="0x4" size="4" desc="" >
        <field name="SCI_EN" bit="0" size="1" desc=""/>
        <field name="GBL_RLS" bit="2" size="1" desc=""/>
        <field name="SLP_TYP" bit="10" size="3" desc=""/>
        <field name="SLP_EN" bit="13" size="1" desc=""/>
    </register>
    <register name="PM1_TMR" type="mmio" bar="PWRMBASE" offset="0x8" size="4" desc="" >
        <field name="TMR_VAL" bit="0" size="24" desc=""/>
    </register>
    <register name="SMI_EN" type="iobar" bar="ABASE" offset="0x30" size="4" desc="" >
        <field name="GBL_SMI_EN" bit="0" size="1" desc=""/>
        <field name="TCO_EN" bit="13" size="1" desc=""/>
        <field name="GPIO_UNLOCK_SMI_EN" bit="27" size="1" desc=""/>
    </register>
    <register name="ETR3" type="mmio" bar="PWRMBASE" offset="0x1048" size="4" desc="Extended Test Mode Register 3" >
        <field name="CF9GR" bit="20" size="1" desc="CF9h Global Reset"/>
        <field name="CF9LOCK" bit="31" size="1" desc="CF9h Lock"/>
    </register>
    <register name="SSML" type="mmio" bar="PWRMBASE" offset="0x104c" size="4" desc="SET STRAP MSG LOCK" >
        <field name="SSL" bit="0" size="1" desc="Set Strap Lock"/>
    </register>
    <register name="ECRPTEN" type="mmio" bar="PWRMBASE" offset="0x1510" size="4" desc="EC Thermal Sensor Reporting Enable" >
        <field name="ECRPTENLOCK" bit="31" size="1" desc="EC Thermal Sensor Reporting Enable Lock"/>
    </register>
    <register name="TL" type="mmio" bar="PWRMBASE" offset="0x1520" size="4" desc="Throttle Level" >
        <field name="TLLOCK" bit="31" size="1" desc="Throttle Level Lock"/>
    </register>
    <register name="TLEN" type="mmio" bar="PWRMBASE" offset="0x1528" size="4" desc="Throttle Levels Enable" >
        <field name="TLENLOCK" bit="31" size="1" desc="Throttle Levels Enable Lock"/>
    </register>
    <register name="PHLC" type="mmio" bar="PWRMBASE" offset="0x1540" size="4" desc="PCH Hot Level Control" >
        <field name="PHLCLOCK" bit="31" size="1" desc="PCH Hot Level Control Lock"/>
    </register>
    <register name="ACTL" type="mmio" bar="PWRMBASE" offset="0x1BD8" size="4" desc="ACPI Control">
        <field name="SCIS"    bit="0" size="3" desc="SCI IRQ Select"/>
        <field name="EN"      bit="7" size="1" desc="ACPI Enable"/>
    </register>

    <!-- SMBus Host Controller -->
    <!-- SBA -->
    <register name="TCOBASE"    type="pcicfg" device="SMBUS" offset="0x50" size="4" desc="TCO Base Address">
        <field name="IOS"   bit="0" size="1"  desc="I/O space"/>
        <field name="TCOBA" bit="5" size="11" desc="TCO Base Address"/>
    </register>
    <register name="TCOCTL"     type="pcicfg" device="SMBUS" offset="0x54" size="4" desc="TCO Control">
        <field name="TCO_BASE_LOCK" bit="0" size="1" desc="TCO Base Lock"/>
        <field name="TCO_BASE_EN"   bit="8" size="1" desc="TCO Base Enable"/>
    </register>

    <!-- Sideband Register Access Registers -->
    <register name="EPMASK0" type="mmcfg" device="P2SBC" offset="0x220" size="4" desc="Endpoint Mask 0">
    </register>
    <register name="EPMASK1" type="mmcfg" device="P2SBC" offset="0x224" size="4" desc="Endpoint Mask 1">
    </register>
    <register name="EPMASK2" type="mmcfg" device="P2SBC" offset="0x228" size="4" desc="Endpoint Mask 2">
    </register>
    <register name="EPMASK3" type="mmcfg" device="P2SBC" offset="0x22C" size="4" desc="Endpoint Mask 3">
    </register>
    <register name="EPMASK4" type="mmcfg" device="P2SBC" offset="0x230" size="4" desc="Endpoint Mask 4">
    </register>
    <register name="EPMASK5" type="mmcfg" device="P2SBC" offset="0x234" size="4" desc="Endpoint Mask 5">
    </register>
    <register name="EPMASK6" type="mmcfg" device="P2SBC" offset="0x238" size="4" desc="Endpoint Mask 6">
    </register>
    <register name="EPMASK7" type="mmcfg" device="P2SBC" offset="0x23C" size="4" desc="Endpoint Mask 7">
    </register>

    <register name="BFPR" type="mmio" bar="SPIBAR" offset="0x00" size="4" desc="BIOS Flash Primary Region Register (= FREG1)">
        <field name="PRB"  bit="0"  size="15" desc="BIOS Flash Primary Region Base"/>
        <field name="PRL"  bit="16" size="15" desc="BIOS Flash Primary Region Limit"/>
    </register>

    <!-- Power Management Controller -->
    <register name="PM1_CNT" type="mmio" bar="PWRMBASE" offset="0x4" size="4" desc="" >
        <field name="SCI_EN" bit="0" size="1" desc=""/>
        <field name="BM_RLD" bit="1" size="1" desc=""/>
        <field name="GBL_RLS" bit="2" size="1" desc=""/>
        <field name="SLP_TYP" bit="10" size="3" desc=""/>
        <field name="SLP_EN" bit="13" size="1" desc=""/>
    </register>

    <register name="ACTL" type="mmio" bar="PWRMBASE" offset="0x1BD8" size="4" desc="ACPI Control">
        <field name="SCIS"    bit="0" size="3" desc="SCI IRQ Select"/>
        <field name="EN"      bit="7" size="1" desc="ACPI Enable"/>
    </register>

    <!-- SPI Interface Controller -->
    <!-- BIOS_SPI_BC -->
    <register name="BC" type="pcicfg" device="SPI" offset="0xDC" size="4" desc="BIOS Control">
        <field name="BIOSWE"   bit="0" size="1" desc="BIOS Write Enable" />
        <field name="BLE"      bit="1" size="1" desc="BIOS Lock Enable" />
        <field name="SRC"      bit="2" size="2" desc="SPI Read Configuration" />
        <field name="TSS"      bit="4" size="1" desc="Top Swap Status" />
        <field name="SMM_BWP"  bit="5" size="1" desc="SMM BIOS Write Protection" />
        <field name="BBS"      bit="6" size="1" desc="Boot BIOS Strap" />
        <field name="BILD"     bit="7" size="1" desc="BIOS Interface Lock Down"/>
        <field name="ASE_BWP"  bit="11" size="1" desc="Async SMI Enable for BIOS Write Protection"/>
        <field name="EXT_BIOS_LIMIT_OFFSET" bit="12" size="15" desc="Extended BIOS Region limit"/>
        <field name="EXT_BIOS_EN" bit="27" size="1" desc="Extended BIOS Region Enable"/>
        <field name="EXT_BIOS_LOCK" bit="28" size="1" desc="Extended BIOS Region limit lock"/>
    </register>

    <!-- BIOS_HSFSTS_CTL -->
    <register name="HSFS" type="mmio" bar="SPIBAR" offset="0x4" size="4" desc="Hardware Sequencing Flash Status Register">
        <field name="FDONE"     bit="0"  size="1" desc="Flash Cycle Done"/>
        <field name="FCERR"     bit="1"  size="1" desc="Flash Cycle Error"/>
        <field name="AEL"       bit="2"  size="1" desc="Access Error Log"/>
        <field name="SAF_ERROR" bit="3"  size="1" desc="SAF Error"/>
        <field name="SAF_DLE"   bit="4"  size="1" desc="SAF Data Length Error"/>
        <field name="SCIP"      bit="5"  size="1" desc="SPI cycle in progress"/>
        <field name="SAF_LE"    bit="6"  size="1" desc="SAF link Error"/>
        <field name="SAF_MODE"  bit="7"  size="1" desc="SAF Mode Active"/>
        <field name="SAF_CE"    bit="8"  size="1" desc="SAF ctype error "/>
        <field name="WRSDIS"    bit="11" size="1" desc="Write status disable"/>
        <field name="PR34LKD"   bit="12" size="1" desc="PRR3 PRR4 Lock-Down"/>
        <field name="FDOPSS"    bit="13" size="1" desc="Flash Descriptor Override Pin-Strap Status"/>
        <field name="FDV"       bit="14" size="1" desc="Flash Descriptor Valid"/>
        <field name="FLOCKDN"   bit="15" size="1" desc="Flash Configuration Lock-Down"/>
        <field name="FGO"       bit="16" size="1" desc="Flash cycle go"/>
        <field name="FCYCLE"    bit="17" size="4" desc="Flash Cycle Type"/>
        <field name="WET"       bit="21" size="1" desc="Write Enable Type"/>
        <field name="FDBC"      bit="24" size="6" desc="Flash Data Byte Count"/>
        <field name="FSMIE"     bit="31" size="1" desc="Flash SPI SMI# Enable"/>
    </register>

    <!-- MSRs -->
    <register name="IA32_APIC_BASE" type="msr" msr="0x1B" desc="Local APIC Base">
        <field name="BSP"       bit="8"  size="1"  desc="Bootstrap Processor" />
        <field name="x2APICEn"  bit="10" size="1"  desc="Enable x2APIC mode" />
        <field name="En"        bit="11" size="1"  desc="APIC Global Enable" />
        <field name="APICBase"  bit="12" size="40" desc="APIC Base" />
    </register>
    <register name="MSR_BIOS_DONE" type="msr" msr="0x151" desc="BIOS Done Status">
        <field name="IA_UNTRUSTED"  bit="0" size="1" desc="Untrusted mode enable bit"/>
        <field name="SoC_BIOS_DONE" bit="1" size="1" desc="SoC init done"/>
    </register>
    <register name="PRMRR_MASK" type="msr" msr="0x1F5" desc="PRMRR MASK register">
        <field name="PRMRR_LOCK"      bit="10" size="1"  desc="PRMRR Lock Bit" />
        <field name="PRMRR_VLD"       bit="11" size="1"  desc="PRMRR Valid Bit set by mcheck" />
        <field name="PRMRR_mask_bits" bit="12" size="34" desc="PRMRR mask bits" />
    </register>
    <register name="MSR_SMM_FEATURE_CONTROL" type="msr" msr="0x4E0" desc="Enhanced SMM Feature Control">
        <field name="LOCK"            bit="0" size="1"  desc="Lock bit" />
        <field name="SMM_Code_Chk_En" bit="2" size="1"  desc="Prevents SMM from executing code outside the ranges defined by the SMRR" />
    </register>
    <register name="MSR_PPIN_CTL" type="msr" msr="0x4E" desc="Protected Processor Inventory Number Enable Control Register">
        <field name="ENABLE" bit="1" size="1" desc="Enabled MSR_PPIN_CTL register" />
        <field name="LOCK"   bit="0" size="1" desc="Lock MSR_PPIN_CTL register" />
    </register>
    <register name="MTRRCAP" type="msr" msr="0xFE" size="4" desc="MTRR Capabilities MSR" >
        <field name="VCNT"             bit="0"  size="8" desc="Variable Range Registers Count" />
        <field name="Fixed_Range_MTRR" bit="8"  size="1" desc="Fixed range MTRRs Supported" />
        <field name="WC"               bit="10" size="1" desc="WC Supported" />
        <field name="SMRR"             bit="11" size="1" desc="SMRR Supported" />
        <field name="PRMRR"            bit="12" size="1" desc="PRMRR Supported" />
    </register>
    <register name="MSR_CRASHLOG_CONTROL" type="msr" msr="0x1f1" desc="CrashLog Control Register">
        <field name="CDDIS"   bit="0" size="1" desc="Indicates that Crash Dump is disabled" />
    </register>
    <register name="IA32_TME_CAPABILITY" type="msr" msr="0x981" desc="Encryption Policies Supported by TME and MKTME">
        <field name="AES_XTS"               bit="0"  size="1"  desc="Enumerate support for AES-XTS 128" />
        <field name="AES_XTS_INTEGRITY"     bit="1"  size="1"  desc="Enumerate support for AES-XTS 128 with integrity" />
        <field name="AES_XTS_256"           bit="2"  size="1"  desc="Enumerate support for AES-XTS 256" />
        <field name="MK_TME_MAX_KEYID_BITS" bit="32" size="4"  desc="Key identifiers for multi-key memory encryption" />
        <field name="MK_TME_MAX_KEYS"       bit="36" size="15" desc="Maximum number of keys which are available" />
    </register>
    <register name="IA32_TME_ACTIVATE" type="msr" msr="0x982" desc="Generate or Restore Keys TME and MKTME">
        <field name="LOCK"                 bit="0"  size="1"  desc="Lock TME MSRs" />
        <field name="ENABLE"               bit="1"  size="1"  desc="TME Enabled" />
        <field name="KEY_SELECT"           bit="2"  size="1"  desc="Key Select" />
        <field name="SAVE_KEY_FOR_STANDBY" bit="3"  size="1"  desc="Save key into storage to be used when resume from standby" />
        <field name="TME_POLICY"           bit="4"  size="4"  desc="TME Policy" />
        <field name="RESERVED"             bit="8"  size="23" desc="Reserved" />
        <field name="MK_TME_KEYID_BITS"    bit="32" size="4"  desc="Number of MK-TME KEY-ID Bits" />
    </register>
    <!-- Undefined Registers-->
    <register name="PCI0.0.0_SMRAMC"      undef="Compatible SMRAM is not supported." />
    <register name="PCI0.0.0_MESEG_BASE"  undef="MESEG mapping method has changed." />
    <register name="PCI0.0.0_MESEG_MASK"  undef="MESEG mapping method has changed." />
    <register name="PRMRR_UNCORE_PHYBASE" undef="Not defined for the platform" />
    <register name="PRMRR_UNCORE_MASK"    undef="Not defined for the platform" />
    <register name="MSR_LT_LOCK_MEMORY"   undef="Not defined for the platform" />
    <register name="LT_LOCK_MEMORY"       undef="Not defined for the platform" />
</registers>

</configuration>