
test_vga_basica.o:     file format elf32-sisa
test_vga_basica.o
architecture: sisa:3, flags 0x00000010:
HAS_SYMS
start address 0x00000000

Sections:
Idx Name          Size      VMA       LMA       File off  Algn  Flags
  0 .text         0000004a  00000000  00000000  00000034  2**0  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  0000007e  2**0  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  0000007e  2**0  ALLOC
SYMBOL TABLE:
00000000 l    d  .text	00000000 .text
00000000 l    d  .data	00000000 .data
00000000 l    d  .bss	00000000 .bss
0000000e l       .text	00000000 bvga1
00000010 l       .text	00000000 bvga2
00000038 l       .text	00000000 inccol
00000040 l       .text	00000000 incfil



test_vga_basica.o:     file format elf32-sisa

Disassembly of section .text:

00000000 <bvga1-0xe>:
   0:	5e0f 	movi	r7, 15
   2:	7f09 	out	9, r7
   4:	5000 	movi	r0, 0
   6:	51a0 	movhi	r0, -96
   8:	5200 	movi	r1, 0
   a:	5630 	movi	r3, 48
   c:	5a00 	movi	r5, 0

0000000e <bvga1>:
   e:	5400 	movi	r2, 0

00000010 <bvga2>:
  10:	5e08 	movi	r7, 8
  12:	0e7f 	shl	r7, r1, r7
  14:	0fca 	or	r7, r7, r2
  16:	7f0a 	out	10, r7
  18:	5e50 	movi	r7, 80
  1a:	8847 	mul	r4, r1, r7
  1c:	0922 	add	r4, r4, r2
  1e:	5e08 	movi	r7, 8
  20:	0f7f 	shl	r7, r5, r7
  22:	0ee7 	add	r7, r3, r7
  24:	7f0a 	out	10, r7
  26:	0924 	add	r4, r4, r4
  28:	0920 	add	r4, r4, r0
  2a:	4f00 	st	0(r4), r7
  2c:	26c1 	addi	r3, r3, 1
  2e:	2b41 	addi	r5, r5, 1
  30:	5e40 	movi	r7, 64
  32:	1f47 	cmplt	r7, r5, r7
  34:	6f01 	bnz	r7, 4
  36:	5a00 	movi	r5, 0

00000038 <inccol>:
  38:	2481 	addi	r2, r2, 1
  3a:	5e50 	movi	r7, 80
  3c:	1e87 	cmplt	r7, r2, r7
  3e:	6fe8 	bnz	r7, -46

00000040 <incfil>:
  40:	2241 	addi	r1, r1, 1
  42:	5e1e 	movi	r7, 30
  44:	1e47 	cmplt	r7, r1, r7
  46:	6fe3 	bnz	r7, -56
  48:	ffff 	halt	
