var areaJSON={"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[21.1018, 11.3447, 10.4996, 16.7711, 0], "total":[93649, 179418, 455, 0, 164], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[66800, 133600, 182, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[2770, 9860, 18, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 12 global loads and 4 global stores. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 12 global loads and 4 global stores."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/hnj1476724450050.html"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"prepare_array_for_positions", "compute_units":1, "type":"function", "total_percent":[1.59948, 1.01744, 0.675269, 3.4648, 0], "total_kernel_resources":[7873, 11539, 94, 0, 41], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"prepare_array_for_positions.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[406, 520, 11, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[406, 520, 11, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":2, "data":[1, 1, 0, 0, 0]}]}, {"name":"prepare_positions.cl:20", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":20}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"prepare_positions.cl:25", "type":"resource", "data":[1802, 1377, 0, 0, 31], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":25}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[1791, 1377, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"prepare_positions.cl:26", "type":"resource", "data":[4291, 7229, 83, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":26}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[22, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":4, "data":[4264, 7229, 83, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}, {"type":"text", "text":"Load uses a Prefetching LSU"}, {"type":"brief", "text":"Prefetching LSU"}, {"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}]}]}]}, {"name":"prepare_array_for_rows_positions", "compute_units":1, "type":"function", "total_percent":[0.906672, 0.585908, 0.375761, 1.21637, 0], "total_kernel_resources":[4186, 6421, 33, 0, 41], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"prepare_array_for_rows_positions.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[133, 141, 5, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[133, 141, 5, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"prepare_positions.cl:38", "type":"resource", "data":[35.5, 1.5, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":38}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"prepare_positions.cl:43", "type":"resource", "data":[2678.5, 3867.5, 28, 0, 31], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":43}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":3, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[22, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[864, 2490, 28, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}, {"type":"text", "text":"Load uses a Prefetching LSU"}, {"type":"brief", "text":"Prefetching LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[1791, 1377, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}]}, {"name":"prepare_array_for_shift", "compute_units":1, "type":"function", "total_percent":[1.59942, 1.01744, 0.675211, 3.4648, 0], "total_kernel_resources":[7873, 11538, 94, 0, 41], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"prepare_array_for_shift.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[406, 519, 11, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[406, 519, 11, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"prepare_positions.cl:58", "type":"resource", "data":[35.5, 1.5, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":58}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"prepare_positions.cl:64", "type":"resource", "data":[1802.5, 1377.5, 0, 0, 31], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":64}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[1791, 1377, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"prepare_positions.cl:65", "type":"resource", "data":[4290, 7229, 83, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":65}]], "children":[{"name":"1-bit And", "type":"resource", "count":4, "data":[4, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[22, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":4, "data":[4264, 7229, 83, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}, {"type":"text", "text":"Load uses a Prefetching LSU"}, {"type":"brief", "text":"Prefetching LSU"}, {"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}]}]}]}, {"name":"prepare_for_shift_empty_rows", "compute_units":1, "type":"function", "total_percent":[0.901026, 0.581344, 0.374122, 1.17951, 0], "total_kernel_resources":[4147, 6393, 32, 0, 41], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"prepare_for_shift_empty_rows.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[108, 114, 4, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[108, 114, 4, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"prepare_positions.cl:77", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":77}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"prepare_positions.cl:81", "type":"resource", "data":[2666, 3867, 28, 0, 31], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":81}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[864, 2490, 28, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}, {"type":"text", "text":"Load uses a Prefetching LSU"}, {"type":"brief", "text":"Prefetching LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[1791, 1377, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}]}]};
var area_srcJSON={"children":[{"children":[{"data":[66800,133600,182,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[2770,9860,18,0,0],"details":[{"text":"Global interconnect for 12 global loads and 4 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 12 global loads and 4 global stores.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/hnj1476724450050.html"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[0,0,0,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"children":[{"count":"1","data":[406,520,11,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Xor","type":"resource"}],"data":[407,521,11,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl","line":"20"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl","line":20}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl:20","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl","line":"25"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[1791,1377,0,0,31],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl","line":"25"}]],"name":"Store","type":"resource"}],"data":[1802,1377,0,0,31],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl","line":25}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl:25","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl","line":"26"}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl","line":"26"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[22,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl","line":"26"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":4,"data":[4264,7229,83,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl","line":"26"}]],"name":"Load","type":"resource"}],"data":[4291,7229,83,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl","line":26}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl:26","replace_name":"true","type":"resource"}],"compute_units":1,"data":[7873,11539,94,0,41],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"prepare_array_for_positions","total_kernel_resources":[7873,11539,94,0,41],"total_percent":[1.59948,1.01744,0.675269,3.4648,0],"type":"function"},{"children":[{"data":[0,0,0,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"children":[{"count":"1","data":[133,141,5,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"}],"data":[134,141,5,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl","line":"38"}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl","line":"38"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35.5,1.5,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl","line":38}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl:38","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl","line":"43"}]],"name":"1-bit Or","type":"resource"},{"count":3,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl","line":"43"}]],"name":"1-bit Xor","type":"resource"},{"count":2,"data":[22,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl","line":"43"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[864,2490,28,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl","line":"43"}]],"name":"Load","type":"resource"},{"count":1,"data":[1791,1377,0,0,31],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl","line":"43"}]],"name":"Store","type":"resource"}],"data":[2678.5,3867.5,28,0,31],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl","line":43}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl:43","replace_name":"true","type":"resource"}],"compute_units":1,"data":[4186,6421,33,0,41],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"prepare_array_for_rows_positions","total_kernel_resources":[4186,6421,33,0,41],"total_percent":[0.906672,0.585908,0.375761,1.21637,0],"type":"function"},{"children":[{"data":[0,0,0,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"children":[{"count":"1","data":[406,519,11,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"}],"data":[407,519,11,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl","line":"58"}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl","line":"58"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35.5,1.5,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl","line":58}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl:58","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl","line":"64"}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl","line":"64"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[1791,1377,0,0,31],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl","line":"64"}]],"name":"Store","type":"resource"}],"data":[1802.5,1377.5,0,0,31],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl","line":64}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl:64","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[4,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl","line":"65"}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[22,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl","line":"65"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":4,"data":[4264,7229,83,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl","line":"65"}]],"name":"Load","type":"resource"}],"data":[4290,7229,83,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl","line":65}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl:65","replace_name":"true","type":"resource"}],"compute_units":1,"data":[7873,11538,94,0,41],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"prepare_array_for_shift","total_kernel_resources":[7873,11538,94,0,41],"total_percent":[1.59942,1.01744,0.675211,3.4648,0],"type":"function"},{"children":[{"data":[0,0,0,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"children":[{"count":"1","data":[108,114,4,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[108,114,4,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl","line":"77"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl","line":77}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl:77","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl","line":"81"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[864,2490,28,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl","line":"81"}]],"name":"Load","type":"resource"},{"count":1,"data":[1791,1377,0,0,31],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl","line":"81"}]],"name":"Store","type":"resource"}],"data":[2666,3867,28,0,31],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl","line":81}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl:81","replace_name":"true","type":"resource"}],"compute_units":1,"data":[4147,6393,32,0,41],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"prepare_for_shift_empty_rows","total_kernel_resources":[4147,6393,32,0,41],"total_percent":[0.901026,0.581344,0.374122,1.17951,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[26849,45818,273,0,164],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[93649,179418,455,0,164],"total_percent":[21.1018,11.3447,10.4996,16.7711,0],"type":"module"};
var mavJSON={"nodes":[{"type":"kernel", "id":2, "name":"prepare_array_for_positions", "children":[{"type":"bb", "id":3, "name":"prepare_array_for_positions.B0", "children":[{"type":"inst", "id":4, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":26}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"1", "Latency":"192", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":5, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":26}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Prefetching", "Stall-free":"No", "Loads from":"global_id", "Start Cycle":"191", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":6, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":26}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"194", "Latency":"192", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":7, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":26}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Prefetching", "Stall-free":"No", "Loads from":"global_id", "Start Cycle":"194", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":8, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":25}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"387", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":9, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":10, "name":"End", "details":[{"type":"table", "Start Cycle":"389", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"389"}]}]}, {"type":"kernel", "id":12, "name":"prepare_array_for_rows_positions", "children":[{"type":"bb", "id":13, "name":"prepare_array_for_rows_positions.B0", "children":[{"type":"inst", "id":14, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":43}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"1", "Latency":"160", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":15, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":43}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Prefetching", "Stall-free":"No", "Loads from":"global_id", "Start Cycle":"1", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":16, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":43}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"162", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":17, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":18, "name":"End", "details":[{"type":"table", "Start Cycle":"164", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"164"}]}]}, {"type":"kernel", "id":19, "name":"prepare_array_for_shift", "children":[{"type":"bb", "id":20, "name":"prepare_array_for_shift.B0", "children":[{"type":"inst", "id":21, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":65}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"1", "Latency":"192", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":22, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":65}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Prefetching", "Stall-free":"No", "Loads from":"global_id", "Start Cycle":"191", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":23, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":65}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"194", "Latency":"192", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":24, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":65}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Prefetching", "Stall-free":"No", "Loads from":"global_id", "Start Cycle":"194", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":25, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":64}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"387", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":26, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":27, "name":"End", "details":[{"type":"table", "Start Cycle":"389", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"389"}]}]}, {"type":"kernel", "id":28, "name":"prepare_for_shift_empty_rows", "children":[{"type":"bb", "id":29, "name":"prepare_for_shift_empty_rows.B0", "children":[{"type":"inst", "id":30, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":81}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"1", "Latency":"160", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":31, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":81}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Prefetching", "Stall-free":"No", "Loads from":"global_id", "Start Cycle":"1", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":32, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":81}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"162", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":33, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":34, "name":"End", "details":[{"type":"table", "Start Cycle":"164", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"164"}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":11, "name":"DDR", "details":[{"type":"table", "Number of banks":"1"}]}]}], "links":[{"from":4, "to":10}, {"from":5, "to":10}, {"from":6, "to":10}, {"from":7, "to":10}, {"from":8, "to":10}, {"from":9, "to":4}, {"from":9, "to":5}, {"from":4, "to":6}, {"from":5, "to":6}, {"from":4, "to":7}, {"from":5, "to":7}, {"from":4, "to":8}, {"from":5, "to":8}, {"from":6, "to":8}, {"from":7, "to":8}, {"from":8, "to":11}, {"from":11, "to":6}, {"from":11, "to":4}, {"from":11, "to":7}, {"from":11, "to":5}, {"from":14, "to":18}, {"from":15, "to":18}, {"from":16, "to":18}, {"from":17, "to":14}, {"from":17, "to":15}, {"from":14, "to":16}, {"from":15, "to":16}, {"from":16, "to":11}, {"from":11, "to":15}, {"from":11, "to":14}, {"from":21, "to":27}, {"from":22, "to":27}, {"from":23, "to":27}, {"from":24, "to":27}, {"from":25, "to":27}, {"from":26, "to":21}, {"from":26, "to":22}, {"from":21, "to":23}, {"from":22, "to":23}, {"from":21, "to":24}, {"from":22, "to":24}, {"from":21, "to":25}, {"from":22, "to":25}, {"from":23, "to":25}, {"from":24, "to":25}, {"from":11, "to":23}, {"from":25, "to":11}, {"from":11, "to":24}, {"from":11, "to":21}, {"from":11, "to":22}, {"from":30, "to":34}, {"from":31, "to":34}, {"from":32, "to":34}, {"from":33, "to":30}, {"from":33, "to":31}, {"from":30, "to":32}, {"from":31, "to":32}, {"from":11, "to":31}, {"from":11, "to":30}, {"from":32, "to":11}]};
var loopsJSON={"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: prepare_array_for_positions", "data":["", "", ""], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":12}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/ipp1476408832230.html"}]}]}, {"name":"Kernel: prepare_array_for_rows_positions", "data":["", "", ""], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":31}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/ipp1476408832230.html"}]}]}, {"name":"Kernel: prepare_array_for_shift", "data":["", "", ""], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":50}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/ipp1476408832230.html"}]}]}, {"name":"Kernel: prepare_for_shift_empty_rows", "data":["", "", ""], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":70}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/ipp1476408832230.html"}]}]}]};
var loop_attrJSON={"name":"loop_attributes", "id":4294967295, "nodes":[{"name":"prepare_array_for_positions", "id":3303331296, "clk":"No", "fmax":"240.00", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":16}]], "type":"kernel", "children":[{"name":"prepare_array_for_positions.B0", "id":3304768272, "af":"240.00", "br":"0", "ci":"0", "ii":"1", "ll":"1", "lt":"389.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "type":"bb"}]}, {"name":"prepare_array_for_rows_positions", "id":3311004304, "clk":"No", "fmax":"240.00", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":34}]], "type":"kernel", "children":[{"name":"prepare_array_for_rows_positions.B0", "id":3311053088, "af":"240.00", "br":"0", "ci":"0", "ii":"1", "ll":"1", "lt":"164.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "type":"bb"}]}, {"name":"prepare_array_for_shift", "id":3312851072, "clk":"No", "fmax":"240.00", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":54}]], "type":"kernel", "children":[{"name":"prepare_array_for_shift.B0", "id":3312821440, "af":"240.00", "br":"0", "ci":"0", "ii":"1", "ll":"1", "lt":"389.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "type":"bb"}]}, {"name":"prepare_for_shift_empty_rows", "id":3318244448, "clk":"No", "fmax":"240.00", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":73}]], "type":"kernel", "children":[{"name":"prepare_for_shift_empty_rows.B0", "id":3317697040, "af":"240.00", "br":"0", "ci":"0", "ii":"1", "ll":"1", "lt":"164.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "type":"bb"}]}]};
var summaryJSON={"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"prepare_array_for_positions", "data":["NDRange", "No", [256, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"Required workgroup size: (256, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 256"}, {"type":"text", "text":"The kernel does not use any work-group information (such as get_local_id() or get_group_id()).Local work-group size will be automatically modified to match global work-group size on launch.This is a hardware optimization."}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":12}]]}, {"name":"prepare_array_for_rows_positions", "data":["NDRange", "No", [256, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"Required workgroup size: (256, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 256"}, {"type":"text", "text":"The kernel does not use any work-group information (such as get_local_id() or get_group_id()).Local work-group size will be automatically modified to match global work-group size on launch.This is a hardware optimization."}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":31}]]}, {"name":"prepare_array_for_shift", "data":["NDRange", "No", [256, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"Required workgroup size: (256, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 256"}, {"type":"text", "text":"The kernel does not use any work-group information (such as get_local_id() or get_group_id()).Local work-group size will be automatically modified to match global work-group size on launch.This is a hardware optimization."}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":50}]]}, {"name":"prepare_for_shift_empty_rows", "data":["NDRange", "No", [256, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"Required workgroup size: (256, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 256"}, {"type":"text", "text":"The kernel does not use any work-group information (such as get_local_id() or get_group_id()).Local work-group size will be automatically modified to match global work-group size on launch.This is a hardware optimization."}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":70}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"prepare_array_for_positions", "data":[7873, 11539, 94, 0, 41], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":12}]]}, {"name":"prepare_array_for_rows_positions", "data":[4186, 6421, 33, 0, 41], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":31}]]}, {"name":"prepare_array_for_shift", "data":[7873, 11538, 94, 0, 41], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":50}]]}, {"name":"prepare_for_shift_empty_rows", "data":[4147, 6393, 32, 0, 41], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":70}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[24079, 35891, 253, 0, 164]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[2770, 9860, 18, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[66800, 133600, 182, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[93649, 179418, 455, 0, 164], "data_percent":[10.9608, 10.4996, 16.7711, 0]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[{"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":26}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "line":65}]]}]}};
var warningsJSON={"nodes":[{"details":[{"text":"Compiler Warning: addpipe in board_spec.xml is set to 1 which is no longer supported"}],"name":"addpipe in board_spec.xml is set to 1 which is no longer supported"}]};
var fileJSON=[{"path":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "name":"prepare_positions.cl", "has_active_debug_locs":false, "absName":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prepare_positions.cl", "content":"//#ifndef RUN\012//\012//#include \"../clion_defines.cl\"\012//#define GROUP_SIZE 256\012//#define restrict\012//#define local\012//#endif\012\012#define __local local\012\012__attribute__((reqd_work_group_size(256,1,1)))\012__kernel void prepare_array_for_positions(__global uint* restrict result,\012                                          __global const uint* restrict rows,\012                                          __global const uint* restrict cols,\012                                          uint size\012                                          ) {\012\012    uint global_id = get_global_id(0);\012\012    if (global_id >= size) {\012        return;\012    }\012\012    // if on global_id - 1 we have the same value, we write 0 in result, otherwise 1\012    result[global_id] = global_id == 0 ? 1 :\012                        (cols[global_id] == cols[global_id - 1]) && (rows[global_id] == rows[global_id - 1]) ?\012                        0 : 1;\012}\012\012__attribute__((reqd_work_group_size(256,1,1)))\012__kernel void prepare_array_for_rows_positions(__global uint* restrict result,\012                                               __global const uint* restrict rows,\012                                               uint size\012) {\012\012    uint global_id = get_global_id(0);\012\012    if (global_id >= size) {\012        return;\012    }\012\012    // if on global_id - 1 we have the same value, we write 0 in result, otherwise 1\012    result[global_id] = global_id == 0 ? 1 : (rows[global_id] == rows[global_id - 1]) ?\012                        0 : 1;\012\012}\012\012\012__attribute__((reqd_work_group_size(256,1,1)))\012__kernel void prepare_array_for_shift(__global uint* restrict result,\012                                      __global const uint* restrict rows,\012                                      __global const uint* restrict cols,\012                                      uint size\012                                      ) {\012\012    uint global_id = get_global_id(0);\012\012    if (global_id >= size) {\012        return;\012    }\012\012    // if on global_id - 1 we have the same value, we write 1 in result,\012    // otherwise 0\012    result[global_id] = global_id == 0 ? global_id :\012                        (cols[global_id] == cols[global_id - 1]) && (rows[global_id] == rows[global_id - 1]) ?\012                        1 : 0;\012}\012\012__attribute__((reqd_work_group_size(256,1,1)))\012__kernel void prepare_for_shift_empty_rows(__global uint* restrict result,\012                                           __global const uint* restrict nnz_estimation,\012                                           uint size\012) {\012\012    uint global_id = get_global_id(0);\012\012    if (global_id >= size) {\012        return;\012    }\012\012    result[global_id] = nnz_estimation[global_id] == nnz_estimation[global_id + 1]  ? 0 : 1;\012}"}];
var alpha_viewer=false;