#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Jan 17 10:38:02 2024
# Process ID: 31036
# Current directory: D:/_code/Git/Fontys/Jaar_2/mo6-digitaal-totaal
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15868 D:\_code\Git\Fontys\Jaar_2\mo6-digitaal-totaal\mo6-digitaal-selfdriving-car.xpr
# Log file: D:/_code/Git/Fontys/Jaar_2/mo6-digitaal-totaal/vivado.log
# Journal file: D:/_code/Git/Fontys/Jaar_2/mo6-digitaal-totaal\vivado.jou
# Running On: XPS-Tommy, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 14, Host memory: 34029 MB
#-----------------------------------------------------------
start_gui
open_project D:/_code/Git/Fontys/Jaar_2/mo6-digitaal-totaal/mo6-digitaal-selfdriving-car.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/Vivado/mo6-digitaal-totaal' since last save.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Jochem/AppData/Roaming/Xilinx/Vivado/2023.1/xhub/board_store/xilinx_board_store'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'D:/_code/Git/Fontys/Jaar_2/mo6-digitaal-totaal/mo6-digitaal-selfdriving-car.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2381.750 ; gain = 362.438
open_bd_design {D:/_code/Git/Fontys/Jaar_2/mo6-digitaal-totaal/mo6-digitaal-selfdriving-car.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/_code/Git/Fontys/Jaar_2/mo6-digitaal-totaal/mo6-digitaal-selfdriving-car.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:module_ref:controller_interconnect:1.0 - controller_interconn_0
Adding component instance block -- xilinx.com:module_ref:controller_inductief:1.0 - controller_inductief_0
Adding component instance block -- xilinx.com:module_ref:controller_ultrasoon:1.0 - controller_ultrasoon_0
Adding component instance block -- xilinx.com:module_ref:controller_draadloos:1.0 - controller_draadloos_0
Adding component instance block -- xilinx.com:module_ref:clk_divider:1.0 - clk_divider_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - breedte_scherm
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - hoogte_scherm
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - hoogte_peddels
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - breedte_peddels
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - grootte_balletje
Adding component instance block -- xilinx.com:module_ref:aanraking_herkennen:1.0 - aanraking_herkennen_0
Adding component instance block -- xilinx.com:module_ref:positie_balletje:1.0 - positie_balletje_0
Adding component instance block -- xilinx.com:module_ref:clk_divider:1.0 - clk_divider_0
Successfully read diagram <design_1> from block design file <D:/_code/Git/Fontys/Jaar_2/mo6-digitaal-totaal/mo6-digitaal-selfdriving-car.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2531.824 ; gain = 95.887
update_compile_order -fileset sources_1
update_module_reference design_1_controller_interconn_0_0
Upgrading 'D:/_code/Git/Fontys/Jaar_2/mo6-digitaal-totaal/mo6-digitaal-selfdriving-car.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_controller_interconn_0_0 to use current project options
Wrote  : <D:\_code\Git\Fontys\Jaar_2\mo6-digitaal-totaal\mo6-digitaal-selfdriving-car.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/_code/Git/Fontys/Jaar_2/mo6-digitaal-totaal/mo6-digitaal-selfdriving-car.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_controller_inductief_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/_code/Git/Fontys/Jaar_2/mo6-digitaal-totaal/mo6-digitaal-selfdriving-car.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_controller_inductief_0_0 to use current project options
Wrote  : <D:\_code\Git\Fontys\Jaar_2\mo6-digitaal-totaal\mo6-digitaal-selfdriving-car.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/_code/Git/Fontys/Jaar_2/mo6-digitaal-totaal/mo6-digitaal-selfdriving-car.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_controller_draadloos_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
Upgrading 'D:/_code/Git/Fontys/Jaar_2/mo6-digitaal-totaal/mo6-digitaal-selfdriving-car.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_controller_draadloos_0_0 to use current project options
Wrote  : <D:\_code\Git\Fontys\Jaar_2\mo6-digitaal-totaal\mo6-digitaal-selfdriving-car.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference design_1_clk_divider_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
Upgrading 'D:/_code/Git/Fontys/Jaar_2/mo6-digitaal-totaal/mo6-digitaal-selfdriving-car.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_clk_divider_0_0 to use current project options
Wrote  : <D:\_code\Git\Fontys\Jaar_2\mo6-digitaal-totaal\mo6-digitaal-selfdriving-car.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference design_1_aanraking_herkennen_0_0
Upgrading 'D:/_code/Git/Fontys/Jaar_2/mo6-digitaal-totaal/mo6-digitaal-selfdriving-car.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_aanraking_herkennen_0_0 to use current project options
Wrote  : <D:\_code\Git\Fontys\Jaar_2\mo6-digitaal-totaal\mo6-digitaal-selfdriving-car.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/_code/Git/Fontys/Jaar_2/mo6-digitaal-totaal/mo6-digitaal-selfdriving-car.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_positie_balletje_0_0
Upgrading 'D:/_code/Git/Fontys/Jaar_2/mo6-digitaal-totaal/mo6-digitaal-selfdriving-car.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_positie_balletje_0_0 to use current project options
Wrote  : <D:\_code\Git\Fontys\Jaar_2\mo6-digitaal-totaal\mo6-digitaal-selfdriving-car.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/_code/Git/Fontys/Jaar_2/mo6-digitaal-totaal/mo6-digitaal-selfdriving-car.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_clk_divider_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
Upgrading 'D:/_code/Git/Fontys/Jaar_2/mo6-digitaal-totaal/mo6-digitaal-selfdriving-car.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_clk_divider_0_2 to use current project options
Wrote  : <D:\_code\Git\Fontys\Jaar_2\mo6-digitaal-totaal\mo6-digitaal-selfdriving-car.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/_code/Git/Fontys/Jaar_2/mo6-digitaal-totaal/mo6-digitaal-selfdriving-car.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
close [ open D:/_code/Git/Fontys/Jaar_2/mo6-digitaal-totaal/mo6-digitaal-selfdriving-car.srcs/sources_1/new/tekenen_balletje.vhd w ]
add_files D:/_code/Git/Fontys/Jaar_2/mo6-digitaal-totaal/mo6-digitaal-selfdriving-car.srcs/sources_1/new/tekenen_balletje.vhd
update_compile_order -fileset sources_1
create_bd_cell -type module -reference tekenen_balletje tekenen_balletje_0
set_property location {4.5 1630 397} [get_bd_cells tekenen_balletje_0]
set_property location {2 347 1111} [get_bd_cells clk_divider_0]
set_property location {2 323 759} [get_bd_cells ontvangen_controllers]
set_property location {3 842 826} [get_bd_cells positie_balletje_0]
set_property location {5 1626 715} [get_bd_cells positie_balletje_0]
set_property location {5 1633 683} [get_bd_cells positie_balletje_0]
startgroup
set_property location {1 49 518} [get_bd_cells hoogte_peddels]
set_property location {1 49 218} [get_bd_cells hoogte_scherm]
set_property location {1 49 618} [get_bd_cells breedte_peddels]
set_property location {1 49 318} [get_bd_cells breedte_scherm]
set_property location {1 49 418} [get_bd_cells grootte_balletje]
endgroup
set_property location {-185 679} [get_bd_ports controllers_keuze_1]
set_property location {-202 702} [get_bd_ports controllers_keuze_2]
set_property location {-179 708} [get_bd_ports controllers_keuze_2]
set_property location {-179 690} [get_bd_ports controllers_keuze_1]
set_property location {-172 679} [get_bd_ports controllers_keuze_1]
set_property location {-175 702} [get_bd_ports controllers_keuze_2]
set_property location {-175 675} [get_bd_ports controllers_keuze_1]
set_property location {-181 678} [get_bd_ports controllers_keuze_1]
set_property location {2.5 832 364} [get_bd_cells aanraking_herkennen_0]
set_property location {3 926 342} [get_bd_cells aanraking_herkennen_0]
regenerate_bd_layout
set_property location {4.5 1673 670} [get_bd_cells tekenen_balletje_0]
set_property location {5 1678 528} [get_bd_cells tekenen_balletje_0]
connect_bd_net [get_bd_pins tekenen_balletje_0/pos_x] [get_bd_pins positie_balletje_0/pos_x_out]
update_module_reference design_1_tekenen_balletje_0_0
Upgrading 'D:/_code/Git/Fontys/Jaar_2/mo6-digitaal-totaal/mo6-digitaal-selfdriving-car.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_tekenen_balletje_0_0 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'pos_x' width 10 differs from original width 9
WARNING: [IP_Flow 19-4706] Upgraded port 'pos_y' width 10 differs from original width 9
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_tekenen_balletje_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_tekenen_balletje_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\_code\Git\Fontys\Jaar_2\mo6-digitaal-totaal\mo6-digitaal-selfdriving-car.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/_code/Git/Fontys/Jaar_2/mo6-digitaal-totaal/mo6-digitaal-selfdriving-car.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_positie_balletje_0_0
Upgrading 'D:/_code/Git/Fontys/Jaar_2/mo6-digitaal-totaal/mo6-digitaal-selfdriving-car.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_positie_balletje_0_0 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'pos_x_out' width 9 differs from original width 10
WARNING: [IP_Flow 19-4706] Upgraded port 'pos_y_out' width 9 differs from original width 10
WARNING: [IP_Flow 19-4698] Upgrade has added port 'screen_heigth'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'screen_width'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_positie_balletje_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_positie_balletje_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\_code\Git\Fontys\Jaar_2\mo6-digitaal-totaal\mo6-digitaal-selfdriving-car.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/_code/Git/Fontys/Jaar_2/mo6-digitaal-totaal/mo6-digitaal-selfdriving-car.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
connect_bd_net [get_bd_pins positie_balletje_0/screen_heigth] [get_bd_pins hoogte_scherm/dout]
connect_bd_net [get_bd_pins positie_balletje_0/screen_width] [get_bd_pins breedte_scherm/dout]
connect_bd_net [get_bd_pins tekenen_balletje_0/pos_y] [get_bd_pins positie_balletje_0/pos_y_out]
connect_bd_net [get_bd_pins tekenen_balletje_0/size_x] [get_bd_pins grootte_balletje/dout]
connect_bd_net [get_bd_pins tekenen_balletje_0/size_y] [get_bd_pins grootte_balletje/dout]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
close [ open D:/_code/Git/Fontys/Jaar_2/mo6-digitaal-totaal/mo6-digitaal-selfdriving-car.srcs/sources_1/new/positie_object.vhd w ]
add_files D:/_code/Git/Fontys/Jaar_2/mo6-digitaal-totaal/mo6-digitaal-selfdriving-car.srcs/sources_1/new/positie_object.vhd
update_compile_order -fileset sources_1
create_bd_cell -type module -reference object_positie object_positie_0
create_bd_cell -type module -reference object_positie object_positie_1
update_module_reference {design_1_object_positie_0_0 design_1_object_positie_1_0}
Upgrading 'D:/_code/Git/Fontys/Jaar_2/mo6-digitaal-totaal/mo6-digitaal-selfdriving-car.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_object_positie_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_object_positie_1_0 to use current project options
Wrote  : <D:\_code\Git\Fontys\Jaar_2\mo6-digitaal-totaal\mo6-digitaal-selfdriving-car.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/_code/Git/Fontys/Jaar_2/mo6-digitaal-totaal/mo6-digitaal-selfdriving-car.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
connect_bd_net [get_bd_pins object_positie_1/value_1] [get_bd_pins ontvangen_controllers/controller_output_1]
connect_bd_net [get_bd_pins object_positie_1/value_2] [get_bd_pins ontvangen_controllers/controller_output_2]
connect_bd_net [get_bd_pins object_positie_1/position_y_1] [get_bd_pins aanraking_herkennen_0/positie_peddel_links]
connect_bd_net [get_bd_pins object_positie_1/position_y_2] [get_bd_pins aanraking_herkennen_0/positie_peddel_rechts]
regenerate_bd_layout
update_module_reference design_1_tekenen_balletje_0_0
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name tekenen_balletje Try changing the compile order from manual to automatic. 
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
regenerate_bd_layout
validate_bd_design
INFO: [Device 21-403] Loading part xc7z020clg400-1
CRITICAL WARNING: [BD 41-1348] Reset pin /ontvangen_controllers/controller_ultrasoon_0/reset (associated clock /ontvangen_controllers/controller_ultrasoon_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /ontvangen_controllers/controller_inductief_0/reset (associated clock /ontvangen_controllers/controller_inductief_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/ontvangen_controllers/controllers_enable
/tekenen_balletje_0/pixel_value_i
/tekenen_balletje_0/pixel_x
/tekenen_balletje_0/pixel_y
/positie_balletje_0/running
/object_positie_0/object_width
/object_positie_0/object_height
/object_positie_0/size_window_width
/object_positie_0/size_window_height
/object_positie_0/value_1
/object_positie_0/value_2
/object_positie_1/object_width
/object_positie_1/object_height
/object_positie_1/size_window_width
/object_positie_1/size_window_height

delete_bd_objs [get_bd_cells tekenen_balletje_0]
create_bd_cell -type module -reference tekenen_object tekenen_object_0
connect_bd_net [get_bd_pins tekenen_object_0/size_x] [get_bd_pins hoogte_peddels/dout]
connect_bd_net [get_bd_pins tekenen_object_0/size_y] [get_bd_pins hoogte_peddels/dout]
connect_bd_net [get_bd_pins tekenen_object_0/pos_x] [get_bd_pins positie_balletje_0/pos_x_out]
connect_bd_net [get_bd_pins tekenen_object_0/pos_y] [get_bd_pins positie_balletje_0/pos_y_out]
create_bd_cell -type module -reference tekenen_object tekenen_object_1
disconnect_bd_net /hoogte_peddels_dout [get_bd_pins tekenen_object_0/size_y]
disconnect_bd_net /hoogte_peddels_dout [get_bd_pins tekenen_object_0/size_x]
connect_bd_net [get_bd_pins tekenen_object_0/size_x] [get_bd_pins grootte_balletje/dout]
connect_bd_net [get_bd_pins tekenen_object_0/size_y] [get_bd_pins grootte_balletje/dout]
connect_bd_net [get_bd_pins tekenen_object_1/size_y] [get_bd_pins hoogte_peddels/dout]
connect_bd_net [get_bd_pins tekenen_object_1/size_x] [get_bd_pins breedte_peddels/dout]
regenerate_bd_layout
set_property location {3 1069 418} [get_bd_cells hoogte_peddels]
regenerate_bd_layout
set_property name tekenen_balltje [get_bd_cells tekenen_object_0]
set_property name tekenen_balletje [get_bd_cells tekenen_balltje]
create_bd_cell -type module -reference tekenen_object tekenen_object_0
connect_bd_net [get_bd_pins tekenen_object_0/size_x] [get_bd_pins breedte_peddels/dout]
connect_bd_net [get_bd_pins tekenen_object_0/size_y] [get_bd_pins hoogte_peddels/dout]
connect_bd_net [get_bd_pins tekenen_object_0/pixel_x] [get_bd_pins tekenen_object_1/pixel_x]
connect_bd_net [get_bd_pins tekenen_object_0/pixel_y] [get_bd_pins tekenen_object_1/pos_x]
connect_bd_net [get_bd_pins tekenen_object_1/pixel_x] [get_bd_pins tekenen_balletje/pixel_x]
delete_bd_objs [get_bd_nets Net1]
connect_bd_net [get_bd_pins tekenen_object_0/pixel_y] [get_bd_pins tekenen_object_1/pixel_y]
connect_bd_net [get_bd_pins tekenen_object_1/pixel_y] [get_bd_pins tekenen_balletje/pixel_y]
connect_bd_net [get_bd_pins tekenen_object_1/pos_x] [get_bd_pins object_positie_1/position_x_1]
connect_bd_net [get_bd_pins tekenen_object_1/pos_y] [get_bd_pins object_positie_1/position_y_1]
connect_bd_net [get_bd_pins tekenen_object_0/pos_x] [get_bd_pins object_positie_1/position_x_2]
connect_bd_net [get_bd_pins tekenen_object_0/pos_y] [get_bd_pins object_positie_1/position_y_2]
connect_bd_net [get_bd_pins tekenen_object_0/pixel_value_i] [get_bd_pins tekenen_object_1/pixel_value_o]
connect_bd_net [get_bd_pins tekenen_object_1/pixel_value_i] [get_bd_pins tekenen_balletje/pixel_value_o]
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
delete_bd_objs [get_bd_cells object_positie_0]
regenerate_bd_layout
connect_bd_net [get_bd_pins object_positie_1/object_width] [get_bd_pins breedte_peddels/dout]
connect_bd_net [get_bd_pins object_positie_1/object_height] [get_bd_pins hoogte_peddels/dout]
connect_bd_net [get_bd_pins object_positie_1/size_window_width] [get_bd_pins breedte_scherm/dout]
connect_bd_net [get_bd_pins object_positie_1/size_window_height] [get_bd_pins hoogte_scherm/dout]
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_pins ontvangen_controllers/controller_ultrasoon_trigger]
endgroup
set_property name controller_ultrasoon_trigger [get_bd_ports controller_ultrasoon_trigger_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property CONFIG.C_SIZE {1} [get_bd_cells util_vector_logic_0]
startgroup
make_bd_pins_external  [get_bd_pins ontvangen_controllers/controllers_enable]
endgroup
set_property name enable [get_bd_ports controllers_enable_0]
connect_bd_net [get_bd_ports enable] [get_bd_pins util_vector_logic_0/Op1]
connect_bd_net [get_bd_pins ontvangen_controllers/controllers_active] [get_bd_pins util_vector_logic_0/Op2]
connect_bd_net [get_bd_pins positie_balletje_0/running] [get_bd_pins util_vector_logic_0/Res]
regenerate_bd_layout
save_bd_design
WARNING: [BD 41-597] NET <Net> has no source
WARNING: [BD 41-597] NET <Net1> has no source
Wrote  : <D:\_code\Git\Fontys\Jaar_2\mo6-digitaal-totaal\mo6-digitaal-selfdriving-car.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/_code/Git/Fontys/Jaar_2/mo6-digitaal-totaal/mo6-digitaal-selfdriving-car.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
CRITICAL WARNING: [BD 41-1348] Reset pin /ontvangen_controllers/controller_ultrasoon_0/reset (associated clock /ontvangen_controllers/controller_ultrasoon_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /ontvangen_controllers/controller_inductief_0/reset (associated clock /ontvangen_controllers/controller_inductief_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/tekenen_balletje/pixel_value_i
/tekenen_balletje/pixel_x
/tekenen_balletje/pixel_y
/tekenen_object_1/pixel_x
/tekenen_object_1/pixel_y
/tekenen_object_0/pixel_x
/tekenen_object_0/pixel_y

validate_bd_design -force
CRITICAL WARNING: [BD 41-1348] Reset pin /ontvangen_controllers/controller_ultrasoon_0/reset (associated clock /ontvangen_controllers/controller_ultrasoon_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /ontvangen_controllers/controller_inductief_0/reset (associated clock /ontvangen_controllers/controller_inductief_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/tekenen_balletje/pixel_value_i
/tekenen_balletje/pixel_x
/tekenen_balletje/pixel_y
/tekenen_object_1/pixel_x
/tekenen_object_1/pixel_y
/tekenen_object_0/pixel_x
/tekenen_object_0/pixel_y

validate_bd_design -force
CRITICAL WARNING: [BD 41-1348] Reset pin /ontvangen_controllers/controller_ultrasoon_0/reset (associated clock /ontvangen_controllers/controller_ultrasoon_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1348] Reset pin /ontvangen_controllers/controller_inductief_0/reset (associated clock /ontvangen_controllers/controller_inductief_0/clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/tekenen_balletje/pixel_value_i
/tekenen_balletje/pixel_x
/tekenen_balletje/pixel_y
/tekenen_object_1/pixel_x
/tekenen_object_1/pixel_y
/tekenen_object_0/pixel_x
/tekenen_object_0/pixel_y

save_bd_design
WARNING: [BD 41-597] NET <Net> has no source
WARNING: [BD 41-597] NET <Net1> has no source
Wrote  : <D:\_code\Git\Fontys\Jaar_2\mo6-digitaal-totaal\mo6-digitaal-selfdriving-car.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/_code/Git/Fontys/Jaar_2/mo6-digitaal-totaal/mo6-digitaal-selfdriving-car.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs synth_1 -jobs 20
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Jan 17 11:11:29 2024] Launched synth_1...
Run output will be captured here: D:/_code/Git/Fontys/Jaar_2/mo6-digitaal-totaal/mo6-digitaal-selfdriving-car.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 17 11:13:34 2024...
