Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jul 30 16:34:45 2019
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            4 |
|      8 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              28 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               4 |            3 |
| Yes          | No                    | Yes                    |              20 |           10 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |             Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------+------------------+------------------+----------------+
|  M2/CLK        | M1/g_time[3]_i_1_n_0                 | rst_IBUF         |                3 |              4 |
|  M2/CLK        | M1/y_time[3]_i_1_n_0                 | rst_IBUF         |                2 |              4 |
|  M2/CLK        | M1/r_time[3]_i_1_n_0                 | rst_IBUF         |                1 |              4 |
|  M2/CLK        | M1/show[3]_i_1_n_0                   |                  |                3 |              4 |
|  M2/CLK        | M1/FSM_sequential_c_state[2]_i_1_n_0 | rst_IBUF         |                4 |              8 |
|  clk_IBUF_BUFG |                                      | rst_IBUF         |                7 |             28 |
+----------------+--------------------------------------+------------------+------------------+----------------+


