-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
-- Date        : Thu Dec 26 20:28:58 2019
-- Host        : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0_sim_netlist.vhdl
-- Design      : bd_0_hls_inst_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_max_pooling2d_fix16 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_max_pooling2d_fix16_fu_509_input_r_address0 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \ap_CS_fsm_reg[16]\ : out STD_LOGIC;
    \buffer_01_fu_70_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    grp_max_pooling2d_fix16_fu_509_ap_start_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC;
    ram_reg_0_1 : in STD_LOGIC;
    ram_reg_0_2 : in STD_LOGIC;
    ram_reg_0_3 : in STD_LOGIC;
    ram_reg_0_4 : in STD_LOGIC;
    ram_reg_0_5 : in STD_LOGIC;
    ram_reg_0_6 : in STD_LOGIC;
    ram_reg_0_7 : in STD_LOGIC;
    ram_reg_0_8 : in STD_LOGIC;
    ram_reg_0_9 : in STD_LOGIC;
    ram_reg_0_10 : in STD_LOGIC;
    ram_reg_0_11 : in STD_LOGIC;
    ram_reg_0_12 : in STD_LOGIC;
    ram_reg_0_13 : in STD_LOGIC;
    ram_reg_0_14 : in STD_LOGIC;
    ram_reg_0_15 : in STD_LOGIC;
    ram_reg_0_16 : in STD_LOGIC;
    ram_reg_0_17 : in STD_LOGIC;
    ram_reg_0_18 : in STD_LOGIC;
    ram_reg_0_19 : in STD_LOGIC;
    ram_reg_0_20 : in STD_LOGIC;
    ram_reg_0_21 : in STD_LOGIC;
    ram_reg_0_22 : in STD_LOGIC;
    ram_reg_0_23 : in STD_LOGIC;
    ram_reg_0_24 : in STD_LOGIC;
    ram_reg_0_25 : in STD_LOGIC;
    ram_reg_0_26 : in STD_LOGIC;
    ram_reg_0_27 : in STD_LOGIC;
    ram_reg_0_28 : in STD_LOGIC;
    ram_reg_0_29 : in STD_LOGIC;
    ram_reg_0_30 : in STD_LOGIC;
    ram_reg_0_31 : in STD_LOGIC;
    ram_reg_0_32 : in STD_LOGIC;
    ram_reg_0_33 : in STD_LOGIC;
    input_r_address0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0_34 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    MemBank_B_address011_out : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_max_pooling2d_fix16 : entity is "max_pooling2d_fix16";
end bd_0_hls_inst_0_max_pooling2d_fix16;

architecture STRUCTURE of bd_0_hls_inst_0_max_pooling2d_fix16 is
  signal A : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln32_fu_383_p2_i_2_n_10 : STD_LOGIC;
  signal add_ln32_fu_383_p2_i_2_n_11 : STD_LOGIC;
  signal add_ln32_fu_383_p2_i_2_n_12 : STD_LOGIC;
  signal add_ln32_fu_383_p2_i_2_n_6 : STD_LOGIC;
  signal add_ln32_fu_383_p2_i_2_n_7 : STD_LOGIC;
  signal add_ln32_fu_383_p2_i_2_n_8 : STD_LOGIC;
  signal add_ln32_fu_383_p2_i_2_n_9 : STD_LOGIC;
  signal add_ln32_fu_383_p2_i_3_n_10 : STD_LOGIC;
  signal add_ln32_fu_383_p2_i_3_n_11 : STD_LOGIC;
  signal add_ln32_fu_383_p2_i_3_n_12 : STD_LOGIC;
  signal add_ln32_fu_383_p2_i_3_n_5 : STD_LOGIC;
  signal add_ln32_fu_383_p2_i_3_n_6 : STD_LOGIC;
  signal add_ln32_fu_383_p2_i_3_n_7 : STD_LOGIC;
  signal add_ln32_fu_383_p2_i_3_n_8 : STD_LOGIC;
  signal add_ln32_fu_383_p2_i_3_n_9 : STD_LOGIC;
  signal add_ln32_fu_383_p2_i_4_n_5 : STD_LOGIC;
  signal add_ln32_fu_383_p2_i_5_n_5 : STD_LOGIC;
  signal add_ln32_fu_383_p2_i_6_n_5 : STD_LOGIC;
  signal add_ln32_fu_383_p2_i_7_n_5 : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_1__6_n_5\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal ap_NS_fsm11_out : STD_LOGIC;
  signal ap_NS_fsm12_out : STD_LOGIC;
  signal buffer_01_fu_70 : STD_LOGIC;
  signal empty_45_reg_498 : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \empty_45_reg_498[3]_i_1_n_5\ : STD_LOGIC;
  signal \empty_45_reg_498[4]_i_1_n_5\ : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_509_ap_ready : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_509_input_width : STD_LOGIC_VECTOR ( 4 to 4 );
  signal grp_max_pooling2d_fix16_fu_509_output_r_address0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal icmp_ln19_fu_274_p2 : STD_LOGIC;
  signal icmp_ln20_fu_316_p2 : STD_LOGIC;
  signal in_h_0_reg_1870 : STD_LOGIC;
  signal \in_h_0_reg_187[0]_i_1_n_5\ : STD_LOGIC;
  signal \in_h_0_reg_187[1]_i_1_n_5\ : STD_LOGIC;
  signal \in_h_0_reg_187_reg_n_5_[0]\ : STD_LOGIC;
  signal \in_h_0_reg_187_reg_n_5_[1]\ : STD_LOGIC;
  signal in_h_reg_565 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \in_h_reg_565[0]_i_1_n_5\ : STD_LOGIC;
  signal \in_h_reg_565[1]_i_1_n_5\ : STD_LOGIC;
  signal in_w_0_reg_1980 : STD_LOGIC;
  signal \in_w_0_reg_198[0]_i_1_n_5\ : STD_LOGIC;
  signal \in_w_0_reg_198[1]_i_1_n_5\ : STD_LOGIC;
  signal \in_w_0_reg_198_reg_n_5_[0]\ : STD_LOGIC;
  signal \in_w_0_reg_198_reg_n_5_[1]\ : STD_LOGIC;
  signal in_w_reg_583 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \in_w_reg_583[0]_i_1_n_5\ : STD_LOGIC;
  signal \in_w_reg_583[1]_i_1_n_5\ : STD_LOGIC;
  signal next_mul5_fu_253_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal next_mul5_reg_503 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \next_mul5_reg_503[3]_i_2_n_5\ : STD_LOGIC;
  signal \next_mul5_reg_503[3]_i_3_n_5\ : STD_LOGIC;
  signal \next_mul5_reg_503[3]_i_4_n_5\ : STD_LOGIC;
  signal \next_mul5_reg_503[3]_i_5_n_5\ : STD_LOGIC;
  signal \next_mul5_reg_503_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \next_mul5_reg_503_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \next_mul5_reg_503_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \next_mul5_reg_503_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \next_mul5_reg_503_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \next_mul5_reg_503_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \next_mul5_reg_503_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal next_mul_fu_258_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal next_mul_reg_508 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \next_mul_reg_508[4]_i_2_n_5\ : STD_LOGIC;
  signal \next_mul_reg_508[4]_i_3_n_5\ : STD_LOGIC;
  signal \next_mul_reg_508[4]_i_4_n_5\ : STD_LOGIC;
  signal \next_mul_reg_508[4]_i_5_n_5\ : STD_LOGIC;
  signal \next_mul_reg_508_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \next_mul_reg_508_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \next_mul_reg_508_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \next_mul_reg_508_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \next_mul_reg_508_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \next_mul_reg_508_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \next_mul_reg_508_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal out_d_0_reg_130 : STD_LOGIC;
  signal \out_d_0_reg_130_reg_n_5_[0]\ : STD_LOGIC;
  signal \out_d_0_reg_130_reg_n_5_[1]\ : STD_LOGIC;
  signal \out_d_0_reg_130_reg_n_5_[2]\ : STD_LOGIC;
  signal \out_d_0_reg_130_reg_n_5_[3]\ : STD_LOGIC;
  signal \out_d_0_reg_130_reg_n_5_[4]\ : STD_LOGIC;
  signal out_d_fu_268_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_d_reg_516 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_h_0_reg_1650 : STD_LOGIC;
  signal \out_h_0_reg_165[3]_i_3_n_5\ : STD_LOGIC;
  signal out_h_fu_279_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_h_reg_524 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_w_0_reg_1760 : STD_LOGIC;
  signal out_w_fu_321_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_w_reg_542 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal phi_mul4_reg_153 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal phi_mul_reg_141 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal ram_reg_0_i_100_n_5 : STD_LOGIC;
  signal ram_reg_0_i_100_n_6 : STD_LOGIC;
  signal ram_reg_0_i_100_n_7 : STD_LOGIC;
  signal ram_reg_0_i_100_n_8 : STD_LOGIC;
  signal ram_reg_0_i_111_n_5 : STD_LOGIC;
  signal ram_reg_0_i_111_n_6 : STD_LOGIC;
  signal ram_reg_0_i_111_n_7 : STD_LOGIC;
  signal ram_reg_0_i_111_n_8 : STD_LOGIC;
  signal ram_reg_0_i_135_n_8 : STD_LOGIC;
  signal ram_reg_0_i_161_n_5 : STD_LOGIC;
  signal ram_reg_0_i_162_n_5 : STD_LOGIC;
  signal ram_reg_0_i_163_n_5 : STD_LOGIC;
  signal ram_reg_0_i_191_n_5 : STD_LOGIC;
  signal ram_reg_0_i_192_n_5 : STD_LOGIC;
  signal ram_reg_0_i_193_n_5 : STD_LOGIC;
  signal ram_reg_0_i_194_n_5 : STD_LOGIC;
  signal ram_reg_0_i_195_n_5 : STD_LOGIC;
  signal ram_reg_0_i_196_n_5 : STD_LOGIC;
  signal ram_reg_0_i_197_n_5 : STD_LOGIC;
  signal ram_reg_0_i_29_n_5 : STD_LOGIC;
  signal ram_reg_0_i_33_n_5 : STD_LOGIC;
  signal ram_reg_0_i_37_n_5 : STD_LOGIC;
  signal ram_reg_0_i_41_n_5 : STD_LOGIC;
  signal ram_reg_0_i_45_n_5 : STD_LOGIC;
  signal ram_reg_0_i_49_n_5 : STD_LOGIC;
  signal ram_reg_0_i_53_n_5 : STD_LOGIC;
  signal ram_reg_0_i_57_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_61__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_65__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_73__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_92_n_5 : STD_LOGIC;
  signal ram_reg_0_i_92_n_6 : STD_LOGIC;
  signal ram_reg_0_i_92_n_7 : STD_LOGIC;
  signal ram_reg_0_i_92_n_8 : STD_LOGIC;
  signal shl_ln26_1_fu_331_p3 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal shl_ln_fu_289_p3 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal tmp1_reg_570_reg_i_10_n_5 : STD_LOGIC;
  signal tmp1_reg_570_reg_i_11_n_5 : STD_LOGIC;
  signal tmp1_reg_570_reg_i_12_n_5 : STD_LOGIC;
  signal tmp1_reg_570_reg_i_13_n_5 : STD_LOGIC;
  signal tmp1_reg_570_reg_i_14_n_5 : STD_LOGIC;
  signal tmp1_reg_570_reg_i_15_n_5 : STD_LOGIC;
  signal tmp1_reg_570_reg_i_5_n_5 : STD_LOGIC;
  signal tmp1_reg_570_reg_i_5_n_6 : STD_LOGIC;
  signal tmp1_reg_570_reg_i_5_n_7 : STD_LOGIC;
  signal tmp1_reg_570_reg_i_5_n_8 : STD_LOGIC;
  signal tmp1_reg_570_reg_i_6_n_5 : STD_LOGIC;
  signal tmp1_reg_570_reg_i_6_n_6 : STD_LOGIC;
  signal tmp1_reg_570_reg_i_6_n_7 : STD_LOGIC;
  signal tmp1_reg_570_reg_i_6_n_8 : STD_LOGIC;
  signal tmp1_reg_570_reg_i_7_n_5 : STD_LOGIC;
  signal tmp1_reg_570_reg_i_8_n_5 : STD_LOGIC;
  signal tmp1_reg_570_reg_i_9_n_5 : STD_LOGIC;
  signal tmp1_reg_570_reg_n_100 : STD_LOGIC;
  signal tmp1_reg_570_reg_n_101 : STD_LOGIC;
  signal tmp1_reg_570_reg_n_102 : STD_LOGIC;
  signal tmp1_reg_570_reg_n_103 : STD_LOGIC;
  signal tmp1_reg_570_reg_n_104 : STD_LOGIC;
  signal tmp1_reg_570_reg_n_105 : STD_LOGIC;
  signal tmp1_reg_570_reg_n_106 : STD_LOGIC;
  signal tmp1_reg_570_reg_n_107 : STD_LOGIC;
  signal tmp1_reg_570_reg_n_108 : STD_LOGIC;
  signal tmp1_reg_570_reg_n_109 : STD_LOGIC;
  signal tmp1_reg_570_reg_n_110 : STD_LOGIC;
  signal tmp1_reg_570_reg_n_97 : STD_LOGIC;
  signal tmp1_reg_570_reg_n_98 : STD_LOGIC;
  signal tmp1_reg_570_reg_n_99 : STD_LOGIC;
  signal trunc_ln22_reg_557 : STD_LOGIC;
  signal \trunc_ln22_reg_557[0]_i_1_n_5\ : STD_LOGIC;
  signal trunc_ln24_reg_575 : STD_LOGIC;
  signal \trunc_ln24_reg_575[0]_i_1_n_5\ : STD_LOGIC;
  signal zext_ln26_2_reg_529 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal zext_ln26_4_reg_552 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal NLW_add_ln32_fu_383_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln32_fu_383_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln32_fu_383_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln32_fu_383_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln32_fu_383_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln32_fu_383_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln32_fu_383_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_ln32_fu_383_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_ln32_fu_383_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln32_fu_383_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_add_ln32_fu_383_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_ln32_fu_383_p2_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_next_mul5_reg_503_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_next_mul_reg_508_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_next_mul_reg_508_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_i_135_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_i_135_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_tmp1_reg_570_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp1_reg_570_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp1_reg_570_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp1_reg_570_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp1_reg_570_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp1_reg_570_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp1_reg_570_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp1_reg_570_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp1_reg_570_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp1_reg_570_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_tmp1_reg_570_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp1_reg_570_reg_i_4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp1_reg_570_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \ap_CS_fsm[17]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \ap_CS_fsm[18]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2__1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__9\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1__6\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_1\ : label is "soft_lutpair73";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute SOFT_HLUTNM of \empty_45_reg_498[3]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \empty_45_reg_498[4]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \in_h_reg_565[1]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \in_w_reg_583[1]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \next_mul_reg_508[1]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \out_d_reg_516[0]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \out_d_reg_516[1]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \out_d_reg_516[2]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \out_d_reg_516[3]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \out_d_reg_516[4]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \out_h_0_reg_165[3]_i_3\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \out_h_reg_524[0]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \out_h_reg_524[1]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \out_h_reg_524[2]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \out_h_reg_524[3]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \out_w_reg_542[0]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \out_w_reg_542[1]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \out_w_reg_542[2]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \out_w_reg_542[3]_i_1\ : label is "soft_lutpair78";
  attribute HLUTNM : string;
  attribute HLUTNM of ram_reg_0_i_193 : label is "lutpair1";
  attribute HLUTNM of ram_reg_0_i_197 : label is "lutpair1";
  attribute SOFT_HLUTNM of \trunc_ln22_reg_557[0]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \trunc_ln24_reg_575[0]_i_1\ : label is "soft_lutpair82";
begin
  E(0) <= \^e\(0);
  \ap_CS_fsm_reg[5]_0\(1 downto 0) <= \^ap_cs_fsm_reg[5]_0\(1 downto 0);
add_ln32_fu_383_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7) => add_ln32_fu_383_p2_i_2_n_9,
      A(6) => add_ln32_fu_383_p2_i_2_n_10,
      A(5) => add_ln32_fu_383_p2_i_2_n_11,
      A(4) => add_ln32_fu_383_p2_i_2_n_12,
      A(3) => add_ln32_fu_383_p2_i_3_n_9,
      A(2) => add_ln32_fu_383_p2_i_3_n_10,
      A(1) => add_ln32_fu_383_p2_i_3_n_11,
      A(0) => add_ln32_fu_383_p2_i_3_n_12,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_ln32_fu_383_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 4) => B"00000000000000",
      B(3) => grp_max_pooling2d_fix16_fu_509_input_width(4),
      B(2 downto 1) => B"11",
      B(0) => Q(4),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_ln32_fu_383_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 4) => B"00000000000000000000000000000000000000000000",
      C(3 downto 0) => shl_ln26_1_fu_331_p3(4 downto 1),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_ln32_fu_383_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_ln32_fu_383_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_NS_fsm12_out,
      CEC => in_h_0_reg_1870,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => out_w_0_reg_1760,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_ln32_fu_383_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_add_ln32_fu_383_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_add_ln32_fu_383_p2_P_UNCONNECTED(47 downto 12),
      P(11 downto 2) => grp_max_pooling2d_fix16_fu_509_output_r_address0(11 downto 2),
      P(1) => P(0),
      P(0) => grp_max_pooling2d_fix16_fu_509_output_r_address0(0),
      PATTERNBDETECT => NLW_add_ln32_fu_383_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_ln32_fu_383_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_add_ln32_fu_383_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_ln32_fu_383_p2_UNDERFLOW_UNCONNECTED
    );
add_ln32_fu_383_p2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => icmp_ln20_fu_316_p2,
      O => in_h_0_reg_1870
    );
add_ln32_fu_383_p2_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln32_fu_383_p2_i_3_n_5,
      CO(3) => NLW_add_ln32_fu_383_p2_i_2_CO_UNCONNECTED(3),
      CO(2) => add_ln32_fu_383_p2_i_2_n_6,
      CO(1) => add_ln32_fu_383_p2_i_2_n_7,
      CO(0) => add_ln32_fu_383_p2_i_2_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => add_ln32_fu_383_p2_i_2_n_9,
      O(2) => add_ln32_fu_383_p2_i_2_n_10,
      O(1) => add_ln32_fu_383_p2_i_2_n_11,
      O(0) => add_ln32_fu_383_p2_i_2_n_12,
      S(3 downto 0) => phi_mul4_reg_153(7 downto 4)
    );
add_ln32_fu_383_p2_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln32_fu_383_p2_i_3_n_5,
      CO(2) => add_ln32_fu_383_p2_i_3_n_6,
      CO(1) => add_ln32_fu_383_p2_i_3_n_7,
      CO(0) => add_ln32_fu_383_p2_i_3_n_8,
      CYINIT => '0',
      DI(3 downto 0) => shl_ln_fu_289_p3(4 downto 1),
      O(3) => add_ln32_fu_383_p2_i_3_n_9,
      O(2) => add_ln32_fu_383_p2_i_3_n_10,
      O(1) => add_ln32_fu_383_p2_i_3_n_11,
      O(0) => add_ln32_fu_383_p2_i_3_n_12,
      S(3) => add_ln32_fu_383_p2_i_4_n_5,
      S(2) => add_ln32_fu_383_p2_i_5_n_5,
      S(1) => add_ln32_fu_383_p2_i_6_n_5,
      S(0) => add_ln32_fu_383_p2_i_7_n_5
    );
add_ln32_fu_383_p2_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln_fu_289_p3(4),
      I1 => phi_mul4_reg_153(3),
      O => add_ln32_fu_383_p2_i_4_n_5
    );
add_ln32_fu_383_p2_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln_fu_289_p3(3),
      I1 => phi_mul4_reg_153(2),
      O => add_ln32_fu_383_p2_i_5_n_5
    );
add_ln32_fu_383_p2_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln_fu_289_p3(2),
      I1 => phi_mul4_reg_153(1),
      O => add_ln32_fu_383_p2_i_6_n_5
    );
add_ln32_fu_383_p2_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln_fu_289_p3(1),
      I1 => phi_mul4_reg_153(0),
      O => add_ln32_fu_383_p2_i_7_n_5
    );
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_max_pooling2d_fix16_fu_509_ap_start_reg,
      I2 => grp_max_pooling2d_fix16_fu_509_ap_ready,
      I3 => ap_CS_fsm_state2,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_509_ap_ready,
      I1 => grp_max_pooling2d_fix16_fu_509_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAAA"
    )
        port map (
      I0 => Q(3),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_max_pooling2d_fix16_fu_509_ap_start_reg,
      I3 => grp_max_pooling2d_fix16_fu_509_ap_ready,
      I4 => Q(4),
      O => D(2)
    );
\ap_CS_fsm[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => Q(4),
      I1 => grp_max_pooling2d_fix16_fu_509_ap_ready,
      I2 => grp_max_pooling2d_fix16_fu_509_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      O => D(3)
    );
\ap_CS_fsm[1]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => icmp_ln19_fu_274_p2,
      I1 => ap_CS_fsm_state3,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => grp_max_pooling2d_fix16_fu_509_ap_start_reg,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => icmp_ln20_fu_316_p2,
      I1 => ap_CS_fsm_state4,
      I2 => grp_max_pooling2d_fix16_fu_509_ap_ready,
      I3 => ap_CS_fsm_state2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8008"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_h_0_reg_165[3]_i_3_n_5\,
      I2 => empty_45_reg_498(3),
      I3 => \out_d_0_reg_130_reg_n_5_[3]\,
      O => grp_max_pooling2d_fix16_fu_509_ap_ready
    );
\ap_CS_fsm[3]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44F44444"
    )
        port map (
      I0 => icmp_ln19_fu_274_p2,
      I1 => ap_CS_fsm_state3,
      I2 => \^ap_cs_fsm_reg[5]_0\(0),
      I3 => \in_h_0_reg_187_reg_n_5_[0]\,
      I4 => \in_h_0_reg_187_reg_n_5_[1]\,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44F44444"
    )
        port map (
      I0 => icmp_ln20_fu_316_p2,
      I1 => ap_CS_fsm_state4,
      I2 => \^ap_cs_fsm_reg[5]_0\(1),
      I3 => \in_w_0_reg_198_reg_n_5_[0]\,
      I4 => \in_w_0_reg_198_reg_n_5_[1]\,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000000000009000"
    )
        port map (
      I0 => shl_ln26_1_fu_331_p3(4),
      I1 => empty_45_reg_498(4),
      I2 => shl_ln26_1_fu_331_p3(2),
      I3 => shl_ln26_1_fu_331_p3(3),
      I4 => empty_45_reg_498(3),
      I5 => shl_ln26_1_fu_331_p3(1),
      O => icmp_ln20_fu_316_p2
    );
\ap_CS_fsm[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8A"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(0),
      I1 => \in_h_0_reg_187_reg_n_5_[0]\,
      I2 => \in_h_0_reg_187_reg_n_5_[1]\,
      I3 => ap_CS_fsm_state7,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[6]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \in_w_0_reg_198_reg_n_5_[1]\,
      I1 => \in_w_0_reg_198_reg_n_5_[0]\,
      I2 => \^ap_cs_fsm_reg[5]_0\(1),
      O => \ap_CS_fsm[6]_i_1__6_n_5\
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEEAE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => grp_max_pooling2d_fix16_fu_509_ap_start_reg,
      I4 => grp_max_pooling2d_fix16_fu_509_ap_ready,
      O => D(0)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => SR(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => \^ap_cs_fsm_reg[5]_0\(0),
      R => SR(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => \^ap_cs_fsm_reg[5]_0\(1),
      R => SR(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[6]_i_1__6_n_5\,
      Q => ap_CS_fsm_state7,
      R => SR(0)
    );
\buffer_01_fu_70[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA02"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => trunc_ln24_reg_575,
      I2 => trunc_ln22_reg_557,
      I3 => CO(0),
      O => buffer_01_fu_70
    );
\buffer_01_fu_70_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_01_fu_70,
      D => q0(0),
      Q => \buffer_01_fu_70_reg[15]_0\(0),
      R => '0'
    );
\buffer_01_fu_70_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_01_fu_70,
      D => q0(10),
      Q => \buffer_01_fu_70_reg[15]_0\(10),
      R => '0'
    );
\buffer_01_fu_70_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_01_fu_70,
      D => q0(11),
      Q => \buffer_01_fu_70_reg[15]_0\(11),
      R => '0'
    );
\buffer_01_fu_70_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_01_fu_70,
      D => q0(12),
      Q => \buffer_01_fu_70_reg[15]_0\(12),
      R => '0'
    );
\buffer_01_fu_70_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_01_fu_70,
      D => q0(13),
      Q => \buffer_01_fu_70_reg[15]_0\(13),
      R => '0'
    );
\buffer_01_fu_70_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_01_fu_70,
      D => q0(14),
      Q => \buffer_01_fu_70_reg[15]_0\(14),
      R => '0'
    );
\buffer_01_fu_70_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_01_fu_70,
      D => q0(15),
      Q => \buffer_01_fu_70_reg[15]_0\(15),
      R => '0'
    );
\buffer_01_fu_70_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_01_fu_70,
      D => q0(1),
      Q => \buffer_01_fu_70_reg[15]_0\(1),
      R => '0'
    );
\buffer_01_fu_70_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_01_fu_70,
      D => q0(2),
      Q => \buffer_01_fu_70_reg[15]_0\(2),
      R => '0'
    );
\buffer_01_fu_70_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_01_fu_70,
      D => q0(3),
      Q => \buffer_01_fu_70_reg[15]_0\(3),
      R => '0'
    );
\buffer_01_fu_70_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_01_fu_70,
      D => q0(4),
      Q => \buffer_01_fu_70_reg[15]_0\(4),
      R => '0'
    );
\buffer_01_fu_70_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_01_fu_70,
      D => q0(5),
      Q => \buffer_01_fu_70_reg[15]_0\(5),
      R => '0'
    );
\buffer_01_fu_70_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_01_fu_70,
      D => q0(6),
      Q => \buffer_01_fu_70_reg[15]_0\(6),
      R => '0'
    );
\buffer_01_fu_70_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_01_fu_70,
      D => q0(7),
      Q => \buffer_01_fu_70_reg[15]_0\(7),
      R => '0'
    );
\buffer_01_fu_70_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_01_fu_70,
      D => q0(8),
      Q => \buffer_01_fu_70_reg[15]_0\(8),
      R => '0'
    );
\buffer_01_fu_70_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_01_fu_70,
      D => q0(9),
      Q => \buffer_01_fu_70_reg[15]_0\(9),
      R => '0'
    );
\empty_45_reg_498[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(4),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_max_pooling2d_fix16_fu_509_ap_start_reg,
      I3 => empty_45_reg_498(3),
      O => \empty_45_reg_498[3]_i_1_n_5\
    );
\empty_45_reg_498[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => Q(4),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_max_pooling2d_fix16_fu_509_ap_start_reg,
      I3 => empty_45_reg_498(4),
      O => \empty_45_reg_498[4]_i_1_n_5\
    );
\empty_45_reg_498_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_45_reg_498[3]_i_1_n_5\,
      Q => empty_45_reg_498(3),
      R => '0'
    );
\empty_45_reg_498_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_45_reg_498[4]_i_1_n_5\,
      Q => empty_45_reg_498(4),
      R => '0'
    );
grp_max_pooling2d_fix16_fu_509_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFC"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_509_ap_ready,
      I1 => Q(3),
      I2 => Q(0),
      I3 => grp_max_pooling2d_fix16_fu_509_ap_start_reg,
      O => \ap_CS_fsm_reg[16]\
    );
\in_h_0_reg_187[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00000AACAAAAA"
    )
        port map (
      I0 => \in_h_0_reg_187_reg_n_5_[0]\,
      I1 => in_h_reg_565(0),
      I2 => \^ap_cs_fsm_reg[5]_0\(1),
      I3 => \in_w_0_reg_198_reg_n_5_[0]\,
      I4 => \in_w_0_reg_198_reg_n_5_[1]\,
      I5 => in_h_0_reg_1870,
      O => \in_h_0_reg_187[0]_i_1_n_5\
    );
\in_h_0_reg_187[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00000AACAAAAA"
    )
        port map (
      I0 => \in_h_0_reg_187_reg_n_5_[1]\,
      I1 => in_h_reg_565(1),
      I2 => \^ap_cs_fsm_reg[5]_0\(1),
      I3 => \in_w_0_reg_198_reg_n_5_[0]\,
      I4 => \in_w_0_reg_198_reg_n_5_[1]\,
      I5 => in_h_0_reg_1870,
      O => \in_h_0_reg_187[1]_i_1_n_5\
    );
\in_h_0_reg_187_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \in_h_0_reg_187[0]_i_1_n_5\,
      Q => \in_h_0_reg_187_reg_n_5_[0]\,
      R => '0'
    );
\in_h_0_reg_187_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \in_h_0_reg_187[1]_i_1_n_5\,
      Q => \in_h_0_reg_187_reg_n_5_[1]\,
      R => '0'
    );
\in_h_reg_565[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \in_h_0_reg_187_reg_n_5_[0]\,
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => in_h_reg_565(0),
      O => \in_h_reg_565[0]_i_1_n_5\
    );
\in_h_reg_565[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \in_h_0_reg_187_reg_n_5_[0]\,
      I1 => \in_h_0_reg_187_reg_n_5_[1]\,
      I2 => \^ap_cs_fsm_reg[5]_0\(0),
      I3 => in_h_reg_565(1),
      O => \in_h_reg_565[1]_i_1_n_5\
    );
\in_h_reg_565_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \in_h_reg_565[0]_i_1_n_5\,
      Q => in_h_reg_565(0),
      R => '0'
    );
\in_h_reg_565_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \in_h_reg_565[1]_i_1_n_5\,
      Q => in_h_reg_565(1),
      R => '0'
    );
\in_w_0_reg_198[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E200E2E2E2E2"
    )
        port map (
      I0 => \in_w_0_reg_198_reg_n_5_[0]\,
      I1 => ap_CS_fsm_state7,
      I2 => in_w_reg_583(0),
      I3 => \in_h_0_reg_187_reg_n_5_[1]\,
      I4 => \in_h_0_reg_187_reg_n_5_[0]\,
      I5 => \^ap_cs_fsm_reg[5]_0\(0),
      O => \in_w_0_reg_198[0]_i_1_n_5\
    );
\in_w_0_reg_198[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E200E2E2E2E2"
    )
        port map (
      I0 => \in_w_0_reg_198_reg_n_5_[1]\,
      I1 => ap_CS_fsm_state7,
      I2 => in_w_reg_583(1),
      I3 => \in_h_0_reg_187_reg_n_5_[1]\,
      I4 => \in_h_0_reg_187_reg_n_5_[0]\,
      I5 => \^ap_cs_fsm_reg[5]_0\(0),
      O => \in_w_0_reg_198[1]_i_1_n_5\
    );
\in_w_0_reg_198_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \in_w_0_reg_198[0]_i_1_n_5\,
      Q => \in_w_0_reg_198_reg_n_5_[0]\,
      R => '0'
    );
\in_w_0_reg_198_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \in_w_0_reg_198[1]_i_1_n_5\,
      Q => \in_w_0_reg_198_reg_n_5_[1]\,
      R => '0'
    );
\in_w_reg_583[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \in_w_0_reg_198_reg_n_5_[0]\,
      I1 => \^ap_cs_fsm_reg[5]_0\(1),
      I2 => in_w_reg_583(0),
      O => \in_w_reg_583[0]_i_1_n_5\
    );
\in_w_reg_583[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \in_w_0_reg_198_reg_n_5_[0]\,
      I1 => \in_w_0_reg_198_reg_n_5_[1]\,
      I2 => \^ap_cs_fsm_reg[5]_0\(1),
      I3 => in_w_reg_583(1),
      O => \in_w_reg_583[1]_i_1_n_5\
    );
\in_w_reg_583_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \in_w_reg_583[0]_i_1_n_5\,
      Q => in_w_reg_583(0),
      R => '0'
    );
\in_w_reg_583_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \in_w_reg_583[1]_i_1_n_5\,
      Q => in_w_reg_583(1),
      R => '0'
    );
\next_mul5_reg_503[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul4_reg_153(3),
      I1 => empty_45_reg_498(4),
      O => \next_mul5_reg_503[3]_i_2_n_5\
    );
\next_mul5_reg_503[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul4_reg_153(2),
      O => \next_mul5_reg_503[3]_i_3_n_5\
    );
\next_mul5_reg_503[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul4_reg_153(1),
      O => \next_mul5_reg_503[3]_i_4_n_5\
    );
\next_mul5_reg_503[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul4_reg_153(0),
      I1 => empty_45_reg_498(3),
      O => \next_mul5_reg_503[3]_i_5_n_5\
    );
\next_mul5_reg_503_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul5_fu_253_p2(0),
      Q => next_mul5_reg_503(0),
      R => '0'
    );
\next_mul5_reg_503_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul5_fu_253_p2(1),
      Q => next_mul5_reg_503(1),
      R => '0'
    );
\next_mul5_reg_503_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul5_fu_253_p2(2),
      Q => next_mul5_reg_503(2),
      R => '0'
    );
\next_mul5_reg_503_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul5_fu_253_p2(3),
      Q => next_mul5_reg_503(3),
      R => '0'
    );
\next_mul5_reg_503_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \next_mul5_reg_503_reg[3]_i_1_n_5\,
      CO(2) => \next_mul5_reg_503_reg[3]_i_1_n_6\,
      CO(1) => \next_mul5_reg_503_reg[3]_i_1_n_7\,
      CO(0) => \next_mul5_reg_503_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul4_reg_153(3 downto 0),
      O(3 downto 0) => next_mul5_fu_253_p2(3 downto 0),
      S(3) => \next_mul5_reg_503[3]_i_2_n_5\,
      S(2) => \next_mul5_reg_503[3]_i_3_n_5\,
      S(1) => \next_mul5_reg_503[3]_i_4_n_5\,
      S(0) => \next_mul5_reg_503[3]_i_5_n_5\
    );
\next_mul5_reg_503_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul5_fu_253_p2(4),
      Q => next_mul5_reg_503(4),
      R => '0'
    );
\next_mul5_reg_503_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul5_fu_253_p2(5),
      Q => next_mul5_reg_503(5),
      R => '0'
    );
\next_mul5_reg_503_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul5_fu_253_p2(6),
      Q => next_mul5_reg_503(6),
      R => '0'
    );
\next_mul5_reg_503_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul5_fu_253_p2(7),
      Q => next_mul5_reg_503(7),
      R => '0'
    );
\next_mul5_reg_503_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_mul5_reg_503_reg[3]_i_1_n_5\,
      CO(3) => \NLW_next_mul5_reg_503_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \next_mul5_reg_503_reg[7]_i_1_n_6\,
      CO(1) => \next_mul5_reg_503_reg[7]_i_1_n_7\,
      CO(0) => \next_mul5_reg_503_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => phi_mul4_reg_153(6 downto 4),
      O(3 downto 0) => next_mul5_fu_253_p2(7 downto 4),
      S(3 downto 0) => phi_mul4_reg_153(7 downto 4)
    );
\next_mul_reg_508[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_141(1),
      I1 => empty_45_reg_498(3),
      O => next_mul_fu_258_p2(1)
    );
\next_mul_reg_508[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_141(4),
      I1 => empty_45_reg_498(4),
      O => \next_mul_reg_508[4]_i_2_n_5\
    );
\next_mul_reg_508[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_141(3),
      O => \next_mul_reg_508[4]_i_3_n_5\
    );
\next_mul_reg_508[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_141(2),
      O => \next_mul_reg_508[4]_i_4_n_5\
    );
\next_mul_reg_508[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_141(1),
      I1 => empty_45_reg_498(3),
      O => \next_mul_reg_508[4]_i_5_n_5\
    );
\next_mul_reg_508_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_258_p2(1),
      Q => next_mul_reg_508(1),
      R => '0'
    );
\next_mul_reg_508_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_258_p2(2),
      Q => next_mul_reg_508(2),
      R => '0'
    );
\next_mul_reg_508_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_258_p2(3),
      Q => next_mul_reg_508(3),
      R => '0'
    );
\next_mul_reg_508_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_258_p2(4),
      Q => next_mul_reg_508(4),
      R => '0'
    );
\next_mul_reg_508_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \next_mul_reg_508_reg[4]_i_1_n_5\,
      CO(2) => \next_mul_reg_508_reg[4]_i_1_n_6\,
      CO(1) => \next_mul_reg_508_reg[4]_i_1_n_7\,
      CO(0) => \next_mul_reg_508_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul_reg_141(4 downto 1),
      O(3 downto 1) => next_mul_fu_258_p2(4 downto 2),
      O(0) => \NLW_next_mul_reg_508_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => \next_mul_reg_508[4]_i_2_n_5\,
      S(2) => \next_mul_reg_508[4]_i_3_n_5\,
      S(1) => \next_mul_reg_508[4]_i_4_n_5\,
      S(0) => \next_mul_reg_508[4]_i_5_n_5\
    );
\next_mul_reg_508_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_258_p2(5),
      Q => next_mul_reg_508(5),
      R => '0'
    );
\next_mul_reg_508_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_258_p2(6),
      Q => next_mul_reg_508(6),
      R => '0'
    );
\next_mul_reg_508_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_258_p2(7),
      Q => next_mul_reg_508(7),
      R => '0'
    );
\next_mul_reg_508_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_258_p2(8),
      Q => next_mul_reg_508(8),
      R => '0'
    );
\next_mul_reg_508_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_mul_reg_508_reg[4]_i_1_n_5\,
      CO(3) => \NLW_next_mul_reg_508_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \next_mul_reg_508_reg[8]_i_1_n_6\,
      CO(1) => \next_mul_reg_508_reg[8]_i_1_n_7\,
      CO(0) => \next_mul_reg_508_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => phi_mul_reg_141(7 downto 5),
      O(3 downto 0) => next_mul_fu_258_p2(8 downto 5),
      S(3 downto 0) => phi_mul_reg_141(8 downto 5)
    );
\out_d_0_reg_130[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => icmp_ln19_fu_274_p2,
      I1 => ap_CS_fsm_state3,
      I2 => grp_max_pooling2d_fix16_fu_509_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      O => out_d_0_reg_130
    );
\out_d_0_reg_130[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln19_fu_274_p2,
      I1 => ap_CS_fsm_state3,
      O => ap_NS_fsm11_out
    );
\out_d_0_reg_130_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => out_d_reg_516(0),
      Q => \out_d_0_reg_130_reg_n_5_[0]\,
      R => out_d_0_reg_130
    );
\out_d_0_reg_130_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => out_d_reg_516(1),
      Q => \out_d_0_reg_130_reg_n_5_[1]\,
      R => out_d_0_reg_130
    );
\out_d_0_reg_130_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => out_d_reg_516(2),
      Q => \out_d_0_reg_130_reg_n_5_[2]\,
      R => out_d_0_reg_130
    );
\out_d_0_reg_130_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => out_d_reg_516(3),
      Q => \out_d_0_reg_130_reg_n_5_[3]\,
      R => out_d_0_reg_130
    );
\out_d_0_reg_130_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => out_d_reg_516(4),
      Q => \out_d_0_reg_130_reg_n_5_[4]\,
      R => out_d_0_reg_130
    );
\out_d_reg_516[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_d_0_reg_130_reg_n_5_[0]\,
      O => out_d_fu_268_p2(0)
    );
\out_d_reg_516[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_d_0_reg_130_reg_n_5_[0]\,
      I1 => \out_d_0_reg_130_reg_n_5_[1]\,
      O => out_d_fu_268_p2(1)
    );
\out_d_reg_516[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \out_d_0_reg_130_reg_n_5_[0]\,
      I1 => \out_d_0_reg_130_reg_n_5_[1]\,
      I2 => \out_d_0_reg_130_reg_n_5_[2]\,
      O => out_d_fu_268_p2(2)
    );
\out_d_reg_516[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \out_d_0_reg_130_reg_n_5_[1]\,
      I1 => \out_d_0_reg_130_reg_n_5_[0]\,
      I2 => \out_d_0_reg_130_reg_n_5_[2]\,
      I3 => \out_d_0_reg_130_reg_n_5_[3]\,
      O => out_d_fu_268_p2(3)
    );
\out_d_reg_516[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \out_d_0_reg_130_reg_n_5_[2]\,
      I1 => \out_d_0_reg_130_reg_n_5_[0]\,
      I2 => \out_d_0_reg_130_reg_n_5_[1]\,
      I3 => \out_d_0_reg_130_reg_n_5_[3]\,
      I4 => \out_d_0_reg_130_reg_n_5_[4]\,
      O => out_d_fu_268_p2(4)
    );
\out_d_reg_516_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_268_p2(0),
      Q => out_d_reg_516(0),
      R => '0'
    );
\out_d_reg_516_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_268_p2(1),
      Q => out_d_reg_516(1),
      R => '0'
    );
\out_d_reg_516_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_268_p2(2),
      Q => out_d_reg_516(2),
      R => '0'
    );
\out_d_reg_516_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_268_p2(3),
      Q => out_d_reg_516(3),
      R => '0'
    );
\out_d_reg_516_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_268_p2(4),
      Q => out_d_reg_516(4),
      R => '0'
    );
\out_h_0_reg_165[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AA2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_h_0_reg_165[3]_i_3_n_5\,
      I2 => empty_45_reg_498(3),
      I3 => \out_d_0_reg_130_reg_n_5_[3]\,
      O => out_h_0_reg_1650
    );
\out_h_0_reg_165[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln20_fu_316_p2,
      I1 => ap_CS_fsm_state4,
      O => ap_NS_fsm10_out
    );
\out_h_0_reg_165[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000009"
    )
        port map (
      I0 => \out_d_0_reg_130_reg_n_5_[4]\,
      I1 => empty_45_reg_498(4),
      I2 => \out_d_0_reg_130_reg_n_5_[0]\,
      I3 => \out_d_0_reg_130_reg_n_5_[1]\,
      I4 => \out_d_0_reg_130_reg_n_5_[2]\,
      O => \out_h_0_reg_165[3]_i_3_n_5\
    );
\out_h_0_reg_165_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_h_reg_524(0),
      Q => shl_ln_fu_289_p3(1),
      R => out_h_0_reg_1650
    );
\out_h_0_reg_165_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_h_reg_524(1),
      Q => shl_ln_fu_289_p3(2),
      R => out_h_0_reg_1650
    );
\out_h_0_reg_165_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_h_reg_524(2),
      Q => shl_ln_fu_289_p3(3),
      R => out_h_0_reg_1650
    );
\out_h_0_reg_165_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_h_reg_524(3),
      Q => shl_ln_fu_289_p3(4),
      R => out_h_0_reg_1650
    );
\out_h_reg_524[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_289_p3(1),
      O => out_h_fu_279_p2(0)
    );
\out_h_reg_524[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln_fu_289_p3(1),
      I1 => shl_ln_fu_289_p3(2),
      O => out_h_fu_279_p2(1)
    );
\out_h_reg_524[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => shl_ln_fu_289_p3(1),
      I1 => shl_ln_fu_289_p3(2),
      I2 => shl_ln_fu_289_p3(3),
      O => out_h_fu_279_p2(2)
    );
\out_h_reg_524[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => shl_ln_fu_289_p3(2),
      I1 => shl_ln_fu_289_p3(1),
      I2 => shl_ln_fu_289_p3(3),
      I3 => shl_ln_fu_289_p3(4),
      O => out_h_fu_279_p2(3)
    );
\out_h_reg_524_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_h_fu_279_p2(0),
      Q => out_h_reg_524(0),
      R => '0'
    );
\out_h_reg_524_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_h_fu_279_p2(1),
      Q => out_h_reg_524(1),
      R => '0'
    );
\out_h_reg_524_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_h_fu_279_p2(2),
      Q => out_h_reg_524(2),
      R => '0'
    );
\out_h_reg_524_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_h_fu_279_p2(3),
      Q => out_h_reg_524(3),
      R => '0'
    );
\out_w_0_reg_176[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(0),
      I1 => \in_h_0_reg_187_reg_n_5_[0]\,
      I2 => \in_h_0_reg_187_reg_n_5_[1]\,
      O => \^e\(0)
    );
\out_w_0_reg_176_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => out_w_reg_542(0),
      Q => shl_ln26_1_fu_331_p3(1),
      R => out_w_0_reg_1760
    );
\out_w_0_reg_176_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => out_w_reg_542(1),
      Q => shl_ln26_1_fu_331_p3(2),
      R => out_w_0_reg_1760
    );
\out_w_0_reg_176_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => out_w_reg_542(2),
      Q => shl_ln26_1_fu_331_p3(3),
      R => out_w_0_reg_1760
    );
\out_w_0_reg_176_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => out_w_reg_542(3),
      Q => shl_ln26_1_fu_331_p3(4),
      R => out_w_0_reg_1760
    );
\out_w_reg_542[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln26_1_fu_331_p3(1),
      O => out_w_fu_321_p2(0)
    );
\out_w_reg_542[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln26_1_fu_331_p3(1),
      I1 => shl_ln26_1_fu_331_p3(2),
      O => out_w_fu_321_p2(1)
    );
\out_w_reg_542[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => shl_ln26_1_fu_331_p3(1),
      I1 => shl_ln26_1_fu_331_p3(2),
      I2 => shl_ln26_1_fu_331_p3(3),
      O => out_w_fu_321_p2(2)
    );
\out_w_reg_542[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => shl_ln26_1_fu_331_p3(2),
      I1 => shl_ln26_1_fu_331_p3(1),
      I2 => shl_ln26_1_fu_331_p3(3),
      I3 => shl_ln26_1_fu_331_p3(4),
      O => out_w_fu_321_p2(3)
    );
\out_w_reg_542_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => out_w_fu_321_p2(0),
      Q => out_w_reg_542(0),
      R => '0'
    );
\out_w_reg_542_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => out_w_fu_321_p2(1),
      Q => out_w_reg_542(1),
      R => '0'
    );
\out_w_reg_542_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => out_w_fu_321_p2(2),
      Q => out_w_reg_542(2),
      R => '0'
    );
\out_w_reg_542_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => out_w_fu_321_p2(3),
      Q => out_w_reg_542(3),
      R => '0'
    );
\phi_mul4_reg_153_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => next_mul5_reg_503(0),
      Q => phi_mul4_reg_153(0),
      R => out_d_0_reg_130
    );
\phi_mul4_reg_153_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => next_mul5_reg_503(1),
      Q => phi_mul4_reg_153(1),
      R => out_d_0_reg_130
    );
\phi_mul4_reg_153_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => next_mul5_reg_503(2),
      Q => phi_mul4_reg_153(2),
      R => out_d_0_reg_130
    );
\phi_mul4_reg_153_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => next_mul5_reg_503(3),
      Q => phi_mul4_reg_153(3),
      R => out_d_0_reg_130
    );
\phi_mul4_reg_153_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => next_mul5_reg_503(4),
      Q => phi_mul4_reg_153(4),
      R => out_d_0_reg_130
    );
\phi_mul4_reg_153_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => next_mul5_reg_503(5),
      Q => phi_mul4_reg_153(5),
      R => out_d_0_reg_130
    );
\phi_mul4_reg_153_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => next_mul5_reg_503(6),
      Q => phi_mul4_reg_153(6),
      R => out_d_0_reg_130
    );
\phi_mul4_reg_153_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => next_mul5_reg_503(7),
      Q => phi_mul4_reg_153(7),
      R => out_d_0_reg_130
    );
\phi_mul_reg_141_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => next_mul_reg_508(1),
      Q => phi_mul_reg_141(1),
      R => out_d_0_reg_130
    );
\phi_mul_reg_141_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => next_mul_reg_508(2),
      Q => phi_mul_reg_141(2),
      R => out_d_0_reg_130
    );
\phi_mul_reg_141_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => next_mul_reg_508(3),
      Q => phi_mul_reg_141(3),
      R => out_d_0_reg_130
    );
\phi_mul_reg_141_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => next_mul_reg_508(4),
      Q => phi_mul_reg_141(4),
      R => out_d_0_reg_130
    );
\phi_mul_reg_141_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => next_mul_reg_508(5),
      Q => phi_mul_reg_141(5),
      R => out_d_0_reg_130
    );
\phi_mul_reg_141_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => next_mul_reg_508(6),
      Q => phi_mul_reg_141(6),
      R => out_d_0_reg_130
    );
\phi_mul_reg_141_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => next_mul_reg_508(7),
      Q => phi_mul_reg_141(7),
      R => out_d_0_reg_130
    );
\phi_mul_reg_141_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => next_mul_reg_508(8),
      Q => phi_mul_reg_141(8),
      R => out_d_0_reg_130
    );
ram_reg_0_i_100: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_111_n_5,
      CO(3) => ram_reg_0_i_100_n_5,
      CO(2) => ram_reg_0_i_100_n_6,
      CO(1) => ram_reg_0_i_100_n_7,
      CO(0) => ram_reg_0_i_100_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => tmp1_reg_570_reg_n_105,
      DI(0) => ram_reg_0_i_161_n_5,
      O(3 downto 0) => grp_max_pooling2d_fix16_fu_509_input_r_address0(7 downto 4),
      S(3) => tmp1_reg_570_reg_n_103,
      S(2) => tmp1_reg_570_reg_n_104,
      S(1) => ram_reg_0_i_162_n_5,
      S(0) => ram_reg_0_i_163_n_5
    );
\ram_reg_0_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_0_i_53_n_5,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_22,
      I4 => ram_reg_0_23,
      I5 => ram_reg_0_24,
      O => ADDRARDADDR(4)
    );
ram_reg_0_i_111: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_111_n_5,
      CO(2) => ram_reg_0_i_111_n_6,
      CO(1) => ram_reg_0_i_111_n_7,
      CO(0) => ram_reg_0_i_111_n_8,
      CYINIT => '0',
      DI(3) => ram_reg_0_i_191_n_5,
      DI(2) => ram_reg_0_i_192_n_5,
      DI(1) => ram_reg_0_i_193_n_5,
      DI(0) => '0',
      O(3 downto 0) => grp_max_pooling2d_fix16_fu_509_input_r_address0(3 downto 0),
      S(3) => ram_reg_0_i_194_n_5,
      S(2) => ram_reg_0_i_195_n_5,
      S(1) => ram_reg_0_i_196_n_5,
      S(0) => ram_reg_0_i_197_n_5
    );
\ram_reg_0_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_0_i_57_n_5,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_25,
      I4 => ram_reg_0_26,
      I5 => ram_reg_0_27,
      O => ADDRARDADDR(3)
    );
\ram_reg_0_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => \ram_reg_0_i_61__0_n_5\,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_28,
      I4 => ram_reg_0_29,
      I5 => ram_reg_0_30,
      O => ADDRARDADDR(2)
    );
ram_reg_0_i_135: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_92_n_5,
      CO(3 downto 1) => NLW_ram_reg_0_i_135_CO_UNCONNECTED(3 downto 1),
      CO(0) => ram_reg_0_i_135_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => NLW_ram_reg_0_i_135_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => grp_max_pooling2d_fix16_fu_509_input_r_address0(13 downto 12),
      S(3 downto 2) => B"00",
      S(1) => tmp1_reg_570_reg_n_97,
      S(0) => tmp1_reg_570_reg_n_98
    );
\ram_reg_0_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => \ram_reg_0_i_65__0_n_5\,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_1,
      I4 => ram_reg_0_2,
      I5 => ram_reg_0_3,
      O => ADDRARDADDR(1)
    );
\ram_reg_0_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => \ram_reg_0_i_73__0_n_5\,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_31,
      I4 => ram_reg_0_32,
      I5 => ram_reg_0_33,
      O => ADDRARDADDR(0)
    );
ram_reg_0_i_161: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln26_4_reg_552(3),
      I1 => tmp1_reg_570_reg_n_107,
      O => ram_reg_0_i_161_n_5
    );
ram_reg_0_i_162: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => tmp1_reg_570_reg_n_106,
      I1 => zext_ln26_4_reg_552(4),
      I2 => tmp1_reg_570_reg_n_105,
      O => ram_reg_0_i_162_n_5
    );
ram_reg_0_i_163: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => tmp1_reg_570_reg_n_107,
      I1 => zext_ln26_4_reg_552(3),
      I2 => zext_ln26_4_reg_552(4),
      I3 => tmp1_reg_570_reg_n_106,
      O => ram_reg_0_i_163_n_5
    );
ram_reg_0_i_191: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln26_4_reg_552(2),
      I1 => tmp1_reg_570_reg_n_108,
      O => ram_reg_0_i_191_n_5
    );
ram_reg_0_i_192: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \in_w_0_reg_198_reg_n_5_[1]\,
      I1 => zext_ln26_4_reg_552(1),
      I2 => tmp1_reg_570_reg_n_109,
      O => ram_reg_0_i_192_n_5
    );
ram_reg_0_i_193: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \in_w_0_reg_198_reg_n_5_[0]\,
      I1 => tmp1_reg_570_reg_n_110,
      O => ram_reg_0_i_193_n_5
    );
ram_reg_0_i_194: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => tmp1_reg_570_reg_n_108,
      I1 => zext_ln26_4_reg_552(2),
      I2 => zext_ln26_4_reg_552(3),
      I3 => tmp1_reg_570_reg_n_107,
      O => ram_reg_0_i_194_n_5
    );
ram_reg_0_i_195: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => tmp1_reg_570_reg_n_109,
      I1 => zext_ln26_4_reg_552(1),
      I2 => \in_w_0_reg_198_reg_n_5_[1]\,
      I3 => zext_ln26_4_reg_552(2),
      I4 => tmp1_reg_570_reg_n_108,
      O => ram_reg_0_i_195_n_5
    );
ram_reg_0_i_196: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => ram_reg_0_i_193_n_5,
      I1 => zext_ln26_4_reg_552(1),
      I2 => \in_w_0_reg_198_reg_n_5_[1]\,
      I3 => tmp1_reg_570_reg_n_109,
      O => ram_reg_0_i_196_n_5
    );
ram_reg_0_i_197: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in_w_0_reg_198_reg_n_5_[0]\,
      I1 => tmp1_reg_570_reg_n_110,
      O => ram_reg_0_i_197_n_5
    );
ram_reg_0_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => input_r_address0(10),
      I1 => grp_max_pooling2d_fix16_fu_509_output_r_address0(11),
      I2 => ram_reg_0_34(10),
      I3 => Q(2),
      I4 => MemBank_B_address011_out,
      I5 => Q(5),
      O => ram_reg_0_i_29_n_5
    );
ram_reg_0_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => input_r_address0(9),
      I1 => grp_max_pooling2d_fix16_fu_509_output_r_address0(10),
      I2 => ram_reg_0_34(9),
      I3 => Q(2),
      I4 => MemBank_B_address011_out,
      I5 => Q(5),
      O => ram_reg_0_i_33_n_5
    );
ram_reg_0_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => input_r_address0(8),
      I1 => grp_max_pooling2d_fix16_fu_509_output_r_address0(9),
      I2 => ram_reg_0_34(8),
      I3 => Q(2),
      I4 => MemBank_B_address011_out,
      I5 => Q(5),
      O => ram_reg_0_i_37_n_5
    );
ram_reg_0_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => input_r_address0(7),
      I1 => grp_max_pooling2d_fix16_fu_509_output_r_address0(8),
      I2 => ram_reg_0_34(7),
      I3 => Q(2),
      I4 => MemBank_B_address011_out,
      I5 => Q(5),
      O => ram_reg_0_i_41_n_5
    );
ram_reg_0_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => input_r_address0(6),
      I1 => grp_max_pooling2d_fix16_fu_509_output_r_address0(7),
      I2 => ram_reg_0_34(6),
      I3 => Q(2),
      I4 => MemBank_B_address011_out,
      I5 => Q(5),
      O => ram_reg_0_i_45_n_5
    );
ram_reg_0_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => input_r_address0(5),
      I1 => grp_max_pooling2d_fix16_fu_509_output_r_address0(6),
      I2 => ram_reg_0_34(5),
      I3 => Q(2),
      I4 => MemBank_B_address011_out,
      I5 => Q(5),
      O => ram_reg_0_i_49_n_5
    );
\ram_reg_0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_0_i_29_n_5,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_4,
      I4 => ram_reg_0_5,
      I5 => ram_reg_0_6,
      O => ADDRARDADDR(10)
    );
ram_reg_0_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => input_r_address0(4),
      I1 => grp_max_pooling2d_fix16_fu_509_output_r_address0(5),
      I2 => ram_reg_0_34(4),
      I3 => Q(2),
      I4 => MemBank_B_address011_out,
      I5 => Q(5),
      O => ram_reg_0_i_53_n_5
    );
ram_reg_0_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => input_r_address0(3),
      I1 => grp_max_pooling2d_fix16_fu_509_output_r_address0(4),
      I2 => ram_reg_0_34(3),
      I3 => Q(2),
      I4 => MemBank_B_address011_out,
      I5 => Q(5),
      O => ram_reg_0_i_57_n_5
    );
\ram_reg_0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_0_i_33_n_5,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_7,
      I4 => ram_reg_0_8,
      I5 => ram_reg_0_9,
      O => ADDRARDADDR(9)
    );
\ram_reg_0_i_61__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => input_r_address0(2),
      I1 => grp_max_pooling2d_fix16_fu_509_output_r_address0(3),
      I2 => ram_reg_0_34(2),
      I3 => Q(2),
      I4 => MemBank_B_address011_out,
      I5 => Q(5),
      O => \ram_reg_0_i_61__0_n_5\
    );
\ram_reg_0_i_65__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => input_r_address0(1),
      I1 => grp_max_pooling2d_fix16_fu_509_output_r_address0(2),
      I2 => ram_reg_0_34(1),
      I3 => Q(2),
      I4 => MemBank_B_address011_out,
      I5 => Q(5),
      O => \ram_reg_0_i_65__0_n_5\
    );
\ram_reg_0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_0_i_37_n_5,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_10,
      I4 => ram_reg_0_11,
      I5 => ram_reg_0_12,
      O => ADDRARDADDR(8)
    );
\ram_reg_0_i_73__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => input_r_address0(0),
      I1 => grp_max_pooling2d_fix16_fu_509_output_r_address0(0),
      I2 => ram_reg_0_34(0),
      I3 => Q(2),
      I4 => MemBank_B_address011_out,
      I5 => Q(5),
      O => \ram_reg_0_i_73__0_n_5\
    );
\ram_reg_0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_0_i_41_n_5,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_13,
      I4 => ram_reg_0_14,
      I5 => ram_reg_0_15,
      O => ADDRARDADDR(7)
    );
\ram_reg_0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_0_i_45_n_5,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_16,
      I4 => ram_reg_0_17,
      I5 => ram_reg_0_18,
      O => ADDRARDADDR(6)
    );
ram_reg_0_i_92: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_100_n_5,
      CO(3) => ram_reg_0_i_92_n_5,
      CO(2) => ram_reg_0_i_92_n_6,
      CO(1) => ram_reg_0_i_92_n_7,
      CO(0) => ram_reg_0_i_92_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_max_pooling2d_fix16_fu_509_input_r_address0(11 downto 8),
      S(3) => tmp1_reg_570_reg_n_99,
      S(2) => tmp1_reg_570_reg_n_100,
      S(1) => tmp1_reg_570_reg_n_101,
      S(0) => tmp1_reg_570_reg_n_102
    );
\ram_reg_0_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_0_i_49_n_5,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_19,
      I4 => ram_reg_0_20,
      I5 => ram_reg_0_21,
      O => ADDRARDADDR(5)
    );
tmp1_reg_570_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 9) => B"000000000000000000000",
      A(8 downto 0) => A(8 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp1_reg_570_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 5) => B"0000000000000",
      B(4) => grp_max_pooling2d_fix16_fu_509_input_width(4),
      B(3 downto 2) => B"11",
      B(1) => Q(4),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp1_reg_570_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp1_reg_570_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp1_reg_570_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_NS_fsm12_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => in_w_0_reg_1980,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp1_reg_570_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp1_reg_570_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_tmp1_reg_570_reg_P_UNCONNECTED(47 downto 14),
      P(13) => tmp1_reg_570_reg_n_97,
      P(12) => tmp1_reg_570_reg_n_98,
      P(11) => tmp1_reg_570_reg_n_99,
      P(10) => tmp1_reg_570_reg_n_100,
      P(9) => tmp1_reg_570_reg_n_101,
      P(8) => tmp1_reg_570_reg_n_102,
      P(7) => tmp1_reg_570_reg_n_103,
      P(6) => tmp1_reg_570_reg_n_104,
      P(5) => tmp1_reg_570_reg_n_105,
      P(4) => tmp1_reg_570_reg_n_106,
      P(3) => tmp1_reg_570_reg_n_107,
      P(2) => tmp1_reg_570_reg_n_108,
      P(1) => tmp1_reg_570_reg_n_109,
      P(0) => tmp1_reg_570_reg_n_110,
      PATTERNBDETECT => NLW_tmp1_reg_570_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp1_reg_570_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp1_reg_570_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp1_reg_570_reg_UNDERFLOW_UNCONNECTED
    );
tmp1_reg_570_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_max_pooling2d_fix16_fu_509_ap_start_reg,
      O => ap_NS_fsm12_out
    );
tmp1_reg_570_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln26_2_reg_529(2),
      I1 => phi_mul_reg_141(2),
      O => tmp1_reg_570_reg_i_10_n_5
    );
tmp1_reg_570_reg_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \in_h_0_reg_187_reg_n_5_[1]\,
      I1 => zext_ln26_2_reg_529(1),
      I2 => phi_mul_reg_141(1),
      O => tmp1_reg_570_reg_i_11_n_5
    );
tmp1_reg_570_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phi_mul_reg_141(2),
      I1 => zext_ln26_2_reg_529(2),
      I2 => zext_ln26_2_reg_529(3),
      I3 => phi_mul_reg_141(3),
      O => tmp1_reg_570_reg_i_12_n_5
    );
tmp1_reg_570_reg_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => phi_mul_reg_141(1),
      I1 => zext_ln26_2_reg_529(1),
      I2 => \in_h_0_reg_187_reg_n_5_[1]\,
      I3 => zext_ln26_2_reg_529(2),
      I4 => phi_mul_reg_141(2),
      O => tmp1_reg_570_reg_i_13_n_5
    );
tmp1_reg_570_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => '0',
      I1 => zext_ln26_2_reg_529(1),
      I2 => \in_h_0_reg_187_reg_n_5_[1]\,
      I3 => phi_mul_reg_141(1),
      O => tmp1_reg_570_reg_i_14_n_5
    );
tmp1_reg_570_reg_i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in_h_0_reg_187_reg_n_5_[0]\,
      O => tmp1_reg_570_reg_i_15_n_5
    );
tmp1_reg_570_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(0),
      I1 => \in_h_0_reg_187_reg_n_5_[0]\,
      I2 => \in_h_0_reg_187_reg_n_5_[1]\,
      O => in_w_0_reg_1980
    );
tmp1_reg_570_reg_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      O => grp_max_pooling2d_fix16_fu_509_input_width(4)
    );
tmp1_reg_570_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => tmp1_reg_570_reg_i_5_n_5,
      CO(3 downto 0) => NLW_tmp1_reg_570_reg_i_4_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_tmp1_reg_570_reg_i_4_O_UNCONNECTED(3 downto 1),
      O(0) => A(8),
      S(3 downto 1) => B"000",
      S(0) => phi_mul_reg_141(8)
    );
tmp1_reg_570_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => tmp1_reg_570_reg_i_6_n_5,
      CO(3) => tmp1_reg_570_reg_i_5_n_5,
      CO(2) => tmp1_reg_570_reg_i_5_n_6,
      CO(1) => tmp1_reg_570_reg_i_5_n_7,
      CO(0) => tmp1_reg_570_reg_i_5_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => phi_mul_reg_141(5),
      DI(0) => tmp1_reg_570_reg_i_7_n_5,
      O(3 downto 0) => A(7 downto 4),
      S(3 downto 2) => phi_mul_reg_141(7 downto 6),
      S(1) => tmp1_reg_570_reg_i_8_n_5,
      S(0) => tmp1_reg_570_reg_i_9_n_5
    );
tmp1_reg_570_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp1_reg_570_reg_i_6_n_5,
      CO(2) => tmp1_reg_570_reg_i_6_n_6,
      CO(1) => tmp1_reg_570_reg_i_6_n_7,
      CO(0) => tmp1_reg_570_reg_i_6_n_8,
      CYINIT => '0',
      DI(3) => tmp1_reg_570_reg_i_10_n_5,
      DI(2) => tmp1_reg_570_reg_i_11_n_5,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => A(3 downto 0),
      S(3) => tmp1_reg_570_reg_i_12_n_5,
      S(2) => tmp1_reg_570_reg_i_13_n_5,
      S(1) => tmp1_reg_570_reg_i_14_n_5,
      S(0) => tmp1_reg_570_reg_i_15_n_5
    );
tmp1_reg_570_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln26_2_reg_529(3),
      I1 => phi_mul_reg_141(3),
      O => tmp1_reg_570_reg_i_7_n_5
    );
tmp1_reg_570_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => phi_mul_reg_141(4),
      I1 => zext_ln26_2_reg_529(4),
      I2 => phi_mul_reg_141(5),
      O => tmp1_reg_570_reg_i_8_n_5
    );
tmp1_reg_570_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => phi_mul_reg_141(3),
      I1 => zext_ln26_2_reg_529(3),
      I2 => zext_ln26_2_reg_529(4),
      I3 => phi_mul_reg_141(4),
      O => tmp1_reg_570_reg_i_9_n_5
    );
\trunc_ln22_reg_557[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \in_h_0_reg_187_reg_n_5_[0]\,
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => trunc_ln22_reg_557,
      O => \trunc_ln22_reg_557[0]_i_1_n_5\
    );
\trunc_ln22_reg_557_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln22_reg_557[0]_i_1_n_5\,
      Q => trunc_ln22_reg_557,
      R => '0'
    );
\trunc_ln24_reg_575[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \in_w_0_reg_198_reg_n_5_[0]\,
      I1 => \^ap_cs_fsm_reg[5]_0\(1),
      I2 => trunc_ln24_reg_575,
      O => \trunc_ln24_reg_575[0]_i_1_n_5\
    );
\trunc_ln24_reg_575_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln24_reg_575[0]_i_1_n_5\,
      Q => trunc_ln24_reg_575,
      R => '0'
    );
\zext_ln26_2_reg_529[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => icmp_ln19_fu_274_p2,
      O => out_w_0_reg_1760
    );
\zext_ln26_2_reg_529[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000000000009000"
    )
        port map (
      I0 => shl_ln_fu_289_p3(4),
      I1 => empty_45_reg_498(4),
      I2 => shl_ln_fu_289_p3(2),
      I3 => shl_ln_fu_289_p3(3),
      I4 => empty_45_reg_498(3),
      I5 => shl_ln_fu_289_p3(1),
      O => icmp_ln19_fu_274_p2
    );
\zext_ln26_2_reg_529_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1760,
      D => shl_ln_fu_289_p3(1),
      Q => zext_ln26_2_reg_529(1),
      R => '0'
    );
\zext_ln26_2_reg_529_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1760,
      D => shl_ln_fu_289_p3(2),
      Q => zext_ln26_2_reg_529(2),
      R => '0'
    );
\zext_ln26_2_reg_529_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1760,
      D => shl_ln_fu_289_p3(3),
      Q => zext_ln26_2_reg_529(3),
      R => '0'
    );
\zext_ln26_2_reg_529_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1760,
      D => shl_ln_fu_289_p3(4),
      Q => zext_ln26_2_reg_529(4),
      R => '0'
    );
\zext_ln26_4_reg_552_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_h_0_reg_1870,
      D => shl_ln26_1_fu_331_p3(1),
      Q => zext_ln26_4_reg_552(1),
      R => '0'
    );
\zext_ln26_4_reg_552_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_h_0_reg_1870,
      D => shl_ln26_1_fu_331_p3(2),
      Q => zext_ln26_4_reg_552(2),
      R => '0'
    );
\zext_ln26_4_reg_552_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_h_0_reg_1870,
      D => shl_ln26_1_fu_331_p3(3),
      Q => zext_ln26_4_reg_552(3),
      R => '0'
    );
\zext_ln26_4_reg_552_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_h_0_reg_1870,
      D => shl_ln26_1_fu_331_p3(4),
      Q => zext_ln26_4_reg_552(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_AXILiteS_s_axi is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done : out STD_LOGIC;
    clear : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 4 downto 0 );
    interrupt : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    input_data_last_V_tm_fu_638_p1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    output_data_data_V_1_ack_in : in STD_LOGIC;
    int_ap_ready_reg_0 : in STD_LOGIC;
    output_data_strb_V_1_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_keep_V_1_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_last_V_1_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_id_V_1_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    int_ap_ready_reg_1 : in STD_LOGIC;
    output_data_dest_V_1_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    output_data_TREADY : in STD_LOGIC;
    output_data_user_V_1_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_AXILiteS_s_axi : entity is "network_AXILiteS_s_axi";
end bd_0_hls_inst_0_network_AXILiteS_s_axi;

architecture STRUCTURE of bd_0_hls_inst_0_network_AXILiteS_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_5\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_5\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_5\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_5\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_5\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal \^ap_done\ : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal \^ap_rst_n_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_start : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal int_ap_done_i_1_n_5 : STD_LOGIC;
  signal int_ap_done_i_2_n_5 : STD_LOGIC;
  signal int_ap_ready_i_10_n_5 : STD_LOGIC;
  signal int_ap_ready_i_11_n_5 : STD_LOGIC;
  signal int_ap_ready_i_12_n_5 : STD_LOGIC;
  signal int_ap_ready_i_2_n_5 : STD_LOGIC;
  signal int_ap_ready_i_3_n_5 : STD_LOGIC;
  signal int_ap_ready_i_4_n_5 : STD_LOGIC;
  signal int_ap_ready_i_6_n_5 : STD_LOGIC;
  signal int_ap_ready_i_9_n_5 : STD_LOGIC;
  signal int_ap_start3_out : STD_LOGIC;
  signal int_ap_start_i_1_n_5 : STD_LOGIC;
  signal int_auto_restart_i_1_n_5 : STD_LOGIC;
  signal int_gie_i_1_n_5 : STD_LOGIC;
  signal int_gie_reg_n_5 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_5\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_5\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_5\ : STD_LOGIC;
  signal \int_ier_reg_n_5_[0]\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_5\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_5\ : STD_LOGIC;
  signal \int_isr_reg_n_5_[0]\ : STD_LOGIC;
  signal output_data_id_V_1_state_cmp_full : STD_LOGIC;
  signal output_data_keep_V_1_state_cmp_full : STD_LOGIC;
  signal output_data_last_V_1_state_cmp_full : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rdata[0]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_5\ : STD_LOGIC;
  signal \^s_axi_axilites_bvalid\ : STD_LOGIC;
  signal \^s_axi_axilites_rvalid\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_5_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair247";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__6\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \i_0_reg_410[0]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of int_ap_done_i_2 : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of int_ap_idle_i_1 : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of int_ap_ready_i_10 : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of int_ap_ready_i_11 : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of int_ap_ready_i_12 : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of int_ap_ready_i_3 : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of int_ap_ready_i_4 : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of int_ap_ready_i_8 : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of int_ap_start_i_1 : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of int_auto_restart_i_1 : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of int_gie_i_1 : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of interrupt_INST_0 : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \rdata[0]_i_2\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \rdata[1]_i_2\ : label is "soft_lutpair241";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  ap_done <= \^ap_done\;
  ap_rst_n_0(0) <= \^ap_rst_n_0\(0);
  s_axi_AXILiteS_BVALID <= \^s_axi_axilites_bvalid\;
  s_axi_AXILiteS_RVALID <= \^s_axi_axilites_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FDD"
    )
        port map (
      I0 => \^s_axi_axilites_rvalid\,
      I1 => s_axi_AXILiteS_RREADY,
      I2 => s_axi_AXILiteS_ARVALID,
      I3 => \^fsm_onehot_rstate_reg[1]_0\,
      O => \FSM_onehot_rstate[1]_i_1_n_5\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_AXILiteS_ARVALID,
      I2 => s_axi_AXILiteS_RREADY,
      I3 => \^s_axi_axilites_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1_n_5\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_5\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => \^ap_rst_n_0\(0)
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_5\,
      Q => \^s_axi_axilites_rvalid\,
      R => \^ap_rst_n_0\(0)
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FFD1D1"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => \^s_axi_axilites_bvalid\,
      I2 => s_axi_AXILiteS_BREADY,
      I3 => s_axi_AXILiteS_AWVALID,
      I4 => \^fsm_onehot_wstate_reg[1]_0\,
      O => \FSM_onehot_wstate[1]_i_1_n_5\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_AXILiteS_AWVALID,
      I2 => s_axi_AXILiteS_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_5\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_AXILiteS_BREADY,
      I1 => \^s_axi_axilites_bvalid\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => s_axi_AXILiteS_WVALID,
      O => \FSM_onehot_wstate[3]_i_1_n_5\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_5\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => \^ap_rst_n_0\(0)
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_5\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => \^ap_rst_n_0\(0)
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_5\,
      Q => \^s_axi_axilites_bvalid\,
      R => \^ap_rst_n_0\(0)
    );
\ap_CS_fsm[0]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => ap_start,
      I1 => Q(0),
      I2 => \^ap_done\,
      I3 => Q(2),
      O => D(0)
    );
\ap_CS_fsm[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F8F8F8"
    )
        port map (
      I0 => ap_start,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \ap_CS_fsm_reg[1]\,
      I4 => input_data_last_V_tm_fu_638_p1,
      O => D(1)
    );
\i_0_reg_410[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_start,
      I1 => Q(0),
      O => clear
    );
\input_data_dest_V_0_state[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_0\(0)
    );
int_ap_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFF00"
    )
        port map (
      I0 => int_ap_done_i_2_n_5,
      I1 => s_axi_AXILiteS_ARVALID,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => \^ap_done\,
      I4 => data0(1),
      O => int_ap_done_i_1_n_5
    );
int_ap_done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => s_axi_AXILiteS_ARADDR(1),
      I2 => s_axi_AXILiteS_ARADDR(0),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => s_axi_AXILiteS_ARADDR(3),
      O => int_ap_done_i_2_n_5
    );
int_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_5,
      Q => data0(1),
      R => \^ap_rst_n_0\(0)
    );
int_ap_idle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => ap_start,
      O => ap_idle
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => data0(2),
      R => \^ap_rst_n_0\(0)
    );
int_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => Q(2),
      I1 => int_ap_ready_i_2_n_5,
      I2 => int_ap_ready_i_3_n_5,
      I3 => int_ap_ready_i_4_n_5,
      I4 => output_data_keep_V_1_state_cmp_full,
      I5 => int_ap_ready_i_6_n_5,
      O => \^ap_done\
    );
int_ap_ready_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => output_data_user_V_1_state(0),
      I1 => output_data_user_V_1_state(1),
      O => int_ap_ready_i_10_n_5
    );
int_ap_ready_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => output_data_id_V_1_state(0),
      I1 => output_data_id_V_1_state(1),
      O => int_ap_ready_i_11_n_5
    );
int_ap_ready_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => int_ap_ready_reg_1,
      I1 => output_data_dest_V_1_state(0),
      O => int_ap_ready_i_12_n_5
    );
int_ap_ready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44FFFFFFFFFFFF"
    )
        port map (
      I0 => output_data_data_V_1_ack_in,
      I1 => int_ap_ready_reg_0,
      I2 => output_data_strb_V_1_state(1),
      I3 => output_data_strb_V_1_state(0),
      I4 => output_data_last_V_1_state_cmp_full,
      I5 => output_data_id_V_1_state_cmp_full,
      O => int_ap_ready_i_2_n_5
    );
int_ap_ready_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4040FF40"
    )
        port map (
      I0 => output_data_TREADY,
      I1 => int_ap_ready_reg_0,
      I2 => output_data_data_V_1_ack_in,
      I3 => output_data_user_V_1_state(0),
      I4 => output_data_user_V_1_state(1),
      O => int_ap_ready_i_3_n_5
    );
int_ap_ready_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => int_ap_ready_reg_1,
      I1 => output_data_dest_V_1_state(0),
      O => int_ap_ready_i_4_n_5
    );
int_ap_ready_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => output_data_keep_V_1_state(1),
      I1 => output_data_keep_V_1_state(0),
      O => output_data_keep_V_1_state_cmp_full
    );
int_ap_ready_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0F080808"
    )
        port map (
      I0 => output_data_keep_V_1_state(1),
      I1 => output_data_keep_V_1_state(0),
      I2 => output_data_TREADY,
      I3 => output_data_strb_V_1_state(1),
      I4 => output_data_strb_V_1_state(0),
      I5 => int_ap_ready_i_9_n_5,
      O => int_ap_ready_i_6_n_5
    );
int_ap_ready_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => output_data_last_V_1_state(1),
      I1 => output_data_last_V_1_state(0),
      O => output_data_last_V_1_state_cmp_full
    );
int_ap_ready_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => output_data_id_V_1_state(1),
      I1 => output_data_id_V_1_state(0),
      O => output_data_id_V_1_state_cmp_full
    );
int_ap_ready_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0000FFEA"
    )
        port map (
      I0 => int_ap_ready_i_10_n_5,
      I1 => output_data_last_V_1_state(1),
      I2 => output_data_last_V_1_state(0),
      I3 => int_ap_ready_i_11_n_5,
      I4 => output_data_TREADY,
      I5 => int_ap_ready_i_12_n_5,
      O => int_ap_ready_i_9_n_5
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done\,
      Q => data0(3),
      R => \^ap_rst_n_0\(0)
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => data0(7),
      I1 => \^ap_done\,
      I2 => int_ap_start3_out,
      I3 => ap_start,
      O => int_ap_start_i_1_n_5
    );
int_ap_start_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \waddr_reg_n_5_[2]\,
      I1 => s_axi_AXILiteS_WDATA(0),
      I2 => \waddr_reg_n_5_[3]\,
      I3 => \int_ier[1]_i_2_n_5\,
      O => int_ap_start3_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_5,
      Q => ap_start,
      R => \^ap_rst_n_0\(0)
    );
int_auto_restart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(2),
      I1 => \waddr_reg_n_5_[3]\,
      I2 => \waddr_reg_n_5_[2]\,
      I3 => \int_ier[1]_i_2_n_5\,
      I4 => data0(7),
      O => int_auto_restart_i_1_n_5
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_5,
      Q => data0(7),
      R => \^ap_rst_n_0\(0)
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => \waddr_reg_n_5_[3]\,
      I2 => \waddr_reg_n_5_[2]\,
      I3 => \int_ier[1]_i_2_n_5\,
      I4 => int_gie_reg_n_5,
      O => int_gie_i_1_n_5
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_5,
      Q => int_gie_reg_n_5,
      R => \^ap_rst_n_0\(0)
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => \waddr_reg_n_5_[2]\,
      I2 => \waddr_reg_n_5_[3]\,
      I3 => \int_ier[1]_i_2_n_5\,
      I4 => \int_ier_reg_n_5_[0]\,
      O => \int_ier[0]_i_1_n_5\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => \waddr_reg_n_5_[2]\,
      I2 => \waddr_reg_n_5_[3]\,
      I3 => \int_ier[1]_i_2_n_5\,
      I4 => p_0_in,
      O => \int_ier[1]_i_1_n_5\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[0]\,
      I1 => \waddr_reg_n_5_[1]\,
      I2 => s_axi_AXILiteS_WSTRB(0),
      I3 => \waddr_reg_n_5_[4]\,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      I5 => s_axi_AXILiteS_WVALID,
      O => \int_ier[1]_i_2_n_5\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_5\,
      Q => \int_ier_reg_n_5_[0]\,
      R => \^ap_rst_n_0\(0)
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_5\,
      Q => p_0_in,
      R => \^ap_rst_n_0\(0)
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => int_isr6_out,
      I2 => \int_ier_reg_n_5_[0]\,
      I3 => \^ap_done\,
      I4 => \int_isr_reg_n_5_[0]\,
      O => \int_isr[0]_i_1_n_5\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[2]\,
      I2 => \int_ier[1]_i_2_n_5\,
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => int_isr6_out,
      I2 => p_0_in,
      I3 => \^ap_done\,
      I4 => \p_1_in__0\,
      O => \int_isr[1]_i_1_n_5\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_5\,
      Q => \int_isr_reg_n_5_[0]\,
      R => \^ap_rst_n_0\(0)
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_5\,
      Q => \p_1_in__0\,
      R => \^ap_rst_n_0\(0)
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \int_isr_reg_n_5_[0]\,
      I1 => \p_1_in__0\,
      I2 => int_gie_reg_n_5,
      O => interrupt
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000CA0000"
    )
        port map (
      I0 => ap_start,
      I1 => \int_ier_reg_n_5_[0]\,
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(2),
      I4 => \rdata[1]_i_2_n_5\,
      I5 => \rdata[0]_i_2_n_5\,
      O => rdata(0)
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => int_gie_reg_n_5,
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => \int_isr_reg_n_5_[0]\,
      I3 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata[0]_i_2_n_5\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CE0E0000C2020000"
    )
        port map (
      I0 => data0(1),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => \p_1_in__0\,
      I4 => \rdata[1]_i_2_n_5\,
      I5 => p_0_in,
      O => rdata(1)
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(1),
      I1 => s_axi_AXILiteS_ARADDR(0),
      I2 => s_axi_AXILiteS_ARADDR(4),
      O => \rdata[1]_i_2_n_5\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(3),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => s_axi_AXILiteS_ARADDR(0),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(2),
      I5 => data0(2),
      O => rdata(2)
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(3),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => s_axi_AXILiteS_ARADDR(0),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(2),
      I5 => data0(3),
      O => rdata(3)
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_AXILiteS_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(3),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => s_axi_AXILiteS_ARADDR(0),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(2),
      I5 => data0(7),
      O => rdata(7)
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(0),
      Q => s_axi_AXILiteS_RDATA(0),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(1),
      Q => s_axi_AXILiteS_RDATA(1),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(2),
      Q => s_axi_AXILiteS_RDATA(2),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(3),
      Q => s_axi_AXILiteS_RDATA(3),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(7),
      Q => s_axi_AXILiteS_RDATA(4),
      R => '0'
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_AXILiteS_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(0),
      Q => \waddr_reg_n_5_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(1),
      Q => \waddr_reg_n_5_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(2),
      Q => \waddr_reg_n_5_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(3),
      Q => \waddr_reg_n_5_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(4),
      Q => \waddr_reg_n_5_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_MemBank_A_ram is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    MemBank_B_address01101_out : out STD_LOGIC;
    MemBank_B_ce01 : out STD_LOGIC;
    \ap_CS_fsm_reg[15]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_11\ : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_12\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_11\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_12\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_13\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_14\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[25]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_0_0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    output_r_address0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_max_pooling2d_fix16_fu_509_input_r_address0 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ram_reg_0_i_23 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ram_reg_7_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_7_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_data_data_V_0_sel : in STD_LOGIC;
    ram_reg_7_i_5_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_0_i_21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_7_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_MemBank_A_ram : entity is "network_MemBank_A_ram";
end bd_0_hls_inst_0_network_MemBank_A_ram;

architecture STRUCTURE of bd_0_hls_inst_0_network_MemBank_A_ram is
  signal \^ap_cs_fsm_reg[9]\ : STD_LOGIC;
  signal \buffer_01_fu_70[15]_i_10_n_5\ : STD_LOGIC;
  signal \buffer_01_fu_70[15]_i_11_n_5\ : STD_LOGIC;
  signal \buffer_01_fu_70[15]_i_12_n_5\ : STD_LOGIC;
  signal \buffer_01_fu_70[15]_i_13_n_5\ : STD_LOGIC;
  signal \buffer_01_fu_70[15]_i_14_n_5\ : STD_LOGIC;
  signal \buffer_01_fu_70[15]_i_15_n_5\ : STD_LOGIC;
  signal \buffer_01_fu_70[15]_i_16_n_5\ : STD_LOGIC;
  signal \buffer_01_fu_70[15]_i_17_n_5\ : STD_LOGIC;
  signal \buffer_01_fu_70[15]_i_18_n_5\ : STD_LOGIC;
  signal \buffer_01_fu_70[15]_i_19_n_5\ : STD_LOGIC;
  signal \buffer_01_fu_70[15]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_01_fu_70[15]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_01_fu_70[15]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_01_fu_70[15]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_01_fu_70[15]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_01_fu_70[15]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_01_fu_70_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \buffer_01_fu_70_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \buffer_01_fu_70_reg[15]_i_2_n_8\ : STD_LOGIC;
  signal \buffer_01_fu_70_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_01_fu_70_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \buffer_01_fu_70_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \buffer_01_fu_70_reg[15]_i_3_n_8\ : STD_LOGIC;
  signal \^q0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ram_reg_0_i_114__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_115__0_n_5\ : STD_LOGIC;
  signal \ram_reg_1_i_7__0_n_5\ : STD_LOGIC;
  signal \ram_reg_1_i_8__0_n_5\ : STD_LOGIC;
  signal \ram_reg_2_i_8__0_n_5\ : STD_LOGIC;
  signal \ram_reg_2_i_9__0_n_5\ : STD_LOGIC;
  signal \ram_reg_3_i_7__0_n_5\ : STD_LOGIC;
  signal \ram_reg_3_i_8__0_n_5\ : STD_LOGIC;
  signal \ram_reg_4_i_7__0_n_5\ : STD_LOGIC;
  signal \ram_reg_4_i_8__0_n_5\ : STD_LOGIC;
  signal \ram_reg_5_i_8__0_n_5\ : STD_LOGIC;
  signal \ram_reg_5_i_9__0_n_5\ : STD_LOGIC;
  signal \ram_reg_6_i_7__0_n_5\ : STD_LOGIC;
  signal \ram_reg_6_i_8__0_n_5\ : STD_LOGIC;
  signal ram_reg_7_i_8_n_5 : STD_LOGIC;
  signal ram_reg_7_i_9_n_5 : STD_LOGIC;
  signal \NLW_buffer_01_fu_70_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buffer_01_fu_70_reg[15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 230400;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_0 : label is 16383;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_0 : label is 1;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 16383;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 1;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram_reg_0_i_20 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of ram_reg_0_i_26 : label is "soft_lutpair1";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "ram";
  attribute bram_addr_begin of ram_reg_1 : label is 0;
  attribute bram_addr_end of ram_reg_1 : label is 16383;
  attribute bram_slice_begin of ram_reg_1 : label is 2;
  attribute bram_slice_end of ram_reg_1 : label is 3;
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 16383;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 2;
  attribute ram_slice_end of ram_reg_1 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_2 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_2 : label is "ram";
  attribute bram_addr_begin of ram_reg_2 : label is 0;
  attribute bram_addr_end of ram_reg_2 : label is 16383;
  attribute bram_slice_begin of ram_reg_2 : label is 4;
  attribute bram_slice_end of ram_reg_2 : label is 5;
  attribute ram_addr_begin of ram_reg_2 : label is 0;
  attribute ram_addr_end of ram_reg_2 : label is 16383;
  attribute ram_offset of ram_reg_2 : label is 0;
  attribute ram_slice_begin of ram_reg_2 : label is 4;
  attribute ram_slice_end of ram_reg_2 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_3 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_3 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_3 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_3 : label is "ram";
  attribute bram_addr_begin of ram_reg_3 : label is 0;
  attribute bram_addr_end of ram_reg_3 : label is 16383;
  attribute bram_slice_begin of ram_reg_3 : label is 6;
  attribute bram_slice_end of ram_reg_3 : label is 7;
  attribute ram_addr_begin of ram_reg_3 : label is 0;
  attribute ram_addr_end of ram_reg_3 : label is 16383;
  attribute ram_offset of ram_reg_3 : label is 0;
  attribute ram_slice_begin of ram_reg_3 : label is 6;
  attribute ram_slice_end of ram_reg_3 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_4 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_4 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_4 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_4 : label is "ram";
  attribute bram_addr_begin of ram_reg_4 : label is 0;
  attribute bram_addr_end of ram_reg_4 : label is 16383;
  attribute bram_slice_begin of ram_reg_4 : label is 8;
  attribute bram_slice_end of ram_reg_4 : label is 9;
  attribute ram_addr_begin of ram_reg_4 : label is 0;
  attribute ram_addr_end of ram_reg_4 : label is 16383;
  attribute ram_offset of ram_reg_4 : label is 0;
  attribute ram_slice_begin of ram_reg_4 : label is 8;
  attribute ram_slice_end of ram_reg_4 : label is 9;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_5 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_5 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_5 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_5 : label is "ram";
  attribute bram_addr_begin of ram_reg_5 : label is 0;
  attribute bram_addr_end of ram_reg_5 : label is 16383;
  attribute bram_slice_begin of ram_reg_5 : label is 10;
  attribute bram_slice_end of ram_reg_5 : label is 11;
  attribute ram_addr_begin of ram_reg_5 : label is 0;
  attribute ram_addr_end of ram_reg_5 : label is 16383;
  attribute ram_offset of ram_reg_5 : label is 0;
  attribute ram_slice_begin of ram_reg_5 : label is 10;
  attribute ram_slice_end of ram_reg_5 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_6 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_6 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_6 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_6 : label is "ram";
  attribute bram_addr_begin of ram_reg_6 : label is 0;
  attribute bram_addr_end of ram_reg_6 : label is 16383;
  attribute bram_slice_begin of ram_reg_6 : label is 12;
  attribute bram_slice_end of ram_reg_6 : label is 13;
  attribute ram_addr_begin of ram_reg_6 : label is 0;
  attribute ram_addr_end of ram_reg_6 : label is 16383;
  attribute ram_offset of ram_reg_6 : label is 0;
  attribute ram_slice_begin of ram_reg_6 : label is 12;
  attribute ram_slice_end of ram_reg_6 : label is 13;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_7 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_7 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_7 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_7 : label is "ram";
  attribute bram_addr_begin of ram_reg_7 : label is 0;
  attribute bram_addr_end of ram_reg_7 : label is 16383;
  attribute bram_slice_begin of ram_reg_7 : label is 14;
  attribute bram_slice_end of ram_reg_7 : label is 15;
  attribute ram_addr_begin of ram_reg_7 : label is 0;
  attribute ram_addr_end of ram_reg_7 : label is 16383;
  attribute ram_offset of ram_reg_7 : label is 0;
  attribute ram_slice_begin of ram_reg_7 : label is 14;
  attribute ram_slice_end of ram_reg_7 : label is 15;
begin
  \ap_CS_fsm_reg[9]\ <= \^ap_cs_fsm_reg[9]\;
  q0(15 downto 0) <= \^q0\(15 downto 0);
\buffer_01_fu_70[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0\(10),
      I1 => Q(10),
      I2 => \^q0\(11),
      I3 => Q(11),
      O => \buffer_01_fu_70[15]_i_10_n_5\
    );
\buffer_01_fu_70[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0\(8),
      I1 => Q(8),
      I2 => \^q0\(9),
      I3 => Q(9),
      O => \buffer_01_fu_70[15]_i_11_n_5\
    );
\buffer_01_fu_70[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0\(6),
      I1 => Q(6),
      I2 => Q(7),
      I3 => \^q0\(7),
      O => \buffer_01_fu_70[15]_i_12_n_5\
    );
\buffer_01_fu_70[15]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0\(4),
      I1 => Q(4),
      I2 => Q(5),
      I3 => \^q0\(5),
      O => \buffer_01_fu_70[15]_i_13_n_5\
    );
\buffer_01_fu_70[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0\(2),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \^q0\(3),
      O => \buffer_01_fu_70[15]_i_14_n_5\
    );
\buffer_01_fu_70[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q0\(1),
      O => \buffer_01_fu_70[15]_i_15_n_5\
    );
\buffer_01_fu_70[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0\(6),
      I1 => Q(6),
      I2 => \^q0\(7),
      I3 => Q(7),
      O => \buffer_01_fu_70[15]_i_16_n_5\
    );
\buffer_01_fu_70[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0\(4),
      I1 => Q(4),
      I2 => \^q0\(5),
      I3 => Q(5),
      O => \buffer_01_fu_70[15]_i_17_n_5\
    );
\buffer_01_fu_70[15]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0\(2),
      I1 => Q(2),
      I2 => \^q0\(3),
      I3 => Q(3),
      O => \buffer_01_fu_70[15]_i_18_n_5\
    );
\buffer_01_fu_70[15]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0\(0),
      I1 => Q(0),
      I2 => \^q0\(1),
      I3 => Q(1),
      O => \buffer_01_fu_70[15]_i_19_n_5\
    );
\buffer_01_fu_70[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0\(14),
      I1 => Q(14),
      I2 => \^q0\(15),
      I3 => Q(15),
      O => \buffer_01_fu_70[15]_i_4_n_5\
    );
\buffer_01_fu_70[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0\(12),
      I1 => Q(12),
      I2 => Q(13),
      I3 => \^q0\(13),
      O => \buffer_01_fu_70[15]_i_5_n_5\
    );
\buffer_01_fu_70[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0\(10),
      I1 => Q(10),
      I2 => Q(11),
      I3 => \^q0\(11),
      O => \buffer_01_fu_70[15]_i_6_n_5\
    );
\buffer_01_fu_70[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0\(8),
      I1 => Q(8),
      I2 => Q(9),
      I3 => \^q0\(9),
      O => \buffer_01_fu_70[15]_i_7_n_5\
    );
\buffer_01_fu_70[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0\(14),
      I1 => Q(14),
      I2 => Q(15),
      I3 => \^q0\(15),
      O => \buffer_01_fu_70[15]_i_8_n_5\
    );
\buffer_01_fu_70[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0\(12),
      I1 => Q(12),
      I2 => \^q0\(13),
      I3 => Q(13),
      O => \buffer_01_fu_70[15]_i_9_n_5\
    );
\buffer_01_fu_70_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_01_fu_70_reg[15]_i_3_n_5\,
      CO(3) => CO(0),
      CO(2) => \buffer_01_fu_70_reg[15]_i_2_n_6\,
      CO(1) => \buffer_01_fu_70_reg[15]_i_2_n_7\,
      CO(0) => \buffer_01_fu_70_reg[15]_i_2_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_01_fu_70[15]_i_4_n_5\,
      DI(2) => \buffer_01_fu_70[15]_i_5_n_5\,
      DI(1) => \buffer_01_fu_70[15]_i_6_n_5\,
      DI(0) => \buffer_01_fu_70[15]_i_7_n_5\,
      O(3 downto 0) => \NLW_buffer_01_fu_70_reg[15]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \buffer_01_fu_70[15]_i_8_n_5\,
      S(2) => \buffer_01_fu_70[15]_i_9_n_5\,
      S(1) => \buffer_01_fu_70[15]_i_10_n_5\,
      S(0) => \buffer_01_fu_70[15]_i_11_n_5\
    );
\buffer_01_fu_70_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buffer_01_fu_70_reg[15]_i_3_n_5\,
      CO(2) => \buffer_01_fu_70_reg[15]_i_3_n_6\,
      CO(1) => \buffer_01_fu_70_reg[15]_i_3_n_7\,
      CO(0) => \buffer_01_fu_70_reg[15]_i_3_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_01_fu_70[15]_i_12_n_5\,
      DI(2) => \buffer_01_fu_70[15]_i_13_n_5\,
      DI(1) => \buffer_01_fu_70[15]_i_14_n_5\,
      DI(0) => \buffer_01_fu_70[15]_i_15_n_5\,
      O(3 downto 0) => \NLW_buffer_01_fu_70_reg[15]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \buffer_01_fu_70[15]_i_16_n_5\,
      S(2) => \buffer_01_fu_70[15]_i_17_n_5\,
      S(1) => \buffer_01_fu_70[15]_i_18_n_5\,
      S(0) => \buffer_01_fu_70[15]_i_19_n_5\
    );
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(1 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => \^q0\(1 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_0_i_114__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => ram_reg_0_0(10),
      I1 => ram_reg_0_0(13),
      I2 => \^q0\(1),
      I3 => ram_reg_0_0(0),
      I4 => ram_reg_7_i_5_0(1),
      I5 => ram_reg_0_0(2),
      O => \ram_reg_0_i_114__0_n_5\
    );
\ram_reg_0_i_115__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => ram_reg_0_0(10),
      I1 => ram_reg_0_0(13),
      I2 => \^q0\(0),
      I3 => ram_reg_0_0(0),
      I4 => ram_reg_7_i_5_0(0),
      I5 => ram_reg_0_0(2),
      O => \ram_reg_0_i_115__0_n_5\
    );
\ram_reg_0_i_116__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ram_reg_0_0(14),
      I1 => ram_reg_0_0(5),
      I2 => ram_reg_0_0(11),
      I3 => ram_reg_0_0(1),
      I4 => ram_reg_0_0(8),
      O => MemBank_B_ce01
    );
ram_reg_0_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_0_0(16),
      I1 => ap_enable_reg_pp0_iter0,
      O => MemBank_B_address01101_out
    );
ram_reg_0_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => ram_reg_0_0(3),
      I1 => ram_reg_0_0(15),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ram_reg_0_0(16),
      O => \ap_CS_fsm_reg[7]\
    );
ram_reg_0_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => output_r_address0(9),
      I1 => grp_max_pooling2d_fix16_fu_509_input_r_address0(9),
      I2 => ram_reg_0_i_23(9),
      I3 => ram_reg_0_0(6),
      I4 => \^ap_cs_fsm_reg[9]\,
      I5 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[15]_8\
    );
ram_reg_0_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => output_r_address0(8),
      I1 => grp_max_pooling2d_fix16_fu_509_input_r_address0(8),
      I2 => ram_reg_0_i_23(8),
      I3 => ram_reg_0_0(6),
      I4 => \^ap_cs_fsm_reg[9]\,
      I5 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[15]_7\
    );
ram_reg_0_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => output_r_address0(7),
      I1 => grp_max_pooling2d_fix16_fu_509_input_r_address0(7),
      I2 => ram_reg_0_i_23(7),
      I3 => ram_reg_0_0(6),
      I4 => \^ap_cs_fsm_reg[9]\,
      I5 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[15]_6\
    );
ram_reg_0_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => output_r_address0(6),
      I1 => grp_max_pooling2d_fix16_fu_509_input_r_address0(6),
      I2 => ram_reg_0_i_23(6),
      I3 => ram_reg_0_0(6),
      I4 => \^ap_cs_fsm_reg[9]\,
      I5 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[15]_5\
    );
ram_reg_0_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => output_r_address0(5),
      I1 => grp_max_pooling2d_fix16_fu_509_input_r_address0(5),
      I2 => ram_reg_0_i_23(5),
      I3 => ram_reg_0_0(6),
      I4 => \^ap_cs_fsm_reg[9]\,
      I5 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[15]_4\
    );
ram_reg_0_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => output_r_address0(4),
      I1 => grp_max_pooling2d_fix16_fu_509_input_r_address0(4),
      I2 => ram_reg_0_i_23(4),
      I3 => ram_reg_0_0(6),
      I4 => \^ap_cs_fsm_reg[9]\,
      I5 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[15]_3\
    );
ram_reg_0_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => output_r_address0(3),
      I1 => grp_max_pooling2d_fix16_fu_509_input_r_address0(3),
      I2 => ram_reg_0_i_23(3),
      I3 => ram_reg_0_0(6),
      I4 => \^ap_cs_fsm_reg[9]\,
      I5 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[15]_2\
    );
ram_reg_0_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => output_r_address0(2),
      I1 => grp_max_pooling2d_fix16_fu_509_input_r_address0(2),
      I2 => ram_reg_0_i_23(2),
      I3 => ram_reg_0_0(6),
      I4 => \^ap_cs_fsm_reg[9]\,
      I5 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[15]_1\
    );
ram_reg_0_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => output_r_address0(1),
      I1 => grp_max_pooling2d_fix16_fu_509_input_r_address0(1),
      I2 => ram_reg_0_i_23(1),
      I3 => ram_reg_0_0(6),
      I4 => \^ap_cs_fsm_reg[9]\,
      I5 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[15]_0\
    );
ram_reg_0_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => output_r_address0(0),
      I1 => grp_max_pooling2d_fix16_fu_509_input_r_address0(0),
      I2 => ram_reg_0_i_23(0),
      I3 => ram_reg_0_0(6),
      I4 => \^ap_cs_fsm_reg[9]\,
      I5 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[15]\
    );
ram_reg_0_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => output_r_address0(11),
      I1 => grp_max_pooling2d_fix16_fu_509_input_r_address0(13),
      I2 => ram_reg_0_i_23(12),
      I3 => ram_reg_0_0(6),
      I4 => \^ap_cs_fsm_reg[9]\,
      I5 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[15]_12\
    );
\ram_reg_0_i_78__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAEEAA"
    )
        port map (
      I0 => \ram_reg_0_i_114__0_n_5\,
      I1 => ram_reg_0_0(0),
      I2 => ram_reg_7_0(1),
      I3 => ram_reg_7_1(1),
      I4 => input_data_data_V_0_sel,
      O => \ap_CS_fsm_reg[1]_0\
    );
ram_reg_0_i_80: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAEEAA"
    )
        port map (
      I0 => \ram_reg_0_i_115__0_n_5\,
      I1 => ram_reg_0_0(0),
      I2 => ram_reg_7_0(0),
      I3 => ram_reg_7_1(0),
      I4 => input_data_data_V_0_sel,
      O => \ap_CS_fsm_reg[1]\
    );
\ram_reg_0_i_80__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => ram_reg_0_0(10),
      I1 => ram_reg_0_0(13),
      I2 => ram_reg_0_i_21(0),
      I3 => ram_reg_0_0(9),
      I4 => ram_reg_0_0(2),
      O => \ap_CS_fsm_reg[25]\
    );
\ram_reg_0_i_83__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => output_r_address0(11),
      I1 => grp_max_pooling2d_fix16_fu_509_input_r_address0(12),
      I2 => ram_reg_0_i_23(12),
      I3 => ram_reg_0_0(6),
      I4 => \^ap_cs_fsm_reg[9]\,
      I5 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[15]_11\
    );
\ram_reg_0_i_85__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => output_r_address0(11),
      I1 => grp_max_pooling2d_fix16_fu_509_input_r_address0(11),
      I2 => ram_reg_0_i_23(11),
      I3 => ram_reg_0_0(6),
      I4 => \^ap_cs_fsm_reg[9]\,
      I5 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[15]_10\
    );
\ram_reg_0_i_88__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => output_r_address0(10),
      I1 => grp_max_pooling2d_fix16_fu_509_input_r_address0(10),
      I2 => ram_reg_0_i_23(10),
      I3 => ram_reg_0_0(6),
      I4 => \^ap_cs_fsm_reg[9]\,
      I5 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[15]_9\
    );
\ram_reg_0_i_93__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ram_reg_0_0(4),
      I1 => ram_reg_0_0(7),
      O => \^ap_cs_fsm_reg[9]\
    );
ram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(3 downto 2),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_1_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => \^q0\(3 downto 2),
      DOBDO(31 downto 0) => NLW_ram_reg_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_1_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAEEAA"
    )
        port map (
      I0 => \ram_reg_1_i_7__0_n_5\,
      I1 => ram_reg_0_0(0),
      I2 => ram_reg_7_0(3),
      I3 => ram_reg_7_1(3),
      I4 => input_data_data_V_0_sel,
      O => \ap_CS_fsm_reg[1]_2\
    );
\ram_reg_1_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAEEAA"
    )
        port map (
      I0 => \ram_reg_1_i_8__0_n_5\,
      I1 => ram_reg_0_0(0),
      I2 => ram_reg_7_0(2),
      I3 => ram_reg_7_1(2),
      I4 => input_data_data_V_0_sel,
      O => \ap_CS_fsm_reg[1]_1\
    );
\ram_reg_1_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => ram_reg_0_0(10),
      I1 => ram_reg_0_0(13),
      I2 => \^q0\(3),
      I3 => ram_reg_0_0(0),
      I4 => ram_reg_7_i_5_0(3),
      I5 => ram_reg_0_0(2),
      O => \ram_reg_1_i_7__0_n_5\
    );
\ram_reg_1_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => ram_reg_0_0(10),
      I1 => ram_reg_0_0(13),
      I2 => \^q0\(2),
      I3 => ram_reg_0_0(0),
      I4 => ram_reg_7_i_5_0(2),
      I5 => ram_reg_0_0(2),
      O => \ram_reg_1_i_8__0_n_5\
    );
ram_reg_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(5 downto 4),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_2_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => \^q0\(5 downto 4),
      DOBDO(31 downto 0) => NLW_ram_reg_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_2_SBITERR_UNCONNECTED,
      WEA(3) => WEA(1),
      WEA(2 downto 1) => WEA(1 downto 0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_2_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAEEAA"
    )
        port map (
      I0 => \ram_reg_2_i_8__0_n_5\,
      I1 => ram_reg_0_0(0),
      I2 => ram_reg_7_0(5),
      I3 => ram_reg_7_1(5),
      I4 => input_data_data_V_0_sel,
      O => \ap_CS_fsm_reg[1]_4\
    );
ram_reg_2_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAEEAA"
    )
        port map (
      I0 => \ram_reg_2_i_9__0_n_5\,
      I1 => ram_reg_0_0(0),
      I2 => ram_reg_7_0(4),
      I3 => ram_reg_7_1(4),
      I4 => input_data_data_V_0_sel,
      O => \ap_CS_fsm_reg[1]_3\
    );
\ram_reg_2_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => ram_reg_0_0(10),
      I1 => ram_reg_0_0(13),
      I2 => \^q0\(5),
      I3 => ram_reg_0_0(0),
      I4 => ram_reg_7_i_5_0(5),
      I5 => ram_reg_0_0(2),
      O => \ram_reg_2_i_8__0_n_5\
    );
\ram_reg_2_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => ram_reg_0_0(10),
      I1 => ram_reg_0_0(13),
      I2 => \^q0\(4),
      I3 => ram_reg_0_0(0),
      I4 => ram_reg_7_i_5_0(4),
      I5 => ram_reg_0_0(2),
      O => \ram_reg_2_i_9__0_n_5\
    );
ram_reg_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(7 downto 6),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_3_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => \^q0\(7 downto 6),
      DOBDO(31 downto 0) => NLW_ram_reg_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_3_SBITERR_UNCONNECTED,
      WEA(3) => WEA(1),
      WEA(2) => WEA(1),
      WEA(1) => WEA(1),
      WEA(0) => WEA(1),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_3_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAEEAA"
    )
        port map (
      I0 => \ram_reg_3_i_7__0_n_5\,
      I1 => ram_reg_0_0(0),
      I2 => ram_reg_7_0(7),
      I3 => ram_reg_7_1(7),
      I4 => input_data_data_V_0_sel,
      O => \ap_CS_fsm_reg[1]_6\
    );
\ram_reg_3_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAEEAA"
    )
        port map (
      I0 => \ram_reg_3_i_8__0_n_5\,
      I1 => ram_reg_0_0(0),
      I2 => ram_reg_7_0(6),
      I3 => ram_reg_7_1(6),
      I4 => input_data_data_V_0_sel,
      O => \ap_CS_fsm_reg[1]_5\
    );
\ram_reg_3_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => ram_reg_0_0(10),
      I1 => ram_reg_0_0(13),
      I2 => \^q0\(7),
      I3 => ram_reg_0_0(0),
      I4 => ram_reg_7_i_5_0(7),
      I5 => ram_reg_0_0(2),
      O => \ram_reg_3_i_7__0_n_5\
    );
\ram_reg_3_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => ram_reg_0_0(10),
      I1 => ram_reg_0_0(13),
      I2 => \^q0\(6),
      I3 => ram_reg_0_0(0),
      I4 => ram_reg_7_i_5_0(6),
      I5 => ram_reg_0_0(2),
      O => \ram_reg_3_i_8__0_n_5\
    );
ram_reg_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(9 downto 8),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_4_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => \^q0\(9 downto 8),
      DOBDO(31 downto 0) => NLW_ram_reg_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_4_SBITERR_UNCONNECTED,
      WEA(3) => WEA(1),
      WEA(2) => WEA(1),
      WEA(1) => WEA(1),
      WEA(0) => WEA(1),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_4_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAEEAA"
    )
        port map (
      I0 => \ram_reg_4_i_7__0_n_5\,
      I1 => ram_reg_0_0(0),
      I2 => ram_reg_7_0(9),
      I3 => ram_reg_7_1(9),
      I4 => input_data_data_V_0_sel,
      O => \ap_CS_fsm_reg[1]_8\
    );
ram_reg_4_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAEEAA"
    )
        port map (
      I0 => \ram_reg_4_i_8__0_n_5\,
      I1 => ram_reg_0_0(0),
      I2 => ram_reg_7_0(8),
      I3 => ram_reg_7_1(8),
      I4 => input_data_data_V_0_sel,
      O => \ap_CS_fsm_reg[1]_7\
    );
\ram_reg_4_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => ram_reg_0_0(10),
      I1 => ram_reg_0_0(13),
      I2 => \^q0\(9),
      I3 => ram_reg_0_0(0),
      I4 => ram_reg_7_i_5_0(9),
      I5 => ram_reg_0_0(2),
      O => \ram_reg_4_i_7__0_n_5\
    );
\ram_reg_4_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => ram_reg_0_0(10),
      I1 => ram_reg_0_0(13),
      I2 => \^q0\(8),
      I3 => ram_reg_0_0(0),
      I4 => ram_reg_7_i_5_0(8),
      I5 => ram_reg_0_0(2),
      O => \ram_reg_4_i_8__0_n_5\
    );
ram_reg_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(11 downto 10),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_5_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => \^q0\(11 downto 10),
      DOBDO(31 downto 0) => NLW_ram_reg_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_5_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_7_2(0),
      WEA(2) => ram_reg_7_2(0),
      WEA(1) => ram_reg_7_2(0),
      WEA(0) => ram_reg_7_2(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_5_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAEEAA"
    )
        port map (
      I0 => \ram_reg_5_i_8__0_n_5\,
      I1 => ram_reg_0_0(0),
      I2 => ram_reg_7_0(11),
      I3 => ram_reg_7_1(11),
      I4 => input_data_data_V_0_sel,
      O => \ap_CS_fsm_reg[1]_10\
    );
\ram_reg_5_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAEEAA"
    )
        port map (
      I0 => \ram_reg_5_i_9__0_n_5\,
      I1 => ram_reg_0_0(0),
      I2 => ram_reg_7_0(10),
      I3 => ram_reg_7_1(10),
      I4 => input_data_data_V_0_sel,
      O => \ap_CS_fsm_reg[1]_9\
    );
\ram_reg_5_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => ram_reg_0_0(10),
      I1 => ram_reg_0_0(13),
      I2 => \^q0\(11),
      I3 => ram_reg_0_0(0),
      I4 => ram_reg_7_i_5_0(11),
      I5 => ram_reg_0_0(2),
      O => \ram_reg_5_i_8__0_n_5\
    );
\ram_reg_5_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => ram_reg_0_0(10),
      I1 => ram_reg_0_0(13),
      I2 => \^q0\(10),
      I3 => ram_reg_0_0(0),
      I4 => ram_reg_7_i_5_0(10),
      I5 => ram_reg_0_0(2),
      O => \ram_reg_5_i_9__0_n_5\
    );
ram_reg_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(13 downto 12),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_6_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => \^q0\(13 downto 12),
      DOBDO(31 downto 0) => NLW_ram_reg_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_6_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_7_2(0),
      WEA(2) => ram_reg_7_2(0),
      WEA(1) => ram_reg_7_2(0),
      WEA(0) => ram_reg_7_2(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_6_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAEEAA"
    )
        port map (
      I0 => \ram_reg_6_i_7__0_n_5\,
      I1 => ram_reg_0_0(0),
      I2 => ram_reg_7_0(13),
      I3 => ram_reg_7_1(13),
      I4 => input_data_data_V_0_sel,
      O => \ap_CS_fsm_reg[1]_12\
    );
\ram_reg_6_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAEEAA"
    )
        port map (
      I0 => \ram_reg_6_i_8__0_n_5\,
      I1 => ram_reg_0_0(0),
      I2 => ram_reg_7_0(12),
      I3 => ram_reg_7_1(12),
      I4 => input_data_data_V_0_sel,
      O => \ap_CS_fsm_reg[1]_11\
    );
\ram_reg_6_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => ram_reg_0_0(10),
      I1 => ram_reg_0_0(13),
      I2 => \^q0\(13),
      I3 => ram_reg_0_0(0),
      I4 => ram_reg_7_i_5_0(13),
      I5 => ram_reg_0_0(2),
      O => \ram_reg_6_i_7__0_n_5\
    );
\ram_reg_6_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => ram_reg_0_0(10),
      I1 => ram_reg_0_0(13),
      I2 => \^q0\(12),
      I3 => ram_reg_0_0(0),
      I4 => ram_reg_7_i_5_0(12),
      I5 => ram_reg_0_0(2),
      O => \ram_reg_6_i_8__0_n_5\
    );
ram_reg_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(15 downto 14),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_7_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => \^q0\(15 downto 14),
      DOBDO(31 downto 0) => NLW_ram_reg_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_7_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_7_2(1),
      WEA(2 downto 1) => ram_reg_7_2(1 downto 0),
      WEA(0) => ram_reg_7_2(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_7_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ram_reg_0_0(9),
      I1 => ram_reg_0_0(15),
      O => \ap_CS_fsm_reg[23]\
    );
ram_reg_7_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAEEAA"
    )
        port map (
      I0 => ram_reg_7_i_8_n_5,
      I1 => ram_reg_0_0(0),
      I2 => ram_reg_7_0(15),
      I3 => ram_reg_7_1(15),
      I4 => input_data_data_V_0_sel,
      O => \ap_CS_fsm_reg[1]_14\
    );
\ram_reg_7_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAEEAA"
    )
        port map (
      I0 => ram_reg_7_i_9_n_5,
      I1 => ram_reg_0_0(0),
      I2 => ram_reg_7_0(14),
      I3 => ram_reg_7_1(14),
      I4 => input_data_data_V_0_sel,
      O => \ap_CS_fsm_reg[1]_13\
    );
ram_reg_7_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => ram_reg_0_0(10),
      I1 => ram_reg_0_0(13),
      I2 => \^q0\(15),
      I3 => ram_reg_0_0(0),
      I4 => ram_reg_7_i_5_0(15),
      I5 => ram_reg_0_0(2),
      O => ram_reg_7_i_8_n_5
    );
ram_reg_7_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => ram_reg_0_0(10),
      I1 => ram_reg_0_0(13),
      I2 => \^q0\(14),
      I3 => ram_reg_0_0(0),
      I4 => ram_reg_7_i_5_0(14),
      I5 => ram_reg_0_0(2),
      O => ram_reg_7_i_9_n_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_MemBank_A_ram_19 is
  port (
    input_data_data_V_0_ack_out : out STD_LOGIC;
    MemBank_B_address01 : out STD_LOGIC;
    MemBank_B_address010_out : out STD_LOGIC;
    \ap_CS_fsm_reg[31]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[25]\ : out STD_LOGIC;
    MemBank_B_address012_out : out STD_LOGIC;
    \i_0_reg_410_reg[9]\ : out STD_LOGIC;
    \i_0_reg_410_reg[8]\ : out STD_LOGIC;
    \i_0_reg_410_reg[7]\ : out STD_LOGIC;
    i_0_reg_410_reg_6_sp_1 : out STD_LOGIC;
    i_0_reg_410_reg_5_sp_1 : out STD_LOGIC;
    i_0_reg_410_reg_4_sp_1 : out STD_LOGIC;
    i_0_reg_410_reg_3_sp_1 : out STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    q0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    input_r_address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_0_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    i_0_reg_410_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_7_0 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_MemBank_A_ram_19 : entity is "network_MemBank_A_ram";
end bd_0_hls_inst_0_network_MemBank_A_ram_19;

architecture STRUCTURE of bd_0_hls_inst_0_network_MemBank_A_ram_19 is
  signal i_0_reg_410_reg_3_sn_1 : STD_LOGIC;
  signal i_0_reg_410_reg_4_sn_1 : STD_LOGIC;
  signal i_0_reg_410_reg_5_sn_1 : STD_LOGIC;
  signal i_0_reg_410_reg_6_sn_1 : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 230400;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_0 : label is 16383;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_0 : label is 1;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 16383;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 1;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_0_i_23__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ram_reg_0_i_82__0\ : label is "soft_lutpair0";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "ram";
  attribute bram_addr_begin of ram_reg_1 : label is 0;
  attribute bram_addr_end of ram_reg_1 : label is 16383;
  attribute bram_slice_begin of ram_reg_1 : label is 2;
  attribute bram_slice_end of ram_reg_1 : label is 3;
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 16383;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 2;
  attribute ram_slice_end of ram_reg_1 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_2 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_2 : label is "ram";
  attribute bram_addr_begin of ram_reg_2 : label is 0;
  attribute bram_addr_end of ram_reg_2 : label is 16383;
  attribute bram_slice_begin of ram_reg_2 : label is 4;
  attribute bram_slice_end of ram_reg_2 : label is 5;
  attribute ram_addr_begin of ram_reg_2 : label is 0;
  attribute ram_addr_end of ram_reg_2 : label is 16383;
  attribute ram_offset of ram_reg_2 : label is 0;
  attribute ram_slice_begin of ram_reg_2 : label is 4;
  attribute ram_slice_end of ram_reg_2 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_3 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_3 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_3 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_3 : label is "ram";
  attribute bram_addr_begin of ram_reg_3 : label is 0;
  attribute bram_addr_end of ram_reg_3 : label is 16383;
  attribute bram_slice_begin of ram_reg_3 : label is 6;
  attribute bram_slice_end of ram_reg_3 : label is 7;
  attribute ram_addr_begin of ram_reg_3 : label is 0;
  attribute ram_addr_end of ram_reg_3 : label is 16383;
  attribute ram_offset of ram_reg_3 : label is 0;
  attribute ram_slice_begin of ram_reg_3 : label is 6;
  attribute ram_slice_end of ram_reg_3 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_4 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_4 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_4 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_4 : label is "ram";
  attribute bram_addr_begin of ram_reg_4 : label is 0;
  attribute bram_addr_end of ram_reg_4 : label is 16383;
  attribute bram_slice_begin of ram_reg_4 : label is 8;
  attribute bram_slice_end of ram_reg_4 : label is 9;
  attribute ram_addr_begin of ram_reg_4 : label is 0;
  attribute ram_addr_end of ram_reg_4 : label is 16383;
  attribute ram_offset of ram_reg_4 : label is 0;
  attribute ram_slice_begin of ram_reg_4 : label is 8;
  attribute ram_slice_end of ram_reg_4 : label is 9;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_5 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_5 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_5 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_5 : label is "ram";
  attribute bram_addr_begin of ram_reg_5 : label is 0;
  attribute bram_addr_end of ram_reg_5 : label is 16383;
  attribute bram_slice_begin of ram_reg_5 : label is 10;
  attribute bram_slice_end of ram_reg_5 : label is 11;
  attribute ram_addr_begin of ram_reg_5 : label is 0;
  attribute ram_addr_end of ram_reg_5 : label is 16383;
  attribute ram_offset of ram_reg_5 : label is 0;
  attribute ram_slice_begin of ram_reg_5 : label is 10;
  attribute ram_slice_end of ram_reg_5 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_6 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_6 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_6 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_6 : label is "ram";
  attribute bram_addr_begin of ram_reg_6 : label is 0;
  attribute bram_addr_end of ram_reg_6 : label is 16383;
  attribute bram_slice_begin of ram_reg_6 : label is 12;
  attribute bram_slice_end of ram_reg_6 : label is 13;
  attribute ram_addr_begin of ram_reg_6 : label is 0;
  attribute ram_addr_end of ram_reg_6 : label is 16383;
  attribute ram_offset of ram_reg_6 : label is 0;
  attribute ram_slice_begin of ram_reg_6 : label is 12;
  attribute ram_slice_end of ram_reg_6 : label is 13;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_7 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_7 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_7 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_7 : label is "ram";
  attribute bram_addr_begin of ram_reg_7 : label is 0;
  attribute bram_addr_end of ram_reg_7 : label is 16383;
  attribute bram_slice_begin of ram_reg_7 : label is 14;
  attribute bram_slice_end of ram_reg_7 : label is 15;
  attribute ram_addr_begin of ram_reg_7 : label is 0;
  attribute ram_addr_end of ram_reg_7 : label is 16383;
  attribute ram_offset of ram_reg_7 : label is 0;
  attribute ram_slice_begin of ram_reg_7 : label is 14;
  attribute ram_slice_end of ram_reg_7 : label is 15;
begin
  i_0_reg_410_reg_3_sp_1 <= i_0_reg_410_reg_3_sn_1;
  i_0_reg_410_reg_4_sp_1 <= i_0_reg_410_reg_4_sn_1;
  i_0_reg_410_reg_5_sp_1 <= i_0_reg_410_reg_5_sn_1;
  i_0_reg_410_reg_6_sp_1 <= i_0_reg_410_reg_6_sn_1;
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(1 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => q0(1 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_0_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(14),
      I2 => Q(0),
      O => \ap_CS_fsm_reg[7]\
    );
\ram_reg_0_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(9),
      I1 => Q(12),
      I2 => Q(8),
      I3 => Q(1),
      O => \ap_CS_fsm_reg[25]\
    );
ram_reg_0_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => input_r_address0(6),
      I1 => ram_reg_0_0(6),
      I2 => i_0_reg_410_reg(6),
      I3 => Q(0),
      I4 => Q(14),
      I5 => Q(2),
      O => \i_0_reg_410_reg[9]\
    );
ram_reg_0_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => input_r_address0(5),
      I1 => ram_reg_0_0(5),
      I2 => i_0_reg_410_reg(5),
      I3 => Q(0),
      I4 => Q(14),
      I5 => Q(2),
      O => \i_0_reg_410_reg[8]\
    );
ram_reg_0_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => input_r_address0(4),
      I1 => ram_reg_0_0(4),
      I2 => i_0_reg_410_reg(4),
      I3 => Q(0),
      I4 => Q(14),
      I5 => Q(2),
      O => \i_0_reg_410_reg[7]\
    );
ram_reg_0_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => input_r_address0(3),
      I1 => ram_reg_0_0(3),
      I2 => i_0_reg_410_reg(3),
      I3 => Q(0),
      I4 => Q(14),
      I5 => Q(2),
      O => i_0_reg_410_reg_6_sn_1
    );
ram_reg_0_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => input_r_address0(2),
      I1 => ram_reg_0_0(2),
      I2 => i_0_reg_410_reg(2),
      I3 => Q(0),
      I4 => Q(14),
      I5 => Q(2),
      O => i_0_reg_410_reg_5_sn_1
    );
ram_reg_0_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => input_r_address0(1),
      I1 => ram_reg_0_0(1),
      I2 => i_0_reg_410_reg(1),
      I3 => Q(0),
      I4 => Q(14),
      I5 => Q(2),
      O => i_0_reg_410_reg_4_sn_1
    );
ram_reg_0_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => input_r_address0(0),
      I1 => ram_reg_0_0(0),
      I2 => i_0_reg_410_reg(0),
      I3 => Q(0),
      I4 => Q(14),
      I5 => Q(2),
      O => i_0_reg_410_reg_3_sn_1
    );
\ram_reg_0_i_82__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(9),
      I1 => Q(12),
      O => MemBank_B_address012_out
    );
ram_reg_0_i_84: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(11),
      I1 => Q(3),
      I2 => Q(6),
      I3 => Q(5),
      O => \ap_CS_fsm_reg[31]\
    );
\ram_reg_0_i_89__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(7),
      I1 => Q(10),
      O => MemBank_B_address010_out
    );
\ram_reg_0_i_96__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(4),
      I1 => Q(13),
      O => MemBank_B_address01
    );
ram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(3 downto 2),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_1_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => q0(3 downto 2),
      DOBDO(31 downto 0) => NLW_ram_reg_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(5 downto 4),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_2_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => q0(5 downto 4),
      DOBDO(31 downto 0) => NLW_ram_reg_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_2_SBITERR_UNCONNECTED,
      WEA(3) => WEA(1),
      WEA(2 downto 1) => WEA(1 downto 0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(7 downto 6),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_3_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => q0(7 downto 6),
      DOBDO(31 downto 0) => NLW_ram_reg_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_3_SBITERR_UNCONNECTED,
      WEA(3) => WEA(1),
      WEA(2) => WEA(1),
      WEA(1) => WEA(1),
      WEA(0) => WEA(1),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(9 downto 8),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_4_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => q0(9 downto 8),
      DOBDO(31 downto 0) => NLW_ram_reg_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_4_SBITERR_UNCONNECTED,
      WEA(3) => WEA(1),
      WEA(2) => WEA(1),
      WEA(1) => WEA(1),
      WEA(0) => WEA(1),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(11 downto 10),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_5_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => q0(11 downto 10),
      DOBDO(31 downto 0) => NLW_ram_reg_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_5_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_7_0(0),
      WEA(2) => ram_reg_7_0(0),
      WEA(1) => ram_reg_7_0(0),
      WEA(0) => ram_reg_7_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(13 downto 12),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_6_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => q0(13 downto 12),
      DOBDO(31 downto 0) => NLW_ram_reg_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_6_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_7_0(0),
      WEA(2) => ram_reg_7_0(0),
      WEA(1) => ram_reg_7_0(0),
      WEA(0) => ram_reg_7_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(15 downto 14),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_7_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => q0(15 downto 14),
      DOBDO(31 downto 0) => NLW_ram_reg_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_7_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_7_0(1),
      WEA(2 downto 1) => ram_reg_7_0(1 downto 0),
      WEA(0) => ram_reg_7_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg,
      I1 => Q(0),
      O => input_data_data_V_0_ack_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_MemBank_Out_ram is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_block_pp1_stage0_subdone : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    icmp_ln145_reg_707 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    icmp_ln168_reg_726_pp1_iter1_reg : in STD_LOGIC;
    output_data_data_V_1_ack_in : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_MemBank_Out_ram : entity is "network_MemBank_Out_ram";
end bd_0_hls_inst_0_network_MemBank_Out_ram;

architecture STRUCTURE of bd_0_hls_inst_0_network_MemBank_Out_ram is
  signal MemBank_Out_address0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal MemBank_Out_ce0 : STD_LOGIC;
  signal MemBank_Out_we0 : STD_LOGIC;
  signal \^ap_block_pp1_stage0_subdone\ : STD_LOGIC;
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 12544;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 15;
begin
  ap_block_pp1_stage0_subdone <= \^ap_block_pp1_stage0_subdone\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 4) => MemBank_Out_address0(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => q0(15 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => D(15 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => MemBank_Out_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => MemBank_Out_we0,
      WEA(0) => MemBank_Out_we0,
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg_0(1),
      I1 => ram_reg_1(1),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => Q(1),
      O => MemBank_Out_address0(1)
    );
ram_reg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg_0(0),
      I1 => ram_reg_1(0),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => Q(1),
      O => MemBank_Out_address0(0)
    );
ram_reg_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln145_reg_707,
      O => MemBank_Out_we0
    );
ram_reg_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002F0022"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_3,
      I2 => icmp_ln168_reg_726_pp1_iter1_reg,
      I3 => output_data_data_V_1_ack_in,
      I4 => ram_reg_4,
      O => \^ap_block_pp1_stage0_subdone\
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888888"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \^ap_block_pp1_stage0_subdone\,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => Q(1),
      O => MemBank_Out_ce0
    );
ram_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg_0(9),
      I1 => ram_reg_1(9),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => Q(1),
      O => MemBank_Out_address0(9)
    );
ram_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg_0(8),
      I1 => ram_reg_1(8),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => Q(1),
      O => MemBank_Out_address0(8)
    );
ram_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg_0(7),
      I1 => ram_reg_1(7),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => Q(1),
      O => MemBank_Out_address0(7)
    );
ram_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg_0(6),
      I1 => ram_reg_1(6),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => Q(1),
      O => MemBank_Out_address0(6)
    );
ram_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg_0(5),
      I1 => ram_reg_1(5),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => Q(1),
      O => MemBank_Out_address0(5)
    );
ram_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg_0(4),
      I1 => ram_reg_1(4),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => Q(1),
      O => MemBank_Out_address0(4)
    );
ram_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg_0(3),
      I1 => ram_reg_1(3),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => Q(1),
      O => MemBank_Out_address0(3)
    );
ram_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg_0(2),
      I1 => ram_reg_1(2),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => Q(1),
      O => MemBank_Out_address0(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_SeparableConv2D_1_w_1_rom is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    SeparableConv2D_1_w_1_ce0 : in STD_LOGIC;
    kernel_0_address0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_SeparableConv2D_1_w_1_rom : entity is "network_SeparableConv2D_1_w_1_rom";
end bd_0_hls_inst_0_network_SeparableConv2D_1_w_1_rom;

architecture STRUCTURE of bd_0_hls_inst_0_network_SeparableConv2D_1_w_1_rom is
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 to 15 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d15";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 3840;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "q0";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 14;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 14;
begin
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"733B00A6060C020205B47C0B7D4B117B06F6782A075408ED7D80090C10617AD2",
      INIT_01 => X"05F806D5047877C50BA476F77D167952797A04F47BD1793479C405C774A9738E",
      INIT_02 => X"058502B00D427BCB7A457F8101E47DA806D007D402EE091B7D4778F00B61015A",
      INIT_03 => X"75E573125D7B05B7099F760707D00AA47B910C3306327313095E780308AF0311",
      INIT_04 => X"76806B437BA269116AA77E5D02B27CD5020A0B20732E7D5B7F247448084E7885",
      INIT_05 => X"027F74EB748D08EC7FE301A009917AA87B107F2A73FD067202CE7B5C0BAC05AB",
      INIT_06 => X"79FB76D2759F7B5403C0758D76E87BD17C060B7377B9031A7A7C74F7032D7BEC",
      INIT_07 => X"040D78497F2116E67A67789D7831697707D5024803A2016E063500D074AF7647",
      INIT_08 => X"7E0E73C27F3C060604087D0B7CAF75637CA6033D08EC095F7432010A0B27052F",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => kernel_0_address0(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"0111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15) => NLW_q0_reg_DOADO_UNCONNECTED(15),
      DOADO(14 downto 0) => DOADO(14 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => SeparableConv2D_1_w_1_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_SeparableConv2D_2_w_1_rom is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    SeparableConv2D_2_w_1_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_SeparableConv2D_2_w_1_rom : entity is "network_SeparableConv2D_2_w_1_rom";
end bd_0_hls_inst_0_network_SeparableConv2D_2_w_1_rom;

architecture STRUCTURE of bd_0_hls_inst_0_network_SeparableConv2D_2_w_1_rom is
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 to 15 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d15";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1920;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "q0";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 14;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 14;
begin
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"027B11FD7F1009960F6A0360034B6C2C73827F9B2421003F7A710AC4653D09E8",
      INIT_01 => X"061D7466727578BC019A724E039310EC0E307EED018A6FF50E010EA003AC1547",
      INIT_02 => X"097C7B65015D04B67B9A703A088A753D6E50066777ED6FE572AD7DBC74A76C3B",
      INIT_03 => X"0021041C011F01EF77AB0E2E0E337D7B06A97799029B0B7778800AB4240D78B5",
      INIT_04 => X"000000000000000000000000000000007BA5053E02DD0D31766F04BC7DE708C7",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"0111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15) => NLW_q0_reg_DOADO_UNCONNECTED(15),
      DOADO(14 downto 0) => DOADO(14 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => SeparableConv2D_2_w_1_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_SeparableConv2D_3_w_1_rom is
  port (
    kernel_0_q0 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    SeparableConv2D_3_w_1_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_SeparableConv2D_3_w_1_rom : entity is "network_SeparableConv2D_3_w_1_rom";
end bd_0_hls_inst_0_network_SeparableConv2D_3_w_1_rom;

architecture STRUCTURE of bd_0_hls_inst_0_network_SeparableConv2D_3_w_1_rom is
  signal SeparableConv2D_3_w_1_q0 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 to 15 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d15";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1920;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "q0";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 14;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 14;
begin
\p_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_1_q0(5),
      I1 => Q(0),
      I2 => DOADO(5),
      O => kernel_0_q0(5)
    );
\p_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_1_q0(4),
      I1 => Q(0),
      I2 => DOADO(4),
      O => kernel_0_q0(4)
    );
\p_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_1_q0(3),
      I1 => Q(0),
      I2 => DOADO(3),
      O => kernel_0_q0(3)
    );
\p_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_1_q0(2),
      I1 => Q(0),
      I2 => DOADO(2),
      O => kernel_0_q0(2)
    );
\p_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_1_q0(1),
      I1 => Q(0),
      I2 => DOADO(1),
      O => kernel_0_q0(1)
    );
\p_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_1_q0(0),
      I1 => Q(0),
      I2 => DOADO(0),
      O => kernel_0_q0(0)
    );
\p_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_1_q0(14),
      I1 => Q(0),
      I2 => DOADO(14),
      O => kernel_0_q0(14)
    );
\p_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_1_q0(13),
      I1 => Q(0),
      I2 => DOADO(13),
      O => kernel_0_q0(13)
    );
\p_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_1_q0(12),
      I1 => Q(0),
      I2 => DOADO(12),
      O => kernel_0_q0(12)
    );
\p_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_1_q0(11),
      I1 => Q(0),
      I2 => DOADO(11),
      O => kernel_0_q0(11)
    );
\p_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_1_q0(10),
      I1 => Q(0),
      I2 => DOADO(10),
      O => kernel_0_q0(10)
    );
\p_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_1_q0(9),
      I1 => Q(0),
      I2 => DOADO(9),
      O => kernel_0_q0(9)
    );
\p_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_1_q0(8),
      I1 => Q(0),
      I2 => DOADO(8),
      O => kernel_0_q0(8)
    );
\p_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_1_q0(7),
      I1 => Q(0),
      I2 => DOADO(7),
      O => kernel_0_q0(7)
    );
\p_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_1_q0(6),
      I1 => Q(0),
      I2 => DOADO(6),
      O => kernel_0_q0(6)
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"004600CE719A7E0C794001DE101E0FA305116B8806FE772406DA07011A901953",
      INIT_01 => X"0BFC0E1A005878547C5D07D102BB7FE207BB05AD7BFE73B57E2575390BD3048C",
      INIT_02 => X"0F8B1809069B01CB7F36141F7CDA760174897EE67BC608060A54158B0AAF08BB",
      INIT_03 => X"11320597013116D4712E098D15AA79C97E43024B7B4C06AA010E156A20840B3F",
      INIT_04 => X"0000000000000000000000000000000077710B0A0C2E0FD17213760304087754",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"0111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15) => NLW_q0_reg_DOADO_UNCONNECTED(15),
      DOADO(14 downto 0) => SeparableConv2D_3_w_1_q0(14 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => SeparableConv2D_3_w_1_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_SeparableConv2D_4_w_1_rom is
  port (
    kernel_0_q0 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    SeparableConv2D_4_w_1_ce0 : in STD_LOGIC;
    kernel_0_address0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_SeparableConv2D_4_w_1_rom : entity is "network_SeparableConv2D_4_w_1_rom";
end bd_0_hls_inst_0_network_SeparableConv2D_4_w_1_rom;

architecture STRUCTURE of bd_0_hls_inst_0_network_SeparableConv2D_4_w_1_rom is
  signal SeparableConv2D_4_w_1_q0 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 to 15 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d15";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 3840;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "q0";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 14;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 14;
begin
\p_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_1_q0(5),
      I1 => Q(0),
      I2 => DOADO(5),
      O => kernel_0_q0(5)
    );
\p_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_1_q0(4),
      I1 => Q(0),
      I2 => DOADO(4),
      O => kernel_0_q0(4)
    );
\p_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_1_q0(3),
      I1 => Q(0),
      I2 => DOADO(3),
      O => kernel_0_q0(3)
    );
\p_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_1_q0(2),
      I1 => Q(0),
      I2 => DOADO(2),
      O => kernel_0_q0(2)
    );
\p_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_1_q0(1),
      I1 => Q(0),
      I2 => DOADO(1),
      O => kernel_0_q0(1)
    );
\p_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_1_q0(0),
      I1 => Q(0),
      I2 => DOADO(0),
      O => kernel_0_q0(0)
    );
\p_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_1_q0(14),
      I1 => Q(0),
      I2 => DOADO(14),
      O => kernel_0_q0(14)
    );
\p_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_1_q0(13),
      I1 => Q(0),
      I2 => DOADO(13),
      O => kernel_0_q0(13)
    );
\p_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_1_q0(12),
      I1 => Q(0),
      I2 => DOADO(12),
      O => kernel_0_q0(12)
    );
\p_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_1_q0(11),
      I1 => Q(0),
      I2 => DOADO(11),
      O => kernel_0_q0(11)
    );
\p_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_1_q0(10),
      I1 => Q(0),
      I2 => DOADO(10),
      O => kernel_0_q0(10)
    );
\p_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_1_q0(9),
      I1 => Q(0),
      I2 => DOADO(9),
      O => kernel_0_q0(9)
    );
\p_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_1_q0(8),
      I1 => Q(0),
      I2 => DOADO(8),
      O => kernel_0_q0(8)
    );
\p_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_1_q0(7),
      I1 => Q(0),
      I2 => DOADO(7),
      O => kernel_0_q0(7)
    );
\p_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_1_q0(6),
      I1 => Q(0),
      I2 => DOADO(6),
      O => kernel_0_q0(6)
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"7410614467E460F66C9F6417754178EB7D3D06A57BF50A527F05059D7F7174B5",
      INIT_01 => X"779A7CF17414027F7B030C940486036606F276DB03B10A1D74F27FF070655EDC",
      INIT_02 => X"0B5602C17C7F7C3E7D227A05011004F204C8763D04C5097F7763048E7D7A7FC3",
      INIT_03 => X"04EE783D06FF082C05137AD07F7A02587EEA79FB03427E7B021C762609B2768E",
      INIT_04 => X"0A6D08BE0C5A7CB808490BFE7E247C5402D70BE17C4002B47F8B02DF788302CC",
      INIT_05 => X"740874DD789E79B97DC56C3103927B2777BF039F0F91073D03AC10B304F705CC",
      INIT_06 => X"73BE7AFF77BE79260518043173A87484015907A50C1B7B7777A970A7010F7F1B",
      INIT_07 => X"7EA2011605CD78B177D207E17C530AAC7FD1055801397CE86E166DC7635B61ED",
      INIT_08 => X"76AA711C004A6E486E2D7E7D7C456DCF75E1096A7E557B13079579DA747E0608",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => kernel_0_address0(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"0111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15) => NLW_q0_reg_DOADO_UNCONNECTED(15),
      DOADO(14 downto 0) => SeparableConv2D_4_w_1_q0(14 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => SeparableConv2D_4_w_1_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_15s_16s_30_1_1_DSP48_0 is
  port (
    trunc_ln20_fu_283_p1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_7 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_15s_16s_30_1_1_DSP48_0 : entity is "network_mul_mul_15s_16s_30_1_1_DSP48_0";
end bd_0_hls_inst_0_network_mul_mul_15s_16s_30_1_1_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_15s_16s_30_1_1_DSP48_0 is
  signal \p_i_10__0_n_5\ : STD_LOGIC;
  signal \p_i_11__0_n_5\ : STD_LOGIC;
  signal \p_i_12__0_n_5\ : STD_LOGIC;
  signal \p_i_13__0_n_5\ : STD_LOGIC;
  signal \p_i_14__0_n_5\ : STD_LOGIC;
  signal \p_i_15__0_n_5\ : STD_LOGIC;
  signal \p_i_1__0_n_5\ : STD_LOGIC;
  signal \p_i_2__0_n_5\ : STD_LOGIC;
  signal \p_i_3__0_n_5\ : STD_LOGIC;
  signal \p_i_4__0_n_5\ : STD_LOGIC;
  signal \p_i_5__0_n_5\ : STD_LOGIC;
  signal \p_i_6__0_n_5\ : STD_LOGIC;
  signal \p_i_7__0_n_5\ : STD_LOGIC;
  signal \p_i_8__0_n_5\ : STD_LOGIC;
  signal \p_i_9__0_n_5\ : STD_LOGIC;
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_97 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal \ram_reg_0_i_122__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_123__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_124_n_5 : STD_LOGIC;
  signal ram_reg_0_i_125_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_127__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_128__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_129__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_130__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_67_n_5 : STD_LOGIC;
  signal ram_reg_0_i_67_n_6 : STD_LOGIC;
  signal ram_reg_0_i_67_n_7 : STD_LOGIC;
  signal ram_reg_0_i_67_n_8 : STD_LOGIC;
  signal ram_reg_0_i_68_n_6 : STD_LOGIC;
  signal ram_reg_0_i_68_n_7 : STD_LOGIC;
  signal ram_reg_0_i_68_n_8 : STD_LOGIC;
  signal ram_reg_2_i_10_n_5 : STD_LOGIC;
  signal ram_reg_2_i_11_n_5 : STD_LOGIC;
  signal ram_reg_2_i_12_n_5 : STD_LOGIC;
  signal ram_reg_2_i_4_n_5 : STD_LOGIC;
  signal ram_reg_2_i_4_n_6 : STD_LOGIC;
  signal ram_reg_2_i_4_n_7 : STD_LOGIC;
  signal ram_reg_2_i_4_n_8 : STD_LOGIC;
  signal ram_reg_2_i_9_n_5 : STD_LOGIC;
  signal ram_reg_4_i_10_n_5 : STD_LOGIC;
  signal ram_reg_4_i_11_n_5 : STD_LOGIC;
  signal ram_reg_4_i_3_n_5 : STD_LOGIC;
  signal ram_reg_4_i_3_n_6 : STD_LOGIC;
  signal ram_reg_4_i_3_n_7 : STD_LOGIC;
  signal ram_reg_4_i_3_n_8 : STD_LOGIC;
  signal ram_reg_4_i_8_n_5 : STD_LOGIC;
  signal ram_reg_4_i_9_n_5 : STD_LOGIC;
  signal trunc_ln5_reg_396 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_ram_reg_0_i_68_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
begin
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q0(15),
      A(28) => q0(15),
      A(27) => q0(15),
      A(26) => q0(15),
      A(25) => q0(15),
      A(24) => q0(15),
      A(23) => q0(15),
      A(22) => q0(15),
      A(21) => q0(15),
      A(20) => q0(15),
      A(19) => q0(15),
      A(18) => q0(15),
      A(17) => q0(15),
      A(16) => q0(15),
      A(15 downto 0) => q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \p_i_1__0_n_5\,
      B(16) => \p_i_1__0_n_5\,
      B(15) => \p_i_1__0_n_5\,
      B(14) => \p_i_1__0_n_5\,
      B(13) => \p_i_2__0_n_5\,
      B(12) => \p_i_3__0_n_5\,
      B(11) => \p_i_4__0_n_5\,
      B(10) => \p_i_5__0_n_5\,
      B(9) => \p_i_6__0_n_5\,
      B(8) => \p_i_7__0_n_5\,
      B(7) => \p_i_8__0_n_5\,
      B(6) => \p_i_9__0_n_5\,
      B(5) => \p_i_10__0_n_5\,
      B(4) => \p_i_11__0_n_5\,
      B(3) => \p_i_12__0_n_5\,
      B(2) => \p_i_13__0_n_5\,
      B(1) => \p_i_14__0_n_5\,
      B(0) => \p_i_15__0_n_5\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(2),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => Q(1),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => Q(3),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_p_P_UNCONNECTED(47 downto 31),
      P(30) => p_n_80,
      P(29 downto 14) => trunc_ln5_reg_396(15 downto 0),
      P(13) => p_n_97,
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
\p_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8ABC"
    )
        port map (
      I0 => p_0(3),
      I1 => p_0(2),
      I2 => p_0(0),
      I3 => p_0(1),
      O => \p_i_10__0_n_5\
    );
\p_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1877"
    )
        port map (
      I0 => p_0(3),
      I1 => p_0(1),
      I2 => p_0(2),
      I3 => p_0(0),
      O => \p_i_11__0_n_5\
    );
\p_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D7B6"
    )
        port map (
      I0 => p_0(3),
      I1 => p_0(2),
      I2 => p_0(0),
      I3 => p_0(1),
      O => \p_i_12__0_n_5\
    );
\p_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B04F"
    )
        port map (
      I0 => p_0(1),
      I1 => p_0(0),
      I2 => p_0(3),
      I3 => p_0(2),
      O => \p_i_13__0_n_5\
    );
\p_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA45"
    )
        port map (
      I0 => p_0(3),
      I1 => p_0(0),
      I2 => p_0(2),
      I3 => p_0(1),
      O => \p_i_14__0_n_5\
    );
\p_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E5B0"
    )
        port map (
      I0 => p_0(3),
      I1 => p_0(2),
      I2 => p_0(0),
      I3 => p_0(1),
      O => \p_i_15__0_n_5\
    );
\p_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1843"
    )
        port map (
      I0 => p_0(3),
      I1 => p_0(2),
      I2 => p_0(1),
      I3 => p_0(0),
      O => \p_i_1__0_n_5\
    );
\p_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1C01"
    )
        port map (
      I0 => p_0(3),
      I1 => p_0(2),
      I2 => p_0(1),
      I3 => p_0(0),
      O => \p_i_2__0_n_5\
    );
\p_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB7"
    )
        port map (
      I0 => p_0(1),
      I1 => p_0(3),
      I2 => p_0(2),
      I3 => p_0(0),
      O => \p_i_3__0_n_5\
    );
\p_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"925D"
    )
        port map (
      I0 => p_0(3),
      I1 => p_0(0),
      I2 => p_0(1),
      I3 => p_0(2),
      O => \p_i_4__0_n_5\
    );
\p_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FE2"
    )
        port map (
      I0 => p_0(3),
      I1 => p_0(0),
      I2 => p_0(2),
      I3 => p_0(1),
      O => \p_i_5__0_n_5\
    );
\p_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"625C"
    )
        port map (
      I0 => p_0(3),
      I1 => p_0(2),
      I2 => p_0(1),
      I3 => p_0(0),
      O => \p_i_6__0_n_5\
    );
\p_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B7D7"
    )
        port map (
      I0 => p_0(3),
      I1 => p_0(0),
      I2 => p_0(1),
      I3 => p_0(2),
      O => \p_i_7__0_n_5\
    );
\p_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B7F2"
    )
        port map (
      I0 => p_0(3),
      I1 => p_0(2),
      I2 => p_0(0),
      I3 => p_0(1),
      O => \p_i_8__0_n_5\
    );
\p_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8498"
    )
        port map (
      I0 => p_0(3),
      I1 => p_0(2),
      I2 => p_0(0),
      I3 => p_0(1),
      O => \p_i_9__0_n_5\
    );
\ram_reg_0_i_122__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln5_reg_396(3),
      I1 => ram_reg_7(3),
      O => \ram_reg_0_i_122__0_n_5\
    );
\ram_reg_0_i_123__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln5_reg_396(2),
      I1 => ram_reg_7(2),
      O => \ram_reg_0_i_123__0_n_5\
    );
ram_reg_0_i_124: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln5_reg_396(1),
      I1 => ram_reg_7(1),
      O => ram_reg_0_i_124_n_5
    );
ram_reg_0_i_125: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln5_reg_396(0),
      I1 => ram_reg_7(0),
      O => ram_reg_0_i_125_n_5
    );
\ram_reg_0_i_127__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln5_reg_396(14),
      I1 => trunc_ln5_reg_396(15),
      O => \ram_reg_0_i_127__0_n_5\
    );
\ram_reg_0_i_128__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln5_reg_396(13),
      I1 => trunc_ln5_reg_396(14),
      O => \ram_reg_0_i_128__0_n_5\
    );
\ram_reg_0_i_129__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_7(12),
      I1 => trunc_ln5_reg_396(13),
      O => \ram_reg_0_i_129__0_n_5\
    );
\ram_reg_0_i_130__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_7(12),
      I1 => trunc_ln5_reg_396(12),
      O => \ram_reg_0_i_130__0_n_5\
    );
ram_reg_0_i_67: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_67_n_5,
      CO(2) => ram_reg_0_i_67_n_6,
      CO(1) => ram_reg_0_i_67_n_7,
      CO(0) => ram_reg_0_i_67_n_8,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln5_reg_396(3 downto 0),
      O(3 downto 0) => trunc_ln20_fu_283_p1(3 downto 0),
      S(3) => \ram_reg_0_i_122__0_n_5\,
      S(2) => \ram_reg_0_i_123__0_n_5\,
      S(1) => ram_reg_0_i_124_n_5,
      S(0) => ram_reg_0_i_125_n_5
    );
ram_reg_0_i_68: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_4_i_3_n_5,
      CO(3) => NLW_ram_reg_0_i_68_CO_UNCONNECTED(3),
      CO(2) => ram_reg_0_i_68_n_6,
      CO(1) => ram_reg_0_i_68_n_7,
      CO(0) => ram_reg_0_i_68_n_8,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => trunc_ln5_reg_396(13),
      DI(1) => DI(0),
      DI(0) => ram_reg_7(12),
      O(3 downto 0) => trunc_ln20_fu_283_p1(15 downto 12),
      S(3) => \ram_reg_0_i_127__0_n_5\,
      S(2) => \ram_reg_0_i_128__0_n_5\,
      S(1) => \ram_reg_0_i_129__0_n_5\,
      S(0) => \ram_reg_0_i_130__0_n_5\
    );
ram_reg_2_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln5_reg_396(6),
      I1 => ram_reg_7(6),
      O => ram_reg_2_i_10_n_5
    );
ram_reg_2_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln5_reg_396(5),
      I1 => ram_reg_7(5),
      O => ram_reg_2_i_11_n_5
    );
ram_reg_2_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln5_reg_396(4),
      I1 => ram_reg_7(4),
      O => ram_reg_2_i_12_n_5
    );
ram_reg_2_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_67_n_5,
      CO(3) => ram_reg_2_i_4_n_5,
      CO(2) => ram_reg_2_i_4_n_6,
      CO(1) => ram_reg_2_i_4_n_7,
      CO(0) => ram_reg_2_i_4_n_8,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln5_reg_396(7 downto 4),
      O(3 downto 0) => trunc_ln20_fu_283_p1(7 downto 4),
      S(3) => ram_reg_2_i_9_n_5,
      S(2) => ram_reg_2_i_10_n_5,
      S(1) => ram_reg_2_i_11_n_5,
      S(0) => ram_reg_2_i_12_n_5
    );
ram_reg_2_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln5_reg_396(7),
      I1 => ram_reg_7(7),
      O => ram_reg_2_i_9_n_5
    );
ram_reg_4_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln5_reg_396(9),
      I1 => ram_reg_7(9),
      O => ram_reg_4_i_10_n_5
    );
ram_reg_4_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln5_reg_396(8),
      I1 => ram_reg_7(8),
      O => ram_reg_4_i_11_n_5
    );
ram_reg_4_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_2_i_4_n_5,
      CO(3) => ram_reg_4_i_3_n_5,
      CO(2) => ram_reg_4_i_3_n_6,
      CO(1) => ram_reg_4_i_3_n_7,
      CO(0) => ram_reg_4_i_3_n_8,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln5_reg_396(11 downto 8),
      O(3 downto 0) => trunc_ln20_fu_283_p1(11 downto 8),
      S(3) => ram_reg_4_i_8_n_5,
      S(2) => ram_reg_4_i_9_n_5,
      S(1) => ram_reg_4_i_10_n_5,
      S(0) => ram_reg_4_i_11_n_5
    );
ram_reg_4_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln5_reg_396(11),
      I1 => ram_reg_7(11),
      O => ram_reg_4_i_8_n_5
    );
ram_reg_4_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln5_reg_396(10),
      I1 => ram_reg_7(10),
      O => ram_reg_4_i_9_n_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_15s_16s_30_1_1_DSP48_0_10 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    buffer_0_reg_109_reg : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_15s_16s_30_1_1_DSP48_0_10 : entity is "network_mul_mul_15s_16s_30_1_1_DSP48_0";
end bd_0_hls_inst_0_network_mul_mul_15s_16s_30_1_1_DSP48_0_10;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_15s_16s_30_1_1_DSP48_0_10 is
  signal \buffer_0_reg_109[0]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_109[0]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_109[0]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_109[0]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_109[12]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_109[12]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_109[12]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_109[12]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_109[4]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_109[4]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_109[4]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_109[4]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_109[8]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_109[8]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_109[8]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_109[8]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_109_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_109_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_109_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_109_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_109_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_109_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_109_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_109_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_109_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_109_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_109_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_109_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_109_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_109_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_109_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_97 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal trunc_ln1_reg_393 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_buffer_0_reg_109_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
\buffer_0_reg_109[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln1_reg_393(3),
      I1 => buffer_0_reg_109_reg(3),
      O => \buffer_0_reg_109[0]_i_2_n_5\
    );
\buffer_0_reg_109[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln1_reg_393(2),
      I1 => buffer_0_reg_109_reg(2),
      O => \buffer_0_reg_109[0]_i_3_n_5\
    );
\buffer_0_reg_109[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln1_reg_393(1),
      I1 => buffer_0_reg_109_reg(1),
      O => \buffer_0_reg_109[0]_i_4_n_5\
    );
\buffer_0_reg_109[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln1_reg_393(0),
      I1 => buffer_0_reg_109_reg(0),
      O => \buffer_0_reg_109[0]_i_5_n_5\
    );
\buffer_0_reg_109[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln1_reg_393(15),
      I1 => buffer_0_reg_109_reg(15),
      O => \buffer_0_reg_109[12]_i_2_n_5\
    );
\buffer_0_reg_109[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln1_reg_393(14),
      I1 => buffer_0_reg_109_reg(14),
      O => \buffer_0_reg_109[12]_i_3_n_5\
    );
\buffer_0_reg_109[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln1_reg_393(13),
      I1 => buffer_0_reg_109_reg(13),
      O => \buffer_0_reg_109[12]_i_4_n_5\
    );
\buffer_0_reg_109[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln1_reg_393(12),
      I1 => buffer_0_reg_109_reg(12),
      O => \buffer_0_reg_109[12]_i_5_n_5\
    );
\buffer_0_reg_109[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln1_reg_393(7),
      I1 => buffer_0_reg_109_reg(7),
      O => \buffer_0_reg_109[4]_i_2_n_5\
    );
\buffer_0_reg_109[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln1_reg_393(6),
      I1 => buffer_0_reg_109_reg(6),
      O => \buffer_0_reg_109[4]_i_3_n_5\
    );
\buffer_0_reg_109[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln1_reg_393(5),
      I1 => buffer_0_reg_109_reg(5),
      O => \buffer_0_reg_109[4]_i_4_n_5\
    );
\buffer_0_reg_109[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln1_reg_393(4),
      I1 => buffer_0_reg_109_reg(4),
      O => \buffer_0_reg_109[4]_i_5_n_5\
    );
\buffer_0_reg_109[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln1_reg_393(11),
      I1 => buffer_0_reg_109_reg(11),
      O => \buffer_0_reg_109[8]_i_2_n_5\
    );
\buffer_0_reg_109[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln1_reg_393(10),
      I1 => buffer_0_reg_109_reg(10),
      O => \buffer_0_reg_109[8]_i_3_n_5\
    );
\buffer_0_reg_109[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln1_reg_393(9),
      I1 => buffer_0_reg_109_reg(9),
      O => \buffer_0_reg_109[8]_i_4_n_5\
    );
\buffer_0_reg_109[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln1_reg_393(8),
      I1 => buffer_0_reg_109_reg(8),
      O => \buffer_0_reg_109[8]_i_5_n_5\
    );
\buffer_0_reg_109_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buffer_0_reg_109_reg[0]_i_1_n_5\,
      CO(2) => \buffer_0_reg_109_reg[0]_i_1_n_6\,
      CO(1) => \buffer_0_reg_109_reg[0]_i_1_n_7\,
      CO(0) => \buffer_0_reg_109_reg[0]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln1_reg_393(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      S(3) => \buffer_0_reg_109[0]_i_2_n_5\,
      S(2) => \buffer_0_reg_109[0]_i_3_n_5\,
      S(1) => \buffer_0_reg_109[0]_i_4_n_5\,
      S(0) => \buffer_0_reg_109[0]_i_5_n_5\
    );
\buffer_0_reg_109_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_109_reg[8]_i_1_n_5\,
      CO(3) => \NLW_buffer_0_reg_109_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \buffer_0_reg_109_reg[12]_i_1_n_6\,
      CO(1) => \buffer_0_reg_109_reg[12]_i_1_n_7\,
      CO(0) => \buffer_0_reg_109_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => trunc_ln1_reg_393(14 downto 12),
      O(3 downto 0) => p_2(3 downto 0),
      S(3) => \buffer_0_reg_109[12]_i_2_n_5\,
      S(2) => \buffer_0_reg_109[12]_i_3_n_5\,
      S(1) => \buffer_0_reg_109[12]_i_4_n_5\,
      S(0) => \buffer_0_reg_109[12]_i_5_n_5\
    );
\buffer_0_reg_109_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_109_reg[0]_i_1_n_5\,
      CO(3) => \buffer_0_reg_109_reg[4]_i_1_n_5\,
      CO(2) => \buffer_0_reg_109_reg[4]_i_1_n_6\,
      CO(1) => \buffer_0_reg_109_reg[4]_i_1_n_7\,
      CO(0) => \buffer_0_reg_109_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln1_reg_393(7 downto 4),
      O(3 downto 0) => p_0(3 downto 0),
      S(3) => \buffer_0_reg_109[4]_i_2_n_5\,
      S(2) => \buffer_0_reg_109[4]_i_3_n_5\,
      S(1) => \buffer_0_reg_109[4]_i_4_n_5\,
      S(0) => \buffer_0_reg_109[4]_i_5_n_5\
    );
\buffer_0_reg_109_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_109_reg[4]_i_1_n_5\,
      CO(3) => \buffer_0_reg_109_reg[8]_i_1_n_5\,
      CO(2) => \buffer_0_reg_109_reg[8]_i_1_n_6\,
      CO(1) => \buffer_0_reg_109_reg[8]_i_1_n_7\,
      CO(0) => \buffer_0_reg_109_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln1_reg_393(11 downto 8),
      O(3 downto 0) => p_1(3 downto 0),
      S(3) => \buffer_0_reg_109[8]_i_2_n_5\,
      S(2) => \buffer_0_reg_109[8]_i_3_n_5\,
      S(1) => \buffer_0_reg_109[8]_i_4_n_5\,
      S(0) => \buffer_0_reg_109[8]_i_5_n_5\
    );
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q0(15),
      A(28) => q0(15),
      A(27) => q0(15),
      A(26) => q0(15),
      A(25) => q0(15),
      A(24) => q0(15),
      A(23) => q0(15),
      A(22) => q0(15),
      A(21) => q0(15),
      A(20) => q0(15),
      A(19) => q0(15),
      A(18) => q0(15),
      A(17) => q0(15),
      A(16) => q0(15),
      A(15 downto 0) => q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_0_out(14),
      B(16) => p_0_out(14),
      B(15) => p_0_out(14),
      B(14 downto 0) => p_0_out(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(1),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => Q(1),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => Q(2),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_p_P_UNCONNECTED(47 downto 31),
      P(30) => p_n_80,
      P(29 downto 14) => trunc_ln1_reg_393(15 downto 0),
      P(13) => p_n_97,
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
p_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8CF9"
    )
        port map (
      I0 => p_3(1),
      I1 => p_3(2),
      I2 => p_3(0),
      I3 => p_3(3),
      O => p_0_out(14)
    );
p_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D232"
    )
        port map (
      I0 => p_3(3),
      I1 => p_3(1),
      I2 => p_3(2),
      I3 => p_3(0),
      O => p_0_out(5)
    );
p_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D42D"
    )
        port map (
      I0 => p_3(2),
      I1 => p_3(1),
      I2 => p_3(3),
      I3 => p_3(0),
      O => p_0_out(4)
    );
p_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"96FB"
    )
        port map (
      I0 => p_3(2),
      I1 => p_3(1),
      I2 => p_3(3),
      I3 => p_3(0),
      O => p_0_out(3)
    );
p_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F78"
    )
        port map (
      I0 => p_3(0),
      I1 => p_3(2),
      I2 => p_3(1),
      I3 => p_3(3),
      O => p_0_out(2)
    );
p_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D9E7"
    )
        port map (
      I0 => p_3(2),
      I1 => p_3(0),
      I2 => p_3(3),
      I3 => p_3(1),
      O => p_0_out(1)
    );
p_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8990"
    )
        port map (
      I0 => p_3(3),
      I1 => p_3(2),
      I2 => p_3(1),
      I3 => p_3(0),
      O => p_0_out(0)
    );
p_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7441"
    )
        port map (
      I0 => p_3(3),
      I1 => p_3(0),
      I2 => p_3(1),
      I3 => p_3(2),
      O => p_0_out(13)
    );
p_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE78"
    )
        port map (
      I0 => p_3(2),
      I1 => p_3(3),
      I2 => p_3(1),
      I3 => p_3(0),
      O => p_0_out(12)
    );
p_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F274"
    )
        port map (
      I0 => p_3(3),
      I1 => p_3(2),
      I2 => p_3(1),
      I3 => p_3(0),
      O => p_0_out(11)
    );
p_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FA3"
    )
        port map (
      I0 => p_3(1),
      I1 => p_3(0),
      I2 => p_3(3),
      I3 => p_3(2),
      O => p_0_out(10)
    );
p_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4CD"
    )
        port map (
      I0 => p_3(0),
      I1 => p_3(3),
      I2 => p_3(1),
      I3 => p_3(2),
      O => p_0_out(9)
    );
p_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3948"
    )
        port map (
      I0 => p_3(3),
      I1 => p_3(0),
      I2 => p_3(1),
      I3 => p_3(2),
      O => p_0_out(8)
    );
p_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1CC5"
    )
        port map (
      I0 => p_3(0),
      I1 => p_3(3),
      I2 => p_3(2),
      I3 => p_3(1),
      O => p_0_out(7)
    );
p_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BDAA"
    )
        port map (
      I0 => p_3(3),
      I1 => p_3(0),
      I2 => p_3(1),
      I3 => p_3(2),
      O => p_0_out(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_15s_16s_30_1_1_DSP48_0_16 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    k_w_0_reg_145 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \buffer_1_reg_133_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    output_r_d0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_15s_16s_30_1_1_DSP48_0_16 : entity is "network_mul_mul_15s_16s_30_1_1_DSP48_0";
end bd_0_hls_inst_0_network_mul_mul_15s_16s_30_1_1_DSP48_0_16;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_15s_16s_30_1_1_DSP48_0_16 is
  signal \buffer_1_reg_133[0]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_133[0]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_133[0]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_133[0]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_133[0]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_133[0]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_133[0]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_133[0]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_133[12]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_133[12]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_133[12]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_133[12]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_133[12]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_133[12]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_133[12]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_133[4]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_133[4]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_133[4]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_133[4]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_133[4]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_133[4]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_133[4]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_133[4]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_133[8]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_133[8]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_133[8]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_133[8]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_133[8]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_133[8]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_133[8]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_133[8]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_133_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_133_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_1_reg_133_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_1_reg_133_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_1_reg_133_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_1_reg_133_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_1_reg_133_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_1_reg_133_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_133_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_1_reg_133_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_1_reg_133_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_1_reg_133_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_133_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_1_reg_133_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_1_reg_133_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \g0_b0__0_n_5\ : STD_LOGIC;
  signal \g0_b10__0_n_5\ : STD_LOGIC;
  signal \g0_b11__0_n_5\ : STD_LOGIC;
  signal \g0_b12__0_n_5\ : STD_LOGIC;
  signal \g0_b13__0_n_5\ : STD_LOGIC;
  signal \g0_b14__0_n_5\ : STD_LOGIC;
  signal \g0_b1__0_n_5\ : STD_LOGIC;
  signal \g0_b2__0_n_5\ : STD_LOGIC;
  signal \g0_b3__0_n_5\ : STD_LOGIC;
  signal \g0_b5__0_n_5\ : STD_LOGIC;
  signal \g0_b6__0_n_5\ : STD_LOGIC;
  signal \g0_b7__0_n_5\ : STD_LOGIC;
  signal \g0_b8__0_n_5\ : STD_LOGIC;
  signal \g0_b9__0_n_5\ : STD_LOGIC;
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_97 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal trunc_ln_reg_450 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_buffer_1_reg_133_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \g0_b6__0_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \g0_b6__0_i_2\ : label is "soft_lutpair52";
begin
\buffer_1_reg_133[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_450(3),
      I1 => Q(0),
      I2 => \buffer_1_reg_133_reg[3]\(0),
      I3 => \buffer_1_reg_133_reg[3]\(1),
      O => \buffer_1_reg_133[0]_i_2_n_5\
    );
\buffer_1_reg_133[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_450(2),
      I1 => Q(0),
      I2 => \buffer_1_reg_133_reg[3]\(0),
      I3 => \buffer_1_reg_133_reg[3]\(1),
      O => \buffer_1_reg_133[0]_i_3_n_5\
    );
\buffer_1_reg_133[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_450(1),
      I1 => Q(0),
      I2 => \buffer_1_reg_133_reg[3]\(0),
      I3 => \buffer_1_reg_133_reg[3]\(1),
      O => \buffer_1_reg_133[0]_i_4_n_5\
    );
\buffer_1_reg_133[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_450(0),
      I1 => Q(0),
      I2 => \buffer_1_reg_133_reg[3]\(0),
      I3 => \buffer_1_reg_133_reg[3]\(1),
      O => \buffer_1_reg_133[0]_i_5_n_5\
    );
\buffer_1_reg_133[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_450(3),
      I1 => D(3),
      I2 => Q(0),
      I3 => \buffer_1_reg_133_reg[3]\(0),
      I4 => \buffer_1_reg_133_reg[3]\(1),
      I5 => output_r_d0(3),
      O => \buffer_1_reg_133[0]_i_6_n_5\
    );
\buffer_1_reg_133[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_450(2),
      I1 => D(2),
      I2 => Q(0),
      I3 => \buffer_1_reg_133_reg[3]\(0),
      I4 => \buffer_1_reg_133_reg[3]\(1),
      I5 => output_r_d0(2),
      O => \buffer_1_reg_133[0]_i_7_n_5\
    );
\buffer_1_reg_133[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_450(1),
      I1 => D(1),
      I2 => Q(0),
      I3 => \buffer_1_reg_133_reg[3]\(0),
      I4 => \buffer_1_reg_133_reg[3]\(1),
      I5 => output_r_d0(1),
      O => \buffer_1_reg_133[0]_i_8_n_5\
    );
\buffer_1_reg_133[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_450(0),
      I1 => D(0),
      I2 => Q(0),
      I3 => \buffer_1_reg_133_reg[3]\(0),
      I4 => \buffer_1_reg_133_reg[3]\(1),
      I5 => output_r_d0(0),
      O => \buffer_1_reg_133[0]_i_9_n_5\
    );
\buffer_1_reg_133[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_450(14),
      I1 => Q(0),
      I2 => \buffer_1_reg_133_reg[3]\(0),
      I3 => \buffer_1_reg_133_reg[3]\(1),
      O => \buffer_1_reg_133[12]_i_2_n_5\
    );
\buffer_1_reg_133[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_450(13),
      I1 => Q(0),
      I2 => \buffer_1_reg_133_reg[3]\(0),
      I3 => \buffer_1_reg_133_reg[3]\(1),
      O => \buffer_1_reg_133[12]_i_3_n_5\
    );
\buffer_1_reg_133[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_450(12),
      I1 => Q(0),
      I2 => \buffer_1_reg_133_reg[3]\(0),
      I3 => \buffer_1_reg_133_reg[3]\(1),
      O => \buffer_1_reg_133[12]_i_4_n_5\
    );
\buffer_1_reg_133[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_450(15),
      I1 => D(15),
      I2 => Q(0),
      I3 => \buffer_1_reg_133_reg[3]\(0),
      I4 => \buffer_1_reg_133_reg[3]\(1),
      I5 => output_r_d0(15),
      O => \buffer_1_reg_133[12]_i_5_n_5\
    );
\buffer_1_reg_133[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_450(14),
      I1 => D(14),
      I2 => Q(0),
      I3 => \buffer_1_reg_133_reg[3]\(0),
      I4 => \buffer_1_reg_133_reg[3]\(1),
      I5 => output_r_d0(14),
      O => \buffer_1_reg_133[12]_i_6_n_5\
    );
\buffer_1_reg_133[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_450(13),
      I1 => D(13),
      I2 => Q(0),
      I3 => \buffer_1_reg_133_reg[3]\(0),
      I4 => \buffer_1_reg_133_reg[3]\(1),
      I5 => output_r_d0(13),
      O => \buffer_1_reg_133[12]_i_7_n_5\
    );
\buffer_1_reg_133[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_450(12),
      I1 => D(12),
      I2 => Q(0),
      I3 => \buffer_1_reg_133_reg[3]\(0),
      I4 => \buffer_1_reg_133_reg[3]\(1),
      I5 => output_r_d0(12),
      O => \buffer_1_reg_133[12]_i_8_n_5\
    );
\buffer_1_reg_133[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_450(7),
      I1 => Q(0),
      I2 => \buffer_1_reg_133_reg[3]\(0),
      I3 => \buffer_1_reg_133_reg[3]\(1),
      O => \buffer_1_reg_133[4]_i_2_n_5\
    );
\buffer_1_reg_133[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_450(6),
      I1 => Q(0),
      I2 => \buffer_1_reg_133_reg[3]\(0),
      I3 => \buffer_1_reg_133_reg[3]\(1),
      O => \buffer_1_reg_133[4]_i_3_n_5\
    );
\buffer_1_reg_133[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_450(5),
      I1 => Q(0),
      I2 => \buffer_1_reg_133_reg[3]\(0),
      I3 => \buffer_1_reg_133_reg[3]\(1),
      O => \buffer_1_reg_133[4]_i_4_n_5\
    );
\buffer_1_reg_133[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_450(4),
      I1 => Q(0),
      I2 => \buffer_1_reg_133_reg[3]\(0),
      I3 => \buffer_1_reg_133_reg[3]\(1),
      O => \buffer_1_reg_133[4]_i_5_n_5\
    );
\buffer_1_reg_133[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_450(7),
      I1 => D(7),
      I2 => Q(0),
      I3 => \buffer_1_reg_133_reg[3]\(0),
      I4 => \buffer_1_reg_133_reg[3]\(1),
      I5 => output_r_d0(7),
      O => \buffer_1_reg_133[4]_i_6_n_5\
    );
\buffer_1_reg_133[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_450(6),
      I1 => D(6),
      I2 => Q(0),
      I3 => \buffer_1_reg_133_reg[3]\(0),
      I4 => \buffer_1_reg_133_reg[3]\(1),
      I5 => output_r_d0(6),
      O => \buffer_1_reg_133[4]_i_7_n_5\
    );
\buffer_1_reg_133[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_450(5),
      I1 => D(5),
      I2 => Q(0),
      I3 => \buffer_1_reg_133_reg[3]\(0),
      I4 => \buffer_1_reg_133_reg[3]\(1),
      I5 => output_r_d0(5),
      O => \buffer_1_reg_133[4]_i_8_n_5\
    );
\buffer_1_reg_133[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_450(4),
      I1 => D(4),
      I2 => Q(0),
      I3 => \buffer_1_reg_133_reg[3]\(0),
      I4 => \buffer_1_reg_133_reg[3]\(1),
      I5 => output_r_d0(4),
      O => \buffer_1_reg_133[4]_i_9_n_5\
    );
\buffer_1_reg_133[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_450(11),
      I1 => Q(0),
      I2 => \buffer_1_reg_133_reg[3]\(0),
      I3 => \buffer_1_reg_133_reg[3]\(1),
      O => \buffer_1_reg_133[8]_i_2_n_5\
    );
\buffer_1_reg_133[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_450(10),
      I1 => Q(0),
      I2 => \buffer_1_reg_133_reg[3]\(0),
      I3 => \buffer_1_reg_133_reg[3]\(1),
      O => \buffer_1_reg_133[8]_i_3_n_5\
    );
\buffer_1_reg_133[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_450(9),
      I1 => Q(0),
      I2 => \buffer_1_reg_133_reg[3]\(0),
      I3 => \buffer_1_reg_133_reg[3]\(1),
      O => \buffer_1_reg_133[8]_i_4_n_5\
    );
\buffer_1_reg_133[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_450(8),
      I1 => Q(0),
      I2 => \buffer_1_reg_133_reg[3]\(0),
      I3 => \buffer_1_reg_133_reg[3]\(1),
      O => \buffer_1_reg_133[8]_i_5_n_5\
    );
\buffer_1_reg_133[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_450(11),
      I1 => D(11),
      I2 => Q(0),
      I3 => \buffer_1_reg_133_reg[3]\(0),
      I4 => \buffer_1_reg_133_reg[3]\(1),
      I5 => output_r_d0(11),
      O => \buffer_1_reg_133[8]_i_6_n_5\
    );
\buffer_1_reg_133[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_450(10),
      I1 => D(10),
      I2 => Q(0),
      I3 => \buffer_1_reg_133_reg[3]\(0),
      I4 => \buffer_1_reg_133_reg[3]\(1),
      I5 => output_r_d0(10),
      O => \buffer_1_reg_133[8]_i_7_n_5\
    );
\buffer_1_reg_133[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_450(9),
      I1 => D(9),
      I2 => Q(0),
      I3 => \buffer_1_reg_133_reg[3]\(0),
      I4 => \buffer_1_reg_133_reg[3]\(1),
      I5 => output_r_d0(9),
      O => \buffer_1_reg_133[8]_i_8_n_5\
    );
\buffer_1_reg_133[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_450(8),
      I1 => D(8),
      I2 => Q(0),
      I3 => \buffer_1_reg_133_reg[3]\(0),
      I4 => \buffer_1_reg_133_reg[3]\(1),
      I5 => output_r_d0(8),
      O => \buffer_1_reg_133[8]_i_9_n_5\
    );
\buffer_1_reg_133_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buffer_1_reg_133_reg[0]_i_1_n_5\,
      CO(2) => \buffer_1_reg_133_reg[0]_i_1_n_6\,
      CO(1) => \buffer_1_reg_133_reg[0]_i_1_n_7\,
      CO(0) => \buffer_1_reg_133_reg[0]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_1_reg_133[0]_i_2_n_5\,
      DI(2) => \buffer_1_reg_133[0]_i_3_n_5\,
      DI(1) => \buffer_1_reg_133[0]_i_4_n_5\,
      DI(0) => \buffer_1_reg_133[0]_i_5_n_5\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \buffer_1_reg_133[0]_i_6_n_5\,
      S(2) => \buffer_1_reg_133[0]_i_7_n_5\,
      S(1) => \buffer_1_reg_133[0]_i_8_n_5\,
      S(0) => \buffer_1_reg_133[0]_i_9_n_5\
    );
\buffer_1_reg_133_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_1_reg_133_reg[8]_i_1_n_5\,
      CO(3) => \NLW_buffer_1_reg_133_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \buffer_1_reg_133_reg[12]_i_1_n_6\,
      CO(1) => \buffer_1_reg_133_reg[12]_i_1_n_7\,
      CO(0) => \buffer_1_reg_133_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \buffer_1_reg_133[12]_i_2_n_5\,
      DI(1) => \buffer_1_reg_133[12]_i_3_n_5\,
      DI(0) => \buffer_1_reg_133[12]_i_4_n_5\,
      O(3 downto 0) => p_2(3 downto 0),
      S(3) => \buffer_1_reg_133[12]_i_5_n_5\,
      S(2) => \buffer_1_reg_133[12]_i_6_n_5\,
      S(1) => \buffer_1_reg_133[12]_i_7_n_5\,
      S(0) => \buffer_1_reg_133[12]_i_8_n_5\
    );
\buffer_1_reg_133_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_1_reg_133_reg[0]_i_1_n_5\,
      CO(3) => \buffer_1_reg_133_reg[4]_i_1_n_5\,
      CO(2) => \buffer_1_reg_133_reg[4]_i_1_n_6\,
      CO(1) => \buffer_1_reg_133_reg[4]_i_1_n_7\,
      CO(0) => \buffer_1_reg_133_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_1_reg_133[4]_i_2_n_5\,
      DI(2) => \buffer_1_reg_133[4]_i_3_n_5\,
      DI(1) => \buffer_1_reg_133[4]_i_4_n_5\,
      DI(0) => \buffer_1_reg_133[4]_i_5_n_5\,
      O(3 downto 0) => p_0(3 downto 0),
      S(3) => \buffer_1_reg_133[4]_i_6_n_5\,
      S(2) => \buffer_1_reg_133[4]_i_7_n_5\,
      S(1) => \buffer_1_reg_133[4]_i_8_n_5\,
      S(0) => \buffer_1_reg_133[4]_i_9_n_5\
    );
\buffer_1_reg_133_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_1_reg_133_reg[4]_i_1_n_5\,
      CO(3) => \buffer_1_reg_133_reg[8]_i_1_n_5\,
      CO(2) => \buffer_1_reg_133_reg[8]_i_1_n_6\,
      CO(1) => \buffer_1_reg_133_reg[8]_i_1_n_7\,
      CO(0) => \buffer_1_reg_133_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_1_reg_133[8]_i_2_n_5\,
      DI(2) => \buffer_1_reg_133[8]_i_3_n_5\,
      DI(1) => \buffer_1_reg_133[8]_i_4_n_5\,
      DI(0) => \buffer_1_reg_133[8]_i_5_n_5\,
      O(3 downto 0) => p_1(3 downto 0),
      S(3) => \buffer_1_reg_133[8]_i_6_n_5\,
      S(2) => \buffer_1_reg_133[8]_i_7_n_5\,
      S(1) => \buffer_1_reg_133[8]_i_8_n_5\,
      S(0) => \buffer_1_reg_133[8]_i_9_n_5\
    );
\g0_b0__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0009F696"
    )
        port map (
      I0 => k_w_0_reg_145(0),
      I1 => p_3(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      O => \g0_b0__0_n_5\
    );
\g0_b10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000909F"
    )
        port map (
      I0 => k_w_0_reg_145(0),
      I1 => p_3(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      O => \g0_b10__0_n_5\
    );
\g0_b11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F66F"
    )
        port map (
      I0 => k_w_0_reg_145(0),
      I1 => p_3(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      O => \g0_b11__0_n_5\
    );
\g0_b12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00099600"
    )
        port map (
      I0 => k_w_0_reg_145(0),
      I1 => p_3(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      O => \g0_b12__0_n_5\
    );
\g0_b13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00099F60"
    )
        port map (
      I0 => k_w_0_reg_145(0),
      I1 => p_3(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      O => \g0_b13__0_n_5\
    );
\g0_b14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00099F6F"
    )
        port map (
      I0 => k_w_0_reg_145(0),
      I1 => p_3(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      O => \g0_b14__0_n_5\
    );
\g0_b1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00096F6F"
    )
        port map (
      I0 => k_w_0_reg_145(0),
      I1 => p_3(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      O => \g0_b1__0_n_5\
    );
\g0_b2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000069F9"
    )
        port map (
      I0 => k_w_0_reg_145(0),
      I1 => p_3(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      O => \g0_b2__0_n_5\
    );
\g0_b3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00090990"
    )
        port map (
      I0 => k_w_0_reg_145(0),
      I1 => p_3(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      O => \g0_b3__0_n_5\
    );
\g0_b5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0009966F"
    )
        port map (
      I0 => k_w_0_reg_145(0),
      I1 => p_3(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      O => \g0_b5__0_n_5\
    );
\g0_b6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => sel(1),
      I1 => sel(2),
      I2 => sel(3),
      O => \g0_b6__0_n_5\
    );
\g0_b6__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => k_w_0_reg_145(0),
      I1 => p_3(0),
      I2 => p_3(1),
      I3 => k_w_0_reg_145(1),
      O => sel(1)
    );
\g0_b6__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"157FEA80"
    )
        port map (
      I0 => k_w_0_reg_145(1),
      I1 => k_w_0_reg_145(0),
      I2 => p_3(0),
      I3 => p_3(1),
      I4 => p_3(2),
      O => sel(2)
    );
\g0_b6__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"157FFFFFEA800000"
    )
        port map (
      I0 => p_3(1),
      I1 => p_3(0),
      I2 => k_w_0_reg_145(0),
      I3 => k_w_0_reg_145(1),
      I4 => p_3(2),
      I5 => p_3(3),
      O => sel(3)
    );
\g0_b7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0009F699"
    )
        port map (
      I0 => k_w_0_reg_145(0),
      I1 => p_3(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      O => \g0_b7__0_n_5\
    );
\g0_b8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000966F0"
    )
        port map (
      I0 => k_w_0_reg_145(0),
      I1 => p_3(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      O => \g0_b8__0_n_5\
    );
\g0_b9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006FFF"
    )
        port map (
      I0 => k_w_0_reg_145(0),
      I1 => p_3(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      O => \g0_b9__0_n_5\
    );
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q0(15),
      A(28) => q0(15),
      A(27) => q0(15),
      A(26) => q0(15),
      A(25) => q0(15),
      A(24) => q0(15),
      A(23) => q0(15),
      A(22) => q0(15),
      A(21) => q0(15),
      A(20) => q0(15),
      A(19) => q0(15),
      A(18) => q0(15),
      A(17) => q0(15),
      A(16) => q0(15),
      A(15 downto 0) => q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \g0_b14__0_n_5\,
      B(16) => \g0_b14__0_n_5\,
      B(15) => \g0_b14__0_n_5\,
      B(14) => \g0_b14__0_n_5\,
      B(13) => \g0_b13__0_n_5\,
      B(12) => \g0_b12__0_n_5\,
      B(11) => \g0_b11__0_n_5\,
      B(10) => \g0_b10__0_n_5\,
      B(9) => \g0_b9__0_n_5\,
      B(8) => \g0_b8__0_n_5\,
      B(7) => \g0_b7__0_n_5\,
      B(6) => \g0_b6__0_n_5\,
      B(5) => \g0_b5__0_n_5\,
      B(4) => \g0_b5__0_n_5\,
      B(3) => \g0_b3__0_n_5\,
      B(2) => \g0_b2__0_n_5\,
      B(1) => \g0_b1__0_n_5\,
      B(0) => \g0_b0__0_n_5\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(2),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(1),
      CEB2 => Q(2),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => Q(3),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_p_P_UNCONNECTED(47 downto 31),
      P(30) => p_n_80,
      P(29 downto 14) => trunc_ln_reg_450(15 downto 0),
      P(13) => p_n_97,
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_DSP48_2 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[8]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 14 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    buffer_0_reg_158_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \buffer_0_reg_158_reg[15]\ : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_DSP48_2 : entity is "network_mul_mul_16s_15s_30_1_1_DSP48_2";
end bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_DSP48_2;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_DSP48_2 is
  signal \buffer_0_reg_158[0]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_158[0]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_158[0]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_158[0]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_158[0]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_158[0]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_158[0]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_158[0]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_158[12]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_158[12]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_158[12]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_158[12]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_158[12]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_158[12]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_158[12]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_158[4]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_158[4]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_158[4]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_158[4]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_158[4]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_158[4]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_158[4]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_158[4]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_158[8]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_158[8]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_158[8]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_158[8]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_158[8]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_158[8]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_158[8]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_158[8]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_158_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_158_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_158_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_158_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_158_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_158_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_158_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_158_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_158_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_158_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_158_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_158_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_158_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_158_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_158_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_97 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal trunc_ln2_reg_534 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_buffer_0_reg_158_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
\buffer_0_reg_158[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => trunc_ln2_reg_534(3),
      O => \buffer_0_reg_158[0]_i_2_n_5\
    );
\buffer_0_reg_158[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => trunc_ln2_reg_534(2),
      O => \buffer_0_reg_158[0]_i_3_n_5\
    );
\buffer_0_reg_158[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => trunc_ln2_reg_534(1),
      O => \buffer_0_reg_158[0]_i_4_n_5\
    );
\buffer_0_reg_158[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => trunc_ln2_reg_534(0),
      O => \buffer_0_reg_158[0]_i_5_n_5\
    );
\buffer_0_reg_158[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln2_reg_534(3),
      I1 => \buffer_0_reg_158_reg[15]\(3),
      I2 => Q(2),
      I3 => buffer_0_reg_158_reg(3),
      O => \buffer_0_reg_158[0]_i_6_n_5\
    );
\buffer_0_reg_158[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln2_reg_534(2),
      I1 => \buffer_0_reg_158_reg[15]\(2),
      I2 => Q(2),
      I3 => buffer_0_reg_158_reg(2),
      O => \buffer_0_reg_158[0]_i_7_n_5\
    );
\buffer_0_reg_158[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln2_reg_534(1),
      I1 => \buffer_0_reg_158_reg[15]\(1),
      I2 => Q(2),
      I3 => buffer_0_reg_158_reg(1),
      O => \buffer_0_reg_158[0]_i_8_n_5\
    );
\buffer_0_reg_158[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln2_reg_534(0),
      I1 => \buffer_0_reg_158_reg[15]\(0),
      I2 => Q(2),
      I3 => buffer_0_reg_158_reg(0),
      O => \buffer_0_reg_158[0]_i_9_n_5\
    );
\buffer_0_reg_158[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => trunc_ln2_reg_534(14),
      O => \buffer_0_reg_158[12]_i_2_n_5\
    );
\buffer_0_reg_158[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => trunc_ln2_reg_534(13),
      O => \buffer_0_reg_158[12]_i_3_n_5\
    );
\buffer_0_reg_158[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => trunc_ln2_reg_534(12),
      O => \buffer_0_reg_158[12]_i_4_n_5\
    );
\buffer_0_reg_158[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => buffer_0_reg_158_reg(15),
      I1 => trunc_ln2_reg_534(15),
      I2 => Q(2),
      I3 => \buffer_0_reg_158_reg[15]\(13),
      O => \buffer_0_reg_158[12]_i_5_n_5\
    );
\buffer_0_reg_158[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln2_reg_534(14),
      I1 => \buffer_0_reg_158_reg[15]\(13),
      I2 => Q(2),
      I3 => buffer_0_reg_158_reg(14),
      O => \buffer_0_reg_158[12]_i_6_n_5\
    );
\buffer_0_reg_158[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln2_reg_534(13),
      I1 => \buffer_0_reg_158_reg[15]\(13),
      I2 => Q(2),
      I3 => buffer_0_reg_158_reg(13),
      O => \buffer_0_reg_158[12]_i_7_n_5\
    );
\buffer_0_reg_158[12]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln2_reg_534(12),
      I1 => \buffer_0_reg_158_reg[15]\(12),
      I2 => Q(2),
      I3 => buffer_0_reg_158_reg(12),
      O => \buffer_0_reg_158[12]_i_8_n_5\
    );
\buffer_0_reg_158[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => trunc_ln2_reg_534(7),
      O => \buffer_0_reg_158[4]_i_2_n_5\
    );
\buffer_0_reg_158[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => trunc_ln2_reg_534(6),
      O => \buffer_0_reg_158[4]_i_3_n_5\
    );
\buffer_0_reg_158[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => trunc_ln2_reg_534(5),
      O => \buffer_0_reg_158[4]_i_4_n_5\
    );
\buffer_0_reg_158[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => trunc_ln2_reg_534(4),
      O => \buffer_0_reg_158[4]_i_5_n_5\
    );
\buffer_0_reg_158[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln2_reg_534(7),
      I1 => \buffer_0_reg_158_reg[15]\(7),
      I2 => Q(2),
      I3 => buffer_0_reg_158_reg(7),
      O => \buffer_0_reg_158[4]_i_6_n_5\
    );
\buffer_0_reg_158[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln2_reg_534(6),
      I1 => \buffer_0_reg_158_reg[15]\(6),
      I2 => Q(2),
      I3 => buffer_0_reg_158_reg(6),
      O => \buffer_0_reg_158[4]_i_7_n_5\
    );
\buffer_0_reg_158[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln2_reg_534(5),
      I1 => \buffer_0_reg_158_reg[15]\(5),
      I2 => Q(2),
      I3 => buffer_0_reg_158_reg(5),
      O => \buffer_0_reg_158[4]_i_8_n_5\
    );
\buffer_0_reg_158[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln2_reg_534(4),
      I1 => \buffer_0_reg_158_reg[15]\(4),
      I2 => Q(2),
      I3 => buffer_0_reg_158_reg(4),
      O => \buffer_0_reg_158[4]_i_9_n_5\
    );
\buffer_0_reg_158[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => trunc_ln2_reg_534(11),
      O => \buffer_0_reg_158[8]_i_2_n_5\
    );
\buffer_0_reg_158[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => trunc_ln2_reg_534(10),
      O => \buffer_0_reg_158[8]_i_3_n_5\
    );
\buffer_0_reg_158[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => trunc_ln2_reg_534(9),
      O => \buffer_0_reg_158[8]_i_4_n_5\
    );
\buffer_0_reg_158[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => trunc_ln2_reg_534(8),
      O => \buffer_0_reg_158[8]_i_5_n_5\
    );
\buffer_0_reg_158[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln2_reg_534(11),
      I1 => \buffer_0_reg_158_reg[15]\(11),
      I2 => Q(2),
      I3 => buffer_0_reg_158_reg(11),
      O => \buffer_0_reg_158[8]_i_6_n_5\
    );
\buffer_0_reg_158[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln2_reg_534(10),
      I1 => \buffer_0_reg_158_reg[15]\(10),
      I2 => Q(2),
      I3 => buffer_0_reg_158_reg(10),
      O => \buffer_0_reg_158[8]_i_7_n_5\
    );
\buffer_0_reg_158[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln2_reg_534(9),
      I1 => \buffer_0_reg_158_reg[15]\(9),
      I2 => Q(2),
      I3 => buffer_0_reg_158_reg(9),
      O => \buffer_0_reg_158[8]_i_8_n_5\
    );
\buffer_0_reg_158[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln2_reg_534(8),
      I1 => \buffer_0_reg_158_reg[15]\(8),
      I2 => Q(2),
      I3 => buffer_0_reg_158_reg(8),
      O => \buffer_0_reg_158[8]_i_9_n_5\
    );
\buffer_0_reg_158_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buffer_0_reg_158_reg[0]_i_1_n_5\,
      CO(2) => \buffer_0_reg_158_reg[0]_i_1_n_6\,
      CO(1) => \buffer_0_reg_158_reg[0]_i_1_n_7\,
      CO(0) => \buffer_0_reg_158_reg[0]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_158[0]_i_2_n_5\,
      DI(2) => \buffer_0_reg_158[0]_i_3_n_5\,
      DI(1) => \buffer_0_reg_158[0]_i_4_n_5\,
      DI(0) => \buffer_0_reg_158[0]_i_5_n_5\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \buffer_0_reg_158[0]_i_6_n_5\,
      S(2) => \buffer_0_reg_158[0]_i_7_n_5\,
      S(1) => \buffer_0_reg_158[0]_i_8_n_5\,
      S(0) => \buffer_0_reg_158[0]_i_9_n_5\
    );
\buffer_0_reg_158_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_158_reg[8]_i_1_n_5\,
      CO(3) => \NLW_buffer_0_reg_158_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \buffer_0_reg_158_reg[12]_i_1_n_6\,
      CO(1) => \buffer_0_reg_158_reg[12]_i_1_n_7\,
      CO(0) => \buffer_0_reg_158_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \buffer_0_reg_158[12]_i_2_n_5\,
      DI(1) => \buffer_0_reg_158[12]_i_3_n_5\,
      DI(0) => \buffer_0_reg_158[12]_i_4_n_5\,
      O(3 downto 0) => \ap_CS_fsm_reg[8]_1\(3 downto 0),
      S(3) => \buffer_0_reg_158[12]_i_5_n_5\,
      S(2) => \buffer_0_reg_158[12]_i_6_n_5\,
      S(1) => \buffer_0_reg_158[12]_i_7_n_5\,
      S(0) => \buffer_0_reg_158[12]_i_8_n_5\
    );
\buffer_0_reg_158_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_158_reg[0]_i_1_n_5\,
      CO(3) => \buffer_0_reg_158_reg[4]_i_1_n_5\,
      CO(2) => \buffer_0_reg_158_reg[4]_i_1_n_6\,
      CO(1) => \buffer_0_reg_158_reg[4]_i_1_n_7\,
      CO(0) => \buffer_0_reg_158_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_158[4]_i_2_n_5\,
      DI(2) => \buffer_0_reg_158[4]_i_3_n_5\,
      DI(1) => \buffer_0_reg_158[4]_i_4_n_5\,
      DI(0) => \buffer_0_reg_158[4]_i_5_n_5\,
      O(3 downto 0) => \ap_CS_fsm_reg[8]\(3 downto 0),
      S(3) => \buffer_0_reg_158[4]_i_6_n_5\,
      S(2) => \buffer_0_reg_158[4]_i_7_n_5\,
      S(1) => \buffer_0_reg_158[4]_i_8_n_5\,
      S(0) => \buffer_0_reg_158[4]_i_9_n_5\
    );
\buffer_0_reg_158_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_158_reg[4]_i_1_n_5\,
      CO(3) => \buffer_0_reg_158_reg[8]_i_1_n_5\,
      CO(2) => \buffer_0_reg_158_reg[8]_i_1_n_6\,
      CO(1) => \buffer_0_reg_158_reg[8]_i_1_n_7\,
      CO(0) => \buffer_0_reg_158_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_158[8]_i_2_n_5\,
      DI(2) => \buffer_0_reg_158[8]_i_3_n_5\,
      DI(1) => \buffer_0_reg_158[8]_i_4_n_5\,
      DI(0) => \buffer_0_reg_158[8]_i_5_n_5\,
      O(3 downto 0) => \ap_CS_fsm_reg[8]_0\(3 downto 0),
      S(3) => \buffer_0_reg_158[8]_i_6_n_5\,
      S(2) => \buffer_0_reg_158[8]_i_7_n_5\,
      S(1) => \buffer_0_reg_158[8]_i_8_n_5\,
      S(0) => \buffer_0_reg_158[8]_i_9_n_5\
    );
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q0(15),
      A(28) => q0(15),
      A(27) => q0(15),
      A(26) => q0(15),
      A(25) => q0(15),
      A(24) => q0(15),
      A(23) => q0(15),
      A(22) => q0(15),
      A(21) => q0(15),
      A(20) => q0(15),
      A(19) => q0(15),
      A(18) => q0(15),
      A(17) => q0(15),
      A(16) => q0(15),
      A(15 downto 0) => q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => DOADO(14),
      B(16) => DOADO(14),
      B(15) => DOADO(14),
      B(14 downto 0) => DOADO(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => Q(1),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_p_P_UNCONNECTED(47 downto 31),
      P(30) => p_n_80,
      P(29 downto 14) => trunc_ln2_reg_534(15 downto 0),
      P(13) => p_n_97,
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_DSP48_2_12 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[8]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    buffer_0_reg_142_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \buffer_0_reg_142_reg[15]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_1 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_DSP48_2_12 : entity is "network_mul_mul_16s_15s_30_1_1_DSP48_2";
end bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_DSP48_2_12;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_DSP48_2_12 is
  signal \buffer_0_reg_142[0]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_142[0]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_142[0]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_142[0]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_142[0]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_142[0]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_142[0]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_142[0]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_142[12]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_142[12]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_142[12]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_142[12]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_142[12]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_142[12]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_142[12]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_142[4]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_142[4]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_142[4]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_142[4]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_142[4]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_142[4]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_142[4]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_142[4]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_142[8]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_142[8]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_142[8]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_142[8]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_142[8]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_142[8]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_142[8]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_142[8]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_142_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_142_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_142_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_142_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_142_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_142_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_142_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_142_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_142_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_142_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_142_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_142_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_142_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_142_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_142_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_97 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal trunc_ln3_reg_510 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_buffer_0_reg_142_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of g0_b0_i_2 : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of g0_b0_i_3 : label is "soft_lutpair158";
begin
\buffer_0_reg_142[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => trunc_ln3_reg_510(3),
      O => \buffer_0_reg_142[0]_i_2_n_5\
    );
\buffer_0_reg_142[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => trunc_ln3_reg_510(2),
      O => \buffer_0_reg_142[0]_i_3_n_5\
    );
\buffer_0_reg_142[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => trunc_ln3_reg_510(1),
      O => \buffer_0_reg_142[0]_i_4_n_5\
    );
\buffer_0_reg_142[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => trunc_ln3_reg_510(0),
      O => \buffer_0_reg_142[0]_i_5_n_5\
    );
\buffer_0_reg_142[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln3_reg_510(3),
      I1 => \buffer_0_reg_142_reg[15]\(3),
      I2 => Q(3),
      I3 => buffer_0_reg_142_reg(3),
      O => \buffer_0_reg_142[0]_i_6_n_5\
    );
\buffer_0_reg_142[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln3_reg_510(2),
      I1 => \buffer_0_reg_142_reg[15]\(2),
      I2 => Q(3),
      I3 => buffer_0_reg_142_reg(2),
      O => \buffer_0_reg_142[0]_i_7_n_5\
    );
\buffer_0_reg_142[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln3_reg_510(1),
      I1 => \buffer_0_reg_142_reg[15]\(1),
      I2 => Q(3),
      I3 => buffer_0_reg_142_reg(1),
      O => \buffer_0_reg_142[0]_i_8_n_5\
    );
\buffer_0_reg_142[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln3_reg_510(0),
      I1 => \buffer_0_reg_142_reg[15]\(0),
      I2 => Q(3),
      I3 => buffer_0_reg_142_reg(0),
      O => \buffer_0_reg_142[0]_i_9_n_5\
    );
\buffer_0_reg_142[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => trunc_ln3_reg_510(14),
      O => \buffer_0_reg_142[12]_i_2_n_5\
    );
\buffer_0_reg_142[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => trunc_ln3_reg_510(13),
      O => \buffer_0_reg_142[12]_i_3_n_5\
    );
\buffer_0_reg_142[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => trunc_ln3_reg_510(12),
      O => \buffer_0_reg_142[12]_i_4_n_5\
    );
\buffer_0_reg_142[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => buffer_0_reg_142_reg(15),
      I1 => trunc_ln3_reg_510(15),
      I2 => Q(3),
      I3 => \buffer_0_reg_142_reg[15]\(10),
      O => \buffer_0_reg_142[12]_i_5_n_5\
    );
\buffer_0_reg_142[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln3_reg_510(14),
      I1 => \buffer_0_reg_142_reg[15]\(10),
      I2 => Q(3),
      I3 => buffer_0_reg_142_reg(14),
      O => \buffer_0_reg_142[12]_i_6_n_5\
    );
\buffer_0_reg_142[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln3_reg_510(13),
      I1 => \buffer_0_reg_142_reg[15]\(10),
      I2 => Q(3),
      I3 => buffer_0_reg_142_reg(13),
      O => \buffer_0_reg_142[12]_i_7_n_5\
    );
\buffer_0_reg_142[12]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln3_reg_510(12),
      I1 => \buffer_0_reg_142_reg[15]\(10),
      I2 => Q(3),
      I3 => buffer_0_reg_142_reg(12),
      O => \buffer_0_reg_142[12]_i_8_n_5\
    );
\buffer_0_reg_142[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => trunc_ln3_reg_510(7),
      O => \buffer_0_reg_142[4]_i_2_n_5\
    );
\buffer_0_reg_142[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => trunc_ln3_reg_510(6),
      O => \buffer_0_reg_142[4]_i_3_n_5\
    );
\buffer_0_reg_142[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => trunc_ln3_reg_510(5),
      O => \buffer_0_reg_142[4]_i_4_n_5\
    );
\buffer_0_reg_142[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => trunc_ln3_reg_510(4),
      O => \buffer_0_reg_142[4]_i_5_n_5\
    );
\buffer_0_reg_142[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln3_reg_510(7),
      I1 => \buffer_0_reg_142_reg[15]\(7),
      I2 => Q(3),
      I3 => buffer_0_reg_142_reg(7),
      O => \buffer_0_reg_142[4]_i_6_n_5\
    );
\buffer_0_reg_142[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln3_reg_510(6),
      I1 => \buffer_0_reg_142_reg[15]\(6),
      I2 => Q(3),
      I3 => buffer_0_reg_142_reg(6),
      O => \buffer_0_reg_142[4]_i_7_n_5\
    );
\buffer_0_reg_142[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln3_reg_510(5),
      I1 => \buffer_0_reg_142_reg[15]\(5),
      I2 => Q(3),
      I3 => buffer_0_reg_142_reg(5),
      O => \buffer_0_reg_142[4]_i_8_n_5\
    );
\buffer_0_reg_142[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln3_reg_510(4),
      I1 => \buffer_0_reg_142_reg[15]\(4),
      I2 => Q(3),
      I3 => buffer_0_reg_142_reg(4),
      O => \buffer_0_reg_142[4]_i_9_n_5\
    );
\buffer_0_reg_142[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => trunc_ln3_reg_510(11),
      O => \buffer_0_reg_142[8]_i_2_n_5\
    );
\buffer_0_reg_142[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => trunc_ln3_reg_510(10),
      O => \buffer_0_reg_142[8]_i_3_n_5\
    );
\buffer_0_reg_142[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => trunc_ln3_reg_510(9),
      O => \buffer_0_reg_142[8]_i_4_n_5\
    );
\buffer_0_reg_142[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => trunc_ln3_reg_510(8),
      O => \buffer_0_reg_142[8]_i_5_n_5\
    );
\buffer_0_reg_142[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln3_reg_510(11),
      I1 => \buffer_0_reg_142_reg[15]\(9),
      I2 => Q(3),
      I3 => buffer_0_reg_142_reg(11),
      O => \buffer_0_reg_142[8]_i_6_n_5\
    );
\buffer_0_reg_142[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => trunc_ln3_reg_510(10),
      I1 => Q(3),
      I2 => buffer_0_reg_142_reg(10),
      O => \buffer_0_reg_142[8]_i_7_n_5\
    );
\buffer_0_reg_142[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln3_reg_510(9),
      I1 => \buffer_0_reg_142_reg[15]\(10),
      I2 => Q(3),
      I3 => buffer_0_reg_142_reg(9),
      O => \buffer_0_reg_142[8]_i_8_n_5\
    );
\buffer_0_reg_142[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln3_reg_510(8),
      I1 => \buffer_0_reg_142_reg[15]\(8),
      I2 => Q(3),
      I3 => buffer_0_reg_142_reg(8),
      O => \buffer_0_reg_142[8]_i_9_n_5\
    );
\buffer_0_reg_142_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buffer_0_reg_142_reg[0]_i_1_n_5\,
      CO(2) => \buffer_0_reg_142_reg[0]_i_1_n_6\,
      CO(1) => \buffer_0_reg_142_reg[0]_i_1_n_7\,
      CO(0) => \buffer_0_reg_142_reg[0]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_142[0]_i_2_n_5\,
      DI(2) => \buffer_0_reg_142[0]_i_3_n_5\,
      DI(1) => \buffer_0_reg_142[0]_i_4_n_5\,
      DI(0) => \buffer_0_reg_142[0]_i_5_n_5\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \buffer_0_reg_142[0]_i_6_n_5\,
      S(2) => \buffer_0_reg_142[0]_i_7_n_5\,
      S(1) => \buffer_0_reg_142[0]_i_8_n_5\,
      S(0) => \buffer_0_reg_142[0]_i_9_n_5\
    );
\buffer_0_reg_142_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_142_reg[8]_i_1_n_5\,
      CO(3) => \NLW_buffer_0_reg_142_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \buffer_0_reg_142_reg[12]_i_1_n_6\,
      CO(1) => \buffer_0_reg_142_reg[12]_i_1_n_7\,
      CO(0) => \buffer_0_reg_142_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \buffer_0_reg_142[12]_i_2_n_5\,
      DI(1) => \buffer_0_reg_142[12]_i_3_n_5\,
      DI(0) => \buffer_0_reg_142[12]_i_4_n_5\,
      O(3 downto 0) => \ap_CS_fsm_reg[8]_1\(3 downto 0),
      S(3) => \buffer_0_reg_142[12]_i_5_n_5\,
      S(2) => \buffer_0_reg_142[12]_i_6_n_5\,
      S(1) => \buffer_0_reg_142[12]_i_7_n_5\,
      S(0) => \buffer_0_reg_142[12]_i_8_n_5\
    );
\buffer_0_reg_142_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_142_reg[0]_i_1_n_5\,
      CO(3) => \buffer_0_reg_142_reg[4]_i_1_n_5\,
      CO(2) => \buffer_0_reg_142_reg[4]_i_1_n_6\,
      CO(1) => \buffer_0_reg_142_reg[4]_i_1_n_7\,
      CO(0) => \buffer_0_reg_142_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_142[4]_i_2_n_5\,
      DI(2) => \buffer_0_reg_142[4]_i_3_n_5\,
      DI(1) => \buffer_0_reg_142[4]_i_4_n_5\,
      DI(0) => \buffer_0_reg_142[4]_i_5_n_5\,
      O(3 downto 0) => \ap_CS_fsm_reg[8]\(3 downto 0),
      S(3) => \buffer_0_reg_142[4]_i_6_n_5\,
      S(2) => \buffer_0_reg_142[4]_i_7_n_5\,
      S(1) => \buffer_0_reg_142[4]_i_8_n_5\,
      S(0) => \buffer_0_reg_142[4]_i_9_n_5\
    );
\buffer_0_reg_142_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_142_reg[4]_i_1_n_5\,
      CO(3) => \buffer_0_reg_142_reg[8]_i_1_n_5\,
      CO(2) => \buffer_0_reg_142_reg[8]_i_1_n_6\,
      CO(1) => \buffer_0_reg_142_reg[8]_i_1_n_7\,
      CO(0) => \buffer_0_reg_142_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_142[8]_i_2_n_5\,
      DI(2) => \buffer_0_reg_142[8]_i_3_n_5\,
      DI(1) => \buffer_0_reg_142[8]_i_4_n_5\,
      DI(0) => \buffer_0_reg_142[8]_i_5_n_5\,
      O(3 downto 0) => \ap_CS_fsm_reg[8]_0\(3 downto 0),
      S(3) => \buffer_0_reg_142[8]_i_6_n_5\,
      S(2) => \buffer_0_reg_142[8]_i_7_n_5\,
      S(1) => \buffer_0_reg_142[8]_i_8_n_5\,
      S(0) => \buffer_0_reg_142[8]_i_9_n_5\
    );
g0_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A6E6C883F7E217A"
    )
        port map (
      I0 => p_1(0),
      I1 => p_1(1),
      I2 => p_1(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(0)
    );
g0_b0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0(0),
      I1 => p_1(3),
      O => sel(3)
    );
g0_b0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => p_0(1),
      I1 => p_0(0),
      I2 => p_1(3),
      O => sel(4)
    );
g0_b0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_0(2),
      I1 => p_0(0),
      I2 => p_1(3),
      I3 => p_0(1),
      O => sel(5)
    );
g0_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56B8481461F03071"
    )
        port map (
      I0 => p_1(0),
      I1 => p_1(1),
      I2 => p_1(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(1)
    );
g0_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9153BA486149D068"
    )
        port map (
      I0 => p_1(0),
      I1 => p_1(1),
      I2 => p_1(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(10)
    );
g0_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3632F55775C7FCAB"
    )
        port map (
      I0 => p_1(0),
      I1 => p_1(1),
      I2 => p_1(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(11)
    );
g0_b12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5CA21F72C445DCA6"
    )
        port map (
      I0 => p_1(0),
      I1 => p_1(1),
      I2 => p_1(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(12)
    );
g0_b13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"74F9A48D4FA8E275"
    )
        port map (
      I0 => p_1(0),
      I1 => p_1(1),
      I2 => p_1(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(13)
    );
g0_b14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"74F0960544ADFA34"
    )
        port map (
      I0 => p_1(0),
      I1 => p_1(1),
      I2 => p_1(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(14)
    );
g0_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B63F33CE6AB94728"
    )
        port map (
      I0 => p_1(0),
      I1 => p_1(1),
      I2 => p_1(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(2)
    );
g0_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69579C187771B752"
    )
        port map (
      I0 => p_1(0),
      I1 => p_1(1),
      I2 => p_1(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(3)
    );
g0_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6DEF20FAA75FF14B"
    )
        port map (
      I0 => p_1(0),
      I1 => p_1(1),
      I2 => p_1(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(4)
    );
g0_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7A031DB5CE70B78"
    )
        port map (
      I0 => p_1(0),
      I1 => p_1(1),
      I2 => p_1(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(5)
    );
g0_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3E9C6067F235AEAE"
    )
        port map (
      I0 => p_1(0),
      I1 => p_1(1),
      I2 => p_1(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(6)
    );
g0_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A907939882C4E61B"
    )
        port map (
      I0 => p_1(0),
      I1 => p_1(1),
      I2 => p_1(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(7)
    );
g0_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBFDF6AD018AF8"
    )
        port map (
      I0 => p_1(0),
      I1 => p_1(1),
      I2 => p_1(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(8)
    );
g0_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"997E7A2210DDABE5"
    )
        port map (
      I0 => p_1(0),
      I1 => p_1(1),
      I2 => p_1(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(9)
    );
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q0(15),
      A(28) => q0(15),
      A(27) => q0(15),
      A(26) => q0(15),
      A(25) => q0(15),
      A(24) => q0(15),
      A(23) => q0(15),
      A(22) => q0(15),
      A(21) => q0(15),
      A(20) => q0(15),
      A(19) => q0(15),
      A(18) => q0(15),
      A(17) => q0(15),
      A(16) => q0(15),
      A(15 downto 0) => q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_0_out(14),
      B(16) => p_0_out(14),
      B(15) => p_0_out(14),
      B(14 downto 0) => p_0_out(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(1),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => Q(1),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => Q(2),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_p_P_UNCONNECTED(47 downto 31),
      P(30) => p_n_80,
      P(29 downto 14) => trunc_ln3_reg_510(15 downto 0),
      P(13) => p_n_97,
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_DSP48_2_14 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 14 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \buffer_0_reg_156_reg[15]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    buffer_0_reg_156_reg : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_DSP48_2_14 : entity is "network_mul_mul_16s_15s_30_1_1_DSP48_2";
end bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_DSP48_2_14;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_DSP48_2_14 is
  signal \buffer_0_reg_156[0]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_156[0]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_156[0]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_156[0]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_156[0]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_156[0]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_156[0]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_156[0]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_156[12]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_156[12]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_156[12]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_156[12]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_156[12]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_156[12]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_156[12]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_156[4]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_156[4]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_156[4]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_156[4]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_156[4]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_156[4]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_156[4]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_156[4]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_156[8]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_156[8]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_156[8]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_156[8]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_156[8]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_156[8]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_156[8]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_156[8]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_156_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_156_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_156_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_156_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_156_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_156_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_156_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_156_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_156_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_156_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_156_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_156_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_156_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_156_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_156_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_97 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal trunc_ln4_reg_532 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_buffer_0_reg_156_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
\buffer_0_reg_156[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln4_reg_532(3),
      I1 => Q(2),
      O => \buffer_0_reg_156[0]_i_2_n_5\
    );
\buffer_0_reg_156[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln4_reg_532(2),
      I1 => Q(2),
      O => \buffer_0_reg_156[0]_i_3_n_5\
    );
\buffer_0_reg_156[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln4_reg_532(1),
      I1 => Q(2),
      O => \buffer_0_reg_156[0]_i_4_n_5\
    );
\buffer_0_reg_156[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln4_reg_532(0),
      I1 => Q(2),
      O => \buffer_0_reg_156[0]_i_5_n_5\
    );
\buffer_0_reg_156[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln4_reg_532(3),
      I1 => \buffer_0_reg_156_reg[15]\(3),
      I2 => Q(2),
      I3 => buffer_0_reg_156_reg(3),
      O => \buffer_0_reg_156[0]_i_6_n_5\
    );
\buffer_0_reg_156[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln4_reg_532(2),
      I1 => \buffer_0_reg_156_reg[15]\(2),
      I2 => Q(2),
      I3 => buffer_0_reg_156_reg(2),
      O => \buffer_0_reg_156[0]_i_7_n_5\
    );
\buffer_0_reg_156[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln4_reg_532(1),
      I1 => \buffer_0_reg_156_reg[15]\(1),
      I2 => Q(2),
      I3 => buffer_0_reg_156_reg(1),
      O => \buffer_0_reg_156[0]_i_8_n_5\
    );
\buffer_0_reg_156[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln4_reg_532(0),
      I1 => \buffer_0_reg_156_reg[15]\(0),
      I2 => Q(2),
      I3 => buffer_0_reg_156_reg(0),
      O => \buffer_0_reg_156[0]_i_9_n_5\
    );
\buffer_0_reg_156[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln4_reg_532(14),
      I1 => Q(2),
      O => \buffer_0_reg_156[12]_i_2_n_5\
    );
\buffer_0_reg_156[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln4_reg_532(13),
      I1 => Q(2),
      O => \buffer_0_reg_156[12]_i_3_n_5\
    );
\buffer_0_reg_156[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln4_reg_532(12),
      I1 => Q(2),
      O => \buffer_0_reg_156[12]_i_4_n_5\
    );
\buffer_0_reg_156[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3CAA"
    )
        port map (
      I0 => \buffer_0_reg_156_reg[15]\(12),
      I1 => trunc_ln4_reg_532(15),
      I2 => buffer_0_reg_156_reg(15),
      I3 => Q(2),
      O => \buffer_0_reg_156[12]_i_5_n_5\
    );
\buffer_0_reg_156[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln4_reg_532(14),
      I1 => \buffer_0_reg_156_reg[15]\(12),
      I2 => Q(2),
      I3 => buffer_0_reg_156_reg(14),
      O => \buffer_0_reg_156[12]_i_6_n_5\
    );
\buffer_0_reg_156[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln4_reg_532(13),
      I1 => \buffer_0_reg_156_reg[15]\(12),
      I2 => Q(2),
      I3 => buffer_0_reg_156_reg(13),
      O => \buffer_0_reg_156[12]_i_7_n_5\
    );
\buffer_0_reg_156[12]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln4_reg_532(12),
      I1 => \buffer_0_reg_156_reg[15]\(12),
      I2 => Q(2),
      I3 => buffer_0_reg_156_reg(12),
      O => \buffer_0_reg_156[12]_i_8_n_5\
    );
\buffer_0_reg_156[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln4_reg_532(7),
      I1 => Q(2),
      O => \buffer_0_reg_156[4]_i_2_n_5\
    );
\buffer_0_reg_156[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln4_reg_532(6),
      I1 => Q(2),
      O => \buffer_0_reg_156[4]_i_3_n_5\
    );
\buffer_0_reg_156[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln4_reg_532(5),
      I1 => Q(2),
      O => \buffer_0_reg_156[4]_i_4_n_5\
    );
\buffer_0_reg_156[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln4_reg_532(4),
      I1 => Q(2),
      O => \buffer_0_reg_156[4]_i_5_n_5\
    );
\buffer_0_reg_156[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln4_reg_532(7),
      I1 => \buffer_0_reg_156_reg[15]\(7),
      I2 => Q(2),
      I3 => buffer_0_reg_156_reg(7),
      O => \buffer_0_reg_156[4]_i_6_n_5\
    );
\buffer_0_reg_156[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln4_reg_532(6),
      I1 => \buffer_0_reg_156_reg[15]\(6),
      I2 => Q(2),
      I3 => buffer_0_reg_156_reg(6),
      O => \buffer_0_reg_156[4]_i_7_n_5\
    );
\buffer_0_reg_156[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln4_reg_532(5),
      I1 => \buffer_0_reg_156_reg[15]\(5),
      I2 => Q(2),
      I3 => buffer_0_reg_156_reg(5),
      O => \buffer_0_reg_156[4]_i_8_n_5\
    );
\buffer_0_reg_156[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln4_reg_532(4),
      I1 => \buffer_0_reg_156_reg[15]\(4),
      I2 => Q(2),
      I3 => buffer_0_reg_156_reg(4),
      O => \buffer_0_reg_156[4]_i_9_n_5\
    );
\buffer_0_reg_156[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln4_reg_532(11),
      I1 => Q(2),
      O => \buffer_0_reg_156[8]_i_2_n_5\
    );
\buffer_0_reg_156[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln4_reg_532(10),
      I1 => Q(2),
      O => \buffer_0_reg_156[8]_i_3_n_5\
    );
\buffer_0_reg_156[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln4_reg_532(9),
      I1 => Q(2),
      O => \buffer_0_reg_156[8]_i_4_n_5\
    );
\buffer_0_reg_156[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln4_reg_532(8),
      I1 => Q(2),
      O => \buffer_0_reg_156[8]_i_5_n_5\
    );
\buffer_0_reg_156[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln4_reg_532(11),
      I1 => \buffer_0_reg_156_reg[15]\(11),
      I2 => Q(2),
      I3 => buffer_0_reg_156_reg(11),
      O => \buffer_0_reg_156[8]_i_6_n_5\
    );
\buffer_0_reg_156[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln4_reg_532(10),
      I1 => \buffer_0_reg_156_reg[15]\(10),
      I2 => Q(2),
      I3 => buffer_0_reg_156_reg(10),
      O => \buffer_0_reg_156[8]_i_7_n_5\
    );
\buffer_0_reg_156[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln4_reg_532(9),
      I1 => \buffer_0_reg_156_reg[15]\(9),
      I2 => Q(2),
      I3 => buffer_0_reg_156_reg(9),
      O => \buffer_0_reg_156[8]_i_8_n_5\
    );
\buffer_0_reg_156[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => trunc_ln4_reg_532(8),
      I1 => \buffer_0_reg_156_reg[15]\(8),
      I2 => Q(2),
      I3 => buffer_0_reg_156_reg(8),
      O => \buffer_0_reg_156[8]_i_9_n_5\
    );
\buffer_0_reg_156_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buffer_0_reg_156_reg[0]_i_1_n_5\,
      CO(2) => \buffer_0_reg_156_reg[0]_i_1_n_6\,
      CO(1) => \buffer_0_reg_156_reg[0]_i_1_n_7\,
      CO(0) => \buffer_0_reg_156_reg[0]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_156[0]_i_2_n_5\,
      DI(2) => \buffer_0_reg_156[0]_i_3_n_5\,
      DI(1) => \buffer_0_reg_156[0]_i_4_n_5\,
      DI(0) => \buffer_0_reg_156[0]_i_5_n_5\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \buffer_0_reg_156[0]_i_6_n_5\,
      S(2) => \buffer_0_reg_156[0]_i_7_n_5\,
      S(1) => \buffer_0_reg_156[0]_i_8_n_5\,
      S(0) => \buffer_0_reg_156[0]_i_9_n_5\
    );
\buffer_0_reg_156_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_156_reg[8]_i_1_n_5\,
      CO(3) => \NLW_buffer_0_reg_156_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \buffer_0_reg_156_reg[12]_i_1_n_6\,
      CO(1) => \buffer_0_reg_156_reg[12]_i_1_n_7\,
      CO(0) => \buffer_0_reg_156_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \buffer_0_reg_156[12]_i_2_n_5\,
      DI(1) => \buffer_0_reg_156[12]_i_3_n_5\,
      DI(0) => \buffer_0_reg_156[12]_i_4_n_5\,
      O(3 downto 0) => p_2(3 downto 0),
      S(3) => \buffer_0_reg_156[12]_i_5_n_5\,
      S(2) => \buffer_0_reg_156[12]_i_6_n_5\,
      S(1) => \buffer_0_reg_156[12]_i_7_n_5\,
      S(0) => \buffer_0_reg_156[12]_i_8_n_5\
    );
\buffer_0_reg_156_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_156_reg[0]_i_1_n_5\,
      CO(3) => \buffer_0_reg_156_reg[4]_i_1_n_5\,
      CO(2) => \buffer_0_reg_156_reg[4]_i_1_n_6\,
      CO(1) => \buffer_0_reg_156_reg[4]_i_1_n_7\,
      CO(0) => \buffer_0_reg_156_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_156[4]_i_2_n_5\,
      DI(2) => \buffer_0_reg_156[4]_i_3_n_5\,
      DI(1) => \buffer_0_reg_156[4]_i_4_n_5\,
      DI(0) => \buffer_0_reg_156[4]_i_5_n_5\,
      O(3 downto 0) => p_0(3 downto 0),
      S(3) => \buffer_0_reg_156[4]_i_6_n_5\,
      S(2) => \buffer_0_reg_156[4]_i_7_n_5\,
      S(1) => \buffer_0_reg_156[4]_i_8_n_5\,
      S(0) => \buffer_0_reg_156[4]_i_9_n_5\
    );
\buffer_0_reg_156_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_156_reg[4]_i_1_n_5\,
      CO(3) => \buffer_0_reg_156_reg[8]_i_1_n_5\,
      CO(2) => \buffer_0_reg_156_reg[8]_i_1_n_6\,
      CO(1) => \buffer_0_reg_156_reg[8]_i_1_n_7\,
      CO(0) => \buffer_0_reg_156_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_156[8]_i_2_n_5\,
      DI(2) => \buffer_0_reg_156[8]_i_3_n_5\,
      DI(1) => \buffer_0_reg_156[8]_i_4_n_5\,
      DI(0) => \buffer_0_reg_156[8]_i_5_n_5\,
      O(3 downto 0) => p_1(3 downto 0),
      S(3) => \buffer_0_reg_156[8]_i_6_n_5\,
      S(2) => \buffer_0_reg_156[8]_i_7_n_5\,
      S(1) => \buffer_0_reg_156[8]_i_8_n_5\,
      S(0) => \buffer_0_reg_156[8]_i_9_n_5\
    );
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q0(15),
      A(28) => q0(15),
      A(27) => q0(15),
      A(26) => q0(15),
      A(25) => q0(15),
      A(24) => q0(15),
      A(23) => q0(15),
      A(22) => q0(15),
      A(21) => q0(15),
      A(20) => q0(15),
      A(19) => q0(15),
      A(18) => q0(15),
      A(17) => q0(15),
      A(16) => q0(15),
      A(15 downto 0) => q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => DOADO(14),
      B(16) => DOADO(14),
      B(15) => DOADO(14),
      B(14 downto 0) => DOADO(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => Q(1),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_p_P_UNCONNECTED(47 downto 31),
      P(30) => p_n_80,
      P(29 downto 14) => trunc_ln4_reg_532(15 downto 0),
      P(13) => p_n_97,
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_1 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    kernel_0_q0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    zext_ln28_3_fu_378_p1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    buffer_1_reg_215_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    output_r_d0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_1 : entity is "network_mul_mul_16s_16s_30_1_1_DSP48_1";
end bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_1;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_1 is
  signal \buffer_1_reg_215[0]_i_10_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[0]_i_3__0_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[0]_i_4__0_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[0]_i_5__0_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[0]_i_6__0_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[0]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[0]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[0]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[12]_i_2__0_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[12]_i_3__0_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[12]_i_4__0_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[12]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[12]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[12]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[12]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[4]_i_2__0_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[4]_i_3__0_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[4]_i_4__0_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[4]_i_5__0_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[4]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[4]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[4]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[4]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[8]_i_2__0_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[8]_i_3__0_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[8]_i_4__0_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[8]_i_5__0_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[8]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[8]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[8]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[8]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \buffer_1_reg_215_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \buffer_1_reg_215_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \buffer_1_reg_215_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_1_reg_215_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_1_reg_215_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_1_reg_215_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_1_reg_215_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_1_reg_215_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_1_reg_215_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_1_reg_215_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_1_reg_215_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_79 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_97 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal trunc_ln_reg_653 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_buffer_1_reg_215_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
\buffer_1_reg_215[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => trunc_ln_reg_653(0),
      I1 => buffer_1_reg_215_reg(0),
      I2 => zext_ln28_3_fu_378_p1(0),
      I3 => zext_ln28_3_fu_378_p1(1),
      I4 => Q(0),
      I5 => output_r_d0(0),
      O => \buffer_1_reg_215[0]_i_10_n_5\
    );
\buffer_1_reg_215[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => trunc_ln_reg_653(3),
      I1 => zext_ln28_3_fu_378_p1(0),
      I2 => zext_ln28_3_fu_378_p1(1),
      I3 => Q(0),
      O => \buffer_1_reg_215[0]_i_3__0_n_5\
    );
\buffer_1_reg_215[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => trunc_ln_reg_653(2),
      I1 => zext_ln28_3_fu_378_p1(0),
      I2 => zext_ln28_3_fu_378_p1(1),
      I3 => Q(0),
      O => \buffer_1_reg_215[0]_i_4__0_n_5\
    );
\buffer_1_reg_215[0]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => trunc_ln_reg_653(1),
      I1 => zext_ln28_3_fu_378_p1(0),
      I2 => zext_ln28_3_fu_378_p1(1),
      I3 => Q(0),
      O => \buffer_1_reg_215[0]_i_5__0_n_5\
    );
\buffer_1_reg_215[0]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => trunc_ln_reg_653(0),
      I1 => zext_ln28_3_fu_378_p1(0),
      I2 => zext_ln28_3_fu_378_p1(1),
      I3 => Q(0),
      O => \buffer_1_reg_215[0]_i_6__0_n_5\
    );
\buffer_1_reg_215[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => trunc_ln_reg_653(3),
      I1 => buffer_1_reg_215_reg(3),
      I2 => zext_ln28_3_fu_378_p1(0),
      I3 => zext_ln28_3_fu_378_p1(1),
      I4 => Q(0),
      I5 => output_r_d0(3),
      O => \buffer_1_reg_215[0]_i_7_n_5\
    );
\buffer_1_reg_215[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => trunc_ln_reg_653(2),
      I1 => buffer_1_reg_215_reg(2),
      I2 => zext_ln28_3_fu_378_p1(0),
      I3 => zext_ln28_3_fu_378_p1(1),
      I4 => Q(0),
      I5 => output_r_d0(2),
      O => \buffer_1_reg_215[0]_i_8_n_5\
    );
\buffer_1_reg_215[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => trunc_ln_reg_653(1),
      I1 => buffer_1_reg_215_reg(1),
      I2 => zext_ln28_3_fu_378_p1(0),
      I3 => zext_ln28_3_fu_378_p1(1),
      I4 => Q(0),
      I5 => output_r_d0(1),
      O => \buffer_1_reg_215[0]_i_9_n_5\
    );
\buffer_1_reg_215[12]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => trunc_ln_reg_653(14),
      I1 => zext_ln28_3_fu_378_p1(0),
      I2 => zext_ln28_3_fu_378_p1(1),
      I3 => Q(0),
      O => \buffer_1_reg_215[12]_i_2__0_n_5\
    );
\buffer_1_reg_215[12]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => trunc_ln_reg_653(13),
      I1 => zext_ln28_3_fu_378_p1(0),
      I2 => zext_ln28_3_fu_378_p1(1),
      I3 => Q(0),
      O => \buffer_1_reg_215[12]_i_3__0_n_5\
    );
\buffer_1_reg_215[12]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => trunc_ln_reg_653(12),
      I1 => zext_ln28_3_fu_378_p1(0),
      I2 => zext_ln28_3_fu_378_p1(1),
      I3 => Q(0),
      O => \buffer_1_reg_215[12]_i_4__0_n_5\
    );
\buffer_1_reg_215[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => trunc_ln_reg_653(15),
      I1 => buffer_1_reg_215_reg(15),
      I2 => zext_ln28_3_fu_378_p1(0),
      I3 => zext_ln28_3_fu_378_p1(1),
      I4 => Q(0),
      I5 => output_r_d0(15),
      O => \buffer_1_reg_215[12]_i_5_n_5\
    );
\buffer_1_reg_215[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => trunc_ln_reg_653(14),
      I1 => buffer_1_reg_215_reg(14),
      I2 => zext_ln28_3_fu_378_p1(0),
      I3 => zext_ln28_3_fu_378_p1(1),
      I4 => Q(0),
      I5 => output_r_d0(14),
      O => \buffer_1_reg_215[12]_i_6_n_5\
    );
\buffer_1_reg_215[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => trunc_ln_reg_653(13),
      I1 => buffer_1_reg_215_reg(13),
      I2 => zext_ln28_3_fu_378_p1(0),
      I3 => zext_ln28_3_fu_378_p1(1),
      I4 => Q(0),
      I5 => output_r_d0(13),
      O => \buffer_1_reg_215[12]_i_7_n_5\
    );
\buffer_1_reg_215[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => trunc_ln_reg_653(12),
      I1 => buffer_1_reg_215_reg(12),
      I2 => zext_ln28_3_fu_378_p1(0),
      I3 => zext_ln28_3_fu_378_p1(1),
      I4 => Q(0),
      I5 => output_r_d0(12),
      O => \buffer_1_reg_215[12]_i_8_n_5\
    );
\buffer_1_reg_215[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => trunc_ln_reg_653(7),
      I1 => zext_ln28_3_fu_378_p1(0),
      I2 => zext_ln28_3_fu_378_p1(1),
      I3 => Q(0),
      O => \buffer_1_reg_215[4]_i_2__0_n_5\
    );
\buffer_1_reg_215[4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => trunc_ln_reg_653(6),
      I1 => zext_ln28_3_fu_378_p1(0),
      I2 => zext_ln28_3_fu_378_p1(1),
      I3 => Q(0),
      O => \buffer_1_reg_215[4]_i_3__0_n_5\
    );
\buffer_1_reg_215[4]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => trunc_ln_reg_653(5),
      I1 => zext_ln28_3_fu_378_p1(0),
      I2 => zext_ln28_3_fu_378_p1(1),
      I3 => Q(0),
      O => \buffer_1_reg_215[4]_i_4__0_n_5\
    );
\buffer_1_reg_215[4]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => trunc_ln_reg_653(4),
      I1 => zext_ln28_3_fu_378_p1(0),
      I2 => zext_ln28_3_fu_378_p1(1),
      I3 => Q(0),
      O => \buffer_1_reg_215[4]_i_5__0_n_5\
    );
\buffer_1_reg_215[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => trunc_ln_reg_653(7),
      I1 => buffer_1_reg_215_reg(7),
      I2 => zext_ln28_3_fu_378_p1(0),
      I3 => zext_ln28_3_fu_378_p1(1),
      I4 => Q(0),
      I5 => output_r_d0(7),
      O => \buffer_1_reg_215[4]_i_6_n_5\
    );
\buffer_1_reg_215[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => trunc_ln_reg_653(6),
      I1 => buffer_1_reg_215_reg(6),
      I2 => zext_ln28_3_fu_378_p1(0),
      I3 => zext_ln28_3_fu_378_p1(1),
      I4 => Q(0),
      I5 => output_r_d0(6),
      O => \buffer_1_reg_215[4]_i_7_n_5\
    );
\buffer_1_reg_215[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => trunc_ln_reg_653(5),
      I1 => buffer_1_reg_215_reg(5),
      I2 => zext_ln28_3_fu_378_p1(0),
      I3 => zext_ln28_3_fu_378_p1(1),
      I4 => Q(0),
      I5 => output_r_d0(5),
      O => \buffer_1_reg_215[4]_i_8_n_5\
    );
\buffer_1_reg_215[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => trunc_ln_reg_653(4),
      I1 => buffer_1_reg_215_reg(4),
      I2 => zext_ln28_3_fu_378_p1(0),
      I3 => zext_ln28_3_fu_378_p1(1),
      I4 => Q(0),
      I5 => output_r_d0(4),
      O => \buffer_1_reg_215[4]_i_9_n_5\
    );
\buffer_1_reg_215[8]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => trunc_ln_reg_653(11),
      I1 => zext_ln28_3_fu_378_p1(0),
      I2 => zext_ln28_3_fu_378_p1(1),
      I3 => Q(0),
      O => \buffer_1_reg_215[8]_i_2__0_n_5\
    );
\buffer_1_reg_215[8]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => trunc_ln_reg_653(10),
      I1 => zext_ln28_3_fu_378_p1(0),
      I2 => zext_ln28_3_fu_378_p1(1),
      I3 => Q(0),
      O => \buffer_1_reg_215[8]_i_3__0_n_5\
    );
\buffer_1_reg_215[8]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => trunc_ln_reg_653(9),
      I1 => zext_ln28_3_fu_378_p1(0),
      I2 => zext_ln28_3_fu_378_p1(1),
      I3 => Q(0),
      O => \buffer_1_reg_215[8]_i_4__0_n_5\
    );
\buffer_1_reg_215[8]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => trunc_ln_reg_653(8),
      I1 => zext_ln28_3_fu_378_p1(0),
      I2 => zext_ln28_3_fu_378_p1(1),
      I3 => Q(0),
      O => \buffer_1_reg_215[8]_i_5__0_n_5\
    );
\buffer_1_reg_215[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => trunc_ln_reg_653(11),
      I1 => buffer_1_reg_215_reg(11),
      I2 => zext_ln28_3_fu_378_p1(0),
      I3 => zext_ln28_3_fu_378_p1(1),
      I4 => Q(0),
      I5 => output_r_d0(11),
      O => \buffer_1_reg_215[8]_i_6_n_5\
    );
\buffer_1_reg_215[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => trunc_ln_reg_653(10),
      I1 => buffer_1_reg_215_reg(10),
      I2 => zext_ln28_3_fu_378_p1(0),
      I3 => zext_ln28_3_fu_378_p1(1),
      I4 => Q(0),
      I5 => output_r_d0(10),
      O => \buffer_1_reg_215[8]_i_7_n_5\
    );
\buffer_1_reg_215[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => trunc_ln_reg_653(9),
      I1 => buffer_1_reg_215_reg(9),
      I2 => zext_ln28_3_fu_378_p1(0),
      I3 => zext_ln28_3_fu_378_p1(1),
      I4 => Q(0),
      I5 => output_r_d0(9),
      O => \buffer_1_reg_215[8]_i_8_n_5\
    );
\buffer_1_reg_215[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => trunc_ln_reg_653(8),
      I1 => buffer_1_reg_215_reg(8),
      I2 => zext_ln28_3_fu_378_p1(0),
      I3 => zext_ln28_3_fu_378_p1(1),
      I4 => Q(0),
      I5 => output_r_d0(8),
      O => \buffer_1_reg_215[8]_i_9_n_5\
    );
\buffer_1_reg_215_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buffer_1_reg_215_reg[0]_i_2_n_5\,
      CO(2) => \buffer_1_reg_215_reg[0]_i_2_n_6\,
      CO(1) => \buffer_1_reg_215_reg[0]_i_2_n_7\,
      CO(0) => \buffer_1_reg_215_reg[0]_i_2_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_1_reg_215[0]_i_3__0_n_5\,
      DI(2) => \buffer_1_reg_215[0]_i_4__0_n_5\,
      DI(1) => \buffer_1_reg_215[0]_i_5__0_n_5\,
      DI(0) => \buffer_1_reg_215[0]_i_6__0_n_5\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \buffer_1_reg_215[0]_i_7_n_5\,
      S(2) => \buffer_1_reg_215[0]_i_8_n_5\,
      S(1) => \buffer_1_reg_215[0]_i_9_n_5\,
      S(0) => \buffer_1_reg_215[0]_i_10_n_5\
    );
\buffer_1_reg_215_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_1_reg_215_reg[8]_i_1_n_5\,
      CO(3) => \NLW_buffer_1_reg_215_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \buffer_1_reg_215_reg[12]_i_1_n_6\,
      CO(1) => \buffer_1_reg_215_reg[12]_i_1_n_7\,
      CO(0) => \buffer_1_reg_215_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \buffer_1_reg_215[12]_i_2__0_n_5\,
      DI(1) => \buffer_1_reg_215[12]_i_3__0_n_5\,
      DI(0) => \buffer_1_reg_215[12]_i_4__0_n_5\,
      O(3 downto 0) => p_2(3 downto 0),
      S(3) => \buffer_1_reg_215[12]_i_5_n_5\,
      S(2) => \buffer_1_reg_215[12]_i_6_n_5\,
      S(1) => \buffer_1_reg_215[12]_i_7_n_5\,
      S(0) => \buffer_1_reg_215[12]_i_8_n_5\
    );
\buffer_1_reg_215_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_1_reg_215_reg[0]_i_2_n_5\,
      CO(3) => \buffer_1_reg_215_reg[4]_i_1_n_5\,
      CO(2) => \buffer_1_reg_215_reg[4]_i_1_n_6\,
      CO(1) => \buffer_1_reg_215_reg[4]_i_1_n_7\,
      CO(0) => \buffer_1_reg_215_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_1_reg_215[4]_i_2__0_n_5\,
      DI(2) => \buffer_1_reg_215[4]_i_3__0_n_5\,
      DI(1) => \buffer_1_reg_215[4]_i_4__0_n_5\,
      DI(0) => \buffer_1_reg_215[4]_i_5__0_n_5\,
      O(3 downto 0) => p_0(3 downto 0),
      S(3) => \buffer_1_reg_215[4]_i_6_n_5\,
      S(2) => \buffer_1_reg_215[4]_i_7_n_5\,
      S(1) => \buffer_1_reg_215[4]_i_8_n_5\,
      S(0) => \buffer_1_reg_215[4]_i_9_n_5\
    );
\buffer_1_reg_215_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_1_reg_215_reg[4]_i_1_n_5\,
      CO(3) => \buffer_1_reg_215_reg[8]_i_1_n_5\,
      CO(2) => \buffer_1_reg_215_reg[8]_i_1_n_6\,
      CO(1) => \buffer_1_reg_215_reg[8]_i_1_n_7\,
      CO(0) => \buffer_1_reg_215_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_1_reg_215[8]_i_2__0_n_5\,
      DI(2) => \buffer_1_reg_215[8]_i_3__0_n_5\,
      DI(1) => \buffer_1_reg_215[8]_i_4__0_n_5\,
      DI(0) => \buffer_1_reg_215[8]_i_5__0_n_5\,
      O(3 downto 0) => p_1(3 downto 0),
      S(3) => \buffer_1_reg_215[8]_i_6_n_5\,
      S(2) => \buffer_1_reg_215[8]_i_7_n_5\,
      S(1) => \buffer_1_reg_215[8]_i_8_n_5\,
      S(0) => \buffer_1_reg_215[8]_i_9_n_5\
    );
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => kernel_0_q0(14),
      A(28) => kernel_0_q0(14),
      A(27) => kernel_0_q0(14),
      A(26) => kernel_0_q0(14),
      A(25) => kernel_0_q0(14),
      A(24) => kernel_0_q0(14),
      A(23) => kernel_0_q0(14),
      A(22) => kernel_0_q0(14),
      A(21) => kernel_0_q0(14),
      A(20) => kernel_0_q0(14),
      A(19) => kernel_0_q0(14),
      A(18) => kernel_0_q0(14),
      A(17) => kernel_0_q0(14),
      A(16) => kernel_0_q0(14),
      A(15) => kernel_0_q0(14),
      A(14 downto 0) => kernel_0_q0(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q0(15),
      B(16) => q0(15),
      B(15 downto 0) => q0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(1),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(1),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => Q(2),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_P_UNCONNECTED(47 downto 32),
      P(31) => p_n_79,
      P(30) => p_n_80,
      P(29 downto 14) => trunc_ln_reg_653(15 downto 0),
      P(13) => p_n_97,
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_1_18 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    kernel_0_q0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    buffer_1_reg_215_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    zext_ln28_12_fu_378_p1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_depthwise_conv2d_fix_1_fu_485_output_r_d0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_1_18 : entity is "network_mul_mul_16s_16s_30_1_1_DSP48_1";
end bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_1_18;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_1_18 is
  signal \buffer_1_reg_215[0]_i_10__0_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[0]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[0]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[0]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[0]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[0]_i_7__0_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[0]_i_8__0_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[0]_i_9__0_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[12]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[12]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[12]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[12]_i_5__0_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[12]_i_6__0_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[12]_i_7__0_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[12]_i_8__0_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[4]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[4]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[4]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[4]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[4]_i_6__0_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[4]_i_7__0_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[4]_i_8__0_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[4]_i_9__0_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[8]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[8]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[8]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[8]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[8]_i_6__0_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[8]_i_7__0_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[8]_i_8__0_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215[8]_i_9__0_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \buffer_1_reg_215_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \buffer_1_reg_215_reg[0]_i_2__0_n_8\ : STD_LOGIC;
  signal \buffer_1_reg_215_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \buffer_1_reg_215_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \buffer_1_reg_215_reg[12]_i_1__0_n_8\ : STD_LOGIC;
  signal \buffer_1_reg_215_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \buffer_1_reg_215_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \buffer_1_reg_215_reg[4]_i_1__0_n_8\ : STD_LOGIC;
  signal \buffer_1_reg_215_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \buffer_1_reg_215_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \buffer_1_reg_215_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \buffer_1_reg_215_reg[8]_i_1__0_n_8\ : STD_LOGIC;
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_79 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_97 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal trunc_ln_reg_653 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_buffer_1_reg_215_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
\buffer_1_reg_215[0]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_653(0),
      I1 => buffer_1_reg_215_reg(0),
      I2 => Q(0),
      I3 => zext_ln28_12_fu_378_p1(0),
      I4 => zext_ln28_12_fu_378_p1(1),
      I5 => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(0),
      O => \buffer_1_reg_215[0]_i_10__0_n_5\
    );
\buffer_1_reg_215[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_653(3),
      I1 => Q(0),
      I2 => zext_ln28_12_fu_378_p1(0),
      I3 => zext_ln28_12_fu_378_p1(1),
      O => \buffer_1_reg_215[0]_i_3_n_5\
    );
\buffer_1_reg_215[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_653(2),
      I1 => Q(0),
      I2 => zext_ln28_12_fu_378_p1(0),
      I3 => zext_ln28_12_fu_378_p1(1),
      O => \buffer_1_reg_215[0]_i_4_n_5\
    );
\buffer_1_reg_215[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_653(1),
      I1 => Q(0),
      I2 => zext_ln28_12_fu_378_p1(0),
      I3 => zext_ln28_12_fu_378_p1(1),
      O => \buffer_1_reg_215[0]_i_5_n_5\
    );
\buffer_1_reg_215[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_653(0),
      I1 => Q(0),
      I2 => zext_ln28_12_fu_378_p1(0),
      I3 => zext_ln28_12_fu_378_p1(1),
      O => \buffer_1_reg_215[0]_i_6_n_5\
    );
\buffer_1_reg_215[0]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_653(3),
      I1 => buffer_1_reg_215_reg(3),
      I2 => Q(0),
      I3 => zext_ln28_12_fu_378_p1(0),
      I4 => zext_ln28_12_fu_378_p1(1),
      I5 => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(3),
      O => \buffer_1_reg_215[0]_i_7__0_n_5\
    );
\buffer_1_reg_215[0]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_653(2),
      I1 => buffer_1_reg_215_reg(2),
      I2 => Q(0),
      I3 => zext_ln28_12_fu_378_p1(0),
      I4 => zext_ln28_12_fu_378_p1(1),
      I5 => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(2),
      O => \buffer_1_reg_215[0]_i_8__0_n_5\
    );
\buffer_1_reg_215[0]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_653(1),
      I1 => buffer_1_reg_215_reg(1),
      I2 => Q(0),
      I3 => zext_ln28_12_fu_378_p1(0),
      I4 => zext_ln28_12_fu_378_p1(1),
      I5 => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(1),
      O => \buffer_1_reg_215[0]_i_9__0_n_5\
    );
\buffer_1_reg_215[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_653(14),
      I1 => Q(0),
      I2 => zext_ln28_12_fu_378_p1(0),
      I3 => zext_ln28_12_fu_378_p1(1),
      O => \buffer_1_reg_215[12]_i_2_n_5\
    );
\buffer_1_reg_215[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_653(13),
      I1 => Q(0),
      I2 => zext_ln28_12_fu_378_p1(0),
      I3 => zext_ln28_12_fu_378_p1(1),
      O => \buffer_1_reg_215[12]_i_3_n_5\
    );
\buffer_1_reg_215[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_653(12),
      I1 => Q(0),
      I2 => zext_ln28_12_fu_378_p1(0),
      I3 => zext_ln28_12_fu_378_p1(1),
      O => \buffer_1_reg_215[12]_i_4_n_5\
    );
\buffer_1_reg_215[12]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF666660006666"
    )
        port map (
      I0 => buffer_1_reg_215_reg(15),
      I1 => trunc_ln_reg_653(15),
      I2 => zext_ln28_12_fu_378_p1(1),
      I3 => zext_ln28_12_fu_378_p1(0),
      I4 => Q(0),
      I5 => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(15),
      O => \buffer_1_reg_215[12]_i_5__0_n_5\
    );
\buffer_1_reg_215[12]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_653(14),
      I1 => buffer_1_reg_215_reg(14),
      I2 => Q(0),
      I3 => zext_ln28_12_fu_378_p1(0),
      I4 => zext_ln28_12_fu_378_p1(1),
      I5 => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(14),
      O => \buffer_1_reg_215[12]_i_6__0_n_5\
    );
\buffer_1_reg_215[12]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_653(13),
      I1 => buffer_1_reg_215_reg(13),
      I2 => Q(0),
      I3 => zext_ln28_12_fu_378_p1(0),
      I4 => zext_ln28_12_fu_378_p1(1),
      I5 => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(13),
      O => \buffer_1_reg_215[12]_i_7__0_n_5\
    );
\buffer_1_reg_215[12]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_653(12),
      I1 => buffer_1_reg_215_reg(12),
      I2 => Q(0),
      I3 => zext_ln28_12_fu_378_p1(0),
      I4 => zext_ln28_12_fu_378_p1(1),
      I5 => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(12),
      O => \buffer_1_reg_215[12]_i_8__0_n_5\
    );
\buffer_1_reg_215[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_653(7),
      I1 => Q(0),
      I2 => zext_ln28_12_fu_378_p1(0),
      I3 => zext_ln28_12_fu_378_p1(1),
      O => \buffer_1_reg_215[4]_i_2_n_5\
    );
\buffer_1_reg_215[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_653(6),
      I1 => Q(0),
      I2 => zext_ln28_12_fu_378_p1(0),
      I3 => zext_ln28_12_fu_378_p1(1),
      O => \buffer_1_reg_215[4]_i_3_n_5\
    );
\buffer_1_reg_215[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_653(5),
      I1 => Q(0),
      I2 => zext_ln28_12_fu_378_p1(0),
      I3 => zext_ln28_12_fu_378_p1(1),
      O => \buffer_1_reg_215[4]_i_4_n_5\
    );
\buffer_1_reg_215[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_653(4),
      I1 => Q(0),
      I2 => zext_ln28_12_fu_378_p1(0),
      I3 => zext_ln28_12_fu_378_p1(1),
      O => \buffer_1_reg_215[4]_i_5_n_5\
    );
\buffer_1_reg_215[4]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_653(7),
      I1 => buffer_1_reg_215_reg(7),
      I2 => Q(0),
      I3 => zext_ln28_12_fu_378_p1(0),
      I4 => zext_ln28_12_fu_378_p1(1),
      I5 => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(7),
      O => \buffer_1_reg_215[4]_i_6__0_n_5\
    );
\buffer_1_reg_215[4]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_653(6),
      I1 => buffer_1_reg_215_reg(6),
      I2 => Q(0),
      I3 => zext_ln28_12_fu_378_p1(0),
      I4 => zext_ln28_12_fu_378_p1(1),
      I5 => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(6),
      O => \buffer_1_reg_215[4]_i_7__0_n_5\
    );
\buffer_1_reg_215[4]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_653(5),
      I1 => buffer_1_reg_215_reg(5),
      I2 => Q(0),
      I3 => zext_ln28_12_fu_378_p1(0),
      I4 => zext_ln28_12_fu_378_p1(1),
      I5 => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(5),
      O => \buffer_1_reg_215[4]_i_8__0_n_5\
    );
\buffer_1_reg_215[4]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_653(4),
      I1 => buffer_1_reg_215_reg(4),
      I2 => Q(0),
      I3 => zext_ln28_12_fu_378_p1(0),
      I4 => zext_ln28_12_fu_378_p1(1),
      I5 => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(4),
      O => \buffer_1_reg_215[4]_i_9__0_n_5\
    );
\buffer_1_reg_215[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_653(11),
      I1 => Q(0),
      I2 => zext_ln28_12_fu_378_p1(0),
      I3 => zext_ln28_12_fu_378_p1(1),
      O => \buffer_1_reg_215[8]_i_2_n_5\
    );
\buffer_1_reg_215[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_653(10),
      I1 => Q(0),
      I2 => zext_ln28_12_fu_378_p1(0),
      I3 => zext_ln28_12_fu_378_p1(1),
      O => \buffer_1_reg_215[8]_i_3_n_5\
    );
\buffer_1_reg_215[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_653(9),
      I1 => Q(0),
      I2 => zext_ln28_12_fu_378_p1(0),
      I3 => zext_ln28_12_fu_378_p1(1),
      O => \buffer_1_reg_215[8]_i_4_n_5\
    );
\buffer_1_reg_215[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => trunc_ln_reg_653(8),
      I1 => Q(0),
      I2 => zext_ln28_12_fu_378_p1(0),
      I3 => zext_ln28_12_fu_378_p1(1),
      O => \buffer_1_reg_215[8]_i_5_n_5\
    );
\buffer_1_reg_215[8]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_653(11),
      I1 => buffer_1_reg_215_reg(11),
      I2 => Q(0),
      I3 => zext_ln28_12_fu_378_p1(0),
      I4 => zext_ln28_12_fu_378_p1(1),
      I5 => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(11),
      O => \buffer_1_reg_215[8]_i_6__0_n_5\
    );
\buffer_1_reg_215[8]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_653(10),
      I1 => buffer_1_reg_215_reg(10),
      I2 => Q(0),
      I3 => zext_ln28_12_fu_378_p1(0),
      I4 => zext_ln28_12_fu_378_p1(1),
      I5 => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(10),
      O => \buffer_1_reg_215[8]_i_7__0_n_5\
    );
\buffer_1_reg_215[8]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_653(9),
      I1 => buffer_1_reg_215_reg(9),
      I2 => Q(0),
      I3 => zext_ln28_12_fu_378_p1(0),
      I4 => zext_ln28_12_fu_378_p1(1),
      I5 => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(9),
      O => \buffer_1_reg_215[8]_i_8__0_n_5\
    );
\buffer_1_reg_215[8]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6F6F666060606"
    )
        port map (
      I0 => trunc_ln_reg_653(8),
      I1 => buffer_1_reg_215_reg(8),
      I2 => Q(0),
      I3 => zext_ln28_12_fu_378_p1(0),
      I4 => zext_ln28_12_fu_378_p1(1),
      I5 => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(8),
      O => \buffer_1_reg_215[8]_i_9__0_n_5\
    );
\buffer_1_reg_215_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buffer_1_reg_215_reg[0]_i_2__0_n_5\,
      CO(2) => \buffer_1_reg_215_reg[0]_i_2__0_n_6\,
      CO(1) => \buffer_1_reg_215_reg[0]_i_2__0_n_7\,
      CO(0) => \buffer_1_reg_215_reg[0]_i_2__0_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_1_reg_215[0]_i_3_n_5\,
      DI(2) => \buffer_1_reg_215[0]_i_4_n_5\,
      DI(1) => \buffer_1_reg_215[0]_i_5_n_5\,
      DI(0) => \buffer_1_reg_215[0]_i_6_n_5\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \buffer_1_reg_215[0]_i_7__0_n_5\,
      S(2) => \buffer_1_reg_215[0]_i_8__0_n_5\,
      S(1) => \buffer_1_reg_215[0]_i_9__0_n_5\,
      S(0) => \buffer_1_reg_215[0]_i_10__0_n_5\
    );
\buffer_1_reg_215_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_1_reg_215_reg[8]_i_1__0_n_5\,
      CO(3) => \NLW_buffer_1_reg_215_reg[12]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \buffer_1_reg_215_reg[12]_i_1__0_n_6\,
      CO(1) => \buffer_1_reg_215_reg[12]_i_1__0_n_7\,
      CO(0) => \buffer_1_reg_215_reg[12]_i_1__0_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \buffer_1_reg_215[12]_i_2_n_5\,
      DI(1) => \buffer_1_reg_215[12]_i_3_n_5\,
      DI(0) => \buffer_1_reg_215[12]_i_4_n_5\,
      O(3 downto 0) => p_2(3 downto 0),
      S(3) => \buffer_1_reg_215[12]_i_5__0_n_5\,
      S(2) => \buffer_1_reg_215[12]_i_6__0_n_5\,
      S(1) => \buffer_1_reg_215[12]_i_7__0_n_5\,
      S(0) => \buffer_1_reg_215[12]_i_8__0_n_5\
    );
\buffer_1_reg_215_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_1_reg_215_reg[0]_i_2__0_n_5\,
      CO(3) => \buffer_1_reg_215_reg[4]_i_1__0_n_5\,
      CO(2) => \buffer_1_reg_215_reg[4]_i_1__0_n_6\,
      CO(1) => \buffer_1_reg_215_reg[4]_i_1__0_n_7\,
      CO(0) => \buffer_1_reg_215_reg[4]_i_1__0_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_1_reg_215[4]_i_2_n_5\,
      DI(2) => \buffer_1_reg_215[4]_i_3_n_5\,
      DI(1) => \buffer_1_reg_215[4]_i_4_n_5\,
      DI(0) => \buffer_1_reg_215[4]_i_5_n_5\,
      O(3 downto 0) => p_0(3 downto 0),
      S(3) => \buffer_1_reg_215[4]_i_6__0_n_5\,
      S(2) => \buffer_1_reg_215[4]_i_7__0_n_5\,
      S(1) => \buffer_1_reg_215[4]_i_8__0_n_5\,
      S(0) => \buffer_1_reg_215[4]_i_9__0_n_5\
    );
\buffer_1_reg_215_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_1_reg_215_reg[4]_i_1__0_n_5\,
      CO(3) => \buffer_1_reg_215_reg[8]_i_1__0_n_5\,
      CO(2) => \buffer_1_reg_215_reg[8]_i_1__0_n_6\,
      CO(1) => \buffer_1_reg_215_reg[8]_i_1__0_n_7\,
      CO(0) => \buffer_1_reg_215_reg[8]_i_1__0_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_1_reg_215[8]_i_2_n_5\,
      DI(2) => \buffer_1_reg_215[8]_i_3_n_5\,
      DI(1) => \buffer_1_reg_215[8]_i_4_n_5\,
      DI(0) => \buffer_1_reg_215[8]_i_5_n_5\,
      O(3 downto 0) => p_1(3 downto 0),
      S(3) => \buffer_1_reg_215[8]_i_6__0_n_5\,
      S(2) => \buffer_1_reg_215[8]_i_7__0_n_5\,
      S(1) => \buffer_1_reg_215[8]_i_8__0_n_5\,
      S(0) => \buffer_1_reg_215[8]_i_9__0_n_5\
    );
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => kernel_0_q0(14),
      A(28) => kernel_0_q0(14),
      A(27) => kernel_0_q0(14),
      A(26) => kernel_0_q0(14),
      A(25) => kernel_0_q0(14),
      A(24) => kernel_0_q0(14),
      A(23) => kernel_0_q0(14),
      A(22) => kernel_0_q0(14),
      A(21) => kernel_0_q0(14),
      A(20) => kernel_0_q0(14),
      A(19) => kernel_0_q0(14),
      A(18) => kernel_0_q0(14),
      A(17) => kernel_0_q0(14),
      A(16) => kernel_0_q0(14),
      A(15) => kernel_0_q0(14),
      A(14 downto 0) => kernel_0_q0(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q0(15),
      B(16) => q0(15),
      B(15 downto 0) => q0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(1),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(1),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => Q(2),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_P_UNCONNECTED(47 downto 32),
      P(31) => p_n_79,
      P(30) => p_n_80,
      P(29 downto 14) => trunc_ln_reg_653(15 downto 0),
      P(13) => p_n_97,
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_sig_buffer_keep_V_ram is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    sig_buffer_dest_V_ce0 : in STD_LOGIC;
    sig_buffer_dest_V_address0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    input_data_data_V_0_ack_out : in STD_LOGIC;
    input_data_strb_V_0_payload_B : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_strb_V_0_payload_A : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_strb_V_0_sel : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_sig_buffer_keep_V_ram : entity is "network_sig_buffer_keep_V_ram";
end bd_0_hls_inst_0_network_sig_buffer_keep_V_ram;

architecture STRUCTURE of bd_0_hls_inst_0_network_sig_buffer_keep_V_ram is
  signal input_data_strb_V_0_data_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 1568;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 1;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 1;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 4) => sig_buffer_dest_V_address0(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 2) => B"00000000000000",
      DIADI(1 downto 0) => input_data_strb_V_0_data_out(1 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 2) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 2),
      DOADO(1 downto 0) => D(1 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => sig_buffer_dest_V_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => input_data_data_V_0_ack_out,
      WEA(0) => input_data_data_V_0_ack_out,
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => input_data_strb_V_0_payload_B(1),
      I1 => input_data_strb_V_0_payload_A(1),
      I2 => input_data_strb_V_0_sel,
      O => input_data_strb_V_0_data_out(1)
    );
\ram_reg_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => input_data_strb_V_0_payload_B(0),
      I1 => input_data_strb_V_0_payload_A(0),
      I2 => input_data_strb_V_0_sel,
      O => input_data_strb_V_0_data_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_sig_buffer_keep_V_ram_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    sig_buffer_dest_V_ce0 : in STD_LOGIC;
    sig_buffer_dest_V_address0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    input_data_data_V_0_ack_out : in STD_LOGIC;
    input_data_keep_V_0_payload_B : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_keep_V_0_payload_A : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_keep_V_0_sel : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_sig_buffer_keep_V_ram_6 : entity is "network_sig_buffer_keep_V_ram";
end bd_0_hls_inst_0_network_sig_buffer_keep_V_ram_6;

architecture STRUCTURE of bd_0_hls_inst_0_network_sig_buffer_keep_V_ram_6 is
  signal input_data_keep_V_0_data_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 1568;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 1;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 1;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 4) => sig_buffer_dest_V_address0(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 2) => B"00000000000000",
      DIADI(1 downto 0) => input_data_keep_V_0_data_out(1 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 2) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 2),
      DOADO(1 downto 0) => D(1 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => sig_buffer_dest_V_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => input_data_data_V_0_ack_out,
      WEA(0) => input_data_data_V_0_ack_out,
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => input_data_keep_V_0_payload_B(1),
      I1 => input_data_keep_V_0_payload_A(1),
      I2 => input_data_keep_V_0_sel,
      O => input_data_keep_V_0_data_out(1)
    );
\ram_reg_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => input_data_keep_V_0_payload_B(0),
      I1 => input_data_keep_V_0_payload_A(0),
      I2 => input_data_keep_V_0_sel,
      O => input_data_keep_V_0_data_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_sig_buffer_user_V_ram is
  port (
    \q0_reg[0]_0\ : out STD_LOGIC;
    \q0_reg[0]_1\ : out STD_LOGIC;
    input_data_user_V_0_payload_B : in STD_LOGIC;
    input_data_user_V_0_payload_A : in STD_LOGIC;
    input_data_user_V_0_sel : in STD_LOGIC;
    output_data_user_V_1_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_user_V_1_sel_wr : in STD_LOGIC;
    output_data_user_V_1_payload_A : in STD_LOGIC;
    output_data_user_V_1_payload_B : in STD_LOGIC;
    sig_buffer_dest_V_address0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0[0]_i_2_0\ : in STD_LOGIC;
    sig_buffer_dest_V_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_sig_buffer_user_V_ram : entity is "network_sig_buffer_user_V_ram";
end bd_0_hls_inst_0_network_sig_buffer_user_V_ram;

architecture STRUCTURE of bd_0_hls_inst_0_network_sig_buffer_user_V_ram is
  signal input_data_user_V_0_data_out : STD_LOGIC;
  signal q00 : STD_LOGIC;
  signal \q0[0]_i_2_n_5\ : STD_LOGIC;
  signal \q0_reg_n_5_[0]\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_5 : STD_LOGIC;
  signal ram_reg_0_255_0_0_n_5 : STD_LOGIC;
  signal ram_reg_256_511_0_0_n_5 : STD_LOGIC;
  signal ram_reg_512_767_0_0_n_5 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_255_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_255_0_0 : label is 255;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_255_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_256_511_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin of ram_reg_256_511_0_0 : label is 256;
  attribute ram_addr_end of ram_reg_256_511_0_0 : label is 511;
  attribute ram_offset of ram_reg_256_511_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_256_511_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_256_511_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_512_767_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin of ram_reg_512_767_0_0 : label is 512;
  attribute ram_addr_end of ram_reg_512_767_0_0 : label is 767;
  attribute ram_offset of ram_reg_512_767_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_512_767_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_512_767_0_0 : label is 0;
begin
\output_data_user_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \q0_reg_n_5_[0]\,
      I1 => output_data_user_V_1_state(0),
      I2 => output_data_user_V_1_state(1),
      I3 => output_data_user_V_1_sel_wr,
      I4 => output_data_user_V_1_payload_A,
      O => \q0_reg[0]_0\
    );
\output_data_user_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => \q0_reg_n_5_[0]\,
      I1 => output_data_user_V_1_state(0),
      I2 => output_data_user_V_1_state(1),
      I3 => output_data_user_V_1_sel_wr,
      I4 => output_data_user_V_1_payload_B,
      O => \q0_reg[0]_1\
    );
\q0[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0[0]_i_2_n_5\,
      I1 => ram_reg_512_767_0_0_n_5,
      I2 => sig_buffer_dest_V_address0(9),
      I3 => ram_reg_256_511_0_0_n_5,
      I4 => sig_buffer_dest_V_address0(8),
      I5 => ram_reg_0_255_0_0_n_5,
      O => q00
    );
\q0[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sig_buffer_dest_V_address0(6),
      I1 => sig_buffer_dest_V_address0(4),
      I2 => ram_reg_0_15_0_0_n_5,
      I3 => sig_buffer_dest_V_address0(5),
      I4 => sig_buffer_dest_V_address0(7),
      O => \q0[0]_i_2_n_5\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sig_buffer_dest_V_ce0,
      D => q00,
      Q => \q0_reg_n_5_[0]\,
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => sig_buffer_dest_V_address0(0),
      A1 => sig_buffer_dest_V_address0(1),
      A2 => sig_buffer_dest_V_address0(2),
      A3 => sig_buffer_dest_V_address0(3),
      A4 => '0',
      D => input_data_user_V_0_data_out,
      O => ram_reg_0_15_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0[0]_i_2_0\
    );
ram_reg_0_255_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => sig_buffer_dest_V_address0(7 downto 0),
      D => input_data_user_V_0_data_out,
      O => ram_reg_0_255_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
\ram_reg_0_255_0_0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => input_data_user_V_0_payload_B,
      I1 => input_data_user_V_0_payload_A,
      I2 => input_data_user_V_0_sel,
      O => input_data_user_V_0_data_out
    );
ram_reg_256_511_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => sig_buffer_dest_V_address0(7 downto 0),
      D => input_data_user_V_0_data_out,
      O => ram_reg_256_511_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0_reg[0]_3\
    );
ram_reg_512_767_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => sig_buffer_dest_V_address0(7 downto 0),
      D => input_data_user_V_0_data_out,
      O => ram_reg_512_767_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0_reg[0]_4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_sig_buffer_user_V_ram_5 is
  port (
    sig_buffer_dest_V_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    input_data_last_V_tm_fu_638_p1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : out STD_LOGIC;
    \q0_reg[0]_1\ : out STD_LOGIC;
    ap_enable_reg_pp1_iter0_reg : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    i_0_reg_410_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_data_last_V_0_payload_B : in STD_LOGIC;
    input_data_last_V_0_payload_A : in STD_LOGIC;
    input_data_last_V_0_sel : in STD_LOGIC;
    output_data_last_V_1_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_last_V_1_sel_wr : in STD_LOGIC;
    output_data_last_V_1_payload_A : in STD_LOGIC;
    output_data_last_V_1_payload_B : in STD_LOGIC;
    input_data_data_V_0_ack_out : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[0]_5\ : in STD_LOGIC;
    sig_buffer_dest_V_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_sig_buffer_user_V_ram_5 : entity is "network_sig_buffer_user_V_ram";
end bd_0_hls_inst_0_network_sig_buffer_user_V_ram_5;

architecture STRUCTURE of bd_0_hls_inst_0_network_sig_buffer_user_V_ram_5 is
  signal \^ap_enable_reg_pp1_iter0_reg\ : STD_LOGIC;
  signal \^input_data_last_v_tm_fu_638_p1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \q0[0]_i_1__4_n_5\ : STD_LOGIC;
  signal \q0[0]_i_2__2_n_5\ : STD_LOGIC;
  signal \q0_reg_n_5_[0]\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_2_n_5 : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_5 : STD_LOGIC;
  signal ram_reg_0_255_0_0_n_5 : STD_LOGIC;
  signal ram_reg_256_511_0_0_n_5 : STD_LOGIC;
  signal ram_reg_512_767_0_0_n_5 : STD_LOGIC;
  signal \^sig_buffer_dest_v_address0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_255_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_255_0_0 : label is 255;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_255_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_256_511_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin of ram_reg_256_511_0_0 : label is 256;
  attribute ram_addr_end of ram_reg_256_511_0_0 : label is 511;
  attribute ram_offset of ram_reg_256_511_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_256_511_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_256_511_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_512_767_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin of ram_reg_512_767_0_0 : label is 512;
  attribute ram_addr_end of ram_reg_512_767_0_0 : label is 767;
  attribute ram_offset of ram_reg_512_767_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_512_767_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_512_767_0_0 : label is 0;
begin
  ap_enable_reg_pp1_iter0_reg <= \^ap_enable_reg_pp1_iter0_reg\;
  input_data_last_V_tm_fu_638_p1(0) <= \^input_data_last_v_tm_fu_638_p1\(0);
  sig_buffer_dest_V_address0(3 downto 0) <= \^sig_buffer_dest_v_address0\(3 downto 0);
\output_data_last_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \q0_reg_n_5_[0]\,
      I1 => output_data_last_V_1_state(0),
      I2 => output_data_last_V_1_state(1),
      I3 => output_data_last_V_1_sel_wr,
      I4 => output_data_last_V_1_payload_A,
      O => \q0_reg[0]_0\
    );
\output_data_last_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => \q0_reg_n_5_[0]\,
      I1 => output_data_last_V_1_state(0),
      I2 => output_data_last_V_1_state(1),
      I3 => output_data_last_V_1_sel_wr,
      I4 => output_data_last_V_1_payload_B,
      O => \q0_reg[0]_1\
    );
\q0[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0[0]_i_2__2_n_5\,
      I1 => ram_reg_512_767_0_0_n_5,
      I2 => \q0_reg[0]_2\(5),
      I3 => ram_reg_256_511_0_0_n_5,
      I4 => \q0_reg[0]_2\(4),
      I5 => ram_reg_0_255_0_0_n_5,
      O => \q0[0]_i_1__4_n_5\
    );
\q0[0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^sig_buffer_dest_v_address0\(2),
      I1 => \^sig_buffer_dest_v_address0\(0),
      I2 => ram_reg_0_15_0_0_n_5,
      I3 => \^sig_buffer_dest_v_address0\(1),
      I4 => \^sig_buffer_dest_v_address0\(3),
      O => \q0[0]_i_2__2_n_5\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sig_buffer_dest_V_ce0,
      D => \q0[0]_i_1__4_n_5\,
      Q => \q0_reg_n_5_[0]\,
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[0]_2\(0),
      A1 => \q0_reg[0]_2\(1),
      A2 => \q0_reg[0]_2\(2),
      A3 => \q0_reg[0]_2\(3),
      A4 => '0',
      D => \^input_data_last_v_tm_fu_638_p1\(0),
      O => ram_reg_0_15_0_0_n_5,
      WCLK => ap_clk,
      WE => \^ap_enable_reg_pp1_iter0_reg\
    );
ram_reg_0_15_0_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => ram_reg_0_15_0_0_i_2_n_5,
      I1 => \^sig_buffer_dest_v_address0\(1),
      I2 => \^sig_buffer_dest_v_address0\(0),
      I3 => \^sig_buffer_dest_v_address0\(3),
      I4 => \^sig_buffer_dest_v_address0\(2),
      O => \^ap_enable_reg_pp1_iter0_reg\
    );
ram_reg_0_15_0_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF8FFF7FFFFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => ram_reg(0),
      I2 => input_data_data_V_0_ack_out,
      I3 => \q0_reg[0]_2\(4),
      I4 => Q(4),
      I5 => i_0_reg_410_reg(4),
      O => ram_reg_0_15_0_0_i_2_n_5
    );
ram_reg_0_255_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 4) => \^sig_buffer_dest_v_address0\(3 downto 0),
      A(3 downto 0) => \q0_reg[0]_2\(3 downto 0),
      D => \^input_data_last_v_tm_fu_638_p1\(0),
      O => ram_reg_0_255_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0_reg[0]_3\
    );
ram_reg_0_255_0_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => input_data_last_V_0_payload_B,
      I1 => input_data_last_V_0_payload_A,
      I2 => input_data_last_V_0_sel,
      O => \^input_data_last_v_tm_fu_638_p1\(0)
    );
ram_reg_256_511_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 4) => \^sig_buffer_dest_v_address0\(3 downto 0),
      A(3 downto 0) => \q0_reg[0]_2\(3 downto 0),
      D => \^input_data_last_v_tm_fu_638_p1\(0),
      O => ram_reg_256_511_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0_reg[0]_4\
    );
ram_reg_512_767_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 4) => \^sig_buffer_dest_v_address0\(3 downto 0),
      A(3 downto 0) => \q0_reg[0]_2\(3 downto 0),
      D => \^input_data_last_v_tm_fu_638_p1\(0),
      O => ram_reg_512_767_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0_reg[0]_5\
    );
\ram_reg_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => Q(3),
      I1 => i_0_reg_410_reg(3),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ram_reg(0),
      O => \^sig_buffer_dest_v_address0\(3)
    );
\ram_reg_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => Q(2),
      I1 => i_0_reg_410_reg(2),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ram_reg(0),
      O => \^sig_buffer_dest_v_address0\(2)
    );
\ram_reg_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => Q(1),
      I1 => i_0_reg_410_reg(1),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ram_reg(0),
      O => \^sig_buffer_dest_v_address0\(1)
    );
\ram_reg_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => Q(0),
      I1 => i_0_reg_410_reg(0),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ram_reg(0),
      O => \^sig_buffer_dest_v_address0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_sig_buffer_user_V_ram_7 is
  port (
    \q0_reg[0]_0\ : out STD_LOGIC;
    \q0_reg[0]_1\ : out STD_LOGIC;
    input_data_id_V_0_payload_B : in STD_LOGIC;
    input_data_id_V_0_payload_A : in STD_LOGIC;
    input_data_id_V_0_sel : in STD_LOGIC;
    output_data_id_V_1_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_id_V_1_sel_wr : in STD_LOGIC;
    output_data_id_V_1_payload_A : in STD_LOGIC;
    output_data_id_V_1_payload_B : in STD_LOGIC;
    sig_buffer_dest_V_address0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0[0]_i_2__1_0\ : in STD_LOGIC;
    sig_buffer_dest_V_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_sig_buffer_user_V_ram_7 : entity is "network_sig_buffer_user_V_ram";
end bd_0_hls_inst_0_network_sig_buffer_user_V_ram_7;

architecture STRUCTURE of bd_0_hls_inst_0_network_sig_buffer_user_V_ram_7 is
  signal input_data_id_V_0_data_out : STD_LOGIC;
  signal \q0[0]_i_1__5_n_5\ : STD_LOGIC;
  signal \q0[0]_i_2__1_n_5\ : STD_LOGIC;
  signal \q0_reg_n_5_[0]\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_5 : STD_LOGIC;
  signal ram_reg_0_255_0_0_n_5 : STD_LOGIC;
  signal ram_reg_256_511_0_0_n_5 : STD_LOGIC;
  signal ram_reg_512_767_0_0_n_5 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_255_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_255_0_0 : label is 255;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_255_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_256_511_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin of ram_reg_256_511_0_0 : label is 256;
  attribute ram_addr_end of ram_reg_256_511_0_0 : label is 511;
  attribute ram_offset of ram_reg_256_511_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_256_511_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_256_511_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_512_767_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin of ram_reg_512_767_0_0 : label is 512;
  attribute ram_addr_end of ram_reg_512_767_0_0 : label is 767;
  attribute ram_offset of ram_reg_512_767_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_512_767_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_512_767_0_0 : label is 0;
begin
\output_data_id_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \q0_reg_n_5_[0]\,
      I1 => output_data_id_V_1_state(0),
      I2 => output_data_id_V_1_state(1),
      I3 => output_data_id_V_1_sel_wr,
      I4 => output_data_id_V_1_payload_A,
      O => \q0_reg[0]_0\
    );
\output_data_id_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => \q0_reg_n_5_[0]\,
      I1 => output_data_id_V_1_state(0),
      I2 => output_data_id_V_1_state(1),
      I3 => output_data_id_V_1_sel_wr,
      I4 => output_data_id_V_1_payload_B,
      O => \q0_reg[0]_1\
    );
\q0[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0[0]_i_2__1_n_5\,
      I1 => ram_reg_512_767_0_0_n_5,
      I2 => sig_buffer_dest_V_address0(9),
      I3 => ram_reg_256_511_0_0_n_5,
      I4 => sig_buffer_dest_V_address0(8),
      I5 => ram_reg_0_255_0_0_n_5,
      O => \q0[0]_i_1__5_n_5\
    );
\q0[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sig_buffer_dest_V_address0(6),
      I1 => sig_buffer_dest_V_address0(4),
      I2 => ram_reg_0_15_0_0_n_5,
      I3 => sig_buffer_dest_V_address0(5),
      I4 => sig_buffer_dest_V_address0(7),
      O => \q0[0]_i_2__1_n_5\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sig_buffer_dest_V_ce0,
      D => \q0[0]_i_1__5_n_5\,
      Q => \q0_reg_n_5_[0]\,
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => sig_buffer_dest_V_address0(0),
      A1 => sig_buffer_dest_V_address0(1),
      A2 => sig_buffer_dest_V_address0(2),
      A3 => sig_buffer_dest_V_address0(3),
      A4 => '0',
      D => input_data_id_V_0_data_out,
      O => ram_reg_0_15_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0[0]_i_2__1_0\
    );
ram_reg_0_255_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => sig_buffer_dest_V_address0(7 downto 0),
      D => input_data_id_V_0_data_out,
      O => ram_reg_0_255_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
\ram_reg_0_255_0_0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => input_data_id_V_0_payload_B,
      I1 => input_data_id_V_0_payload_A,
      I2 => input_data_id_V_0_sel,
      O => input_data_id_V_0_data_out
    );
ram_reg_256_511_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => sig_buffer_dest_V_address0(7 downto 0),
      D => input_data_id_V_0_data_out,
      O => ram_reg_256_511_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0_reg[0]_3\
    );
ram_reg_512_767_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => sig_buffer_dest_V_address0(7 downto 0),
      D => input_data_id_V_0_data_out,
      O => ram_reg_512_767_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0_reg[0]_4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_sig_buffer_user_V_ram_8 is
  port (
    sig_buffer_dest_V_ce0 : out STD_LOGIC;
    sig_buffer_dest_V_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_2_reg_432_reg[8]\ : out STD_LOGIC;
    \i_2_reg_432_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : out STD_LOGIC;
    \q0_reg[0]_1\ : out STD_LOGIC;
    ap_enable_reg_pp1_iter0_reg : out STD_LOGIC;
    ap_enable_reg_pp1_iter0_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp1_iter0_reg_1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_block_pp1_stage0_subdone : in STD_LOGIC;
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_0_reg_410_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    input_data_dest_V_0_payload_B : in STD_LOGIC;
    input_data_dest_V_0_payload_A : in STD_LOGIC;
    input_data_dest_V_0_sel : in STD_LOGIC;
    output_data_dest_V_1_sel_wr : in STD_LOGIC;
    output_data_dest_V_1_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    \output_data_dest_V_1_payload_B_reg[0]\ : in STD_LOGIC;
    output_data_dest_V_1_payload_A : in STD_LOGIC;
    output_data_dest_V_1_payload_B : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    input_data_data_V_0_ack_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0[0]_i_2__0_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_sig_buffer_user_V_ram_8 : entity is "network_sig_buffer_user_V_ram";
end bd_0_hls_inst_0_network_sig_buffer_user_V_ram_8;

architecture STRUCTURE of bd_0_hls_inst_0_network_sig_buffer_user_V_ram_8 is
  signal \^ap_enable_reg_pp1_iter0_reg\ : STD_LOGIC;
  signal \^ap_enable_reg_pp1_iter0_reg_0\ : STD_LOGIC;
  signal \^ap_enable_reg_pp1_iter0_reg_1\ : STD_LOGIC;
  signal \^i_2_reg_432_reg[8]\ : STD_LOGIC;
  signal \^i_2_reg_432_reg[9]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal input_data_dest_V_0_data_out : STD_LOGIC;
  signal \q0[0]_i_1__6_n_5\ : STD_LOGIC;
  signal \q0[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \q0_reg_n_5_[0]\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_5 : STD_LOGIC;
  signal ram_reg_0_255_0_0_n_5 : STD_LOGIC;
  signal ram_reg_256_511_0_0_n_5 : STD_LOGIC;
  signal ram_reg_512_767_0_0_n_5 : STD_LOGIC;
  signal \^sig_buffer_dest_v_address0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_buffer_dest_v_ce0\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_255_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_255_0_0 : label is 255;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_255_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_256_511_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin of ram_reg_256_511_0_0 : label is 256;
  attribute ram_addr_end of ram_reg_256_511_0_0 : label is 511;
  attribute ram_offset of ram_reg_256_511_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_256_511_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_256_511_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_512_767_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin of ram_reg_512_767_0_0 : label is 512;
  attribute ram_addr_end of ram_reg_512_767_0_0 : label is 767;
  attribute ram_offset of ram_reg_512_767_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_512_767_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_512_767_0_0 : label is 0;
begin
  ap_enable_reg_pp1_iter0_reg <= \^ap_enable_reg_pp1_iter0_reg\;
  ap_enable_reg_pp1_iter0_reg_0 <= \^ap_enable_reg_pp1_iter0_reg_0\;
  ap_enable_reg_pp1_iter0_reg_1 <= \^ap_enable_reg_pp1_iter0_reg_1\;
  \i_2_reg_432_reg[8]\ <= \^i_2_reg_432_reg[8]\;
  \i_2_reg_432_reg[9]\(0) <= \^i_2_reg_432_reg[9]\(0);
  sig_buffer_dest_V_address0(3 downto 0) <= \^sig_buffer_dest_v_address0\(3 downto 0);
  sig_buffer_dest_V_ce0 <= \^sig_buffer_dest_v_ce0\;
\output_data_dest_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \q0_reg_n_5_[0]\,
      I1 => output_data_dest_V_1_sel_wr,
      I2 => output_data_dest_V_1_state(0),
      I3 => \output_data_dest_V_1_payload_B_reg[0]\,
      I4 => output_data_dest_V_1_payload_A,
      O => \q0_reg[0]_0\
    );
\output_data_dest_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => \q0_reg_n_5_[0]\,
      I1 => output_data_dest_V_1_sel_wr,
      I2 => output_data_dest_V_1_state(0),
      I3 => \output_data_dest_V_1_payload_B_reg[0]\,
      I4 => output_data_dest_V_1_payload_B,
      O => \q0_reg[0]_1\
    );
\q0[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0[0]_i_2__0_n_5\,
      I1 => ram_reg_512_767_0_0_n_5,
      I2 => \^i_2_reg_432_reg[9]\(0),
      I3 => ram_reg_256_511_0_0_n_5,
      I4 => \^i_2_reg_432_reg[8]\,
      I5 => ram_reg_0_255_0_0_n_5,
      O => \q0[0]_i_1__6_n_5\
    );
\q0[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \q0_reg[0]_3\(2),
      I1 => \q0_reg[0]_3\(0),
      I2 => ram_reg_0_15_0_0_n_5,
      I3 => \q0_reg[0]_3\(1),
      I4 => \q0_reg[0]_3\(3),
      O => \q0[0]_i_2__0_n_5\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sig_buffer_dest_v_ce0\,
      D => \q0[0]_i_1__6_n_5\,
      Q => \q0_reg_n_5_[0]\,
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^sig_buffer_dest_v_address0\(0),
      A1 => \^sig_buffer_dest_v_address0\(1),
      A2 => \^sig_buffer_dest_v_address0\(2),
      A3 => \^sig_buffer_dest_v_address0\(3),
      A4 => '0',
      D => input_data_dest_V_0_data_out,
      O => ram_reg_0_15_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0[0]_i_2__0_0\
    );
ram_reg_0_255_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 4) => \q0_reg[0]_3\(3 downto 0),
      A(3 downto 0) => \^sig_buffer_dest_v_address0\(3 downto 0),
      D => input_data_dest_V_0_data_out,
      O => ram_reg_0_255_0_0_n_5,
      WCLK => ap_clk,
      WE => \^ap_enable_reg_pp1_iter0_reg_1\
    );
\ram_reg_0_255_0_0_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => input_data_dest_V_0_payload_B,
      I1 => input_data_dest_V_0_payload_A,
      I2 => input_data_dest_V_0_sel,
      O => input_data_dest_V_0_data_out
    );
ram_reg_0_255_0_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000080007000F0"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => Q(1),
      I2 => input_data_data_V_0_ack_out,
      I3 => \^i_2_reg_432_reg[8]\,
      I4 => ram_reg(5),
      I5 => i_0_reg_410_reg(5),
      O => \^ap_enable_reg_pp1_iter0_reg_1\
    );
ram_reg_256_511_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 4) => \q0_reg[0]_3\(3 downto 0),
      A(3 downto 0) => \^sig_buffer_dest_v_address0\(3 downto 0),
      D => input_data_dest_V_0_data_out,
      O => ram_reg_256_511_0_0_n_5,
      WCLK => ap_clk,
      WE => \^ap_enable_reg_pp1_iter0_reg_0\
    );
ram_reg_256_511_0_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"078F000000000000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => Q(1),
      I2 => i_0_reg_410_reg(5),
      I3 => ram_reg(5),
      I4 => \^i_2_reg_432_reg[8]\,
      I5 => input_data_data_V_0_ack_out,
      O => \^ap_enable_reg_pp1_iter0_reg_0\
    );
ram_reg_512_767_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 4) => \q0_reg[0]_3\(3 downto 0),
      A(3 downto 0) => \^sig_buffer_dest_v_address0\(3 downto 0),
      D => input_data_dest_V_0_data_out,
      O => ram_reg_512_767_0_0_n_5,
      WCLK => ap_clk,
      WE => \^ap_enable_reg_pp1_iter0_reg\
    );
ram_reg_512_767_0_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F07080000000000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => Q(1),
      I2 => \^i_2_reg_432_reg[8]\,
      I3 => ram_reg(5),
      I4 => i_0_reg_410_reg(5),
      I5 => input_data_data_V_0_ack_out,
      O => \^ap_enable_reg_pp1_iter0_reg\
    );
ram_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888888"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_2\,
      I2 => ap_block_pp1_stage0_subdone,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => Q(1),
      O => \^sig_buffer_dest_v_ce0\
    );
\ram_reg_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg(1),
      I1 => i_0_reg_410_reg(1),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => Q(1),
      O => \^sig_buffer_dest_v_address0\(1)
    );
\ram_reg_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg(0),
      I1 => i_0_reg_410_reg(0),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => Q(1),
      O => \^sig_buffer_dest_v_address0\(0)
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg(5),
      I1 => i_0_reg_410_reg(5),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => Q(1),
      O => \^i_2_reg_432_reg[9]\(0)
    );
\ram_reg_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg(4),
      I1 => i_0_reg_410_reg(4),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => Q(1),
      O => \^i_2_reg_432_reg[8]\
    );
\ram_reg_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg(3),
      I1 => i_0_reg_410_reg(3),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => Q(1),
      O => \^sig_buffer_dest_v_address0\(3)
    );
\ram_reg_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg(2),
      I1 => i_0_reg_410_reg(2),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => Q(1),
      O => \^sig_buffer_dest_v_address0\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_padding2d_fix16 is
  port (
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_padding2d_fix16_fu_443_output_r_address0 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \ap_CS_fsm_reg[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    data5 : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    grp_padding2d_fix16_fu_443_ap_start_reg_reg : out STD_LOGIC;
    d0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \i_count_2_reg_299_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    grp_padding2d_fix16_fu_443_ap_start_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    MemBank_B_ce01 : in STD_LOGIC;
    grp_padding2d_fix16_fu_443_ap_start_reg0 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_padding2d_fix16 : entity is "padding2d_fix16";
end bd_0_hls_inst_0_padding2d_fix16;

architecture STRUCTURE of bd_0_hls_inst_0_padding2d_fix16 is
  signal add_ln13_13_fu_479_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln13_13_reg_789 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \add_ln13_13_reg_789[2]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln13_13_reg_789[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln13_13_reg_789[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln13_13_reg_789[4]_i_3_n_5\ : STD_LOGIC;
  signal add_ln13_2_fu_426_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln13_7_fu_657_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln13_9_fu_494_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln13_reg_695 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \add_ln13_reg_695[3]_i_1_n_5\ : STD_LOGIC;
  signal add_ln18_1_fu_567_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln18_1_reg_845 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln18_1_reg_845[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln18_1_reg_845[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln18_1_reg_845[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln18_1_reg_845[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln18_1_reg_845[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln18_1_reg_845_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln18_1_reg_845_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln18_1_reg_845_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln18_1_reg_845_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln18_1_reg_845_reg[13]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln18_1_reg_845_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln18_1_reg_845_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln18_1_reg_845_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln18_1_reg_845_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln18_1_reg_845_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln18_1_reg_845_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln18_1_reg_845_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln18_1_reg_845_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln18_2_fu_588_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln18_2_reg_863 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln18_2_reg_863[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln18_2_reg_863[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln18_2_reg_863[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln18_2_reg_863[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln18_2_reg_863[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln18_2_reg_863_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln18_2_reg_863_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln18_2_reg_863_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln18_2_reg_863_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln18_2_reg_863_reg[13]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln18_2_reg_863_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln18_2_reg_863_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln18_2_reg_863_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln18_2_reg_863_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln18_2_reg_863_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln18_2_reg_863_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln18_2_reg_863_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln18_2_reg_863_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln21_1_fu_546_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln21_1_reg_826 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln21_1_reg_826[11]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln21_1_reg_826[11]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln21_1_reg_826[11]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln21_1_reg_826[11]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln21_1_reg_826[11]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln21_1_reg_826[11]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln21_1_reg_826[11]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln21_1_reg_826[11]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln21_1_reg_826[13]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln21_1_reg_826[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln21_1_reg_826[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln21_1_reg_826[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln21_1_reg_826[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln21_1_reg_826[3]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln21_1_reg_826[3]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln21_1_reg_826[3]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln21_1_reg_826[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln21_1_reg_826[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln21_1_reg_826[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln21_1_reg_826[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln21_1_reg_826[7]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln21_1_reg_826[7]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln21_1_reg_826[7]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln21_1_reg_826[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln21_1_reg_826_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln21_1_reg_826_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln21_1_reg_826_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln21_1_reg_826_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln21_1_reg_826_reg[13]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln21_1_reg_826_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln21_1_reg_826_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln21_1_reg_826_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln21_1_reg_826_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln21_1_reg_826_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln21_1_reg_826_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln21_1_reg_826_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln21_1_reg_826_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln26_1_fu_582_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln26_1_reg_858 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln26_1_reg_858_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln26_1_reg_858_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln26_1_reg_858_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln26_1_reg_858_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln26_1_reg_858_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln26_1_reg_858_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln26_1_reg_858_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln26_1_reg_858_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln26_1_reg_858_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln26_1_reg_858_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln26_1_reg_858_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln26_1_reg_858_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal add_ln26_fu_562_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln26_reg_840 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln26_reg_840[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln26_reg_840[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln26_reg_840[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln26_reg_840[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln26_reg_840[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln26_reg_840_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln26_reg_840_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln26_reg_840_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln26_reg_840_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln26_reg_840_reg[13]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln26_reg_840_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln26_reg_840_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln26_reg_840_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln26_reg_840_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln26_reg_840_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln26_reg_840_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln26_reg_840_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln26_reg_840_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_10_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_11_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_12_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_13_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_14_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_15_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_7_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_8_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_9_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[8]_i_2_n_5\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[6]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_6_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_6_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_6_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_6_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 8 downto 3 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal ap_NS_fsm11_out : STD_LOGIC;
  signal ap_NS_fsm12_out : STD_LOGIC;
  signal ap_NS_fsm13_out : STD_LOGIC;
  signal ap_NS_fsm14_out : STD_LOGIC;
  signal depth_0_reg_212 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal depth_fu_509_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal depth_reg_808 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal empty_30_fu_360_p2 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal empty_30_reg_711 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \empty_30_reg_711[3]_i_2_n_5\ : STD_LOGIC;
  signal \empty_30_reg_711[4]_i_1_n_5\ : STD_LOGIC;
  signal empty_31_fu_408_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal empty_32_reg_726 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal empty_33_reg_795 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \empty_33_reg_795[3]_i_1_n_5\ : STD_LOGIC;
  signal grp_padding2d_fix16_fu_443_ap_done : STD_LOGIC;
  signal grp_padding2d_fix16_fu_443_ap_ready : STD_LOGIC;
  signal grp_padding2d_fix16_fu_443_input_depth : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_padding2d_fix16_fu_443_input_height : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal height_0_reg_277 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \height_0_reg_277[4]_i_3_n_5\ : STD_LOGIC;
  signal height_fu_556_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal height_reg_835 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal i_count_0_reg_200 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal i_count_1_reg_266 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \i_count_1_reg_266[0]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_1_reg_266[10]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_1_reg_266[11]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_1_reg_266[12]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_1_reg_266[13]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_1_reg_266[1]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_1_reg_266[2]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_1_reg_266[3]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_1_reg_266[4]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_1_reg_266[5]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_1_reg_266[6]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_1_reg_266[7]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_1_reg_266[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_1_reg_266[9]_i_1_n_5\ : STD_LOGIC;
  signal i_count_2_reg_2990 : STD_LOGIC;
  signal \i_count_2_reg_299[0]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_299[10]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_299[11]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_299[12]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_299[13]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_299[1]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_299[2]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_299[3]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_299[4]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_299[5]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_299[6]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_299[7]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_299[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_299[9]_i_1_n_5\ : STD_LOGIC;
  signal \^i_count_2_reg_299_reg[13]_0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal i_count_fu_536_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal i_count_reg_821 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \i_count_reg_821[11]_i_2_n_5\ : STD_LOGIC;
  signal \i_count_reg_821[11]_i_3_n_5\ : STD_LOGIC;
  signal \i_count_reg_821[11]_i_4_n_5\ : STD_LOGIC;
  signal \i_count_reg_821[11]_i_5_n_5\ : STD_LOGIC;
  signal \i_count_reg_821[13]_i_2_n_5\ : STD_LOGIC;
  signal \i_count_reg_821[13]_i_3_n_5\ : STD_LOGIC;
  signal \i_count_reg_821[3]_i_2_n_5\ : STD_LOGIC;
  signal \i_count_reg_821[3]_i_3_n_5\ : STD_LOGIC;
  signal \i_count_reg_821[3]_i_4_n_5\ : STD_LOGIC;
  signal \i_count_reg_821[3]_i_5_n_5\ : STD_LOGIC;
  signal \i_count_reg_821[7]_i_2_n_5\ : STD_LOGIC;
  signal \i_count_reg_821[7]_i_3_n_5\ : STD_LOGIC;
  signal \i_count_reg_821[7]_i_4_n_5\ : STD_LOGIC;
  signal \i_count_reg_821[7]_i_5_n_5\ : STD_LOGIC;
  signal \i_count_reg_821_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_reg_821_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \i_count_reg_821_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \i_count_reg_821_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \i_count_reg_821_reg[13]_i_1_n_8\ : STD_LOGIC;
  signal \i_count_reg_821_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_reg_821_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \i_count_reg_821_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \i_count_reg_821_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \i_count_reg_821_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_reg_821_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \i_count_reg_821_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \i_count_reg_821_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal icmp_ln23_fu_571_p2 : STD_LOGIC;
  signal icmp_ln30_fu_604_p2 : STD_LOGIC;
  signal indvars_iv10_reg_178 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \indvars_iv10_reg_178[11]_i_2_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_178[11]_i_3_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_178[11]_i_4_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_178[11]_i_5_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_178[11]_i_6_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_178[11]_i_7_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_178[11]_i_8_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_178[11]_i_9_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_178[13]_i_3_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_178[13]_i_4_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_178[13]_i_5_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_178[13]_i_6_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_178[3]_i_2_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_178[3]_i_3_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_178[3]_i_4_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_178[3]_i_5_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_178[3]_i_6_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_178[3]_i_7_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_178[3]_i_8_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_178[3]_i_9_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_178[7]_i_2_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_178[7]_i_3_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_178[7]_i_4_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_178[7]_i_5_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_178[7]_i_6_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_178[7]_i_7_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_178[7]_i_8_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_178[7]_i_9_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_178_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \indvars_iv10_reg_178_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \indvars_iv10_reg_178_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \indvars_iv10_reg_178_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_178_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \indvars_iv10_reg_178_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \indvars_iv10_reg_178_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \indvars_iv10_reg_178_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \indvars_iv10_reg_178_reg[13]_i_2_n_11\ : STD_LOGIC;
  signal \indvars_iv10_reg_178_reg[13]_i_2_n_12\ : STD_LOGIC;
  signal \indvars_iv10_reg_178_reg[13]_i_2_n_8\ : STD_LOGIC;
  signal \indvars_iv10_reg_178_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \indvars_iv10_reg_178_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \indvars_iv10_reg_178_reg[3]_i_1_n_12\ : STD_LOGIC;
  signal \indvars_iv10_reg_178_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_178_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \indvars_iv10_reg_178_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \indvars_iv10_reg_178_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \indvars_iv10_reg_178_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \indvars_iv10_reg_178_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \indvars_iv10_reg_178_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \indvars_iv10_reg_178_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \indvars_iv10_reg_178_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_178_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \indvars_iv10_reg_178_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \indvars_iv10_reg_178_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \indvars_iv10_reg_178_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal indvars_iv1_reg_158 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \indvars_iv1_reg_158[11]_i_2_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_158[11]_i_3_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_158[11]_i_4_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_158[11]_i_5_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_158[11]_i_6_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_158[11]_i_7_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_158[13]_i_2_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_158[13]_i_3_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_158[3]_i_2_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_158[3]_i_3_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_158[3]_i_4_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_158[3]_i_5_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_158[3]_i_6_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_158[3]_i_7_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_158[3]_i_8_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_158[3]_i_9_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_158[7]_i_2_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_158[7]_i_3_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_158[7]_i_4_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_158[7]_i_5_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_158[7]_i_6_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_158[7]_i_7_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_158[7]_i_8_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_158[7]_i_9_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_158_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \indvars_iv1_reg_158_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \indvars_iv1_reg_158_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \indvars_iv1_reg_158_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_158_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \indvars_iv1_reg_158_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \indvars_iv1_reg_158_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \indvars_iv1_reg_158_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \indvars_iv1_reg_158_reg[13]_i_1_n_11\ : STD_LOGIC;
  signal \indvars_iv1_reg_158_reg[13]_i_1_n_12\ : STD_LOGIC;
  signal \indvars_iv1_reg_158_reg[13]_i_1_n_8\ : STD_LOGIC;
  signal \indvars_iv1_reg_158_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \indvars_iv1_reg_158_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \indvars_iv1_reg_158_reg[3]_i_1_n_12\ : STD_LOGIC;
  signal \indvars_iv1_reg_158_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_158_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \indvars_iv1_reg_158_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \indvars_iv1_reg_158_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \indvars_iv1_reg_158_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \indvars_iv1_reg_158_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \indvars_iv1_reg_158_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \indvars_iv1_reg_158_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \indvars_iv1_reg_158_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \indvars_iv1_reg_158_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \indvars_iv1_reg_158_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \indvars_iv1_reg_158_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \indvars_iv1_reg_158_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \indvars_iv2_reg_138[2]_i_2_n_5\ : STD_LOGIC;
  signal \indvars_iv2_reg_138[3]_i_2_n_5\ : STD_LOGIC;
  signal \indvars_iv2_reg_138[4]_i_2_n_5\ : STD_LOGIC;
  signal indvars_iv2_reg_138_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal indvars_iv_reg_148 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \indvars_iv_reg_148[1]_i_3_n_5\ : STD_LOGIC;
  signal \indvars_iv_reg_148[2]_i_2_n_5\ : STD_LOGIC;
  signal \indvars_iv_reg_148[2]_i_3_n_5\ : STD_LOGIC;
  signal \indvars_iv_reg_148[2]_i_4_n_5\ : STD_LOGIC;
  signal \indvars_iv_reg_148[4]_i_2_n_5\ : STD_LOGIC;
  signal \indvars_iv_reg_148[4]_i_3_n_5\ : STD_LOGIC;
  signal \indvars_iv_reg_148[4]_i_4_n_5\ : STD_LOGIC;
  signal \indvars_iv_reg_148[4]_i_5_n_5\ : STD_LOGIC;
  signal \indvars_iv_reg_148[4]_i_6_n_5\ : STD_LOGIC;
  signal \indvars_iv_reg_148_reg_n_5_[0]\ : STD_LOGIC;
  signal \indvars_iv_reg_148_reg_n_5_[1]\ : STD_LOGIC;
  signal \indvars_iv_reg_148_reg_n_5_[2]\ : STD_LOGIC;
  signal \indvars_iv_reg_148_reg_n_5_[3]\ : STD_LOGIC;
  signal \indvars_iv_reg_148_reg_n_5_[4]\ : STD_LOGIC;
  signal mul_ln13_1_reg_700 : STD_LOGIC_VECTOR ( 11 downto 5 );
  signal \mul_ln13_1_reg_700[11]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_700[5]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_700[5]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_700[5]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_700[5]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_700[5]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_700[6]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_700[6]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_700[6]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_700[6]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_700[6]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_700[6]_i_7_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_700[6]_i_8_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_700[6]_i_9_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_700_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \mul_ln13_1_reg_700_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_700_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln13_1_reg_700_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln13_1_reg_700_reg[5]_i_1_n_8\ : STD_LOGIC;
  signal \mul_ln13_1_reg_700_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_700_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln13_1_reg_700_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln13_1_reg_700_reg[6]_i_1_n_8\ : STD_LOGIC;
  signal mul_ln13_fu_387_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal mul_ln13_reg_743 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \mul_ln13_reg_743[10]_i_11_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743[10]_i_12_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743[10]_i_13_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743[10]_i_14_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743[10]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743[10]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743[10]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743[10]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743[10]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743[10]_i_7_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743[10]_i_8_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743[10]_i_9_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743[13]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743[13]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743[13]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743[2]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743[2]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743[2]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743[2]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743[2]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743[2]_i_7_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743[3]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743[3]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743[3]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743[3]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743[3]_i_7_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743[3]_i_8_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743[6]_i_10_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743[6]_i_11_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743[6]_i_13_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743[6]_i_14_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743[6]_i_15_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743[6]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743[6]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743[6]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743[6]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743[6]_i_7_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743[6]_i_9_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743_reg[10]_i_10_n_11\ : STD_LOGIC;
  signal \mul_ln13_reg_743_reg[10]_i_10_n_12\ : STD_LOGIC;
  signal \mul_ln13_reg_743_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \mul_ln13_reg_743_reg[10]_i_10_n_8\ : STD_LOGIC;
  signal \mul_ln13_reg_743_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln13_reg_743_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln13_reg_743_reg[10]_i_1_n_8\ : STD_LOGIC;
  signal \mul_ln13_reg_743_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln13_reg_743_reg[13]_i_1_n_8\ : STD_LOGIC;
  signal \mul_ln13_reg_743_reg[13]_i_2_n_8\ : STD_LOGIC;
  signal \mul_ln13_reg_743_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln13_reg_743_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln13_reg_743_reg[2]_i_1_n_8\ : STD_LOGIC;
  signal \mul_ln13_reg_743_reg[2]_i_1_n_9\ : STD_LOGIC;
  signal \mul_ln13_reg_743_reg[3]_i_2_n_10\ : STD_LOGIC;
  signal \mul_ln13_reg_743_reg[3]_i_2_n_11\ : STD_LOGIC;
  signal \mul_ln13_reg_743_reg[3]_i_2_n_12\ : STD_LOGIC;
  signal \mul_ln13_reg_743_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \mul_ln13_reg_743_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \mul_ln13_reg_743_reg[3]_i_2_n_8\ : STD_LOGIC;
  signal \mul_ln13_reg_743_reg[3]_i_2_n_9\ : STD_LOGIC;
  signal \mul_ln13_reg_743_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln13_reg_743_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln13_reg_743_reg[6]_i_1_n_8\ : STD_LOGIC;
  signal \mul_ln13_reg_743_reg[6]_i_3_n_10\ : STD_LOGIC;
  signal \mul_ln13_reg_743_reg[6]_i_3_n_11\ : STD_LOGIC;
  signal \mul_ln13_reg_743_reg[6]_i_3_n_12\ : STD_LOGIC;
  signal \mul_ln13_reg_743_reg[6]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743_reg[6]_i_3_n_6\ : STD_LOGIC;
  signal \mul_ln13_reg_743_reg[6]_i_3_n_7\ : STD_LOGIC;
  signal \mul_ln13_reg_743_reg[6]_i_3_n_8\ : STD_LOGIC;
  signal \mul_ln13_reg_743_reg[6]_i_3_n_9\ : STD_LOGIC;
  signal o_count_0_reg_188 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \o_count_1_reg_223[0]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_223[0]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_223[0]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_223[0]_i_5_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_223[0]_i_6_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_223[0]_i_7_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_223[0]_i_8_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_223[12]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_223[12]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_223[4]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_223[4]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_223[4]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_223[4]_i_5_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_223[8]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_223[8]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_223[8]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_223[8]_i_5_n_5\ : STD_LOGIC;
  signal o_count_1_reg_223_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \o_count_1_reg_223_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \o_count_1_reg_223_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \o_count_1_reg_223_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \o_count_1_reg_223_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_223_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \o_count_1_reg_223_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \o_count_1_reg_223_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \o_count_1_reg_223_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \o_count_1_reg_223_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_1_reg_223_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_1_reg_223_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_1_reg_223_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_1_reg_223_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_1_reg_223_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_1_reg_223_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_223_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_1_reg_223_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_1_reg_223_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_1_reg_223_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \o_count_1_reg_223_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_1_reg_223_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_1_reg_223_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_1_reg_223_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_223_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_1_reg_223_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_1_reg_223_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_1_reg_223_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal o_count_2_reg_255 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \o_count_2_reg_255[0]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_2_reg_255[10]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_2_reg_255[11]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_2_reg_255[12]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_2_reg_255[13]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_2_reg_255[1]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_2_reg_255[2]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_2_reg_255[3]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_2_reg_255[4]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_2_reg_255[5]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_2_reg_255[6]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_2_reg_255[7]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_2_reg_255[8]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_2_reg_255[9]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_288[0]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_288[0]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_288[0]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_288[0]_i_5_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_288[12]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_288[12]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_288[4]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_288[4]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_288[4]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_288[4]_i_5_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_288[8]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_288[8]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_288[8]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_288[8]_i_5_n_5\ : STD_LOGIC;
  signal o_count_3_reg_288_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \o_count_3_reg_288_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_3_reg_288_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_3_reg_288_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_3_reg_288_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_288_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_3_reg_288_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_3_reg_288_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_3_reg_288_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \o_count_3_reg_288_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_3_reg_288_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_3_reg_288_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_3_reg_288_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_3_reg_288_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_3_reg_288_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_3_reg_288_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_288_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_3_reg_288_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_3_reg_288_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_3_reg_288_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \o_count_3_reg_288_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_3_reg_288_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_3_reg_288_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_3_reg_288_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_288_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_3_reg_288_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_3_reg_288_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_3_reg_288_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal o_count_4_reg_3091 : STD_LOGIC;
  signal \o_count_4_reg_309[0]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_309[0]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_309[0]_i_5_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_309[0]_i_6_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_309[0]_i_7_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_309[12]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_309[12]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_309[4]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_309[4]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_309[4]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_309[4]_i_5_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_309[8]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_309[8]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_309[8]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_309[8]_i_5_n_5\ : STD_LOGIC;
  signal o_count_4_reg_309_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \o_count_4_reg_309_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \o_count_4_reg_309_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \o_count_4_reg_309_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \o_count_4_reg_309_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_309_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \o_count_4_reg_309_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \o_count_4_reg_309_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \o_count_4_reg_309_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \o_count_4_reg_309_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_4_reg_309_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_4_reg_309_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_4_reg_309_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_4_reg_309_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_4_reg_309_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_4_reg_309_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_309_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_4_reg_309_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_4_reg_309_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_4_reg_309_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \o_count_4_reg_309_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_4_reg_309_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_4_reg_309_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_4_reg_309_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_4_reg_309_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_4_reg_309_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_4_reg_309_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_4_reg_309_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal o_count_5_reg_3191 : STD_LOGIC;
  signal \o_count_5_reg_319[0]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_319[0]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_319[0]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_319[0]_i_5_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_319[12]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_319[12]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_319[4]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_319[4]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_319[4]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_319[4]_i_5_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_319[8]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_319[8]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_319[8]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_319[8]_i_5_n_5\ : STD_LOGIC;
  signal o_count_5_reg_319_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \o_count_5_reg_319_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_5_reg_319_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_5_reg_319_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_5_reg_319_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_319_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_5_reg_319_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_5_reg_319_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_5_reg_319_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \o_count_5_reg_319_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_5_reg_319_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_5_reg_319_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_5_reg_319_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_5_reg_319_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_5_reg_319_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_5_reg_319_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_319_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_5_reg_319_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_5_reg_319_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_5_reg_319_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \o_count_5_reg_319_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_5_reg_319_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_5_reg_319_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_5_reg_319_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_319_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_5_reg_319_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_5_reg_319_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_5_reg_319_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \o_count_reg_244[0]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_reg_244[0]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_reg_244[0]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_reg_244[0]_i_5_n_5\ : STD_LOGIC;
  signal \o_count_reg_244[0]_i_6_n_5\ : STD_LOGIC;
  signal \o_count_reg_244[0]_i_7_n_5\ : STD_LOGIC;
  signal \o_count_reg_244[0]_i_8_n_5\ : STD_LOGIC;
  signal \o_count_reg_244[0]_i_9_n_5\ : STD_LOGIC;
  signal \o_count_reg_244[12]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_reg_244[12]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_reg_244[4]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_reg_244[4]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_reg_244[4]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_reg_244[4]_i_5_n_5\ : STD_LOGIC;
  signal \o_count_reg_244[4]_i_6_n_5\ : STD_LOGIC;
  signal \o_count_reg_244[8]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_reg_244[8]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_reg_244[8]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_reg_244[8]_i_5_n_5\ : STD_LOGIC;
  signal o_count_reg_244_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \o_count_reg_244_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_reg_244_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_reg_244_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_reg_244_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_reg_244_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_reg_244_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_reg_244_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_reg_244_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \o_count_reg_244_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_reg_244_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_reg_244_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_reg_244_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_reg_244_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_reg_244_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_reg_244_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_reg_244_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_reg_244_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_reg_244_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_reg_244_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \o_count_reg_244_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_reg_244_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_reg_244_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_reg_244_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_reg_244_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_reg_244_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_reg_244_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_reg_244_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_cast4_reg_763 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_cast8_reg_753_reg_n_5_[0]\ : STD_LOGIC;
  signal \p_cast8_reg_753_reg_n_5_[2]\ : STD_LOGIC;
  signal \p_cast8_reg_753_reg_n_5_[3]\ : STD_LOGIC;
  signal phi_ln13_1_reg_233 : STD_LOGIC;
  signal \phi_ln13_1_reg_233[0]_i_2_n_5\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233[0]_i_3_n_5\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233[0]_i_4_n_5\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233[0]_i_5_n_5\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233[0]_i_6_n_5\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233[0]_i_7_n_5\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233[0]_i_8_n_5\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233[0]_i_9_n_5\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233[12]_i_2_n_5\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233[12]_i_3_n_5\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233[4]_i_2_n_5\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233[4]_i_3_n_5\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233[4]_i_4_n_5\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233[4]_i_5_n_5\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233[4]_i_6_n_5\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233[8]_i_2_n_5\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233[8]_i_3_n_5\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233[8]_i_4_n_5\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233[8]_i_5_n_5\ : STD_LOGIC;
  signal phi_ln13_1_reg_233_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \phi_ln13_1_reg_233_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \phi_ln13_1_reg_233_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal phi_ln13_reg_168 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \phi_ln13_reg_168[0]_i_1_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_168[11]_i_2_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_168[11]_i_3_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_168[1]_i_1_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_168[2]_i_1_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_168[2]_i_2_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_168[3]_i_1_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_168[3]_i_2_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_168[4]_i_1_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_168[5]_i_1_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_168[5]_i_2_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_168[7]_i_10_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_168[7]_i_3_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_168[7]_i_4_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_168[7]_i_5_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_168[7]_i_6_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_168[7]_i_7_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_168[7]_i_8_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_168[7]_i_9_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_168_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_168_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \phi_ln13_reg_168_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \phi_ln13_reg_168_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \phi_ln13_reg_168_reg[13]_i_1_n_8\ : STD_LOGIC;
  signal \phi_ln13_reg_168_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_168_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \phi_ln13_reg_168_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \phi_ln13_reg_168_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \phi_ln13_reg_168_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_168_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \phi_ln13_reg_168_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \phi_ln13_reg_168_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal ram_reg_0_i_151_n_5 : STD_LOGIC;
  signal ram_reg_0_i_154_n_5 : STD_LOGIC;
  signal ram_reg_0_i_170_n_5 : STD_LOGIC;
  signal ram_reg_0_i_177_n_5 : STD_LOGIC;
  signal ram_reg_0_i_178_n_5 : STD_LOGIC;
  signal ram_reg_0_i_182_n_5 : STD_LOGIC;
  signal ram_reg_0_i_206_n_5 : STD_LOGIC;
  signal ram_reg_0_i_212_n_5 : STD_LOGIC;
  signal ram_reg_0_i_213_n_5 : STD_LOGIC;
  signal ram_reg_0_i_214_n_5 : STD_LOGIC;
  signal ram_reg_0_i_216_n_5 : STD_LOGIC;
  signal ram_reg_0_i_217_n_5 : STD_LOGIC;
  signal ram_reg_0_i_218_n_5 : STD_LOGIC;
  signal ram_reg_0_i_219_n_5 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal trunc_ln13_1_fu_366_p1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal trunc_ln13_1_reg_721 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \trunc_ln13_1_reg_721[0]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln13_1_reg_721[0]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln13_1_reg_721[0]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln13_1_reg_721[0]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln13_1_reg_721[0]_i_6_n_5\ : STD_LOGIC;
  signal \trunc_ln13_1_reg_721_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \trunc_ln13_1_reg_721_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln13_1_reg_721_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln13_1_reg_721_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln13_1_reg_721_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal zext_ln13_10_reg_800 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \zext_ln13_10_reg_800[3]_i_2_n_5\ : STD_LOGIC;
  signal \zext_ln13_10_reg_800[3]_i_3_n_5\ : STD_LOGIC;
  signal \zext_ln13_10_reg_800[3]_i_4_n_5\ : STD_LOGIC;
  signal \zext_ln13_10_reg_800[3]_i_5_n_5\ : STD_LOGIC;
  signal \zext_ln13_10_reg_800[7]_i_2_n_5\ : STD_LOGIC;
  signal \zext_ln13_10_reg_800[7]_i_3_n_5\ : STD_LOGIC;
  signal \zext_ln13_10_reg_800[7]_i_4_n_5\ : STD_LOGIC;
  signal \zext_ln13_10_reg_800[7]_i_5_n_5\ : STD_LOGIC;
  signal \zext_ln13_10_reg_800_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln13_10_reg_800_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \zext_ln13_10_reg_800_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \zext_ln13_10_reg_800_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \zext_ln13_10_reg_800_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln13_10_reg_800_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \zext_ln13_10_reg_800_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \zext_ln13_10_reg_800_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \zext_ln13_10_reg_800_reg[9]_i_1_n_8\ : STD_LOGIC;
  signal zext_ln13_2_reg_738 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal zext_ln13_5_reg_748 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal zext_ln13_6_reg_768 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \zext_ln13_6_reg_768[3]_i_2_n_5\ : STD_LOGIC;
  signal \zext_ln13_6_reg_768[3]_i_3_n_5\ : STD_LOGIC;
  signal \zext_ln13_6_reg_768[3]_i_4_n_5\ : STD_LOGIC;
  signal \zext_ln13_6_reg_768[3]_i_5_n_5\ : STD_LOGIC;
  signal \zext_ln13_6_reg_768[3]_i_6_n_5\ : STD_LOGIC;
  signal \zext_ln13_6_reg_768[3]_i_7_n_5\ : STD_LOGIC;
  signal \zext_ln13_6_reg_768[3]_i_8_n_5\ : STD_LOGIC;
  signal \zext_ln13_6_reg_768[7]_i_2_n_5\ : STD_LOGIC;
  signal \zext_ln13_6_reg_768[7]_i_3_n_5\ : STD_LOGIC;
  signal \zext_ln13_6_reg_768[7]_i_4_n_5\ : STD_LOGIC;
  signal \zext_ln13_6_reg_768[7]_i_5_n_5\ : STD_LOGIC;
  signal \zext_ln13_6_reg_768_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln13_6_reg_768_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \zext_ln13_6_reg_768_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \zext_ln13_6_reg_768_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \zext_ln13_6_reg_768_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln13_6_reg_768_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \zext_ln13_6_reg_768_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \zext_ln13_6_reg_768_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \zext_ln13_6_reg_768_reg[9]_i_1_n_8\ : STD_LOGIC;
  signal zext_ln13_reg_731 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_add_ln18_1_reg_845_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln18_1_reg_845_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln18_2_reg_863_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln18_2_reg_863_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln21_1_reg_826_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln21_1_reg_826_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln26_1_reg_858_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln26_1_reg_858_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln26_reg_840_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln26_reg_840_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ap_CS_fsm_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ap_CS_fsm_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[7]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ap_CS_fsm_reg[7]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[7]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[7]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_count_reg_821_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i_count_reg_821_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_indvars_iv10_reg_178_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_indvars_iv10_reg_178_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_indvars_iv1_reg_158_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_indvars_iv1_reg_158_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mul_ln13_1_reg_700_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mul_ln13_1_reg_700_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mul_ln13_reg_743_reg[10]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mul_ln13_reg_743_reg[10]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mul_ln13_reg_743_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mul_ln13_reg_743_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mul_ln13_reg_743_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mul_ln13_reg_743_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_ln13_reg_743_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_o_count_1_reg_223_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_o_count_1_reg_223_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_o_count_3_reg_288_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_o_count_3_reg_288_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_o_count_4_reg_309_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_o_count_4_reg_309_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_o_count_5_reg_319_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_o_count_5_reg_319_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_o_count_reg_244_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_o_count_reg_244_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_phi_ln13_1_reg_233_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_phi_ln13_1_reg_233_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_phi_ln13_reg_168_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_phi_ln13_reg_168_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_zext_ln13_10_reg_800_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_zext_ln13_10_reg_800_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_zext_ln13_6_reg_768_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_zext_ln13_6_reg_768_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln13_13_reg_789[0]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \add_ln13_reg_695[3]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \ap_CS_fsm[11]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \ap_CS_fsm[12]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \ap_CS_fsm[19]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \ap_CS_fsm[20]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \ap_CS_fsm[27]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \ap_CS_fsm[28]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \ap_CS_fsm[35]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \ap_CS_fsm[36]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__6\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__7\ : label is "soft_lutpair95";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute SOFT_HLUTNM of \depth_reg_808[0]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \depth_reg_808[1]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \depth_reg_808[2]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \depth_reg_808[3]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \depth_reg_808[4]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \empty_30_reg_711[2]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \empty_30_reg_711[3]_i_2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \empty_30_reg_711[4]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \empty_33_reg_795[0]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \empty_33_reg_795[4]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of grp_padding2d_fix16_fu_443_ap_start_reg_i_1 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \height_reg_835[1]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \height_reg_835[2]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \height_reg_835[3]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \height_reg_835[4]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \i_count_1_reg_266[0]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \i_count_1_reg_266[10]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \i_count_1_reg_266[11]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \i_count_1_reg_266[12]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \i_count_1_reg_266[13]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \i_count_1_reg_266[1]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \i_count_1_reg_266[2]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \i_count_1_reg_266[3]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \i_count_1_reg_266[4]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \i_count_1_reg_266[5]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \i_count_1_reg_266[6]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \i_count_1_reg_266[7]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \i_count_1_reg_266[8]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \i_count_1_reg_266[9]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \i_count_2_reg_299[0]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \i_count_2_reg_299[10]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \i_count_2_reg_299[11]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \i_count_2_reg_299[12]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \i_count_2_reg_299[13]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \i_count_2_reg_299[1]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \i_count_2_reg_299[2]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \i_count_2_reg_299[3]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \i_count_2_reg_299[4]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \i_count_2_reg_299[5]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \i_count_2_reg_299[6]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \i_count_2_reg_299[7]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \i_count_2_reg_299[8]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \i_count_2_reg_299[9]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \indvars_iv2_reg_138[0]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \indvars_iv_reg_148[1]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \indvars_iv_reg_148[2]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \indvars_iv_reg_148[2]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \indvars_iv_reg_148[3]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \indvars_iv_reg_148[4]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \indvars_iv_reg_148[4]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \indvars_iv_reg_148[4]_i_3\ : label is "soft_lutpair110";
  attribute HLUTNM : string;
  attribute HLUTNM of \mul_ln13_1_reg_700[6]_i_4\ : label is "lutpair0";
  attribute HLUTNM of \mul_ln13_1_reg_700[6]_i_9\ : label is "lutpair0";
  attribute SOFT_HLUTNM of \o_count_2_reg_255[0]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \o_count_2_reg_255[10]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \o_count_2_reg_255[11]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \o_count_2_reg_255[12]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \o_count_2_reg_255[13]_i_2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \o_count_2_reg_255[1]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \o_count_2_reg_255[2]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \o_count_2_reg_255[3]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \o_count_2_reg_255[4]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \o_count_2_reg_255[5]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \o_count_2_reg_255[6]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \o_count_2_reg_255[7]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \o_count_2_reg_255[8]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \o_count_2_reg_255[9]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \p_cast4_reg_763[0]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \p_cast4_reg_763[1]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \p_cast4_reg_763[2]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \p_cast4_reg_763[3]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \p_cast4_reg_763[4]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \phi_ln13_reg_168[2]_i_2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \phi_ln13_reg_168[3]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \zext_ln13_2_reg_738[1]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \zext_ln13_2_reg_738[3]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \zext_ln13_2_reg_738[4]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \zext_ln13_6_reg_768[7]_i_5\ : label is "soft_lutpair129";
begin
  \ap_CS_fsm_reg[6]_0\(1 downto 0) <= \^ap_cs_fsm_reg[6]_0\(1 downto 0);
  \i_count_2_reg_299_reg[13]_0\(13 downto 0) <= \^i_count_2_reg_299_reg[13]_0\(13 downto 0);
\add_ln13_13_reg_789[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => empty_32_reg_726(0),
      I1 => empty_32_reg_726(3),
      I2 => trunc_ln13_1_reg_721(0),
      O => add_ln13_13_fu_479_p2(0)
    );
\add_ln13_13_reg_789[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96693CC33CC36996"
    )
        port map (
      I0 => trunc_ln13_1_reg_721(0),
      I1 => empty_32_reg_726(1),
      I2 => empty_30_reg_711(3),
      I3 => trunc_ln13_1_reg_721(1),
      I4 => empty_32_reg_726(0),
      I5 => empty_32_reg_726(3),
      O => add_ln13_13_fu_479_p2(1)
    );
\add_ln13_13_reg_789[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996966666696999"
    )
        port map (
      I0 => trunc_ln13_1_reg_721(2),
      I1 => empty_30_reg_711(2),
      I2 => empty_32_reg_726(1),
      I3 => trunc_ln13_1_reg_721(1),
      I4 => empty_30_reg_711(3),
      I5 => \add_ln13_13_reg_789[2]_i_2_n_5\,
      O => add_ln13_13_fu_479_p2(2)
    );
\add_ln13_13_reg_789[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE8080FE80FEFE80"
    )
        port map (
      I0 => empty_32_reg_726(0),
      I1 => empty_32_reg_726(3),
      I2 => trunc_ln13_1_reg_721(0),
      I3 => empty_32_reg_726(1),
      I4 => empty_30_reg_711(3),
      I5 => trunc_ln13_1_reg_721(1),
      O => \add_ln13_13_reg_789[2]_i_2_n_5\
    );
\add_ln13_13_reg_789[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E1EE11EE1E11E"
    )
        port map (
      I0 => trunc_ln13_1_reg_721(2),
      I1 => empty_30_reg_711(2),
      I2 => \add_ln13_13_reg_789[3]_i_2_n_5\,
      I3 => empty_32_reg_726(3),
      I4 => empty_30_reg_711(3),
      I5 => trunc_ln13_1_reg_721(3),
      O => add_ln13_13_fu_479_p2(3)
    );
\add_ln13_13_reg_789[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE8E800E800FFE8"
    )
        port map (
      I0 => empty_32_reg_726(1),
      I1 => trunc_ln13_1_reg_721(1),
      I2 => empty_30_reg_711(3),
      I3 => \add_ln13_13_reg_789[2]_i_2_n_5\,
      I4 => trunc_ln13_1_reg_721(2),
      I5 => empty_30_reg_711(2),
      O => \add_ln13_13_reg_789[3]_i_2_n_5\
    );
\add_ln13_13_reg_789[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A995566A"
    )
        port map (
      I0 => \add_ln13_13_reg_789[4]_i_2_n_5\,
      I1 => empty_32_reg_726(3),
      I2 => trunc_ln13_1_reg_721(3),
      I3 => empty_30_reg_711(3),
      I4 => \add_ln13_13_reg_789[4]_i_3_n_5\,
      O => add_ln13_13_fu_479_p2(4)
    );
\add_ln13_13_reg_789[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => empty_32_reg_726(4),
      I1 => trunc_ln13_1_reg_721(4),
      I2 => empty_30_reg_711(4),
      O => \add_ln13_13_reg_789[4]_i_2_n_5\
    );
\add_ln13_13_reg_789[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEFEFFEE00E0EE0"
    )
        port map (
      I0 => empty_30_reg_711(2),
      I1 => trunc_ln13_1_reg_721(2),
      I2 => trunc_ln13_1_reg_721(3),
      I3 => empty_30_reg_711(3),
      I4 => empty_32_reg_726(3),
      I5 => \add_ln13_13_reg_789[3]_i_2_n_5\,
      O => \add_ln13_13_reg_789[4]_i_3_n_5\
    );
\add_ln13_13_reg_789_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_13_fu_479_p2(0),
      Q => add_ln13_13_reg_789(0),
      R => '0'
    );
\add_ln13_13_reg_789_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_13_fu_479_p2(1),
      Q => add_ln13_13_reg_789(1),
      R => '0'
    );
\add_ln13_13_reg_789_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_13_fu_479_p2(2),
      Q => add_ln13_13_reg_789(2),
      R => '0'
    );
\add_ln13_13_reg_789_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_13_fu_479_p2(3),
      Q => add_ln13_13_reg_789(3),
      R => '0'
    );
\add_ln13_13_reg_789_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_13_fu_479_p2(4),
      Q => add_ln13_13_reg_789(4),
      R => '0'
    );
\add_ln13_reg_695[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => Q(4),
      I1 => Q(9),
      I2 => Q(7),
      O => \add_ln13_reg_695[3]_i_1_n_5\
    );
\add_ln13_reg_695_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \add_ln13_reg_695[3]_i_1_n_5\,
      Q => add_ln13_reg_695(3),
      R => '0'
    );
\add_ln18_1_reg_845[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000000"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => height_0_reg_277(4),
      I2 => empty_32_reg_726(4),
      I3 => height_0_reg_277(2),
      I4 => \ap_CS_fsm[8]_i_2_n_5\,
      O => ap_NS_fsm12_out
    );
\add_ln18_1_reg_845[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln21_1_reg_826(3),
      I1 => p_cast4_reg_763(3),
      O => \add_ln18_1_reg_845[3]_i_2_n_5\
    );
\add_ln18_1_reg_845[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln21_1_reg_826(2),
      I1 => p_cast4_reg_763(2),
      O => \add_ln18_1_reg_845[3]_i_3_n_5\
    );
\add_ln18_1_reg_845[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln21_1_reg_826(1),
      I1 => p_cast4_reg_763(1),
      O => \add_ln18_1_reg_845[3]_i_4_n_5\
    );
\add_ln18_1_reg_845[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln21_1_reg_826(0),
      I1 => p_cast4_reg_763(0),
      O => \add_ln18_1_reg_845[3]_i_5_n_5\
    );
\add_ln18_1_reg_845[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln21_1_reg_826(4),
      I1 => p_cast4_reg_763(4),
      O => \add_ln18_1_reg_845[7]_i_2_n_5\
    );
\add_ln18_1_reg_845_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => add_ln18_1_fu_567_p2(0),
      Q => add_ln18_1_reg_845(0),
      R => '0'
    );
\add_ln18_1_reg_845_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => add_ln18_1_fu_567_p2(10),
      Q => add_ln18_1_reg_845(10),
      R => '0'
    );
\add_ln18_1_reg_845_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => add_ln18_1_fu_567_p2(11),
      Q => add_ln18_1_reg_845(11),
      R => '0'
    );
\add_ln18_1_reg_845_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln18_1_reg_845_reg[7]_i_1_n_5\,
      CO(3) => \add_ln18_1_reg_845_reg[11]_i_1_n_5\,
      CO(2) => \add_ln18_1_reg_845_reg[11]_i_1_n_6\,
      CO(1) => \add_ln18_1_reg_845_reg[11]_i_1_n_7\,
      CO(0) => \add_ln18_1_reg_845_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln21_1_reg_826(11 downto 8),
      O(3 downto 0) => add_ln18_1_fu_567_p2(11 downto 8),
      S(3 downto 0) => add_ln21_1_reg_826(11 downto 8)
    );
\add_ln18_1_reg_845_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => add_ln18_1_fu_567_p2(12),
      Q => add_ln18_1_reg_845(12),
      R => '0'
    );
\add_ln18_1_reg_845_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => add_ln18_1_fu_567_p2(13),
      Q => add_ln18_1_reg_845(13),
      R => '0'
    );
\add_ln18_1_reg_845_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln18_1_reg_845_reg[11]_i_1_n_5\,
      CO(3 downto 1) => \NLW_add_ln18_1_reg_845_reg[13]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln18_1_reg_845_reg[13]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => add_ln21_1_reg_826(12),
      O(3 downto 2) => \NLW_add_ln18_1_reg_845_reg[13]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln18_1_fu_567_p2(13 downto 12),
      S(3 downto 2) => B"00",
      S(1 downto 0) => add_ln21_1_reg_826(13 downto 12)
    );
\add_ln18_1_reg_845_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => add_ln18_1_fu_567_p2(1),
      Q => add_ln18_1_reg_845(1),
      R => '0'
    );
\add_ln18_1_reg_845_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => add_ln18_1_fu_567_p2(2),
      Q => add_ln18_1_reg_845(2),
      R => '0'
    );
\add_ln18_1_reg_845_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => add_ln18_1_fu_567_p2(3),
      Q => add_ln18_1_reg_845(3),
      R => '0'
    );
\add_ln18_1_reg_845_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln18_1_reg_845_reg[3]_i_1_n_5\,
      CO(2) => \add_ln18_1_reg_845_reg[3]_i_1_n_6\,
      CO(1) => \add_ln18_1_reg_845_reg[3]_i_1_n_7\,
      CO(0) => \add_ln18_1_reg_845_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln21_1_reg_826(3 downto 0),
      O(3 downto 0) => add_ln18_1_fu_567_p2(3 downto 0),
      S(3) => \add_ln18_1_reg_845[3]_i_2_n_5\,
      S(2) => \add_ln18_1_reg_845[3]_i_3_n_5\,
      S(1) => \add_ln18_1_reg_845[3]_i_4_n_5\,
      S(0) => \add_ln18_1_reg_845[3]_i_5_n_5\
    );
\add_ln18_1_reg_845_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => add_ln18_1_fu_567_p2(4),
      Q => add_ln18_1_reg_845(4),
      R => '0'
    );
\add_ln18_1_reg_845_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => add_ln18_1_fu_567_p2(5),
      Q => add_ln18_1_reg_845(5),
      R => '0'
    );
\add_ln18_1_reg_845_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => add_ln18_1_fu_567_p2(6),
      Q => add_ln18_1_reg_845(6),
      R => '0'
    );
\add_ln18_1_reg_845_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => add_ln18_1_fu_567_p2(7),
      Q => add_ln18_1_reg_845(7),
      R => '0'
    );
\add_ln18_1_reg_845_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln18_1_reg_845_reg[3]_i_1_n_5\,
      CO(3) => \add_ln18_1_reg_845_reg[7]_i_1_n_5\,
      CO(2) => \add_ln18_1_reg_845_reg[7]_i_1_n_6\,
      CO(1) => \add_ln18_1_reg_845_reg[7]_i_1_n_7\,
      CO(0) => \add_ln18_1_reg_845_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln21_1_reg_826(7 downto 4),
      O(3 downto 0) => add_ln18_1_fu_567_p2(7 downto 4),
      S(3 downto 1) => add_ln21_1_reg_826(7 downto 5),
      S(0) => \add_ln18_1_reg_845[7]_i_2_n_5\
    );
\add_ln18_1_reg_845_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => add_ln18_1_fu_567_p2(8),
      Q => add_ln18_1_reg_845(8),
      R => '0'
    );
\add_ln18_1_reg_845_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => add_ln18_1_fu_567_p2(9),
      Q => add_ln18_1_reg_845(9),
      R => '0'
    );
\add_ln18_2_reg_863[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[6]_0\(0),
      I1 => icmp_ln23_fu_571_p2,
      O => ap_NS_fsm11_out
    );
\add_ln18_2_reg_863[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_reg_731(3),
      I1 => o_count_2_reg_255(3),
      O => \add_ln18_2_reg_863[3]_i_2_n_5\
    );
\add_ln18_2_reg_863[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_reg_731(2),
      I1 => o_count_2_reg_255(2),
      O => \add_ln18_2_reg_863[3]_i_3_n_5\
    );
\add_ln18_2_reg_863[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_reg_731(2),
      I1 => o_count_2_reg_255(1),
      O => \add_ln18_2_reg_863[3]_i_4_n_5\
    );
\add_ln18_2_reg_863[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_reg_731(0),
      I1 => o_count_2_reg_255(0),
      O => \add_ln18_2_reg_863[3]_i_5_n_5\
    );
\add_ln18_2_reg_863[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_reg_731(4),
      I1 => o_count_2_reg_255(4),
      O => \add_ln18_2_reg_863[7]_i_2_n_5\
    );
\add_ln18_2_reg_863_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln18_2_fu_588_p2(0),
      Q => add_ln18_2_reg_863(0),
      R => '0'
    );
\add_ln18_2_reg_863_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln18_2_fu_588_p2(10),
      Q => add_ln18_2_reg_863(10),
      R => '0'
    );
\add_ln18_2_reg_863_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln18_2_fu_588_p2(11),
      Q => add_ln18_2_reg_863(11),
      R => '0'
    );
\add_ln18_2_reg_863_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln18_2_reg_863_reg[7]_i_1_n_5\,
      CO(3) => \add_ln18_2_reg_863_reg[11]_i_1_n_5\,
      CO(2) => \add_ln18_2_reg_863_reg[11]_i_1_n_6\,
      CO(1) => \add_ln18_2_reg_863_reg[11]_i_1_n_7\,
      CO(0) => \add_ln18_2_reg_863_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln18_2_fu_588_p2(11 downto 8),
      S(3 downto 0) => o_count_2_reg_255(11 downto 8)
    );
\add_ln18_2_reg_863_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln18_2_fu_588_p2(12),
      Q => add_ln18_2_reg_863(12),
      R => '0'
    );
\add_ln18_2_reg_863_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln18_2_fu_588_p2(13),
      Q => add_ln18_2_reg_863(13),
      R => '0'
    );
\add_ln18_2_reg_863_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln18_2_reg_863_reg[11]_i_1_n_5\,
      CO(3 downto 1) => \NLW_add_ln18_2_reg_863_reg[13]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln18_2_reg_863_reg[13]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_add_ln18_2_reg_863_reg[13]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln18_2_fu_588_p2(13 downto 12),
      S(3 downto 2) => B"00",
      S(1 downto 0) => o_count_2_reg_255(13 downto 12)
    );
\add_ln18_2_reg_863_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln18_2_fu_588_p2(1),
      Q => add_ln18_2_reg_863(1),
      R => '0'
    );
\add_ln18_2_reg_863_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln18_2_fu_588_p2(2),
      Q => add_ln18_2_reg_863(2),
      R => '0'
    );
\add_ln18_2_reg_863_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln18_2_fu_588_p2(3),
      Q => add_ln18_2_reg_863(3),
      R => '0'
    );
\add_ln18_2_reg_863_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln18_2_reg_863_reg[3]_i_1_n_5\,
      CO(2) => \add_ln18_2_reg_863_reg[3]_i_1_n_6\,
      CO(1) => \add_ln18_2_reg_863_reg[3]_i_1_n_7\,
      CO(0) => \add_ln18_2_reg_863_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => zext_ln13_reg_731(3 downto 2),
      DI(1) => zext_ln13_reg_731(2),
      DI(0) => zext_ln13_reg_731(0),
      O(3 downto 0) => add_ln18_2_fu_588_p2(3 downto 0),
      S(3) => \add_ln18_2_reg_863[3]_i_2_n_5\,
      S(2) => \add_ln18_2_reg_863[3]_i_3_n_5\,
      S(1) => \add_ln18_2_reg_863[3]_i_4_n_5\,
      S(0) => \add_ln18_2_reg_863[3]_i_5_n_5\
    );
\add_ln18_2_reg_863_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln18_2_fu_588_p2(4),
      Q => add_ln18_2_reg_863(4),
      R => '0'
    );
\add_ln18_2_reg_863_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln18_2_fu_588_p2(5),
      Q => add_ln18_2_reg_863(5),
      R => '0'
    );
\add_ln18_2_reg_863_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln18_2_fu_588_p2(6),
      Q => add_ln18_2_reg_863(6),
      R => '0'
    );
\add_ln18_2_reg_863_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln18_2_fu_588_p2(7),
      Q => add_ln18_2_reg_863(7),
      R => '0'
    );
\add_ln18_2_reg_863_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln18_2_reg_863_reg[3]_i_1_n_5\,
      CO(3) => \add_ln18_2_reg_863_reg[7]_i_1_n_5\,
      CO(2) => \add_ln18_2_reg_863_reg[7]_i_1_n_6\,
      CO(1) => \add_ln18_2_reg_863_reg[7]_i_1_n_7\,
      CO(0) => \add_ln18_2_reg_863_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => zext_ln13_reg_731(4),
      O(3 downto 0) => add_ln18_2_fu_588_p2(7 downto 4),
      S(3 downto 1) => o_count_2_reg_255(7 downto 5),
      S(0) => \add_ln18_2_reg_863[7]_i_2_n_5\
    );
\add_ln18_2_reg_863_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln18_2_fu_588_p2(8),
      Q => add_ln18_2_reg_863(8),
      R => '0'
    );
\add_ln18_2_reg_863_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln18_2_fu_588_p2(9),
      Q => add_ln18_2_reg_863(9),
      R => '0'
    );
\add_ln21_1_reg_826[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => o_count_0_reg_188(10),
      I1 => zext_ln13_5_reg_748(10),
      O => \add_ln21_1_reg_826[11]_i_2_n_5\
    );
\add_ln21_1_reg_826[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => o_count_0_reg_188(9),
      I1 => zext_ln13_5_reg_748(9),
      O => \add_ln21_1_reg_826[11]_i_3_n_5\
    );
\add_ln21_1_reg_826[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => o_count_0_reg_188(8),
      I1 => zext_ln13_5_reg_748(8),
      O => \add_ln21_1_reg_826[11]_i_4_n_5\
    );
\add_ln21_1_reg_826[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => o_count_0_reg_188(7),
      I1 => zext_ln13_5_reg_748(7),
      O => \add_ln21_1_reg_826[11]_i_5_n_5\
    );
\add_ln21_1_reg_826[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => zext_ln13_5_reg_748(10),
      I1 => o_count_0_reg_188(10),
      I2 => o_count_0_reg_188(11),
      I3 => zext_ln13_5_reg_748(11),
      O => \add_ln21_1_reg_826[11]_i_6_n_5\
    );
\add_ln21_1_reg_826[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => zext_ln13_5_reg_748(9),
      I1 => o_count_0_reg_188(9),
      I2 => o_count_0_reg_188(10),
      I3 => zext_ln13_5_reg_748(10),
      O => \add_ln21_1_reg_826[11]_i_7_n_5\
    );
\add_ln21_1_reg_826[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => zext_ln13_5_reg_748(8),
      I1 => o_count_0_reg_188(8),
      I2 => o_count_0_reg_188(9),
      I3 => zext_ln13_5_reg_748(9),
      O => \add_ln21_1_reg_826[11]_i_8_n_5\
    );
\add_ln21_1_reg_826[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => zext_ln13_5_reg_748(7),
      I1 => o_count_0_reg_188(7),
      I2 => o_count_0_reg_188(8),
      I3 => zext_ln13_5_reg_748(8),
      O => \add_ln21_1_reg_826[11]_i_9_n_5\
    );
\add_ln21_1_reg_826[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => zext_ln13_5_reg_748(11),
      I1 => o_count_0_reg_188(11),
      I2 => o_count_0_reg_188(12),
      O => \add_ln21_1_reg_826[13]_i_2_n_5\
    );
\add_ln21_1_reg_826[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_cast8_reg_753_reg_n_5_[2]\,
      I1 => zext_ln13_5_reg_748(2),
      I2 => o_count_0_reg_188(2),
      O => \add_ln21_1_reg_826[3]_i_2_n_5\
    );
\add_ln21_1_reg_826[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_cast8_reg_753_reg_n_5_[3]\,
      I1 => zext_ln13_5_reg_748(1),
      I2 => o_count_0_reg_188(1),
      O => \add_ln21_1_reg_826[3]_i_3_n_5\
    );
\add_ln21_1_reg_826[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_cast8_reg_753_reg_n_5_[0]\,
      I1 => o_count_0_reg_188(0),
      I2 => zext_ln13_5_reg_748(0),
      O => \add_ln21_1_reg_826[3]_i_4_n_5\
    );
\add_ln21_1_reg_826[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => o_count_0_reg_188(2),
      I1 => zext_ln13_5_reg_748(2),
      I2 => \p_cast8_reg_753_reg_n_5_[2]\,
      I3 => zext_ln13_5_reg_748(3),
      I4 => o_count_0_reg_188(3),
      I5 => \p_cast8_reg_753_reg_n_5_[3]\,
      O => \add_ln21_1_reg_826[3]_i_5_n_5\
    );
\add_ln21_1_reg_826[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => o_count_0_reg_188(1),
      I1 => zext_ln13_5_reg_748(1),
      I2 => \p_cast8_reg_753_reg_n_5_[3]\,
      I3 => zext_ln13_5_reg_748(2),
      I4 => o_count_0_reg_188(2),
      I5 => \p_cast8_reg_753_reg_n_5_[2]\,
      O => \add_ln21_1_reg_826[3]_i_6_n_5\
    );
\add_ln21_1_reg_826[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => zext_ln13_5_reg_748(0),
      I1 => o_count_0_reg_188(0),
      I2 => \p_cast8_reg_753_reg_n_5_[0]\,
      I3 => zext_ln13_5_reg_748(1),
      I4 => o_count_0_reg_188(1),
      I5 => \p_cast8_reg_753_reg_n_5_[3]\,
      O => \add_ln21_1_reg_826[3]_i_7_n_5\
    );
\add_ln21_1_reg_826[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \p_cast8_reg_753_reg_n_5_[0]\,
      I1 => o_count_0_reg_188(0),
      I2 => zext_ln13_5_reg_748(0),
      O => \add_ln21_1_reg_826[3]_i_8_n_5\
    );
\add_ln21_1_reg_826[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => o_count_0_reg_188(6),
      I1 => zext_ln13_5_reg_748(6),
      O => \add_ln21_1_reg_826[7]_i_2_n_5\
    );
\add_ln21_1_reg_826[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => o_count_0_reg_188(5),
      I1 => zext_ln13_5_reg_748(5),
      O => \add_ln21_1_reg_826[7]_i_3_n_5\
    );
\add_ln21_1_reg_826[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => zext_ln13_reg_731(4),
      I1 => zext_ln13_5_reg_748(4),
      I2 => o_count_0_reg_188(4),
      O => \add_ln21_1_reg_826[7]_i_4_n_5\
    );
\add_ln21_1_reg_826[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_cast8_reg_753_reg_n_5_[3]\,
      I1 => zext_ln13_5_reg_748(3),
      I2 => o_count_0_reg_188(3),
      O => \add_ln21_1_reg_826[7]_i_5_n_5\
    );
\add_ln21_1_reg_826[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => zext_ln13_5_reg_748(6),
      I1 => o_count_0_reg_188(6),
      I2 => o_count_0_reg_188(7),
      I3 => zext_ln13_5_reg_748(7),
      O => \add_ln21_1_reg_826[7]_i_6_n_5\
    );
\add_ln21_1_reg_826[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => zext_ln13_5_reg_748(5),
      I1 => o_count_0_reg_188(5),
      I2 => o_count_0_reg_188(6),
      I3 => zext_ln13_5_reg_748(6),
      O => \add_ln21_1_reg_826[7]_i_7_n_5\
    );
\add_ln21_1_reg_826[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => o_count_0_reg_188(4),
      I1 => zext_ln13_5_reg_748(4),
      I2 => zext_ln13_reg_731(4),
      I3 => o_count_0_reg_188(5),
      I4 => zext_ln13_5_reg_748(5),
      O => \add_ln21_1_reg_826[7]_i_8_n_5\
    );
\add_ln21_1_reg_826[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => o_count_0_reg_188(3),
      I1 => zext_ln13_5_reg_748(3),
      I2 => \p_cast8_reg_753_reg_n_5_[3]\,
      I3 => zext_ln13_5_reg_748(4),
      I4 => o_count_0_reg_188(4),
      I5 => zext_ln13_reg_731(4),
      O => \add_ln21_1_reg_826[7]_i_9_n_5\
    );
\add_ln21_1_reg_826_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => add_ln21_1_fu_546_p2(0),
      Q => add_ln21_1_reg_826(0),
      R => '0'
    );
\add_ln21_1_reg_826_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => add_ln21_1_fu_546_p2(10),
      Q => add_ln21_1_reg_826(10),
      R => '0'
    );
\add_ln21_1_reg_826_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => add_ln21_1_fu_546_p2(11),
      Q => add_ln21_1_reg_826(11),
      R => '0'
    );
\add_ln21_1_reg_826_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln21_1_reg_826_reg[7]_i_1_n_5\,
      CO(3) => \add_ln21_1_reg_826_reg[11]_i_1_n_5\,
      CO(2) => \add_ln21_1_reg_826_reg[11]_i_1_n_6\,
      CO(1) => \add_ln21_1_reg_826_reg[11]_i_1_n_7\,
      CO(0) => \add_ln21_1_reg_826_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln21_1_reg_826[11]_i_2_n_5\,
      DI(2) => \add_ln21_1_reg_826[11]_i_3_n_5\,
      DI(1) => \add_ln21_1_reg_826[11]_i_4_n_5\,
      DI(0) => \add_ln21_1_reg_826[11]_i_5_n_5\,
      O(3 downto 0) => add_ln21_1_fu_546_p2(11 downto 8),
      S(3) => \add_ln21_1_reg_826[11]_i_6_n_5\,
      S(2) => \add_ln21_1_reg_826[11]_i_7_n_5\,
      S(1) => \add_ln21_1_reg_826[11]_i_8_n_5\,
      S(0) => \add_ln21_1_reg_826[11]_i_9_n_5\
    );
\add_ln21_1_reg_826_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => add_ln21_1_fu_546_p2(12),
      Q => add_ln21_1_reg_826(12),
      R => '0'
    );
\add_ln21_1_reg_826_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => add_ln21_1_fu_546_p2(13),
      Q => add_ln21_1_reg_826(13),
      R => '0'
    );
\add_ln21_1_reg_826_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln21_1_reg_826_reg[11]_i_1_n_5\,
      CO(3 downto 1) => \NLW_add_ln21_1_reg_826_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln21_1_reg_826_reg[13]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => o_count_0_reg_188(12),
      O(3 downto 2) => \NLW_add_ln21_1_reg_826_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln21_1_fu_546_p2(13 downto 12),
      S(3 downto 2) => B"00",
      S(1) => o_count_0_reg_188(13),
      S(0) => \add_ln21_1_reg_826[13]_i_2_n_5\
    );
\add_ln21_1_reg_826_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => add_ln21_1_fu_546_p2(1),
      Q => add_ln21_1_reg_826(1),
      R => '0'
    );
\add_ln21_1_reg_826_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => add_ln21_1_fu_546_p2(2),
      Q => add_ln21_1_reg_826(2),
      R => '0'
    );
\add_ln21_1_reg_826_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => add_ln21_1_fu_546_p2(3),
      Q => add_ln21_1_reg_826(3),
      R => '0'
    );
\add_ln21_1_reg_826_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln21_1_reg_826_reg[3]_i_1_n_5\,
      CO(2) => \add_ln21_1_reg_826_reg[3]_i_1_n_6\,
      CO(1) => \add_ln21_1_reg_826_reg[3]_i_1_n_7\,
      CO(0) => \add_ln21_1_reg_826_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln21_1_reg_826[3]_i_2_n_5\,
      DI(2) => \add_ln21_1_reg_826[3]_i_3_n_5\,
      DI(1) => \add_ln21_1_reg_826[3]_i_4_n_5\,
      DI(0) => '0',
      O(3 downto 0) => add_ln21_1_fu_546_p2(3 downto 0),
      S(3) => \add_ln21_1_reg_826[3]_i_5_n_5\,
      S(2) => \add_ln21_1_reg_826[3]_i_6_n_5\,
      S(1) => \add_ln21_1_reg_826[3]_i_7_n_5\,
      S(0) => \add_ln21_1_reg_826[3]_i_8_n_5\
    );
\add_ln21_1_reg_826_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => add_ln21_1_fu_546_p2(4),
      Q => add_ln21_1_reg_826(4),
      R => '0'
    );
\add_ln21_1_reg_826_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => add_ln21_1_fu_546_p2(5),
      Q => add_ln21_1_reg_826(5),
      R => '0'
    );
\add_ln21_1_reg_826_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => add_ln21_1_fu_546_p2(6),
      Q => add_ln21_1_reg_826(6),
      R => '0'
    );
\add_ln21_1_reg_826_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => add_ln21_1_fu_546_p2(7),
      Q => add_ln21_1_reg_826(7),
      R => '0'
    );
\add_ln21_1_reg_826_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln21_1_reg_826_reg[3]_i_1_n_5\,
      CO(3) => \add_ln21_1_reg_826_reg[7]_i_1_n_5\,
      CO(2) => \add_ln21_1_reg_826_reg[7]_i_1_n_6\,
      CO(1) => \add_ln21_1_reg_826_reg[7]_i_1_n_7\,
      CO(0) => \add_ln21_1_reg_826_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln21_1_reg_826[7]_i_2_n_5\,
      DI(2) => \add_ln21_1_reg_826[7]_i_3_n_5\,
      DI(1) => \add_ln21_1_reg_826[7]_i_4_n_5\,
      DI(0) => \add_ln21_1_reg_826[7]_i_5_n_5\,
      O(3 downto 0) => add_ln21_1_fu_546_p2(7 downto 4),
      S(3) => \add_ln21_1_reg_826[7]_i_6_n_5\,
      S(2) => \add_ln21_1_reg_826[7]_i_7_n_5\,
      S(1) => \add_ln21_1_reg_826[7]_i_8_n_5\,
      S(0) => \add_ln21_1_reg_826[7]_i_9_n_5\
    );
\add_ln21_1_reg_826_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => add_ln21_1_fu_546_p2(8),
      Q => add_ln21_1_reg_826(8),
      R => '0'
    );
\add_ln21_1_reg_826_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => add_ln21_1_fu_546_p2(9),
      Q => add_ln21_1_reg_826(9),
      R => '0'
    );
\add_ln26_1_reg_858[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^i_count_2_reg_299_reg[13]_0\(0),
      O => add_ln26_1_fu_582_p2(0)
    );
\add_ln26_1_reg_858_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln26_1_fu_582_p2(0),
      Q => add_ln26_1_reg_858(0),
      R => '0'
    );
\add_ln26_1_reg_858_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln26_1_fu_582_p2(10),
      Q => add_ln26_1_reg_858(10),
      R => '0'
    );
\add_ln26_1_reg_858_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln26_1_fu_582_p2(11),
      Q => add_ln26_1_reg_858(11),
      R => '0'
    );
\add_ln26_1_reg_858_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln26_1_fu_582_p2(12),
      Q => add_ln26_1_reg_858(12),
      R => '0'
    );
\add_ln26_1_reg_858_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln26_1_reg_858_reg[8]_i_1_n_5\,
      CO(3) => \add_ln26_1_reg_858_reg[12]_i_1_n_5\,
      CO(2) => \add_ln26_1_reg_858_reg[12]_i_1_n_6\,
      CO(1) => \add_ln26_1_reg_858_reg[12]_i_1_n_7\,
      CO(0) => \add_ln26_1_reg_858_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln26_1_fu_582_p2(12 downto 9),
      S(3 downto 0) => \^i_count_2_reg_299_reg[13]_0\(12 downto 9)
    );
\add_ln26_1_reg_858_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln26_1_fu_582_p2(13),
      Q => add_ln26_1_reg_858(13),
      R => '0'
    );
\add_ln26_1_reg_858_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln26_1_reg_858_reg[12]_i_1_n_5\,
      CO(3 downto 0) => \NLW_add_ln26_1_reg_858_reg[13]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln26_1_reg_858_reg[13]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln26_1_fu_582_p2(13),
      S(3 downto 1) => B"000",
      S(0) => \^i_count_2_reg_299_reg[13]_0\(13)
    );
\add_ln26_1_reg_858_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln26_1_fu_582_p2(1),
      Q => add_ln26_1_reg_858(1),
      R => '0'
    );
\add_ln26_1_reg_858_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln26_1_fu_582_p2(2),
      Q => add_ln26_1_reg_858(2),
      R => '0'
    );
\add_ln26_1_reg_858_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln26_1_fu_582_p2(3),
      Q => add_ln26_1_reg_858(3),
      R => '0'
    );
\add_ln26_1_reg_858_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln26_1_fu_582_p2(4),
      Q => add_ln26_1_reg_858(4),
      R => '0'
    );
\add_ln26_1_reg_858_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln26_1_reg_858_reg[4]_i_1_n_5\,
      CO(2) => \add_ln26_1_reg_858_reg[4]_i_1_n_6\,
      CO(1) => \add_ln26_1_reg_858_reg[4]_i_1_n_7\,
      CO(0) => \add_ln26_1_reg_858_reg[4]_i_1_n_8\,
      CYINIT => \^i_count_2_reg_299_reg[13]_0\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln26_1_fu_582_p2(4 downto 1),
      S(3 downto 0) => \^i_count_2_reg_299_reg[13]_0\(4 downto 1)
    );
\add_ln26_1_reg_858_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln26_1_fu_582_p2(5),
      Q => add_ln26_1_reg_858(5),
      R => '0'
    );
\add_ln26_1_reg_858_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln26_1_fu_582_p2(6),
      Q => add_ln26_1_reg_858(6),
      R => '0'
    );
\add_ln26_1_reg_858_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln26_1_fu_582_p2(7),
      Q => add_ln26_1_reg_858(7),
      R => '0'
    );
\add_ln26_1_reg_858_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln26_1_fu_582_p2(8),
      Q => add_ln26_1_reg_858(8),
      R => '0'
    );
\add_ln26_1_reg_858_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln26_1_reg_858_reg[4]_i_1_n_5\,
      CO(3) => \add_ln26_1_reg_858_reg[8]_i_1_n_5\,
      CO(2) => \add_ln26_1_reg_858_reg[8]_i_1_n_6\,
      CO(1) => \add_ln26_1_reg_858_reg[8]_i_1_n_7\,
      CO(0) => \add_ln26_1_reg_858_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln26_1_fu_582_p2(8 downto 5),
      S(3 downto 0) => \^i_count_2_reg_299_reg[13]_0\(8 downto 5)
    );
\add_ln26_1_reg_858_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln26_1_fu_582_p2(9),
      Q => add_ln26_1_reg_858(9),
      R => '0'
    );
\add_ln26_reg_840[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28AAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => height_0_reg_277(4),
      I2 => empty_32_reg_726(4),
      I3 => height_0_reg_277(2),
      I4 => \ap_CS_fsm[8]_i_2_n_5\,
      O => i_count_2_reg_2990
    );
\add_ln26_reg_840[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_2_reg_738(3),
      I1 => i_count_1_reg_266(3),
      O => \add_ln26_reg_840[3]_i_2_n_5\
    );
\add_ln26_reg_840[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_count_1_reg_266(2),
      O => \add_ln26_reg_840[3]_i_3_n_5\
    );
\add_ln26_reg_840[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_2_reg_738(1),
      I1 => i_count_1_reg_266(1),
      O => \add_ln26_reg_840[3]_i_4_n_5\
    );
\add_ln26_reg_840[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_2_reg_738(0),
      I1 => i_count_1_reg_266(0),
      O => \add_ln26_reg_840[3]_i_5_n_5\
    );
\add_ln26_reg_840[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_2_reg_738(4),
      I1 => i_count_1_reg_266(4),
      O => \add_ln26_reg_840[7]_i_2_n_5\
    );
\add_ln26_reg_840_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_2990,
      D => add_ln26_fu_562_p2(0),
      Q => add_ln26_reg_840(0),
      R => '0'
    );
\add_ln26_reg_840_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_2990,
      D => add_ln26_fu_562_p2(10),
      Q => add_ln26_reg_840(10),
      R => '0'
    );
\add_ln26_reg_840_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_2990,
      D => add_ln26_fu_562_p2(11),
      Q => add_ln26_reg_840(11),
      R => '0'
    );
\add_ln26_reg_840_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln26_reg_840_reg[7]_i_1_n_5\,
      CO(3) => \add_ln26_reg_840_reg[11]_i_1_n_5\,
      CO(2) => \add_ln26_reg_840_reg[11]_i_1_n_6\,
      CO(1) => \add_ln26_reg_840_reg[11]_i_1_n_7\,
      CO(0) => \add_ln26_reg_840_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln26_fu_562_p2(11 downto 8),
      S(3 downto 0) => i_count_1_reg_266(11 downto 8)
    );
\add_ln26_reg_840_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_2990,
      D => add_ln26_fu_562_p2(12),
      Q => add_ln26_reg_840(12),
      R => '0'
    );
\add_ln26_reg_840_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_2990,
      D => add_ln26_fu_562_p2(13),
      Q => add_ln26_reg_840(13),
      R => '0'
    );
\add_ln26_reg_840_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln26_reg_840_reg[11]_i_1_n_5\,
      CO(3 downto 1) => \NLW_add_ln26_reg_840_reg[13]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln26_reg_840_reg[13]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_add_ln26_reg_840_reg[13]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln26_fu_562_p2(13 downto 12),
      S(3 downto 2) => B"00",
      S(1 downto 0) => i_count_1_reg_266(13 downto 12)
    );
\add_ln26_reg_840_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_2990,
      D => add_ln26_fu_562_p2(1),
      Q => add_ln26_reg_840(1),
      R => '0'
    );
\add_ln26_reg_840_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_2990,
      D => add_ln26_fu_562_p2(2),
      Q => add_ln26_reg_840(2),
      R => '0'
    );
\add_ln26_reg_840_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_2990,
      D => add_ln26_fu_562_p2(3),
      Q => add_ln26_reg_840(3),
      R => '0'
    );
\add_ln26_reg_840_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln26_reg_840_reg[3]_i_1_n_5\,
      CO(2) => \add_ln26_reg_840_reg[3]_i_1_n_6\,
      CO(1) => \add_ln26_reg_840_reg[3]_i_1_n_7\,
      CO(0) => \add_ln26_reg_840_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => zext_ln13_2_reg_738(3),
      DI(2) => '1',
      DI(1 downto 0) => zext_ln13_2_reg_738(1 downto 0),
      O(3 downto 0) => add_ln26_fu_562_p2(3 downto 0),
      S(3) => \add_ln26_reg_840[3]_i_2_n_5\,
      S(2) => \add_ln26_reg_840[3]_i_3_n_5\,
      S(1) => \add_ln26_reg_840[3]_i_4_n_5\,
      S(0) => \add_ln26_reg_840[3]_i_5_n_5\
    );
\add_ln26_reg_840_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_2990,
      D => add_ln26_fu_562_p2(4),
      Q => add_ln26_reg_840(4),
      R => '0'
    );
\add_ln26_reg_840_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_2990,
      D => add_ln26_fu_562_p2(5),
      Q => add_ln26_reg_840(5),
      R => '0'
    );
\add_ln26_reg_840_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_2990,
      D => add_ln26_fu_562_p2(6),
      Q => add_ln26_reg_840(6),
      R => '0'
    );
\add_ln26_reg_840_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_2990,
      D => add_ln26_fu_562_p2(7),
      Q => add_ln26_reg_840(7),
      R => '0'
    );
\add_ln26_reg_840_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln26_reg_840_reg[3]_i_1_n_5\,
      CO(3) => \add_ln26_reg_840_reg[7]_i_1_n_5\,
      CO(2) => \add_ln26_reg_840_reg[7]_i_1_n_6\,
      CO(1) => \add_ln26_reg_840_reg[7]_i_1_n_7\,
      CO(0) => \add_ln26_reg_840_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => zext_ln13_2_reg_738(4),
      O(3 downto 0) => add_ln26_fu_562_p2(7 downto 4),
      S(3 downto 1) => i_count_1_reg_266(7 downto 5),
      S(0) => \add_ln26_reg_840[7]_i_2_n_5\
    );
\add_ln26_reg_840_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_2990,
      D => add_ln26_fu_562_p2(8),
      Q => add_ln26_reg_840(8),
      R => '0'
    );
\add_ln26_reg_840_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_2990,
      D => add_ln26_fu_562_p2(9),
      Q => add_ln26_reg_840(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_443_ap_ready,
      I1 => grp_padding2d_fix16_fu_443_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      O => grp_padding2d_fix16_fu_443_ap_done
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008000000008008"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \ap_CS_fsm[3]_i_3_n_5\,
      I2 => depth_0_reg_212(0),
      I3 => empty_33_reg_795(0),
      I4 => depth_0_reg_212(4),
      I5 => empty_33_reg_795(4),
      O => grp_padding2d_fix16_fu_443_ap_ready
    );
\ap_CS_fsm[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_443_ap_ready,
      I1 => grp_padding2d_fix16_fu_443_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(3),
      I4 => Q(4),
      O => D(2)
    );
\ap_CS_fsm[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_443_ap_ready,
      I1 => grp_padding2d_fix16_fu_443_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(4),
      O => D(3)
    );
\ap_CS_fsm[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_443_ap_ready,
      I1 => grp_padding2d_fix16_fu_443_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(6),
      I4 => Q(7),
      O => D(4)
    );
\ap_CS_fsm[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_443_ap_ready,
      I1 => grp_padding2d_fix16_fu_443_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(7),
      O => D(5)
    );
\ap_CS_fsm[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_443_ap_ready,
      I1 => grp_padding2d_fix16_fu_443_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(8),
      I4 => Q(9),
      O => D(6)
    );
\ap_CS_fsm[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_443_ap_ready,
      I1 => grp_padding2d_fix16_fu_443_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(9),
      O => D(7)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => ap_CS_fsm_state2,
      O => sel
    );
\ap_CS_fsm[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_443_ap_ready,
      I1 => grp_padding2d_fix16_fu_443_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(11),
      I4 => Q(12),
      O => D(8)
    );
\ap_CS_fsm[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_443_ap_ready,
      I1 => grp_padding2d_fix16_fu_443_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(12),
      O => D(9)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => ap_NS_fsm13_out,
      I1 => ap_CS_fsm_state4,
      I2 => \ap_CS_fsm[3]_i_2_n_5\,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_443_ap_ready,
      I1 => grp_padding2d_fix16_fu_443_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(0),
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AA2AAAAAAAA2AA2"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \ap_CS_fsm[3]_i_3_n_5\,
      I2 => depth_0_reg_212(0),
      I3 => empty_33_reg_795(0),
      I4 => depth_0_reg_212(4),
      I5 => empty_33_reg_795(4),
      O => \ap_CS_fsm[3]_i_2_n_5\
    );
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1001"
    )
        port map (
      I0 => depth_0_reg_212(2),
      I1 => depth_0_reg_212(1),
      I2 => depth_0_reg_212(3),
      I3 => empty_33_reg_795(3),
      O => \ap_CS_fsm[3]_i_3_n_5\
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ap_NS_fsm13_out,
      I1 => ap_CS_fsm_state4,
      I2 => icmp_ln30_fu_604_p2,
      I3 => ap_CS_fsm_state8,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_443_ap_ready,
      I1 => grp_padding2d_fix16_fu_443_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[5]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF28AAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => height_0_reg_277(4),
      I2 => empty_32_reg_726(4),
      I3 => height_0_reg_277(2),
      I4 => \ap_CS_fsm[8]_i_2_n_5\,
      I5 => \^ap_cs_fsm_reg[6]_0\(1),
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[6]_0\(0),
      I1 => icmp_ln23_fu_571_p2,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => icmp_ln30_fu_604_p2,
      I1 => ap_CS_fsm_state8,
      I2 => icmp_ln23_fu_571_p2,
      I3 => \^ap_cs_fsm_reg[6]_0\(0),
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => o_count_4_reg_309_reg(3),
      I1 => phi_ln13_1_reg_233_reg(3),
      I2 => o_count_4_reg_309_reg(4),
      I3 => phi_ln13_1_reg_233_reg(4),
      I4 => phi_ln13_1_reg_233_reg(5),
      I5 => o_count_4_reg_309_reg(5),
      O => \ap_CS_fsm[7]_i_10_n_5\
    );
\ap_CS_fsm[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => o_count_4_reg_309_reg(0),
      I1 => phi_ln13_1_reg_233_reg(0),
      I2 => o_count_4_reg_309_reg(1),
      I3 => phi_ln13_1_reg_233_reg(1),
      I4 => phi_ln13_1_reg_233_reg(2),
      I5 => o_count_4_reg_309_reg(2),
      O => \ap_CS_fsm[7]_i_11_n_5\
    );
\ap_CS_fsm[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => o_count_3_reg_288_reg(9),
      I1 => o_count_reg_244_reg(9),
      I2 => o_count_3_reg_288_reg(10),
      I3 => o_count_reg_244_reg(10),
      I4 => o_count_reg_244_reg(11),
      I5 => o_count_3_reg_288_reg(11),
      O => \ap_CS_fsm[7]_i_12_n_5\
    );
\ap_CS_fsm[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => o_count_3_reg_288_reg(6),
      I1 => o_count_reg_244_reg(6),
      I2 => o_count_3_reg_288_reg(7),
      I3 => o_count_reg_244_reg(7),
      I4 => o_count_reg_244_reg(8),
      I5 => o_count_3_reg_288_reg(8),
      O => \ap_CS_fsm[7]_i_13_n_5\
    );
\ap_CS_fsm[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => o_count_3_reg_288_reg(3),
      I1 => o_count_reg_244_reg(3),
      I2 => o_count_3_reg_288_reg(4),
      I3 => o_count_reg_244_reg(4),
      I4 => o_count_reg_244_reg(5),
      I5 => o_count_3_reg_288_reg(5),
      O => \ap_CS_fsm[7]_i_14_n_5\
    );
\ap_CS_fsm[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => o_count_3_reg_288_reg(0),
      I1 => o_count_reg_244_reg(0),
      I2 => o_count_3_reg_288_reg(1),
      I3 => o_count_reg_244_reg(1),
      I4 => o_count_reg_244_reg(2),
      I5 => o_count_3_reg_288_reg(2),
      O => \ap_CS_fsm[7]_i_15_n_5\
    );
\ap_CS_fsm[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => o_count_4_reg_309_reg(12),
      I1 => phi_ln13_1_reg_233_reg(12),
      I2 => o_count_4_reg_309_reg(13),
      I3 => phi_ln13_1_reg_233_reg(13),
      O => \ap_CS_fsm[7]_i_5_n_5\
    );
\ap_CS_fsm[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => o_count_3_reg_288_reg(12),
      I1 => o_count_reg_244_reg(12),
      I2 => o_count_3_reg_288_reg(13),
      I3 => o_count_reg_244_reg(13),
      O => \ap_CS_fsm[7]_i_7_n_5\
    );
\ap_CS_fsm[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => o_count_4_reg_309_reg(9),
      I1 => phi_ln13_1_reg_233_reg(9),
      I2 => o_count_4_reg_309_reg(10),
      I3 => phi_ln13_1_reg_233_reg(10),
      I4 => phi_ln13_1_reg_233_reg(11),
      I5 => o_count_4_reg_309_reg(11),
      O => \ap_CS_fsm[7]_i_8_n_5\
    );
\ap_CS_fsm[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => o_count_4_reg_309_reg(6),
      I1 => phi_ln13_1_reg_233_reg(6),
      I2 => o_count_4_reg_309_reg(7),
      I3 => phi_ln13_1_reg_233_reg(7),
      I4 => phi_ln13_1_reg_233_reg(8),
      I5 => o_count_4_reg_309_reg(8),
      O => \ap_CS_fsm[7]_i_9_n_5\
    );
\ap_CS_fsm[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF82000000"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => height_0_reg_277(4),
      I2 => empty_32_reg_726(4),
      I3 => height_0_reg_277(2),
      I4 => \ap_CS_fsm[8]_i_2_n_5\,
      I5 => o_count_5_reg_3191,
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => empty_32_reg_726(3),
      I1 => height_0_reg_277(3),
      I2 => empty_32_reg_726(0),
      I3 => height_0_reg_277(0),
      I4 => height_0_reg_277(1),
      I5 => empty_32_reg_726(1),
      O => \ap_CS_fsm[8]_i_2_n_5\
    );
\ap_CS_fsm[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28AAAA28AAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => o_count_5_reg_319_reg(4),
      I2 => \indvars_iv_reg_148_reg_n_5_[4]\,
      I3 => o_count_5_reg_319_reg(0),
      I4 => \indvars_iv_reg_148_reg_n_5_[0]\,
      I5 => \indvars_iv10_reg_178[13]_i_3_n_5\,
      O => o_count_5_reg_3191
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_padding2d_fix16_fu_443_ap_done,
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm14_out,
      Q => ap_CS_fsm_state2,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => sel,
      Q => ap_CS_fsm_state3,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => SR(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => SR(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => \^ap_cs_fsm_reg[6]_0\(0),
      R => SR(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => \^ap_cs_fsm_reg[6]_0\(1),
      R => SR(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => SR(0)
    );
\ap_CS_fsm_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[7]_i_4_n_5\,
      CO(3 downto 1) => \NLW_ap_CS_fsm_reg[7]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln30_fu_604_p2,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ap_CS_fsm[7]_i_5_n_5\
    );
\ap_CS_fsm_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[7]_i_6_n_5\,
      CO(3 downto 1) => \NLW_ap_CS_fsm_reg[7]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln23_fu_571_p2,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[7]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ap_CS_fsm[7]_i_7_n_5\
    );
\ap_CS_fsm_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[7]_i_4_n_5\,
      CO(2) => \ap_CS_fsm_reg[7]_i_4_n_6\,
      CO(1) => \ap_CS_fsm_reg[7]_i_4_n_7\,
      CO(0) => \ap_CS_fsm_reg[7]_i_4_n_8\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[7]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[7]_i_8_n_5\,
      S(2) => \ap_CS_fsm[7]_i_9_n_5\,
      S(1) => \ap_CS_fsm[7]_i_10_n_5\,
      S(0) => \ap_CS_fsm[7]_i_11_n_5\
    );
\ap_CS_fsm_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[7]_i_6_n_5\,
      CO(2) => \ap_CS_fsm_reg[7]_i_6_n_6\,
      CO(1) => \ap_CS_fsm_reg[7]_i_6_n_7\,
      CO(0) => \ap_CS_fsm_reg[7]_i_6_n_8\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[7]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[7]_i_12_n_5\,
      S(2) => \ap_CS_fsm[7]_i_13_n_5\,
      S(1) => \ap_CS_fsm[7]_i_14_n_5\,
      S(0) => \ap_CS_fsm[7]_i_15_n_5\
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => SR(0)
    );
\depth_0_reg_212_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => depth_reg_808(0),
      Q => depth_0_reg_212(0),
      R => ap_CS_fsm_state2
    );
\depth_0_reg_212_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => depth_reg_808(1),
      Q => depth_0_reg_212(1),
      R => ap_CS_fsm_state2
    );
\depth_0_reg_212_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => depth_reg_808(2),
      Q => depth_0_reg_212(2),
      R => ap_CS_fsm_state2
    );
\depth_0_reg_212_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => depth_reg_808(3),
      Q => depth_0_reg_212(3),
      R => ap_CS_fsm_state2
    );
\depth_0_reg_212_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => depth_reg_808(4),
      Q => depth_0_reg_212(4),
      R => ap_CS_fsm_state2
    );
\depth_reg_808[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => depth_0_reg_212(0),
      O => depth_fu_509_p2(0)
    );
\depth_reg_808[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => depth_0_reg_212(0),
      I1 => depth_0_reg_212(1),
      O => depth_fu_509_p2(1)
    );
\depth_reg_808[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => depth_0_reg_212(0),
      I1 => depth_0_reg_212(1),
      I2 => depth_0_reg_212(2),
      O => depth_fu_509_p2(2)
    );
\depth_reg_808[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => depth_0_reg_212(2),
      I1 => depth_0_reg_212(1),
      I2 => depth_0_reg_212(0),
      I3 => depth_0_reg_212(3),
      O => depth_fu_509_p2(3)
    );
\depth_reg_808[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => depth_0_reg_212(3),
      I1 => depth_0_reg_212(0),
      I2 => depth_0_reg_212(1),
      I3 => depth_0_reg_212(2),
      I4 => depth_0_reg_212(4),
      O => depth_fu_509_p2(4)
    );
\depth_reg_808_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => depth_fu_509_p2(0),
      Q => depth_reg_808(0),
      R => '0'
    );
\depth_reg_808_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => depth_fu_509_p2(1),
      Q => depth_reg_808(1),
      R => '0'
    );
\depth_reg_808_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => depth_fu_509_p2(2),
      Q => depth_reg_808(2),
      R => '0'
    );
\depth_reg_808_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => depth_fu_509_p2(3),
      Q => depth_reg_808(3),
      R => '0'
    );
\depth_reg_808_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => depth_fu_509_p2(4),
      Q => depth_reg_808(4),
      R => '0'
    );
\empty_30_reg_711[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(9),
      I1 => Q(4),
      I2 => Q(7),
      O => empty_30_fu_360_p2(2)
    );
\empty_30_reg_711[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_padding2d_fix16_fu_443_ap_start_reg,
      O => ap_NS_fsm14_out
    );
\empty_30_reg_711[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => Q(9),
      I1 => Q(4),
      I2 => Q(7),
      O => \empty_30_reg_711[3]_i_2_n_5\
    );
\empty_30_reg_711[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      O => \empty_30_reg_711[4]_i_1_n_5\
    );
\empty_30_reg_711_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => empty_30_fu_360_p2(2),
      Q => empty_30_reg_711(2),
      R => '0'
    );
\empty_30_reg_711_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \empty_30_reg_711[3]_i_2_n_5\,
      Q => empty_30_reg_711(3),
      R => '0'
    );
\empty_30_reg_711_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \empty_30_reg_711[4]_i_1_n_5\,
      Q => empty_30_reg_711(4),
      R => '0'
    );
\empty_32_reg_726_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => Q(7),
      Q => empty_32_reg_726(0),
      R => '0'
    );
\empty_32_reg_726_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => grp_padding2d_fix16_fu_443_input_height(1),
      Q => empty_32_reg_726(1),
      R => '0'
    );
\empty_32_reg_726_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => grp_padding2d_fix16_fu_443_input_height(3),
      Q => empty_32_reg_726(3),
      R => '0'
    );
\empty_32_reg_726_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => grp_padding2d_fix16_fu_443_input_height(4),
      Q => empty_32_reg_726(4),
      R => '0'
    );
\empty_33_reg_795[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(9),
      I1 => Q(7),
      I2 => Q(4),
      I3 => Q(12),
      O => grp_padding2d_fix16_fu_443_input_depth(0)
    );
\empty_33_reg_795[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(7),
      I1 => Q(9),
      O => \empty_33_reg_795[3]_i_1_n_5\
    );
\empty_33_reg_795[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => Q(4),
      I1 => Q(12),
      I2 => Q(9),
      I3 => Q(7),
      O => grp_padding2d_fix16_fu_443_input_depth(4)
    );
\empty_33_reg_795_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_padding2d_fix16_fu_443_input_depth(0),
      Q => empty_33_reg_795(0),
      R => '0'
    );
\empty_33_reg_795_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \empty_33_reg_795[3]_i_1_n_5\,
      Q => empty_33_reg_795(3),
      R => '0'
    );
\empty_33_reg_795_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_padding2d_fix16_fu_443_input_depth(4),
      Q => empty_33_reg_795(4),
      R => '0'
    );
grp_padding2d_fix16_fu_443_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_443_ap_ready,
      I1 => grp_padding2d_fix16_fu_443_ap_start_reg0,
      I2 => grp_padding2d_fix16_fu_443_ap_start_reg,
      O => grp_padding2d_fix16_fu_443_ap_start_reg_reg
    );
\height_0_reg_277[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200000000"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => o_count_1_reg_223_reg(4),
      I2 => indvars_iv2_reg_138_reg(4),
      I3 => o_count_1_reg_223_reg(0),
      I4 => indvars_iv2_reg_138_reg(0),
      I5 => \height_0_reg_277[4]_i_3_n_5\,
      O => ap_NS_fsm13_out
    );
\height_0_reg_277[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => icmp_ln30_fu_604_p2,
      O => ap_NS_fsm10_out
    );
\height_0_reg_277[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvars_iv2_reg_138_reg(3),
      I1 => o_count_1_reg_223_reg(3),
      I2 => indvars_iv2_reg_138_reg(1),
      I3 => o_count_1_reg_223_reg(1),
      I4 => o_count_1_reg_223_reg(2),
      I5 => indvars_iv2_reg_138_reg(2),
      O => \height_0_reg_277[4]_i_3_n_5\
    );
\height_0_reg_277_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => height_reg_835(0),
      Q => height_0_reg_277(0),
      R => ap_NS_fsm13_out
    );
\height_0_reg_277_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => height_reg_835(1),
      Q => height_0_reg_277(1),
      R => ap_NS_fsm13_out
    );
\height_0_reg_277_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => height_reg_835(2),
      Q => height_0_reg_277(2),
      R => ap_NS_fsm13_out
    );
\height_0_reg_277_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => height_reg_835(3),
      Q => height_0_reg_277(3),
      R => ap_NS_fsm13_out
    );
\height_0_reg_277_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => height_reg_835(4),
      Q => height_0_reg_277(4),
      R => ap_NS_fsm13_out
    );
\height_reg_835[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => height_0_reg_277(0),
      O => height_fu_556_p2(0)
    );
\height_reg_835[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => height_0_reg_277(0),
      I1 => height_0_reg_277(1),
      O => height_fu_556_p2(1)
    );
\height_reg_835[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => height_0_reg_277(0),
      I1 => height_0_reg_277(1),
      I2 => height_0_reg_277(2),
      O => height_fu_556_p2(2)
    );
\height_reg_835[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => height_0_reg_277(2),
      I1 => height_0_reg_277(1),
      I2 => height_0_reg_277(0),
      I3 => height_0_reg_277(3),
      O => height_fu_556_p2(3)
    );
\height_reg_835[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => height_0_reg_277(3),
      I1 => height_0_reg_277(0),
      I2 => height_0_reg_277(1),
      I3 => height_0_reg_277(2),
      I4 => height_0_reg_277(4),
      O => height_fu_556_p2(4)
    );
\height_reg_835_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => height_fu_556_p2(0),
      Q => height_reg_835(0),
      R => '0'
    );
\height_reg_835_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => height_fu_556_p2(1),
      Q => height_reg_835(1),
      R => '0'
    );
\height_reg_835_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => height_fu_556_p2(2),
      Q => height_reg_835(2),
      R => '0'
    );
\height_reg_835_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => height_fu_556_p2(3),
      Q => height_reg_835(3),
      R => '0'
    );
\height_reg_835_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => height_fu_556_p2(4),
      Q => height_reg_835(4),
      R => '0'
    );
\i_count_0_reg_200_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_count_reg_821(0),
      Q => i_count_0_reg_200(0),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_200_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_count_reg_821(10),
      Q => i_count_0_reg_200(10),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_200_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_count_reg_821(11),
      Q => i_count_0_reg_200(11),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_200_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_count_reg_821(12),
      Q => i_count_0_reg_200(12),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_200_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_count_reg_821(13),
      Q => i_count_0_reg_200(13),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_200_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_count_reg_821(1),
      Q => i_count_0_reg_200(1),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_200_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_count_reg_821(2),
      Q => i_count_0_reg_200(2),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_200_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_count_reg_821(3),
      Q => i_count_0_reg_200(3),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_200_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_count_reg_821(4),
      Q => i_count_0_reg_200(4),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_200_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_count_reg_821(5),
      Q => i_count_0_reg_200(5),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_200_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_count_reg_821(6),
      Q => i_count_0_reg_200(6),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_200_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_count_reg_821(7),
      Q => i_count_0_reg_200(7),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_200_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_count_reg_821(8),
      Q => i_count_0_reg_200(8),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_200_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_count_reg_821(9),
      Q => i_count_0_reg_200(9),
      R => ap_CS_fsm_state2
    );
\i_count_1_reg_266[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_count_0_reg_200(0),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln26_reg_840(0),
      O => \i_count_1_reg_266[0]_i_1_n_5\
    );
\i_count_1_reg_266[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_count_0_reg_200(10),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln26_reg_840(10),
      O => \i_count_1_reg_266[10]_i_1_n_5\
    );
\i_count_1_reg_266[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_count_0_reg_200(11),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln26_reg_840(11),
      O => \i_count_1_reg_266[11]_i_1_n_5\
    );
\i_count_1_reg_266[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_count_0_reg_200(12),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln26_reg_840(12),
      O => \i_count_1_reg_266[12]_i_1_n_5\
    );
\i_count_1_reg_266[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_count_0_reg_200(13),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln26_reg_840(13),
      O => \i_count_1_reg_266[13]_i_1_n_5\
    );
\i_count_1_reg_266[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_count_0_reg_200(1),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln26_reg_840(1),
      O => \i_count_1_reg_266[1]_i_1_n_5\
    );
\i_count_1_reg_266[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_count_0_reg_200(2),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln26_reg_840(2),
      O => \i_count_1_reg_266[2]_i_1_n_5\
    );
\i_count_1_reg_266[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_count_0_reg_200(3),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln26_reg_840(3),
      O => \i_count_1_reg_266[3]_i_1_n_5\
    );
\i_count_1_reg_266[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_count_0_reg_200(4),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln26_reg_840(4),
      O => \i_count_1_reg_266[4]_i_1_n_5\
    );
\i_count_1_reg_266[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_count_0_reg_200(5),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln26_reg_840(5),
      O => \i_count_1_reg_266[5]_i_1_n_5\
    );
\i_count_1_reg_266[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_count_0_reg_200(6),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln26_reg_840(6),
      O => \i_count_1_reg_266[6]_i_1_n_5\
    );
\i_count_1_reg_266[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_count_0_reg_200(7),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln26_reg_840(7),
      O => \i_count_1_reg_266[7]_i_1_n_5\
    );
\i_count_1_reg_266[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_count_0_reg_200(8),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln26_reg_840(8),
      O => \i_count_1_reg_266[8]_i_1_n_5\
    );
\i_count_1_reg_266[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_count_0_reg_200(9),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln26_reg_840(9),
      O => \i_count_1_reg_266[9]_i_1_n_5\
    );
\i_count_1_reg_266_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \i_count_1_reg_266[0]_i_1_n_5\,
      Q => i_count_1_reg_266(0),
      R => '0'
    );
\i_count_1_reg_266_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \i_count_1_reg_266[10]_i_1_n_5\,
      Q => i_count_1_reg_266(10),
      R => '0'
    );
\i_count_1_reg_266_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \i_count_1_reg_266[11]_i_1_n_5\,
      Q => i_count_1_reg_266(11),
      R => '0'
    );
\i_count_1_reg_266_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \i_count_1_reg_266[12]_i_1_n_5\,
      Q => i_count_1_reg_266(12),
      R => '0'
    );
\i_count_1_reg_266_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \i_count_1_reg_266[13]_i_1_n_5\,
      Q => i_count_1_reg_266(13),
      R => '0'
    );
\i_count_1_reg_266_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \i_count_1_reg_266[1]_i_1_n_5\,
      Q => i_count_1_reg_266(1),
      R => '0'
    );
\i_count_1_reg_266_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \i_count_1_reg_266[2]_i_1_n_5\,
      Q => i_count_1_reg_266(2),
      R => '0'
    );
\i_count_1_reg_266_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \i_count_1_reg_266[3]_i_1_n_5\,
      Q => i_count_1_reg_266(3),
      R => '0'
    );
\i_count_1_reg_266_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \i_count_1_reg_266[4]_i_1_n_5\,
      Q => i_count_1_reg_266(4),
      R => '0'
    );
\i_count_1_reg_266_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \i_count_1_reg_266[5]_i_1_n_5\,
      Q => i_count_1_reg_266(5),
      R => '0'
    );
\i_count_1_reg_266_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \i_count_1_reg_266[6]_i_1_n_5\,
      Q => i_count_1_reg_266(6),
      R => '0'
    );
\i_count_1_reg_266_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \i_count_1_reg_266[7]_i_1_n_5\,
      Q => i_count_1_reg_266(7),
      R => '0'
    );
\i_count_1_reg_266_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \i_count_1_reg_266[8]_i_1_n_5\,
      Q => i_count_1_reg_266(8),
      R => '0'
    );
\i_count_1_reg_266_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \i_count_1_reg_266[9]_i_1_n_5\,
      Q => i_count_1_reg_266(9),
      R => '0'
    );
\i_count_2_reg_299[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_1_reg_858(0),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => i_count_1_reg_266(0),
      O => \i_count_2_reg_299[0]_i_1_n_5\
    );
\i_count_2_reg_299[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_1_reg_858(10),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => i_count_1_reg_266(10),
      O => \i_count_2_reg_299[10]_i_1_n_5\
    );
\i_count_2_reg_299[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_1_reg_858(11),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => i_count_1_reg_266(11),
      O => \i_count_2_reg_299[11]_i_1_n_5\
    );
\i_count_2_reg_299[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_1_reg_858(12),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => i_count_1_reg_266(12),
      O => \i_count_2_reg_299[12]_i_1_n_5\
    );
\i_count_2_reg_299[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_1_reg_858(13),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => i_count_1_reg_266(13),
      O => \i_count_2_reg_299[13]_i_1_n_5\
    );
\i_count_2_reg_299[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_1_reg_858(1),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => i_count_1_reg_266(1),
      O => \i_count_2_reg_299[1]_i_1_n_5\
    );
\i_count_2_reg_299[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_1_reg_858(2),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => i_count_1_reg_266(2),
      O => \i_count_2_reg_299[2]_i_1_n_5\
    );
\i_count_2_reg_299[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_1_reg_858(3),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => i_count_1_reg_266(3),
      O => \i_count_2_reg_299[3]_i_1_n_5\
    );
\i_count_2_reg_299[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_1_reg_858(4),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => i_count_1_reg_266(4),
      O => \i_count_2_reg_299[4]_i_1_n_5\
    );
\i_count_2_reg_299[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_1_reg_858(5),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => i_count_1_reg_266(5),
      O => \i_count_2_reg_299[5]_i_1_n_5\
    );
\i_count_2_reg_299[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_1_reg_858(6),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => i_count_1_reg_266(6),
      O => \i_count_2_reg_299[6]_i_1_n_5\
    );
\i_count_2_reg_299[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_1_reg_858(7),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => i_count_1_reg_266(7),
      O => \i_count_2_reg_299[7]_i_1_n_5\
    );
\i_count_2_reg_299[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_1_reg_858(8),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => i_count_1_reg_266(8),
      O => \i_count_2_reg_299[8]_i_1_n_5\
    );
\i_count_2_reg_299[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln26_1_reg_858(9),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => i_count_1_reg_266(9),
      O => \i_count_2_reg_299[9]_i_1_n_5\
    );
\i_count_2_reg_299_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_count_2_reg_299[0]_i_1_n_5\,
      Q => \^i_count_2_reg_299_reg[13]_0\(0),
      R => '0'
    );
\i_count_2_reg_299_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_count_2_reg_299[10]_i_1_n_5\,
      Q => \^i_count_2_reg_299_reg[13]_0\(10),
      R => '0'
    );
\i_count_2_reg_299_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_count_2_reg_299[11]_i_1_n_5\,
      Q => \^i_count_2_reg_299_reg[13]_0\(11),
      R => '0'
    );
\i_count_2_reg_299_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_count_2_reg_299[12]_i_1_n_5\,
      Q => \^i_count_2_reg_299_reg[13]_0\(12),
      R => '0'
    );
\i_count_2_reg_299_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_count_2_reg_299[13]_i_1_n_5\,
      Q => \^i_count_2_reg_299_reg[13]_0\(13),
      R => '0'
    );
\i_count_2_reg_299_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_count_2_reg_299[1]_i_1_n_5\,
      Q => \^i_count_2_reg_299_reg[13]_0\(1),
      R => '0'
    );
\i_count_2_reg_299_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_count_2_reg_299[2]_i_1_n_5\,
      Q => \^i_count_2_reg_299_reg[13]_0\(2),
      R => '0'
    );
\i_count_2_reg_299_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_count_2_reg_299[3]_i_1_n_5\,
      Q => \^i_count_2_reg_299_reg[13]_0\(3),
      R => '0'
    );
\i_count_2_reg_299_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_count_2_reg_299[4]_i_1_n_5\,
      Q => \^i_count_2_reg_299_reg[13]_0\(4),
      R => '0'
    );
\i_count_2_reg_299_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_count_2_reg_299[5]_i_1_n_5\,
      Q => \^i_count_2_reg_299_reg[13]_0\(5),
      R => '0'
    );
\i_count_2_reg_299_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_count_2_reg_299[6]_i_1_n_5\,
      Q => \^i_count_2_reg_299_reg[13]_0\(6),
      R => '0'
    );
\i_count_2_reg_299_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_count_2_reg_299[7]_i_1_n_5\,
      Q => \^i_count_2_reg_299_reg[13]_0\(7),
      R => '0'
    );
\i_count_2_reg_299_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_count_2_reg_299[8]_i_1_n_5\,
      Q => \^i_count_2_reg_299_reg[13]_0\(8),
      R => '0'
    );
\i_count_2_reg_299_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \i_count_2_reg_299[9]_i_1_n_5\,
      Q => \^i_count_2_reg_299_reg[13]_0\(9),
      R => '0'
    );
\i_count_reg_821[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln13_reg_743(11),
      I1 => i_count_0_reg_200(11),
      O => \i_count_reg_821[11]_i_2_n_5\
    );
\i_count_reg_821[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln13_reg_743(10),
      I1 => i_count_0_reg_200(10),
      O => \i_count_reg_821[11]_i_3_n_5\
    );
\i_count_reg_821[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln13_reg_743(9),
      I1 => i_count_0_reg_200(9),
      O => \i_count_reg_821[11]_i_4_n_5\
    );
\i_count_reg_821[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln13_reg_743(8),
      I1 => i_count_0_reg_200(8),
      O => \i_count_reg_821[11]_i_5_n_5\
    );
\i_count_reg_821[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln13_reg_743(13),
      I1 => i_count_0_reg_200(13),
      O => \i_count_reg_821[13]_i_2_n_5\
    );
\i_count_reg_821[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln13_reg_743(12),
      I1 => i_count_0_reg_200(12),
      O => \i_count_reg_821[13]_i_3_n_5\
    );
\i_count_reg_821[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln13_reg_743(3),
      I1 => i_count_0_reg_200(3),
      O => \i_count_reg_821[3]_i_2_n_5\
    );
\i_count_reg_821[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln13_reg_743(2),
      I1 => i_count_0_reg_200(2),
      O => \i_count_reg_821[3]_i_3_n_5\
    );
\i_count_reg_821[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln13_reg_743(1),
      I1 => i_count_0_reg_200(1),
      O => \i_count_reg_821[3]_i_4_n_5\
    );
\i_count_reg_821[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln13_reg_743(0),
      I1 => i_count_0_reg_200(0),
      O => \i_count_reg_821[3]_i_5_n_5\
    );
\i_count_reg_821[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln13_reg_743(7),
      I1 => i_count_0_reg_200(7),
      O => \i_count_reg_821[7]_i_2_n_5\
    );
\i_count_reg_821[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln13_reg_743(6),
      I1 => i_count_0_reg_200(6),
      O => \i_count_reg_821[7]_i_3_n_5\
    );
\i_count_reg_821[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln13_reg_743(5),
      I1 => i_count_0_reg_200(5),
      O => \i_count_reg_821[7]_i_4_n_5\
    );
\i_count_reg_821[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln13_reg_743(4),
      I1 => i_count_0_reg_200(4),
      O => \i_count_reg_821[7]_i_5_n_5\
    );
\i_count_reg_821_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => i_count_fu_536_p2(0),
      Q => i_count_reg_821(0),
      R => '0'
    );
\i_count_reg_821_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => i_count_fu_536_p2(10),
      Q => i_count_reg_821(10),
      R => '0'
    );
\i_count_reg_821_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => i_count_fu_536_p2(11),
      Q => i_count_reg_821(11),
      R => '0'
    );
\i_count_reg_821_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_count_reg_821_reg[7]_i_1_n_5\,
      CO(3) => \i_count_reg_821_reg[11]_i_1_n_5\,
      CO(2) => \i_count_reg_821_reg[11]_i_1_n_6\,
      CO(1) => \i_count_reg_821_reg[11]_i_1_n_7\,
      CO(0) => \i_count_reg_821_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln13_reg_743(11 downto 8),
      O(3 downto 0) => i_count_fu_536_p2(11 downto 8),
      S(3) => \i_count_reg_821[11]_i_2_n_5\,
      S(2) => \i_count_reg_821[11]_i_3_n_5\,
      S(1) => \i_count_reg_821[11]_i_4_n_5\,
      S(0) => \i_count_reg_821[11]_i_5_n_5\
    );
\i_count_reg_821_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => i_count_fu_536_p2(12),
      Q => i_count_reg_821(12),
      R => '0'
    );
\i_count_reg_821_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => i_count_fu_536_p2(13),
      Q => i_count_reg_821(13),
      R => '0'
    );
\i_count_reg_821_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_count_reg_821_reg[11]_i_1_n_5\,
      CO(3 downto 1) => \NLW_i_count_reg_821_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \i_count_reg_821_reg[13]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => mul_ln13_reg_743(12),
      O(3 downto 2) => \NLW_i_count_reg_821_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => i_count_fu_536_p2(13 downto 12),
      S(3 downto 2) => B"00",
      S(1) => \i_count_reg_821[13]_i_2_n_5\,
      S(0) => \i_count_reg_821[13]_i_3_n_5\
    );
\i_count_reg_821_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => i_count_fu_536_p2(1),
      Q => i_count_reg_821(1),
      R => '0'
    );
\i_count_reg_821_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => i_count_fu_536_p2(2),
      Q => i_count_reg_821(2),
      R => '0'
    );
\i_count_reg_821_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => i_count_fu_536_p2(3),
      Q => i_count_reg_821(3),
      R => '0'
    );
\i_count_reg_821_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_count_reg_821_reg[3]_i_1_n_5\,
      CO(2) => \i_count_reg_821_reg[3]_i_1_n_6\,
      CO(1) => \i_count_reg_821_reg[3]_i_1_n_7\,
      CO(0) => \i_count_reg_821_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln13_reg_743(3 downto 0),
      O(3 downto 0) => i_count_fu_536_p2(3 downto 0),
      S(3) => \i_count_reg_821[3]_i_2_n_5\,
      S(2) => \i_count_reg_821[3]_i_3_n_5\,
      S(1) => \i_count_reg_821[3]_i_4_n_5\,
      S(0) => \i_count_reg_821[3]_i_5_n_5\
    );
\i_count_reg_821_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => i_count_fu_536_p2(4),
      Q => i_count_reg_821(4),
      R => '0'
    );
\i_count_reg_821_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => i_count_fu_536_p2(5),
      Q => i_count_reg_821(5),
      R => '0'
    );
\i_count_reg_821_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => i_count_fu_536_p2(6),
      Q => i_count_reg_821(6),
      R => '0'
    );
\i_count_reg_821_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => i_count_fu_536_p2(7),
      Q => i_count_reg_821(7),
      R => '0'
    );
\i_count_reg_821_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_count_reg_821_reg[3]_i_1_n_5\,
      CO(3) => \i_count_reg_821_reg[7]_i_1_n_5\,
      CO(2) => \i_count_reg_821_reg[7]_i_1_n_6\,
      CO(1) => \i_count_reg_821_reg[7]_i_1_n_7\,
      CO(0) => \i_count_reg_821_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln13_reg_743(7 downto 4),
      O(3 downto 0) => i_count_fu_536_p2(7 downto 4),
      S(3) => \i_count_reg_821[7]_i_2_n_5\,
      S(2) => \i_count_reg_821[7]_i_3_n_5\,
      S(1) => \i_count_reg_821[7]_i_4_n_5\,
      S(0) => \i_count_reg_821[7]_i_5_n_5\
    );
\i_count_reg_821_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => i_count_fu_536_p2(8),
      Q => i_count_reg_821(8),
      R => '0'
    );
\i_count_reg_821_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => i_count_fu_536_p2(9),
      Q => i_count_reg_821(9),
      R => '0'
    );
\indvars_iv10_reg_178[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => indvars_iv10_reg_178(11),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv10_reg_178[11]_i_2_n_5\
    );
\indvars_iv10_reg_178[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => indvars_iv10_reg_178(10),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv10_reg_178[11]_i_3_n_5\
    );
\indvars_iv10_reg_178[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => indvars_iv10_reg_178(9),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv10_reg_178[11]_i_4_n_5\
    );
\indvars_iv10_reg_178[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => indvars_iv10_reg_178(8),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv10_reg_178[11]_i_5_n_5\
    );
\indvars_iv10_reg_178[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => indvars_iv10_reg_178(11),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv10_reg_178[11]_i_6_n_5\
    );
\indvars_iv10_reg_178[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => indvars_iv10_reg_178(10),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv10_reg_178[11]_i_7_n_5\
    );
\indvars_iv10_reg_178[11]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => indvars_iv10_reg_178(9),
      I1 => ap_CS_fsm_state2,
      I2 => zext_ln13_6_reg_768(9),
      O => \indvars_iv10_reg_178[11]_i_8_n_5\
    );
\indvars_iv10_reg_178[11]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => indvars_iv10_reg_178(8),
      I1 => ap_CS_fsm_state2,
      I2 => zext_ln13_6_reg_768(8),
      O => \indvars_iv10_reg_178[11]_i_9_n_5\
    );
\indvars_iv10_reg_178[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200000000"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => o_count_5_reg_319_reg(4),
      I2 => \indvars_iv_reg_148_reg_n_5_[4]\,
      I3 => o_count_5_reg_319_reg(0),
      I4 => \indvars_iv_reg_148_reg_n_5_[0]\,
      I5 => \indvars_iv10_reg_178[13]_i_3_n_5\,
      O => ap_NS_fsm1
    );
\indvars_iv10_reg_178[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \indvars_iv_reg_148_reg_n_5_[3]\,
      I1 => o_count_5_reg_319_reg(3),
      I2 => \indvars_iv_reg_148_reg_n_5_[1]\,
      I3 => o_count_5_reg_319_reg(1),
      I4 => o_count_5_reg_319_reg(2),
      I5 => \indvars_iv_reg_148_reg_n_5_[2]\,
      O => \indvars_iv10_reg_178[13]_i_3_n_5\
    );
\indvars_iv10_reg_178[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => indvars_iv10_reg_178(12),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv10_reg_178[13]_i_4_n_5\
    );
\indvars_iv10_reg_178[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => indvars_iv10_reg_178(13),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv10_reg_178[13]_i_5_n_5\
    );
\indvars_iv10_reg_178[13]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => indvars_iv10_reg_178(12),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv10_reg_178[13]_i_6_n_5\
    );
\indvars_iv10_reg_178[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => indvars_iv10_reg_178(3),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv10_reg_178[3]_i_2_n_5\
    );
\indvars_iv10_reg_178[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => indvars_iv10_reg_178(2),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv10_reg_178[3]_i_3_n_5\
    );
\indvars_iv10_reg_178[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => indvars_iv10_reg_178(1),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv10_reg_178[3]_i_4_n_5\
    );
\indvars_iv10_reg_178[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => indvars_iv10_reg_178(0),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv10_reg_178[3]_i_5_n_5\
    );
\indvars_iv10_reg_178[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => indvars_iv10_reg_178(3),
      I1 => zext_ln13_6_reg_768(3),
      I2 => ap_CS_fsm_state2,
      I3 => empty_30_reg_711(3),
      O => \indvars_iv10_reg_178[3]_i_6_n_5\
    );
\indvars_iv10_reg_178[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => indvars_iv10_reg_178(2),
      I1 => zext_ln13_6_reg_768(2),
      I2 => ap_CS_fsm_state2,
      I3 => empty_30_reg_711(2),
      O => \indvars_iv10_reg_178[3]_i_7_n_5\
    );
\indvars_iv10_reg_178[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => indvars_iv10_reg_178(1),
      I1 => zext_ln13_6_reg_768(1),
      I2 => ap_CS_fsm_state2,
      I3 => empty_30_reg_711(3),
      O => \indvars_iv10_reg_178[3]_i_8_n_5\
    );
\indvars_iv10_reg_178[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => indvars_iv10_reg_178(0),
      I1 => zext_ln13_6_reg_768(0),
      I2 => ap_CS_fsm_state2,
      I3 => empty_32_reg_726(3),
      O => \indvars_iv10_reg_178[3]_i_9_n_5\
    );
\indvars_iv10_reg_178[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => indvars_iv10_reg_178(7),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv10_reg_178[7]_i_2_n_5\
    );
\indvars_iv10_reg_178[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => indvars_iv10_reg_178(6),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv10_reg_178[7]_i_3_n_5\
    );
\indvars_iv10_reg_178[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => indvars_iv10_reg_178(5),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv10_reg_178[7]_i_4_n_5\
    );
\indvars_iv10_reg_178[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => indvars_iv10_reg_178(4),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv10_reg_178[7]_i_5_n_5\
    );
\indvars_iv10_reg_178[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => indvars_iv10_reg_178(7),
      I1 => ap_CS_fsm_state2,
      I2 => zext_ln13_6_reg_768(7),
      O => \indvars_iv10_reg_178[7]_i_6_n_5\
    );
\indvars_iv10_reg_178[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => indvars_iv10_reg_178(6),
      I1 => ap_CS_fsm_state2,
      I2 => zext_ln13_6_reg_768(6),
      O => \indvars_iv10_reg_178[7]_i_7_n_5\
    );
\indvars_iv10_reg_178[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => indvars_iv10_reg_178(5),
      I1 => ap_CS_fsm_state2,
      I2 => zext_ln13_6_reg_768(5),
      O => \indvars_iv10_reg_178[7]_i_8_n_5\
    );
\indvars_iv10_reg_178[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => indvars_iv10_reg_178(4),
      I1 => zext_ln13_6_reg_768(4),
      I2 => ap_CS_fsm_state2,
      I3 => empty_30_reg_711(4),
      O => \indvars_iv10_reg_178[7]_i_9_n_5\
    );
\indvars_iv10_reg_178_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \indvars_iv10_reg_178_reg[3]_i_1_n_12\,
      Q => indvars_iv10_reg_178(0),
      R => '0'
    );
\indvars_iv10_reg_178_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \indvars_iv10_reg_178_reg[11]_i_1_n_10\,
      Q => indvars_iv10_reg_178(10),
      R => ap_CS_fsm_state2
    );
\indvars_iv10_reg_178_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \indvars_iv10_reg_178_reg[11]_i_1_n_9\,
      Q => indvars_iv10_reg_178(11),
      R => ap_CS_fsm_state2
    );
\indvars_iv10_reg_178_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvars_iv10_reg_178_reg[7]_i_1_n_5\,
      CO(3) => \indvars_iv10_reg_178_reg[11]_i_1_n_5\,
      CO(2) => \indvars_iv10_reg_178_reg[11]_i_1_n_6\,
      CO(1) => \indvars_iv10_reg_178_reg[11]_i_1_n_7\,
      CO(0) => \indvars_iv10_reg_178_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \indvars_iv10_reg_178[11]_i_2_n_5\,
      DI(2) => \indvars_iv10_reg_178[11]_i_3_n_5\,
      DI(1) => \indvars_iv10_reg_178[11]_i_4_n_5\,
      DI(0) => \indvars_iv10_reg_178[11]_i_5_n_5\,
      O(3) => \indvars_iv10_reg_178_reg[11]_i_1_n_9\,
      O(2) => \indvars_iv10_reg_178_reg[11]_i_1_n_10\,
      O(1) => \indvars_iv10_reg_178_reg[11]_i_1_n_11\,
      O(0) => \indvars_iv10_reg_178_reg[11]_i_1_n_12\,
      S(3) => \indvars_iv10_reg_178[11]_i_6_n_5\,
      S(2) => \indvars_iv10_reg_178[11]_i_7_n_5\,
      S(1) => \indvars_iv10_reg_178[11]_i_8_n_5\,
      S(0) => \indvars_iv10_reg_178[11]_i_9_n_5\
    );
\indvars_iv10_reg_178_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \indvars_iv10_reg_178_reg[13]_i_2_n_12\,
      Q => indvars_iv10_reg_178(12),
      R => ap_CS_fsm_state2
    );
\indvars_iv10_reg_178_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \indvars_iv10_reg_178_reg[13]_i_2_n_11\,
      Q => indvars_iv10_reg_178(13),
      R => ap_CS_fsm_state2
    );
\indvars_iv10_reg_178_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvars_iv10_reg_178_reg[11]_i_1_n_5\,
      CO(3 downto 1) => \NLW_indvars_iv10_reg_178_reg[13]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \indvars_iv10_reg_178_reg[13]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \indvars_iv10_reg_178[13]_i_4_n_5\,
      O(3 downto 2) => \NLW_indvars_iv10_reg_178_reg[13]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \indvars_iv10_reg_178_reg[13]_i_2_n_11\,
      O(0) => \indvars_iv10_reg_178_reg[13]_i_2_n_12\,
      S(3 downto 2) => B"00",
      S(1) => \indvars_iv10_reg_178[13]_i_5_n_5\,
      S(0) => \indvars_iv10_reg_178[13]_i_6_n_5\
    );
\indvars_iv10_reg_178_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \indvars_iv10_reg_178_reg[3]_i_1_n_11\,
      Q => indvars_iv10_reg_178(1),
      R => '0'
    );
\indvars_iv10_reg_178_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \indvars_iv10_reg_178_reg[3]_i_1_n_10\,
      Q => indvars_iv10_reg_178(2),
      R => '0'
    );
\indvars_iv10_reg_178_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \indvars_iv10_reg_178_reg[3]_i_1_n_9\,
      Q => indvars_iv10_reg_178(3),
      R => '0'
    );
\indvars_iv10_reg_178_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvars_iv10_reg_178_reg[3]_i_1_n_5\,
      CO(2) => \indvars_iv10_reg_178_reg[3]_i_1_n_6\,
      CO(1) => \indvars_iv10_reg_178_reg[3]_i_1_n_7\,
      CO(0) => \indvars_iv10_reg_178_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \indvars_iv10_reg_178[3]_i_2_n_5\,
      DI(2) => \indvars_iv10_reg_178[3]_i_3_n_5\,
      DI(1) => \indvars_iv10_reg_178[3]_i_4_n_5\,
      DI(0) => \indvars_iv10_reg_178[3]_i_5_n_5\,
      O(3) => \indvars_iv10_reg_178_reg[3]_i_1_n_9\,
      O(2) => \indvars_iv10_reg_178_reg[3]_i_1_n_10\,
      O(1) => \indvars_iv10_reg_178_reg[3]_i_1_n_11\,
      O(0) => \indvars_iv10_reg_178_reg[3]_i_1_n_12\,
      S(3) => \indvars_iv10_reg_178[3]_i_6_n_5\,
      S(2) => \indvars_iv10_reg_178[3]_i_7_n_5\,
      S(1) => \indvars_iv10_reg_178[3]_i_8_n_5\,
      S(0) => \indvars_iv10_reg_178[3]_i_9_n_5\
    );
\indvars_iv10_reg_178_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \indvars_iv10_reg_178_reg[7]_i_1_n_12\,
      Q => indvars_iv10_reg_178(4),
      R => '0'
    );
\indvars_iv10_reg_178_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \indvars_iv10_reg_178_reg[7]_i_1_n_11\,
      Q => indvars_iv10_reg_178(5),
      R => ap_CS_fsm_state2
    );
\indvars_iv10_reg_178_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \indvars_iv10_reg_178_reg[7]_i_1_n_10\,
      Q => indvars_iv10_reg_178(6),
      R => ap_CS_fsm_state2
    );
\indvars_iv10_reg_178_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \indvars_iv10_reg_178_reg[7]_i_1_n_9\,
      Q => indvars_iv10_reg_178(7),
      R => ap_CS_fsm_state2
    );
\indvars_iv10_reg_178_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvars_iv10_reg_178_reg[3]_i_1_n_5\,
      CO(3) => \indvars_iv10_reg_178_reg[7]_i_1_n_5\,
      CO(2) => \indvars_iv10_reg_178_reg[7]_i_1_n_6\,
      CO(1) => \indvars_iv10_reg_178_reg[7]_i_1_n_7\,
      CO(0) => \indvars_iv10_reg_178_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \indvars_iv10_reg_178[7]_i_2_n_5\,
      DI(2) => \indvars_iv10_reg_178[7]_i_3_n_5\,
      DI(1) => \indvars_iv10_reg_178[7]_i_4_n_5\,
      DI(0) => \indvars_iv10_reg_178[7]_i_5_n_5\,
      O(3) => \indvars_iv10_reg_178_reg[7]_i_1_n_9\,
      O(2) => \indvars_iv10_reg_178_reg[7]_i_1_n_10\,
      O(1) => \indvars_iv10_reg_178_reg[7]_i_1_n_11\,
      O(0) => \indvars_iv10_reg_178_reg[7]_i_1_n_12\,
      S(3) => \indvars_iv10_reg_178[7]_i_6_n_5\,
      S(2) => \indvars_iv10_reg_178[7]_i_7_n_5\,
      S(1) => \indvars_iv10_reg_178[7]_i_8_n_5\,
      S(0) => \indvars_iv10_reg_178[7]_i_9_n_5\
    );
\indvars_iv10_reg_178_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \indvars_iv10_reg_178_reg[11]_i_1_n_12\,
      Q => indvars_iv10_reg_178(8),
      R => ap_CS_fsm_state2
    );
\indvars_iv10_reg_178_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \indvars_iv10_reg_178_reg[11]_i_1_n_11\,
      Q => indvars_iv10_reg_178(9),
      R => ap_CS_fsm_state2
    );
\indvars_iv1_reg_158[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln13_10_reg_800(9),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_158[11]_i_2_n_5\
    );
\indvars_iv1_reg_158[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln13_10_reg_800(8),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_158[11]_i_3_n_5\
    );
\indvars_iv1_reg_158[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => indvars_iv1_reg_158(11),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_158[11]_i_4_n_5\
    );
\indvars_iv1_reg_158[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => indvars_iv1_reg_158(10),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_158[11]_i_5_n_5\
    );
\indvars_iv1_reg_158[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => zext_ln13_10_reg_800(9),
      I1 => ap_CS_fsm_state2,
      I2 => indvars_iv1_reg_158(9),
      O => \indvars_iv1_reg_158[11]_i_6_n_5\
    );
\indvars_iv1_reg_158[11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => zext_ln13_10_reg_800(8),
      I1 => ap_CS_fsm_state2,
      I2 => indvars_iv1_reg_158(8),
      O => \indvars_iv1_reg_158[11]_i_7_n_5\
    );
\indvars_iv1_reg_158[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => indvars_iv1_reg_158(13),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_158[13]_i_2_n_5\
    );
\indvars_iv1_reg_158[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => indvars_iv1_reg_158(12),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_158[13]_i_3_n_5\
    );
\indvars_iv1_reg_158[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln13_10_reg_800(3),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_158[3]_i_2_n_5\
    );
\indvars_iv1_reg_158[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln13_10_reg_800(2),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_158[3]_i_3_n_5\
    );
\indvars_iv1_reg_158[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln13_10_reg_800(1),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_158[3]_i_4_n_5\
    );
\indvars_iv1_reg_158[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln13_10_reg_800(0),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_158[3]_i_5_n_5\
    );
\indvars_iv1_reg_158[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06060606060606F6"
    )
        port map (
      I0 => zext_ln13_10_reg_800(3),
      I1 => indvars_iv1_reg_158(3),
      I2 => ap_CS_fsm_state2,
      I3 => Q(9),
      I4 => Q(4),
      I5 => Q(7),
      O => \indvars_iv1_reg_158[3]_i_6_n_5\
    );
\indvars_iv1_reg_158[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06060606060606F6"
    )
        port map (
      I0 => zext_ln13_10_reg_800(2),
      I1 => indvars_iv1_reg_158(2),
      I2 => ap_CS_fsm_state2,
      I3 => Q(9),
      I4 => Q(4),
      I5 => Q(7),
      O => \indvars_iv1_reg_158[3]_i_7_n_5\
    );
\indvars_iv1_reg_158[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => zext_ln13_10_reg_800(1),
      I1 => indvars_iv1_reg_158(1),
      I2 => ap_CS_fsm_state2,
      I3 => Q(7),
      O => \indvars_iv1_reg_158[3]_i_8_n_5\
    );
\indvars_iv1_reg_158[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F6"
    )
        port map (
      I0 => zext_ln13_10_reg_800(0),
      I1 => indvars_iv1_reg_158(0),
      I2 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_158[3]_i_9_n_5\
    );
\indvars_iv1_reg_158[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln13_10_reg_800(7),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_158[7]_i_2_n_5\
    );
\indvars_iv1_reg_158[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln13_10_reg_800(6),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_158[7]_i_3_n_5\
    );
\indvars_iv1_reg_158[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln13_10_reg_800(5),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_158[7]_i_4_n_5\
    );
\indvars_iv1_reg_158[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln13_10_reg_800(4),
      I1 => ap_CS_fsm_state2,
      O => \indvars_iv1_reg_158[7]_i_5_n_5\
    );
\indvars_iv1_reg_158[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => zext_ln13_10_reg_800(7),
      I1 => ap_CS_fsm_state2,
      I2 => indvars_iv1_reg_158(7),
      O => \indvars_iv1_reg_158[7]_i_6_n_5\
    );
\indvars_iv1_reg_158[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => zext_ln13_10_reg_800(6),
      I1 => ap_CS_fsm_state2,
      I2 => indvars_iv1_reg_158(6),
      O => \indvars_iv1_reg_158[7]_i_7_n_5\
    );
\indvars_iv1_reg_158[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"06F6"
    )
        port map (
      I0 => zext_ln13_10_reg_800(5),
      I1 => indvars_iv1_reg_158(5),
      I2 => ap_CS_fsm_state2,
      I3 => Q(7),
      O => \indvars_iv1_reg_158[7]_i_8_n_5\
    );
\indvars_iv1_reg_158[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F606F606F606F6F6"
    )
        port map (
      I0 => zext_ln13_10_reg_800(4),
      I1 => indvars_iv1_reg_158(4),
      I2 => ap_CS_fsm_state2,
      I3 => Q(7),
      I4 => Q(9),
      I5 => Q(4),
      O => \indvars_iv1_reg_158[7]_i_9_n_5\
    );
\indvars_iv1_reg_158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \indvars_iv1_reg_158_reg[3]_i_1_n_12\,
      Q => indvars_iv1_reg_158(0),
      R => '0'
    );
\indvars_iv1_reg_158_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \indvars_iv1_reg_158_reg[11]_i_1_n_10\,
      Q => indvars_iv1_reg_158(10),
      R => ap_CS_fsm_state2
    );
\indvars_iv1_reg_158_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \indvars_iv1_reg_158_reg[11]_i_1_n_9\,
      Q => indvars_iv1_reg_158(11),
      R => ap_CS_fsm_state2
    );
\indvars_iv1_reg_158_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvars_iv1_reg_158_reg[7]_i_1_n_5\,
      CO(3) => \indvars_iv1_reg_158_reg[11]_i_1_n_5\,
      CO(2) => \indvars_iv1_reg_158_reg[11]_i_1_n_6\,
      CO(1) => \indvars_iv1_reg_158_reg[11]_i_1_n_7\,
      CO(0) => \indvars_iv1_reg_158_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \indvars_iv1_reg_158[11]_i_2_n_5\,
      DI(0) => \indvars_iv1_reg_158[11]_i_3_n_5\,
      O(3) => \indvars_iv1_reg_158_reg[11]_i_1_n_9\,
      O(2) => \indvars_iv1_reg_158_reg[11]_i_1_n_10\,
      O(1) => \indvars_iv1_reg_158_reg[11]_i_1_n_11\,
      O(0) => \indvars_iv1_reg_158_reg[11]_i_1_n_12\,
      S(3) => \indvars_iv1_reg_158[11]_i_4_n_5\,
      S(2) => \indvars_iv1_reg_158[11]_i_5_n_5\,
      S(1) => \indvars_iv1_reg_158[11]_i_6_n_5\,
      S(0) => \indvars_iv1_reg_158[11]_i_7_n_5\
    );
\indvars_iv1_reg_158_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \indvars_iv1_reg_158_reg[13]_i_1_n_12\,
      Q => indvars_iv1_reg_158(12),
      R => ap_CS_fsm_state2
    );
\indvars_iv1_reg_158_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \indvars_iv1_reg_158_reg[13]_i_1_n_11\,
      Q => indvars_iv1_reg_158(13),
      R => ap_CS_fsm_state2
    );
\indvars_iv1_reg_158_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvars_iv1_reg_158_reg[11]_i_1_n_5\,
      CO(3 downto 1) => \NLW_indvars_iv1_reg_158_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \indvars_iv1_reg_158_reg[13]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_indvars_iv1_reg_158_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \indvars_iv1_reg_158_reg[13]_i_1_n_11\,
      O(0) => \indvars_iv1_reg_158_reg[13]_i_1_n_12\,
      S(3 downto 2) => B"00",
      S(1) => \indvars_iv1_reg_158[13]_i_2_n_5\,
      S(0) => \indvars_iv1_reg_158[13]_i_3_n_5\
    );
\indvars_iv1_reg_158_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \indvars_iv1_reg_158_reg[3]_i_1_n_11\,
      Q => indvars_iv1_reg_158(1),
      R => '0'
    );
\indvars_iv1_reg_158_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \indvars_iv1_reg_158_reg[3]_i_1_n_10\,
      Q => indvars_iv1_reg_158(2),
      R => '0'
    );
\indvars_iv1_reg_158_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \indvars_iv1_reg_158_reg[3]_i_1_n_9\,
      Q => indvars_iv1_reg_158(3),
      R => '0'
    );
\indvars_iv1_reg_158_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvars_iv1_reg_158_reg[3]_i_1_n_5\,
      CO(2) => \indvars_iv1_reg_158_reg[3]_i_1_n_6\,
      CO(1) => \indvars_iv1_reg_158_reg[3]_i_1_n_7\,
      CO(0) => \indvars_iv1_reg_158_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \indvars_iv1_reg_158[3]_i_2_n_5\,
      DI(2) => \indvars_iv1_reg_158[3]_i_3_n_5\,
      DI(1) => \indvars_iv1_reg_158[3]_i_4_n_5\,
      DI(0) => \indvars_iv1_reg_158[3]_i_5_n_5\,
      O(3) => \indvars_iv1_reg_158_reg[3]_i_1_n_9\,
      O(2) => \indvars_iv1_reg_158_reg[3]_i_1_n_10\,
      O(1) => \indvars_iv1_reg_158_reg[3]_i_1_n_11\,
      O(0) => \indvars_iv1_reg_158_reg[3]_i_1_n_12\,
      S(3) => \indvars_iv1_reg_158[3]_i_6_n_5\,
      S(2) => \indvars_iv1_reg_158[3]_i_7_n_5\,
      S(1) => \indvars_iv1_reg_158[3]_i_8_n_5\,
      S(0) => \indvars_iv1_reg_158[3]_i_9_n_5\
    );
\indvars_iv1_reg_158_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \indvars_iv1_reg_158_reg[7]_i_1_n_12\,
      Q => indvars_iv1_reg_158(4),
      R => '0'
    );
\indvars_iv1_reg_158_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \indvars_iv1_reg_158_reg[7]_i_1_n_11\,
      Q => indvars_iv1_reg_158(5),
      R => '0'
    );
\indvars_iv1_reg_158_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \indvars_iv1_reg_158_reg[7]_i_1_n_10\,
      Q => indvars_iv1_reg_158(6),
      R => ap_CS_fsm_state2
    );
\indvars_iv1_reg_158_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \indvars_iv1_reg_158_reg[7]_i_1_n_9\,
      Q => indvars_iv1_reg_158(7),
      R => ap_CS_fsm_state2
    );
\indvars_iv1_reg_158_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvars_iv1_reg_158_reg[3]_i_1_n_5\,
      CO(3) => \indvars_iv1_reg_158_reg[7]_i_1_n_5\,
      CO(2) => \indvars_iv1_reg_158_reg[7]_i_1_n_6\,
      CO(1) => \indvars_iv1_reg_158_reg[7]_i_1_n_7\,
      CO(0) => \indvars_iv1_reg_158_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \indvars_iv1_reg_158[7]_i_2_n_5\,
      DI(2) => \indvars_iv1_reg_158[7]_i_3_n_5\,
      DI(1) => \indvars_iv1_reg_158[7]_i_4_n_5\,
      DI(0) => \indvars_iv1_reg_158[7]_i_5_n_5\,
      O(3) => \indvars_iv1_reg_158_reg[7]_i_1_n_9\,
      O(2) => \indvars_iv1_reg_158_reg[7]_i_1_n_10\,
      O(1) => \indvars_iv1_reg_158_reg[7]_i_1_n_11\,
      O(0) => \indvars_iv1_reg_158_reg[7]_i_1_n_12\,
      S(3) => \indvars_iv1_reg_158[7]_i_6_n_5\,
      S(2) => \indvars_iv1_reg_158[7]_i_7_n_5\,
      S(1) => \indvars_iv1_reg_158[7]_i_8_n_5\,
      S(0) => \indvars_iv1_reg_158[7]_i_9_n_5\
    );
\indvars_iv1_reg_158_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \indvars_iv1_reg_158_reg[11]_i_1_n_12\,
      Q => indvars_iv1_reg_158(8),
      R => ap_CS_fsm_state2
    );
\indvars_iv1_reg_158_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \indvars_iv1_reg_158_reg[11]_i_1_n_11\,
      Q => indvars_iv1_reg_158(9),
      R => ap_CS_fsm_state2
    );
\indvars_iv2_reg_138[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA3C"
    )
        port map (
      I0 => empty_32_reg_726(3),
      I1 => add_ln13_13_reg_789(0),
      I2 => indvars_iv2_reg_138_reg(0),
      I3 => ap_CS_fsm_state2,
      O => p_0_in(0)
    );
\indvars_iv2_reg_138[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC33C3C3C"
    )
        port map (
      I0 => empty_30_reg_711(3),
      I1 => indvars_iv2_reg_138_reg(1),
      I2 => add_ln13_13_reg_789(1),
      I3 => indvars_iv2_reg_138_reg(0),
      I4 => add_ln13_13_reg_789(0),
      I5 => ap_CS_fsm_state2,
      O => p_0_in(1)
    );
\indvars_iv2_reg_138[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAC33C"
    )
        port map (
      I0 => empty_30_reg_711(2),
      I1 => indvars_iv2_reg_138_reg(2),
      I2 => \indvars_iv2_reg_138[2]_i_2_n_5\,
      I3 => add_ln13_13_reg_789(2),
      I4 => ap_CS_fsm_state2,
      O => p_0_in(2)
    );
\indvars_iv2_reg_138[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => add_ln13_13_reg_789(0),
      I1 => indvars_iv2_reg_138_reg(0),
      I2 => indvars_iv2_reg_138_reg(1),
      I3 => add_ln13_13_reg_789(1),
      O => \indvars_iv2_reg_138[2]_i_2_n_5\
    );
\indvars_iv2_reg_138[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAC33C"
    )
        port map (
      I0 => empty_30_reg_711(3),
      I1 => indvars_iv2_reg_138_reg(3),
      I2 => \indvars_iv2_reg_138[3]_i_2_n_5\,
      I3 => add_ln13_13_reg_789(3),
      I4 => ap_CS_fsm_state2,
      O => p_0_in(3)
    );
\indvars_iv2_reg_138[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => add_ln13_13_reg_789(2),
      I1 => indvars_iv2_reg_138_reg(2),
      I2 => add_ln13_13_reg_789(0),
      I3 => indvars_iv2_reg_138_reg(0),
      I4 => indvars_iv2_reg_138_reg(1),
      I5 => add_ln13_13_reg_789(1),
      O => \indvars_iv2_reg_138[3]_i_2_n_5\
    );
\indvars_iv2_reg_138[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAC33C"
    )
        port map (
      I0 => empty_30_reg_711(4),
      I1 => \indvars_iv2_reg_138[4]_i_2_n_5\,
      I2 => indvars_iv2_reg_138_reg(4),
      I3 => add_ln13_13_reg_789(4),
      I4 => ap_CS_fsm_state2,
      O => p_0_in(4)
    );
\indvars_iv2_reg_138[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln13_13_reg_789(3),
      I1 => indvars_iv2_reg_138_reg(3),
      I2 => add_ln13_13_reg_789(2),
      I3 => indvars_iv2_reg_138_reg(2),
      I4 => \indvars_iv2_reg_138[2]_i_2_n_5\,
      O => \indvars_iv2_reg_138[4]_i_2_n_5\
    );
\indvars_iv2_reg_138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => p_0_in(0),
      Q => indvars_iv2_reg_138_reg(0),
      R => '0'
    );
\indvars_iv2_reg_138_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => p_0_in(1),
      Q => indvars_iv2_reg_138_reg(1),
      R => '0'
    );
\indvars_iv2_reg_138_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => p_0_in(2),
      Q => indvars_iv2_reg_138_reg(2),
      R => '0'
    );
\indvars_iv2_reg_138_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => p_0_in(3),
      Q => indvars_iv2_reg_138_reg(3),
      R => '0'
    );
\indvars_iv2_reg_138_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => p_0_in(4),
      Q => indvars_iv2_reg_138_reg(4),
      R => '0'
    );
\indvars_iv_reg_148[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"606F6F60909F9F90"
    )
        port map (
      I0 => empty_32_reg_726(3),
      I1 => trunc_ln13_1_reg_721(0),
      I2 => ap_CS_fsm_state2,
      I3 => \indvars_iv_reg_148_reg_n_5_[0]\,
      I4 => add_ln13_13_reg_789(0),
      I5 => empty_32_reg_726(0),
      O => indvars_iv_reg_148(0)
    );
\indvars_iv_reg_148[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"91B315376E4CEAC8"
    )
        port map (
      I0 => p_1_in(0),
      I1 => ap_CS_fsm_state2,
      I2 => empty_32_reg_726(0),
      I3 => add_ln13_13_reg_789(0),
      I4 => empty_32_reg_726(3),
      I5 => \indvars_iv_reg_148[1]_i_3_n_5\,
      O => indvars_iv_reg_148(1)
    );
\indvars_iv_reg_148[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trunc_ln13_1_reg_721(0),
      I1 => ap_CS_fsm_state2,
      I2 => \indvars_iv_reg_148_reg_n_5_[0]\,
      O => p_1_in(0)
    );
\indvars_iv_reg_148[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5A55A5A33CC33CC"
    )
        port map (
      I0 => empty_32_reg_726(1),
      I1 => add_ln13_13_reg_789(1),
      I2 => trunc_ln13_1_reg_721(1),
      I3 => \indvars_iv_reg_148_reg_n_5_[1]\,
      I4 => empty_30_reg_711(3),
      I5 => ap_CS_fsm_state2,
      O => \indvars_iv_reg_148[1]_i_3_n_5\
    );
\indvars_iv_reg_148[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \indvars_iv_reg_148[2]_i_2_n_5\,
      I1 => \indvars_iv_reg_148[2]_i_3_n_5\,
      I2 => \indvars_iv_reg_148[2]_i_4_n_5\,
      O => indvars_iv_reg_148(2)
    );
\indvars_iv_reg_148[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"909F9F90"
    )
        port map (
      I0 => empty_30_reg_711(2),
      I1 => trunc_ln13_1_reg_721(2),
      I2 => ap_CS_fsm_state2,
      I3 => \indvars_iv_reg_148_reg_n_5_[2]\,
      I4 => add_ln13_13_reg_789(2),
      O => \indvars_iv_reg_148[2]_i_2_n_5\
    );
\indvars_iv_reg_148[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE08F80E0E08080"
    )
        port map (
      I0 => empty_30_reg_711(3),
      I1 => empty_32_reg_726(1),
      I2 => ap_CS_fsm_state2,
      I3 => add_ln13_13_reg_789(1),
      I4 => trunc_ln13_1_reg_721(1),
      I5 => \indvars_iv_reg_148_reg_n_5_[1]\,
      O => \indvars_iv_reg_148[2]_i_3_n_5\
    );
\indvars_iv_reg_148[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFA8888A0000000"
    )
        port map (
      I0 => p_1_in(0),
      I1 => add_ln13_13_reg_789(0),
      I2 => empty_32_reg_726(0),
      I3 => empty_32_reg_726(3),
      I4 => ap_CS_fsm_state2,
      I5 => \indvars_iv_reg_148[1]_i_3_n_5\,
      O => \indvars_iv_reg_148[2]_i_4_n_5\
    );
\indvars_iv_reg_148[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \indvars_iv_reg_148[4]_i_2_n_5\,
      I1 => \indvars_iv_reg_148[4]_i_4_n_5\,
      I2 => \indvars_iv_reg_148[4]_i_3_n_5\,
      O => indvars_iv_reg_148(3)
    );
\indvars_iv_reg_148[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \indvars_iv_reg_148[4]_i_2_n_5\,
      I1 => \indvars_iv_reg_148[4]_i_3_n_5\,
      I2 => \indvars_iv_reg_148[4]_i_4_n_5\,
      I3 => \indvars_iv_reg_148[4]_i_5_n_5\,
      I4 => \indvars_iv_reg_148[4]_i_6_n_5\,
      O => indvars_iv_reg_148(4)
    );
\indvars_iv_reg_148[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAAC0C0"
    )
        port map (
      I0 => trunc_ln13_1_reg_721(2),
      I1 => \indvars_iv_reg_148_reg_n_5_[2]\,
      I2 => add_ln13_13_reg_789(2),
      I3 => empty_30_reg_711(2),
      I4 => ap_CS_fsm_state2,
      O => \indvars_iv_reg_148[4]_i_2_n_5\
    );
\indvars_iv_reg_148[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \indvars_iv_reg_148[2]_i_3_n_5\,
      I1 => \indvars_iv_reg_148[2]_i_4_n_5\,
      I2 => \indvars_iv_reg_148[2]_i_2_n_5\,
      O => \indvars_iv_reg_148[4]_i_3_n_5\
    );
\indvars_iv_reg_148[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3C33C3C55AA55AA"
    )
        port map (
      I0 => add_ln13_13_reg_789(3),
      I1 => empty_32_reg_726(3),
      I2 => trunc_ln13_1_reg_721(3),
      I3 => \indvars_iv_reg_148_reg_n_5_[3]\,
      I4 => empty_30_reg_711(3),
      I5 => ap_CS_fsm_state2,
      O => \indvars_iv_reg_148[4]_i_4_n_5\
    );
\indvars_iv_reg_148[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"909F606F9F906F60"
    )
        port map (
      I0 => empty_30_reg_711(4),
      I1 => trunc_ln13_1_reg_721(4),
      I2 => ap_CS_fsm_state2,
      I3 => \indvars_iv_reg_148_reg_n_5_[4]\,
      I4 => empty_32_reg_726(4),
      I5 => add_ln13_13_reg_789(4),
      O => \indvars_iv_reg_148[4]_i_5_n_5\
    );
\indvars_iv_reg_148[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACCA0CCFA00A000"
    )
        port map (
      I0 => empty_30_reg_711(3),
      I1 => add_ln13_13_reg_789(3),
      I2 => empty_32_reg_726(3),
      I3 => ap_CS_fsm_state2,
      I4 => trunc_ln13_1_reg_721(3),
      I5 => \indvars_iv_reg_148_reg_n_5_[3]\,
      O => \indvars_iv_reg_148[4]_i_6_n_5\
    );
\indvars_iv_reg_148_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => indvars_iv_reg_148(0),
      Q => \indvars_iv_reg_148_reg_n_5_[0]\,
      R => '0'
    );
\indvars_iv_reg_148_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => indvars_iv_reg_148(1),
      Q => \indvars_iv_reg_148_reg_n_5_[1]\,
      R => '0'
    );
\indvars_iv_reg_148_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => indvars_iv_reg_148(2),
      Q => \indvars_iv_reg_148_reg_n_5_[2]\,
      R => '0'
    );
\indvars_iv_reg_148_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => indvars_iv_reg_148(3),
      Q => \indvars_iv_reg_148_reg_n_5_[3]\,
      R => '0'
    );
\indvars_iv_reg_148_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => indvars_iv_reg_148(4),
      Q => \indvars_iv_reg_148_reg_n_5_[4]\,
      R => '0'
    );
\mul_ln13_1_reg_700[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => Q(9),
      I1 => Q(4),
      I2 => Q(7),
      I3 => CO(0),
      O => \mul_ln13_1_reg_700[11]_i_3_n_5\
    );
\mul_ln13_1_reg_700[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => O(1),
      O => \mul_ln13_1_reg_700[5]_i_2_n_5\
    );
\mul_ln13_1_reg_700[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => O(0),
      O => \mul_ln13_1_reg_700[5]_i_3_n_5\
    );
\mul_ln13_1_reg_700[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => O(1),
      O => \mul_ln13_1_reg_700[5]_i_4_n_5\
    );
\mul_ln13_1_reg_700[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(0),
      I1 => Q(7),
      O => \mul_ln13_1_reg_700[5]_i_5_n_5\
    );
\mul_ln13_1_reg_700[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln13_1_reg_721_reg[0]_i_1_n_9\,
      I1 => Q(7),
      O => \mul_ln13_1_reg_700[5]_i_6_n_5\
    );
\mul_ln13_1_reg_700[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => Q(7),
      I1 => Q(4),
      I2 => Q(9),
      I3 => CO(0),
      O => \mul_ln13_1_reg_700[6]_i_2_n_5\
    );
\mul_ln13_1_reg_700[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => CO(0),
      I1 => Q(9),
      I2 => Q(4),
      I3 => Q(7),
      O => \mul_ln13_1_reg_700[6]_i_3_n_5\
    );
\mul_ln13_1_reg_700[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5501"
    )
        port map (
      I0 => Q(7),
      I1 => Q(4),
      I2 => Q(9),
      I3 => O(2),
      O => \mul_ln13_1_reg_700[6]_i_4_n_5\
    );
\mul_ln13_1_reg_700[6]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => O(1),
      O => \mul_ln13_1_reg_700[6]_i_5_n_5\
    );
\mul_ln13_1_reg_700[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => CO(0),
      I1 => Q(9),
      I2 => Q(4),
      I3 => Q(7),
      O => \mul_ln13_1_reg_700[6]_i_6_n_5\
    );
\mul_ln13_1_reg_700[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55A95555"
    )
        port map (
      I0 => CO(0),
      I1 => Q(4),
      I2 => Q(9),
      I3 => Q(7),
      I4 => O(3),
      O => \mul_ln13_1_reg_700[6]_i_7_n_5\
    );
\mul_ln13_1_reg_700[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6665999A"
    )
        port map (
      I0 => \mul_ln13_1_reg_700[6]_i_4_n_5\,
      I1 => Q(7),
      I2 => Q(4),
      I3 => Q(9),
      I4 => O(3),
      O => \mul_ln13_1_reg_700[6]_i_8_n_5\
    );
\mul_ln13_1_reg_700[6]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54ABAB54"
    )
        port map (
      I0 => Q(7),
      I1 => Q(4),
      I2 => Q(9),
      I3 => O(2),
      I4 => O(1),
      O => \mul_ln13_1_reg_700[6]_i_9_n_5\
    );
\mul_ln13_1_reg_700_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => trunc_ln13_1_fu_366_p1(10),
      Q => mul_ln13_1_reg_700(10),
      R => '0'
    );
\mul_ln13_1_reg_700_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => trunc_ln13_1_fu_366_p1(11),
      Q => mul_ln13_1_reg_700(11),
      R => '0'
    );
\mul_ln13_1_reg_700_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln13_1_reg_700_reg[6]_i_1_n_5\,
      CO(3 downto 1) => \NLW_mul_ln13_1_reg_700_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mul_ln13_1_reg_700_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => CO(0),
      O(3 downto 2) => \NLW_mul_ln13_1_reg_700_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => trunc_ln13_1_fu_366_p1(11 downto 10),
      S(3 downto 1) => B"001",
      S(0) => \mul_ln13_1_reg_700[11]_i_3_n_5\
    );
\mul_ln13_1_reg_700_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => trunc_ln13_1_fu_366_p1(5),
      Q => mul_ln13_1_reg_700(5),
      R => '0'
    );
\mul_ln13_1_reg_700_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln13_1_reg_700_reg[5]_i_1_n_5\,
      CO(2) => \mul_ln13_1_reg_700_reg[5]_i_1_n_6\,
      CO(1) => \mul_ln13_1_reg_700_reg[5]_i_1_n_7\,
      CO(0) => \mul_ln13_1_reg_700_reg[5]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \mul_ln13_1_reg_700[5]_i_2_n_5\,
      DI(2) => \mul_ln13_1_reg_700[5]_i_3_n_5\,
      DI(1) => \trunc_ln13_1_reg_721_reg[0]_i_1_n_9\,
      DI(0) => '0',
      O(3 downto 0) => trunc_ln13_1_fu_366_p1(5 downto 2),
      S(3) => \mul_ln13_1_reg_700[5]_i_4_n_5\,
      S(2) => \mul_ln13_1_reg_700[5]_i_5_n_5\,
      S(1) => \mul_ln13_1_reg_700[5]_i_6_n_5\,
      S(0) => \trunc_ln13_1_reg_721_reg[0]_i_1_n_10\
    );
\mul_ln13_1_reg_700_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => trunc_ln13_1_fu_366_p1(6),
      Q => mul_ln13_1_reg_700(6),
      R => '0'
    );
\mul_ln13_1_reg_700_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln13_1_reg_700_reg[5]_i_1_n_5\,
      CO(3) => \mul_ln13_1_reg_700_reg[6]_i_1_n_5\,
      CO(2) => \mul_ln13_1_reg_700_reg[6]_i_1_n_6\,
      CO(1) => \mul_ln13_1_reg_700_reg[6]_i_1_n_7\,
      CO(0) => \mul_ln13_1_reg_700_reg[6]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \mul_ln13_1_reg_700[6]_i_2_n_5\,
      DI(2) => \mul_ln13_1_reg_700[6]_i_3_n_5\,
      DI(1) => \mul_ln13_1_reg_700[6]_i_4_n_5\,
      DI(0) => \mul_ln13_1_reg_700[6]_i_5_n_5\,
      O(3 downto 0) => trunc_ln13_1_fu_366_p1(9 downto 6),
      S(3) => \mul_ln13_1_reg_700[6]_i_6_n_5\,
      S(2) => \mul_ln13_1_reg_700[6]_i_7_n_5\,
      S(1) => \mul_ln13_1_reg_700[6]_i_8_n_5\,
      S(0) => \mul_ln13_1_reg_700[6]_i_9_n_5\
    );
\mul_ln13_1_reg_700_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => trunc_ln13_1_fu_366_p1(7),
      Q => mul_ln13_1_reg_700(7),
      R => '0'
    );
\mul_ln13_1_reg_700_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => trunc_ln13_1_fu_366_p1(8),
      Q => mul_ln13_1_reg_700(8),
      R => '0'
    );
\mul_ln13_1_reg_700_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => trunc_ln13_1_fu_366_p1(9),
      Q => mul_ln13_1_reg_700(9),
      R => '0'
    );
\mul_ln13_reg_743[10]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => empty_32_reg_726(4),
      I1 => Q(7),
      I2 => Q(4),
      I3 => Q(9),
      O => \mul_ln13_reg_743[10]_i_11_n_5\
    );
\mul_ln13_reg_743[10]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => empty_32_reg_726(3),
      I1 => empty_32_reg_726(4),
      I2 => Q(7),
      O => \mul_ln13_reg_743[10]_i_12_n_5\
    );
\mul_ln13_reg_743[10]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => Q(7),
      I1 => empty_32_reg_726(4),
      I2 => Q(4),
      I3 => Q(9),
      I4 => empty_32_reg_726(3),
      O => \mul_ln13_reg_743[10]_i_13_n_5\
    );
\mul_ln13_reg_743[10]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00054444"
    )
        port map (
      I0 => Q(7),
      I1 => empty_32_reg_726(4),
      I2 => Q(4),
      I3 => Q(9),
      I4 => empty_32_reg_726(3),
      O => \mul_ln13_reg_743[10]_i_14_n_5\
    );
\mul_ln13_reg_743[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mul_ln13_reg_743_reg[10]_i_10_n_6\,
      I1 => \mul_ln13_reg_743_reg[13]_i_2_n_8\,
      O => \mul_ln13_reg_743[10]_i_2_n_5\
    );
\mul_ln13_reg_743[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mul_ln13_reg_743_reg[10]_i_10_n_11\,
      I1 => \mul_ln13_reg_743_reg[13]_i_2_n_8\,
      O => \mul_ln13_reg_743[10]_i_3_n_5\
    );
\mul_ln13_reg_743[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mul_ln13_reg_743_reg[10]_i_10_n_12\,
      I1 => \mul_ln13_reg_743_reg[6]_i_3_n_9\,
      O => \mul_ln13_reg_743[10]_i_4_n_5\
    );
\mul_ln13_reg_743[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln13_reg_743_reg[6]_i_3_n_9\,
      I1 => \mul_ln13_reg_743_reg[10]_i_10_n_12\,
      O => \mul_ln13_reg_743[10]_i_5_n_5\
    );
\mul_ln13_reg_743[10]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mul_ln13_reg_743_reg[10]_i_10_n_6\,
      I1 => \mul_ln13_reg_743_reg[13]_i_2_n_8\,
      O => \mul_ln13_reg_743[10]_i_6_n_5\
    );
\mul_ln13_reg_743[10]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \mul_ln13_reg_743_reg[10]_i_10_n_11\,
      I1 => \mul_ln13_reg_743_reg[13]_i_2_n_8\,
      I2 => \mul_ln13_reg_743_reg[10]_i_10_n_6\,
      O => \mul_ln13_reg_743[10]_i_7_n_5\
    );
\mul_ln13_reg_743[10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \mul_ln13_reg_743_reg[6]_i_3_n_9\,
      I1 => \mul_ln13_reg_743_reg[10]_i_10_n_12\,
      I2 => \mul_ln13_reg_743_reg[13]_i_2_n_8\,
      I3 => \mul_ln13_reg_743_reg[10]_i_10_n_11\,
      O => \mul_ln13_reg_743[10]_i_8_n_5\
    );
\mul_ln13_reg_743[10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \mul_ln13_reg_743_reg[10]_i_10_n_12\,
      I1 => \mul_ln13_reg_743_reg[6]_i_3_n_9\,
      I2 => \mul_ln13_reg_743_reg[6]_i_3_n_10\,
      I3 => \mul_ln13_reg_743_reg[3]_i_2_n_9\,
      O => \mul_ln13_reg_743[10]_i_9_n_5\
    );
\mul_ln13_reg_743[13]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mul_ln13_reg_743_reg[13]_i_2_n_8\,
      O => \mul_ln13_reg_743[13]_i_3_n_5\
    );
\mul_ln13_reg_743[13]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mul_ln13_reg_743_reg[13]_i_2_n_8\,
      O => \mul_ln13_reg_743[13]_i_4_n_5\
    );
\mul_ln13_reg_743[13]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mul_ln13_reg_743_reg[13]_i_2_n_8\,
      O => \mul_ln13_reg_743[13]_i_5_n_5\
    );
\mul_ln13_reg_743[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555A956"
    )
        port map (
      I0 => empty_32_reg_726(1),
      I1 => Q(9),
      I2 => Q(4),
      I3 => empty_32_reg_726(0),
      I4 => Q(7),
      O => \mul_ln13_reg_743[2]_i_2_n_5\
    );
\mul_ln13_reg_743[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => Q(7),
      I1 => Q(4),
      I2 => Q(9),
      I3 => empty_32_reg_726(0),
      O => \mul_ln13_reg_743[2]_i_3_n_5\
    );
\mul_ln13_reg_743[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF9996"
    )
        port map (
      I0 => empty_32_reg_726(0),
      I1 => empty_32_reg_726(1),
      I2 => Q(9),
      I3 => Q(4),
      I4 => Q(7),
      O => \mul_ln13_reg_743[2]_i_4_n_5\
    );
\mul_ln13_reg_743[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"999D6662"
    )
        port map (
      I0 => Q(7),
      I1 => empty_32_reg_726(1),
      I2 => Q(9),
      I3 => Q(4),
      I4 => empty_32_reg_726(0),
      O => \mul_ln13_reg_743[2]_i_5_n_5\
    );
\mul_ln13_reg_743[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AAA8A8"
    )
        port map (
      I0 => empty_32_reg_726(0),
      I1 => Q(9),
      I2 => Q(4),
      I3 => empty_32_reg_726(1),
      I4 => Q(7),
      O => \mul_ln13_reg_743[2]_i_6_n_5\
    );
\mul_ln13_reg_743[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(7),
      I1 => empty_32_reg_726(0),
      O => \mul_ln13_reg_743[2]_i_7_n_5\
    );
\mul_ln13_reg_743[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln13_reg_743_reg[2]_i_1_n_9\,
      I1 => \mul_ln13_reg_743_reg[3]_i_2_n_12\,
      O => mul_ln13_fu_387_p2(3)
    );
\mul_ln13_reg_743[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => empty_32_reg_726(3),
      I1 => Q(7),
      I2 => empty_32_reg_726(4),
      O => \mul_ln13_reg_743[3]_i_3_n_5\
    );
\mul_ln13_reg_743[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => Q(7),
      I1 => Q(4),
      I2 => Q(9),
      I3 => empty_32_reg_726(3),
      O => \mul_ln13_reg_743[3]_i_4_n_5\
    );
\mul_ln13_reg_743[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => empty_32_reg_726(3),
      I1 => Q(7),
      I2 => empty_32_reg_726(4),
      O => \mul_ln13_reg_743[3]_i_5_n_5\
    );
\mul_ln13_reg_743[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5557AAA8"
    )
        port map (
      I0 => empty_32_reg_726(4),
      I1 => Q(9),
      I2 => Q(4),
      I3 => Q(7),
      I4 => empty_32_reg_726(3),
      O => \mul_ln13_reg_743[3]_i_6_n_5\
    );
\mul_ln13_reg_743[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AAA8A8"
    )
        port map (
      I0 => empty_32_reg_726(3),
      I1 => Q(9),
      I2 => Q(4),
      I3 => empty_32_reg_726(4),
      I4 => Q(7),
      O => \mul_ln13_reg_743[3]_i_7_n_5\
    );
\mul_ln13_reg_743[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => empty_32_reg_726(3),
      I1 => Q(7),
      O => \mul_ln13_reg_743[3]_i_8_n_5\
    );
\mul_ln13_reg_743[6]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => empty_32_reg_726(1),
      I1 => Q(9),
      I2 => Q(4),
      I3 => Q(7),
      O => \mul_ln13_reg_743[6]_i_10_n_5\
    );
\mul_ln13_reg_743[6]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCEEE8"
    )
        port map (
      I0 => empty_32_reg_726(0),
      I1 => empty_32_reg_726(1),
      I2 => Q(9),
      I3 => Q(4),
      I4 => Q(7),
      O => \mul_ln13_reg_743[6]_i_11_n_5\
    );
\mul_ln13_reg_743[6]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(7),
      I1 => Q(4),
      I2 => Q(9),
      I3 => empty_32_reg_726(1),
      O => \mul_ln13_reg_743[6]_i_13_n_5\
    );
\mul_ln13_reg_743[6]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01015455"
    )
        port map (
      I0 => Q(7),
      I1 => Q(4),
      I2 => Q(9),
      I3 => empty_32_reg_726(0),
      I4 => empty_32_reg_726(1),
      O => \mul_ln13_reg_743[6]_i_14_n_5\
    );
\mul_ln13_reg_743[6]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555BBB1"
    )
        port map (
      I0 => empty_32_reg_726(1),
      I1 => empty_32_reg_726(0),
      I2 => Q(9),
      I3 => Q(4),
      I4 => Q(7),
      O => \mul_ln13_reg_743[6]_i_15_n_5\
    );
\mul_ln13_reg_743[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln13_reg_743_reg[6]_i_3_n_10\,
      I1 => \mul_ln13_reg_743_reg[3]_i_2_n_9\,
      O => \mul_ln13_reg_743[6]_i_2_n_5\
    );
\mul_ln13_reg_743[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln13_reg_743_reg[6]_i_3_n_10\,
      I1 => \mul_ln13_reg_743_reg[3]_i_2_n_9\,
      O => \mul_ln13_reg_743[6]_i_4_n_5\
    );
\mul_ln13_reg_743[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln13_reg_743_reg[6]_i_3_n_11\,
      I1 => \mul_ln13_reg_743_reg[3]_i_2_n_10\,
      O => \mul_ln13_reg_743[6]_i_5_n_5\
    );
\mul_ln13_reg_743[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln13_reg_743_reg[6]_i_3_n_12\,
      I1 => \mul_ln13_reg_743_reg[3]_i_2_n_11\,
      O => \mul_ln13_reg_743[6]_i_6_n_5\
    );
\mul_ln13_reg_743[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln13_reg_743_reg[2]_i_1_n_9\,
      I1 => \mul_ln13_reg_743_reg[3]_i_2_n_12\,
      O => \mul_ln13_reg_743[6]_i_7_n_5\
    );
\mul_ln13_reg_743[6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => Q(7),
      I1 => Q(4),
      I2 => Q(9),
      I3 => empty_32_reg_726(1),
      O => \mul_ln13_reg_743[6]_i_9_n_5\
    );
\mul_ln13_reg_743_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_fu_387_p2(0),
      Q => mul_ln13_reg_743(0),
      R => '0'
    );
\mul_ln13_reg_743_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_fu_387_p2(10),
      Q => mul_ln13_reg_743(10),
      R => '0'
    );
\mul_ln13_reg_743_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln13_reg_743_reg[6]_i_1_n_5\,
      CO(3) => \mul_ln13_reg_743_reg[10]_i_1_n_5\,
      CO(2) => \mul_ln13_reg_743_reg[10]_i_1_n_6\,
      CO(1) => \mul_ln13_reg_743_reg[10]_i_1_n_7\,
      CO(0) => \mul_ln13_reg_743_reg[10]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \mul_ln13_reg_743[10]_i_2_n_5\,
      DI(2) => \mul_ln13_reg_743[10]_i_3_n_5\,
      DI(1) => \mul_ln13_reg_743[10]_i_4_n_5\,
      DI(0) => \mul_ln13_reg_743[10]_i_5_n_5\,
      O(3 downto 0) => mul_ln13_fu_387_p2(10 downto 7),
      S(3) => \mul_ln13_reg_743[10]_i_6_n_5\,
      S(2) => \mul_ln13_reg_743[10]_i_7_n_5\,
      S(1) => \mul_ln13_reg_743[10]_i_8_n_5\,
      S(0) => \mul_ln13_reg_743[10]_i_9_n_5\
    );
\mul_ln13_reg_743_reg[10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln13_reg_743_reg[3]_i_2_n_5\,
      CO(3) => \NLW_mul_ln13_reg_743_reg[10]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \mul_ln13_reg_743_reg[10]_i_10_n_6\,
      CO(1) => \NLW_mul_ln13_reg_743_reg[10]_i_10_CO_UNCONNECTED\(1),
      CO(0) => \mul_ln13_reg_743_reg[10]_i_10_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \mul_ln13_reg_743[10]_i_11_n_5\,
      DI(0) => \mul_ln13_reg_743[10]_i_12_n_5\,
      O(3 downto 2) => \NLW_mul_ln13_reg_743_reg[10]_i_10_O_UNCONNECTED\(3 downto 2),
      O(1) => \mul_ln13_reg_743_reg[10]_i_10_n_11\,
      O(0) => \mul_ln13_reg_743_reg[10]_i_10_n_12\,
      S(3 downto 2) => B"01",
      S(1) => \mul_ln13_reg_743[10]_i_13_n_5\,
      S(0) => \mul_ln13_reg_743[10]_i_14_n_5\
    );
\mul_ln13_reg_743_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_fu_387_p2(11),
      Q => mul_ln13_reg_743(11),
      R => '0'
    );
\mul_ln13_reg_743_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_fu_387_p2(12),
      Q => mul_ln13_reg_743(12),
      R => '0'
    );
\mul_ln13_reg_743_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_fu_387_p2(13),
      Q => mul_ln13_reg_743(13),
      R => '0'
    );
\mul_ln13_reg_743_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln13_reg_743_reg[10]_i_1_n_5\,
      CO(3 downto 2) => \NLW_mul_ln13_reg_743_reg[13]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \mul_ln13_reg_743_reg[13]_i_1_n_7\,
      CO(0) => \mul_ln13_reg_743_reg[13]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \mul_ln13_reg_743_reg[13]_i_2_n_8\,
      DI(0) => \mul_ln13_reg_743[13]_i_3_n_5\,
      O(3) => \NLW_mul_ln13_reg_743_reg[13]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => mul_ln13_fu_387_p2(13 downto 11),
      S(3 downto 2) => B"01",
      S(1) => \mul_ln13_reg_743[13]_i_4_n_5\,
      S(0) => \mul_ln13_reg_743[13]_i_5_n_5\
    );
\mul_ln13_reg_743_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln13_reg_743_reg[6]_i_3_n_5\,
      CO(3 downto 1) => \NLW_mul_ln13_reg_743_reg[13]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mul_ln13_reg_743_reg[13]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_mul_ln13_reg_743_reg[13]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\mul_ln13_reg_743_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_fu_387_p2(1),
      Q => mul_ln13_reg_743(1),
      R => '0'
    );
\mul_ln13_reg_743_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_fu_387_p2(2),
      Q => mul_ln13_reg_743(2),
      R => '0'
    );
\mul_ln13_reg_743_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln13_reg_743_reg[2]_i_1_n_5\,
      CO(2) => \mul_ln13_reg_743_reg[2]_i_1_n_6\,
      CO(1) => \mul_ln13_reg_743_reg[2]_i_1_n_7\,
      CO(0) => \mul_ln13_reg_743_reg[2]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \mul_ln13_reg_743[2]_i_2_n_5\,
      DI(2) => empty_32_reg_726(0),
      DI(1) => \mul_ln13_reg_743[2]_i_3_n_5\,
      DI(0) => '0',
      O(3) => \mul_ln13_reg_743_reg[2]_i_1_n_9\,
      O(2 downto 0) => mul_ln13_fu_387_p2(2 downto 0),
      S(3) => \mul_ln13_reg_743[2]_i_4_n_5\,
      S(2) => \mul_ln13_reg_743[2]_i_5_n_5\,
      S(1) => \mul_ln13_reg_743[2]_i_6_n_5\,
      S(0) => \mul_ln13_reg_743[2]_i_7_n_5\
    );
\mul_ln13_reg_743_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_fu_387_p2(3),
      Q => mul_ln13_reg_743(3),
      R => '0'
    );
\mul_ln13_reg_743_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln13_reg_743_reg[3]_i_2_n_5\,
      CO(2) => \mul_ln13_reg_743_reg[3]_i_2_n_6\,
      CO(1) => \mul_ln13_reg_743_reg[3]_i_2_n_7\,
      CO(0) => \mul_ln13_reg_743_reg[3]_i_2_n_8\,
      CYINIT => '0',
      DI(3) => \mul_ln13_reg_743[3]_i_3_n_5\,
      DI(2) => empty_32_reg_726(3),
      DI(1) => \mul_ln13_reg_743[3]_i_4_n_5\,
      DI(0) => '0',
      O(3) => \mul_ln13_reg_743_reg[3]_i_2_n_9\,
      O(2) => \mul_ln13_reg_743_reg[3]_i_2_n_10\,
      O(1) => \mul_ln13_reg_743_reg[3]_i_2_n_11\,
      O(0) => \mul_ln13_reg_743_reg[3]_i_2_n_12\,
      S(3) => \mul_ln13_reg_743[3]_i_5_n_5\,
      S(2) => \mul_ln13_reg_743[3]_i_6_n_5\,
      S(1) => \mul_ln13_reg_743[3]_i_7_n_5\,
      S(0) => \mul_ln13_reg_743[3]_i_8_n_5\
    );
\mul_ln13_reg_743_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_fu_387_p2(4),
      Q => mul_ln13_reg_743(4),
      R => '0'
    );
\mul_ln13_reg_743_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_fu_387_p2(5),
      Q => mul_ln13_reg_743(5),
      R => '0'
    );
\mul_ln13_reg_743_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_fu_387_p2(6),
      Q => mul_ln13_reg_743(6),
      R => '0'
    );
\mul_ln13_reg_743_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln13_reg_743_reg[6]_i_1_n_5\,
      CO(2) => \mul_ln13_reg_743_reg[6]_i_1_n_6\,
      CO(1) => \mul_ln13_reg_743_reg[6]_i_1_n_7\,
      CO(0) => \mul_ln13_reg_743_reg[6]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \mul_ln13_reg_743[6]_i_2_n_5\,
      DI(2) => \mul_ln13_reg_743_reg[6]_i_3_n_11\,
      DI(1) => \mul_ln13_reg_743_reg[6]_i_3_n_12\,
      DI(0) => \mul_ln13_reg_743_reg[2]_i_1_n_9\,
      O(3 downto 1) => mul_ln13_fu_387_p2(6 downto 4),
      O(0) => \NLW_mul_ln13_reg_743_reg[6]_i_1_O_UNCONNECTED\(0),
      S(3) => \mul_ln13_reg_743[6]_i_4_n_5\,
      S(2) => \mul_ln13_reg_743[6]_i_5_n_5\,
      S(1) => \mul_ln13_reg_743[6]_i_6_n_5\,
      S(0) => \mul_ln13_reg_743[6]_i_7_n_5\
    );
\mul_ln13_reg_743_reg[6]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln13_reg_743_reg[2]_i_1_n_5\,
      CO(3) => \mul_ln13_reg_743_reg[6]_i_3_n_5\,
      CO(2) => \mul_ln13_reg_743_reg[6]_i_3_n_6\,
      CO(1) => \mul_ln13_reg_743_reg[6]_i_3_n_7\,
      CO(0) => \mul_ln13_reg_743_reg[6]_i_3_n_8\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2) => \mul_ln13_reg_743[6]_i_9_n_5\,
      DI(1) => \mul_ln13_reg_743[6]_i_10_n_5\,
      DI(0) => \mul_ln13_reg_743[6]_i_11_n_5\,
      O(3) => \mul_ln13_reg_743_reg[6]_i_3_n_9\,
      O(2) => \mul_ln13_reg_743_reg[6]_i_3_n_10\,
      O(1) => \mul_ln13_reg_743_reg[6]_i_3_n_11\,
      O(0) => \mul_ln13_reg_743_reg[6]_i_3_n_12\,
      S(3) => S(0),
      S(2) => \mul_ln13_reg_743[6]_i_13_n_5\,
      S(1) => \mul_ln13_reg_743[6]_i_14_n_5\,
      S(0) => \mul_ln13_reg_743[6]_i_15_n_5\
    );
\mul_ln13_reg_743_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_fu_387_p2(7),
      Q => mul_ln13_reg_743(7),
      R => '0'
    );
\mul_ln13_reg_743_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_fu_387_p2(8),
      Q => mul_ln13_reg_743(8),
      R => '0'
    );
\mul_ln13_reg_743_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_fu_387_p2(9),
      Q => mul_ln13_reg_743(9),
      R => '0'
    );
\o_count_0_reg_188_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln18_1_reg_845(0),
      Q => o_count_0_reg_188(0),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_188_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln18_1_reg_845(10),
      Q => o_count_0_reg_188(10),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_188_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln18_1_reg_845(11),
      Q => o_count_0_reg_188(11),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_188_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln18_1_reg_845(12),
      Q => o_count_0_reg_188(12),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_188_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln18_1_reg_845(13),
      Q => o_count_0_reg_188(13),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_188_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln18_1_reg_845(1),
      Q => o_count_0_reg_188(1),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_188_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln18_1_reg_845(2),
      Q => o_count_0_reg_188(2),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_188_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln18_1_reg_845(3),
      Q => o_count_0_reg_188(3),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_188_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln18_1_reg_845(4),
      Q => o_count_0_reg_188(4),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_188_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln18_1_reg_845(5),
      Q => o_count_0_reg_188(5),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_188_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln18_1_reg_845(6),
      Q => o_count_0_reg_188(6),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_188_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln18_1_reg_845(7),
      Q => o_count_0_reg_188(7),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_188_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln18_1_reg_845(8),
      Q => o_count_0_reg_188(8),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_188_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln18_1_reg_845(9),
      Q => o_count_0_reg_188(9),
      R => ap_CS_fsm_state2
    );
\o_count_1_reg_223[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \o_count_1_reg_223[0]_i_3_n_5\,
      I1 => \ap_CS_fsm[3]_i_2_n_5\,
      O => \o_count_1_reg_223[0]_i_1_n_5\
    );
\o_count_1_reg_223[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28AAAA28AAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => o_count_1_reg_223_reg(4),
      I2 => indvars_iv2_reg_138_reg(4),
      I3 => o_count_1_reg_223_reg(0),
      I4 => indvars_iv2_reg_138_reg(0),
      I5 => \height_0_reg_277[4]_i_3_n_5\,
      O => \o_count_1_reg_223[0]_i_3_n_5\
    );
\o_count_1_reg_223[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_0_reg_188(0),
      I1 => \ap_CS_fsm[3]_i_2_n_5\,
      I2 => o_count_1_reg_223_reg(0),
      O => \o_count_1_reg_223[0]_i_4_n_5\
    );
\o_count_1_reg_223[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_0_reg_188(3),
      I1 => \ap_CS_fsm[3]_i_2_n_5\,
      I2 => o_count_1_reg_223_reg(3),
      O => \o_count_1_reg_223[0]_i_5_n_5\
    );
\o_count_1_reg_223[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_0_reg_188(2),
      I1 => \ap_CS_fsm[3]_i_2_n_5\,
      I2 => o_count_1_reg_223_reg(2),
      O => \o_count_1_reg_223[0]_i_6_n_5\
    );
\o_count_1_reg_223[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_0_reg_188(1),
      I1 => \ap_CS_fsm[3]_i_2_n_5\,
      I2 => o_count_1_reg_223_reg(1),
      O => \o_count_1_reg_223[0]_i_7_n_5\
    );
\o_count_1_reg_223[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => o_count_1_reg_223_reg(0),
      I1 => o_count_0_reg_188(0),
      I2 => \ap_CS_fsm[3]_i_2_n_5\,
      O => \o_count_1_reg_223[0]_i_8_n_5\
    );
\o_count_1_reg_223[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_0_reg_188(13),
      I1 => \ap_CS_fsm[3]_i_2_n_5\,
      I2 => o_count_1_reg_223_reg(13),
      O => \o_count_1_reg_223[12]_i_2_n_5\
    );
\o_count_1_reg_223[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_0_reg_188(12),
      I1 => \ap_CS_fsm[3]_i_2_n_5\,
      I2 => o_count_1_reg_223_reg(12),
      O => \o_count_1_reg_223[12]_i_3_n_5\
    );
\o_count_1_reg_223[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_0_reg_188(7),
      I1 => \ap_CS_fsm[3]_i_2_n_5\,
      I2 => o_count_1_reg_223_reg(7),
      O => \o_count_1_reg_223[4]_i_2_n_5\
    );
\o_count_1_reg_223[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_0_reg_188(6),
      I1 => \ap_CS_fsm[3]_i_2_n_5\,
      I2 => o_count_1_reg_223_reg(6),
      O => \o_count_1_reg_223[4]_i_3_n_5\
    );
\o_count_1_reg_223[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_0_reg_188(5),
      I1 => \ap_CS_fsm[3]_i_2_n_5\,
      I2 => o_count_1_reg_223_reg(5),
      O => \o_count_1_reg_223[4]_i_4_n_5\
    );
\o_count_1_reg_223[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_0_reg_188(4),
      I1 => \ap_CS_fsm[3]_i_2_n_5\,
      I2 => o_count_1_reg_223_reg(4),
      O => \o_count_1_reg_223[4]_i_5_n_5\
    );
\o_count_1_reg_223[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_0_reg_188(11),
      I1 => \ap_CS_fsm[3]_i_2_n_5\,
      I2 => o_count_1_reg_223_reg(11),
      O => \o_count_1_reg_223[8]_i_2_n_5\
    );
\o_count_1_reg_223[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_0_reg_188(10),
      I1 => \ap_CS_fsm[3]_i_2_n_5\,
      I2 => o_count_1_reg_223_reg(10),
      O => \o_count_1_reg_223[8]_i_3_n_5\
    );
\o_count_1_reg_223[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_0_reg_188(9),
      I1 => \ap_CS_fsm[3]_i_2_n_5\,
      I2 => o_count_1_reg_223_reg(9),
      O => \o_count_1_reg_223[8]_i_4_n_5\
    );
\o_count_1_reg_223[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_0_reg_188(8),
      I1 => \ap_CS_fsm[3]_i_2_n_5\,
      I2 => o_count_1_reg_223_reg(8),
      O => \o_count_1_reg_223[8]_i_5_n_5\
    );
\o_count_1_reg_223_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_223[0]_i_1_n_5\,
      D => \o_count_1_reg_223_reg[0]_i_2_n_12\,
      Q => o_count_1_reg_223_reg(0),
      R => '0'
    );
\o_count_1_reg_223_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_count_1_reg_223_reg[0]_i_2_n_5\,
      CO(2) => \o_count_1_reg_223_reg[0]_i_2_n_6\,
      CO(1) => \o_count_1_reg_223_reg[0]_i_2_n_7\,
      CO(0) => \o_count_1_reg_223_reg[0]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \o_count_1_reg_223[0]_i_4_n_5\,
      O(3) => \o_count_1_reg_223_reg[0]_i_2_n_9\,
      O(2) => \o_count_1_reg_223_reg[0]_i_2_n_10\,
      O(1) => \o_count_1_reg_223_reg[0]_i_2_n_11\,
      O(0) => \o_count_1_reg_223_reg[0]_i_2_n_12\,
      S(3) => \o_count_1_reg_223[0]_i_5_n_5\,
      S(2) => \o_count_1_reg_223[0]_i_6_n_5\,
      S(1) => \o_count_1_reg_223[0]_i_7_n_5\,
      S(0) => \o_count_1_reg_223[0]_i_8_n_5\
    );
\o_count_1_reg_223_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_223[0]_i_1_n_5\,
      D => \o_count_1_reg_223_reg[8]_i_1_n_10\,
      Q => o_count_1_reg_223_reg(10),
      R => '0'
    );
\o_count_1_reg_223_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_223[0]_i_1_n_5\,
      D => \o_count_1_reg_223_reg[8]_i_1_n_9\,
      Q => o_count_1_reg_223_reg(11),
      R => '0'
    );
\o_count_1_reg_223_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_223[0]_i_1_n_5\,
      D => \o_count_1_reg_223_reg[12]_i_1_n_12\,
      Q => o_count_1_reg_223_reg(12),
      R => '0'
    );
\o_count_1_reg_223_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_1_reg_223_reg[8]_i_1_n_5\,
      CO(3 downto 1) => \NLW_o_count_1_reg_223_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \o_count_1_reg_223_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_o_count_1_reg_223_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \o_count_1_reg_223_reg[12]_i_1_n_11\,
      O(0) => \o_count_1_reg_223_reg[12]_i_1_n_12\,
      S(3 downto 2) => B"00",
      S(1) => \o_count_1_reg_223[12]_i_2_n_5\,
      S(0) => \o_count_1_reg_223[12]_i_3_n_5\
    );
\o_count_1_reg_223_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_223[0]_i_1_n_5\,
      D => \o_count_1_reg_223_reg[12]_i_1_n_11\,
      Q => o_count_1_reg_223_reg(13),
      R => '0'
    );
\o_count_1_reg_223_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_223[0]_i_1_n_5\,
      D => \o_count_1_reg_223_reg[0]_i_2_n_11\,
      Q => o_count_1_reg_223_reg(1),
      R => '0'
    );
\o_count_1_reg_223_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_223[0]_i_1_n_5\,
      D => \o_count_1_reg_223_reg[0]_i_2_n_10\,
      Q => o_count_1_reg_223_reg(2),
      R => '0'
    );
\o_count_1_reg_223_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_223[0]_i_1_n_5\,
      D => \o_count_1_reg_223_reg[0]_i_2_n_9\,
      Q => o_count_1_reg_223_reg(3),
      R => '0'
    );
\o_count_1_reg_223_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_223[0]_i_1_n_5\,
      D => \o_count_1_reg_223_reg[4]_i_1_n_12\,
      Q => o_count_1_reg_223_reg(4),
      R => '0'
    );
\o_count_1_reg_223_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_1_reg_223_reg[0]_i_2_n_5\,
      CO(3) => \o_count_1_reg_223_reg[4]_i_1_n_5\,
      CO(2) => \o_count_1_reg_223_reg[4]_i_1_n_6\,
      CO(1) => \o_count_1_reg_223_reg[4]_i_1_n_7\,
      CO(0) => \o_count_1_reg_223_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \o_count_1_reg_223_reg[4]_i_1_n_9\,
      O(2) => \o_count_1_reg_223_reg[4]_i_1_n_10\,
      O(1) => \o_count_1_reg_223_reg[4]_i_1_n_11\,
      O(0) => \o_count_1_reg_223_reg[4]_i_1_n_12\,
      S(3) => \o_count_1_reg_223[4]_i_2_n_5\,
      S(2) => \o_count_1_reg_223[4]_i_3_n_5\,
      S(1) => \o_count_1_reg_223[4]_i_4_n_5\,
      S(0) => \o_count_1_reg_223[4]_i_5_n_5\
    );
\o_count_1_reg_223_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_223[0]_i_1_n_5\,
      D => \o_count_1_reg_223_reg[4]_i_1_n_11\,
      Q => o_count_1_reg_223_reg(5),
      R => '0'
    );
\o_count_1_reg_223_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_223[0]_i_1_n_5\,
      D => \o_count_1_reg_223_reg[4]_i_1_n_10\,
      Q => o_count_1_reg_223_reg(6),
      R => '0'
    );
\o_count_1_reg_223_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_223[0]_i_1_n_5\,
      D => \o_count_1_reg_223_reg[4]_i_1_n_9\,
      Q => o_count_1_reg_223_reg(7),
      R => '0'
    );
\o_count_1_reg_223_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_223[0]_i_1_n_5\,
      D => \o_count_1_reg_223_reg[8]_i_1_n_12\,
      Q => o_count_1_reg_223_reg(8),
      R => '0'
    );
\o_count_1_reg_223_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_1_reg_223_reg[4]_i_1_n_5\,
      CO(3) => \o_count_1_reg_223_reg[8]_i_1_n_5\,
      CO(2) => \o_count_1_reg_223_reg[8]_i_1_n_6\,
      CO(1) => \o_count_1_reg_223_reg[8]_i_1_n_7\,
      CO(0) => \o_count_1_reg_223_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \o_count_1_reg_223_reg[8]_i_1_n_9\,
      O(2) => \o_count_1_reg_223_reg[8]_i_1_n_10\,
      O(1) => \o_count_1_reg_223_reg[8]_i_1_n_11\,
      O(0) => \o_count_1_reg_223_reg[8]_i_1_n_12\,
      S(3) => \o_count_1_reg_223[8]_i_2_n_5\,
      S(2) => \o_count_1_reg_223[8]_i_3_n_5\,
      S(1) => \o_count_1_reg_223[8]_i_4_n_5\,
      S(0) => \o_count_1_reg_223[8]_i_5_n_5\
    );
\o_count_1_reg_223_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_223[0]_i_1_n_5\,
      D => \o_count_1_reg_223_reg[8]_i_1_n_11\,
      Q => o_count_1_reg_223_reg(9),
      R => '0'
    );
\o_count_2_reg_255[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv10_reg_178(0),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln18_2_reg_863(0),
      O => \o_count_2_reg_255[0]_i_1_n_5\
    );
\o_count_2_reg_255[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv10_reg_178(10),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln18_2_reg_863(10),
      O => \o_count_2_reg_255[10]_i_1_n_5\
    );
\o_count_2_reg_255[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv10_reg_178(11),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln18_2_reg_863(11),
      O => \o_count_2_reg_255[11]_i_1_n_5\
    );
\o_count_2_reg_255[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv10_reg_178(12),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln18_2_reg_863(12),
      O => \o_count_2_reg_255[12]_i_1_n_5\
    );
\o_count_2_reg_255[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => icmp_ln30_fu_604_p2,
      I1 => ap_CS_fsm_state8,
      I2 => ap_NS_fsm13_out,
      O => phi_ln13_1_reg_233
    );
\o_count_2_reg_255[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv10_reg_178(13),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln18_2_reg_863(13),
      O => \o_count_2_reg_255[13]_i_2_n_5\
    );
\o_count_2_reg_255[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv10_reg_178(1),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln18_2_reg_863(1),
      O => \o_count_2_reg_255[1]_i_1_n_5\
    );
\o_count_2_reg_255[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv10_reg_178(2),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln18_2_reg_863(2),
      O => \o_count_2_reg_255[2]_i_1_n_5\
    );
\o_count_2_reg_255[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv10_reg_178(3),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln18_2_reg_863(3),
      O => \o_count_2_reg_255[3]_i_1_n_5\
    );
\o_count_2_reg_255[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv10_reg_178(4),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln18_2_reg_863(4),
      O => \o_count_2_reg_255[4]_i_1_n_5\
    );
\o_count_2_reg_255[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv10_reg_178(5),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln18_2_reg_863(5),
      O => \o_count_2_reg_255[5]_i_1_n_5\
    );
\o_count_2_reg_255[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv10_reg_178(6),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln18_2_reg_863(6),
      O => \o_count_2_reg_255[6]_i_1_n_5\
    );
\o_count_2_reg_255[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv10_reg_178(7),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln18_2_reg_863(7),
      O => \o_count_2_reg_255[7]_i_1_n_5\
    );
\o_count_2_reg_255[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv10_reg_178(8),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln18_2_reg_863(8),
      O => \o_count_2_reg_255[8]_i_1_n_5\
    );
\o_count_2_reg_255[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv10_reg_178(9),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln18_2_reg_863(9),
      O => \o_count_2_reg_255[9]_i_1_n_5\
    );
\o_count_2_reg_255_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \o_count_2_reg_255[0]_i_1_n_5\,
      Q => o_count_2_reg_255(0),
      R => '0'
    );
\o_count_2_reg_255_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \o_count_2_reg_255[10]_i_1_n_5\,
      Q => o_count_2_reg_255(10),
      R => '0'
    );
\o_count_2_reg_255_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \o_count_2_reg_255[11]_i_1_n_5\,
      Q => o_count_2_reg_255(11),
      R => '0'
    );
\o_count_2_reg_255_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \o_count_2_reg_255[12]_i_1_n_5\,
      Q => o_count_2_reg_255(12),
      R => '0'
    );
\o_count_2_reg_255_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \o_count_2_reg_255[13]_i_2_n_5\,
      Q => o_count_2_reg_255(13),
      R => '0'
    );
\o_count_2_reg_255_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \o_count_2_reg_255[1]_i_1_n_5\,
      Q => o_count_2_reg_255(1),
      R => '0'
    );
\o_count_2_reg_255_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \o_count_2_reg_255[2]_i_1_n_5\,
      Q => o_count_2_reg_255(2),
      R => '0'
    );
\o_count_2_reg_255_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \o_count_2_reg_255[3]_i_1_n_5\,
      Q => o_count_2_reg_255(3),
      R => '0'
    );
\o_count_2_reg_255_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \o_count_2_reg_255[4]_i_1_n_5\,
      Q => o_count_2_reg_255(4),
      R => '0'
    );
\o_count_2_reg_255_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \o_count_2_reg_255[5]_i_1_n_5\,
      Q => o_count_2_reg_255(5),
      R => '0'
    );
\o_count_2_reg_255_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \o_count_2_reg_255[6]_i_1_n_5\,
      Q => o_count_2_reg_255(6),
      R => '0'
    );
\o_count_2_reg_255_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \o_count_2_reg_255[7]_i_1_n_5\,
      Q => o_count_2_reg_255(7),
      R => '0'
    );
\o_count_2_reg_255_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \o_count_2_reg_255[8]_i_1_n_5\,
      Q => o_count_2_reg_255(8),
      R => '0'
    );
\o_count_2_reg_255_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \o_count_2_reg_255[9]_i_1_n_5\,
      Q => o_count_2_reg_255(9),
      R => '0'
    );
\o_count_3_reg_288[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_3_reg_288_reg(3),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => o_count_2_reg_255(3),
      O => \o_count_3_reg_288[0]_i_2_n_5\
    );
\o_count_3_reg_288[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_3_reg_288_reg(2),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => o_count_2_reg_255(2),
      O => \o_count_3_reg_288[0]_i_3_n_5\
    );
\o_count_3_reg_288[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_3_reg_288_reg(1),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => o_count_2_reg_255(1),
      O => \o_count_3_reg_288[0]_i_4_n_5\
    );
\o_count_3_reg_288[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => o_count_2_reg_255(0),
      I1 => o_count_3_reg_288_reg(0),
      I2 => \^ap_cs_fsm_reg[6]_0\(1),
      O => \o_count_3_reg_288[0]_i_5_n_5\
    );
\o_count_3_reg_288[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_3_reg_288_reg(13),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => o_count_2_reg_255(13),
      O => \o_count_3_reg_288[12]_i_2_n_5\
    );
\o_count_3_reg_288[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_3_reg_288_reg(12),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => o_count_2_reg_255(12),
      O => \o_count_3_reg_288[12]_i_3_n_5\
    );
\o_count_3_reg_288[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_3_reg_288_reg(7),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => o_count_2_reg_255(7),
      O => \o_count_3_reg_288[4]_i_2_n_5\
    );
\o_count_3_reg_288[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_3_reg_288_reg(6),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => o_count_2_reg_255(6),
      O => \o_count_3_reg_288[4]_i_3_n_5\
    );
\o_count_3_reg_288[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_3_reg_288_reg(5),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => o_count_2_reg_255(5),
      O => \o_count_3_reg_288[4]_i_4_n_5\
    );
\o_count_3_reg_288[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_3_reg_288_reg(4),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => o_count_2_reg_255(4),
      O => \o_count_3_reg_288[4]_i_5_n_5\
    );
\o_count_3_reg_288[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_3_reg_288_reg(11),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => o_count_2_reg_255(11),
      O => \o_count_3_reg_288[8]_i_2_n_5\
    );
\o_count_3_reg_288[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_3_reg_288_reg(10),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => o_count_2_reg_255(10),
      O => \o_count_3_reg_288[8]_i_3_n_5\
    );
\o_count_3_reg_288[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_3_reg_288_reg(9),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => o_count_2_reg_255(9),
      O => \o_count_3_reg_288[8]_i_4_n_5\
    );
\o_count_3_reg_288[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_3_reg_288_reg(8),
      I1 => \^ap_cs_fsm_reg[6]_0\(1),
      I2 => o_count_2_reg_255(8),
      O => \o_count_3_reg_288[8]_i_5_n_5\
    );
\o_count_3_reg_288_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_3_reg_288_reg[0]_i_1_n_12\,
      Q => o_count_3_reg_288_reg(0),
      R => '0'
    );
\o_count_3_reg_288_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_count_3_reg_288_reg[0]_i_1_n_5\,
      CO(2) => \o_count_3_reg_288_reg[0]_i_1_n_6\,
      CO(1) => \o_count_3_reg_288_reg[0]_i_1_n_7\,
      CO(0) => \o_count_3_reg_288_reg[0]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^ap_cs_fsm_reg[6]_0\(1),
      O(3) => \o_count_3_reg_288_reg[0]_i_1_n_9\,
      O(2) => \o_count_3_reg_288_reg[0]_i_1_n_10\,
      O(1) => \o_count_3_reg_288_reg[0]_i_1_n_11\,
      O(0) => \o_count_3_reg_288_reg[0]_i_1_n_12\,
      S(3) => \o_count_3_reg_288[0]_i_2_n_5\,
      S(2) => \o_count_3_reg_288[0]_i_3_n_5\,
      S(1) => \o_count_3_reg_288[0]_i_4_n_5\,
      S(0) => \o_count_3_reg_288[0]_i_5_n_5\
    );
\o_count_3_reg_288_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_3_reg_288_reg[8]_i_1_n_10\,
      Q => o_count_3_reg_288_reg(10),
      R => '0'
    );
\o_count_3_reg_288_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_3_reg_288_reg[8]_i_1_n_9\,
      Q => o_count_3_reg_288_reg(11),
      R => '0'
    );
\o_count_3_reg_288_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_3_reg_288_reg[12]_i_1_n_12\,
      Q => o_count_3_reg_288_reg(12),
      R => '0'
    );
\o_count_3_reg_288_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_3_reg_288_reg[8]_i_1_n_5\,
      CO(3 downto 1) => \NLW_o_count_3_reg_288_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \o_count_3_reg_288_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_o_count_3_reg_288_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \o_count_3_reg_288_reg[12]_i_1_n_11\,
      O(0) => \o_count_3_reg_288_reg[12]_i_1_n_12\,
      S(3 downto 2) => B"00",
      S(1) => \o_count_3_reg_288[12]_i_2_n_5\,
      S(0) => \o_count_3_reg_288[12]_i_3_n_5\
    );
\o_count_3_reg_288_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_3_reg_288_reg[12]_i_1_n_11\,
      Q => o_count_3_reg_288_reg(13),
      R => '0'
    );
\o_count_3_reg_288_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_3_reg_288_reg[0]_i_1_n_11\,
      Q => o_count_3_reg_288_reg(1),
      R => '0'
    );
\o_count_3_reg_288_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_3_reg_288_reg[0]_i_1_n_10\,
      Q => o_count_3_reg_288_reg(2),
      R => '0'
    );
\o_count_3_reg_288_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_3_reg_288_reg[0]_i_1_n_9\,
      Q => o_count_3_reg_288_reg(3),
      R => '0'
    );
\o_count_3_reg_288_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_3_reg_288_reg[4]_i_1_n_12\,
      Q => o_count_3_reg_288_reg(4),
      R => '0'
    );
\o_count_3_reg_288_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_3_reg_288_reg[0]_i_1_n_5\,
      CO(3) => \o_count_3_reg_288_reg[4]_i_1_n_5\,
      CO(2) => \o_count_3_reg_288_reg[4]_i_1_n_6\,
      CO(1) => \o_count_3_reg_288_reg[4]_i_1_n_7\,
      CO(0) => \o_count_3_reg_288_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \o_count_3_reg_288_reg[4]_i_1_n_9\,
      O(2) => \o_count_3_reg_288_reg[4]_i_1_n_10\,
      O(1) => \o_count_3_reg_288_reg[4]_i_1_n_11\,
      O(0) => \o_count_3_reg_288_reg[4]_i_1_n_12\,
      S(3) => \o_count_3_reg_288[4]_i_2_n_5\,
      S(2) => \o_count_3_reg_288[4]_i_3_n_5\,
      S(1) => \o_count_3_reg_288[4]_i_4_n_5\,
      S(0) => \o_count_3_reg_288[4]_i_5_n_5\
    );
\o_count_3_reg_288_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_3_reg_288_reg[4]_i_1_n_11\,
      Q => o_count_3_reg_288_reg(5),
      R => '0'
    );
\o_count_3_reg_288_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_3_reg_288_reg[4]_i_1_n_10\,
      Q => o_count_3_reg_288_reg(6),
      R => '0'
    );
\o_count_3_reg_288_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_3_reg_288_reg[4]_i_1_n_9\,
      Q => o_count_3_reg_288_reg(7),
      R => '0'
    );
\o_count_3_reg_288_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_3_reg_288_reg[8]_i_1_n_12\,
      Q => o_count_3_reg_288_reg(8),
      R => '0'
    );
\o_count_3_reg_288_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_3_reg_288_reg[4]_i_1_n_5\,
      CO(3) => \o_count_3_reg_288_reg[8]_i_1_n_5\,
      CO(2) => \o_count_3_reg_288_reg[8]_i_1_n_6\,
      CO(1) => \o_count_3_reg_288_reg[8]_i_1_n_7\,
      CO(0) => \o_count_3_reg_288_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \o_count_3_reg_288_reg[8]_i_1_n_9\,
      O(2) => \o_count_3_reg_288_reg[8]_i_1_n_10\,
      O(1) => \o_count_3_reg_288_reg[8]_i_1_n_11\,
      O(0) => \o_count_3_reg_288_reg[8]_i_1_n_12\,
      S(3) => \o_count_3_reg_288[8]_i_2_n_5\,
      S(2) => \o_count_3_reg_288[8]_i_3_n_5\,
      S(1) => \o_count_3_reg_288[8]_i_4_n_5\,
      S(0) => \o_count_3_reg_288[8]_i_5_n_5\
    );
\o_count_3_reg_288_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_3_reg_288_reg[8]_i_1_n_11\,
      Q => o_count_3_reg_288_reg(9),
      R => '0'
    );
\o_count_4_reg_309[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => icmp_ln23_fu_571_p2,
      I1 => \^ap_cs_fsm_reg[6]_0\(0),
      I2 => icmp_ln30_fu_604_p2,
      I3 => ap_CS_fsm_state8,
      O => \o_count_4_reg_309[0]_i_1_n_5\
    );
\o_count_4_reg_309[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => icmp_ln30_fu_604_p2,
      O => o_count_4_reg_3091
    );
\o_count_4_reg_309[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => o_count_4_reg_309_reg(3),
      I1 => ap_CS_fsm_state8,
      I2 => icmp_ln30_fu_604_p2,
      I3 => o_count_reg_244_reg(3),
      O => \o_count_4_reg_309[0]_i_4_n_5\
    );
\o_count_4_reg_309[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => o_count_4_reg_309_reg(2),
      I1 => ap_CS_fsm_state8,
      I2 => icmp_ln30_fu_604_p2,
      I3 => o_count_reg_244_reg(2),
      O => \o_count_4_reg_309[0]_i_5_n_5\
    );
\o_count_4_reg_309[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => o_count_4_reg_309_reg(1),
      I1 => ap_CS_fsm_state8,
      I2 => icmp_ln30_fu_604_p2,
      I3 => o_count_reg_244_reg(1),
      O => \o_count_4_reg_309[0]_i_6_n_5\
    );
\o_count_4_reg_309[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A3AA"
    )
        port map (
      I0 => o_count_reg_244_reg(0),
      I1 => o_count_4_reg_309_reg(0),
      I2 => icmp_ln30_fu_604_p2,
      I3 => ap_CS_fsm_state8,
      O => \o_count_4_reg_309[0]_i_7_n_5\
    );
\o_count_4_reg_309[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => o_count_4_reg_309_reg(13),
      I1 => ap_CS_fsm_state8,
      I2 => icmp_ln30_fu_604_p2,
      I3 => o_count_reg_244_reg(13),
      O => \o_count_4_reg_309[12]_i_2_n_5\
    );
\o_count_4_reg_309[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => o_count_4_reg_309_reg(12),
      I1 => ap_CS_fsm_state8,
      I2 => icmp_ln30_fu_604_p2,
      I3 => o_count_reg_244_reg(12),
      O => \o_count_4_reg_309[12]_i_3_n_5\
    );
\o_count_4_reg_309[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => o_count_4_reg_309_reg(7),
      I1 => ap_CS_fsm_state8,
      I2 => icmp_ln30_fu_604_p2,
      I3 => o_count_reg_244_reg(7),
      O => \o_count_4_reg_309[4]_i_2_n_5\
    );
\o_count_4_reg_309[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => o_count_4_reg_309_reg(6),
      I1 => ap_CS_fsm_state8,
      I2 => icmp_ln30_fu_604_p2,
      I3 => o_count_reg_244_reg(6),
      O => \o_count_4_reg_309[4]_i_3_n_5\
    );
\o_count_4_reg_309[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => o_count_4_reg_309_reg(5),
      I1 => ap_CS_fsm_state8,
      I2 => icmp_ln30_fu_604_p2,
      I3 => o_count_reg_244_reg(5),
      O => \o_count_4_reg_309[4]_i_4_n_5\
    );
\o_count_4_reg_309[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => o_count_4_reg_309_reg(4),
      I1 => ap_CS_fsm_state8,
      I2 => icmp_ln30_fu_604_p2,
      I3 => o_count_reg_244_reg(4),
      O => \o_count_4_reg_309[4]_i_5_n_5\
    );
\o_count_4_reg_309[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => o_count_4_reg_309_reg(11),
      I1 => ap_CS_fsm_state8,
      I2 => icmp_ln30_fu_604_p2,
      I3 => o_count_reg_244_reg(11),
      O => \o_count_4_reg_309[8]_i_2_n_5\
    );
\o_count_4_reg_309[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => o_count_4_reg_309_reg(10),
      I1 => ap_CS_fsm_state8,
      I2 => icmp_ln30_fu_604_p2,
      I3 => o_count_reg_244_reg(10),
      O => \o_count_4_reg_309[8]_i_3_n_5\
    );
\o_count_4_reg_309[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => o_count_4_reg_309_reg(9),
      I1 => ap_CS_fsm_state8,
      I2 => icmp_ln30_fu_604_p2,
      I3 => o_count_reg_244_reg(9),
      O => \o_count_4_reg_309[8]_i_4_n_5\
    );
\o_count_4_reg_309[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => o_count_4_reg_309_reg(8),
      I1 => ap_CS_fsm_state8,
      I2 => icmp_ln30_fu_604_p2,
      I3 => o_count_reg_244_reg(8),
      O => \o_count_4_reg_309[8]_i_5_n_5\
    );
\o_count_4_reg_309_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_4_reg_309[0]_i_1_n_5\,
      D => \o_count_4_reg_309_reg[0]_i_2_n_12\,
      Q => o_count_4_reg_309_reg(0),
      R => '0'
    );
\o_count_4_reg_309_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_count_4_reg_309_reg[0]_i_2_n_5\,
      CO(2) => \o_count_4_reg_309_reg[0]_i_2_n_6\,
      CO(1) => \o_count_4_reg_309_reg[0]_i_2_n_7\,
      CO(0) => \o_count_4_reg_309_reg[0]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => o_count_4_reg_3091,
      O(3) => \o_count_4_reg_309_reg[0]_i_2_n_9\,
      O(2) => \o_count_4_reg_309_reg[0]_i_2_n_10\,
      O(1) => \o_count_4_reg_309_reg[0]_i_2_n_11\,
      O(0) => \o_count_4_reg_309_reg[0]_i_2_n_12\,
      S(3) => \o_count_4_reg_309[0]_i_4_n_5\,
      S(2) => \o_count_4_reg_309[0]_i_5_n_5\,
      S(1) => \o_count_4_reg_309[0]_i_6_n_5\,
      S(0) => \o_count_4_reg_309[0]_i_7_n_5\
    );
\o_count_4_reg_309_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_4_reg_309[0]_i_1_n_5\,
      D => \o_count_4_reg_309_reg[8]_i_1_n_10\,
      Q => o_count_4_reg_309_reg(10),
      R => '0'
    );
\o_count_4_reg_309_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_4_reg_309[0]_i_1_n_5\,
      D => \o_count_4_reg_309_reg[8]_i_1_n_9\,
      Q => o_count_4_reg_309_reg(11),
      R => '0'
    );
\o_count_4_reg_309_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_4_reg_309[0]_i_1_n_5\,
      D => \o_count_4_reg_309_reg[12]_i_1_n_12\,
      Q => o_count_4_reg_309_reg(12),
      R => '0'
    );
\o_count_4_reg_309_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_4_reg_309_reg[8]_i_1_n_5\,
      CO(3 downto 1) => \NLW_o_count_4_reg_309_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \o_count_4_reg_309_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_o_count_4_reg_309_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \o_count_4_reg_309_reg[12]_i_1_n_11\,
      O(0) => \o_count_4_reg_309_reg[12]_i_1_n_12\,
      S(3 downto 2) => B"00",
      S(1) => \o_count_4_reg_309[12]_i_2_n_5\,
      S(0) => \o_count_4_reg_309[12]_i_3_n_5\
    );
\o_count_4_reg_309_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_4_reg_309[0]_i_1_n_5\,
      D => \o_count_4_reg_309_reg[12]_i_1_n_11\,
      Q => o_count_4_reg_309_reg(13),
      R => '0'
    );
\o_count_4_reg_309_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_4_reg_309[0]_i_1_n_5\,
      D => \o_count_4_reg_309_reg[0]_i_2_n_11\,
      Q => o_count_4_reg_309_reg(1),
      R => '0'
    );
\o_count_4_reg_309_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_4_reg_309[0]_i_1_n_5\,
      D => \o_count_4_reg_309_reg[0]_i_2_n_10\,
      Q => o_count_4_reg_309_reg(2),
      R => '0'
    );
\o_count_4_reg_309_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_4_reg_309[0]_i_1_n_5\,
      D => \o_count_4_reg_309_reg[0]_i_2_n_9\,
      Q => o_count_4_reg_309_reg(3),
      R => '0'
    );
\o_count_4_reg_309_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_4_reg_309[0]_i_1_n_5\,
      D => \o_count_4_reg_309_reg[4]_i_1_n_12\,
      Q => o_count_4_reg_309_reg(4),
      R => '0'
    );
\o_count_4_reg_309_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_4_reg_309_reg[0]_i_2_n_5\,
      CO(3) => \o_count_4_reg_309_reg[4]_i_1_n_5\,
      CO(2) => \o_count_4_reg_309_reg[4]_i_1_n_6\,
      CO(1) => \o_count_4_reg_309_reg[4]_i_1_n_7\,
      CO(0) => \o_count_4_reg_309_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \o_count_4_reg_309_reg[4]_i_1_n_9\,
      O(2) => \o_count_4_reg_309_reg[4]_i_1_n_10\,
      O(1) => \o_count_4_reg_309_reg[4]_i_1_n_11\,
      O(0) => \o_count_4_reg_309_reg[4]_i_1_n_12\,
      S(3) => \o_count_4_reg_309[4]_i_2_n_5\,
      S(2) => \o_count_4_reg_309[4]_i_3_n_5\,
      S(1) => \o_count_4_reg_309[4]_i_4_n_5\,
      S(0) => \o_count_4_reg_309[4]_i_5_n_5\
    );
\o_count_4_reg_309_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_4_reg_309[0]_i_1_n_5\,
      D => \o_count_4_reg_309_reg[4]_i_1_n_11\,
      Q => o_count_4_reg_309_reg(5),
      R => '0'
    );
\o_count_4_reg_309_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_4_reg_309[0]_i_1_n_5\,
      D => \o_count_4_reg_309_reg[4]_i_1_n_10\,
      Q => o_count_4_reg_309_reg(6),
      R => '0'
    );
\o_count_4_reg_309_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_4_reg_309[0]_i_1_n_5\,
      D => \o_count_4_reg_309_reg[4]_i_1_n_9\,
      Q => o_count_4_reg_309_reg(7),
      R => '0'
    );
\o_count_4_reg_309_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_4_reg_309[0]_i_1_n_5\,
      D => \o_count_4_reg_309_reg[8]_i_1_n_12\,
      Q => o_count_4_reg_309_reg(8),
      R => '0'
    );
\o_count_4_reg_309_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_4_reg_309_reg[4]_i_1_n_5\,
      CO(3) => \o_count_4_reg_309_reg[8]_i_1_n_5\,
      CO(2) => \o_count_4_reg_309_reg[8]_i_1_n_6\,
      CO(1) => \o_count_4_reg_309_reg[8]_i_1_n_7\,
      CO(0) => \o_count_4_reg_309_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \o_count_4_reg_309_reg[8]_i_1_n_9\,
      O(2) => \o_count_4_reg_309_reg[8]_i_1_n_10\,
      O(1) => \o_count_4_reg_309_reg[8]_i_1_n_11\,
      O(0) => \o_count_4_reg_309_reg[8]_i_1_n_12\,
      S(3) => \o_count_4_reg_309[8]_i_2_n_5\,
      S(2) => \o_count_4_reg_309[8]_i_3_n_5\,
      S(1) => \o_count_4_reg_309[8]_i_4_n_5\,
      S(0) => \o_count_4_reg_309[8]_i_5_n_5\
    );
\o_count_4_reg_309_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_4_reg_309[0]_i_1_n_5\,
      D => \o_count_4_reg_309_reg[8]_i_1_n_11\,
      Q => o_count_4_reg_309_reg(9),
      R => '0'
    );
\o_count_5_reg_319[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_319_reg(3),
      I1 => o_count_5_reg_3191,
      I2 => add_ln21_1_reg_826(3),
      O => \o_count_5_reg_319[0]_i_2_n_5\
    );
\o_count_5_reg_319[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_319_reg(2),
      I1 => o_count_5_reg_3191,
      I2 => add_ln21_1_reg_826(2),
      O => \o_count_5_reg_319[0]_i_3_n_5\
    );
\o_count_5_reg_319[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_319_reg(1),
      I1 => o_count_5_reg_3191,
      I2 => add_ln21_1_reg_826(1),
      O => \o_count_5_reg_319[0]_i_4_n_5\
    );
\o_count_5_reg_319[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => add_ln21_1_reg_826(0),
      I1 => o_count_5_reg_319_reg(0),
      I2 => o_count_5_reg_3191,
      O => \o_count_5_reg_319[0]_i_5_n_5\
    );
\o_count_5_reg_319[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_319_reg(13),
      I1 => o_count_5_reg_3191,
      I2 => add_ln21_1_reg_826(13),
      O => \o_count_5_reg_319[12]_i_2_n_5\
    );
\o_count_5_reg_319[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_319_reg(12),
      I1 => o_count_5_reg_3191,
      I2 => add_ln21_1_reg_826(12),
      O => \o_count_5_reg_319[12]_i_3_n_5\
    );
\o_count_5_reg_319[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_319_reg(7),
      I1 => o_count_5_reg_3191,
      I2 => add_ln21_1_reg_826(7),
      O => \o_count_5_reg_319[4]_i_2_n_5\
    );
\o_count_5_reg_319[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_319_reg(6),
      I1 => o_count_5_reg_3191,
      I2 => add_ln21_1_reg_826(6),
      O => \o_count_5_reg_319[4]_i_3_n_5\
    );
\o_count_5_reg_319[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_319_reg(5),
      I1 => o_count_5_reg_3191,
      I2 => add_ln21_1_reg_826(5),
      O => \o_count_5_reg_319[4]_i_4_n_5\
    );
\o_count_5_reg_319[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_319_reg(4),
      I1 => o_count_5_reg_3191,
      I2 => add_ln21_1_reg_826(4),
      O => \o_count_5_reg_319[4]_i_5_n_5\
    );
\o_count_5_reg_319[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_319_reg(11),
      I1 => o_count_5_reg_3191,
      I2 => add_ln21_1_reg_826(11),
      O => \o_count_5_reg_319[8]_i_2_n_5\
    );
\o_count_5_reg_319[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_319_reg(10),
      I1 => o_count_5_reg_3191,
      I2 => add_ln21_1_reg_826(10),
      O => \o_count_5_reg_319[8]_i_3_n_5\
    );
\o_count_5_reg_319[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_319_reg(9),
      I1 => o_count_5_reg_3191,
      I2 => add_ln21_1_reg_826(9),
      O => \o_count_5_reg_319[8]_i_4_n_5\
    );
\o_count_5_reg_319[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_319_reg(8),
      I1 => o_count_5_reg_3191,
      I2 => add_ln21_1_reg_826(8),
      O => \o_count_5_reg_319[8]_i_5_n_5\
    );
\o_count_5_reg_319_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \o_count_5_reg_319_reg[0]_i_1_n_12\,
      Q => o_count_5_reg_319_reg(0),
      R => '0'
    );
\o_count_5_reg_319_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_count_5_reg_319_reg[0]_i_1_n_5\,
      CO(2) => \o_count_5_reg_319_reg[0]_i_1_n_6\,
      CO(1) => \o_count_5_reg_319_reg[0]_i_1_n_7\,
      CO(0) => \o_count_5_reg_319_reg[0]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => o_count_5_reg_3191,
      O(3) => \o_count_5_reg_319_reg[0]_i_1_n_9\,
      O(2) => \o_count_5_reg_319_reg[0]_i_1_n_10\,
      O(1) => \o_count_5_reg_319_reg[0]_i_1_n_11\,
      O(0) => \o_count_5_reg_319_reg[0]_i_1_n_12\,
      S(3) => \o_count_5_reg_319[0]_i_2_n_5\,
      S(2) => \o_count_5_reg_319[0]_i_3_n_5\,
      S(1) => \o_count_5_reg_319[0]_i_4_n_5\,
      S(0) => \o_count_5_reg_319[0]_i_5_n_5\
    );
\o_count_5_reg_319_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \o_count_5_reg_319_reg[8]_i_1_n_10\,
      Q => o_count_5_reg_319_reg(10),
      R => '0'
    );
\o_count_5_reg_319_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \o_count_5_reg_319_reg[8]_i_1_n_9\,
      Q => o_count_5_reg_319_reg(11),
      R => '0'
    );
\o_count_5_reg_319_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \o_count_5_reg_319_reg[12]_i_1_n_12\,
      Q => o_count_5_reg_319_reg(12),
      R => '0'
    );
\o_count_5_reg_319_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_5_reg_319_reg[8]_i_1_n_5\,
      CO(3 downto 1) => \NLW_o_count_5_reg_319_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \o_count_5_reg_319_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_o_count_5_reg_319_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \o_count_5_reg_319_reg[12]_i_1_n_11\,
      O(0) => \o_count_5_reg_319_reg[12]_i_1_n_12\,
      S(3 downto 2) => B"00",
      S(1) => \o_count_5_reg_319[12]_i_2_n_5\,
      S(0) => \o_count_5_reg_319[12]_i_3_n_5\
    );
\o_count_5_reg_319_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \o_count_5_reg_319_reg[12]_i_1_n_11\,
      Q => o_count_5_reg_319_reg(13),
      R => '0'
    );
\o_count_5_reg_319_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \o_count_5_reg_319_reg[0]_i_1_n_11\,
      Q => o_count_5_reg_319_reg(1),
      R => '0'
    );
\o_count_5_reg_319_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \o_count_5_reg_319_reg[0]_i_1_n_10\,
      Q => o_count_5_reg_319_reg(2),
      R => '0'
    );
\o_count_5_reg_319_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \o_count_5_reg_319_reg[0]_i_1_n_9\,
      Q => o_count_5_reg_319_reg(3),
      R => '0'
    );
\o_count_5_reg_319_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \o_count_5_reg_319_reg[4]_i_1_n_12\,
      Q => o_count_5_reg_319_reg(4),
      R => '0'
    );
\o_count_5_reg_319_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_5_reg_319_reg[0]_i_1_n_5\,
      CO(3) => \o_count_5_reg_319_reg[4]_i_1_n_5\,
      CO(2) => \o_count_5_reg_319_reg[4]_i_1_n_6\,
      CO(1) => \o_count_5_reg_319_reg[4]_i_1_n_7\,
      CO(0) => \o_count_5_reg_319_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \o_count_5_reg_319_reg[4]_i_1_n_9\,
      O(2) => \o_count_5_reg_319_reg[4]_i_1_n_10\,
      O(1) => \o_count_5_reg_319_reg[4]_i_1_n_11\,
      O(0) => \o_count_5_reg_319_reg[4]_i_1_n_12\,
      S(3) => \o_count_5_reg_319[4]_i_2_n_5\,
      S(2) => \o_count_5_reg_319[4]_i_3_n_5\,
      S(1) => \o_count_5_reg_319[4]_i_4_n_5\,
      S(0) => \o_count_5_reg_319[4]_i_5_n_5\
    );
\o_count_5_reg_319_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \o_count_5_reg_319_reg[4]_i_1_n_11\,
      Q => o_count_5_reg_319_reg(5),
      R => '0'
    );
\o_count_5_reg_319_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \o_count_5_reg_319_reg[4]_i_1_n_10\,
      Q => o_count_5_reg_319_reg(6),
      R => '0'
    );
\o_count_5_reg_319_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \o_count_5_reg_319_reg[4]_i_1_n_9\,
      Q => o_count_5_reg_319_reg(7),
      R => '0'
    );
\o_count_5_reg_319_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \o_count_5_reg_319_reg[8]_i_1_n_12\,
      Q => o_count_5_reg_319_reg(8),
      R => '0'
    );
\o_count_5_reg_319_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_5_reg_319_reg[4]_i_1_n_5\,
      CO(3) => \o_count_5_reg_319_reg[8]_i_1_n_5\,
      CO(2) => \o_count_5_reg_319_reg[8]_i_1_n_6\,
      CO(1) => \o_count_5_reg_319_reg[8]_i_1_n_7\,
      CO(0) => \o_count_5_reg_319_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \o_count_5_reg_319_reg[8]_i_1_n_9\,
      O(2) => \o_count_5_reg_319_reg[8]_i_1_n_10\,
      O(1) => \o_count_5_reg_319_reg[8]_i_1_n_11\,
      O(0) => \o_count_5_reg_319_reg[8]_i_1_n_12\,
      S(3) => \o_count_5_reg_319[8]_i_2_n_5\,
      S(2) => \o_count_5_reg_319[8]_i_3_n_5\,
      S(1) => \o_count_5_reg_319[8]_i_4_n_5\,
      S(0) => \o_count_5_reg_319[8]_i_5_n_5\
    );
\o_count_5_reg_319_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \o_count_5_reg_319_reg[8]_i_1_n_11\,
      Q => o_count_5_reg_319_reg(9),
      R => '0'
    );
\o_count_reg_244[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln13_reg_731(3),
      I1 => ap_NS_fsm13_out,
      O => \o_count_reg_244[0]_i_2_n_5\
    );
\o_count_reg_244[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln13_reg_731(2),
      I1 => ap_NS_fsm13_out,
      O => \o_count_reg_244[0]_i_3_n_5\
    );
\o_count_reg_244[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln13_reg_731(2),
      I1 => ap_NS_fsm13_out,
      O => \o_count_reg_244[0]_i_4_n_5\
    );
\o_count_reg_244[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln13_reg_731(0),
      I1 => ap_NS_fsm13_out,
      O => \o_count_reg_244[0]_i_5_n_5\
    );
\o_count_reg_244[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => zext_ln13_reg_731(3),
      I1 => o_count_reg_244_reg(3),
      I2 => ap_NS_fsm13_out,
      I3 => phi_ln13_reg_168(3),
      O => \o_count_reg_244[0]_i_6_n_5\
    );
\o_count_reg_244[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => zext_ln13_reg_731(2),
      I1 => o_count_reg_244_reg(2),
      I2 => ap_NS_fsm13_out,
      I3 => phi_ln13_reg_168(2),
      O => \o_count_reg_244[0]_i_7_n_5\
    );
\o_count_reg_244[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => zext_ln13_reg_731(2),
      I1 => o_count_reg_244_reg(1),
      I2 => ap_NS_fsm13_out,
      I3 => phi_ln13_reg_168(1),
      O => \o_count_reg_244[0]_i_8_n_5\
    );
\o_count_reg_244[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => zext_ln13_reg_731(0),
      I1 => o_count_reg_244_reg(0),
      I2 => ap_NS_fsm13_out,
      I3 => phi_ln13_reg_168(0),
      O => \o_count_reg_244[0]_i_9_n_5\
    );
\o_count_reg_244[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => phi_ln13_reg_168(13),
      I1 => ap_NS_fsm13_out,
      I2 => o_count_reg_244_reg(13),
      O => \o_count_reg_244[12]_i_2_n_5\
    );
\o_count_reg_244[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => phi_ln13_reg_168(12),
      I1 => ap_NS_fsm13_out,
      I2 => o_count_reg_244_reg(12),
      O => \o_count_reg_244[12]_i_3_n_5\
    );
\o_count_reg_244[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln13_reg_731(4),
      I1 => ap_NS_fsm13_out,
      O => \o_count_reg_244[4]_i_2_n_5\
    );
\o_count_reg_244[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => phi_ln13_reg_168(7),
      I1 => ap_NS_fsm13_out,
      I2 => o_count_reg_244_reg(7),
      O => \o_count_reg_244[4]_i_3_n_5\
    );
\o_count_reg_244[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => phi_ln13_reg_168(6),
      I1 => ap_NS_fsm13_out,
      I2 => o_count_reg_244_reg(6),
      O => \o_count_reg_244[4]_i_4_n_5\
    );
\o_count_reg_244[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => phi_ln13_reg_168(5),
      I1 => ap_NS_fsm13_out,
      I2 => o_count_reg_244_reg(5),
      O => \o_count_reg_244[4]_i_5_n_5\
    );
\o_count_reg_244[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => zext_ln13_reg_731(4),
      I1 => o_count_reg_244_reg(4),
      I2 => ap_NS_fsm13_out,
      I3 => phi_ln13_reg_168(4),
      O => \o_count_reg_244[4]_i_6_n_5\
    );
\o_count_reg_244[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => phi_ln13_reg_168(11),
      I1 => ap_NS_fsm13_out,
      I2 => o_count_reg_244_reg(11),
      O => \o_count_reg_244[8]_i_2_n_5\
    );
\o_count_reg_244[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => phi_ln13_reg_168(10),
      I1 => ap_NS_fsm13_out,
      I2 => o_count_reg_244_reg(10),
      O => \o_count_reg_244[8]_i_3_n_5\
    );
\o_count_reg_244[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => phi_ln13_reg_168(9),
      I1 => ap_NS_fsm13_out,
      I2 => o_count_reg_244_reg(9),
      O => \o_count_reg_244[8]_i_4_n_5\
    );
\o_count_reg_244[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => phi_ln13_reg_168(8),
      I1 => ap_NS_fsm13_out,
      I2 => o_count_reg_244_reg(8),
      O => \o_count_reg_244[8]_i_5_n_5\
    );
\o_count_reg_244_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \o_count_reg_244_reg[0]_i_1_n_12\,
      Q => o_count_reg_244_reg(0),
      R => '0'
    );
\o_count_reg_244_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_count_reg_244_reg[0]_i_1_n_5\,
      CO(2) => \o_count_reg_244_reg[0]_i_1_n_6\,
      CO(1) => \o_count_reg_244_reg[0]_i_1_n_7\,
      CO(0) => \o_count_reg_244_reg[0]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \o_count_reg_244[0]_i_2_n_5\,
      DI(2) => \o_count_reg_244[0]_i_3_n_5\,
      DI(1) => \o_count_reg_244[0]_i_4_n_5\,
      DI(0) => \o_count_reg_244[0]_i_5_n_5\,
      O(3) => \o_count_reg_244_reg[0]_i_1_n_9\,
      O(2) => \o_count_reg_244_reg[0]_i_1_n_10\,
      O(1) => \o_count_reg_244_reg[0]_i_1_n_11\,
      O(0) => \o_count_reg_244_reg[0]_i_1_n_12\,
      S(3) => \o_count_reg_244[0]_i_6_n_5\,
      S(2) => \o_count_reg_244[0]_i_7_n_5\,
      S(1) => \o_count_reg_244[0]_i_8_n_5\,
      S(0) => \o_count_reg_244[0]_i_9_n_5\
    );
\o_count_reg_244_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \o_count_reg_244_reg[8]_i_1_n_10\,
      Q => o_count_reg_244_reg(10),
      R => '0'
    );
\o_count_reg_244_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \o_count_reg_244_reg[8]_i_1_n_9\,
      Q => o_count_reg_244_reg(11),
      R => '0'
    );
\o_count_reg_244_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \o_count_reg_244_reg[12]_i_1_n_12\,
      Q => o_count_reg_244_reg(12),
      R => '0'
    );
\o_count_reg_244_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_reg_244_reg[8]_i_1_n_5\,
      CO(3 downto 1) => \NLW_o_count_reg_244_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \o_count_reg_244_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_o_count_reg_244_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \o_count_reg_244_reg[12]_i_1_n_11\,
      O(0) => \o_count_reg_244_reg[12]_i_1_n_12\,
      S(3 downto 2) => B"00",
      S(1) => \o_count_reg_244[12]_i_2_n_5\,
      S(0) => \o_count_reg_244[12]_i_3_n_5\
    );
\o_count_reg_244_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \o_count_reg_244_reg[12]_i_1_n_11\,
      Q => o_count_reg_244_reg(13),
      R => '0'
    );
\o_count_reg_244_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \o_count_reg_244_reg[0]_i_1_n_11\,
      Q => o_count_reg_244_reg(1),
      R => '0'
    );
\o_count_reg_244_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \o_count_reg_244_reg[0]_i_1_n_10\,
      Q => o_count_reg_244_reg(2),
      R => '0'
    );
\o_count_reg_244_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \o_count_reg_244_reg[0]_i_1_n_9\,
      Q => o_count_reg_244_reg(3),
      R => '0'
    );
\o_count_reg_244_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \o_count_reg_244_reg[4]_i_1_n_12\,
      Q => o_count_reg_244_reg(4),
      R => '0'
    );
\o_count_reg_244_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_reg_244_reg[0]_i_1_n_5\,
      CO(3) => \o_count_reg_244_reg[4]_i_1_n_5\,
      CO(2) => \o_count_reg_244_reg[4]_i_1_n_6\,
      CO(1) => \o_count_reg_244_reg[4]_i_1_n_7\,
      CO(0) => \o_count_reg_244_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \o_count_reg_244[4]_i_2_n_5\,
      O(3) => \o_count_reg_244_reg[4]_i_1_n_9\,
      O(2) => \o_count_reg_244_reg[4]_i_1_n_10\,
      O(1) => \o_count_reg_244_reg[4]_i_1_n_11\,
      O(0) => \o_count_reg_244_reg[4]_i_1_n_12\,
      S(3) => \o_count_reg_244[4]_i_3_n_5\,
      S(2) => \o_count_reg_244[4]_i_4_n_5\,
      S(1) => \o_count_reg_244[4]_i_5_n_5\,
      S(0) => \o_count_reg_244[4]_i_6_n_5\
    );
\o_count_reg_244_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \o_count_reg_244_reg[4]_i_1_n_11\,
      Q => o_count_reg_244_reg(5),
      R => '0'
    );
\o_count_reg_244_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \o_count_reg_244_reg[4]_i_1_n_10\,
      Q => o_count_reg_244_reg(6),
      R => '0'
    );
\o_count_reg_244_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \o_count_reg_244_reg[4]_i_1_n_9\,
      Q => o_count_reg_244_reg(7),
      R => '0'
    );
\o_count_reg_244_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \o_count_reg_244_reg[8]_i_1_n_12\,
      Q => o_count_reg_244_reg(8),
      R => '0'
    );
\o_count_reg_244_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_reg_244_reg[4]_i_1_n_5\,
      CO(3) => \o_count_reg_244_reg[8]_i_1_n_5\,
      CO(2) => \o_count_reg_244_reg[8]_i_1_n_6\,
      CO(1) => \o_count_reg_244_reg[8]_i_1_n_7\,
      CO(0) => \o_count_reg_244_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \o_count_reg_244_reg[8]_i_1_n_9\,
      O(2) => \o_count_reg_244_reg[8]_i_1_n_10\,
      O(1) => \o_count_reg_244_reg[8]_i_1_n_11\,
      O(0) => \o_count_reg_244_reg[8]_i_1_n_12\,
      S(3) => \o_count_reg_244[8]_i_2_n_5\,
      S(2) => \o_count_reg_244[8]_i_3_n_5\,
      S(1) => \o_count_reg_244[8]_i_4_n_5\,
      S(0) => \o_count_reg_244[8]_i_5_n_5\
    );
\o_count_reg_244_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \o_count_reg_244_reg[8]_i_1_n_11\,
      Q => o_count_reg_244_reg(9),
      R => '0'
    );
\p_cast4_reg_763[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_32_reg_726(0),
      O => empty_31_fu_408_p2(0)
    );
\p_cast4_reg_763[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_32_reg_726(0),
      I1 => empty_32_reg_726(1),
      O => empty_31_fu_408_p2(1)
    );
\p_cast4_reg_763[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => empty_32_reg_726(0),
      I1 => empty_32_reg_726(1),
      O => empty_31_fu_408_p2(2)
    );
\p_cast4_reg_763[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => empty_32_reg_726(0),
      I1 => empty_32_reg_726(1),
      I2 => empty_32_reg_726(3),
      O => empty_31_fu_408_p2(3)
    );
\p_cast4_reg_763[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => empty_32_reg_726(3),
      I1 => empty_32_reg_726(1),
      I2 => empty_32_reg_726(0),
      I3 => empty_32_reg_726(4),
      O => empty_31_fu_408_p2(4)
    );
\p_cast4_reg_763_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => empty_31_fu_408_p2(0),
      Q => p_cast4_reg_763(0),
      R => '0'
    );
\p_cast4_reg_763_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => empty_31_fu_408_p2(1),
      Q => p_cast4_reg_763(1),
      R => '0'
    );
\p_cast4_reg_763_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => empty_31_fu_408_p2(2),
      Q => p_cast4_reg_763(2),
      R => '0'
    );
\p_cast4_reg_763_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => empty_31_fu_408_p2(3),
      Q => p_cast4_reg_763(3),
      R => '0'
    );
\p_cast4_reg_763_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => empty_31_fu_408_p2(4),
      Q => p_cast4_reg_763(4),
      R => '0'
    );
\p_cast8_reg_753_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => empty_32_reg_726(3),
      Q => \p_cast8_reg_753_reg_n_5_[0]\,
      R => '0'
    );
\p_cast8_reg_753_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => empty_30_reg_711(2),
      Q => \p_cast8_reg_753_reg_n_5_[2]\,
      R => '0'
    );
\p_cast8_reg_753_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => empty_30_reg_711(3),
      Q => \p_cast8_reg_753_reg_n_5_[3]\,
      R => '0'
    );
\phi_ln13_1_reg_233[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln13_reg_731(3),
      I1 => ap_NS_fsm13_out,
      O => \phi_ln13_1_reg_233[0]_i_2_n_5\
    );
\phi_ln13_1_reg_233[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln13_reg_731(2),
      I1 => ap_NS_fsm13_out,
      O => \phi_ln13_1_reg_233[0]_i_3_n_5\
    );
\phi_ln13_1_reg_233[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln13_reg_731(2),
      I1 => ap_NS_fsm13_out,
      O => \phi_ln13_1_reg_233[0]_i_4_n_5\
    );
\phi_ln13_1_reg_233[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln13_reg_731(0),
      I1 => ap_NS_fsm13_out,
      O => \phi_ln13_1_reg_233[0]_i_5_n_5\
    );
\phi_ln13_1_reg_233[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => zext_ln13_reg_731(3),
      I1 => phi_ln13_1_reg_233_reg(3),
      I2 => ap_NS_fsm13_out,
      I3 => indvars_iv1_reg_158(3),
      O => \phi_ln13_1_reg_233[0]_i_6_n_5\
    );
\phi_ln13_1_reg_233[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => zext_ln13_reg_731(2),
      I1 => phi_ln13_1_reg_233_reg(2),
      I2 => ap_NS_fsm13_out,
      I3 => indvars_iv1_reg_158(2),
      O => \phi_ln13_1_reg_233[0]_i_7_n_5\
    );
\phi_ln13_1_reg_233[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => zext_ln13_reg_731(2),
      I1 => phi_ln13_1_reg_233_reg(1),
      I2 => ap_NS_fsm13_out,
      I3 => indvars_iv1_reg_158(1),
      O => \phi_ln13_1_reg_233[0]_i_8_n_5\
    );
\phi_ln13_1_reg_233[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => zext_ln13_reg_731(0),
      I1 => phi_ln13_1_reg_233_reg(0),
      I2 => ap_NS_fsm13_out,
      I3 => indvars_iv1_reg_158(0),
      O => \phi_ln13_1_reg_233[0]_i_9_n_5\
    );
\phi_ln13_1_reg_233[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv1_reg_158(13),
      I1 => ap_NS_fsm13_out,
      I2 => phi_ln13_1_reg_233_reg(13),
      O => \phi_ln13_1_reg_233[12]_i_2_n_5\
    );
\phi_ln13_1_reg_233[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv1_reg_158(12),
      I1 => ap_NS_fsm13_out,
      I2 => phi_ln13_1_reg_233_reg(12),
      O => \phi_ln13_1_reg_233[12]_i_3_n_5\
    );
\phi_ln13_1_reg_233[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln13_reg_731(4),
      I1 => ap_NS_fsm13_out,
      O => \phi_ln13_1_reg_233[4]_i_2_n_5\
    );
\phi_ln13_1_reg_233[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv1_reg_158(7),
      I1 => ap_NS_fsm13_out,
      I2 => phi_ln13_1_reg_233_reg(7),
      O => \phi_ln13_1_reg_233[4]_i_3_n_5\
    );
\phi_ln13_1_reg_233[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv1_reg_158(6),
      I1 => ap_NS_fsm13_out,
      I2 => phi_ln13_1_reg_233_reg(6),
      O => \phi_ln13_1_reg_233[4]_i_4_n_5\
    );
\phi_ln13_1_reg_233[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv1_reg_158(5),
      I1 => ap_NS_fsm13_out,
      I2 => phi_ln13_1_reg_233_reg(5),
      O => \phi_ln13_1_reg_233[4]_i_5_n_5\
    );
\phi_ln13_1_reg_233[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => zext_ln13_reg_731(4),
      I1 => phi_ln13_1_reg_233_reg(4),
      I2 => ap_NS_fsm13_out,
      I3 => indvars_iv1_reg_158(4),
      O => \phi_ln13_1_reg_233[4]_i_6_n_5\
    );
\phi_ln13_1_reg_233[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv1_reg_158(11),
      I1 => ap_NS_fsm13_out,
      I2 => phi_ln13_1_reg_233_reg(11),
      O => \phi_ln13_1_reg_233[8]_i_2_n_5\
    );
\phi_ln13_1_reg_233[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv1_reg_158(10),
      I1 => ap_NS_fsm13_out,
      I2 => phi_ln13_1_reg_233_reg(10),
      O => \phi_ln13_1_reg_233[8]_i_3_n_5\
    );
\phi_ln13_1_reg_233[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv1_reg_158(9),
      I1 => ap_NS_fsm13_out,
      I2 => phi_ln13_1_reg_233_reg(9),
      O => \phi_ln13_1_reg_233[8]_i_4_n_5\
    );
\phi_ln13_1_reg_233[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv1_reg_158(8),
      I1 => ap_NS_fsm13_out,
      I2 => phi_ln13_1_reg_233_reg(8),
      O => \phi_ln13_1_reg_233[8]_i_5_n_5\
    );
\phi_ln13_1_reg_233_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \phi_ln13_1_reg_233_reg[0]_i_1_n_12\,
      Q => phi_ln13_1_reg_233_reg(0),
      R => '0'
    );
\phi_ln13_1_reg_233_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \phi_ln13_1_reg_233_reg[0]_i_1_n_5\,
      CO(2) => \phi_ln13_1_reg_233_reg[0]_i_1_n_6\,
      CO(1) => \phi_ln13_1_reg_233_reg[0]_i_1_n_7\,
      CO(0) => \phi_ln13_1_reg_233_reg[0]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \phi_ln13_1_reg_233[0]_i_2_n_5\,
      DI(2) => \phi_ln13_1_reg_233[0]_i_3_n_5\,
      DI(1) => \phi_ln13_1_reg_233[0]_i_4_n_5\,
      DI(0) => \phi_ln13_1_reg_233[0]_i_5_n_5\,
      O(3) => \phi_ln13_1_reg_233_reg[0]_i_1_n_9\,
      O(2) => \phi_ln13_1_reg_233_reg[0]_i_1_n_10\,
      O(1) => \phi_ln13_1_reg_233_reg[0]_i_1_n_11\,
      O(0) => \phi_ln13_1_reg_233_reg[0]_i_1_n_12\,
      S(3) => \phi_ln13_1_reg_233[0]_i_6_n_5\,
      S(2) => \phi_ln13_1_reg_233[0]_i_7_n_5\,
      S(1) => \phi_ln13_1_reg_233[0]_i_8_n_5\,
      S(0) => \phi_ln13_1_reg_233[0]_i_9_n_5\
    );
\phi_ln13_1_reg_233_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \phi_ln13_1_reg_233_reg[8]_i_1_n_10\,
      Q => phi_ln13_1_reg_233_reg(10),
      R => '0'
    );
\phi_ln13_1_reg_233_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \phi_ln13_1_reg_233_reg[8]_i_1_n_9\,
      Q => phi_ln13_1_reg_233_reg(11),
      R => '0'
    );
\phi_ln13_1_reg_233_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \phi_ln13_1_reg_233_reg[12]_i_1_n_12\,
      Q => phi_ln13_1_reg_233_reg(12),
      R => '0'
    );
\phi_ln13_1_reg_233_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \phi_ln13_1_reg_233_reg[8]_i_1_n_5\,
      CO(3 downto 1) => \NLW_phi_ln13_1_reg_233_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \phi_ln13_1_reg_233_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_phi_ln13_1_reg_233_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \phi_ln13_1_reg_233_reg[12]_i_1_n_11\,
      O(0) => \phi_ln13_1_reg_233_reg[12]_i_1_n_12\,
      S(3 downto 2) => B"00",
      S(1) => \phi_ln13_1_reg_233[12]_i_2_n_5\,
      S(0) => \phi_ln13_1_reg_233[12]_i_3_n_5\
    );
\phi_ln13_1_reg_233_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \phi_ln13_1_reg_233_reg[12]_i_1_n_11\,
      Q => phi_ln13_1_reg_233_reg(13),
      R => '0'
    );
\phi_ln13_1_reg_233_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \phi_ln13_1_reg_233_reg[0]_i_1_n_11\,
      Q => phi_ln13_1_reg_233_reg(1),
      R => '0'
    );
\phi_ln13_1_reg_233_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \phi_ln13_1_reg_233_reg[0]_i_1_n_10\,
      Q => phi_ln13_1_reg_233_reg(2),
      R => '0'
    );
\phi_ln13_1_reg_233_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \phi_ln13_1_reg_233_reg[0]_i_1_n_9\,
      Q => phi_ln13_1_reg_233_reg(3),
      R => '0'
    );
\phi_ln13_1_reg_233_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \phi_ln13_1_reg_233_reg[4]_i_1_n_12\,
      Q => phi_ln13_1_reg_233_reg(4),
      R => '0'
    );
\phi_ln13_1_reg_233_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \phi_ln13_1_reg_233_reg[0]_i_1_n_5\,
      CO(3) => \phi_ln13_1_reg_233_reg[4]_i_1_n_5\,
      CO(2) => \phi_ln13_1_reg_233_reg[4]_i_1_n_6\,
      CO(1) => \phi_ln13_1_reg_233_reg[4]_i_1_n_7\,
      CO(0) => \phi_ln13_1_reg_233_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \phi_ln13_1_reg_233[4]_i_2_n_5\,
      O(3) => \phi_ln13_1_reg_233_reg[4]_i_1_n_9\,
      O(2) => \phi_ln13_1_reg_233_reg[4]_i_1_n_10\,
      O(1) => \phi_ln13_1_reg_233_reg[4]_i_1_n_11\,
      O(0) => \phi_ln13_1_reg_233_reg[4]_i_1_n_12\,
      S(3) => \phi_ln13_1_reg_233[4]_i_3_n_5\,
      S(2) => \phi_ln13_1_reg_233[4]_i_4_n_5\,
      S(1) => \phi_ln13_1_reg_233[4]_i_5_n_5\,
      S(0) => \phi_ln13_1_reg_233[4]_i_6_n_5\
    );
\phi_ln13_1_reg_233_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \phi_ln13_1_reg_233_reg[4]_i_1_n_11\,
      Q => phi_ln13_1_reg_233_reg(5),
      R => '0'
    );
\phi_ln13_1_reg_233_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \phi_ln13_1_reg_233_reg[4]_i_1_n_10\,
      Q => phi_ln13_1_reg_233_reg(6),
      R => '0'
    );
\phi_ln13_1_reg_233_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \phi_ln13_1_reg_233_reg[4]_i_1_n_9\,
      Q => phi_ln13_1_reg_233_reg(7),
      R => '0'
    );
\phi_ln13_1_reg_233_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \phi_ln13_1_reg_233_reg[8]_i_1_n_12\,
      Q => phi_ln13_1_reg_233_reg(8),
      R => '0'
    );
\phi_ln13_1_reg_233_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \phi_ln13_1_reg_233_reg[4]_i_1_n_5\,
      CO(3) => \phi_ln13_1_reg_233_reg[8]_i_1_n_5\,
      CO(2) => \phi_ln13_1_reg_233_reg[8]_i_1_n_6\,
      CO(1) => \phi_ln13_1_reg_233_reg[8]_i_1_n_7\,
      CO(0) => \phi_ln13_1_reg_233_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \phi_ln13_1_reg_233_reg[8]_i_1_n_9\,
      O(2) => \phi_ln13_1_reg_233_reg[8]_i_1_n_10\,
      O(1) => \phi_ln13_1_reg_233_reg[8]_i_1_n_11\,
      O(0) => \phi_ln13_1_reg_233_reg[8]_i_1_n_12\,
      S(3) => \phi_ln13_1_reg_233[8]_i_2_n_5\,
      S(2) => \phi_ln13_1_reg_233[8]_i_3_n_5\,
      S(1) => \phi_ln13_1_reg_233[8]_i_4_n_5\,
      S(0) => \phi_ln13_1_reg_233[8]_i_5_n_5\
    );
\phi_ln13_1_reg_233_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln13_1_reg_233,
      D => \phi_ln13_1_reg_233_reg[8]_i_1_n_11\,
      Q => phi_ln13_1_reg_233_reg(9),
      R => '0'
    );
\phi_ln13_reg_168[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3ACA"
    )
        port map (
      I0 => add_ln13_7_fu_657_p2(0),
      I1 => Q(7),
      I2 => ap_CS_fsm_state2,
      I3 => empty_32_reg_726(3),
      O => \phi_ln13_reg_168[0]_i_1_n_5\
    );
\phi_ln13_reg_168[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_768(9),
      I1 => phi_ln13_reg_168(9),
      O => \phi_ln13_reg_168[11]_i_2_n_5\
    );
\phi_ln13_reg_168[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_768(8),
      I1 => phi_ln13_reg_168(8),
      O => \phi_ln13_reg_168[11]_i_3_n_5\
    );
\phi_ln13_reg_168[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA3A3ACA3ACA3ACA"
    )
        port map (
      I0 => add_ln13_7_fu_657_p2(1),
      I1 => grp_padding2d_fix16_fu_443_input_height(1),
      I2 => ap_CS_fsm_state2,
      I3 => empty_30_reg_711(3),
      I4 => empty_32_reg_726(3),
      I5 => Q(7),
      O => \phi_ln13_reg_168[1]_i_1_n_5\
    );
\phi_ln13_reg_168[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E22EE22EE22E2E"
    )
        port map (
      I0 => add_ln13_7_fu_657_p2(2),
      I1 => ap_CS_fsm_state2,
      I2 => empty_30_reg_711(2),
      I3 => \phi_ln13_reg_168[2]_i_2_n_5\,
      I4 => grp_padding2d_fix16_fu_443_input_height(1),
      I5 => empty_30_reg_711(3),
      O => \phi_ln13_reg_168[2]_i_1_n_5\
    );
\phi_ln13_reg_168[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(7),
      I1 => empty_32_reg_726(3),
      O => \phi_ln13_reg_168[2]_i_2_n_5\
    );
\phi_ln13_reg_168[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2EE2E22E"
    )
        port map (
      I0 => add_ln13_7_fu_657_p2(3),
      I1 => ap_CS_fsm_state2,
      I2 => empty_30_reg_711(3),
      I3 => Q(7),
      I4 => \phi_ln13_reg_168[3]_i_2_n_5\,
      O => \phi_ln13_reg_168[3]_i_1_n_5\
    );
\phi_ln13_reg_168[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEECAAA8"
    )
        port map (
      I0 => empty_30_reg_711(3),
      I1 => Q(7),
      I2 => Q(4),
      I3 => Q(9),
      I4 => empty_32_reg_726(3),
      I5 => empty_30_reg_711(2),
      O => \phi_ln13_reg_168[3]_i_2_n_5\
    );
\phi_ln13_reg_168[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2EE2E22E"
    )
        port map (
      I0 => add_ln13_7_fu_657_p2(4),
      I1 => ap_CS_fsm_state2,
      I2 => empty_30_reg_711(4),
      I3 => grp_padding2d_fix16_fu_443_input_height(1),
      I4 => \phi_ln13_reg_168[5]_i_2_n_5\,
      O => \phi_ln13_reg_168[4]_i_1_n_5\
    );
\phi_ln13_reg_168[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E222EEE2"
    )
        port map (
      I0 => add_ln13_7_fu_657_p2(5),
      I1 => ap_CS_fsm_state2,
      I2 => empty_30_reg_711(4),
      I3 => \phi_ln13_reg_168[5]_i_2_n_5\,
      I4 => grp_padding2d_fix16_fu_443_input_height(1),
      O => \phi_ln13_reg_168[5]_i_1_n_5\
    );
\phi_ln13_reg_168[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE8FF00FF0088"
    )
        port map (
      I0 => empty_30_reg_711(3),
      I1 => grp_padding2d_fix16_fu_443_input_height(1),
      I2 => empty_32_reg_726(3),
      I3 => Q(7),
      I4 => empty_30_reg_711(2),
      I5 => empty_30_reg_711(3),
      O => \phi_ln13_reg_168[5]_i_2_n_5\
    );
\phi_ln13_reg_168[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_768(0),
      I1 => phi_ln13_reg_168(0),
      O => \phi_ln13_reg_168[7]_i_10_n_5\
    );
\phi_ln13_reg_168[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_768(7),
      I1 => phi_ln13_reg_168(7),
      O => \phi_ln13_reg_168[7]_i_3_n_5\
    );
\phi_ln13_reg_168[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_768(6),
      I1 => phi_ln13_reg_168(6),
      O => \phi_ln13_reg_168[7]_i_4_n_5\
    );
\phi_ln13_reg_168[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_768(5),
      I1 => phi_ln13_reg_168(5),
      O => \phi_ln13_reg_168[7]_i_5_n_5\
    );
\phi_ln13_reg_168[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_768(4),
      I1 => phi_ln13_reg_168(4),
      O => \phi_ln13_reg_168[7]_i_6_n_5\
    );
\phi_ln13_reg_168[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_768(3),
      I1 => phi_ln13_reg_168(3),
      O => \phi_ln13_reg_168[7]_i_7_n_5\
    );
\phi_ln13_reg_168[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_768(2),
      I1 => phi_ln13_reg_168(2),
      O => \phi_ln13_reg_168[7]_i_8_n_5\
    );
\phi_ln13_reg_168[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_768(1),
      I1 => phi_ln13_reg_168(1),
      O => \phi_ln13_reg_168[7]_i_9_n_5\
    );
\phi_ln13_reg_168_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \phi_ln13_reg_168[0]_i_1_n_5\,
      Q => phi_ln13_reg_168(0),
      R => '0'
    );
\phi_ln13_reg_168_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln13_7_fu_657_p2(10),
      Q => phi_ln13_reg_168(10),
      R => ap_CS_fsm_state2
    );
\phi_ln13_reg_168_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln13_7_fu_657_p2(11),
      Q => phi_ln13_reg_168(11),
      R => ap_CS_fsm_state2
    );
\phi_ln13_reg_168_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \phi_ln13_reg_168_reg[7]_i_1_n_5\,
      CO(3) => \phi_ln13_reg_168_reg[11]_i_1_n_5\,
      CO(2) => \phi_ln13_reg_168_reg[11]_i_1_n_6\,
      CO(1) => \phi_ln13_reg_168_reg[11]_i_1_n_7\,
      CO(0) => \phi_ln13_reg_168_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => zext_ln13_6_reg_768(9 downto 8),
      O(3 downto 0) => add_ln13_7_fu_657_p2(11 downto 8),
      S(3 downto 2) => phi_ln13_reg_168(11 downto 10),
      S(1) => \phi_ln13_reg_168[11]_i_2_n_5\,
      S(0) => \phi_ln13_reg_168[11]_i_3_n_5\
    );
\phi_ln13_reg_168_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln13_7_fu_657_p2(12),
      Q => phi_ln13_reg_168(12),
      R => ap_CS_fsm_state2
    );
\phi_ln13_reg_168_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln13_7_fu_657_p2(13),
      Q => phi_ln13_reg_168(13),
      R => ap_CS_fsm_state2
    );
\phi_ln13_reg_168_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \phi_ln13_reg_168_reg[11]_i_1_n_5\,
      CO(3 downto 1) => \NLW_phi_ln13_reg_168_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \phi_ln13_reg_168_reg[13]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_phi_ln13_reg_168_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln13_7_fu_657_p2(13 downto 12),
      S(3 downto 2) => B"00",
      S(1 downto 0) => phi_ln13_reg_168(13 downto 12)
    );
\phi_ln13_reg_168_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \phi_ln13_reg_168[1]_i_1_n_5\,
      Q => phi_ln13_reg_168(1),
      R => '0'
    );
\phi_ln13_reg_168_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \phi_ln13_reg_168[2]_i_1_n_5\,
      Q => phi_ln13_reg_168(2),
      R => '0'
    );
\phi_ln13_reg_168_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \phi_ln13_reg_168[3]_i_1_n_5\,
      Q => phi_ln13_reg_168(3),
      R => '0'
    );
\phi_ln13_reg_168_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \phi_ln13_reg_168[4]_i_1_n_5\,
      Q => phi_ln13_reg_168(4),
      R => '0'
    );
\phi_ln13_reg_168_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \phi_ln13_reg_168[5]_i_1_n_5\,
      Q => phi_ln13_reg_168(5),
      R => '0'
    );
\phi_ln13_reg_168_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln13_7_fu_657_p2(6),
      Q => phi_ln13_reg_168(6),
      R => ap_CS_fsm_state2
    );
\phi_ln13_reg_168_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln13_7_fu_657_p2(7),
      Q => phi_ln13_reg_168(7),
      R => ap_CS_fsm_state2
    );
\phi_ln13_reg_168_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \phi_ln13_reg_168_reg[7]_i_2_n_5\,
      CO(3) => \phi_ln13_reg_168_reg[7]_i_1_n_5\,
      CO(2) => \phi_ln13_reg_168_reg[7]_i_1_n_6\,
      CO(1) => \phi_ln13_reg_168_reg[7]_i_1_n_7\,
      CO(0) => \phi_ln13_reg_168_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln13_6_reg_768(7 downto 4),
      O(3 downto 0) => add_ln13_7_fu_657_p2(7 downto 4),
      S(3) => \phi_ln13_reg_168[7]_i_3_n_5\,
      S(2) => \phi_ln13_reg_168[7]_i_4_n_5\,
      S(1) => \phi_ln13_reg_168[7]_i_5_n_5\,
      S(0) => \phi_ln13_reg_168[7]_i_6_n_5\
    );
\phi_ln13_reg_168_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \phi_ln13_reg_168_reg[7]_i_2_n_5\,
      CO(2) => \phi_ln13_reg_168_reg[7]_i_2_n_6\,
      CO(1) => \phi_ln13_reg_168_reg[7]_i_2_n_7\,
      CO(0) => \phi_ln13_reg_168_reg[7]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln13_6_reg_768(3 downto 0),
      O(3 downto 0) => add_ln13_7_fu_657_p2(3 downto 0),
      S(3) => \phi_ln13_reg_168[7]_i_7_n_5\,
      S(2) => \phi_ln13_reg_168[7]_i_8_n_5\,
      S(1) => \phi_ln13_reg_168[7]_i_9_n_5\,
      S(0) => \phi_ln13_reg_168[7]_i_10_n_5\
    );
\phi_ln13_reg_168_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln13_7_fu_657_p2(8),
      Q => phi_ln13_reg_168(8),
      R => ap_CS_fsm_state2
    );
\phi_ln13_reg_168_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln13_7_fu_657_p2(9),
      Q => phi_ln13_reg_168(9),
      R => ap_CS_fsm_state2
    );
ram_reg_0_i_103: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA40"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state8,
      I2 => o_count_4_reg_309_reg(7),
      I3 => o_count_5_reg_319_reg(7),
      I4 => ram_reg_0_i_170_n_5,
      O => grp_padding2d_fix16_fu_443_output_r_address0(7)
    );
ram_reg_0_i_105: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA40"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state8,
      I2 => o_count_4_reg_309_reg(6),
      I3 => o_count_5_reg_319_reg(6),
      I4 => ram_reg_0_i_177_n_5,
      O => grp_padding2d_fix16_fu_443_output_r_address0(6)
    );
ram_reg_0_i_106: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA40"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state8,
      I2 => o_count_4_reg_309_reg(5),
      I3 => o_count_5_reg_319_reg(5),
      I4 => ram_reg_0_i_178_n_5,
      O => grp_padding2d_fix16_fu_443_output_r_address0(5)
    );
ram_reg_0_i_108: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA40"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state8,
      I2 => o_count_4_reg_309_reg(4),
      I3 => o_count_5_reg_319_reg(4),
      I4 => ram_reg_0_i_182_n_5,
      O => grp_padding2d_fix16_fu_443_output_r_address0(4)
    );
ram_reg_0_i_114: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA40"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state8,
      I2 => o_count_4_reg_309_reg(3),
      I3 => o_count_5_reg_319_reg(3),
      I4 => ram_reg_0_i_206_n_5,
      O => grp_padding2d_fix16_fu_443_output_r_address0(3)
    );
ram_reg_0_i_116: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA40"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state8,
      I2 => o_count_4_reg_309_reg(2),
      I3 => o_count_5_reg_319_reg(2),
      I4 => ram_reg_0_i_212_n_5,
      O => grp_padding2d_fix16_fu_443_output_r_address0(2)
    );
ram_reg_0_i_118: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA40"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state8,
      I2 => o_count_4_reg_309_reg(1),
      I3 => o_count_5_reg_319_reg(1),
      I4 => ram_reg_0_i_213_n_5,
      O => grp_padding2d_fix16_fu_443_output_r_address0(1)
    );
ram_reg_0_i_120: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA40"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state8,
      I2 => o_count_4_reg_309_reg(0),
      I3 => o_count_5_reg_319_reg(0),
      I4 => ram_reg_0_i_214_n_5,
      O => grp_padding2d_fix16_fu_443_output_r_address0(0)
    );
\ram_reg_0_i_133__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA8A8AAA8"
    )
        port map (
      I0 => MemBank_B_ce01,
      I1 => \o_count_1_reg_223[0]_i_3_n_5\,
      I2 => \^ap_cs_fsm_reg[6]_0\(1),
      I3 => ap_CS_fsm_state8,
      I4 => icmp_ln30_fu_604_p2,
      I5 => o_count_5_reg_3191,
      O => data5
    );
\ram_reg_0_i_134__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_CS_fsm_state9,
      I2 => ap_CS_fsm_state8,
      I3 => \^ap_cs_fsm_reg[6]_0\(1),
      I4 => MemBank_B_ce01,
      O => \ap_CS_fsm_reg[3]_0\
    );
ram_reg_0_i_137: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA40"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state8,
      I2 => o_count_4_reg_309_reg(13),
      I3 => o_count_5_reg_319_reg(13),
      I4 => ram_reg_0_i_216_n_5,
      O => grp_padding2d_fix16_fu_443_output_r_address0(13)
    );
ram_reg_0_i_138: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA40"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state8,
      I2 => o_count_4_reg_309_reg(12),
      I3 => o_count_5_reg_319_reg(12),
      I4 => ram_reg_0_i_217_n_5,
      O => grp_padding2d_fix16_fu_443_output_r_address0(12)
    );
ram_reg_0_i_139: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA40"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state8,
      I2 => o_count_4_reg_309_reg(11),
      I3 => o_count_5_reg_319_reg(11),
      I4 => ram_reg_0_i_218_n_5,
      O => grp_padding2d_fix16_fu_443_output_r_address0(11)
    );
ram_reg_0_i_140: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA40"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state8,
      I2 => o_count_4_reg_309_reg(10),
      I3 => o_count_5_reg_319_reg(10),
      I4 => ram_reg_0_i_219_n_5,
      O => grp_padding2d_fix16_fu_443_output_r_address0(10)
    );
ram_reg_0_i_151: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02030200"
    )
        port map (
      I0 => o_count_3_reg_288_reg(9),
      I1 => ap_CS_fsm_state9,
      I2 => ap_CS_fsm_state8,
      I3 => \^ap_cs_fsm_reg[6]_0\(1),
      I4 => o_count_1_reg_223_reg(9),
      O => ram_reg_0_i_151_n_5
    );
ram_reg_0_i_154: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02030200"
    )
        port map (
      I0 => o_count_3_reg_288_reg(8),
      I1 => ap_CS_fsm_state9,
      I2 => ap_CS_fsm_state8,
      I3 => \^ap_cs_fsm_reg[6]_0\(1),
      I4 => o_count_1_reg_223_reg(8),
      O => ram_reg_0_i_154_n_5
    );
ram_reg_0_i_170: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02030200"
    )
        port map (
      I0 => o_count_3_reg_288_reg(7),
      I1 => ap_CS_fsm_state9,
      I2 => ap_CS_fsm_state8,
      I3 => \^ap_cs_fsm_reg[6]_0\(1),
      I4 => o_count_1_reg_223_reg(7),
      O => ram_reg_0_i_170_n_5
    );
ram_reg_0_i_177: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02030200"
    )
        port map (
      I0 => o_count_3_reg_288_reg(6),
      I1 => ap_CS_fsm_state9,
      I2 => ap_CS_fsm_state8,
      I3 => \^ap_cs_fsm_reg[6]_0\(1),
      I4 => o_count_1_reg_223_reg(6),
      O => ram_reg_0_i_177_n_5
    );
ram_reg_0_i_178: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02030200"
    )
        port map (
      I0 => o_count_3_reg_288_reg(5),
      I1 => ap_CS_fsm_state9,
      I2 => ap_CS_fsm_state8,
      I3 => \^ap_cs_fsm_reg[6]_0\(1),
      I4 => o_count_1_reg_223_reg(5),
      O => ram_reg_0_i_178_n_5
    );
ram_reg_0_i_182: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02030200"
    )
        port map (
      I0 => o_count_3_reg_288_reg(4),
      I1 => ap_CS_fsm_state9,
      I2 => ap_CS_fsm_state8,
      I3 => \^ap_cs_fsm_reg[6]_0\(1),
      I4 => o_count_1_reg_223_reg(4),
      O => ram_reg_0_i_182_n_5
    );
ram_reg_0_i_206: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02030200"
    )
        port map (
      I0 => o_count_3_reg_288_reg(3),
      I1 => ap_CS_fsm_state9,
      I2 => ap_CS_fsm_state8,
      I3 => \^ap_cs_fsm_reg[6]_0\(1),
      I4 => o_count_1_reg_223_reg(3),
      O => ram_reg_0_i_206_n_5
    );
ram_reg_0_i_212: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02030200"
    )
        port map (
      I0 => o_count_3_reg_288_reg(2),
      I1 => ap_CS_fsm_state9,
      I2 => ap_CS_fsm_state8,
      I3 => \^ap_cs_fsm_reg[6]_0\(1),
      I4 => o_count_1_reg_223_reg(2),
      O => ram_reg_0_i_212_n_5
    );
ram_reg_0_i_213: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02030200"
    )
        port map (
      I0 => o_count_3_reg_288_reg(1),
      I1 => ap_CS_fsm_state9,
      I2 => ap_CS_fsm_state8,
      I3 => \^ap_cs_fsm_reg[6]_0\(1),
      I4 => o_count_1_reg_223_reg(1),
      O => ram_reg_0_i_213_n_5
    );
ram_reg_0_i_214: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02030200"
    )
        port map (
      I0 => o_count_3_reg_288_reg(0),
      I1 => ap_CS_fsm_state9,
      I2 => ap_CS_fsm_state8,
      I3 => \^ap_cs_fsm_reg[6]_0\(1),
      I4 => o_count_1_reg_223_reg(0),
      O => ram_reg_0_i_214_n_5
    );
ram_reg_0_i_216: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02030200"
    )
        port map (
      I0 => o_count_3_reg_288_reg(13),
      I1 => ap_CS_fsm_state9,
      I2 => ap_CS_fsm_state8,
      I3 => \^ap_cs_fsm_reg[6]_0\(1),
      I4 => o_count_1_reg_223_reg(13),
      O => ram_reg_0_i_216_n_5
    );
ram_reg_0_i_217: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02030200"
    )
        port map (
      I0 => o_count_3_reg_288_reg(12),
      I1 => ap_CS_fsm_state9,
      I2 => ap_CS_fsm_state8,
      I3 => \^ap_cs_fsm_reg[6]_0\(1),
      I4 => o_count_1_reg_223_reg(12),
      O => ram_reg_0_i_217_n_5
    );
ram_reg_0_i_218: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02030200"
    )
        port map (
      I0 => o_count_3_reg_288_reg(11),
      I1 => ap_CS_fsm_state9,
      I2 => ap_CS_fsm_state8,
      I3 => \^ap_cs_fsm_reg[6]_0\(1),
      I4 => o_count_1_reg_223_reg(11),
      O => ram_reg_0_i_218_n_5
    );
ram_reg_0_i_219: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02030200"
    )
        port map (
      I0 => o_count_3_reg_288_reg(10),
      I1 => ap_CS_fsm_state9,
      I2 => ap_CS_fsm_state8,
      I3 => \^ap_cs_fsm_reg[6]_0\(1),
      I4 => o_count_1_reg_223_reg(10),
      O => ram_reg_0_i_219_n_5
    );
ram_reg_0_i_95: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA40"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state8,
      I2 => o_count_4_reg_309_reg(9),
      I3 => o_count_5_reg_319_reg(9),
      I4 => ram_reg_0_i_151_n_5,
      O => grp_padding2d_fix16_fu_443_output_r_address0(9)
    );
ram_reg_0_i_97: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA40"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state8,
      I2 => o_count_4_reg_309_reg(8),
      I3 => o_count_5_reg_319_reg(8),
      I4 => ram_reg_0_i_154_n_5,
      O => grp_padding2d_fix16_fu_443_output_r_address0(8)
    );
\ram_reg_7_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => ram_reg_7,
      I1 => Q(10),
      I2 => \^ap_cs_fsm_reg[6]_0\(1),
      I3 => q0(0),
      I4 => Q(5),
      I5 => Q(2),
      O => d0(0)
    );
\trunc_ln13_1_reg_721[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(7),
      I1 => Q(4),
      I2 => Q(9),
      O => \trunc_ln13_1_reg_721[0]_i_2_n_5\
    );
\trunc_ln13_1_reg_721[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(7),
      O => \trunc_ln13_1_reg_721[0]_i_3_n_5\
    );
\trunc_ln13_1_reg_721[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(7),
      I1 => Q(4),
      I2 => Q(9),
      O => \trunc_ln13_1_reg_721[0]_i_4_n_5\
    );
\trunc_ln13_1_reg_721[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(7),
      O => \trunc_ln13_1_reg_721[0]_i_5_n_5\
    );
\trunc_ln13_1_reg_721[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(7),
      O => \trunc_ln13_1_reg_721[0]_i_6_n_5\
    );
\trunc_ln13_1_reg_721_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => trunc_ln13_1_fu_366_p1(0),
      Q => trunc_ln13_1_reg_721(0),
      R => '0'
    );
\trunc_ln13_1_reg_721_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[19]\(0),
      CO(2) => \trunc_ln13_1_reg_721_reg[0]_i_1_n_6\,
      CO(1) => \trunc_ln13_1_reg_721_reg[0]_i_1_n_7\,
      CO(0) => \trunc_ln13_1_reg_721_reg[0]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \trunc_ln13_1_reg_721[0]_i_2_n_5\,
      DI(2) => Q(7),
      DI(1) => \trunc_ln13_1_reg_721[0]_i_3_n_5\,
      DI(0) => '0',
      O(3) => \trunc_ln13_1_reg_721_reg[0]_i_1_n_9\,
      O(2) => \trunc_ln13_1_reg_721_reg[0]_i_1_n_10\,
      O(1 downto 0) => trunc_ln13_1_fu_366_p1(1 downto 0),
      S(3) => \trunc_ln13_1_reg_721[0]_i_4_n_5\,
      S(2) => \trunc_ln13_1_reg_721[0]_i_5_n_5\,
      S(1) => \trunc_ln13_1_reg_721[0]_i_6_n_5\,
      S(0) => Q(7)
    );
\trunc_ln13_1_reg_721_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => trunc_ln13_1_fu_366_p1(1),
      Q => trunc_ln13_1_reg_721(1),
      R => '0'
    );
\trunc_ln13_1_reg_721_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => trunc_ln13_1_fu_366_p1(2),
      Q => trunc_ln13_1_reg_721(2),
      R => '0'
    );
\trunc_ln13_1_reg_721_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => trunc_ln13_1_fu_366_p1(3),
      Q => trunc_ln13_1_reg_721(3),
      R => '0'
    );
\trunc_ln13_1_reg_721_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => trunc_ln13_1_fu_366_p1(4),
      Q => trunc_ln13_1_reg_721(4),
      R => '0'
    );
\zext_ln13_10_reg_800[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(9),
      I1 => Q(4),
      I2 => Q(7),
      O => \zext_ln13_10_reg_800[3]_i_2_n_5\
    );
\zext_ln13_10_reg_800[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln13_1_reg_721(2),
      I1 => trunc_ln13_1_reg_721(3),
      O => \zext_ln13_10_reg_800[3]_i_3_n_5\
    );
\zext_ln13_10_reg_800[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => trunc_ln13_1_reg_721(2),
      I1 => Q(7),
      I2 => Q(4),
      I3 => Q(9),
      O => \zext_ln13_10_reg_800[3]_i_4_n_5\
    );
\zext_ln13_10_reg_800[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => trunc_ln13_1_reg_721(1),
      O => \zext_ln13_10_reg_800[3]_i_5_n_5\
    );
\zext_ln13_10_reg_800[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln13_1_reg_721(4),
      I1 => Q(7),
      O => \zext_ln13_10_reg_800[7]_i_2_n_5\
    );
\zext_ln13_10_reg_800[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0100"
    )
        port map (
      I0 => Q(9),
      I1 => Q(4),
      I2 => Q(7),
      I3 => mul_ln13_1_reg_700(5),
      I4 => mul_ln13_1_reg_700(6),
      O => \zext_ln13_10_reg_800[7]_i_3_n_5\
    );
\zext_ln13_10_reg_800[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCC6669"
    )
        port map (
      I0 => trunc_ln13_1_reg_721(4),
      I1 => mul_ln13_1_reg_700(5),
      I2 => Q(9),
      I3 => Q(4),
      I4 => Q(7),
      O => \zext_ln13_10_reg_800[7]_i_4_n_5\
    );
\zext_ln13_10_reg_800[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => trunc_ln13_1_reg_721(3),
      I1 => trunc_ln13_1_reg_721(4),
      I2 => Q(7),
      O => \zext_ln13_10_reg_800[7]_i_5_n_5\
    );
\zext_ln13_10_reg_800_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_9_fu_494_p2(0),
      Q => zext_ln13_10_reg_800(0),
      R => '0'
    );
\zext_ln13_10_reg_800_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_9_fu_494_p2(1),
      Q => zext_ln13_10_reg_800(1),
      R => '0'
    );
\zext_ln13_10_reg_800_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_9_fu_494_p2(2),
      Q => zext_ln13_10_reg_800(2),
      R => '0'
    );
\zext_ln13_10_reg_800_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_9_fu_494_p2(3),
      Q => zext_ln13_10_reg_800(3),
      R => '0'
    );
\zext_ln13_10_reg_800_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \zext_ln13_10_reg_800_reg[3]_i_1_n_5\,
      CO(2) => \zext_ln13_10_reg_800_reg[3]_i_1_n_6\,
      CO(1) => \zext_ln13_10_reg_800_reg[3]_i_1_n_7\,
      CO(0) => \zext_ln13_10_reg_800_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => trunc_ln13_1_reg_721(2),
      DI(2) => \zext_ln13_10_reg_800[3]_i_2_n_5\,
      DI(1) => Q(7),
      DI(0) => '0',
      O(3 downto 0) => add_ln13_9_fu_494_p2(3 downto 0),
      S(3) => \zext_ln13_10_reg_800[3]_i_3_n_5\,
      S(2) => \zext_ln13_10_reg_800[3]_i_4_n_5\,
      S(1) => \zext_ln13_10_reg_800[3]_i_5_n_5\,
      S(0) => trunc_ln13_1_reg_721(0)
    );
\zext_ln13_10_reg_800_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_9_fu_494_p2(4),
      Q => zext_ln13_10_reg_800(4),
      R => '0'
    );
\zext_ln13_10_reg_800_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_9_fu_494_p2(5),
      Q => zext_ln13_10_reg_800(5),
      R => '0'
    );
\zext_ln13_10_reg_800_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_9_fu_494_p2(6),
      Q => zext_ln13_10_reg_800(6),
      R => '0'
    );
\zext_ln13_10_reg_800_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_9_fu_494_p2(7),
      Q => zext_ln13_10_reg_800(7),
      R => '0'
    );
\zext_ln13_10_reg_800_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \zext_ln13_10_reg_800_reg[3]_i_1_n_5\,
      CO(3) => \zext_ln13_10_reg_800_reg[7]_i_1_n_5\,
      CO(2) => \zext_ln13_10_reg_800_reg[7]_i_1_n_6\,
      CO(1) => \zext_ln13_10_reg_800_reg[7]_i_1_n_7\,
      CO(0) => \zext_ln13_10_reg_800_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => mul_ln13_1_reg_700(6),
      DI(1) => \zext_ln13_10_reg_800[7]_i_2_n_5\,
      DI(0) => trunc_ln13_1_reg_721(3),
      O(3 downto 0) => add_ln13_9_fu_494_p2(7 downto 4),
      S(3) => mul_ln13_1_reg_700(7),
      S(2) => \zext_ln13_10_reg_800[7]_i_3_n_5\,
      S(1) => \zext_ln13_10_reg_800[7]_i_4_n_5\,
      S(0) => \zext_ln13_10_reg_800[7]_i_5_n_5\
    );
\zext_ln13_10_reg_800_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_9_fu_494_p2(8),
      Q => zext_ln13_10_reg_800(8),
      R => '0'
    );
\zext_ln13_10_reg_800_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_9_fu_494_p2(9),
      Q => zext_ln13_10_reg_800(9),
      R => '0'
    );
\zext_ln13_10_reg_800_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \zext_ln13_10_reg_800_reg[7]_i_1_n_5\,
      CO(3 downto 1) => \NLW_zext_ln13_10_reg_800_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \zext_ln13_10_reg_800_reg[9]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_zext_ln13_10_reg_800_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln13_9_fu_494_p2(9 downto 8),
      S(3 downto 2) => B"00",
      S(1 downto 0) => mul_ln13_1_reg_700(9 downto 8)
    );
\zext_ln13_2_reg_738[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(9),
      I1 => Q(4),
      I2 => Q(7),
      O => grp_padding2d_fix16_fu_443_input_height(1)
    );
\zext_ln13_2_reg_738[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      O => grp_padding2d_fix16_fu_443_input_height(3)
    );
\zext_ln13_2_reg_738[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(7),
      I1 => Q(4),
      I2 => Q(9),
      O => grp_padding2d_fix16_fu_443_input_height(4)
    );
\zext_ln13_2_reg_738_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => Q(7),
      Q => zext_ln13_2_reg_738(0),
      R => '0'
    );
\zext_ln13_2_reg_738_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_padding2d_fix16_fu_443_input_height(1),
      Q => zext_ln13_2_reg_738(1),
      R => '0'
    );
\zext_ln13_2_reg_738_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_padding2d_fix16_fu_443_input_height(3),
      Q => zext_ln13_2_reg_738(3),
      R => '0'
    );
\zext_ln13_2_reg_738_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_padding2d_fix16_fu_443_input_height(4),
      Q => zext_ln13_2_reg_738(4),
      R => '0'
    );
\zext_ln13_5_reg_748_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln13_1_reg_721(0),
      Q => zext_ln13_5_reg_748(0),
      R => '0'
    );
\zext_ln13_5_reg_748_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_1_reg_700(10),
      Q => zext_ln13_5_reg_748(10),
      R => '0'
    );
\zext_ln13_5_reg_748_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_1_reg_700(11),
      Q => zext_ln13_5_reg_748(11),
      R => '0'
    );
\zext_ln13_5_reg_748_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln13_1_reg_721(1),
      Q => zext_ln13_5_reg_748(1),
      R => '0'
    );
\zext_ln13_5_reg_748_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln13_1_reg_721(2),
      Q => zext_ln13_5_reg_748(2),
      R => '0'
    );
\zext_ln13_5_reg_748_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln13_1_reg_721(3),
      Q => zext_ln13_5_reg_748(3),
      R => '0'
    );
\zext_ln13_5_reg_748_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln13_1_reg_721(4),
      Q => zext_ln13_5_reg_748(4),
      R => '0'
    );
\zext_ln13_5_reg_748_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_1_reg_700(5),
      Q => zext_ln13_5_reg_748(5),
      R => '0'
    );
\zext_ln13_5_reg_748_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_1_reg_700(6),
      Q => zext_ln13_5_reg_748(6),
      R => '0'
    );
\zext_ln13_5_reg_748_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_1_reg_700(7),
      Q => zext_ln13_5_reg_748(7),
      R => '0'
    );
\zext_ln13_5_reg_748_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_1_reg_700(8),
      Q => zext_ln13_5_reg_748(8),
      R => '0'
    );
\zext_ln13_5_reg_748_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_1_reg_700(9),
      Q => zext_ln13_5_reg_748(9),
      R => '0'
    );
\zext_ln13_6_reg_768[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F770"
    )
        port map (
      I0 => empty_32_reg_726(1),
      I1 => empty_32_reg_726(0),
      I2 => trunc_ln13_1_reg_721(2),
      I3 => empty_30_reg_711(2),
      O => \zext_ln13_6_reg_768[3]_i_2_n_5\
    );
\zext_ln13_6_reg_768[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F660"
    )
        port map (
      I0 => empty_32_reg_726(0),
      I1 => empty_32_reg_726(1),
      I2 => trunc_ln13_1_reg_721(1),
      I3 => empty_30_reg_711(3),
      O => \zext_ln13_6_reg_768[3]_i_3_n_5\
    );
\zext_ln13_6_reg_768[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => empty_32_reg_726(3),
      I1 => empty_32_reg_726(0),
      I2 => trunc_ln13_1_reg_721(0),
      O => \zext_ln13_6_reg_768[3]_i_4_n_5\
    );
\zext_ln13_6_reg_768[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"877878871EE1E11E"
    )
        port map (
      I0 => empty_30_reg_711(2),
      I1 => trunc_ln13_1_reg_721(2),
      I2 => trunc_ln13_1_reg_721(3),
      I3 => empty_30_reg_711(3),
      I4 => empty_32_reg_726(3),
      I5 => \zext_ln13_6_reg_768[7]_i_5_n_5\,
      O => \zext_ln13_6_reg_768[3]_i_5_n_5\
    );
\zext_ln13_6_reg_768[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87781EE11EE17887"
    )
        port map (
      I0 => empty_30_reg_711(3),
      I1 => trunc_ln13_1_reg_721(1),
      I2 => empty_30_reg_711(2),
      I3 => trunc_ln13_1_reg_721(2),
      I4 => empty_32_reg_726(0),
      I5 => empty_32_reg_726(1),
      O => \zext_ln13_6_reg_768[3]_i_6_n_5\
    );
\zext_ln13_6_reg_768[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"877878871EE1E11E"
    )
        port map (
      I0 => trunc_ln13_1_reg_721(0),
      I1 => empty_32_reg_726(3),
      I2 => trunc_ln13_1_reg_721(1),
      I3 => empty_30_reg_711(3),
      I4 => empty_32_reg_726(1),
      I5 => empty_32_reg_726(0),
      O => \zext_ln13_6_reg_768[3]_i_7_n_5\
    );
\zext_ln13_6_reg_768[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => empty_32_reg_726(3),
      I1 => empty_32_reg_726(0),
      I2 => trunc_ln13_1_reg_721(0),
      O => \zext_ln13_6_reg_768[3]_i_8_n_5\
    );
\zext_ln13_6_reg_768[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF787800"
    )
        port map (
      I0 => empty_32_reg_726(0),
      I1 => empty_32_reg_726(1),
      I2 => empty_32_reg_726(3),
      I3 => trunc_ln13_1_reg_721(3),
      I4 => empty_30_reg_711(3),
      O => \zext_ln13_6_reg_768[7]_i_2_n_5\
    );
\zext_ln13_6_reg_768[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"009595FFFF6A6A00"
    )
        port map (
      I0 => empty_32_reg_726(4),
      I1 => \zext_ln13_6_reg_768[7]_i_5_n_5\,
      I2 => empty_32_reg_726(3),
      I3 => trunc_ln13_1_reg_721(4),
      I4 => empty_30_reg_711(4),
      I5 => mul_ln13_1_reg_700(5),
      O => \zext_ln13_6_reg_768[7]_i_3_n_5\
    );
\zext_ln13_6_reg_768[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669696969969696"
    )
        port map (
      I0 => \zext_ln13_6_reg_768[7]_i_2_n_5\,
      I1 => empty_30_reg_711(4),
      I2 => trunc_ln13_1_reg_721(4),
      I3 => empty_32_reg_726(3),
      I4 => \zext_ln13_6_reg_768[7]_i_5_n_5\,
      I5 => empty_32_reg_726(4),
      O => \zext_ln13_6_reg_768[7]_i_4_n_5\
    );
\zext_ln13_6_reg_768[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => empty_32_reg_726(1),
      I1 => empty_32_reg_726(0),
      O => \zext_ln13_6_reg_768[7]_i_5_n_5\
    );
\zext_ln13_6_reg_768_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_2_fu_426_p2(0),
      Q => zext_ln13_6_reg_768(0),
      R => '0'
    );
\zext_ln13_6_reg_768_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_2_fu_426_p2(1),
      Q => zext_ln13_6_reg_768(1),
      R => '0'
    );
\zext_ln13_6_reg_768_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_2_fu_426_p2(2),
      Q => zext_ln13_6_reg_768(2),
      R => '0'
    );
\zext_ln13_6_reg_768_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_2_fu_426_p2(3),
      Q => zext_ln13_6_reg_768(3),
      R => '0'
    );
\zext_ln13_6_reg_768_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \zext_ln13_6_reg_768_reg[3]_i_1_n_5\,
      CO(2) => \zext_ln13_6_reg_768_reg[3]_i_1_n_6\,
      CO(1) => \zext_ln13_6_reg_768_reg[3]_i_1_n_7\,
      CO(0) => \zext_ln13_6_reg_768_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \zext_ln13_6_reg_768[3]_i_2_n_5\,
      DI(2) => \zext_ln13_6_reg_768[3]_i_3_n_5\,
      DI(1) => \zext_ln13_6_reg_768[3]_i_4_n_5\,
      DI(0) => '0',
      O(3 downto 0) => add_ln13_2_fu_426_p2(3 downto 0),
      S(3) => \zext_ln13_6_reg_768[3]_i_5_n_5\,
      S(2) => \zext_ln13_6_reg_768[3]_i_6_n_5\,
      S(1) => \zext_ln13_6_reg_768[3]_i_7_n_5\,
      S(0) => \zext_ln13_6_reg_768[3]_i_8_n_5\
    );
\zext_ln13_6_reg_768_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_2_fu_426_p2(4),
      Q => zext_ln13_6_reg_768(4),
      R => '0'
    );
\zext_ln13_6_reg_768_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_2_fu_426_p2(5),
      Q => zext_ln13_6_reg_768(5),
      R => '0'
    );
\zext_ln13_6_reg_768_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_2_fu_426_p2(6),
      Q => zext_ln13_6_reg_768(6),
      R => '0'
    );
\zext_ln13_6_reg_768_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_2_fu_426_p2(7),
      Q => zext_ln13_6_reg_768(7),
      R => '0'
    );
\zext_ln13_6_reg_768_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \zext_ln13_6_reg_768_reg[3]_i_1_n_5\,
      CO(3) => \zext_ln13_6_reg_768_reg[7]_i_1_n_5\,
      CO(2) => \zext_ln13_6_reg_768_reg[7]_i_1_n_6\,
      CO(1) => \zext_ln13_6_reg_768_reg[7]_i_1_n_7\,
      CO(0) => \zext_ln13_6_reg_768_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => mul_ln13_1_reg_700(5),
      DI(0) => \zext_ln13_6_reg_768[7]_i_2_n_5\,
      O(3 downto 0) => add_ln13_2_fu_426_p2(7 downto 4),
      S(3 downto 2) => mul_ln13_1_reg_700(7 downto 6),
      S(1) => \zext_ln13_6_reg_768[7]_i_3_n_5\,
      S(0) => \zext_ln13_6_reg_768[7]_i_4_n_5\
    );
\zext_ln13_6_reg_768_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_2_fu_426_p2(8),
      Q => zext_ln13_6_reg_768(8),
      R => '0'
    );
\zext_ln13_6_reg_768_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_2_fu_426_p2(9),
      Q => zext_ln13_6_reg_768(9),
      R => '0'
    );
\zext_ln13_6_reg_768_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \zext_ln13_6_reg_768_reg[7]_i_1_n_5\,
      CO(3 downto 1) => \NLW_zext_ln13_6_reg_768_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \zext_ln13_6_reg_768_reg[9]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_zext_ln13_6_reg_768_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln13_2_fu_426_p2(9 downto 8),
      S(3 downto 2) => B"00",
      S(1 downto 0) => mul_ln13_1_reg_700(9 downto 8)
    );
\zext_ln13_reg_731_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => empty_32_reg_726(0),
      Q => zext_ln13_reg_731(0),
      R => '0'
    );
\zext_ln13_reg_731_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => empty_32_reg_726(4),
      Q => zext_ln13_reg_731(2),
      R => '0'
    );
\zext_ln13_reg_731_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_reg_695(3),
      Q => zext_ln13_reg_731(3),
      R => '0'
    );
\zext_ln13_reg_731_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => empty_30_reg_711(4),
      Q => zext_ln13_reg_731(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom is
  port (
    \q0_reg[12]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom : entity is "pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom";
end bd_0_hls_inst_0_pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom;

architecture STRUCTURE of bd_0_hls_inst_0_pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom is
  signal p_0_out : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \q0[4]_i_1__2_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \q0[10]_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \q0[11]_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \q0[12]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \q0[1]_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \q0[2]_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \q0[3]_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \q0[5]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \q0[6]_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \q0[7]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \q0[8]_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \q0[9]_i_1__0\ : label is "soft_lutpair133";
begin
\q0[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      O => p_0_out(0)
    );
\q0[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      O => p_0_out(10)
    );
\q0[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      O => p_0_out(11)
    );
\q0[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      O => p_0_out(12)
    );
\q0[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      O => p_0_out(1)
    );
\q0[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      O => p_0_out(2)
    );
\q0[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B5"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      O => p_0_out(3)
    );
\q0[4]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \q0[4]_i_1__2_n_5\
    );
\q0[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      O => p_0_out(5)
    );
\q0[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      O => p_0_out(6)
    );
\q0[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"34"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      O => p_0_out(7)
    );
\q0[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      O => p_0_out(8)
    );
\q0[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"39"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      O => p_0_out(9)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(0),
      Q => \q0_reg[12]_0\(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(10),
      Q => \q0_reg[12]_0\(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(11),
      Q => \q0_reg[12]_0\(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(12),
      Q => \q0_reg[12]_0\(12),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(1),
      Q => \q0_reg[12]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(2),
      Q => \q0_reg[12]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(3),
      Q => \q0_reg[12]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0[4]_i_1__2_n_5\,
      Q => \q0_reg[12]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(5),
      Q => \q0_reg[12]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(6),
      Q => \q0_reg[12]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(7),
      Q => \q0_reg[12]_0\(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(8),
      Q => \q0_reg[12]_0\(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(9),
      Q => \q0_reg[12]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q0_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom : entity is "pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom";
end bd_0_hls_inst_0_pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom;

architecture STRUCTURE of bd_0_hls_inst_0_pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom is
  signal \q0_reg_i_1__0_n_7\ : STD_LOGIC;
  signal \q0_reg_i_1__0_n_8\ : STD_LOGIC;
  signal \q0_reg_i_3__2_n_5\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 to 15 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_q0_reg_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_q0_reg_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d15";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1920;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q0";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 14;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 14;
begin
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"7E59620E5D0F6D261AED6300642E5C000CFC1D166BE27E4A123E189A676375E3",
      INIT_01 => X"60B90EBD0D3C1A3E75EB7908149B6A0364AB67DC75D6751C7EBD68C81C9A63F1",
      INIT_02 => X"12366218793C74E47C43010C177E03850DAC18091F1E05F1182E612205786D0D",
      INIT_03 => X"1B6B7A167F681A276E5019AF18E4143D71EA78AB6D75619B7A3B1535009A071F",
      INIT_04 => X"71B4650820AB06896DCE74A0776F69667411763F5F061DF2084B6360767A0D9C",
      INIT_05 => X"6BE072B1190C052E7E1976B606D55B496D605866180012C117707B5E74EF040C",
      INIT_06 => X"0060156D083B0E171806124C09B40A780137125917C019947E9F086C0A191501",
      INIT_07 => X"7C081C3E7A6979B06B1966C81599164007B500176246132D6C166D5863966399",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 8) => sel(6 downto 4),
      ADDRARDADDR(7 downto 4) => q0_reg_0(3 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"0111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15) => NLW_q0_reg_DOADO_UNCONNECTED(15),
      DOADO(14 downto 0) => DOADO(14 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => Q(0),
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\q0_reg_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_q0_reg_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \q0_reg_i_1__0_n_7\,
      CO(0) => \q0_reg_i_1__0_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => q0_reg_1(0),
      O(3) => \NLW_q0_reg_i_1__0_O_UNCONNECTED\(3),
      O(2 downto 1) => sel(6 downto 5),
      O(0) => \NLW_q0_reg_i_1__0_O_UNCONNECTED\(0),
      S(3) => '0',
      S(2 downto 1) => q0_reg_1(2 downto 1),
      S(0) => \q0_reg_i_3__2_n_5\
    );
\q0_reg_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_1(0),
      I1 => q0_reg_0(4),
      O => sel(4)
    );
\q0_reg_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_1(0),
      I1 => q0_reg_0(4),
      O => \q0_reg_i_3__2_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom is
  port (
    \q0_reg[12]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom : entity is "pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom";
end bd_0_hls_inst_0_pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom;

architecture STRUCTURE of bd_0_hls_inst_0_pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom is
  signal \q0[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \q0[11]_i_1__1_n_5\ : STD_LOGIC;
  signal \q0[12]_i_1__1_n_5\ : STD_LOGIC;
  signal \q0[1]_i_1__1_n_5\ : STD_LOGIC;
  signal \q0[2]_i_1__1_n_5\ : STD_LOGIC;
  signal \q0[3]_i_1__1_n_5\ : STD_LOGIC;
  signal \q0[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \q0[6]_i_1__1_n_5\ : STD_LOGIC;
  signal \q0[7]_i_1__2_n_5\ : STD_LOGIC;
  signal \q0[8]_i_1__1_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_1__1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \q0[11]_i_1__1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \q0[12]_i_1__1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \q0[1]_i_1__1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \q0[2]_i_1__1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \q0[3]_i_1__1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \q0[4]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \q0[6]_i_1__1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \q0[7]_i_1__2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \q0[8]_i_1__1\ : label is "soft_lutpair155";
begin
\q0[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      O => \q0[0]_i_1__1_n_5\
    );
\q0[11]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => \q0[11]_i_1__1_n_5\
    );
\q0[12]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \q0[12]_i_1__1_n_5\
    );
\q0[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9D"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      O => \q0[1]_i_1__1_n_5\
    );
\q0[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      O => \q0[2]_i_1__1_n_5\
    );
\q0[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BD"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      O => \q0[3]_i_1__1_n_5\
    );
\q0[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      O => \q0[4]_i_1__0_n_5\
    );
\q0[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      O => \q0[6]_i_1__1_n_5\
    );
\q0[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      O => \q0[7]_i_1__2_n_5\
    );
\q0[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      O => \q0[8]_i_1__1_n_5\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0[0]_i_1__1_n_5\,
      Q => \q0_reg[12]_0\(0),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0[11]_i_1__1_n_5\,
      Q => \q0_reg[12]_0\(9),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0[12]_i_1__1_n_5\,
      Q => \q0_reg[12]_0\(10),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0[1]_i_1__1_n_5\,
      Q => \q0_reg[12]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0[2]_i_1__1_n_5\,
      Q => \q0_reg[12]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0[3]_i_1__1_n_5\,
      Q => \q0_reg[12]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0[4]_i_1__0_n_5\,
      Q => \q0_reg[12]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => Q(1),
      Q => \q0_reg[12]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0[6]_i_1__1_n_5\,
      Q => \q0_reg[12]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0[7]_i_1__2_n_5\,
      Q => \q0_reg[12]_0\(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0[8]_i_1__1_n_5\,
      Q => \q0_reg[12]_0\(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom is
  port (
    \q0_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom : entity is "pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom";
end bd_0_hls_inst_0_pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom;

architecture STRUCTURE of bd_0_hls_inst_0_pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom is
  signal p_0_out : STD_LOGIC_VECTOR ( 13 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \q0[10]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \q0[11]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \q0[12]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \q0[13]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \q0[1]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \q0[2]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \q0[3]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \q0[4]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \q0[5]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \q0[6]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \q0[7]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \q0[8]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \q0[9]_i_1\ : label is "soft_lutpair178";
begin
\q0[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"06D4"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      O => p_0_out(0)
    );
\q0[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"003A"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(0),
      O => p_0_out(10)
    );
\q0[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9504"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(2),
      O => p_0_out(11)
    );
\q0[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"951A"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      O => p_0_out(12)
    );
\q0[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"843E"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => p_0_out(13)
    );
\q0[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D90B"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      O => p_0_out(1)
    );
\q0[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C47"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(2),
      O => p_0_out(2)
    );
\q0[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C87"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => p_0_out(3)
    );
\q0[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4788"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(3),
      O => p_0_out(4)
    );
\q0[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C320"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      O => p_0_out(5)
    );
\q0[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"84F8"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(0),
      O => p_0_out(6)
    );
\q0[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"426E"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      O => p_0_out(7)
    );
\q0[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5314"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      O => p_0_out(8)
    );
\q0[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0436"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => p_0_out(9)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(0),
      Q => \q0_reg[13]_0\(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(10),
      Q => \q0_reg[13]_0\(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(11),
      Q => \q0_reg[13]_0\(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(12),
      Q => \q0_reg[13]_0\(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(13),
      Q => \q0_reg[13]_0\(13),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(1),
      Q => \q0_reg[13]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(2),
      Q => \q0_reg[13]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(3),
      Q => \q0_reg[13]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(4),
      Q => \q0_reg[13]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(5),
      Q => \q0_reg[13]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(6),
      Q => \q0_reg[13]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(7),
      Q => \q0_reg[13]_0\(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(8),
      Q => \q0_reg[13]_0\(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(9),
      Q => \q0_reg[13]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    output_r_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q0_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom : entity is "pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom";
end bd_0_hls_inst_0_pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom;

architecture STRUCTURE of bd_0_hls_inst_0_pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom is
  signal sel : STD_LOGIC_VECTOR ( 6 downto 3 );
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 to 15 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d15";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1920;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/q0";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 14;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 14;
begin
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"19612752229F0F99628C052A172058D618F36C5C6024025C0D150484081975A5",
      INIT_01 => X"6902062E637B1B2363397C4E7C3908D218D960A9779C7A301CB36A8B102D6931",
      INIT_02 => X"61CC6F3B6363186B64EA656F1F0A6FA0636A176703B9792E648111996B8A0EB2",
      INIT_03 => X"74D50A6D7AE00AD26D826D9218DA6EC97F9D1D3D021765566F0505DD75E51B4F",
      INIT_04 => X"1A046932213C65A81C1E12B90858673275F4668B029D63A46F401A146A946EA7",
      INIT_05 => X"7D011CC462E30B7309BE1282610A02E2777D11E908850EA07B257B711ECB224B",
      INIT_06 => X"1EA87BF360056C4C755E13CC031464B905187FBD25FF2421796C6EEA68146DE0",
      INIT_07 => X"06CC141910886CDD6A32756B5FEA74D974E87F1C62327EFC6C320BAB638377EF",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 7) => sel(6 downto 3),
      ADDRARDADDR(6 downto 4) => Q(2 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"0111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15) => NLW_q0_reg_DOADO_UNCONNECTED(15),
      DOADO(14 downto 0) => DOADO(14 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => output_r_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
q0_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => q0_reg_0(3),
      I1 => q0_reg_0(1),
      I2 => q0_reg_0(0),
      I3 => Q(3),
      I4 => q0_reg_0(2),
      O => sel(6)
    );
\q0_reg_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => q0_reg_0(2),
      I1 => Q(3),
      I2 => q0_reg_0(0),
      I3 => q0_reg_0(1),
      O => sel(5)
    );
\q0_reg_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => q0_reg_0(1),
      I1 => q0_reg_0(0),
      I2 => Q(3),
      O => sel(4)
    );
\q0_reg_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => q0_reg_0(0),
      O => sel(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom is
  port (
    \q0_reg[12]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom : entity is "pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom";
end bd_0_hls_inst_0_pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom;

architecture STRUCTURE of bd_0_hls_inst_0_pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom is
  signal p_0_out : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \q0[9]_i_1__1_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_1__2\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \q0[10]_i_1__1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \q0[11]_i_1__2\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \q0[12]_i_1__2\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \q0[1]_i_1__2\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \q0[2]_i_1__2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \q0[3]_i_1__2\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \q0[4]_i_1__1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \q0[5]_i_1__1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \q0[6]_i_1__2\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \q0[7]_i_1__1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \q0[8]_i_1__2\ : label is "soft_lutpair215";
begin
\q0[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4C74"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(2),
      O => p_0_out(0)
    );
\q0[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0B7"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      O => p_0_out(10)
    );
\q0[11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C97C"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => p_0_out(11)
    );
\q0[12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C95C"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => p_0_out(12)
    );
\q0[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"58D3"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      O => p_0_out(1)
    );
\q0[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9CCD"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      O => p_0_out(2)
    );
\q0[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D53A"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      O => p_0_out(3)
    );
\q0[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"067A"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      O => p_0_out(4)
    );
\q0[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C79E"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => p_0_out(5)
    );
\q0[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CF4"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => p_0_out(6)
    );
\q0[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C774"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      O => p_0_out(7)
    );
\q0[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0878"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(2),
      O => p_0_out(8)
    );
\q0[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(3),
      O => \q0[9]_i_1__1_n_5\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(0),
      Q => \q0_reg[12]_0\(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(10),
      Q => \q0_reg[12]_0\(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(11),
      Q => \q0_reg[12]_0\(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(12),
      Q => \q0_reg[12]_0\(12),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(1),
      Q => \q0_reg[12]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(2),
      Q => \q0_reg[12]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(3),
      Q => \q0_reg[12]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(4),
      Q => \q0_reg[12]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(5),
      Q => \q0_reg[12]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(6),
      Q => \q0_reg[12]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(7),
      Q => \q0_reg[12]_0\(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => p_0_out(8),
      Q => \q0_reg[12]_0\(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => \q0[9]_i_1__1_n_5\,
      Q => \q0_reg[12]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_up_sampling2d_fix16 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[23]\ : out STD_LOGIC;
    input_r_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln19_fu_291_p2_0 : out STD_LOGIC;
    add_ln19_fu_291_p2_1 : out STD_LOGIC;
    add_ln19_fu_291_p2_2 : out STD_LOGIC;
    add_ln19_fu_291_p2_3 : out STD_LOGIC;
    add_ln19_fu_291_p2_4 : out STD_LOGIC;
    add_ln19_fu_291_p2_5 : out STD_LOGIC;
    add_ln19_fu_291_p2_6 : out STD_LOGIC;
    add_ln19_fu_291_p2_7 : out STD_LOGIC;
    add_ln19_fu_291_p2_8 : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[32]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    output_r_address0 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    grp_up_sampling2d_fix16_fu_560_ap_start_reg : in STD_LOGIC;
    grp_pointwise_conv2d_fix_2_fu_550_output_r_address0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_0_i_25 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    MemBank_B_address012_out : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_up_sampling2d_fix16 : entity is "up_sampling2d_fix16";
end bd_0_hls_inst_0_up_sampling2d_fix16;

architecture STRUCTURE of bd_0_hls_inst_0_up_sampling2d_fix16 is
  signal A : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln19_1_reg_3980 : STD_LOGIC;
  signal add_ln19_1_reg_398_reg_i_2_n_12 : STD_LOGIC;
  signal add_ln19_1_reg_398_reg_i_3_n_10 : STD_LOGIC;
  signal add_ln19_1_reg_398_reg_i_3_n_11 : STD_LOGIC;
  signal add_ln19_1_reg_398_reg_i_3_n_12 : STD_LOGIC;
  signal add_ln19_1_reg_398_reg_i_3_n_5 : STD_LOGIC;
  signal add_ln19_1_reg_398_reg_i_3_n_6 : STD_LOGIC;
  signal add_ln19_1_reg_398_reg_i_3_n_7 : STD_LOGIC;
  signal add_ln19_1_reg_398_reg_i_3_n_8 : STD_LOGIC;
  signal add_ln19_1_reg_398_reg_i_3_n_9 : STD_LOGIC;
  signal add_ln19_1_reg_398_reg_i_4_n_10 : STD_LOGIC;
  signal add_ln19_1_reg_398_reg_i_4_n_11 : STD_LOGIC;
  signal add_ln19_1_reg_398_reg_i_4_n_12 : STD_LOGIC;
  signal add_ln19_1_reg_398_reg_i_4_n_5 : STD_LOGIC;
  signal add_ln19_1_reg_398_reg_i_4_n_6 : STD_LOGIC;
  signal add_ln19_1_reg_398_reg_i_4_n_7 : STD_LOGIC;
  signal add_ln19_1_reg_398_reg_i_4_n_8 : STD_LOGIC;
  signal add_ln19_1_reg_398_reg_i_4_n_9 : STD_LOGIC;
  signal add_ln19_1_reg_398_reg_i_5_n_5 : STD_LOGIC;
  signal add_ln19_1_reg_398_reg_i_6_n_5 : STD_LOGIC;
  signal add_ln19_1_reg_398_reg_i_7_n_5 : STD_LOGIC;
  signal add_ln19_1_reg_398_reg_i_8_n_5 : STD_LOGIC;
  signal add_ln19_1_reg_398_reg_i_9_n_5 : STD_LOGIC;
  signal add_ln19_fu_291_p2_i_3_n_6 : STD_LOGIC;
  signal add_ln19_fu_291_p2_i_3_n_7 : STD_LOGIC;
  signal add_ln19_fu_291_p2_i_3_n_8 : STD_LOGIC;
  signal add_ln19_fu_291_p2_i_4_n_5 : STD_LOGIC;
  signal add_ln19_fu_291_p2_i_4_n_6 : STD_LOGIC;
  signal add_ln19_fu_291_p2_i_4_n_7 : STD_LOGIC;
  signal add_ln19_fu_291_p2_i_4_n_8 : STD_LOGIC;
  signal add_ln19_fu_291_p2_i_5_n_5 : STD_LOGIC;
  signal add_ln19_fu_291_p2_i_6_n_5 : STD_LOGIC;
  signal add_ln19_fu_291_p2_i_7_n_5 : STD_LOGIC;
  signal add_ln19_fu_291_p2_i_8_n_5 : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2__2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_1__10_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_2__1_n_5\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal ap_NS_fsm11_out : STD_LOGIC;
  signal empty_8_reg_339 : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \empty_8_reg_339[3]_i_1_n_5\ : STD_LOGIC;
  signal \empty_8_reg_339[4]_i_1_n_5\ : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_560_ap_ready : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_560_input_height : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_up_sampling2d_fix16_fu_560_input_r_address0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal next_mul5_fu_186_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal next_mul5_reg_349 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \next_mul5_reg_349[4]_i_2_n_5\ : STD_LOGIC;
  signal \next_mul5_reg_349[4]_i_3_n_5\ : STD_LOGIC;
  signal \next_mul5_reg_349[4]_i_4_n_5\ : STD_LOGIC;
  signal \next_mul5_reg_349[4]_i_5_n_5\ : STD_LOGIC;
  signal \next_mul5_reg_349_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \next_mul5_reg_349_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \next_mul5_reg_349_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \next_mul5_reg_349_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \next_mul5_reg_349_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \next_mul5_reg_349_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \next_mul5_reg_349_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal next_mul_fu_191_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal next_mul_reg_354 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \next_mul_reg_354[3]_i_2_n_5\ : STD_LOGIC;
  signal \next_mul_reg_354[3]_i_3_n_5\ : STD_LOGIC;
  signal \next_mul_reg_354[3]_i_4_n_5\ : STD_LOGIC;
  signal \next_mul_reg_354[3]_i_5_n_5\ : STD_LOGIC;
  signal \next_mul_reg_354_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \next_mul_reg_354_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \next_mul_reg_354_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \next_mul_reg_354_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \next_mul_reg_354_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \next_mul_reg_354_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \next_mul_reg_354_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal out_d_0_reg_101 : STD_LOGIC;
  signal \out_d_0_reg_101_reg_n_5_[0]\ : STD_LOGIC;
  signal \out_d_0_reg_101_reg_n_5_[1]\ : STD_LOGIC;
  signal \out_d_0_reg_101_reg_n_5_[2]\ : STD_LOGIC;
  signal \out_d_0_reg_101_reg_n_5_[3]\ : STD_LOGIC;
  signal \out_d_0_reg_101_reg_n_5_[4]\ : STD_LOGIC;
  signal out_d_fu_201_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_d_reg_362 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_h_0_reg_1360 : STD_LOGIC;
  signal \out_h_0_reg_136[4]_i_3_n_5\ : STD_LOGIC;
  signal \out_h_0_reg_136_reg_n_5_[0]\ : STD_LOGIC;
  signal out_h_fu_212_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_h_reg_370 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_w_0_reg_147 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_w_0_reg_1470 : STD_LOGIC;
  signal out_w_fu_271_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \out_w_reg_388_reg_n_5_[0]\ : STD_LOGIC;
  signal phi_mul4_reg_124 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal phi_mul_reg_112 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln19_2_fu_228_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln19_1_reg_398_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln19_1_reg_398_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln19_1_reg_398_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln19_1_reg_398_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln19_1_reg_398_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln19_1_reg_398_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln19_1_reg_398_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_ln19_1_reg_398_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_ln19_1_reg_398_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln19_1_reg_398_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_add_ln19_1_reg_398_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_ln19_1_reg_398_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln19_1_reg_398_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_add_ln19_fu_291_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln19_fu_291_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln19_fu_291_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln19_fu_291_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln19_fu_291_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln19_fu_291_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln19_fu_291_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_ln19_fu_291_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_ln19_fu_291_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln19_fu_291_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_add_ln19_fu_291_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_ln19_fu_291_p2_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_next_mul5_reg_349_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_next_mul5_reg_349_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_next_mul_reg_354_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[25]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \ap_CS_fsm[26]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__10\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2__2\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \ap_CS_fsm[33]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \ap_CS_fsm[34]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__10\ : label is "soft_lutpair234";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute SOFT_HLUTNM of \empty_8_reg_339[3]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \empty_8_reg_339[4]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \next_mul5_reg_349[1]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \out_d_reg_362[0]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \out_d_reg_362[1]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \out_d_reg_362[2]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \out_d_reg_362[3]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \out_d_reg_362[4]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \out_h_0_reg_136[4]_i_3\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \out_h_reg_370[1]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \out_h_reg_370[2]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \out_h_reg_370[3]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \out_h_reg_370[4]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \out_w_reg_388[1]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \out_w_reg_388[2]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \out_w_reg_388[3]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \out_w_reg_388[4]_i_1\ : label is "soft_lutpair232";
begin
  \ap_CS_fsm_reg[4]_0\(1 downto 0) <= \^ap_cs_fsm_reg[4]_0\(1 downto 0);
add_ln19_1_reg_398_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 9) => B"000000000000000000000",
      A(8) => add_ln19_1_reg_398_reg_i_2_n_12,
      A(7) => add_ln19_1_reg_398_reg_i_3_n_9,
      A(6) => add_ln19_1_reg_398_reg_i_3_n_10,
      A(5) => add_ln19_1_reg_398_reg_i_3_n_11,
      A(4) => add_ln19_1_reg_398_reg_i_3_n_12,
      A(3) => add_ln19_1_reg_398_reg_i_4_n_9,
      A(2) => add_ln19_1_reg_398_reg_i_4_n_10,
      A(1) => add_ln19_1_reg_398_reg_i_4_n_11,
      A(0) => add_ln19_1_reg_398_reg_i_4_n_12,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_ln19_1_reg_398_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 5) => B"0000000000000",
      B(4) => Q(5),
      B(3 downto 2) => B"11",
      B(1) => grp_up_sampling2d_fix16_fu_560_input_height(0),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_ln19_1_reg_398_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 5) => B"0000000000000000000000000000000000000000000",
      C(4 downto 1) => C(3 downto 0),
      C(0) => \out_w_reg_388_reg_n_5_[0]\,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_ln19_1_reg_398_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_ln19_1_reg_398_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_NS_fsm11_out,
      CEC => \^ap_cs_fsm_reg[4]_0\(1),
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => out_w_0_reg_1470,
      CEP => add_ln19_1_reg_3980,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_ln19_1_reg_398_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_add_ln19_1_reg_398_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_add_ln19_1_reg_398_reg_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => output_r_address0(13 downto 0),
      PATTERNBDETECT => NLW_add_ln19_1_reg_398_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_ln19_1_reg_398_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_add_ln19_1_reg_398_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => out_w_0_reg_1470,
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_ln19_1_reg_398_reg_UNDERFLOW_UNCONNECTED
    );
add_ln19_1_reg_398_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]_0\(0),
      I1 => \ap_CS_fsm[4]_i_2__1_n_5\,
      I2 => out_w_0_reg_147(3),
      O => add_ln19_1_reg_3980
    );
add_ln19_1_reg_398_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln19_1_reg_398_reg_i_3_n_5,
      CO(3 downto 0) => NLW_add_ln19_1_reg_398_reg_i_2_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_add_ln19_1_reg_398_reg_i_2_O_UNCONNECTED(3 downto 1),
      O(0) => add_ln19_1_reg_398_reg_i_2_n_12,
      S(3 downto 1) => B"000",
      S(0) => phi_mul4_reg_124(8)
    );
add_ln19_1_reg_398_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln19_1_reg_398_reg_i_4_n_5,
      CO(3) => add_ln19_1_reg_398_reg_i_3_n_5,
      CO(2) => add_ln19_1_reg_398_reg_i_3_n_6,
      CO(1) => add_ln19_1_reg_398_reg_i_3_n_7,
      CO(0) => add_ln19_1_reg_398_reg_i_3_n_8,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => phi_mul4_reg_124(4),
      O(3) => add_ln19_1_reg_398_reg_i_3_n_9,
      O(2) => add_ln19_1_reg_398_reg_i_3_n_10,
      O(1) => add_ln19_1_reg_398_reg_i_3_n_11,
      O(0) => add_ln19_1_reg_398_reg_i_3_n_12,
      S(3 downto 1) => phi_mul4_reg_124(7 downto 5),
      S(0) => add_ln19_1_reg_398_reg_i_5_n_5
    );
add_ln19_1_reg_398_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln19_1_reg_398_reg_i_4_n_5,
      CO(2) => add_ln19_1_reg_398_reg_i_4_n_6,
      CO(1) => add_ln19_1_reg_398_reg_i_4_n_7,
      CO(0) => add_ln19_1_reg_398_reg_i_4_n_8,
      CYINIT => '0',
      DI(3 downto 1) => phi_mul4_reg_124(3 downto 1),
      DI(0) => '0',
      O(3) => add_ln19_1_reg_398_reg_i_4_n_9,
      O(2) => add_ln19_1_reg_398_reg_i_4_n_10,
      O(1) => add_ln19_1_reg_398_reg_i_4_n_11,
      O(0) => add_ln19_1_reg_398_reg_i_4_n_12,
      S(3) => add_ln19_1_reg_398_reg_i_6_n_5,
      S(2) => add_ln19_1_reg_398_reg_i_7_n_5,
      S(1) => add_ln19_1_reg_398_reg_i_8_n_5,
      S(0) => add_ln19_1_reg_398_reg_i_9_n_5
    );
add_ln19_1_reg_398_reg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul4_reg_124(4),
      I1 => zext_ln19_2_fu_228_p1(3),
      O => add_ln19_1_reg_398_reg_i_5_n_5
    );
add_ln19_1_reg_398_reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul4_reg_124(3),
      I1 => zext_ln19_2_fu_228_p1(2),
      O => add_ln19_1_reg_398_reg_i_6_n_5
    );
add_ln19_1_reg_398_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul4_reg_124(2),
      I1 => zext_ln19_2_fu_228_p1(1),
      O => add_ln19_1_reg_398_reg_i_7_n_5
    );
add_ln19_1_reg_398_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul4_reg_124(1),
      I1 => zext_ln19_2_fu_228_p1(0),
      O => add_ln19_1_reg_398_reg_i_8_n_5
    );
add_ln19_1_reg_398_reg_i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \out_h_0_reg_136_reg_n_5_[0]\,
      O => add_ln19_1_reg_398_reg_i_9_n_5
    );
add_ln19_fu_291_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => A(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_ln19_fu_291_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 4) => B"00000000000000",
      B(3) => Q(5),
      B(2 downto 1) => B"11",
      B(0) => grp_up_sampling2d_fix16_fu_560_input_height(0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_ln19_fu_291_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 4) => B"00000000000000000000000000000000000000000000",
      C(3 downto 0) => C(3 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_ln19_fu_291_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_ln19_fu_291_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_NS_fsm11_out,
      CEC => \^ap_cs_fsm_reg[4]_0\(1),
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => out_w_0_reg_1470,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_ln19_fu_291_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_add_ln19_fu_291_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_add_ln19_fu_291_p2_P_UNCONNECTED(47 downto 12),
      P(11 downto 2) => grp_up_sampling2d_fix16_fu_560_input_r_address0(11 downto 2),
      P(1) => input_r_address0(0),
      P(0) => grp_up_sampling2d_fix16_fu_560_input_r_address0(0),
      PATTERNBDETECT => NLW_add_ln19_fu_291_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_ln19_fu_291_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_add_ln19_fu_291_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => out_w_0_reg_1470,
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_ln19_fu_291_p2_UNDERFLOW_UNCONNECTED
    );
add_ln19_fu_291_p2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_up_sampling2d_fix16_fu_560_ap_start_reg,
      O => ap_NS_fsm11_out
    );
add_ln19_fu_291_p2_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => grp_up_sampling2d_fix16_fu_560_input_height(0)
    );
add_ln19_fu_291_p2_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln19_fu_291_p2_i_4_n_5,
      CO(3) => NLW_add_ln19_fu_291_p2_i_3_CO_UNCONNECTED(3),
      CO(2) => add_ln19_fu_291_p2_i_3_n_6,
      CO(1) => add_ln19_fu_291_p2_i_3_n_7,
      CO(0) => add_ln19_fu_291_p2_i_3_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => A(7 downto 4),
      S(3 downto 0) => phi_mul_reg_112(7 downto 4)
    );
add_ln19_fu_291_p2_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln19_fu_291_p2_i_4_n_5,
      CO(2) => add_ln19_fu_291_p2_i_4_n_6,
      CO(1) => add_ln19_fu_291_p2_i_4_n_7,
      CO(0) => add_ln19_fu_291_p2_i_4_n_8,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul_reg_112(3 downto 0),
      O(3 downto 0) => A(3 downto 0),
      S(3) => add_ln19_fu_291_p2_i_5_n_5,
      S(2) => add_ln19_fu_291_p2_i_6_n_5,
      S(1) => add_ln19_fu_291_p2_i_7_n_5,
      S(0) => add_ln19_fu_291_p2_i_8_n_5
    );
add_ln19_fu_291_p2_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_112(3),
      I1 => zext_ln19_2_fu_228_p1(3),
      O => add_ln19_fu_291_p2_i_5_n_5
    );
add_ln19_fu_291_p2_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_112(2),
      I1 => zext_ln19_2_fu_228_p1(2),
      O => add_ln19_fu_291_p2_i_6_n_5
    );
add_ln19_fu_291_p2_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_112(1),
      I1 => zext_ln19_2_fu_228_p1(1),
      O => add_ln19_fu_291_p2_i_7_n_5
    );
add_ln19_fu_291_p2_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_112(0),
      I1 => zext_ln19_2_fu_228_p1(0),
      O => add_ln19_fu_291_p2_i_8_n_5
    );
\ap_CS_fsm[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_up_sampling2d_fix16_fu_560_ap_start_reg,
      I2 => grp_up_sampling2d_fix16_fu_560_ap_ready,
      I3 => ap_CS_fsm_state2,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__2_n_5\,
      I1 => zext_ln19_2_fu_228_p1(2),
      I2 => ap_CS_fsm_state3,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      I4 => grp_up_sampling2d_fix16_fu_560_ap_start_reg,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEEAE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => grp_up_sampling2d_fix16_fu_560_ap_start_reg,
      I4 => grp_up_sampling2d_fix16_fu_560_ap_ready,
      O => D(0)
    );
\ap_CS_fsm[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_560_ap_ready,
      I1 => grp_up_sampling2d_fix16_fu_560_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(3),
      O => D(1)
    );
\ap_CS_fsm[2]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_2__1_n_5\,
      I1 => out_w_0_reg_147(3),
      I2 => \^ap_cs_fsm_reg[4]_0\(0),
      I3 => grp_up_sampling2d_fix16_fu_560_ap_ready,
      I4 => ap_CS_fsm_state2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8008"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_h_0_reg_136[4]_i_3_n_5\,
      I2 => empty_8_reg_339(3),
      I3 => \out_d_0_reg_101_reg_n_5_[3]\,
      O => grp_up_sampling2d_fix16_fu_560_ap_ready
    );
\ap_CS_fsm[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAAA"
    )
        port map (
      I0 => Q(4),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_up_sampling2d_fix16_fu_560_ap_start_reg,
      I3 => grp_up_sampling2d_fix16_fu_560_ap_ready,
      I4 => Q(5),
      O => D(2)
    );
\ap_CS_fsm[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => Q(5),
      I1 => grp_up_sampling2d_fix16_fu_560_ap_ready,
      I2 => grp_up_sampling2d_fix16_fu_560_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      O => D(3)
    );
\ap_CS_fsm[3]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__2_n_5\,
      I1 => zext_ln19_2_fu_228_p1(2),
      I2 => ap_CS_fsm_state3,
      I3 => \^ap_cs_fsm_reg[4]_0\(1),
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0900000900000000"
    )
        port map (
      I0 => zext_ln19_2_fu_228_p1(3),
      I1 => empty_8_reg_339(4),
      I2 => \out_h_0_reg_136_reg_n_5_[0]\,
      I3 => zext_ln19_2_fu_228_p1(0),
      I4 => empty_8_reg_339(3),
      I5 => zext_ln19_2_fu_228_p1(1),
      O => \ap_CS_fsm[3]_i_2__2_n_5\
    );
\ap_CS_fsm[4]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_2__1_n_5\,
      I1 => out_w_0_reg_147(3),
      I2 => \^ap_cs_fsm_reg[4]_0\(0),
      O => \ap_CS_fsm[4]_i_1__10_n_5\
    );
\ap_CS_fsm[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0900000900000000"
    )
        port map (
      I0 => out_w_0_reg_147(4),
      I1 => empty_8_reg_339(4),
      I2 => out_w_0_reg_147(0),
      I3 => out_w_0_reg_147(1),
      I4 => empty_8_reg_339(3),
      I5 => out_w_0_reg_147(2),
      O => \ap_CS_fsm[4]_i_2__1_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => \ap_CS_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => \ap_CS_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => \ap_CS_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^ap_cs_fsm_reg[4]_0\(0),
      R => \ap_CS_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[4]_i_1__10_n_5\,
      Q => \^ap_cs_fsm_reg[4]_0\(1),
      R => \ap_CS_fsm_reg[0]_0\(0)
    );
\empty_8_reg_339[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => Q(5),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_up_sampling2d_fix16_fu_560_ap_start_reg,
      I3 => empty_8_reg_339(3),
      O => \empty_8_reg_339[3]_i_1_n_5\
    );
\empty_8_reg_339[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(5),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_up_sampling2d_fix16_fu_560_ap_start_reg,
      I3 => empty_8_reg_339(4),
      O => \empty_8_reg_339[4]_i_1_n_5\
    );
\empty_8_reg_339_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_8_reg_339[3]_i_1_n_5\,
      Q => empty_8_reg_339(3),
      R => '0'
    );
\empty_8_reg_339_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_8_reg_339[4]_i_1_n_5\,
      Q => empty_8_reg_339(4),
      R => '0'
    );
grp_up_sampling2d_fix16_fu_560_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFC"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_560_ap_ready,
      I1 => Q(4),
      I2 => Q(2),
      I3 => grp_up_sampling2d_fix16_fu_560_ap_start_reg,
      O => \ap_CS_fsm_reg[32]\
    );
\next_mul5_reg_349[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul4_reg_124(1),
      I1 => empty_8_reg_339(3),
      O => next_mul5_fu_186_p2(1)
    );
\next_mul5_reg_349[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul4_reg_124(4),
      I1 => empty_8_reg_339(4),
      O => \next_mul5_reg_349[4]_i_2_n_5\
    );
\next_mul5_reg_349[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul4_reg_124(3),
      O => \next_mul5_reg_349[4]_i_3_n_5\
    );
\next_mul5_reg_349[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul4_reg_124(2),
      O => \next_mul5_reg_349[4]_i_4_n_5\
    );
\next_mul5_reg_349[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul4_reg_124(1),
      I1 => empty_8_reg_339(3),
      O => \next_mul5_reg_349[4]_i_5_n_5\
    );
\next_mul5_reg_349_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul5_fu_186_p2(1),
      Q => next_mul5_reg_349(1),
      R => '0'
    );
\next_mul5_reg_349_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul5_fu_186_p2(2),
      Q => next_mul5_reg_349(2),
      R => '0'
    );
\next_mul5_reg_349_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul5_fu_186_p2(3),
      Q => next_mul5_reg_349(3),
      R => '0'
    );
\next_mul5_reg_349_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul5_fu_186_p2(4),
      Q => next_mul5_reg_349(4),
      R => '0'
    );
\next_mul5_reg_349_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \next_mul5_reg_349_reg[4]_i_1_n_5\,
      CO(2) => \next_mul5_reg_349_reg[4]_i_1_n_6\,
      CO(1) => \next_mul5_reg_349_reg[4]_i_1_n_7\,
      CO(0) => \next_mul5_reg_349_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul4_reg_124(4 downto 1),
      O(3 downto 1) => next_mul5_fu_186_p2(4 downto 2),
      O(0) => \NLW_next_mul5_reg_349_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => \next_mul5_reg_349[4]_i_2_n_5\,
      S(2) => \next_mul5_reg_349[4]_i_3_n_5\,
      S(1) => \next_mul5_reg_349[4]_i_4_n_5\,
      S(0) => \next_mul5_reg_349[4]_i_5_n_5\
    );
\next_mul5_reg_349_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul5_fu_186_p2(5),
      Q => next_mul5_reg_349(5),
      R => '0'
    );
\next_mul5_reg_349_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul5_fu_186_p2(6),
      Q => next_mul5_reg_349(6),
      R => '0'
    );
\next_mul5_reg_349_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul5_fu_186_p2(7),
      Q => next_mul5_reg_349(7),
      R => '0'
    );
\next_mul5_reg_349_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul5_fu_186_p2(8),
      Q => next_mul5_reg_349(8),
      R => '0'
    );
\next_mul5_reg_349_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_mul5_reg_349_reg[4]_i_1_n_5\,
      CO(3) => \NLW_next_mul5_reg_349_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \next_mul5_reg_349_reg[8]_i_1_n_6\,
      CO(1) => \next_mul5_reg_349_reg[8]_i_1_n_7\,
      CO(0) => \next_mul5_reg_349_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => phi_mul4_reg_124(7 downto 5),
      O(3 downto 0) => next_mul5_fu_186_p2(8 downto 5),
      S(3 downto 0) => phi_mul4_reg_124(8 downto 5)
    );
\next_mul_reg_354[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_112(3),
      I1 => empty_8_reg_339(4),
      O => \next_mul_reg_354[3]_i_2_n_5\
    );
\next_mul_reg_354[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_112(2),
      O => \next_mul_reg_354[3]_i_3_n_5\
    );
\next_mul_reg_354[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_112(1),
      O => \next_mul_reg_354[3]_i_4_n_5\
    );
\next_mul_reg_354[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_112(0),
      I1 => empty_8_reg_339(3),
      O => \next_mul_reg_354[3]_i_5_n_5\
    );
\next_mul_reg_354_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_191_p2(0),
      Q => next_mul_reg_354(0),
      R => '0'
    );
\next_mul_reg_354_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_191_p2(1),
      Q => next_mul_reg_354(1),
      R => '0'
    );
\next_mul_reg_354_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_191_p2(2),
      Q => next_mul_reg_354(2),
      R => '0'
    );
\next_mul_reg_354_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_191_p2(3),
      Q => next_mul_reg_354(3),
      R => '0'
    );
\next_mul_reg_354_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \next_mul_reg_354_reg[3]_i_1_n_5\,
      CO(2) => \next_mul_reg_354_reg[3]_i_1_n_6\,
      CO(1) => \next_mul_reg_354_reg[3]_i_1_n_7\,
      CO(0) => \next_mul_reg_354_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul_reg_112(3 downto 0),
      O(3 downto 0) => next_mul_fu_191_p2(3 downto 0),
      S(3) => \next_mul_reg_354[3]_i_2_n_5\,
      S(2) => \next_mul_reg_354[3]_i_3_n_5\,
      S(1) => \next_mul_reg_354[3]_i_4_n_5\,
      S(0) => \next_mul_reg_354[3]_i_5_n_5\
    );
\next_mul_reg_354_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_191_p2(4),
      Q => next_mul_reg_354(4),
      R => '0'
    );
\next_mul_reg_354_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_191_p2(5),
      Q => next_mul_reg_354(5),
      R => '0'
    );
\next_mul_reg_354_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_191_p2(6),
      Q => next_mul_reg_354(6),
      R => '0'
    );
\next_mul_reg_354_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul_fu_191_p2(7),
      Q => next_mul_reg_354(7),
      R => '0'
    );
\next_mul_reg_354_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_mul_reg_354_reg[3]_i_1_n_5\,
      CO(3) => \NLW_next_mul_reg_354_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \next_mul_reg_354_reg[7]_i_1_n_6\,
      CO(1) => \next_mul_reg_354_reg[7]_i_1_n_7\,
      CO(0) => \next_mul_reg_354_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => phi_mul_reg_112(6 downto 4),
      O(3 downto 0) => next_mul_fu_191_p2(7 downto 4),
      S(3 downto 0) => phi_mul_reg_112(7 downto 4)
    );
\out_d_0_reg_101[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F000000"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__2_n_5\,
      I1 => zext_ln19_2_fu_228_p1(2),
      I2 => ap_CS_fsm_state3,
      I3 => grp_up_sampling2d_fix16_fu_560_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_5_[0]\,
      O => out_d_0_reg_101
    );
\out_d_0_reg_101[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__2_n_5\,
      I1 => zext_ln19_2_fu_228_p1(2),
      I2 => ap_CS_fsm_state3,
      O => ap_NS_fsm10_out
    );
\out_d_0_reg_101_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_362(0),
      Q => \out_d_0_reg_101_reg_n_5_[0]\,
      R => out_d_0_reg_101
    );
\out_d_0_reg_101_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_362(1),
      Q => \out_d_0_reg_101_reg_n_5_[1]\,
      R => out_d_0_reg_101
    );
\out_d_0_reg_101_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_362(2),
      Q => \out_d_0_reg_101_reg_n_5_[2]\,
      R => out_d_0_reg_101
    );
\out_d_0_reg_101_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_362(3),
      Q => \out_d_0_reg_101_reg_n_5_[3]\,
      R => out_d_0_reg_101
    );
\out_d_0_reg_101_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_362(4),
      Q => \out_d_0_reg_101_reg_n_5_[4]\,
      R => out_d_0_reg_101
    );
\out_d_reg_362[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_d_0_reg_101_reg_n_5_[0]\,
      O => out_d_fu_201_p2(0)
    );
\out_d_reg_362[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_d_0_reg_101_reg_n_5_[0]\,
      I1 => \out_d_0_reg_101_reg_n_5_[1]\,
      O => out_d_fu_201_p2(1)
    );
\out_d_reg_362[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \out_d_0_reg_101_reg_n_5_[0]\,
      I1 => \out_d_0_reg_101_reg_n_5_[1]\,
      I2 => \out_d_0_reg_101_reg_n_5_[2]\,
      O => out_d_fu_201_p2(2)
    );
\out_d_reg_362[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \out_d_0_reg_101_reg_n_5_[1]\,
      I1 => \out_d_0_reg_101_reg_n_5_[0]\,
      I2 => \out_d_0_reg_101_reg_n_5_[2]\,
      I3 => \out_d_0_reg_101_reg_n_5_[3]\,
      O => out_d_fu_201_p2(3)
    );
\out_d_reg_362[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \out_d_0_reg_101_reg_n_5_[2]\,
      I1 => \out_d_0_reg_101_reg_n_5_[0]\,
      I2 => \out_d_0_reg_101_reg_n_5_[1]\,
      I3 => \out_d_0_reg_101_reg_n_5_[3]\,
      I4 => \out_d_0_reg_101_reg_n_5_[4]\,
      O => out_d_fu_201_p2(4)
    );
\out_d_reg_362_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_201_p2(0),
      Q => out_d_reg_362(0),
      R => '0'
    );
\out_d_reg_362_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_201_p2(1),
      Q => out_d_reg_362(1),
      R => '0'
    );
\out_d_reg_362_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_201_p2(2),
      Q => out_d_reg_362(2),
      R => '0'
    );
\out_d_reg_362_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_201_p2(3),
      Q => out_d_reg_362(3),
      R => '0'
    );
\out_d_reg_362_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_201_p2(4),
      Q => out_d_reg_362(4),
      R => '0'
    );
\out_h_0_reg_136[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AA2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_h_0_reg_136[4]_i_3_n_5\,
      I2 => empty_8_reg_339(3),
      I3 => \out_d_0_reg_101_reg_n_5_[3]\,
      O => out_h_0_reg_1360
    );
\out_h_0_reg_136[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_2__1_n_5\,
      I1 => out_w_0_reg_147(3),
      I2 => \^ap_cs_fsm_reg[4]_0\(0),
      O => ap_NS_fsm1
    );
\out_h_0_reg_136[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000009"
    )
        port map (
      I0 => \out_d_0_reg_101_reg_n_5_[4]\,
      I1 => empty_8_reg_339(4),
      I2 => \out_d_0_reg_101_reg_n_5_[0]\,
      I3 => \out_d_0_reg_101_reg_n_5_[1]\,
      I4 => \out_d_0_reg_101_reg_n_5_[2]\,
      O => \out_h_0_reg_136[4]_i_3_n_5\
    );
\out_h_0_reg_136_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_h_reg_370(0),
      Q => \out_h_0_reg_136_reg_n_5_[0]\,
      R => out_h_0_reg_1360
    );
\out_h_0_reg_136_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_h_reg_370(1),
      Q => zext_ln19_2_fu_228_p1(0),
      R => out_h_0_reg_1360
    );
\out_h_0_reg_136_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_h_reg_370(2),
      Q => zext_ln19_2_fu_228_p1(1),
      R => out_h_0_reg_1360
    );
\out_h_0_reg_136_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_h_reg_370(3),
      Q => zext_ln19_2_fu_228_p1(2),
      R => out_h_0_reg_1360
    );
\out_h_0_reg_136_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_h_reg_370(4),
      Q => zext_ln19_2_fu_228_p1(3),
      R => out_h_0_reg_1360
    );
\out_h_reg_370[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_h_0_reg_136_reg_n_5_[0]\,
      O => out_h_fu_212_p2(0)
    );
\out_h_reg_370[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_h_0_reg_136_reg_n_5_[0]\,
      I1 => zext_ln19_2_fu_228_p1(0),
      O => out_h_fu_212_p2(1)
    );
\out_h_reg_370[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \out_h_0_reg_136_reg_n_5_[0]\,
      I1 => zext_ln19_2_fu_228_p1(0),
      I2 => zext_ln19_2_fu_228_p1(1),
      O => out_h_fu_212_p2(2)
    );
\out_h_reg_370[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => zext_ln19_2_fu_228_p1(0),
      I1 => \out_h_0_reg_136_reg_n_5_[0]\,
      I2 => zext_ln19_2_fu_228_p1(1),
      I3 => zext_ln19_2_fu_228_p1(2),
      O => out_h_fu_212_p2(3)
    );
\out_h_reg_370[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => zext_ln19_2_fu_228_p1(1),
      I1 => \out_h_0_reg_136_reg_n_5_[0]\,
      I2 => zext_ln19_2_fu_228_p1(0),
      I3 => zext_ln19_2_fu_228_p1(2),
      I4 => zext_ln19_2_fu_228_p1(3),
      O => out_h_fu_212_p2(4)
    );
\out_h_reg_370_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_h_fu_212_p2(0),
      Q => out_h_reg_370(0),
      R => '0'
    );
\out_h_reg_370_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_h_fu_212_p2(1),
      Q => out_h_reg_370(1),
      R => '0'
    );
\out_h_reg_370_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_h_fu_212_p2(2),
      Q => out_h_reg_370(2),
      R => '0'
    );
\out_h_reg_370_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_h_fu_212_p2(3),
      Q => out_h_reg_370(3),
      R => '0'
    );
\out_h_reg_370_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_h_fu_212_p2(4),
      Q => out_h_reg_370(4),
      R => '0'
    );
\out_w_0_reg_147[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \ap_CS_fsm[3]_i_2__2_n_5\,
      I2 => zext_ln19_2_fu_228_p1(2),
      O => out_w_0_reg_1470
    );
\out_w_0_reg_147_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(1),
      D => \out_w_reg_388_reg_n_5_[0]\,
      Q => out_w_0_reg_147(0),
      R => out_w_0_reg_1470
    );
\out_w_0_reg_147_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(1),
      D => C(0),
      Q => out_w_0_reg_147(1),
      R => out_w_0_reg_1470
    );
\out_w_0_reg_147_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(1),
      D => C(1),
      Q => out_w_0_reg_147(2),
      R => out_w_0_reg_1470
    );
\out_w_0_reg_147_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(1),
      D => C(2),
      Q => out_w_0_reg_147(3),
      R => out_w_0_reg_1470
    );
\out_w_0_reg_147_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(1),
      D => C(3),
      Q => out_w_0_reg_147(4),
      R => out_w_0_reg_1470
    );
\out_w_reg_388[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_w_0_reg_147(0),
      O => out_w_fu_271_p2(0)
    );
\out_w_reg_388[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_w_0_reg_147(0),
      I1 => out_w_0_reg_147(1),
      O => out_w_fu_271_p2(1)
    );
\out_w_reg_388[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => out_w_0_reg_147(0),
      I1 => out_w_0_reg_147(1),
      I2 => out_w_0_reg_147(2),
      O => out_w_fu_271_p2(2)
    );
\out_w_reg_388[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => out_w_0_reg_147(1),
      I1 => out_w_0_reg_147(0),
      I2 => out_w_0_reg_147(2),
      I3 => out_w_0_reg_147(3),
      O => out_w_fu_271_p2(3)
    );
\out_w_reg_388[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => out_w_0_reg_147(2),
      I1 => out_w_0_reg_147(0),
      I2 => out_w_0_reg_147(1),
      I3 => out_w_0_reg_147(3),
      I4 => out_w_0_reg_147(4),
      O => out_w_fu_271_p2(4)
    );
\out_w_reg_388_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => out_w_fu_271_p2(0),
      Q => \out_w_reg_388_reg_n_5_[0]\,
      R => '0'
    );
\out_w_reg_388_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => out_w_fu_271_p2(1),
      Q => C(0),
      R => '0'
    );
\out_w_reg_388_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => out_w_fu_271_p2(2),
      Q => C(1),
      R => '0'
    );
\out_w_reg_388_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => out_w_fu_271_p2(3),
      Q => C(2),
      R => '0'
    );
\out_w_reg_388_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => out_w_fu_271_p2(4),
      Q => C(3),
      R => '0'
    );
\phi_mul4_reg_124_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => next_mul5_reg_349(1),
      Q => phi_mul4_reg_124(1),
      R => out_d_0_reg_101
    );
\phi_mul4_reg_124_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => next_mul5_reg_349(2),
      Q => phi_mul4_reg_124(2),
      R => out_d_0_reg_101
    );
\phi_mul4_reg_124_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => next_mul5_reg_349(3),
      Q => phi_mul4_reg_124(3),
      R => out_d_0_reg_101
    );
\phi_mul4_reg_124_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => next_mul5_reg_349(4),
      Q => phi_mul4_reg_124(4),
      R => out_d_0_reg_101
    );
\phi_mul4_reg_124_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => next_mul5_reg_349(5),
      Q => phi_mul4_reg_124(5),
      R => out_d_0_reg_101
    );
\phi_mul4_reg_124_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => next_mul5_reg_349(6),
      Q => phi_mul4_reg_124(6),
      R => out_d_0_reg_101
    );
\phi_mul4_reg_124_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => next_mul5_reg_349(7),
      Q => phi_mul4_reg_124(7),
      R => out_d_0_reg_101
    );
\phi_mul4_reg_124_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => next_mul5_reg_349(8),
      Q => phi_mul4_reg_124(8),
      R => out_d_0_reg_101
    );
\phi_mul_reg_112_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => next_mul_reg_354(0),
      Q => phi_mul_reg_112(0),
      R => out_d_0_reg_101
    );
\phi_mul_reg_112_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => next_mul_reg_354(1),
      Q => phi_mul_reg_112(1),
      R => out_d_0_reg_101
    );
\phi_mul_reg_112_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => next_mul_reg_354(2),
      Q => phi_mul_reg_112(2),
      R => out_d_0_reg_101
    );
\phi_mul_reg_112_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => next_mul_reg_354(3),
      Q => phi_mul_reg_112(3),
      R => out_d_0_reg_101
    );
\phi_mul_reg_112_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => next_mul_reg_354(4),
      Q => phi_mul_reg_112(4),
      R => out_d_0_reg_101
    );
\phi_mul_reg_112_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => next_mul_reg_354(5),
      Q => phi_mul_reg_112(5),
      R => out_d_0_reg_101
    );
\phi_mul_reg_112_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => next_mul_reg_354(6),
      Q => phi_mul_reg_112(6),
      R => out_d_0_reg_101
    );
\phi_mul_reg_112_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => next_mul_reg_354(7),
      Q => phi_mul_reg_112(7),
      R => out_d_0_reg_101
    );
ram_reg_0_i_121: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000F000F000808"
    )
        port map (
      I0 => Q(1),
      I1 => grp_pointwise_conv2d_fix_2_fu_550_output_r_address0(0),
      I2 => Q(0),
      I3 => grp_up_sampling2d_fix16_fu_560_input_r_address0(0),
      I4 => Q(5),
      I5 => Q(3),
      O => \ap_CS_fsm_reg[23]_0\
    );
\ram_reg_0_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_0_i_25(7),
      I1 => grp_pointwise_conv2d_fix_2_fu_550_output_r_address0(8),
      I2 => grp_up_sampling2d_fix16_fu_560_input_r_address0(9),
      I3 => Q(0),
      I4 => Q(1),
      I5 => MemBank_B_address012_out,
      O => add_ln19_fu_291_p2_1
    );
\ram_reg_0_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_0_i_25(6),
      I1 => grp_pointwise_conv2d_fix_2_fu_550_output_r_address0(7),
      I2 => grp_up_sampling2d_fix16_fu_560_input_r_address0(8),
      I3 => Q(0),
      I4 => Q(1),
      I5 => MemBank_B_address012_out,
      O => add_ln19_fu_291_p2_2
    );
\ram_reg_0_i_37__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_0_i_25(5),
      I1 => grp_pointwise_conv2d_fix_2_fu_550_output_r_address0(6),
      I2 => grp_up_sampling2d_fix16_fu_560_input_r_address0(7),
      I3 => Q(0),
      I4 => Q(1),
      I5 => MemBank_B_address012_out,
      O => add_ln19_fu_291_p2_3
    );
\ram_reg_0_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_0_i_25(4),
      I1 => grp_pointwise_conv2d_fix_2_fu_550_output_r_address0(5),
      I2 => grp_up_sampling2d_fix16_fu_560_input_r_address0(6),
      I3 => Q(0),
      I4 => Q(1),
      I5 => MemBank_B_address012_out,
      O => add_ln19_fu_291_p2_4
    );
\ram_reg_0_i_45__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_0_i_25(3),
      I1 => grp_pointwise_conv2d_fix_2_fu_550_output_r_address0(4),
      I2 => grp_up_sampling2d_fix16_fu_560_input_r_address0(5),
      I3 => Q(0),
      I4 => Q(1),
      I5 => MemBank_B_address012_out,
      O => add_ln19_fu_291_p2_5
    );
\ram_reg_0_i_49__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_0_i_25(2),
      I1 => grp_pointwise_conv2d_fix_2_fu_550_output_r_address0(3),
      I2 => grp_up_sampling2d_fix16_fu_560_input_r_address0(4),
      I3 => Q(0),
      I4 => Q(1),
      I5 => MemBank_B_address012_out,
      O => add_ln19_fu_291_p2_6
    );
\ram_reg_0_i_53__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_0_i_25(1),
      I1 => grp_pointwise_conv2d_fix_2_fu_550_output_r_address0(2),
      I2 => grp_up_sampling2d_fix16_fu_560_input_r_address0(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => MemBank_B_address012_out,
      O => add_ln19_fu_291_p2_7
    );
\ram_reg_0_i_57__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_0_i_25(0),
      I1 => grp_pointwise_conv2d_fix_2_fu_550_output_r_address0(1),
      I2 => grp_up_sampling2d_fix16_fu_560_input_r_address0(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => MemBank_B_address012_out,
      O => add_ln19_fu_291_p2_8
    );
\ram_reg_0_i_87__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000F000F000808"
    )
        port map (
      I0 => Q(1),
      I1 => grp_pointwise_conv2d_fix_2_fu_550_output_r_address0(8),
      I2 => Q(0),
      I3 => grp_up_sampling2d_fix16_fu_560_input_r_address0(11),
      I4 => Q(5),
      I5 => Q(3),
      O => \ap_CS_fsm_reg[23]\
    );
ram_reg_0_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => ram_reg_0_i_25(8),
      I1 => grp_pointwise_conv2d_fix_2_fu_550_output_r_address0(8),
      I2 => grp_up_sampling2d_fix16_fu_560_input_r_address0(10),
      I3 => Q(0),
      I4 => Q(1),
      I5 => MemBank_B_address012_out,
      O => add_ln19_fu_291_p2_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_MemBank_A is
  port (
    input_data_data_V_0_ack_out : out STD_LOGIC;
    MemBank_B_address01 : out STD_LOGIC;
    MemBank_B_address010_out : out STD_LOGIC;
    \ap_CS_fsm_reg[31]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[25]\ : out STD_LOGIC;
    MemBank_B_address012_out : out STD_LOGIC;
    \i_0_reg_410_reg[9]\ : out STD_LOGIC;
    \i_0_reg_410_reg[8]\ : out STD_LOGIC;
    \i_0_reg_410_reg[7]\ : out STD_LOGIC;
    i_0_reg_410_reg_6_sp_1 : out STD_LOGIC;
    i_0_reg_410_reg_5_sp_1 : out STD_LOGIC;
    i_0_reg_410_reg_4_sp_1 : out STD_LOGIC;
    i_0_reg_410_reg_3_sp_1 : out STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    q0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    input_r_address0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    i_0_reg_410_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_7 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_MemBank_A : entity is "network_MemBank_A";
end bd_0_hls_inst_0_network_MemBank_A;

architecture STRUCTURE of bd_0_hls_inst_0_network_MemBank_A is
  signal i_0_reg_410_reg_3_sn_1 : STD_LOGIC;
  signal i_0_reg_410_reg_4_sn_1 : STD_LOGIC;
  signal i_0_reg_410_reg_5_sn_1 : STD_LOGIC;
  signal i_0_reg_410_reg_6_sn_1 : STD_LOGIC;
begin
  i_0_reg_410_reg_3_sp_1 <= i_0_reg_410_reg_3_sn_1;
  i_0_reg_410_reg_4_sp_1 <= i_0_reg_410_reg_4_sn_1;
  i_0_reg_410_reg_5_sp_1 <= i_0_reg_410_reg_5_sn_1;
  i_0_reg_410_reg_6_sp_1 <= i_0_reg_410_reg_6_sn_1;
network_MemBank_A_ram_U: entity work.bd_0_hls_inst_0_network_MemBank_A_ram_19
     port map (
      ADDRARDADDR(13 downto 0) => ADDRARDADDR(13 downto 0),
      MemBank_B_address01 => MemBank_B_address01,
      MemBank_B_address010_out => MemBank_B_address010_out,
      MemBank_B_address012_out => MemBank_B_address012_out,
      Q(14 downto 0) => Q(14 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      \ap_CS_fsm_reg[25]\ => \ap_CS_fsm_reg[25]\,
      \ap_CS_fsm_reg[31]\ => \ap_CS_fsm_reg[31]\,
      \ap_CS_fsm_reg[7]\ => \ap_CS_fsm_reg[7]\,
      ap_clk => ap_clk,
      d0(15 downto 0) => d0(15 downto 0),
      i_0_reg_410_reg(6 downto 0) => i_0_reg_410_reg(6 downto 0),
      \i_0_reg_410_reg[7]\ => \i_0_reg_410_reg[7]\,
      \i_0_reg_410_reg[8]\ => \i_0_reg_410_reg[8]\,
      \i_0_reg_410_reg[9]\ => \i_0_reg_410_reg[9]\,
      i_0_reg_410_reg_3_sp_1 => i_0_reg_410_reg_3_sn_1,
      i_0_reg_410_reg_4_sp_1 => i_0_reg_410_reg_4_sn_1,
      i_0_reg_410_reg_5_sp_1 => i_0_reg_410_reg_5_sn_1,
      i_0_reg_410_reg_6_sp_1 => i_0_reg_410_reg_6_sn_1,
      input_data_data_V_0_ack_out => input_data_data_V_0_ack_out,
      input_r_address0(6 downto 0) => input_r_address0(6 downto 0),
      q0(15 downto 0) => q0(15 downto 0),
      ram_reg => ram_reg,
      ram_reg_0_0(6 downto 0) => ram_reg_0(6 downto 0),
      ram_reg_0_1 => ram_reg_0_0,
      ram_reg_7_0(1 downto 0) => ram_reg_7(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_MemBank_A_0 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    MemBank_B_address01101_out : out STD_LOGIC;
    MemBank_B_ce01 : out STD_LOGIC;
    \ap_CS_fsm_reg[15]\ : out STD_LOGIC;
    MemBank_B_address011_out : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_11\ : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_12\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_11\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_12\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_13\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_14\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[25]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    output_r_address0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_max_pooling2d_fix16_fu_509_input_r_address0 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ram_reg_0_i_23 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ram_reg_7 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_7_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_data_data_V_0_sel : in STD_LOGIC;
    ram_reg_7_i_5 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_0_i_21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_7_1 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_MemBank_A_0 : entity is "network_MemBank_A";
end bd_0_hls_inst_0_network_MemBank_A_0;

architecture STRUCTURE of bd_0_hls_inst_0_network_MemBank_A_0 is
begin
network_MemBank_A_ram_U: entity work.bd_0_hls_inst_0_network_MemBank_A_ram
     port map (
      ADDRARDADDR(13 downto 0) => ADDRARDADDR(13 downto 0),
      CO(0) => CO(0),
      MemBank_B_address01101_out => MemBank_B_address01101_out,
      MemBank_B_ce01 => MemBank_B_ce01,
      Q(15 downto 0) => Q(15 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      \ap_CS_fsm_reg[15]\ => \ap_CS_fsm_reg[15]\,
      \ap_CS_fsm_reg[15]_0\ => \ap_CS_fsm_reg[15]_0\,
      \ap_CS_fsm_reg[15]_1\ => \ap_CS_fsm_reg[15]_1\,
      \ap_CS_fsm_reg[15]_10\ => \ap_CS_fsm_reg[15]_10\,
      \ap_CS_fsm_reg[15]_11\ => \ap_CS_fsm_reg[15]_11\,
      \ap_CS_fsm_reg[15]_12\ => \ap_CS_fsm_reg[15]_12\,
      \ap_CS_fsm_reg[15]_2\ => \ap_CS_fsm_reg[15]_2\,
      \ap_CS_fsm_reg[15]_3\ => \ap_CS_fsm_reg[15]_3\,
      \ap_CS_fsm_reg[15]_4\ => \ap_CS_fsm_reg[15]_4\,
      \ap_CS_fsm_reg[15]_5\ => \ap_CS_fsm_reg[15]_5\,
      \ap_CS_fsm_reg[15]_6\ => \ap_CS_fsm_reg[15]_6\,
      \ap_CS_fsm_reg[15]_7\ => \ap_CS_fsm_reg[15]_7\,
      \ap_CS_fsm_reg[15]_8\ => \ap_CS_fsm_reg[15]_8\,
      \ap_CS_fsm_reg[15]_9\ => \ap_CS_fsm_reg[15]_9\,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]_0\,
      \ap_CS_fsm_reg[1]_1\ => \ap_CS_fsm_reg[1]_1\,
      \ap_CS_fsm_reg[1]_10\ => \ap_CS_fsm_reg[1]_10\,
      \ap_CS_fsm_reg[1]_11\ => \ap_CS_fsm_reg[1]_11\,
      \ap_CS_fsm_reg[1]_12\ => \ap_CS_fsm_reg[1]_12\,
      \ap_CS_fsm_reg[1]_13\ => \ap_CS_fsm_reg[1]_13\,
      \ap_CS_fsm_reg[1]_14\ => \ap_CS_fsm_reg[1]_14\,
      \ap_CS_fsm_reg[1]_2\ => \ap_CS_fsm_reg[1]_2\,
      \ap_CS_fsm_reg[1]_3\ => \ap_CS_fsm_reg[1]_3\,
      \ap_CS_fsm_reg[1]_4\ => \ap_CS_fsm_reg[1]_4\,
      \ap_CS_fsm_reg[1]_5\ => \ap_CS_fsm_reg[1]_5\,
      \ap_CS_fsm_reg[1]_6\ => \ap_CS_fsm_reg[1]_6\,
      \ap_CS_fsm_reg[1]_7\ => \ap_CS_fsm_reg[1]_7\,
      \ap_CS_fsm_reg[1]_8\ => \ap_CS_fsm_reg[1]_8\,
      \ap_CS_fsm_reg[1]_9\ => \ap_CS_fsm_reg[1]_9\,
      \ap_CS_fsm_reg[23]\ => \ap_CS_fsm_reg[23]\,
      \ap_CS_fsm_reg[25]\ => \ap_CS_fsm_reg[25]\,
      \ap_CS_fsm_reg[7]\ => \ap_CS_fsm_reg[7]\,
      \ap_CS_fsm_reg[9]\ => MemBank_B_address011_out,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      d0(15 downto 0) => d0(15 downto 0),
      grp_max_pooling2d_fix16_fu_509_input_r_address0(13 downto 0) => grp_max_pooling2d_fix16_fu_509_input_r_address0(13 downto 0),
      input_data_data_V_0_sel => input_data_data_V_0_sel,
      output_r_address0(11 downto 0) => output_r_address0(11 downto 0),
      q0(15 downto 0) => q0(15 downto 0),
      ram_reg_0_0(16 downto 0) => ram_reg_0(16 downto 0),
      ram_reg_0_1 => ram_reg_0_0,
      ram_reg_0_i_21(0) => ram_reg_0_i_21(0),
      ram_reg_0_i_23(12 downto 0) => ram_reg_0_i_23(12 downto 0),
      ram_reg_7_0(15 downto 0) => ram_reg_7(15 downto 0),
      ram_reg_7_1(15 downto 0) => ram_reg_7_0(15 downto 0),
      ram_reg_7_2(1 downto 0) => ram_reg_7_1(1 downto 0),
      ram_reg_7_i_5_0(15 downto 0) => ram_reg_7_i_5(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_MemBank_Out is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_block_pp1_stage0_subdone : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    icmp_ln145_reg_707 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    icmp_ln168_reg_726_pp1_iter1_reg : in STD_LOGIC;
    output_data_data_V_1_ack_in : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_MemBank_Out : entity is "network_MemBank_Out";
end bd_0_hls_inst_0_network_MemBank_Out;

architecture STRUCTURE of bd_0_hls_inst_0_network_MemBank_Out is
begin
network_MemBank_Out_ram_U: entity work.bd_0_hls_inst_0_network_MemBank_Out_ram
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      icmp_ln145_reg_707 => icmp_ln145_reg_707,
      icmp_ln168_reg_726_pp1_iter1_reg => icmp_ln168_reg_726_pp1_iter1_reg,
      output_data_data_V_1_ack_in => output_data_data_V_1_ack_in,
      q0(15 downto 0) => q0(15 downto 0),
      ram_reg_0(9 downto 0) => ram_reg(9 downto 0),
      ram_reg_1(9 downto 0) => ram_reg_0(9 downto 0),
      ram_reg_2 => ram_reg_1,
      ram_reg_3 => ram_reg_2,
      ram_reg_4 => ram_reg_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_SeparableConv2D_1_w_1 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    SeparableConv2D_1_w_1_ce0 : in STD_LOGIC;
    kernel_0_address0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_SeparableConv2D_1_w_1 : entity is "network_SeparableConv2D_1_w_1";
end bd_0_hls_inst_0_network_SeparableConv2D_1_w_1;

architecture STRUCTURE of bd_0_hls_inst_0_network_SeparableConv2D_1_w_1 is
begin
network_SeparableConv2D_1_w_1_rom_U: entity work.bd_0_hls_inst_0_network_SeparableConv2D_1_w_1_rom
     port map (
      DOADO(14 downto 0) => DOADO(14 downto 0),
      SeparableConv2D_1_w_1_ce0 => SeparableConv2D_1_w_1_ce0,
      ap_clk => ap_clk,
      kernel_0_address0(7 downto 0) => kernel_0_address0(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_SeparableConv2D_2_w_1 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    SeparableConv2D_2_w_1_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_SeparableConv2D_2_w_1 : entity is "network_SeparableConv2D_2_w_1";
end bd_0_hls_inst_0_network_SeparableConv2D_2_w_1;

architecture STRUCTURE of bd_0_hls_inst_0_network_SeparableConv2D_2_w_1 is
begin
network_SeparableConv2D_2_w_1_rom_U: entity work.bd_0_hls_inst_0_network_SeparableConv2D_2_w_1_rom
     port map (
      ADDRARDADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      DOADO(14 downto 0) => DOADO(14 downto 0),
      SeparableConv2D_2_w_1_ce0 => SeparableConv2D_2_w_1_ce0,
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_SeparableConv2D_3_w_1 is
  port (
    kernel_0_q0 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    SeparableConv2D_3_w_1_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_SeparableConv2D_3_w_1 : entity is "network_SeparableConv2D_3_w_1";
end bd_0_hls_inst_0_network_SeparableConv2D_3_w_1;

architecture STRUCTURE of bd_0_hls_inst_0_network_SeparableConv2D_3_w_1 is
begin
network_SeparableConv2D_3_w_1_rom_U: entity work.bd_0_hls_inst_0_network_SeparableConv2D_3_w_1_rom
     port map (
      ADDRARDADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      DOADO(14 downto 0) => DOADO(14 downto 0),
      Q(0) => Q(0),
      SeparableConv2D_3_w_1_ce0 => SeparableConv2D_3_w_1_ce0,
      ap_clk => ap_clk,
      kernel_0_q0(14 downto 0) => kernel_0_q0(14 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_SeparableConv2D_4_w_1 is
  port (
    kernel_0_q0 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    SeparableConv2D_4_w_1_ce0 : in STD_LOGIC;
    kernel_0_address0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_SeparableConv2D_4_w_1 : entity is "network_SeparableConv2D_4_w_1";
end bd_0_hls_inst_0_network_SeparableConv2D_4_w_1;

architecture STRUCTURE of bd_0_hls_inst_0_network_SeparableConv2D_4_w_1 is
begin
network_SeparableConv2D_4_w_1_rom_U: entity work.bd_0_hls_inst_0_network_SeparableConv2D_4_w_1_rom
     port map (
      DOADO(14 downto 0) => DOADO(14 downto 0),
      Q(0) => Q(0),
      SeparableConv2D_4_w_1_ce0 => SeparableConv2D_4_w_1_ce0,
      ap_clk => ap_clk,
      kernel_0_address0(7 downto 0) => kernel_0_address0(7 downto 0),
      kernel_0_q0(14 downto 0) => kernel_0_q0(14 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_15s_16s_30_1_1 is
  port (
    trunc_ln20_fu_283_p1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_7 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    p : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_15s_16s_30_1_1 : entity is "network_mul_mul_15s_16s_30_1_1";
end bd_0_hls_inst_0_network_mul_mul_15s_16s_30_1_1;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_15s_16s_30_1_1 is
begin
network_mul_mul_15s_16s_30_1_1_DSP48_0_U: entity work.bd_0_hls_inst_0_network_mul_mul_15s_16s_30_1_1_DSP48_0
     port map (
      DI(0) => DI(0),
      Q(3 downto 0) => Q(3 downto 0),
      ap_clk => ap_clk,
      p_0(3 downto 0) => p(3 downto 0),
      q0(15 downto 0) => q0(15 downto 0),
      ram_reg_7(12 downto 0) => ram_reg_7(12 downto 0),
      trunc_ln20_fu_283_p1(15 downto 0) => trunc_ln20_fu_283_p1(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_15s_16s_30_1_1_15 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    k_w_0_reg_145 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \buffer_1_reg_133_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    output_r_d0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_15s_16s_30_1_1_15 : entity is "network_mul_mul_15s_16s_30_1_1";
end bd_0_hls_inst_0_network_mul_mul_15s_16s_30_1_1_15;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_15s_16s_30_1_1_15 is
begin
network_mul_mul_15s_16s_30_1_1_DSP48_0_U: entity work.bd_0_hls_inst_0_network_mul_mul_15s_16s_30_1_1_DSP48_0_16
     port map (
      D(15 downto 0) => D(15 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      ap_clk => ap_clk,
      \buffer_1_reg_133_reg[3]\(1 downto 0) => \buffer_1_reg_133_reg[3]\(1 downto 0),
      k_w_0_reg_145(1 downto 0) => k_w_0_reg_145(1 downto 0),
      output_r_d0(15 downto 0) => output_r_d0(15 downto 0),
      p_0(3 downto 0) => p(3 downto 0),
      p_1(3 downto 0) => p_0(3 downto 0),
      p_2(3 downto 0) => p_1(3 downto 0),
      p_3(3 downto 0) => p_2(3 downto 0),
      q0(15 downto 0) => q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_15s_16s_30_1_1_9 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    buffer_0_reg_109_reg : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_15s_16s_30_1_1_9 : entity is "network_mul_mul_15s_16s_30_1_1";
end bd_0_hls_inst_0_network_mul_mul_15s_16s_30_1_1_9;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_15s_16s_30_1_1_9 is
begin
network_mul_mul_15s_16s_30_1_1_DSP48_0_U: entity work.bd_0_hls_inst_0_network_mul_mul_15s_16s_30_1_1_DSP48_0_10
     port map (
      O(3 downto 0) => O(3 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      ap_clk => ap_clk,
      buffer_0_reg_109_reg(15 downto 0) => buffer_0_reg_109_reg(15 downto 0),
      p_0(3 downto 0) => p(3 downto 0),
      p_1(3 downto 0) => p_0(3 downto 0),
      p_2(3 downto 0) => p_1(3 downto 0),
      p_3(3 downto 0) => p_2(3 downto 0),
      q0(15 downto 0) => q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[8]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 14 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    buffer_0_reg_158_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \buffer_0_reg_158_reg[15]\ : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1 : entity is "network_mul_mul_16s_15s_30_1_1";
end bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1 is
begin
network_mul_mul_16s_15s_30_1_1_DSP48_2_U: entity work.bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_DSP48_2
     port map (
      DOADO(14 downto 0) => DOADO(14 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      \ap_CS_fsm_reg[8]\(3 downto 0) => \ap_CS_fsm_reg[8]\(3 downto 0),
      \ap_CS_fsm_reg[8]_0\(3 downto 0) => \ap_CS_fsm_reg[8]_0\(3 downto 0),
      \ap_CS_fsm_reg[8]_1\(3 downto 0) => \ap_CS_fsm_reg[8]_1\(3 downto 0),
      ap_clk => ap_clk,
      buffer_0_reg_158_reg(15 downto 0) => buffer_0_reg_158_reg(15 downto 0),
      \buffer_0_reg_158_reg[15]\(13 downto 0) => \buffer_0_reg_158_reg[15]\(13 downto 0),
      q0(15 downto 0) => q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_11 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[8]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    buffer_0_reg_142_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \buffer_0_reg_142_reg[15]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    p : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_11 : entity is "network_mul_mul_16s_15s_30_1_1";
end bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_11;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_11 is
begin
network_mul_mul_16s_15s_30_1_1_DSP48_2_U: entity work.bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_DSP48_2_12
     port map (
      O(3 downto 0) => O(3 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      \ap_CS_fsm_reg[8]\(3 downto 0) => \ap_CS_fsm_reg[8]\(3 downto 0),
      \ap_CS_fsm_reg[8]_0\(3 downto 0) => \ap_CS_fsm_reg[8]_0\(3 downto 0),
      \ap_CS_fsm_reg[8]_1\(3 downto 0) => \ap_CS_fsm_reg[8]_1\(3 downto 0),
      ap_clk => ap_clk,
      buffer_0_reg_142_reg(15 downto 0) => buffer_0_reg_142_reg(15 downto 0),
      \buffer_0_reg_142_reg[15]\(10 downto 0) => \buffer_0_reg_142_reg[15]\(10 downto 0),
      p_0(2 downto 0) => p(2 downto 0),
      p_1(3 downto 0) => p_0(3 downto 0),
      q0(15 downto 0) => q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_13 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 14 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \buffer_0_reg_156_reg[15]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    buffer_0_reg_156_reg : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_13 : entity is "network_mul_mul_16s_15s_30_1_1";
end bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_13;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_13 is
begin
network_mul_mul_16s_15s_30_1_1_DSP48_2_U: entity work.bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_DSP48_2_14
     port map (
      DOADO(14 downto 0) => DOADO(14 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      ap_clk => ap_clk,
      buffer_0_reg_156_reg(15 downto 0) => buffer_0_reg_156_reg(15 downto 0),
      \buffer_0_reg_156_reg[15]\(12 downto 0) => \buffer_0_reg_156_reg[15]\(12 downto 0),
      p_0(3 downto 0) => p(3 downto 0),
      p_1(3 downto 0) => p_0(3 downto 0),
      p_2(3 downto 0) => p_1(3 downto 0),
      q0(15 downto 0) => q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    kernel_0_q0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    zext_ln28_3_fu_378_p1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    buffer_1_reg_215_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    output_r_d0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1 : entity is "network_mul_mul_16s_16s_30_1_1";
end bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1 is
begin
network_mul_mul_16s_16s_30_1_1_DSP48_1_U: entity work.bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_1
     port map (
      O(3 downto 0) => O(3 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      ap_clk => ap_clk,
      buffer_1_reg_215_reg(15 downto 0) => buffer_1_reg_215_reg(15 downto 0),
      kernel_0_q0(14 downto 0) => kernel_0_q0(14 downto 0),
      output_r_d0(15 downto 0) => output_r_d0(15 downto 0),
      p_0(3 downto 0) => p(3 downto 0),
      p_1(3 downto 0) => p_0(3 downto 0),
      p_2(3 downto 0) => p_1(3 downto 0),
      q0(15 downto 0) => q0(15 downto 0),
      zext_ln28_3_fu_378_p1(1 downto 0) => zext_ln28_3_fu_378_p1(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_17 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    kernel_0_q0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    buffer_1_reg_215_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    zext_ln28_12_fu_378_p1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_depthwise_conv2d_fix_1_fu_485_output_r_d0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_17 : entity is "network_mul_mul_16s_16s_30_1_1";
end bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_17;

architecture STRUCTURE of bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_17 is
begin
network_mul_mul_16s_16s_30_1_1_DSP48_1_U: entity work.bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_DSP48_1_18
     port map (
      O(3 downto 0) => O(3 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      ap_clk => ap_clk,
      buffer_1_reg_215_reg(15 downto 0) => buffer_1_reg_215_reg(15 downto 0),
      grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(15 downto 0) => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(15 downto 0),
      kernel_0_q0(14 downto 0) => kernel_0_q0(14 downto 0),
      p_0(3 downto 0) => p(3 downto 0),
      p_1(3 downto 0) => p_0(3 downto 0),
      p_2(3 downto 0) => p_1(3 downto 0),
      q0(15 downto 0) => q0(15 downto 0),
      zext_ln28_12_fu_378_p1(1 downto 0) => zext_ln28_12_fu_378_p1(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_sig_buffer_keep_V is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    sig_buffer_dest_V_ce0 : in STD_LOGIC;
    sig_buffer_dest_V_address0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    input_data_data_V_0_ack_out : in STD_LOGIC;
    input_data_keep_V_0_payload_B : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_keep_V_0_payload_A : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_keep_V_0_sel : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_sig_buffer_keep_V : entity is "network_sig_buffer_keep_V";
end bd_0_hls_inst_0_network_sig_buffer_keep_V;

architecture STRUCTURE of bd_0_hls_inst_0_network_sig_buffer_keep_V is
begin
network_sig_buffer_keep_V_ram_U: entity work.bd_0_hls_inst_0_network_sig_buffer_keep_V_ram_6
     port map (
      D(1 downto 0) => D(1 downto 0),
      ap_clk => ap_clk,
      input_data_data_V_0_ack_out => input_data_data_V_0_ack_out,
      input_data_keep_V_0_payload_A(1 downto 0) => input_data_keep_V_0_payload_A(1 downto 0),
      input_data_keep_V_0_payload_B(1 downto 0) => input_data_keep_V_0_payload_B(1 downto 0),
      input_data_keep_V_0_sel => input_data_keep_V_0_sel,
      sig_buffer_dest_V_address0(9 downto 0) => sig_buffer_dest_V_address0(9 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_sig_buffer_keep_V_3 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    sig_buffer_dest_V_ce0 : in STD_LOGIC;
    sig_buffer_dest_V_address0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    input_data_data_V_0_ack_out : in STD_LOGIC;
    input_data_strb_V_0_payload_B : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_strb_V_0_payload_A : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_strb_V_0_sel : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_sig_buffer_keep_V_3 : entity is "network_sig_buffer_keep_V";
end bd_0_hls_inst_0_network_sig_buffer_keep_V_3;

architecture STRUCTURE of bd_0_hls_inst_0_network_sig_buffer_keep_V_3 is
begin
network_sig_buffer_keep_V_ram_U: entity work.bd_0_hls_inst_0_network_sig_buffer_keep_V_ram
     port map (
      D(1 downto 0) => D(1 downto 0),
      ap_clk => ap_clk,
      input_data_data_V_0_ack_out => input_data_data_V_0_ack_out,
      input_data_strb_V_0_payload_A(1 downto 0) => input_data_strb_V_0_payload_A(1 downto 0),
      input_data_strb_V_0_payload_B(1 downto 0) => input_data_strb_V_0_payload_B(1 downto 0),
      input_data_strb_V_0_sel => input_data_strb_V_0_sel,
      sig_buffer_dest_V_address0(9 downto 0) => sig_buffer_dest_V_address0(9 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_sig_buffer_user_V is
  port (
    sig_buffer_dest_V_ce0 : out STD_LOGIC;
    sig_buffer_dest_V_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]\ : out STD_LOGIC;
    \q0_reg[0]_0\ : out STD_LOGIC;
    ap_enable_reg_pp1_iter0_reg : out STD_LOGIC;
    ap_enable_reg_pp1_iter0_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp1_iter0_reg_1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_block_pp1_stage0_subdone : in STD_LOGIC;
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_0_reg_410_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    input_data_dest_V_0_payload_B : in STD_LOGIC;
    input_data_dest_V_0_payload_A : in STD_LOGIC;
    input_data_dest_V_0_sel : in STD_LOGIC;
    output_data_dest_V_1_sel_wr : in STD_LOGIC;
    output_data_dest_V_1_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    \output_data_dest_V_1_payload_B_reg[0]\ : in STD_LOGIC;
    output_data_dest_V_1_payload_A : in STD_LOGIC;
    output_data_dest_V_1_payload_B : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    input_data_data_V_0_ack_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0[0]_i_2__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_sig_buffer_user_V : entity is "network_sig_buffer_user_V";
end bd_0_hls_inst_0_network_sig_buffer_user_V;

architecture STRUCTURE of bd_0_hls_inst_0_network_sig_buffer_user_V is
begin
network_sig_buffer_user_V_ram_U: entity work.bd_0_hls_inst_0_network_sig_buffer_user_V_ram_8
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter0_reg => ap_enable_reg_pp1_iter0_reg,
      ap_enable_reg_pp1_iter0_reg_0 => ap_enable_reg_pp1_iter0_reg_0,
      ap_enable_reg_pp1_iter0_reg_1 => ap_enable_reg_pp1_iter0_reg_1,
      i_0_reg_410_reg(5 downto 0) => i_0_reg_410_reg(5 downto 0),
      \i_2_reg_432_reg[8]\ => sig_buffer_dest_V_address0(4),
      \i_2_reg_432_reg[9]\(0) => sig_buffer_dest_V_address0(5),
      input_data_data_V_0_ack_out => input_data_data_V_0_ack_out,
      input_data_dest_V_0_payload_A => input_data_dest_V_0_payload_A,
      input_data_dest_V_0_payload_B => input_data_dest_V_0_payload_B,
      input_data_dest_V_0_sel => input_data_dest_V_0_sel,
      output_data_dest_V_1_payload_A => output_data_dest_V_1_payload_A,
      output_data_dest_V_1_payload_B => output_data_dest_V_1_payload_B,
      \output_data_dest_V_1_payload_B_reg[0]\ => \output_data_dest_V_1_payload_B_reg[0]\,
      output_data_dest_V_1_sel_wr => output_data_dest_V_1_sel_wr,
      output_data_dest_V_1_state(0) => output_data_dest_V_1_state(0),
      \q0[0]_i_2__0_0\ => \q0[0]_i_2__0\,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[0]_3\(3 downto 0) => \q0_reg[0]_2\(3 downto 0),
      ram_reg(5 downto 0) => ram_reg(5 downto 0),
      sig_buffer_dest_V_address0(3 downto 0) => sig_buffer_dest_V_address0(3 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_sig_buffer_user_V_1 is
  port (
    \q0_reg[0]\ : out STD_LOGIC;
    \q0_reg[0]_0\ : out STD_LOGIC;
    input_data_id_V_0_payload_B : in STD_LOGIC;
    input_data_id_V_0_payload_A : in STD_LOGIC;
    input_data_id_V_0_sel : in STD_LOGIC;
    output_data_id_V_1_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_id_V_1_sel_wr : in STD_LOGIC;
    output_data_id_V_1_payload_A : in STD_LOGIC;
    output_data_id_V_1_payload_B : in STD_LOGIC;
    sig_buffer_dest_V_address0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0[0]_i_2__1\ : in STD_LOGIC;
    sig_buffer_dest_V_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_sig_buffer_user_V_1 : entity is "network_sig_buffer_user_V";
end bd_0_hls_inst_0_network_sig_buffer_user_V_1;

architecture STRUCTURE of bd_0_hls_inst_0_network_sig_buffer_user_V_1 is
begin
network_sig_buffer_user_V_ram_U: entity work.bd_0_hls_inst_0_network_sig_buffer_user_V_ram_7
     port map (
      ap_clk => ap_clk,
      input_data_id_V_0_payload_A => input_data_id_V_0_payload_A,
      input_data_id_V_0_payload_B => input_data_id_V_0_payload_B,
      input_data_id_V_0_sel => input_data_id_V_0_sel,
      output_data_id_V_1_payload_A => output_data_id_V_1_payload_A,
      output_data_id_V_1_payload_B => output_data_id_V_1_payload_B,
      output_data_id_V_1_sel_wr => output_data_id_V_1_sel_wr,
      output_data_id_V_1_state(1 downto 0) => output_data_id_V_1_state(1 downto 0),
      \q0[0]_i_2__1_0\ => \q0[0]_i_2__1\,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[0]_3\ => \q0_reg[0]_2\,
      \q0_reg[0]_4\ => \q0_reg[0]_3\,
      sig_buffer_dest_V_address0(9 downto 0) => sig_buffer_dest_V_address0(9 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_sig_buffer_user_V_2 is
  port (
    sig_buffer_dest_V_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    input_data_last_V_tm_fu_638_p1 : out STD_LOGIC;
    \q0_reg[0]\ : out STD_LOGIC;
    \q0_reg[0]_0\ : out STD_LOGIC;
    ap_enable_reg_pp1_iter0_reg : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    i_0_reg_410_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_data_last_V_0_payload_B : in STD_LOGIC;
    input_data_last_V_0_payload_A : in STD_LOGIC;
    input_data_last_V_0_sel : in STD_LOGIC;
    output_data_last_V_1_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_last_V_1_sel_wr : in STD_LOGIC;
    output_data_last_V_1_payload_A : in STD_LOGIC;
    output_data_last_V_1_payload_B : in STD_LOGIC;
    input_data_data_V_0_ack_out : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    sig_buffer_dest_V_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_sig_buffer_user_V_2 : entity is "network_sig_buffer_user_V";
end bd_0_hls_inst_0_network_sig_buffer_user_V_2;

architecture STRUCTURE of bd_0_hls_inst_0_network_sig_buffer_user_V_2 is
begin
network_sig_buffer_user_V_ram_U: entity work.bd_0_hls_inst_0_network_sig_buffer_user_V_ram_5
     port map (
      Q(4 downto 0) => Q(4 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter0_reg => ap_enable_reg_pp1_iter0_reg,
      i_0_reg_410_reg(4 downto 0) => i_0_reg_410_reg(4 downto 0),
      input_data_data_V_0_ack_out => input_data_data_V_0_ack_out,
      input_data_last_V_0_payload_A => input_data_last_V_0_payload_A,
      input_data_last_V_0_payload_B => input_data_last_V_0_payload_B,
      input_data_last_V_0_sel => input_data_last_V_0_sel,
      input_data_last_V_tm_fu_638_p1(0) => input_data_last_V_tm_fu_638_p1,
      output_data_last_V_1_payload_A => output_data_last_V_1_payload_A,
      output_data_last_V_1_payload_B => output_data_last_V_1_payload_B,
      output_data_last_V_1_sel_wr => output_data_last_V_1_sel_wr,
      output_data_last_V_1_state(1 downto 0) => output_data_last_V_1_state(1 downto 0),
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\(5 downto 0) => \q0_reg[0]_1\(5 downto 0),
      \q0_reg[0]_3\ => \q0_reg[0]_2\,
      \q0_reg[0]_4\ => \q0_reg[0]_3\,
      \q0_reg[0]_5\ => \q0_reg[0]_4\,
      ram_reg(0) => ram_reg(0),
      sig_buffer_dest_V_address0(3 downto 0) => sig_buffer_dest_V_address0(3 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network_sig_buffer_user_V_4 is
  port (
    \q0_reg[0]\ : out STD_LOGIC;
    \q0_reg[0]_0\ : out STD_LOGIC;
    input_data_user_V_0_payload_B : in STD_LOGIC;
    input_data_user_V_0_payload_A : in STD_LOGIC;
    input_data_user_V_0_sel : in STD_LOGIC;
    output_data_user_V_1_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_user_V_1_sel_wr : in STD_LOGIC;
    output_data_user_V_1_payload_A : in STD_LOGIC;
    output_data_user_V_1_payload_B : in STD_LOGIC;
    sig_buffer_dest_V_address0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0[0]_i_2\ : in STD_LOGIC;
    sig_buffer_dest_V_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network_sig_buffer_user_V_4 : entity is "network_sig_buffer_user_V";
end bd_0_hls_inst_0_network_sig_buffer_user_V_4;

architecture STRUCTURE of bd_0_hls_inst_0_network_sig_buffer_user_V_4 is
begin
network_sig_buffer_user_V_ram_U: entity work.bd_0_hls_inst_0_network_sig_buffer_user_V_ram
     port map (
      ap_clk => ap_clk,
      input_data_user_V_0_payload_A => input_data_user_V_0_payload_A,
      input_data_user_V_0_payload_B => input_data_user_V_0_payload_B,
      input_data_user_V_0_sel => input_data_user_V_0_sel,
      output_data_user_V_1_payload_A => output_data_user_V_1_payload_A,
      output_data_user_V_1_payload_B => output_data_user_V_1_payload_B,
      output_data_user_V_1_sel_wr => output_data_user_V_1_sel_wr,
      output_data_user_V_1_state(1 downto 0) => output_data_user_V_1_state(1 downto 0),
      \q0[0]_i_2_0\ => \q0[0]_i_2\,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[0]_3\ => \q0_reg[0]_2\,
      \q0_reg[0]_4\ => \q0_reg[0]_3\,
      sig_buffer_dest_V_address0(9 downto 0) => sig_buffer_dest_V_address0(9 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_pointwise_conv2d_fix_1_SeparableConv2D_1_b_s is
  port (
    \q0_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_pointwise_conv2d_fix_1_SeparableConv2D_1_b_s : entity is "pointwise_conv2d_fix_1_SeparableConv2D_1_b_s";
end bd_0_hls_inst_0_pointwise_conv2d_fix_1_SeparableConv2D_1_b_s;

architecture STRUCTURE of bd_0_hls_inst_0_pointwise_conv2d_fix_1_SeparableConv2D_1_b_s is
begin
pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom_U: entity work.bd_0_hls_inst_0_pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom
     port map (
      Q(2 downto 0) => Q(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(0) => \q0_reg[0]\(0),
      \q0_reg[12]_0\(12 downto 0) => \q0_reg[12]\(12 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_pointwise_conv2d_fix_1_SeparableConv2D_1_w_s is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q0_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_pointwise_conv2d_fix_1_SeparableConv2D_1_w_s : entity is "pointwise_conv2d_fix_1_SeparableConv2D_1_w_s";
end bd_0_hls_inst_0_pointwise_conv2d_fix_1_SeparableConv2D_1_w_s;

architecture STRUCTURE of bd_0_hls_inst_0_pointwise_conv2d_fix_1_SeparableConv2D_1_w_s is
begin
pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U: entity work.bd_0_hls_inst_0_pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom
     port map (
      DOADO(14 downto 0) => DOADO(14 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      q0_reg_0(4 downto 0) => q0_reg(4 downto 0),
      q0_reg_1(2 downto 0) => q0_reg_0(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_pointwise_conv2d_fix_2_SeparableConv2D_2_b_s is
  port (
    \q0_reg[12]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_pointwise_conv2d_fix_2_SeparableConv2D_2_b_s : entity is "pointwise_conv2d_fix_2_SeparableConv2D_2_b_s";
end bd_0_hls_inst_0_pointwise_conv2d_fix_2_SeparableConv2D_2_b_s;

architecture STRUCTURE of bd_0_hls_inst_0_pointwise_conv2d_fix_2_SeparableConv2D_2_b_s is
begin
pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom_U: entity work.bd_0_hls_inst_0_pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom
     port map (
      Q(2 downto 0) => Q(2 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(0) => \q0_reg[0]\(0),
      \q0_reg[12]_0\(10 downto 0) => \q0_reg[12]\(10 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_pointwise_conv2d_fix_3_SeparableConv2D_3_b_s is
  port (
    \q0_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_pointwise_conv2d_fix_3_SeparableConv2D_3_b_s : entity is "pointwise_conv2d_fix_3_SeparableConv2D_3_b_s";
end bd_0_hls_inst_0_pointwise_conv2d_fix_3_SeparableConv2D_3_b_s;

architecture STRUCTURE of bd_0_hls_inst_0_pointwise_conv2d_fix_3_SeparableConv2D_3_b_s is
begin
pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom_U: entity work.bd_0_hls_inst_0_pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom
     port map (
      Q(3 downto 0) => Q(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(0) => \q0_reg[0]\(0),
      \q0_reg[13]_0\(13 downto 0) => \q0_reg[13]\(13 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_pointwise_conv2d_fix_3_SeparableConv2D_3_w_s is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    output_r_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q0_reg : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_pointwise_conv2d_fix_3_SeparableConv2D_3_w_s : entity is "pointwise_conv2d_fix_3_SeparableConv2D_3_w_s";
end bd_0_hls_inst_0_pointwise_conv2d_fix_3_SeparableConv2D_3_w_s;

architecture STRUCTURE of bd_0_hls_inst_0_pointwise_conv2d_fix_3_SeparableConv2D_3_w_s is
begin
pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U: entity work.bd_0_hls_inst_0_pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom
     port map (
      DOADO(14 downto 0) => DOADO(14 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      ap_clk => ap_clk,
      output_r_ce0 => output_r_ce0,
      q0_reg_0(3 downto 0) => q0_reg(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_pointwise_conv2d_fix_SeparableConv2D_0_b_s is
  port (
    \q0_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_pointwise_conv2d_fix_SeparableConv2D_0_b_s : entity is "pointwise_conv2d_fix_SeparableConv2D_0_b_s";
end bd_0_hls_inst_0_pointwise_conv2d_fix_SeparableConv2D_0_b_s;

architecture STRUCTURE of bd_0_hls_inst_0_pointwise_conv2d_fix_SeparableConv2D_0_b_s is
begin
pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom_U: entity work.bd_0_hls_inst_0_pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom
     port map (
      Q(3 downto 0) => Q(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(0) => \q0_reg[0]\(0),
      \q0_reg[12]_0\(12 downto 0) => \q0_reg[12]\(12 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_depthwise_conv2d_fix is
  port (
    add_ln19_1_reg_398_reg : out STD_LOGIC;
    add_ln19_fu_291_p2 : out STD_LOGIC;
    \tmp1_reg_417_reg[9]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    add_ln19_1_reg_398_reg_0 : out STD_LOGIC;
    add_ln19_1_reg_398_reg_1 : out STD_LOGIC;
    add_ln19_1_reg_398_reg_2 : out STD_LOGIC;
    add_ln19_1_reg_398_reg_3 : out STD_LOGIC;
    add_ln19_1_reg_398_reg_4 : out STD_LOGIC;
    add_ln19_1_reg_398_reg_5 : out STD_LOGIC;
    add_ln19_1_reg_398_reg_6 : out STD_LOGIC;
    add_ln19_1_reg_398_reg_7 : out STD_LOGIC;
    add_ln19_1_reg_398_reg_8 : out STD_LOGIC;
    add_ln19_1_reg_398_reg_9 : out STD_LOGIC;
    add_ln19_1_reg_398_reg_10 : out STD_LOGIC;
    \zext_ln24_reg_399_reg[1]_0\ : out STD_LOGIC;
    \zext_ln24_reg_399_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_1\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_r_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    input_r_address0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    output_r_address0 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    MemBank_B_address012_out : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_depthwise_conv2d_fix_fu_581_ap_start_reg : in STD_LOGIC;
    ram_reg_0_1 : in STD_LOGIC;
    \ram_reg_0_i_19__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_i_19__0_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_depthwise_conv2d_fix : entity is "depthwise_conv2d_fix";
end bd_0_hls_inst_0_depthwise_conv2d_fix;

architecture STRUCTURE of bd_0_hls_inst_0_depthwise_conv2d_fix is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[1]_i_2__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal buffer_0_reg_109 : STD_LOGIC;
  signal buffer_0_reg_1090 : STD_LOGIC;
  signal buffer_1_reg_1331 : STD_LOGIC;
  signal buffer_1_reg_133_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_depthwise_conv2d_fix_fu_581_ap_done : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_581_ap_ready : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_581_input_r_address0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_depthwise_conv2d_fix_fu_581_input_r_ce0 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_581_output_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_depthwise_conv2d_fix_fu_581_output_r_ce0 : STD_LOGIC;
  signal icmp_ln21_fu_198_p2 : STD_LOGIC;
  signal k_h_fu_220_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal k_h_reg_407 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \k_h_reg_407[0]_i_1_n_5\ : STD_LOGIC;
  signal \k_h_reg_407[1]_i_1_n_5\ : STD_LOGIC;
  signal k_w_0_reg_145 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \k_w_0_reg_145[0]_i_1_n_5\ : STD_LOGIC;
  signal \k_w_0_reg_145[1]_i_1_n_5\ : STD_LOGIC;
  signal k_w_reg_425 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \k_w_reg_425[0]_i_1_n_5\ : STD_LOGIC;
  signal \k_w_reg_425[1]_i_1_n_5\ : STD_LOGIC;
  signal network_mul_mul_15s_16s_30_1_1_U6_n_10 : STD_LOGIC;
  signal network_mul_mul_15s_16s_30_1_1_U6_n_11 : STD_LOGIC;
  signal network_mul_mul_15s_16s_30_1_1_U6_n_12 : STD_LOGIC;
  signal network_mul_mul_15s_16s_30_1_1_U6_n_13 : STD_LOGIC;
  signal network_mul_mul_15s_16s_30_1_1_U6_n_14 : STD_LOGIC;
  signal network_mul_mul_15s_16s_30_1_1_U6_n_15 : STD_LOGIC;
  signal network_mul_mul_15s_16s_30_1_1_U6_n_16 : STD_LOGIC;
  signal network_mul_mul_15s_16s_30_1_1_U6_n_17 : STD_LOGIC;
  signal network_mul_mul_15s_16s_30_1_1_U6_n_18 : STD_LOGIC;
  signal network_mul_mul_15s_16s_30_1_1_U6_n_19 : STD_LOGIC;
  signal network_mul_mul_15s_16s_30_1_1_U6_n_20 : STD_LOGIC;
  signal network_mul_mul_15s_16s_30_1_1_U6_n_5 : STD_LOGIC;
  signal network_mul_mul_15s_16s_30_1_1_U6_n_6 : STD_LOGIC;
  signal network_mul_mul_15s_16s_30_1_1_U6_n_7 : STD_LOGIC;
  signal network_mul_mul_15s_16s_30_1_1_U6_n_8 : STD_LOGIC;
  signal network_mul_mul_15s_16s_30_1_1_U6_n_9 : STD_LOGIC;
  signal out_h_0_reg_85 : STD_LOGIC;
  signal out_h_fu_162_p2 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal out_h_reg_381 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \out_h_reg_381[0]_i_1_n_5\ : STD_LOGIC;
  signal out_w_0_reg_97 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_w_0_reg_970 : STD_LOGIC;
  signal out_w_fu_204_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_w_reg_394 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^output_r_d0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal p_shl8_cast_fu_176_p1 : STD_LOGIC_VECTOR ( 9 downto 5 );
  signal ram_reg_0_i_102_n_5 : STD_LOGIC;
  signal ram_reg_0_i_102_n_6 : STD_LOGIC;
  signal ram_reg_0_i_102_n_7 : STD_LOGIC;
  signal ram_reg_0_i_102_n_8 : STD_LOGIC;
  signal ram_reg_0_i_109_n_5 : STD_LOGIC;
  signal ram_reg_0_i_109_n_6 : STD_LOGIC;
  signal ram_reg_0_i_109_n_7 : STD_LOGIC;
  signal ram_reg_0_i_109_n_8 : STD_LOGIC;
  signal ram_reg_0_i_145_n_5 : STD_LOGIC;
  signal ram_reg_0_i_146_n_5 : STD_LOGIC;
  signal ram_reg_0_i_147_n_5 : STD_LOGIC;
  signal ram_reg_0_i_183_n_5 : STD_LOGIC;
  signal ram_reg_0_i_184_n_5 : STD_LOGIC;
  signal ram_reg_0_i_185_n_5 : STD_LOGIC;
  signal ram_reg_0_i_186_n_5 : STD_LOGIC;
  signal ram_reg_0_i_226_n_5 : STD_LOGIC;
  signal ram_reg_0_i_81_n_8 : STD_LOGIC;
  signal ram_reg_0_i_90_n_6 : STD_LOGIC;
  signal ram_reg_0_i_90_n_7 : STD_LOGIC;
  signal ram_reg_0_i_90_n_8 : STD_LOGIC;
  signal \ram_reg_0_i_98__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_98__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_i_98__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_i_98__0_n_8\ : STD_LOGIC;
  signal sub_ln28_fu_242_p2 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal sub_ln28_reg_412 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tmp1_reg_417 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \tmp1_reg_417[6]_i_3_n_5\ : STD_LOGIC;
  signal \tmp1_reg_417[6]_i_4_n_5\ : STD_LOGIC;
  signal \tmp1_reg_417[7]_i_2_n_5\ : STD_LOGIC;
  signal \tmp1_reg_417[9]_i_4_n_5\ : STD_LOGIC;
  signal tmp3_fu_192_p2 : STD_LOGIC_VECTOR ( 9 downto 3 );
  signal tmp3_reg_386 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal tmp_fu_248_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tmp_fu_248_p2__0\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal zext_ln24_reg_399 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal zext_ln28_3_fu_238_p1 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_i_102_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_i_109_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_i_81_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_i_81_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__3\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__4\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__3\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1__5\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1__6\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1__5\ : label is "soft_lutpair55";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute SOFT_HLUTNM of grp_depthwise_conv2d_fix_fu_581_ap_start_reg_i_1 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \k_h_0_reg_122[1]_i_3\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \k_h_reg_407[0]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \k_h_reg_407[1]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \k_w_reg_425[0]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \k_w_reg_425[1]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \out_h_reg_381[1]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \out_h_reg_381[2]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \out_h_reg_381[3]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \out_h_reg_381[4]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \out_w_reg_394[1]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \out_w_reg_394[2]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \out_w_reg_394[3]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \out_w_reg_394[4]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \ram_reg_0_i_119__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of ram_reg_0_i_226 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of ram_reg_0_i_65 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \sub_ln28_reg_412[1]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \sub_ln28_reg_412[3]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \tmp1_reg_417[1]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \tmp1_reg_417[2]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \tmp1_reg_417[3]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \tmp1_reg_417[5]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \tmp1_reg_417[6]_i_4\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \tmp1_reg_417[9]_i_3\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \tmp1_reg_417[9]_i_4\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \tmp3_reg_386[4]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \tmp3_reg_386[5]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \tmp3_reg_386[6]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \tmp3_reg_386[7]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \tmp3_reg_386[8]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \tmp3_reg_386[9]_i_1\ : label is "soft_lutpair59";
begin
  E(0) <= \^e\(0);
  output_r_d0(15 downto 0) <= \^output_r_d0\(15 downto 0);
\ap_CS_fsm[0]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_581_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_depthwise_conv2d_fix_fu_581_ap_ready,
      O => grp_depthwise_conv2d_fix_fu_581_ap_done
    );
\ap_CS_fsm[0]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => p_shl8_cast_fu_176_p1(5),
      I1 => p_shl8_cast_fu_176_p1(6),
      I2 => p_shl8_cast_fu_176_p1(9),
      I3 => p_shl8_cast_fu_176_p1(8),
      I4 => p_shl8_cast_fu_176_p1(7),
      I5 => ap_CS_fsm_state2,
      O => grp_depthwise_conv2d_fix_fu_581_ap_ready
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_581_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => \ap_CS_fsm[1]_i_2__0_n_5\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FFFFFFFFFF"
    )
        port map (
      I0 => out_w_0_reg_97(3),
      I1 => out_w_0_reg_97(4),
      I2 => out_w_0_reg_97(1),
      I3 => out_w_0_reg_97(2),
      I4 => out_w_0_reg_97(0),
      I5 => ap_CS_fsm_state3,
      O => \ap_CS_fsm[1]_i_2__0_n_5\
    );
\ap_CS_fsm[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => zext_ln28_3_fu_238_p1(2),
      I1 => zext_ln28_3_fu_238_p1(3),
      I2 => grp_depthwise_conv2d_fix_fu_581_output_r_ce0,
      I3 => out_w_0_reg_970,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_581_input_r_ce0,
      I1 => k_w_0_reg_145(1),
      I2 => k_w_0_reg_145(0),
      I3 => buffer_0_reg_1090,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2A"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_581_output_r_ce0,
      I1 => zext_ln28_3_fu_238_p1(2),
      I2 => zext_ln28_3_fu_238_p1(3),
      I3 => ap_CS_fsm_state8,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => k_w_0_reg_145(0),
      I1 => k_w_0_reg_145(1),
      I2 => grp_depthwise_conv2d_fix_fu_581_input_r_ce0,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[5]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEAAAE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => grp_depthwise_conv2d_fix_fu_581_ap_ready,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      I4 => grp_depthwise_conv2d_fix_fu_581_ap_start_reg,
      O => D(0)
    );
\ap_CS_fsm[6]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_581_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_depthwise_conv2d_fix_fu_581_ap_ready,
      I3 => Q(1),
      O => D(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_depthwise_conv2d_fix_fu_581_ap_done,
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => grp_depthwise_conv2d_fix_fu_581_output_r_ce0,
      R => SR(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => grp_depthwise_conv2d_fix_fu_581_input_r_ce0,
      R => SR(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => SR(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state6,
      Q => ap_CS_fsm_state7,
      R => SR(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state7,
      Q => ap_CS_fsm_state8,
      R => SR(0)
    );
\buffer_0_reg_109_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => buffer_1_reg_133_reg(0),
      Q => \^output_r_d0\(0),
      R => buffer_0_reg_109
    );
\buffer_0_reg_109_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => buffer_1_reg_133_reg(10),
      Q => \^output_r_d0\(10),
      R => buffer_0_reg_109
    );
\buffer_0_reg_109_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => buffer_1_reg_133_reg(11),
      Q => \^output_r_d0\(11),
      R => buffer_0_reg_109
    );
\buffer_0_reg_109_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => buffer_1_reg_133_reg(12),
      Q => \^output_r_d0\(12),
      R => buffer_0_reg_109
    );
\buffer_0_reg_109_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => buffer_1_reg_133_reg(13),
      Q => \^output_r_d0\(13),
      R => buffer_0_reg_109
    );
\buffer_0_reg_109_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => buffer_1_reg_133_reg(14),
      Q => \^output_r_d0\(14),
      R => buffer_0_reg_109
    );
\buffer_0_reg_109_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => buffer_1_reg_133_reg(15),
      Q => \^output_r_d0\(15),
      R => buffer_0_reg_109
    );
\buffer_0_reg_109_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => buffer_1_reg_133_reg(1),
      Q => \^output_r_d0\(1),
      R => buffer_0_reg_109
    );
\buffer_0_reg_109_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => buffer_1_reg_133_reg(2),
      Q => \^output_r_d0\(2),
      R => buffer_0_reg_109
    );
\buffer_0_reg_109_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => buffer_1_reg_133_reg(3),
      Q => \^output_r_d0\(3),
      R => buffer_0_reg_109
    );
\buffer_0_reg_109_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => buffer_1_reg_133_reg(4),
      Q => \^output_r_d0\(4),
      R => buffer_0_reg_109
    );
\buffer_0_reg_109_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => buffer_1_reg_133_reg(5),
      Q => \^output_r_d0\(5),
      R => buffer_0_reg_109
    );
\buffer_0_reg_109_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => buffer_1_reg_133_reg(6),
      Q => \^output_r_d0\(6),
      R => buffer_0_reg_109
    );
\buffer_0_reg_109_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => buffer_1_reg_133_reg(7),
      Q => \^output_r_d0\(7),
      R => buffer_0_reg_109
    );
\buffer_0_reg_109_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => buffer_1_reg_133_reg(8),
      Q => \^output_r_d0\(8),
      R => buffer_0_reg_109
    );
\buffer_0_reg_109_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => buffer_1_reg_133_reg(9),
      Q => \^output_r_d0\(9),
      R => buffer_0_reg_109
    );
\buffer_1_reg_133_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => network_mul_mul_15s_16s_30_1_1_U6_n_8,
      Q => buffer_1_reg_133_reg(0),
      R => '0'
    );
\buffer_1_reg_133_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => network_mul_mul_15s_16s_30_1_1_U6_n_14,
      Q => buffer_1_reg_133_reg(10),
      R => '0'
    );
\buffer_1_reg_133_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => network_mul_mul_15s_16s_30_1_1_U6_n_13,
      Q => buffer_1_reg_133_reg(11),
      R => '0'
    );
\buffer_1_reg_133_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => network_mul_mul_15s_16s_30_1_1_U6_n_20,
      Q => buffer_1_reg_133_reg(12),
      R => '0'
    );
\buffer_1_reg_133_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => network_mul_mul_15s_16s_30_1_1_U6_n_19,
      Q => buffer_1_reg_133_reg(13),
      R => '0'
    );
\buffer_1_reg_133_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => network_mul_mul_15s_16s_30_1_1_U6_n_18,
      Q => buffer_1_reg_133_reg(14),
      R => '0'
    );
\buffer_1_reg_133_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => network_mul_mul_15s_16s_30_1_1_U6_n_17,
      Q => buffer_1_reg_133_reg(15),
      R => '0'
    );
\buffer_1_reg_133_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => network_mul_mul_15s_16s_30_1_1_U6_n_7,
      Q => buffer_1_reg_133_reg(1),
      R => '0'
    );
\buffer_1_reg_133_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => network_mul_mul_15s_16s_30_1_1_U6_n_6,
      Q => buffer_1_reg_133_reg(2),
      R => '0'
    );
\buffer_1_reg_133_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => network_mul_mul_15s_16s_30_1_1_U6_n_5,
      Q => buffer_1_reg_133_reg(3),
      R => '0'
    );
\buffer_1_reg_133_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => network_mul_mul_15s_16s_30_1_1_U6_n_12,
      Q => buffer_1_reg_133_reg(4),
      R => '0'
    );
\buffer_1_reg_133_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => network_mul_mul_15s_16s_30_1_1_U6_n_11,
      Q => buffer_1_reg_133_reg(5),
      R => '0'
    );
\buffer_1_reg_133_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => network_mul_mul_15s_16s_30_1_1_U6_n_10,
      Q => buffer_1_reg_133_reg(6),
      R => '0'
    );
\buffer_1_reg_133_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => network_mul_mul_15s_16s_30_1_1_U6_n_9,
      Q => buffer_1_reg_133_reg(7),
      R => '0'
    );
\buffer_1_reg_133_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => network_mul_mul_15s_16s_30_1_1_U6_n_16,
      Q => buffer_1_reg_133_reg(8),
      R => '0'
    );
\buffer_1_reg_133_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(4),
      D => network_mul_mul_15s_16s_30_1_1_U6_n_15,
      Q => buffer_1_reg_133_reg(9),
      R => '0'
    );
grp_depthwise_conv2d_fix_fu_581_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_581_ap_ready,
      I1 => Q(0),
      I2 => grp_depthwise_conv2d_fix_fu_581_ap_start_reg,
      O => \ap_CS_fsm_reg[4]_1\
    );
\k_h_0_reg_122[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F00"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_581_input_r_ce0,
      I1 => k_w_0_reg_145(1),
      I2 => k_w_0_reg_145(0),
      I3 => ap_CS_fsm_state3,
      I4 => icmp_ln21_fu_198_p2,
      O => buffer_0_reg_109
    );
\k_h_0_reg_122[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_581_input_r_ce0,
      I1 => k_w_0_reg_145(1),
      I2 => k_w_0_reg_145(0),
      O => ap_NS_fsm1
    );
\k_h_0_reg_122[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => out_w_0_reg_97(0),
      I1 => out_w_0_reg_97(2),
      I2 => out_w_0_reg_97(1),
      I3 => out_w_0_reg_97(4),
      I4 => out_w_0_reg_97(3),
      O => icmp_ln21_fu_198_p2
    );
\k_h_0_reg_122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => k_h_reg_407(0),
      Q => zext_ln28_3_fu_238_p1(2),
      R => buffer_0_reg_109
    );
\k_h_0_reg_122_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => k_h_reg_407(1),
      Q => zext_ln28_3_fu_238_p1(3),
      R => buffer_0_reg_109
    );
\k_h_reg_407[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => zext_ln28_3_fu_238_p1(2),
      I1 => grp_depthwise_conv2d_fix_fu_581_output_r_ce0,
      I2 => k_h_reg_407(0),
      O => \k_h_reg_407[0]_i_1_n_5\
    );
\k_h_reg_407[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => zext_ln28_3_fu_238_p1(2),
      I1 => zext_ln28_3_fu_238_p1(3),
      I2 => grp_depthwise_conv2d_fix_fu_581_output_r_ce0,
      I3 => k_h_reg_407(1),
      O => \k_h_reg_407[1]_i_1_n_5\
    );
\k_h_reg_407_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_h_reg_407[0]_i_1_n_5\,
      Q => k_h_reg_407(0),
      R => '0'
    );
\k_h_reg_407_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_h_reg_407[1]_i_1_n_5\,
      Q => k_h_reg_407(1),
      R => '0'
    );
\k_w_0_reg_145[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E200E200E200E2"
    )
        port map (
      I0 => k_w_0_reg_145(0),
      I1 => ap_CS_fsm_state8,
      I2 => k_w_reg_425(0),
      I3 => grp_depthwise_conv2d_fix_fu_581_output_r_ce0,
      I4 => zext_ln28_3_fu_238_p1(2),
      I5 => zext_ln28_3_fu_238_p1(3),
      O => \k_w_0_reg_145[0]_i_1_n_5\
    );
\k_w_0_reg_145[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E200E200E200E2"
    )
        port map (
      I0 => k_w_0_reg_145(1),
      I1 => ap_CS_fsm_state8,
      I2 => k_w_reg_425(1),
      I3 => grp_depthwise_conv2d_fix_fu_581_output_r_ce0,
      I4 => zext_ln28_3_fu_238_p1(2),
      I5 => zext_ln28_3_fu_238_p1(3),
      O => \k_w_0_reg_145[1]_i_1_n_5\
    );
\k_w_0_reg_145_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_w_0_reg_145[0]_i_1_n_5\,
      Q => k_w_0_reg_145(0),
      R => '0'
    );
\k_w_0_reg_145_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_w_0_reg_145[1]_i_1_n_5\,
      Q => k_w_0_reg_145(1),
      R => '0'
    );
\k_w_reg_425[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => k_w_0_reg_145(0),
      I1 => grp_depthwise_conv2d_fix_fu_581_input_r_ce0,
      I2 => k_w_reg_425(0),
      O => \k_w_reg_425[0]_i_1_n_5\
    );
\k_w_reg_425[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => k_w_0_reg_145(0),
      I1 => k_w_0_reg_145(1),
      I2 => grp_depthwise_conv2d_fix_fu_581_input_r_ce0,
      I3 => k_w_reg_425(1),
      O => \k_w_reg_425[1]_i_1_n_5\
    );
\k_w_reg_425_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_w_reg_425[0]_i_1_n_5\,
      Q => k_w_reg_425(0),
      R => '0'
    );
\k_w_reg_425_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_w_reg_425[1]_i_1_n_5\,
      Q => k_w_reg_425(1),
      R => '0'
    );
network_mul_mul_15s_16s_30_1_1_U6: entity work.bd_0_hls_inst_0_network_mul_mul_15s_16s_30_1_1_15
     port map (
      D(15 downto 0) => buffer_1_reg_133_reg(15 downto 0),
      O(3) => network_mul_mul_15s_16s_30_1_1_U6_n_5,
      O(2) => network_mul_mul_15s_16s_30_1_1_U6_n_6,
      O(1) => network_mul_mul_15s_16s_30_1_1_U6_n_7,
      O(0) => network_mul_mul_15s_16s_30_1_1_U6_n_8,
      Q(3) => ap_CS_fsm_state7,
      Q(2) => ap_CS_fsm_state6,
      Q(1) => grp_depthwise_conv2d_fix_fu_581_input_r_ce0,
      Q(0) => grp_depthwise_conv2d_fix_fu_581_output_r_ce0,
      ap_clk => ap_clk,
      \buffer_1_reg_133_reg[3]\(1 downto 0) => zext_ln28_3_fu_238_p1(3 downto 2),
      k_w_0_reg_145(1 downto 0) => k_w_0_reg_145(1 downto 0),
      output_r_d0(15 downto 0) => \^output_r_d0\(15 downto 0),
      p(3) => network_mul_mul_15s_16s_30_1_1_U6_n_9,
      p(2) => network_mul_mul_15s_16s_30_1_1_U6_n_10,
      p(1) => network_mul_mul_15s_16s_30_1_1_U6_n_11,
      p(0) => network_mul_mul_15s_16s_30_1_1_U6_n_12,
      p_0(3) => network_mul_mul_15s_16s_30_1_1_U6_n_13,
      p_0(2) => network_mul_mul_15s_16s_30_1_1_U6_n_14,
      p_0(1) => network_mul_mul_15s_16s_30_1_1_U6_n_15,
      p_0(0) => network_mul_mul_15s_16s_30_1_1_U6_n_16,
      p_1(3) => network_mul_mul_15s_16s_30_1_1_U6_n_17,
      p_1(2) => network_mul_mul_15s_16s_30_1_1_U6_n_18,
      p_1(1) => network_mul_mul_15s_16s_30_1_1_U6_n_19,
      p_1(0) => network_mul_mul_15s_16s_30_1_1_U6_n_20,
      p_2(3 downto 0) => sub_ln28_reg_412(3 downto 0),
      q0(15 downto 0) => q0(15 downto 0)
    );
\out_h_0_reg_85[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_581_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => \ap_CS_fsm[1]_i_2__0_n_5\,
      O => out_h_0_reg_85
    );
\out_h_0_reg_85[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => out_w_0_reg_97(0),
      I2 => out_w_0_reg_97(2),
      I3 => out_w_0_reg_97(1),
      I4 => out_w_0_reg_97(4),
      I5 => out_w_0_reg_97(3),
      O => ap_NS_fsm10_out
    );
\out_h_0_reg_85_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_h_reg_381(0),
      Q => p_shl8_cast_fu_176_p1(5),
      R => out_h_0_reg_85
    );
\out_h_0_reg_85_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_h_reg_381(1),
      Q => p_shl8_cast_fu_176_p1(6),
      R => out_h_0_reg_85
    );
\out_h_0_reg_85_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_h_reg_381(2),
      Q => p_shl8_cast_fu_176_p1(7),
      R => out_h_0_reg_85
    );
\out_h_0_reg_85_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_h_reg_381(3),
      Q => p_shl8_cast_fu_176_p1(8),
      R => out_h_0_reg_85
    );
\out_h_0_reg_85_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_h_reg_381(4),
      Q => p_shl8_cast_fu_176_p1(9),
      R => out_h_0_reg_85
    );
\out_h_reg_381[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl8_cast_fu_176_p1(5),
      O => \out_h_reg_381[0]_i_1_n_5\
    );
\out_h_reg_381[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl8_cast_fu_176_p1(5),
      I1 => p_shl8_cast_fu_176_p1(6),
      O => tmp3_fu_192_p2(3)
    );
\out_h_reg_381[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_shl8_cast_fu_176_p1(6),
      I1 => p_shl8_cast_fu_176_p1(5),
      I2 => p_shl8_cast_fu_176_p1(7),
      O => out_h_fu_162_p2(2)
    );
\out_h_reg_381[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_shl8_cast_fu_176_p1(5),
      I1 => p_shl8_cast_fu_176_p1(6),
      I2 => p_shl8_cast_fu_176_p1(7),
      I3 => p_shl8_cast_fu_176_p1(8),
      O => out_h_fu_162_p2(3)
    );
\out_h_reg_381[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_shl8_cast_fu_176_p1(8),
      I1 => p_shl8_cast_fu_176_p1(7),
      I2 => p_shl8_cast_fu_176_p1(6),
      I3 => p_shl8_cast_fu_176_p1(5),
      I4 => p_shl8_cast_fu_176_p1(9),
      O => out_h_fu_162_p2(4)
    );
\out_h_reg_381_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \out_h_reg_381[0]_i_1_n_5\,
      Q => out_h_reg_381(0),
      R => '0'
    );
\out_h_reg_381_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => tmp3_fu_192_p2(3),
      Q => out_h_reg_381(1),
      R => '0'
    );
\out_h_reg_381_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_h_fu_162_p2(2),
      Q => out_h_reg_381(2),
      R => '0'
    );
\out_h_reg_381_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_h_fu_162_p2(3),
      Q => out_h_reg_381(3),
      R => '0'
    );
\out_h_reg_381_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_h_fu_162_p2(4),
      Q => out_h_reg_381(4),
      R => '0'
    );
\out_w_0_reg_97[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAAAAAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => p_shl8_cast_fu_176_p1(5),
      I2 => p_shl8_cast_fu_176_p1(6),
      I3 => p_shl8_cast_fu_176_p1(9),
      I4 => p_shl8_cast_fu_176_p1(8),
      I5 => p_shl8_cast_fu_176_p1(7),
      O => out_w_0_reg_970
    );
\out_w_0_reg_97[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_581_output_r_ce0,
      I1 => zext_ln28_3_fu_238_p1(3),
      I2 => zext_ln28_3_fu_238_p1(2),
      O => \^e\(0)
    );
\out_w_0_reg_97_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => out_w_reg_394(0),
      Q => out_w_0_reg_97(0),
      R => out_w_0_reg_970
    );
\out_w_0_reg_97_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => out_w_reg_394(1),
      Q => out_w_0_reg_97(1),
      R => out_w_0_reg_970
    );
\out_w_0_reg_97_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => out_w_reg_394(2),
      Q => out_w_0_reg_97(2),
      R => out_w_0_reg_970
    );
\out_w_0_reg_97_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => out_w_reg_394(3),
      Q => out_w_0_reg_97(3),
      R => out_w_0_reg_970
    );
\out_w_0_reg_97_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => out_w_reg_394(4),
      Q => out_w_0_reg_97(4),
      R => out_w_0_reg_970
    );
\out_w_reg_394[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_w_0_reg_97(0),
      O => out_w_fu_204_p2(0)
    );
\out_w_reg_394[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_w_0_reg_97(0),
      I1 => out_w_0_reg_97(1),
      O => out_w_fu_204_p2(1)
    );
\out_w_reg_394[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => out_w_0_reg_97(1),
      I1 => out_w_0_reg_97(0),
      I2 => out_w_0_reg_97(2),
      O => out_w_fu_204_p2(2)
    );
\out_w_reg_394[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => out_w_0_reg_97(0),
      I1 => out_w_0_reg_97(1),
      I2 => out_w_0_reg_97(2),
      I3 => out_w_0_reg_97(3),
      O => out_w_fu_204_p2(3)
    );
\out_w_reg_394[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => out_w_0_reg_97(3),
      I1 => out_w_0_reg_97(2),
      I2 => out_w_0_reg_97(1),
      I3 => out_w_0_reg_97(0),
      I4 => out_w_0_reg_97(4),
      O => out_w_fu_204_p2(4)
    );
\out_w_reg_394_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_w_fu_204_p2(0),
      Q => out_w_reg_394(0),
      R => '0'
    );
\out_w_reg_394_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_w_fu_204_p2(1),
      Q => out_w_reg_394(1),
      R => '0'
    );
\out_w_reg_394_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_w_fu_204_p2(2),
      Q => out_w_reg_394(2),
      R => '0'
    );
\out_w_reg_394_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_w_fu_204_p2(3),
      Q => out_w_reg_394(3),
      R => '0'
    );
\out_w_reg_394_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_w_fu_204_p2(4),
      Q => out_w_reg_394(4),
      R => '0'
    );
ram_reg_0_i_102: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_102_n_5,
      CO(2) => ram_reg_0_i_102_n_6,
      CO(1) => ram_reg_0_i_102_n_7,
      CO(0) => ram_reg_0_i_102_n_8,
      CYINIT => '0',
      DI(3 downto 0) => tmp3_reg_386(5 downto 2),
      O(3 downto 1) => grp_depthwise_conv2d_fix_fu_581_output_r_address0(5 downto 3),
      O(0) => NLW_ram_reg_0_i_102_O_UNCONNECTED(0),
      S(3) => tmp3_reg_386(5),
      S(2) => ram_reg_0_i_145_n_5,
      S(1) => ram_reg_0_i_146_n_5,
      S(0) => ram_reg_0_i_147_n_5
    );
ram_reg_0_i_108: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp3_reg_386(2),
      I1 => zext_ln24_reg_399(2),
      O => grp_depthwise_conv2d_fix_fu_581_output_r_address0(2)
    );
ram_reg_0_i_109: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_109_n_5,
      CO(2) => ram_reg_0_i_109_n_6,
      CO(1) => ram_reg_0_i_109_n_7,
      CO(0) => ram_reg_0_i_109_n_8,
      CYINIT => '0',
      DI(3 downto 0) => tmp1_reg_417(4 downto 1),
      O(3 downto 1) => \tmp1_reg_417_reg[9]_0\(2 downto 0),
      O(0) => NLW_ram_reg_0_i_109_O_UNCONNECTED(0),
      S(3) => ram_reg_0_i_183_n_5,
      S(2) => ram_reg_0_i_184_n_5,
      S(1) => ram_reg_0_i_185_n_5,
      S(0) => ram_reg_0_i_186_n_5
    );
\ram_reg_0_i_119__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => k_w_0_reg_145(1),
      I1 => out_w_0_reg_97(1),
      I2 => out_w_0_reg_97(0),
      I3 => k_w_0_reg_145(0),
      I4 => tmp1_reg_417(1),
      O => grp_depthwise_conv2d_fix_fu_581_input_r_address0(1)
    );
ram_reg_0_i_145: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp3_reg_386(4),
      I1 => zext_ln24_reg_399(4),
      O => ram_reg_0_i_145_n_5
    );
ram_reg_0_i_146: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp3_reg_386(3),
      I1 => zext_ln24_reg_399(3),
      O => ram_reg_0_i_146_n_5
    );
ram_reg_0_i_147: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp3_reg_386(2),
      I1 => zext_ln24_reg_399(2),
      O => ram_reg_0_i_147_n_5
    );
ram_reg_0_i_183: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => out_w_0_reg_97(4),
      I1 => out_w_0_reg_97(3),
      I2 => out_w_0_reg_97(2),
      I3 => ram_reg_0_i_226_n_5,
      I4 => tmp1_reg_417(4),
      O => ram_reg_0_i_183_n_5
    );
ram_reg_0_i_184: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => out_w_0_reg_97(3),
      I1 => out_w_0_reg_97(2),
      I2 => ram_reg_0_i_226_n_5,
      I3 => tmp1_reg_417(3),
      O => ram_reg_0_i_184_n_5
    );
ram_reg_0_i_185: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9959955566A66AA"
    )
        port map (
      I0 => out_w_0_reg_97(2),
      I1 => out_w_0_reg_97(1),
      I2 => k_w_0_reg_145(0),
      I3 => k_w_0_reg_145(1),
      I4 => out_w_0_reg_97(0),
      I5 => tmp1_reg_417(2),
      O => ram_reg_0_i_185_n_5
    );
ram_reg_0_i_186: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => k_w_0_reg_145(1),
      I1 => out_w_0_reg_97(1),
      I2 => out_w_0_reg_97(0),
      I3 => k_w_0_reg_145(0),
      I4 => tmp1_reg_417(1),
      O => ram_reg_0_i_186_n_5
    );
ram_reg_0_i_226: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E8A0"
    )
        port map (
      I0 => out_w_0_reg_97(1),
      I1 => k_w_0_reg_145(0),
      I2 => k_w_0_reg_145(1),
      I3 => out_w_0_reg_97(0),
      O => ram_reg_0_i_226_n_5
    );
\ram_reg_0_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_581_output_r_address0(13),
      I1 => input_r_address0(9),
      I2 => output_r_address0(13),
      I3 => Q(1),
      I4 => Q(2),
      I5 => MemBank_B_address012_out,
      O => add_ln19_1_reg_398_reg_0
    );
\ram_reg_0_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_581_output_r_address0(13),
      I1 => input_r_address0(9),
      I2 => output_r_address0(12),
      I3 => Q(1),
      I4 => Q(2),
      I5 => MemBank_B_address012_out,
      O => add_ln19_1_reg_398_reg_1
    );
\ram_reg_0_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_581_output_r_address0(13),
      I1 => input_r_address0(9),
      I2 => output_r_address0(11),
      I3 => Q(1),
      I4 => Q(2),
      I5 => MemBank_B_address012_out,
      O => add_ln19_1_reg_398_reg_2
    );
\ram_reg_0_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_581_output_r_address0(13),
      I1 => input_r_address0(9),
      I2 => output_r_address0(10),
      I3 => Q(1),
      I4 => Q(2),
      I5 => MemBank_B_address012_out,
      O => add_ln19_1_reg_398_reg_3
    );
\ram_reg_0_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_581_output_r_address0(9),
      I1 => input_r_address0(9),
      I2 => output_r_address0(9),
      I3 => Q(1),
      I4 => Q(2),
      I5 => MemBank_B_address012_out,
      O => add_ln19_1_reg_398_reg_4
    );
\ram_reg_0_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_581_output_r_address0(8),
      I1 => input_r_address0(8),
      I2 => output_r_address0(8),
      I3 => Q(1),
      I4 => Q(2),
      I5 => MemBank_B_address012_out,
      O => add_ln19_1_reg_398_reg_5
    );
\ram_reg_0_i_47__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_581_output_r_address0(7),
      I1 => input_r_address0(7),
      I2 => output_r_address0(7),
      I3 => Q(1),
      I4 => Q(2),
      I5 => MemBank_B_address012_out,
      O => add_ln19_1_reg_398_reg_6
    );
\ram_reg_0_i_51__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_581_output_r_address0(6),
      I1 => input_r_address0(6),
      I2 => output_r_address0(6),
      I3 => Q(1),
      I4 => Q(2),
      I5 => MemBank_B_address012_out,
      O => add_ln19_1_reg_398_reg_7
    );
\ram_reg_0_i_55__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_581_output_r_address0(5),
      I1 => input_r_address0(5),
      I2 => output_r_address0(5),
      I3 => Q(1),
      I4 => Q(2),
      I5 => MemBank_B_address012_out,
      O => add_ln19_1_reg_398_reg_8
    );
\ram_reg_0_i_59__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_581_output_r_address0(4),
      I1 => input_r_address0(4),
      I2 => output_r_address0(4),
      I3 => Q(1),
      I4 => Q(2),
      I5 => MemBank_B_address012_out,
      O => add_ln19_1_reg_398_reg_9
    );
ram_reg_0_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_581_input_r_address0(1),
      I1 => ram_reg_0(0),
      I2 => ram_reg_0_0(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => MemBank_B_address012_out,
      O => add_ln19_fu_291_p2
    );
\ram_reg_0_i_63__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_581_output_r_address0(3),
      I1 => input_r_address0(3),
      I2 => output_r_address0(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => MemBank_B_address012_out,
      O => add_ln19_1_reg_398_reg_10
    );
ram_reg_0_i_65: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEEA"
    )
        port map (
      I0 => ram_reg_0_1,
      I1 => Q(1),
      I2 => k_w_0_reg_145(0),
      I3 => out_w_0_reg_97(0),
      O => \ap_CS_fsm_reg[5]_0\
    );
\ram_reg_0_i_67__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_581_output_r_address0(2),
      I1 => input_r_address0(2),
      I2 => output_r_address0(2),
      I3 => Q(1),
      I4 => Q(2),
      I5 => MemBank_B_address012_out,
      O => add_ln19_1_reg_398_reg
    );
ram_reg_0_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_581_output_r_address0(1),
      I1 => input_r_address0(1),
      I2 => output_r_address0(1),
      I3 => Q(1),
      I4 => Q(2),
      I5 => MemBank_B_address012_out,
      O => \zext_ln24_reg_399_reg[1]_0\
    );
\ram_reg_0_i_75__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_581_output_r_address0(0),
      I1 => input_r_address0(0),
      I2 => output_r_address0(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => MemBank_B_address012_out,
      O => \zext_ln24_reg_399_reg[0]_0\
    );
\ram_reg_0_i_77__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_581_input_r_ce0,
      I1 => \ram_reg_0_i_19__0\(0),
      I2 => \ram_reg_0_i_19__0_0\(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => MemBank_B_address012_out,
      O => \ap_CS_fsm_reg[4]_0\
    );
ram_reg_0_i_81: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_i_98__0_n_5\,
      CO(3 downto 1) => NLW_ram_reg_0_i_81_CO_UNCONNECTED(3 downto 1),
      CO(0) => ram_reg_0_i_81_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => NLW_ram_reg_0_i_81_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => \tmp1_reg_417_reg[9]_0\(8 downto 7),
      S(3 downto 1) => B"000",
      S(0) => tmp1_reg_417(9)
    );
ram_reg_0_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_581_output_r_ce0,
      I1 => \ram_reg_0_i_19__0\(0),
      I2 => \ram_reg_0_i_19__0_0\(1),
      I3 => Q(1),
      I4 => Q(2),
      I5 => MemBank_B_address012_out,
      O => \ap_CS_fsm_reg[3]_0\
    );
ram_reg_0_i_90: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_102_n_5,
      CO(3) => grp_depthwise_conv2d_fix_fu_581_output_r_address0(13),
      CO(2) => ram_reg_0_i_90_n_6,
      CO(1) => ram_reg_0_i_90_n_7,
      CO(0) => ram_reg_0_i_90_n_8,
      CYINIT => '0',
      DI(3 downto 0) => tmp3_reg_386(9 downto 6),
      O(3 downto 0) => grp_depthwise_conv2d_fix_fu_581_output_r_address0(9 downto 6),
      S(3 downto 0) => tmp3_reg_386(9 downto 6)
    );
\ram_reg_0_i_98__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_109_n_5,
      CO(3) => \ram_reg_0_i_98__0_n_5\,
      CO(2) => \ram_reg_0_i_98__0_n_6\,
      CO(1) => \ram_reg_0_i_98__0_n_7\,
      CO(0) => \ram_reg_0_i_98__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \tmp1_reg_417_reg[9]_0\(6 downto 3),
      S(3 downto 0) => tmp1_reg_417(8 downto 5)
    );
\sub_ln28_reg_412[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln28_3_fu_238_p1(2),
      I1 => zext_ln28_3_fu_238_p1(3),
      O => k_h_fu_220_p2(1)
    );
\sub_ln28_reg_412[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln28_3_fu_238_p1(3),
      I1 => zext_ln28_3_fu_238_p1(2),
      O => sub_ln28_fu_242_p2(2)
    );
\sub_ln28_reg_412[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln28_3_fu_238_p1(3),
      I1 => zext_ln28_3_fu_238_p1(2),
      O => sub_ln28_fu_242_p2(3)
    );
\sub_ln28_reg_412_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_1331,
      D => zext_ln28_3_fu_238_p1(2),
      Q => sub_ln28_reg_412(0),
      R => '0'
    );
\sub_ln28_reg_412_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_1331,
      D => k_h_fu_220_p2(1),
      Q => sub_ln28_reg_412(1),
      R => '0'
    );
\sub_ln28_reg_412_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_1331,
      D => sub_ln28_fu_242_p2(2),
      Q => sub_ln28_reg_412(2),
      R => '0'
    );
\sub_ln28_reg_412_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_1331,
      D => sub_ln28_fu_242_p2(3),
      Q => sub_ln28_reg_412(3),
      R => '0'
    );
\tmp1_reg_417[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln28_3_fu_238_p1(2),
      I1 => p_shl8_cast_fu_176_p1(5),
      O => tmp_fu_248_p2(0)
    );
\tmp1_reg_417[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9996"
    )
        port map (
      I0 => zext_ln28_3_fu_238_p1(3),
      I1 => p_shl8_cast_fu_176_p1(6),
      I2 => zext_ln28_3_fu_238_p1(2),
      I3 => p_shl8_cast_fu_176_p1(5),
      O => p_0_in(1)
    );
\tmp1_reg_417[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99559556"
    )
        port map (
      I0 => p_shl8_cast_fu_176_p1(7),
      I1 => p_shl8_cast_fu_176_p1(6),
      I2 => zext_ln28_3_fu_238_p1(2),
      I3 => zext_ln28_3_fu_238_p1(3),
      I4 => p_shl8_cast_fu_176_p1(5),
      O => p_0_in(2)
    );
\tmp1_reg_417[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A595555555555556"
    )
        port map (
      I0 => p_shl8_cast_fu_176_p1(8),
      I1 => p_shl8_cast_fu_176_p1(5),
      I2 => zext_ln28_3_fu_238_p1(3),
      I3 => zext_ln28_3_fu_238_p1(2),
      I4 => p_shl8_cast_fu_176_p1(6),
      I5 => p_shl8_cast_fu_176_p1(7),
      O => p_0_in(3)
    );
\tmp1_reg_417[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp1_reg_417[6]_i_3_n_5\,
      I1 => \tmp_fu_248_p2__0\(4),
      I2 => zext_ln28_3_fu_238_p1(2),
      I3 => p_shl8_cast_fu_176_p1(5),
      O => p_0_in(4)
    );
\tmp1_reg_417[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78871EE11EE18778"
    )
        port map (
      I0 => p_shl8_cast_fu_176_p1(5),
      I1 => zext_ln28_3_fu_238_p1(2),
      I2 => p_shl8_cast_fu_176_p1(6),
      I3 => zext_ln28_3_fu_238_p1(3),
      I4 => \tmp_fu_248_p2__0\(4),
      I5 => \tmp1_reg_417[6]_i_3_n_5\,
      O => p_0_in(5)
    );
\tmp1_reg_417[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => p_shl8_cast_fu_176_p1(8),
      I1 => \tmp1_reg_417[6]_i_4_n_5\,
      I2 => p_shl8_cast_fu_176_p1(9),
      O => \tmp_fu_248_p2__0\(4)
    );
\tmp1_reg_417[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7DF7FFFFFFFFFFE"
    )
        port map (
      I0 => p_shl8_cast_fu_176_p1(8),
      I1 => p_shl8_cast_fu_176_p1(5),
      I2 => zext_ln28_3_fu_238_p1(3),
      I3 => zext_ln28_3_fu_238_p1(2),
      I4 => p_shl8_cast_fu_176_p1(6),
      I5 => p_shl8_cast_fu_176_p1(7),
      O => \tmp1_reg_417[6]_i_3_n_5\
    );
\tmp1_reg_417[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"137FFFFF"
    )
        port map (
      I0 => p_shl8_cast_fu_176_p1(5),
      I1 => zext_ln28_3_fu_238_p1(3),
      I2 => zext_ln28_3_fu_238_p1(2),
      I3 => p_shl8_cast_fu_176_p1(6),
      I4 => p_shl8_cast_fu_176_p1(7),
      O => \tmp1_reg_417[6]_i_4_n_5\
    );
\tmp1_reg_417[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699969699999"
    )
        port map (
      I0 => \tmp1_reg_417[7]_i_2_n_5\,
      I1 => p_shl8_cast_fu_176_p1(7),
      I2 => p_shl8_cast_fu_176_p1(6),
      I3 => zext_ln28_3_fu_238_p1(2),
      I4 => zext_ln28_3_fu_238_p1(3),
      I5 => p_shl8_cast_fu_176_p1(5),
      O => p_0_in(6)
    );
\tmp1_reg_417[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F11F7FF77FF71FF1"
    )
        port map (
      I0 => \tmp1_reg_417[6]_i_3_n_5\,
      I1 => \tmp_fu_248_p2__0\(4),
      I2 => zext_ln28_3_fu_238_p1(3),
      I3 => p_shl8_cast_fu_176_p1(6),
      I4 => zext_ln28_3_fu_238_p1(2),
      I5 => p_shl8_cast_fu_176_p1(5),
      O => \tmp1_reg_417[7]_i_2_n_5\
    );
\tmp1_reg_417[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"786178F8786178E0"
    )
        port map (
      I0 => p_shl8_cast_fu_176_p1(7),
      I1 => \tmp1_reg_417[9]_i_4_n_5\,
      I2 => p_shl8_cast_fu_176_p1(8),
      I3 => \tmp_fu_248_p2__0\(1),
      I4 => p_shl8_cast_fu_176_p1(9),
      I5 => tmp_fu_248_p2(0),
      O => p_0_in(7)
    );
\tmp1_reg_417[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => zext_ln28_3_fu_238_p1(3),
      I1 => zext_ln28_3_fu_238_p1(2),
      I2 => grp_depthwise_conv2d_fix_fu_581_output_r_ce0,
      O => buffer_1_reg_1331
    );
\tmp1_reg_417[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CCCCCC8"
    )
        port map (
      I0 => \tmp_fu_248_p2__0\(1),
      I1 => p_shl8_cast_fu_176_p1(9),
      I2 => p_shl8_cast_fu_176_p1(7),
      I3 => \tmp1_reg_417[9]_i_4_n_5\,
      I4 => p_shl8_cast_fu_176_p1(8),
      O => p_0_in(8)
    );
\tmp1_reg_417[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => p_shl8_cast_fu_176_p1(5),
      I1 => zext_ln28_3_fu_238_p1(2),
      I2 => p_shl8_cast_fu_176_p1(6),
      I3 => zext_ln28_3_fu_238_p1(3),
      O => \tmp_fu_248_p2__0\(1)
    );
\tmp1_reg_417[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E8A0"
    )
        port map (
      I0 => p_shl8_cast_fu_176_p1(6),
      I1 => zext_ln28_3_fu_238_p1(2),
      I2 => zext_ln28_3_fu_238_p1(3),
      I3 => p_shl8_cast_fu_176_p1(5),
      O => \tmp1_reg_417[9]_i_4_n_5\
    );
\tmp1_reg_417_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_1331,
      D => tmp_fu_248_p2(0),
      Q => tmp1_reg_417(1),
      R => '0'
    );
\tmp1_reg_417_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_1331,
      D => p_0_in(1),
      Q => tmp1_reg_417(2),
      R => '0'
    );
\tmp1_reg_417_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_1331,
      D => p_0_in(2),
      Q => tmp1_reg_417(3),
      R => '0'
    );
\tmp1_reg_417_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_1331,
      D => p_0_in(3),
      Q => tmp1_reg_417(4),
      R => '0'
    );
\tmp1_reg_417_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_1331,
      D => p_0_in(4),
      Q => tmp1_reg_417(5),
      R => '0'
    );
\tmp1_reg_417_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_1331,
      D => p_0_in(5),
      Q => tmp1_reg_417(6),
      R => '0'
    );
\tmp1_reg_417_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_1331,
      D => p_0_in(6),
      Q => tmp1_reg_417(7),
      R => '0'
    );
\tmp1_reg_417_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_1331,
      D => p_0_in(7),
      Q => tmp1_reg_417(8),
      R => '0'
    );
\tmp1_reg_417_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_1331,
      D => p_0_in(8),
      Q => tmp1_reg_417(9),
      R => '0'
    );
\tmp3_reg_386[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => p_shl8_cast_fu_176_p1(6),
      I1 => p_shl8_cast_fu_176_p1(5),
      I2 => p_shl8_cast_fu_176_p1(7),
      O => tmp3_fu_192_p2(4)
    );
\tmp3_reg_386[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A5A6"
    )
        port map (
      I0 => p_shl8_cast_fu_176_p1(8),
      I1 => p_shl8_cast_fu_176_p1(7),
      I2 => p_shl8_cast_fu_176_p1(5),
      I3 => p_shl8_cast_fu_176_p1(6),
      O => tmp3_fu_192_p2(5)
    );
\tmp3_reg_386[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99AA6656"
    )
        port map (
      I0 => p_shl8_cast_fu_176_p1(9),
      I1 => p_shl8_cast_fu_176_p1(8),
      I2 => p_shl8_cast_fu_176_p1(7),
      I3 => p_shl8_cast_fu_176_p1(5),
      I4 => p_shl8_cast_fu_176_p1(6),
      O => tmp3_fu_192_p2(6)
    );
\tmp3_reg_386[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"559599A8"
    )
        port map (
      I0 => p_shl8_cast_fu_176_p1(7),
      I1 => p_shl8_cast_fu_176_p1(6),
      I2 => p_shl8_cast_fu_176_p1(5),
      I3 => p_shl8_cast_fu_176_p1(8),
      I4 => p_shl8_cast_fu_176_p1(9),
      O => tmp3_fu_192_p2(7)
    );
\tmp3_reg_386[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2644"
    )
        port map (
      I0 => p_shl8_cast_fu_176_p1(8),
      I1 => p_shl8_cast_fu_176_p1(9),
      I2 => p_shl8_cast_fu_176_p1(5),
      I3 => p_shl8_cast_fu_176_p1(6),
      I4 => p_shl8_cast_fu_176_p1(7),
      O => tmp3_fu_192_p2(8)
    );
\tmp3_reg_386[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEA0000"
    )
        port map (
      I0 => p_shl8_cast_fu_176_p1(8),
      I1 => p_shl8_cast_fu_176_p1(5),
      I2 => p_shl8_cast_fu_176_p1(6),
      I3 => p_shl8_cast_fu_176_p1(7),
      I4 => p_shl8_cast_fu_176_p1(9),
      O => tmp3_fu_192_p2(9)
    );
\tmp3_reg_386_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_970,
      D => p_shl8_cast_fu_176_p1(5),
      Q => tmp3_reg_386(2),
      R => '0'
    );
\tmp3_reg_386_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_970,
      D => tmp3_fu_192_p2(3),
      Q => tmp3_reg_386(3),
      R => '0'
    );
\tmp3_reg_386_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_970,
      D => tmp3_fu_192_p2(4),
      Q => tmp3_reg_386(4),
      R => '0'
    );
\tmp3_reg_386_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_970,
      D => tmp3_fu_192_p2(5),
      Q => tmp3_reg_386(5),
      R => '0'
    );
\tmp3_reg_386_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_970,
      D => tmp3_fu_192_p2(6),
      Q => tmp3_reg_386(6),
      R => '0'
    );
\tmp3_reg_386_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_970,
      D => tmp3_fu_192_p2(7),
      Q => tmp3_reg_386(7),
      R => '0'
    );
\tmp3_reg_386_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_970,
      D => tmp3_fu_192_p2(8),
      Q => tmp3_reg_386(8),
      R => '0'
    );
\tmp3_reg_386_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_970,
      D => tmp3_fu_192_p2(9),
      Q => tmp3_reg_386(9),
      R => '0'
    );
\zext_ln24_reg_399[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA2AAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => out_w_0_reg_97(3),
      I2 => out_w_0_reg_97(4),
      I3 => out_w_0_reg_97(1),
      I4 => out_w_0_reg_97(2),
      I5 => out_w_0_reg_97(0),
      O => buffer_0_reg_1090
    );
\zext_ln24_reg_399_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_1090,
      D => out_w_0_reg_97(0),
      Q => grp_depthwise_conv2d_fix_fu_581_output_r_address0(0),
      R => '0'
    );
\zext_ln24_reg_399_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_1090,
      D => out_w_0_reg_97(1),
      Q => grp_depthwise_conv2d_fix_fu_581_output_r_address0(1),
      R => '0'
    );
\zext_ln24_reg_399_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_1090,
      D => out_w_0_reg_97(2),
      Q => zext_ln24_reg_399(2),
      R => '0'
    );
\zext_ln24_reg_399_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_1090,
      D => out_w_0_reg_97(3),
      Q => zext_ln24_reg_399(3),
      R => '0'
    );
\zext_ln24_reg_399_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_1090,
      D => out_w_0_reg_97(4),
      Q => zext_ln24_reg_399(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_depthwise_conv2d_fix_1 is
  port (
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SeparableConv2D_2_w_1_ce0 : out STD_LOGIC;
    input_r_ce0 : out STD_LOGIC;
    SeparableConv2D_3_w_1_ce0 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    input_r_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[28]\ : out STD_LOGIC;
    \i_count_2_reg_299_reg[10]\ : out STD_LOGIC;
    \i_count_2_reg_299_reg[9]\ : out STD_LOGIC;
    \i_count_2_reg_299_reg[8]\ : out STD_LOGIC;
    \i_count_2_reg_299_reg[7]\ : out STD_LOGIC;
    \i_count_2_reg_299_reg[6]\ : out STD_LOGIC;
    \i_count_2_reg_299_reg[5]\ : out STD_LOGIC;
    \i_count_2_reg_299_reg[4]\ : out STD_LOGIC;
    \i_count_2_reg_299_reg[3]\ : out STD_LOGIC;
    \i_count_2_reg_299_reg[2]\ : out STD_LOGIC;
    \i_count_2_reg_299_reg[1]\ : out STD_LOGIC;
    \i_count_2_reg_299_reg[0]\ : out STD_LOGIC;
    output_r_ce0 : out STD_LOGIC;
    \add_ln28_5_reg_620_reg[5]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC;
    ram_reg_0_1 : in STD_LOGIC;
    ram_reg_0_2 : in STD_LOGIC;
    ram_reg_0_3 : in STD_LOGIC;
    ram_reg_0_4 : in STD_LOGIC;
    ram_reg_0_5 : in STD_LOGIC;
    ram_reg_0_6 : in STD_LOGIC;
    ram_reg_0_7 : in STD_LOGIC;
    ram_reg_0_8 : in STD_LOGIC;
    ram_reg_0_9 : in STD_LOGIC;
    ram_reg_0_10 : in STD_LOGIC;
    ram_reg_0_11 : in STD_LOGIC;
    ram_reg_0_12 : in STD_LOGIC;
    ram_reg_0_13 : in STD_LOGIC;
    ram_reg_0_14 : in STD_LOGIC;
    ram_reg_0_15 : in STD_LOGIC;
    ram_reg_0_16 : in STD_LOGIC;
    ram_reg_0_17 : in STD_LOGIC;
    ram_reg_0_18 : in STD_LOGIC;
    ram_reg_0_19 : in STD_LOGIC;
    ram_reg_0_20 : in STD_LOGIC;
    ram_reg_0_21 : in STD_LOGIC;
    ram_reg_0_22 : in STD_LOGIC;
    ram_reg_0_23 : in STD_LOGIC;
    ram_reg_0_24 : in STD_LOGIC;
    ram_reg_0_25 : in STD_LOGIC;
    ram_reg_0_26 : in STD_LOGIC;
    ram_reg_0_27 : in STD_LOGIC;
    ram_reg_0_28 : in STD_LOGIC;
    ram_reg_0_29 : in STD_LOGIC;
    ram_reg_0_30 : in STD_LOGIC;
    MemBank_B_address010_out : in STD_LOGIC;
    MemBank_B_address01 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    MemBank_B_address011_out : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    grp_depthwise_conv2d_fix_1_fu_485_ap_start_reg : in STD_LOGIC;
    ram_reg_7_0 : in STD_LOGIC;
    ram_reg_7_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_7_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_7_3 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_6_0 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_5_0 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_4_0 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_3_0 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_2_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_1_0 : in STD_LOGIC;
    ram_reg_0_31 : in STD_LOGIC;
    ram_reg_0_32 : in STD_LOGIC;
    MemBank_B_address012_out : in STD_LOGIC;
    input_data_data_V_0_ack_out : in STD_LOGIC;
    grp_depthwise_conv2d_fix_fu_581_output_r_we0 : in STD_LOGIC;
    ram_reg_2_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_padding2d_fix16_fu_443_output_r_address0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_0_33 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_0_34 : in STD_LOGIC;
    ram_reg_0_35 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    output_r_address0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    kernel_0_q0 : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_depthwise_conv2d_fix_1 : entity is "depthwise_conv2d_fix_1";
end bd_0_hls_inst_0_depthwise_conv2d_fix_1;

architecture STRUCTURE of bd_0_hls_inst_0_depthwise_conv2d_fix_1 is
  signal A : STD_LOGIC_VECTOR ( 1 to 1 );
  signal C : STD_LOGIC_VECTOR ( 3 to 3 );
  signal add_ln19_4_fu_267_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal add_ln19_4_reg_553 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \add_ln19_4_reg_553[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln19_4_reg_553[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln19_4_reg_553[6]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln19_4_reg_553_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln19_4_reg_553_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln19_4_reg_553_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln19_4_reg_553_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln19_4_reg_553_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln19_4_reg_553_reg[6]_i_1_n_8\ : STD_LOGIC;
  signal add_ln19_fu_262_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal add_ln19_reg_548 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \add_ln19_reg_548[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln19_reg_548[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln19_reg_548[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln19_reg_548[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln19_reg_548_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln19_reg_548_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln19_reg_548_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln19_reg_548_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln19_reg_548_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln19_reg_548_reg[6]_i_1_n_8\ : STD_LOGIC;
  signal add_ln28_5_fu_417_p2 : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal add_ln28_5_reg_620 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \add_ln28_5_reg_620[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln28_5_reg_620[6]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln28_5_reg_620[6]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln28_5_reg_620[6]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln28_5_reg_620[6]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln28_5_reg_620_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln28_5_reg_620_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln28_5_reg_620_reg[6]_i_1_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[3]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal ap_NS_fsm11_out : STD_LOGIC;
  signal \buffer_0_reg_193[15]_i_1__0_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_193[15]_i_2_n_5\ : STD_LOGIC;
  signal buffer_1_reg_2151 : STD_LOGIC;
  signal buffer_1_reg_215_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_depthwise_conv2d_fix_1_fu_485_ap_done : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_ap_ready : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_input_r_address0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_depthwise_conv2d_fix_1_fu_485_output_r_address0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_depthwise_conv2d_fix_1_fu_485_output_r_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_depthwise_conv2d_fix_1_fu_485_output_r_we0 : STD_LOGIC;
  signal icmp_ln20_fu_305_p2 : STD_LOGIC;
  signal \^input_r_ce0\ : STD_LOGIC;
  signal \k_h_0_reg_204[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \k_h_0_reg_204[1]_i_1__0_n_5\ : STD_LOGIC;
  signal k_h_fu_356_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal k_h_reg_610 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \k_h_reg_610[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \k_h_reg_610[1]_i_1__0_n_5\ : STD_LOGIC;
  signal k_w_0_reg_227 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \k_w_0_reg_227[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \k_w_0_reg_227[1]_i_1__0_n_5\ : STD_LOGIC;
  signal k_w_reg_628 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \k_w_reg_628[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \k_w_reg_628[1]_i_1__0_n_5\ : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U39_n_10 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U39_n_11 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U39_n_12 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U39_n_13 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U39_n_14 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U39_n_15 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U39_n_16 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U39_n_17 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U39_n_18 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U39_n_19 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U39_n_20 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U39_n_5 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U39_n_6 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U39_n_7 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U39_n_8 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U39_n_9 : STD_LOGIC;
  signal out_d_0_reg_133 : STD_LOGIC;
  signal \out_d_0_reg_133_reg_n_5_[3]\ : STD_LOGIC;
  signal out_d_fu_278_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_d_reg_561 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_h_0_reg_169 : STD_LOGIC;
  signal out_h_0_reg_1690 : STD_LOGIC;
  signal \out_h_0_reg_169[3]_i_3_n_5\ : STD_LOGIC;
  signal \out_h_0_reg_169_reg_n_5_[0]\ : STD_LOGIC;
  signal \out_h_0_reg_169_reg_n_5_[1]\ : STD_LOGIC;
  signal \out_h_0_reg_169_reg_n_5_[2]\ : STD_LOGIC;
  signal \out_h_0_reg_169_reg_n_5_[3]\ : STD_LOGIC;
  signal out_h_fu_310_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_h_reg_579 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_w_0_reg_181 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_w_0_reg_1810 : STD_LOGIC;
  signal out_w_fu_340_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_w_reg_592 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^output_r_ce0\ : STD_LOGIC;
  signal phi_mul2_reg_157 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal phi_mul_reg_145 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal q0_reg_i_12_n_5 : STD_LOGIC;
  signal \q0_reg_i_9__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_102_n_5 : STD_LOGIC;
  signal ram_reg_0_i_102_n_6 : STD_LOGIC;
  signal ram_reg_0_i_102_n_7 : STD_LOGIC;
  signal ram_reg_0_i_102_n_8 : STD_LOGIC;
  signal ram_reg_0_i_105_n_5 : STD_LOGIC;
  signal ram_reg_0_i_105_n_6 : STD_LOGIC;
  signal ram_reg_0_i_105_n_7 : STD_LOGIC;
  signal ram_reg_0_i_105_n_8 : STD_LOGIC;
  signal ram_reg_0_i_113_n_5 : STD_LOGIC;
  signal ram_reg_0_i_113_n_6 : STD_LOGIC;
  signal ram_reg_0_i_113_n_7 : STD_LOGIC;
  signal ram_reg_0_i_113_n_8 : STD_LOGIC;
  signal ram_reg_0_i_156_n_5 : STD_LOGIC;
  signal ram_reg_0_i_157_n_5 : STD_LOGIC;
  signal ram_reg_0_i_158_n_5 : STD_LOGIC;
  signal ram_reg_0_i_159_n_5 : STD_LOGIC;
  signal ram_reg_0_i_202_n_5 : STD_LOGIC;
  signal ram_reg_0_i_203_n_5 : STD_LOGIC;
  signal ram_reg_0_i_204_n_5 : STD_LOGIC;
  signal ram_reg_0_i_205_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_28__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_32__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_36__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_40__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_44__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_48__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_52__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_56__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_60__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_64__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_77_n_5 : STD_LOGIC;
  signal ram_reg_0_i_79_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_81__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_94_n_7 : STD_LOGIC;
  signal ram_reg_0_i_94_n_8 : STD_LOGIC;
  signal ram_reg_0_i_95_n_7 : STD_LOGIC;
  signal ram_reg_0_i_95_n_8 : STD_LOGIC;
  signal ram_reg_0_i_99_n_5 : STD_LOGIC;
  signal ram_reg_0_i_99_n_6 : STD_LOGIC;
  signal ram_reg_0_i_99_n_7 : STD_LOGIC;
  signal ram_reg_0_i_99_n_8 : STD_LOGIC;
  signal ram_reg_1_i_3_n_5 : STD_LOGIC;
  signal ram_reg_1_i_5_n_5 : STD_LOGIC;
  signal \ram_reg_2_i_4__0_n_5\ : STD_LOGIC;
  signal \ram_reg_2_i_6__0_n_5\ : STD_LOGIC;
  signal ram_reg_3_i_3_n_5 : STD_LOGIC;
  signal ram_reg_3_i_5_n_5 : STD_LOGIC;
  signal \ram_reg_4_i_3__0_n_5\ : STD_LOGIC;
  signal \ram_reg_4_i_5__0_n_5\ : STD_LOGIC;
  signal ram_reg_5_i_4_n_5 : STD_LOGIC;
  signal ram_reg_5_i_6_n_5 : STD_LOGIC;
  signal ram_reg_6_i_3_n_5 : STD_LOGIC;
  signal ram_reg_6_i_5_n_5 : STD_LOGIC;
  signal ram_reg_7_i_4_n_5 : STD_LOGIC;
  signal \ram_reg_7_i_6__0_n_5\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sext_ln28_4_fu_388_p1 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal shl_ln_fu_293_p3 : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tmp1_fu_412_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp1_reg_615 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \tmp1_reg_615[10]_i_3_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615[10]_i_4_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615[10]_i_5_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615[10]_i_6_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615[1]_i_2_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615[1]_i_3_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615[1]_i_4_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615[1]_i_5_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615[1]_i_6_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615[1]_i_7_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615[5]_i_2_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615[5]_i_3_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615[5]_i_4_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615[5]_i_5_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615[5]_i_6_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615[5]_i_7_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615[5]_i_8_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615[9]_i_10_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615[9]_i_11_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615[9]_i_12_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615[9]_i_13_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615[9]_i_14_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615[9]_i_15_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615[9]_i_16_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615[9]_i_17_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615[9]_i_18_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615[9]_i_19_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615[9]_i_20_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615[9]_i_24_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615[9]_i_25_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615[9]_i_26_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615[9]_i_27_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615[9]_i_28_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615[9]_i_2_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615[9]_i_3_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615[9]_i_4_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615[9]_i_5_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615[9]_i_6_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615[9]_i_7_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615[9]_i_8_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615[9]_i_9_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615_reg[1]_i_1_n_10\ : STD_LOGIC;
  signal \tmp1_reg_615_reg[1]_i_1_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615_reg[1]_i_1_n_6\ : STD_LOGIC;
  signal \tmp1_reg_615_reg[1]_i_1_n_7\ : STD_LOGIC;
  signal \tmp1_reg_615_reg[1]_i_1_n_8\ : STD_LOGIC;
  signal \tmp1_reg_615_reg[1]_i_1_n_9\ : STD_LOGIC;
  signal \tmp1_reg_615_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \tmp1_reg_615_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \tmp1_reg_615_reg[5]_i_1_n_8\ : STD_LOGIC;
  signal \tmp1_reg_615_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \tmp1_reg_615_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \tmp1_reg_615_reg[9]_i_1_n_8\ : STD_LOGIC;
  signal \tmp1_reg_615_reg[9]_i_21_n_10\ : STD_LOGIC;
  signal \tmp1_reg_615_reg[9]_i_21_n_11\ : STD_LOGIC;
  signal \tmp1_reg_615_reg[9]_i_21_n_12\ : STD_LOGIC;
  signal \tmp1_reg_615_reg[9]_i_21_n_5\ : STD_LOGIC;
  signal \tmp1_reg_615_reg[9]_i_21_n_7\ : STD_LOGIC;
  signal \tmp1_reg_615_reg[9]_i_21_n_8\ : STD_LOGIC;
  signal tmp3_fu_330_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp3_reg_584 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \tmp3_reg_584[10]_i_2_n_5\ : STD_LOGIC;
  signal \tmp3_reg_584[10]_i_4_n_5\ : STD_LOGIC;
  signal \tmp3_reg_584[10]_i_5_n_5\ : STD_LOGIC;
  signal \tmp3_reg_584[10]_i_6_n_5\ : STD_LOGIC;
  signal \tmp3_reg_584[1]_i_2_n_5\ : STD_LOGIC;
  signal \tmp3_reg_584[1]_i_3_n_5\ : STD_LOGIC;
  signal \tmp3_reg_584[1]_i_4_n_5\ : STD_LOGIC;
  signal \tmp3_reg_584[1]_i_5_n_5\ : STD_LOGIC;
  signal \tmp3_reg_584[1]_i_6_n_5\ : STD_LOGIC;
  signal \tmp3_reg_584[1]_i_7_n_5\ : STD_LOGIC;
  signal \tmp3_reg_584[1]_i_8_n_5\ : STD_LOGIC;
  signal \tmp3_reg_584[1]_i_9_n_5\ : STD_LOGIC;
  signal \tmp3_reg_584[5]_i_10_n_5\ : STD_LOGIC;
  signal \tmp3_reg_584[5]_i_11_n_5\ : STD_LOGIC;
  signal \tmp3_reg_584[5]_i_12_n_5\ : STD_LOGIC;
  signal \tmp3_reg_584[5]_i_13_n_5\ : STD_LOGIC;
  signal \tmp3_reg_584[5]_i_14_n_5\ : STD_LOGIC;
  signal \tmp3_reg_584[5]_i_15_n_5\ : STD_LOGIC;
  signal \tmp3_reg_584[5]_i_2_n_5\ : STD_LOGIC;
  signal \tmp3_reg_584[5]_i_4_n_5\ : STD_LOGIC;
  signal \tmp3_reg_584[5]_i_5_n_5\ : STD_LOGIC;
  signal \tmp3_reg_584[5]_i_6_n_5\ : STD_LOGIC;
  signal \tmp3_reg_584[5]_i_7_n_5\ : STD_LOGIC;
  signal \tmp3_reg_584[5]_i_8_n_5\ : STD_LOGIC;
  signal \tmp3_reg_584[5]_i_9_n_5\ : STD_LOGIC;
  signal \tmp3_reg_584[9]_i_10_n_5\ : STD_LOGIC;
  signal \tmp3_reg_584[9]_i_11_n_5\ : STD_LOGIC;
  signal \tmp3_reg_584[9]_i_12_n_5\ : STD_LOGIC;
  signal \tmp3_reg_584[9]_i_13_n_5\ : STD_LOGIC;
  signal \tmp3_reg_584[9]_i_2_n_5\ : STD_LOGIC;
  signal \tmp3_reg_584[9]_i_3_n_5\ : STD_LOGIC;
  signal \tmp3_reg_584[9]_i_4_n_5\ : STD_LOGIC;
  signal \tmp3_reg_584[9]_i_5_n_5\ : STD_LOGIC;
  signal \tmp3_reg_584[9]_i_6_n_5\ : STD_LOGIC;
  signal \tmp3_reg_584[9]_i_7_n_5\ : STD_LOGIC;
  signal \tmp3_reg_584[9]_i_8_n_5\ : STD_LOGIC;
  signal \tmp3_reg_584[9]_i_9_n_5\ : STD_LOGIC;
  signal \tmp3_reg_584_reg[10]_i_3_n_12\ : STD_LOGIC;
  signal \tmp3_reg_584_reg[10]_i_3_n_7\ : STD_LOGIC;
  signal \tmp3_reg_584_reg[1]_i_1_n_10\ : STD_LOGIC;
  signal \tmp3_reg_584_reg[1]_i_1_n_5\ : STD_LOGIC;
  signal \tmp3_reg_584_reg[1]_i_1_n_6\ : STD_LOGIC;
  signal \tmp3_reg_584_reg[1]_i_1_n_7\ : STD_LOGIC;
  signal \tmp3_reg_584_reg[1]_i_1_n_8\ : STD_LOGIC;
  signal \tmp3_reg_584_reg[1]_i_1_n_9\ : STD_LOGIC;
  signal \tmp3_reg_584_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \tmp3_reg_584_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \tmp3_reg_584_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \tmp3_reg_584_reg[5]_i_1_n_8\ : STD_LOGIC;
  signal \tmp3_reg_584_reg[5]_i_3_n_10\ : STD_LOGIC;
  signal \tmp3_reg_584_reg[5]_i_3_n_11\ : STD_LOGIC;
  signal \tmp3_reg_584_reg[5]_i_3_n_12\ : STD_LOGIC;
  signal \tmp3_reg_584_reg[5]_i_3_n_5\ : STD_LOGIC;
  signal \tmp3_reg_584_reg[5]_i_3_n_6\ : STD_LOGIC;
  signal \tmp3_reg_584_reg[5]_i_3_n_7\ : STD_LOGIC;
  signal \tmp3_reg_584_reg[5]_i_3_n_8\ : STD_LOGIC;
  signal \tmp3_reg_584_reg[5]_i_3_n_9\ : STD_LOGIC;
  signal \tmp3_reg_584_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \tmp3_reg_584_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \tmp3_reg_584_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \tmp3_reg_584_reg[9]_i_1_n_8\ : STD_LOGIC;
  signal tmp4_cast_fu_398_p1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal zext_ln24_reg_602_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal zext_ln28_12_fu_378_p1 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal zext_ln28_16_fu_473_p1 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \zext_ln28_1_cast_reg_523[0]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln28_1_cast_reg_523[4]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln28_1_cast_reg_523_reg_n_5_[0]\ : STD_LOGIC;
  signal \zext_ln28_1_cast_reg_523_reg_n_5_[4]\ : STD_LOGIC;
  signal \zext_ln28_9_reg_571[3]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln28_9_reg_571[4]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln28_9_reg_571[5]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln28_9_reg_571_reg_n_5_[3]\ : STD_LOGIC;
  signal \zext_ln28_9_reg_571_reg_n_5_[4]\ : STD_LOGIC;
  signal \zext_ln28_9_reg_571_reg_n_5_[5]\ : STD_LOGIC;
  signal \NLW_add_ln19_4_reg_553_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln19_4_reg_553_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln19_reg_548_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln19_reg_548_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln28_5_reg_620_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln28_5_reg_620_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_i_94_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_i_94_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_i_95_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_i_95_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp1_reg_615_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp1_reg_615_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp1_reg_615_reg[9]_i_21_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_tmp1_reg_615_reg[9]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp3_reg_584_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp3_reg_584_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp3_reg_584_reg[10]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp3_reg_584_reg[10]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln28_5_reg_620[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \add_ln28_5_reg_620[2]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \add_ln28_5_reg_620[3]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ap_CS_fsm[21]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \ap_CS_fsm[22]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \ap_CS_fsm[29]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ap_CS_fsm[30]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1__0\ : label is "soft_lutpair15";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of grp_depthwise_conv2d_fix_1_fu_485_ap_start_reg_i_1 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \k_h_reg_610[0]_i_1__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \k_h_reg_610[1]_i_1__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \k_w_reg_628[0]_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \k_w_reg_628[1]_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \out_d_reg_561[1]_i_1__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \out_d_reg_561[2]_i_1__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \out_d_reg_561[3]_i_1__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \out_h_reg_579[0]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \out_h_reg_579[1]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \out_h_reg_579[2]_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \out_h_reg_579[3]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \out_w_reg_592[0]_i_1__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \out_w_reg_592[1]_i_1__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \out_w_reg_592[2]_i_1__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \out_w_reg_592[3]_i_1__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of q0_reg_i_11 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \tmp1_reg_615[10]_i_6\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \tmp1_reg_615[1]_i_8\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \tmp1_reg_615[5]_i_8\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \tmp1_reg_615[9]_i_10\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \tmp1_reg_615[9]_i_12\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \tmp1_reg_615[9]_i_13\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \tmp1_reg_615[9]_i_15\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \tmp1_reg_615[9]_i_17\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \tmp1_reg_615[9]_i_18\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \tmp1_reg_615[9]_i_19\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \tmp1_reg_615[9]_i_20\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \tmp1_reg_615[9]_i_28\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \tmp3_reg_584[5]_i_15\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \tmp3_reg_584[9]_i_10\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \tmp3_reg_584[9]_i_11\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \zext_ln28_1_cast_reg_523[0]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \zext_ln28_1_cast_reg_523[4]_i_1\ : label is "soft_lutpair13";
begin
  input_r_ce0 <= \^input_r_ce0\;
  output_r_ce0 <= \^output_r_ce0\;
\add_ln19_4_reg_553[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_145(3),
      I1 => \zext_ln28_1_cast_reg_523_reg_n_5_[0]\,
      O => \add_ln19_4_reg_553[3]_i_2_n_5\
    );
\add_ln19_4_reg_553[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_145(0),
      I1 => \zext_ln28_1_cast_reg_523_reg_n_5_[0]\,
      O => \add_ln19_4_reg_553[3]_i_3_n_5\
    );
\add_ln19_4_reg_553[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_145(4),
      I1 => \zext_ln28_1_cast_reg_523_reg_n_5_[4]\,
      O => \add_ln19_4_reg_553[6]_i_2_n_5\
    );
\add_ln19_4_reg_553_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln19_4_fu_267_p2(0),
      Q => add_ln19_4_reg_553(0),
      R => '0'
    );
\add_ln19_4_reg_553_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln19_4_fu_267_p2(1),
      Q => add_ln19_4_reg_553(1),
      R => '0'
    );
\add_ln19_4_reg_553_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln19_4_fu_267_p2(2),
      Q => add_ln19_4_reg_553(2),
      R => '0'
    );
\add_ln19_4_reg_553_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln19_4_fu_267_p2(3),
      Q => add_ln19_4_reg_553(3),
      R => '0'
    );
\add_ln19_4_reg_553_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln19_4_reg_553_reg[3]_i_1_n_5\,
      CO(2) => \add_ln19_4_reg_553_reg[3]_i_1_n_6\,
      CO(1) => \add_ln19_4_reg_553_reg[3]_i_1_n_7\,
      CO(0) => \add_ln19_4_reg_553_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul_reg_145(3 downto 0),
      O(3 downto 0) => add_ln19_4_fu_267_p2(3 downto 0),
      S(3) => \add_ln19_4_reg_553[3]_i_2_n_5\,
      S(2 downto 1) => phi_mul_reg_145(2 downto 1),
      S(0) => \add_ln19_4_reg_553[3]_i_3_n_5\
    );
\add_ln19_4_reg_553_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln19_4_fu_267_p2(4),
      Q => add_ln19_4_reg_553(4),
      R => '0'
    );
\add_ln19_4_reg_553_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln19_4_fu_267_p2(5),
      Q => add_ln19_4_reg_553(5),
      R => '0'
    );
\add_ln19_4_reg_553_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln19_4_fu_267_p2(6),
      Q => add_ln19_4_reg_553(6),
      R => '0'
    );
\add_ln19_4_reg_553_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln19_4_reg_553_reg[3]_i_1_n_5\,
      CO(3 downto 2) => \NLW_add_ln19_4_reg_553_reg[6]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln19_4_reg_553_reg[6]_i_1_n_7\,
      CO(0) => \add_ln19_4_reg_553_reg[6]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => phi_mul_reg_145(5 downto 4),
      O(3) => \NLW_add_ln19_4_reg_553_reg[6]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln19_4_fu_267_p2(6 downto 4),
      S(3) => '0',
      S(2 downto 1) => phi_mul_reg_145(6 downto 5),
      S(0) => \add_ln19_4_reg_553[6]_i_2_n_5\
    );
\add_ln19_reg_548[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul2_reg_157(3),
      I1 => \zext_ln28_1_cast_reg_523_reg_n_5_[4]\,
      O => \add_ln19_reg_548[3]_i_2_n_5\
    );
\add_ln19_reg_548[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul2_reg_157(2),
      O => \add_ln19_reg_548[3]_i_3_n_5\
    );
\add_ln19_reg_548[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul2_reg_157(1),
      O => \add_ln19_reg_548[3]_i_4_n_5\
    );
\add_ln19_reg_548[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul2_reg_157(0),
      I1 => \zext_ln28_1_cast_reg_523_reg_n_5_[0]\,
      O => \add_ln19_reg_548[3]_i_5_n_5\
    );
\add_ln19_reg_548_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln19_fu_262_p2(0),
      Q => add_ln19_reg_548(0),
      R => '0'
    );
\add_ln19_reg_548_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln19_fu_262_p2(1),
      Q => add_ln19_reg_548(1),
      R => '0'
    );
\add_ln19_reg_548_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln19_fu_262_p2(2),
      Q => add_ln19_reg_548(2),
      R => '0'
    );
\add_ln19_reg_548_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln19_fu_262_p2(3),
      Q => add_ln19_reg_548(3),
      R => '0'
    );
\add_ln19_reg_548_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln19_reg_548_reg[3]_i_1_n_5\,
      CO(2) => \add_ln19_reg_548_reg[3]_i_1_n_6\,
      CO(1) => \add_ln19_reg_548_reg[3]_i_1_n_7\,
      CO(0) => \add_ln19_reg_548_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul2_reg_157(3 downto 0),
      O(3 downto 0) => add_ln19_fu_262_p2(3 downto 0),
      S(3) => \add_ln19_reg_548[3]_i_2_n_5\,
      S(2) => \add_ln19_reg_548[3]_i_3_n_5\,
      S(1) => \add_ln19_reg_548[3]_i_4_n_5\,
      S(0) => \add_ln19_reg_548[3]_i_5_n_5\
    );
\add_ln19_reg_548_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln19_fu_262_p2(4),
      Q => add_ln19_reg_548(4),
      R => '0'
    );
\add_ln19_reg_548_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln19_fu_262_p2(5),
      Q => add_ln19_reg_548(5),
      R => '0'
    );
\add_ln19_reg_548_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln19_fu_262_p2(6),
      Q => add_ln19_reg_548(6),
      R => '0'
    );
\add_ln19_reg_548_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln19_reg_548_reg[3]_i_1_n_5\,
      CO(3 downto 2) => \NLW_add_ln19_reg_548_reg[6]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln19_reg_548_reg[6]_i_1_n_7\,
      CO(0) => \add_ln19_reg_548_reg[6]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => phi_mul2_reg_157(5 downto 4),
      O(3) => \NLW_add_ln19_reg_548_reg[6]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln19_fu_262_p2(6 downto 4),
      S(3) => '0',
      S(2 downto 0) => phi_mul2_reg_157(6 downto 4)
    );
\add_ln28_5_reg_620[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln28_12_fu_378_p1(2),
      I1 => zext_ln28_12_fu_378_p1(3),
      O => k_h_fu_356_p2(1)
    );
\add_ln28_5_reg_620[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln28_12_fu_378_p1(3),
      I1 => zext_ln28_12_fu_378_p1(2),
      O => sext_ln28_4_fu_388_p1(2)
    );
\add_ln28_5_reg_620[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => zext_ln28_12_fu_378_p1(3),
      I1 => zext_ln28_12_fu_378_p1(2),
      I2 => \zext_ln28_9_reg_571_reg_n_5_[3]\,
      O => \add_ln28_5_reg_620[3]_i_1_n_5\
    );
\add_ln28_5_reg_620[6]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zext_ln28_9_reg_571_reg_n_5_[4]\,
      O => \add_ln28_5_reg_620[6]_i_2_n_5\
    );
\add_ln28_5_reg_620[6]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zext_ln28_9_reg_571_reg_n_5_[5]\,
      O => \add_ln28_5_reg_620[6]_i_3_n_5\
    );
\add_ln28_5_reg_620[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \zext_ln28_9_reg_571_reg_n_5_[4]\,
      I1 => \zext_ln28_9_reg_571_reg_n_5_[5]\,
      O => \add_ln28_5_reg_620[6]_i_4_n_5\
    );
\add_ln28_5_reg_620[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => zext_ln28_12_fu_378_p1(3),
      I1 => zext_ln28_12_fu_378_p1(2),
      I2 => \zext_ln28_9_reg_571_reg_n_5_[3]\,
      O => \add_ln28_5_reg_620[6]_i_5_n_5\
    );
\add_ln28_5_reg_620_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2151,
      D => zext_ln28_12_fu_378_p1(2),
      Q => add_ln28_5_reg_620(0),
      R => '0'
    );
\add_ln28_5_reg_620_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2151,
      D => k_h_fu_356_p2(1),
      Q => add_ln28_5_reg_620(1),
      R => '0'
    );
\add_ln28_5_reg_620_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2151,
      D => sext_ln28_4_fu_388_p1(2),
      Q => add_ln28_5_reg_620(2),
      R => '0'
    );
\add_ln28_5_reg_620_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2151,
      D => \add_ln28_5_reg_620[3]_i_1_n_5\,
      Q => add_ln28_5_reg_620(3),
      R => '0'
    );
\add_ln28_5_reg_620_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2151,
      D => add_ln28_5_fu_417_p2(4),
      Q => add_ln28_5_reg_620(4),
      R => '0'
    );
\add_ln28_5_reg_620_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2151,
      D => add_ln28_5_fu_417_p2(5),
      Q => add_ln28_5_reg_620(5),
      R => '0'
    );
\add_ln28_5_reg_620_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2151,
      D => add_ln28_5_fu_417_p2(6),
      Q => add_ln28_5_reg_620(6),
      R => '0'
    );
\add_ln28_5_reg_620_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_add_ln28_5_reg_620_reg[6]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln28_5_reg_620_reg[6]_i_1_n_6\,
      CO(1) => \add_ln28_5_reg_620_reg[6]_i_1_n_7\,
      CO(0) => \add_ln28_5_reg_620_reg[6]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \zext_ln28_9_reg_571_reg_n_5_[4]\,
      DI(1) => \add_ln28_5_reg_620[6]_i_2_n_5\,
      DI(0) => \zext_ln28_9_reg_571_reg_n_5_[3]\,
      O(3 downto 1) => add_ln28_5_fu_417_p2(6 downto 4),
      O(0) => \NLW_add_ln28_5_reg_620_reg[6]_i_1_O_UNCONNECTED\(0),
      S(3) => \add_ln28_5_reg_620[6]_i_3_n_5\,
      S(2) => \add_ln28_5_reg_620[6]_i_4_n_5\,
      S(1) => \zext_ln28_9_reg_571_reg_n_5_[4]\,
      S(0) => \add_ln28_5_reg_620[6]_i_5_n_5\
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_1_fu_485_ap_ready,
      I1 => grp_depthwise_conv2d_fix_1_fu_485_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      O => grp_depthwise_conv2d_fix_1_fu_485_ap_done
    );
\ap_CS_fsm[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \out_d_0_reg_133_reg_n_5_[3]\,
      I1 => shl_ln_fu_293_p3(5),
      I2 => shl_ln_fu_293_p3(3),
      I3 => shl_ln_fu_293_p3(4),
      I4 => ap_CS_fsm_state2,
      O => grp_depthwise_conv2d_fix_1_fu_485_ap_ready
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_1_fu_485_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => ap_CS_fsm_state3,
      I3 => icmp_ln20_fu_305_p2,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAAA"
    )
        port map (
      I0 => Q(4),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_depthwise_conv2d_fix_1_fu_485_ap_start_reg,
      I3 => grp_depthwise_conv2d_fix_1_fu_485_ap_ready,
      I4 => Q(5),
      O => D(0)
    );
\ap_CS_fsm[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => Q(5),
      I1 => grp_depthwise_conv2d_fix_1_fu_485_ap_ready,
      I2 => grp_depthwise_conv2d_fix_1_fu_485_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      O => D(1)
    );
\ap_CS_fsm[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAAA"
    )
        port map (
      I0 => Q(7),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_depthwise_conv2d_fix_1_fu_485_ap_start_reg,
      I3 => grp_depthwise_conv2d_fix_1_fu_485_ap_ready,
      I4 => Q(8),
      O => D(2)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => ap_NS_fsm10_out,
      I1 => \ap_CS_fsm_reg_n_5_[3]\,
      I2 => out_h_0_reg_1690,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_d_0_reg_133_reg_n_5_[3]\,
      I2 => shl_ln_fu_293_p3(5),
      I3 => shl_ln_fu_293_p3(3),
      I4 => shl_ln_fu_293_p3(4),
      O => out_h_0_reg_1690
    );
\ap_CS_fsm[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => Q(8),
      I1 => grp_depthwise_conv2d_fix_1_fu_485_ap_ready,
      I2 => grp_depthwise_conv2d_fix_1_fu_485_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      O => D(3)
    );
\ap_CS_fsm[3]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2222222"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => icmp_ln20_fu_305_p2,
      I2 => zext_ln28_12_fu_378_p1(2),
      I3 => zext_ln28_12_fu_378_p1(3),
      I4 => \^output_r_ce0\,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \zext_ln28_1_cast_reg_523_reg_n_5_[4]\,
      I1 => \out_h_0_reg_169_reg_n_5_[3]\,
      I2 => \out_h_0_reg_169_reg_n_5_[0]\,
      I3 => \zext_ln28_1_cast_reg_523_reg_n_5_[0]\,
      I4 => \out_h_0_reg_169_reg_n_5_[2]\,
      I5 => \out_h_0_reg_169_reg_n_5_[1]\,
      O => icmp_ln20_fu_305_p2
    );
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[3]\,
      I1 => ap_NS_fsm10_out,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^input_r_ce0\,
      I1 => k_w_0_reg_227(1),
      I2 => k_w_0_reg_227(0),
      I3 => ap_CS_fsm_state5,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2A"
    )
        port map (
      I0 => \^output_r_ce0\,
      I1 => zext_ln28_12_fu_378_p1(2),
      I2 => zext_ln28_12_fu_378_p1(3),
      I3 => ap_CS_fsm_state10,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => k_w_0_reg_227(0),
      I1 => k_w_0_reg_227(1),
      I2 => \^input_r_ce0\,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_depthwise_conv2d_fix_1_fu_485_ap_done,
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \ap_CS_fsm_reg_n_5_[3]\,
      R => SR(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => SR(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => \^output_r_ce0\,
      R => SR(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => \^input_r_ce0\,
      R => SR(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => SR(0)
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state8,
      Q => ap_CS_fsm_state9,
      R => SR(0)
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state9,
      Q => ap_CS_fsm_state10,
      R => SR(0)
    );
\buffer_0_reg_193[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => k_w_0_reg_227(0),
      I2 => k_w_0_reg_227(1),
      I3 => \^input_r_ce0\,
      O => \buffer_0_reg_193[15]_i_1__0_n_5\
    );
\buffer_0_reg_193[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => k_w_0_reg_227(0),
      I1 => k_w_0_reg_227(1),
      I2 => \^input_r_ce0\,
      I3 => ap_CS_fsm_state5,
      O => \buffer_0_reg_193[15]_i_2_n_5\
    );
\buffer_0_reg_193_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_193[15]_i_2_n_5\,
      D => buffer_1_reg_215_reg(0),
      Q => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(0),
      R => \buffer_0_reg_193[15]_i_1__0_n_5\
    );
\buffer_0_reg_193_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_193[15]_i_2_n_5\,
      D => buffer_1_reg_215_reg(10),
      Q => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(10),
      R => \buffer_0_reg_193[15]_i_1__0_n_5\
    );
\buffer_0_reg_193_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_193[15]_i_2_n_5\,
      D => buffer_1_reg_215_reg(11),
      Q => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(11),
      R => \buffer_0_reg_193[15]_i_1__0_n_5\
    );
\buffer_0_reg_193_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_193[15]_i_2_n_5\,
      D => buffer_1_reg_215_reg(12),
      Q => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(12),
      R => \buffer_0_reg_193[15]_i_1__0_n_5\
    );
\buffer_0_reg_193_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_193[15]_i_2_n_5\,
      D => buffer_1_reg_215_reg(13),
      Q => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(13),
      R => \buffer_0_reg_193[15]_i_1__0_n_5\
    );
\buffer_0_reg_193_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_193[15]_i_2_n_5\,
      D => buffer_1_reg_215_reg(14),
      Q => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(14),
      R => \buffer_0_reg_193[15]_i_1__0_n_5\
    );
\buffer_0_reg_193_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_193[15]_i_2_n_5\,
      D => buffer_1_reg_215_reg(15),
      Q => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(15),
      R => \buffer_0_reg_193[15]_i_1__0_n_5\
    );
\buffer_0_reg_193_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_193[15]_i_2_n_5\,
      D => buffer_1_reg_215_reg(1),
      Q => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(1),
      R => \buffer_0_reg_193[15]_i_1__0_n_5\
    );
\buffer_0_reg_193_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_193[15]_i_2_n_5\,
      D => buffer_1_reg_215_reg(2),
      Q => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(2),
      R => \buffer_0_reg_193[15]_i_1__0_n_5\
    );
\buffer_0_reg_193_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_193[15]_i_2_n_5\,
      D => buffer_1_reg_215_reg(3),
      Q => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(3),
      R => \buffer_0_reg_193[15]_i_1__0_n_5\
    );
\buffer_0_reg_193_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_193[15]_i_2_n_5\,
      D => buffer_1_reg_215_reg(4),
      Q => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(4),
      R => \buffer_0_reg_193[15]_i_1__0_n_5\
    );
\buffer_0_reg_193_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_193[15]_i_2_n_5\,
      D => buffer_1_reg_215_reg(5),
      Q => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(5),
      R => \buffer_0_reg_193[15]_i_1__0_n_5\
    );
\buffer_0_reg_193_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_193[15]_i_2_n_5\,
      D => buffer_1_reg_215_reg(6),
      Q => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(6),
      R => \buffer_0_reg_193[15]_i_1__0_n_5\
    );
\buffer_0_reg_193_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_193[15]_i_2_n_5\,
      D => buffer_1_reg_215_reg(7),
      Q => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(7),
      R => \buffer_0_reg_193[15]_i_1__0_n_5\
    );
\buffer_0_reg_193_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_193[15]_i_2_n_5\,
      D => buffer_1_reg_215_reg(8),
      Q => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(8),
      R => \buffer_0_reg_193[15]_i_1__0_n_5\
    );
\buffer_0_reg_193_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_193[15]_i_2_n_5\,
      D => buffer_1_reg_215_reg(9),
      Q => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(9),
      R => \buffer_0_reg_193[15]_i_1__0_n_5\
    );
\buffer_1_reg_215[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEEE"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => \^output_r_ce0\,
      I2 => zext_ln28_12_fu_378_p1(2),
      I3 => zext_ln28_12_fu_378_p1(3),
      O => sel
    );
\buffer_1_reg_215_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_30_1_1_U39_n_8,
      Q => buffer_1_reg_215_reg(0),
      R => '0'
    );
\buffer_1_reg_215_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_30_1_1_U39_n_14,
      Q => buffer_1_reg_215_reg(10),
      R => '0'
    );
\buffer_1_reg_215_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_30_1_1_U39_n_13,
      Q => buffer_1_reg_215_reg(11),
      R => '0'
    );
\buffer_1_reg_215_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_30_1_1_U39_n_20,
      Q => buffer_1_reg_215_reg(12),
      R => '0'
    );
\buffer_1_reg_215_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_30_1_1_U39_n_19,
      Q => buffer_1_reg_215_reg(13),
      R => '0'
    );
\buffer_1_reg_215_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_30_1_1_U39_n_18,
      Q => buffer_1_reg_215_reg(14),
      R => '0'
    );
\buffer_1_reg_215_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_30_1_1_U39_n_17,
      Q => buffer_1_reg_215_reg(15),
      R => '0'
    );
\buffer_1_reg_215_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_30_1_1_U39_n_7,
      Q => buffer_1_reg_215_reg(1),
      R => '0'
    );
\buffer_1_reg_215_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_30_1_1_U39_n_6,
      Q => buffer_1_reg_215_reg(2),
      R => '0'
    );
\buffer_1_reg_215_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_30_1_1_U39_n_5,
      Q => buffer_1_reg_215_reg(3),
      R => '0'
    );
\buffer_1_reg_215_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_30_1_1_U39_n_12,
      Q => buffer_1_reg_215_reg(4),
      R => '0'
    );
\buffer_1_reg_215_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_30_1_1_U39_n_11,
      Q => buffer_1_reg_215_reg(5),
      R => '0'
    );
\buffer_1_reg_215_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_30_1_1_U39_n_10,
      Q => buffer_1_reg_215_reg(6),
      R => '0'
    );
\buffer_1_reg_215_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_30_1_1_U39_n_9,
      Q => buffer_1_reg_215_reg(7),
      R => '0'
    );
\buffer_1_reg_215_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_30_1_1_U39_n_16,
      Q => buffer_1_reg_215_reg(8),
      R => '0'
    );
\buffer_1_reg_215_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_30_1_1_U39_n_15,
      Q => buffer_1_reg_215_reg(9),
      R => '0'
    );
grp_depthwise_conv2d_fix_1_fu_485_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFC"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_1_fu_485_ap_ready,
      I1 => Q(7),
      I2 => Q(4),
      I3 => grp_depthwise_conv2d_fix_1_fu_485_ap_start_reg,
      O => \ap_CS_fsm_reg[28]\
    );
\k_h_0_reg_204[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0000000CAAAAAAA"
    )
        port map (
      I0 => zext_ln28_12_fu_378_p1(2),
      I1 => k_h_reg_610(0),
      I2 => \^input_r_ce0\,
      I3 => k_w_0_reg_227(1),
      I4 => k_w_0_reg_227(0),
      I5 => ap_CS_fsm_state5,
      O => \k_h_0_reg_204[0]_i_1__0_n_5\
    );
\k_h_0_reg_204[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0000000CAAAAAAA"
    )
        port map (
      I0 => zext_ln28_12_fu_378_p1(3),
      I1 => k_h_reg_610(1),
      I2 => \^input_r_ce0\,
      I3 => k_w_0_reg_227(1),
      I4 => k_w_0_reg_227(0),
      I5 => ap_CS_fsm_state5,
      O => \k_h_0_reg_204[1]_i_1__0_n_5\
    );
\k_h_0_reg_204_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_h_0_reg_204[0]_i_1__0_n_5\,
      Q => zext_ln28_12_fu_378_p1(2),
      R => '0'
    );
\k_h_0_reg_204_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_h_0_reg_204[1]_i_1__0_n_5\,
      Q => zext_ln28_12_fu_378_p1(3),
      R => '0'
    );
\k_h_reg_610[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => zext_ln28_12_fu_378_p1(2),
      I1 => \^output_r_ce0\,
      I2 => k_h_reg_610(0),
      O => \k_h_reg_610[0]_i_1__0_n_5\
    );
\k_h_reg_610[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => zext_ln28_12_fu_378_p1(2),
      I1 => zext_ln28_12_fu_378_p1(3),
      I2 => \^output_r_ce0\,
      I3 => k_h_reg_610(1),
      O => \k_h_reg_610[1]_i_1__0_n_5\
    );
\k_h_reg_610_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_h_reg_610[0]_i_1__0_n_5\,
      Q => k_h_reg_610(0),
      R => '0'
    );
\k_h_reg_610_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_h_reg_610[1]_i_1__0_n_5\,
      Q => k_h_reg_610(1),
      R => '0'
    );
\k_w_0_reg_227[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E200E200E200E2"
    )
        port map (
      I0 => k_w_0_reg_227(0),
      I1 => ap_CS_fsm_state10,
      I2 => k_w_reg_628(0),
      I3 => \^output_r_ce0\,
      I4 => zext_ln28_12_fu_378_p1(2),
      I5 => zext_ln28_12_fu_378_p1(3),
      O => \k_w_0_reg_227[0]_i_1__0_n_5\
    );
\k_w_0_reg_227[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E200E200E200E2"
    )
        port map (
      I0 => k_w_0_reg_227(1),
      I1 => ap_CS_fsm_state10,
      I2 => k_w_reg_628(1),
      I3 => \^output_r_ce0\,
      I4 => zext_ln28_12_fu_378_p1(2),
      I5 => zext_ln28_12_fu_378_p1(3),
      O => \k_w_0_reg_227[1]_i_1__0_n_5\
    );
\k_w_0_reg_227_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_w_0_reg_227[0]_i_1__0_n_5\,
      Q => k_w_0_reg_227(0),
      R => '0'
    );
\k_w_0_reg_227_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_w_0_reg_227[1]_i_1__0_n_5\,
      Q => k_w_0_reg_227(1),
      R => '0'
    );
\k_w_reg_628[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => k_w_0_reg_227(0),
      I1 => \^input_r_ce0\,
      I2 => k_w_reg_628(0),
      O => \k_w_reg_628[0]_i_1__0_n_5\
    );
\k_w_reg_628[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => k_w_0_reg_227(0),
      I1 => k_w_0_reg_227(1),
      I2 => \^input_r_ce0\,
      I3 => k_w_reg_628(1),
      O => \k_w_reg_628[1]_i_1__0_n_5\
    );
\k_w_reg_628_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_w_reg_628[0]_i_1__0_n_5\,
      Q => k_w_reg_628(0),
      R => '0'
    );
\k_w_reg_628_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_w_reg_628[1]_i_1__0_n_5\,
      Q => k_w_reg_628(1),
      R => '0'
    );
network_mul_mul_16s_16s_30_1_1_U39: entity work.bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1_17
     port map (
      O(3) => network_mul_mul_16s_16s_30_1_1_U39_n_5,
      O(2) => network_mul_mul_16s_16s_30_1_1_U39_n_6,
      O(1) => network_mul_mul_16s_16s_30_1_1_U39_n_7,
      O(0) => network_mul_mul_16s_16s_30_1_1_U39_n_8,
      Q(2) => ap_CS_fsm_state9,
      Q(1) => ap_CS_fsm_state8,
      Q(0) => \^output_r_ce0\,
      ap_clk => ap_clk,
      buffer_1_reg_215_reg(15 downto 0) => buffer_1_reg_215_reg(15 downto 0),
      grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(15 downto 0) => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(15 downto 0),
      kernel_0_q0(14 downto 0) => kernel_0_q0(14 downto 0),
      p(3) => network_mul_mul_16s_16s_30_1_1_U39_n_9,
      p(2) => network_mul_mul_16s_16s_30_1_1_U39_n_10,
      p(1) => network_mul_mul_16s_16s_30_1_1_U39_n_11,
      p(0) => network_mul_mul_16s_16s_30_1_1_U39_n_12,
      p_0(3) => network_mul_mul_16s_16s_30_1_1_U39_n_13,
      p_0(2) => network_mul_mul_16s_16s_30_1_1_U39_n_14,
      p_0(1) => network_mul_mul_16s_16s_30_1_1_U39_n_15,
      p_0(0) => network_mul_mul_16s_16s_30_1_1_U39_n_16,
      p_1(3) => network_mul_mul_16s_16s_30_1_1_U39_n_17,
      p_1(2) => network_mul_mul_16s_16s_30_1_1_U39_n_18,
      p_1(1) => network_mul_mul_16s_16s_30_1_1_U39_n_19,
      p_1(0) => network_mul_mul_16s_16s_30_1_1_U39_n_20,
      q0(15 downto 0) => q0(15 downto 0),
      zext_ln28_12_fu_378_p1(1 downto 0) => zext_ln28_12_fu_378_p1(3 downto 2)
    );
\out_d_0_reg_133[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_1_fu_485_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => ap_CS_fsm_state3,
      I3 => icmp_ln20_fu_305_p2,
      O => out_d_0_reg_133
    );
\out_d_0_reg_133[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => icmp_ln20_fu_305_p2,
      O => ap_NS_fsm11_out
    );
\out_d_0_reg_133_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => out_d_reg_561(0),
      Q => shl_ln_fu_293_p3(3),
      R => out_d_0_reg_133
    );
\out_d_0_reg_133_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => out_d_reg_561(1),
      Q => shl_ln_fu_293_p3(4),
      R => out_d_0_reg_133
    );
\out_d_0_reg_133_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => out_d_reg_561(2),
      Q => shl_ln_fu_293_p3(5),
      R => out_d_0_reg_133
    );
\out_d_0_reg_133_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => out_d_reg_561(3),
      Q => \out_d_0_reg_133_reg_n_5_[3]\,
      R => out_d_0_reg_133
    );
\out_d_reg_561[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_293_p3(3),
      O => out_d_fu_278_p2(0)
    );
\out_d_reg_561[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln_fu_293_p3(3),
      I1 => shl_ln_fu_293_p3(4),
      O => out_d_fu_278_p2(1)
    );
\out_d_reg_561[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => shl_ln_fu_293_p3(4),
      I1 => shl_ln_fu_293_p3(3),
      I2 => shl_ln_fu_293_p3(5),
      O => out_d_fu_278_p2(2)
    );
\out_d_reg_561[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => shl_ln_fu_293_p3(5),
      I1 => shl_ln_fu_293_p3(3),
      I2 => shl_ln_fu_293_p3(4),
      I3 => \out_d_0_reg_133_reg_n_5_[3]\,
      O => out_d_fu_278_p2(3)
    );
\out_d_reg_561_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_278_p2(0),
      Q => out_d_reg_561(0),
      R => '0'
    );
\out_d_reg_561_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_278_p2(1),
      Q => out_d_reg_561(1),
      R => '0'
    );
\out_d_reg_561_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_278_p2(2),
      Q => out_d_reg_561(2),
      R => '0'
    );
\out_d_reg_561_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_278_p2(3),
      Q => out_d_reg_561(3),
      R => '0'
    );
\out_h_0_reg_169[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFF0000"
    )
        port map (
      I0 => shl_ln_fu_293_p3(4),
      I1 => shl_ln_fu_293_p3(3),
      I2 => shl_ln_fu_293_p3(5),
      I3 => \out_d_0_reg_133_reg_n_5_[3]\,
      I4 => ap_CS_fsm_state2,
      I5 => ap_NS_fsm10_out,
      O => out_h_0_reg_169
    );
\out_h_0_reg_169[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8400000000000000"
    )
        port map (
      I0 => out_w_0_reg_181(0),
      I1 => \ap_CS_fsm_reg_n_5_[3]\,
      I2 => \zext_ln28_1_cast_reg_523_reg_n_5_[0]\,
      I3 => \out_h_0_reg_169[3]_i_3_n_5\,
      I4 => out_w_0_reg_181(2),
      I5 => out_w_0_reg_181(1),
      O => ap_NS_fsm10_out
    );
\out_h_0_reg_169[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => out_w_0_reg_181(3),
      I1 => \zext_ln28_1_cast_reg_523_reg_n_5_[4]\,
      O => \out_h_0_reg_169[3]_i_3_n_5\
    );
\out_h_0_reg_169_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_h_reg_579(0),
      Q => \out_h_0_reg_169_reg_n_5_[0]\,
      R => out_h_0_reg_169
    );
\out_h_0_reg_169_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_h_reg_579(1),
      Q => \out_h_0_reg_169_reg_n_5_[1]\,
      R => out_h_0_reg_169
    );
\out_h_0_reg_169_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_h_reg_579(2),
      Q => \out_h_0_reg_169_reg_n_5_[2]\,
      R => out_h_0_reg_169
    );
\out_h_0_reg_169_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_h_reg_579(3),
      Q => \out_h_0_reg_169_reg_n_5_[3]\,
      R => out_h_0_reg_169
    );
\out_h_reg_579[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_h_0_reg_169_reg_n_5_[0]\,
      O => out_h_fu_310_p2(0)
    );
\out_h_reg_579[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_h_0_reg_169_reg_n_5_[0]\,
      I1 => \out_h_0_reg_169_reg_n_5_[1]\,
      O => out_h_fu_310_p2(1)
    );
\out_h_reg_579[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \out_h_0_reg_169_reg_n_5_[0]\,
      I1 => \out_h_0_reg_169_reg_n_5_[1]\,
      I2 => \out_h_0_reg_169_reg_n_5_[2]\,
      O => out_h_fu_310_p2(2)
    );
\out_h_reg_579[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \out_h_0_reg_169_reg_n_5_[2]\,
      I1 => \out_h_0_reg_169_reg_n_5_[1]\,
      I2 => \out_h_0_reg_169_reg_n_5_[0]\,
      I3 => \out_h_0_reg_169_reg_n_5_[3]\,
      O => out_h_fu_310_p2(3)
    );
\out_h_reg_579_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_h_fu_310_p2(0),
      Q => out_h_reg_579(0),
      R => '0'
    );
\out_h_reg_579_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_h_fu_310_p2(1),
      Q => out_h_reg_579(1),
      R => '0'
    );
\out_h_reg_579_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_h_fu_310_p2(2),
      Q => out_h_reg_579(2),
      R => '0'
    );
\out_h_reg_579_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_h_fu_310_p2(3),
      Q => out_h_reg_579(3),
      R => '0'
    );
\out_w_0_reg_181[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => icmp_ln20_fu_305_p2,
      O => out_w_0_reg_1810
    );
\out_w_0_reg_181[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^output_r_ce0\,
      I1 => zext_ln28_12_fu_378_p1(3),
      I2 => zext_ln28_12_fu_378_p1(2),
      O => grp_depthwise_conv2d_fix_1_fu_485_output_r_we0
    );
\out_w_0_reg_181_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_depthwise_conv2d_fix_1_fu_485_output_r_we0,
      D => out_w_reg_592(0),
      Q => out_w_0_reg_181(0),
      R => out_w_0_reg_1810
    );
\out_w_0_reg_181_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_depthwise_conv2d_fix_1_fu_485_output_r_we0,
      D => out_w_reg_592(1),
      Q => out_w_0_reg_181(1),
      R => out_w_0_reg_1810
    );
\out_w_0_reg_181_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_depthwise_conv2d_fix_1_fu_485_output_r_we0,
      D => out_w_reg_592(2),
      Q => out_w_0_reg_181(2),
      R => out_w_0_reg_1810
    );
\out_w_0_reg_181_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_depthwise_conv2d_fix_1_fu_485_output_r_we0,
      D => out_w_reg_592(3),
      Q => out_w_0_reg_181(3),
      R => out_w_0_reg_1810
    );
\out_w_reg_592[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_w_0_reg_181(0),
      O => out_w_fu_340_p2(0)
    );
\out_w_reg_592[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_w_0_reg_181(0),
      I1 => out_w_0_reg_181(1),
      O => out_w_fu_340_p2(1)
    );
\out_w_reg_592[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => out_w_0_reg_181(0),
      I1 => out_w_0_reg_181(1),
      I2 => out_w_0_reg_181(2),
      O => out_w_fu_340_p2(2)
    );
\out_w_reg_592[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => out_w_0_reg_181(2),
      I1 => out_w_0_reg_181(1),
      I2 => out_w_0_reg_181(0),
      I3 => out_w_0_reg_181(3),
      O => out_w_fu_340_p2(3)
    );
\out_w_reg_592_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_5_[3]\,
      D => out_w_fu_340_p2(0),
      Q => out_w_reg_592(0),
      R => '0'
    );
\out_w_reg_592_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_5_[3]\,
      D => out_w_fu_340_p2(1),
      Q => out_w_reg_592(1),
      R => '0'
    );
\out_w_reg_592_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_5_[3]\,
      D => out_w_fu_340_p2(2),
      Q => out_w_reg_592(2),
      R => '0'
    );
\out_w_reg_592_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_5_[3]\,
      D => out_w_fu_340_p2(3),
      Q => out_w_reg_592(3),
      R => '0'
    );
\phi_mul2_reg_157_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln19_reg_548(0),
      Q => phi_mul2_reg_157(0),
      R => out_d_0_reg_133
    );
\phi_mul2_reg_157_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln19_reg_548(1),
      Q => phi_mul2_reg_157(1),
      R => out_d_0_reg_133
    );
\phi_mul2_reg_157_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln19_reg_548(2),
      Q => phi_mul2_reg_157(2),
      R => out_d_0_reg_133
    );
\phi_mul2_reg_157_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln19_reg_548(3),
      Q => phi_mul2_reg_157(3),
      R => out_d_0_reg_133
    );
\phi_mul2_reg_157_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln19_reg_548(4),
      Q => phi_mul2_reg_157(4),
      R => out_d_0_reg_133
    );
\phi_mul2_reg_157_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln19_reg_548(5),
      Q => phi_mul2_reg_157(5),
      R => out_d_0_reg_133
    );
\phi_mul2_reg_157_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln19_reg_548(6),
      Q => phi_mul2_reg_157(6),
      R => out_d_0_reg_133
    );
\phi_mul_reg_145_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln19_4_reg_553(0),
      Q => phi_mul_reg_145(0),
      R => out_d_0_reg_133
    );
\phi_mul_reg_145_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln19_4_reg_553(1),
      Q => phi_mul_reg_145(1),
      R => out_d_0_reg_133
    );
\phi_mul_reg_145_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln19_4_reg_553(2),
      Q => phi_mul_reg_145(2),
      R => out_d_0_reg_133
    );
\phi_mul_reg_145_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln19_4_reg_553(3),
      Q => phi_mul_reg_145(3),
      R => out_d_0_reg_133
    );
\phi_mul_reg_145_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln19_4_reg_553(4),
      Q => phi_mul_reg_145(4),
      R => out_d_0_reg_133
    );
\phi_mul_reg_145_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln19_4_reg_553(5),
      Q => phi_mul_reg_145(5),
      R => out_d_0_reg_133
    );
\phi_mul_reg_145_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln19_4_reg_553(6),
      Q => phi_mul_reg_145(6),
      R => out_d_0_reg_133
    );
\q0_reg_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"557F7FFFAA808000"
    )
        port map (
      I0 => shl_ln_fu_293_p3(5),
      I1 => shl_ln_fu_293_p3(3),
      I2 => k_w_0_reg_227(0),
      I3 => k_w_0_reg_227(1),
      I4 => shl_ln_fu_293_p3(4),
      I5 => \out_d_0_reg_133_reg_n_5_[3]\,
      O => zext_ln28_16_fu_473_p1(3)
    );
q0_reg_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1777E888"
    )
        port map (
      I0 => shl_ln_fu_293_p3(4),
      I1 => k_w_0_reg_227(1),
      I2 => k_w_0_reg_227(0),
      I3 => shl_ln_fu_293_p3(3),
      I4 => shl_ln_fu_293_p3(5),
      O => zext_ln28_16_fu_473_p1(2)
    );
q0_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C00C8EE88EE80CC0"
    )
        port map (
      I0 => add_ln28_5_reg_620(0),
      I1 => add_ln28_5_reg_620(1),
      I2 => k_w_0_reg_227(1),
      I3 => shl_ln_fu_293_p3(4),
      I4 => k_w_0_reg_227(0),
      I5 => shl_ln_fu_293_p3(3),
      O => q0_reg_i_12_n_5
    );
\q0_reg_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(5),
      I1 => \^input_r_ce0\,
      O => SeparableConv2D_2_w_1_ce0
    );
\q0_reg_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(8),
      I1 => \^input_r_ce0\,
      O => SeparableConv2D_3_w_1_ce0
    );
\q0_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777F7FFF88808000"
    )
        port map (
      I0 => add_ln28_5_reg_620(5),
      I1 => add_ln28_5_reg_620(4),
      I2 => add_ln28_5_reg_620(3),
      I3 => \q0_reg_i_9__0_n_5\,
      I4 => zext_ln28_16_fu_473_p1(3),
      I5 => add_ln28_5_reg_620(6),
      O => \add_ln28_5_reg_620_reg[5]_0\(6)
    );
\q0_reg_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17FFE800"
    )
        port map (
      I0 => zext_ln28_16_fu_473_p1(3),
      I1 => \q0_reg_i_9__0_n_5\,
      I2 => add_ln28_5_reg_620(3),
      I3 => add_ln28_5_reg_620(4),
      I4 => add_ln28_5_reg_620(5),
      O => \add_ln28_5_reg_620_reg[5]_0\(5)
    );
\q0_reg_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => add_ln28_5_reg_620(3),
      I1 => \q0_reg_i_9__0_n_5\,
      I2 => zext_ln28_16_fu_473_p1(3),
      I3 => add_ln28_5_reg_620(4),
      O => \add_ln28_5_reg_620_reg[5]_0\(4)
    );
\q0_reg_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln28_5_reg_620(3),
      I1 => zext_ln28_16_fu_473_p1(3),
      I2 => \q0_reg_i_9__0_n_5\,
      O => \add_ln28_5_reg_620_reg[5]_0\(3)
    );
\q0_reg_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln28_5_reg_620(2),
      I1 => zext_ln28_16_fu_473_p1(2),
      I2 => q0_reg_i_12_n_5,
      O => \add_ln28_5_reg_620_reg[5]_0\(2)
    );
\q0_reg_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => add_ln28_5_reg_620(1),
      I1 => k_w_0_reg_227(1),
      I2 => shl_ln_fu_293_p3(4),
      I3 => shl_ln_fu_293_p3(3),
      I4 => k_w_0_reg_227(0),
      I5 => add_ln28_5_reg_620(0),
      O => \add_ln28_5_reg_620_reg[5]_0\(1)
    );
\q0_reg_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => k_w_0_reg_227(0),
      I1 => shl_ln_fu_293_p3(3),
      I2 => add_ln28_5_reg_620(0),
      O => \add_ln28_5_reg_620_reg[5]_0\(0)
    );
\q0_reg_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => zext_ln28_16_fu_473_p1(2),
      I1 => q0_reg_i_12_n_5,
      I2 => add_ln28_5_reg_620(2),
      O => \q0_reg_i_9__0_n_5\
    );
ram_reg_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_0_16,
      I2 => ram_reg_0_1,
      I3 => \ram_reg_0_i_44__0_n_5\,
      I4 => ram_reg_0_17,
      I5 => ram_reg_0_18,
      O => ADDRARDADDR(5)
    );
ram_reg_0_i_102: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_113_n_5,
      CO(3) => ram_reg_0_i_102_n_5,
      CO(2) => ram_reg_0_i_102_n_6,
      CO(1) => ram_reg_0_i_102_n_7,
      CO(0) => ram_reg_0_i_102_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_depthwise_conv2d_fix_1_fu_485_input_r_address0(7 downto 4),
      S(3 downto 0) => tmp1_reg_615(7 downto 4)
    );
ram_reg_0_i_105: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_105_n_5,
      CO(2) => ram_reg_0_i_105_n_6,
      CO(1) => ram_reg_0_i_105_n_7,
      CO(0) => ram_reg_0_i_105_n_8,
      CYINIT => '0',
      DI(3 downto 0) => tmp3_reg_584(3 downto 0),
      O(3 downto 0) => grp_depthwise_conv2d_fix_1_fu_485_output_r_address0(3 downto 0),
      S(3) => ram_reg_0_i_156_n_5,
      S(2) => ram_reg_0_i_157_n_5,
      S(1) => ram_reg_0_i_158_n_5,
      S(0) => ram_reg_0_i_159_n_5
    );
ram_reg_0_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_0_13,
      I2 => ram_reg_0_1,
      I3 => \ram_reg_0_i_48__0_n_5\,
      I4 => ram_reg_0_14,
      I5 => ram_reg_0_15,
      O => ADDRARDADDR(4)
    );
ram_reg_0_i_113: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_113_n_5,
      CO(2) => ram_reg_0_i_113_n_6,
      CO(1) => ram_reg_0_i_113_n_7,
      CO(0) => ram_reg_0_i_113_n_8,
      CYINIT => '0',
      DI(3 downto 0) => tmp1_reg_615(3 downto 0),
      O(3 downto 0) => grp_depthwise_conv2d_fix_1_fu_485_input_r_address0(3 downto 0),
      S(3) => ram_reg_0_i_202_n_5,
      S(2) => ram_reg_0_i_203_n_5,
      S(1) => ram_reg_0_i_204_n_5,
      S(0) => ram_reg_0_i_205_n_5
    );
ram_reg_0_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_0_10,
      I2 => ram_reg_0_1,
      I3 => \ram_reg_0_i_52__0_n_5\,
      I4 => ram_reg_0_11,
      I5 => ram_reg_0_12,
      O => ADDRARDADDR(3)
    );
ram_reg_0_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_0_7,
      I2 => ram_reg_0_1,
      I3 => \ram_reg_0_i_56__0_n_5\,
      I4 => ram_reg_0_8,
      I5 => ram_reg_0_9,
      O => ADDRARDADDR(2)
    );
ram_reg_0_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_0_4,
      I2 => ram_reg_0_1,
      I3 => \ram_reg_0_i_60__0_n_5\,
      I4 => ram_reg_0_5,
      I5 => ram_reg_0_6,
      O => ADDRARDADDR(1)
    );
ram_reg_0_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55540054"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_0_0,
      I2 => \ram_reg_0_i_64__0_n_5\,
      I3 => ram_reg_0_1,
      I4 => ram_reg_0_2,
      I5 => ram_reg_0_3,
      O => ADDRARDADDR(0)
    );
ram_reg_0_i_156: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp3_reg_584(3),
      I1 => zext_ln24_reg_602_reg(3),
      O => ram_reg_0_i_156_n_5
    );
ram_reg_0_i_157: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp3_reg_584(2),
      I1 => zext_ln24_reg_602_reg(2),
      O => ram_reg_0_i_157_n_5
    );
ram_reg_0_i_158: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp3_reg_584(1),
      I1 => zext_ln24_reg_602_reg(1),
      O => ram_reg_0_i_158_n_5
    );
ram_reg_0_i_159: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp3_reg_584(0),
      I1 => zext_ln24_reg_602_reg(0),
      O => ram_reg_0_i_159_n_5
    );
\ram_reg_0_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => ram_reg_0_i_77_n_5,
      I1 => Q(1),
      I2 => Q(6),
      I3 => Q(9),
      I4 => Q(0),
      I5 => ram_reg_0_31,
      O => d0(1)
    );
\ram_reg_0_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => ram_reg_0_i_79_n_5,
      I1 => Q(1),
      I2 => Q(6),
      I3 => Q(9),
      I4 => Q(0),
      I5 => ram_reg_0_32,
      O => d0(0)
    );
\ram_reg_0_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF32FFCEFF02"
    )
        port map (
      I0 => \ram_reg_0_i_81__0_n_5\,
      I1 => Q(1),
      I2 => MemBank_B_address012_out,
      I3 => input_data_data_V_0_ack_out,
      I4 => grp_depthwise_conv2d_fix_fu_581_output_r_we0,
      I5 => ram_reg_2_1(0),
      O => WEA(0)
    );
ram_reg_0_i_202: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => C(3),
      I1 => tmp1_reg_615(3),
      O => ram_reg_0_i_202_n_5
    );
ram_reg_0_i_203: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999955556666AAA"
    )
        port map (
      I0 => out_w_0_reg_181(2),
      I1 => k_w_0_reg_227(1),
      I2 => k_w_0_reg_227(0),
      I3 => out_w_0_reg_181(0),
      I4 => out_w_0_reg_181(1),
      I5 => tmp1_reg_615(2),
      O => ram_reg_0_i_203_n_5
    );
ram_reg_0_i_204: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => k_w_0_reg_227(1),
      I1 => out_w_0_reg_181(1),
      I2 => out_w_0_reg_181(0),
      I3 => k_w_0_reg_227(0),
      I4 => tmp1_reg_615(1),
      O => ram_reg_0_i_204_n_5
    );
ram_reg_0_i_205: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => out_w_0_reg_181(0),
      I1 => k_w_0_reg_227(0),
      I2 => tmp1_reg_615(0),
      O => ram_reg_0_i_205_n_5
    );
ram_reg_0_i_227: unisim.vcomponents.LUT6
    generic map(
      INIT => X"377F7F7FC8808080"
    )
        port map (
      I0 => k_w_0_reg_227(1),
      I1 => out_w_0_reg_181(2),
      I2 => out_w_0_reg_181(1),
      I3 => out_w_0_reg_181(0),
      I4 => k_w_0_reg_227(0),
      I5 => out_w_0_reg_181(3),
      O => C(3)
    );
\ram_reg_0_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_1_fu_485_input_r_address0(9),
      I1 => MemBank_B_address010_out,
      I2 => grp_padding2d_fix16_fu_443_output_r_address0(9),
      I3 => ram_reg_0_33(9),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_34,
      O => \ram_reg_0_i_28__0_n_5\
    );
\ram_reg_0_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_1_fu_485_input_r_address0(8),
      I1 => MemBank_B_address010_out,
      I2 => grp_padding2d_fix16_fu_443_output_r_address0(8),
      I3 => ram_reg_0_33(8),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_34,
      O => \ram_reg_0_i_32__0_n_5\
    );
\ram_reg_0_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_1_fu_485_output_r_address0(10),
      I1 => MemBank_B_address010_out,
      I2 => ram_reg_0_35(10),
      I3 => output_r_address0(10),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_34,
      O => \i_count_2_reg_299_reg[10]\
    );
\ram_reg_0_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_1_fu_485_input_r_address0(7),
      I1 => MemBank_B_address010_out,
      I2 => grp_padding2d_fix16_fu_443_output_r_address0(7),
      I3 => ram_reg_0_33(7),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_34,
      O => \ram_reg_0_i_36__0_n_5\
    );
\ram_reg_0_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_1_fu_485_output_r_address0(9),
      I1 => MemBank_B_address010_out,
      I2 => ram_reg_0_35(9),
      I3 => output_r_address0(9),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_34,
      O => \i_count_2_reg_299_reg[9]\
    );
\ram_reg_0_i_40__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_1_fu_485_input_r_address0(6),
      I1 => MemBank_B_address010_out,
      I2 => grp_padding2d_fix16_fu_443_output_r_address0(6),
      I3 => ram_reg_0_33(6),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_34,
      O => \ram_reg_0_i_40__0_n_5\
    );
\ram_reg_0_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_1_fu_485_output_r_address0(8),
      I1 => MemBank_B_address010_out,
      I2 => ram_reg_0_35(8),
      I3 => output_r_address0(8),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_34,
      O => \i_count_2_reg_299_reg[8]\
    );
\ram_reg_0_i_44__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_1_fu_485_input_r_address0(5),
      I1 => MemBank_B_address010_out,
      I2 => grp_padding2d_fix16_fu_443_output_r_address0(5),
      I3 => ram_reg_0_33(5),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_34,
      O => \ram_reg_0_i_44__0_n_5\
    );
\ram_reg_0_i_46__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_1_fu_485_output_r_address0(7),
      I1 => MemBank_B_address010_out,
      I2 => ram_reg_0_35(7),
      I3 => output_r_address0(7),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_34,
      O => \i_count_2_reg_299_reg[7]\
    );
\ram_reg_0_i_48__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_1_fu_485_input_r_address0(4),
      I1 => MemBank_B_address010_out,
      I2 => grp_padding2d_fix16_fu_443_output_r_address0(4),
      I3 => ram_reg_0_33(4),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_34,
      O => \ram_reg_0_i_48__0_n_5\
    );
\ram_reg_0_i_50__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_1_fu_485_output_r_address0(6),
      I1 => MemBank_B_address010_out,
      I2 => ram_reg_0_35(6),
      I3 => output_r_address0(6),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_34,
      O => \i_count_2_reg_299_reg[6]\
    );
\ram_reg_0_i_52__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_1_fu_485_input_r_address0(3),
      I1 => MemBank_B_address010_out,
      I2 => grp_padding2d_fix16_fu_443_output_r_address0(3),
      I3 => ram_reg_0_33(3),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_34,
      O => \ram_reg_0_i_52__0_n_5\
    );
\ram_reg_0_i_54__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_1_fu_485_output_r_address0(5),
      I1 => MemBank_B_address010_out,
      I2 => ram_reg_0_35(5),
      I3 => output_r_address0(5),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_34,
      O => \i_count_2_reg_299_reg[5]\
    );
\ram_reg_0_i_56__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_1_fu_485_input_r_address0(2),
      I1 => MemBank_B_address010_out,
      I2 => grp_padding2d_fix16_fu_443_output_r_address0(2),
      I3 => ram_reg_0_33(2),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_34,
      O => \ram_reg_0_i_56__0_n_5\
    );
\ram_reg_0_i_58__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_1_fu_485_output_r_address0(4),
      I1 => MemBank_B_address010_out,
      I2 => ram_reg_0_35(4),
      I3 => output_r_address0(4),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_34,
      O => \i_count_2_reg_299_reg[4]\
    );
ram_reg_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_0_28,
      I2 => ram_reg_0_1,
      I3 => \ram_reg_0_i_28__0_n_5\,
      I4 => ram_reg_0_29,
      I5 => ram_reg_0_30,
      O => ADDRARDADDR(9)
    );
\ram_reg_0_i_60__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_1_fu_485_input_r_address0(1),
      I1 => MemBank_B_address010_out,
      I2 => grp_padding2d_fix16_fu_443_output_r_address0(1),
      I3 => ram_reg_0_33(1),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_34,
      O => \ram_reg_0_i_60__0_n_5\
    );
\ram_reg_0_i_62__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_1_fu_485_output_r_address0(3),
      I1 => MemBank_B_address010_out,
      I2 => ram_reg_0_35(3),
      I3 => output_r_address0(3),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_34,
      O => \i_count_2_reg_299_reg[3]\
    );
\ram_reg_0_i_64__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_1_fu_485_input_r_address0(0),
      I1 => MemBank_B_address010_out,
      I2 => grp_padding2d_fix16_fu_443_output_r_address0(0),
      I3 => ram_reg_0_33(0),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_34,
      O => \ram_reg_0_i_64__0_n_5\
    );
\ram_reg_0_i_66__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_1_fu_485_output_r_address0(2),
      I1 => MemBank_B_address010_out,
      I2 => ram_reg_0_35(2),
      I3 => output_r_address0(2),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_34,
      O => \i_count_2_reg_299_reg[2]\
    );
ram_reg_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_0_25,
      I2 => ram_reg_0_1,
      I3 => \ram_reg_0_i_32__0_n_5\,
      I4 => ram_reg_0_26,
      I5 => ram_reg_0_27,
      O => ADDRARDADDR(8)
    );
\ram_reg_0_i_70__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_1_fu_485_output_r_address0(1),
      I1 => MemBank_B_address010_out,
      I2 => ram_reg_0_35(1),
      I3 => output_r_address0(1),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_34,
      O => \i_count_2_reg_299_reg[1]\
    );
\ram_reg_0_i_74__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_1_fu_485_output_r_address0(0),
      I1 => MemBank_B_address010_out,
      I2 => ram_reg_0_35(0),
      I3 => output_r_address0(0),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0_34,
      O => \i_count_2_reg_299_reg[0]\
    );
ram_reg_0_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => MemBank_B_address010_out,
      I1 => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(1),
      I2 => ram_reg_7_1(1),
      I3 => Q(2),
      I4 => Q(3),
      I5 => ram_reg_7_2(1),
      O => ram_reg_0_i_77_n_5
    );
ram_reg_0_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => MemBank_B_address010_out,
      I1 => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(0),
      I2 => ram_reg_7_1(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => ram_reg_7_2(0),
      O => ram_reg_0_i_79_n_5
    );
ram_reg_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_0_22,
      I2 => ram_reg_0_1,
      I3 => \ram_reg_0_i_36__0_n_5\,
      I4 => ram_reg_0_23,
      I5 => ram_reg_0_24,
      O => ADDRARDADDR(7)
    );
\ram_reg_0_i_81__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => MemBank_B_address010_out,
      I1 => grp_depthwise_conv2d_fix_1_fu_485_output_r_we0,
      I2 => MemBank_B_address01,
      I3 => E(0),
      I4 => MemBank_B_address011_out,
      I5 => ram_reg_7(0),
      O => \ram_reg_0_i_81__0_n_5\
    );
ram_reg_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_0_19,
      I2 => ram_reg_0_1,
      I3 => \ram_reg_0_i_40__0_n_5\,
      I4 => ram_reg_0_20,
      I5 => ram_reg_0_21,
      O => ADDRARDADDR(6)
    );
ram_reg_0_i_94: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_102_n_5,
      CO(3 downto 2) => NLW_ram_reg_0_i_94_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_0_i_94_n_7,
      CO(0) => ram_reg_0_i_94_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_ram_reg_0_i_94_O_UNCONNECTED(3),
      O(2) => input_r_address0(0),
      O(1 downto 0) => grp_depthwise_conv2d_fix_1_fu_485_input_r_address0(9 downto 8),
      S(3) => '0',
      S(2 downto 0) => tmp1_reg_615(10 downto 8)
    );
ram_reg_0_i_95: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_99_n_5,
      CO(3 downto 2) => NLW_ram_reg_0_i_95_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_0_i_95_n_7,
      CO(0) => ram_reg_0_i_95_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => tmp3_reg_584(9 downto 8),
      O(3) => NLW_ram_reg_0_i_95_O_UNCONNECTED(3),
      O(2 downto 0) => grp_depthwise_conv2d_fix_1_fu_485_output_r_address0(10 downto 8),
      S(3) => '0',
      S(2 downto 0) => tmp3_reg_584(10 downto 8)
    );
ram_reg_0_i_99: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_105_n_5,
      CO(3) => ram_reg_0_i_99_n_5,
      CO(2) => ram_reg_0_i_99_n_6,
      CO(1) => ram_reg_0_i_99_n_7,
      CO(0) => ram_reg_0_i_99_n_8,
      CYINIT => '0',
      DI(3 downto 0) => tmp3_reg_584(7 downto 4),
      O(3 downto 0) => grp_depthwise_conv2d_fix_1_fu_485_output_r_address0(7 downto 4),
      S(3 downto 0) => tmp3_reg_584(7 downto 4)
    );
\ram_reg_1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => ram_reg_1_i_3_n_5,
      I1 => Q(1),
      I2 => Q(6),
      I3 => Q(9),
      I4 => Q(0),
      I5 => ram_reg_1,
      O => d0(3)
    );
\ram_reg_1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => ram_reg_1_i_5_n_5,
      I1 => Q(1),
      I2 => Q(6),
      I3 => Q(9),
      I4 => Q(0),
      I5 => ram_reg_1_0,
      O => d0(2)
    );
ram_reg_1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => MemBank_B_address010_out,
      I1 => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(3),
      I2 => ram_reg_7_1(3),
      I3 => Q(2),
      I4 => Q(3),
      I5 => ram_reg_7_2(3),
      O => ram_reg_1_i_3_n_5
    );
ram_reg_1_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => MemBank_B_address010_out,
      I1 => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(2),
      I2 => ram_reg_7_1(2),
      I3 => Q(2),
      I4 => Q(3),
      I5 => ram_reg_7_2(2),
      O => ram_reg_1_i_5_n_5
    );
\ram_reg_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \ram_reg_2_i_4__0_n_5\,
      I1 => Q(1),
      I2 => Q(6),
      I3 => Q(9),
      I4 => Q(0),
      I5 => ram_reg_2,
      O => d0(5)
    );
\ram_reg_2_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \ram_reg_2_i_6__0_n_5\,
      I1 => Q(1),
      I2 => Q(6),
      I3 => Q(9),
      I4 => Q(0),
      I5 => ram_reg_2_0,
      O => d0(4)
    );
\ram_reg_2_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF32FFCEFF02"
    )
        port map (
      I0 => \ram_reg_0_i_81__0_n_5\,
      I1 => Q(1),
      I2 => MemBank_B_address012_out,
      I3 => input_data_data_V_0_ack_out,
      I4 => grp_depthwise_conv2d_fix_fu_581_output_r_we0,
      I5 => ram_reg_2_1(0),
      O => WEA(1)
    );
\ram_reg_2_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => MemBank_B_address010_out,
      I1 => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(5),
      I2 => ram_reg_7_1(5),
      I3 => Q(2),
      I4 => Q(3),
      I5 => ram_reg_7_2(5),
      O => \ram_reg_2_i_4__0_n_5\
    );
\ram_reg_2_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => MemBank_B_address010_out,
      I1 => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(4),
      I2 => ram_reg_7_1(4),
      I3 => Q(2),
      I4 => Q(3),
      I5 => ram_reg_7_2(4),
      O => \ram_reg_2_i_6__0_n_5\
    );
\ram_reg_3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => ram_reg_3_i_3_n_5,
      I1 => Q(1),
      I2 => Q(6),
      I3 => Q(9),
      I4 => Q(0),
      I5 => ram_reg_3,
      O => d0(7)
    );
\ram_reg_3_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => ram_reg_3_i_5_n_5,
      I1 => Q(1),
      I2 => Q(6),
      I3 => Q(9),
      I4 => Q(0),
      I5 => ram_reg_3_0,
      O => d0(6)
    );
ram_reg_3_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => MemBank_B_address010_out,
      I1 => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(7),
      I2 => ram_reg_7_1(7),
      I3 => Q(2),
      I4 => Q(3),
      I5 => ram_reg_7_2(7),
      O => ram_reg_3_i_3_n_5
    );
ram_reg_3_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => MemBank_B_address010_out,
      I1 => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(6),
      I2 => ram_reg_7_1(6),
      I3 => Q(2),
      I4 => Q(3),
      I5 => ram_reg_7_2(6),
      O => ram_reg_3_i_5_n_5
    );
\ram_reg_4_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \ram_reg_4_i_3__0_n_5\,
      I1 => Q(1),
      I2 => Q(6),
      I3 => Q(9),
      I4 => Q(0),
      I5 => ram_reg_4,
      O => d0(9)
    );
\ram_reg_4_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \ram_reg_4_i_5__0_n_5\,
      I1 => Q(1),
      I2 => Q(6),
      I3 => Q(9),
      I4 => Q(0),
      I5 => ram_reg_4_0,
      O => d0(8)
    );
\ram_reg_4_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => MemBank_B_address010_out,
      I1 => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(9),
      I2 => ram_reg_7_1(9),
      I3 => Q(2),
      I4 => Q(3),
      I5 => ram_reg_7_2(9),
      O => \ram_reg_4_i_3__0_n_5\
    );
\ram_reg_4_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => MemBank_B_address010_out,
      I1 => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(8),
      I2 => ram_reg_7_1(8),
      I3 => Q(2),
      I4 => Q(3),
      I5 => ram_reg_7_2(8),
      O => \ram_reg_4_i_5__0_n_5\
    );
\ram_reg_5_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => ram_reg_5_i_4_n_5,
      I1 => Q(1),
      I2 => Q(6),
      I3 => Q(9),
      I4 => Q(0),
      I5 => ram_reg_5,
      O => d0(11)
    );
\ram_reg_5_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => ram_reg_5_i_6_n_5,
      I1 => Q(1),
      I2 => Q(6),
      I3 => Q(9),
      I4 => Q(0),
      I5 => ram_reg_5_0,
      O => d0(10)
    );
\ram_reg_5_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF32FFCEFF02"
    )
        port map (
      I0 => \ram_reg_0_i_81__0_n_5\,
      I1 => Q(1),
      I2 => MemBank_B_address012_out,
      I3 => input_data_data_V_0_ack_out,
      I4 => grp_depthwise_conv2d_fix_fu_581_output_r_we0,
      I5 => ram_reg_2_1(0),
      O => \ap_CS_fsm_reg[5]_0\(0)
    );
ram_reg_5_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => MemBank_B_address010_out,
      I1 => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(11),
      I2 => ram_reg_7_1(11),
      I3 => Q(2),
      I4 => Q(3),
      I5 => ram_reg_7_2(11),
      O => ram_reg_5_i_4_n_5
    );
ram_reg_5_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => MemBank_B_address010_out,
      I1 => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(10),
      I2 => ram_reg_7_1(10),
      I3 => Q(2),
      I4 => Q(3),
      I5 => ram_reg_7_2(10),
      O => ram_reg_5_i_6_n_5
    );
\ram_reg_6_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => ram_reg_6_i_3_n_5,
      I1 => Q(1),
      I2 => Q(6),
      I3 => Q(9),
      I4 => Q(0),
      I5 => ram_reg_6,
      O => d0(13)
    );
\ram_reg_6_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => ram_reg_6_i_5_n_5,
      I1 => Q(1),
      I2 => Q(6),
      I3 => Q(9),
      I4 => Q(0),
      I5 => ram_reg_6_0,
      O => d0(12)
    );
ram_reg_6_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => MemBank_B_address010_out,
      I1 => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(13),
      I2 => ram_reg_7_1(13),
      I3 => Q(2),
      I4 => Q(3),
      I5 => ram_reg_7_2(13),
      O => ram_reg_6_i_3_n_5
    );
ram_reg_6_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => MemBank_B_address010_out,
      I1 => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(12),
      I2 => ram_reg_7_1(12),
      I3 => Q(2),
      I4 => Q(3),
      I5 => ram_reg_7_2(12),
      O => ram_reg_6_i_5_n_5
    );
ram_reg_7_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => ram_reg_7_i_4_n_5,
      I1 => Q(1),
      I2 => Q(6),
      I3 => Q(9),
      I4 => Q(0),
      I5 => ram_reg_7_0,
      O => d0(15)
    );
\ram_reg_7_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \ram_reg_7_i_6__0_n_5\,
      I1 => Q(1),
      I2 => Q(6),
      I3 => Q(9),
      I4 => Q(0),
      I5 => ram_reg_7_3,
      O => d0(14)
    );
\ram_reg_7_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF32FFCEFF02"
    )
        port map (
      I0 => \ram_reg_0_i_81__0_n_5\,
      I1 => Q(1),
      I2 => MemBank_B_address012_out,
      I3 => input_data_data_V_0_ack_out,
      I4 => grp_depthwise_conv2d_fix_fu_581_output_r_we0,
      I5 => ram_reg_2_1(0),
      O => \ap_CS_fsm_reg[5]_0\(1)
    );
ram_reg_7_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => MemBank_B_address010_out,
      I1 => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(15),
      I2 => ram_reg_7_1(15),
      I3 => Q(2),
      I4 => Q(3),
      I5 => ram_reg_7_2(15),
      O => ram_reg_7_i_4_n_5
    );
\ram_reg_7_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => MemBank_B_address010_out,
      I1 => grp_depthwise_conv2d_fix_1_fu_485_output_r_d0(14),
      I2 => ram_reg_7_1(14),
      I3 => Q(2),
      I4 => Q(3),
      I5 => ram_reg_7_2(14),
      O => \ram_reg_7_i_6__0_n_5\
    );
\tmp1_reg_615[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => zext_ln28_12_fu_378_p1(3),
      I1 => zext_ln28_12_fu_378_p1(2),
      I2 => \^output_r_ce0\,
      O => buffer_1_reg_2151
    );
\tmp1_reg_615[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A20202020A0A0A0"
    )
        port map (
      I0 => \zext_ln28_1_cast_reg_523_reg_n_5_[4]\,
      I1 => \zext_ln28_1_cast_reg_523_reg_n_5_[0]\,
      I2 => phi_mul_reg_145(6),
      I3 => phi_mul_reg_145(4),
      I4 => \tmp1_reg_615[10]_i_4_n_5\,
      I5 => phi_mul_reg_145(5),
      O => \tmp1_reg_615[10]_i_3_n_5\
    );
\tmp1_reg_615[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFEE80EE88000"
    )
        port map (
      I0 => phi_mul_reg_145(2),
      I1 => \tmp1_reg_615[10]_i_5_n_5\,
      I2 => \out_h_0_reg_169_reg_n_5_[2]\,
      I3 => \tmp1_reg_615[10]_i_6_n_5\,
      I4 => \out_h_0_reg_169_reg_n_5_[3]\,
      I5 => phi_mul_reg_145(3),
      O => \tmp1_reg_615[10]_i_4_n_5\
    );
\tmp1_reg_615[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3BEBE3C00282800"
    )
        port map (
      I0 => phi_mul_reg_145(0),
      I1 => zext_ln28_12_fu_378_p1(3),
      I2 => \out_h_0_reg_169_reg_n_5_[1]\,
      I3 => \out_h_0_reg_169_reg_n_5_[0]\,
      I4 => zext_ln28_12_fu_378_p1(2),
      I5 => phi_mul_reg_145(1),
      O => \tmp1_reg_615[10]_i_5_n_5\
    );
\tmp1_reg_615[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E8A0"
    )
        port map (
      I0 => \out_h_0_reg_169_reg_n_5_[1]\,
      I1 => zext_ln28_12_fu_378_p1(2),
      I2 => zext_ln28_12_fu_378_p1(3),
      I3 => \out_h_0_reg_169_reg_n_5_[0]\,
      O => \tmp1_reg_615[10]_i_6_n_5\
    );
\tmp1_reg_615[1]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp1_reg_615[9]_i_15_n_5\,
      O => \tmp1_reg_615[1]_i_2_n_5\
    );
\tmp1_reg_615[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"609F9F6000000000"
    )
        port map (
      I0 => \out_h_0_reg_169_reg_n_5_[0]\,
      I1 => zext_ln28_12_fu_378_p1(2),
      I2 => phi_mul_reg_145(0),
      I3 => phi_mul_reg_145(1),
      I4 => tmp4_cast_fu_398_p1(1),
      I5 => \zext_ln28_1_cast_reg_523_reg_n_5_[0]\,
      O => \tmp1_reg_615[1]_i_3_n_5\
    );
\tmp1_reg_615[1]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp1_reg_615[9]_i_15_n_5\,
      O => \tmp1_reg_615[1]_i_4_n_5\
    );
\tmp1_reg_615[1]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp1_reg_615[5]_i_7_n_5\,
      O => \tmp1_reg_615[1]_i_5_n_5\
    );
\tmp1_reg_615[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"609F9F6000000000"
    )
        port map (
      I0 => \out_h_0_reg_169_reg_n_5_[0]\,
      I1 => zext_ln28_12_fu_378_p1(2),
      I2 => phi_mul_reg_145(0),
      I3 => phi_mul_reg_145(1),
      I4 => tmp4_cast_fu_398_p1(1),
      I5 => \zext_ln28_1_cast_reg_523_reg_n_5_[0]\,
      O => \tmp1_reg_615[1]_i_6_n_5\
    );
\tmp1_reg_615[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9600"
    )
        port map (
      I0 => phi_mul_reg_145(0),
      I1 => zext_ln28_12_fu_378_p1(2),
      I2 => \out_h_0_reg_169_reg_n_5_[0]\,
      I3 => \zext_ln28_1_cast_reg_523_reg_n_5_[0]\,
      O => \tmp1_reg_615[1]_i_7_n_5\
    );
\tmp1_reg_615[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => zext_ln28_12_fu_378_p1(3),
      I1 => \out_h_0_reg_169_reg_n_5_[1]\,
      I2 => \out_h_0_reg_169_reg_n_5_[0]\,
      I3 => zext_ln28_12_fu_378_p1(2),
      O => tmp4_cast_fu_398_p1(1)
    );
\tmp1_reg_615[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \zext_ln28_1_cast_reg_523_reg_n_5_[4]\,
      I1 => A(1),
      I2 => \tmp1_reg_615_reg[9]_i_21_n_11\,
      O => \tmp1_reg_615[5]_i_2_n_5\
    );
\tmp1_reg_615[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AA6A66A"
    )
        port map (
      I0 => \tmp1_reg_615_reg[9]_i_21_n_12\,
      I1 => \zext_ln28_1_cast_reg_523_reg_n_5_[4]\,
      I2 => phi_mul_reg_145(0),
      I3 => zext_ln28_12_fu_378_p1(2),
      I4 => \out_h_0_reg_169_reg_n_5_[0]\,
      O => \tmp1_reg_615[5]_i_3_n_5\
    );
\tmp1_reg_615[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96A569A569A569A5"
    )
        port map (
      I0 => \tmp1_reg_615_reg[9]_i_21_n_11\,
      I1 => A(1),
      I2 => \tmp1_reg_615[5]_i_7_n_5\,
      I3 => \zext_ln28_1_cast_reg_523_reg_n_5_[4]\,
      I4 => \tmp1_reg_615_reg[9]_i_21_n_12\,
      I5 => \tmp1_reg_615[5]_i_8_n_5\,
      O => \tmp1_reg_615[5]_i_4_n_5\
    );
\tmp1_reg_615[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"960069FF69FF9600"
    )
        port map (
      I0 => \out_h_0_reg_169_reg_n_5_[0]\,
      I1 => zext_ln28_12_fu_378_p1(2),
      I2 => phi_mul_reg_145(0),
      I3 => \zext_ln28_1_cast_reg_523_reg_n_5_[4]\,
      I4 => \tmp1_reg_615_reg[9]_i_21_n_12\,
      I5 => \tmp1_reg_615[1]_i_3_n_5\,
      O => \tmp1_reg_615[5]_i_5_n_5\
    );
\tmp1_reg_615[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AA6A66A"
    )
        port map (
      I0 => \tmp1_reg_615_reg[1]_i_1_n_9\,
      I1 => \zext_ln28_1_cast_reg_523_reg_n_5_[0]\,
      I2 => \out_h_0_reg_169_reg_n_5_[0]\,
      I3 => zext_ln28_12_fu_378_p1(2),
      I4 => phi_mul_reg_145(0),
      O => \tmp1_reg_615[5]_i_6_n_5\
    );
\tmp1_reg_615[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9669FFFF"
    )
        port map (
      I0 => \tmp1_reg_615[10]_i_5_n_5\,
      I1 => \tmp1_reg_615[10]_i_6_n_5\,
      I2 => \out_h_0_reg_169_reg_n_5_[2]\,
      I3 => phi_mul_reg_145(2),
      I4 => \zext_ln28_1_cast_reg_523_reg_n_5_[0]\,
      O => \tmp1_reg_615[5]_i_7_n_5\
    );
\tmp1_reg_615[5]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \out_h_0_reg_169_reg_n_5_[0]\,
      I1 => zext_ln28_12_fu_378_p1(2),
      I2 => phi_mul_reg_145(0),
      O => \tmp1_reg_615[5]_i_8_n_5\
    );
\tmp1_reg_615[9]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69FFFFFF"
    )
        port map (
      I0 => tmp4_cast_fu_398_p1(3),
      I1 => phi_mul_reg_145(3),
      I2 => \tmp1_reg_615[9]_i_24_n_5\,
      I3 => \zext_ln28_1_cast_reg_523_reg_n_5_[4]\,
      I4 => \tmp1_reg_615_reg[9]_i_21_n_5\,
      O => \tmp1_reg_615[9]_i_10_n_5\
    );
\tmp1_reg_615[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D77D7DD7FFFFFFFF"
    )
        port map (
      I0 => \zext_ln28_1_cast_reg_523_reg_n_5_[4]\,
      I1 => phi_mul_reg_145(2),
      I2 => \out_h_0_reg_169_reg_n_5_[2]\,
      I3 => \tmp1_reg_615[10]_i_6_n_5\,
      I4 => \tmp1_reg_615[10]_i_5_n_5\,
      I5 => \tmp1_reg_615_reg[9]_i_21_n_10\,
      O => \tmp1_reg_615[9]_i_11_n_5\
    );
\tmp1_reg_615[9]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => \zext_ln28_1_cast_reg_523_reg_n_5_[0]\,
      I1 => phi_mul_reg_145(4),
      I2 => \tmp1_reg_615[10]_i_4_n_5\,
      O => \tmp1_reg_615[9]_i_12_n_5\
    );
\tmp1_reg_615[9]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69FF9600"
    )
        port map (
      I0 => tmp4_cast_fu_398_p1(3),
      I1 => phi_mul_reg_145(3),
      I2 => \tmp1_reg_615[9]_i_24_n_5\,
      I3 => \zext_ln28_1_cast_reg_523_reg_n_5_[4]\,
      I4 => \tmp1_reg_615_reg[9]_i_21_n_5\,
      O => \tmp1_reg_615[9]_i_13_n_5\
    );
\tmp1_reg_615[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEBFFFFFFFFFFFF"
    )
        port map (
      I0 => \tmp1_reg_615[5]_i_7_n_5\,
      I1 => \out_h_0_reg_169_reg_n_5_[0]\,
      I2 => zext_ln28_12_fu_378_p1(2),
      I3 => phi_mul_reg_145(0),
      I4 => \tmp1_reg_615_reg[9]_i_21_n_12\,
      I5 => \zext_ln28_1_cast_reg_523_reg_n_5_[4]\,
      O => \tmp1_reg_615[9]_i_14_n_5\
    );
\tmp1_reg_615[9]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DD7"
    )
        port map (
      I0 => \zext_ln28_1_cast_reg_523_reg_n_5_[0]\,
      I1 => \tmp1_reg_615[9]_i_24_n_5\,
      I2 => phi_mul_reg_145(3),
      I3 => tmp4_cast_fu_398_p1(3),
      O => \tmp1_reg_615[9]_i_15_n_5\
    );
\tmp1_reg_615[9]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D77D7DD728828228"
    )
        port map (
      I0 => \zext_ln28_1_cast_reg_523_reg_n_5_[4]\,
      I1 => phi_mul_reg_145(2),
      I2 => \out_h_0_reg_169_reg_n_5_[2]\,
      I3 => \tmp1_reg_615[10]_i_6_n_5\,
      I4 => \tmp1_reg_615[10]_i_5_n_5\,
      I5 => \tmp1_reg_615_reg[9]_i_21_n_10\,
      O => \tmp1_reg_615[9]_i_16_n_5\
    );
\tmp1_reg_615[9]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tmp1_reg_615[10]_i_4_n_5\,
      I1 => phi_mul_reg_145(4),
      O => \tmp1_reg_615[9]_i_17_n_5\
    );
\tmp1_reg_615[9]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"95FF"
    )
        port map (
      I0 => phi_mul_reg_145(5),
      I1 => \tmp1_reg_615[10]_i_4_n_5\,
      I2 => phi_mul_reg_145(4),
      I3 => \zext_ln28_1_cast_reg_523_reg_n_5_[0]\,
      O => \tmp1_reg_615[9]_i_18_n_5\
    );
\tmp1_reg_615[9]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \tmp1_reg_615[10]_i_4_n_5\,
      I1 => \zext_ln28_1_cast_reg_523_reg_n_5_[4]\,
      I2 => phi_mul_reg_145(4),
      O => \tmp1_reg_615[9]_i_19_n_5\
    );
\tmp1_reg_615[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DD4055014440000"
    )
        port map (
      I0 => \tmp1_reg_615[9]_i_10_n_5\,
      I1 => phi_mul_reg_145(5),
      I2 => \tmp1_reg_615[10]_i_4_n_5\,
      I3 => phi_mul_reg_145(4),
      I4 => \zext_ln28_1_cast_reg_523_reg_n_5_[0]\,
      I5 => \zext_ln28_1_cast_reg_523_reg_n_5_[4]\,
      O => \tmp1_reg_615[9]_i_2_n_5\
    );
\tmp1_reg_615[9]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DD7"
    )
        port map (
      I0 => \zext_ln28_1_cast_reg_523_reg_n_5_[4]\,
      I1 => \tmp1_reg_615[9]_i_24_n_5\,
      I2 => phi_mul_reg_145(3),
      I3 => tmp4_cast_fu_398_p1(3),
      O => \tmp1_reg_615[9]_i_20_n_5\
    );
\tmp1_reg_615[9]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => zext_ln28_12_fu_378_p1(3),
      I1 => \out_h_0_reg_169_reg_n_5_[1]\,
      I2 => phi_mul_reg_145(1),
      I3 => phi_mul_reg_145(0),
      I4 => zext_ln28_12_fu_378_p1(2),
      I5 => \out_h_0_reg_169_reg_n_5_[0]\,
      O => A(1)
    );
\tmp1_reg_615[9]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577F77FFA8808800"
    )
        port map (
      I0 => \out_h_0_reg_169_reg_n_5_[2]\,
      I1 => \out_h_0_reg_169_reg_n_5_[1]\,
      I2 => zext_ln28_12_fu_378_p1(2),
      I3 => zext_ln28_12_fu_378_p1(3),
      I4 => \out_h_0_reg_169_reg_n_5_[0]\,
      I5 => \out_h_0_reg_169_reg_n_5_[3]\,
      O => tmp4_cast_fu_398_p1(3)
    );
\tmp1_reg_615[9]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp1_reg_615[9]_i_28_n_5\,
      I1 => \tmp1_reg_615[10]_i_5_n_5\,
      I2 => phi_mul_reg_145(2),
      O => \tmp1_reg_615[9]_i_24_n_5\
    );
\tmp1_reg_615[9]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \zext_ln28_1_cast_reg_523_reg_n_5_[0]\,
      I1 => phi_mul_reg_145(5),
      I2 => \tmp1_reg_615[10]_i_4_n_5\,
      I3 => phi_mul_reg_145(4),
      I4 => phi_mul_reg_145(6),
      O => \tmp1_reg_615[9]_i_25_n_5\
    );
\tmp1_reg_615[9]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp1_reg_615[9]_i_18_n_5\,
      O => \tmp1_reg_615[9]_i_26_n_5\
    );
\tmp1_reg_615[9]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp1_reg_615[9]_i_12_n_5\,
      O => \tmp1_reg_615[9]_i_27_n_5\
    );
\tmp1_reg_615[9]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"137FEC80"
    )
        port map (
      I0 => \out_h_0_reg_169_reg_n_5_[0]\,
      I1 => zext_ln28_12_fu_378_p1(3),
      I2 => zext_ln28_12_fu_378_p1(2),
      I3 => \out_h_0_reg_169_reg_n_5_[1]\,
      I4 => \out_h_0_reg_169_reg_n_5_[2]\,
      O => \tmp1_reg_615[9]_i_28_n_5\
    );
\tmp1_reg_615[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \tmp1_reg_615[9]_i_11_n_5\,
      I1 => \tmp1_reg_615[9]_i_12_n_5\,
      I2 => \tmp1_reg_615[9]_i_13_n_5\,
      O => \tmp1_reg_615[9]_i_3_n_5\
    );
\tmp1_reg_615[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \tmp1_reg_615[9]_i_14_n_5\,
      I1 => \tmp1_reg_615[9]_i_15_n_5\,
      I2 => \tmp1_reg_615[9]_i_16_n_5\,
      O => \tmp1_reg_615[9]_i_4_n_5\
    );
\tmp1_reg_615[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \tmp1_reg_615[9]_i_16_n_5\,
      I1 => \tmp1_reg_615[9]_i_14_n_5\,
      I2 => \tmp1_reg_615[9]_i_15_n_5\,
      O => \tmp1_reg_615[9]_i_5_n_5\
    );
\tmp1_reg_615[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99695AA56966AAAA"
    )
        port map (
      I0 => \tmp1_reg_615[9]_i_2_n_5\,
      I1 => phi_mul_reg_145(6),
      I2 => \tmp1_reg_615[9]_i_17_n_5\,
      I3 => phi_mul_reg_145(5),
      I4 => \zext_ln28_1_cast_reg_523_reg_n_5_[0]\,
      I5 => \zext_ln28_1_cast_reg_523_reg_n_5_[4]\,
      O => \tmp1_reg_615[9]_i_6_n_5\
    );
\tmp1_reg_615[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87781EE1E11E8778"
    )
        port map (
      I0 => \tmp1_reg_615[9]_i_12_n_5\,
      I1 => \tmp1_reg_615[9]_i_11_n_5\,
      I2 => \tmp1_reg_615[9]_i_18_n_5\,
      I3 => \tmp1_reg_615[9]_i_19_n_5\,
      I4 => \tmp1_reg_615[9]_i_20_n_5\,
      I5 => \tmp1_reg_615_reg[9]_i_21_n_5\,
      O => \tmp1_reg_615[9]_i_7_n_5\
    );
\tmp1_reg_615[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \tmp1_reg_615[9]_i_16_n_5\,
      I1 => \tmp1_reg_615[9]_i_15_n_5\,
      I2 => \tmp1_reg_615[9]_i_14_n_5\,
      I3 => \tmp1_reg_615[9]_i_12_n_5\,
      I4 => \tmp1_reg_615[9]_i_11_n_5\,
      I5 => \tmp1_reg_615[9]_i_13_n_5\,
      O => \tmp1_reg_615[9]_i_8_n_5\
    );
\tmp1_reg_615[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969696969696"
    )
        port map (
      I0 => \tmp1_reg_615[9]_i_15_n_5\,
      I1 => \tmp1_reg_615[9]_i_14_n_5\,
      I2 => \tmp1_reg_615[9]_i_16_n_5\,
      I3 => A(1),
      I4 => \tmp1_reg_615_reg[9]_i_21_n_11\,
      I5 => \zext_ln28_1_cast_reg_523_reg_n_5_[4]\,
      O => \tmp1_reg_615[9]_i_9_n_5\
    );
\tmp1_reg_615_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2151,
      D => tmp1_fu_412_p2(0),
      Q => tmp1_reg_615(0),
      R => '0'
    );
\tmp1_reg_615_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2151,
      D => tmp1_fu_412_p2(10),
      Q => tmp1_reg_615(10),
      R => '0'
    );
\tmp1_reg_615_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp1_reg_615_reg[9]_i_1_n_5\,
      CO(3 downto 0) => \NLW_tmp1_reg_615_reg[10]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp1_reg_615_reg[10]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp1_fu_412_p2(10),
      S(3 downto 1) => B"000",
      S(0) => \tmp1_reg_615[10]_i_3_n_5\
    );
\tmp1_reg_615_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2151,
      D => tmp1_fu_412_p2(1),
      Q => tmp1_reg_615(1),
      R => '0'
    );
\tmp1_reg_615_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp1_reg_615_reg[1]_i_1_n_5\,
      CO(2) => \tmp1_reg_615_reg[1]_i_1_n_6\,
      CO(1) => \tmp1_reg_615_reg[1]_i_1_n_7\,
      CO(0) => \tmp1_reg_615_reg[1]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \tmp1_reg_615[1]_i_2_n_5\,
      DI(2) => '0',
      DI(1) => \tmp1_reg_615[1]_i_3_n_5\,
      DI(0) => '0',
      O(3) => \tmp1_reg_615_reg[1]_i_1_n_9\,
      O(2) => \tmp1_reg_615_reg[1]_i_1_n_10\,
      O(1 downto 0) => tmp1_fu_412_p2(1 downto 0),
      S(3) => \tmp1_reg_615[1]_i_4_n_5\,
      S(2) => \tmp1_reg_615[1]_i_5_n_5\,
      S(1) => \tmp1_reg_615[1]_i_6_n_5\,
      S(0) => \tmp1_reg_615[1]_i_7_n_5\
    );
\tmp1_reg_615_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2151,
      D => tmp1_fu_412_p2(2),
      Q => tmp1_reg_615(2),
      R => '0'
    );
\tmp1_reg_615_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2151,
      D => tmp1_fu_412_p2(3),
      Q => tmp1_reg_615(3),
      R => '0'
    );
\tmp1_reg_615_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2151,
      D => tmp1_fu_412_p2(4),
      Q => tmp1_reg_615(4),
      R => '0'
    );
\tmp1_reg_615_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2151,
      D => tmp1_fu_412_p2(5),
      Q => tmp1_reg_615(5),
      R => '0'
    );
\tmp1_reg_615_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp1_reg_615_reg[5]_i_1_n_5\,
      CO(2) => \tmp1_reg_615_reg[5]_i_1_n_6\,
      CO(1) => \tmp1_reg_615_reg[5]_i_1_n_7\,
      CO(0) => \tmp1_reg_615_reg[5]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \tmp1_reg_615[5]_i_2_n_5\,
      DI(2) => \tmp1_reg_615[5]_i_3_n_5\,
      DI(1) => \tmp1_reg_615_reg[1]_i_1_n_9\,
      DI(0) => '0',
      O(3 downto 0) => tmp1_fu_412_p2(5 downto 2),
      S(3) => \tmp1_reg_615[5]_i_4_n_5\,
      S(2) => \tmp1_reg_615[5]_i_5_n_5\,
      S(1) => \tmp1_reg_615[5]_i_6_n_5\,
      S(0) => \tmp1_reg_615_reg[1]_i_1_n_10\
    );
\tmp1_reg_615_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2151,
      D => tmp1_fu_412_p2(6),
      Q => tmp1_reg_615(6),
      R => '0'
    );
\tmp1_reg_615_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2151,
      D => tmp1_fu_412_p2(7),
      Q => tmp1_reg_615(7),
      R => '0'
    );
\tmp1_reg_615_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2151,
      D => tmp1_fu_412_p2(8),
      Q => tmp1_reg_615(8),
      R => '0'
    );
\tmp1_reg_615_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2151,
      D => tmp1_fu_412_p2(9),
      Q => tmp1_reg_615(9),
      R => '0'
    );
\tmp1_reg_615_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp1_reg_615_reg[5]_i_1_n_5\,
      CO(3) => \tmp1_reg_615_reg[9]_i_1_n_5\,
      CO(2) => \tmp1_reg_615_reg[9]_i_1_n_6\,
      CO(1) => \tmp1_reg_615_reg[9]_i_1_n_7\,
      CO(0) => \tmp1_reg_615_reg[9]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \tmp1_reg_615[9]_i_2_n_5\,
      DI(2) => \tmp1_reg_615[9]_i_3_n_5\,
      DI(1) => \tmp1_reg_615[9]_i_4_n_5\,
      DI(0) => \tmp1_reg_615[9]_i_5_n_5\,
      O(3 downto 0) => tmp1_fu_412_p2(9 downto 6),
      S(3) => \tmp1_reg_615[9]_i_6_n_5\,
      S(2) => \tmp1_reg_615[9]_i_7_n_5\,
      S(1) => \tmp1_reg_615[9]_i_8_n_5\,
      S(0) => \tmp1_reg_615[9]_i_9_n_5\
    );
\tmp1_reg_615_reg[9]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp1_reg_615_reg[1]_i_1_n_5\,
      CO(3) => \tmp1_reg_615_reg[9]_i_21_n_5\,
      CO(2) => \NLW_tmp1_reg_615_reg[9]_i_21_CO_UNCONNECTED\(2),
      CO(1) => \tmp1_reg_615_reg[9]_i_21_n_7\,
      CO(0) => \tmp1_reg_615_reg[9]_i_21_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp1_reg_615_reg[9]_i_21_O_UNCONNECTED\(3),
      O(2) => \tmp1_reg_615_reg[9]_i_21_n_10\,
      O(1) => \tmp1_reg_615_reg[9]_i_21_n_11\,
      O(0) => \tmp1_reg_615_reg[9]_i_21_n_12\,
      S(3) => '1',
      S(2) => \tmp1_reg_615[9]_i_25_n_5\,
      S(1) => \tmp1_reg_615[9]_i_26_n_5\,
      S(0) => \tmp1_reg_615[9]_i_27_n_5\
    );
\tmp3_reg_584[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \tmp3_reg_584_reg[10]_i_3_n_7\,
      I1 => \zext_ln28_1_cast_reg_523_reg_n_5_[4]\,
      I2 => \tmp3_reg_584[10]_i_4_n_5\,
      O => \tmp3_reg_584[10]_i_2_n_5\
    );
\tmp3_reg_584[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777F7FFF88808000"
    )
        port map (
      I0 => phi_mul2_reg_157(5),
      I1 => phi_mul2_reg_157(4),
      I2 => \tmp3_reg_584[10]_i_6_n_5\,
      I3 => \out_h_0_reg_169_reg_n_5_[3]\,
      I4 => phi_mul2_reg_157(3),
      I5 => phi_mul2_reg_157(6),
      O => \tmp3_reg_584[10]_i_4_n_5\
    );
\tmp3_reg_584[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54400000022AAAAA"
    )
        port map (
      I0 => phi_mul2_reg_157(6),
      I1 => phi_mul2_reg_157(3),
      I2 => \out_h_0_reg_169_reg_n_5_[3]\,
      I3 => \tmp3_reg_584[10]_i_6_n_5\,
      I4 => phi_mul2_reg_157(4),
      I5 => phi_mul2_reg_157(5),
      O => \tmp3_reg_584[10]_i_5_n_5\
    );
\tmp3_reg_584[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE888E8880000"
    )
        port map (
      I0 => phi_mul2_reg_157(1),
      I1 => \out_h_0_reg_169_reg_n_5_[1]\,
      I2 => \out_h_0_reg_169_reg_n_5_[0]\,
      I3 => phi_mul2_reg_157(0),
      I4 => phi_mul2_reg_157(2),
      I5 => \out_h_0_reg_169_reg_n_5_[2]\,
      O => \tmp3_reg_584[10]_i_6_n_5\
    );
\tmp3_reg_584[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969696696969"
    )
        port map (
      I0 => \tmp3_reg_584[9]_i_13_n_5\,
      I1 => \out_h_0_reg_169_reg_n_5_[1]\,
      I2 => phi_mul2_reg_157(1),
      I3 => \out_h_0_reg_169_reg_n_5_[0]\,
      I4 => phi_mul2_reg_157(0),
      I5 => \tmp3_reg_584[1]_i_9_n_5\,
      O => \tmp3_reg_584[1]_i_2_n_5\
    );
\tmp3_reg_584[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9996"
    )
        port map (
      I0 => phi_mul2_reg_157(1),
      I1 => \out_h_0_reg_169_reg_n_5_[1]\,
      I2 => phi_mul2_reg_157(0),
      I3 => \out_h_0_reg_169_reg_n_5_[0]\,
      O => \tmp3_reg_584[1]_i_3_n_5\
    );
\tmp3_reg_584[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul2_reg_157(0),
      I1 => \out_h_0_reg_169_reg_n_5_[0]\,
      O => \tmp3_reg_584[1]_i_4_n_5\
    );
\tmp3_reg_584[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996999999999669"
    )
        port map (
      I0 => \tmp3_reg_584[1]_i_9_n_5\,
      I1 => \tmp3_reg_584[9]_i_13_n_5\,
      I2 => \out_h_0_reg_169_reg_n_5_[1]\,
      I3 => phi_mul2_reg_157(1),
      I4 => \out_h_0_reg_169_reg_n_5_[0]\,
      I5 => phi_mul2_reg_157(0),
      O => \tmp3_reg_584[1]_i_5_n_5\
    );
\tmp3_reg_584[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE1E11EE11EE11E"
    )
        port map (
      I0 => \out_h_0_reg_169_reg_n_5_[0]\,
      I1 => phi_mul2_reg_157(0),
      I2 => \out_h_0_reg_169_reg_n_5_[1]\,
      I3 => phi_mul2_reg_157(1),
      I4 => \zext_ln28_1_cast_reg_523_reg_n_5_[0]\,
      I5 => \tmp3_reg_584[9]_i_13_n_5\,
      O => \tmp3_reg_584[1]_i_6_n_5\
    );
\tmp3_reg_584[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82D7D728"
    )
        port map (
      I0 => \zext_ln28_1_cast_reg_523_reg_n_5_[0]\,
      I1 => \out_h_0_reg_169_reg_n_5_[1]\,
      I2 => phi_mul2_reg_157(1),
      I3 => \out_h_0_reg_169_reg_n_5_[0]\,
      I4 => phi_mul2_reg_157(0),
      O => \tmp3_reg_584[1]_i_7_n_5\
    );
\tmp3_reg_584[1]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \out_h_0_reg_169_reg_n_5_[0]\,
      I1 => phi_mul2_reg_157(0),
      I2 => \zext_ln28_1_cast_reg_523_reg_n_5_[0]\,
      O => \tmp3_reg_584[1]_i_8_n_5\
    );
\tmp3_reg_584[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tmp3_reg_584[9]_i_12_n_5\,
      I1 => \zext_ln28_1_cast_reg_523_reg_n_5_[0]\,
      O => \tmp3_reg_584[1]_i_9_n_5\
    );
\tmp3_reg_584[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D44D4DD44DD44DD4"
    )
        port map (
      I0 => \tmp3_reg_584[1]_i_9_n_5\,
      I1 => \tmp3_reg_584[9]_i_13_n_5\,
      I2 => \out_h_0_reg_169_reg_n_5_[1]\,
      I3 => phi_mul2_reg_157(1),
      I4 => \out_h_0_reg_169_reg_n_5_[0]\,
      I5 => phi_mul2_reg_157(0),
      O => \tmp3_reg_584[5]_i_10_n_5\
    );
\tmp3_reg_584[5]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E370"
    )
        port map (
      I0 => \zext_ln28_1_cast_reg_523_reg_n_5_[0]\,
      I1 => \tmp3_reg_584[9]_i_11_n_5\,
      I2 => \tmp3_reg_584[10]_i_4_n_5\,
      I3 => \tmp3_reg_584[9]_i_10_n_5\,
      O => \tmp3_reg_584[5]_i_11_n_5\
    );
\tmp3_reg_584[5]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3A959FC0"
    )
        port map (
      I0 => \tmp3_reg_584[9]_i_12_n_5\,
      I1 => \tmp3_reg_584[10]_i_4_n_5\,
      I2 => \zext_ln28_1_cast_reg_523_reg_n_5_[0]\,
      I3 => \tmp3_reg_584[9]_i_10_n_5\,
      I4 => \tmp3_reg_584[9]_i_11_n_5\,
      O => \tmp3_reg_584[5]_i_12_n_5\
    );
\tmp3_reg_584[5]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3A9F95C0"
    )
        port map (
      I0 => \tmp3_reg_584[9]_i_13_n_5\,
      I1 => \tmp3_reg_584[9]_i_10_n_5\,
      I2 => \zext_ln28_1_cast_reg_523_reg_n_5_[0]\,
      I3 => \tmp3_reg_584[9]_i_12_n_5\,
      I4 => \tmp3_reg_584[9]_i_11_n_5\,
      O => \tmp3_reg_584[5]_i_13_n_5\
    );
\tmp3_reg_584[5]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"29D9BC4C"
    )
        port map (
      I0 => \tmp3_reg_584[5]_i_15_n_5\,
      I1 => \tmp3_reg_584[9]_i_12_n_5\,
      I2 => \zext_ln28_1_cast_reg_523_reg_n_5_[0]\,
      I3 => \tmp3_reg_584[9]_i_11_n_5\,
      I4 => \tmp3_reg_584[9]_i_13_n_5\,
      O => \tmp3_reg_584[5]_i_14_n_5\
    );
\tmp3_reg_584[5]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \out_h_0_reg_169_reg_n_5_[1]\,
      I1 => phi_mul2_reg_157(1),
      I2 => \out_h_0_reg_169_reg_n_5_[0]\,
      I3 => phi_mul2_reg_157(0),
      O => \tmp3_reg_584[5]_i_15_n_5\
    );
\tmp3_reg_584[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \zext_ln28_1_cast_reg_523_reg_n_5_[4]\,
      I1 => \tmp3_reg_584[9]_i_13_n_5\,
      I2 => \tmp3_reg_584_reg[5]_i_3_n_11\,
      O => \tmp3_reg_584[5]_i_2_n_5\
    );
\tmp3_reg_584[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \zext_ln28_1_cast_reg_523_reg_n_5_[4]\,
      I1 => \tmp3_reg_584[9]_i_13_n_5\,
      I2 => \tmp3_reg_584_reg[5]_i_3_n_11\,
      O => \tmp3_reg_584[5]_i_4_n_5\
    );
\tmp3_reg_584[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AA6A66AA66AA66A"
    )
        port map (
      I0 => \tmp3_reg_584_reg[5]_i_3_n_12\,
      I1 => \zext_ln28_1_cast_reg_523_reg_n_5_[4]\,
      I2 => \out_h_0_reg_169_reg_n_5_[1]\,
      I3 => phi_mul2_reg_157(1),
      I4 => \out_h_0_reg_169_reg_n_5_[0]\,
      I5 => phi_mul2_reg_157(0),
      O => \tmp3_reg_584[5]_i_5_n_5\
    );
\tmp3_reg_584[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \tmp3_reg_584_reg[1]_i_1_n_9\,
      I1 => \zext_ln28_1_cast_reg_523_reg_n_5_[4]\,
      I2 => phi_mul2_reg_157(0),
      I3 => \out_h_0_reg_169_reg_n_5_[0]\,
      O => \tmp3_reg_584[5]_i_6_n_5\
    );
\tmp3_reg_584[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \tmp3_reg_584[9]_i_10_n_5\,
      I1 => \tmp3_reg_584[9]_i_11_n_5\,
      I2 => \zext_ln28_1_cast_reg_523_reg_n_5_[0]\,
      I3 => \tmp3_reg_584[10]_i_4_n_5\,
      O => \tmp3_reg_584[5]_i_7_n_5\
    );
\tmp3_reg_584[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577E4228C2284228"
    )
        port map (
      I0 => phi_mul2_reg_157(4),
      I1 => phi_mul2_reg_157(3),
      I2 => \out_h_0_reg_169_reg_n_5_[3]\,
      I3 => \tmp3_reg_584[10]_i_6_n_5\,
      I4 => \zext_ln28_1_cast_reg_523_reg_n_5_[0]\,
      I5 => phi_mul2_reg_157(5),
      O => \tmp3_reg_584[5]_i_8_n_5\
    );
\tmp3_reg_584[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00E0EE8E88A8AA0"
    )
        port map (
      I0 => \tmp3_reg_584[9]_i_13_n_5\,
      I1 => \zext_ln28_1_cast_reg_523_reg_n_5_[0]\,
      I2 => \tmp3_reg_584[10]_i_6_n_5\,
      I3 => \out_h_0_reg_169_reg_n_5_[3]\,
      I4 => phi_mul2_reg_157(3),
      I5 => phi_mul2_reg_157(4),
      O => \tmp3_reg_584[5]_i_9_n_5\
    );
\tmp3_reg_584[9]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17FFE800"
    )
        port map (
      I0 => phi_mul2_reg_157(3),
      I1 => \out_h_0_reg_169_reg_n_5_[3]\,
      I2 => \tmp3_reg_584[10]_i_6_n_5\,
      I3 => phi_mul2_reg_157(4),
      I4 => phi_mul2_reg_157(5),
      O => \tmp3_reg_584[9]_i_10_n_5\
    );
\tmp3_reg_584[9]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \tmp3_reg_584[10]_i_6_n_5\,
      I1 => \out_h_0_reg_169_reg_n_5_[3]\,
      I2 => phi_mul2_reg_157(3),
      I3 => phi_mul2_reg_157(4),
      O => \tmp3_reg_584[9]_i_11_n_5\
    );
\tmp3_reg_584[9]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \out_h_0_reg_169_reg_n_5_[3]\,
      I1 => phi_mul2_reg_157(3),
      I2 => \tmp3_reg_584[10]_i_6_n_5\,
      O => \tmp3_reg_584[9]_i_12_n_5\
    );
\tmp3_reg_584[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => phi_mul2_reg_157(0),
      I1 => \out_h_0_reg_169_reg_n_5_[0]\,
      I2 => \out_h_0_reg_169_reg_n_5_[1]\,
      I3 => phi_mul2_reg_157(1),
      I4 => \out_h_0_reg_169_reg_n_5_[2]\,
      I5 => phi_mul2_reg_157(2),
      O => \tmp3_reg_584[9]_i_13_n_5\
    );
\tmp3_reg_584[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \tmp3_reg_584_reg[10]_i_3_n_12\,
      I1 => \zext_ln28_1_cast_reg_523_reg_n_5_[4]\,
      I2 => \tmp3_reg_584[9]_i_10_n_5\,
      O => \tmp3_reg_584[9]_i_2_n_5\
    );
\tmp3_reg_584[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \tmp3_reg_584_reg[5]_i_3_n_9\,
      I1 => \zext_ln28_1_cast_reg_523_reg_n_5_[4]\,
      I2 => \tmp3_reg_584[9]_i_11_n_5\,
      O => \tmp3_reg_584[9]_i_3_n_5\
    );
\tmp3_reg_584[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \tmp3_reg_584_reg[5]_i_3_n_10\,
      I1 => \zext_ln28_1_cast_reg_523_reg_n_5_[4]\,
      I2 => \tmp3_reg_584[9]_i_12_n_5\,
      O => \tmp3_reg_584[9]_i_4_n_5\
    );
\tmp3_reg_584[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \zext_ln28_1_cast_reg_523_reg_n_5_[4]\,
      I1 => \tmp3_reg_584_reg[5]_i_3_n_11\,
      I2 => \tmp3_reg_584[9]_i_13_n_5\,
      O => \tmp3_reg_584[9]_i_5_n_5\
    );
\tmp3_reg_584[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8778F0F0"
    )
        port map (
      I0 => \tmp3_reg_584[9]_i_10_n_5\,
      I1 => \tmp3_reg_584_reg[10]_i_3_n_12\,
      I2 => \tmp3_reg_584_reg[10]_i_3_n_7\,
      I3 => \tmp3_reg_584[10]_i_4_n_5\,
      I4 => \zext_ln28_1_cast_reg_523_reg_n_5_[4]\,
      O => \tmp3_reg_584[9]_i_6_n_5\
    );
\tmp3_reg_584[9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8778F0F0"
    )
        port map (
      I0 => \tmp3_reg_584[9]_i_11_n_5\,
      I1 => \tmp3_reg_584_reg[5]_i_3_n_9\,
      I2 => \tmp3_reg_584_reg[10]_i_3_n_12\,
      I3 => \tmp3_reg_584[9]_i_10_n_5\,
      I4 => \zext_ln28_1_cast_reg_523_reg_n_5_[4]\,
      O => \tmp3_reg_584[9]_i_7_n_5\
    );
\tmp3_reg_584[9]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8778F0F0"
    )
        port map (
      I0 => \tmp3_reg_584[9]_i_12_n_5\,
      I1 => \tmp3_reg_584_reg[5]_i_3_n_10\,
      I2 => \tmp3_reg_584_reg[5]_i_3_n_9\,
      I3 => \tmp3_reg_584[9]_i_11_n_5\,
      I4 => \zext_ln28_1_cast_reg_523_reg_n_5_[4]\,
      O => \tmp3_reg_584[9]_i_8_n_5\
    );
\tmp3_reg_584[9]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8778F0F0"
    )
        port map (
      I0 => \tmp3_reg_584[9]_i_13_n_5\,
      I1 => \tmp3_reg_584_reg[5]_i_3_n_11\,
      I2 => \tmp3_reg_584_reg[5]_i_3_n_10\,
      I3 => \tmp3_reg_584[9]_i_12_n_5\,
      I4 => \zext_ln28_1_cast_reg_523_reg_n_5_[4]\,
      O => \tmp3_reg_584[9]_i_9_n_5\
    );
\tmp3_reg_584_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1810,
      D => tmp3_fu_330_p2(0),
      Q => tmp3_reg_584(0),
      R => '0'
    );
\tmp3_reg_584_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1810,
      D => tmp3_fu_330_p2(10),
      Q => tmp3_reg_584(10),
      R => '0'
    );
\tmp3_reg_584_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_reg_584_reg[9]_i_1_n_5\,
      CO(3 downto 0) => \NLW_tmp3_reg_584_reg[10]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp3_reg_584_reg[10]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp3_fu_330_p2(10),
      S(3 downto 1) => B"000",
      S(0) => \tmp3_reg_584[10]_i_2_n_5\
    );
\tmp3_reg_584_reg[10]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_reg_584_reg[5]_i_3_n_5\,
      CO(3 downto 2) => \NLW_tmp3_reg_584_reg[10]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp3_reg_584_reg[10]_i_3_n_7\,
      CO(0) => \NLW_tmp3_reg_584_reg[10]_i_3_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp3_reg_584[10]_i_4_n_5\,
      O(3 downto 1) => \NLW_tmp3_reg_584_reg[10]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => \tmp3_reg_584_reg[10]_i_3_n_12\,
      S(3 downto 1) => B"001",
      S(0) => \tmp3_reg_584[10]_i_5_n_5\
    );
\tmp3_reg_584_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1810,
      D => tmp3_fu_330_p2(1),
      Q => tmp3_reg_584(1),
      R => '0'
    );
\tmp3_reg_584_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp3_reg_584_reg[1]_i_1_n_5\,
      CO(2) => \tmp3_reg_584_reg[1]_i_1_n_6\,
      CO(1) => \tmp3_reg_584_reg[1]_i_1_n_7\,
      CO(0) => \tmp3_reg_584_reg[1]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \tmp3_reg_584[1]_i_2_n_5\,
      DI(2) => \tmp3_reg_584[1]_i_3_n_5\,
      DI(1) => \tmp3_reg_584[1]_i_4_n_5\,
      DI(0) => '0',
      O(3) => \tmp3_reg_584_reg[1]_i_1_n_9\,
      O(2) => \tmp3_reg_584_reg[1]_i_1_n_10\,
      O(1 downto 0) => tmp3_fu_330_p2(1 downto 0),
      S(3) => \tmp3_reg_584[1]_i_5_n_5\,
      S(2) => \tmp3_reg_584[1]_i_6_n_5\,
      S(1) => \tmp3_reg_584[1]_i_7_n_5\,
      S(0) => \tmp3_reg_584[1]_i_8_n_5\
    );
\tmp3_reg_584_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1810,
      D => tmp3_fu_330_p2(2),
      Q => tmp3_reg_584(2),
      R => '0'
    );
\tmp3_reg_584_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1810,
      D => tmp3_fu_330_p2(3),
      Q => tmp3_reg_584(3),
      R => '0'
    );
\tmp3_reg_584_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1810,
      D => tmp3_fu_330_p2(4),
      Q => tmp3_reg_584(4),
      R => '0'
    );
\tmp3_reg_584_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1810,
      D => tmp3_fu_330_p2(5),
      Q => tmp3_reg_584(5),
      R => '0'
    );
\tmp3_reg_584_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp3_reg_584_reg[5]_i_1_n_5\,
      CO(2) => \tmp3_reg_584_reg[5]_i_1_n_6\,
      CO(1) => \tmp3_reg_584_reg[5]_i_1_n_7\,
      CO(0) => \tmp3_reg_584_reg[5]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \tmp3_reg_584[5]_i_2_n_5\,
      DI(2) => \tmp3_reg_584_reg[5]_i_3_n_12\,
      DI(1) => \tmp3_reg_584_reg[1]_i_1_n_9\,
      DI(0) => '0',
      O(3 downto 0) => tmp3_fu_330_p2(5 downto 2),
      S(3) => \tmp3_reg_584[5]_i_4_n_5\,
      S(2) => \tmp3_reg_584[5]_i_5_n_5\,
      S(1) => \tmp3_reg_584[5]_i_6_n_5\,
      S(0) => \tmp3_reg_584_reg[1]_i_1_n_10\
    );
\tmp3_reg_584_reg[5]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_reg_584_reg[1]_i_1_n_5\,
      CO(3) => \tmp3_reg_584_reg[5]_i_3_n_5\,
      CO(2) => \tmp3_reg_584_reg[5]_i_3_n_6\,
      CO(1) => \tmp3_reg_584_reg[5]_i_3_n_7\,
      CO(0) => \tmp3_reg_584_reg[5]_i_3_n_8\,
      CYINIT => '0',
      DI(3) => \tmp3_reg_584[5]_i_7_n_5\,
      DI(2) => \tmp3_reg_584[5]_i_8_n_5\,
      DI(1) => \tmp3_reg_584[5]_i_9_n_5\,
      DI(0) => \tmp3_reg_584[5]_i_10_n_5\,
      O(3) => \tmp3_reg_584_reg[5]_i_3_n_9\,
      O(2) => \tmp3_reg_584_reg[5]_i_3_n_10\,
      O(1) => \tmp3_reg_584_reg[5]_i_3_n_11\,
      O(0) => \tmp3_reg_584_reg[5]_i_3_n_12\,
      S(3) => \tmp3_reg_584[5]_i_11_n_5\,
      S(2) => \tmp3_reg_584[5]_i_12_n_5\,
      S(1) => \tmp3_reg_584[5]_i_13_n_5\,
      S(0) => \tmp3_reg_584[5]_i_14_n_5\
    );
\tmp3_reg_584_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1810,
      D => tmp3_fu_330_p2(6),
      Q => tmp3_reg_584(6),
      R => '0'
    );
\tmp3_reg_584_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1810,
      D => tmp3_fu_330_p2(7),
      Q => tmp3_reg_584(7),
      R => '0'
    );
\tmp3_reg_584_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1810,
      D => tmp3_fu_330_p2(8),
      Q => tmp3_reg_584(8),
      R => '0'
    );
\tmp3_reg_584_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1810,
      D => tmp3_fu_330_p2(9),
      Q => tmp3_reg_584(9),
      R => '0'
    );
\tmp3_reg_584_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_reg_584_reg[5]_i_1_n_5\,
      CO(3) => \tmp3_reg_584_reg[9]_i_1_n_5\,
      CO(2) => \tmp3_reg_584_reg[9]_i_1_n_6\,
      CO(1) => \tmp3_reg_584_reg[9]_i_1_n_7\,
      CO(0) => \tmp3_reg_584_reg[9]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \tmp3_reg_584[9]_i_2_n_5\,
      DI(2) => \tmp3_reg_584[9]_i_3_n_5\,
      DI(1) => \tmp3_reg_584[9]_i_4_n_5\,
      DI(0) => \tmp3_reg_584[9]_i_5_n_5\,
      O(3 downto 0) => tmp3_fu_330_p2(9 downto 6),
      S(3) => \tmp3_reg_584[9]_i_6_n_5\,
      S(2) => \tmp3_reg_584[9]_i_7_n_5\,
      S(1) => \tmp3_reg_584[9]_i_8_n_5\,
      S(0) => \tmp3_reg_584[9]_i_9_n_5\
    );
\zext_ln24_reg_602_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => out_w_0_reg_181(0),
      Q => zext_ln24_reg_602_reg(0),
      R => '0'
    );
\zext_ln24_reg_602_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => out_w_0_reg_181(1),
      Q => zext_ln24_reg_602_reg(1),
      R => '0'
    );
\zext_ln24_reg_602_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => out_w_0_reg_181(2),
      Q => zext_ln24_reg_602_reg(2),
      R => '0'
    );
\zext_ln24_reg_602_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => out_w_0_reg_181(3),
      Q => zext_ln24_reg_602_reg(3),
      R => '0'
    );
\zext_ln28_1_cast_reg_523[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => Q(8),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_depthwise_conv2d_fix_1_fu_485_ap_start_reg,
      I3 => \zext_ln28_1_cast_reg_523_reg_n_5_[0]\,
      O => \zext_ln28_1_cast_reg_523[0]_i_1_n_5\
    );
\zext_ln28_1_cast_reg_523[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(8),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_depthwise_conv2d_fix_1_fu_485_ap_start_reg,
      I3 => \zext_ln28_1_cast_reg_523_reg_n_5_[4]\,
      O => \zext_ln28_1_cast_reg_523[4]_i_1_n_5\
    );
\zext_ln28_1_cast_reg_523_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln28_1_cast_reg_523[0]_i_1_n_5\,
      Q => \zext_ln28_1_cast_reg_523_reg_n_5_[0]\,
      R => '0'
    );
\zext_ln28_1_cast_reg_523_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln28_1_cast_reg_523[4]_i_1_n_5\,
      Q => \zext_ln28_1_cast_reg_523_reg_n_5_[4]\,
      R => '0'
    );
\zext_ln28_9_reg_571[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55FF5DAA00AA00"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_d_0_reg_133_reg_n_5_[3]\,
      I2 => shl_ln_fu_293_p3(5),
      I3 => shl_ln_fu_293_p3(3),
      I4 => shl_ln_fu_293_p3(4),
      I5 => \zext_ln28_9_reg_571_reg_n_5_[3]\,
      O => \zext_ln28_9_reg_571[3]_i_1_n_5\
    );
\zext_ln28_9_reg_571[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF555DAAAA0000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_d_0_reg_133_reg_n_5_[3]\,
      I2 => shl_ln_fu_293_p3(5),
      I3 => shl_ln_fu_293_p3(3),
      I4 => shl_ln_fu_293_p3(4),
      I5 => \zext_ln28_9_reg_571_reg_n_5_[4]\,
      O => \zext_ln28_9_reg_571[4]_i_1_n_5\
    );
\zext_ln28_9_reg_571[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F5FDA0A0A0A0"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_d_0_reg_133_reg_n_5_[3]\,
      I2 => shl_ln_fu_293_p3(5),
      I3 => shl_ln_fu_293_p3(3),
      I4 => shl_ln_fu_293_p3(4),
      I5 => \zext_ln28_9_reg_571_reg_n_5_[5]\,
      O => \zext_ln28_9_reg_571[5]_i_1_n_5\
    );
\zext_ln28_9_reg_571_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln28_9_reg_571[3]_i_1_n_5\,
      Q => \zext_ln28_9_reg_571_reg_n_5_[3]\,
      R => '0'
    );
\zext_ln28_9_reg_571_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln28_9_reg_571[4]_i_1_n_5\,
      Q => \zext_ln28_9_reg_571_reg_n_5_[4]\,
      R => '0'
    );
\zext_ln28_9_reg_571_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln28_9_reg_571[5]_i_1_n_5\,
      Q => \zext_ln28_9_reg_571_reg_n_5_[5]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_depthwise_conv2d_fix_2 is
  port (
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    input_r_address0 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_CS_fsm_reg[13]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    SeparableConv2D_1_w_1_ce0 : out STD_LOGIC;
    SeparableConv2D_4_w_1_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[36]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_0\ : out STD_LOGIC;
    add_ln36_fu_422_p2_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \ap_CS_fsm_reg[13]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_2\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_r_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    kernel_0_address0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    MemBank_B_address01101_out : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    output_r_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_0 : in STD_LOGIC;
    ram_reg_0_1 : in STD_LOGIC;
    ram_reg_0_2 : in STD_LOGIC;
    ram_reg_0_3 : in STD_LOGIC;
    grp_padding2d_fix16_fu_443_output_r_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    MemBank_B_address010_out : in STD_LOGIC;
    ram_reg_0_i_25_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_4 : in STD_LOGIC;
    ram_reg_0_5 : in STD_LOGIC;
    ram_reg_0_6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_7 : in STD_LOGIC;
    ram_reg_0_8 : in STD_LOGIC;
    ram_reg_0_9 : in STD_LOGIC;
    ram_reg_0_i_19 : in STD_LOGIC;
    input_r_ce0 : in STD_LOGIC;
    grp_depthwise_conv2d_fix_2_fu_461_ap_start_reg : in STD_LOGIC;
    MemBank_B_address01 : in STD_LOGIC;
    MemBank_B_ce01 : in STD_LOGIC;
    \ram_reg_0_i_19__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    output_r_ce0 : in STD_LOGIC;
    ram_reg_0_10 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    kernel_0_q0 : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_depthwise_conv2d_fix_2 : entity is "depthwise_conv2d_fix_2";
end bd_0_hls_inst_0_depthwise_conv2d_fix_2;

architecture STRUCTURE of bd_0_hls_inst_0_depthwise_conv2d_fix_2 is
  signal A : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal C : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln19_2_fu_271_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal add_ln19_2_reg_553 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \add_ln19_2_reg_553[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln19_2_reg_553[4]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln19_2_reg_553[4]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln19_2_reg_553[4]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln19_2_reg_553_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln19_2_reg_553_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln19_2_reg_553_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln19_2_reg_553_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln19_2_reg_553_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln19_2_reg_553_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln19_2_reg_553_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal add_ln19_fu_266_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal add_ln19_reg_548 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \add_ln19_reg_548[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln19_reg_548[4]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln19_reg_548[4]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln19_reg_548[4]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln19_reg_548_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln19_reg_548_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln19_reg_548_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln19_reg_548_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln19_reg_548_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln19_reg_548_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln19_reg_548_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal add_ln28_1_fu_417_p2 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal add_ln28_1_reg_620 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \add_ln28_1_reg_620[2]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln28_1_reg_620[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln28_1_reg_620[6]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln28_1_reg_620[6]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln28_1_reg_620[6]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln28_1_reg_620[6]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln28_1_reg_620[6]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln28_1_reg_620[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln28_1_reg_620_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln28_1_reg_620_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln28_1_reg_620_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln28_1_reg_620_reg[6]_i_1_n_8\ : STD_LOGIC;
  signal add_ln28_2_fu_457_p2_i_11_n_5 : STD_LOGIC;
  signal add_ln28_2_fu_457_p2_i_12_n_5 : STD_LOGIC;
  signal add_ln28_2_fu_457_p2_i_13_n_5 : STD_LOGIC;
  signal add_ln28_2_fu_457_p2_i_14_n_5 : STD_LOGIC;
  signal add_ln28_2_fu_457_p2_i_15_n_5 : STD_LOGIC;
  signal add_ln28_2_fu_457_p2_i_16_n_5 : STD_LOGIC;
  signal add_ln28_2_fu_457_p2_i_17_n_5 : STD_LOGIC;
  signal add_ln28_2_fu_457_p2_i_18_n_5 : STD_LOGIC;
  signal add_ln28_2_fu_457_p2_i_4_n_5 : STD_LOGIC;
  signal add_ln28_2_fu_457_p2_i_4_n_6 : STD_LOGIC;
  signal add_ln28_2_fu_457_p2_i_4_n_7 : STD_LOGIC;
  signal add_ln28_2_fu_457_p2_i_4_n_8 : STD_LOGIC;
  signal add_ln28_2_fu_457_p2_i_5_n_5 : STD_LOGIC;
  signal add_ln28_2_fu_457_p2_i_5_n_6 : STD_LOGIC;
  signal add_ln28_2_fu_457_p2_i_5_n_7 : STD_LOGIC;
  signal add_ln28_2_fu_457_p2_i_5_n_8 : STD_LOGIC;
  signal add_ln36_fu_422_p2_i_2_n_12 : STD_LOGIC;
  signal add_ln36_fu_422_p2_i_3_n_10 : STD_LOGIC;
  signal add_ln36_fu_422_p2_i_3_n_11 : STD_LOGIC;
  signal add_ln36_fu_422_p2_i_3_n_12 : STD_LOGIC;
  signal add_ln36_fu_422_p2_i_3_n_5 : STD_LOGIC;
  signal add_ln36_fu_422_p2_i_3_n_6 : STD_LOGIC;
  signal add_ln36_fu_422_p2_i_3_n_7 : STD_LOGIC;
  signal add_ln36_fu_422_p2_i_3_n_8 : STD_LOGIC;
  signal add_ln36_fu_422_p2_i_3_n_9 : STD_LOGIC;
  signal add_ln36_fu_422_p2_i_4_n_10 : STD_LOGIC;
  signal add_ln36_fu_422_p2_i_4_n_11 : STD_LOGIC;
  signal add_ln36_fu_422_p2_i_4_n_12 : STD_LOGIC;
  signal add_ln36_fu_422_p2_i_4_n_5 : STD_LOGIC;
  signal add_ln36_fu_422_p2_i_4_n_6 : STD_LOGIC;
  signal add_ln36_fu_422_p2_i_4_n_7 : STD_LOGIC;
  signal add_ln36_fu_422_p2_i_4_n_8 : STD_LOGIC;
  signal add_ln36_fu_422_p2_i_4_n_9 : STD_LOGIC;
  signal add_ln36_fu_422_p2_i_5_n_5 : STD_LOGIC;
  signal add_ln36_fu_422_p2_i_6_n_5 : STD_LOGIC;
  signal add_ln36_fu_422_p2_i_7_n_5 : STD_LOGIC;
  signal add_ln36_fu_422_p2_i_8_n_5 : STD_LOGIC;
  signal add_ln36_fu_422_p2_i_9_n_5 : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_1__8_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_1__2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[3]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal ap_NS_fsm11_out : STD_LOGIC;
  signal ap_NS_fsm12_out : STD_LOGIC;
  signal \buffer_0_reg_193[0]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_193[10]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_193[11]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_193[12]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_193[13]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_193[14]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_193[15]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_193[15]_i_2__0_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_193[1]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_193[2]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_193[3]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_193[4]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_193[5]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_193[6]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_193[7]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_193[8]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_193[9]_i_1_n_5\ : STD_LOGIC;
  signal buffer_1_reg_2151 : STD_LOGIC;
  signal buffer_1_reg_215_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal empty_51_reg_543 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \empty_51_reg_543[1]_i_1_n_5\ : STD_LOGIC;
  signal \empty_51_reg_543[4]_i_1_n_5\ : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_461_ap_ready : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_461_input_r_address0 : STD_LOGIC_VECTOR ( 13 downto 10 );
  signal grp_depthwise_conv2d_fix_2_fu_461_input_r_ce0 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_461_output_height : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_depthwise_conv2d_fix_2_fu_461_output_r_address0 : STD_LOGIC_VECTOR ( 13 downto 11 );
  signal grp_depthwise_conv2d_fix_2_fu_461_output_r_ce0 : STD_LOGIC;
  signal \k_h_0_reg_204[0]_i_1_n_5\ : STD_LOGIC;
  signal \k_h_0_reg_204[1]_i_1_n_5\ : STD_LOGIC;
  signal k_h_fu_360_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal k_h_reg_610 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \k_h_reg_610[0]_i_1_n_5\ : STD_LOGIC;
  signal \k_h_reg_610[1]_i_1_n_5\ : STD_LOGIC;
  signal k_w_0_reg_227 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \k_w_0_reg_227[0]_i_1_n_5\ : STD_LOGIC;
  signal \k_w_0_reg_227[1]_i_1_n_5\ : STD_LOGIC;
  signal k_w_reg_628 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \k_w_reg_628[0]_i_1_n_5\ : STD_LOGIC;
  signal \k_w_reg_628[1]_i_1_n_5\ : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U23_n_10 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U23_n_11 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U23_n_12 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U23_n_13 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U23_n_14 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U23_n_15 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U23_n_16 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U23_n_17 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U23_n_18 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U23_n_19 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U23_n_20 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U23_n_5 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U23_n_6 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U23_n_7 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U23_n_8 : STD_LOGIC;
  signal network_mul_mul_16s_16s_30_1_1_U23_n_9 : STD_LOGIC;
  signal out_d_0_reg_133 : STD_LOGIC;
  signal \out_d_0_reg_133_reg_n_5_[4]\ : STD_LOGIC;
  signal out_d_fu_282_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_d_reg_561 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_h_0_reg_169 : STD_LOGIC;
  signal out_h_0_reg_1690 : STD_LOGIC;
  signal \out_h_0_reg_169_reg_n_5_[0]\ : STD_LOGIC;
  signal \out_h_0_reg_169_reg_n_5_[1]\ : STD_LOGIC;
  signal \out_h_0_reg_169_reg_n_5_[2]\ : STD_LOGIC;
  signal \out_h_0_reg_169_reg_n_5_[3]\ : STD_LOGIC;
  signal \out_h_0_reg_169_reg_n_5_[4]\ : STD_LOGIC;
  signal out_h_fu_314_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_h_reg_579 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_w_0_reg_181 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_w_0_reg_1810 : STD_LOGIC;
  signal out_w_fu_344_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_w_reg_592 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^output_r_d0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal phi_mul2_reg_157 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal phi_mul_reg_145 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal q0_reg_i_10_n_5 : STD_LOGIC;
  signal q0_reg_i_2_n_6 : STD_LOGIC;
  signal q0_reg_i_2_n_7 : STD_LOGIC;
  signal q0_reg_i_2_n_8 : STD_LOGIC;
  signal q0_reg_i_3_n_5 : STD_LOGIC;
  signal q0_reg_i_3_n_6 : STD_LOGIC;
  signal q0_reg_i_3_n_7 : STD_LOGIC;
  signal q0_reg_i_3_n_8 : STD_LOGIC;
  signal q0_reg_i_4_n_5 : STD_LOGIC;
  signal q0_reg_i_5_n_5 : STD_LOGIC;
  signal q0_reg_i_6_n_5 : STD_LOGIC;
  signal q0_reg_i_7_n_5 : STD_LOGIC;
  signal q0_reg_i_8_n_5 : STD_LOGIC;
  signal q0_reg_i_9_n_5 : STD_LOGIC;
  signal ram_reg_0_i_21_n_5 : STD_LOGIC;
  signal ram_reg_0_i_23_n_5 : STD_LOGIC;
  signal ram_reg_0_i_24_n_5 : STD_LOGIC;
  signal ram_reg_0_i_25_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_79__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_84__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_86__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_89_n_5 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal shl_ln_fu_297_p3 : STD_LOGIC_VECTOR ( 6 downto 3 );
  signal \zext_ln28_1_reg_571_reg_n_5_[3]\ : STD_LOGIC;
  signal \zext_ln28_1_reg_571_reg_n_5_[4]\ : STD_LOGIC;
  signal \zext_ln28_1_reg_571_reg_n_5_[5]\ : STD_LOGIC;
  signal \zext_ln28_1_reg_571_reg_n_5_[6]\ : STD_LOGIC;
  signal zext_ln28_3_fu_378_p1 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln19_2_reg_553_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_add_ln19_2_reg_553_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln19_reg_548_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_add_ln19_reg_548_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln28_1_reg_620_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_add_ln28_1_reg_620_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln28_1_reg_620_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_add_ln28_2_fu_457_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln28_2_fu_457_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln28_2_fu_457_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln28_2_fu_457_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln28_2_fu_457_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln28_2_fu_457_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln28_2_fu_457_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_ln28_2_fu_457_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_ln28_2_fu_457_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln28_2_fu_457_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_add_ln28_2_fu_457_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_ln28_2_fu_457_p2_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln28_2_fu_457_p2_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_add_ln36_fu_422_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln36_fu_422_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln36_fu_422_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln36_fu_422_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln36_fu_422_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln36_fu_422_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln36_fu_422_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_ln36_fu_422_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_ln36_fu_422_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln36_fu_422_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_add_ln36_fu_422_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_ln36_fu_422_p2_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln36_fu_422_p2_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_q0_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln28_1_reg_620[2]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \add_ln28_1_reg_620[3]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of add_ln28_2_fu_457_p2_i_16 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of add_ln28_2_fu_457_p2_i_17 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of add_ln28_2_fu_457_p2_i_18 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \ap_CS_fsm[13]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ap_CS_fsm[14]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__8\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \ap_CS_fsm[37]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ap_CS_fsm[38]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__8\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1__2\ : label is "soft_lutpair45";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \buffer_0_reg_193[0]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \buffer_0_reg_193[10]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \buffer_0_reg_193[11]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \buffer_0_reg_193[12]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \buffer_0_reg_193[13]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \buffer_0_reg_193[14]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \buffer_0_reg_193[15]_i_2__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \buffer_0_reg_193[1]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \buffer_0_reg_193[2]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \buffer_0_reg_193[3]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \buffer_0_reg_193[4]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \buffer_0_reg_193[5]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \buffer_0_reg_193[6]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \buffer_0_reg_193[7]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \buffer_0_reg_193[8]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \buffer_0_reg_193[9]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \empty_51_reg_543[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \empty_51_reg_543[4]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \k_h_reg_610[0]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \k_h_reg_610[1]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \k_w_reg_628[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \k_w_reg_628[1]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \out_d_reg_561[0]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \out_d_reg_561[1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \out_d_reg_561[2]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \out_d_reg_561[3]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \out_d_reg_561[4]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \out_h_reg_579[0]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \out_h_reg_579[1]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \out_h_reg_579[2]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \out_h_reg_579[3]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \out_h_reg_579[4]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \out_w_reg_592[1]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \out_w_reg_592[2]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \out_w_reg_592[3]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \out_w_reg_592[4]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of q0_reg_i_10 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of q0_reg_i_9 : label is "soft_lutpair26";
begin
  E(0) <= \^e\(0);
  output_r_d0(15 downto 0) <= \^output_r_d0\(15 downto 0);
\add_ln19_2_reg_553[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_145(1),
      I1 => empty_51_reg_543(4),
      O => add_ln19_2_fu_271_p2(1)
    );
\add_ln19_2_reg_553[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_145(4),
      O => \add_ln19_2_reg_553[4]_i_2_n_5\
    );
\add_ln19_2_reg_553[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_145(3),
      I1 => empty_51_reg_543(4),
      O => \add_ln19_2_reg_553[4]_i_3_n_5\
    );
\add_ln19_2_reg_553[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_145(2),
      I1 => empty_51_reg_543(4),
      O => \add_ln19_2_reg_553[4]_i_4_n_5\
    );
\add_ln19_2_reg_553[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_145(1),
      I1 => empty_51_reg_543(4),
      O => \add_ln19_2_reg_553[4]_i_5_n_5\
    );
\add_ln19_2_reg_553_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln19_2_fu_271_p2(1),
      Q => add_ln19_2_reg_553(1),
      R => '0'
    );
\add_ln19_2_reg_553_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln19_2_fu_271_p2(2),
      Q => add_ln19_2_reg_553(2),
      R => '0'
    );
\add_ln19_2_reg_553_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln19_2_fu_271_p2(3),
      Q => add_ln19_2_reg_553(3),
      R => '0'
    );
\add_ln19_2_reg_553_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln19_2_fu_271_p2(4),
      Q => add_ln19_2_reg_553(4),
      R => '0'
    );
\add_ln19_2_reg_553_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln19_2_reg_553_reg[4]_i_1_n_5\,
      CO(2) => \add_ln19_2_reg_553_reg[4]_i_1_n_6\,
      CO(1) => \add_ln19_2_reg_553_reg[4]_i_1_n_7\,
      CO(0) => \add_ln19_2_reg_553_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul_reg_145(4 downto 1),
      O(3 downto 1) => add_ln19_2_fu_271_p2(4 downto 2),
      O(0) => \NLW_add_ln19_2_reg_553_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => \add_ln19_2_reg_553[4]_i_2_n_5\,
      S(2) => \add_ln19_2_reg_553[4]_i_3_n_5\,
      S(1) => \add_ln19_2_reg_553[4]_i_4_n_5\,
      S(0) => \add_ln19_2_reg_553[4]_i_5_n_5\
    );
\add_ln19_2_reg_553_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln19_2_fu_271_p2(5),
      Q => add_ln19_2_reg_553(5),
      R => '0'
    );
\add_ln19_2_reg_553_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln19_2_fu_271_p2(6),
      Q => add_ln19_2_reg_553(6),
      R => '0'
    );
\add_ln19_2_reg_553_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln19_2_fu_271_p2(7),
      Q => add_ln19_2_reg_553(7),
      R => '0'
    );
\add_ln19_2_reg_553_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln19_2_fu_271_p2(8),
      Q => add_ln19_2_reg_553(8),
      R => '0'
    );
\add_ln19_2_reg_553_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln19_2_reg_553_reg[4]_i_1_n_5\,
      CO(3) => \NLW_add_ln19_2_reg_553_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln19_2_reg_553_reg[8]_i_1_n_6\,
      CO(1) => \add_ln19_2_reg_553_reg[8]_i_1_n_7\,
      CO(0) => \add_ln19_2_reg_553_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => phi_mul_reg_145(7 downto 5),
      O(3 downto 0) => add_ln19_2_fu_271_p2(8 downto 5),
      S(3 downto 0) => phi_mul_reg_145(8 downto 5)
    );
\add_ln19_reg_548[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul2_reg_157(1),
      I1 => empty_51_reg_543(1),
      O => add_ln19_fu_266_p2(1)
    );
\add_ln19_reg_548[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul2_reg_157(4),
      I1 => empty_51_reg_543(4),
      O => \add_ln19_reg_548[4]_i_2_n_5\
    );
\add_ln19_reg_548[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul2_reg_157(3),
      O => \add_ln19_reg_548[4]_i_3_n_5\
    );
\add_ln19_reg_548[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul2_reg_157(2),
      O => \add_ln19_reg_548[4]_i_4_n_5\
    );
\add_ln19_reg_548[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul2_reg_157(1),
      I1 => empty_51_reg_543(1),
      O => \add_ln19_reg_548[4]_i_5_n_5\
    );
\add_ln19_reg_548_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln19_fu_266_p2(1),
      Q => add_ln19_reg_548(1),
      R => '0'
    );
\add_ln19_reg_548_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln19_fu_266_p2(2),
      Q => add_ln19_reg_548(2),
      R => '0'
    );
\add_ln19_reg_548_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln19_fu_266_p2(3),
      Q => add_ln19_reg_548(3),
      R => '0'
    );
\add_ln19_reg_548_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln19_fu_266_p2(4),
      Q => add_ln19_reg_548(4),
      R => '0'
    );
\add_ln19_reg_548_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln19_reg_548_reg[4]_i_1_n_5\,
      CO(2) => \add_ln19_reg_548_reg[4]_i_1_n_6\,
      CO(1) => \add_ln19_reg_548_reg[4]_i_1_n_7\,
      CO(0) => \add_ln19_reg_548_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul2_reg_157(4 downto 1),
      O(3 downto 1) => add_ln19_fu_266_p2(4 downto 2),
      O(0) => \NLW_add_ln19_reg_548_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => \add_ln19_reg_548[4]_i_2_n_5\,
      S(2) => \add_ln19_reg_548[4]_i_3_n_5\,
      S(1) => \add_ln19_reg_548[4]_i_4_n_5\,
      S(0) => \add_ln19_reg_548[4]_i_5_n_5\
    );
\add_ln19_reg_548_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln19_fu_266_p2(5),
      Q => add_ln19_reg_548(5),
      R => '0'
    );
\add_ln19_reg_548_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln19_fu_266_p2(6),
      Q => add_ln19_reg_548(6),
      R => '0'
    );
\add_ln19_reg_548_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln19_fu_266_p2(7),
      Q => add_ln19_reg_548(7),
      R => '0'
    );
\add_ln19_reg_548_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln19_fu_266_p2(8),
      Q => add_ln19_reg_548(8),
      R => '0'
    );
\add_ln19_reg_548_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln19_reg_548_reg[4]_i_1_n_5\,
      CO(3) => \NLW_add_ln19_reg_548_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln19_reg_548_reg[8]_i_1_n_6\,
      CO(1) => \add_ln19_reg_548_reg[8]_i_1_n_7\,
      CO(0) => \add_ln19_reg_548_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => phi_mul2_reg_157(7 downto 5),
      O(3 downto 0) => add_ln19_fu_266_p2(8 downto 5),
      S(3 downto 0) => phi_mul2_reg_157(8 downto 5)
    );
\add_ln28_1_reg_620[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln28_3_fu_378_p1(2),
      I1 => zext_ln28_3_fu_378_p1(3),
      O => k_h_fu_360_p2(1)
    );
\add_ln28_1_reg_620[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln28_3_fu_378_p1(3),
      I1 => zext_ln28_3_fu_378_p1(2),
      O => \add_ln28_1_reg_620[2]_i_1_n_5\
    );
\add_ln28_1_reg_620[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => zext_ln28_3_fu_378_p1(3),
      I1 => zext_ln28_3_fu_378_p1(2),
      I2 => \zext_ln28_1_reg_571_reg_n_5_[3]\,
      O => \add_ln28_1_reg_620[3]_i_1_n_5\
    );
\add_ln28_1_reg_620[6]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zext_ln28_1_reg_571_reg_n_5_[4]\,
      O => \add_ln28_1_reg_620[6]_i_2_n_5\
    );
\add_ln28_1_reg_620[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \zext_ln28_1_reg_571_reg_n_5_[5]\,
      I1 => \zext_ln28_1_reg_571_reg_n_5_[6]\,
      O => \add_ln28_1_reg_620[6]_i_3_n_5\
    );
\add_ln28_1_reg_620[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \zext_ln28_1_reg_571_reg_n_5_[4]\,
      I1 => \zext_ln28_1_reg_571_reg_n_5_[5]\,
      O => \add_ln28_1_reg_620[6]_i_4_n_5\
    );
\add_ln28_1_reg_620[6]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \zext_ln28_1_reg_571_reg_n_5_[4]\,
      O => \add_ln28_1_reg_620[6]_i_5_n_5\
    );
\add_ln28_1_reg_620[6]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => zext_ln28_3_fu_378_p1(3),
      I1 => zext_ln28_3_fu_378_p1(2),
      I2 => \zext_ln28_1_reg_571_reg_n_5_[3]\,
      O => \add_ln28_1_reg_620[6]_i_6_n_5\
    );
\add_ln28_1_reg_620[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zext_ln28_1_reg_571_reg_n_5_[6]\,
      O => \add_ln28_1_reg_620[7]_i_2_n_5\
    );
\add_ln28_1_reg_620_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2151,
      D => zext_ln28_3_fu_378_p1(2),
      Q => add_ln28_1_reg_620(0),
      R => '0'
    );
\add_ln28_1_reg_620_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2151,
      D => k_h_fu_360_p2(1),
      Q => add_ln28_1_reg_620(1),
      R => '0'
    );
\add_ln28_1_reg_620_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2151,
      D => \add_ln28_1_reg_620[2]_i_1_n_5\,
      Q => add_ln28_1_reg_620(2),
      R => '0'
    );
\add_ln28_1_reg_620_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2151,
      D => \add_ln28_1_reg_620[3]_i_1_n_5\,
      Q => add_ln28_1_reg_620(3),
      R => '0'
    );
\add_ln28_1_reg_620_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2151,
      D => add_ln28_1_fu_417_p2(4),
      Q => add_ln28_1_reg_620(4),
      R => '0'
    );
\add_ln28_1_reg_620_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2151,
      D => add_ln28_1_fu_417_p2(5),
      Q => add_ln28_1_reg_620(5),
      R => '0'
    );
\add_ln28_1_reg_620_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2151,
      D => add_ln28_1_fu_417_p2(6),
      Q => add_ln28_1_reg_620(6),
      R => '0'
    );
\add_ln28_1_reg_620_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln28_1_reg_620_reg[6]_i_1_n_5\,
      CO(2) => \add_ln28_1_reg_620_reg[6]_i_1_n_6\,
      CO(1) => \add_ln28_1_reg_620_reg[6]_i_1_n_7\,
      CO(0) => \add_ln28_1_reg_620_reg[6]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \zext_ln28_1_reg_571_reg_n_5_[5]\,
      DI(2) => \zext_ln28_1_reg_571_reg_n_5_[4]\,
      DI(1) => \add_ln28_1_reg_620[6]_i_2_n_5\,
      DI(0) => \zext_ln28_1_reg_571_reg_n_5_[3]\,
      O(3 downto 1) => add_ln28_1_fu_417_p2(6 downto 4),
      O(0) => \NLW_add_ln28_1_reg_620_reg[6]_i_1_O_UNCONNECTED\(0),
      S(3) => \add_ln28_1_reg_620[6]_i_3_n_5\,
      S(2) => \add_ln28_1_reg_620[6]_i_4_n_5\,
      S(1) => \add_ln28_1_reg_620[6]_i_5_n_5\,
      S(0) => \add_ln28_1_reg_620[6]_i_6_n_5\
    );
\add_ln28_1_reg_620_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_1_reg_2151,
      D => add_ln28_1_fu_417_p2(7),
      Q => add_ln28_1_reg_620(7),
      R => '0'
    );
\add_ln28_1_reg_620_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln28_1_reg_620_reg[6]_i_1_n_5\,
      CO(3 downto 0) => \NLW_add_ln28_1_reg_620_reg[7]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln28_1_reg_620_reg[7]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln28_1_fu_417_p2(7),
      S(3 downto 1) => B"000",
      S(0) => \add_ln28_1_reg_620[7]_i_2_n_5\
    );
add_ln28_2_fu_457_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 9) => B"000000000000000000000",
      A(8 downto 0) => A(8 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_ln28_2_fu_457_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 4) => B"00000000000001",
      B(3) => Q(5),
      B(2) => Q(5),
      B(1) => Q(5),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_ln28_2_fu_457_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 5) => B"0000000000000000000000000000000000000000000",
      C(4 downto 0) => C(4 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_ln28_2_fu_457_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_ln28_2_fu_457_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_NS_fsm12_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => buffer_1_reg_2151,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_ln28_2_fu_457_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_add_ln28_2_fu_457_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_add_ln28_2_fu_457_p2_P_UNCONNECTED(47 downto 14),
      P(13 downto 10) => grp_depthwise_conv2d_fix_2_fu_461_input_r_address0(13 downto 10),
      P(9 downto 0) => input_r_address0(9 downto 0),
      PATTERNBDETECT => NLW_add_ln28_2_fu_457_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_ln28_2_fu_457_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_add_ln28_2_fu_457_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_ln28_2_fu_457_p2_UNDERFLOW_UNCONNECTED
    );
add_ln28_2_fu_457_p2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_depthwise_conv2d_fix_2_fu_461_ap_start_reg,
      O => ap_NS_fsm12_out
    );
add_ln28_2_fu_457_p2_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => k_w_0_reg_227(0),
      I1 => out_w_0_reg_181(0),
      O => C(0)
    );
add_ln28_2_fu_457_p2_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => phi_mul_reg_145(4),
      I1 => \out_h_0_reg_169_reg_n_5_[4]\,
      I2 => \out_h_0_reg_169_reg_n_5_[3]\,
      I3 => add_ln28_2_fu_457_p2_i_17_n_5,
      O => add_ln28_2_fu_457_p2_i_11_n_5
    );
add_ln28_2_fu_457_p2_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966696666666"
    )
        port map (
      I0 => phi_mul_reg_145(3),
      I1 => \out_h_0_reg_169_reg_n_5_[3]\,
      I2 => \out_h_0_reg_169_reg_n_5_[2]\,
      I3 => add_ln28_2_fu_457_p2_i_18_n_5,
      I4 => zext_ln28_3_fu_378_p1(3),
      I5 => \out_h_0_reg_169_reg_n_5_[1]\,
      O => add_ln28_2_fu_457_p2_i_12_n_5
    );
add_ln28_2_fu_457_p2_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996966696669666"
    )
        port map (
      I0 => phi_mul_reg_145(2),
      I1 => \out_h_0_reg_169_reg_n_5_[2]\,
      I2 => \out_h_0_reg_169_reg_n_5_[1]\,
      I3 => zext_ln28_3_fu_378_p1(3),
      I4 => zext_ln28_3_fu_378_p1(2),
      I5 => \out_h_0_reg_169_reg_n_5_[0]\,
      O => add_ln28_2_fu_457_p2_i_13_n_5
    );
add_ln28_2_fu_457_p2_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => phi_mul_reg_145(1),
      I1 => zext_ln28_3_fu_378_p1(3),
      I2 => \out_h_0_reg_169_reg_n_5_[1]\,
      I3 => \out_h_0_reg_169_reg_n_5_[0]\,
      I4 => zext_ln28_3_fu_378_p1(2),
      O => add_ln28_2_fu_457_p2_i_14_n_5
    );
add_ln28_2_fu_457_p2_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_h_0_reg_169_reg_n_5_[0]\,
      I1 => zext_ln28_3_fu_378_p1(2),
      O => add_ln28_2_fu_457_p2_i_15_n_5
    );
add_ln28_2_fu_457_p2_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => out_w_0_reg_181(0),
      I1 => k_w_0_reg_227(0),
      O => add_ln28_2_fu_457_p2_i_16_n_5
    );
add_ln28_2_fu_457_p2_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA808000"
    )
        port map (
      I0 => \out_h_0_reg_169_reg_n_5_[2]\,
      I1 => \out_h_0_reg_169_reg_n_5_[0]\,
      I2 => zext_ln28_3_fu_378_p1(2),
      I3 => zext_ln28_3_fu_378_p1(3),
      I4 => \out_h_0_reg_169_reg_n_5_[1]\,
      O => add_ln28_2_fu_457_p2_i_17_n_5
    );
add_ln28_2_fu_457_p2_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_h_0_reg_169_reg_n_5_[0]\,
      I1 => zext_ln28_3_fu_378_p1(2),
      O => add_ln28_2_fu_457_p2_i_18_n_5
    );
add_ln28_2_fu_457_p2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_2_fu_461_output_r_ce0,
      I1 => zext_ln28_3_fu_378_p1(3),
      I2 => zext_ln28_3_fu_378_p1(2),
      O => buffer_1_reg_2151
    );
add_ln28_2_fu_457_p2_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln28_2_fu_457_p2_i_4_n_5,
      CO(3 downto 0) => NLW_add_ln28_2_fu_457_p2_i_3_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_add_ln28_2_fu_457_p2_i_3_O_UNCONNECTED(3 downto 1),
      O(0) => A(8),
      S(3 downto 1) => B"000",
      S(0) => phi_mul_reg_145(8)
    );
add_ln28_2_fu_457_p2_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln28_2_fu_457_p2_i_5_n_5,
      CO(3) => add_ln28_2_fu_457_p2_i_4_n_5,
      CO(2) => add_ln28_2_fu_457_p2_i_4_n_6,
      CO(1) => add_ln28_2_fu_457_p2_i_4_n_7,
      CO(0) => add_ln28_2_fu_457_p2_i_4_n_8,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => phi_mul_reg_145(4),
      O(3 downto 0) => A(7 downto 4),
      S(3 downto 1) => phi_mul_reg_145(7 downto 5),
      S(0) => add_ln28_2_fu_457_p2_i_11_n_5
    );
add_ln28_2_fu_457_p2_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln28_2_fu_457_p2_i_5_n_5,
      CO(2) => add_ln28_2_fu_457_p2_i_5_n_6,
      CO(1) => add_ln28_2_fu_457_p2_i_5_n_7,
      CO(0) => add_ln28_2_fu_457_p2_i_5_n_8,
      CYINIT => '0',
      DI(3 downto 1) => phi_mul_reg_145(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => A(3 downto 0),
      S(3) => add_ln28_2_fu_457_p2_i_12_n_5,
      S(2) => add_ln28_2_fu_457_p2_i_13_n_5,
      S(1) => add_ln28_2_fu_457_p2_i_14_n_5,
      S(0) => add_ln28_2_fu_457_p2_i_15_n_5
    );
add_ln28_2_fu_457_p2_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577FFFFFA8800000"
    )
        port map (
      I0 => out_w_0_reg_181(2),
      I1 => add_ln28_2_fu_457_p2_i_16_n_5,
      I2 => k_w_0_reg_227(1),
      I3 => out_w_0_reg_181(1),
      I4 => out_w_0_reg_181(3),
      I5 => out_w_0_reg_181(4),
      O => C(4)
    );
add_ln28_2_fu_457_p2_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1777FFFFE8880000"
    )
        port map (
      I0 => out_w_0_reg_181(1),
      I1 => k_w_0_reg_227(1),
      I2 => k_w_0_reg_227(0),
      I3 => out_w_0_reg_181(0),
      I4 => out_w_0_reg_181(2),
      I5 => out_w_0_reg_181(3),
      O => C(3)
    );
add_ln28_2_fu_457_p2_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"077FF880"
    )
        port map (
      I0 => out_w_0_reg_181(0),
      I1 => k_w_0_reg_227(0),
      I2 => k_w_0_reg_227(1),
      I3 => out_w_0_reg_181(1),
      I4 => out_w_0_reg_181(2),
      O => C(2)
    );
add_ln28_2_fu_457_p2_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => k_w_0_reg_227(0),
      I1 => out_w_0_reg_181(0),
      I2 => out_w_0_reg_181(1),
      I3 => k_w_0_reg_227(1),
      O => C(1)
    );
add_ln36_fu_422_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 9) => B"000000000000000000000",
      A(8) => add_ln36_fu_422_p2_i_2_n_12,
      A(7) => add_ln36_fu_422_p2_i_3_n_9,
      A(6) => add_ln36_fu_422_p2_i_3_n_10,
      A(5) => add_ln36_fu_422_p2_i_3_n_11,
      A(4) => add_ln36_fu_422_p2_i_3_n_12,
      A(3) => add_ln36_fu_422_p2_i_4_n_9,
      A(2) => add_ln36_fu_422_p2_i_4_n_10,
      A(1) => add_ln36_fu_422_p2_i_4_n_11,
      A(0) => add_ln36_fu_422_p2_i_4_n_12,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_ln36_fu_422_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 5) => B"0000000000000",
      B(4) => Q(5),
      B(3 downto 2) => B"11",
      B(1) => grp_depthwise_conv2d_fix_2_fu_461_output_height(1),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_ln36_fu_422_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 5) => B"0000000000000000000000000000000000000000000",
      C(4 downto 0) => out_w_0_reg_181(4 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_ln36_fu_422_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_ln36_fu_422_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_NS_fsm12_out,
      CEC => ap_CS_fsm_state5,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => out_w_0_reg_1810,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_ln36_fu_422_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_add_ln36_fu_422_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_add_ln36_fu_422_p2_P_UNCONNECTED(47 downto 14),
      P(13 downto 11) => grp_depthwise_conv2d_fix_2_fu_461_output_r_address0(13 downto 11),
      P(10 downto 0) => add_ln36_fu_422_p2_0(10 downto 0),
      PATTERNBDETECT => NLW_add_ln36_fu_422_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_ln36_fu_422_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_add_ln36_fu_422_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_ln36_fu_422_p2_UNDERFLOW_UNCONNECTED
    );
add_ln36_fu_422_p2_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => grp_depthwise_conv2d_fix_2_fu_461_output_height(1)
    );
add_ln36_fu_422_p2_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln36_fu_422_p2_i_3_n_5,
      CO(3 downto 0) => NLW_add_ln36_fu_422_p2_i_2_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_add_ln36_fu_422_p2_i_2_O_UNCONNECTED(3 downto 1),
      O(0) => add_ln36_fu_422_p2_i_2_n_12,
      S(3 downto 1) => B"000",
      S(0) => phi_mul2_reg_157(8)
    );
add_ln36_fu_422_p2_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln36_fu_422_p2_i_4_n_5,
      CO(3) => add_ln36_fu_422_p2_i_3_n_5,
      CO(2) => add_ln36_fu_422_p2_i_3_n_6,
      CO(1) => add_ln36_fu_422_p2_i_3_n_7,
      CO(0) => add_ln36_fu_422_p2_i_3_n_8,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => phi_mul2_reg_157(4),
      O(3) => add_ln36_fu_422_p2_i_3_n_9,
      O(2) => add_ln36_fu_422_p2_i_3_n_10,
      O(1) => add_ln36_fu_422_p2_i_3_n_11,
      O(0) => add_ln36_fu_422_p2_i_3_n_12,
      S(3 downto 1) => phi_mul2_reg_157(7 downto 5),
      S(0) => add_ln36_fu_422_p2_i_5_n_5
    );
add_ln36_fu_422_p2_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln36_fu_422_p2_i_4_n_5,
      CO(2) => add_ln36_fu_422_p2_i_4_n_6,
      CO(1) => add_ln36_fu_422_p2_i_4_n_7,
      CO(0) => add_ln36_fu_422_p2_i_4_n_8,
      CYINIT => '0',
      DI(3 downto 1) => phi_mul2_reg_157(3 downto 1),
      DI(0) => '0',
      O(3) => add_ln36_fu_422_p2_i_4_n_9,
      O(2) => add_ln36_fu_422_p2_i_4_n_10,
      O(1) => add_ln36_fu_422_p2_i_4_n_11,
      O(0) => add_ln36_fu_422_p2_i_4_n_12,
      S(3) => add_ln36_fu_422_p2_i_6_n_5,
      S(2) => add_ln36_fu_422_p2_i_7_n_5,
      S(1) => add_ln36_fu_422_p2_i_8_n_5,
      S(0) => add_ln36_fu_422_p2_i_9_n_5
    );
add_ln36_fu_422_p2_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul2_reg_157(4),
      I1 => \out_h_0_reg_169_reg_n_5_[4]\,
      O => add_ln36_fu_422_p2_i_5_n_5
    );
add_ln36_fu_422_p2_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul2_reg_157(3),
      I1 => \out_h_0_reg_169_reg_n_5_[3]\,
      O => add_ln36_fu_422_p2_i_6_n_5
    );
add_ln36_fu_422_p2_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul2_reg_157(2),
      I1 => \out_h_0_reg_169_reg_n_5_[2]\,
      O => add_ln36_fu_422_p2_i_7_n_5
    );
add_ln36_fu_422_p2_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul2_reg_157(1),
      I1 => \out_h_0_reg_169_reg_n_5_[1]\,
      O => add_ln36_fu_422_p2_i_8_n_5
    );
add_ln36_fu_422_p2_i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \out_h_0_reg_169_reg_n_5_[0]\,
      O => add_ln36_fu_422_p2_i_9_n_5
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_depthwise_conv2d_fix_2_fu_461_ap_start_reg,
      I2 => grp_depthwise_conv2d_fix_2_fu_461_ap_ready,
      I3 => ap_CS_fsm_state2,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAAA"
    )
        port map (
      I0 => Q(2),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_depthwise_conv2d_fix_2_fu_461_ap_start_reg,
      I3 => grp_depthwise_conv2d_fix_2_fu_461_ap_ready,
      I4 => Q(3),
      O => D(0)
    );
\ap_CS_fsm[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => Q(3),
      I1 => grp_depthwise_conv2d_fix_2_fu_461_ap_ready,
      I2 => grp_depthwise_conv2d_fix_2_fu_461_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      O => D(1)
    );
\ap_CS_fsm[1]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \ap_CS_fsm[3]_i_2__0_n_5\,
      I2 => \out_h_0_reg_169_reg_n_5_[3]\,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      I4 => grp_depthwise_conv2d_fix_2_fu_461_ap_start_reg,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[3]\,
      I1 => \ap_CS_fsm[4]_i_2_n_5\,
      I2 => out_w_0_reg_181(3),
      I3 => grp_depthwise_conv2d_fix_2_fu_461_ap_ready,
      I4 => ap_CS_fsm_state2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => shl_ln_fu_297_p3(4),
      I1 => shl_ln_fu_297_p3(3),
      I2 => \out_d_0_reg_133_reg_n_5_[4]\,
      I3 => shl_ln_fu_297_p3(5),
      I4 => shl_ln_fu_297_p3(6),
      I5 => ap_CS_fsm_state2,
      O => grp_depthwise_conv2d_fix_2_fu_461_ap_ready
    );
\ap_CS_fsm[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAAA"
    )
        port map (
      I0 => Q(4),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_depthwise_conv2d_fix_2_fu_461_ap_start_reg,
      I3 => grp_depthwise_conv2d_fix_2_fu_461_ap_ready,
      I4 => Q(5),
      O => D(2)
    );
\ap_CS_fsm[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => Q(5),
      I1 => grp_depthwise_conv2d_fix_2_fu_461_ap_ready,
      I2 => grp_depthwise_conv2d_fix_2_fu_461_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      O => D(3)
    );
\ap_CS_fsm[3]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2A2A2A2A2A2A2A"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \ap_CS_fsm[3]_i_2__0_n_5\,
      I2 => \out_h_0_reg_169_reg_n_5_[3]\,
      I3 => grp_depthwise_conv2d_fix_2_fu_461_output_r_ce0,
      I4 => zext_ln28_3_fu_378_p1(3),
      I5 => zext_ln28_3_fu_378_p1(2),
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0900000900000000"
    )
        port map (
      I0 => \out_h_0_reg_169_reg_n_5_[4]\,
      I1 => empty_51_reg_543(4),
      I2 => \out_h_0_reg_169_reg_n_5_[0]\,
      I3 => \out_h_0_reg_169_reg_n_5_[1]\,
      I4 => empty_51_reg_543(1),
      I5 => \out_h_0_reg_169_reg_n_5_[2]\,
      O => \ap_CS_fsm[3]_i_2__0_n_5\
    );
\ap_CS_fsm[4]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[3]\,
      I1 => \ap_CS_fsm[4]_i_2_n_5\,
      I2 => out_w_0_reg_181(3),
      O => \ap_CS_fsm[4]_i_1__8_n_5\
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0900000900000000"
    )
        port map (
      I0 => out_w_0_reg_181(4),
      I1 => empty_51_reg_543(4),
      I2 => out_w_0_reg_181(0),
      I3 => out_w_0_reg_181(1),
      I4 => empty_51_reg_543(1),
      I5 => out_w_0_reg_181(2),
      O => \ap_CS_fsm[4]_i_2_n_5\
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => grp_depthwise_conv2d_fix_2_fu_461_input_r_ce0,
      I2 => k_w_0_reg_227(1),
      I3 => k_w_0_reg_227(0),
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2A"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_2_fu_461_output_r_ce0,
      I1 => zext_ln28_3_fu_378_p1(3),
      I2 => zext_ln28_3_fu_378_p1(2),
      I3 => ap_CS_fsm_state10,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => k_w_0_reg_227(0),
      I1 => k_w_0_reg_227(1),
      I2 => grp_depthwise_conv2d_fix_2_fu_461_input_r_ce0,
      O => \ap_CS_fsm[7]_i_1__2_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \ap_CS_fsm_reg_n_5_[3]\,
      R => SR(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[4]_i_1__8_n_5\,
      Q => ap_CS_fsm_state5,
      R => SR(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => grp_depthwise_conv2d_fix_2_fu_461_output_r_ce0,
      R => SR(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => grp_depthwise_conv2d_fix_2_fu_461_input_r_ce0,
      R => SR(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[7]_i_1__2_n_5\,
      Q => ap_CS_fsm_state8,
      R => SR(0)
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state8,
      Q => ap_CS_fsm_state9,
      R => SR(0)
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state9,
      Q => ap_CS_fsm_state10,
      R => SR(0)
    );
\buffer_0_reg_193[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => buffer_1_reg_215_reg(0),
      I1 => k_w_0_reg_227(0),
      I2 => k_w_0_reg_227(1),
      I3 => grp_depthwise_conv2d_fix_2_fu_461_input_r_ce0,
      O => \buffer_0_reg_193[0]_i_1_n_5\
    );
\buffer_0_reg_193[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => buffer_1_reg_215_reg(10),
      I1 => k_w_0_reg_227(0),
      I2 => k_w_0_reg_227(1),
      I3 => grp_depthwise_conv2d_fix_2_fu_461_input_r_ce0,
      O => \buffer_0_reg_193[10]_i_1_n_5\
    );
\buffer_0_reg_193[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => buffer_1_reg_215_reg(11),
      I1 => k_w_0_reg_227(0),
      I2 => k_w_0_reg_227(1),
      I3 => grp_depthwise_conv2d_fix_2_fu_461_input_r_ce0,
      O => \buffer_0_reg_193[11]_i_1_n_5\
    );
\buffer_0_reg_193[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => buffer_1_reg_215_reg(12),
      I1 => k_w_0_reg_227(0),
      I2 => k_w_0_reg_227(1),
      I3 => grp_depthwise_conv2d_fix_2_fu_461_input_r_ce0,
      O => \buffer_0_reg_193[12]_i_1_n_5\
    );
\buffer_0_reg_193[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => buffer_1_reg_215_reg(13),
      I1 => k_w_0_reg_227(0),
      I2 => k_w_0_reg_227(1),
      I3 => grp_depthwise_conv2d_fix_2_fu_461_input_r_ce0,
      O => \buffer_0_reg_193[13]_i_1_n_5\
    );
\buffer_0_reg_193[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => buffer_1_reg_215_reg(14),
      I1 => k_w_0_reg_227(0),
      I2 => k_w_0_reg_227(1),
      I3 => grp_depthwise_conv2d_fix_2_fu_461_input_r_ce0,
      O => \buffer_0_reg_193[14]_i_1_n_5\
    );
\buffer_0_reg_193[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => k_w_0_reg_227(0),
      I1 => k_w_0_reg_227(1),
      I2 => grp_depthwise_conv2d_fix_2_fu_461_input_r_ce0,
      I3 => ap_CS_fsm_state5,
      O => \buffer_0_reg_193[15]_i_1_n_5\
    );
\buffer_0_reg_193[15]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => buffer_1_reg_215_reg(15),
      I1 => k_w_0_reg_227(0),
      I2 => k_w_0_reg_227(1),
      I3 => grp_depthwise_conv2d_fix_2_fu_461_input_r_ce0,
      O => \buffer_0_reg_193[15]_i_2__0_n_5\
    );
\buffer_0_reg_193[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => buffer_1_reg_215_reg(1),
      I1 => k_w_0_reg_227(0),
      I2 => k_w_0_reg_227(1),
      I3 => grp_depthwise_conv2d_fix_2_fu_461_input_r_ce0,
      O => \buffer_0_reg_193[1]_i_1_n_5\
    );
\buffer_0_reg_193[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => buffer_1_reg_215_reg(2),
      I1 => k_w_0_reg_227(0),
      I2 => k_w_0_reg_227(1),
      I3 => grp_depthwise_conv2d_fix_2_fu_461_input_r_ce0,
      O => \buffer_0_reg_193[2]_i_1_n_5\
    );
\buffer_0_reg_193[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => buffer_1_reg_215_reg(3),
      I1 => k_w_0_reg_227(0),
      I2 => k_w_0_reg_227(1),
      I3 => grp_depthwise_conv2d_fix_2_fu_461_input_r_ce0,
      O => \buffer_0_reg_193[3]_i_1_n_5\
    );
\buffer_0_reg_193[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => buffer_1_reg_215_reg(4),
      I1 => k_w_0_reg_227(0),
      I2 => k_w_0_reg_227(1),
      I3 => grp_depthwise_conv2d_fix_2_fu_461_input_r_ce0,
      O => \buffer_0_reg_193[4]_i_1_n_5\
    );
\buffer_0_reg_193[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => buffer_1_reg_215_reg(5),
      I1 => k_w_0_reg_227(0),
      I2 => k_w_0_reg_227(1),
      I3 => grp_depthwise_conv2d_fix_2_fu_461_input_r_ce0,
      O => \buffer_0_reg_193[5]_i_1_n_5\
    );
\buffer_0_reg_193[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => buffer_1_reg_215_reg(6),
      I1 => k_w_0_reg_227(0),
      I2 => k_w_0_reg_227(1),
      I3 => grp_depthwise_conv2d_fix_2_fu_461_input_r_ce0,
      O => \buffer_0_reg_193[6]_i_1_n_5\
    );
\buffer_0_reg_193[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => buffer_1_reg_215_reg(7),
      I1 => k_w_0_reg_227(0),
      I2 => k_w_0_reg_227(1),
      I3 => grp_depthwise_conv2d_fix_2_fu_461_input_r_ce0,
      O => \buffer_0_reg_193[7]_i_1_n_5\
    );
\buffer_0_reg_193[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => buffer_1_reg_215_reg(8),
      I1 => k_w_0_reg_227(0),
      I2 => k_w_0_reg_227(1),
      I3 => grp_depthwise_conv2d_fix_2_fu_461_input_r_ce0,
      O => \buffer_0_reg_193[8]_i_1_n_5\
    );
\buffer_0_reg_193[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => buffer_1_reg_215_reg(9),
      I1 => k_w_0_reg_227(0),
      I2 => k_w_0_reg_227(1),
      I3 => grp_depthwise_conv2d_fix_2_fu_461_input_r_ce0,
      O => \buffer_0_reg_193[9]_i_1_n_5\
    );
\buffer_0_reg_193_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_193[15]_i_1_n_5\,
      D => \buffer_0_reg_193[0]_i_1_n_5\,
      Q => \^output_r_d0\(0),
      R => '0'
    );
\buffer_0_reg_193_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_193[15]_i_1_n_5\,
      D => \buffer_0_reg_193[10]_i_1_n_5\,
      Q => \^output_r_d0\(10),
      R => '0'
    );
\buffer_0_reg_193_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_193[15]_i_1_n_5\,
      D => \buffer_0_reg_193[11]_i_1_n_5\,
      Q => \^output_r_d0\(11),
      R => '0'
    );
\buffer_0_reg_193_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_193[15]_i_1_n_5\,
      D => \buffer_0_reg_193[12]_i_1_n_5\,
      Q => \^output_r_d0\(12),
      R => '0'
    );
\buffer_0_reg_193_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_193[15]_i_1_n_5\,
      D => \buffer_0_reg_193[13]_i_1_n_5\,
      Q => \^output_r_d0\(13),
      R => '0'
    );
\buffer_0_reg_193_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_193[15]_i_1_n_5\,
      D => \buffer_0_reg_193[14]_i_1_n_5\,
      Q => \^output_r_d0\(14),
      R => '0'
    );
\buffer_0_reg_193_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_193[15]_i_1_n_5\,
      D => \buffer_0_reg_193[15]_i_2__0_n_5\,
      Q => \^output_r_d0\(15),
      R => '0'
    );
\buffer_0_reg_193_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_193[15]_i_1_n_5\,
      D => \buffer_0_reg_193[1]_i_1_n_5\,
      Q => \^output_r_d0\(1),
      R => '0'
    );
\buffer_0_reg_193_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_193[15]_i_1_n_5\,
      D => \buffer_0_reg_193[2]_i_1_n_5\,
      Q => \^output_r_d0\(2),
      R => '0'
    );
\buffer_0_reg_193_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_193[15]_i_1_n_5\,
      D => \buffer_0_reg_193[3]_i_1_n_5\,
      Q => \^output_r_d0\(3),
      R => '0'
    );
\buffer_0_reg_193_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_193[15]_i_1_n_5\,
      D => \buffer_0_reg_193[4]_i_1_n_5\,
      Q => \^output_r_d0\(4),
      R => '0'
    );
\buffer_0_reg_193_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_193[15]_i_1_n_5\,
      D => \buffer_0_reg_193[5]_i_1_n_5\,
      Q => \^output_r_d0\(5),
      R => '0'
    );
\buffer_0_reg_193_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_193[15]_i_1_n_5\,
      D => \buffer_0_reg_193[6]_i_1_n_5\,
      Q => \^output_r_d0\(6),
      R => '0'
    );
\buffer_0_reg_193_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_193[15]_i_1_n_5\,
      D => \buffer_0_reg_193[7]_i_1_n_5\,
      Q => \^output_r_d0\(7),
      R => '0'
    );
\buffer_0_reg_193_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_193[15]_i_1_n_5\,
      D => \buffer_0_reg_193[8]_i_1_n_5\,
      Q => \^output_r_d0\(8),
      R => '0'
    );
\buffer_0_reg_193_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_193[15]_i_1_n_5\,
      D => \buffer_0_reg_193[9]_i_1_n_5\,
      Q => \^output_r_d0\(9),
      R => '0'
    );
\buffer_1_reg_215[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => zext_ln28_3_fu_378_p1(2),
      I2 => zext_ln28_3_fu_378_p1(3),
      I3 => grp_depthwise_conv2d_fix_2_fu_461_output_r_ce0,
      O => sel
    );
\buffer_1_reg_215_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_30_1_1_U23_n_8,
      Q => buffer_1_reg_215_reg(0),
      R => '0'
    );
\buffer_1_reg_215_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_30_1_1_U23_n_14,
      Q => buffer_1_reg_215_reg(10),
      R => '0'
    );
\buffer_1_reg_215_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_30_1_1_U23_n_13,
      Q => buffer_1_reg_215_reg(11),
      R => '0'
    );
\buffer_1_reg_215_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_30_1_1_U23_n_20,
      Q => buffer_1_reg_215_reg(12),
      R => '0'
    );
\buffer_1_reg_215_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_30_1_1_U23_n_19,
      Q => buffer_1_reg_215_reg(13),
      R => '0'
    );
\buffer_1_reg_215_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_30_1_1_U23_n_18,
      Q => buffer_1_reg_215_reg(14),
      R => '0'
    );
\buffer_1_reg_215_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_30_1_1_U23_n_17,
      Q => buffer_1_reg_215_reg(15),
      R => '0'
    );
\buffer_1_reg_215_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_30_1_1_U23_n_7,
      Q => buffer_1_reg_215_reg(1),
      R => '0'
    );
\buffer_1_reg_215_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_30_1_1_U23_n_6,
      Q => buffer_1_reg_215_reg(2),
      R => '0'
    );
\buffer_1_reg_215_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_30_1_1_U23_n_5,
      Q => buffer_1_reg_215_reg(3),
      R => '0'
    );
\buffer_1_reg_215_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_30_1_1_U23_n_12,
      Q => buffer_1_reg_215_reg(4),
      R => '0'
    );
\buffer_1_reg_215_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_30_1_1_U23_n_11,
      Q => buffer_1_reg_215_reg(5),
      R => '0'
    );
\buffer_1_reg_215_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_30_1_1_U23_n_10,
      Q => buffer_1_reg_215_reg(6),
      R => '0'
    );
\buffer_1_reg_215_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_30_1_1_U23_n_9,
      Q => buffer_1_reg_215_reg(7),
      R => '0'
    );
\buffer_1_reg_215_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_30_1_1_U23_n_16,
      Q => buffer_1_reg_215_reg(8),
      R => '0'
    );
\buffer_1_reg_215_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => network_mul_mul_16s_16s_30_1_1_U23_n_15,
      Q => buffer_1_reg_215_reg(9),
      R => '0'
    );
\empty_51_reg_543[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => Q(5),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_depthwise_conv2d_fix_2_fu_461_ap_start_reg,
      I3 => empty_51_reg_543(1),
      O => \empty_51_reg_543[1]_i_1_n_5\
    );
\empty_51_reg_543[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(5),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_depthwise_conv2d_fix_2_fu_461_ap_start_reg,
      I3 => empty_51_reg_543(4),
      O => \empty_51_reg_543[4]_i_1_n_5\
    );
\empty_51_reg_543_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_51_reg_543[1]_i_1_n_5\,
      Q => empty_51_reg_543(1),
      R => '0'
    );
\empty_51_reg_543_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_51_reg_543[4]_i_1_n_5\,
      Q => empty_51_reg_543(4),
      R => '0'
    );
grp_depthwise_conv2d_fix_2_fu_461_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFC"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_2_fu_461_ap_ready,
      I1 => Q(4),
      I2 => Q(2),
      I3 => grp_depthwise_conv2d_fix_2_fu_461_ap_start_reg,
      O => \ap_CS_fsm_reg[36]\
    );
\k_h_0_reg_204[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0000000CAAAAAAA"
    )
        port map (
      I0 => zext_ln28_3_fu_378_p1(2),
      I1 => k_h_reg_610(0),
      I2 => grp_depthwise_conv2d_fix_2_fu_461_input_r_ce0,
      I3 => k_w_0_reg_227(1),
      I4 => k_w_0_reg_227(0),
      I5 => ap_CS_fsm_state5,
      O => \k_h_0_reg_204[0]_i_1_n_5\
    );
\k_h_0_reg_204[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0000000CAAAAAAA"
    )
        port map (
      I0 => zext_ln28_3_fu_378_p1(3),
      I1 => k_h_reg_610(1),
      I2 => grp_depthwise_conv2d_fix_2_fu_461_input_r_ce0,
      I3 => k_w_0_reg_227(1),
      I4 => k_w_0_reg_227(0),
      I5 => ap_CS_fsm_state5,
      O => \k_h_0_reg_204[1]_i_1_n_5\
    );
\k_h_0_reg_204_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_h_0_reg_204[0]_i_1_n_5\,
      Q => zext_ln28_3_fu_378_p1(2),
      R => '0'
    );
\k_h_0_reg_204_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_h_0_reg_204[1]_i_1_n_5\,
      Q => zext_ln28_3_fu_378_p1(3),
      R => '0'
    );
\k_h_reg_610[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => zext_ln28_3_fu_378_p1(2),
      I1 => grp_depthwise_conv2d_fix_2_fu_461_output_r_ce0,
      I2 => k_h_reg_610(0),
      O => \k_h_reg_610[0]_i_1_n_5\
    );
\k_h_reg_610[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => zext_ln28_3_fu_378_p1(2),
      I1 => zext_ln28_3_fu_378_p1(3),
      I2 => grp_depthwise_conv2d_fix_2_fu_461_output_r_ce0,
      I3 => k_h_reg_610(1),
      O => \k_h_reg_610[1]_i_1_n_5\
    );
\k_h_reg_610_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_h_reg_610[0]_i_1_n_5\,
      Q => k_h_reg_610(0),
      R => '0'
    );
\k_h_reg_610_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_h_reg_610[1]_i_1_n_5\,
      Q => k_h_reg_610(1),
      R => '0'
    );
\k_w_0_reg_227[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2000000E2E2E2E2"
    )
        port map (
      I0 => k_w_0_reg_227(0),
      I1 => ap_CS_fsm_state10,
      I2 => k_w_reg_628(0),
      I3 => zext_ln28_3_fu_378_p1(2),
      I4 => zext_ln28_3_fu_378_p1(3),
      I5 => grp_depthwise_conv2d_fix_2_fu_461_output_r_ce0,
      O => \k_w_0_reg_227[0]_i_1_n_5\
    );
\k_w_0_reg_227[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2000000E2E2E2E2"
    )
        port map (
      I0 => k_w_0_reg_227(1),
      I1 => ap_CS_fsm_state10,
      I2 => k_w_reg_628(1),
      I3 => zext_ln28_3_fu_378_p1(2),
      I4 => zext_ln28_3_fu_378_p1(3),
      I5 => grp_depthwise_conv2d_fix_2_fu_461_output_r_ce0,
      O => \k_w_0_reg_227[1]_i_1_n_5\
    );
\k_w_0_reg_227_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_w_0_reg_227[0]_i_1_n_5\,
      Q => k_w_0_reg_227(0),
      R => '0'
    );
\k_w_0_reg_227_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_w_0_reg_227[1]_i_1_n_5\,
      Q => k_w_0_reg_227(1),
      R => '0'
    );
\k_w_reg_628[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => k_w_0_reg_227(0),
      I1 => grp_depthwise_conv2d_fix_2_fu_461_input_r_ce0,
      I2 => k_w_reg_628(0),
      O => \k_w_reg_628[0]_i_1_n_5\
    );
\k_w_reg_628[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => k_w_0_reg_227(0),
      I1 => k_w_0_reg_227(1),
      I2 => grp_depthwise_conv2d_fix_2_fu_461_input_r_ce0,
      I3 => k_w_reg_628(1),
      O => \k_w_reg_628[1]_i_1_n_5\
    );
\k_w_reg_628_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_w_reg_628[0]_i_1_n_5\,
      Q => k_w_reg_628(0),
      R => '0'
    );
\k_w_reg_628_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_w_reg_628[1]_i_1_n_5\,
      Q => k_w_reg_628(1),
      R => '0'
    );
network_mul_mul_16s_16s_30_1_1_U23: entity work.bd_0_hls_inst_0_network_mul_mul_16s_16s_30_1_1
     port map (
      O(3) => network_mul_mul_16s_16s_30_1_1_U23_n_5,
      O(2) => network_mul_mul_16s_16s_30_1_1_U23_n_6,
      O(1) => network_mul_mul_16s_16s_30_1_1_U23_n_7,
      O(0) => network_mul_mul_16s_16s_30_1_1_U23_n_8,
      Q(2) => ap_CS_fsm_state9,
      Q(1) => ap_CS_fsm_state8,
      Q(0) => grp_depthwise_conv2d_fix_2_fu_461_output_r_ce0,
      ap_clk => ap_clk,
      buffer_1_reg_215_reg(15 downto 0) => buffer_1_reg_215_reg(15 downto 0),
      kernel_0_q0(14 downto 0) => kernel_0_q0(14 downto 0),
      output_r_d0(15 downto 0) => \^output_r_d0\(15 downto 0),
      p(3) => network_mul_mul_16s_16s_30_1_1_U23_n_9,
      p(2) => network_mul_mul_16s_16s_30_1_1_U23_n_10,
      p(1) => network_mul_mul_16s_16s_30_1_1_U23_n_11,
      p(0) => network_mul_mul_16s_16s_30_1_1_U23_n_12,
      p_0(3) => network_mul_mul_16s_16s_30_1_1_U23_n_13,
      p_0(2) => network_mul_mul_16s_16s_30_1_1_U23_n_14,
      p_0(1) => network_mul_mul_16s_16s_30_1_1_U23_n_15,
      p_0(0) => network_mul_mul_16s_16s_30_1_1_U23_n_16,
      p_1(3) => network_mul_mul_16s_16s_30_1_1_U23_n_17,
      p_1(2) => network_mul_mul_16s_16s_30_1_1_U23_n_18,
      p_1(1) => network_mul_mul_16s_16s_30_1_1_U23_n_19,
      p_1(0) => network_mul_mul_16s_16s_30_1_1_U23_n_20,
      q0(15 downto 0) => q0(15 downto 0),
      zext_ln28_3_fu_378_p1(1 downto 0) => zext_ln28_3_fu_378_p1(3 downto 2)
    );
\out_d_0_reg_133[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \ap_CS_fsm[3]_i_2__0_n_5\,
      I2 => \out_h_0_reg_169_reg_n_5_[3]\,
      I3 => grp_depthwise_conv2d_fix_2_fu_461_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_5_[0]\,
      O => out_d_0_reg_133
    );
\out_d_0_reg_133[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \ap_CS_fsm[3]_i_2__0_n_5\,
      I2 => \out_h_0_reg_169_reg_n_5_[3]\,
      O => ap_NS_fsm11_out
    );
\out_d_0_reg_133_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => out_d_reg_561(0),
      Q => shl_ln_fu_297_p3(3),
      R => out_d_0_reg_133
    );
\out_d_0_reg_133_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => out_d_reg_561(1),
      Q => shl_ln_fu_297_p3(4),
      R => out_d_0_reg_133
    );
\out_d_0_reg_133_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => out_d_reg_561(2),
      Q => shl_ln_fu_297_p3(5),
      R => out_d_0_reg_133
    );
\out_d_0_reg_133_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => out_d_reg_561(3),
      Q => shl_ln_fu_297_p3(6),
      R => out_d_0_reg_133
    );
\out_d_0_reg_133_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => out_d_reg_561(4),
      Q => \out_d_0_reg_133_reg_n_5_[4]\,
      R => out_d_0_reg_133
    );
\out_d_reg_561[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_297_p3(3),
      O => out_d_fu_282_p2(0)
    );
\out_d_reg_561[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln_fu_297_p3(3),
      I1 => shl_ln_fu_297_p3(4),
      O => out_d_fu_282_p2(1)
    );
\out_d_reg_561[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => shl_ln_fu_297_p3(3),
      I1 => shl_ln_fu_297_p3(4),
      I2 => shl_ln_fu_297_p3(5),
      O => out_d_fu_282_p2(2)
    );
\out_d_reg_561[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => shl_ln_fu_297_p3(4),
      I1 => shl_ln_fu_297_p3(3),
      I2 => shl_ln_fu_297_p3(5),
      I3 => shl_ln_fu_297_p3(6),
      O => out_d_fu_282_p2(3)
    );
\out_d_reg_561[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => shl_ln_fu_297_p3(5),
      I1 => shl_ln_fu_297_p3(3),
      I2 => shl_ln_fu_297_p3(4),
      I3 => shl_ln_fu_297_p3(6),
      I4 => \out_d_0_reg_133_reg_n_5_[4]\,
      O => out_d_fu_282_p2(4)
    );
\out_d_reg_561_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_282_p2(0),
      Q => out_d_reg_561(0),
      R => '0'
    );
\out_d_reg_561_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_282_p2(1),
      Q => out_d_reg_561(1),
      R => '0'
    );
\out_d_reg_561_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_282_p2(2),
      Q => out_d_reg_561(2),
      R => '0'
    );
\out_d_reg_561_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_282_p2(3),
      Q => out_d_reg_561(3),
      R => '0'
    );
\out_d_reg_561_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_282_p2(4),
      Q => out_d_reg_561(4),
      R => '0'
    );
\out_h_0_reg_169[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[3]\,
      I1 => \ap_CS_fsm[4]_i_2_n_5\,
      I2 => out_w_0_reg_181(3),
      I3 => out_h_0_reg_1690,
      O => out_h_0_reg_169
    );
\out_h_0_reg_169[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[3]\,
      I1 => \ap_CS_fsm[4]_i_2_n_5\,
      I2 => out_w_0_reg_181(3),
      O => ap_NS_fsm10_out
    );
\out_h_0_reg_169_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_h_reg_579(0),
      Q => \out_h_0_reg_169_reg_n_5_[0]\,
      R => out_h_0_reg_169
    );
\out_h_0_reg_169_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_h_reg_579(1),
      Q => \out_h_0_reg_169_reg_n_5_[1]\,
      R => out_h_0_reg_169
    );
\out_h_0_reg_169_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_h_reg_579(2),
      Q => \out_h_0_reg_169_reg_n_5_[2]\,
      R => out_h_0_reg_169
    );
\out_h_0_reg_169_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_h_reg_579(3),
      Q => \out_h_0_reg_169_reg_n_5_[3]\,
      R => out_h_0_reg_169
    );
\out_h_0_reg_169_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_h_reg_579(4),
      Q => \out_h_0_reg_169_reg_n_5_[4]\,
      R => out_h_0_reg_169
    );
\out_h_reg_579[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_h_0_reg_169_reg_n_5_[0]\,
      O => out_h_fu_314_p2(0)
    );
\out_h_reg_579[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_h_0_reg_169_reg_n_5_[0]\,
      I1 => \out_h_0_reg_169_reg_n_5_[1]\,
      O => out_h_fu_314_p2(1)
    );
\out_h_reg_579[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \out_h_0_reg_169_reg_n_5_[0]\,
      I1 => \out_h_0_reg_169_reg_n_5_[1]\,
      I2 => \out_h_0_reg_169_reg_n_5_[2]\,
      O => out_h_fu_314_p2(2)
    );
\out_h_reg_579[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \out_h_0_reg_169_reg_n_5_[1]\,
      I1 => \out_h_0_reg_169_reg_n_5_[0]\,
      I2 => \out_h_0_reg_169_reg_n_5_[2]\,
      I3 => \out_h_0_reg_169_reg_n_5_[3]\,
      O => out_h_fu_314_p2(3)
    );
\out_h_reg_579[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \out_h_0_reg_169_reg_n_5_[2]\,
      I1 => \out_h_0_reg_169_reg_n_5_[0]\,
      I2 => \out_h_0_reg_169_reg_n_5_[1]\,
      I3 => \out_h_0_reg_169_reg_n_5_[3]\,
      I4 => \out_h_0_reg_169_reg_n_5_[4]\,
      O => out_h_fu_314_p2(4)
    );
\out_h_reg_579_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_h_fu_314_p2(0),
      Q => out_h_reg_579(0),
      R => '0'
    );
\out_h_reg_579_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_h_fu_314_p2(1),
      Q => out_h_reg_579(1),
      R => '0'
    );
\out_h_reg_579_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_h_fu_314_p2(2),
      Q => out_h_reg_579(2),
      R => '0'
    );
\out_h_reg_579_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_h_fu_314_p2(3),
      Q => out_h_reg_579(3),
      R => '0'
    );
\out_h_reg_579_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_h_fu_314_p2(4),
      Q => out_h_reg_579(4),
      R => '0'
    );
\out_w_0_reg_181[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \ap_CS_fsm[3]_i_2__0_n_5\,
      I2 => \out_h_0_reg_169_reg_n_5_[3]\,
      O => out_w_0_reg_1810
    );
\out_w_0_reg_181[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_2_fu_461_output_r_ce0,
      I1 => zext_ln28_3_fu_378_p1(3),
      I2 => zext_ln28_3_fu_378_p1(2),
      O => \^e\(0)
    );
\out_w_0_reg_181_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => out_w_reg_592(0),
      Q => out_w_0_reg_181(0),
      R => out_w_0_reg_1810
    );
\out_w_0_reg_181_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => out_w_reg_592(1),
      Q => out_w_0_reg_181(1),
      R => out_w_0_reg_1810
    );
\out_w_0_reg_181_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => out_w_reg_592(2),
      Q => out_w_0_reg_181(2),
      R => out_w_0_reg_1810
    );
\out_w_0_reg_181_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => out_w_reg_592(3),
      Q => out_w_0_reg_181(3),
      R => out_w_0_reg_1810
    );
\out_w_0_reg_181_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => out_w_reg_592(4),
      Q => out_w_0_reg_181(4),
      R => out_w_0_reg_1810
    );
\out_w_reg_592[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_w_0_reg_181(0),
      O => out_w_fu_344_p2(0)
    );
\out_w_reg_592[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_w_0_reg_181(0),
      I1 => out_w_0_reg_181(1),
      O => out_w_fu_344_p2(1)
    );
\out_w_reg_592[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => out_w_0_reg_181(0),
      I1 => out_w_0_reg_181(1),
      I2 => out_w_0_reg_181(2),
      O => out_w_fu_344_p2(2)
    );
\out_w_reg_592[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => out_w_0_reg_181(1),
      I1 => out_w_0_reg_181(0),
      I2 => out_w_0_reg_181(2),
      I3 => out_w_0_reg_181(3),
      O => out_w_fu_344_p2(3)
    );
\out_w_reg_592[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => out_w_0_reg_181(2),
      I1 => out_w_0_reg_181(0),
      I2 => out_w_0_reg_181(1),
      I3 => out_w_0_reg_181(3),
      I4 => out_w_0_reg_181(4),
      O => out_w_fu_344_p2(4)
    );
\out_w_reg_592_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_5_[3]\,
      D => out_w_fu_344_p2(0),
      Q => out_w_reg_592(0),
      R => '0'
    );
\out_w_reg_592_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_5_[3]\,
      D => out_w_fu_344_p2(1),
      Q => out_w_reg_592(1),
      R => '0'
    );
\out_w_reg_592_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_5_[3]\,
      D => out_w_fu_344_p2(2),
      Q => out_w_reg_592(2),
      R => '0'
    );
\out_w_reg_592_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_5_[3]\,
      D => out_w_fu_344_p2(3),
      Q => out_w_reg_592(3),
      R => '0'
    );
\out_w_reg_592_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_5_[3]\,
      D => out_w_fu_344_p2(4),
      Q => out_w_reg_592(4),
      R => '0'
    );
\phi_mul2_reg_157_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln19_reg_548(1),
      Q => phi_mul2_reg_157(1),
      R => out_d_0_reg_133
    );
\phi_mul2_reg_157_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln19_reg_548(2),
      Q => phi_mul2_reg_157(2),
      R => out_d_0_reg_133
    );
\phi_mul2_reg_157_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln19_reg_548(3),
      Q => phi_mul2_reg_157(3),
      R => out_d_0_reg_133
    );
\phi_mul2_reg_157_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln19_reg_548(4),
      Q => phi_mul2_reg_157(4),
      R => out_d_0_reg_133
    );
\phi_mul2_reg_157_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln19_reg_548(5),
      Q => phi_mul2_reg_157(5),
      R => out_d_0_reg_133
    );
\phi_mul2_reg_157_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln19_reg_548(6),
      Q => phi_mul2_reg_157(6),
      R => out_d_0_reg_133
    );
\phi_mul2_reg_157_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln19_reg_548(7),
      Q => phi_mul2_reg_157(7),
      R => out_d_0_reg_133
    );
\phi_mul2_reg_157_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln19_reg_548(8),
      Q => phi_mul2_reg_157(8),
      R => out_d_0_reg_133
    );
\phi_mul_reg_145_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln19_2_reg_553(1),
      Q => phi_mul_reg_145(1),
      R => out_d_0_reg_133
    );
\phi_mul_reg_145_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln19_2_reg_553(2),
      Q => phi_mul_reg_145(2),
      R => out_d_0_reg_133
    );
\phi_mul_reg_145_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln19_2_reg_553(3),
      Q => phi_mul_reg_145(3),
      R => out_d_0_reg_133
    );
\phi_mul_reg_145_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln19_2_reg_553(4),
      Q => phi_mul_reg_145(4),
      R => out_d_0_reg_133
    );
\phi_mul_reg_145_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln19_2_reg_553(5),
      Q => phi_mul_reg_145(5),
      R => out_d_0_reg_133
    );
\phi_mul_reg_145_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln19_2_reg_553(6),
      Q => phi_mul_reg_145(6),
      R => out_d_0_reg_133
    );
\phi_mul_reg_145_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln19_2_reg_553(7),
      Q => phi_mul_reg_145(7),
      R => out_d_0_reg_133
    );
\phi_mul_reg_145_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln19_2_reg_553(8),
      Q => phi_mul_reg_145(8),
      R => out_d_0_reg_133
    );
q0_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => k_w_0_reg_227(0),
      I1 => shl_ln_fu_297_p3(3),
      O => q0_reg_i_10_n_5
    );
\q0_reg_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_2_fu_461_input_r_ce0,
      I1 => Q(3),
      O => SeparableConv2D_1_w_1_ce0
    );
\q0_reg_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(5),
      I1 => grp_depthwise_conv2d_fix_2_fu_461_input_r_ce0,
      O => SeparableConv2D_4_w_1_ce0
    );
q0_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => q0_reg_i_3_n_5,
      CO(3) => NLW_q0_reg_i_2_CO_UNCONNECTED(3),
      CO(2) => q0_reg_i_2_n_6,
      CO(1) => q0_reg_i_2_n_7,
      CO(0) => q0_reg_i_2_n_8,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => add_ln28_1_reg_620(4),
      O(3 downto 0) => kernel_0_address0(7 downto 4),
      S(3 downto 1) => add_ln28_1_reg_620(7 downto 5),
      S(0) => q0_reg_i_4_n_5
    );
q0_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => q0_reg_i_3_n_5,
      CO(2) => q0_reg_i_3_n_6,
      CO(1) => q0_reg_i_3_n_7,
      CO(0) => q0_reg_i_3_n_8,
      CYINIT => '0',
      DI(3 downto 0) => add_ln28_1_reg_620(3 downto 0),
      O(3 downto 0) => kernel_0_address0(3 downto 0),
      S(3) => q0_reg_i_5_n_5,
      S(2) => q0_reg_i_6_n_5,
      S(1) => q0_reg_i_7_n_5,
      S(0) => q0_reg_i_8_n_5
    );
q0_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \out_d_0_reg_133_reg_n_5_[4]\,
      I1 => shl_ln_fu_297_p3(6),
      I2 => q0_reg_i_9_n_5,
      I3 => add_ln28_1_reg_620(4),
      O => q0_reg_i_4_n_5
    );
q0_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99959555666A6AAA"
    )
        port map (
      I0 => shl_ln_fu_297_p3(6),
      I1 => shl_ln_fu_297_p3(5),
      I2 => q0_reg_i_10_n_5,
      I3 => shl_ln_fu_297_p3(4),
      I4 => k_w_0_reg_227(1),
      I5 => add_ln28_1_reg_620(3),
      O => q0_reg_i_5_n_5
    );
q0_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9959595566A6A6A"
    )
        port map (
      I0 => shl_ln_fu_297_p3(5),
      I1 => k_w_0_reg_227(1),
      I2 => shl_ln_fu_297_p3(4),
      I3 => shl_ln_fu_297_p3(3),
      I4 => k_w_0_reg_227(0),
      I5 => add_ln28_1_reg_620(2),
      O => q0_reg_i_6_n_5
    );
q0_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => shl_ln_fu_297_p3(4),
      I1 => k_w_0_reg_227(1),
      I2 => k_w_0_reg_227(0),
      I3 => shl_ln_fu_297_p3(3),
      I4 => add_ln28_1_reg_620(1),
      O => q0_reg_i_7_n_5
    );
q0_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => k_w_0_reg_227(0),
      I1 => shl_ln_fu_297_p3(3),
      I2 => add_ln28_1_reg_620(0),
      O => q0_reg_i_8_n_5
    );
q0_reg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA808000"
    )
        port map (
      I0 => shl_ln_fu_297_p3(5),
      I1 => k_w_0_reg_227(0),
      I2 => shl_ln_fu_297_p3(3),
      I3 => shl_ln_fu_297_p3(4),
      I4 => k_w_0_reg_227(1),
      O => q0_reg_i_9_n_5
    );
ram_reg_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FE003200CE0002"
    )
        port map (
      I0 => ram_reg_0_i_21_n_5,
      I1 => Q(1),
      I2 => Q(6),
      I3 => MemBank_B_address01101_out,
      I4 => ram_reg_0(3),
      I5 => output_r_address0(0),
      O => ADDRARDADDR(3)
    );
ram_reg_0_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFE0EFE0EFE0E"
    )
        port map (
      I0 => ram_reg_0_9,
      I1 => \ram_reg_0_i_79__0_n_5\,
      I2 => ram_reg_0_1,
      I3 => ram_reg_0_8,
      I4 => Q(0),
      I5 => ram_reg_0_6(0),
      O => ram_reg_0_i_21_n_5
    );
\ram_reg_0_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F100E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => grp_depthwise_conv2d_fix_2_fu_461_output_r_address0(13),
      I3 => MemBank_B_address010_out,
      I4 => ram_reg_0_10(2),
      I5 => ram_reg_0_2,
      O => \ap_CS_fsm_reg[13]_0\
    );
ram_reg_0_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFE0EFE0EFE0E"
    )
        port map (
      I0 => ram_reg_0_7,
      I1 => \ram_reg_0_i_84__0_n_5\,
      I2 => ram_reg_0_1,
      I3 => ram_reg_0_8,
      I4 => Q(0),
      I5 => ram_reg_0_6(0),
      O => ram_reg_0_i_23_n_5
    );
ram_reg_0_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFE0EFE0EFE0E"
    )
        port map (
      I0 => ram_reg_0_4,
      I1 => \ram_reg_0_i_86__0_n_5\,
      I2 => ram_reg_0_1,
      I3 => ram_reg_0_5,
      I4 => Q(0),
      I5 => ram_reg_0_6(0),
      O => ram_reg_0_i_24_n_5
    );
ram_reg_0_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2322"
    )
        port map (
      I0 => ram_reg_0_0,
      I1 => ram_reg_0_1,
      I2 => ram_reg_0_2,
      I3 => ram_reg_0_i_89_n_5,
      I4 => ram_reg_0_3,
      O => ram_reg_0_i_25_n_5
    );
\ram_reg_0_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F100E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => grp_depthwise_conv2d_fix_2_fu_461_output_r_address0(12),
      I3 => MemBank_B_address010_out,
      I4 => ram_reg_0_10(1),
      I5 => ram_reg_0_2,
      O => \ap_CS_fsm_reg[13]_1\
    );
ram_reg_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FE003200CE0002"
    )
        port map (
      I0 => ram_reg_0_i_23_n_5,
      I1 => Q(1),
      I2 => Q(6),
      I3 => MemBank_B_address01101_out,
      I4 => ram_reg_0(2),
      I5 => output_r_address0(0),
      O => ADDRARDADDR(2)
    );
\ram_reg_0_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F100E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => grp_depthwise_conv2d_fix_2_fu_461_output_r_address0(11),
      I3 => MemBank_B_address010_out,
      I4 => ram_reg_0_10(0),
      I5 => ram_reg_0_2,
      O => \ap_CS_fsm_reg[13]_2\
    );
ram_reg_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FE003200CE0002"
    )
        port map (
      I0 => ram_reg_0_i_24_n_5,
      I1 => Q(1),
      I2 => Q(6),
      I3 => MemBank_B_address01101_out,
      I4 => ram_reg_0(1),
      I5 => output_r_address0(0),
      O => ADDRARDADDR(1)
    );
ram_reg_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FE003200CE0002"
    )
        port map (
      I0 => ram_reg_0_i_25_n_5,
      I1 => Q(1),
      I2 => Q(6),
      I3 => MemBank_B_address01101_out,
      I4 => ram_reg_0(0),
      I5 => output_r_address0(0),
      O => ADDRARDADDR(0)
    );
ram_reg_0_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1E00000F1E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => grp_depthwise_conv2d_fix_2_fu_461_input_r_ce0,
      I3 => ram_reg_0_i_19,
      I4 => MemBank_B_address010_out,
      I5 => input_r_ce0,
      O => \ap_CS_fsm_reg[13]\
    );
\ram_reg_0_i_79__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F100E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => grp_depthwise_conv2d_fix_2_fu_461_input_r_address0(13),
      I3 => MemBank_B_address010_out,
      I4 => grp_padding2d_fix16_fu_443_output_r_address0(3),
      I5 => ram_reg_0_2,
      O => \ram_reg_0_i_79__0_n_5\
    );
\ram_reg_0_i_84__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F100E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => grp_depthwise_conv2d_fix_2_fu_461_input_r_address0(12),
      I3 => MemBank_B_address010_out,
      I4 => grp_padding2d_fix16_fu_443_output_r_address0(2),
      I5 => ram_reg_0_2,
      O => \ram_reg_0_i_84__0_n_5\
    );
ram_reg_0_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => MemBank_B_address01,
      I1 => grp_depthwise_conv2d_fix_2_fu_461_output_r_ce0,
      I2 => MemBank_B_ce01,
      I3 => \ram_reg_0_i_19__0\(0),
      I4 => MemBank_B_address010_out,
      I5 => output_r_ce0,
      O => \ap_CS_fsm_reg[5]_0\
    );
\ram_reg_0_i_86__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F100E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => grp_depthwise_conv2d_fix_2_fu_461_input_r_address0(11),
      I3 => MemBank_B_address010_out,
      I4 => grp_padding2d_fix16_fu_443_output_r_address0(1),
      I5 => ram_reg_0_2,
      O => \ram_reg_0_i_86__0_n_5\
    );
ram_reg_0_i_89: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1E00000F1E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => grp_depthwise_conv2d_fix_2_fu_461_input_r_address0(10),
      I3 => grp_padding2d_fix16_fu_443_output_r_address0(0),
      I4 => MemBank_B_address010_out,
      I5 => ram_reg_0_i_25_0(0),
      O => ram_reg_0_i_89_n_5
    );
\zext_ln28_1_reg_571[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA8AA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => shl_ln_fu_297_p3(4),
      I2 => shl_ln_fu_297_p3(3),
      I3 => \out_d_0_reg_133_reg_n_5_[4]\,
      I4 => shl_ln_fu_297_p3(5),
      I5 => shl_ln_fu_297_p3(6),
      O => out_h_0_reg_1690
    );
\zext_ln28_1_reg_571_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_h_0_reg_1690,
      D => shl_ln_fu_297_p3(3),
      Q => \zext_ln28_1_reg_571_reg_n_5_[3]\,
      R => '0'
    );
\zext_ln28_1_reg_571_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_h_0_reg_1690,
      D => shl_ln_fu_297_p3(4),
      Q => \zext_ln28_1_reg_571_reg_n_5_[4]\,
      R => '0'
    );
\zext_ln28_1_reg_571_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_h_0_reg_1690,
      D => shl_ln_fu_297_p3(5),
      Q => \zext_ln28_1_reg_571_reg_n_5_[5]\,
      R => '0'
    );
\zext_ln28_1_reg_571_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_h_0_reg_1690,
      D => shl_ln_fu_297_p3(6),
      Q => \zext_ln28_1_reg_571_reg_n_5_[6]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_pointwise_conv2d_fix is
  port (
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln30_1_reg_386_reg[2]_0\ : out STD_LOGIC;
    output_r_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    i_0_reg_410_reg_2_sp_1 : out STD_LOGIC;
    input_r_address0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln30_1_reg_386_reg[9]_0\ : out STD_LOGIC;
    \add_ln30_1_reg_386_reg[8]_0\ : out STD_LOGIC;
    \add_ln30_1_reg_386_reg[7]_0\ : out STD_LOGIC;
    \add_ln30_1_reg_386_reg[6]_0\ : out STD_LOGIC;
    \add_ln30_1_reg_386_reg[5]_0\ : out STD_LOGIC;
    \add_ln30_1_reg_386_reg[4]_0\ : out STD_LOGIC;
    \add_ln30_1_reg_386_reg[3]_0\ : out STD_LOGIC;
    \add_ln30_1_reg_386_reg[1]_0\ : out STD_LOGIC;
    \add_ln30_1_reg_386_reg[0]_0\ : out STD_LOGIC;
    \i_0_reg_410_reg[13]\ : out STD_LOGIC;
    \i_0_reg_410_reg[12]\ : out STD_LOGIC;
    \i_0_reg_410_reg[11]\ : out STD_LOGIC;
    \i_0_reg_410_reg[10]\ : out STD_LOGIC;
    \out_w_0_reg_131_reg[1]_0\ : out STD_LOGIC;
    \out_w_0_reg_131_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    trunc_ln20_fu_283_p1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_pointwise_conv2d_fix_2_fu_550_output_r_we0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_pointwise_conv2d_fix_4_fu_589_output_r_address0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    MemBank_B_address01101_out : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    i_0_reg_410_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    grp_pointwise_conv2d_fix_fu_597_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_pointwise_conv2d_fix : entity is "pointwise_conv2d_fix";
end bd_0_hls_inst_0_pointwise_conv2d_fix;

architecture STRUCTURE of bd_0_hls_inst_0_pointwise_conv2d_fix is
  signal add_ln16_fu_146_p2 : STD_LOGIC_VECTOR ( 13 downto 3 );
  signal add_ln16_reg_327 : STD_LOGIC_VECTOR ( 13 downto 3 );
  signal \add_ln16_reg_327[10]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln16_reg_327[10]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln16_reg_327[6]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln16_reg_327_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln16_reg_327_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln16_reg_327_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln16_reg_327_reg[10]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln16_reg_327_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln16_reg_327_reg[13]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln16_reg_327_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln16_reg_327_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln16_reg_327_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln16_reg_327_reg[6]_i_1_n_8\ : STD_LOGIC;
  signal add_ln30_1_fu_262_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln30_1_reg_3860 : STD_LOGIC;
  signal \add_ln30_1_reg_386[11]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln30_1_reg_386[11]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln30_1_reg_386[11]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln30_1_reg_386[11]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln30_1_reg_386[11]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln30_1_reg_386[13]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln30_1_reg_386[13]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln30_1_reg_386[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln30_1_reg_386[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln30_1_reg_386[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln30_1_reg_386[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln30_1_reg_386[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln30_1_reg_386[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln30_1_reg_386[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln30_1_reg_386[7]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln30_1_reg_386[7]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln30_1_reg_386[7]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln30_1_reg_386[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln30_1_reg_386_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln30_1_reg_386_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln30_1_reg_386_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln30_1_reg_386_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln30_1_reg_386_reg[11]_i_3_n_6\ : STD_LOGIC;
  signal \add_ln30_1_reg_386_reg[11]_i_3_n_7\ : STD_LOGIC;
  signal \add_ln30_1_reg_386_reg[11]_i_3_n_8\ : STD_LOGIC;
  signal \add_ln30_1_reg_386_reg[13]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln30_1_reg_386_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln30_1_reg_386_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln30_1_reg_386_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln30_1_reg_386_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln30_1_reg_386_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln30_1_reg_386_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln30_1_reg_386_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln30_1_reg_386_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln30_1_reg_386_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln30_1_reg_386_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln30_1_reg_386_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln30_1_reg_386_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_1__7_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_1__7_n_5\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[7]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal empty_27_reg_355 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal grp_pointwise_conv2d_fix_fu_597_ap_ready : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_597_input_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_pointwise_conv2d_fix_fu_597_output_r_address0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal i_0_reg_410_reg_2_sn_1 : STD_LOGIC;
  signal \^input_r_address0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal out_d_0_reg_98 : STD_LOGIC;
  signal \out_d_0_reg_98_reg_n_5_[0]\ : STD_LOGIC;
  signal \out_d_0_reg_98_reg_n_5_[1]\ : STD_LOGIC;
  signal \out_d_0_reg_98_reg_n_5_[2]\ : STD_LOGIC;
  signal \out_d_0_reg_98_reg_n_5_[3]\ : STD_LOGIC;
  signal \out_d_0_reg_98_reg_n_5_[4]\ : STD_LOGIC;
  signal out_d_fu_158_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_d_reg_335 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \out_d_reg_335[1]_i_1_n_5\ : STD_LOGIC;
  signal out_h_0_reg_120 : STD_LOGIC;
  signal out_h_fu_192_p2 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal out_h_reg_363 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \out_h_reg_363[0]_i_1_n_5\ : STD_LOGIC;
  signal \out_h_reg_363[1]_i_1_n_5\ : STD_LOGIC;
  signal out_w_0_reg_131 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal out_w_0_reg_1310 : STD_LOGIC;
  signal out_w_fu_234_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_w_reg_376 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal phi_mul_reg_109 : STD_LOGIC_VECTOR ( 13 downto 3 );
  signal q0_0 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal ram_reg_0_i_126_n_5 : STD_LOGIC;
  signal sub_ln23_reg_368 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \sub_ln23_reg_368[4]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln23_reg_368[7]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln23_reg_368[8]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln23_reg_368[9]_i_1_n_5\ : STD_LOGIC;
  signal zext_ln16_reg_322_reg : STD_LOGIC_VECTOR ( 13 downto 3 );
  signal zext_ln23_2_fu_206_p1 : STD_LOGIC_VECTOR ( 9 downto 5 );
  signal \NLW_add_ln16_reg_327_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln16_reg_327_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln30_1_reg_386_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln30_1_reg_386_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln30_1_reg_386_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__9\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__5\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__6\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1__1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1\ : label is "soft_lutpair217";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute SOFT_HLUTNM of grp_pointwise_conv2d_fix_fu_597_ap_start_reg_i_1 : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \out_d_reg_335[1]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \out_d_reg_335[2]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \out_d_reg_335[3]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \out_d_reg_335[4]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \out_h_reg_363[1]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \out_h_reg_363[2]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \out_h_reg_363[3]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \out_h_reg_363[4]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \out_w_reg_376[1]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \out_w_reg_376[2]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \out_w_reg_376[3]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \out_w_reg_376[4]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \sub_ln23_reg_368[4]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \sub_ln23_reg_368[5]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \sub_ln23_reg_368[6]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \sub_ln23_reg_368[7]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \sub_ln23_reg_368[8]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \sub_ln23_reg_368[9]_i_1\ : label is "soft_lutpair219";
begin
  \ap_CS_fsm_reg[7]_1\(1 downto 0) <= \^ap_cs_fsm_reg[7]_1\(1 downto 0);
  i_0_reg_410_reg_2_sp_1 <= i_0_reg_410_reg_2_sn_1;
  input_r_address0(6 downto 0) <= \^input_r_address0\(6 downto 0);
SeparableConv2D_0_b_s_U: entity work.bd_0_hls_inst_0_pointwise_conv2d_fix_SeparableConv2D_0_b_s
     port map (
      Q(3) => \out_d_0_reg_98_reg_n_5_[3]\,
      Q(2) => \out_d_0_reg_98_reg_n_5_[2]\,
      Q(1) => \out_d_0_reg_98_reg_n_5_[1]\,
      Q(0) => \out_d_0_reg_98_reg_n_5_[0]\,
      ap_clk => ap_clk,
      \q0_reg[0]\(0) => ap_CS_fsm_state2,
      \q0_reg[12]\(12 downto 0) => q0_0(12 downto 0)
    );
\add_ln16_reg_327[10]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_109(9),
      O => \add_ln16_reg_327[10]_i_2_n_5\
    );
\add_ln16_reg_327[10]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_109(8),
      O => \add_ln16_reg_327[10]_i_3_n_5\
    );
\add_ln16_reg_327[6]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_109(4),
      O => \add_ln16_reg_327[6]_i_2_n_5\
    );
\add_ln16_reg_327_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln16_fu_146_p2(10),
      Q => add_ln16_reg_327(10),
      R => '0'
    );
\add_ln16_reg_327_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln16_reg_327_reg[6]_i_1_n_5\,
      CO(3) => \add_ln16_reg_327_reg[10]_i_1_n_5\,
      CO(2) => \add_ln16_reg_327_reg[10]_i_1_n_6\,
      CO(1) => \add_ln16_reg_327_reg[10]_i_1_n_7\,
      CO(0) => \add_ln16_reg_327_reg[10]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => phi_mul_reg_109(9 downto 8),
      DI(0) => '0',
      O(3 downto 0) => add_ln16_fu_146_p2(10 downto 7),
      S(3) => phi_mul_reg_109(10),
      S(2) => \add_ln16_reg_327[10]_i_2_n_5\,
      S(1) => \add_ln16_reg_327[10]_i_3_n_5\,
      S(0) => phi_mul_reg_109(7)
    );
\add_ln16_reg_327_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln16_fu_146_p2(11),
      Q => add_ln16_reg_327(11),
      R => '0'
    );
\add_ln16_reg_327_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln16_fu_146_p2(12),
      Q => add_ln16_reg_327(12),
      R => '0'
    );
\add_ln16_reg_327_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln16_fu_146_p2(13),
      Q => add_ln16_reg_327(13),
      R => '0'
    );
\add_ln16_reg_327_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln16_reg_327_reg[10]_i_1_n_5\,
      CO(3 downto 2) => \NLW_add_ln16_reg_327_reg[13]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln16_reg_327_reg[13]_i_1_n_7\,
      CO(0) => \add_ln16_reg_327_reg[13]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln16_reg_327_reg[13]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln16_fu_146_p2(13 downto 11),
      S(3) => '0',
      S(2 downto 0) => phi_mul_reg_109(13 downto 11)
    );
\add_ln16_reg_327_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln16_fu_146_p2(3),
      Q => add_ln16_reg_327(3),
      R => '0'
    );
\add_ln16_reg_327_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln16_fu_146_p2(4),
      Q => add_ln16_reg_327(4),
      R => '0'
    );
\add_ln16_reg_327_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln16_fu_146_p2(5),
      Q => add_ln16_reg_327(5),
      R => '0'
    );
\add_ln16_reg_327_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln16_fu_146_p2(6),
      Q => add_ln16_reg_327(6),
      R => '0'
    );
\add_ln16_reg_327_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln16_reg_327_reg[6]_i_1_n_5\,
      CO(2) => \add_ln16_reg_327_reg[6]_i_1_n_6\,
      CO(1) => \add_ln16_reg_327_reg[6]_i_1_n_7\,
      CO(0) => \add_ln16_reg_327_reg[6]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => phi_mul_reg_109(4),
      DI(0) => '0',
      O(3 downto 0) => add_ln16_fu_146_p2(6 downto 3),
      S(3 downto 2) => phi_mul_reg_109(6 downto 5),
      S(1) => \add_ln16_reg_327[6]_i_2_n_5\,
      S(0) => phi_mul_reg_109(3)
    );
\add_ln16_reg_327_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln16_fu_146_p2(7),
      Q => add_ln16_reg_327(7),
      R => '0'
    );
\add_ln16_reg_327_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln16_fu_146_p2(8),
      Q => add_ln16_reg_327(8),
      R => '0'
    );
\add_ln16_reg_327_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln16_fu_146_p2(9),
      Q => add_ln16_reg_327(9),
      R => '0'
    );
\add_ln30_1_reg_386[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln16_reg_322_reg(10),
      O => \add_ln30_1_reg_386[11]_i_2_n_5\
    );
\add_ln30_1_reg_386[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln16_reg_322_reg(10),
      I1 => zext_ln16_reg_322_reg(11),
      O => \add_ln30_1_reg_386[11]_i_4_n_5\
    );
\add_ln30_1_reg_386[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln16_reg_322_reg(10),
      I1 => grp_pointwise_conv2d_fix_fu_597_input_r_address0(13),
      O => \add_ln30_1_reg_386[11]_i_5_n_5\
    );
\add_ln30_1_reg_386[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^input_r_address0\(6),
      I1 => zext_ln16_reg_322_reg(9),
      O => \add_ln30_1_reg_386[11]_i_6_n_5\
    );
\add_ln30_1_reg_386[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^input_r_address0\(5),
      I1 => zext_ln16_reg_322_reg(8),
      O => \add_ln30_1_reg_386[11]_i_7_n_5\
    );
\add_ln30_1_reg_386[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA2AAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_1\(0),
      I1 => out_w_0_reg_131(4),
      I2 => out_w_0_reg_131(2),
      I3 => out_w_0_reg_131(3),
      I4 => grp_pointwise_conv2d_fix_fu_597_input_r_address0(0),
      I5 => grp_pointwise_conv2d_fix_fu_597_input_r_address0(1),
      O => add_ln30_1_reg_3860
    );
\add_ln30_1_reg_386[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln16_reg_322_reg(12),
      I1 => zext_ln16_reg_322_reg(13),
      O => \add_ln30_1_reg_386[13]_i_3_n_5\
    );
\add_ln30_1_reg_386[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln16_reg_322_reg(11),
      I1 => zext_ln16_reg_322_reg(12),
      O => \add_ln30_1_reg_386[13]_i_4_n_5\
    );
\add_ln30_1_reg_386[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^input_r_address0\(0),
      I1 => zext_ln16_reg_322_reg(3),
      O => \add_ln30_1_reg_386[3]_i_2_n_5\
    );
\add_ln30_1_reg_386[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_w_0_reg_131(2),
      I1 => sub_ln23_reg_368(2),
      O => \add_ln30_1_reg_386[3]_i_3_n_5\
    );
\add_ln30_1_reg_386[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_597_input_r_address0(1),
      O => \add_ln30_1_reg_386[3]_i_4_n_5\
    );
\add_ln30_1_reg_386[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_597_input_r_address0(0),
      O => \add_ln30_1_reg_386[3]_i_5_n_5\
    );
\add_ln30_1_reg_386[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^input_r_address0\(4),
      I1 => zext_ln16_reg_322_reg(7),
      O => \add_ln30_1_reg_386[7]_i_3_n_5\
    );
\add_ln30_1_reg_386[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^input_r_address0\(3),
      I1 => zext_ln16_reg_322_reg(6),
      O => \add_ln30_1_reg_386[7]_i_4_n_5\
    );
\add_ln30_1_reg_386[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^input_r_address0\(2),
      I1 => zext_ln16_reg_322_reg(5),
      O => \add_ln30_1_reg_386[7]_i_5_n_5\
    );
\add_ln30_1_reg_386[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^input_r_address0\(1),
      I1 => zext_ln16_reg_322_reg(4),
      O => \add_ln30_1_reg_386[7]_i_6_n_5\
    );
\add_ln30_1_reg_386[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln23_reg_368(4),
      I1 => out_w_0_reg_131(4),
      O => \add_ln30_1_reg_386[7]_i_7_n_5\
    );
\add_ln30_1_reg_386[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln23_reg_368(3),
      I1 => out_w_0_reg_131(3),
      O => \add_ln30_1_reg_386[7]_i_8_n_5\
    );
\add_ln30_1_reg_386[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln23_reg_368(2),
      I1 => out_w_0_reg_131(2),
      O => \add_ln30_1_reg_386[7]_i_9_n_5\
    );
\add_ln30_1_reg_386_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln30_1_reg_3860,
      D => add_ln30_1_fu_262_p2(0),
      Q => grp_pointwise_conv2d_fix_fu_597_output_r_address0(0),
      R => '0'
    );
\add_ln30_1_reg_386_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln30_1_reg_3860,
      D => add_ln30_1_fu_262_p2(10),
      Q => output_r_address0(0),
      R => '0'
    );
\add_ln30_1_reg_386_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln30_1_reg_3860,
      D => add_ln30_1_fu_262_p2(11),
      Q => output_r_address0(1),
      R => '0'
    );
\add_ln30_1_reg_386_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln30_1_reg_386_reg[7]_i_1_n_5\,
      CO(3) => \add_ln30_1_reg_386_reg[11]_i_1_n_5\,
      CO(2) => \add_ln30_1_reg_386_reg[11]_i_1_n_6\,
      CO(1) => \add_ln30_1_reg_386_reg[11]_i_1_n_7\,
      CO(0) => \add_ln30_1_reg_386_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => zext_ln16_reg_322_reg(10),
      DI(2) => \add_ln30_1_reg_386[11]_i_2_n_5\,
      DI(1 downto 0) => \^input_r_address0\(6 downto 5),
      O(3 downto 0) => add_ln30_1_fu_262_p2(11 downto 8),
      S(3) => \add_ln30_1_reg_386[11]_i_4_n_5\,
      S(2) => \add_ln30_1_reg_386[11]_i_5_n_5\,
      S(1) => \add_ln30_1_reg_386[11]_i_6_n_5\,
      S(0) => \add_ln30_1_reg_386[11]_i_7_n_5\
    );
\add_ln30_1_reg_386_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln30_1_reg_386_reg[7]_i_2_n_5\,
      CO(3) => grp_pointwise_conv2d_fix_fu_597_input_r_address0(13),
      CO(2) => \add_ln30_1_reg_386_reg[11]_i_3_n_6\,
      CO(1) => \add_ln30_1_reg_386_reg[11]_i_3_n_7\,
      CO(0) => \add_ln30_1_reg_386_reg[11]_i_3_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^input_r_address0\(6 downto 3),
      S(3 downto 0) => sub_ln23_reg_368(9 downto 6)
    );
\add_ln30_1_reg_386_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln30_1_reg_3860,
      D => add_ln30_1_fu_262_p2(12),
      Q => output_r_address0(2),
      R => '0'
    );
\add_ln30_1_reg_386_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln30_1_reg_3860,
      D => add_ln30_1_fu_262_p2(13),
      Q => output_r_address0(3),
      R => '0'
    );
\add_ln30_1_reg_386_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln30_1_reg_386_reg[11]_i_1_n_5\,
      CO(3 downto 1) => \NLW_add_ln30_1_reg_386_reg[13]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln30_1_reg_386_reg[13]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => zext_ln16_reg_322_reg(11),
      O(3 downto 2) => \NLW_add_ln30_1_reg_386_reg[13]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln30_1_fu_262_p2(13 downto 12),
      S(3 downto 2) => B"00",
      S(1) => \add_ln30_1_reg_386[13]_i_3_n_5\,
      S(0) => \add_ln30_1_reg_386[13]_i_4_n_5\
    );
\add_ln30_1_reg_386_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln30_1_reg_3860,
      D => add_ln30_1_fu_262_p2(1),
      Q => grp_pointwise_conv2d_fix_fu_597_output_r_address0(1),
      R => '0'
    );
\add_ln30_1_reg_386_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln30_1_reg_3860,
      D => add_ln30_1_fu_262_p2(2),
      Q => grp_pointwise_conv2d_fix_fu_597_output_r_address0(2),
      R => '0'
    );
\add_ln30_1_reg_386_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln30_1_reg_3860,
      D => add_ln30_1_fu_262_p2(3),
      Q => grp_pointwise_conv2d_fix_fu_597_output_r_address0(3),
      R => '0'
    );
\add_ln30_1_reg_386_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln30_1_reg_386_reg[3]_i_1_n_5\,
      CO(2) => \add_ln30_1_reg_386_reg[3]_i_1_n_6\,
      CO(1) => \add_ln30_1_reg_386_reg[3]_i_1_n_7\,
      CO(0) => \add_ln30_1_reg_386_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \^input_r_address0\(0),
      DI(2) => '0',
      DI(1 downto 0) => grp_pointwise_conv2d_fix_fu_597_input_r_address0(1 downto 0),
      O(3 downto 0) => add_ln30_1_fu_262_p2(3 downto 0),
      S(3) => \add_ln30_1_reg_386[3]_i_2_n_5\,
      S(2) => \add_ln30_1_reg_386[3]_i_3_n_5\,
      S(1) => \add_ln30_1_reg_386[3]_i_4_n_5\,
      S(0) => \add_ln30_1_reg_386[3]_i_5_n_5\
    );
\add_ln30_1_reg_386_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln30_1_reg_3860,
      D => add_ln30_1_fu_262_p2(4),
      Q => grp_pointwise_conv2d_fix_fu_597_output_r_address0(4),
      R => '0'
    );
\add_ln30_1_reg_386_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln30_1_reg_3860,
      D => add_ln30_1_fu_262_p2(5),
      Q => grp_pointwise_conv2d_fix_fu_597_output_r_address0(5),
      R => '0'
    );
\add_ln30_1_reg_386_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln30_1_reg_3860,
      D => add_ln30_1_fu_262_p2(6),
      Q => grp_pointwise_conv2d_fix_fu_597_output_r_address0(6),
      R => '0'
    );
\add_ln30_1_reg_386_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln30_1_reg_3860,
      D => add_ln30_1_fu_262_p2(7),
      Q => grp_pointwise_conv2d_fix_fu_597_output_r_address0(7),
      R => '0'
    );
\add_ln30_1_reg_386_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln30_1_reg_386_reg[3]_i_1_n_5\,
      CO(3) => \add_ln30_1_reg_386_reg[7]_i_1_n_5\,
      CO(2) => \add_ln30_1_reg_386_reg[7]_i_1_n_6\,
      CO(1) => \add_ln30_1_reg_386_reg[7]_i_1_n_7\,
      CO(0) => \add_ln30_1_reg_386_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => \^input_r_address0\(4 downto 1),
      O(3 downto 0) => add_ln30_1_fu_262_p2(7 downto 4),
      S(3) => \add_ln30_1_reg_386[7]_i_3_n_5\,
      S(2) => \add_ln30_1_reg_386[7]_i_4_n_5\,
      S(1) => \add_ln30_1_reg_386[7]_i_5_n_5\,
      S(0) => \add_ln30_1_reg_386[7]_i_6_n_5\
    );
\add_ln30_1_reg_386_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln30_1_reg_386_reg[7]_i_2_n_5\,
      CO(2) => \add_ln30_1_reg_386_reg[7]_i_2_n_6\,
      CO(1) => \add_ln30_1_reg_386_reg[7]_i_2_n_7\,
      CO(0) => \add_ln30_1_reg_386_reg[7]_i_2_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => sub_ln23_reg_368(4 downto 2),
      O(3 downto 1) => \^input_r_address0\(2 downto 0),
      O(0) => \NLW_add_ln30_1_reg_386_reg[7]_i_2_O_UNCONNECTED\(0),
      S(3) => sub_ln23_reg_368(5),
      S(2) => \add_ln30_1_reg_386[7]_i_7_n_5\,
      S(1) => \add_ln30_1_reg_386[7]_i_8_n_5\,
      S(0) => \add_ln30_1_reg_386[7]_i_9_n_5\
    );
\add_ln30_1_reg_386_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln30_1_reg_3860,
      D => add_ln30_1_fu_262_p2(8),
      Q => grp_pointwise_conv2d_fix_fu_597_output_r_address0(8),
      R => '0'
    );
\add_ln30_1_reg_386_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln30_1_reg_3860,
      D => add_ln30_1_fu_262_p2(9),
      Q => grp_pointwise_conv2d_fix_fu_597_output_r_address0(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_pointwise_conv2d_fix_fu_597_ap_start_reg,
      I2 => grp_pointwise_conv2d_fix_fu_597_ap_ready,
      I3 => ap_CS_fsm_state2,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \out_d_0_reg_98_reg_n_5_[1]\,
      I1 => \out_d_0_reg_98_reg_n_5_[0]\,
      I2 => \out_d_0_reg_98_reg_n_5_[4]\,
      I3 => \out_d_0_reg_98_reg_n_5_[2]\,
      I4 => \out_d_0_reg_98_reg_n_5_[3]\,
      I5 => ap_CS_fsm_state2,
      O => grp_pointwise_conv2d_fix_fu_597_ap_ready
    );
\ap_CS_fsm[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_pointwise_conv2d_fix_fu_597_ap_start_reg,
      I2 => ap_NS_fsm10_out,
      I3 => ap_CS_fsm_state4,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA8AA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_d_0_reg_98_reg_n_5_[3]\,
      I2 => \out_d_0_reg_98_reg_n_5_[2]\,
      I3 => \out_d_0_reg_98_reg_n_5_[4]\,
      I4 => \out_d_0_reg_98_reg_n_5_[0]\,
      I5 => \out_d_0_reg_98_reg_n_5_[1]\,
      O => \ap_CS_fsm[2]_i_1__7_n_5\
    );
\ap_CS_fsm[3]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_NS_fsm1,
      I2 => \^ap_cs_fsm_reg[7]_1\(0),
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => ap_NS_fsm10_out,
      I1 => ap_CS_fsm_state4,
      I2 => \^ap_cs_fsm_reg[7]_1\(1),
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF00000000"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_597_input_r_address0(1),
      I1 => grp_pointwise_conv2d_fix_fu_597_input_r_address0(0),
      I2 => out_w_0_reg_131(3),
      I3 => out_w_0_reg_131(2),
      I4 => out_w_0_reg_131(4),
      I5 => \^ap_cs_fsm_reg[7]_1\(0),
      O => \ap_CS_fsm[5]_i_1__7_n_5\
    );
\ap_CS_fsm[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEEAE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => grp_pointwise_conv2d_fix_fu_597_ap_start_reg,
      I4 => grp_pointwise_conv2d_fix_fu_597_ap_ready,
      O => D(0)
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_597_ap_ready,
      I1 => grp_pointwise_conv2d_fix_fu_597_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(2),
      O => D(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => \ap_CS_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => \ap_CS_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[2]_i_1__7_n_5\,
      Q => ap_CS_fsm_state3,
      R => \ap_CS_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => \ap_CS_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => \^ap_cs_fsm_reg[7]_1\(0),
      R => \ap_CS_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[5]_i_1__7_n_5\,
      Q => ap_CS_fsm_state6,
      R => \ap_CS_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state6,
      Q => ap_CS_fsm_state7,
      R => \ap_CS_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state7,
      Q => \^ap_cs_fsm_reg[7]_1\(1),
      R => \ap_CS_fsm_reg[0]_0\(0)
    );
\empty_27_reg_355_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(0),
      Q => empty_27_reg_355(0),
      R => '0'
    );
\empty_27_reg_355_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(10),
      Q => empty_27_reg_355(10),
      R => '0'
    );
\empty_27_reg_355_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(11),
      Q => empty_27_reg_355(11),
      R => '0'
    );
\empty_27_reg_355_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(12),
      Q => empty_27_reg_355(12),
      R => '0'
    );
\empty_27_reg_355_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(1),
      Q => empty_27_reg_355(1),
      R => '0'
    );
\empty_27_reg_355_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(2),
      Q => empty_27_reg_355(2),
      R => '0'
    );
\empty_27_reg_355_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(3),
      Q => empty_27_reg_355(3),
      R => '0'
    );
\empty_27_reg_355_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(4),
      Q => empty_27_reg_355(4),
      R => '0'
    );
\empty_27_reg_355_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(5),
      Q => empty_27_reg_355(5),
      R => '0'
    );
\empty_27_reg_355_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(6),
      Q => empty_27_reg_355(6),
      R => '0'
    );
\empty_27_reg_355_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(7),
      Q => empty_27_reg_355(7),
      R => '0'
    );
\empty_27_reg_355_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(8),
      Q => empty_27_reg_355(8),
      R => '0'
    );
\empty_27_reg_355_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(9),
      Q => empty_27_reg_355(9),
      R => '0'
    );
grp_pointwise_conv2d_fix_fu_597_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_597_ap_ready,
      I1 => Q(1),
      I2 => grp_pointwise_conv2d_fix_fu_597_ap_start_reg,
      O => \ap_CS_fsm_reg[6]_0\
    );
network_mul_mul_15s_16s_30_1_1_U11: entity work.bd_0_hls_inst_0_network_mul_mul_15s_16s_30_1_1
     port map (
      DI(0) => ram_reg_0_i_126_n_5,
      Q(3) => ap_CS_fsm_state7,
      Q(2) => ap_CS_fsm_state6,
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      p(3) => \out_d_0_reg_98_reg_n_5_[3]\,
      p(2) => \out_d_0_reg_98_reg_n_5_[2]\,
      p(1) => \out_d_0_reg_98_reg_n_5_[1]\,
      p(0) => \out_d_0_reg_98_reg_n_5_[0]\,
      q0(15 downto 0) => q0(15 downto 0),
      ram_reg_7(12 downto 0) => empty_27_reg_355(12 downto 0),
      trunc_ln20_fu_283_p1(15 downto 0) => trunc_ln20_fu_283_p1(15 downto 0)
    );
\out_d_0_reg_98[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_597_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => ap_NS_fsm10_out,
      O => out_d_0_reg_98
    );
\out_d_0_reg_98[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => zext_ln23_2_fu_206_p1(9),
      I1 => zext_ln23_2_fu_206_p1(7),
      I2 => zext_ln23_2_fu_206_p1(8),
      I3 => zext_ln23_2_fu_206_p1(5),
      I4 => zext_ln23_2_fu_206_p1(6),
      I5 => ap_CS_fsm_state4,
      O => ap_NS_fsm10_out
    );
\out_d_0_reg_98_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_335(0),
      Q => \out_d_0_reg_98_reg_n_5_[0]\,
      R => out_d_0_reg_98
    );
\out_d_0_reg_98_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_335(1),
      Q => \out_d_0_reg_98_reg_n_5_[1]\,
      R => out_d_0_reg_98
    );
\out_d_0_reg_98_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_335(2),
      Q => \out_d_0_reg_98_reg_n_5_[2]\,
      R => out_d_0_reg_98
    );
\out_d_0_reg_98_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_335(3),
      Q => \out_d_0_reg_98_reg_n_5_[3]\,
      R => out_d_0_reg_98
    );
\out_d_0_reg_98_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_335(4),
      Q => \out_d_0_reg_98_reg_n_5_[4]\,
      R => out_d_0_reg_98
    );
\out_d_reg_335[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_d_0_reg_98_reg_n_5_[0]\,
      O => out_d_fu_158_p2(0)
    );
\out_d_reg_335[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_d_0_reg_98_reg_n_5_[0]\,
      I1 => \out_d_0_reg_98_reg_n_5_[1]\,
      O => \out_d_reg_335[1]_i_1_n_5\
    );
\out_d_reg_335[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \out_d_0_reg_98_reg_n_5_[1]\,
      I1 => \out_d_0_reg_98_reg_n_5_[0]\,
      I2 => \out_d_0_reg_98_reg_n_5_[2]\,
      O => out_d_fu_158_p2(2)
    );
\out_d_reg_335[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \out_d_0_reg_98_reg_n_5_[0]\,
      I1 => \out_d_0_reg_98_reg_n_5_[1]\,
      I2 => \out_d_0_reg_98_reg_n_5_[2]\,
      I3 => \out_d_0_reg_98_reg_n_5_[3]\,
      O => out_d_fu_158_p2(3)
    );
\out_d_reg_335[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \out_d_0_reg_98_reg_n_5_[2]\,
      I1 => \out_d_0_reg_98_reg_n_5_[1]\,
      I2 => \out_d_0_reg_98_reg_n_5_[0]\,
      I3 => \out_d_0_reg_98_reg_n_5_[3]\,
      I4 => \out_d_0_reg_98_reg_n_5_[4]\,
      O => out_d_fu_158_p2(4)
    );
\out_d_reg_335_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_158_p2(0),
      Q => out_d_reg_335(0),
      R => '0'
    );
\out_d_reg_335_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \out_d_reg_335[1]_i_1_n_5\,
      Q => out_d_reg_335(1),
      R => '0'
    );
\out_d_reg_335_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_158_p2(2),
      Q => out_d_reg_335(2),
      R => '0'
    );
\out_d_reg_335_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_158_p2(3),
      Q => out_d_reg_335(3),
      R => '0'
    );
\out_d_reg_335_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_158_p2(4),
      Q => out_d_reg_335(4),
      R => '0'
    );
\out_h_0_reg_120[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_NS_fsm1,
      O => out_h_0_reg_120
    );
\out_h_0_reg_120[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_1\(0),
      I1 => out_w_0_reg_131(4),
      I2 => out_w_0_reg_131(2),
      I3 => out_w_0_reg_131(3),
      I4 => grp_pointwise_conv2d_fix_fu_597_input_r_address0(0),
      I5 => grp_pointwise_conv2d_fix_fu_597_input_r_address0(1),
      O => ap_NS_fsm1
    );
\out_h_0_reg_120_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_h_reg_363(0),
      Q => zext_ln23_2_fu_206_p1(5),
      R => out_h_0_reg_120
    );
\out_h_0_reg_120_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_h_reg_363(1),
      Q => zext_ln23_2_fu_206_p1(6),
      R => out_h_0_reg_120
    );
\out_h_0_reg_120_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_h_reg_363(2),
      Q => zext_ln23_2_fu_206_p1(7),
      R => out_h_0_reg_120
    );
\out_h_0_reg_120_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_h_reg_363(3),
      Q => zext_ln23_2_fu_206_p1(8),
      R => out_h_0_reg_120
    );
\out_h_0_reg_120_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_h_reg_363(4),
      Q => zext_ln23_2_fu_206_p1(9),
      R => out_h_0_reg_120
    );
\out_h_reg_363[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln23_2_fu_206_p1(5),
      O => \out_h_reg_363[0]_i_1_n_5\
    );
\out_h_reg_363[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln23_2_fu_206_p1(5),
      I1 => zext_ln23_2_fu_206_p1(6),
      O => \out_h_reg_363[1]_i_1_n_5\
    );
\out_h_reg_363[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => zext_ln23_2_fu_206_p1(5),
      I1 => zext_ln23_2_fu_206_p1(6),
      I2 => zext_ln23_2_fu_206_p1(7),
      O => out_h_fu_192_p2(2)
    );
\out_h_reg_363[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => zext_ln23_2_fu_206_p1(6),
      I1 => zext_ln23_2_fu_206_p1(5),
      I2 => zext_ln23_2_fu_206_p1(7),
      I3 => zext_ln23_2_fu_206_p1(8),
      O => out_h_fu_192_p2(3)
    );
\out_h_reg_363[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => zext_ln23_2_fu_206_p1(7),
      I1 => zext_ln23_2_fu_206_p1(5),
      I2 => zext_ln23_2_fu_206_p1(6),
      I3 => zext_ln23_2_fu_206_p1(8),
      I4 => zext_ln23_2_fu_206_p1(9),
      O => out_h_fu_192_p2(4)
    );
\out_h_reg_363_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \out_h_reg_363[0]_i_1_n_5\,
      Q => out_h_reg_363(0),
      R => '0'
    );
\out_h_reg_363_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \out_h_reg_363[1]_i_1_n_5\,
      Q => out_h_reg_363(1),
      R => '0'
    );
\out_h_reg_363_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => out_h_fu_192_p2(2),
      Q => out_h_reg_363(2),
      R => '0'
    );
\out_h_reg_363_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => out_h_fu_192_p2(3),
      Q => out_h_reg_363(3),
      R => '0'
    );
\out_h_reg_363_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => out_h_fu_192_p2(4),
      Q => out_h_reg_363(4),
      R => '0'
    );
\out_w_0_reg_131[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA2AAA"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => zext_ln23_2_fu_206_p1(9),
      I2 => zext_ln23_2_fu_206_p1(7),
      I3 => zext_ln23_2_fu_206_p1(8),
      I4 => zext_ln23_2_fu_206_p1(5),
      I5 => zext_ln23_2_fu_206_p1(6),
      O => out_w_0_reg_1310
    );
\out_w_0_reg_131_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_1\(1),
      D => out_w_reg_376(0),
      Q => grp_pointwise_conv2d_fix_fu_597_input_r_address0(0),
      R => out_w_0_reg_1310
    );
\out_w_0_reg_131_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_1\(1),
      D => out_w_reg_376(1),
      Q => grp_pointwise_conv2d_fix_fu_597_input_r_address0(1),
      R => out_w_0_reg_1310
    );
\out_w_0_reg_131_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_1\(1),
      D => out_w_reg_376(2),
      Q => out_w_0_reg_131(2),
      R => out_w_0_reg_1310
    );
\out_w_0_reg_131_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_1\(1),
      D => out_w_reg_376(3),
      Q => out_w_0_reg_131(3),
      R => out_w_0_reg_1310
    );
\out_w_0_reg_131_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_1\(1),
      D => out_w_reg_376(4),
      Q => out_w_0_reg_131(4),
      R => out_w_0_reg_1310
    );
\out_w_reg_376[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_597_input_r_address0(0),
      O => out_w_fu_234_p2(0)
    );
\out_w_reg_376[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_597_input_r_address0(0),
      I1 => grp_pointwise_conv2d_fix_fu_597_input_r_address0(1),
      O => out_w_fu_234_p2(1)
    );
\out_w_reg_376[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_597_input_r_address0(0),
      I1 => grp_pointwise_conv2d_fix_fu_597_input_r_address0(1),
      I2 => out_w_0_reg_131(2),
      O => out_w_fu_234_p2(2)
    );
\out_w_reg_376[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_597_input_r_address0(1),
      I1 => grp_pointwise_conv2d_fix_fu_597_input_r_address0(0),
      I2 => out_w_0_reg_131(2),
      I3 => out_w_0_reg_131(3),
      O => out_w_fu_234_p2(3)
    );
\out_w_reg_376[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => out_w_0_reg_131(2),
      I1 => grp_pointwise_conv2d_fix_fu_597_input_r_address0(0),
      I2 => grp_pointwise_conv2d_fix_fu_597_input_r_address0(1),
      I3 => out_w_0_reg_131(3),
      I4 => out_w_0_reg_131(4),
      O => out_w_fu_234_p2(4)
    );
\out_w_reg_376_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_1\(0),
      D => out_w_fu_234_p2(0),
      Q => out_w_reg_376(0),
      R => '0'
    );
\out_w_reg_376_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_1\(0),
      D => out_w_fu_234_p2(1),
      Q => out_w_reg_376(1),
      R => '0'
    );
\out_w_reg_376_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_1\(0),
      D => out_w_fu_234_p2(2),
      Q => out_w_reg_376(2),
      R => '0'
    );
\out_w_reg_376_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_1\(0),
      D => out_w_fu_234_p2(3),
      Q => out_w_reg_376(3),
      R => '0'
    );
\out_w_reg_376_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_1\(0),
      D => out_w_fu_234_p2(4),
      Q => out_w_reg_376(4),
      R => '0'
    );
\phi_mul_reg_109_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln16_reg_327(10),
      Q => phi_mul_reg_109(10),
      R => out_d_0_reg_98
    );
\phi_mul_reg_109_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln16_reg_327(11),
      Q => phi_mul_reg_109(11),
      R => out_d_0_reg_98
    );
\phi_mul_reg_109_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln16_reg_327(12),
      Q => phi_mul_reg_109(12),
      R => out_d_0_reg_98
    );
\phi_mul_reg_109_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln16_reg_327(13),
      Q => phi_mul_reg_109(13),
      R => out_d_0_reg_98
    );
\phi_mul_reg_109_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln16_reg_327(3),
      Q => phi_mul_reg_109(3),
      R => out_d_0_reg_98
    );
\phi_mul_reg_109_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln16_reg_327(4),
      Q => phi_mul_reg_109(4),
      R => out_d_0_reg_98
    );
\phi_mul_reg_109_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln16_reg_327(5),
      Q => phi_mul_reg_109(5),
      R => out_d_0_reg_98
    );
\phi_mul_reg_109_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln16_reg_327(6),
      Q => phi_mul_reg_109(6),
      R => out_d_0_reg_98
    );
\phi_mul_reg_109_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln16_reg_327(7),
      Q => phi_mul_reg_109(7),
      R => out_d_0_reg_98
    );
\phi_mul_reg_109_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln16_reg_327(8),
      Q => phi_mul_reg_109(8),
      R => out_d_0_reg_98
    );
\phi_mul_reg_109_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln16_reg_327(9),
      Q => phi_mul_reg_109(9),
      R => out_d_0_reg_98
    );
\ram_reg_0_i_109__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln23_reg_368(2),
      I1 => out_w_0_reg_131(2),
      O => grp_pointwise_conv2d_fix_fu_597_input_r_address0(2)
    );
ram_reg_0_i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_27_reg_355(12),
      O => ram_reg_0_i_126_n_5
    );
\ram_reg_0_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_597_input_r_address0(13),
      I1 => ram_reg_0_0(6),
      I2 => i_0_reg_410_reg(6),
      I3 => Q(0),
      I4 => Q(4),
      I5 => Q(2),
      O => \i_0_reg_410_reg[13]\
    );
ram_reg_0_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_597_input_r_address0(13),
      I1 => ram_reg_0_0(5),
      I2 => i_0_reg_410_reg(5),
      I3 => Q(0),
      I4 => Q(4),
      I5 => Q(2),
      O => \i_0_reg_410_reg[12]\
    );
ram_reg_0_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_597_output_r_address0(9),
      I1 => grp_pointwise_conv2d_fix_4_fu_589_output_r_address0(9),
      I2 => ram_reg_0(9),
      I3 => MemBank_B_address01101_out,
      I4 => Q(4),
      I5 => Q(2),
      O => \add_ln30_1_reg_386_reg[9]_0\
    );
ram_reg_0_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_597_input_r_address0(13),
      I1 => ram_reg_0_0(4),
      I2 => i_0_reg_410_reg(4),
      I3 => Q(0),
      I4 => Q(4),
      I5 => Q(2),
      O => \i_0_reg_410_reg[11]\
    );
ram_reg_0_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_597_output_r_address0(8),
      I1 => grp_pointwise_conv2d_fix_4_fu_589_output_r_address0(8),
      I2 => ram_reg_0(8),
      I3 => MemBank_B_address01101_out,
      I4 => Q(4),
      I5 => Q(2),
      O => \add_ln30_1_reg_386_reg[8]_0\
    );
ram_reg_0_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_597_input_r_address0(13),
      I1 => ram_reg_0_0(3),
      I2 => i_0_reg_410_reg(3),
      I3 => Q(0),
      I4 => Q(4),
      I5 => Q(2),
      O => \i_0_reg_410_reg[10]\
    );
ram_reg_0_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_597_output_r_address0(7),
      I1 => grp_pointwise_conv2d_fix_4_fu_589_output_r_address0(7),
      I2 => ram_reg_0(7),
      I3 => MemBank_B_address01101_out,
      I4 => Q(4),
      I5 => Q(2),
      O => \add_ln30_1_reg_386_reg[7]_0\
    );
ram_reg_0_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_597_output_r_address0(6),
      I1 => grp_pointwise_conv2d_fix_4_fu_589_output_r_address0(6),
      I2 => ram_reg_0(6),
      I3 => MemBank_B_address01101_out,
      I4 => Q(4),
      I5 => Q(2),
      O => \add_ln30_1_reg_386_reg[6]_0\
    );
ram_reg_0_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_597_output_r_address0(5),
      I1 => grp_pointwise_conv2d_fix_4_fu_589_output_r_address0(5),
      I2 => ram_reg_0(5),
      I3 => MemBank_B_address01101_out,
      I4 => Q(4),
      I5 => Q(2),
      O => \add_ln30_1_reg_386_reg[5]_0\
    );
ram_reg_0_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_597_output_r_address0(4),
      I1 => grp_pointwise_conv2d_fix_4_fu_589_output_r_address0(4),
      I2 => ram_reg_0(4),
      I3 => MemBank_B_address01101_out,
      I4 => Q(4),
      I5 => Q(2),
      O => \add_ln30_1_reg_386_reg[4]_0\
    );
ram_reg_0_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_597_output_r_address0(3),
      I1 => grp_pointwise_conv2d_fix_4_fu_589_output_r_address0(3),
      I2 => ram_reg_0(3),
      I3 => MemBank_B_address01101_out,
      I4 => Q(4),
      I5 => Q(2),
      O => \add_ln30_1_reg_386_reg[3]_0\
    );
ram_reg_0_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_597_output_r_address0(2),
      I1 => grp_pointwise_conv2d_fix_4_fu_589_output_r_address0(2),
      I2 => ram_reg_0(2),
      I3 => MemBank_B_address01101_out,
      I4 => Q(4),
      I5 => Q(2),
      O => \add_ln30_1_reg_386_reg[2]_0\
    );
ram_reg_0_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_597_output_r_address0(1),
      I1 => grp_pointwise_conv2d_fix_4_fu_589_output_r_address0(1),
      I2 => ram_reg_0(1),
      I3 => MemBank_B_address01101_out,
      I4 => Q(4),
      I5 => Q(2),
      O => \add_ln30_1_reg_386_reg[1]_0\
    );
ram_reg_0_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_597_output_r_address0(0),
      I1 => grp_pointwise_conv2d_fix_4_fu_589_output_r_address0(0),
      I2 => ram_reg_0(0),
      I3 => MemBank_B_address01101_out,
      I4 => Q(4),
      I5 => Q(2),
      O => \add_ln30_1_reg_386_reg[0]_0\
    );
\ram_reg_0_i_68__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_597_input_r_address0(2),
      I1 => ram_reg_0_0(2),
      I2 => i_0_reg_410_reg(2),
      I3 => Q(0),
      I4 => Q(4),
      I5 => Q(2),
      O => i_0_reg_410_reg_2_sn_1
    );
\ram_reg_0_i_72__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_597_input_r_address0(1),
      I1 => ram_reg_0_0(1),
      I2 => i_0_reg_410_reg(1),
      I3 => Q(0),
      I4 => Q(4),
      I5 => Q(2),
      O => \out_w_0_reg_131_reg[1]_0\
    );
ram_reg_0_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_1\(1),
      I1 => grp_pointwise_conv2d_fix_2_fu_550_output_r_we0,
      I2 => E(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => Q(4),
      O => \ap_CS_fsm_reg[7]_0\
    );
\ram_reg_0_i_76__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_597_input_r_address0(0),
      I1 => ram_reg_0_0(0),
      I2 => i_0_reg_410_reg(0),
      I3 => Q(0),
      I4 => Q(4),
      I5 => Q(2),
      O => \out_w_0_reg_131_reg[0]_0\
    );
\sub_ln23_reg_368[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => zext_ln23_2_fu_206_p1(5),
      I1 => zext_ln23_2_fu_206_p1(6),
      I2 => zext_ln23_2_fu_206_p1(7),
      O => \sub_ln23_reg_368[4]_i_1_n_5\
    );
\sub_ln23_reg_368[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F01E"
    )
        port map (
      I0 => zext_ln23_2_fu_206_p1(7),
      I1 => zext_ln23_2_fu_206_p1(6),
      I2 => zext_ln23_2_fu_206_p1(8),
      I3 => zext_ln23_2_fu_206_p1(5),
      O => p_0_in(3)
    );
\sub_ln23_reg_368[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F30C0DF2"
    )
        port map (
      I0 => zext_ln23_2_fu_206_p1(7),
      I1 => zext_ln23_2_fu_206_p1(5),
      I2 => zext_ln23_2_fu_206_p1(8),
      I3 => zext_ln23_2_fu_206_p1(9),
      I4 => zext_ln23_2_fu_206_p1(6),
      O => p_0_in(4)
    );
\sub_ln23_reg_368[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40F4BF0A"
    )
        port map (
      I0 => zext_ln23_2_fu_206_p1(8),
      I1 => zext_ln23_2_fu_206_p1(5),
      I2 => zext_ln23_2_fu_206_p1(6),
      I3 => zext_ln23_2_fu_206_p1(9),
      I4 => zext_ln23_2_fu_206_p1(7),
      O => \sub_ln23_reg_368[7]_i_1_n_5\
    );
\sub_ln23_reg_368[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABA0444"
    )
        port map (
      I0 => zext_ln23_2_fu_206_p1(7),
      I1 => zext_ln23_2_fu_206_p1(9),
      I2 => zext_ln23_2_fu_206_p1(6),
      I3 => zext_ln23_2_fu_206_p1(5),
      I4 => zext_ln23_2_fu_206_p1(8),
      O => \sub_ln23_reg_368[8]_i_1_n_5\
    );
\sub_ln23_reg_368[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEA0000"
    )
        port map (
      I0 => zext_ln23_2_fu_206_p1(8),
      I1 => zext_ln23_2_fu_206_p1(5),
      I2 => zext_ln23_2_fu_206_p1(6),
      I3 => zext_ln23_2_fu_206_p1(7),
      I4 => zext_ln23_2_fu_206_p1(9),
      O => \sub_ln23_reg_368[9]_i_1_n_5\
    );
\sub_ln23_reg_368_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1310,
      D => zext_ln23_2_fu_206_p1(5),
      Q => sub_ln23_reg_368(2),
      R => '0'
    );
\sub_ln23_reg_368_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1310,
      D => \out_h_reg_363[1]_i_1_n_5\,
      Q => sub_ln23_reg_368(3),
      R => '0'
    );
\sub_ln23_reg_368_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1310,
      D => \sub_ln23_reg_368[4]_i_1_n_5\,
      Q => sub_ln23_reg_368(4),
      R => '0'
    );
\sub_ln23_reg_368_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1310,
      D => p_0_in(3),
      Q => sub_ln23_reg_368(5),
      R => '0'
    );
\sub_ln23_reg_368_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1310,
      D => p_0_in(4),
      Q => sub_ln23_reg_368(6),
      R => '0'
    );
\sub_ln23_reg_368_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1310,
      D => \sub_ln23_reg_368[7]_i_1_n_5\,
      Q => sub_ln23_reg_368(7),
      R => '0'
    );
\sub_ln23_reg_368_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1310,
      D => \sub_ln23_reg_368[8]_i_1_n_5\,
      Q => sub_ln23_reg_368(8),
      R => '0'
    );
\sub_ln23_reg_368_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1310,
      D => \sub_ln23_reg_368[9]_i_1_n_5\,
      Q => sub_ln23_reg_368(9),
      R => '0'
    );
\zext_ln16_reg_322_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_109(10),
      Q => zext_ln16_reg_322_reg(10),
      R => '0'
    );
\zext_ln16_reg_322_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_109(11),
      Q => zext_ln16_reg_322_reg(11),
      R => '0'
    );
\zext_ln16_reg_322_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_109(12),
      Q => zext_ln16_reg_322_reg(12),
      R => '0'
    );
\zext_ln16_reg_322_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_109(13),
      Q => zext_ln16_reg_322_reg(13),
      R => '0'
    );
\zext_ln16_reg_322_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_109(3),
      Q => zext_ln16_reg_322_reg(3),
      R => '0'
    );
\zext_ln16_reg_322_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_109(4),
      Q => zext_ln16_reg_322_reg(4),
      R => '0'
    );
\zext_ln16_reg_322_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_109(5),
      Q => zext_ln16_reg_322_reg(5),
      R => '0'
    );
\zext_ln16_reg_322_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_109(6),
      Q => zext_ln16_reg_322_reg(6),
      R => '0'
    );
\zext_ln16_reg_322_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_109(7),
      Q => zext_ln16_reg_322_reg(7),
      R => '0'
    );
\zext_ln16_reg_322_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_109(8),
      Q => zext_ln16_reg_322_reg(8),
      R => '0'
    );
\zext_ln16_reg_322_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_109(9),
      Q => zext_ln16_reg_322_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_pointwise_conv2d_fix_1 is
  port (
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC;
    d0 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    input_r_address0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[7]_1\ : out STD_LOGIC;
    \out_d_0_reg_112_reg[3]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_r_address0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    MemBank_B_address01101_out : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_0_1 : in STD_LOGIC;
    ram_reg_0_2 : in STD_LOGIC;
    ram_reg_0_3 : in STD_LOGIC;
    ram_reg_0_4 : in STD_LOGIC;
    trunc_ln20_fu_283_p1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_7 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_6_0 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_5_0 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_4_0 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_3_0 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_2_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_1_0 : in STD_LOGIC;
    ram_reg_0_5 : in STD_LOGIC;
    ram_reg_0_6 : in STD_LOGIC;
    ram_reg_0_7 : in STD_LOGIC;
    ram_reg_0_8 : in STD_LOGIC;
    ram_reg_0_9 : in STD_LOGIC;
    ram_reg_0_10 : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_pointwise_conv2d_fix_3_fu_530_input_r_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    MemBank_B_address011_out : in STD_LOGIC;
    grp_pointwise_conv2d_fix_1_fu_540_ap_start_reg : in STD_LOGIC;
    input_data_data_V_0_ack_out : in STD_LOGIC;
    ram_reg_0_11 : in STD_LOGIC;
    ram_reg_0_12 : in STD_LOGIC;
    ram_reg_0_13 : in STD_LOGIC;
    ram_reg_0_14 : in STD_LOGIC;
    ram_reg_0_15 : in STD_LOGIC;
    ram_reg_0_16 : in STD_LOGIC;
    ram_reg_0_17 : in STD_LOGIC;
    ram_reg_0_18 : in STD_LOGIC;
    ram_reg_0_i_19_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_reg_0_i_19__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_7_0 : in STD_LOGIC;
    ram_reg_6_1 : in STD_LOGIC;
    ram_reg_6_2 : in STD_LOGIC;
    ram_reg_5_1 : in STD_LOGIC;
    ram_reg_5_2 : in STD_LOGIC;
    ram_reg_4_1 : in STD_LOGIC;
    ram_reg_4_2 : in STD_LOGIC;
    ram_reg_3_1 : in STD_LOGIC;
    ram_reg_3_2 : in STD_LOGIC;
    ram_reg_2_1 : in STD_LOGIC;
    ram_reg_2_2 : in STD_LOGIC;
    ram_reg_1_1 : in STD_LOGIC;
    ram_reg_1_2 : in STD_LOGIC;
    ram_reg_0_19 : in STD_LOGIC;
    ram_reg_0_20 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_pointwise_conv2d_fix_1 : entity is "pointwise_conv2d_fix_1";
end bd_0_hls_inst_0_pointwise_conv2d_fix_1;

architecture STRUCTURE of bd_0_hls_inst_0_pointwise_conv2d_fix_1 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln16_fu_192_p2 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal add_ln16_reg_430 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal \add_ln16_reg_430[10]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln16_reg_430[6]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln16_reg_430[7]_i_1_n_5\ : STD_LOGIC;
  signal add_ln23_8_fu_312_p2 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal add_ln23_8_reg_507 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal add_ln23_8_reg_5070 : STD_LOGIC;
  signal \add_ln23_8_reg_507[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln23_8_reg_507[8]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln23_8_reg_507[8]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln23_8_reg_507_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln23_8_reg_507_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln23_8_reg_507_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln23_8_reg_507_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln23_8_reg_507_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln23_8_reg_507_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln23_8_reg_507_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln23_8_reg_507_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln23_8_reg_507_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln23_8_reg_507_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_2__2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal buffer_0_reg_156_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_pointwise_conv2d_fix_1_fu_540_ap_done : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_540_ap_ready : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_540_input_r_address0 : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal grp_pointwise_conv2d_fix_1_fu_540_output_r_ce0 : STD_LOGIC;
  signal in_d_0_reg_166 : STD_LOGIC;
  signal \in_d_0_reg_166_reg_n_5_[0]\ : STD_LOGIC;
  signal \in_d_0_reg_166_reg_n_5_[1]\ : STD_LOGIC;
  signal \in_d_0_reg_166_reg_n_5_[2]\ : STD_LOGIC;
  signal \in_d_0_reg_166_reg_n_5_[3]\ : STD_LOGIC;
  signal \in_d_0_reg_166_reg_n_5_[4]\ : STD_LOGIC;
  signal in_d_fu_302_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal in_d_reg_502 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal network_mul_mul_16s_15s_30_1_1_U33_n_10 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U33_n_11 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U33_n_12 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U33_n_13 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U33_n_14 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U33_n_15 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U33_n_16 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U33_n_17 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U33_n_18 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U33_n_19 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U33_n_20 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U33_n_5 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U33_n_6 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U33_n_7 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U33_n_8 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U33_n_9 : STD_LOGIC;
  signal out_d_0_reg_112 : STD_LOGIC;
  signal \out_d_0_reg_112_reg_n_5_[0]\ : STD_LOGIC;
  signal \out_d_0_reg_112_reg_n_5_[1]\ : STD_LOGIC;
  signal \out_d_0_reg_112_reg_n_5_[2]\ : STD_LOGIC;
  signal \out_d_0_reg_112_reg_n_5_[3]\ : STD_LOGIC;
  signal out_d_fu_204_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_d_reg_438 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_h_0_reg_134 : STD_LOGIC;
  signal out_h_fu_236_p2 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal out_h_reg_466 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \out_h_reg_466[0]_i_1_n_5\ : STD_LOGIC;
  signal out_w_0_reg_145 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_w_0_reg_1450 : STD_LOGIC;
  signal out_w_fu_282_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_w_reg_484 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal phi_mul1_reg_123 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal phi_mul_reg_177 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q0_reg__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal q0_0 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \ram_reg_0_i_103__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_103__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_i_103__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_i_103__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_i_110__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_110__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_i_110__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_i_110__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_i_112__0_n_10\ : STD_LOGIC;
  signal \ram_reg_0_i_112__0_n_11\ : STD_LOGIC;
  signal \ram_reg_0_i_112__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_112__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_i_112__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_i_112__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_i_112__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_i_118__0_n_10\ : STD_LOGIC;
  signal \ram_reg_0_i_118__0_n_11\ : STD_LOGIC;
  signal \ram_reg_0_i_118__0_n_12\ : STD_LOGIC;
  signal \ram_reg_0_i_118__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_i_118__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_i_118__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_i_118__0_n_9\ : STD_LOGIC;
  signal ram_reg_0_i_127_n_10 : STD_LOGIC;
  signal ram_reg_0_i_127_n_11 : STD_LOGIC;
  signal ram_reg_0_i_127_n_12 : STD_LOGIC;
  signal ram_reg_0_i_127_n_5 : STD_LOGIC;
  signal ram_reg_0_i_127_n_6 : STD_LOGIC;
  signal ram_reg_0_i_127_n_7 : STD_LOGIC;
  signal ram_reg_0_i_127_n_8 : STD_LOGIC;
  signal ram_reg_0_i_127_n_9 : STD_LOGIC;
  signal ram_reg_0_i_128_n_5 : STD_LOGIC;
  signal ram_reg_0_i_129_n_5 : STD_LOGIC;
  signal ram_reg_0_i_130_n_5 : STD_LOGIC;
  signal ram_reg_0_i_141_n_5 : STD_LOGIC;
  signal ram_reg_0_i_142_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_143__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_144__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_145_n_5 : STD_LOGIC;
  signal ram_reg_0_i_148_n_5 : STD_LOGIC;
  signal ram_reg_0_i_149_n_5 : STD_LOGIC;
  signal ram_reg_0_i_150_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_151__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_155__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_155__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_i_155__0_n_8\ : STD_LOGIC;
  signal ram_reg_0_i_156_n_5 : STD_LOGIC;
  signal ram_reg_0_i_156_n_6 : STD_LOGIC;
  signal ram_reg_0_i_156_n_7 : STD_LOGIC;
  signal ram_reg_0_i_156_n_8 : STD_LOGIC;
  signal ram_reg_0_i_157_n_5 : STD_LOGIC;
  signal ram_reg_0_i_158_n_5 : STD_LOGIC;
  signal ram_reg_0_i_159_n_5 : STD_LOGIC;
  signal ram_reg_0_i_160_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_170__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_171_n_5 : STD_LOGIC;
  signal ram_reg_0_i_172_n_5 : STD_LOGIC;
  signal ram_reg_0_i_173_n_5 : STD_LOGIC;
  signal ram_reg_0_i_187_n_5 : STD_LOGIC;
  signal ram_reg_0_i_188_n_5 : STD_LOGIC;
  signal ram_reg_0_i_189_n_5 : STD_LOGIC;
  signal ram_reg_0_i_190_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_19__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_19_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_21__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_220_n_5 : STD_LOGIC;
  signal ram_reg_0_i_221_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_69__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_69_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_71__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_75_n_5 : STD_LOGIC;
  signal ram_reg_0_i_83_n_5 : STD_LOGIC;
  signal ram_reg_0_i_88_n_7 : STD_LOGIC;
  signal ram_reg_0_i_88_n_8 : STD_LOGIC;
  signal ram_reg_0_i_91_n_6 : STD_LOGIC;
  signal ram_reg_0_i_91_n_7 : STD_LOGIC;
  signal ram_reg_0_i_91_n_8 : STD_LOGIC;
  signal \ram_reg_0_i_97__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_97__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_i_97__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_i_97__0_n_8\ : STD_LOGIC;
  signal ram_reg_0_i_99_n_5 : STD_LOGIC;
  signal ram_reg_0_i_99_n_6 : STD_LOGIC;
  signal ram_reg_0_i_99_n_7 : STD_LOGIC;
  signal ram_reg_0_i_99_n_8 : STD_LOGIC;
  signal \ram_reg_1_i_3__0_n_5\ : STD_LOGIC;
  signal \ram_reg_1_i_5__0_n_5\ : STD_LOGIC;
  signal \ram_reg_2_i_5__0_n_5\ : STD_LOGIC;
  signal \ram_reg_2_i_7__0_n_5\ : STD_LOGIC;
  signal \ram_reg_3_i_3__0_n_5\ : STD_LOGIC;
  signal \ram_reg_3_i_5__0_n_5\ : STD_LOGIC;
  signal \ram_reg_4_i_4__0_n_5\ : STD_LOGIC;
  signal \ram_reg_4_i_6__0_n_5\ : STD_LOGIC;
  signal \ram_reg_5_i_4__0_n_5\ : STD_LOGIC;
  signal \ram_reg_5_i_6__0_n_5\ : STD_LOGIC;
  signal \ram_reg_6_i_3__0_n_5\ : STD_LOGIC;
  signal \ram_reg_6_i_5__0_n_5\ : STD_LOGIC;
  signal \ram_reg_7_i_5__0_n_5\ : STD_LOGIC;
  signal sext_ln19_reg_458 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sext_ln30_fu_380_p1 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal shl_ln_reg_453 : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal sub_ln23_reg_471_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal trunc_ln23_reg_448 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \trunc_ln23_reg_448[0]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln23_reg_448[1]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln23_reg_448[2]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln16_reg_425_reg_n_5_[10]\ : STD_LOGIC;
  signal \zext_ln16_reg_425_reg_n_5_[2]\ : STD_LOGIC;
  signal \zext_ln16_reg_425_reg_n_5_[3]\ : STD_LOGIC;
  signal \zext_ln16_reg_425_reg_n_5_[4]\ : STD_LOGIC;
  signal \zext_ln16_reg_425_reg_n_5_[5]\ : STD_LOGIC;
  signal \zext_ln16_reg_425_reg_n_5_[6]\ : STD_LOGIC;
  signal \zext_ln16_reg_425_reg_n_5_[7]\ : STD_LOGIC;
  signal \zext_ln16_reg_425_reg_n_5_[8]\ : STD_LOGIC;
  signal \zext_ln16_reg_425_reg_n_5_[9]\ : STD_LOGIC;
  signal zext_ln20_1_reg_494 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \zext_ln20_reg_489[3]_i_1_n_5\ : STD_LOGIC;
  signal zext_ln23_10_fu_250_p1 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_add_ln23_8_reg_507_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln23_8_reg_507_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ram_reg_0_i_103__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_ram_reg_0_i_118__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ram_reg_0_i_155__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_ram_reg_0_i_155__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_i_156_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_i_88_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_ram_reg_0_i_88_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_i_91_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln16_reg_430[10]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \add_ln16_reg_430[3]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \add_ln16_reg_430[4]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \add_ln16_reg_430[5]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \add_ln16_reg_430[6]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \add_ln16_reg_430[9]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \ap_CS_fsm[15]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \ap_CS_fsm[16]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \ap_CS_fsm[16]_i_2\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__2\ : label is "soft_lutpair140";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute SOFT_HLUTNM of \in_d_reg_502[1]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \in_d_reg_502[2]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \in_d_reg_502[3]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \in_d_reg_502[4]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \out_d_reg_438[0]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \out_d_reg_438[1]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \out_d_reg_438[2]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \out_d_reg_438[3]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \out_h_reg_466[1]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \out_h_reg_466[2]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \out_h_reg_466[3]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \out_w_reg_484[0]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \out_w_reg_484[1]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \out_w_reg_484[2]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \out_w_reg_484[3]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \sub_ln23_reg_471[3]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \sub_ln23_reg_471[4]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \sub_ln23_reg_471[5]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \sub_ln23_reg_471[6]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \sub_ln23_reg_471[7]_i_1\ : label is "soft_lutpair145";
begin
  E(0) <= \^e\(0);
SeparableConv2D_1_b_s_U: entity work.bd_0_hls_inst_0_pointwise_conv2d_fix_1_SeparableConv2D_1_b_s
     port map (
      Q(2) => \out_d_0_reg_112_reg_n_5_[2]\,
      Q(1) => \out_d_0_reg_112_reg_n_5_[1]\,
      Q(0) => \out_d_0_reg_112_reg_n_5_[0]\,
      ap_clk => ap_clk,
      \q0_reg[0]\(0) => ap_CS_fsm_state2,
      \q0_reg[12]\(12 downto 0) => q0_0(12 downto 0)
    );
SeparableConv2D_1_w_s_U: entity work.bd_0_hls_inst_0_pointwise_conv2d_fix_1_SeparableConv2D_1_w_s
     port map (
      DOADO(14 downto 0) => \pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q0_reg__0\(14 downto 0),
      Q(0) => grp_pointwise_conv2d_fix_1_fu_540_output_r_ce0,
      ap_clk => ap_clk,
      q0_reg(4) => \in_d_0_reg_166_reg_n_5_[4]\,
      q0_reg(3) => \in_d_0_reg_166_reg_n_5_[3]\,
      q0_reg(2) => \in_d_0_reg_166_reg_n_5_[2]\,
      q0_reg(1) => \in_d_0_reg_166_reg_n_5_[1]\,
      q0_reg(0) => \in_d_0_reg_166_reg_n_5_[0]\,
      q0_reg_0(2 downto 0) => shl_ln_reg_453(6 downto 4)
    );
\add_ln16_reg_430[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => phi_mul1_reg_123(8),
      I1 => \add_ln16_reg_430[10]_i_2_n_5\,
      I2 => phi_mul1_reg_123(9),
      I3 => phi_mul1_reg_123(10),
      O => add_ln16_fu_192_p2(10)
    );
\add_ln16_reg_430[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAAAAA"
    )
        port map (
      I0 => phi_mul1_reg_123(6),
      I1 => phi_mul1_reg_123(5),
      I2 => phi_mul1_reg_123(3),
      I3 => phi_mul1_reg_123(2),
      I4 => phi_mul1_reg_123(4),
      I5 => phi_mul1_reg_123(7),
      O => \add_ln16_reg_430[10]_i_2_n_5\
    );
\add_ln16_reg_430[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul1_reg_123(2),
      O => add_ln16_fu_192_p2(2)
    );
\add_ln16_reg_430[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_123(2),
      I1 => phi_mul1_reg_123(3),
      O => add_ln16_fu_192_p2(3)
    );
\add_ln16_reg_430[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => phi_mul1_reg_123(2),
      I1 => phi_mul1_reg_123(3),
      I2 => phi_mul1_reg_123(4),
      O => add_ln16_fu_192_p2(4)
    );
\add_ln16_reg_430[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => phi_mul1_reg_123(3),
      I1 => phi_mul1_reg_123(2),
      I2 => phi_mul1_reg_123(4),
      I3 => phi_mul1_reg_123(5),
      O => add_ln16_fu_192_p2(5)
    );
\add_ln16_reg_430[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80007FFF"
    )
        port map (
      I0 => phi_mul1_reg_123(4),
      I1 => phi_mul1_reg_123(2),
      I2 => phi_mul1_reg_123(3),
      I3 => phi_mul1_reg_123(5),
      I4 => phi_mul1_reg_123(6),
      O => \add_ln16_reg_430[6]_i_1_n_5\
    );
\add_ln16_reg_430[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA15555555"
    )
        port map (
      I0 => phi_mul1_reg_123(6),
      I1 => phi_mul1_reg_123(5),
      I2 => phi_mul1_reg_123(3),
      I3 => phi_mul1_reg_123(2),
      I4 => phi_mul1_reg_123(4),
      I5 => phi_mul1_reg_123(7),
      O => \add_ln16_reg_430[7]_i_1_n_5\
    );
\add_ln16_reg_430[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln16_reg_430[10]_i_2_n_5\,
      I1 => phi_mul1_reg_123(8),
      O => add_ln16_fu_192_p2(8)
    );
\add_ln16_reg_430[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_ln16_reg_430[10]_i_2_n_5\,
      I1 => phi_mul1_reg_123(8),
      I2 => phi_mul1_reg_123(9),
      O => add_ln16_fu_192_p2(9)
    );
\add_ln16_reg_430_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln16_fu_192_p2(10),
      Q => add_ln16_reg_430(10),
      R => '0'
    );
\add_ln16_reg_430_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln16_fu_192_p2(2),
      Q => add_ln16_reg_430(2),
      R => '0'
    );
\add_ln16_reg_430_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln16_fu_192_p2(3),
      Q => add_ln16_reg_430(3),
      R => '0'
    );
\add_ln16_reg_430_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln16_fu_192_p2(4),
      Q => add_ln16_reg_430(4),
      R => '0'
    );
\add_ln16_reg_430_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln16_fu_192_p2(5),
      Q => add_ln16_reg_430(5),
      R => '0'
    );
\add_ln16_reg_430_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \add_ln16_reg_430[6]_i_1_n_5\,
      Q => add_ln16_reg_430(6),
      R => '0'
    );
\add_ln16_reg_430_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \add_ln16_reg_430[7]_i_1_n_5\,
      Q => add_ln16_reg_430(7),
      R => '0'
    );
\add_ln16_reg_430_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln16_fu_192_p2(8),
      Q => add_ln16_reg_430(8),
      R => '0'
    );
\add_ln16_reg_430_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln16_fu_192_p2(9),
      Q => add_ln16_reg_430(9),
      R => '0'
    );
\add_ln23_8_reg_507[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_177(2),
      O => \add_ln23_8_reg_507[4]_i_2_n_5\
    );
\add_ln23_8_reg_507[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_177(7),
      O => \add_ln23_8_reg_507[8]_i_2_n_5\
    );
\add_ln23_8_reg_507[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_177(6),
      O => \add_ln23_8_reg_507[8]_i_3_n_5\
    );
\add_ln23_8_reg_507_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_8_reg_5070,
      D => add_ln23_8_fu_312_p2(10),
      Q => add_ln23_8_reg_507(10),
      R => '0'
    );
\add_ln23_8_reg_507_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_8_reg_5070,
      D => add_ln23_8_fu_312_p2(11),
      Q => add_ln23_8_reg_507(11),
      R => '0'
    );
\add_ln23_8_reg_507_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln23_8_reg_507_reg[8]_i_1_n_5\,
      CO(3 downto 2) => \NLW_add_ln23_8_reg_507_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln23_8_reg_507_reg[11]_i_1_n_7\,
      CO(0) => \add_ln23_8_reg_507_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln23_8_reg_507_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln23_8_fu_312_p2(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => phi_mul_reg_177(11 downto 9)
    );
\add_ln23_8_reg_507_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_8_reg_5070,
      D => add_ln23_8_fu_312_p2(1),
      Q => add_ln23_8_reg_507(1),
      R => '0'
    );
\add_ln23_8_reg_507_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_8_reg_5070,
      D => add_ln23_8_fu_312_p2(2),
      Q => add_ln23_8_reg_507(2),
      R => '0'
    );
\add_ln23_8_reg_507_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_8_reg_5070,
      D => add_ln23_8_fu_312_p2(3),
      Q => add_ln23_8_reg_507(3),
      R => '0'
    );
\add_ln23_8_reg_507_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_8_reg_5070,
      D => add_ln23_8_fu_312_p2(4),
      Q => add_ln23_8_reg_507(4),
      R => '0'
    );
\add_ln23_8_reg_507_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln23_8_reg_507_reg[4]_i_1_n_5\,
      CO(2) => \add_ln23_8_reg_507_reg[4]_i_1_n_6\,
      CO(1) => \add_ln23_8_reg_507_reg[4]_i_1_n_7\,
      CO(0) => \add_ln23_8_reg_507_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => phi_mul_reg_177(2),
      DI(0) => '0',
      O(3 downto 0) => add_ln23_8_fu_312_p2(4 downto 1),
      S(3 downto 2) => phi_mul_reg_177(4 downto 3),
      S(1) => \add_ln23_8_reg_507[4]_i_2_n_5\,
      S(0) => phi_mul_reg_177(1)
    );
\add_ln23_8_reg_507_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_8_reg_5070,
      D => add_ln23_8_fu_312_p2(5),
      Q => add_ln23_8_reg_507(5),
      R => '0'
    );
\add_ln23_8_reg_507_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_8_reg_5070,
      D => add_ln23_8_fu_312_p2(6),
      Q => add_ln23_8_reg_507(6),
      R => '0'
    );
\add_ln23_8_reg_507_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_8_reg_5070,
      D => add_ln23_8_fu_312_p2(7),
      Q => add_ln23_8_reg_507(7),
      R => '0'
    );
\add_ln23_8_reg_507_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_8_reg_5070,
      D => add_ln23_8_fu_312_p2(8),
      Q => add_ln23_8_reg_507(8),
      R => '0'
    );
\add_ln23_8_reg_507_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln23_8_reg_507_reg[4]_i_1_n_5\,
      CO(3) => \add_ln23_8_reg_507_reg[8]_i_1_n_5\,
      CO(2) => \add_ln23_8_reg_507_reg[8]_i_1_n_6\,
      CO(1) => \add_ln23_8_reg_507_reg[8]_i_1_n_7\,
      CO(0) => \add_ln23_8_reg_507_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => phi_mul_reg_177(7 downto 6),
      DI(0) => '0',
      O(3 downto 0) => add_ln23_8_fu_312_p2(8 downto 5),
      S(3) => phi_mul_reg_177(8),
      S(2) => \add_ln23_8_reg_507[8]_i_2_n_5\,
      S(1) => \add_ln23_8_reg_507[8]_i_3_n_5\,
      S(0) => phi_mul_reg_177(5)
    );
\add_ln23_8_reg_507_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_8_reg_5070,
      D => add_ln23_8_fu_312_p2(9),
      Q => add_ln23_8_reg_507(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000200"
    )
        port map (
      I0 => \out_d_0_reg_112_reg_n_5_[3]\,
      I1 => \out_d_0_reg_112_reg_n_5_[0]\,
      I2 => \ap_CS_fsm[0]_i_2__2_n_5\,
      I3 => ap_CS_fsm_state2,
      I4 => grp_pointwise_conv2d_fix_1_fu_540_ap_start_reg,
      I5 => \ap_CS_fsm_reg_n_5_[0]\,
      O => grp_pointwise_conv2d_fix_1_fu_540_ap_done
    );
\ap_CS_fsm[0]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \out_d_0_reg_112_reg_n_5_[1]\,
      I1 => \out_d_0_reg_112_reg_n_5_[2]\,
      O => \ap_CS_fsm[0]_i_2__2_n_5\
    );
\ap_CS_fsm[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEEAE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => grp_pointwise_conv2d_fix_1_fu_540_ap_start_reg,
      I4 => grp_pointwise_conv2d_fix_1_fu_540_ap_ready,
      O => D(0)
    );
\ap_CS_fsm[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_1_fu_540_ap_ready,
      I1 => grp_pointwise_conv2d_fix_1_fu_540_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(2),
      O => D(1)
    );
\ap_CS_fsm[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_d_0_reg_112_reg_n_5_[1]\,
      I2 => \out_d_0_reg_112_reg_n_5_[2]\,
      I3 => \out_d_0_reg_112_reg_n_5_[0]\,
      I4 => \out_d_0_reg_112_reg_n_5_[3]\,
      O => grp_pointwise_conv2d_fix_1_fu_540_ap_ready
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888F888"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_1_fu_540_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => ap_CS_fsm_state4,
      I3 => zext_ln23_10_fu_250_p1(7),
      I4 => zext_ln23_10_fu_250_p1(4),
      I5 => \ap_CS_fsm[1]_i_2_n_5\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => zext_ln23_10_fu_250_p1(5),
      I1 => zext_ln23_10_fu_250_p1(6),
      O => \ap_CS_fsm[1]_i_2_n_5\
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0000"
    )
        port map (
      I0 => \out_d_0_reg_112_reg_n_5_[1]\,
      I1 => \out_d_0_reg_112_reg_n_5_[2]\,
      I2 => \out_d_0_reg_112_reg_n_5_[0]\,
      I3 => \out_d_0_reg_112_reg_n_5_[3]\,
      I4 => ap_CS_fsm_state2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state5,
      I2 => out_w_0_reg_145(3),
      I3 => out_w_0_reg_145(0),
      I4 => out_w_0_reg_145(2),
      I5 => out_w_0_reg_145(1),
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA2AAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => zext_ln23_10_fu_250_p1(7),
      I2 => zext_ln23_10_fu_250_p1(4),
      I3 => zext_ln23_10_fu_250_p1(6),
      I4 => zext_ln23_10_fu_250_p1(5),
      I5 => \^e\(0),
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA2AAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => out_w_0_reg_145(3),
      I2 => out_w_0_reg_145(0),
      I3 => out_w_0_reg_145(2),
      I4 => out_w_0_reg_145(1),
      I5 => ap_CS_fsm_state9,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000000"
    )
        port map (
      I0 => \in_d_0_reg_166_reg_n_5_[1]\,
      I1 => \in_d_0_reg_166_reg_n_5_[2]\,
      I2 => \in_d_0_reg_166_reg_n_5_[4]\,
      I3 => \in_d_0_reg_166_reg_n_5_[3]\,
      I4 => \in_d_0_reg_166_reg_n_5_[0]\,
      I5 => grp_pointwise_conv2d_fix_1_fu_540_output_r_ce0,
      O => add_ln23_8_reg_5070
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_pointwise_conv2d_fix_1_fu_540_ap_done,
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => SR(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => SR(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => grp_pointwise_conv2d_fix_1_fu_540_output_r_ce0,
      R => SR(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => add_ln23_8_reg_5070,
      Q => ap_CS_fsm_state7,
      R => SR(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state7,
      Q => ap_CS_fsm_state8,
      R => SR(0)
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state8,
      Q => ap_CS_fsm_state9,
      R => SR(0)
    );
\buffer_0_reg_156_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U33_n_8,
      Q => buffer_0_reg_156_reg(0),
      R => '0'
    );
\buffer_0_reg_156_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U33_n_14,
      Q => buffer_0_reg_156_reg(10),
      R => '0'
    );
\buffer_0_reg_156_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U33_n_13,
      Q => buffer_0_reg_156_reg(11),
      R => '0'
    );
\buffer_0_reg_156_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U33_n_20,
      Q => buffer_0_reg_156_reg(12),
      R => '0'
    );
\buffer_0_reg_156_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U33_n_19,
      Q => buffer_0_reg_156_reg(13),
      R => '0'
    );
\buffer_0_reg_156_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U33_n_18,
      Q => buffer_0_reg_156_reg(14),
      R => '0'
    );
\buffer_0_reg_156_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U33_n_17,
      Q => buffer_0_reg_156_reg(15),
      R => '0'
    );
\buffer_0_reg_156_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U33_n_7,
      Q => buffer_0_reg_156_reg(1),
      R => '0'
    );
\buffer_0_reg_156_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U33_n_6,
      Q => buffer_0_reg_156_reg(2),
      R => '0'
    );
\buffer_0_reg_156_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U33_n_5,
      Q => buffer_0_reg_156_reg(3),
      R => '0'
    );
\buffer_0_reg_156_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U33_n_12,
      Q => buffer_0_reg_156_reg(4),
      R => '0'
    );
\buffer_0_reg_156_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U33_n_11,
      Q => buffer_0_reg_156_reg(5),
      R => '0'
    );
\buffer_0_reg_156_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U33_n_10,
      Q => buffer_0_reg_156_reg(6),
      R => '0'
    );
\buffer_0_reg_156_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U33_n_9,
      Q => buffer_0_reg_156_reg(7),
      R => '0'
    );
\buffer_0_reg_156_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U33_n_16,
      Q => buffer_0_reg_156_reg(8),
      R => '0'
    );
\buffer_0_reg_156_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U33_n_15,
      Q => buffer_0_reg_156_reg(9),
      R => '0'
    );
grp_pointwise_conv2d_fix_1_fu_540_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFF0000"
    )
        port map (
      I0 => \out_d_0_reg_112_reg_n_5_[3]\,
      I1 => \out_d_0_reg_112_reg_n_5_[0]\,
      I2 => \ap_CS_fsm[0]_i_2__2_n_5\,
      I3 => ap_CS_fsm_state2,
      I4 => Q(1),
      I5 => grp_pointwise_conv2d_fix_1_fu_540_ap_start_reg,
      O => \out_d_0_reg_112_reg[3]_0\
    );
\in_d_0_reg_166[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A2AAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => out_w_0_reg_145(3),
      I2 => out_w_0_reg_145(0),
      I3 => out_w_0_reg_145(2),
      I4 => out_w_0_reg_145(1),
      I5 => ap_CS_fsm_state9,
      O => in_d_0_reg_166
    );
\in_d_0_reg_166_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_d_reg_502(0),
      Q => \in_d_0_reg_166_reg_n_5_[0]\,
      R => in_d_0_reg_166
    );
\in_d_0_reg_166_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_d_reg_502(1),
      Q => \in_d_0_reg_166_reg_n_5_[1]\,
      R => in_d_0_reg_166
    );
\in_d_0_reg_166_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_d_reg_502(2),
      Q => \in_d_0_reg_166_reg_n_5_[2]\,
      R => in_d_0_reg_166
    );
\in_d_0_reg_166_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_d_reg_502(3),
      Q => \in_d_0_reg_166_reg_n_5_[3]\,
      R => in_d_0_reg_166
    );
\in_d_0_reg_166_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_d_reg_502(4),
      Q => \in_d_0_reg_166_reg_n_5_[4]\,
      R => in_d_0_reg_166
    );
\in_d_reg_502[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \in_d_0_reg_166_reg_n_5_[0]\,
      O => in_d_fu_302_p2(0)
    );
\in_d_reg_502[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in_d_0_reg_166_reg_n_5_[0]\,
      I1 => \in_d_0_reg_166_reg_n_5_[1]\,
      O => in_d_fu_302_p2(1)
    );
\in_d_reg_502[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \in_d_0_reg_166_reg_n_5_[1]\,
      I1 => \in_d_0_reg_166_reg_n_5_[0]\,
      I2 => \in_d_0_reg_166_reg_n_5_[2]\,
      O => in_d_fu_302_p2(2)
    );
\in_d_reg_502[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \in_d_0_reg_166_reg_n_5_[2]\,
      I1 => \in_d_0_reg_166_reg_n_5_[0]\,
      I2 => \in_d_0_reg_166_reg_n_5_[1]\,
      I3 => \in_d_0_reg_166_reg_n_5_[3]\,
      O => in_d_fu_302_p2(3)
    );
\in_d_reg_502[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6CCCCCCC"
    )
        port map (
      I0 => \in_d_0_reg_166_reg_n_5_[3]\,
      I1 => \in_d_0_reg_166_reg_n_5_[4]\,
      I2 => \in_d_0_reg_166_reg_n_5_[1]\,
      I3 => \in_d_0_reg_166_reg_n_5_[0]\,
      I4 => \in_d_0_reg_166_reg_n_5_[2]\,
      O => in_d_fu_302_p2(4)
    );
\in_d_reg_502_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_pointwise_conv2d_fix_1_fu_540_output_r_ce0,
      D => in_d_fu_302_p2(0),
      Q => in_d_reg_502(0),
      R => '0'
    );
\in_d_reg_502_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_pointwise_conv2d_fix_1_fu_540_output_r_ce0,
      D => in_d_fu_302_p2(1),
      Q => in_d_reg_502(1),
      R => '0'
    );
\in_d_reg_502_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_pointwise_conv2d_fix_1_fu_540_output_r_ce0,
      D => in_d_fu_302_p2(2),
      Q => in_d_reg_502(2),
      R => '0'
    );
\in_d_reg_502_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_pointwise_conv2d_fix_1_fu_540_output_r_ce0,
      D => in_d_fu_302_p2(3),
      Q => in_d_reg_502(3),
      R => '0'
    );
\in_d_reg_502_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_pointwise_conv2d_fix_1_fu_540_output_r_ce0,
      D => in_d_fu_302_p2(4),
      Q => in_d_reg_502(4),
      R => '0'
    );
network_mul_mul_16s_15s_30_1_1_U33: entity work.bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_13
     port map (
      DOADO(14 downto 0) => \pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q0_reg__0\(14 downto 0),
      O(3) => network_mul_mul_16s_15s_30_1_1_U33_n_5,
      O(2) => network_mul_mul_16s_15s_30_1_1_U33_n_6,
      O(1) => network_mul_mul_16s_15s_30_1_1_U33_n_7,
      O(0) => network_mul_mul_16s_15s_30_1_1_U33_n_8,
      Q(2) => ap_CS_fsm_state9,
      Q(1) => ap_CS_fsm_state8,
      Q(0) => ap_CS_fsm_state7,
      ap_clk => ap_clk,
      buffer_0_reg_156_reg(15 downto 0) => buffer_0_reg_156_reg(15 downto 0),
      \buffer_0_reg_156_reg[15]\(12 downto 0) => sext_ln19_reg_458(12 downto 0),
      p(3) => network_mul_mul_16s_15s_30_1_1_U33_n_9,
      p(2) => network_mul_mul_16s_15s_30_1_1_U33_n_10,
      p(1) => network_mul_mul_16s_15s_30_1_1_U33_n_11,
      p(0) => network_mul_mul_16s_15s_30_1_1_U33_n_12,
      p_0(3) => network_mul_mul_16s_15s_30_1_1_U33_n_13,
      p_0(2) => network_mul_mul_16s_15s_30_1_1_U33_n_14,
      p_0(1) => network_mul_mul_16s_15s_30_1_1_U33_n_15,
      p_0(0) => network_mul_mul_16s_15s_30_1_1_U33_n_16,
      p_1(3) => network_mul_mul_16s_15s_30_1_1_U33_n_17,
      p_1(2) => network_mul_mul_16s_15s_30_1_1_U33_n_18,
      p_1(1) => network_mul_mul_16s_15s_30_1_1_U33_n_19,
      p_1(0) => network_mul_mul_16s_15s_30_1_1_U33_n_20,
      q0(15 downto 0) => q0(15 downto 0)
    );
\out_d_0_reg_112[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888880888"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_1_fu_540_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => ap_CS_fsm_state4,
      I3 => zext_ln23_10_fu_250_p1(7),
      I4 => zext_ln23_10_fu_250_p1(4),
      I5 => \ap_CS_fsm[1]_i_2_n_5\,
      O => out_d_0_reg_112
    );
\out_d_0_reg_112[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => zext_ln23_10_fu_250_p1(7),
      I2 => zext_ln23_10_fu_250_p1(4),
      I3 => zext_ln23_10_fu_250_p1(6),
      I4 => zext_ln23_10_fu_250_p1(5),
      O => ap_NS_fsm10_out
    );
\out_d_0_reg_112_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_438(0),
      Q => \out_d_0_reg_112_reg_n_5_[0]\,
      R => out_d_0_reg_112
    );
\out_d_0_reg_112_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_438(1),
      Q => \out_d_0_reg_112_reg_n_5_[1]\,
      R => out_d_0_reg_112
    );
\out_d_0_reg_112_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_438(2),
      Q => \out_d_0_reg_112_reg_n_5_[2]\,
      R => out_d_0_reg_112
    );
\out_d_0_reg_112_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_438(3),
      Q => \out_d_0_reg_112_reg_n_5_[3]\,
      R => out_d_0_reg_112
    );
\out_d_reg_438[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_d_0_reg_112_reg_n_5_[0]\,
      O => out_d_fu_204_p2(0)
    );
\out_d_reg_438[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_d_0_reg_112_reg_n_5_[0]\,
      I1 => \out_d_0_reg_112_reg_n_5_[1]\,
      O => out_d_fu_204_p2(1)
    );
\out_d_reg_438[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \out_d_0_reg_112_reg_n_5_[2]\,
      I1 => \out_d_0_reg_112_reg_n_5_[0]\,
      I2 => \out_d_0_reg_112_reg_n_5_[1]\,
      O => out_d_fu_204_p2(2)
    );
\out_d_reg_438[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \out_d_0_reg_112_reg_n_5_[1]\,
      I1 => \out_d_0_reg_112_reg_n_5_[0]\,
      I2 => \out_d_0_reg_112_reg_n_5_[2]\,
      I3 => \out_d_0_reg_112_reg_n_5_[3]\,
      O => out_d_fu_204_p2(3)
    );
\out_d_reg_438_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_204_p2(0),
      Q => out_d_reg_438(0),
      R => '0'
    );
\out_d_reg_438_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_204_p2(1),
      Q => out_d_reg_438(1),
      R => '0'
    );
\out_d_reg_438_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_204_p2(2),
      Q => out_d_reg_438(2),
      R => '0'
    );
\out_d_reg_438_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_204_p2(3),
      Q => out_d_reg_438(3),
      R => '0'
    );
\out_h_0_reg_134[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF00000000"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => out_w_0_reg_145(3),
      I2 => out_w_0_reg_145(0),
      I3 => out_w_0_reg_145(2),
      I4 => out_w_0_reg_145(1),
      I5 => ap_CS_fsm_state3,
      O => out_h_0_reg_134
    );
\out_h_0_reg_134[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => out_w_0_reg_145(3),
      I2 => out_w_0_reg_145(0),
      I3 => out_w_0_reg_145(2),
      I4 => out_w_0_reg_145(1),
      O => ap_NS_fsm1
    );
\out_h_0_reg_134_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_h_reg_466(0),
      Q => zext_ln23_10_fu_250_p1(4),
      R => out_h_0_reg_134
    );
\out_h_0_reg_134_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_h_reg_466(1),
      Q => zext_ln23_10_fu_250_p1(5),
      R => out_h_0_reg_134
    );
\out_h_0_reg_134_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_h_reg_466(2),
      Q => zext_ln23_10_fu_250_p1(6),
      R => out_h_0_reg_134
    );
\out_h_0_reg_134_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_h_reg_466(3),
      Q => zext_ln23_10_fu_250_p1(7),
      R => out_h_0_reg_134
    );
\out_h_reg_466[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln23_10_fu_250_p1(4),
      O => \out_h_reg_466[0]_i_1_n_5\
    );
\out_h_reg_466[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln23_10_fu_250_p1(4),
      I1 => zext_ln23_10_fu_250_p1(5),
      O => p_0_in(1)
    );
\out_h_reg_466[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => zext_ln23_10_fu_250_p1(5),
      I1 => zext_ln23_10_fu_250_p1(4),
      I2 => zext_ln23_10_fu_250_p1(6),
      O => out_h_fu_236_p2(2)
    );
\out_h_reg_466[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6CCC"
    )
        port map (
      I0 => zext_ln23_10_fu_250_p1(4),
      I1 => zext_ln23_10_fu_250_p1(7),
      I2 => zext_ln23_10_fu_250_p1(5),
      I3 => zext_ln23_10_fu_250_p1(6),
      O => out_h_fu_236_p2(3)
    );
\out_h_reg_466_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \out_h_reg_466[0]_i_1_n_5\,
      Q => out_h_reg_466(0),
      R => '0'
    );
\out_h_reg_466_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => p_0_in(1),
      Q => out_h_reg_466(1),
      R => '0'
    );
\out_h_reg_466_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => out_h_fu_236_p2(2),
      Q => out_h_reg_466(2),
      R => '0'
    );
\out_h_reg_466_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => out_h_fu_236_p2(3),
      Q => out_h_reg_466(3),
      R => '0'
    );
\out_w_0_reg_145[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0000"
    )
        port map (
      I0 => zext_ln23_10_fu_250_p1(5),
      I1 => zext_ln23_10_fu_250_p1(6),
      I2 => zext_ln23_10_fu_250_p1(4),
      I3 => zext_ln23_10_fu_250_p1(7),
      I4 => ap_CS_fsm_state4,
      O => out_w_0_reg_1450
    );
\out_w_0_reg_145[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_1_fu_540_output_r_ce0,
      I1 => \in_d_0_reg_166_reg_n_5_[1]\,
      I2 => \in_d_0_reg_166_reg_n_5_[2]\,
      I3 => \in_d_0_reg_166_reg_n_5_[4]\,
      I4 => \in_d_0_reg_166_reg_n_5_[3]\,
      I5 => \in_d_0_reg_166_reg_n_5_[0]\,
      O => \^e\(0)
    );
\out_w_0_reg_145_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => out_w_reg_484(0),
      Q => out_w_0_reg_145(0),
      R => out_w_0_reg_1450
    );
\out_w_0_reg_145_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => out_w_reg_484(1),
      Q => out_w_0_reg_145(1),
      R => out_w_0_reg_1450
    );
\out_w_0_reg_145_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => out_w_reg_484(2),
      Q => out_w_0_reg_145(2),
      R => out_w_0_reg_1450
    );
\out_w_0_reg_145_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => out_w_reg_484(3),
      Q => out_w_0_reg_145(3),
      R => out_w_0_reg_1450
    );
\out_w_reg_484[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_w_0_reg_145(0),
      O => out_w_fu_282_p2(0)
    );
\out_w_reg_484[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_w_0_reg_145(0),
      I1 => out_w_0_reg_145(1),
      O => out_w_fu_282_p2(1)
    );
\out_w_reg_484[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => out_w_0_reg_145(1),
      I1 => out_w_0_reg_145(0),
      I2 => out_w_0_reg_145(2),
      O => out_w_fu_282_p2(2)
    );
\out_w_reg_484[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6CCC"
    )
        port map (
      I0 => out_w_0_reg_145(0),
      I1 => out_w_0_reg_145(3),
      I2 => out_w_0_reg_145(1),
      I3 => out_w_0_reg_145(2),
      O => out_w_fu_282_p2(3)
    );
\out_w_reg_484_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => out_w_fu_282_p2(0),
      Q => out_w_reg_484(0),
      R => '0'
    );
\out_w_reg_484_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => out_w_fu_282_p2(1),
      Q => out_w_reg_484(1),
      R => '0'
    );
\out_w_reg_484_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => out_w_fu_282_p2(2),
      Q => out_w_reg_484(2),
      R => '0'
    );
\out_w_reg_484_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => out_w_fu_282_p2(3),
      Q => out_w_reg_484(3),
      R => '0'
    );
\phi_mul1_reg_123_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln16_reg_430(10),
      Q => phi_mul1_reg_123(10),
      R => out_d_0_reg_112
    );
\phi_mul1_reg_123_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln16_reg_430(2),
      Q => phi_mul1_reg_123(2),
      R => out_d_0_reg_112
    );
\phi_mul1_reg_123_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln16_reg_430(3),
      Q => phi_mul1_reg_123(3),
      R => out_d_0_reg_112
    );
\phi_mul1_reg_123_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln16_reg_430(4),
      Q => phi_mul1_reg_123(4),
      R => out_d_0_reg_112
    );
\phi_mul1_reg_123_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln16_reg_430(5),
      Q => phi_mul1_reg_123(5),
      R => out_d_0_reg_112
    );
\phi_mul1_reg_123_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln16_reg_430(6),
      Q => phi_mul1_reg_123(6),
      R => out_d_0_reg_112
    );
\phi_mul1_reg_123_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln16_reg_430(7),
      Q => phi_mul1_reg_123(7),
      R => out_d_0_reg_112
    );
\phi_mul1_reg_123_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln16_reg_430(8),
      Q => phi_mul1_reg_123(8),
      R => out_d_0_reg_112
    );
\phi_mul1_reg_123_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln16_reg_430(9),
      Q => phi_mul1_reg_123(9),
      R => out_d_0_reg_112
    );
\phi_mul_reg_177_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln23_8_reg_507(10),
      Q => phi_mul_reg_177(10),
      R => in_d_0_reg_166
    );
\phi_mul_reg_177_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln23_8_reg_507(11),
      Q => phi_mul_reg_177(11),
      R => in_d_0_reg_166
    );
\phi_mul_reg_177_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln23_8_reg_507(1),
      Q => phi_mul_reg_177(1),
      R => in_d_0_reg_166
    );
\phi_mul_reg_177_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln23_8_reg_507(2),
      Q => phi_mul_reg_177(2),
      R => in_d_0_reg_166
    );
\phi_mul_reg_177_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln23_8_reg_507(3),
      Q => phi_mul_reg_177(3),
      R => in_d_0_reg_166
    );
\phi_mul_reg_177_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln23_8_reg_507(4),
      Q => phi_mul_reg_177(4),
      R => in_d_0_reg_166
    );
\phi_mul_reg_177_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln23_8_reg_507(5),
      Q => phi_mul_reg_177(5),
      R => in_d_0_reg_166
    );
\phi_mul_reg_177_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln23_8_reg_507(6),
      Q => phi_mul_reg_177(6),
      R => in_d_0_reg_166
    );
\phi_mul_reg_177_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln23_8_reg_507(7),
      Q => phi_mul_reg_177(7),
      R => in_d_0_reg_166
    );
\phi_mul_reg_177_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln23_8_reg_507(8),
      Q => phi_mul_reg_177(8),
      R => in_d_0_reg_166
    );
\phi_mul_reg_177_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln23_8_reg_507(9),
      Q => phi_mul_reg_177(9),
      R => in_d_0_reg_166
    );
ram_reg_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFCEFF32FF02"
    )
        port map (
      I0 => ram_reg_0_i_19_n_5,
      I1 => Q(0),
      I2 => Q(5),
      I3 => MemBank_B_address01101_out,
      I4 => ram_reg_0(0),
      I5 => ram_reg_0_0(1),
      O => \ap_CS_fsm_reg[7]_0\
    );
\ram_reg_0_i_103__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_i_103__0_n_5\,
      CO(2) => \ram_reg_0_i_103__0_n_6\,
      CO(1) => \ram_reg_0_i_103__0_n_7\,
      CO(0) => \ram_reg_0_i_103__0_n_8\,
      CYINIT => '0',
      DI(3) => ram_reg_0_i_127_n_12,
      DI(2) => \ram_reg_0_i_112__0_n_9\,
      DI(1) => \ram_reg_0_i_112__0_n_10\,
      DI(0) => \ram_reg_0_i_112__0_n_11\,
      O(3 downto 1) => input_r_address0(3 downto 1),
      O(0) => \NLW_ram_reg_0_i_103__0_O_UNCONNECTED\(0),
      S(3) => ram_reg_0_i_148_n_5,
      S(2) => ram_reg_0_i_149_n_5,
      S(1) => ram_reg_0_i_150_n_5,
      S(0) => \ram_reg_0_i_151__0_n_5\
    );
ram_reg_0_i_110: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_0_i_112__0_n_11\,
      I1 => sub_ln23_reg_471_reg(0),
      O => grp_pointwise_conv2d_fix_1_fu_540_input_r_address0(1)
    );
\ram_reg_0_i_110__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_i_110__0_n_5\,
      CO(2) => \ram_reg_0_i_110__0_n_6\,
      CO(1) => \ram_reg_0_i_110__0_n_7\,
      CO(0) => \ram_reg_0_i_110__0_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => sext_ln30_fu_380_p1(3 downto 2),
      DI(1) => '0',
      DI(0) => zext_ln20_1_reg_494(0),
      O(3 downto 0) => output_r_address0(3 downto 0),
      S(3) => ram_reg_0_i_187_n_5,
      S(2) => ram_reg_0_i_188_n_5,
      S(1) => ram_reg_0_i_189_n_5,
      S(0) => ram_reg_0_i_190_n_5
    );
\ram_reg_0_i_112__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_i_112__0_n_5\,
      CO(2) => \ram_reg_0_i_112__0_n_6\,
      CO(1) => \ram_reg_0_i_112__0_n_7\,
      CO(0) => \ram_reg_0_i_112__0_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => phi_mul_reg_177(3 downto 1),
      DI(0) => '0',
      O(3) => \ram_reg_0_i_112__0_n_9\,
      O(2) => \ram_reg_0_i_112__0_n_10\,
      O(1) => \ram_reg_0_i_112__0_n_11\,
      O(0) => input_r_address0(0),
      S(3) => \ram_reg_0_i_170__0_n_5\,
      S(2) => ram_reg_0_i_171_n_5,
      S(1) => ram_reg_0_i_172_n_5,
      S(0) => ram_reg_0_i_173_n_5
    );
\ram_reg_0_i_118__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_127_n_5,
      CO(3) => \NLW_ram_reg_0_i_118__0_CO_UNCONNECTED\(3),
      CO(2) => \ram_reg_0_i_118__0_n_6\,
      CO(1) => \ram_reg_0_i_118__0_n_7\,
      CO(0) => \ram_reg_0_i_118__0_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => phi_mul_reg_177(10 downto 8),
      O(3) => \ram_reg_0_i_118__0_n_9\,
      O(2) => \ram_reg_0_i_118__0_n_10\,
      O(1) => \ram_reg_0_i_118__0_n_11\,
      O(0) => \ram_reg_0_i_118__0_n_12\,
      S(3 downto 0) => phi_mul_reg_177(11 downto 8)
    );
ram_reg_0_i_127: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_i_112__0_n_5\,
      CO(3) => ram_reg_0_i_127_n_5,
      CO(2) => ram_reg_0_i_127_n_6,
      CO(1) => ram_reg_0_i_127_n_7,
      CO(0) => ram_reg_0_i_127_n_8,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul_reg_177(7 downto 4),
      O(3) => ram_reg_0_i_127_n_9,
      O(2) => ram_reg_0_i_127_n_10,
      O(1) => ram_reg_0_i_127_n_11,
      O(0) => ram_reg_0_i_127_n_12,
      S(3 downto 0) => phi_mul_reg_177(7 downto 4)
    );
ram_reg_0_i_128: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_0_i_127_n_9,
      I1 => sub_ln23_reg_471_reg(6),
      O => ram_reg_0_i_128_n_5
    );
ram_reg_0_i_129: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_0_i_127_n_10,
      I1 => sub_ln23_reg_471_reg(5),
      O => ram_reg_0_i_129_n_5
    );
ram_reg_0_i_130: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_0_i_127_n_11,
      I1 => sub_ln23_reg_471_reg(4),
      O => ram_reg_0_i_130_n_5
    );
ram_reg_0_i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zext_ln16_reg_425_reg_n_5_[8]\,
      O => ram_reg_0_i_141_n_5
    );
ram_reg_0_i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zext_ln16_reg_425_reg_n_5_[10]\,
      O => ram_reg_0_i_142_n_5
    );
\ram_reg_0_i_143__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \zext_ln16_reg_425_reg_n_5_[9]\,
      I1 => \zext_ln16_reg_425_reg_n_5_[10]\,
      O => \ram_reg_0_i_143__0_n_5\
    );
\ram_reg_0_i_144__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \zext_ln16_reg_425_reg_n_5_[8]\,
      I1 => \zext_ln16_reg_425_reg_n_5_[9]\,
      O => \ram_reg_0_i_144__0_n_5\
    );
ram_reg_0_i_145: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \zext_ln16_reg_425_reg_n_5_[8]\,
      I1 => \ram_reg_0_i_155__0_n_5\,
      O => ram_reg_0_i_145_n_5
    );
ram_reg_0_i_148: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_0_i_127_n_12,
      I1 => sub_ln23_reg_471_reg(3),
      O => ram_reg_0_i_148_n_5
    );
ram_reg_0_i_149: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_0_i_112__0_n_9\,
      I1 => sub_ln23_reg_471_reg(2),
      O => ram_reg_0_i_149_n_5
    );
\ram_reg_0_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0_7,
      I1 => ram_reg_0_i_69_n_5,
      I2 => ram_reg_0_1,
      I3 => ram_reg_0_8,
      I4 => ram_reg_0_9,
      I5 => ram_reg_0_10,
      O => ADDRARDADDR(0)
    );
ram_reg_0_i_150: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_0_i_112__0_n_10\,
      I1 => sub_ln23_reg_471_reg(1),
      O => ram_reg_0_i_150_n_5
    );
\ram_reg_0_i_151__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_0_i_112__0_n_11\,
      I1 => sub_ln23_reg_471_reg(0),
      O => \ram_reg_0_i_151__0_n_5\
    );
\ram_reg_0_i_155__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_156_n_5,
      CO(3) => \ram_reg_0_i_155__0_n_5\,
      CO(2) => \NLW_ram_reg_0_i_155__0_CO_UNCONNECTED\(2),
      CO(1) => \ram_reg_0_i_155__0_n_7\,
      CO(0) => \ram_reg_0_i_155__0_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => sub_ln23_reg_471_reg(6 downto 4),
      O(3) => \NLW_ram_reg_0_i_155__0_O_UNCONNECTED\(3),
      O(2 downto 0) => sext_ln30_fu_380_p1(7 downto 5),
      S(3) => '1',
      S(2 downto 0) => sub_ln23_reg_471_reg(6 downto 4)
    );
ram_reg_0_i_156: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_156_n_5,
      CO(2) => ram_reg_0_i_156_n_6,
      CO(1) => ram_reg_0_i_156_n_7,
      CO(0) => ram_reg_0_i_156_n_8,
      CYINIT => '0',
      DI(3 downto 0) => sub_ln23_reg_471_reg(3 downto 0),
      O(3 downto 1) => sext_ln30_fu_380_p1(4 downto 2),
      O(0) => NLW_ram_reg_0_i_156_O_UNCONNECTED(0),
      S(3) => sub_ln23_reg_471_reg(3),
      S(2) => ram_reg_0_i_220_n_5,
      S(1) => ram_reg_0_i_221_n_5,
      S(0) => sext_ln30_fu_380_p1(1)
    );
ram_reg_0_i_157: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln30_fu_380_p1(7),
      I1 => \zext_ln16_reg_425_reg_n_5_[7]\,
      O => ram_reg_0_i_157_n_5
    );
ram_reg_0_i_158: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln30_fu_380_p1(6),
      I1 => \zext_ln16_reg_425_reg_n_5_[6]\,
      O => ram_reg_0_i_158_n_5
    );
ram_reg_0_i_159: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln30_fu_380_p1(5),
      I1 => \zext_ln16_reg_425_reg_n_5_[5]\,
      O => ram_reg_0_i_159_n_5
    );
ram_reg_0_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2222FFF0"
    )
        port map (
      I0 => trunc_ln20_fu_283_p1(1),
      I1 => trunc_ln20_fu_283_p1(15),
      I2 => \ram_reg_0_i_69__0_n_5\,
      I3 => ram_reg_0_5,
      I4 => Q(0),
      O => d0(1)
    );
ram_reg_0_i_160: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln30_fu_380_p1(4),
      I1 => \zext_ln16_reg_425_reg_n_5_[4]\,
      O => ram_reg_0_i_160_n_5
    );
ram_reg_0_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2222FFF0"
    )
        port map (
      I0 => trunc_ln20_fu_283_p1(0),
      I1 => trunc_ln20_fu_283_p1(15),
      I2 => \ram_reg_0_i_71__0_n_5\,
      I3 => ram_reg_0_6,
      I4 => Q(0),
      O => d0(0)
    );
\ram_reg_0_i_170__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_177(3),
      I1 => zext_ln20_1_reg_494(3),
      O => \ram_reg_0_i_170__0_n_5\
    );
ram_reg_0_i_171: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_177(2),
      I1 => zext_ln20_1_reg_494(2),
      O => ram_reg_0_i_171_n_5
    );
ram_reg_0_i_172: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_177(1),
      I1 => zext_ln20_1_reg_494(1),
      O => ram_reg_0_i_172_n_5
    );
ram_reg_0_i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln20_1_reg_494(0),
      O => ram_reg_0_i_173_n_5
    );
ram_reg_0_i_187: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln30_fu_380_p1(3),
      I1 => \zext_ln16_reg_425_reg_n_5_[3]\,
      O => ram_reg_0_i_187_n_5
    );
ram_reg_0_i_188: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln30_fu_380_p1(2),
      I1 => \zext_ln16_reg_425_reg_n_5_[2]\,
      O => ram_reg_0_i_188_n_5
    );
ram_reg_0_i_189: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln20_1_reg_494(1),
      I1 => sub_ln23_reg_471_reg(0),
      O => ram_reg_0_i_189_n_5
    );
ram_reg_0_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2322"
    )
        port map (
      I0 => ram_reg_0_i_75_n_5,
      I1 => ram_reg_0_1,
      I2 => ram_reg_0_2,
      I3 => ram_reg_0_3,
      I4 => ram_reg_0_4,
      O => ram_reg_0_i_19_n_5
    );
ram_reg_0_i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln20_1_reg_494(0),
      O => ram_reg_0_i_190_n_5
    );
\ram_reg_0_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2322"
    )
        port map (
      I0 => ram_reg_0_i_83_n_5,
      I1 => ram_reg_0_1,
      I2 => ram_reg_0_2,
      I3 => ram_reg_0_11,
      I4 => ram_reg_0_12,
      O => \ram_reg_0_i_19__0_n_5\
    );
\ram_reg_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFCEFF32FF02"
    )
        port map (
      I0 => \ram_reg_0_i_19__0_n_5\,
      I1 => Q(0),
      I2 => Q(5),
      I3 => input_data_data_V_0_ack_out,
      I4 => ram_reg_0(0),
      I5 => ram_reg_0_0(0),
      O => \ap_CS_fsm_reg[7]_1\
    );
\ram_reg_0_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EC20"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => grp_pointwise_conv2d_fix_3_fu_530_input_r_address0(1),
      I3 => grp_pointwise_conv2d_fix_1_fu_540_input_r_address0(13),
      I4 => ram_reg_0_1,
      O => \ram_reg_0_i_21__0_n_5\
    );
ram_reg_0_i_220: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln23_reg_471_reg(2),
      I1 => zext_ln20_1_reg_494(3),
      O => ram_reg_0_i_220_n_5
    );
ram_reg_0_i_221: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln23_reg_471_reg(1),
      I1 => zext_ln20_1_reg_494(2),
      O => ram_reg_0_i_221_n_5
    );
ram_reg_0_i_222: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln23_reg_471_reg(0),
      I1 => zext_ln20_1_reg_494(1),
      O => sext_ln30_fu_380_p1(1)
    );
\ram_reg_0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55554454"
    )
        port map (
      I0 => ram_reg_0_7,
      I1 => \ram_reg_0_i_21__0_n_5\,
      I2 => ram_reg_0_13,
      I3 => ram_reg_0_1,
      I4 => ram_reg_0_14,
      I5 => ram_reg_0_15,
      O => ADDRARDADDR(2)
    );
\ram_reg_0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55554454"
    )
        port map (
      I0 => ram_reg_0_7,
      I1 => \ram_reg_0_i_21__0_n_5\,
      I2 => ram_reg_0_16,
      I3 => ram_reg_0_1,
      I4 => ram_reg_0_17,
      I5 => ram_reg_0_18,
      O => ADDRARDADDR(1)
    );
ram_reg_0_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_1_fu_540_input_r_address0(1),
      I1 => P(0),
      I2 => grp_pointwise_conv2d_fix_3_fu_530_input_r_address0(0),
      I3 => Q(2),
      I4 => MemBank_B_address011_out,
      I5 => Q(4),
      O => ram_reg_0_i_69_n_5
    );
\ram_reg_0_i_69__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF40"
    )
        port map (
      I0 => buffer_0_reg_156_reg(15),
      I1 => buffer_0_reg_156_reg(1),
      I2 => Q(2),
      I3 => ram_reg_0_19,
      I4 => Q(5),
      I5 => Q(3),
      O => \ram_reg_0_i_69__0_n_5\
    );
\ram_reg_0_i_71__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF40"
    )
        port map (
      I0 => buffer_0_reg_156_reg(15),
      I1 => buffer_0_reg_156_reg(0),
      I2 => Q(2),
      I3 => ram_reg_0_20,
      I4 => Q(5),
      I5 => Q(3),
      O => \ram_reg_0_i_71__0_n_5\
    );
ram_reg_0_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_1_fu_540_output_r_ce0,
      I1 => ram_reg_0_i_19_0(1),
      I2 => \ram_reg_0_i_19__0_0\(0),
      I3 => Q(2),
      I4 => MemBank_B_address011_out,
      I5 => Q(4),
      O => ram_reg_0_i_75_n_5
    );
ram_reg_0_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_1_fu_540_output_r_ce0,
      I1 => ram_reg_0_i_19_0(0),
      I2 => \ram_reg_0_i_19__0_0\(0),
      I3 => Q(2),
      I4 => MemBank_B_address011_out,
      I5 => Q(4),
      O => ram_reg_0_i_83_n_5
    );
ram_reg_0_i_88: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_i_97__0_n_5\,
      CO(3) => grp_pointwise_conv2d_fix_1_fu_540_input_r_address0(13),
      CO(2) => NLW_ram_reg_0_i_88_CO_UNCONNECTED(2),
      CO(1) => ram_reg_0_i_88_n_7,
      CO(0) => ram_reg_0_i_88_n_8,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \ram_reg_0_i_118__0_n_9\,
      DI(1) => \ram_reg_0_i_118__0_n_10\,
      DI(0) => \ram_reg_0_i_118__0_n_11\,
      O(3) => NLW_ram_reg_0_i_88_O_UNCONNECTED(3),
      O(2 downto 0) => input_r_address0(10 downto 8),
      S(3) => '1',
      S(2) => \ram_reg_0_i_118__0_n_9\,
      S(1) => \ram_reg_0_i_118__0_n_10\,
      S(0) => \ram_reg_0_i_118__0_n_11\
    );
ram_reg_0_i_91: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_99_n_5,
      CO(3) => NLW_ram_reg_0_i_91_CO_UNCONNECTED(3),
      CO(2) => ram_reg_0_i_91_n_6,
      CO(1) => ram_reg_0_i_91_n_7,
      CO(0) => ram_reg_0_i_91_n_8,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \zext_ln16_reg_425_reg_n_5_[9]\,
      DI(1) => \zext_ln16_reg_425_reg_n_5_[8]\,
      DI(0) => ram_reg_0_i_141_n_5,
      O(3 downto 0) => output_r_address0(11 downto 8),
      S(3) => ram_reg_0_i_142_n_5,
      S(2) => \ram_reg_0_i_143__0_n_5\,
      S(1) => \ram_reg_0_i_144__0_n_5\,
      S(0) => ram_reg_0_i_145_n_5
    );
\ram_reg_0_i_97__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_i_103__0_n_5\,
      CO(3) => \ram_reg_0_i_97__0_n_5\,
      CO(2) => \ram_reg_0_i_97__0_n_6\,
      CO(1) => \ram_reg_0_i_97__0_n_7\,
      CO(0) => \ram_reg_0_i_97__0_n_8\,
      CYINIT => '0',
      DI(3) => \ram_reg_0_i_118__0_n_12\,
      DI(2) => ram_reg_0_i_127_n_9,
      DI(1) => ram_reg_0_i_127_n_10,
      DI(0) => ram_reg_0_i_127_n_11,
      O(3 downto 0) => input_r_address0(7 downto 4),
      S(3) => \ram_reg_0_i_118__0_n_12\,
      S(2) => ram_reg_0_i_128_n_5,
      S(1) => ram_reg_0_i_129_n_5,
      S(0) => ram_reg_0_i_130_n_5
    );
ram_reg_0_i_99: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_i_110__0_n_5\,
      CO(3) => ram_reg_0_i_99_n_5,
      CO(2) => ram_reg_0_i_99_n_6,
      CO(1) => ram_reg_0_i_99_n_7,
      CO(0) => ram_reg_0_i_99_n_8,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln30_fu_380_p1(7 downto 4),
      O(3 downto 0) => output_r_address0(7 downto 4),
      S(3) => ram_reg_0_i_157_n_5,
      S(2) => ram_reg_0_i_158_n_5,
      S(1) => ram_reg_0_i_159_n_5,
      S(0) => ram_reg_0_i_160_n_5
    );
ram_reg_1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2222FFF0"
    )
        port map (
      I0 => trunc_ln20_fu_283_p1(3),
      I1 => trunc_ln20_fu_283_p1(15),
      I2 => \ram_reg_1_i_3__0_n_5\,
      I3 => ram_reg_1,
      I4 => Q(0),
      O => d0(3)
    );
ram_reg_1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2222FFF0"
    )
        port map (
      I0 => trunc_ln20_fu_283_p1(2),
      I1 => trunc_ln20_fu_283_p1(15),
      I2 => \ram_reg_1_i_5__0_n_5\,
      I3 => ram_reg_1_0,
      I4 => Q(0),
      O => d0(2)
    );
\ram_reg_1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF40"
    )
        port map (
      I0 => buffer_0_reg_156_reg(15),
      I1 => buffer_0_reg_156_reg(3),
      I2 => Q(2),
      I3 => ram_reg_1_1,
      I4 => Q(5),
      I5 => Q(3),
      O => \ram_reg_1_i_3__0_n_5\
    );
\ram_reg_1_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF40"
    )
        port map (
      I0 => buffer_0_reg_156_reg(15),
      I1 => buffer_0_reg_156_reg(2),
      I2 => Q(2),
      I3 => ram_reg_1_2,
      I4 => Q(5),
      I5 => Q(3),
      O => \ram_reg_1_i_5__0_n_5\
    );
ram_reg_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2222FFF0"
    )
        port map (
      I0 => trunc_ln20_fu_283_p1(5),
      I1 => trunc_ln20_fu_283_p1(15),
      I2 => \ram_reg_2_i_5__0_n_5\,
      I3 => ram_reg_2,
      I4 => Q(0),
      O => d0(5)
    );
ram_reg_2_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2222FFF0"
    )
        port map (
      I0 => trunc_ln20_fu_283_p1(4),
      I1 => trunc_ln20_fu_283_p1(15),
      I2 => \ram_reg_2_i_7__0_n_5\,
      I3 => ram_reg_2_0,
      I4 => Q(0),
      O => d0(4)
    );
\ram_reg_2_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF40"
    )
        port map (
      I0 => buffer_0_reg_156_reg(15),
      I1 => buffer_0_reg_156_reg(5),
      I2 => Q(2),
      I3 => ram_reg_2_1,
      I4 => Q(5),
      I5 => Q(3),
      O => \ram_reg_2_i_5__0_n_5\
    );
\ram_reg_2_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF40"
    )
        port map (
      I0 => buffer_0_reg_156_reg(15),
      I1 => buffer_0_reg_156_reg(4),
      I2 => Q(2),
      I3 => ram_reg_2_2,
      I4 => Q(5),
      I5 => Q(3),
      O => \ram_reg_2_i_7__0_n_5\
    );
ram_reg_3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2222FFF0"
    )
        port map (
      I0 => trunc_ln20_fu_283_p1(7),
      I1 => trunc_ln20_fu_283_p1(15),
      I2 => \ram_reg_3_i_3__0_n_5\,
      I3 => ram_reg_3,
      I4 => Q(0),
      O => d0(7)
    );
ram_reg_3_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2222FFF0"
    )
        port map (
      I0 => trunc_ln20_fu_283_p1(6),
      I1 => trunc_ln20_fu_283_p1(15),
      I2 => \ram_reg_3_i_5__0_n_5\,
      I3 => ram_reg_3_0,
      I4 => Q(0),
      O => d0(6)
    );
\ram_reg_3_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF40"
    )
        port map (
      I0 => buffer_0_reg_156_reg(15),
      I1 => buffer_0_reg_156_reg(7),
      I2 => Q(2),
      I3 => ram_reg_3_1,
      I4 => Q(5),
      I5 => Q(3),
      O => \ram_reg_3_i_3__0_n_5\
    );
\ram_reg_3_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF40"
    )
        port map (
      I0 => buffer_0_reg_156_reg(15),
      I1 => buffer_0_reg_156_reg(6),
      I2 => Q(2),
      I3 => ram_reg_3_2,
      I4 => Q(5),
      I5 => Q(3),
      O => \ram_reg_3_i_5__0_n_5\
    );
ram_reg_4_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2222FFF0"
    )
        port map (
      I0 => trunc_ln20_fu_283_p1(9),
      I1 => trunc_ln20_fu_283_p1(15),
      I2 => \ram_reg_4_i_4__0_n_5\,
      I3 => ram_reg_4,
      I4 => Q(0),
      O => d0(9)
    );
ram_reg_4_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2222FFF0"
    )
        port map (
      I0 => trunc_ln20_fu_283_p1(8),
      I1 => trunc_ln20_fu_283_p1(15),
      I2 => \ram_reg_4_i_6__0_n_5\,
      I3 => ram_reg_4_0,
      I4 => Q(0),
      O => d0(8)
    );
\ram_reg_4_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF40"
    )
        port map (
      I0 => buffer_0_reg_156_reg(15),
      I1 => buffer_0_reg_156_reg(9),
      I2 => Q(2),
      I3 => ram_reg_4_1,
      I4 => Q(5),
      I5 => Q(3),
      O => \ram_reg_4_i_4__0_n_5\
    );
\ram_reg_4_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF40"
    )
        port map (
      I0 => buffer_0_reg_156_reg(15),
      I1 => buffer_0_reg_156_reg(8),
      I2 => Q(2),
      I3 => ram_reg_4_2,
      I4 => Q(5),
      I5 => Q(3),
      O => \ram_reg_4_i_6__0_n_5\
    );
ram_reg_5_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2222FFF0"
    )
        port map (
      I0 => trunc_ln20_fu_283_p1(11),
      I1 => trunc_ln20_fu_283_p1(15),
      I2 => \ram_reg_5_i_4__0_n_5\,
      I3 => ram_reg_5,
      I4 => Q(0),
      O => d0(11)
    );
ram_reg_5_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2222FFF0"
    )
        port map (
      I0 => trunc_ln20_fu_283_p1(10),
      I1 => trunc_ln20_fu_283_p1(15),
      I2 => \ram_reg_5_i_6__0_n_5\,
      I3 => ram_reg_5_0,
      I4 => Q(0),
      O => d0(10)
    );
\ram_reg_5_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF40"
    )
        port map (
      I0 => buffer_0_reg_156_reg(15),
      I1 => buffer_0_reg_156_reg(11),
      I2 => Q(2),
      I3 => ram_reg_5_1,
      I4 => Q(5),
      I5 => Q(3),
      O => \ram_reg_5_i_4__0_n_5\
    );
\ram_reg_5_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF40"
    )
        port map (
      I0 => buffer_0_reg_156_reg(15),
      I1 => buffer_0_reg_156_reg(10),
      I2 => Q(2),
      I3 => ram_reg_5_2,
      I4 => Q(5),
      I5 => Q(3),
      O => \ram_reg_5_i_6__0_n_5\
    );
ram_reg_6_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2222FFF0"
    )
        port map (
      I0 => trunc_ln20_fu_283_p1(13),
      I1 => trunc_ln20_fu_283_p1(15),
      I2 => \ram_reg_6_i_3__0_n_5\,
      I3 => ram_reg_6,
      I4 => Q(0),
      O => d0(13)
    );
ram_reg_6_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2222FFF0"
    )
        port map (
      I0 => trunc_ln20_fu_283_p1(12),
      I1 => trunc_ln20_fu_283_p1(15),
      I2 => \ram_reg_6_i_5__0_n_5\,
      I3 => ram_reg_6_0,
      I4 => Q(0),
      O => d0(12)
    );
\ram_reg_6_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF40"
    )
        port map (
      I0 => buffer_0_reg_156_reg(15),
      I1 => buffer_0_reg_156_reg(13),
      I2 => Q(2),
      I3 => ram_reg_6_1,
      I4 => Q(5),
      I5 => Q(3),
      O => \ram_reg_6_i_3__0_n_5\
    );
\ram_reg_6_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF40"
    )
        port map (
      I0 => buffer_0_reg_156_reg(15),
      I1 => buffer_0_reg_156_reg(12),
      I2 => Q(2),
      I3 => ram_reg_6_2,
      I4 => Q(5),
      I5 => Q(3),
      O => \ram_reg_6_i_5__0_n_5\
    );
ram_reg_7_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2222FFF0"
    )
        port map (
      I0 => trunc_ln20_fu_283_p1(14),
      I1 => trunc_ln20_fu_283_p1(15),
      I2 => \ram_reg_7_i_5__0_n_5\,
      I3 => ram_reg_7,
      I4 => Q(0),
      O => d0(14)
    );
\ram_reg_7_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF40"
    )
        port map (
      I0 => buffer_0_reg_156_reg(15),
      I1 => buffer_0_reg_156_reg(14),
      I2 => Q(2),
      I3 => ram_reg_7_0,
      I4 => Q(5),
      I5 => Q(3),
      O => \ram_reg_7_i_5__0_n_5\
    );
\sext_ln19_reg_458_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(0),
      Q => sext_ln19_reg_458(0),
      R => '0'
    );
\sext_ln19_reg_458_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(10),
      Q => sext_ln19_reg_458(10),
      R => '0'
    );
\sext_ln19_reg_458_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(11),
      Q => sext_ln19_reg_458(11),
      R => '0'
    );
\sext_ln19_reg_458_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(12),
      Q => sext_ln19_reg_458(12),
      R => '0'
    );
\sext_ln19_reg_458_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(1),
      Q => sext_ln19_reg_458(1),
      R => '0'
    );
\sext_ln19_reg_458_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(2),
      Q => sext_ln19_reg_458(2),
      R => '0'
    );
\sext_ln19_reg_458_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(3),
      Q => sext_ln19_reg_458(3),
      R => '0'
    );
\sext_ln19_reg_458_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(4),
      Q => sext_ln19_reg_458(4),
      R => '0'
    );
\sext_ln19_reg_458_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(5),
      Q => sext_ln19_reg_458(5),
      R => '0'
    );
\sext_ln19_reg_458_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(6),
      Q => sext_ln19_reg_458(6),
      R => '0'
    );
\sext_ln19_reg_458_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(7),
      Q => sext_ln19_reg_458(7),
      R => '0'
    );
\sext_ln19_reg_458_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(8),
      Q => sext_ln19_reg_458(8),
      R => '0'
    );
\sext_ln19_reg_458_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(9),
      Q => sext_ln19_reg_458(9),
      R => '0'
    );
\shl_ln_reg_453_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln23_reg_448(0),
      Q => shl_ln_reg_453(4),
      R => '0'
    );
\shl_ln_reg_453_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln23_reg_448(1),
      Q => shl_ln_reg_453(5),
      R => '0'
    );
\shl_ln_reg_453_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln23_reg_448(2),
      Q => shl_ln_reg_453(6),
      R => '0'
    );
\sub_ln23_reg_471[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => zext_ln23_10_fu_250_p1(5),
      I1 => zext_ln23_10_fu_250_p1(4),
      I2 => zext_ln23_10_fu_250_p1(6),
      O => p_0_in(2)
    );
\sub_ln23_reg_471[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F10E"
    )
        port map (
      I0 => zext_ln23_10_fu_250_p1(5),
      I1 => zext_ln23_10_fu_250_p1(6),
      I2 => zext_ln23_10_fu_250_p1(4),
      I3 => zext_ln23_10_fu_250_p1(7),
      O => p_0_in(3)
    );
\sub_ln23_reg_471[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B4A"
    )
        port map (
      I0 => zext_ln23_10_fu_250_p1(7),
      I1 => zext_ln23_10_fu_250_p1(4),
      I2 => zext_ln23_10_fu_250_p1(5),
      I3 => zext_ln23_10_fu_250_p1(6),
      O => p_0_in(4)
    );
\sub_ln23_reg_471[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C3E0"
    )
        port map (
      I0 => zext_ln23_10_fu_250_p1(4),
      I1 => zext_ln23_10_fu_250_p1(5),
      I2 => zext_ln23_10_fu_250_p1(6),
      I3 => zext_ln23_10_fu_250_p1(7),
      O => p_0_in(5)
    );
\sub_ln23_reg_471[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => zext_ln23_10_fu_250_p1(6),
      I1 => zext_ln23_10_fu_250_p1(5),
      I2 => zext_ln23_10_fu_250_p1(7),
      O => p_0_in(6)
    );
\sub_ln23_reg_471_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1450,
      D => zext_ln23_10_fu_250_p1(4),
      Q => sub_ln23_reg_471_reg(0),
      R => '0'
    );
\sub_ln23_reg_471_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1450,
      D => p_0_in(1),
      Q => sub_ln23_reg_471_reg(1),
      R => '0'
    );
\sub_ln23_reg_471_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1450,
      D => p_0_in(2),
      Q => sub_ln23_reg_471_reg(2),
      R => '0'
    );
\sub_ln23_reg_471_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1450,
      D => p_0_in(3),
      Q => sub_ln23_reg_471_reg(3),
      R => '0'
    );
\sub_ln23_reg_471_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1450,
      D => p_0_in(4),
      Q => sub_ln23_reg_471_reg(4),
      R => '0'
    );
\sub_ln23_reg_471_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1450,
      D => p_0_in(5),
      Q => sub_ln23_reg_471_reg(5),
      R => '0'
    );
\sub_ln23_reg_471_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1450,
      D => p_0_in(6),
      Q => sub_ln23_reg_471_reg(6),
      R => '0'
    );
\trunc_ln23_reg_448[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F0FFFFF0F00000"
    )
        port map (
      I0 => \out_d_0_reg_112_reg_n_5_[1]\,
      I1 => \out_d_0_reg_112_reg_n_5_[2]\,
      I2 => \out_d_0_reg_112_reg_n_5_[0]\,
      I3 => \out_d_0_reg_112_reg_n_5_[3]\,
      I4 => ap_CS_fsm_state2,
      I5 => trunc_ln23_reg_448(0),
      O => \trunc_ln23_reg_448[0]_i_1_n_5\
    );
\trunc_ln23_reg_448[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAFFFFAAAA0000"
    )
        port map (
      I0 => \out_d_0_reg_112_reg_n_5_[1]\,
      I1 => \out_d_0_reg_112_reg_n_5_[2]\,
      I2 => \out_d_0_reg_112_reg_n_5_[0]\,
      I3 => \out_d_0_reg_112_reg_n_5_[3]\,
      I4 => ap_CS_fsm_state2,
      I5 => trunc_ln23_reg_448(1),
      O => \trunc_ln23_reg_448[1]_i_1_n_5\
    );
\trunc_ln23_reg_448[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDCCFFFFCCCC0000"
    )
        port map (
      I0 => \out_d_0_reg_112_reg_n_5_[1]\,
      I1 => \out_d_0_reg_112_reg_n_5_[2]\,
      I2 => \out_d_0_reg_112_reg_n_5_[0]\,
      I3 => \out_d_0_reg_112_reg_n_5_[3]\,
      I4 => ap_CS_fsm_state2,
      I5 => trunc_ln23_reg_448(2),
      O => \trunc_ln23_reg_448[2]_i_1_n_5\
    );
\trunc_ln23_reg_448_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln23_reg_448[0]_i_1_n_5\,
      Q => trunc_ln23_reg_448(0),
      R => '0'
    );
\trunc_ln23_reg_448_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln23_reg_448[1]_i_1_n_5\,
      Q => trunc_ln23_reg_448(1),
      R => '0'
    );
\trunc_ln23_reg_448_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln23_reg_448[2]_i_1_n_5\,
      Q => trunc_ln23_reg_448(2),
      R => '0'
    );
\zext_ln16_reg_425_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_123(10),
      Q => \zext_ln16_reg_425_reg_n_5_[10]\,
      R => '0'
    );
\zext_ln16_reg_425_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_123(2),
      Q => \zext_ln16_reg_425_reg_n_5_[2]\,
      R => '0'
    );
\zext_ln16_reg_425_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_123(3),
      Q => \zext_ln16_reg_425_reg_n_5_[3]\,
      R => '0'
    );
\zext_ln16_reg_425_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_123(4),
      Q => \zext_ln16_reg_425_reg_n_5_[4]\,
      R => '0'
    );
\zext_ln16_reg_425_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_123(5),
      Q => \zext_ln16_reg_425_reg_n_5_[5]\,
      R => '0'
    );
\zext_ln16_reg_425_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_123(6),
      Q => \zext_ln16_reg_425_reg_n_5_[6]\,
      R => '0'
    );
\zext_ln16_reg_425_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_123(7),
      Q => \zext_ln16_reg_425_reg_n_5_[7]\,
      R => '0'
    );
\zext_ln16_reg_425_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_123(8),
      Q => \zext_ln16_reg_425_reg_n_5_[8]\,
      R => '0'
    );
\zext_ln16_reg_425_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_123(9),
      Q => \zext_ln16_reg_425_reg_n_5_[9]\,
      R => '0'
    );
\zext_ln20_reg_489[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0000"
    )
        port map (
      I0 => out_w_0_reg_145(1),
      I1 => out_w_0_reg_145(2),
      I2 => out_w_0_reg_145(0),
      I3 => out_w_0_reg_145(3),
      I4 => ap_CS_fsm_state5,
      O => \zext_ln20_reg_489[3]_i_1_n_5\
    );
\zext_ln20_reg_489_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zext_ln20_reg_489[3]_i_1_n_5\,
      D => out_w_0_reg_145(0),
      Q => zext_ln20_1_reg_494(0),
      R => '0'
    );
\zext_ln20_reg_489_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zext_ln20_reg_489[3]_i_1_n_5\,
      D => out_w_0_reg_145(1),
      Q => zext_ln20_1_reg_494(1),
      R => '0'
    );
\zext_ln20_reg_489_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zext_ln20_reg_489[3]_i_1_n_5\,
      D => out_w_0_reg_145(2),
      Q => zext_ln20_1_reg_494(2),
      R => '0'
    );
\zext_ln20_reg_489_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zext_ln20_reg_489[3]_i_1_n_5\,
      D => out_w_0_reg_145(3),
      Q => zext_ln20_1_reg_494(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_pointwise_conv2d_fix_2 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \phi_mul_reg_163_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    input_r_address0 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    grp_pointwise_conv2d_fix_2_fu_550_output_r_address0 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    grp_pointwise_conv2d_fix_2_fu_550_output_r_we0 : out STD_LOGIC;
    buffer_0_reg_142_reg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[23]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_pointwise_conv2d_fix_2_fu_550_ap_start_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_pointwise_conv2d_fix_2 : entity is "pointwise_conv2d_fix_2";
end bd_0_hls_inst_0_pointwise_conv2d_fix_2;

architecture STRUCTURE of bd_0_hls_inst_0_pointwise_conv2d_fix_2 is
  signal \^o\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln16_fu_178_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal add_ln16_reg_408 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \add_ln16_reg_408[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln16_reg_408[5]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln16_reg_408[8]_i_2_n_5\ : STD_LOGIC;
  signal add_ln23_6_fu_290_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal add_ln23_6_reg_485 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal add_ln23_6_reg_4850 : STD_LOGIC;
  signal \add_ln23_6_reg_485[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln23_6_reg_485[5]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln23_6_reg_485[8]_i_2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_2__6_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal \^buffer_0_reg_142_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_pointwise_conv2d_fix_2_fu_550_ap_done : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_550_ap_ready : STD_LOGIC;
  signal \^grp_pointwise_conv2d_fix_2_fu_550_output_r_we0\ : STD_LOGIC;
  signal in_d_0_reg_152 : STD_LOGIC;
  signal \in_d_0_reg_152_reg_n_5_[0]\ : STD_LOGIC;
  signal \in_d_0_reg_152_reg_n_5_[1]\ : STD_LOGIC;
  signal \in_d_0_reg_152_reg_n_5_[2]\ : STD_LOGIC;
  signal \in_d_0_reg_152_reg_n_5_[3]\ : STD_LOGIC;
  signal in_d_fu_280_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_d_reg_480 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal network_mul_mul_16s_15s_30_1_1_U48_n_10 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U48_n_11 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U48_n_12 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U48_n_13 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U48_n_14 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U48_n_15 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U48_n_16 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U48_n_17 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U48_n_18 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U48_n_19 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U48_n_20 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U48_n_5 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U48_n_6 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U48_n_7 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U48_n_8 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U48_n_9 : STD_LOGIC;
  signal out_d_0_reg_98 : STD_LOGIC;
  signal \out_d_0_reg_98_reg_n_5_[0]\ : STD_LOGIC;
  signal \out_d_0_reg_98_reg_n_5_[1]\ : STD_LOGIC;
  signal \out_d_0_reg_98_reg_n_5_[2]\ : STD_LOGIC;
  signal \out_d_0_reg_98_reg_n_5_[3]\ : STD_LOGIC;
  signal out_d_fu_190_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_d_reg_416 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \out_h_0_reg_120[0]_i_1_n_5\ : STD_LOGIC;
  signal \out_h_0_reg_120[1]_i_1_n_5\ : STD_LOGIC;
  signal \out_h_0_reg_120[2]_i_1_n_5\ : STD_LOGIC;
  signal \out_h_0_reg_120[2]_i_2_n_5\ : STD_LOGIC;
  signal out_h_fu_222_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal out_h_reg_444 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \out_h_reg_444[0]_i_1_n_5\ : STD_LOGIC;
  signal \out_h_reg_444[1]_i_1_n_5\ : STD_LOGIC;
  signal \out_h_reg_444[2]_i_1_n_5\ : STD_LOGIC;
  signal out_w_0_reg_131 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal out_w_0_reg_1310 : STD_LOGIC;
  signal \out_w_0_reg_131[0]_i_1_n_5\ : STD_LOGIC;
  signal \out_w_0_reg_131[1]_i_1_n_5\ : STD_LOGIC;
  signal \out_w_0_reg_131[2]_i_1_n_5\ : STD_LOGIC;
  signal out_w_reg_462 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \out_w_reg_462[0]_i_1_n_5\ : STD_LOGIC;
  signal \out_w_reg_462[1]_i_1_n_5\ : STD_LOGIC;
  signal \out_w_reg_462[2]_i_1_n_5\ : STD_LOGIC;
  signal phi_mul1_reg_109 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal phi_mul_reg_163 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal q0_0 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \ram_reg_0_i_100__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_100__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_i_100__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_i_100__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_i_104__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_104__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_i_104__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_i_104__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_i_106__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_106__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_i_106__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_i_106__0_n_8\ : STD_LOGIC;
  signal ram_reg_0_i_115_n_5 : STD_LOGIC;
  signal ram_reg_0_i_115_n_6 : STD_LOGIC;
  signal ram_reg_0_i_115_n_7 : STD_LOGIC;
  signal ram_reg_0_i_115_n_8 : STD_LOGIC;
  signal ram_reg_0_i_119_n_10 : STD_LOGIC;
  signal ram_reg_0_i_119_n_11 : STD_LOGIC;
  signal ram_reg_0_i_119_n_12 : STD_LOGIC;
  signal ram_reg_0_i_119_n_5 : STD_LOGIC;
  signal ram_reg_0_i_119_n_6 : STD_LOGIC;
  signal ram_reg_0_i_119_n_7 : STD_LOGIC;
  signal ram_reg_0_i_119_n_8 : STD_LOGIC;
  signal \ram_reg_0_i_135__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_136__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_152__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_153__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_160__0_n_10\ : STD_LOGIC;
  signal \ram_reg_0_i_160__0_n_11\ : STD_LOGIC;
  signal \ram_reg_0_i_160__0_n_12\ : STD_LOGIC;
  signal \ram_reg_0_i_160__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_160__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_i_160__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_i_160__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_i_160__0_n_9\ : STD_LOGIC;
  signal \ram_reg_0_i_161__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_162__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_163__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_164__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_171__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_172__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_i_172__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_i_173__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_174__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_175__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_176__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_179_n_5 : STD_LOGIC;
  signal ram_reg_0_i_180_n_5 : STD_LOGIC;
  signal ram_reg_0_i_181_n_5 : STD_LOGIC;
  signal ram_reg_0_i_207_n_5 : STD_LOGIC;
  signal ram_reg_0_i_207_n_6 : STD_LOGIC;
  signal ram_reg_0_i_207_n_7 : STD_LOGIC;
  signal ram_reg_0_i_207_n_8 : STD_LOGIC;
  signal ram_reg_0_i_208_n_5 : STD_LOGIC;
  signal ram_reg_0_i_209_n_5 : STD_LOGIC;
  signal ram_reg_0_i_210_n_5 : STD_LOGIC;
  signal ram_reg_0_i_211_n_5 : STD_LOGIC;
  signal ram_reg_0_i_228_n_5 : STD_LOGIC;
  signal ram_reg_0_i_229_n_5 : STD_LOGIC;
  signal ram_reg_0_i_230_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_91__0_n_8\ : STD_LOGIC;
  signal ram_reg_0_i_96_n_8 : STD_LOGIC;
  signal sext_ln19_reg_436 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sext_ln23_fu_250_p1 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal sext_ln30_fu_358_p1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal shl_ln_reg_431 : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal sub_ln23_reg_449 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal trunc_ln23_reg_426 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal trunc_ln23_reg_4260 : STD_LOGIC;
  signal \trunc_ln23_reg_426[0]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln23_reg_426[1]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln23_reg_426[2]_i_1_n_5\ : STD_LOGIC;
  signal zext_ln16_reg_403 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal zext_ln20_2_reg_472 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \zext_ln20_reg_467[0]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln20_reg_467[1]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln20_reg_467[2]_i_1_n_5\ : STD_LOGIC;
  signal zext_ln23_10_fu_240_p1 : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \NLW_ram_reg_0_i_172__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ram_reg_0_i_172__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ram_reg_0_i_178__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_0_i_178__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ram_reg_0_i_91__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ram_reg_0_i_91__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_i_96_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_i_96_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln16_reg_408[1]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \add_ln16_reg_408[2]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \add_ln16_reg_408[3]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \add_ln16_reg_408[4]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \add_ln16_reg_408[7]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \add_ln16_reg_408[8]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \add_ln23_6_reg_485[1]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \add_ln23_6_reg_485[2]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \add_ln23_6_reg_485[3]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \add_ln23_6_reg_485[4]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \add_ln23_6_reg_485[7]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \add_ln23_6_reg_485[8]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2__6\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \ap_CS_fsm[23]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \ap_CS_fsm[24]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \ap_CS_fsm[24]_i_2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__3\ : label is "soft_lutpair162";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute SOFT_HLUTNM of \in_d_reg_480[1]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \in_d_reg_480[2]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \in_d_reg_480[3]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \out_d_reg_416[1]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \out_d_reg_416[2]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \out_d_reg_416[3]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \out_h_0_reg_120[2]_i_2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \out_h_reg_444[0]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \out_h_reg_444[1]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \out_w_0_reg_131[0]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \out_w_0_reg_131[2]_i_2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \out_w_reg_462[0]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \out_w_reg_462[2]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \sext_ln23_reg_454[2]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \sext_ln23_reg_454[3]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sext_ln23_reg_454[4]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \sext_ln23_reg_454[5]_i_2\ : label is "soft_lutpair172";
begin
  O(0) <= \^o\(0);
  Q(0) <= \^q\(0);
  buffer_0_reg_142_reg(15 downto 0) <= \^buffer_0_reg_142_reg\(15 downto 0);
  grp_pointwise_conv2d_fix_2_fu_550_output_r_we0 <= \^grp_pointwise_conv2d_fix_2_fu_550_output_r_we0\;
SeparableConv2D_2_b_s_U: entity work.bd_0_hls_inst_0_pointwise_conv2d_fix_2_SeparableConv2D_2_b_s
     port map (
      Q(2) => \out_d_0_reg_98_reg_n_5_[2]\,
      Q(1) => \out_d_0_reg_98_reg_n_5_[1]\,
      Q(0) => \out_d_0_reg_98_reg_n_5_[0]\,
      ap_clk => ap_clk,
      \q0_reg[0]\(0) => ap_CS_fsm_state2,
      \q0_reg[12]\(10 downto 9) => q0_0(12 downto 11),
      \q0_reg[12]\(8 downto 0) => q0_0(8 downto 0)
    );
\add_ln16_reg_408[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul1_reg_109(0),
      O => add_ln16_fu_178_p2(0)
    );
\add_ln16_reg_408[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul1_reg_109(0),
      I1 => phi_mul1_reg_109(1),
      O => add_ln16_fu_178_p2(1)
    );
\add_ln16_reg_408[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => phi_mul1_reg_109(0),
      I1 => phi_mul1_reg_109(1),
      I2 => phi_mul1_reg_109(2),
      O => add_ln16_fu_178_p2(2)
    );
\add_ln16_reg_408[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => phi_mul1_reg_109(1),
      I1 => phi_mul1_reg_109(0),
      I2 => phi_mul1_reg_109(2),
      I3 => phi_mul1_reg_109(3),
      O => add_ln16_fu_178_p2(3)
    );
\add_ln16_reg_408[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80007FFF"
    )
        port map (
      I0 => phi_mul1_reg_109(2),
      I1 => phi_mul1_reg_109(0),
      I2 => phi_mul1_reg_109(1),
      I3 => phi_mul1_reg_109(3),
      I4 => phi_mul1_reg_109(4),
      O => \add_ln16_reg_408[4]_i_1_n_5\
    );
\add_ln16_reg_408[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA15555555"
    )
        port map (
      I0 => phi_mul1_reg_109(4),
      I1 => phi_mul1_reg_109(3),
      I2 => phi_mul1_reg_109(1),
      I3 => phi_mul1_reg_109(0),
      I4 => phi_mul1_reg_109(2),
      I5 => phi_mul1_reg_109(5),
      O => \add_ln16_reg_408[5]_i_1_n_5\
    );
\add_ln16_reg_408[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln16_reg_408[8]_i_2_n_5\,
      I1 => phi_mul1_reg_109(6),
      O => add_ln16_fu_178_p2(6)
    );
\add_ln16_reg_408[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_ln16_reg_408[8]_i_2_n_5\,
      I1 => phi_mul1_reg_109(6),
      I2 => phi_mul1_reg_109(7),
      O => add_ln16_fu_178_p2(7)
    );
\add_ln16_reg_408[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => phi_mul1_reg_109(6),
      I1 => \add_ln16_reg_408[8]_i_2_n_5\,
      I2 => phi_mul1_reg_109(7),
      I3 => phi_mul1_reg_109(8),
      O => add_ln16_fu_178_p2(8)
    );
\add_ln16_reg_408[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAAAAA"
    )
        port map (
      I0 => phi_mul1_reg_109(4),
      I1 => phi_mul1_reg_109(3),
      I2 => phi_mul1_reg_109(1),
      I3 => phi_mul1_reg_109(0),
      I4 => phi_mul1_reg_109(2),
      I5 => phi_mul1_reg_109(5),
      O => \add_ln16_reg_408[8]_i_2_n_5\
    );
\add_ln16_reg_408_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln16_fu_178_p2(0),
      Q => add_ln16_reg_408(0),
      R => '0'
    );
\add_ln16_reg_408_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln16_fu_178_p2(1),
      Q => add_ln16_reg_408(1),
      R => '0'
    );
\add_ln16_reg_408_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln16_fu_178_p2(2),
      Q => add_ln16_reg_408(2),
      R => '0'
    );
\add_ln16_reg_408_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln16_fu_178_p2(3),
      Q => add_ln16_reg_408(3),
      R => '0'
    );
\add_ln16_reg_408_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \add_ln16_reg_408[4]_i_1_n_5\,
      Q => add_ln16_reg_408(4),
      R => '0'
    );
\add_ln16_reg_408_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \add_ln16_reg_408[5]_i_1_n_5\,
      Q => add_ln16_reg_408(5),
      R => '0'
    );
\add_ln16_reg_408_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln16_fu_178_p2(6),
      Q => add_ln16_reg_408(6),
      R => '0'
    );
\add_ln16_reg_408_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln16_fu_178_p2(7),
      Q => add_ln16_reg_408(7),
      R => '0'
    );
\add_ln16_reg_408_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln16_fu_178_p2(8),
      Q => add_ln16_reg_408(8),
      R => '0'
    );
\add_ln23_6_reg_485[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_163(0),
      O => add_ln23_6_fu_290_p2(0)
    );
\add_ln23_6_reg_485[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_163(0),
      I1 => phi_mul_reg_163(1),
      O => add_ln23_6_fu_290_p2(1)
    );
\add_ln23_6_reg_485[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => phi_mul_reg_163(0),
      I1 => phi_mul_reg_163(1),
      I2 => phi_mul_reg_163(2),
      O => add_ln23_6_fu_290_p2(2)
    );
\add_ln23_6_reg_485[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => phi_mul_reg_163(1),
      I1 => phi_mul_reg_163(0),
      I2 => phi_mul_reg_163(2),
      I3 => phi_mul_reg_163(3),
      O => add_ln23_6_fu_290_p2(3)
    );
\add_ln23_6_reg_485[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80007FFF"
    )
        port map (
      I0 => phi_mul_reg_163(2),
      I1 => phi_mul_reg_163(0),
      I2 => phi_mul_reg_163(1),
      I3 => phi_mul_reg_163(3),
      I4 => phi_mul_reg_163(4),
      O => \add_ln23_6_reg_485[4]_i_1_n_5\
    );
\add_ln23_6_reg_485[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA15555555"
    )
        port map (
      I0 => phi_mul_reg_163(4),
      I1 => phi_mul_reg_163(3),
      I2 => phi_mul_reg_163(1),
      I3 => phi_mul_reg_163(0),
      I4 => phi_mul_reg_163(2),
      I5 => phi_mul_reg_163(5),
      O => \add_ln23_6_reg_485[5]_i_1_n_5\
    );
\add_ln23_6_reg_485[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln23_6_reg_485[8]_i_2_n_5\,
      I1 => phi_mul_reg_163(6),
      O => add_ln23_6_fu_290_p2(6)
    );
\add_ln23_6_reg_485[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_ln23_6_reg_485[8]_i_2_n_5\,
      I1 => phi_mul_reg_163(6),
      I2 => phi_mul_reg_163(7),
      O => add_ln23_6_fu_290_p2(7)
    );
\add_ln23_6_reg_485[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => phi_mul_reg_163(6),
      I1 => \add_ln23_6_reg_485[8]_i_2_n_5\,
      I2 => phi_mul_reg_163(7),
      I3 => phi_mul_reg_163(8),
      O => add_ln23_6_fu_290_p2(8)
    );
\add_ln23_6_reg_485[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAAAAA"
    )
        port map (
      I0 => phi_mul_reg_163(4),
      I1 => phi_mul_reg_163(3),
      I2 => phi_mul_reg_163(1),
      I3 => phi_mul_reg_163(0),
      I4 => phi_mul_reg_163(2),
      I5 => phi_mul_reg_163(5),
      O => \add_ln23_6_reg_485[8]_i_2_n_5\
    );
\add_ln23_6_reg_485_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_6_reg_4850,
      D => add_ln23_6_fu_290_p2(0),
      Q => add_ln23_6_reg_485(0),
      R => '0'
    );
\add_ln23_6_reg_485_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_6_reg_4850,
      D => add_ln23_6_fu_290_p2(1),
      Q => add_ln23_6_reg_485(1),
      R => '0'
    );
\add_ln23_6_reg_485_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_6_reg_4850,
      D => add_ln23_6_fu_290_p2(2),
      Q => add_ln23_6_reg_485(2),
      R => '0'
    );
\add_ln23_6_reg_485_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_6_reg_4850,
      D => add_ln23_6_fu_290_p2(3),
      Q => add_ln23_6_reg_485(3),
      R => '0'
    );
\add_ln23_6_reg_485_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_6_reg_4850,
      D => \add_ln23_6_reg_485[4]_i_1_n_5\,
      Q => add_ln23_6_reg_485(4),
      R => '0'
    );
\add_ln23_6_reg_485_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_6_reg_4850,
      D => \add_ln23_6_reg_485[5]_i_1_n_5\,
      Q => add_ln23_6_reg_485(5),
      R => '0'
    );
\add_ln23_6_reg_485_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_6_reg_4850,
      D => add_ln23_6_fu_290_p2(6),
      Q => add_ln23_6_reg_485(6),
      R => '0'
    );
\add_ln23_6_reg_485_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_6_reg_4850,
      D => add_ln23_6_fu_290_p2(7),
      Q => add_ln23_6_reg_485(7),
      R => '0'
    );
\add_ln23_6_reg_485_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_6_reg_4850,
      D => add_ln23_6_fu_290_p2(8),
      Q => add_ln23_6_reg_485(8),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D5555550C000000"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_2_fu_550_ap_start_reg,
      I1 => ap_CS_fsm_state2,
      I2 => \out_d_0_reg_98_reg_n_5_[0]\,
      I3 => \ap_CS_fsm[0]_i_2__6_n_5\,
      I4 => \out_d_0_reg_98_reg_n_5_[3]\,
      I5 => \ap_CS_fsm_reg_n_5_[0]\,
      O => grp_pointwise_conv2d_fix_2_fu_550_ap_done
    );
\ap_CS_fsm[0]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_d_0_reg_98_reg_n_5_[1]\,
      I1 => \out_d_0_reg_98_reg_n_5_[2]\,
      O => \ap_CS_fsm[0]_i_2__6_n_5\
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_pointwise_conv2d_fix_2_fu_550_ap_start_reg,
      I2 => zext_ln23_10_fu_240_p1(5),
      I3 => zext_ln23_10_fu_240_p1(4),
      I4 => zext_ln23_10_fu_240_p1(3),
      I5 => ap_CS_fsm_state4,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEEAAAE"
    )
        port map (
      I0 => \ap_CS_fsm_reg[23]\(0),
      I1 => \ap_CS_fsm_reg[23]\(1),
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => grp_pointwise_conv2d_fix_2_fu_550_ap_ready,
      I4 => grp_pointwise_conv2d_fix_2_fu_550_ap_start_reg,
      O => D(0)
    );
\ap_CS_fsm[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DC00"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_2_fu_550_ap_start_reg,
      I1 => grp_pointwise_conv2d_fix_2_fu_550_ap_ready,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => \ap_CS_fsm_reg[23]\(1),
      O => D(1)
    );
\ap_CS_fsm[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \out_d_0_reg_98_reg_n_5_[3]\,
      I1 => \out_d_0_reg_98_reg_n_5_[2]\,
      I2 => \out_d_0_reg_98_reg_n_5_[1]\,
      I3 => \out_d_0_reg_98_reg_n_5_[0]\,
      I4 => ap_CS_fsm_state2,
      O => grp_pointwise_conv2d_fix_2_fu_550_ap_ready
    );
\ap_CS_fsm[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \out_d_0_reg_98_reg_n_5_[3]\,
      I1 => \out_d_0_reg_98_reg_n_5_[1]\,
      I2 => \out_d_0_reg_98_reg_n_5_[2]\,
      I3 => \out_d_0_reg_98_reg_n_5_[0]\,
      I4 => ap_CS_fsm_state2,
      O => trunc_ln23_reg_4260
    );
\ap_CS_fsm[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => out_w_0_reg_131(1),
      I2 => out_w_0_reg_131(0),
      I3 => out_w_0_reg_131(2),
      I4 => ap_CS_fsm_state3,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
        port map (
      I0 => \in_d_0_reg_152_reg_n_5_[2]\,
      I1 => \in_d_0_reg_152_reg_n_5_[0]\,
      I2 => \in_d_0_reg_152_reg_n_5_[1]\,
      I3 => \in_d_0_reg_152_reg_n_5_[3]\,
      I4 => \^q\(0),
      I5 => out_w_0_reg_1310,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2AAA"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => out_w_0_reg_131(0),
      I2 => out_w_0_reg_131(1),
      I3 => out_w_0_reg_131(2),
      I4 => ap_CS_fsm_state9,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[6]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \in_d_0_reg_152_reg_n_5_[3]\,
      I1 => \in_d_0_reg_152_reg_n_5_[1]\,
      I2 => \in_d_0_reg_152_reg_n_5_[0]\,
      I3 => \in_d_0_reg_152_reg_n_5_[2]\,
      I4 => \^q\(0),
      O => add_ln23_6_reg_4850
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_pointwise_conv2d_fix_2_fu_550_ap_done,
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln23_reg_4260,
      Q => ap_CS_fsm_state3,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => SR(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => SR(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => \^q\(0),
      R => SR(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => add_ln23_6_reg_4850,
      Q => ap_CS_fsm_state7,
      R => SR(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state7,
      Q => ap_CS_fsm_state8,
      R => SR(0)
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state8,
      Q => ap_CS_fsm_state9,
      R => SR(0)
    );
\buffer_0_reg_142_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U48_n_8,
      Q => \^buffer_0_reg_142_reg\(0),
      R => '0'
    );
\buffer_0_reg_142_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U48_n_14,
      Q => \^buffer_0_reg_142_reg\(10),
      R => '0'
    );
\buffer_0_reg_142_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U48_n_13,
      Q => \^buffer_0_reg_142_reg\(11),
      R => '0'
    );
\buffer_0_reg_142_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U48_n_20,
      Q => \^buffer_0_reg_142_reg\(12),
      R => '0'
    );
\buffer_0_reg_142_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U48_n_19,
      Q => \^buffer_0_reg_142_reg\(13),
      R => '0'
    );
\buffer_0_reg_142_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U48_n_18,
      Q => \^buffer_0_reg_142_reg\(14),
      R => '0'
    );
\buffer_0_reg_142_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U48_n_17,
      Q => \^buffer_0_reg_142_reg\(15),
      R => '0'
    );
\buffer_0_reg_142_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U48_n_7,
      Q => \^buffer_0_reg_142_reg\(1),
      R => '0'
    );
\buffer_0_reg_142_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U48_n_6,
      Q => \^buffer_0_reg_142_reg\(2),
      R => '0'
    );
\buffer_0_reg_142_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U48_n_5,
      Q => \^buffer_0_reg_142_reg\(3),
      R => '0'
    );
\buffer_0_reg_142_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U48_n_12,
      Q => \^buffer_0_reg_142_reg\(4),
      R => '0'
    );
\buffer_0_reg_142_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U48_n_11,
      Q => \^buffer_0_reg_142_reg\(5),
      R => '0'
    );
\buffer_0_reg_142_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U48_n_10,
      Q => \^buffer_0_reg_142_reg\(6),
      R => '0'
    );
\buffer_0_reg_142_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U48_n_9,
      Q => \^buffer_0_reg_142_reg\(7),
      R => '0'
    );
\buffer_0_reg_142_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U48_n_16,
      Q => \^buffer_0_reg_142_reg\(8),
      R => '0'
    );
\buffer_0_reg_142_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U48_n_15,
      Q => \^buffer_0_reg_142_reg\(9),
      R => '0'
    );
grp_pointwise_conv2d_fix_2_fu_550_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFF0000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_d_0_reg_98_reg_n_5_[0]\,
      I2 => \ap_CS_fsm[0]_i_2__6_n_5\,
      I3 => \out_d_0_reg_98_reg_n_5_[3]\,
      I4 => \ap_CS_fsm_reg[23]\(0),
      I5 => grp_pointwise_conv2d_fix_2_fu_550_ap_start_reg,
      O => \ap_CS_fsm_reg[1]_0\
    );
\in_d_0_reg_152[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002AAA"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => out_w_0_reg_131(0),
      I2 => out_w_0_reg_131(1),
      I3 => out_w_0_reg_131(2),
      I4 => ap_CS_fsm_state9,
      O => in_d_0_reg_152
    );
\in_d_0_reg_152_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_d_reg_480(0),
      Q => \in_d_0_reg_152_reg_n_5_[0]\,
      R => in_d_0_reg_152
    );
\in_d_0_reg_152_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_d_reg_480(1),
      Q => \in_d_0_reg_152_reg_n_5_[1]\,
      R => in_d_0_reg_152
    );
\in_d_0_reg_152_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_d_reg_480(2),
      Q => \in_d_0_reg_152_reg_n_5_[2]\,
      R => in_d_0_reg_152
    );
\in_d_0_reg_152_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_d_reg_480(3),
      Q => \in_d_0_reg_152_reg_n_5_[3]\,
      R => in_d_0_reg_152
    );
\in_d_reg_480[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \in_d_0_reg_152_reg_n_5_[0]\,
      O => in_d_fu_280_p2(0)
    );
\in_d_reg_480[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in_d_0_reg_152_reg_n_5_[0]\,
      I1 => \in_d_0_reg_152_reg_n_5_[1]\,
      O => in_d_fu_280_p2(1)
    );
\in_d_reg_480[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \in_d_0_reg_152_reg_n_5_[2]\,
      I1 => \in_d_0_reg_152_reg_n_5_[0]\,
      I2 => \in_d_0_reg_152_reg_n_5_[1]\,
      O => in_d_fu_280_p2(2)
    );
\in_d_reg_480[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \in_d_0_reg_152_reg_n_5_[3]\,
      I1 => \in_d_0_reg_152_reg_n_5_[0]\,
      I2 => \in_d_0_reg_152_reg_n_5_[1]\,
      I3 => \in_d_0_reg_152_reg_n_5_[2]\,
      O => in_d_fu_280_p2(3)
    );
\in_d_reg_480_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => in_d_fu_280_p2(0),
      Q => in_d_reg_480(0),
      R => '0'
    );
\in_d_reg_480_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => in_d_fu_280_p2(1),
      Q => in_d_reg_480(1),
      R => '0'
    );
\in_d_reg_480_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => in_d_fu_280_p2(2),
      Q => in_d_reg_480(2),
      R => '0'
    );
\in_d_reg_480_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => in_d_fu_280_p2(3),
      Q => in_d_reg_480(3),
      R => '0'
    );
network_mul_mul_16s_15s_30_1_1_U48: entity work.bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1_11
     port map (
      O(3) => network_mul_mul_16s_15s_30_1_1_U48_n_5,
      O(2) => network_mul_mul_16s_15s_30_1_1_U48_n_6,
      O(1) => network_mul_mul_16s_15s_30_1_1_U48_n_7,
      O(0) => network_mul_mul_16s_15s_30_1_1_U48_n_8,
      Q(3) => ap_CS_fsm_state9,
      Q(2) => ap_CS_fsm_state8,
      Q(1) => ap_CS_fsm_state7,
      Q(0) => \^q\(0),
      \ap_CS_fsm_reg[8]\(3) => network_mul_mul_16s_15s_30_1_1_U48_n_9,
      \ap_CS_fsm_reg[8]\(2) => network_mul_mul_16s_15s_30_1_1_U48_n_10,
      \ap_CS_fsm_reg[8]\(1) => network_mul_mul_16s_15s_30_1_1_U48_n_11,
      \ap_CS_fsm_reg[8]\(0) => network_mul_mul_16s_15s_30_1_1_U48_n_12,
      \ap_CS_fsm_reg[8]_0\(3) => network_mul_mul_16s_15s_30_1_1_U48_n_13,
      \ap_CS_fsm_reg[8]_0\(2) => network_mul_mul_16s_15s_30_1_1_U48_n_14,
      \ap_CS_fsm_reg[8]_0\(1) => network_mul_mul_16s_15s_30_1_1_U48_n_15,
      \ap_CS_fsm_reg[8]_0\(0) => network_mul_mul_16s_15s_30_1_1_U48_n_16,
      \ap_CS_fsm_reg[8]_1\(3) => network_mul_mul_16s_15s_30_1_1_U48_n_17,
      \ap_CS_fsm_reg[8]_1\(2) => network_mul_mul_16s_15s_30_1_1_U48_n_18,
      \ap_CS_fsm_reg[8]_1\(1) => network_mul_mul_16s_15s_30_1_1_U48_n_19,
      \ap_CS_fsm_reg[8]_1\(0) => network_mul_mul_16s_15s_30_1_1_U48_n_20,
      ap_clk => ap_clk,
      buffer_0_reg_142_reg(15 downto 0) => \^buffer_0_reg_142_reg\(15 downto 0),
      \buffer_0_reg_142_reg[15]\(10 downto 9) => sext_ln19_reg_436(12 downto 11),
      \buffer_0_reg_142_reg[15]\(8 downto 0) => sext_ln19_reg_436(8 downto 0),
      p(2 downto 0) => shl_ln_reg_431(5 downto 3),
      p_0(3) => \in_d_0_reg_152_reg_n_5_[3]\,
      p_0(2) => \in_d_0_reg_152_reg_n_5_[2]\,
      p_0(1) => \in_d_0_reg_152_reg_n_5_[1]\,
      p_0(0) => \in_d_0_reg_152_reg_n_5_[0]\,
      q0(15 downto 0) => q0(15 downto 0)
    );
\out_d_0_reg_98[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA00000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => zext_ln23_10_fu_240_p1(5),
      I2 => zext_ln23_10_fu_240_p1(3),
      I3 => zext_ln23_10_fu_240_p1(4),
      I4 => ap_CS_fsm_state4,
      I5 => grp_pointwise_conv2d_fix_2_fu_550_ap_start_reg,
      O => out_d_0_reg_98
    );
\out_d_0_reg_98[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => zext_ln23_10_fu_240_p1(5),
      I1 => zext_ln23_10_fu_240_p1(4),
      I2 => zext_ln23_10_fu_240_p1(3),
      I3 => ap_CS_fsm_state4,
      O => ap_NS_fsm10_out
    );
\out_d_0_reg_98_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_416(0),
      Q => \out_d_0_reg_98_reg_n_5_[0]\,
      R => out_d_0_reg_98
    );
\out_d_0_reg_98_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_416(1),
      Q => \out_d_0_reg_98_reg_n_5_[1]\,
      R => out_d_0_reg_98
    );
\out_d_0_reg_98_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_416(2),
      Q => \out_d_0_reg_98_reg_n_5_[2]\,
      R => out_d_0_reg_98
    );
\out_d_0_reg_98_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_416(3),
      Q => \out_d_0_reg_98_reg_n_5_[3]\,
      R => out_d_0_reg_98
    );
\out_d_reg_416[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_d_0_reg_98_reg_n_5_[0]\,
      O => out_d_fu_190_p2(0)
    );
\out_d_reg_416[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_d_0_reg_98_reg_n_5_[0]\,
      I1 => \out_d_0_reg_98_reg_n_5_[1]\,
      O => out_d_fu_190_p2(1)
    );
\out_d_reg_416[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \out_d_0_reg_98_reg_n_5_[1]\,
      I1 => \out_d_0_reg_98_reg_n_5_[0]\,
      I2 => \out_d_0_reg_98_reg_n_5_[2]\,
      O => out_d_fu_190_p2(2)
    );
\out_d_reg_416[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \out_d_0_reg_98_reg_n_5_[3]\,
      I1 => \out_d_0_reg_98_reg_n_5_[2]\,
      I2 => \out_d_0_reg_98_reg_n_5_[1]\,
      I3 => \out_d_0_reg_98_reg_n_5_[0]\,
      O => out_d_fu_190_p2(3)
    );
\out_d_reg_416_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_190_p2(0),
      Q => out_d_reg_416(0),
      R => '0'
    );
\out_d_reg_416_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_190_p2(1),
      Q => out_d_reg_416(1),
      R => '0'
    );
\out_d_reg_416_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_190_p2(2),
      Q => out_d_reg_416(2),
      R => '0'
    );
\out_d_reg_416_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_190_p2(3),
      Q => out_d_reg_416(3),
      R => '0'
    );
\out_h_0_reg_120[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0ACC0A0A0A0A0A"
    )
        port map (
      I0 => zext_ln23_10_fu_240_p1(3),
      I1 => out_h_reg_444(0),
      I2 => ap_CS_fsm_state3,
      I3 => out_w_0_reg_131(2),
      I4 => \out_h_0_reg_120[2]_i_2_n_5\,
      I5 => ap_CS_fsm_state5,
      O => \out_h_0_reg_120[0]_i_1_n_5\
    );
\out_h_0_reg_120[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0ACC0A0A0A0A0A"
    )
        port map (
      I0 => zext_ln23_10_fu_240_p1(4),
      I1 => out_h_reg_444(1),
      I2 => ap_CS_fsm_state3,
      I3 => out_w_0_reg_131(2),
      I4 => \out_h_0_reg_120[2]_i_2_n_5\,
      I5 => ap_CS_fsm_state5,
      O => \out_h_0_reg_120[1]_i_1_n_5\
    );
\out_h_0_reg_120[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0ACC0A0A0A0A0A"
    )
        port map (
      I0 => zext_ln23_10_fu_240_p1(5),
      I1 => out_h_reg_444(2),
      I2 => ap_CS_fsm_state3,
      I3 => out_w_0_reg_131(2),
      I4 => \out_h_0_reg_120[2]_i_2_n_5\,
      I5 => ap_CS_fsm_state5,
      O => \out_h_0_reg_120[2]_i_1_n_5\
    );
\out_h_0_reg_120[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => out_w_0_reg_131(1),
      I1 => out_w_0_reg_131(0),
      O => \out_h_0_reg_120[2]_i_2_n_5\
    );
\out_h_0_reg_120_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_h_0_reg_120[0]_i_1_n_5\,
      Q => zext_ln23_10_fu_240_p1(3),
      R => '0'
    );
\out_h_0_reg_120_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_h_0_reg_120[1]_i_1_n_5\,
      Q => zext_ln23_10_fu_240_p1(4),
      R => '0'
    );
\out_h_0_reg_120_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_h_0_reg_120[2]_i_1_n_5\,
      Q => zext_ln23_10_fu_240_p1(5),
      R => '0'
    );
\out_h_reg_444[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => zext_ln23_10_fu_240_p1(3),
      I1 => ap_CS_fsm_state4,
      I2 => out_h_reg_444(0),
      O => \out_h_reg_444[0]_i_1_n_5\
    );
\out_h_reg_444[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => zext_ln23_10_fu_240_p1(3),
      I1 => zext_ln23_10_fu_240_p1(4),
      I2 => ap_CS_fsm_state4,
      I3 => out_h_reg_444(1),
      O => \out_h_reg_444[1]_i_1_n_5\
    );
\out_h_reg_444[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF6A00"
    )
        port map (
      I0 => zext_ln23_10_fu_240_p1(5),
      I1 => zext_ln23_10_fu_240_p1(3),
      I2 => zext_ln23_10_fu_240_p1(4),
      I3 => ap_CS_fsm_state4,
      I4 => out_h_reg_444(2),
      O => \out_h_reg_444[2]_i_1_n_5\
    );
\out_h_reg_444_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_h_reg_444[0]_i_1_n_5\,
      Q => out_h_reg_444(0),
      R => '0'
    );
\out_h_reg_444_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_h_reg_444[1]_i_1_n_5\,
      Q => out_h_reg_444(1),
      R => '0'
    );
\out_h_reg_444_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_h_reg_444[2]_i_1_n_5\,
      Q => out_h_reg_444(2),
      R => '0'
    );
\out_w_0_reg_131[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => out_w_0_reg_131(0),
      I1 => \^grp_pointwise_conv2d_fix_2_fu_550_output_r_we0\,
      I2 => out_w_reg_462(0),
      I3 => out_w_0_reg_1310,
      O => \out_w_0_reg_131[0]_i_1_n_5\
    );
\out_w_0_reg_131[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => out_w_0_reg_131(1),
      I1 => \^grp_pointwise_conv2d_fix_2_fu_550_output_r_we0\,
      I2 => out_w_reg_462(1),
      I3 => out_w_0_reg_1310,
      O => \out_w_0_reg_131[1]_i_1_n_5\
    );
\out_w_0_reg_131[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => out_w_0_reg_131(2),
      I1 => \^grp_pointwise_conv2d_fix_2_fu_550_output_r_we0\,
      I2 => out_w_reg_462(2),
      I3 => out_w_0_reg_1310,
      O => \out_w_0_reg_131[2]_i_1_n_5\
    );
\out_w_0_reg_131[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \in_d_0_reg_152_reg_n_5_[3]\,
      I1 => \in_d_0_reg_152_reg_n_5_[0]\,
      I2 => \in_d_0_reg_152_reg_n_5_[1]\,
      I3 => \in_d_0_reg_152_reg_n_5_[2]\,
      I4 => \^q\(0),
      O => \^grp_pointwise_conv2d_fix_2_fu_550_output_r_we0\
    );
\out_w_0_reg_131_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_w_0_reg_131[0]_i_1_n_5\,
      Q => out_w_0_reg_131(0),
      R => '0'
    );
\out_w_0_reg_131_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_w_0_reg_131[1]_i_1_n_5\,
      Q => out_w_0_reg_131(1),
      R => '0'
    );
\out_w_0_reg_131_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_w_0_reg_131[2]_i_1_n_5\,
      Q => out_w_0_reg_131(2),
      R => '0'
    );
\out_w_reg_462[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => out_w_0_reg_131(0),
      I1 => ap_CS_fsm_state5,
      I2 => out_w_reg_462(0),
      O => \out_w_reg_462[0]_i_1_n_5\
    );
\out_w_reg_462[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => out_w_0_reg_131(0),
      I1 => out_w_0_reg_131(1),
      I2 => ap_CS_fsm_state5,
      I3 => out_w_reg_462(1),
      O => \out_w_reg_462[1]_i_1_n_5\
    );
\out_w_reg_462[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF6A00"
    )
        port map (
      I0 => out_w_0_reg_131(2),
      I1 => out_w_0_reg_131(1),
      I2 => out_w_0_reg_131(0),
      I3 => ap_CS_fsm_state5,
      I4 => out_w_reg_462(2),
      O => \out_w_reg_462[2]_i_1_n_5\
    );
\out_w_reg_462_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_w_reg_462[0]_i_1_n_5\,
      Q => out_w_reg_462(0),
      R => '0'
    );
\out_w_reg_462_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_w_reg_462[1]_i_1_n_5\,
      Q => out_w_reg_462(1),
      R => '0'
    );
\out_w_reg_462_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_w_reg_462[2]_i_1_n_5\,
      Q => out_w_reg_462(2),
      R => '0'
    );
\phi_mul1_reg_109_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln16_reg_408(0),
      Q => phi_mul1_reg_109(0),
      R => out_d_0_reg_98
    );
\phi_mul1_reg_109_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln16_reg_408(1),
      Q => phi_mul1_reg_109(1),
      R => out_d_0_reg_98
    );
\phi_mul1_reg_109_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln16_reg_408(2),
      Q => phi_mul1_reg_109(2),
      R => out_d_0_reg_98
    );
\phi_mul1_reg_109_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln16_reg_408(3),
      Q => phi_mul1_reg_109(3),
      R => out_d_0_reg_98
    );
\phi_mul1_reg_109_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln16_reg_408(4),
      Q => phi_mul1_reg_109(4),
      R => out_d_0_reg_98
    );
\phi_mul1_reg_109_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln16_reg_408(5),
      Q => phi_mul1_reg_109(5),
      R => out_d_0_reg_98
    );
\phi_mul1_reg_109_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln16_reg_408(6),
      Q => phi_mul1_reg_109(6),
      R => out_d_0_reg_98
    );
\phi_mul1_reg_109_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln16_reg_408(7),
      Q => phi_mul1_reg_109(7),
      R => out_d_0_reg_98
    );
\phi_mul1_reg_109_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln16_reg_408(8),
      Q => phi_mul1_reg_109(8),
      R => out_d_0_reg_98
    );
\phi_mul_reg_163_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln23_6_reg_485(0),
      Q => phi_mul_reg_163(0),
      R => in_d_0_reg_152
    );
\phi_mul_reg_163_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln23_6_reg_485(1),
      Q => phi_mul_reg_163(1),
      R => in_d_0_reg_152
    );
\phi_mul_reg_163_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln23_6_reg_485(2),
      Q => phi_mul_reg_163(2),
      R => in_d_0_reg_152
    );
\phi_mul_reg_163_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln23_6_reg_485(3),
      Q => phi_mul_reg_163(3),
      R => in_d_0_reg_152
    );
\phi_mul_reg_163_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln23_6_reg_485(4),
      Q => phi_mul_reg_163(4),
      R => in_d_0_reg_152
    );
\phi_mul_reg_163_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln23_6_reg_485(5),
      Q => phi_mul_reg_163(5),
      R => in_d_0_reg_152
    );
\phi_mul_reg_163_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln23_6_reg_485(6),
      Q => phi_mul_reg_163(6),
      R => in_d_0_reg_152
    );
\phi_mul_reg_163_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln23_6_reg_485(7),
      Q => phi_mul_reg_163(7),
      R => in_d_0_reg_152
    );
\phi_mul_reg_163_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln23_6_reg_485(8),
      Q => phi_mul_reg_163(8),
      R => in_d_0_reg_152
    );
\ram_reg_0_i_100__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_i_106__0_n_5\,
      CO(3) => \ram_reg_0_i_100__0_n_5\,
      CO(2) => \ram_reg_0_i_100__0_n_6\,
      CO(1) => \ram_reg_0_i_100__0_n_7\,
      CO(0) => \ram_reg_0_i_100__0_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"10",
      DI(1) => ram_reg_0_i_119_n_11,
      DI(0) => ram_reg_0_i_119_n_12,
      O(3 downto 0) => input_r_address0(7 downto 4),
      S(3) => \^o\(0),
      S(2) => ram_reg_0_i_119_n_10,
      S(1) => \ram_reg_0_i_135__0_n_5\,
      S(0) => \ram_reg_0_i_136__0_n_5\
    );
\ram_reg_0_i_104__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_115_n_5,
      CO(3) => \ram_reg_0_i_104__0_n_5\,
      CO(2) => \ram_reg_0_i_104__0_n_6\,
      CO(1) => \ram_reg_0_i_104__0_n_7\,
      CO(0) => \ram_reg_0_i_104__0_n_8\,
      CYINIT => '0',
      DI(3) => zext_ln16_reg_403(6),
      DI(2) => \ram_reg_0_i_171__0_n_5\,
      DI(1 downto 0) => sext_ln30_fu_358_p1(5 downto 4),
      O(3 downto 0) => grp_pointwise_conv2d_fix_2_fu_550_output_r_address0(7 downto 4),
      S(3) => \ram_reg_0_i_173__0_n_5\,
      S(2) => \ram_reg_0_i_174__0_n_5\,
      S(1) => \ram_reg_0_i_175__0_n_5\,
      S(0) => \ram_reg_0_i_176__0_n_5\
    );
\ram_reg_0_i_106__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_i_106__0_n_5\,
      CO(2) => \ram_reg_0_i_106__0_n_6\,
      CO(1) => \ram_reg_0_i_106__0_n_7\,
      CO(0) => \ram_reg_0_i_106__0_n_8\,
      CYINIT => '0',
      DI(3) => \ram_reg_0_i_160__0_n_9\,
      DI(2) => \ram_reg_0_i_160__0_n_10\,
      DI(1) => \ram_reg_0_i_160__0_n_11\,
      DI(0) => \ram_reg_0_i_160__0_n_12\,
      O(3 downto 0) => input_r_address0(3 downto 0),
      S(3) => \ram_reg_0_i_161__0_n_5\,
      S(2) => \ram_reg_0_i_162__0_n_5\,
      S(1) => \ram_reg_0_i_163__0_n_5\,
      S(0) => \ram_reg_0_i_164__0_n_5\
    );
ram_reg_0_i_115: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_115_n_5,
      CO(2) => ram_reg_0_i_115_n_6,
      CO(1) => ram_reg_0_i_115_n_7,
      CO(0) => ram_reg_0_i_115_n_8,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln30_fu_358_p1(3 downto 0),
      O(3 downto 0) => grp_pointwise_conv2d_fix_2_fu_550_output_r_address0(3 downto 0),
      S(3) => ram_reg_0_i_208_n_5,
      S(2) => ram_reg_0_i_209_n_5,
      S(1) => ram_reg_0_i_210_n_5,
      S(0) => ram_reg_0_i_211_n_5
    );
ram_reg_0_i_119: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_i_160__0_n_5\,
      CO(3) => ram_reg_0_i_119_n_5,
      CO(2) => ram_reg_0_i_119_n_6,
      CO(1) => ram_reg_0_i_119_n_7,
      CO(0) => ram_reg_0_i_119_n_8,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul_reg_163(7 downto 4),
      O(3) => \^o\(0),
      O(2) => ram_reg_0_i_119_n_10,
      O(1) => ram_reg_0_i_119_n_11,
      O(0) => ram_reg_0_i_119_n_12,
      S(3 downto 0) => phi_mul_reg_163(7 downto 4)
    );
\ram_reg_0_i_135__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_0_i_119_n_11,
      I1 => sub_ln23_reg_449(5),
      O => \ram_reg_0_i_135__0_n_5\
    );
\ram_reg_0_i_136__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_0_i_119_n_12,
      I1 => sub_ln23_reg_449(4),
      O => \ram_reg_0_i_136__0_n_5\
    );
\ram_reg_0_i_152__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln16_reg_403(8),
      O => \ram_reg_0_i_152__0_n_5\
    );
\ram_reg_0_i_153__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln16_reg_403(7),
      I1 => zext_ln16_reg_403(8),
      O => \ram_reg_0_i_153__0_n_5\
    );
\ram_reg_0_i_160__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_i_160__0_n_5\,
      CO(2) => \ram_reg_0_i_160__0_n_6\,
      CO(1) => \ram_reg_0_i_160__0_n_7\,
      CO(0) => \ram_reg_0_i_160__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul_reg_163(3 downto 0),
      O(3) => \ram_reg_0_i_160__0_n_9\,
      O(2) => \ram_reg_0_i_160__0_n_10\,
      O(1) => \ram_reg_0_i_160__0_n_11\,
      O(0) => \ram_reg_0_i_160__0_n_12\,
      S(3) => phi_mul_reg_163(3),
      S(2) => ram_reg_0_i_179_n_5,
      S(1) => ram_reg_0_i_180_n_5,
      S(0) => ram_reg_0_i_181_n_5
    );
\ram_reg_0_i_161__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_0_i_160__0_n_9\,
      I1 => sub_ln23_reg_449(3),
      O => \ram_reg_0_i_161__0_n_5\
    );
\ram_reg_0_i_162__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_0_i_160__0_n_10\,
      I1 => sub_ln23_reg_449(2),
      O => \ram_reg_0_i_162__0_n_5\
    );
\ram_reg_0_i_163__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_0_i_160__0_n_11\,
      I1 => sub_ln23_reg_449(1),
      O => \ram_reg_0_i_163__0_n_5\
    );
\ram_reg_0_i_164__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_0_i_160__0_n_12\,
      I1 => sub_ln23_reg_449(0),
      O => \ram_reg_0_i_164__0_n_5\
    );
\ram_reg_0_i_171__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln16_reg_403(6),
      O => \ram_reg_0_i_171__0_n_5\
    );
\ram_reg_0_i_172__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_207_n_5,
      CO(3) => \NLW_ram_reg_0_i_172__0_CO_UNCONNECTED\(3),
      CO(2) => \ram_reg_0_i_172__0_n_6\,
      CO(1) => \NLW_ram_reg_0_i_172__0_CO_UNCONNECTED\(1),
      CO(0) => \ram_reg_0_i_172__0_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => sub_ln23_reg_449(5 downto 4),
      O(3 downto 2) => \NLW_ram_reg_0_i_172__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sext_ln30_fu_358_p1(5 downto 4),
      S(3 downto 2) => B"01",
      S(1 downto 0) => sub_ln23_reg_449(5 downto 4)
    );
\ram_reg_0_i_173__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln16_reg_403(6),
      I1 => zext_ln16_reg_403(7),
      O => \ram_reg_0_i_173__0_n_5\
    );
\ram_reg_0_i_174__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln16_reg_403(6),
      I1 => \ram_reg_0_i_172__0_n_6\,
      O => \ram_reg_0_i_174__0_n_5\
    );
\ram_reg_0_i_175__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln30_fu_358_p1(5),
      I1 => zext_ln16_reg_403(5),
      O => \ram_reg_0_i_175__0_n_5\
    );
\ram_reg_0_i_176__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln30_fu_358_p1(4),
      I1 => zext_ln16_reg_403(4),
      O => \ram_reg_0_i_176__0_n_5\
    );
\ram_reg_0_i_178__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_119_n_5,
      CO(3 downto 0) => \NLW_ram_reg_0_i_178__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_ram_reg_0_i_178__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \phi_mul_reg_163_reg[8]_0\(0),
      S(3 downto 1) => B"000",
      S(0) => phi_mul_reg_163(8)
    );
ram_reg_0_i_179: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_163(2),
      I1 => zext_ln20_2_reg_472(2),
      O => ram_reg_0_i_179_n_5
    );
ram_reg_0_i_180: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_163(1),
      I1 => zext_ln20_2_reg_472(1),
      O => ram_reg_0_i_180_n_5
    );
ram_reg_0_i_181: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_163(0),
      I1 => zext_ln20_2_reg_472(0),
      O => ram_reg_0_i_181_n_5
    );
ram_reg_0_i_207: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_207_n_5,
      CO(2) => ram_reg_0_i_207_n_6,
      CO(1) => ram_reg_0_i_207_n_7,
      CO(0) => ram_reg_0_i_207_n_8,
      CYINIT => '0',
      DI(3 downto 0) => sub_ln23_reg_449(3 downto 0),
      O(3 downto 0) => sext_ln30_fu_358_p1(3 downto 0),
      S(3) => sub_ln23_reg_449(3),
      S(2) => ram_reg_0_i_228_n_5,
      S(1) => ram_reg_0_i_229_n_5,
      S(0) => ram_reg_0_i_230_n_5
    );
ram_reg_0_i_208: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln30_fu_358_p1(3),
      I1 => zext_ln16_reg_403(3),
      O => ram_reg_0_i_208_n_5
    );
ram_reg_0_i_209: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln30_fu_358_p1(2),
      I1 => zext_ln16_reg_403(2),
      O => ram_reg_0_i_209_n_5
    );
ram_reg_0_i_210: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln30_fu_358_p1(1),
      I1 => zext_ln16_reg_403(1),
      O => ram_reg_0_i_210_n_5
    );
ram_reg_0_i_211: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln30_fu_358_p1(0),
      I1 => zext_ln16_reg_403(0),
      O => ram_reg_0_i_211_n_5
    );
ram_reg_0_i_228: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln23_reg_449(2),
      I1 => zext_ln20_2_reg_472(2),
      O => ram_reg_0_i_228_n_5
    );
ram_reg_0_i_229: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln23_reg_449(1),
      I1 => zext_ln20_2_reg_472(1),
      O => ram_reg_0_i_229_n_5
    );
ram_reg_0_i_230: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln23_reg_449(0),
      I1 => zext_ln20_2_reg_472(0),
      O => ram_reg_0_i_230_n_5
    );
\ram_reg_0_i_91__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_i_100__0_n_5\,
      CO(3 downto 1) => \NLW_ram_reg_0_i_91__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \ram_reg_0_i_91__0_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^o\(0),
      O(3 downto 2) => \NLW_ram_reg_0_i_91__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => input_r_address0(9 downto 8),
      S(3 downto 2) => B"00",
      S(1 downto 0) => S(1 downto 0)
    );
ram_reg_0_i_96: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_i_104__0_n_5\,
      CO(3 downto 1) => NLW_ram_reg_0_i_96_CO_UNCONNECTED(3 downto 1),
      CO(0) => ram_reg_0_i_96_n_8,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => zext_ln16_reg_403(7),
      O(3 downto 2) => NLW_ram_reg_0_i_96_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => grp_pointwise_conv2d_fix_2_fu_550_output_r_address0(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \ram_reg_0_i_152__0_n_5\,
      S(0) => \ram_reg_0_i_153__0_n_5\
    );
\sext_ln19_reg_436_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(0),
      Q => sext_ln19_reg_436(0),
      R => '0'
    );
\sext_ln19_reg_436_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(11),
      Q => sext_ln19_reg_436(11),
      R => '0'
    );
\sext_ln19_reg_436_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(12),
      Q => sext_ln19_reg_436(12),
      R => '0'
    );
\sext_ln19_reg_436_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(1),
      Q => sext_ln19_reg_436(1),
      R => '0'
    );
\sext_ln19_reg_436_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(2),
      Q => sext_ln19_reg_436(2),
      R => '0'
    );
\sext_ln19_reg_436_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(3),
      Q => sext_ln19_reg_436(3),
      R => '0'
    );
\sext_ln19_reg_436_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(4),
      Q => sext_ln19_reg_436(4),
      R => '0'
    );
\sext_ln19_reg_436_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(5),
      Q => sext_ln19_reg_436(5),
      R => '0'
    );
\sext_ln19_reg_436_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(6),
      Q => sext_ln19_reg_436(6),
      R => '0'
    );
\sext_ln19_reg_436_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(7),
      Q => sext_ln19_reg_436(7),
      R => '0'
    );
\sext_ln19_reg_436_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(8),
      Q => sext_ln19_reg_436(8),
      R => '0'
    );
\sext_ln23_reg_454[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln23_10_fu_240_p1(3),
      I1 => zext_ln23_10_fu_240_p1(4),
      O => out_h_fu_222_p2(1)
    );
\sext_ln23_reg_454[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => zext_ln23_10_fu_240_p1(5),
      I1 => zext_ln23_10_fu_240_p1(3),
      I2 => zext_ln23_10_fu_240_p1(4),
      O => sext_ln23_fu_250_p1(2)
    );
\sext_ln23_reg_454[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => zext_ln23_10_fu_240_p1(5),
      I1 => zext_ln23_10_fu_240_p1(4),
      I2 => zext_ln23_10_fu_240_p1(3),
      O => sext_ln23_fu_250_p1(3)
    );
\sext_ln23_reg_454[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => zext_ln23_10_fu_240_p1(5),
      I1 => zext_ln23_10_fu_240_p1(4),
      I2 => zext_ln23_10_fu_240_p1(3),
      O => sext_ln23_fu_250_p1(4)
    );
\sext_ln23_reg_454[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => zext_ln23_10_fu_240_p1(5),
      I1 => zext_ln23_10_fu_240_p1(3),
      I2 => zext_ln23_10_fu_240_p1(4),
      I3 => ap_CS_fsm_state4,
      O => out_w_0_reg_1310
    );
\sext_ln23_reg_454[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => zext_ln23_10_fu_240_p1(3),
      I1 => zext_ln23_10_fu_240_p1(4),
      I2 => zext_ln23_10_fu_240_p1(5),
      O => sext_ln23_fu_250_p1(5)
    );
\sext_ln23_reg_454_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1310,
      D => zext_ln23_10_fu_240_p1(3),
      Q => sub_ln23_reg_449(0),
      R => '0'
    );
\sext_ln23_reg_454_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1310,
      D => out_h_fu_222_p2(1),
      Q => sub_ln23_reg_449(1),
      R => '0'
    );
\sext_ln23_reg_454_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1310,
      D => sext_ln23_fu_250_p1(2),
      Q => sub_ln23_reg_449(2),
      R => '0'
    );
\sext_ln23_reg_454_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1310,
      D => sext_ln23_fu_250_p1(3),
      Q => sub_ln23_reg_449(3),
      R => '0'
    );
\sext_ln23_reg_454_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1310,
      D => sext_ln23_fu_250_p1(4),
      Q => sub_ln23_reg_449(4),
      R => '0'
    );
\sext_ln23_reg_454_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1310,
      D => sext_ln23_fu_250_p1(5),
      Q => sub_ln23_reg_449(5),
      R => '0'
    );
\shl_ln_reg_431_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln23_reg_426(0),
      Q => shl_ln_reg_431(3),
      R => '0'
    );
\shl_ln_reg_431_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln23_reg_426(1),
      Q => shl_ln_reg_431(4),
      R => '0'
    );
\shl_ln_reg_431_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln23_reg_426(2),
      Q => shl_ln_reg_431(5),
      R => '0'
    );
\trunc_ln23_reg_426[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF02FFFFFF000000"
    )
        port map (
      I0 => \out_d_0_reg_98_reg_n_5_[3]\,
      I1 => \out_d_0_reg_98_reg_n_5_[1]\,
      I2 => \out_d_0_reg_98_reg_n_5_[2]\,
      I3 => \out_d_0_reg_98_reg_n_5_[0]\,
      I4 => ap_CS_fsm_state2,
      I5 => trunc_ln23_reg_426(0),
      O => \trunc_ln23_reg_426[0]_i_1_n_5\
    );
\trunc_ln23_reg_426[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCEFFFFCCCC0000"
    )
        port map (
      I0 => \out_d_0_reg_98_reg_n_5_[3]\,
      I1 => \out_d_0_reg_98_reg_n_5_[1]\,
      I2 => \out_d_0_reg_98_reg_n_5_[2]\,
      I3 => \out_d_0_reg_98_reg_n_5_[0]\,
      I4 => ap_CS_fsm_state2,
      I5 => trunc_ln23_reg_426(1),
      O => \trunc_ln23_reg_426[1]_i_1_n_5\
    );
\trunc_ln23_reg_426[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F2FFFFF0F00000"
    )
        port map (
      I0 => \out_d_0_reg_98_reg_n_5_[3]\,
      I1 => \out_d_0_reg_98_reg_n_5_[1]\,
      I2 => \out_d_0_reg_98_reg_n_5_[2]\,
      I3 => \out_d_0_reg_98_reg_n_5_[0]\,
      I4 => ap_CS_fsm_state2,
      I5 => trunc_ln23_reg_426(2),
      O => \trunc_ln23_reg_426[2]_i_1_n_5\
    );
\trunc_ln23_reg_426_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln23_reg_426[0]_i_1_n_5\,
      Q => trunc_ln23_reg_426(0),
      R => '0'
    );
\trunc_ln23_reg_426_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln23_reg_426[1]_i_1_n_5\,
      Q => trunc_ln23_reg_426(1),
      R => '0'
    );
\trunc_ln23_reg_426_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln23_reg_426[2]_i_1_n_5\,
      Q => trunc_ln23_reg_426(2),
      R => '0'
    );
\zext_ln16_reg_403_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_109(0),
      Q => zext_ln16_reg_403(0),
      R => '0'
    );
\zext_ln16_reg_403_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_109(1),
      Q => zext_ln16_reg_403(1),
      R => '0'
    );
\zext_ln16_reg_403_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_109(2),
      Q => zext_ln16_reg_403(2),
      R => '0'
    );
\zext_ln16_reg_403_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_109(3),
      Q => zext_ln16_reg_403(3),
      R => '0'
    );
\zext_ln16_reg_403_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_109(4),
      Q => zext_ln16_reg_403(4),
      R => '0'
    );
\zext_ln16_reg_403_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_109(5),
      Q => zext_ln16_reg_403(5),
      R => '0'
    );
\zext_ln16_reg_403_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_109(6),
      Q => zext_ln16_reg_403(6),
      R => '0'
    );
\zext_ln16_reg_403_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_109(7),
      Q => zext_ln16_reg_403(7),
      R => '0'
    );
\zext_ln16_reg_403_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_109(8),
      Q => zext_ln16_reg_403(8),
      R => '0'
    );
\zext_ln20_reg_467[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FF7000"
    )
        port map (
      I0 => out_w_0_reg_131(2),
      I1 => out_w_0_reg_131(1),
      I2 => out_w_0_reg_131(0),
      I3 => ap_CS_fsm_state5,
      I4 => zext_ln20_2_reg_472(0),
      O => \zext_ln20_reg_467[0]_i_1_n_5\
    );
\zext_ln20_reg_467[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFF4C00"
    )
        port map (
      I0 => out_w_0_reg_131(2),
      I1 => out_w_0_reg_131(1),
      I2 => out_w_0_reg_131(0),
      I3 => ap_CS_fsm_state5,
      I4 => zext_ln20_2_reg_472(1),
      O => \zext_ln20_reg_467[1]_i_1_n_5\
    );
\zext_ln20_reg_467[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFF2A00"
    )
        port map (
      I0 => out_w_0_reg_131(2),
      I1 => out_w_0_reg_131(1),
      I2 => out_w_0_reg_131(0),
      I3 => ap_CS_fsm_state5,
      I4 => zext_ln20_2_reg_472(2),
      O => \zext_ln20_reg_467[2]_i_1_n_5\
    );
\zext_ln20_reg_467_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln20_reg_467[0]_i_1_n_5\,
      Q => zext_ln20_2_reg_472(0),
      R => '0'
    );
\zext_ln20_reg_467_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln20_reg_467[1]_i_1_n_5\,
      Q => zext_ln20_2_reg_472(1),
      R => '0'
    );
\zext_ln20_reg_467_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln20_reg_467[2]_i_1_n_5\,
      Q => zext_ln20_2_reg_472(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_pointwise_conv2d_fix_3 is
  port (
    ram_reg_7 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_6_0 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_5_0 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_4_0 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_3_0 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_2_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_1_0 : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC;
    ram_reg_0_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[39]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[30]\ : out STD_LOGIC;
    output_r_ce0 : out STD_LOGIC;
    grp_pointwise_conv2d_fix_3_fu_530_input_r_address0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    output_r_address0 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    data5 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ram_reg_0_i_71__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_pointwise_conv2d_fix_3_fu_530_ap_start_reg : in STD_LOGIC;
    ram_reg_2_1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_pointwise_conv2d_fix_3 : entity is "pointwise_conv2d_fix_3";
end bd_0_hls_inst_0_pointwise_conv2d_fix_3;

architecture STRUCTURE of bd_0_hls_inst_0_pointwise_conv2d_fix_3 is
  signal add_ln16_fu_194_p2 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal add_ln16_reg_432 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \add_ln16_reg_432[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln16_reg_432[8]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln16_reg_432[8]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln16_reg_432_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln16_reg_432_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln16_reg_432_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln16_reg_432_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln16_reg_432_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln16_reg_432_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln16_reg_432_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln16_reg_432_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln16_reg_432_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln16_reg_432_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal add_ln23_4_fu_314_p2 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal add_ln23_4_reg_509 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal add_ln23_4_reg_5090 : STD_LOGIC;
  signal \add_ln23_4_reg_509[10]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln23_4_reg_509[6]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln23_4_reg_509[7]_i_1_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal buffer_0_reg_158_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_pointwise_conv2d_fix_3_fu_530_ap_done : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_530_ap_ready : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_530_output_r_we0 : STD_LOGIC;
  signal in_d_0_reg_168 : STD_LOGIC;
  signal \in_d_0_reg_168_reg_n_5_[0]\ : STD_LOGIC;
  signal \in_d_0_reg_168_reg_n_5_[1]\ : STD_LOGIC;
  signal \in_d_0_reg_168_reg_n_5_[2]\ : STD_LOGIC;
  signal \in_d_0_reg_168_reg_n_5_[3]\ : STD_LOGIC;
  signal in_d_fu_304_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_d_reg_504 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal network_mul_mul_16s_15s_30_1_1_U60_n_10 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U60_n_11 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U60_n_12 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U60_n_13 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U60_n_14 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U60_n_15 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U60_n_16 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U60_n_17 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U60_n_18 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U60_n_19 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U60_n_20 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U60_n_5 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U60_n_6 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U60_n_7 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U60_n_8 : STD_LOGIC;
  signal network_mul_mul_16s_15s_30_1_1_U60_n_9 : STD_LOGIC;
  signal out_d_0_reg_114 : STD_LOGIC;
  signal \out_d_0_reg_114_reg_n_5_[0]\ : STD_LOGIC;
  signal \out_d_0_reg_114_reg_n_5_[1]\ : STD_LOGIC;
  signal \out_d_0_reg_114_reg_n_5_[2]\ : STD_LOGIC;
  signal \out_d_0_reg_114_reg_n_5_[3]\ : STD_LOGIC;
  signal \out_d_0_reg_114_reg_n_5_[4]\ : STD_LOGIC;
  signal out_d_fu_206_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_d_reg_440 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_h_0_reg_136 : STD_LOGIC;
  signal out_h_fu_238_p2 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal out_h_reg_468 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \out_h_reg_468[0]_i_1_n_5\ : STD_LOGIC;
  signal out_w_0_reg_147 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_w_0_reg_1470 : STD_LOGIC;
  signal out_w_fu_284_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_w_reg_486 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^output_r_ce0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal phi_mul1_reg_125 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal phi_mul_reg_179 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal \pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/q0_reg__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal q0_0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal ram_reg_0_i_101_n_5 : STD_LOGIC;
  signal ram_reg_0_i_101_n_6 : STD_LOGIC;
  signal ram_reg_0_i_101_n_7 : STD_LOGIC;
  signal ram_reg_0_i_101_n_8 : STD_LOGIC;
  signal ram_reg_0_i_104_n_5 : STD_LOGIC;
  signal ram_reg_0_i_104_n_6 : STD_LOGIC;
  signal ram_reg_0_i_104_n_7 : STD_LOGIC;
  signal ram_reg_0_i_104_n_8 : STD_LOGIC;
  signal ram_reg_0_i_112_n_5 : STD_LOGIC;
  signal ram_reg_0_i_112_n_6 : STD_LOGIC;
  signal ram_reg_0_i_112_n_7 : STD_LOGIC;
  signal ram_reg_0_i_112_n_8 : STD_LOGIC;
  signal \ram_reg_0_i_113__0_n_10\ : STD_LOGIC;
  signal \ram_reg_0_i_113__0_n_11\ : STD_LOGIC;
  signal \ram_reg_0_i_113__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_113__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_i_113__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_i_113__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_i_113__0_n_9\ : STD_LOGIC;
  signal ram_reg_0_i_117_n_10 : STD_LOGIC;
  signal ram_reg_0_i_117_n_11 : STD_LOGIC;
  signal ram_reg_0_i_117_n_12 : STD_LOGIC;
  signal ram_reg_0_i_117_n_7 : STD_LOGIC;
  signal ram_reg_0_i_117_n_8 : STD_LOGIC;
  signal ram_reg_0_i_131_n_10 : STD_LOGIC;
  signal ram_reg_0_i_131_n_11 : STD_LOGIC;
  signal ram_reg_0_i_131_n_12 : STD_LOGIC;
  signal ram_reg_0_i_131_n_5 : STD_LOGIC;
  signal ram_reg_0_i_131_n_6 : STD_LOGIC;
  signal ram_reg_0_i_131_n_7 : STD_LOGIC;
  signal ram_reg_0_i_131_n_8 : STD_LOGIC;
  signal ram_reg_0_i_131_n_9 : STD_LOGIC;
  signal ram_reg_0_i_132_n_5 : STD_LOGIC;
  signal ram_reg_0_i_133_n_5 : STD_LOGIC;
  signal ram_reg_0_i_134_n_5 : STD_LOGIC;
  signal ram_reg_0_i_146_n_5 : STD_LOGIC;
  signal ram_reg_0_i_147_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_148__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_149__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_150__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_152_n_5 : STD_LOGIC;
  signal ram_reg_0_i_153_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_154__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_155_n_5 : STD_LOGIC;
  signal ram_reg_0_i_164_n_5 : STD_LOGIC;
  signal ram_reg_0_i_164_n_7 : STD_LOGIC;
  signal ram_reg_0_i_164_n_8 : STD_LOGIC;
  signal ram_reg_0_i_165_n_5 : STD_LOGIC;
  signal ram_reg_0_i_165_n_6 : STD_LOGIC;
  signal ram_reg_0_i_165_n_7 : STD_LOGIC;
  signal ram_reg_0_i_165_n_8 : STD_LOGIC;
  signal ram_reg_0_i_166_n_5 : STD_LOGIC;
  signal ram_reg_0_i_167_n_5 : STD_LOGIC;
  signal ram_reg_0_i_168_n_5 : STD_LOGIC;
  signal ram_reg_0_i_169_n_5 : STD_LOGIC;
  signal ram_reg_0_i_174_n_5 : STD_LOGIC;
  signal ram_reg_0_i_175_n_5 : STD_LOGIC;
  signal ram_reg_0_i_176_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_177__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_198_n_5 : STD_LOGIC;
  signal ram_reg_0_i_199_n_5 : STD_LOGIC;
  signal ram_reg_0_i_200_n_5 : STD_LOGIC;
  signal ram_reg_0_i_201_n_5 : STD_LOGIC;
  signal ram_reg_0_i_215_n_5 : STD_LOGIC;
  signal ram_reg_0_i_223_n_5 : STD_LOGIC;
  signal ram_reg_0_i_224_n_5 : STD_LOGIC;
  signal ram_reg_0_i_73_n_5 : STD_LOGIC;
  signal ram_reg_0_i_87_n_8 : STD_LOGIC;
  signal ram_reg_0_i_93_n_5 : STD_LOGIC;
  signal ram_reg_0_i_93_n_6 : STD_LOGIC;
  signal ram_reg_0_i_93_n_7 : STD_LOGIC;
  signal ram_reg_0_i_93_n_8 : STD_LOGIC;
  signal ram_reg_0_i_98_n_5 : STD_LOGIC;
  signal ram_reg_0_i_98_n_6 : STD_LOGIC;
  signal ram_reg_0_i_98_n_7 : STD_LOGIC;
  signal ram_reg_0_i_98_n_8 : STD_LOGIC;
  signal sext_ln19_reg_460 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sext_ln30_fu_382_p1 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal shl_ln_reg_455 : STD_LOGIC_VECTOR ( 6 downto 3 );
  signal \sub_ln23_reg_473[3]_i_1_n_5\ : STD_LOGIC;
  signal sub_ln23_reg_473_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal trunc_ln23_reg_450 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \zext_ln16_reg_427_reg_n_5_[10]\ : STD_LOGIC;
  signal \zext_ln16_reg_427_reg_n_5_[11]\ : STD_LOGIC;
  signal \zext_ln16_reg_427_reg_n_5_[1]\ : STD_LOGIC;
  signal \zext_ln16_reg_427_reg_n_5_[2]\ : STD_LOGIC;
  signal \zext_ln16_reg_427_reg_n_5_[3]\ : STD_LOGIC;
  signal \zext_ln16_reg_427_reg_n_5_[4]\ : STD_LOGIC;
  signal \zext_ln16_reg_427_reg_n_5_[5]\ : STD_LOGIC;
  signal \zext_ln16_reg_427_reg_n_5_[6]\ : STD_LOGIC;
  signal \zext_ln16_reg_427_reg_n_5_[7]\ : STD_LOGIC;
  signal \zext_ln16_reg_427_reg_n_5_[8]\ : STD_LOGIC;
  signal \zext_ln16_reg_427_reg_n_5_[9]\ : STD_LOGIC;
  signal zext_ln20_2_reg_496 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \zext_ln20_reg_491[3]_i_1_n_5\ : STD_LOGIC;
  signal zext_ln23_fu_252_p1 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_add_ln16_reg_432_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln16_reg_432_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_i_104_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_i_117_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_i_117_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_i_136_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_i_136_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_i_164_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_ram_reg_0_i_164_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_i_165_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_i_87_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_i_87_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln23_4_reg_509[10]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \add_ln23_4_reg_509[3]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \add_ln23_4_reg_509[4]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \add_ln23_4_reg_509[5]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \add_ln23_4_reg_509[6]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \add_ln23_4_reg_509[9]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__3\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \ap_CS_fsm[31]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \ap_CS_fsm[32]_i_1\ : label is "soft_lutpair184";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute SOFT_HLUTNM of grp_pointwise_conv2d_fix_3_fu_530_ap_start_reg_i_1 : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \in_d_reg_504[0]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \in_d_reg_504[1]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \in_d_reg_504[2]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \in_d_reg_504[3]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \out_d_reg_440[1]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \out_d_reg_440[2]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \out_d_reg_440[3]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \out_d_reg_440[4]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \out_h_reg_468[1]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \out_h_reg_468[2]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \out_h_reg_468[3]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \out_w_reg_486[0]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \out_w_reg_486[1]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \out_w_reg_486[2]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \out_w_reg_486[3]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \sub_ln23_reg_473[3]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \sub_ln23_reg_473[4]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \sub_ln23_reg_473[5]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \sub_ln23_reg_473[6]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \sub_ln23_reg_473[7]_i_1\ : label is "soft_lutpair188";
begin
  output_r_ce0 <= \^output_r_ce0\;
SeparableConv2D_3_b_s_U: entity work.bd_0_hls_inst_0_pointwise_conv2d_fix_3_SeparableConv2D_3_b_s
     port map (
      Q(3) => \out_d_0_reg_114_reg_n_5_[3]\,
      Q(2) => \out_d_0_reg_114_reg_n_5_[2]\,
      Q(1) => \out_d_0_reg_114_reg_n_5_[1]\,
      Q(0) => \out_d_0_reg_114_reg_n_5_[0]\,
      ap_clk => ap_clk,
      \q0_reg[0]\(0) => ap_CS_fsm_state2,
      \q0_reg[13]\(13 downto 0) => q0_0(13 downto 0)
    );
SeparableConv2D_3_w_s_U: entity work.bd_0_hls_inst_0_pointwise_conv2d_fix_3_SeparableConv2D_3_w_s
     port map (
      DOADO(14 downto 0) => \pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/q0_reg__0\(14 downto 0),
      Q(3) => \in_d_0_reg_168_reg_n_5_[3]\,
      Q(2) => \in_d_0_reg_168_reg_n_5_[2]\,
      Q(1) => \in_d_0_reg_168_reg_n_5_[1]\,
      Q(0) => \in_d_0_reg_168_reg_n_5_[0]\,
      ap_clk => ap_clk,
      output_r_ce0 => \^output_r_ce0\,
      q0_reg(3 downto 0) => shl_ln_reg_455(6 downto 3)
    );
\add_ln16_reg_432[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul1_reg_125(2),
      O => \add_ln16_reg_432[4]_i_2_n_5\
    );
\add_ln16_reg_432[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul1_reg_125(7),
      O => \add_ln16_reg_432[8]_i_2_n_5\
    );
\add_ln16_reg_432[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul1_reg_125(6),
      O => \add_ln16_reg_432[8]_i_3_n_5\
    );
\add_ln16_reg_432_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln16_fu_194_p2(10),
      Q => add_ln16_reg_432(10),
      R => '0'
    );
\add_ln16_reg_432_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln16_fu_194_p2(11),
      Q => add_ln16_reg_432(11),
      R => '0'
    );
\add_ln16_reg_432_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln16_reg_432_reg[8]_i_1_n_5\,
      CO(3 downto 2) => \NLW_add_ln16_reg_432_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln16_reg_432_reg[11]_i_1_n_7\,
      CO(0) => \add_ln16_reg_432_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln16_reg_432_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln16_fu_194_p2(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => phi_mul1_reg_125(11 downto 9)
    );
\add_ln16_reg_432_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln16_fu_194_p2(1),
      Q => add_ln16_reg_432(1),
      R => '0'
    );
\add_ln16_reg_432_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln16_fu_194_p2(2),
      Q => add_ln16_reg_432(2),
      R => '0'
    );
\add_ln16_reg_432_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln16_fu_194_p2(3),
      Q => add_ln16_reg_432(3),
      R => '0'
    );
\add_ln16_reg_432_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln16_fu_194_p2(4),
      Q => add_ln16_reg_432(4),
      R => '0'
    );
\add_ln16_reg_432_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln16_reg_432_reg[4]_i_1_n_5\,
      CO(2) => \add_ln16_reg_432_reg[4]_i_1_n_6\,
      CO(1) => \add_ln16_reg_432_reg[4]_i_1_n_7\,
      CO(0) => \add_ln16_reg_432_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => phi_mul1_reg_125(2),
      DI(0) => '0',
      O(3 downto 0) => add_ln16_fu_194_p2(4 downto 1),
      S(3 downto 2) => phi_mul1_reg_125(4 downto 3),
      S(1) => \add_ln16_reg_432[4]_i_2_n_5\,
      S(0) => phi_mul1_reg_125(1)
    );
\add_ln16_reg_432_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln16_fu_194_p2(5),
      Q => add_ln16_reg_432(5),
      R => '0'
    );
\add_ln16_reg_432_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln16_fu_194_p2(6),
      Q => add_ln16_reg_432(6),
      R => '0'
    );
\add_ln16_reg_432_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln16_fu_194_p2(7),
      Q => add_ln16_reg_432(7),
      R => '0'
    );
\add_ln16_reg_432_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln16_fu_194_p2(8),
      Q => add_ln16_reg_432(8),
      R => '0'
    );
\add_ln16_reg_432_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln16_reg_432_reg[4]_i_1_n_5\,
      CO(3) => \add_ln16_reg_432_reg[8]_i_1_n_5\,
      CO(2) => \add_ln16_reg_432_reg[8]_i_1_n_6\,
      CO(1) => \add_ln16_reg_432_reg[8]_i_1_n_7\,
      CO(0) => \add_ln16_reg_432_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => phi_mul1_reg_125(7 downto 6),
      DI(0) => '0',
      O(3 downto 0) => add_ln16_fu_194_p2(8 downto 5),
      S(3) => phi_mul1_reg_125(8),
      S(2) => \add_ln16_reg_432[8]_i_2_n_5\,
      S(1) => \add_ln16_reg_432[8]_i_3_n_5\,
      S(0) => phi_mul1_reg_125(5)
    );
\add_ln16_reg_432_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln16_fu_194_p2(9),
      Q => add_ln16_reg_432(9),
      R => '0'
    );
\add_ln23_4_reg_509[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => phi_mul_reg_179(8),
      I1 => \add_ln23_4_reg_509[10]_i_2_n_5\,
      I2 => phi_mul_reg_179(9),
      I3 => phi_mul_reg_179(10),
      O => add_ln23_4_fu_314_p2(10)
    );
\add_ln23_4_reg_509[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAAAAA"
    )
        port map (
      I0 => phi_mul_reg_179(6),
      I1 => phi_mul_reg_179(5),
      I2 => phi_mul_reg_179(3),
      I3 => phi_mul_reg_179(2),
      I4 => phi_mul_reg_179(4),
      I5 => phi_mul_reg_179(7),
      O => \add_ln23_4_reg_509[10]_i_2_n_5\
    );
\add_ln23_4_reg_509[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_179(2),
      O => add_ln23_4_fu_314_p2(2)
    );
\add_ln23_4_reg_509[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_179(2),
      I1 => phi_mul_reg_179(3),
      O => add_ln23_4_fu_314_p2(3)
    );
\add_ln23_4_reg_509[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => phi_mul_reg_179(2),
      I1 => phi_mul_reg_179(3),
      I2 => phi_mul_reg_179(4),
      O => add_ln23_4_fu_314_p2(4)
    );
\add_ln23_4_reg_509[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => phi_mul_reg_179(3),
      I1 => phi_mul_reg_179(2),
      I2 => phi_mul_reg_179(4),
      I3 => phi_mul_reg_179(5),
      O => add_ln23_4_fu_314_p2(5)
    );
\add_ln23_4_reg_509[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80007FFF"
    )
        port map (
      I0 => phi_mul_reg_179(4),
      I1 => phi_mul_reg_179(2),
      I2 => phi_mul_reg_179(3),
      I3 => phi_mul_reg_179(5),
      I4 => phi_mul_reg_179(6),
      O => \add_ln23_4_reg_509[6]_i_1_n_5\
    );
\add_ln23_4_reg_509[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA15555555"
    )
        port map (
      I0 => phi_mul_reg_179(6),
      I1 => phi_mul_reg_179(5),
      I2 => phi_mul_reg_179(3),
      I3 => phi_mul_reg_179(2),
      I4 => phi_mul_reg_179(4),
      I5 => phi_mul_reg_179(7),
      O => \add_ln23_4_reg_509[7]_i_1_n_5\
    );
\add_ln23_4_reg_509[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln23_4_reg_509[10]_i_2_n_5\,
      I1 => phi_mul_reg_179(8),
      O => add_ln23_4_fu_314_p2(8)
    );
\add_ln23_4_reg_509[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_ln23_4_reg_509[10]_i_2_n_5\,
      I1 => phi_mul_reg_179(8),
      I2 => phi_mul_reg_179(9),
      O => add_ln23_4_fu_314_p2(9)
    );
\add_ln23_4_reg_509_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_4_reg_5090,
      D => add_ln23_4_fu_314_p2(10),
      Q => add_ln23_4_reg_509(10),
      R => '0'
    );
\add_ln23_4_reg_509_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_4_reg_5090,
      D => add_ln23_4_fu_314_p2(2),
      Q => add_ln23_4_reg_509(2),
      R => '0'
    );
\add_ln23_4_reg_509_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_4_reg_5090,
      D => add_ln23_4_fu_314_p2(3),
      Q => add_ln23_4_reg_509(3),
      R => '0'
    );
\add_ln23_4_reg_509_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_4_reg_5090,
      D => add_ln23_4_fu_314_p2(4),
      Q => add_ln23_4_reg_509(4),
      R => '0'
    );
\add_ln23_4_reg_509_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_4_reg_5090,
      D => add_ln23_4_fu_314_p2(5),
      Q => add_ln23_4_reg_509(5),
      R => '0'
    );
\add_ln23_4_reg_509_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_4_reg_5090,
      D => \add_ln23_4_reg_509[6]_i_1_n_5\,
      Q => add_ln23_4_reg_509(6),
      R => '0'
    );
\add_ln23_4_reg_509_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_4_reg_5090,
      D => \add_ln23_4_reg_509[7]_i_1_n_5\,
      Q => add_ln23_4_reg_509(7),
      R => '0'
    );
\add_ln23_4_reg_509_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_4_reg_5090,
      D => add_ln23_4_fu_314_p2(8),
      Q => add_ln23_4_reg_509(8),
      R => '0'
    );
\add_ln23_4_reg_509_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_4_reg_5090,
      D => add_ln23_4_fu_314_p2(9),
      Q => add_ln23_4_reg_509(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_3_fu_530_ap_ready,
      I1 => grp_pointwise_conv2d_fix_3_fu_530_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      O => grp_pointwise_conv2d_fix_3_fu_530_ap_done
    );
\ap_CS_fsm[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_d_0_reg_114_reg_n_5_[2]\,
      I2 => \out_d_0_reg_114_reg_n_5_[0]\,
      I3 => \out_d_0_reg_114_reg_n_5_[1]\,
      I4 => \out_d_0_reg_114_reg_n_5_[3]\,
      I5 => \out_d_0_reg_114_reg_n_5_[4]\,
      O => grp_pointwise_conv2d_fix_3_fu_530_ap_ready
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_NS_fsm10_out,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_pointwise_conv2d_fix_3_fu_530_ap_start_reg,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_d_0_reg_114_reg_n_5_[2]\,
      I2 => \out_d_0_reg_114_reg_n_5_[0]\,
      I3 => \out_d_0_reg_114_reg_n_5_[1]\,
      I4 => \out_d_0_reg_114_reg_n_5_[3]\,
      I5 => \out_d_0_reg_114_reg_n_5_[4]\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEEAE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => grp_pointwise_conv2d_fix_3_fu_530_ap_start_reg,
      I4 => grp_pointwise_conv2d_fix_3_fu_530_ap_ready,
      O => D(0)
    );
\ap_CS_fsm[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_3_fu_530_ap_ready,
      I1 => grp_pointwise_conv2d_fix_3_fu_530_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(4),
      O => D(1)
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => out_w_0_reg_147(3),
      I2 => out_w_0_reg_147(2),
      I3 => out_w_0_reg_147(0),
      I4 => out_w_0_reg_147(1),
      I5 => ap_CS_fsm_state5,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABAAAAAAAAAA"
    )
        port map (
      I0 => out_w_0_reg_1470,
      I1 => \in_d_0_reg_168_reg_n_5_[1]\,
      I2 => \in_d_0_reg_168_reg_n_5_[0]\,
      I3 => \in_d_0_reg_168_reg_n_5_[3]\,
      I4 => \in_d_0_reg_168_reg_n_5_[2]\,
      I5 => \^output_r_ce0\,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => out_w_0_reg_147(3),
      I2 => out_w_0_reg_147(2),
      I3 => out_w_0_reg_147(0),
      I4 => out_w_0_reg_147(1),
      I5 => ap_CS_fsm_state5,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA8A"
    )
        port map (
      I0 => \^output_r_ce0\,
      I1 => \in_d_0_reg_168_reg_n_5_[2]\,
      I2 => \in_d_0_reg_168_reg_n_5_[3]\,
      I3 => \in_d_0_reg_168_reg_n_5_[0]\,
      I4 => \in_d_0_reg_168_reg_n_5_[1]\,
      O => add_ln23_4_reg_5090
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_pointwise_conv2d_fix_3_fu_530_ap_done,
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => SR(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => SR(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => \^output_r_ce0\,
      R => SR(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => add_ln23_4_reg_5090,
      Q => ap_CS_fsm_state7,
      R => SR(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state7,
      Q => ap_CS_fsm_state8,
      R => SR(0)
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state8,
      Q => ap_CS_fsm_state9,
      R => SR(0)
    );
\buffer_0_reg_158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U60_n_8,
      Q => buffer_0_reg_158_reg(0),
      R => '0'
    );
\buffer_0_reg_158_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U60_n_14,
      Q => buffer_0_reg_158_reg(10),
      R => '0'
    );
\buffer_0_reg_158_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U60_n_13,
      Q => buffer_0_reg_158_reg(11),
      R => '0'
    );
\buffer_0_reg_158_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U60_n_20,
      Q => buffer_0_reg_158_reg(12),
      R => '0'
    );
\buffer_0_reg_158_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U60_n_19,
      Q => buffer_0_reg_158_reg(13),
      R => '0'
    );
\buffer_0_reg_158_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U60_n_18,
      Q => buffer_0_reg_158_reg(14),
      R => '0'
    );
\buffer_0_reg_158_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U60_n_17,
      Q => buffer_0_reg_158_reg(15),
      R => '0'
    );
\buffer_0_reg_158_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U60_n_7,
      Q => buffer_0_reg_158_reg(1),
      R => '0'
    );
\buffer_0_reg_158_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U60_n_6,
      Q => buffer_0_reg_158_reg(2),
      R => '0'
    );
\buffer_0_reg_158_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U60_n_5,
      Q => buffer_0_reg_158_reg(3),
      R => '0'
    );
\buffer_0_reg_158_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U60_n_12,
      Q => buffer_0_reg_158_reg(4),
      R => '0'
    );
\buffer_0_reg_158_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U60_n_11,
      Q => buffer_0_reg_158_reg(5),
      R => '0'
    );
\buffer_0_reg_158_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U60_n_10,
      Q => buffer_0_reg_158_reg(6),
      R => '0'
    );
\buffer_0_reg_158_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U60_n_9,
      Q => buffer_0_reg_158_reg(7),
      R => '0'
    );
\buffer_0_reg_158_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U60_n_16,
      Q => buffer_0_reg_158_reg(8),
      R => '0'
    );
\buffer_0_reg_158_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => network_mul_mul_16s_15s_30_1_1_U60_n_15,
      Q => buffer_0_reg_158_reg(9),
      R => '0'
    );
grp_pointwise_conv2d_fix_3_fu_530_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_3_fu_530_ap_ready,
      I1 => Q(3),
      I2 => grp_pointwise_conv2d_fix_3_fu_530_ap_start_reg,
      O => \ap_CS_fsm_reg[30]\
    );
\in_d_0_reg_168[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F7FF0000"
    )
        port map (
      I0 => out_w_0_reg_147(3),
      I1 => out_w_0_reg_147(2),
      I2 => out_w_0_reg_147(0),
      I3 => out_w_0_reg_147(1),
      I4 => ap_CS_fsm_state5,
      I5 => ap_CS_fsm_state9,
      O => in_d_0_reg_168
    );
\in_d_0_reg_168_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_d_reg_504(0),
      Q => \in_d_0_reg_168_reg_n_5_[0]\,
      R => in_d_0_reg_168
    );
\in_d_0_reg_168_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_d_reg_504(1),
      Q => \in_d_0_reg_168_reg_n_5_[1]\,
      R => in_d_0_reg_168
    );
\in_d_0_reg_168_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_d_reg_504(2),
      Q => \in_d_0_reg_168_reg_n_5_[2]\,
      R => in_d_0_reg_168
    );
\in_d_0_reg_168_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => in_d_reg_504(3),
      Q => \in_d_0_reg_168_reg_n_5_[3]\,
      R => in_d_0_reg_168
    );
\in_d_reg_504[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \in_d_0_reg_168_reg_n_5_[0]\,
      O => in_d_fu_304_p2(0)
    );
\in_d_reg_504[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in_d_0_reg_168_reg_n_5_[0]\,
      I1 => \in_d_0_reg_168_reg_n_5_[1]\,
      O => in_d_fu_304_p2(1)
    );
\in_d_reg_504[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \in_d_0_reg_168_reg_n_5_[2]\,
      I1 => \in_d_0_reg_168_reg_n_5_[1]\,
      I2 => \in_d_0_reg_168_reg_n_5_[0]\,
      O => in_d_fu_304_p2(2)
    );
\in_d_reg_504[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \in_d_0_reg_168_reg_n_5_[3]\,
      I1 => \in_d_0_reg_168_reg_n_5_[0]\,
      I2 => \in_d_0_reg_168_reg_n_5_[1]\,
      I3 => \in_d_0_reg_168_reg_n_5_[2]\,
      O => in_d_fu_304_p2(3)
    );
\in_d_reg_504_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^output_r_ce0\,
      D => in_d_fu_304_p2(0),
      Q => in_d_reg_504(0),
      R => '0'
    );
\in_d_reg_504_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^output_r_ce0\,
      D => in_d_fu_304_p2(1),
      Q => in_d_reg_504(1),
      R => '0'
    );
\in_d_reg_504_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^output_r_ce0\,
      D => in_d_fu_304_p2(2),
      Q => in_d_reg_504(2),
      R => '0'
    );
\in_d_reg_504_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^output_r_ce0\,
      D => in_d_fu_304_p2(3),
      Q => in_d_reg_504(3),
      R => '0'
    );
network_mul_mul_16s_15s_30_1_1_U60: entity work.bd_0_hls_inst_0_network_mul_mul_16s_15s_30_1_1
     port map (
      DOADO(14 downto 0) => \pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/q0_reg__0\(14 downto 0),
      O(3) => network_mul_mul_16s_15s_30_1_1_U60_n_5,
      O(2) => network_mul_mul_16s_15s_30_1_1_U60_n_6,
      O(1) => network_mul_mul_16s_15s_30_1_1_U60_n_7,
      O(0) => network_mul_mul_16s_15s_30_1_1_U60_n_8,
      Q(2) => ap_CS_fsm_state9,
      Q(1) => ap_CS_fsm_state8,
      Q(0) => ap_CS_fsm_state7,
      \ap_CS_fsm_reg[8]\(3) => network_mul_mul_16s_15s_30_1_1_U60_n_9,
      \ap_CS_fsm_reg[8]\(2) => network_mul_mul_16s_15s_30_1_1_U60_n_10,
      \ap_CS_fsm_reg[8]\(1) => network_mul_mul_16s_15s_30_1_1_U60_n_11,
      \ap_CS_fsm_reg[8]\(0) => network_mul_mul_16s_15s_30_1_1_U60_n_12,
      \ap_CS_fsm_reg[8]_0\(3) => network_mul_mul_16s_15s_30_1_1_U60_n_13,
      \ap_CS_fsm_reg[8]_0\(2) => network_mul_mul_16s_15s_30_1_1_U60_n_14,
      \ap_CS_fsm_reg[8]_0\(1) => network_mul_mul_16s_15s_30_1_1_U60_n_15,
      \ap_CS_fsm_reg[8]_0\(0) => network_mul_mul_16s_15s_30_1_1_U60_n_16,
      \ap_CS_fsm_reg[8]_1\(3) => network_mul_mul_16s_15s_30_1_1_U60_n_17,
      \ap_CS_fsm_reg[8]_1\(2) => network_mul_mul_16s_15s_30_1_1_U60_n_18,
      \ap_CS_fsm_reg[8]_1\(1) => network_mul_mul_16s_15s_30_1_1_U60_n_19,
      \ap_CS_fsm_reg[8]_1\(0) => network_mul_mul_16s_15s_30_1_1_U60_n_20,
      ap_clk => ap_clk,
      buffer_0_reg_158_reg(15 downto 0) => buffer_0_reg_158_reg(15 downto 0),
      \buffer_0_reg_158_reg[15]\(13 downto 0) => sext_ln19_reg_460(13 downto 0),
      q0(15 downto 0) => q0(15 downto 0)
    );
\out_d_0_reg_114[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_pointwise_conv2d_fix_3_fu_530_ap_start_reg,
      I2 => ap_NS_fsm10_out,
      O => out_d_0_reg_114
    );
\out_d_0_reg_114[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => zext_ln23_fu_252_p1(4),
      I2 => zext_ln23_fu_252_p1(7),
      I3 => zext_ln23_fu_252_p1(5),
      I4 => zext_ln23_fu_252_p1(6),
      O => ap_NS_fsm10_out
    );
\out_d_0_reg_114_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_440(0),
      Q => \out_d_0_reg_114_reg_n_5_[0]\,
      R => out_d_0_reg_114
    );
\out_d_0_reg_114_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_440(1),
      Q => \out_d_0_reg_114_reg_n_5_[1]\,
      R => out_d_0_reg_114
    );
\out_d_0_reg_114_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_440(2),
      Q => \out_d_0_reg_114_reg_n_5_[2]\,
      R => out_d_0_reg_114
    );
\out_d_0_reg_114_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_440(3),
      Q => \out_d_0_reg_114_reg_n_5_[3]\,
      R => out_d_0_reg_114
    );
\out_d_0_reg_114_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => out_d_reg_440(4),
      Q => \out_d_0_reg_114_reg_n_5_[4]\,
      R => out_d_0_reg_114
    );
\out_d_reg_440[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_d_0_reg_114_reg_n_5_[0]\,
      O => out_d_fu_206_p2(0)
    );
\out_d_reg_440[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_d_0_reg_114_reg_n_5_[0]\,
      I1 => \out_d_0_reg_114_reg_n_5_[1]\,
      O => out_d_fu_206_p2(1)
    );
\out_d_reg_440[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \out_d_0_reg_114_reg_n_5_[2]\,
      I1 => \out_d_0_reg_114_reg_n_5_[1]\,
      I2 => \out_d_0_reg_114_reg_n_5_[0]\,
      O => out_d_fu_206_p2(2)
    );
\out_d_reg_440[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \out_d_0_reg_114_reg_n_5_[3]\,
      I1 => \out_d_0_reg_114_reg_n_5_[1]\,
      I2 => \out_d_0_reg_114_reg_n_5_[0]\,
      I3 => \out_d_0_reg_114_reg_n_5_[2]\,
      O => out_d_fu_206_p2(3)
    );
\out_d_reg_440[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \out_d_0_reg_114_reg_n_5_[4]\,
      I1 => \out_d_0_reg_114_reg_n_5_[3]\,
      I2 => \out_d_0_reg_114_reg_n_5_[2]\,
      I3 => \out_d_0_reg_114_reg_n_5_[0]\,
      I4 => \out_d_0_reg_114_reg_n_5_[1]\,
      O => out_d_fu_206_p2(4)
    );
\out_d_reg_440_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_206_p2(0),
      Q => out_d_reg_440(0),
      R => '0'
    );
\out_d_reg_440_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_206_p2(1),
      Q => out_d_reg_440(1),
      R => '0'
    );
\out_d_reg_440_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_206_p2(2),
      Q => out_d_reg_440(2),
      R => '0'
    );
\out_d_reg_440_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_206_p2(3),
      Q => out_d_reg_440(3),
      R => '0'
    );
\out_d_reg_440_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_206_p2(4),
      Q => out_d_reg_440(4),
      R => '0'
    );
\out_h_0_reg_136[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => out_w_0_reg_147(3),
      I2 => out_w_0_reg_147(2),
      I3 => out_w_0_reg_147(0),
      I4 => out_w_0_reg_147(1),
      I5 => ap_CS_fsm_state5,
      O => out_h_0_reg_136
    );
\out_h_0_reg_136[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => out_w_0_reg_147(1),
      I2 => out_w_0_reg_147(0),
      I3 => out_w_0_reg_147(2),
      I4 => out_w_0_reg_147(3),
      O => ap_NS_fsm1
    );
\out_h_0_reg_136_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_h_reg_468(0),
      Q => zext_ln23_fu_252_p1(4),
      R => out_h_0_reg_136
    );
\out_h_0_reg_136_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_h_reg_468(1),
      Q => zext_ln23_fu_252_p1(5),
      R => out_h_0_reg_136
    );
\out_h_0_reg_136_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_h_reg_468(2),
      Q => zext_ln23_fu_252_p1(6),
      R => out_h_0_reg_136
    );
\out_h_0_reg_136_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_h_reg_468(3),
      Q => zext_ln23_fu_252_p1(7),
      R => out_h_0_reg_136
    );
\out_h_reg_468[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln23_fu_252_p1(4),
      O => \out_h_reg_468[0]_i_1_n_5\
    );
\out_h_reg_468[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln23_fu_252_p1(5),
      I1 => zext_ln23_fu_252_p1(4),
      O => p_0_in(1)
    );
\out_h_reg_468[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => zext_ln23_fu_252_p1(6),
      I1 => zext_ln23_fu_252_p1(4),
      I2 => zext_ln23_fu_252_p1(5),
      O => out_h_fu_238_p2(2)
    );
\out_h_reg_468[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => zext_ln23_fu_252_p1(7),
      I1 => zext_ln23_fu_252_p1(6),
      I2 => zext_ln23_fu_252_p1(5),
      I3 => zext_ln23_fu_252_p1(4),
      O => out_h_fu_238_p2(3)
    );
\out_h_reg_468_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \out_h_reg_468[0]_i_1_n_5\,
      Q => out_h_reg_468(0),
      R => '0'
    );
\out_h_reg_468_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => p_0_in(1),
      Q => out_h_reg_468(1),
      R => '0'
    );
\out_h_reg_468_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => out_h_fu_238_p2(2),
      Q => out_h_reg_468(2),
      R => '0'
    );
\out_h_reg_468_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => out_h_fu_238_p2(3),
      Q => out_h_reg_468(3),
      R => '0'
    );
\out_w_0_reg_147[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => zext_ln23_fu_252_p1(4),
      I2 => zext_ln23_fu_252_p1(7),
      I3 => zext_ln23_fu_252_p1(5),
      I4 => zext_ln23_fu_252_p1(6),
      O => out_w_0_reg_1470
    );
\out_w_0_reg_147[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \^output_r_ce0\,
      I1 => \in_d_0_reg_168_reg_n_5_[2]\,
      I2 => \in_d_0_reg_168_reg_n_5_[3]\,
      I3 => \in_d_0_reg_168_reg_n_5_[0]\,
      I4 => \in_d_0_reg_168_reg_n_5_[1]\,
      O => grp_pointwise_conv2d_fix_3_fu_530_output_r_we0
    );
\out_w_0_reg_147_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_pointwise_conv2d_fix_3_fu_530_output_r_we0,
      D => out_w_reg_486(0),
      Q => out_w_0_reg_147(0),
      R => out_w_0_reg_1470
    );
\out_w_0_reg_147_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_pointwise_conv2d_fix_3_fu_530_output_r_we0,
      D => out_w_reg_486(1),
      Q => out_w_0_reg_147(1),
      R => out_w_0_reg_1470
    );
\out_w_0_reg_147_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_pointwise_conv2d_fix_3_fu_530_output_r_we0,
      D => out_w_reg_486(2),
      Q => out_w_0_reg_147(2),
      R => out_w_0_reg_1470
    );
\out_w_0_reg_147_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_pointwise_conv2d_fix_3_fu_530_output_r_we0,
      D => out_w_reg_486(3),
      Q => out_w_0_reg_147(3),
      R => out_w_0_reg_1470
    );
\out_w_reg_486[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_w_0_reg_147(0),
      O => out_w_fu_284_p2(0)
    );
\out_w_reg_486[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_w_0_reg_147(0),
      I1 => out_w_0_reg_147(1),
      O => out_w_fu_284_p2(1)
    );
\out_w_reg_486[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => out_w_0_reg_147(2),
      I1 => out_w_0_reg_147(1),
      I2 => out_w_0_reg_147(0),
      O => out_w_fu_284_p2(2)
    );
\out_w_reg_486[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => out_w_0_reg_147(3),
      I1 => out_w_0_reg_147(0),
      I2 => out_w_0_reg_147(1),
      I3 => out_w_0_reg_147(2),
      O => out_w_fu_284_p2(3)
    );
\out_w_reg_486_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => out_w_fu_284_p2(0),
      Q => out_w_reg_486(0),
      R => '0'
    );
\out_w_reg_486_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => out_w_fu_284_p2(1),
      Q => out_w_reg_486(1),
      R => '0'
    );
\out_w_reg_486_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => out_w_fu_284_p2(2),
      Q => out_w_reg_486(2),
      R => '0'
    );
\out_w_reg_486_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => out_w_fu_284_p2(3),
      Q => out_w_reg_486(3),
      R => '0'
    );
\phi_mul1_reg_125_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln16_reg_432(10),
      Q => phi_mul1_reg_125(10),
      R => out_d_0_reg_114
    );
\phi_mul1_reg_125_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln16_reg_432(11),
      Q => phi_mul1_reg_125(11),
      R => out_d_0_reg_114
    );
\phi_mul1_reg_125_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln16_reg_432(1),
      Q => phi_mul1_reg_125(1),
      R => out_d_0_reg_114
    );
\phi_mul1_reg_125_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln16_reg_432(2),
      Q => phi_mul1_reg_125(2),
      R => out_d_0_reg_114
    );
\phi_mul1_reg_125_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln16_reg_432(3),
      Q => phi_mul1_reg_125(3),
      R => out_d_0_reg_114
    );
\phi_mul1_reg_125_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln16_reg_432(4),
      Q => phi_mul1_reg_125(4),
      R => out_d_0_reg_114
    );
\phi_mul1_reg_125_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln16_reg_432(5),
      Q => phi_mul1_reg_125(5),
      R => out_d_0_reg_114
    );
\phi_mul1_reg_125_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln16_reg_432(6),
      Q => phi_mul1_reg_125(6),
      R => out_d_0_reg_114
    );
\phi_mul1_reg_125_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln16_reg_432(7),
      Q => phi_mul1_reg_125(7),
      R => out_d_0_reg_114
    );
\phi_mul1_reg_125_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln16_reg_432(8),
      Q => phi_mul1_reg_125(8),
      R => out_d_0_reg_114
    );
\phi_mul1_reg_125_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => add_ln16_reg_432(9),
      Q => phi_mul1_reg_125(9),
      R => out_d_0_reg_114
    );
\phi_mul_reg_179_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln23_4_reg_509(10),
      Q => phi_mul_reg_179(10),
      R => in_d_0_reg_168
    );
\phi_mul_reg_179_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln23_4_reg_509(2),
      Q => phi_mul_reg_179(2),
      R => in_d_0_reg_168
    );
\phi_mul_reg_179_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln23_4_reg_509(3),
      Q => phi_mul_reg_179(3),
      R => in_d_0_reg_168
    );
\phi_mul_reg_179_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln23_4_reg_509(4),
      Q => phi_mul_reg_179(4),
      R => in_d_0_reg_168
    );
\phi_mul_reg_179_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln23_4_reg_509(5),
      Q => phi_mul_reg_179(5),
      R => in_d_0_reg_168
    );
\phi_mul_reg_179_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln23_4_reg_509(6),
      Q => phi_mul_reg_179(6),
      R => in_d_0_reg_168
    );
\phi_mul_reg_179_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln23_4_reg_509(7),
      Q => phi_mul_reg_179(7),
      R => in_d_0_reg_168
    );
\phi_mul_reg_179_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln23_4_reg_509(8),
      Q => phi_mul_reg_179(8),
      R => in_d_0_reg_168
    );
\phi_mul_reg_179_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln23_4_reg_509(9),
      Q => phi_mul_reg_179(9),
      R => in_d_0_reg_168
    );
ram_reg_0_i_101: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_112_n_5,
      CO(3) => ram_reg_0_i_101_n_5,
      CO(2) => ram_reg_0_i_101_n_6,
      CO(1) => ram_reg_0_i_101_n_7,
      CO(0) => ram_reg_0_i_101_n_8,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln30_fu_382_p1(7 downto 4),
      O(3 downto 0) => output_r_address0(7 downto 4),
      S(3) => ram_reg_0_i_166_n_5,
      S(2) => ram_reg_0_i_167_n_5,
      S(1) => ram_reg_0_i_168_n_5,
      S(0) => ram_reg_0_i_169_n_5
    );
ram_reg_0_i_104: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_104_n_5,
      CO(2) => ram_reg_0_i_104_n_6,
      CO(1) => ram_reg_0_i_104_n_7,
      CO(0) => ram_reg_0_i_104_n_8,
      CYINIT => '0',
      DI(3) => ram_reg_0_i_131_n_12,
      DI(2) => \ram_reg_0_i_113__0_n_9\,
      DI(1) => \ram_reg_0_i_113__0_n_10\,
      DI(0) => \ram_reg_0_i_113__0_n_11\,
      O(3 downto 1) => grp_pointwise_conv2d_fix_3_fu_530_input_r_address0(4 downto 2),
      O(0) => NLW_ram_reg_0_i_104_O_UNCONNECTED(0),
      S(3) => ram_reg_0_i_152_n_5,
      S(2) => ram_reg_0_i_153_n_5,
      S(1) => \ram_reg_0_i_154__0_n_5\,
      S(0) => ram_reg_0_i_155_n_5
    );
\ram_reg_0_i_111__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_0_i_113__0_n_11\,
      I1 => sub_ln23_reg_473_reg(0),
      O => grp_pointwise_conv2d_fix_3_fu_530_input_r_address0(1)
    );
ram_reg_0_i_112: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_112_n_5,
      CO(2) => ram_reg_0_i_112_n_6,
      CO(1) => ram_reg_0_i_112_n_7,
      CO(0) => ram_reg_0_i_112_n_8,
      CYINIT => '0',
      DI(3 downto 2) => sext_ln30_fu_382_p1(3 downto 2),
      DI(1) => \zext_ln16_reg_427_reg_n_5_[1]\,
      DI(0) => zext_ln20_2_reg_496(0),
      O(3 downto 0) => output_r_address0(3 downto 0),
      S(3) => ram_reg_0_i_198_n_5,
      S(2) => ram_reg_0_i_199_n_5,
      S(1) => ram_reg_0_i_200_n_5,
      S(0) => ram_reg_0_i_201_n_5
    );
\ram_reg_0_i_113__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_i_113__0_n_5\,
      CO(2) => \ram_reg_0_i_113__0_n_6\,
      CO(1) => \ram_reg_0_i_113__0_n_7\,
      CO(0) => \ram_reg_0_i_113__0_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => phi_mul_reg_179(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3) => \ram_reg_0_i_113__0_n_9\,
      O(2) => \ram_reg_0_i_113__0_n_10\,
      O(1) => \ram_reg_0_i_113__0_n_11\,
      O(0) => grp_pointwise_conv2d_fix_3_fu_530_input_r_address0(0),
      S(3) => ram_reg_0_i_174_n_5,
      S(2) => ram_reg_0_i_175_n_5,
      S(1) => ram_reg_0_i_176_n_5,
      S(0) => \ram_reg_0_i_177__0_n_5\
    );
ram_reg_0_i_117: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_131_n_5,
      CO(3 downto 2) => NLW_ram_reg_0_i_117_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_0_i_117_n_7,
      CO(0) => ram_reg_0_i_117_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => phi_mul_reg_179(9 downto 8),
      O(3) => NLW_ram_reg_0_i_117_O_UNCONNECTED(3),
      O(2) => ram_reg_0_i_117_n_10,
      O(1) => ram_reg_0_i_117_n_11,
      O(0) => ram_reg_0_i_117_n_12,
      S(3) => '0',
      S(2 downto 0) => phi_mul_reg_179(10 downto 8)
    );
ram_reg_0_i_131: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_i_113__0_n_5\,
      CO(3) => ram_reg_0_i_131_n_5,
      CO(2) => ram_reg_0_i_131_n_6,
      CO(1) => ram_reg_0_i_131_n_7,
      CO(0) => ram_reg_0_i_131_n_8,
      CYINIT => '0',
      DI(3 downto 0) => phi_mul_reg_179(7 downto 4),
      O(3) => ram_reg_0_i_131_n_9,
      O(2) => ram_reg_0_i_131_n_10,
      O(1) => ram_reg_0_i_131_n_11,
      O(0) => ram_reg_0_i_131_n_12,
      S(3 downto 0) => phi_mul_reg_179(7 downto 4)
    );
\ram_reg_0_i_131__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000008080808"
    )
        port map (
      I0 => q0(1),
      I1 => \ram_reg_0_i_71__0\(0),
      I2 => Q(1),
      I3 => buffer_0_reg_158_reg(15),
      I4 => buffer_0_reg_158_reg(1),
      I5 => Q(4),
      O => ram_reg_0
    );
ram_reg_0_i_132: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_0_i_131_n_9,
      I1 => sub_ln23_reg_473_reg(6),
      O => ram_reg_0_i_132_n_5
    );
\ram_reg_0_i_132__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000008080808"
    )
        port map (
      I0 => q0(0),
      I1 => \ram_reg_0_i_71__0\(0),
      I2 => Q(1),
      I3 => buffer_0_reg_158_reg(15),
      I4 => buffer_0_reg_158_reg(0),
      I5 => Q(4),
      O => ram_reg_0_0
    );
ram_reg_0_i_133: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_0_i_131_n_10,
      I1 => sub_ln23_reg_473_reg(5),
      O => ram_reg_0_i_133_n_5
    );
ram_reg_0_i_134: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_0_i_131_n_11,
      I1 => sub_ln23_reg_473_reg(4),
      O => ram_reg_0_i_134_n_5
    );
ram_reg_0_i_136: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_93_n_5,
      CO(3 downto 0) => NLW_ram_reg_0_i_136_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_ram_reg_0_i_136_O_UNCONNECTED(3 downto 1),
      O(0) => output_r_address0(12),
      S(3 downto 1) => B"000",
      S(0) => ram_reg_0_i_215_n_5
    );
ram_reg_0_i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zext_ln16_reg_427_reg_n_5_[8]\,
      O => ram_reg_0_i_146_n_5
    );
ram_reg_0_i_147: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \zext_ln16_reg_427_reg_n_5_[10]\,
      I1 => \zext_ln16_reg_427_reg_n_5_[11]\,
      O => ram_reg_0_i_147_n_5
    );
\ram_reg_0_i_148__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \zext_ln16_reg_427_reg_n_5_[9]\,
      I1 => \zext_ln16_reg_427_reg_n_5_[10]\,
      O => \ram_reg_0_i_148__0_n_5\
    );
\ram_reg_0_i_149__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \zext_ln16_reg_427_reg_n_5_[8]\,
      I1 => \zext_ln16_reg_427_reg_n_5_[9]\,
      O => \ram_reg_0_i_149__0_n_5\
    );
\ram_reg_0_i_150__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \zext_ln16_reg_427_reg_n_5_[8]\,
      I1 => ram_reg_0_i_164_n_5,
      O => \ram_reg_0_i_150__0_n_5\
    );
ram_reg_0_i_152: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_0_i_131_n_12,
      I1 => sub_ln23_reg_473_reg(3),
      O => ram_reg_0_i_152_n_5
    );
ram_reg_0_i_153: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_0_i_113__0_n_9\,
      I1 => sub_ln23_reg_473_reg(2),
      O => ram_reg_0_i_153_n_5
    );
\ram_reg_0_i_154__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_0_i_113__0_n_10\,
      I1 => sub_ln23_reg_473_reg(1),
      O => \ram_reg_0_i_154__0_n_5\
    );
ram_reg_0_i_155: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_0_i_113__0_n_11\,
      I1 => sub_ln23_reg_473_reg(0),
      O => ram_reg_0_i_155_n_5
    );
ram_reg_0_i_164: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_165_n_5,
      CO(3) => ram_reg_0_i_164_n_5,
      CO(2) => NLW_ram_reg_0_i_164_CO_UNCONNECTED(2),
      CO(1) => ram_reg_0_i_164_n_7,
      CO(0) => ram_reg_0_i_164_n_8,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => sub_ln23_reg_473_reg(6 downto 4),
      O(3) => NLW_ram_reg_0_i_164_O_UNCONNECTED(3),
      O(2 downto 0) => sext_ln30_fu_382_p1(7 downto 5),
      S(3) => '1',
      S(2 downto 0) => sub_ln23_reg_473_reg(6 downto 4)
    );
ram_reg_0_i_165: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_165_n_5,
      CO(2) => ram_reg_0_i_165_n_6,
      CO(1) => ram_reg_0_i_165_n_7,
      CO(0) => ram_reg_0_i_165_n_8,
      CYINIT => '0',
      DI(3 downto 0) => sub_ln23_reg_473_reg(3 downto 0),
      O(3 downto 1) => sext_ln30_fu_382_p1(4 downto 2),
      O(0) => NLW_ram_reg_0_i_165_O_UNCONNECTED(0),
      S(3) => sub_ln23_reg_473_reg(3),
      S(2) => ram_reg_0_i_223_n_5,
      S(1) => ram_reg_0_i_224_n_5,
      S(0) => sext_ln30_fu_382_p1(1)
    );
ram_reg_0_i_166: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln30_fu_382_p1(7),
      I1 => \zext_ln16_reg_427_reg_n_5_[7]\,
      O => ram_reg_0_i_166_n_5
    );
ram_reg_0_i_167: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln30_fu_382_p1(6),
      I1 => \zext_ln16_reg_427_reg_n_5_[6]\,
      O => ram_reg_0_i_167_n_5
    );
ram_reg_0_i_168: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln30_fu_382_p1(5),
      I1 => \zext_ln16_reg_427_reg_n_5_[5]\,
      O => ram_reg_0_i_168_n_5
    );
ram_reg_0_i_169: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln30_fu_382_p1(4),
      I1 => \zext_ln16_reg_427_reg_n_5_[4]\,
      O => ram_reg_0_i_169_n_5
    );
ram_reg_0_i_174: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_179(3),
      I1 => zext_ln20_2_reg_496(3),
      O => ram_reg_0_i_174_n_5
    );
ram_reg_0_i_175: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_179(2),
      I1 => zext_ln20_2_reg_496(2),
      O => ram_reg_0_i_175_n_5
    );
ram_reg_0_i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln20_2_reg_496(1),
      O => ram_reg_0_i_176_n_5
    );
\ram_reg_0_i_177__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln20_2_reg_496(0),
      O => \ram_reg_0_i_177__0_n_5\
    );
ram_reg_0_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => Q(5),
      I1 => Q(2),
      I2 => Q(0),
      I3 => ram_reg_0_i_73_n_5,
      I4 => ram_reg_2_1,
      O => WEA(0)
    );
ram_reg_0_i_198: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln30_fu_382_p1(3),
      I1 => \zext_ln16_reg_427_reg_n_5_[3]\,
      O => ram_reg_0_i_198_n_5
    );
ram_reg_0_i_199: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln30_fu_382_p1(2),
      I1 => \zext_ln16_reg_427_reg_n_5_[2]\,
      O => ram_reg_0_i_199_n_5
    );
ram_reg_0_i_200: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => zext_ln20_2_reg_496(1),
      I1 => sub_ln23_reg_473_reg(0),
      I2 => \zext_ln16_reg_427_reg_n_5_[1]\,
      O => ram_reg_0_i_200_n_5
    );
ram_reg_0_i_201: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln20_2_reg_496(0),
      O => ram_reg_0_i_201_n_5
    );
ram_reg_0_i_215: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zext_ln16_reg_427_reg_n_5_[11]\,
      O => ram_reg_0_i_215_n_5
    );
ram_reg_0_i_223: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln23_reg_473_reg(2),
      I1 => zext_ln20_2_reg_496(3),
      O => ram_reg_0_i_223_n_5
    );
ram_reg_0_i_224: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln23_reg_473_reg(1),
      I1 => zext_ln20_2_reg_496(2),
      O => ram_reg_0_i_224_n_5
    );
ram_reg_0_i_225: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln23_reg_473_reg(0),
      I1 => zext_ln20_2_reg_496(1),
      O => sext_ln30_fu_382_p1(1)
    );
ram_reg_0_i_73: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(4),
      I1 => grp_pointwise_conv2d_fix_3_fu_530_output_r_we0,
      I2 => data5,
      I3 => Q(1),
      I4 => E(0),
      O => ram_reg_0_i_73_n_5
    );
ram_reg_0_i_87: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_98_n_5,
      CO(3) => NLW_ram_reg_0_i_87_CO_UNCONNECTED(3),
      CO(2) => grp_pointwise_conv2d_fix_3_fu_530_input_r_address0(11),
      CO(1) => NLW_ram_reg_0_i_87_CO_UNCONNECTED(1),
      CO(0) => ram_reg_0_i_87_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => ram_reg_0_i_117_n_10,
      DI(0) => ram_reg_0_i_117_n_11,
      O(3 downto 2) => NLW_ram_reg_0_i_87_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => grp_pointwise_conv2d_fix_3_fu_530_input_r_address0(10 downto 9),
      S(3 downto 2) => B"01",
      S(1) => ram_reg_0_i_117_n_10,
      S(0) => ram_reg_0_i_117_n_11
    );
ram_reg_0_i_93: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_101_n_5,
      CO(3) => ram_reg_0_i_93_n_5,
      CO(2) => ram_reg_0_i_93_n_6,
      CO(1) => ram_reg_0_i_93_n_7,
      CO(0) => ram_reg_0_i_93_n_8,
      CYINIT => '0',
      DI(3) => \zext_ln16_reg_427_reg_n_5_[10]\,
      DI(2) => \zext_ln16_reg_427_reg_n_5_[9]\,
      DI(1) => \zext_ln16_reg_427_reg_n_5_[8]\,
      DI(0) => ram_reg_0_i_146_n_5,
      O(3 downto 0) => output_r_address0(11 downto 8),
      S(3) => ram_reg_0_i_147_n_5,
      S(2) => \ram_reg_0_i_148__0_n_5\,
      S(1) => \ram_reg_0_i_149__0_n_5\,
      S(0) => \ram_reg_0_i_150__0_n_5\
    );
ram_reg_0_i_98: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_104_n_5,
      CO(3) => ram_reg_0_i_98_n_5,
      CO(2) => ram_reg_0_i_98_n_6,
      CO(1) => ram_reg_0_i_98_n_7,
      CO(0) => ram_reg_0_i_98_n_8,
      CYINIT => '0',
      DI(3) => ram_reg_0_i_117_n_12,
      DI(2) => ram_reg_0_i_131_n_9,
      DI(1) => ram_reg_0_i_131_n_10,
      DI(0) => ram_reg_0_i_131_n_11,
      O(3 downto 0) => grp_pointwise_conv2d_fix_3_fu_530_input_r_address0(8 downto 5),
      S(3) => ram_reg_0_i_117_n_12,
      S(2) => ram_reg_0_i_132_n_5,
      S(1) => ram_reg_0_i_133_n_5,
      S(0) => ram_reg_0_i_134_n_5
    );
ram_reg_1_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000008080808"
    )
        port map (
      I0 => q0(3),
      I1 => \ram_reg_0_i_71__0\(0),
      I2 => Q(1),
      I3 => buffer_0_reg_158_reg(15),
      I4 => buffer_0_reg_158_reg(3),
      I5 => Q(4),
      O => ram_reg_1
    );
ram_reg_1_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000008080808"
    )
        port map (
      I0 => q0(2),
      I1 => \ram_reg_0_i_71__0\(0),
      I2 => Q(1),
      I3 => buffer_0_reg_158_reg(15),
      I4 => buffer_0_reg_158_reg(2),
      I5 => Q(4),
      O => ram_reg_1_0
    );
ram_reg_2_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000008080808"
    )
        port map (
      I0 => q0(5),
      I1 => \ram_reg_0_i_71__0\(0),
      I2 => Q(1),
      I3 => buffer_0_reg_158_reg(15),
      I4 => buffer_0_reg_158_reg(5),
      I5 => Q(4),
      O => ram_reg_2
    );
ram_reg_2_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000008080808"
    )
        port map (
      I0 => q0(4),
      I1 => \ram_reg_0_i_71__0\(0),
      I2 => Q(1),
      I3 => buffer_0_reg_158_reg(15),
      I4 => buffer_0_reg_158_reg(4),
      I5 => Q(4),
      O => ram_reg_2_0
    );
ram_reg_2_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => Q(5),
      I1 => Q(2),
      I2 => Q(0),
      I3 => ram_reg_0_i_73_n_5,
      I4 => ram_reg_2_1,
      O => WEA(1)
    );
ram_reg_3_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000008080808"
    )
        port map (
      I0 => q0(7),
      I1 => \ram_reg_0_i_71__0\(0),
      I2 => Q(1),
      I3 => buffer_0_reg_158_reg(15),
      I4 => buffer_0_reg_158_reg(7),
      I5 => Q(4),
      O => ram_reg_3
    );
ram_reg_3_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000008080808"
    )
        port map (
      I0 => q0(6),
      I1 => \ram_reg_0_i_71__0\(0),
      I2 => Q(1),
      I3 => buffer_0_reg_158_reg(15),
      I4 => buffer_0_reg_158_reg(6),
      I5 => Q(4),
      O => ram_reg_3_0
    );
ram_reg_4_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000008080808"
    )
        port map (
      I0 => q0(9),
      I1 => \ram_reg_0_i_71__0\(0),
      I2 => Q(1),
      I3 => buffer_0_reg_158_reg(15),
      I4 => buffer_0_reg_158_reg(9),
      I5 => Q(4),
      O => ram_reg_4
    );
ram_reg_4_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000008080808"
    )
        port map (
      I0 => q0(8),
      I1 => \ram_reg_0_i_71__0\(0),
      I2 => Q(1),
      I3 => buffer_0_reg_158_reg(15),
      I4 => buffer_0_reg_158_reg(8),
      I5 => Q(4),
      O => ram_reg_4_0
    );
ram_reg_5_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => Q(5),
      I1 => Q(2),
      I2 => Q(0),
      I3 => ram_reg_0_i_73_n_5,
      I4 => ram_reg_2_1,
      O => \ap_CS_fsm_reg[39]\(0)
    );
ram_reg_5_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000008080808"
    )
        port map (
      I0 => q0(11),
      I1 => \ram_reg_0_i_71__0\(0),
      I2 => Q(1),
      I3 => buffer_0_reg_158_reg(15),
      I4 => buffer_0_reg_158_reg(11),
      I5 => Q(4),
      O => ram_reg_5
    );
ram_reg_5_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000008080808"
    )
        port map (
      I0 => q0(10),
      I1 => \ram_reg_0_i_71__0\(0),
      I2 => Q(1),
      I3 => buffer_0_reg_158_reg(15),
      I4 => buffer_0_reg_158_reg(10),
      I5 => Q(4),
      O => ram_reg_5_0
    );
ram_reg_6_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000008080808"
    )
        port map (
      I0 => q0(13),
      I1 => \ram_reg_0_i_71__0\(0),
      I2 => Q(1),
      I3 => buffer_0_reg_158_reg(15),
      I4 => buffer_0_reg_158_reg(13),
      I5 => Q(4),
      O => ram_reg_6
    );
ram_reg_6_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000008080808"
    )
        port map (
      I0 => q0(12),
      I1 => \ram_reg_0_i_71__0\(0),
      I2 => Q(1),
      I3 => buffer_0_reg_158_reg(15),
      I4 => buffer_0_reg_158_reg(12),
      I5 => Q(4),
      O => ram_reg_6_0
    );
ram_reg_7_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => Q(5),
      I1 => Q(2),
      I2 => Q(0),
      I3 => ram_reg_0_i_73_n_5,
      I4 => ram_reg_2_1,
      O => \ap_CS_fsm_reg[39]\(1)
    );
ram_reg_7_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000008080808"
    )
        port map (
      I0 => q0(14),
      I1 => \ram_reg_0_i_71__0\(0),
      I2 => Q(1),
      I3 => buffer_0_reg_158_reg(15),
      I4 => buffer_0_reg_158_reg(14),
      I5 => Q(4),
      O => ram_reg_7
    );
\sext_ln19_reg_460_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(0),
      Q => sext_ln19_reg_460(0),
      R => '0'
    );
\sext_ln19_reg_460_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(10),
      Q => sext_ln19_reg_460(10),
      R => '0'
    );
\sext_ln19_reg_460_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(11),
      Q => sext_ln19_reg_460(11),
      R => '0'
    );
\sext_ln19_reg_460_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(12),
      Q => sext_ln19_reg_460(12),
      R => '0'
    );
\sext_ln19_reg_460_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(13),
      Q => sext_ln19_reg_460(13),
      R => '0'
    );
\sext_ln19_reg_460_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(1),
      Q => sext_ln19_reg_460(1),
      R => '0'
    );
\sext_ln19_reg_460_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(2),
      Q => sext_ln19_reg_460(2),
      R => '0'
    );
\sext_ln19_reg_460_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(3),
      Q => sext_ln19_reg_460(3),
      R => '0'
    );
\sext_ln19_reg_460_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(4),
      Q => sext_ln19_reg_460(4),
      R => '0'
    );
\sext_ln19_reg_460_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(5),
      Q => sext_ln19_reg_460(5),
      R => '0'
    );
\sext_ln19_reg_460_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(6),
      Q => sext_ln19_reg_460(6),
      R => '0'
    );
\sext_ln19_reg_460_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(7),
      Q => sext_ln19_reg_460(7),
      R => '0'
    );
\sext_ln19_reg_460_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(8),
      Q => sext_ln19_reg_460(8),
      R => '0'
    );
\sext_ln19_reg_460_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => q0_0(9),
      Q => sext_ln19_reg_460(9),
      R => '0'
    );
\shl_ln_reg_455_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln23_reg_450(0),
      Q => shl_ln_reg_455(3),
      R => '0'
    );
\shl_ln_reg_455_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln23_reg_450(1),
      Q => shl_ln_reg_455(4),
      R => '0'
    );
\shl_ln_reg_455_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln23_reg_450(2),
      Q => shl_ln_reg_455(5),
      R => '0'
    );
\shl_ln_reg_455_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln23_reg_450(3),
      Q => shl_ln_reg_455(6),
      R => '0'
    );
\sub_ln23_reg_473[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => zext_ln23_fu_252_p1(6),
      I1 => zext_ln23_fu_252_p1(4),
      I2 => zext_ln23_fu_252_p1(5),
      O => \sub_ln23_reg_473[3]_i_1_n_5\
    );
\sub_ln23_reg_473[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA56"
    )
        port map (
      I0 => zext_ln23_fu_252_p1(7),
      I1 => zext_ln23_fu_252_p1(5),
      I2 => zext_ln23_fu_252_p1(6),
      I3 => zext_ln23_fu_252_p1(4),
      O => p_0_in(3)
    );
\sub_ln23_reg_473[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FA4"
    )
        port map (
      I0 => zext_ln23_fu_252_p1(4),
      I1 => zext_ln23_fu_252_p1(6),
      I2 => zext_ln23_fu_252_p1(5),
      I3 => zext_ln23_fu_252_p1(7),
      O => p_0_in(4)
    );
\sub_ln23_reg_473[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B4A4"
    )
        port map (
      I0 => zext_ln23_fu_252_p1(5),
      I1 => zext_ln23_fu_252_p1(7),
      I2 => zext_ln23_fu_252_p1(6),
      I3 => zext_ln23_fu_252_p1(4),
      O => p_0_in(5)
    );
\sub_ln23_reg_473[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => zext_ln23_fu_252_p1(7),
      I1 => zext_ln23_fu_252_p1(6),
      I2 => zext_ln23_fu_252_p1(5),
      O => p_0_in(6)
    );
\sub_ln23_reg_473_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1470,
      D => zext_ln23_fu_252_p1(4),
      Q => sub_ln23_reg_473_reg(0),
      R => '0'
    );
\sub_ln23_reg_473_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1470,
      D => p_0_in(1),
      Q => sub_ln23_reg_473_reg(1),
      R => '0'
    );
\sub_ln23_reg_473_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1470,
      D => \sub_ln23_reg_473[3]_i_1_n_5\,
      Q => sub_ln23_reg_473_reg(2),
      R => '0'
    );
\sub_ln23_reg_473_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1470,
      D => p_0_in(3),
      Q => sub_ln23_reg_473_reg(3),
      R => '0'
    );
\sub_ln23_reg_473_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1470,
      D => p_0_in(4),
      Q => sub_ln23_reg_473_reg(4),
      R => '0'
    );
\sub_ln23_reg_473_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1470,
      D => p_0_in(5),
      Q => sub_ln23_reg_473_reg(5),
      R => '0'
    );
\sub_ln23_reg_473_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_1470,
      D => p_0_in(6),
      Q => sub_ln23_reg_473_reg(6),
      R => '0'
    );
\trunc_ln23_reg_450_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \out_d_0_reg_114_reg_n_5_[0]\,
      Q => trunc_ln23_reg_450(0),
      R => '0'
    );
\trunc_ln23_reg_450_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \out_d_0_reg_114_reg_n_5_[1]\,
      Q => trunc_ln23_reg_450(1),
      R => '0'
    );
\trunc_ln23_reg_450_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \out_d_0_reg_114_reg_n_5_[2]\,
      Q => trunc_ln23_reg_450(2),
      R => '0'
    );
\trunc_ln23_reg_450_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \out_d_0_reg_114_reg_n_5_[3]\,
      Q => trunc_ln23_reg_450(3),
      R => '0'
    );
\zext_ln16_reg_427_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_125(10),
      Q => \zext_ln16_reg_427_reg_n_5_[10]\,
      R => '0'
    );
\zext_ln16_reg_427_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_125(11),
      Q => \zext_ln16_reg_427_reg_n_5_[11]\,
      R => '0'
    );
\zext_ln16_reg_427_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_125(1),
      Q => \zext_ln16_reg_427_reg_n_5_[1]\,
      R => '0'
    );
\zext_ln16_reg_427_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_125(2),
      Q => \zext_ln16_reg_427_reg_n_5_[2]\,
      R => '0'
    );
\zext_ln16_reg_427_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_125(3),
      Q => \zext_ln16_reg_427_reg_n_5_[3]\,
      R => '0'
    );
\zext_ln16_reg_427_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_125(4),
      Q => \zext_ln16_reg_427_reg_n_5_[4]\,
      R => '0'
    );
\zext_ln16_reg_427_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_125(5),
      Q => \zext_ln16_reg_427_reg_n_5_[5]\,
      R => '0'
    );
\zext_ln16_reg_427_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_125(6),
      Q => \zext_ln16_reg_427_reg_n_5_[6]\,
      R => '0'
    );
\zext_ln16_reg_427_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_125(7),
      Q => \zext_ln16_reg_427_reg_n_5_[7]\,
      R => '0'
    );
\zext_ln16_reg_427_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_125(8),
      Q => \zext_ln16_reg_427_reg_n_5_[8]\,
      R => '0'
    );
\zext_ln16_reg_427_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul1_reg_125(9),
      Q => \zext_ln16_reg_427_reg_n_5_[9]\,
      R => '0'
    );
\zext_ln20_reg_491[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => out_w_0_reg_147(1),
      I2 => out_w_0_reg_147(0),
      I3 => out_w_0_reg_147(2),
      I4 => out_w_0_reg_147(3),
      O => \zext_ln20_reg_491[3]_i_1_n_5\
    );
\zext_ln20_reg_491_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zext_ln20_reg_491[3]_i_1_n_5\,
      D => out_w_0_reg_147(0),
      Q => zext_ln20_2_reg_496(0),
      R => '0'
    );
\zext_ln20_reg_491_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zext_ln20_reg_491[3]_i_1_n_5\,
      D => out_w_0_reg_147(1),
      Q => zext_ln20_2_reg_496(1),
      R => '0'
    );
\zext_ln20_reg_491_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zext_ln20_reg_491[3]_i_1_n_5\,
      D => out_w_0_reg_147(2),
      Q => zext_ln20_2_reg_496(2),
      R => '0'
    );
\zext_ln20_reg_491_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zext_ln20_reg_491[3]_i_1_n_5\,
      D => out_w_0_reg_147(3),
      Q => zext_ln20_2_reg_496(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_pointwise_conv2d_fix_4 is
  port (
    \buffer_0_reg_109_reg[15]_0\ : out STD_LOGIC;
    \buffer_0_reg_109_reg[15]_1\ : out STD_LOGIC;
    \buffer_0_reg_109_reg[15]_2\ : out STD_LOGIC;
    \buffer_0_reg_109_reg[15]_3\ : out STD_LOGIC;
    \buffer_0_reg_109_reg[15]_4\ : out STD_LOGIC;
    \buffer_0_reg_109_reg[15]_5\ : out STD_LOGIC;
    \buffer_0_reg_109_reg[15]_6\ : out STD_LOGIC;
    \buffer_0_reg_109_reg[15]_7\ : out STD_LOGIC;
    \buffer_0_reg_109_reg[15]_8\ : out STD_LOGIC;
    \buffer_0_reg_109_reg[15]_9\ : out STD_LOGIC;
    \buffer_0_reg_109_reg[15]_10\ : out STD_LOGIC;
    \buffer_0_reg_109_reg[15]_11\ : out STD_LOGIC;
    \buffer_0_reg_109_reg[15]_12\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    \buffer_0_reg_109_reg[15]_13\ : out STD_LOGIC;
    \buffer_0_reg_109_reg[15]_14\ : out STD_LOGIC;
    \out_h_0_reg_87_reg[4]_0\ : out STD_LOGIC;
    grp_pointwise_conv2d_fix_4_fu_589_output_r_address0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_r_ce0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    input_r_address0 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    buffer_0_reg_142_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln145_fu_659_p2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_pointwise_conv2d_fix_4_fu_589_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_pointwise_conv2d_fix_4 : entity is "pointwise_conv2d_fix_4";
end bd_0_hls_inst_0_pointwise_conv2d_fix_4;

architecture STRUCTURE of bd_0_hls_inst_0_pointwise_conv2d_fix_4 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln23_2_fu_225_p2 : STD_LOGIC_VECTOR ( 13 downto 3 );
  signal add_ln23_2_reg_368 : STD_LOGIC_VECTOR ( 13 downto 3 );
  signal add_ln23_2_reg_3680 : STD_LOGIC;
  signal \add_ln23_2_reg_368[10]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln23_2_reg_368[10]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln23_2_reg_368[6]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln23_2_reg_368_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln23_2_reg_368_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln23_2_reg_368_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln23_2_reg_368_reg[10]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln23_2_reg_368_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln23_2_reg_368_reg[13]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln23_2_reg_368_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln23_2_reg_368_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln23_2_reg_368_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln23_2_reg_368_reg[6]_i_1_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_2__4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2__1_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_NS_fsm195_out : STD_LOGIC;
  signal buffer_0_reg_109 : STD_LOGIC;
  signal buffer_0_reg_109_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_pointwise_conv2d_fix_4_fu_589_ap_done : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_589_ap_ready : STD_LOGIC;
  signal \^grp_pointwise_conv2d_fix_4_fu_589_output_r_address0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal in_d_0_reg_121 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \in_d_0_reg_121[4]_i_2_n_5\ : STD_LOGIC;
  signal in_d_fu_215_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal in_d_reg_363 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal network_mul_mul_15s_16s_30_1_1_U65_n_10 : STD_LOGIC;
  signal network_mul_mul_15s_16s_30_1_1_U65_n_11 : STD_LOGIC;
  signal network_mul_mul_15s_16s_30_1_1_U65_n_12 : STD_LOGIC;
  signal network_mul_mul_15s_16s_30_1_1_U65_n_13 : STD_LOGIC;
  signal network_mul_mul_15s_16s_30_1_1_U65_n_14 : STD_LOGIC;
  signal network_mul_mul_15s_16s_30_1_1_U65_n_15 : STD_LOGIC;
  signal network_mul_mul_15s_16s_30_1_1_U65_n_16 : STD_LOGIC;
  signal network_mul_mul_15s_16s_30_1_1_U65_n_17 : STD_LOGIC;
  signal network_mul_mul_15s_16s_30_1_1_U65_n_18 : STD_LOGIC;
  signal network_mul_mul_15s_16s_30_1_1_U65_n_19 : STD_LOGIC;
  signal network_mul_mul_15s_16s_30_1_1_U65_n_20 : STD_LOGIC;
  signal network_mul_mul_15s_16s_30_1_1_U65_n_5 : STD_LOGIC;
  signal network_mul_mul_15s_16s_30_1_1_U65_n_6 : STD_LOGIC;
  signal network_mul_mul_15s_16s_30_1_1_U65_n_7 : STD_LOGIC;
  signal network_mul_mul_15s_16s_30_1_1_U65_n_8 : STD_LOGIC;
  signal network_mul_mul_15s_16s_30_1_1_U65_n_9 : STD_LOGIC;
  signal out_h_0_reg_87 : STD_LOGIC;
  signal out_h_fu_149_p2 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal out_h_reg_327 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \out_h_reg_327[0]_i_1_n_5\ : STD_LOGIC;
  signal \out_h_reg_327[1]_i_1_n_5\ : STD_LOGIC;
  signal out_w_0_reg_98 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_w_0_reg_980 : STD_LOGIC;
  signal out_w_fu_195_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_w_reg_345 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^output_r_ce0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal phi_mul_reg_132 : STD_LOGIC_VECTOR ( 13 downto 3 );
  signal \ram_reg_0_i_101__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_101__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_i_101__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_i_101__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_i_107__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_107__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_i_107__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_i_107__0_n_8\ : STD_LOGIC;
  signal ram_reg_0_i_107_n_5 : STD_LOGIC;
  signal ram_reg_0_i_107_n_6 : STD_LOGIC;
  signal ram_reg_0_i_107_n_7 : STD_LOGIC;
  signal ram_reg_0_i_107_n_8 : STD_LOGIC;
  signal ram_reg_0_i_122_n_5 : STD_LOGIC;
  signal ram_reg_0_i_123_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_124__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_125__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_126__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_137__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_138__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_139__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_140__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_141__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_142__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_143_n_5 : STD_LOGIC;
  signal ram_reg_0_i_144_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_165__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_166__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_167__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_168__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_169__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_179__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_180__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_181__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_i_82_n_5 : STD_LOGIC;
  signal ram_reg_0_i_82_n_6 : STD_LOGIC;
  signal ram_reg_0_i_82_n_7 : STD_LOGIC;
  signal ram_reg_0_i_82_n_8 : STD_LOGIC;
  signal \ram_reg_0_i_92__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_i_94__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_94__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_i_94__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_i_94__0_n_8\ : STD_LOGIC;
  signal \sub_ln23_reg_332[4]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln23_reg_332[5]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln23_reg_332[6]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln23_reg_332[7]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln23_reg_332[8]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln23_reg_332[9]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln23_reg_332_reg_n_5_[2]\ : STD_LOGIC;
  signal \sub_ln23_reg_332_reg_n_5_[3]\ : STD_LOGIC;
  signal \sub_ln23_reg_332_reg_n_5_[4]\ : STD_LOGIC;
  signal \sub_ln23_reg_332_reg_n_5_[5]\ : STD_LOGIC;
  signal \sub_ln23_reg_332_reg_n_5_[6]\ : STD_LOGIC;
  signal \sub_ln23_reg_332_reg_n_5_[7]\ : STD_LOGIC;
  signal \sub_ln23_reg_332_reg_n_5_[8]\ : STD_LOGIC;
  signal \sub_ln23_reg_332_reg_n_5_[9]\ : STD_LOGIC;
  signal zext_ln20_1_reg_355 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal zext_ln23_fu_163_p1 : STD_LOGIC_VECTOR ( 9 downto 5 );
  signal \NLW_add_ln23_2_reg_368_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln23_2_reg_368_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ram_reg_0_i_107__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_i_22_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_i_22_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_0_i_92__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ram_reg_0_i_92__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2__4\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__4\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \ap_CS_fsm[40]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \ap_CS_fsm[40]_i_2\ : label is "soft_lutpair204";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute SOFT_HLUTNM of \i_1_reg_421[9]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \in_d_0_reg_121[4]_i_2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \in_d_reg_363[1]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \in_d_reg_363[2]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \in_d_reg_363[3]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \in_d_reg_363[4]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \out_h_reg_327[0]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \out_h_reg_327[1]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \out_h_reg_327[2]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \out_h_reg_327[3]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \out_h_reg_327[4]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \out_w_reg_345[0]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \out_w_reg_345[1]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \out_w_reg_345[2]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \out_w_reg_345[3]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \out_w_reg_345[4]_i_1\ : label is "soft_lutpair200";
  attribute HLUTNM : string;
  attribute HLUTNM of \ram_reg_0_i_140__0\ : label is "lutpair3";
  attribute HLUTNM of \ram_reg_0_i_165__0\ : label is "lutpair2";
  attribute HLUTNM of \ram_reg_0_i_166__0\ : label is "lutpair3";
  attribute HLUTNM of \ram_reg_0_i_167__0\ : label is "lutpair2";
  attribute SOFT_HLUTNM of \sub_ln23_reg_332[4]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \sub_ln23_reg_332[5]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \sub_ln23_reg_332[6]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \sub_ln23_reg_332[7]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \sub_ln23_reg_332[8]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \sub_ln23_reg_332[9]_i_1\ : label is "soft_lutpair203";
begin
  E(0) <= \^e\(0);
  grp_pointwise_conv2d_fix_4_fu_589_output_r_address0(10 downto 0) <= \^grp_pointwise_conv2d_fix_4_fu_589_output_r_address0\(10 downto 0);
  output_r_ce0 <= \^output_r_ce0\;
\add_ln23_2_reg_368[10]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_132(9),
      O => \add_ln23_2_reg_368[10]_i_2_n_5\
    );
\add_ln23_2_reg_368[10]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_132(8),
      O => \add_ln23_2_reg_368[10]_i_3_n_5\
    );
\add_ln23_2_reg_368[6]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_132(4),
      O => \add_ln23_2_reg_368[6]_i_2_n_5\
    );
\add_ln23_2_reg_368_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_2_reg_3680,
      D => add_ln23_2_fu_225_p2(10),
      Q => add_ln23_2_reg_368(10),
      R => '0'
    );
\add_ln23_2_reg_368_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln23_2_reg_368_reg[6]_i_1_n_5\,
      CO(3) => \add_ln23_2_reg_368_reg[10]_i_1_n_5\,
      CO(2) => \add_ln23_2_reg_368_reg[10]_i_1_n_6\,
      CO(1) => \add_ln23_2_reg_368_reg[10]_i_1_n_7\,
      CO(0) => \add_ln23_2_reg_368_reg[10]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => phi_mul_reg_132(9 downto 8),
      DI(0) => '0',
      O(3 downto 0) => add_ln23_2_fu_225_p2(10 downto 7),
      S(3) => phi_mul_reg_132(10),
      S(2) => \add_ln23_2_reg_368[10]_i_2_n_5\,
      S(1) => \add_ln23_2_reg_368[10]_i_3_n_5\,
      S(0) => phi_mul_reg_132(7)
    );
\add_ln23_2_reg_368_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_2_reg_3680,
      D => add_ln23_2_fu_225_p2(11),
      Q => add_ln23_2_reg_368(11),
      R => '0'
    );
\add_ln23_2_reg_368_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_2_reg_3680,
      D => add_ln23_2_fu_225_p2(12),
      Q => add_ln23_2_reg_368(12),
      R => '0'
    );
\add_ln23_2_reg_368_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_2_reg_3680,
      D => add_ln23_2_fu_225_p2(13),
      Q => add_ln23_2_reg_368(13),
      R => '0'
    );
\add_ln23_2_reg_368_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln23_2_reg_368_reg[10]_i_1_n_5\,
      CO(3 downto 2) => \NLW_add_ln23_2_reg_368_reg[13]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln23_2_reg_368_reg[13]_i_1_n_7\,
      CO(0) => \add_ln23_2_reg_368_reg[13]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln23_2_reg_368_reg[13]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln23_2_fu_225_p2(13 downto 11),
      S(3) => '0',
      S(2 downto 0) => phi_mul_reg_132(13 downto 11)
    );
\add_ln23_2_reg_368_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_2_reg_3680,
      D => add_ln23_2_fu_225_p2(3),
      Q => add_ln23_2_reg_368(3),
      R => '0'
    );
\add_ln23_2_reg_368_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_2_reg_3680,
      D => add_ln23_2_fu_225_p2(4),
      Q => add_ln23_2_reg_368(4),
      R => '0'
    );
\add_ln23_2_reg_368_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_2_reg_3680,
      D => add_ln23_2_fu_225_p2(5),
      Q => add_ln23_2_reg_368(5),
      R => '0'
    );
\add_ln23_2_reg_368_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_2_reg_3680,
      D => add_ln23_2_fu_225_p2(6),
      Q => add_ln23_2_reg_368(6),
      R => '0'
    );
\add_ln23_2_reg_368_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln23_2_reg_368_reg[6]_i_1_n_5\,
      CO(2) => \add_ln23_2_reg_368_reg[6]_i_1_n_6\,
      CO(1) => \add_ln23_2_reg_368_reg[6]_i_1_n_7\,
      CO(0) => \add_ln23_2_reg_368_reg[6]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => phi_mul_reg_132(4),
      DI(0) => '0',
      O(3 downto 0) => add_ln23_2_fu_225_p2(6 downto 3),
      S(3 downto 2) => phi_mul_reg_132(6 downto 5),
      S(1) => \add_ln23_2_reg_368[6]_i_2_n_5\,
      S(0) => phi_mul_reg_132(3)
    );
\add_ln23_2_reg_368_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_2_reg_3680,
      D => add_ln23_2_fu_225_p2(7),
      Q => add_ln23_2_reg_368(7),
      R => '0'
    );
\add_ln23_2_reg_368_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_2_reg_3680,
      D => add_ln23_2_fu_225_p2(8),
      Q => add_ln23_2_reg_368(8),
      R => '0'
    );
\add_ln23_2_reg_368_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_2_reg_3680,
      D => add_ln23_2_fu_225_p2(9),
      Q => add_ln23_2_reg_368(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_2__4_n_5\,
      I1 => zext_ln23_fu_163_p1(9),
      I2 => zext_ln23_fu_163_p1(8),
      I3 => ap_CS_fsm_state2,
      I4 => grp_pointwise_conv2d_fix_4_fu_589_ap_start_reg,
      I5 => \ap_CS_fsm_reg_n_5_[0]\,
      O => grp_pointwise_conv2d_fix_4_fu_589_ap_done
    );
\ap_CS_fsm[0]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => zext_ln23_fu_163_p1(7),
      I1 => zext_ln23_fu_163_p1(5),
      I2 => zext_ln23_fu_163_p1(6),
      O => \ap_CS_fsm[0]_i_2__4_n_5\
    );
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_4_fu_589_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => \ap_CS_fsm[1]_i_2__1_n_5\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFFFFFFFFFF"
    )
        port map (
      I0 => out_w_0_reg_98(1),
      I1 => out_w_0_reg_98(4),
      I2 => out_w_0_reg_98(3),
      I3 => out_w_0_reg_98(2),
      I4 => out_w_0_reg_98(0),
      I5 => ap_CS_fsm_state3,
      O => \ap_CS_fsm[1]_i_2__1_n_5\
    );
\ap_CS_fsm[2]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => out_w_0_reg_980,
      I1 => \^e\(0),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(1),
      I1 => ap_NS_fsm195_out,
      I2 => Q(2),
      O => D(0)
    );
\ap_CS_fsm[3]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => ap_CS_fsm_state7,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8888"
    )
        port map (
      I0 => ap_NS_fsm195_out,
      I1 => Q(2),
      I2 => icmp_ln145_fu_659_p2,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => Q(3),
      O => D(1)
    );
\ap_CS_fsm[40]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => Q(2),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_pointwise_conv2d_fix_4_fu_589_ap_start_reg,
      I3 => grp_pointwise_conv2d_fix_4_fu_589_ap_ready,
      O => ap_NS_fsm195_out
    );
\ap_CS_fsm[40]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => zext_ln23_fu_163_p1(8),
      I2 => zext_ln23_fu_163_p1(9),
      I3 => zext_ln23_fu_163_p1(7),
      I4 => zext_ln23_fu_163_p1(5),
      I5 => zext_ln23_fu_163_p1(6),
      O => grp_pointwise_conv2d_fix_4_fu_589_ap_ready
    );
\ap_CS_fsm[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD00000000"
    )
        port map (
      I0 => in_d_0_reg_121(4),
      I1 => in_d_0_reg_121(3),
      I2 => in_d_0_reg_121(0),
      I3 => in_d_0_reg_121(2),
      I4 => in_d_0_reg_121(1),
      I5 => \^output_r_ce0\,
      O => add_ln23_2_reg_3680
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_pointwise_conv2d_fix_4_fu_589_ap_done,
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => \ap_CS_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => \ap_CS_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => \ap_CS_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^output_r_ce0\,
      R => \ap_CS_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => add_ln23_2_reg_3680,
      Q => ap_CS_fsm_state5,
      R => \ap_CS_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state5,
      Q => ap_CS_fsm_state6,
      R => \ap_CS_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state6,
      Q => ap_CS_fsm_state7,
      R => \ap_CS_fsm_reg[0]_0\(0)
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_NS_fsm195_out,
      I2 => ap_rst_n,
      I3 => icmp_ln145_fu_659_p2,
      I4 => Q(3),
      O => ap_enable_reg_pp0_iter0_reg
    );
\buffer_0_reg_109_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => network_mul_mul_15s_16s_30_1_1_U65_n_8,
      Q => buffer_0_reg_109_reg(0),
      S => buffer_0_reg_109
    );
\buffer_0_reg_109_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => network_mul_mul_15s_16s_30_1_1_U65_n_14,
      Q => buffer_0_reg_109_reg(10),
      S => buffer_0_reg_109
    );
\buffer_0_reg_109_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => network_mul_mul_15s_16s_30_1_1_U65_n_13,
      Q => buffer_0_reg_109_reg(11),
      R => buffer_0_reg_109
    );
\buffer_0_reg_109_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => network_mul_mul_15s_16s_30_1_1_U65_n_20,
      Q => buffer_0_reg_109_reg(12),
      S => buffer_0_reg_109
    );
\buffer_0_reg_109_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => network_mul_mul_15s_16s_30_1_1_U65_n_19,
      Q => buffer_0_reg_109_reg(13),
      R => buffer_0_reg_109
    );
\buffer_0_reg_109_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => network_mul_mul_15s_16s_30_1_1_U65_n_18,
      Q => buffer_0_reg_109_reg(14),
      S => buffer_0_reg_109
    );
\buffer_0_reg_109_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => network_mul_mul_15s_16s_30_1_1_U65_n_17,
      Q => buffer_0_reg_109_reg(15),
      S => buffer_0_reg_109
    );
\buffer_0_reg_109_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => network_mul_mul_15s_16s_30_1_1_U65_n_7,
      Q => buffer_0_reg_109_reg(1),
      R => buffer_0_reg_109
    );
\buffer_0_reg_109_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => network_mul_mul_15s_16s_30_1_1_U65_n_6,
      Q => buffer_0_reg_109_reg(2),
      S => buffer_0_reg_109
    );
\buffer_0_reg_109_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => network_mul_mul_15s_16s_30_1_1_U65_n_5,
      Q => buffer_0_reg_109_reg(3),
      S => buffer_0_reg_109
    );
\buffer_0_reg_109_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => network_mul_mul_15s_16s_30_1_1_U65_n_12,
      Q => buffer_0_reg_109_reg(4),
      R => buffer_0_reg_109
    );
\buffer_0_reg_109_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => network_mul_mul_15s_16s_30_1_1_U65_n_11,
      Q => buffer_0_reg_109_reg(5),
      R => buffer_0_reg_109
    );
\buffer_0_reg_109_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => network_mul_mul_15s_16s_30_1_1_U65_n_10,
      Q => buffer_0_reg_109_reg(6),
      R => buffer_0_reg_109
    );
\buffer_0_reg_109_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => network_mul_mul_15s_16s_30_1_1_U65_n_9,
      Q => buffer_0_reg_109_reg(7),
      R => buffer_0_reg_109
    );
\buffer_0_reg_109_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => network_mul_mul_15s_16s_30_1_1_U65_n_16,
      Q => buffer_0_reg_109_reg(8),
      R => buffer_0_reg_109
    );
\buffer_0_reg_109_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => network_mul_mul_15s_16s_30_1_1_U65_n_15,
      Q => buffer_0_reg_109_reg(9),
      S => buffer_0_reg_109
    );
grp_pointwise_conv2d_fix_4_fu_589_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFFFFFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_2__4_n_5\,
      I1 => zext_ln23_fu_163_p1(9),
      I2 => zext_ln23_fu_163_p1(8),
      I3 => ap_CS_fsm_state2,
      I4 => Q(1),
      I5 => grp_pointwise_conv2d_fix_4_fu_589_ap_start_reg,
      O => \out_h_0_reg_87_reg[4]_0\
    );
\i_1_reg_421[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => Q(3),
      I2 => icmp_ln145_fu_659_p2,
      I3 => ap_NS_fsm195_out,
      O => SR(0)
    );
\in_d_0_reg_121[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => ap_CS_fsm_state3,
      I2 => \in_d_0_reg_121[4]_i_2_n_5\,
      O => buffer_0_reg_109
    );
\in_d_0_reg_121[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => out_w_0_reg_98(0),
      I1 => out_w_0_reg_98(2),
      I2 => out_w_0_reg_98(3),
      I3 => out_w_0_reg_98(4),
      I4 => out_w_0_reg_98(1),
      O => \in_d_0_reg_121[4]_i_2_n_5\
    );
\in_d_0_reg_121_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_d_reg_363(0),
      Q => in_d_0_reg_121(0),
      R => buffer_0_reg_109
    );
\in_d_0_reg_121_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_d_reg_363(1),
      Q => in_d_0_reg_121(1),
      R => buffer_0_reg_109
    );
\in_d_0_reg_121_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_d_reg_363(2),
      Q => in_d_0_reg_121(2),
      R => buffer_0_reg_109
    );
\in_d_0_reg_121_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_d_reg_363(3),
      Q => in_d_0_reg_121(3),
      R => buffer_0_reg_109
    );
\in_d_0_reg_121_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_d_reg_363(4),
      Q => in_d_0_reg_121(4),
      R => buffer_0_reg_109
    );
\in_d_reg_363[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in_d_0_reg_121(0),
      O => in_d_fu_215_p2(0)
    );
\in_d_reg_363[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => in_d_0_reg_121(0),
      I1 => in_d_0_reg_121(1),
      O => in_d_fu_215_p2(1)
    );
\in_d_reg_363[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => in_d_0_reg_121(2),
      I1 => in_d_0_reg_121(1),
      I2 => in_d_0_reg_121(0),
      O => in_d_fu_215_p2(2)
    );
\in_d_reg_363[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6CCC"
    )
        port map (
      I0 => in_d_0_reg_121(0),
      I1 => in_d_0_reg_121(3),
      I2 => in_d_0_reg_121(1),
      I3 => in_d_0_reg_121(2),
      O => in_d_fu_215_p2(3)
    );
\in_d_reg_363[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => in_d_0_reg_121(1),
      I1 => in_d_0_reg_121(2),
      I2 => in_d_0_reg_121(0),
      I3 => in_d_0_reg_121(3),
      I4 => in_d_0_reg_121(4),
      O => in_d_fu_215_p2(4)
    );
\in_d_reg_363_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^output_r_ce0\,
      D => in_d_fu_215_p2(0),
      Q => in_d_reg_363(0),
      R => '0'
    );
\in_d_reg_363_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^output_r_ce0\,
      D => in_d_fu_215_p2(1),
      Q => in_d_reg_363(1),
      R => '0'
    );
\in_d_reg_363_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^output_r_ce0\,
      D => in_d_fu_215_p2(2),
      Q => in_d_reg_363(2),
      R => '0'
    );
\in_d_reg_363_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^output_r_ce0\,
      D => in_d_fu_215_p2(3),
      Q => in_d_reg_363(3),
      R => '0'
    );
\in_d_reg_363_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^output_r_ce0\,
      D => in_d_fu_215_p2(4),
      Q => in_d_reg_363(4),
      R => '0'
    );
network_mul_mul_15s_16s_30_1_1_U65: entity work.bd_0_hls_inst_0_network_mul_mul_15s_16s_30_1_1_9
     port map (
      O(3) => network_mul_mul_15s_16s_30_1_1_U65_n_5,
      O(2) => network_mul_mul_15s_16s_30_1_1_U65_n_6,
      O(1) => network_mul_mul_15s_16s_30_1_1_U65_n_7,
      O(0) => network_mul_mul_15s_16s_30_1_1_U65_n_8,
      Q(2) => ap_CS_fsm_state6,
      Q(1) => ap_CS_fsm_state5,
      Q(0) => \^output_r_ce0\,
      ap_clk => ap_clk,
      buffer_0_reg_109_reg(15 downto 0) => buffer_0_reg_109_reg(15 downto 0),
      p(3) => network_mul_mul_15s_16s_30_1_1_U65_n_9,
      p(2) => network_mul_mul_15s_16s_30_1_1_U65_n_10,
      p(1) => network_mul_mul_15s_16s_30_1_1_U65_n_11,
      p(0) => network_mul_mul_15s_16s_30_1_1_U65_n_12,
      p_0(3) => network_mul_mul_15s_16s_30_1_1_U65_n_13,
      p_0(2) => network_mul_mul_15s_16s_30_1_1_U65_n_14,
      p_0(1) => network_mul_mul_15s_16s_30_1_1_U65_n_15,
      p_0(0) => network_mul_mul_15s_16s_30_1_1_U65_n_16,
      p_1(3) => network_mul_mul_15s_16s_30_1_1_U65_n_17,
      p_1(2) => network_mul_mul_15s_16s_30_1_1_U65_n_18,
      p_1(1) => network_mul_mul_15s_16s_30_1_1_U65_n_19,
      p_1(0) => network_mul_mul_15s_16s_30_1_1_U65_n_20,
      p_2(3 downto 0) => in_d_0_reg_121(3 downto 0),
      q0(15 downto 0) => q0(15 downto 0)
    );
\out_h_0_reg_87[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_4_fu_589_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => \ap_CS_fsm[1]_i_2__1_n_5\,
      O => out_h_0_reg_87
    );
\out_h_0_reg_87[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => out_w_0_reg_98(0),
      I2 => out_w_0_reg_98(2),
      I3 => out_w_0_reg_98(3),
      I4 => out_w_0_reg_98(4),
      I5 => out_w_0_reg_98(1),
      O => ap_NS_fsm1
    );
\out_h_0_reg_87_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_h_reg_327(0),
      Q => zext_ln23_fu_163_p1(5),
      R => out_h_0_reg_87
    );
\out_h_0_reg_87_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_h_reg_327(1),
      Q => zext_ln23_fu_163_p1(6),
      R => out_h_0_reg_87
    );
\out_h_0_reg_87_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_h_reg_327(2),
      Q => zext_ln23_fu_163_p1(7),
      R => out_h_0_reg_87
    );
\out_h_0_reg_87_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_h_reg_327(3),
      Q => zext_ln23_fu_163_p1(8),
      R => out_h_0_reg_87
    );
\out_h_0_reg_87_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_h_reg_327(4),
      Q => zext_ln23_fu_163_p1(9),
      R => out_h_0_reg_87
    );
\out_h_reg_327[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln23_fu_163_p1(5),
      O => \out_h_reg_327[0]_i_1_n_5\
    );
\out_h_reg_327[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln23_fu_163_p1(5),
      I1 => zext_ln23_fu_163_p1(6),
      O => \out_h_reg_327[1]_i_1_n_5\
    );
\out_h_reg_327[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => zext_ln23_fu_163_p1(6),
      I1 => zext_ln23_fu_163_p1(5),
      I2 => zext_ln23_fu_163_p1(7),
      O => out_h_fu_149_p2(2)
    );
\out_h_reg_327[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => zext_ln23_fu_163_p1(7),
      I1 => zext_ln23_fu_163_p1(5),
      I2 => zext_ln23_fu_163_p1(6),
      I3 => zext_ln23_fu_163_p1(8),
      O => out_h_fu_149_p2(3)
    );
\out_h_reg_327[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => zext_ln23_fu_163_p1(8),
      I1 => zext_ln23_fu_163_p1(6),
      I2 => zext_ln23_fu_163_p1(5),
      I3 => zext_ln23_fu_163_p1(7),
      I4 => zext_ln23_fu_163_p1(9),
      O => out_h_fu_149_p2(4)
    );
\out_h_reg_327_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \out_h_reg_327[0]_i_1_n_5\,
      Q => out_h_reg_327(0),
      R => '0'
    );
\out_h_reg_327_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \out_h_reg_327[1]_i_1_n_5\,
      Q => out_h_reg_327(1),
      R => '0'
    );
\out_h_reg_327_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_h_fu_149_p2(2),
      Q => out_h_reg_327(2),
      R => '0'
    );
\out_h_reg_327_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_h_fu_149_p2(3),
      Q => out_h_reg_327(3),
      R => '0'
    );
\out_h_reg_327_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_h_fu_149_p2(4),
      Q => out_h_reg_327(4),
      R => '0'
    );
\out_w_0_reg_98[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F00000000"
    )
        port map (
      I0 => zext_ln23_fu_163_p1(8),
      I1 => zext_ln23_fu_163_p1(9),
      I2 => zext_ln23_fu_163_p1(7),
      I3 => zext_ln23_fu_163_p1(5),
      I4 => zext_ln23_fu_163_p1(6),
      I5 => ap_CS_fsm_state2,
      O => out_w_0_reg_980
    );
\out_w_0_reg_98[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^output_r_ce0\,
      I1 => in_d_0_reg_121(4),
      I2 => in_d_0_reg_121(3),
      I3 => in_d_0_reg_121(0),
      I4 => in_d_0_reg_121(2),
      I5 => in_d_0_reg_121(1),
      O => \^e\(0)
    );
\out_w_0_reg_98_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => out_w_reg_345(0),
      Q => out_w_0_reg_98(0),
      R => out_w_0_reg_980
    );
\out_w_0_reg_98_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => out_w_reg_345(1),
      Q => out_w_0_reg_98(1),
      R => out_w_0_reg_980
    );
\out_w_0_reg_98_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => out_w_reg_345(2),
      Q => out_w_0_reg_98(2),
      R => out_w_0_reg_980
    );
\out_w_0_reg_98_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => out_w_reg_345(3),
      Q => out_w_0_reg_98(3),
      R => out_w_0_reg_980
    );
\out_w_0_reg_98_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => out_w_reg_345(4),
      Q => out_w_0_reg_98(4),
      R => out_w_0_reg_980
    );
\out_w_reg_345[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_w_0_reg_98(0),
      O => out_w_fu_195_p2(0)
    );
\out_w_reg_345[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_w_0_reg_98(0),
      I1 => out_w_0_reg_98(1),
      O => out_w_fu_195_p2(1)
    );
\out_w_reg_345[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => out_w_0_reg_98(1),
      I1 => out_w_0_reg_98(0),
      I2 => out_w_0_reg_98(2),
      O => out_w_fu_195_p2(2)
    );
\out_w_reg_345[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => out_w_0_reg_98(2),
      I1 => out_w_0_reg_98(0),
      I2 => out_w_0_reg_98(1),
      I3 => out_w_0_reg_98(3),
      O => out_w_fu_195_p2(3)
    );
\out_w_reg_345[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FF00"
    )
        port map (
      I0 => out_w_0_reg_98(3),
      I1 => out_w_0_reg_98(2),
      I2 => out_w_0_reg_98(1),
      I3 => out_w_0_reg_98(4),
      I4 => out_w_0_reg_98(0),
      O => out_w_fu_195_p2(4)
    );
\out_w_reg_345_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_w_fu_195_p2(0),
      Q => out_w_reg_345(0),
      R => '0'
    );
\out_w_reg_345_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_w_fu_195_p2(1),
      Q => out_w_reg_345(1),
      R => '0'
    );
\out_w_reg_345_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_w_fu_195_p2(2),
      Q => out_w_reg_345(2),
      R => '0'
    );
\out_w_reg_345_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_w_fu_195_p2(3),
      Q => out_w_reg_345(3),
      R => '0'
    );
\out_w_reg_345_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_w_fu_195_p2(4),
      Q => out_w_reg_345(4),
      R => '0'
    );
\phi_mul_reg_132_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln23_2_reg_368(10),
      Q => phi_mul_reg_132(10),
      R => buffer_0_reg_109
    );
\phi_mul_reg_132_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln23_2_reg_368(11),
      Q => phi_mul_reg_132(11),
      R => buffer_0_reg_109
    );
\phi_mul_reg_132_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln23_2_reg_368(12),
      Q => phi_mul_reg_132(12),
      R => buffer_0_reg_109
    );
\phi_mul_reg_132_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln23_2_reg_368(13),
      Q => phi_mul_reg_132(13),
      R => buffer_0_reg_109
    );
\phi_mul_reg_132_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln23_2_reg_368(3),
      Q => phi_mul_reg_132(3),
      R => buffer_0_reg_109
    );
\phi_mul_reg_132_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln23_2_reg_368(4),
      Q => phi_mul_reg_132(4),
      R => buffer_0_reg_109
    );
\phi_mul_reg_132_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln23_2_reg_368(5),
      Q => phi_mul_reg_132(5),
      R => buffer_0_reg_109
    );
\phi_mul_reg_132_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln23_2_reg_368(6),
      Q => phi_mul_reg_132(6),
      R => buffer_0_reg_109
    );
\phi_mul_reg_132_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln23_2_reg_368(7),
      Q => phi_mul_reg_132(7),
      R => buffer_0_reg_109
    );
\phi_mul_reg_132_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln23_2_reg_368(8),
      Q => phi_mul_reg_132(8),
      R => buffer_0_reg_109
    );
\phi_mul_reg_132_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln23_2_reg_368(9),
      Q => phi_mul_reg_132(9),
      R => buffer_0_reg_109
    );
\ram_reg_0_i_101__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_107_n_5,
      CO(3) => \ram_reg_0_i_101__0_n_5\,
      CO(2) => \ram_reg_0_i_101__0_n_6\,
      CO(1) => \ram_reg_0_i_101__0_n_7\,
      CO(0) => \ram_reg_0_i_101__0_n_8\,
      CYINIT => '0',
      DI(3) => \ram_reg_0_i_137__0_n_5\,
      DI(2) => \ram_reg_0_i_138__0_n_5\,
      DI(1) => \ram_reg_0_i_139__0_n_5\,
      DI(0) => \ram_reg_0_i_140__0_n_5\,
      O(3 downto 0) => input_r_address0(7 downto 4),
      S(3) => \ram_reg_0_i_141__0_n_5\,
      S(2) => \ram_reg_0_i_142__0_n_5\,
      S(1) => ram_reg_0_i_143_n_5,
      S(0) => ram_reg_0_i_144_n_5
    );
ram_reg_0_i_107: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_107_n_5,
      CO(2) => ram_reg_0_i_107_n_6,
      CO(1) => ram_reg_0_i_107_n_7,
      CO(0) => ram_reg_0_i_107_n_8,
      CYINIT => '0',
      DI(3) => \ram_reg_0_i_165__0_n_5\,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => input_r_address0(3 downto 0),
      S(3) => \ram_reg_0_i_166__0_n_5\,
      S(2) => \ram_reg_0_i_167__0_n_5\,
      S(1) => \ram_reg_0_i_168__0_n_5\,
      S(0) => \ram_reg_0_i_169__0_n_5\
    );
\ram_reg_0_i_107__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_i_107__0_n_5\,
      CO(2) => \ram_reg_0_i_107__0_n_6\,
      CO(1) => \ram_reg_0_i_107__0_n_7\,
      CO(0) => \ram_reg_0_i_107__0_n_8\,
      CYINIT => '0',
      DI(3) => \sub_ln23_reg_332_reg_n_5_[5]\,
      DI(2) => \sub_ln23_reg_332_reg_n_5_[4]\,
      DI(1) => \sub_ln23_reg_332_reg_n_5_[3]\,
      DI(0) => \sub_ln23_reg_332_reg_n_5_[2]\,
      O(3 downto 1) => \^grp_pointwise_conv2d_fix_4_fu_589_output_r_address0\(5 downto 3),
      O(0) => \NLW_ram_reg_0_i_107__0_O_UNCONNECTED\(0),
      S(3) => \sub_ln23_reg_332_reg_n_5_[5]\,
      S(2) => \ram_reg_0_i_179__0_n_5\,
      S(1) => \ram_reg_0_i_180__0_n_5\,
      S(0) => \ram_reg_0_i_181__0_n_5\
    );
\ram_reg_0_i_117__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sub_ln23_reg_332_reg_n_5_[2]\,
      I1 => zext_ln20_1_reg_355(2),
      O => \^grp_pointwise_conv2d_fix_4_fu_589_output_r_address0\(2)
    );
ram_reg_0_i_122: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sub_ln23_reg_332_reg_n_5_[8]\,
      I1 => phi_mul_reg_132(8),
      O => ram_reg_0_i_122_n_5
    );
ram_reg_0_i_123: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sub_ln23_reg_332_reg_n_5_[7]\,
      I1 => phi_mul_reg_132(7),
      O => ram_reg_0_i_123_n_5
    );
\ram_reg_0_i_124__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sub_ln23_reg_332_reg_n_5_[9]\,
      I1 => phi_mul_reg_132(9),
      I2 => phi_mul_reg_132(10),
      O => \ram_reg_0_i_124__0_n_5\
    );
\ram_reg_0_i_125__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \sub_ln23_reg_332_reg_n_5_[8]\,
      I1 => phi_mul_reg_132(8),
      I2 => phi_mul_reg_132(9),
      I3 => \sub_ln23_reg_332_reg_n_5_[9]\,
      O => \ram_reg_0_i_125__0_n_5\
    );
\ram_reg_0_i_126__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \sub_ln23_reg_332_reg_n_5_[7]\,
      I1 => phi_mul_reg_132(7),
      I2 => phi_mul_reg_132(8),
      I3 => \sub_ln23_reg_332_reg_n_5_[8]\,
      O => \ram_reg_0_i_126__0_n_5\
    );
\ram_reg_0_i_137__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sub_ln23_reg_332_reg_n_5_[6]\,
      I1 => phi_mul_reg_132(6),
      O => \ram_reg_0_i_137__0_n_5\
    );
\ram_reg_0_i_138__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sub_ln23_reg_332_reg_n_5_[5]\,
      I1 => phi_mul_reg_132(5),
      O => \ram_reg_0_i_138__0_n_5\
    );
\ram_reg_0_i_139__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => phi_mul_reg_132(4),
      I1 => zext_ln20_1_reg_355(4),
      I2 => \sub_ln23_reg_332_reg_n_5_[4]\,
      O => \ram_reg_0_i_139__0_n_5\
    );
\ram_reg_0_i_140__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => phi_mul_reg_132(3),
      I1 => zext_ln20_1_reg_355(3),
      I2 => \sub_ln23_reg_332_reg_n_5_[3]\,
      O => \ram_reg_0_i_140__0_n_5\
    );
\ram_reg_0_i_141__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \sub_ln23_reg_332_reg_n_5_[6]\,
      I1 => phi_mul_reg_132(6),
      I2 => phi_mul_reg_132(7),
      I3 => \sub_ln23_reg_332_reg_n_5_[7]\,
      O => \ram_reg_0_i_141__0_n_5\
    );
\ram_reg_0_i_142__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \sub_ln23_reg_332_reg_n_5_[5]\,
      I1 => phi_mul_reg_132(5),
      I2 => phi_mul_reg_132(6),
      I3 => \sub_ln23_reg_332_reg_n_5_[6]\,
      O => \ram_reg_0_i_142__0_n_5\
    );
ram_reg_0_i_143: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \sub_ln23_reg_332_reg_n_5_[4]\,
      I1 => zext_ln20_1_reg_355(4),
      I2 => phi_mul_reg_132(4),
      I3 => phi_mul_reg_132(5),
      I4 => \sub_ln23_reg_332_reg_n_5_[5]\,
      O => ram_reg_0_i_143_n_5
    );
ram_reg_0_i_144: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ram_reg_0_i_140__0_n_5\,
      I1 => zext_ln20_1_reg_355(4),
      I2 => phi_mul_reg_132(4),
      I3 => \sub_ln23_reg_332_reg_n_5_[4]\,
      O => ram_reg_0_i_144_n_5
    );
\ram_reg_0_i_165__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln20_1_reg_355(2),
      I1 => \sub_ln23_reg_332_reg_n_5_[2]\,
      O => \ram_reg_0_i_165__0_n_5\
    );
\ram_reg_0_i_166__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => phi_mul_reg_132(3),
      I1 => zext_ln20_1_reg_355(3),
      I2 => \sub_ln23_reg_332_reg_n_5_[3]\,
      I3 => \ram_reg_0_i_165__0_n_5\,
      O => \ram_reg_0_i_166__0_n_5\
    );
\ram_reg_0_i_167__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln20_1_reg_355(2),
      I1 => \sub_ln23_reg_332_reg_n_5_[2]\,
      O => \ram_reg_0_i_167__0_n_5\
    );
\ram_reg_0_i_168__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^grp_pointwise_conv2d_fix_4_fu_589_output_r_address0\(1),
      O => \ram_reg_0_i_168__0_n_5\
    );
\ram_reg_0_i_169__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^grp_pointwise_conv2d_fix_4_fu_589_output_r_address0\(0),
      O => \ram_reg_0_i_169__0_n_5\
    );
\ram_reg_0_i_179__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sub_ln23_reg_332_reg_n_5_[4]\,
      I1 => zext_ln20_1_reg_355(4),
      O => \ram_reg_0_i_179__0_n_5\
    );
\ram_reg_0_i_180__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sub_ln23_reg_332_reg_n_5_[3]\,
      I1 => zext_ln20_1_reg_355(3),
      O => \ram_reg_0_i_180__0_n_5\
    );
\ram_reg_0_i_181__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sub_ln23_reg_332_reg_n_5_[2]\,
      I1 => zext_ln20_1_reg_355(2),
      O => \ram_reg_0_i_181__0_n_5\
    );
ram_reg_0_i_22: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_82_n_5,
      CO(3 downto 1) => NLW_ram_reg_0_i_22_CO_UNCONNECTED(3 downto 1),
      CO(0) => \^grp_pointwise_conv2d_fix_4_fu_589_output_r_address0\(10),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ram_reg_0_i_22_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"0001"
    );
ram_reg_0_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444400F044440000"
    )
        port map (
      I0 => buffer_0_reg_109_reg(15),
      I1 => buffer_0_reg_109_reg(1),
      I2 => buffer_0_reg_142_reg(1),
      I3 => buffer_0_reg_142_reg(15),
      I4 => Q(2),
      I5 => Q(0),
      O => \buffer_0_reg_109_reg[15]_11\
    );
ram_reg_0_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444400F044440000"
    )
        port map (
      I0 => buffer_0_reg_109_reg(15),
      I1 => buffer_0_reg_109_reg(0),
      I2 => buffer_0_reg_142_reg(0),
      I3 => buffer_0_reg_142_reg(15),
      I4 => Q(2),
      I5 => Q(0),
      O => \buffer_0_reg_109_reg[15]_12\
    );
ram_reg_0_i_82: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_i_107__0_n_5\,
      CO(3) => ram_reg_0_i_82_n_5,
      CO(2) => ram_reg_0_i_82_n_6,
      CO(1) => ram_reg_0_i_82_n_7,
      CO(0) => ram_reg_0_i_82_n_8,
      CYINIT => '0',
      DI(3) => \sub_ln23_reg_332_reg_n_5_[9]\,
      DI(2) => \sub_ln23_reg_332_reg_n_5_[8]\,
      DI(1) => \sub_ln23_reg_332_reg_n_5_[7]\,
      DI(0) => \sub_ln23_reg_332_reg_n_5_[6]\,
      O(3 downto 0) => \^grp_pointwise_conv2d_fix_4_fu_589_output_r_address0\(9 downto 6),
      S(3) => \sub_ln23_reg_332_reg_n_5_[9]\,
      S(2) => \sub_ln23_reg_332_reg_n_5_[8]\,
      S(1) => \sub_ln23_reg_332_reg_n_5_[7]\,
      S(0) => \sub_ln23_reg_332_reg_n_5_[6]\
    );
\ram_reg_0_i_92__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_i_94__0_n_5\,
      CO(3 downto 1) => \NLW_ram_reg_0_i_92__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \ram_reg_0_i_92__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_ram_reg_0_i_92__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => input_r_address0(13 downto 12),
      S(3 downto 2) => B"00",
      S(1 downto 0) => phi_mul_reg_132(13 downto 12)
    );
\ram_reg_0_i_94__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_i_101__0_n_5\,
      CO(3) => \ram_reg_0_i_94__0_n_5\,
      CO(2) => \ram_reg_0_i_94__0_n_6\,
      CO(1) => \ram_reg_0_i_94__0_n_7\,
      CO(0) => \ram_reg_0_i_94__0_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => phi_mul_reg_132(10),
      DI(1) => ram_reg_0_i_122_n_5,
      DI(0) => ram_reg_0_i_123_n_5,
      O(3 downto 0) => input_r_address0(11 downto 8),
      S(3) => phi_mul_reg_132(11),
      S(2) => \ram_reg_0_i_124__0_n_5\,
      S(1) => \ram_reg_0_i_125__0_n_5\,
      S(0) => \ram_reg_0_i_126__0_n_5\
    );
ram_reg_1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444400F044440000"
    )
        port map (
      I0 => buffer_0_reg_109_reg(15),
      I1 => buffer_0_reg_109_reg(3),
      I2 => buffer_0_reg_142_reg(3),
      I3 => buffer_0_reg_142_reg(15),
      I4 => Q(2),
      I5 => Q(0),
      O => \buffer_0_reg_109_reg[15]_9\
    );
ram_reg_1_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444400F044440000"
    )
        port map (
      I0 => buffer_0_reg_109_reg(15),
      I1 => buffer_0_reg_109_reg(2),
      I2 => buffer_0_reg_142_reg(2),
      I3 => buffer_0_reg_142_reg(15),
      I4 => Q(2),
      I5 => Q(0),
      O => \buffer_0_reg_109_reg[15]_10\
    );
ram_reg_2_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444400F044440000"
    )
        port map (
      I0 => buffer_0_reg_109_reg(15),
      I1 => buffer_0_reg_109_reg(5),
      I2 => buffer_0_reg_142_reg(5),
      I3 => buffer_0_reg_142_reg(15),
      I4 => Q(2),
      I5 => Q(0),
      O => \buffer_0_reg_109_reg[15]_14\
    );
ram_reg_2_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444400F044440000"
    )
        port map (
      I0 => buffer_0_reg_109_reg(15),
      I1 => buffer_0_reg_109_reg(4),
      I2 => buffer_0_reg_142_reg(4),
      I3 => buffer_0_reg_142_reg(15),
      I4 => Q(2),
      I5 => Q(0),
      O => \buffer_0_reg_109_reg[15]_8\
    );
ram_reg_3_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444400F044440000"
    )
        port map (
      I0 => buffer_0_reg_109_reg(15),
      I1 => buffer_0_reg_109_reg(7),
      I2 => buffer_0_reg_142_reg(7),
      I3 => buffer_0_reg_142_reg(15),
      I4 => Q(2),
      I5 => Q(0),
      O => \buffer_0_reg_109_reg[15]_7\
    );
ram_reg_3_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444400F044440000"
    )
        port map (
      I0 => buffer_0_reg_109_reg(15),
      I1 => buffer_0_reg_109_reg(6),
      I2 => buffer_0_reg_142_reg(6),
      I3 => buffer_0_reg_142_reg(15),
      I4 => Q(2),
      I5 => Q(0),
      O => \buffer_0_reg_109_reg[15]_13\
    );
ram_reg_4_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444400F044440000"
    )
        port map (
      I0 => buffer_0_reg_109_reg(15),
      I1 => buffer_0_reg_109_reg(9),
      I2 => buffer_0_reg_142_reg(9),
      I3 => buffer_0_reg_142_reg(15),
      I4 => Q(2),
      I5 => Q(0),
      O => \buffer_0_reg_109_reg[15]_5\
    );
ram_reg_4_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444400F044440000"
    )
        port map (
      I0 => buffer_0_reg_109_reg(15),
      I1 => buffer_0_reg_109_reg(8),
      I2 => buffer_0_reg_142_reg(8),
      I3 => buffer_0_reg_142_reg(15),
      I4 => Q(2),
      I5 => Q(0),
      O => \buffer_0_reg_109_reg[15]_6\
    );
ram_reg_5_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444400F044440000"
    )
        port map (
      I0 => buffer_0_reg_109_reg(15),
      I1 => buffer_0_reg_109_reg(11),
      I2 => buffer_0_reg_142_reg(11),
      I3 => buffer_0_reg_142_reg(15),
      I4 => Q(2),
      I5 => Q(0),
      O => \buffer_0_reg_109_reg[15]_3\
    );
ram_reg_5_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444400F044440000"
    )
        port map (
      I0 => buffer_0_reg_109_reg(15),
      I1 => buffer_0_reg_109_reg(10),
      I2 => buffer_0_reg_142_reg(10),
      I3 => buffer_0_reg_142_reg(15),
      I4 => Q(2),
      I5 => Q(0),
      O => \buffer_0_reg_109_reg[15]_4\
    );
ram_reg_6_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444400F044440000"
    )
        port map (
      I0 => buffer_0_reg_109_reg(15),
      I1 => buffer_0_reg_109_reg(13),
      I2 => buffer_0_reg_142_reg(13),
      I3 => buffer_0_reg_142_reg(15),
      I4 => Q(2),
      I5 => Q(0),
      O => \buffer_0_reg_109_reg[15]_1\
    );
ram_reg_6_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444400F044440000"
    )
        port map (
      I0 => buffer_0_reg_109_reg(15),
      I1 => buffer_0_reg_109_reg(12),
      I2 => buffer_0_reg_142_reg(12),
      I3 => buffer_0_reg_142_reg(15),
      I4 => Q(2),
      I5 => Q(0),
      O => \buffer_0_reg_109_reg[15]_2\
    );
ram_reg_7_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444400F044440000"
    )
        port map (
      I0 => buffer_0_reg_109_reg(15),
      I1 => buffer_0_reg_109_reg(14),
      I2 => buffer_0_reg_142_reg(14),
      I3 => buffer_0_reg_142_reg(15),
      I4 => Q(2),
      I5 => Q(0),
      O => \buffer_0_reg_109_reg[15]_0\
    );
\sub_ln23_reg_332[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"36"
    )
        port map (
      I0 => zext_ln23_fu_163_p1(6),
      I1 => zext_ln23_fu_163_p1(7),
      I2 => zext_ln23_fu_163_p1(5),
      O => \sub_ln23_reg_332[4]_i_1_n_5\
    );
\sub_ln23_reg_332[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C3D2"
    )
        port map (
      I0 => zext_ln23_fu_163_p1(7),
      I1 => zext_ln23_fu_163_p1(5),
      I2 => zext_ln23_fu_163_p1(8),
      I3 => zext_ln23_fu_163_p1(6),
      O => \sub_ln23_reg_332[5]_i_1_n_5\
    );
\sub_ln23_reg_332[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F30C0DF2"
    )
        port map (
      I0 => zext_ln23_fu_163_p1(7),
      I1 => zext_ln23_fu_163_p1(5),
      I2 => zext_ln23_fu_163_p1(8),
      I3 => zext_ln23_fu_163_p1(9),
      I4 => zext_ln23_fu_163_p1(6),
      O => \sub_ln23_reg_332[6]_i_1_n_5\
    );
\sub_ln23_reg_332[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"71508EAE"
    )
        port map (
      I0 => zext_ln23_fu_163_p1(9),
      I1 => zext_ln23_fu_163_p1(8),
      I2 => zext_ln23_fu_163_p1(6),
      I3 => zext_ln23_fu_163_p1(5),
      I4 => zext_ln23_fu_163_p1(7),
      O => \sub_ln23_reg_332[7]_i_1_n_5\
    );
\sub_ln23_reg_332[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEE1500"
    )
        port map (
      I0 => zext_ln23_fu_163_p1(7),
      I1 => zext_ln23_fu_163_p1(6),
      I2 => zext_ln23_fu_163_p1(5),
      I3 => zext_ln23_fu_163_p1(9),
      I4 => zext_ln23_fu_163_p1(8),
      O => \sub_ln23_reg_332[8]_i_1_n_5\
    );
\sub_ln23_reg_332[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00EA00"
    )
        port map (
      I0 => zext_ln23_fu_163_p1(7),
      I1 => zext_ln23_fu_163_p1(6),
      I2 => zext_ln23_fu_163_p1(5),
      I3 => zext_ln23_fu_163_p1(9),
      I4 => zext_ln23_fu_163_p1(8),
      O => \sub_ln23_reg_332[9]_i_1_n_5\
    );
\sub_ln23_reg_332_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_980,
      D => zext_ln23_fu_163_p1(5),
      Q => \sub_ln23_reg_332_reg_n_5_[2]\,
      R => '0'
    );
\sub_ln23_reg_332_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_980,
      D => \out_h_reg_327[1]_i_1_n_5\,
      Q => \sub_ln23_reg_332_reg_n_5_[3]\,
      R => '0'
    );
\sub_ln23_reg_332_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_980,
      D => \sub_ln23_reg_332[4]_i_1_n_5\,
      Q => \sub_ln23_reg_332_reg_n_5_[4]\,
      R => '0'
    );
\sub_ln23_reg_332_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_980,
      D => \sub_ln23_reg_332[5]_i_1_n_5\,
      Q => \sub_ln23_reg_332_reg_n_5_[5]\,
      R => '0'
    );
\sub_ln23_reg_332_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_980,
      D => \sub_ln23_reg_332[6]_i_1_n_5\,
      Q => \sub_ln23_reg_332_reg_n_5_[6]\,
      R => '0'
    );
\sub_ln23_reg_332_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_980,
      D => \sub_ln23_reg_332[7]_i_1_n_5\,
      Q => \sub_ln23_reg_332_reg_n_5_[7]\,
      R => '0'
    );
\sub_ln23_reg_332_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_980,
      D => \sub_ln23_reg_332[8]_i_1_n_5\,
      Q => \sub_ln23_reg_332_reg_n_5_[8]\,
      R => '0'
    );
\sub_ln23_reg_332_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_reg_980,
      D => \sub_ln23_reg_332[9]_i_1_n_5\,
      Q => \sub_ln23_reg_332_reg_n_5_[9]\,
      R => '0'
    );
\zext_ln20_reg_350[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00000000"
    )
        port map (
      I0 => out_w_0_reg_98(1),
      I1 => out_w_0_reg_98(4),
      I2 => out_w_0_reg_98(3),
      I3 => out_w_0_reg_98(2),
      I4 => out_w_0_reg_98(0),
      I5 => ap_CS_fsm_state3,
      O => p_0_in
    );
\zext_ln20_reg_350_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => out_w_0_reg_98(0),
      Q => \^grp_pointwise_conv2d_fix_4_fu_589_output_r_address0\(0),
      R => '0'
    );
\zext_ln20_reg_350_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => out_w_0_reg_98(1),
      Q => \^grp_pointwise_conv2d_fix_4_fu_589_output_r_address0\(1),
      R => '0'
    );
\zext_ln20_reg_350_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => out_w_0_reg_98(2),
      Q => zext_ln20_1_reg_355(2),
      R => '0'
    );
\zext_ln20_reg_350_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => out_w_0_reg_98(3),
      Q => zext_ln20_1_reg_355(3),
      R => '0'
    );
\zext_ln20_reg_350_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => out_w_0_reg_98(4),
      Q => zext_ln20_1_reg_355(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_network is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    input_data_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_data_TVALID : in STD_LOGIC;
    input_data_TREADY : out STD_LOGIC;
    input_data_TKEEP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_TSTRB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_data_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_data_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_data_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    output_data_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_data_TVALID : out STD_LOGIC;
    output_data_TREADY : in STD_LOGIC;
    output_data_TKEEP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_TSTRB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_data_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_data_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_data_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_S_AXI_AXILITES_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH of bd_0_hls_inst_0_network : entity is 5;
  attribute C_S_AXI_AXILITES_DATA_WIDTH : integer;
  attribute C_S_AXI_AXILITES_DATA_WIDTH of bd_0_hls_inst_0_network : entity is 32;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH : integer;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH of bd_0_hls_inst_0_network : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of bd_0_hls_inst_0_network : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of bd_0_hls_inst_0_network : entity is 4;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_network : entity is "network";
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of bd_0_hls_inst_0_network : entity is "45'b000010000000000000000000000000000000000000000";
  attribute ap_ST_fsm_pp1_stage0 : string;
  attribute ap_ST_fsm_pp1_stage0 of bd_0_hls_inst_0_network : entity is "45'b001000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000000000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000000000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000000000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000000000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000000000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000000000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000100000000000000000000000";
  attribute ap_ST_fsm_state25 : string;
  attribute ap_ST_fsm_state25 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000001000000000000000000000000";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000010000000000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000100000000000000000000000000";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of bd_0_hls_inst_0_network : entity is "45'b000000000000000001000000000000000000000000000";
  attribute ap_ST_fsm_state29 : string;
  attribute ap_ST_fsm_state29 of bd_0_hls_inst_0_network : entity is "45'b000000000000000010000000000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000000000000000000000000100";
  attribute ap_ST_fsm_state30 : string;
  attribute ap_ST_fsm_state30 of bd_0_hls_inst_0_network : entity is "45'b000000000000000100000000000000000000000000000";
  attribute ap_ST_fsm_state31 : string;
  attribute ap_ST_fsm_state31 of bd_0_hls_inst_0_network : entity is "45'b000000000000001000000000000000000000000000000";
  attribute ap_ST_fsm_state32 : string;
  attribute ap_ST_fsm_state32 of bd_0_hls_inst_0_network : entity is "45'b000000000000010000000000000000000000000000000";
  attribute ap_ST_fsm_state33 : string;
  attribute ap_ST_fsm_state33 of bd_0_hls_inst_0_network : entity is "45'b000000000000100000000000000000000000000000000";
  attribute ap_ST_fsm_state34 : string;
  attribute ap_ST_fsm_state34 of bd_0_hls_inst_0_network : entity is "45'b000000000001000000000000000000000000000000000";
  attribute ap_ST_fsm_state35 : string;
  attribute ap_ST_fsm_state35 of bd_0_hls_inst_0_network : entity is "45'b000000000010000000000000000000000000000000000";
  attribute ap_ST_fsm_state36 : string;
  attribute ap_ST_fsm_state36 of bd_0_hls_inst_0_network : entity is "45'b000000000100000000000000000000000000000000000";
  attribute ap_ST_fsm_state37 : string;
  attribute ap_ST_fsm_state37 of bd_0_hls_inst_0_network : entity is "45'b000000001000000000000000000000000000000000000";
  attribute ap_ST_fsm_state38 : string;
  attribute ap_ST_fsm_state38 of bd_0_hls_inst_0_network : entity is "45'b000000010000000000000000000000000000000000000";
  attribute ap_ST_fsm_state39 : string;
  attribute ap_ST_fsm_state39 of bd_0_hls_inst_0_network : entity is "45'b000000100000000000000000000000000000000000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000000000000000000000001000";
  attribute ap_ST_fsm_state40 : string;
  attribute ap_ST_fsm_state40 of bd_0_hls_inst_0_network : entity is "45'b000001000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state43 : string;
  attribute ap_ST_fsm_state43 of bd_0_hls_inst_0_network : entity is "45'b000100000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state47 : string;
  attribute ap_ST_fsm_state47 of bd_0_hls_inst_0_network : entity is "45'b010000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state48 : string;
  attribute ap_ST_fsm_state48 of bd_0_hls_inst_0_network : entity is "45'b100000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000000000000000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000000000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000000000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000000000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of bd_0_hls_inst_0_network : entity is "45'b000000000000000000000000000000000000100000000";
  attribute hls_module : string;
  attribute hls_module of bd_0_hls_inst_0_network : entity is "yes";
end bd_0_hls_inst_0_network;

architecture STRUCTURE of bd_0_hls_inst_0_network is
  signal \<const0>\ : STD_LOGIC;
  signal MemBank_A_U_n_11 : STD_LOGIC;
  signal MemBank_A_U_n_12 : STD_LOGIC;
  signal MemBank_A_U_n_13 : STD_LOGIC;
  signal MemBank_A_U_n_14 : STD_LOGIC;
  signal MemBank_A_U_n_15 : STD_LOGIC;
  signal MemBank_A_U_n_16 : STD_LOGIC;
  signal MemBank_A_U_n_17 : STD_LOGIC;
  signal MemBank_A_U_n_18 : STD_LOGIC;
  signal MemBank_A_U_n_8 : STD_LOGIC;
  signal MemBank_A_U_n_9 : STD_LOGIC;
  signal MemBank_A_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal MemBank_B_U_n_22 : STD_LOGIC;
  signal MemBank_B_U_n_25 : STD_LOGIC;
  signal MemBank_B_U_n_27 : STD_LOGIC;
  signal MemBank_B_U_n_28 : STD_LOGIC;
  signal MemBank_B_U_n_29 : STD_LOGIC;
  signal MemBank_B_U_n_30 : STD_LOGIC;
  signal MemBank_B_U_n_31 : STD_LOGIC;
  signal MemBank_B_U_n_32 : STD_LOGIC;
  signal MemBank_B_U_n_33 : STD_LOGIC;
  signal MemBank_B_U_n_34 : STD_LOGIC;
  signal MemBank_B_U_n_35 : STD_LOGIC;
  signal MemBank_B_U_n_36 : STD_LOGIC;
  signal MemBank_B_U_n_37 : STD_LOGIC;
  signal MemBank_B_U_n_38 : STD_LOGIC;
  signal MemBank_B_U_n_39 : STD_LOGIC;
  signal MemBank_B_U_n_40 : STD_LOGIC;
  signal MemBank_B_U_n_41 : STD_LOGIC;
  signal MemBank_B_U_n_42 : STD_LOGIC;
  signal MemBank_B_U_n_43 : STD_LOGIC;
  signal MemBank_B_U_n_44 : STD_LOGIC;
  signal MemBank_B_U_n_45 : STD_LOGIC;
  signal MemBank_B_U_n_46 : STD_LOGIC;
  signal MemBank_B_U_n_47 : STD_LOGIC;
  signal MemBank_B_U_n_48 : STD_LOGIC;
  signal MemBank_B_U_n_49 : STD_LOGIC;
  signal MemBank_B_U_n_50 : STD_LOGIC;
  signal MemBank_B_U_n_51 : STD_LOGIC;
  signal MemBank_B_U_n_52 : STD_LOGIC;
  signal MemBank_B_U_n_53 : STD_LOGIC;
  signal MemBank_B_U_n_54 : STD_LOGIC;
  signal MemBank_B_U_n_55 : STD_LOGIC;
  signal MemBank_B_U_n_56 : STD_LOGIC;
  signal MemBank_B_U_n_57 : STD_LOGIC;
  signal MemBank_B_address01 : STD_LOGIC;
  signal MemBank_B_address010_out : STD_LOGIC;
  signal MemBank_B_address01101_out : STD_LOGIC;
  signal MemBank_B_address011_out : STD_LOGIC;
  signal MemBank_B_address012_out : STD_LOGIC;
  signal MemBank_B_ce01 : STD_LOGIC;
  signal MemBank_B_d0 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal MemBank_B_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal MemBank_Out_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal SeparableConv2D_1_w_1_ce0 : STD_LOGIC;
  signal SeparableConv2D_1_w_1_q0 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal SeparableConv2D_2_w_1_ce0 : STD_LOGIC;
  signal SeparableConv2D_2_w_1_q0 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal SeparableConv2D_3_w_1_ce0 : STD_LOGIC;
  signal SeparableConv2D_4_w_1_ce0 : STD_LOGIC;
  signal \ap_CS_fsm[41]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[42]_i_2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[43]_i_3_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[10]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[12]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[15]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[16]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[18]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[20]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[23]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[24]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[26]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[28]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[2]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[31]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[32]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[34]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[36]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[39]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[43]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[44]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[8]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state15 : STD_LOGIC;
  signal ap_CS_fsm_state18 : STD_LOGIC;
  signal ap_CS_fsm_state20 : STD_LOGIC;
  signal ap_CS_fsm_state22 : STD_LOGIC;
  signal ap_CS_fsm_state23 : STD_LOGIC;
  signal ap_CS_fsm_state26 : STD_LOGIC;
  signal ap_CS_fsm_state28 : STD_LOGIC;
  signal ap_CS_fsm_state30 : STD_LOGIC;
  signal ap_CS_fsm_state31 : STD_LOGIC;
  signal ap_CS_fsm_state34 : STD_LOGIC;
  signal ap_CS_fsm_state36 : STD_LOGIC;
  signal ap_CS_fsm_state38 : STD_LOGIC;
  signal ap_CS_fsm_state39 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state43 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state7_0 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal ap_block_pp1_stage0_subdone : STD_LOGIC;
  signal ap_done : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_i_1_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_i_1_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_reg_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter2_i_1_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter2_reg_n_5 : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal buffer_0_reg_142_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal clear : STD_LOGIC;
  signal data5 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_ap_start_reg : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_input_r_address0 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal grp_depthwise_conv2d_fix_1_fu_485_input_r_ce0 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_kernel_0_address0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal grp_depthwise_conv2d_fix_1_fu_485_kernel_0_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_depthwise_conv2d_fix_1_fu_485_n_10 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_n_11 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_n_12 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_n_13 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_n_14 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_n_19 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_n_20 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_n_21 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_n_22 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_n_23 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_n_24 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_n_25 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_n_26 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_n_27 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_n_28 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_n_29 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_n_30 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_n_31 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_n_32 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_n_33 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_n_34 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_n_38 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_n_39 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_n_40 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_n_41 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_n_43 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_n_44 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_n_45 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_n_46 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_n_47 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_n_48 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_n_49 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_n_5 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_n_50 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_n_51 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_n_52 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_n_53 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_n_54 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_n_6 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_n_7 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_n_8 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_n_9 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_485_output_r_ce0 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_461_ap_start_reg : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_461_input_r_address0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_depthwise_conv2d_fix_2_fu_461_kernel_0_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_depthwise_conv2d_fix_2_fu_461_kernel_0_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_depthwise_conv2d_fix_2_fu_461_n_19 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_461_n_24 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_461_n_27 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_461_n_28 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_461_n_40 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_461_n_41 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_461_n_5 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_461_n_6 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_461_n_7 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_461_n_8 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_461_output_r_address0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_depthwise_conv2d_fix_2_fu_461_output_r_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_depthwise_conv2d_fix_2_fu_461_output_r_we0 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_581_ap_start_reg : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_581_input_r_address0 : STD_LOGIC_VECTOR ( 13 downto 2 );
  signal grp_depthwise_conv2d_fix_fu_581_n_18 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_581_n_19 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_581_n_20 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_581_n_21 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_581_n_22 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_581_n_23 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_581_n_24 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_581_n_25 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_581_n_26 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_581_n_27 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_581_n_28 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_581_n_29 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_581_n_30 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_581_n_31 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_581_n_32 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_581_n_33 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_581_n_34 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_581_n_5 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_581_n_6 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_581_output_r_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_depthwise_conv2d_fix_fu_581_output_r_we0 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_509_ap_start_reg : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_509_input_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_max_pooling2d_fix16_fu_509_input_r_ce0 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_509_n_27 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_509_n_28 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_509_n_29 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_509_n_30 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_509_n_31 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_509_n_32 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_509_n_33 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_509_n_34 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_509_n_35 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_509_n_36 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_509_n_37 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_509_n_38 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_509_output_r_address0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_max_pooling2d_fix16_fu_509_output_r_ce0 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_509_output_r_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_max_pooling2d_fix16_fu_509_output_r_we0 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_443_ap_start_reg : STD_LOGIC;
  signal grp_padding2d_fix16_fu_443_ap_start_reg0 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_443_input_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_padding2d_fix16_fu_443_input_r_ce0 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_443_n_21 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_443_n_23 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_443_n_24 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_443_n_25 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_443_output_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_pointwise_conv2d_fix_1_fu_540_ap_start_reg : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_540_input_r_address0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal grp_pointwise_conv2d_fix_1_fu_540_n_21 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_540_n_22 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_540_n_23 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_540_n_37 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_540_n_38 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_540_n_5 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_540_output_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_pointwise_conv2d_fix_1_fu_540_output_r_we0 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_550_ap_start_reg : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_550_input_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_pointwise_conv2d_fix_2_fu_550_n_30 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_550_n_6 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_550_n_7 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_550_output_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_pointwise_conv2d_fix_2_fu_550_output_r_ce0 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_550_output_r_we0 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_530_ap_start_reg : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_530_input_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_pointwise_conv2d_fix_3_fu_530_n_10 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_530_n_11 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_530_n_12 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_530_n_13 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_530_n_14 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_530_n_15 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_530_n_16 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_530_n_17 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_530_n_18 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_530_n_19 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_530_n_22 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_530_n_23 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_530_n_24 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_530_n_25 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_530_n_26 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_530_n_5 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_530_n_6 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_530_n_7 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_530_n_8 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_530_n_9 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_530_output_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_pointwise_conv2d_fix_3_fu_530_output_r_ce0 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_589_ap_start_reg : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_589_input_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_pointwise_conv2d_fix_4_fu_589_n_10 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_589_n_11 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_589_n_12 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_589_n_13 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_589_n_14 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_589_n_15 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_589_n_16 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_589_n_17 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_589_n_20 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_589_n_21 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_589_n_22 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_589_n_23 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_589_n_35 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_589_n_5 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_589_n_6 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_589_n_7 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_589_n_8 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_589_n_9 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_589_output_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_pointwise_conv2d_fix_4_fu_589_output_r_ce0 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_589_output_r_we0 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_597_ap_start_reg : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_597_input_r_address0 : STD_LOGIC_VECTOR ( 9 downto 3 );
  signal grp_pointwise_conv2d_fix_fu_597_input_r_ce0 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_597_n_13 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_597_n_23 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_597_n_24 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_597_n_25 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_597_n_26 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_597_n_27 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_597_n_28 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_597_n_29 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_597_n_30 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_597_n_31 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_597_n_32 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_597_n_33 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_597_n_34 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_597_n_35 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_597_n_36 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_597_n_37 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_597_n_38 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_597_n_5 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_597_n_8 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_597_output_r_address0 : STD_LOGIC_VECTOR ( 13 downto 10 );
  signal grp_pointwise_conv2d_fix_fu_597_output_r_ce0 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_560_ap_start_reg : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_560_input_r_address0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_up_sampling2d_fix16_fu_560_input_r_ce0 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_560_n_11 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_560_n_12 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_560_n_13 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_560_n_14 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_560_n_15 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_560_n_16 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_560_n_17 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_560_n_18 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_560_n_19 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_560_n_20 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_560_n_21 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_560_n_9 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_560_output_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_up_sampling2d_fix16_fu_560_output_r_ce0 : STD_LOGIC;
  signal \i_0_reg_410[0]_i_2_n_5\ : STD_LOGIC;
  signal \i_0_reg_410[0]_i_4_n_5\ : STD_LOGIC;
  signal i_0_reg_410_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \i_0_reg_410_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \i_0_reg_410_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \i_0_reg_410_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \i_0_reg_410_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \i_0_reg_410_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \i_0_reg_410_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \i_0_reg_410_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \i_0_reg_410_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \i_0_reg_410_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \i_0_reg_410_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \i_0_reg_410_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \i_0_reg_410_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \i_0_reg_410_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \i_0_reg_410_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \i_0_reg_410_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \i_0_reg_410_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \i_0_reg_410_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \i_0_reg_410_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \i_0_reg_410_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \i_0_reg_410_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \i_0_reg_410_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \i_0_reg_410_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \i_0_reg_410_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_0_reg_410_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \i_0_reg_410_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \i_0_reg_410_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \i_0_reg_410_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \i_1_reg_421[9]_i_2_n_5\ : STD_LOGIC;
  signal \i_1_reg_421[9]_i_4_n_5\ : STD_LOGIC;
  signal i_1_reg_421_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \i_2_reg_432[9]_i_3_n_5\ : STD_LOGIC;
  signal i_2_reg_432_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal i_3_fu_665_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal i_4_fu_682_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal icmp_ln145_fu_659_p2 : STD_LOGIC;
  signal icmp_ln145_reg_707 : STD_LOGIC;
  signal \icmp_ln145_reg_707[0]_i_1_n_5\ : STD_LOGIC;
  signal icmp_ln168_fu_676_p2 : STD_LOGIC;
  signal \icmp_ln168_reg_726[0]_i_1_n_5\ : STD_LOGIC;
  signal icmp_ln168_reg_726_pp1_iter1_reg : STD_LOGIC;
  signal \icmp_ln168_reg_726_pp1_iter1_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln168_reg_726_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln27_fu_437_p2 : STD_LOGIC;
  signal \^input_data_tready\ : STD_LOGIC;
  signal input_data_data_V_0_ack_out : STD_LOGIC;
  signal input_data_data_V_0_payload_A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \input_data_data_V_0_payload_A[15]_i_1_n_5\ : STD_LOGIC;
  signal input_data_data_V_0_payload_B : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \input_data_data_V_0_payload_B[15]_i_1_n_5\ : STD_LOGIC;
  signal input_data_data_V_0_sel : STD_LOGIC;
  signal input_data_data_V_0_sel_rd_i_1_n_5 : STD_LOGIC;
  signal input_data_data_V_0_sel_wr : STD_LOGIC;
  signal input_data_data_V_0_sel_wr_i_1_n_5 : STD_LOGIC;
  signal input_data_data_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \input_data_data_V_0_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_data_V_0_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \input_data_data_V_0_state_reg_n_5_[1]\ : STD_LOGIC;
  signal input_data_dest_V_0_payload_A : STD_LOGIC;
  signal \input_data_dest_V_0_payload_A[0]_i_1_n_5\ : STD_LOGIC;
  signal input_data_dest_V_0_payload_B : STD_LOGIC;
  signal \input_data_dest_V_0_payload_B[0]_i_1_n_5\ : STD_LOGIC;
  signal input_data_dest_V_0_sel : STD_LOGIC;
  signal input_data_dest_V_0_sel_rd_i_1_n_5 : STD_LOGIC;
  signal input_data_dest_V_0_sel_wr : STD_LOGIC;
  signal input_data_dest_V_0_sel_wr_i_1_n_5 : STD_LOGIC;
  signal input_data_dest_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \input_data_dest_V_0_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_dest_V_0_state_reg_n_5_[0]\ : STD_LOGIC;
  signal input_data_id_V_0_payload_A : STD_LOGIC;
  signal \input_data_id_V_0_payload_A[0]_i_1_n_5\ : STD_LOGIC;
  signal input_data_id_V_0_payload_B : STD_LOGIC;
  signal \input_data_id_V_0_payload_B[0]_i_1_n_5\ : STD_LOGIC;
  signal input_data_id_V_0_sel : STD_LOGIC;
  signal input_data_id_V_0_sel_rd_i_1_n_5 : STD_LOGIC;
  signal input_data_id_V_0_sel_wr : STD_LOGIC;
  signal input_data_id_V_0_sel_wr_i_1_n_5 : STD_LOGIC;
  signal input_data_id_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \input_data_id_V_0_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_id_V_0_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \input_data_id_V_0_state_reg_n_5_[1]\ : STD_LOGIC;
  signal input_data_keep_V_0_payload_A : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \input_data_keep_V_0_payload_A[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_keep_V_0_payload_A[1]_i_1_n_5\ : STD_LOGIC;
  signal input_data_keep_V_0_payload_B : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \input_data_keep_V_0_payload_B[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_keep_V_0_payload_B[1]_i_1_n_5\ : STD_LOGIC;
  signal input_data_keep_V_0_sel : STD_LOGIC;
  signal input_data_keep_V_0_sel_rd_i_1_n_5 : STD_LOGIC;
  signal input_data_keep_V_0_sel_wr : STD_LOGIC;
  signal input_data_keep_V_0_sel_wr_i_1_n_5 : STD_LOGIC;
  signal input_data_keep_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \input_data_keep_V_0_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_keep_V_0_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \input_data_keep_V_0_state_reg_n_5_[1]\ : STD_LOGIC;
  signal input_data_last_V_0_payload_A : STD_LOGIC;
  signal \input_data_last_V_0_payload_A[0]_i_1_n_5\ : STD_LOGIC;
  signal input_data_last_V_0_payload_B : STD_LOGIC;
  signal \input_data_last_V_0_payload_B[0]_i_1_n_5\ : STD_LOGIC;
  signal input_data_last_V_0_sel : STD_LOGIC;
  signal input_data_last_V_0_sel_rd_i_1_n_5 : STD_LOGIC;
  signal input_data_last_V_0_sel_wr : STD_LOGIC;
  signal input_data_last_V_0_sel_wr_i_1_n_5 : STD_LOGIC;
  signal input_data_last_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \input_data_last_V_0_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_last_V_0_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \input_data_last_V_0_state_reg_n_5_[1]\ : STD_LOGIC;
  signal input_data_last_V_tm_fu_638_p1 : STD_LOGIC;
  signal input_data_strb_V_0_payload_A : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \input_data_strb_V_0_payload_A[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_strb_V_0_payload_A[1]_i_1_n_5\ : STD_LOGIC;
  signal input_data_strb_V_0_payload_B : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \input_data_strb_V_0_payload_B[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_strb_V_0_payload_B[1]_i_1_n_5\ : STD_LOGIC;
  signal input_data_strb_V_0_sel : STD_LOGIC;
  signal input_data_strb_V_0_sel_rd_i_1_n_5 : STD_LOGIC;
  signal input_data_strb_V_0_sel_wr : STD_LOGIC;
  signal input_data_strb_V_0_sel_wr_i_1_n_5 : STD_LOGIC;
  signal input_data_strb_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \input_data_strb_V_0_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_strb_V_0_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \input_data_strb_V_0_state_reg_n_5_[1]\ : STD_LOGIC;
  signal input_data_user_V_0_payload_A : STD_LOGIC;
  signal \input_data_user_V_0_payload_A[0]_i_1_n_5\ : STD_LOGIC;
  signal input_data_user_V_0_payload_B : STD_LOGIC;
  signal \input_data_user_V_0_payload_B[0]_i_1_n_5\ : STD_LOGIC;
  signal input_data_user_V_0_sel : STD_LOGIC;
  signal input_data_user_V_0_sel_rd_i_1_n_5 : STD_LOGIC;
  signal input_data_user_V_0_sel_wr : STD_LOGIC;
  signal input_data_user_V_0_sel_wr_i_1_n_5 : STD_LOGIC;
  signal input_data_user_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \input_data_user_V_0_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_user_V_0_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \input_data_user_V_0_state_reg_n_5_[1]\ : STD_LOGIC;
  signal \mul_ln13_1_reg_700[11]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_700[11]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_700[11]_i_7_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_700_reg[11]_i_2_n_8\ : STD_LOGIC;
  signal \mul_ln13_1_reg_700_reg[11]_i_4_n_10\ : STD_LOGIC;
  signal \mul_ln13_1_reg_700_reg[11]_i_4_n_11\ : STD_LOGIC;
  signal \mul_ln13_1_reg_700_reg[11]_i_4_n_12\ : STD_LOGIC;
  signal \mul_ln13_1_reg_700_reg[11]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_700_reg[11]_i_4_n_6\ : STD_LOGIC;
  signal \mul_ln13_1_reg_700_reg[11]_i_4_n_7\ : STD_LOGIC;
  signal \mul_ln13_1_reg_700_reg[11]_i_4_n_8\ : STD_LOGIC;
  signal \mul_ln13_1_reg_700_reg[11]_i_4_n_9\ : STD_LOGIC;
  signal \mul_ln13_reg_743[6]_i_12_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_743[6]_i_8_n_5\ : STD_LOGIC;
  signal \^output_data_tvalid\ : STD_LOGIC;
  signal output_data_data_V_1_ack_in : STD_LOGIC;
  signal output_data_data_V_1_load_B : STD_LOGIC;
  signal output_data_data_V_1_payload_A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \output_data_data_V_1_payload_A[15]_i_1_n_5\ : STD_LOGIC;
  signal output_data_data_V_1_payload_B : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal output_data_data_V_1_sel : STD_LOGIC;
  signal output_data_data_V_1_sel_rd_i_1_n_5 : STD_LOGIC;
  signal output_data_data_V_1_sel_wr : STD_LOGIC;
  signal output_data_data_V_1_sel_wr_i_1_n_5 : STD_LOGIC;
  signal \output_data_data_V_1_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \output_data_data_V_1_state[1]_i_1_n_5\ : STD_LOGIC;
  signal \output_data_data_V_1_state_reg_n_5_[0]\ : STD_LOGIC;
  signal output_data_dest_V_1_payload_A : STD_LOGIC;
  signal output_data_dest_V_1_payload_B : STD_LOGIC;
  signal output_data_dest_V_1_sel : STD_LOGIC;
  signal output_data_dest_V_1_sel_rd_i_1_n_5 : STD_LOGIC;
  signal output_data_dest_V_1_sel_wr : STD_LOGIC;
  signal output_data_dest_V_1_sel_wr_i_1_n_5 : STD_LOGIC;
  signal output_data_dest_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \output_data_dest_V_1_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \output_data_dest_V_1_state[1]_i_1_n_5\ : STD_LOGIC;
  signal output_data_id_V_1_payload_A : STD_LOGIC;
  signal output_data_id_V_1_payload_B : STD_LOGIC;
  signal output_data_id_V_1_sel : STD_LOGIC;
  signal output_data_id_V_1_sel_rd_i_1_n_5 : STD_LOGIC;
  signal output_data_id_V_1_sel_wr : STD_LOGIC;
  signal output_data_id_V_1_sel_wr_i_1_n_5 : STD_LOGIC;
  signal output_data_id_V_1_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \output_data_id_V_1_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \output_data_id_V_1_state[1]_i_1_n_5\ : STD_LOGIC;
  signal output_data_keep_V_1_load_B : STD_LOGIC;
  signal output_data_keep_V_1_payload_A : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \output_data_keep_V_1_payload_A[1]_i_1_n_5\ : STD_LOGIC;
  signal output_data_keep_V_1_payload_B : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal output_data_keep_V_1_sel : STD_LOGIC;
  signal output_data_keep_V_1_sel_rd_i_1_n_5 : STD_LOGIC;
  signal output_data_keep_V_1_sel_wr : STD_LOGIC;
  signal output_data_keep_V_1_sel_wr_i_1_n_5 : STD_LOGIC;
  signal output_data_keep_V_1_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \output_data_keep_V_1_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \output_data_keep_V_1_state[1]_i_1_n_5\ : STD_LOGIC;
  signal output_data_last_V_1_payload_A : STD_LOGIC;
  signal output_data_last_V_1_payload_B : STD_LOGIC;
  signal output_data_last_V_1_sel : STD_LOGIC;
  signal output_data_last_V_1_sel_rd_i_1_n_5 : STD_LOGIC;
  signal output_data_last_V_1_sel_wr : STD_LOGIC;
  signal output_data_last_V_1_sel_wr_i_1_n_5 : STD_LOGIC;
  signal output_data_last_V_1_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \output_data_last_V_1_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \output_data_last_V_1_state[1]_i_1_n_5\ : STD_LOGIC;
  signal output_data_strb_V_1_load_B : STD_LOGIC;
  signal output_data_strb_V_1_payload_A : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \output_data_strb_V_1_payload_A[1]_i_1_n_5\ : STD_LOGIC;
  signal output_data_strb_V_1_payload_B : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal output_data_strb_V_1_sel : STD_LOGIC;
  signal output_data_strb_V_1_sel_rd_i_1_n_5 : STD_LOGIC;
  signal output_data_strb_V_1_sel_wr : STD_LOGIC;
  signal output_data_strb_V_1_sel_wr_i_1_n_5 : STD_LOGIC;
  signal output_data_strb_V_1_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \output_data_strb_V_1_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \output_data_strb_V_1_state[1]_i_1_n_5\ : STD_LOGIC;
  signal output_data_user_V_1_payload_A : STD_LOGIC;
  signal output_data_user_V_1_payload_B : STD_LOGIC;
  signal output_data_user_V_1_sel : STD_LOGIC;
  signal output_data_user_V_1_sel_rd_i_1_n_5 : STD_LOGIC;
  signal output_data_user_V_1_sel_wr : STD_LOGIC;
  signal output_data_user_V_1_sel_wr_i_1_n_5 : STD_LOGIC;
  signal output_data_user_V_1_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \output_data_user_V_1_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \output_data_user_V_1_state[1]_i_1_n_5\ : STD_LOGIC;
  signal p_161_in : STD_LOGIC;
  signal \ram_reg_0_i_120__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_121__0_n_5\ : STD_LOGIC;
  signal \^s_axi_axilites_rdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sel : STD_LOGIC;
  signal sel00 : STD_LOGIC;
  signal sig_buffer_dest_V_U_n_12 : STD_LOGIC;
  signal sig_buffer_dest_V_U_n_13 : STD_LOGIC;
  signal sig_buffer_dest_V_U_n_14 : STD_LOGIC;
  signal sig_buffer_dest_V_U_n_15 : STD_LOGIC;
  signal sig_buffer_dest_V_U_n_16 : STD_LOGIC;
  signal sig_buffer_dest_V_address0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sig_buffer_dest_V_ce0 : STD_LOGIC;
  signal sig_buffer_id_V_U_n_5 : STD_LOGIC;
  signal sig_buffer_id_V_U_n_6 : STD_LOGIC;
  signal sig_buffer_keep_V_q0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_buffer_last_V_U_n_10 : STD_LOGIC;
  signal sig_buffer_last_V_U_n_11 : STD_LOGIC;
  signal sig_buffer_last_V_U_n_12 : STD_LOGIC;
  signal sig_buffer_strb_V_q0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_buffer_user_V_U_n_5 : STD_LOGIC;
  signal sig_buffer_user_V_U_n_6 : STD_LOGIC;
  signal trunc_ln20_fu_283_p1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \zext_ln147_reg_716[9]_i_1_n_5\ : STD_LOGIC;
  signal zext_ln147_reg_716_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_i_0_reg_410_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i_0_reg_410_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mul_ln13_1_reg_700_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mul_ln13_1_reg_700_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[41]_i_1\ : label is "soft_lutpair266";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[28]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[29]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[30]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[31]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[32]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[33]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[34]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[35]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[36]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[37]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[38]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[39]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[40]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[41]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[42]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[43]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[44]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter1_i_1 : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \i_1_reg_421[1]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \i_1_reg_421[2]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \i_1_reg_421[3]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \i_1_reg_421[4]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \i_1_reg_421[6]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \i_1_reg_421[7]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \i_1_reg_421[8]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \i_1_reg_421[9]_i_3\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \i_2_reg_432[1]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \i_2_reg_432[2]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \i_2_reg_432[3]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \i_2_reg_432[4]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \i_2_reg_432[6]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \i_2_reg_432[7]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \i_2_reg_432[8]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \i_2_reg_432[9]_i_2\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of input_data_data_V_0_sel_rd_i_1 : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of input_data_data_V_0_sel_wr_i_1 : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \input_data_data_V_0_state[1]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of input_data_dest_V_0_sel_wr_i_1 : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of input_data_id_V_0_sel_wr_i_1 : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of input_data_keep_V_0_sel_wr_i_1 : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of input_data_last_V_0_sel_wr_i_1 : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of input_data_strb_V_0_sel_rd_i_1 : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of input_data_strb_V_0_sel_wr_i_1 : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of input_data_user_V_0_sel_wr_i_1 : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \output_data_TDATA[0]_INST_0\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \output_data_TDATA[10]_INST_0\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \output_data_TDATA[11]_INST_0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \output_data_TDATA[12]_INST_0\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \output_data_TDATA[13]_INST_0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \output_data_TDATA[14]_INST_0\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \output_data_TDATA[15]_INST_0\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \output_data_TDATA[1]_INST_0\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \output_data_TDATA[2]_INST_0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \output_data_TDATA[3]_INST_0\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \output_data_TDATA[4]_INST_0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \output_data_TDATA[5]_INST_0\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \output_data_TDATA[6]_INST_0\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \output_data_TDATA[7]_INST_0\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \output_data_TDATA[8]_INST_0\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \output_data_TDATA[9]_INST_0\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \output_data_TKEEP[0]_INST_0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \output_data_TKEEP[1]_INST_0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \output_data_TSTRB[0]_INST_0\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \output_data_TSTRB[1]_INST_0\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of output_data_data_V_1_sel_rd_i_1 : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of output_data_data_V_1_sel_wr_i_1 : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \output_data_data_V_1_state[1]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of output_data_dest_V_1_sel_rd_i_1 : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of output_data_dest_V_1_sel_wr_i_1 : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \output_data_dest_V_1_state[1]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of output_data_id_V_1_sel_rd_i_1 : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of output_data_id_V_1_sel_wr_i_1 : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \output_data_id_V_1_state[1]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of output_data_keep_V_1_sel_rd_i_1 : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of output_data_keep_V_1_sel_wr_i_1 : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \output_data_keep_V_1_state[1]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of output_data_last_V_1_sel_rd_i_1 : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of output_data_last_V_1_sel_wr_i_1 : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \output_data_last_V_1_state[1]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of output_data_strb_V_1_sel_rd_i_1 : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of output_data_strb_V_1_sel_wr_i_1 : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \output_data_strb_V_1_state[1]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of output_data_user_V_1_sel_rd_i_1 : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \output_data_user_V_1_state[1]_i_1\ : label is "soft_lutpair259";
begin
  input_data_TREADY <= \^input_data_tready\;
  output_data_TVALID <= \^output_data_tvalid\;
  s_axi_AXILiteS_BRESP(1) <= \<const0>\;
  s_axi_AXILiteS_BRESP(0) <= \<const0>\;
  s_axi_AXILiteS_RDATA(31) <= \<const0>\;
  s_axi_AXILiteS_RDATA(30) <= \<const0>\;
  s_axi_AXILiteS_RDATA(29) <= \<const0>\;
  s_axi_AXILiteS_RDATA(28) <= \<const0>\;
  s_axi_AXILiteS_RDATA(27) <= \<const0>\;
  s_axi_AXILiteS_RDATA(26) <= \<const0>\;
  s_axi_AXILiteS_RDATA(25) <= \<const0>\;
  s_axi_AXILiteS_RDATA(24) <= \<const0>\;
  s_axi_AXILiteS_RDATA(23) <= \<const0>\;
  s_axi_AXILiteS_RDATA(22) <= \<const0>\;
  s_axi_AXILiteS_RDATA(21) <= \<const0>\;
  s_axi_AXILiteS_RDATA(20) <= \<const0>\;
  s_axi_AXILiteS_RDATA(19) <= \<const0>\;
  s_axi_AXILiteS_RDATA(18) <= \<const0>\;
  s_axi_AXILiteS_RDATA(17) <= \<const0>\;
  s_axi_AXILiteS_RDATA(16) <= \<const0>\;
  s_axi_AXILiteS_RDATA(15) <= \<const0>\;
  s_axi_AXILiteS_RDATA(14) <= \<const0>\;
  s_axi_AXILiteS_RDATA(13) <= \<const0>\;
  s_axi_AXILiteS_RDATA(12) <= \<const0>\;
  s_axi_AXILiteS_RDATA(11) <= \<const0>\;
  s_axi_AXILiteS_RDATA(10) <= \<const0>\;
  s_axi_AXILiteS_RDATA(9) <= \<const0>\;
  s_axi_AXILiteS_RDATA(8) <= \<const0>\;
  s_axi_AXILiteS_RDATA(7) <= \^s_axi_axilites_rdata\(7);
  s_axi_AXILiteS_RDATA(6) <= \<const0>\;
  s_axi_AXILiteS_RDATA(5) <= \<const0>\;
  s_axi_AXILiteS_RDATA(4) <= \<const0>\;
  s_axi_AXILiteS_RDATA(3 downto 0) <= \^s_axi_axilites_rdata\(3 downto 0);
  s_axi_AXILiteS_RRESP(1) <= \<const0>\;
  s_axi_AXILiteS_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
MemBank_A_U: entity work.bd_0_hls_inst_0_network_MemBank_A
     port map (
      ADDRARDADDR(13) => grp_pointwise_conv2d_fix_1_fu_540_n_21,
      ADDRARDADDR(12) => grp_pointwise_conv2d_fix_1_fu_540_n_22,
      ADDRARDADDR(11) => grp_max_pooling2d_fix16_fu_509_n_27,
      ADDRARDADDR(10) => grp_max_pooling2d_fix16_fu_509_n_28,
      ADDRARDADDR(9) => grp_max_pooling2d_fix16_fu_509_n_29,
      ADDRARDADDR(8) => grp_max_pooling2d_fix16_fu_509_n_30,
      ADDRARDADDR(7) => grp_max_pooling2d_fix16_fu_509_n_31,
      ADDRARDADDR(6) => grp_max_pooling2d_fix16_fu_509_n_32,
      ADDRARDADDR(5) => grp_max_pooling2d_fix16_fu_509_n_33,
      ADDRARDADDR(4) => grp_max_pooling2d_fix16_fu_509_n_34,
      ADDRARDADDR(3) => grp_max_pooling2d_fix16_fu_509_n_35,
      ADDRARDADDR(2) => grp_max_pooling2d_fix16_fu_509_n_36,
      ADDRARDADDR(1) => grp_pointwise_conv2d_fix_1_fu_540_n_23,
      ADDRARDADDR(0) => grp_max_pooling2d_fix16_fu_509_n_37,
      MemBank_B_address01 => MemBank_B_address01,
      MemBank_B_address010_out => MemBank_B_address010_out,
      MemBank_B_address012_out => MemBank_B_address012_out,
      Q(14) => \ap_CS_fsm_reg_n_5_[39]\,
      Q(13) => ap_CS_fsm_state38,
      Q(12) => ap_CS_fsm_state34,
      Q(11) => \ap_CS_fsm_reg_n_5_[31]\,
      Q(10) => ap_CS_fsm_state30,
      Q(9) => ap_CS_fsm_state26,
      Q(8) => \ap_CS_fsm_reg_n_5_[23]\,
      Q(7) => ap_CS_fsm_state22,
      Q(6) => ap_CS_fsm_state18,
      Q(5) => \ap_CS_fsm_reg_n_5_[15]\,
      Q(4) => ap_CS_fsm_state14,
      Q(3) => ap_CS_fsm_state10,
      Q(2) => ap_CS_fsm_state8,
      Q(1) => sel00,
      Q(0) => \ap_CS_fsm_reg_n_5_[1]\,
      WEA(1) => grp_depthwise_conv2d_fix_1_fu_485_n_38,
      WEA(0) => grp_depthwise_conv2d_fix_1_fu_485_n_39,
      \ap_CS_fsm_reg[25]\ => MemBank_A_U_n_9,
      \ap_CS_fsm_reg[31]\ => MemBank_A_U_n_8,
      \ap_CS_fsm_reg[7]\ => MemBank_A_U_n_18,
      ap_clk => ap_clk,
      d0(15) => grp_depthwise_conv2d_fix_1_fu_485_n_19,
      d0(14) => grp_depthwise_conv2d_fix_1_fu_485_n_20,
      d0(13) => grp_depthwise_conv2d_fix_1_fu_485_n_21,
      d0(12) => grp_depthwise_conv2d_fix_1_fu_485_n_22,
      d0(11) => grp_depthwise_conv2d_fix_1_fu_485_n_23,
      d0(10) => grp_depthwise_conv2d_fix_1_fu_485_n_24,
      d0(9) => grp_depthwise_conv2d_fix_1_fu_485_n_25,
      d0(8) => grp_depthwise_conv2d_fix_1_fu_485_n_26,
      d0(7) => grp_depthwise_conv2d_fix_1_fu_485_n_27,
      d0(6) => grp_depthwise_conv2d_fix_1_fu_485_n_28,
      d0(5) => grp_depthwise_conv2d_fix_1_fu_485_n_29,
      d0(4) => grp_depthwise_conv2d_fix_1_fu_485_n_30,
      d0(3) => grp_depthwise_conv2d_fix_1_fu_485_n_31,
      d0(2) => grp_depthwise_conv2d_fix_1_fu_485_n_32,
      d0(1) => grp_depthwise_conv2d_fix_1_fu_485_n_33,
      d0(0) => grp_depthwise_conv2d_fix_1_fu_485_n_34,
      i_0_reg_410_reg(6 downto 0) => i_0_reg_410_reg(9 downto 3),
      \i_0_reg_410_reg[7]\ => MemBank_A_U_n_13,
      \i_0_reg_410_reg[8]\ => MemBank_A_U_n_12,
      \i_0_reg_410_reg[9]\ => MemBank_A_U_n_11,
      i_0_reg_410_reg_3_sp_1 => MemBank_A_U_n_17,
      i_0_reg_410_reg_4_sp_1 => MemBank_A_U_n_16,
      i_0_reg_410_reg_5_sp_1 => MemBank_A_U_n_15,
      i_0_reg_410_reg_6_sp_1 => MemBank_A_U_n_14,
      input_data_data_V_0_ack_out => input_data_data_V_0_ack_out,
      input_r_address0(6 downto 0) => grp_pointwise_conv2d_fix_fu_597_input_r_address0(9 downto 3),
      q0(15 downto 0) => MemBank_A_q0(15 downto 0),
      ram_reg => \input_data_data_V_0_state_reg_n_5_[0]\,
      ram_reg_0(6 downto 0) => grp_pointwise_conv2d_fix_4_fu_589_input_r_address0(9 downto 3),
      ram_reg_0_0 => grp_pointwise_conv2d_fix_1_fu_540_n_37,
      ram_reg_7(1) => grp_depthwise_conv2d_fix_1_fu_485_n_40,
      ram_reg_7(0) => grp_depthwise_conv2d_fix_1_fu_485_n_41
    );
MemBank_B_U: entity work.bd_0_hls_inst_0_network_MemBank_A_0
     port map (
      ADDRARDADDR(13) => grp_depthwise_conv2d_fix_2_fu_461_n_5,
      ADDRARDADDR(12) => grp_depthwise_conv2d_fix_2_fu_461_n_6,
      ADDRARDADDR(11) => grp_depthwise_conv2d_fix_2_fu_461_n_7,
      ADDRARDADDR(10) => grp_depthwise_conv2d_fix_2_fu_461_n_8,
      ADDRARDADDR(9) => grp_depthwise_conv2d_fix_1_fu_485_n_5,
      ADDRARDADDR(8) => grp_depthwise_conv2d_fix_1_fu_485_n_6,
      ADDRARDADDR(7) => grp_depthwise_conv2d_fix_1_fu_485_n_7,
      ADDRARDADDR(6) => grp_depthwise_conv2d_fix_1_fu_485_n_8,
      ADDRARDADDR(5) => grp_depthwise_conv2d_fix_1_fu_485_n_9,
      ADDRARDADDR(4) => grp_depthwise_conv2d_fix_1_fu_485_n_10,
      ADDRARDADDR(3) => grp_depthwise_conv2d_fix_1_fu_485_n_11,
      ADDRARDADDR(2) => grp_depthwise_conv2d_fix_1_fu_485_n_12,
      ADDRARDADDR(1) => grp_depthwise_conv2d_fix_1_fu_485_n_13,
      ADDRARDADDR(0) => grp_depthwise_conv2d_fix_1_fu_485_n_14,
      CO(0) => icmp_ln27_fu_437_p2,
      MemBank_B_address01101_out => MemBank_B_address01101_out,
      MemBank_B_address011_out => MemBank_B_address011_out,
      MemBank_B_ce01 => MemBank_B_ce01,
      Q(15 downto 0) => grp_max_pooling2d_fix16_fu_509_output_r_d0(15 downto 0),
      WEA(1) => grp_pointwise_conv2d_fix_3_fu_530_n_22,
      WEA(0) => grp_pointwise_conv2d_fix_3_fu_530_n_23,
      \ap_CS_fsm_reg[15]\ => MemBank_B_U_n_25,
      \ap_CS_fsm_reg[15]_0\ => MemBank_B_U_n_27,
      \ap_CS_fsm_reg[15]_1\ => MemBank_B_U_n_28,
      \ap_CS_fsm_reg[15]_10\ => MemBank_B_U_n_37,
      \ap_CS_fsm_reg[15]_11\ => MemBank_B_U_n_38,
      \ap_CS_fsm_reg[15]_12\ => MemBank_B_U_n_39,
      \ap_CS_fsm_reg[15]_2\ => MemBank_B_U_n_29,
      \ap_CS_fsm_reg[15]_3\ => MemBank_B_U_n_30,
      \ap_CS_fsm_reg[15]_4\ => MemBank_B_U_n_31,
      \ap_CS_fsm_reg[15]_5\ => MemBank_B_U_n_32,
      \ap_CS_fsm_reg[15]_6\ => MemBank_B_U_n_33,
      \ap_CS_fsm_reg[15]_7\ => MemBank_B_U_n_34,
      \ap_CS_fsm_reg[15]_8\ => MemBank_B_U_n_35,
      \ap_CS_fsm_reg[15]_9\ => MemBank_B_U_n_36,
      \ap_CS_fsm_reg[1]\ => MemBank_B_U_n_40,
      \ap_CS_fsm_reg[1]_0\ => MemBank_B_U_n_41,
      \ap_CS_fsm_reg[1]_1\ => MemBank_B_U_n_42,
      \ap_CS_fsm_reg[1]_10\ => MemBank_B_U_n_51,
      \ap_CS_fsm_reg[1]_11\ => MemBank_B_U_n_52,
      \ap_CS_fsm_reg[1]_12\ => MemBank_B_U_n_53,
      \ap_CS_fsm_reg[1]_13\ => MemBank_B_U_n_54,
      \ap_CS_fsm_reg[1]_14\ => MemBank_B_U_n_55,
      \ap_CS_fsm_reg[1]_2\ => MemBank_B_U_n_43,
      \ap_CS_fsm_reg[1]_3\ => MemBank_B_U_n_44,
      \ap_CS_fsm_reg[1]_4\ => MemBank_B_U_n_45,
      \ap_CS_fsm_reg[1]_5\ => MemBank_B_U_n_46,
      \ap_CS_fsm_reg[1]_6\ => MemBank_B_U_n_47,
      \ap_CS_fsm_reg[1]_7\ => MemBank_B_U_n_48,
      \ap_CS_fsm_reg[1]_8\ => MemBank_B_U_n_49,
      \ap_CS_fsm_reg[1]_9\ => MemBank_B_U_n_50,
      \ap_CS_fsm_reg[23]\ => MemBank_B_U_n_56,
      \ap_CS_fsm_reg[25]\ => MemBank_B_U_n_57,
      \ap_CS_fsm_reg[7]\ => MemBank_B_U_n_22,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      d0(15) => grp_padding2d_fix16_fu_443_n_25,
      d0(14 downto 0) => MemBank_B_d0(14 downto 0),
      grp_max_pooling2d_fix16_fu_509_input_r_address0(13 downto 0) => grp_max_pooling2d_fix16_fu_509_input_r_address0(13 downto 0),
      input_data_data_V_0_sel => input_data_data_V_0_sel,
      output_r_address0(11) => grp_pointwise_conv2d_fix_1_fu_540_output_r_address0(13),
      output_r_address0(10 downto 0) => grp_pointwise_conv2d_fix_1_fu_540_output_r_address0(10 downto 0),
      q0(15 downto 0) => MemBank_B_q0(15 downto 0),
      ram_reg_0(16) => ap_CS_fsm_pp0_stage0,
      ram_reg_0(15) => \ap_CS_fsm_reg_n_5_[39]\,
      ram_reg_0(14) => ap_CS_fsm_state36,
      ram_reg_0(13) => ap_CS_fsm_state34,
      ram_reg_0(12) => \ap_CS_fsm_reg_n_5_[31]\,
      ram_reg_0(11) => ap_CS_fsm_state28,
      ram_reg_0(10) => ap_CS_fsm_state26,
      ram_reg_0(9) => \ap_CS_fsm_reg_n_5_[23]\,
      ram_reg_0(8) => ap_CS_fsm_state20,
      ram_reg_0(7) => ap_CS_fsm_state18,
      ram_reg_0(6) => \ap_CS_fsm_reg_n_5_[15]\,
      ram_reg_0(5) => ap_CS_fsm_state12,
      ram_reg_0(4) => ap_CS_fsm_state10,
      ram_reg_0(3) => ap_CS_fsm_state8,
      ram_reg_0(2) => sel00,
      ram_reg_0(1) => ap_CS_fsm_state4,
      ram_reg_0(0) => \ap_CS_fsm_reg_n_5_[1]\,
      ram_reg_0_0 => grp_pointwise_conv2d_fix_1_fu_540_n_5,
      ram_reg_0_i_21(0) => grp_pointwise_conv2d_fix_2_fu_550_output_r_address0(13),
      ram_reg_0_i_23(12) => grp_pointwise_conv2d_fix_3_fu_530_output_r_address0(13),
      ram_reg_0_i_23(11 downto 0) => grp_pointwise_conv2d_fix_3_fu_530_output_r_address0(11 downto 0),
      ram_reg_7(15 downto 0) => input_data_data_V_0_payload_B(15 downto 0),
      ram_reg_7_0(15 downto 0) => input_data_data_V_0_payload_A(15 downto 0),
      ram_reg_7_1(1) => grp_pointwise_conv2d_fix_3_fu_530_n_24,
      ram_reg_7_1(0) => grp_pointwise_conv2d_fix_3_fu_530_n_25,
      ram_reg_7_i_5(15 downto 0) => grp_depthwise_conv2d_fix_fu_581_output_r_d0(15 downto 0)
    );
MemBank_Out_U: entity work.bd_0_hls_inst_0_network_MemBank_Out
     port map (
      D(15 downto 0) => MemBank_Out_q0(15 downto 0),
      Q(1) => ap_CS_fsm_pp1_stage0,
      Q(0) => ap_CS_fsm_pp0_stage0,
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      icmp_ln145_reg_707 => icmp_ln145_reg_707,
      icmp_ln168_reg_726_pp1_iter1_reg => icmp_ln168_reg_726_pp1_iter1_reg,
      output_data_data_V_1_ack_in => output_data_data_V_1_ack_in,
      q0(15 downto 0) => MemBank_B_q0(15 downto 0),
      ram_reg(9 downto 0) => i_2_reg_432_reg(9 downto 0),
      ram_reg_0(9 downto 0) => zext_ln147_reg_716_reg(9 downto 0),
      ram_reg_1 => ap_enable_reg_pp1_iter1_reg_n_5,
      ram_reg_2 => \icmp_ln168_reg_726_reg_n_5_[0]\,
      ram_reg_3 => ap_enable_reg_pp1_iter2_reg_n_5
    );
SeparableConv2D_1_w_1_U: entity work.bd_0_hls_inst_0_network_SeparableConv2D_1_w_1
     port map (
      DOADO(14 downto 0) => SeparableConv2D_1_w_1_q0(14 downto 0),
      SeparableConv2D_1_w_1_ce0 => SeparableConv2D_1_w_1_ce0,
      ap_clk => ap_clk,
      kernel_0_address0(7 downto 0) => grp_depthwise_conv2d_fix_2_fu_461_kernel_0_address0(7 downto 0)
    );
SeparableConv2D_2_w_1_U: entity work.bd_0_hls_inst_0_network_SeparableConv2D_2_w_1
     port map (
      ADDRARDADDR(6 downto 0) => grp_depthwise_conv2d_fix_1_fu_485_kernel_0_address0(6 downto 0),
      DOADO(14 downto 0) => SeparableConv2D_2_w_1_q0(14 downto 0),
      SeparableConv2D_2_w_1_ce0 => SeparableConv2D_2_w_1_ce0,
      ap_clk => ap_clk
    );
SeparableConv2D_3_w_1_U: entity work.bd_0_hls_inst_0_network_SeparableConv2D_3_w_1
     port map (
      ADDRARDADDR(6 downto 0) => grp_depthwise_conv2d_fix_1_fu_485_kernel_0_address0(6 downto 0),
      DOADO(14 downto 0) => SeparableConv2D_2_w_1_q0(14 downto 0),
      Q(0) => ap_CS_fsm_state30,
      SeparableConv2D_3_w_1_ce0 => SeparableConv2D_3_w_1_ce0,
      ap_clk => ap_clk,
      kernel_0_q0(14) => grp_depthwise_conv2d_fix_1_fu_485_kernel_0_q0(15),
      kernel_0_q0(13 downto 0) => grp_depthwise_conv2d_fix_1_fu_485_kernel_0_q0(13 downto 0)
    );
SeparableConv2D_4_w_1_U: entity work.bd_0_hls_inst_0_network_SeparableConv2D_4_w_1
     port map (
      DOADO(14 downto 0) => SeparableConv2D_1_w_1_q0(14 downto 0),
      Q(0) => ap_CS_fsm_state38,
      SeparableConv2D_4_w_1_ce0 => SeparableConv2D_4_w_1_ce0,
      ap_clk => ap_clk,
      kernel_0_address0(7 downto 0) => grp_depthwise_conv2d_fix_2_fu_461_kernel_0_address0(7 downto 0),
      kernel_0_q0(14) => grp_depthwise_conv2d_fix_2_fu_461_kernel_0_q0(15),
      kernel_0_q0(13 downto 0) => grp_depthwise_conv2d_fix_2_fu_461_kernel_0_q0(13 downto 0)
    );
\ap_CS_fsm[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC000000"
    )
        port map (
      I0 => input_data_last_V_0_payload_B,
      I1 => input_data_last_V_0_payload_A,
      I2 => input_data_last_V_0_sel,
      I3 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I4 => \ap_CS_fsm_reg_n_5_[1]\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => icmp_ln145_fu_659_p2,
      O => ap_NS_fsm(41)
    );
\ap_CS_fsm[41]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => i_1_reg_421_reg(9),
      I1 => i_1_reg_421_reg(7),
      I2 => i_1_reg_421_reg(8),
      I3 => \ap_CS_fsm[41]_i_3_n_5\,
      I4 => i_1_reg_421_reg(6),
      O => icmp_ln145_fu_659_p2
    );
\ap_CS_fsm[41]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => i_1_reg_421_reg(3),
      I1 => i_1_reg_421_reg(0),
      I2 => i_1_reg_421_reg(1),
      I3 => i_1_reg_421_reg(2),
      I4 => i_1_reg_421_reg(4),
      I5 => i_1_reg_421_reg(5),
      O => \ap_CS_fsm[41]_i_3_n_5\
    );
\ap_CS_fsm[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_CS_fsm_state43,
      I1 => \ap_CS_fsm[42]_i_2_n_5\,
      I2 => ap_CS_fsm_pp1_stage0,
      O => ap_NS_fsm(42)
    );
\ap_CS_fsm[42]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F8"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => icmp_ln168_fu_676_p2,
      I2 => ap_enable_reg_pp1_iter2_reg_n_5,
      I3 => ap_enable_reg_pp1_iter1_reg_n_5,
      I4 => ap_block_pp1_stage0_subdone,
      O => \ap_CS_fsm[42]_i_2_n_5\
    );
\ap_CS_fsm[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020002000200"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_block_pp1_stage0_subdone,
      I2 => ap_enable_reg_pp1_iter1_reg_n_5,
      I3 => ap_enable_reg_pp1_iter2_reg_n_5,
      I4 => icmp_ln168_fu_676_p2,
      I5 => ap_enable_reg_pp1_iter0,
      O => ap_NS_fsm(43)
    );
\ap_CS_fsm[43]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => i_2_reg_432_reg(9),
      I1 => i_2_reg_432_reg(7),
      I2 => i_2_reg_432_reg(8),
      I3 => \ap_CS_fsm[43]_i_3_n_5\,
      I4 => i_2_reg_432_reg(6),
      O => icmp_ln168_fu_676_p2
    );
\ap_CS_fsm[43]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => i_2_reg_432_reg(3),
      I1 => i_2_reg_432_reg(0),
      I2 => i_2_reg_432_reg(1),
      I3 => i_2_reg_432_reg(2),
      I4 => i_2_reg_432_reg(4),
      I5 => i_2_reg_432_reg(5),
      O => \ap_CS_fsm[43]_i_3_n_5\
    );
\ap_CS_fsm[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[43]\,
      I1 => ap_done,
      I2 => \ap_CS_fsm_reg_n_5_[44]\,
      O => ap_NS_fsm(44)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => \ap_CS_fsm_reg_n_5_[10]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => ap_CS_fsm_state12,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(12),
      Q => \ap_CS_fsm_reg_n_5_[12]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(13),
      Q => ap_CS_fsm_state14,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(14),
      Q => ap_CS_fsm_state15,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(15),
      Q => \ap_CS_fsm_reg_n_5_[15]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(16),
      Q => \ap_CS_fsm_reg_n_5_[16]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(17),
      Q => ap_CS_fsm_state18,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(18),
      Q => \ap_CS_fsm_reg_n_5_[18]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(19),
      Q => ap_CS_fsm_state20,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(20),
      Q => \ap_CS_fsm_reg_n_5_[20]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(21),
      Q => ap_CS_fsm_state22,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(22),
      Q => ap_CS_fsm_state23,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(23),
      Q => \ap_CS_fsm_reg_n_5_[23]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(24),
      Q => \ap_CS_fsm_reg_n_5_[24]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(25),
      Q => ap_CS_fsm_state26,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(26),
      Q => \ap_CS_fsm_reg_n_5_[26]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(27),
      Q => ap_CS_fsm_state28,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(28),
      Q => \ap_CS_fsm_reg_n_5_[28]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(29),
      Q => ap_CS_fsm_state30,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \ap_CS_fsm_reg_n_5_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(30),
      Q => ap_CS_fsm_state31,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(31),
      Q => \ap_CS_fsm_reg_n_5_[31]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(32),
      Q => \ap_CS_fsm_reg_n_5_[32]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(33),
      Q => ap_CS_fsm_state34,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(34),
      Q => \ap_CS_fsm_reg_n_5_[34]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(35),
      Q => ap_CS_fsm_state36,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(36),
      Q => \ap_CS_fsm_reg_n_5_[36]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(37),
      Q => ap_CS_fsm_state38,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(38),
      Q => ap_CS_fsm_state39,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(39),
      Q => \ap_CS_fsm_reg_n_5_[39]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(40),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(41),
      Q => ap_CS_fsm_state43,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(42),
      Q => ap_CS_fsm_pp1_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(43),
      Q => \ap_CS_fsm_reg_n_5_[43]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(44),
      Q => \ap_CS_fsm_reg_n_5_[44]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => sel00,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => \ap_CS_fsm_reg_n_5_[8]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_pointwise_conv2d_fix_4_fu_589_n_20,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => icmp_ln145_fu_659_p2,
      O => ap_enable_reg_pp0_iter1_i_1_n_5
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_5,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000E0E0E0E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => ap_CS_fsm_state43,
      I2 => ap_rst_n,
      I3 => ap_block_pp1_stage0_subdone,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => icmp_ln168_fu_676_p2,
      O => ap_enable_reg_pp1_iter0_i_1_n_5
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter0_i_1_n_5,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
ap_enable_reg_pp1_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C000A0"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => ap_enable_reg_pp1_iter1_reg_n_5,
      I2 => ap_rst_n,
      I3 => icmp_ln168_fu_676_p2,
      I4 => ap_block_pp1_stage0_subdone,
      O => ap_enable_reg_pp1_iter1_i_1_n_5
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter1_i_1_n_5,
      Q => ap_enable_reg_pp1_iter1_reg_n_5,
      R => '0'
    );
ap_enable_reg_pp1_iter2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1_reg_n_5,
      I1 => ap_enable_reg_pp1_iter2_reg_n_5,
      I2 => ap_rst_n,
      I3 => ap_block_pp1_stage0_subdone,
      I4 => ap_CS_fsm_state43,
      O => ap_enable_reg_pp1_iter2_i_1_n_5
    );
ap_enable_reg_pp1_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter2_i_1_n_5,
      Q => ap_enable_reg_pp1_iter2_reg_n_5,
      R => '0'
    );
grp_depthwise_conv2d_fix_1_fu_485: entity work.bd_0_hls_inst_0_depthwise_conv2d_fix_1
     port map (
      ADDRARDADDR(9) => grp_depthwise_conv2d_fix_1_fu_485_n_5,
      ADDRARDADDR(8) => grp_depthwise_conv2d_fix_1_fu_485_n_6,
      ADDRARDADDR(7) => grp_depthwise_conv2d_fix_1_fu_485_n_7,
      ADDRARDADDR(6) => grp_depthwise_conv2d_fix_1_fu_485_n_8,
      ADDRARDADDR(5) => grp_depthwise_conv2d_fix_1_fu_485_n_9,
      ADDRARDADDR(4) => grp_depthwise_conv2d_fix_1_fu_485_n_10,
      ADDRARDADDR(3) => grp_depthwise_conv2d_fix_1_fu_485_n_11,
      ADDRARDADDR(2) => grp_depthwise_conv2d_fix_1_fu_485_n_12,
      ADDRARDADDR(1) => grp_depthwise_conv2d_fix_1_fu_485_n_13,
      ADDRARDADDR(0) => grp_depthwise_conv2d_fix_1_fu_485_n_14,
      D(3 downto 2) => ap_NS_fsm(30 downto 29),
      D(1 downto 0) => ap_NS_fsm(22 downto 21),
      E(0) => grp_depthwise_conv2d_fix_2_fu_461_output_r_we0,
      MemBank_B_address01 => MemBank_B_address01,
      MemBank_B_address010_out => MemBank_B_address010_out,
      MemBank_B_address011_out => MemBank_B_address011_out,
      MemBank_B_address012_out => MemBank_B_address012_out,
      Q(9) => ap_CS_fsm_state34,
      Q(8) => ap_CS_fsm_state30,
      Q(7) => \ap_CS_fsm_reg_n_5_[28]\,
      Q(6) => ap_CS_fsm_state26,
      Q(5) => ap_CS_fsm_state22,
      Q(4) => \ap_CS_fsm_reg_n_5_[20]\,
      Q(3) => ap_CS_fsm_state18,
      Q(2) => ap_CS_fsm_state10,
      Q(1) => sel00,
      Q(0) => \ap_CS_fsm_reg_n_5_[1]\,
      SR(0) => ap_rst_n_inv,
      SeparableConv2D_2_w_1_ce0 => SeparableConv2D_2_w_1_ce0,
      SeparableConv2D_3_w_1_ce0 => SeparableConv2D_3_w_1_ce0,
      WEA(1) => grp_depthwise_conv2d_fix_1_fu_485_n_38,
      WEA(0) => grp_depthwise_conv2d_fix_1_fu_485_n_39,
      \add_ln28_5_reg_620_reg[5]_0\(6 downto 0) => grp_depthwise_conv2d_fix_1_fu_485_kernel_0_address0(6 downto 0),
      \ap_CS_fsm_reg[28]\ => grp_depthwise_conv2d_fix_1_fu_485_n_43,
      \ap_CS_fsm_reg[5]_0\(1) => grp_depthwise_conv2d_fix_1_fu_485_n_40,
      \ap_CS_fsm_reg[5]_0\(0) => grp_depthwise_conv2d_fix_1_fu_485_n_41,
      ap_clk => ap_clk,
      d0(15) => grp_depthwise_conv2d_fix_1_fu_485_n_19,
      d0(14) => grp_depthwise_conv2d_fix_1_fu_485_n_20,
      d0(13) => grp_depthwise_conv2d_fix_1_fu_485_n_21,
      d0(12) => grp_depthwise_conv2d_fix_1_fu_485_n_22,
      d0(11) => grp_depthwise_conv2d_fix_1_fu_485_n_23,
      d0(10) => grp_depthwise_conv2d_fix_1_fu_485_n_24,
      d0(9) => grp_depthwise_conv2d_fix_1_fu_485_n_25,
      d0(8) => grp_depthwise_conv2d_fix_1_fu_485_n_26,
      d0(7) => grp_depthwise_conv2d_fix_1_fu_485_n_27,
      d0(6) => grp_depthwise_conv2d_fix_1_fu_485_n_28,
      d0(5) => grp_depthwise_conv2d_fix_1_fu_485_n_29,
      d0(4) => grp_depthwise_conv2d_fix_1_fu_485_n_30,
      d0(3) => grp_depthwise_conv2d_fix_1_fu_485_n_31,
      d0(2) => grp_depthwise_conv2d_fix_1_fu_485_n_32,
      d0(1) => grp_depthwise_conv2d_fix_1_fu_485_n_33,
      d0(0) => grp_depthwise_conv2d_fix_1_fu_485_n_34,
      grp_depthwise_conv2d_fix_1_fu_485_ap_start_reg => grp_depthwise_conv2d_fix_1_fu_485_ap_start_reg,
      grp_depthwise_conv2d_fix_fu_581_output_r_we0 => grp_depthwise_conv2d_fix_fu_581_output_r_we0,
      grp_padding2d_fix16_fu_443_output_r_address0(9 downto 0) => grp_padding2d_fix16_fu_443_output_r_address0(9 downto 0),
      \i_count_2_reg_299_reg[0]\ => grp_depthwise_conv2d_fix_1_fu_485_n_54,
      \i_count_2_reg_299_reg[10]\ => grp_depthwise_conv2d_fix_1_fu_485_n_44,
      \i_count_2_reg_299_reg[1]\ => grp_depthwise_conv2d_fix_1_fu_485_n_53,
      \i_count_2_reg_299_reg[2]\ => grp_depthwise_conv2d_fix_1_fu_485_n_52,
      \i_count_2_reg_299_reg[3]\ => grp_depthwise_conv2d_fix_1_fu_485_n_51,
      \i_count_2_reg_299_reg[4]\ => grp_depthwise_conv2d_fix_1_fu_485_n_50,
      \i_count_2_reg_299_reg[5]\ => grp_depthwise_conv2d_fix_1_fu_485_n_49,
      \i_count_2_reg_299_reg[6]\ => grp_depthwise_conv2d_fix_1_fu_485_n_48,
      \i_count_2_reg_299_reg[7]\ => grp_depthwise_conv2d_fix_1_fu_485_n_47,
      \i_count_2_reg_299_reg[8]\ => grp_depthwise_conv2d_fix_1_fu_485_n_46,
      \i_count_2_reg_299_reg[9]\ => grp_depthwise_conv2d_fix_1_fu_485_n_45,
      input_data_data_V_0_ack_out => input_data_data_V_0_ack_out,
      input_r_address0(0) => grp_depthwise_conv2d_fix_1_fu_485_input_r_address0(10),
      input_r_ce0 => grp_depthwise_conv2d_fix_1_fu_485_input_r_ce0,
      kernel_0_q0(14) => grp_depthwise_conv2d_fix_1_fu_485_kernel_0_q0(15),
      kernel_0_q0(13 downto 0) => grp_depthwise_conv2d_fix_1_fu_485_kernel_0_q0(13 downto 0),
      output_r_address0(10 downto 0) => grp_depthwise_conv2d_fix_2_fu_461_output_r_address0(10 downto 0),
      output_r_ce0 => grp_depthwise_conv2d_fix_1_fu_485_output_r_ce0,
      q0(15 downto 0) => MemBank_B_q0(15 downto 0),
      ram_reg_0 => MemBank_B_U_n_22,
      ram_reg_0_0 => MemBank_B_U_n_25,
      ram_reg_0_1 => MemBank_A_U_n_9,
      ram_reg_0_10 => MemBank_B_U_n_29,
      ram_reg_0_11 => grp_up_sampling2d_fix16_fu_560_n_18,
      ram_reg_0_12 => grp_pointwise_conv2d_fix_fu_597_n_29,
      ram_reg_0_13 => MemBank_B_U_n_30,
      ram_reg_0_14 => grp_up_sampling2d_fix16_fu_560_n_17,
      ram_reg_0_15 => grp_pointwise_conv2d_fix_fu_597_n_28,
      ram_reg_0_16 => MemBank_B_U_n_31,
      ram_reg_0_17 => grp_up_sampling2d_fix16_fu_560_n_16,
      ram_reg_0_18 => grp_pointwise_conv2d_fix_fu_597_n_27,
      ram_reg_0_19 => MemBank_B_U_n_32,
      ram_reg_0_2 => grp_depthwise_conv2d_fix_fu_581_n_18,
      ram_reg_0_20 => grp_up_sampling2d_fix16_fu_560_n_15,
      ram_reg_0_21 => grp_pointwise_conv2d_fix_fu_597_n_26,
      ram_reg_0_22 => MemBank_B_U_n_33,
      ram_reg_0_23 => grp_up_sampling2d_fix16_fu_560_n_14,
      ram_reg_0_24 => grp_pointwise_conv2d_fix_fu_597_n_25,
      ram_reg_0_25 => MemBank_B_U_n_34,
      ram_reg_0_26 => grp_up_sampling2d_fix16_fu_560_n_13,
      ram_reg_0_27 => grp_pointwise_conv2d_fix_fu_597_n_24,
      ram_reg_0_28 => MemBank_B_U_n_35,
      ram_reg_0_29 => grp_up_sampling2d_fix16_fu_560_n_12,
      ram_reg_0_3 => grp_pointwise_conv2d_fix_fu_597_n_31,
      ram_reg_0_30 => grp_pointwise_conv2d_fix_fu_597_n_23,
      ram_reg_0_31 => MemBank_B_U_n_41,
      ram_reg_0_32 => MemBank_B_U_n_40,
      ram_reg_0_33(9 downto 0) => grp_depthwise_conv2d_fix_2_fu_461_input_r_address0(9 downto 0),
      ram_reg_0_34 => MemBank_A_U_n_8,
      ram_reg_0_35(10 downto 0) => grp_padding2d_fix16_fu_443_input_r_address0(10 downto 0),
      ram_reg_0_4 => MemBank_B_U_n_27,
      ram_reg_0_5 => grp_depthwise_conv2d_fix_fu_581_n_6,
      ram_reg_0_6 => grp_pointwise_conv2d_fix_fu_597_n_30,
      ram_reg_0_7 => MemBank_B_U_n_28,
      ram_reg_0_8 => grp_up_sampling2d_fix16_fu_560_n_19,
      ram_reg_0_9 => grp_pointwise_conv2d_fix_fu_597_n_8,
      ram_reg_1 => MemBank_B_U_n_43,
      ram_reg_1_0 => MemBank_B_U_n_42,
      ram_reg_2 => MemBank_B_U_n_45,
      ram_reg_2_0 => MemBank_B_U_n_44,
      ram_reg_2_1(0) => grp_up_sampling2d_fix16_fu_560_output_r_ce0,
      ram_reg_3 => MemBank_B_U_n_47,
      ram_reg_3_0 => MemBank_B_U_n_46,
      ram_reg_4 => MemBank_B_U_n_49,
      ram_reg_4_0 => MemBank_B_U_n_48,
      ram_reg_5 => MemBank_B_U_n_51,
      ram_reg_5_0 => MemBank_B_U_n_50,
      ram_reg_6 => MemBank_B_U_n_53,
      ram_reg_6_0 => MemBank_B_U_n_52,
      ram_reg_7(0) => grp_max_pooling2d_fix16_fu_509_output_r_we0,
      ram_reg_7_0 => MemBank_B_U_n_55,
      ram_reg_7_1(15 downto 0) => grp_depthwise_conv2d_fix_2_fu_461_output_r_d0(15 downto 0),
      ram_reg_7_2(15 downto 0) => grp_max_pooling2d_fix16_fu_509_output_r_d0(15 downto 0),
      ram_reg_7_3 => MemBank_B_U_n_54
    );
grp_depthwise_conv2d_fix_1_fu_485_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_depthwise_conv2d_fix_1_fu_485_n_43,
      Q => grp_depthwise_conv2d_fix_1_fu_485_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_depthwise_conv2d_fix_2_fu_461: entity work.bd_0_hls_inst_0_depthwise_conv2d_fix_2
     port map (
      ADDRARDADDR(3) => grp_depthwise_conv2d_fix_2_fu_461_n_5,
      ADDRARDADDR(2) => grp_depthwise_conv2d_fix_2_fu_461_n_6,
      ADDRARDADDR(1) => grp_depthwise_conv2d_fix_2_fu_461_n_7,
      ADDRARDADDR(0) => grp_depthwise_conv2d_fix_2_fu_461_n_8,
      D(3 downto 2) => ap_NS_fsm(38 downto 37),
      D(1 downto 0) => ap_NS_fsm(14 downto 13),
      E(0) => grp_depthwise_conv2d_fix_2_fu_461_output_r_we0,
      MemBank_B_address01 => MemBank_B_address01,
      MemBank_B_address010_out => MemBank_B_address010_out,
      MemBank_B_address01101_out => MemBank_B_address01101_out,
      MemBank_B_ce01 => MemBank_B_ce01,
      Q(6) => \ap_CS_fsm_reg_n_5_[39]\,
      Q(5) => ap_CS_fsm_state38,
      Q(4) => \ap_CS_fsm_reg_n_5_[36]\,
      Q(3) => ap_CS_fsm_state14,
      Q(2) => \ap_CS_fsm_reg_n_5_[12]\,
      Q(1) => ap_CS_fsm_state8,
      Q(0) => sel00,
      SR(0) => ap_rst_n_inv,
      SeparableConv2D_1_w_1_ce0 => SeparableConv2D_1_w_1_ce0,
      SeparableConv2D_4_w_1_ce0 => SeparableConv2D_4_w_1_ce0,
      add_ln36_fu_422_p2_0(10 downto 0) => grp_depthwise_conv2d_fix_2_fu_461_output_r_address0(10 downto 0),
      \ap_CS_fsm_reg[13]\ => grp_depthwise_conv2d_fix_2_fu_461_n_19,
      \ap_CS_fsm_reg[13]_0\ => grp_depthwise_conv2d_fix_2_fu_461_n_28,
      \ap_CS_fsm_reg[13]_1\ => grp_depthwise_conv2d_fix_2_fu_461_n_40,
      \ap_CS_fsm_reg[13]_2\ => grp_depthwise_conv2d_fix_2_fu_461_n_41,
      \ap_CS_fsm_reg[36]\ => grp_depthwise_conv2d_fix_2_fu_461_n_27,
      \ap_CS_fsm_reg[5]_0\ => grp_depthwise_conv2d_fix_2_fu_461_n_24,
      ap_clk => ap_clk,
      grp_depthwise_conv2d_fix_2_fu_461_ap_start_reg => grp_depthwise_conv2d_fix_2_fu_461_ap_start_reg,
      grp_padding2d_fix16_fu_443_output_r_address0(3 downto 0) => grp_padding2d_fix16_fu_443_output_r_address0(13 downto 10),
      input_r_address0(9 downto 0) => grp_depthwise_conv2d_fix_2_fu_461_input_r_address0(9 downto 0),
      input_r_ce0 => grp_depthwise_conv2d_fix_1_fu_485_input_r_ce0,
      kernel_0_address0(7 downto 0) => grp_depthwise_conv2d_fix_2_fu_461_kernel_0_address0(7 downto 0),
      kernel_0_q0(14) => grp_depthwise_conv2d_fix_2_fu_461_kernel_0_q0(15),
      kernel_0_q0(13 downto 0) => grp_depthwise_conv2d_fix_2_fu_461_kernel_0_q0(13 downto 0),
      output_r_address0(0) => grp_pointwise_conv2d_fix_4_fu_589_output_r_address0(13),
      output_r_ce0 => grp_depthwise_conv2d_fix_1_fu_485_output_r_ce0,
      output_r_d0(15 downto 0) => grp_depthwise_conv2d_fix_2_fu_461_output_r_d0(15 downto 0),
      q0(15 downto 0) => MemBank_B_q0(15 downto 0),
      ram_reg_0(3 downto 0) => grp_pointwise_conv2d_fix_fu_597_output_r_address0(13 downto 10),
      ram_reg_0_0 => MemBank_B_U_n_36,
      ram_reg_0_1 => MemBank_A_U_n_9,
      ram_reg_0_10(2 downto 0) => grp_padding2d_fix16_fu_443_input_r_address0(13 downto 11),
      ram_reg_0_2 => MemBank_A_U_n_8,
      ram_reg_0_3 => grp_up_sampling2d_fix16_fu_560_n_11,
      ram_reg_0_4 => MemBank_B_U_n_37,
      ram_reg_0_5 => grp_up_sampling2d_fix16_fu_560_n_9,
      ram_reg_0_6(0) => grp_depthwise_conv2d_fix_fu_581_input_r_address0(13),
      ram_reg_0_7 => MemBank_B_U_n_38,
      ram_reg_0_8 => MemBank_B_U_n_57,
      ram_reg_0_9 => MemBank_B_U_n_39,
      ram_reg_0_i_19 => grp_padding2d_fix16_fu_443_n_23,
      \ram_reg_0_i_19__0\(0) => grp_padding2d_fix16_fu_443_input_r_ce0,
      ram_reg_0_i_25_0(0) => grp_depthwise_conv2d_fix_1_fu_485_input_r_address0(10)
    );
grp_depthwise_conv2d_fix_2_fu_461_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_depthwise_conv2d_fix_2_fu_461_n_27,
      Q => grp_depthwise_conv2d_fix_2_fu_461_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_depthwise_conv2d_fix_fu_581: entity work.bd_0_hls_inst_0_depthwise_conv2d_fix
     port map (
      D(1 downto 0) => ap_NS_fsm(6 downto 5),
      E(0) => grp_depthwise_conv2d_fix_fu_581_output_r_we0,
      MemBank_B_address012_out => MemBank_B_address012_out,
      Q(2) => \ap_CS_fsm_reg_n_5_[23]\,
      Q(1) => sel00,
      Q(0) => ap_CS_fsm_state5,
      SR(0) => ap_rst_n_inv,
      add_ln19_1_reg_398_reg => grp_depthwise_conv2d_fix_fu_581_n_5,
      add_ln19_1_reg_398_reg_0 => grp_depthwise_conv2d_fix_fu_581_n_19,
      add_ln19_1_reg_398_reg_1 => grp_depthwise_conv2d_fix_fu_581_n_20,
      add_ln19_1_reg_398_reg_10 => grp_depthwise_conv2d_fix_fu_581_n_29,
      add_ln19_1_reg_398_reg_2 => grp_depthwise_conv2d_fix_fu_581_n_21,
      add_ln19_1_reg_398_reg_3 => grp_depthwise_conv2d_fix_fu_581_n_22,
      add_ln19_1_reg_398_reg_4 => grp_depthwise_conv2d_fix_fu_581_n_23,
      add_ln19_1_reg_398_reg_5 => grp_depthwise_conv2d_fix_fu_581_n_24,
      add_ln19_1_reg_398_reg_6 => grp_depthwise_conv2d_fix_fu_581_n_25,
      add_ln19_1_reg_398_reg_7 => grp_depthwise_conv2d_fix_fu_581_n_26,
      add_ln19_1_reg_398_reg_8 => grp_depthwise_conv2d_fix_fu_581_n_27,
      add_ln19_1_reg_398_reg_9 => grp_depthwise_conv2d_fix_fu_581_n_28,
      add_ln19_fu_291_p2 => grp_depthwise_conv2d_fix_fu_581_n_6,
      \ap_CS_fsm_reg[3]_0\ => grp_depthwise_conv2d_fix_fu_581_n_33,
      \ap_CS_fsm_reg[4]_0\ => grp_depthwise_conv2d_fix_fu_581_n_32,
      \ap_CS_fsm_reg[4]_1\ => grp_depthwise_conv2d_fix_fu_581_n_34,
      \ap_CS_fsm_reg[5]_0\ => grp_depthwise_conv2d_fix_fu_581_n_18,
      ap_clk => ap_clk,
      grp_depthwise_conv2d_fix_fu_581_ap_start_reg => grp_depthwise_conv2d_fix_fu_581_ap_start_reg,
      input_r_address0(9) => grp_pointwise_conv2d_fix_2_fu_550_input_r_address0(13),
      input_r_address0(8 downto 0) => grp_pointwise_conv2d_fix_2_fu_550_input_r_address0(8 downto 0),
      output_r_address0(13 downto 0) => grp_up_sampling2d_fix16_fu_560_output_r_address0(13 downto 0),
      output_r_d0(15 downto 0) => grp_depthwise_conv2d_fix_fu_581_output_r_d0(15 downto 0),
      q0(15 downto 0) => MemBank_B_q0(15 downto 0),
      ram_reg_0(0) => grp_pointwise_conv2d_fix_2_fu_550_output_r_address0(1),
      ram_reg_0_0(0) => grp_up_sampling2d_fix16_fu_560_input_r_address0(1),
      ram_reg_0_1 => grp_up_sampling2d_fix16_fu_560_n_20,
      \ram_reg_0_i_19__0\(0) => grp_pointwise_conv2d_fix_2_fu_550_output_r_ce0,
      \ram_reg_0_i_19__0_0\(1) => grp_up_sampling2d_fix16_fu_560_output_r_ce0,
      \ram_reg_0_i_19__0_0\(0) => grp_up_sampling2d_fix16_fu_560_input_r_ce0,
      \tmp1_reg_417_reg[9]_0\(8) => grp_depthwise_conv2d_fix_fu_581_input_r_address0(13),
      \tmp1_reg_417_reg[9]_0\(7 downto 0) => grp_depthwise_conv2d_fix_fu_581_input_r_address0(9 downto 2),
      \zext_ln24_reg_399_reg[0]_0\ => grp_depthwise_conv2d_fix_fu_581_n_31,
      \zext_ln24_reg_399_reg[1]_0\ => grp_depthwise_conv2d_fix_fu_581_n_30
    );
grp_depthwise_conv2d_fix_fu_581_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_depthwise_conv2d_fix_fu_581_n_34,
      Q => grp_depthwise_conv2d_fix_fu_581_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_max_pooling2d_fix16_fu_509: entity work.bd_0_hls_inst_0_max_pooling2d_fix16
     port map (
      ADDRARDADDR(10) => grp_max_pooling2d_fix16_fu_509_n_27,
      ADDRARDADDR(9) => grp_max_pooling2d_fix16_fu_509_n_28,
      ADDRARDADDR(8) => grp_max_pooling2d_fix16_fu_509_n_29,
      ADDRARDADDR(7) => grp_max_pooling2d_fix16_fu_509_n_30,
      ADDRARDADDR(6) => grp_max_pooling2d_fix16_fu_509_n_31,
      ADDRARDADDR(5) => grp_max_pooling2d_fix16_fu_509_n_32,
      ADDRARDADDR(4) => grp_max_pooling2d_fix16_fu_509_n_33,
      ADDRARDADDR(3) => grp_max_pooling2d_fix16_fu_509_n_34,
      ADDRARDADDR(2) => grp_max_pooling2d_fix16_fu_509_n_35,
      ADDRARDADDR(1) => grp_max_pooling2d_fix16_fu_509_n_36,
      ADDRARDADDR(0) => grp_max_pooling2d_fix16_fu_509_n_37,
      CO(0) => icmp_ln27_fu_437_p2,
      D(3 downto 2) => ap_NS_fsm(18 downto 17),
      D(1 downto 0) => ap_NS_fsm(10 downto 9),
      E(0) => grp_max_pooling2d_fix16_fu_509_output_r_we0,
      MemBank_B_address011_out => MemBank_B_address011_out,
      P(0) => grp_max_pooling2d_fix16_fu_509_output_r_address0(1),
      Q(5) => \ap_CS_fsm_reg_n_5_[31]\,
      Q(4) => ap_CS_fsm_state18,
      Q(3) => \ap_CS_fsm_reg_n_5_[16]\,
      Q(2) => \ap_CS_fsm_reg_n_5_[15]\,
      Q(1) => ap_CS_fsm_state10,
      Q(0) => \ap_CS_fsm_reg_n_5_[8]\,
      SR(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[16]\ => grp_max_pooling2d_fix16_fu_509_n_38,
      \ap_CS_fsm_reg[5]_0\(1) => grp_max_pooling2d_fix16_fu_509_input_r_ce0,
      \ap_CS_fsm_reg[5]_0\(0) => grp_max_pooling2d_fix16_fu_509_output_r_ce0,
      ap_clk => ap_clk,
      \buffer_01_fu_70_reg[15]_0\(15 downto 0) => grp_max_pooling2d_fix16_fu_509_output_r_d0(15 downto 0),
      grp_max_pooling2d_fix16_fu_509_ap_start_reg => grp_max_pooling2d_fix16_fu_509_ap_start_reg,
      grp_max_pooling2d_fix16_fu_509_input_r_address0(13 downto 0) => grp_max_pooling2d_fix16_fu_509_input_r_address0(13 downto 0),
      input_r_address0(10 downto 1) => grp_pointwise_conv2d_fix_1_fu_540_input_r_address0(11 downto 2),
      input_r_address0(0) => grp_pointwise_conv2d_fix_1_fu_540_input_r_address0(0),
      q0(15 downto 0) => MemBank_B_q0(15 downto 0),
      ram_reg_0 => MemBank_A_U_n_18,
      ram_reg_0_0 => MemBank_A_U_n_9,
      ram_reg_0_1 => grp_depthwise_conv2d_fix_1_fu_485_n_52,
      ram_reg_0_10 => grp_depthwise_conv2d_fix_1_fu_485_n_45,
      ram_reg_0_11 => grp_depthwise_conv2d_fix_fu_581_n_23,
      ram_reg_0_12 => MemBank_A_U_n_11,
      ram_reg_0_13 => grp_depthwise_conv2d_fix_1_fu_485_n_46,
      ram_reg_0_14 => grp_depthwise_conv2d_fix_fu_581_n_24,
      ram_reg_0_15 => MemBank_A_U_n_12,
      ram_reg_0_16 => grp_depthwise_conv2d_fix_1_fu_485_n_47,
      ram_reg_0_17 => grp_depthwise_conv2d_fix_fu_581_n_25,
      ram_reg_0_18 => MemBank_A_U_n_13,
      ram_reg_0_19 => grp_depthwise_conv2d_fix_1_fu_485_n_48,
      ram_reg_0_2 => grp_depthwise_conv2d_fix_fu_581_n_5,
      ram_reg_0_20 => grp_depthwise_conv2d_fix_fu_581_n_26,
      ram_reg_0_21 => MemBank_A_U_n_14,
      ram_reg_0_22 => grp_depthwise_conv2d_fix_1_fu_485_n_49,
      ram_reg_0_23 => grp_depthwise_conv2d_fix_fu_581_n_27,
      ram_reg_0_24 => MemBank_A_U_n_15,
      ram_reg_0_25 => grp_depthwise_conv2d_fix_1_fu_485_n_50,
      ram_reg_0_26 => grp_depthwise_conv2d_fix_fu_581_n_28,
      ram_reg_0_27 => MemBank_A_U_n_16,
      ram_reg_0_28 => grp_depthwise_conv2d_fix_1_fu_485_n_51,
      ram_reg_0_29 => grp_depthwise_conv2d_fix_fu_581_n_29,
      ram_reg_0_3 => grp_pointwise_conv2d_fix_fu_597_n_13,
      ram_reg_0_30 => MemBank_A_U_n_17,
      ram_reg_0_31 => grp_depthwise_conv2d_fix_1_fu_485_n_54,
      ram_reg_0_32 => grp_depthwise_conv2d_fix_fu_581_n_31,
      ram_reg_0_33 => grp_pointwise_conv2d_fix_fu_597_n_37,
      ram_reg_0_34(10) => grp_pointwise_conv2d_fix_3_fu_530_input_r_address0(13),
      ram_reg_0_34(9 downto 1) => grp_pointwise_conv2d_fix_3_fu_530_input_r_address0(10 downto 2),
      ram_reg_0_34(0) => grp_pointwise_conv2d_fix_3_fu_530_input_r_address0(0),
      ram_reg_0_4 => grp_depthwise_conv2d_fix_2_fu_461_n_41,
      ram_reg_0_5 => grp_depthwise_conv2d_fix_fu_581_n_21,
      ram_reg_0_6 => grp_pointwise_conv2d_fix_fu_597_n_34,
      ram_reg_0_7 => grp_depthwise_conv2d_fix_1_fu_485_n_44,
      ram_reg_0_8 => grp_depthwise_conv2d_fix_fu_581_n_22,
      ram_reg_0_9 => grp_pointwise_conv2d_fix_fu_597_n_35
    );
grp_max_pooling2d_fix16_fu_509_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_max_pooling2d_fix16_fu_509_n_38,
      Q => grp_max_pooling2d_fix16_fu_509_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_padding2d_fix16_fu_443: entity work.bd_0_hls_inst_0_padding2d_fix16
     port map (
      CO(0) => \mul_ln13_1_reg_700_reg[11]_i_2_n_8\,
      D(9 downto 8) => ap_NS_fsm(36 downto 35),
      D(7 downto 6) => ap_NS_fsm(28 downto 27),
      D(5 downto 4) => ap_NS_fsm(20 downto 19),
      D(3 downto 2) => ap_NS_fsm(12 downto 11),
      D(1 downto 0) => ap_NS_fsm(4 downto 3),
      DI(0) => \mul_ln13_reg_743[6]_i_8_n_5\,
      MemBank_B_ce01 => MemBank_B_ce01,
      O(3) => \mul_ln13_1_reg_700_reg[11]_i_4_n_9\,
      O(2) => \mul_ln13_1_reg_700_reg[11]_i_4_n_10\,
      O(1) => \mul_ln13_1_reg_700_reg[11]_i_4_n_11\,
      O(0) => \mul_ln13_1_reg_700_reg[11]_i_4_n_12\,
      Q(12) => ap_CS_fsm_state36,
      Q(11) => \ap_CS_fsm_reg_n_5_[34]\,
      Q(10) => \ap_CS_fsm_reg_n_5_[31]\,
      Q(9) => ap_CS_fsm_state28,
      Q(8) => \ap_CS_fsm_reg_n_5_[26]\,
      Q(7) => ap_CS_fsm_state20,
      Q(6) => \ap_CS_fsm_reg_n_5_[18]\,
      Q(5) => \ap_CS_fsm_reg_n_5_[15]\,
      Q(4) => ap_CS_fsm_state12,
      Q(3) => \ap_CS_fsm_reg_n_5_[10]\,
      Q(2) => ap_CS_fsm_state8,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => \ap_CS_fsm_reg_n_5_[2]\,
      S(0) => \mul_ln13_reg_743[6]_i_12_n_5\,
      SR(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[19]\(0) => grp_padding2d_fix16_fu_443_n_21,
      \ap_CS_fsm_reg[3]_0\ => grp_padding2d_fix16_fu_443_n_23,
      \ap_CS_fsm_reg[6]_0\(1) => ap_CS_fsm_state7_0,
      \ap_CS_fsm_reg[6]_0\(0) => grp_padding2d_fix16_fu_443_input_r_ce0,
      ap_clk => ap_clk,
      d0(0) => grp_padding2d_fix16_fu_443_n_25,
      data5 => data5,
      grp_padding2d_fix16_fu_443_ap_start_reg => grp_padding2d_fix16_fu_443_ap_start_reg,
      grp_padding2d_fix16_fu_443_ap_start_reg0 => grp_padding2d_fix16_fu_443_ap_start_reg0,
      grp_padding2d_fix16_fu_443_ap_start_reg_reg => grp_padding2d_fix16_fu_443_n_24,
      grp_padding2d_fix16_fu_443_output_r_address0(13 downto 0) => grp_padding2d_fix16_fu_443_output_r_address0(13 downto 0),
      \i_count_2_reg_299_reg[13]_0\(13 downto 0) => grp_padding2d_fix16_fu_443_input_r_address0(13 downto 0),
      q0(0) => MemBank_A_q0(15),
      ram_reg_7 => MemBank_B_U_n_56
    );
grp_padding2d_fix16_fu_443_ap_start_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[34]\,
      I1 => \ap_CS_fsm_reg_n_5_[18]\,
      I2 => \ap_CS_fsm_reg_n_5_[26]\,
      I3 => \ap_CS_fsm_reg_n_5_[10]\,
      I4 => \ap_CS_fsm_reg_n_5_[2]\,
      O => grp_padding2d_fix16_fu_443_ap_start_reg0
    );
grp_padding2d_fix16_fu_443_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_padding2d_fix16_fu_443_n_24,
      Q => grp_padding2d_fix16_fu_443_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_pointwise_conv2d_fix_1_fu_540: entity work.bd_0_hls_inst_0_pointwise_conv2d_fix_1
     port map (
      ADDRARDADDR(2) => grp_pointwise_conv2d_fix_1_fu_540_n_21,
      ADDRARDADDR(1) => grp_pointwise_conv2d_fix_1_fu_540_n_22,
      ADDRARDADDR(0) => grp_pointwise_conv2d_fix_1_fu_540_n_23,
      D(1 downto 0) => ap_NS_fsm(16 downto 15),
      E(0) => grp_pointwise_conv2d_fix_1_fu_540_output_r_we0,
      MemBank_B_address01101_out => MemBank_B_address01101_out,
      MemBank_B_address011_out => MemBank_B_address011_out,
      P(0) => grp_max_pooling2d_fix16_fu_509_output_r_address0(1),
      Q(5) => \ap_CS_fsm_reg_n_5_[39]\,
      Q(4) => \ap_CS_fsm_reg_n_5_[31]\,
      Q(3) => \ap_CS_fsm_reg_n_5_[23]\,
      Q(2) => \ap_CS_fsm_reg_n_5_[15]\,
      Q(1) => ap_CS_fsm_state15,
      Q(0) => ap_CS_fsm_state8,
      SR(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[7]_0\ => grp_pointwise_conv2d_fix_1_fu_540_n_5,
      \ap_CS_fsm_reg[7]_1\ => grp_pointwise_conv2d_fix_1_fu_540_n_37,
      ap_clk => ap_clk,
      d0(14 downto 0) => MemBank_B_d0(14 downto 0),
      grp_pointwise_conv2d_fix_1_fu_540_ap_start_reg => grp_pointwise_conv2d_fix_1_fu_540_ap_start_reg,
      grp_pointwise_conv2d_fix_3_fu_530_input_r_address0(1) => grp_pointwise_conv2d_fix_3_fu_530_input_r_address0(13),
      grp_pointwise_conv2d_fix_3_fu_530_input_r_address0(0) => grp_pointwise_conv2d_fix_3_fu_530_input_r_address0(1),
      input_data_data_V_0_ack_out => input_data_data_V_0_ack_out,
      input_r_address0(10 downto 1) => grp_pointwise_conv2d_fix_1_fu_540_input_r_address0(11 downto 2),
      input_r_address0(0) => grp_pointwise_conv2d_fix_1_fu_540_input_r_address0(0),
      \out_d_0_reg_112_reg[3]_0\ => grp_pointwise_conv2d_fix_1_fu_540_n_38,
      output_r_address0(11) => grp_pointwise_conv2d_fix_1_fu_540_output_r_address0(13),
      output_r_address0(10 downto 0) => grp_pointwise_conv2d_fix_1_fu_540_output_r_address0(10 downto 0),
      q0(15 downto 0) => MemBank_A_q0(15 downto 0),
      ram_reg_0(0) => grp_pointwise_conv2d_fix_4_fu_589_output_r_ce0,
      ram_reg_0_0(1) => grp_pointwise_conv2d_fix_fu_597_output_r_ce0,
      ram_reg_0_0(0) => grp_pointwise_conv2d_fix_fu_597_input_r_ce0,
      ram_reg_0_1 => MemBank_A_U_n_9,
      ram_reg_0_10 => grp_pointwise_conv2d_fix_fu_597_n_36,
      ram_reg_0_11 => grp_depthwise_conv2d_fix_2_fu_461_n_24,
      ram_reg_0_12 => grp_depthwise_conv2d_fix_fu_581_n_33,
      ram_reg_0_13 => grp_depthwise_conv2d_fix_2_fu_461_n_28,
      ram_reg_0_14 => grp_depthwise_conv2d_fix_fu_581_n_19,
      ram_reg_0_15 => grp_pointwise_conv2d_fix_fu_597_n_32,
      ram_reg_0_16 => grp_depthwise_conv2d_fix_2_fu_461_n_40,
      ram_reg_0_17 => grp_depthwise_conv2d_fix_fu_581_n_20,
      ram_reg_0_18 => grp_pointwise_conv2d_fix_fu_597_n_33,
      ram_reg_0_19 => grp_pointwise_conv2d_fix_3_fu_530_n_18,
      ram_reg_0_2 => MemBank_A_U_n_8,
      ram_reg_0_20 => grp_pointwise_conv2d_fix_3_fu_530_n_19,
      ram_reg_0_3 => grp_depthwise_conv2d_fix_2_fu_461_n_19,
      ram_reg_0_4 => grp_depthwise_conv2d_fix_fu_581_n_32,
      ram_reg_0_5 => grp_pointwise_conv2d_fix_4_fu_589_n_16,
      ram_reg_0_6 => grp_pointwise_conv2d_fix_4_fu_589_n_17,
      ram_reg_0_7 => MemBank_A_U_n_18,
      ram_reg_0_8 => grp_depthwise_conv2d_fix_1_fu_485_n_53,
      ram_reg_0_9 => grp_depthwise_conv2d_fix_fu_581_n_30,
      ram_reg_0_i_19_0(1) => grp_max_pooling2d_fix16_fu_509_input_r_ce0,
      ram_reg_0_i_19_0(0) => grp_max_pooling2d_fix16_fu_509_output_r_ce0,
      \ram_reg_0_i_19__0_0\(0) => grp_pointwise_conv2d_fix_3_fu_530_output_r_ce0,
      ram_reg_1 => grp_pointwise_conv2d_fix_4_fu_589_n_14,
      ram_reg_1_0 => grp_pointwise_conv2d_fix_4_fu_589_n_15,
      ram_reg_1_1 => grp_pointwise_conv2d_fix_3_fu_530_n_16,
      ram_reg_1_2 => grp_pointwise_conv2d_fix_3_fu_530_n_17,
      ram_reg_2 => grp_pointwise_conv2d_fix_4_fu_589_n_22,
      ram_reg_2_0 => grp_pointwise_conv2d_fix_4_fu_589_n_13,
      ram_reg_2_1 => grp_pointwise_conv2d_fix_3_fu_530_n_14,
      ram_reg_2_2 => grp_pointwise_conv2d_fix_3_fu_530_n_15,
      ram_reg_3 => grp_pointwise_conv2d_fix_4_fu_589_n_12,
      ram_reg_3_0 => grp_pointwise_conv2d_fix_4_fu_589_n_21,
      ram_reg_3_1 => grp_pointwise_conv2d_fix_3_fu_530_n_12,
      ram_reg_3_2 => grp_pointwise_conv2d_fix_3_fu_530_n_13,
      ram_reg_4 => grp_pointwise_conv2d_fix_4_fu_589_n_10,
      ram_reg_4_0 => grp_pointwise_conv2d_fix_4_fu_589_n_11,
      ram_reg_4_1 => grp_pointwise_conv2d_fix_3_fu_530_n_10,
      ram_reg_4_2 => grp_pointwise_conv2d_fix_3_fu_530_n_11,
      ram_reg_5 => grp_pointwise_conv2d_fix_4_fu_589_n_8,
      ram_reg_5_0 => grp_pointwise_conv2d_fix_4_fu_589_n_9,
      ram_reg_5_1 => grp_pointwise_conv2d_fix_3_fu_530_n_8,
      ram_reg_5_2 => grp_pointwise_conv2d_fix_3_fu_530_n_9,
      ram_reg_6 => grp_pointwise_conv2d_fix_4_fu_589_n_6,
      ram_reg_6_0 => grp_pointwise_conv2d_fix_4_fu_589_n_7,
      ram_reg_6_1 => grp_pointwise_conv2d_fix_3_fu_530_n_6,
      ram_reg_6_2 => grp_pointwise_conv2d_fix_3_fu_530_n_7,
      ram_reg_7 => grp_pointwise_conv2d_fix_4_fu_589_n_5,
      ram_reg_7_0 => grp_pointwise_conv2d_fix_3_fu_530_n_5,
      trunc_ln20_fu_283_p1(15 downto 0) => trunc_ln20_fu_283_p1(15 downto 0)
    );
grp_pointwise_conv2d_fix_1_fu_540_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_pointwise_conv2d_fix_1_fu_540_n_38,
      Q => grp_pointwise_conv2d_fix_1_fu_540_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_pointwise_conv2d_fix_2_fu_550: entity work.bd_0_hls_inst_0_pointwise_conv2d_fix_2
     port map (
      D(1 downto 0) => ap_NS_fsm(24 downto 23),
      O(0) => grp_pointwise_conv2d_fix_2_fu_550_n_6,
      Q(0) => grp_pointwise_conv2d_fix_2_fu_550_output_r_ce0,
      S(1) => \ram_reg_0_i_120__0_n_5\,
      S(0) => \ram_reg_0_i_121__0_n_5\,
      SR(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[1]_0\ => grp_pointwise_conv2d_fix_2_fu_550_n_30,
      \ap_CS_fsm_reg[23]\(1) => \ap_CS_fsm_reg_n_5_[23]\,
      \ap_CS_fsm_reg[23]\(0) => ap_CS_fsm_state23,
      ap_clk => ap_clk,
      buffer_0_reg_142_reg(15 downto 0) => buffer_0_reg_142_reg(15 downto 0),
      grp_pointwise_conv2d_fix_2_fu_550_ap_start_reg => grp_pointwise_conv2d_fix_2_fu_550_ap_start_reg,
      grp_pointwise_conv2d_fix_2_fu_550_output_r_address0(9) => grp_pointwise_conv2d_fix_2_fu_550_output_r_address0(13),
      grp_pointwise_conv2d_fix_2_fu_550_output_r_address0(8 downto 0) => grp_pointwise_conv2d_fix_2_fu_550_output_r_address0(8 downto 0),
      grp_pointwise_conv2d_fix_2_fu_550_output_r_we0 => grp_pointwise_conv2d_fix_2_fu_550_output_r_we0,
      input_r_address0(9) => grp_pointwise_conv2d_fix_2_fu_550_input_r_address0(13),
      input_r_address0(8 downto 0) => grp_pointwise_conv2d_fix_2_fu_550_input_r_address0(8 downto 0),
      \phi_mul_reg_163_reg[8]_0\(0) => grp_pointwise_conv2d_fix_2_fu_550_n_7,
      q0(15 downto 0) => MemBank_A_q0(15 downto 0)
    );
grp_pointwise_conv2d_fix_2_fu_550_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_pointwise_conv2d_fix_2_fu_550_n_30,
      Q => grp_pointwise_conv2d_fix_2_fu_550_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_pointwise_conv2d_fix_3_fu_530: entity work.bd_0_hls_inst_0_pointwise_conv2d_fix_3
     port map (
      D(1 downto 0) => ap_NS_fsm(32 downto 31),
      E(0) => grp_pointwise_conv2d_fix_1_fu_540_output_r_we0,
      Q(5) => \ap_CS_fsm_reg_n_5_[39]\,
      Q(4) => \ap_CS_fsm_reg_n_5_[31]\,
      Q(3) => ap_CS_fsm_state31,
      Q(2) => \ap_CS_fsm_reg_n_5_[23]\,
      Q(1) => \ap_CS_fsm_reg_n_5_[15]\,
      Q(0) => ap_CS_fsm_state8,
      SR(0) => ap_rst_n_inv,
      WEA(1) => grp_pointwise_conv2d_fix_3_fu_530_n_22,
      WEA(0) => grp_pointwise_conv2d_fix_3_fu_530_n_23,
      \ap_CS_fsm_reg[30]\ => grp_pointwise_conv2d_fix_3_fu_530_n_26,
      \ap_CS_fsm_reg[39]\(1) => grp_pointwise_conv2d_fix_3_fu_530_n_24,
      \ap_CS_fsm_reg[39]\(0) => grp_pointwise_conv2d_fix_3_fu_530_n_25,
      ap_clk => ap_clk,
      data5 => data5,
      grp_pointwise_conv2d_fix_3_fu_530_ap_start_reg => grp_pointwise_conv2d_fix_3_fu_530_ap_start_reg,
      grp_pointwise_conv2d_fix_3_fu_530_input_r_address0(11) => grp_pointwise_conv2d_fix_3_fu_530_input_r_address0(13),
      grp_pointwise_conv2d_fix_3_fu_530_input_r_address0(10 downto 0) => grp_pointwise_conv2d_fix_3_fu_530_input_r_address0(10 downto 0),
      output_r_address0(12) => grp_pointwise_conv2d_fix_3_fu_530_output_r_address0(13),
      output_r_address0(11 downto 0) => grp_pointwise_conv2d_fix_3_fu_530_output_r_address0(11 downto 0),
      output_r_ce0 => grp_pointwise_conv2d_fix_3_fu_530_output_r_ce0,
      q0(15 downto 0) => MemBank_A_q0(15 downto 0),
      ram_reg_0 => grp_pointwise_conv2d_fix_3_fu_530_n_18,
      ram_reg_0_0 => grp_pointwise_conv2d_fix_3_fu_530_n_19,
      \ram_reg_0_i_71__0\(0) => ap_CS_fsm_state7_0,
      ram_reg_1 => grp_pointwise_conv2d_fix_3_fu_530_n_16,
      ram_reg_1_0 => grp_pointwise_conv2d_fix_3_fu_530_n_17,
      ram_reg_2 => grp_pointwise_conv2d_fix_3_fu_530_n_14,
      ram_reg_2_0 => grp_pointwise_conv2d_fix_3_fu_530_n_15,
      ram_reg_2_1 => grp_pointwise_conv2d_fix_fu_597_n_5,
      ram_reg_3 => grp_pointwise_conv2d_fix_3_fu_530_n_12,
      ram_reg_3_0 => grp_pointwise_conv2d_fix_3_fu_530_n_13,
      ram_reg_4 => grp_pointwise_conv2d_fix_3_fu_530_n_10,
      ram_reg_4_0 => grp_pointwise_conv2d_fix_3_fu_530_n_11,
      ram_reg_5 => grp_pointwise_conv2d_fix_3_fu_530_n_8,
      ram_reg_5_0 => grp_pointwise_conv2d_fix_3_fu_530_n_9,
      ram_reg_6 => grp_pointwise_conv2d_fix_3_fu_530_n_6,
      ram_reg_6_0 => grp_pointwise_conv2d_fix_3_fu_530_n_7,
      ram_reg_7 => grp_pointwise_conv2d_fix_3_fu_530_n_5
    );
grp_pointwise_conv2d_fix_3_fu_530_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_pointwise_conv2d_fix_3_fu_530_n_26,
      Q => grp_pointwise_conv2d_fix_3_fu_530_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_pointwise_conv2d_fix_4_fu_589: entity work.bd_0_hls_inst_0_pointwise_conv2d_fix_4
     port map (
      D(1 downto 0) => ap_NS_fsm(40 downto 39),
      E(0) => grp_pointwise_conv2d_fix_4_fu_589_output_r_we0,
      Q(3) => ap_CS_fsm_pp0_stage0,
      Q(2) => \ap_CS_fsm_reg_n_5_[39]\,
      Q(1) => ap_CS_fsm_state39,
      Q(0) => \ap_CS_fsm_reg_n_5_[23]\,
      SR(0) => grp_pointwise_conv2d_fix_4_fu_589_n_35,
      \ap_CS_fsm_reg[0]_0\(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => grp_pointwise_conv2d_fix_4_fu_589_n_20,
      ap_rst_n => ap_rst_n,
      \buffer_0_reg_109_reg[15]_0\ => grp_pointwise_conv2d_fix_4_fu_589_n_5,
      \buffer_0_reg_109_reg[15]_1\ => grp_pointwise_conv2d_fix_4_fu_589_n_6,
      \buffer_0_reg_109_reg[15]_10\ => grp_pointwise_conv2d_fix_4_fu_589_n_15,
      \buffer_0_reg_109_reg[15]_11\ => grp_pointwise_conv2d_fix_4_fu_589_n_16,
      \buffer_0_reg_109_reg[15]_12\ => grp_pointwise_conv2d_fix_4_fu_589_n_17,
      \buffer_0_reg_109_reg[15]_13\ => grp_pointwise_conv2d_fix_4_fu_589_n_21,
      \buffer_0_reg_109_reg[15]_14\ => grp_pointwise_conv2d_fix_4_fu_589_n_22,
      \buffer_0_reg_109_reg[15]_2\ => grp_pointwise_conv2d_fix_4_fu_589_n_7,
      \buffer_0_reg_109_reg[15]_3\ => grp_pointwise_conv2d_fix_4_fu_589_n_8,
      \buffer_0_reg_109_reg[15]_4\ => grp_pointwise_conv2d_fix_4_fu_589_n_9,
      \buffer_0_reg_109_reg[15]_5\ => grp_pointwise_conv2d_fix_4_fu_589_n_10,
      \buffer_0_reg_109_reg[15]_6\ => grp_pointwise_conv2d_fix_4_fu_589_n_11,
      \buffer_0_reg_109_reg[15]_7\ => grp_pointwise_conv2d_fix_4_fu_589_n_12,
      \buffer_0_reg_109_reg[15]_8\ => grp_pointwise_conv2d_fix_4_fu_589_n_13,
      \buffer_0_reg_109_reg[15]_9\ => grp_pointwise_conv2d_fix_4_fu_589_n_14,
      buffer_0_reg_142_reg(15 downto 0) => buffer_0_reg_142_reg(15 downto 0),
      grp_pointwise_conv2d_fix_4_fu_589_ap_start_reg => grp_pointwise_conv2d_fix_4_fu_589_ap_start_reg,
      grp_pointwise_conv2d_fix_4_fu_589_output_r_address0(10) => grp_pointwise_conv2d_fix_4_fu_589_output_r_address0(13),
      grp_pointwise_conv2d_fix_4_fu_589_output_r_address0(9 downto 0) => grp_pointwise_conv2d_fix_4_fu_589_output_r_address0(9 downto 0),
      icmp_ln145_fu_659_p2 => icmp_ln145_fu_659_p2,
      input_r_address0(13 downto 0) => grp_pointwise_conv2d_fix_4_fu_589_input_r_address0(13 downto 0),
      \out_h_0_reg_87_reg[4]_0\ => grp_pointwise_conv2d_fix_4_fu_589_n_23,
      output_r_ce0 => grp_pointwise_conv2d_fix_4_fu_589_output_r_ce0,
      q0(15 downto 0) => MemBank_A_q0(15 downto 0)
    );
grp_pointwise_conv2d_fix_4_fu_589_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_pointwise_conv2d_fix_4_fu_589_n_23,
      Q => grp_pointwise_conv2d_fix_4_fu_589_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_pointwise_conv2d_fix_fu_597: entity work.bd_0_hls_inst_0_pointwise_conv2d_fix
     port map (
      D(1 downto 0) => ap_NS_fsm(8 downto 7),
      E(0) => grp_pointwise_conv2d_fix_4_fu_589_output_r_we0,
      MemBank_B_address01101_out => MemBank_B_address01101_out,
      Q(4) => \ap_CS_fsm_reg_n_5_[39]\,
      Q(3) => \ap_CS_fsm_reg_n_5_[23]\,
      Q(2) => ap_CS_fsm_state8,
      Q(1) => ap_CS_fsm_state7,
      Q(0) => \ap_CS_fsm_reg_n_5_[1]\,
      \add_ln30_1_reg_386_reg[0]_0\ => grp_pointwise_conv2d_fix_fu_597_n_31,
      \add_ln30_1_reg_386_reg[1]_0\ => grp_pointwise_conv2d_fix_fu_597_n_30,
      \add_ln30_1_reg_386_reg[2]_0\ => grp_pointwise_conv2d_fix_fu_597_n_8,
      \add_ln30_1_reg_386_reg[3]_0\ => grp_pointwise_conv2d_fix_fu_597_n_29,
      \add_ln30_1_reg_386_reg[4]_0\ => grp_pointwise_conv2d_fix_fu_597_n_28,
      \add_ln30_1_reg_386_reg[5]_0\ => grp_pointwise_conv2d_fix_fu_597_n_27,
      \add_ln30_1_reg_386_reg[6]_0\ => grp_pointwise_conv2d_fix_fu_597_n_26,
      \add_ln30_1_reg_386_reg[7]_0\ => grp_pointwise_conv2d_fix_fu_597_n_25,
      \add_ln30_1_reg_386_reg[8]_0\ => grp_pointwise_conv2d_fix_fu_597_n_24,
      \add_ln30_1_reg_386_reg[9]_0\ => grp_pointwise_conv2d_fix_fu_597_n_23,
      \ap_CS_fsm_reg[0]_0\(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[6]_0\ => grp_pointwise_conv2d_fix_fu_597_n_38,
      \ap_CS_fsm_reg[7]_0\ => grp_pointwise_conv2d_fix_fu_597_n_5,
      \ap_CS_fsm_reg[7]_1\(1) => grp_pointwise_conv2d_fix_fu_597_output_r_ce0,
      \ap_CS_fsm_reg[7]_1\(0) => grp_pointwise_conv2d_fix_fu_597_input_r_ce0,
      ap_clk => ap_clk,
      grp_pointwise_conv2d_fix_2_fu_550_output_r_we0 => grp_pointwise_conv2d_fix_2_fu_550_output_r_we0,
      grp_pointwise_conv2d_fix_4_fu_589_output_r_address0(9 downto 0) => grp_pointwise_conv2d_fix_4_fu_589_output_r_address0(9 downto 0),
      grp_pointwise_conv2d_fix_fu_597_ap_start_reg => grp_pointwise_conv2d_fix_fu_597_ap_start_reg,
      i_0_reg_410_reg(6 downto 3) => i_0_reg_410_reg(13 downto 10),
      i_0_reg_410_reg(2 downto 0) => i_0_reg_410_reg(2 downto 0),
      \i_0_reg_410_reg[10]\ => grp_pointwise_conv2d_fix_fu_597_n_35,
      \i_0_reg_410_reg[11]\ => grp_pointwise_conv2d_fix_fu_597_n_34,
      \i_0_reg_410_reg[12]\ => grp_pointwise_conv2d_fix_fu_597_n_33,
      \i_0_reg_410_reg[13]\ => grp_pointwise_conv2d_fix_fu_597_n_32,
      i_0_reg_410_reg_2_sp_1 => grp_pointwise_conv2d_fix_fu_597_n_13,
      input_r_address0(6 downto 0) => grp_pointwise_conv2d_fix_fu_597_input_r_address0(9 downto 3),
      \out_w_0_reg_131_reg[0]_0\ => grp_pointwise_conv2d_fix_fu_597_n_37,
      \out_w_0_reg_131_reg[1]_0\ => grp_pointwise_conv2d_fix_fu_597_n_36,
      output_r_address0(3 downto 0) => grp_pointwise_conv2d_fix_fu_597_output_r_address0(13 downto 10),
      q0(15 downto 0) => MemBank_A_q0(15 downto 0),
      ram_reg_0(9 downto 0) => i_1_reg_421_reg(9 downto 0),
      ram_reg_0_0(6 downto 3) => grp_pointwise_conv2d_fix_4_fu_589_input_r_address0(13 downto 10),
      ram_reg_0_0(2 downto 0) => grp_pointwise_conv2d_fix_4_fu_589_input_r_address0(2 downto 0),
      trunc_ln20_fu_283_p1(15 downto 0) => trunc_ln20_fu_283_p1(15 downto 0)
    );
grp_pointwise_conv2d_fix_fu_597_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_pointwise_conv2d_fix_fu_597_n_38,
      Q => grp_pointwise_conv2d_fix_fu_597_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_up_sampling2d_fix16_fu_560: entity work.bd_0_hls_inst_0_up_sampling2d_fix16
     port map (
      D(3 downto 2) => ap_NS_fsm(34 downto 33),
      D(1 downto 0) => ap_NS_fsm(26 downto 25),
      MemBank_B_address012_out => MemBank_B_address012_out,
      Q(5) => ap_CS_fsm_state34,
      Q(4) => \ap_CS_fsm_reg_n_5_[32]\,
      Q(3) => ap_CS_fsm_state26,
      Q(2) => \ap_CS_fsm_reg_n_5_[24]\,
      Q(1) => \ap_CS_fsm_reg_n_5_[23]\,
      Q(0) => sel00,
      add_ln19_fu_291_p2_0 => grp_up_sampling2d_fix16_fu_560_n_11,
      add_ln19_fu_291_p2_1 => grp_up_sampling2d_fix16_fu_560_n_12,
      add_ln19_fu_291_p2_2 => grp_up_sampling2d_fix16_fu_560_n_13,
      add_ln19_fu_291_p2_3 => grp_up_sampling2d_fix16_fu_560_n_14,
      add_ln19_fu_291_p2_4 => grp_up_sampling2d_fix16_fu_560_n_15,
      add_ln19_fu_291_p2_5 => grp_up_sampling2d_fix16_fu_560_n_16,
      add_ln19_fu_291_p2_6 => grp_up_sampling2d_fix16_fu_560_n_17,
      add_ln19_fu_291_p2_7 => grp_up_sampling2d_fix16_fu_560_n_18,
      add_ln19_fu_291_p2_8 => grp_up_sampling2d_fix16_fu_560_n_19,
      \ap_CS_fsm_reg[0]_0\(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[23]\ => grp_up_sampling2d_fix16_fu_560_n_9,
      \ap_CS_fsm_reg[23]_0\ => grp_up_sampling2d_fix16_fu_560_n_20,
      \ap_CS_fsm_reg[32]\ => grp_up_sampling2d_fix16_fu_560_n_21,
      \ap_CS_fsm_reg[4]_0\(1) => grp_up_sampling2d_fix16_fu_560_output_r_ce0,
      \ap_CS_fsm_reg[4]_0\(0) => grp_up_sampling2d_fix16_fu_560_input_r_ce0,
      ap_clk => ap_clk,
      grp_pointwise_conv2d_fix_2_fu_550_output_r_address0(8) => grp_pointwise_conv2d_fix_2_fu_550_output_r_address0(13),
      grp_pointwise_conv2d_fix_2_fu_550_output_r_address0(7 downto 1) => grp_pointwise_conv2d_fix_2_fu_550_output_r_address0(8 downto 2),
      grp_pointwise_conv2d_fix_2_fu_550_output_r_address0(0) => grp_pointwise_conv2d_fix_2_fu_550_output_r_address0(0),
      grp_up_sampling2d_fix16_fu_560_ap_start_reg => grp_up_sampling2d_fix16_fu_560_ap_start_reg,
      input_r_address0(0) => grp_up_sampling2d_fix16_fu_560_input_r_address0(1),
      output_r_address0(13 downto 0) => grp_up_sampling2d_fix16_fu_560_output_r_address0(13 downto 0),
      ram_reg_0_i_25(8) => grp_depthwise_conv2d_fix_fu_581_input_r_address0(13),
      ram_reg_0_i_25(7 downto 0) => grp_depthwise_conv2d_fix_fu_581_input_r_address0(9 downto 2)
    );
grp_up_sampling2d_fix16_fu_560_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_up_sampling2d_fix16_fu_560_n_21,
      Q => grp_up_sampling2d_fix16_fu_560_ap_start_reg,
      R => ap_rst_n_inv
    );
\i_0_reg_410[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00088088"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[1]\,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => input_data_last_V_0_sel,
      I3 => input_data_last_V_0_payload_A,
      I4 => input_data_last_V_0_payload_B,
      O => \i_0_reg_410[0]_i_2_n_5\
    );
\i_0_reg_410[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_0_reg_410_reg(0),
      O => \i_0_reg_410[0]_i_4_n_5\
    );
\i_0_reg_410_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_410[0]_i_2_n_5\,
      D => \i_0_reg_410_reg[0]_i_3_n_12\,
      Q => i_0_reg_410_reg(0),
      R => clear
    );
\i_0_reg_410_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_0_reg_410_reg[0]_i_3_n_5\,
      CO(2) => \i_0_reg_410_reg[0]_i_3_n_6\,
      CO(1) => \i_0_reg_410_reg[0]_i_3_n_7\,
      CO(0) => \i_0_reg_410_reg[0]_i_3_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_0_reg_410_reg[0]_i_3_n_9\,
      O(2) => \i_0_reg_410_reg[0]_i_3_n_10\,
      O(1) => \i_0_reg_410_reg[0]_i_3_n_11\,
      O(0) => \i_0_reg_410_reg[0]_i_3_n_12\,
      S(3 downto 1) => i_0_reg_410_reg(3 downto 1),
      S(0) => \i_0_reg_410[0]_i_4_n_5\
    );
\i_0_reg_410_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_410[0]_i_2_n_5\,
      D => \i_0_reg_410_reg[8]_i_1_n_10\,
      Q => i_0_reg_410_reg(10),
      R => clear
    );
\i_0_reg_410_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_410[0]_i_2_n_5\,
      D => \i_0_reg_410_reg[8]_i_1_n_9\,
      Q => i_0_reg_410_reg(11),
      R => clear
    );
\i_0_reg_410_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_410[0]_i_2_n_5\,
      D => \i_0_reg_410_reg[12]_i_1_n_12\,
      Q => i_0_reg_410_reg(12),
      R => clear
    );
\i_0_reg_410_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_0_reg_410_reg[8]_i_1_n_5\,
      CO(3 downto 1) => \NLW_i_0_reg_410_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \i_0_reg_410_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_i_0_reg_410_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \i_0_reg_410_reg[12]_i_1_n_11\,
      O(0) => \i_0_reg_410_reg[12]_i_1_n_12\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => i_0_reg_410_reg(13 downto 12)
    );
\i_0_reg_410_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_410[0]_i_2_n_5\,
      D => \i_0_reg_410_reg[12]_i_1_n_11\,
      Q => i_0_reg_410_reg(13),
      R => clear
    );
\i_0_reg_410_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_410[0]_i_2_n_5\,
      D => \i_0_reg_410_reg[0]_i_3_n_11\,
      Q => i_0_reg_410_reg(1),
      R => clear
    );
\i_0_reg_410_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_410[0]_i_2_n_5\,
      D => \i_0_reg_410_reg[0]_i_3_n_10\,
      Q => i_0_reg_410_reg(2),
      R => clear
    );
\i_0_reg_410_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_410[0]_i_2_n_5\,
      D => \i_0_reg_410_reg[0]_i_3_n_9\,
      Q => i_0_reg_410_reg(3),
      R => clear
    );
\i_0_reg_410_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_410[0]_i_2_n_5\,
      D => \i_0_reg_410_reg[4]_i_1_n_12\,
      Q => i_0_reg_410_reg(4),
      R => clear
    );
\i_0_reg_410_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_0_reg_410_reg[0]_i_3_n_5\,
      CO(3) => \i_0_reg_410_reg[4]_i_1_n_5\,
      CO(2) => \i_0_reg_410_reg[4]_i_1_n_6\,
      CO(1) => \i_0_reg_410_reg[4]_i_1_n_7\,
      CO(0) => \i_0_reg_410_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_0_reg_410_reg[4]_i_1_n_9\,
      O(2) => \i_0_reg_410_reg[4]_i_1_n_10\,
      O(1) => \i_0_reg_410_reg[4]_i_1_n_11\,
      O(0) => \i_0_reg_410_reg[4]_i_1_n_12\,
      S(3 downto 0) => i_0_reg_410_reg(7 downto 4)
    );
\i_0_reg_410_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_410[0]_i_2_n_5\,
      D => \i_0_reg_410_reg[4]_i_1_n_11\,
      Q => i_0_reg_410_reg(5),
      R => clear
    );
\i_0_reg_410_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_410[0]_i_2_n_5\,
      D => \i_0_reg_410_reg[4]_i_1_n_10\,
      Q => i_0_reg_410_reg(6),
      R => clear
    );
\i_0_reg_410_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_410[0]_i_2_n_5\,
      D => \i_0_reg_410_reg[4]_i_1_n_9\,
      Q => i_0_reg_410_reg(7),
      R => clear
    );
\i_0_reg_410_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_410[0]_i_2_n_5\,
      D => \i_0_reg_410_reg[8]_i_1_n_12\,
      Q => i_0_reg_410_reg(8),
      R => clear
    );
\i_0_reg_410_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_0_reg_410_reg[4]_i_1_n_5\,
      CO(3) => \i_0_reg_410_reg[8]_i_1_n_5\,
      CO(2) => \i_0_reg_410_reg[8]_i_1_n_6\,
      CO(1) => \i_0_reg_410_reg[8]_i_1_n_7\,
      CO(0) => \i_0_reg_410_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_0_reg_410_reg[8]_i_1_n_9\,
      O(2) => \i_0_reg_410_reg[8]_i_1_n_10\,
      O(1) => \i_0_reg_410_reg[8]_i_1_n_11\,
      O(0) => \i_0_reg_410_reg[8]_i_1_n_12\,
      S(3 downto 0) => i_0_reg_410_reg(11 downto 8)
    );
\i_0_reg_410_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_410[0]_i_2_n_5\,
      D => \i_0_reg_410_reg[8]_i_1_n_11\,
      Q => i_0_reg_410_reg(9),
      R => clear
    );
\i_1_reg_421[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_1_reg_421_reg(0),
      O => i_3_fu_665_p2(0)
    );
\i_1_reg_421[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_1_reg_421_reg(0),
      I1 => i_1_reg_421_reg(1),
      O => i_3_fu_665_p2(1)
    );
\i_1_reg_421[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_1_reg_421_reg(0),
      I1 => i_1_reg_421_reg(1),
      I2 => i_1_reg_421_reg(2),
      O => i_3_fu_665_p2(2)
    );
\i_1_reg_421[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_1_reg_421_reg(1),
      I1 => i_1_reg_421_reg(0),
      I2 => i_1_reg_421_reg(2),
      I3 => i_1_reg_421_reg(3),
      O => i_3_fu_665_p2(3)
    );
\i_1_reg_421[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_1_reg_421_reg(2),
      I1 => i_1_reg_421_reg(0),
      I2 => i_1_reg_421_reg(1),
      I3 => i_1_reg_421_reg(3),
      I4 => i_1_reg_421_reg(4),
      O => i_3_fu_665_p2(4)
    );
\i_1_reg_421[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => i_1_reg_421_reg(3),
      I1 => i_1_reg_421_reg(1),
      I2 => i_1_reg_421_reg(0),
      I3 => i_1_reg_421_reg(2),
      I4 => i_1_reg_421_reg(4),
      I5 => i_1_reg_421_reg(5),
      O => i_3_fu_665_p2(5)
    );
\i_1_reg_421[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_1_reg_421[9]_i_4_n_5\,
      I1 => i_1_reg_421_reg(6),
      O => i_3_fu_665_p2(6)
    );
\i_1_reg_421[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_1_reg_421[9]_i_4_n_5\,
      I1 => i_1_reg_421_reg(6),
      I2 => i_1_reg_421_reg(7),
      O => i_3_fu_665_p2(7)
    );
\i_1_reg_421[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_1_reg_421_reg(6),
      I1 => \i_1_reg_421[9]_i_4_n_5\,
      I2 => i_1_reg_421_reg(7),
      I3 => i_1_reg_421_reg(8),
      O => i_3_fu_665_p2(8)
    );
\i_1_reg_421[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => icmp_ln145_fu_659_p2,
      O => \i_1_reg_421[9]_i_2_n_5\
    );
\i_1_reg_421[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_1_reg_421_reg(7),
      I1 => \i_1_reg_421[9]_i_4_n_5\,
      I2 => i_1_reg_421_reg(6),
      I3 => i_1_reg_421_reg(8),
      I4 => i_1_reg_421_reg(9),
      O => i_3_fu_665_p2(9)
    );
\i_1_reg_421[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => i_1_reg_421_reg(5),
      I1 => i_1_reg_421_reg(3),
      I2 => i_1_reg_421_reg(1),
      I3 => i_1_reg_421_reg(0),
      I4 => i_1_reg_421_reg(2),
      I5 => i_1_reg_421_reg(4),
      O => \i_1_reg_421[9]_i_4_n_5\
    );
\i_1_reg_421_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_1_reg_421[9]_i_2_n_5\,
      D => i_3_fu_665_p2(0),
      Q => i_1_reg_421_reg(0),
      R => grp_pointwise_conv2d_fix_4_fu_589_n_35
    );
\i_1_reg_421_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_1_reg_421[9]_i_2_n_5\,
      D => i_3_fu_665_p2(1),
      Q => i_1_reg_421_reg(1),
      R => grp_pointwise_conv2d_fix_4_fu_589_n_35
    );
\i_1_reg_421_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_1_reg_421[9]_i_2_n_5\,
      D => i_3_fu_665_p2(2),
      Q => i_1_reg_421_reg(2),
      R => grp_pointwise_conv2d_fix_4_fu_589_n_35
    );
\i_1_reg_421_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_1_reg_421[9]_i_2_n_5\,
      D => i_3_fu_665_p2(3),
      Q => i_1_reg_421_reg(3),
      R => grp_pointwise_conv2d_fix_4_fu_589_n_35
    );
\i_1_reg_421_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_1_reg_421[9]_i_2_n_5\,
      D => i_3_fu_665_p2(4),
      Q => i_1_reg_421_reg(4),
      R => grp_pointwise_conv2d_fix_4_fu_589_n_35
    );
\i_1_reg_421_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_1_reg_421[9]_i_2_n_5\,
      D => i_3_fu_665_p2(5),
      Q => i_1_reg_421_reg(5),
      R => grp_pointwise_conv2d_fix_4_fu_589_n_35
    );
\i_1_reg_421_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_1_reg_421[9]_i_2_n_5\,
      D => i_3_fu_665_p2(6),
      Q => i_1_reg_421_reg(6),
      R => grp_pointwise_conv2d_fix_4_fu_589_n_35
    );
\i_1_reg_421_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_1_reg_421[9]_i_2_n_5\,
      D => i_3_fu_665_p2(7),
      Q => i_1_reg_421_reg(7),
      R => grp_pointwise_conv2d_fix_4_fu_589_n_35
    );
\i_1_reg_421_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_1_reg_421[9]_i_2_n_5\,
      D => i_3_fu_665_p2(8),
      Q => i_1_reg_421_reg(8),
      R => grp_pointwise_conv2d_fix_4_fu_589_n_35
    );
\i_1_reg_421_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_1_reg_421[9]_i_2_n_5\,
      D => i_3_fu_665_p2(9),
      Q => i_1_reg_421_reg(9),
      R => grp_pointwise_conv2d_fix_4_fu_589_n_35
    );
\i_2_reg_432[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_2_reg_432_reg(0),
      O => i_4_fu_682_p2(0)
    );
\i_2_reg_432[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_2_reg_432_reg(0),
      I1 => i_2_reg_432_reg(1),
      O => i_4_fu_682_p2(1)
    );
\i_2_reg_432[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_2_reg_432_reg(0),
      I1 => i_2_reg_432_reg(1),
      I2 => i_2_reg_432_reg(2),
      O => i_4_fu_682_p2(2)
    );
\i_2_reg_432[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_2_reg_432_reg(1),
      I1 => i_2_reg_432_reg(0),
      I2 => i_2_reg_432_reg(2),
      I3 => i_2_reg_432_reg(3),
      O => i_4_fu_682_p2(3)
    );
\i_2_reg_432[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_2_reg_432_reg(2),
      I1 => i_2_reg_432_reg(0),
      I2 => i_2_reg_432_reg(1),
      I3 => i_2_reg_432_reg(3),
      I4 => i_2_reg_432_reg(4),
      O => i_4_fu_682_p2(4)
    );
\i_2_reg_432[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => i_2_reg_432_reg(3),
      I1 => i_2_reg_432_reg(1),
      I2 => i_2_reg_432_reg(0),
      I3 => i_2_reg_432_reg(2),
      I4 => i_2_reg_432_reg(4),
      I5 => i_2_reg_432_reg(5),
      O => i_4_fu_682_p2(5)
    );
\i_2_reg_432[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_2_reg_432[9]_i_3_n_5\,
      I1 => i_2_reg_432_reg(6),
      O => i_4_fu_682_p2(6)
    );
\i_2_reg_432[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_2_reg_432[9]_i_3_n_5\,
      I1 => i_2_reg_432_reg(6),
      I2 => i_2_reg_432_reg(7),
      O => i_4_fu_682_p2(7)
    );
\i_2_reg_432[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_2_reg_432_reg(6),
      I1 => \i_2_reg_432[9]_i_3_n_5\,
      I2 => i_2_reg_432_reg(7),
      I3 => i_2_reg_432_reg(8),
      O => i_4_fu_682_p2(8)
    );
\i_2_reg_432[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => icmp_ln168_fu_676_p2,
      I3 => ap_enable_reg_pp1_iter0,
      O => sel
    );
\i_2_reg_432[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_2_reg_432_reg(7),
      I1 => \i_2_reg_432[9]_i_3_n_5\,
      I2 => i_2_reg_432_reg(6),
      I3 => i_2_reg_432_reg(8),
      I4 => i_2_reg_432_reg(9),
      O => i_4_fu_682_p2(9)
    );
\i_2_reg_432[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => i_2_reg_432_reg(5),
      I1 => i_2_reg_432_reg(3),
      I2 => i_2_reg_432_reg(1),
      I3 => i_2_reg_432_reg(0),
      I4 => i_2_reg_432_reg(2),
      I5 => i_2_reg_432_reg(4),
      O => \i_2_reg_432[9]_i_3_n_5\
    );
\i_2_reg_432_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => i_4_fu_682_p2(0),
      Q => i_2_reg_432_reg(0),
      R => ap_CS_fsm_state43
    );
\i_2_reg_432_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => i_4_fu_682_p2(1),
      Q => i_2_reg_432_reg(1),
      R => ap_CS_fsm_state43
    );
\i_2_reg_432_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => i_4_fu_682_p2(2),
      Q => i_2_reg_432_reg(2),
      R => ap_CS_fsm_state43
    );
\i_2_reg_432_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => i_4_fu_682_p2(3),
      Q => i_2_reg_432_reg(3),
      R => ap_CS_fsm_state43
    );
\i_2_reg_432_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => i_4_fu_682_p2(4),
      Q => i_2_reg_432_reg(4),
      R => ap_CS_fsm_state43
    );
\i_2_reg_432_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => i_4_fu_682_p2(5),
      Q => i_2_reg_432_reg(5),
      R => ap_CS_fsm_state43
    );
\i_2_reg_432_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => i_4_fu_682_p2(6),
      Q => i_2_reg_432_reg(6),
      R => ap_CS_fsm_state43
    );
\i_2_reg_432_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => i_4_fu_682_p2(7),
      Q => i_2_reg_432_reg(7),
      R => ap_CS_fsm_state43
    );
\i_2_reg_432_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => i_4_fu_682_p2(8),
      Q => i_2_reg_432_reg(8),
      R => ap_CS_fsm_state43
    );
\i_2_reg_432_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => i_4_fu_682_p2(9),
      Q => i_2_reg_432_reg(9),
      R => ap_CS_fsm_state43
    );
\icmp_ln145_reg_707[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => icmp_ln145_fu_659_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => icmp_ln145_reg_707,
      O => \icmp_ln145_reg_707[0]_i_1_n_5\
    );
\icmp_ln145_reg_707_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln145_reg_707[0]_i_1_n_5\,
      Q => icmp_ln145_reg_707,
      R => '0'
    );
\icmp_ln168_reg_726[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => icmp_ln168_fu_676_p2,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_block_pp1_stage0_subdone,
      I3 => \icmp_ln168_reg_726_reg_n_5_[0]\,
      O => \icmp_ln168_reg_726[0]_i_1_n_5\
    );
\icmp_ln168_reg_726_pp1_iter1_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA25F00FFA25500"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_enable_reg_pp1_iter2_reg_n_5,
      I2 => output_data_data_V_1_ack_in,
      I3 => icmp_ln168_reg_726_pp1_iter1_reg,
      I4 => \icmp_ln168_reg_726_reg_n_5_[0]\,
      I5 => ap_enable_reg_pp1_iter1_reg_n_5,
      O => \icmp_ln168_reg_726_pp1_iter1_reg[0]_i_1_n_5\
    );
\icmp_ln168_reg_726_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln168_reg_726_pp1_iter1_reg[0]_i_1_n_5\,
      Q => icmp_ln168_reg_726_pp1_iter1_reg,
      R => '0'
    );
\icmp_ln168_reg_726_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln168_reg_726[0]_i_1_n_5\,
      Q => \icmp_ln168_reg_726_reg_n_5_[0]\,
      R => '0'
    );
\input_data_data_V_0_payload_A[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => input_data_data_V_0_sel_wr,
      I1 => \input_data_data_V_0_state_reg_n_5_[1]\,
      I2 => \input_data_data_V_0_state_reg_n_5_[0]\,
      O => \input_data_data_V_0_payload_A[15]_i_1_n_5\
    );
\input_data_data_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(0),
      Q => input_data_data_V_0_payload_A(0),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(10),
      Q => input_data_data_V_0_payload_A(10),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(11),
      Q => input_data_data_V_0_payload_A(11),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(12),
      Q => input_data_data_V_0_payload_A(12),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(13),
      Q => input_data_data_V_0_payload_A(13),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(14),
      Q => input_data_data_V_0_payload_A(14),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(15),
      Q => input_data_data_V_0_payload_A(15),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(1),
      Q => input_data_data_V_0_payload_A(1),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(2),
      Q => input_data_data_V_0_payload_A(2),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(3),
      Q => input_data_data_V_0_payload_A(3),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(4),
      Q => input_data_data_V_0_payload_A(4),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(5),
      Q => input_data_data_V_0_payload_A(5),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(6),
      Q => input_data_data_V_0_payload_A(6),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(7),
      Q => input_data_data_V_0_payload_A(7),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(8),
      Q => input_data_data_V_0_payload_A(8),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(9),
      Q => input_data_data_V_0_payload_A(9),
      R => '0'
    );
\input_data_data_V_0_payload_B[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => input_data_data_V_0_sel_wr,
      I1 => \input_data_data_V_0_state_reg_n_5_[1]\,
      I2 => \input_data_data_V_0_state_reg_n_5_[0]\,
      O => \input_data_data_V_0_payload_B[15]_i_1_n_5\
    );
\input_data_data_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(0),
      Q => input_data_data_V_0_payload_B(0),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(10),
      Q => input_data_data_V_0_payload_B(10),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(11),
      Q => input_data_data_V_0_payload_B(11),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(12),
      Q => input_data_data_V_0_payload_B(12),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(13),
      Q => input_data_data_V_0_payload_B(13),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(14),
      Q => input_data_data_V_0_payload_B(14),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(15),
      Q => input_data_data_V_0_payload_B(15),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(1),
      Q => input_data_data_V_0_payload_B(1),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(2),
      Q => input_data_data_V_0_payload_B(2),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(3),
      Q => input_data_data_V_0_payload_B(3),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(4),
      Q => input_data_data_V_0_payload_B(4),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(5),
      Q => input_data_data_V_0_payload_B(5),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(6),
      Q => input_data_data_V_0_payload_B(6),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(7),
      Q => input_data_data_V_0_payload_B(7),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(8),
      Q => input_data_data_V_0_payload_B(8),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(9),
      Q => input_data_data_V_0_payload_B(9),
      R => '0'
    );
input_data_data_V_0_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I1 => \ap_CS_fsm_reg_n_5_[1]\,
      I2 => input_data_data_V_0_sel,
      O => input_data_data_V_0_sel_rd_i_1_n_5
    );
input_data_data_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_data_V_0_sel_rd_i_1_n_5,
      Q => input_data_data_V_0_sel,
      R => ap_rst_n_inv
    );
input_data_data_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_data_TVALID,
      I1 => \input_data_data_V_0_state_reg_n_5_[1]\,
      I2 => input_data_data_V_0_sel_wr,
      O => input_data_data_V_0_sel_wr_i_1_n_5
    );
input_data_data_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_data_V_0_sel_wr_i_1_n_5,
      Q => input_data_data_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\input_data_data_V_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A820A8A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \input_data_data_V_0_state_reg_n_5_[1]\,
      I2 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I3 => input_data_TVALID,
      I4 => \ap_CS_fsm_reg_n_5_[1]\,
      O => \input_data_data_V_0_state[0]_i_1_n_5\
    );
\input_data_data_V_0_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFEF"
    )
        port map (
      I0 => \input_data_data_V_0_state_reg_n_5_[1]\,
      I1 => \ap_CS_fsm_reg_n_5_[1]\,
      I2 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I3 => input_data_TVALID,
      O => input_data_data_V_0_state(1)
    );
\input_data_data_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_data_V_0_state[0]_i_1_n_5\,
      Q => \input_data_data_V_0_state_reg_n_5_[0]\,
      R => '0'
    );
\input_data_data_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_data_V_0_state(1),
      Q => \input_data_data_V_0_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\input_data_dest_V_0_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => input_data_TDEST(0),
      I1 => input_data_dest_V_0_sel_wr,
      I2 => \^input_data_tready\,
      I3 => \input_data_dest_V_0_state_reg_n_5_[0]\,
      I4 => input_data_dest_V_0_payload_A,
      O => \input_data_dest_V_0_payload_A[0]_i_1_n_5\
    );
\input_data_dest_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_dest_V_0_payload_A[0]_i_1_n_5\,
      Q => input_data_dest_V_0_payload_A,
      R => '0'
    );
\input_data_dest_V_0_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => input_data_TDEST(0),
      I1 => input_data_dest_V_0_sel_wr,
      I2 => \^input_data_tready\,
      I3 => \input_data_dest_V_0_state_reg_n_5_[0]\,
      I4 => input_data_dest_V_0_payload_B,
      O => \input_data_dest_V_0_payload_B[0]_i_1_n_5\
    );
\input_data_dest_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_dest_V_0_payload_B[0]_i_1_n_5\,
      Q => input_data_dest_V_0_payload_B,
      R => '0'
    );
input_data_dest_V_0_sel_rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \input_data_dest_V_0_state_reg_n_5_[0]\,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => \ap_CS_fsm_reg_n_5_[1]\,
      I3 => input_data_dest_V_0_sel,
      O => input_data_dest_V_0_sel_rd_i_1_n_5
    );
input_data_dest_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_dest_V_0_sel_rd_i_1_n_5,
      Q => input_data_dest_V_0_sel,
      R => ap_rst_n_inv
    );
input_data_dest_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_data_TVALID,
      I1 => \^input_data_tready\,
      I2 => input_data_dest_V_0_sel_wr,
      O => input_data_dest_V_0_sel_wr_i_1_n_5
    );
input_data_dest_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_dest_V_0_sel_wr_i_1_n_5,
      Q => input_data_dest_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\input_data_dest_V_0_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAA000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => \ap_CS_fsm_reg_n_5_[1]\,
      I3 => input_data_TVALID,
      I4 => \^input_data_tready\,
      I5 => \input_data_dest_V_0_state_reg_n_5_[0]\,
      O => \input_data_dest_V_0_state[0]_i_1_n_5\
    );
\input_data_dest_V_0_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F333FBBB"
    )
        port map (
      I0 => \^input_data_tready\,
      I1 => \input_data_dest_V_0_state_reg_n_5_[0]\,
      I2 => \ap_CS_fsm_reg_n_5_[1]\,
      I3 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I4 => input_data_TVALID,
      O => input_data_dest_V_0_state(1)
    );
\input_data_dest_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_dest_V_0_state[0]_i_1_n_5\,
      Q => \input_data_dest_V_0_state_reg_n_5_[0]\,
      R => '0'
    );
\input_data_dest_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_dest_V_0_state(1),
      Q => \^input_data_tready\,
      R => ap_rst_n_inv
    );
\input_data_id_V_0_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => input_data_TID(0),
      I1 => \input_data_id_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_id_V_0_state_reg_n_5_[1]\,
      I3 => input_data_id_V_0_sel_wr,
      I4 => input_data_id_V_0_payload_A,
      O => \input_data_id_V_0_payload_A[0]_i_1_n_5\
    );
\input_data_id_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_id_V_0_payload_A[0]_i_1_n_5\,
      Q => input_data_id_V_0_payload_A,
      R => '0'
    );
\input_data_id_V_0_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => input_data_TID(0),
      I1 => \input_data_id_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_id_V_0_state_reg_n_5_[1]\,
      I3 => input_data_id_V_0_sel_wr,
      I4 => input_data_id_V_0_payload_B,
      O => \input_data_id_V_0_payload_B[0]_i_1_n_5\
    );
\input_data_id_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_id_V_0_payload_B[0]_i_1_n_5\,
      Q => input_data_id_V_0_payload_B,
      R => '0'
    );
input_data_id_V_0_sel_rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \input_data_id_V_0_state_reg_n_5_[0]\,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => \ap_CS_fsm_reg_n_5_[1]\,
      I3 => input_data_id_V_0_sel,
      O => input_data_id_V_0_sel_rd_i_1_n_5
    );
input_data_id_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_id_V_0_sel_rd_i_1_n_5,
      Q => input_data_id_V_0_sel,
      R => ap_rst_n_inv
    );
input_data_id_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_data_TVALID,
      I1 => \input_data_id_V_0_state_reg_n_5_[1]\,
      I2 => input_data_id_V_0_sel_wr,
      O => input_data_id_V_0_sel_wr_i_1_n_5
    );
input_data_id_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_id_V_0_sel_wr_i_1_n_5,
      Q => input_data_id_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\input_data_id_V_0_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAA000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => \ap_CS_fsm_reg_n_5_[1]\,
      I3 => input_data_TVALID,
      I4 => \input_data_id_V_0_state_reg_n_5_[1]\,
      I5 => \input_data_id_V_0_state_reg_n_5_[0]\,
      O => \input_data_id_V_0_state[0]_i_1_n_5\
    );
\input_data_id_V_0_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F555FDDD"
    )
        port map (
      I0 => \input_data_id_V_0_state_reg_n_5_[0]\,
      I1 => \input_data_id_V_0_state_reg_n_5_[1]\,
      I2 => \ap_CS_fsm_reg_n_5_[1]\,
      I3 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I4 => input_data_TVALID,
      O => input_data_id_V_0_state(1)
    );
\input_data_id_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_id_V_0_state[0]_i_1_n_5\,
      Q => \input_data_id_V_0_state_reg_n_5_[0]\,
      R => '0'
    );
\input_data_id_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_id_V_0_state(1),
      Q => \input_data_id_V_0_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\input_data_keep_V_0_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => input_data_TKEEP(0),
      I1 => \input_data_keep_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_keep_V_0_state_reg_n_5_[1]\,
      I3 => input_data_keep_V_0_sel_wr,
      I4 => input_data_keep_V_0_payload_A(0),
      O => \input_data_keep_V_0_payload_A[0]_i_1_n_5\
    );
\input_data_keep_V_0_payload_A[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => input_data_TKEEP(1),
      I1 => \input_data_keep_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_keep_V_0_state_reg_n_5_[1]\,
      I3 => input_data_keep_V_0_sel_wr,
      I4 => input_data_keep_V_0_payload_A(1),
      O => \input_data_keep_V_0_payload_A[1]_i_1_n_5\
    );
\input_data_keep_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_keep_V_0_payload_A[0]_i_1_n_5\,
      Q => input_data_keep_V_0_payload_A(0),
      R => '0'
    );
\input_data_keep_V_0_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_keep_V_0_payload_A[1]_i_1_n_5\,
      Q => input_data_keep_V_0_payload_A(1),
      R => '0'
    );
\input_data_keep_V_0_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => input_data_TKEEP(0),
      I1 => \input_data_keep_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_keep_V_0_state_reg_n_5_[1]\,
      I3 => input_data_keep_V_0_sel_wr,
      I4 => input_data_keep_V_0_payload_B(0),
      O => \input_data_keep_V_0_payload_B[0]_i_1_n_5\
    );
\input_data_keep_V_0_payload_B[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => input_data_TKEEP(1),
      I1 => \input_data_keep_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_keep_V_0_state_reg_n_5_[1]\,
      I3 => input_data_keep_V_0_sel_wr,
      I4 => input_data_keep_V_0_payload_B(1),
      O => \input_data_keep_V_0_payload_B[1]_i_1_n_5\
    );
\input_data_keep_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_keep_V_0_payload_B[0]_i_1_n_5\,
      Q => input_data_keep_V_0_payload_B(0),
      R => '0'
    );
\input_data_keep_V_0_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_keep_V_0_payload_B[1]_i_1_n_5\,
      Q => input_data_keep_V_0_payload_B(1),
      R => '0'
    );
input_data_keep_V_0_sel_rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \input_data_keep_V_0_state_reg_n_5_[0]\,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => \ap_CS_fsm_reg_n_5_[1]\,
      I3 => input_data_keep_V_0_sel,
      O => input_data_keep_V_0_sel_rd_i_1_n_5
    );
input_data_keep_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_keep_V_0_sel_rd_i_1_n_5,
      Q => input_data_keep_V_0_sel,
      R => ap_rst_n_inv
    );
input_data_keep_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_data_TVALID,
      I1 => \input_data_keep_V_0_state_reg_n_5_[1]\,
      I2 => input_data_keep_V_0_sel_wr,
      O => input_data_keep_V_0_sel_wr_i_1_n_5
    );
input_data_keep_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_keep_V_0_sel_wr_i_1_n_5,
      Q => input_data_keep_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\input_data_keep_V_0_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAA000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \ap_CS_fsm_reg_n_5_[1]\,
      I2 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I3 => input_data_TVALID,
      I4 => \input_data_keep_V_0_state_reg_n_5_[1]\,
      I5 => \input_data_keep_V_0_state_reg_n_5_[0]\,
      O => \input_data_keep_V_0_state[0]_i_1_n_5\
    );
\input_data_keep_V_0_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F555FDDD"
    )
        port map (
      I0 => \input_data_keep_V_0_state_reg_n_5_[0]\,
      I1 => \input_data_keep_V_0_state_reg_n_5_[1]\,
      I2 => \ap_CS_fsm_reg_n_5_[1]\,
      I3 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I4 => input_data_TVALID,
      O => input_data_keep_V_0_state(1)
    );
\input_data_keep_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_keep_V_0_state[0]_i_1_n_5\,
      Q => \input_data_keep_V_0_state_reg_n_5_[0]\,
      R => '0'
    );
\input_data_keep_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_keep_V_0_state(1),
      Q => \input_data_keep_V_0_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\input_data_last_V_0_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => input_data_TLAST(0),
      I1 => \input_data_last_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_last_V_0_state_reg_n_5_[1]\,
      I3 => input_data_last_V_0_sel_wr,
      I4 => input_data_last_V_0_payload_A,
      O => \input_data_last_V_0_payload_A[0]_i_1_n_5\
    );
\input_data_last_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_last_V_0_payload_A[0]_i_1_n_5\,
      Q => input_data_last_V_0_payload_A,
      R => '0'
    );
\input_data_last_V_0_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => input_data_TLAST(0),
      I1 => \input_data_last_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_last_V_0_state_reg_n_5_[1]\,
      I3 => input_data_last_V_0_sel_wr,
      I4 => input_data_last_V_0_payload_B,
      O => \input_data_last_V_0_payload_B[0]_i_1_n_5\
    );
\input_data_last_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_last_V_0_payload_B[0]_i_1_n_5\,
      Q => input_data_last_V_0_payload_B,
      R => '0'
    );
input_data_last_V_0_sel_rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \input_data_last_V_0_state_reg_n_5_[0]\,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => \ap_CS_fsm_reg_n_5_[1]\,
      I3 => input_data_last_V_0_sel,
      O => input_data_last_V_0_sel_rd_i_1_n_5
    );
input_data_last_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_last_V_0_sel_rd_i_1_n_5,
      Q => input_data_last_V_0_sel,
      R => ap_rst_n_inv
    );
input_data_last_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_data_TVALID,
      I1 => \input_data_last_V_0_state_reg_n_5_[1]\,
      I2 => input_data_last_V_0_sel_wr,
      O => input_data_last_V_0_sel_wr_i_1_n_5
    );
input_data_last_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_last_V_0_sel_wr_i_1_n_5,
      Q => input_data_last_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\input_data_last_V_0_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAA000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => \ap_CS_fsm_reg_n_5_[1]\,
      I3 => input_data_TVALID,
      I4 => \input_data_last_V_0_state_reg_n_5_[1]\,
      I5 => \input_data_last_V_0_state_reg_n_5_[0]\,
      O => \input_data_last_V_0_state[0]_i_1_n_5\
    );
\input_data_last_V_0_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F555FDDD"
    )
        port map (
      I0 => \input_data_last_V_0_state_reg_n_5_[0]\,
      I1 => \input_data_last_V_0_state_reg_n_5_[1]\,
      I2 => \ap_CS_fsm_reg_n_5_[1]\,
      I3 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I4 => input_data_TVALID,
      O => input_data_last_V_0_state(1)
    );
\input_data_last_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_last_V_0_state[0]_i_1_n_5\,
      Q => \input_data_last_V_0_state_reg_n_5_[0]\,
      R => '0'
    );
\input_data_last_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_last_V_0_state(1),
      Q => \input_data_last_V_0_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\input_data_strb_V_0_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => input_data_TSTRB(0),
      I1 => \input_data_strb_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_strb_V_0_state_reg_n_5_[1]\,
      I3 => input_data_strb_V_0_sel_wr,
      I4 => input_data_strb_V_0_payload_A(0),
      O => \input_data_strb_V_0_payload_A[0]_i_1_n_5\
    );
\input_data_strb_V_0_payload_A[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => input_data_TSTRB(1),
      I1 => \input_data_strb_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_strb_V_0_state_reg_n_5_[1]\,
      I3 => input_data_strb_V_0_sel_wr,
      I4 => input_data_strb_V_0_payload_A(1),
      O => \input_data_strb_V_0_payload_A[1]_i_1_n_5\
    );
\input_data_strb_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_strb_V_0_payload_A[0]_i_1_n_5\,
      Q => input_data_strb_V_0_payload_A(0),
      R => '0'
    );
\input_data_strb_V_0_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_strb_V_0_payload_A[1]_i_1_n_5\,
      Q => input_data_strb_V_0_payload_A(1),
      R => '0'
    );
\input_data_strb_V_0_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => input_data_TSTRB(0),
      I1 => \input_data_strb_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_strb_V_0_state_reg_n_5_[1]\,
      I3 => input_data_strb_V_0_sel_wr,
      I4 => input_data_strb_V_0_payload_B(0),
      O => \input_data_strb_V_0_payload_B[0]_i_1_n_5\
    );
\input_data_strb_V_0_payload_B[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => input_data_TSTRB(1),
      I1 => \input_data_strb_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_strb_V_0_state_reg_n_5_[1]\,
      I3 => input_data_strb_V_0_sel_wr,
      I4 => input_data_strb_V_0_payload_B(1),
      O => \input_data_strb_V_0_payload_B[1]_i_1_n_5\
    );
\input_data_strb_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_strb_V_0_payload_B[0]_i_1_n_5\,
      Q => input_data_strb_V_0_payload_B(0),
      R => '0'
    );
\input_data_strb_V_0_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_strb_V_0_payload_B[1]_i_1_n_5\,
      Q => input_data_strb_V_0_payload_B(1),
      R => '0'
    );
input_data_strb_V_0_sel_rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \input_data_strb_V_0_state_reg_n_5_[0]\,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => \ap_CS_fsm_reg_n_5_[1]\,
      I3 => input_data_strb_V_0_sel,
      O => input_data_strb_V_0_sel_rd_i_1_n_5
    );
input_data_strb_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_strb_V_0_sel_rd_i_1_n_5,
      Q => input_data_strb_V_0_sel,
      R => ap_rst_n_inv
    );
input_data_strb_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_data_TVALID,
      I1 => \input_data_strb_V_0_state_reg_n_5_[1]\,
      I2 => input_data_strb_V_0_sel_wr,
      O => input_data_strb_V_0_sel_wr_i_1_n_5
    );
input_data_strb_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_strb_V_0_sel_wr_i_1_n_5,
      Q => input_data_strb_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\input_data_strb_V_0_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAA000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \ap_CS_fsm_reg_n_5_[1]\,
      I2 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I3 => input_data_TVALID,
      I4 => \input_data_strb_V_0_state_reg_n_5_[1]\,
      I5 => \input_data_strb_V_0_state_reg_n_5_[0]\,
      O => \input_data_strb_V_0_state[0]_i_1_n_5\
    );
\input_data_strb_V_0_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F555FDDD"
    )
        port map (
      I0 => \input_data_strb_V_0_state_reg_n_5_[0]\,
      I1 => \input_data_strb_V_0_state_reg_n_5_[1]\,
      I2 => \ap_CS_fsm_reg_n_5_[1]\,
      I3 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I4 => input_data_TVALID,
      O => input_data_strb_V_0_state(1)
    );
\input_data_strb_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_strb_V_0_state[0]_i_1_n_5\,
      Q => \input_data_strb_V_0_state_reg_n_5_[0]\,
      R => '0'
    );
\input_data_strb_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_strb_V_0_state(1),
      Q => \input_data_strb_V_0_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\input_data_user_V_0_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => input_data_TUSER(0),
      I1 => \input_data_user_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_user_V_0_state_reg_n_5_[1]\,
      I3 => input_data_user_V_0_sel_wr,
      I4 => input_data_user_V_0_payload_A,
      O => \input_data_user_V_0_payload_A[0]_i_1_n_5\
    );
\input_data_user_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_user_V_0_payload_A[0]_i_1_n_5\,
      Q => input_data_user_V_0_payload_A,
      R => '0'
    );
\input_data_user_V_0_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => input_data_TUSER(0),
      I1 => \input_data_user_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_user_V_0_state_reg_n_5_[1]\,
      I3 => input_data_user_V_0_sel_wr,
      I4 => input_data_user_V_0_payload_B,
      O => \input_data_user_V_0_payload_B[0]_i_1_n_5\
    );
\input_data_user_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_user_V_0_payload_B[0]_i_1_n_5\,
      Q => input_data_user_V_0_payload_B,
      R => '0'
    );
input_data_user_V_0_sel_rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \input_data_user_V_0_state_reg_n_5_[0]\,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => \ap_CS_fsm_reg_n_5_[1]\,
      I3 => input_data_user_V_0_sel,
      O => input_data_user_V_0_sel_rd_i_1_n_5
    );
input_data_user_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_user_V_0_sel_rd_i_1_n_5,
      Q => input_data_user_V_0_sel,
      R => ap_rst_n_inv
    );
input_data_user_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_data_TVALID,
      I1 => \input_data_user_V_0_state_reg_n_5_[1]\,
      I2 => input_data_user_V_0_sel_wr,
      O => input_data_user_V_0_sel_wr_i_1_n_5
    );
input_data_user_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_user_V_0_sel_wr_i_1_n_5,
      Q => input_data_user_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\input_data_user_V_0_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAA000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => \ap_CS_fsm_reg_n_5_[1]\,
      I3 => input_data_TVALID,
      I4 => \input_data_user_V_0_state_reg_n_5_[1]\,
      I5 => \input_data_user_V_0_state_reg_n_5_[0]\,
      O => \input_data_user_V_0_state[0]_i_1_n_5\
    );
\input_data_user_V_0_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F555FDDD"
    )
        port map (
      I0 => \input_data_user_V_0_state_reg_n_5_[0]\,
      I1 => \input_data_user_V_0_state_reg_n_5_[1]\,
      I2 => \ap_CS_fsm_reg_n_5_[1]\,
      I3 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I4 => input_data_TVALID,
      O => input_data_user_V_0_state(1)
    );
\input_data_user_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_user_V_0_state[0]_i_1_n_5\,
      Q => \input_data_user_V_0_state_reg_n_5_[0]\,
      R => '0'
    );
\input_data_user_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_user_V_0_state(1),
      Q => \input_data_user_V_0_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\mul_ln13_1_reg_700[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ap_CS_fsm_state28,
      I1 => ap_CS_fsm_state12,
      I2 => ap_CS_fsm_state20,
      O => \mul_ln13_1_reg_700[11]_i_5_n_5\
    );
\mul_ln13_1_reg_700[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ap_CS_fsm_state20,
      I1 => ap_CS_fsm_state12,
      I2 => ap_CS_fsm_state28,
      O => \mul_ln13_1_reg_700[11]_i_6_n_5\
    );
\mul_ln13_1_reg_700[11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ap_CS_fsm_state28,
      I1 => ap_CS_fsm_state12,
      I2 => ap_CS_fsm_state20,
      O => \mul_ln13_1_reg_700[11]_i_7_n_5\
    );
\mul_ln13_1_reg_700_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln13_1_reg_700_reg[11]_i_4_n_5\,
      CO(3 downto 1) => \NLW_mul_ln13_1_reg_700_reg[11]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mul_ln13_1_reg_700_reg[11]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_mul_ln13_1_reg_700_reg[11]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\mul_ln13_1_reg_700_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => grp_padding2d_fix16_fu_443_n_21,
      CO(3) => \mul_ln13_1_reg_700_reg[11]_i_4_n_5\,
      CO(2) => \mul_ln13_1_reg_700_reg[11]_i_4_n_6\,
      CO(1) => \mul_ln13_1_reg_700_reg[11]_i_4_n_7\,
      CO(0) => \mul_ln13_1_reg_700_reg[11]_i_4_n_8\,
      CYINIT => '0',
      DI(3) => \mul_ln13_1_reg_700[11]_i_5_n_5\,
      DI(2 downto 0) => B"100",
      O(3) => \mul_ln13_1_reg_700_reg[11]_i_4_n_9\,
      O(2) => \mul_ln13_1_reg_700_reg[11]_i_4_n_10\,
      O(1) => \mul_ln13_1_reg_700_reg[11]_i_4_n_11\,
      O(0) => \mul_ln13_1_reg_700_reg[11]_i_4_n_12\,
      S(3) => \mul_ln13_1_reg_700[11]_i_6_n_5\,
      S(2) => '0',
      S(1) => \mul_ln13_1_reg_700[11]_i_7_n_5\,
      S(0) => '0'
    );
\mul_ln13_reg_743[6]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state20,
      O => \mul_ln13_reg_743[6]_i_12_n_5\
    );
\mul_ln13_reg_743[6]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state20,
      O => \mul_ln13_reg_743[6]_i_8_n_5\
    );
network_AXILiteS_s_axi_U: entity work.bd_0_hls_inst_0_network_AXILiteS_s_axi
     port map (
      D(1 downto 0) => ap_NS_fsm(1 downto 0),
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_AXILiteS_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_AXILiteS_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_AXILiteS_WREADY,
      Q(2) => \ap_CS_fsm_reg_n_5_[44]\,
      Q(1) => \ap_CS_fsm_reg_n_5_[1]\,
      Q(0) => \ap_CS_fsm_reg_n_5_[0]\,
      \ap_CS_fsm_reg[1]\ => \input_data_data_V_0_state_reg_n_5_[0]\,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0(0) => ap_rst_n_inv,
      clear => clear,
      input_data_last_V_tm_fu_638_p1 => input_data_last_V_tm_fu_638_p1,
      int_ap_ready_reg_0 => \output_data_data_V_1_state_reg_n_5_[0]\,
      int_ap_ready_reg_1 => \^output_data_tvalid\,
      interrupt => interrupt,
      output_data_TREADY => output_data_TREADY,
      output_data_data_V_1_ack_in => output_data_data_V_1_ack_in,
      output_data_dest_V_1_state(0) => output_data_dest_V_1_state(1),
      output_data_id_V_1_state(1 downto 0) => output_data_id_V_1_state(1 downto 0),
      output_data_keep_V_1_state(1 downto 0) => output_data_keep_V_1_state(1 downto 0),
      output_data_last_V_1_state(1 downto 0) => output_data_last_V_1_state(1 downto 0),
      output_data_strb_V_1_state(1 downto 0) => output_data_strb_V_1_state(1 downto 0),
      output_data_user_V_1_state(1 downto 0) => output_data_user_V_1_state(1 downto 0),
      s_axi_AXILiteS_ARADDR(4 downto 0) => s_axi_AXILiteS_ARADDR(4 downto 0),
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_AWADDR(4 downto 0) => s_axi_AXILiteS_AWADDR(4 downto 0),
      s_axi_AXILiteS_AWVALID => s_axi_AXILiteS_AWVALID,
      s_axi_AXILiteS_BREADY => s_axi_AXILiteS_BREADY,
      s_axi_AXILiteS_BVALID => s_axi_AXILiteS_BVALID,
      s_axi_AXILiteS_RDATA(4) => \^s_axi_axilites_rdata\(7),
      s_axi_AXILiteS_RDATA(3 downto 0) => \^s_axi_axilites_rdata\(3 downto 0),
      s_axi_AXILiteS_RREADY => s_axi_AXILiteS_RREADY,
      s_axi_AXILiteS_RVALID => s_axi_AXILiteS_RVALID,
      s_axi_AXILiteS_WDATA(2) => s_axi_AXILiteS_WDATA(7),
      s_axi_AXILiteS_WDATA(1 downto 0) => s_axi_AXILiteS_WDATA(1 downto 0),
      s_axi_AXILiteS_WSTRB(0) => s_axi_AXILiteS_WSTRB(0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID
    );
\output_data_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(0),
      I1 => output_data_data_V_1_payload_A(0),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(0)
    );
\output_data_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(10),
      I1 => output_data_data_V_1_payload_A(10),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(10)
    );
\output_data_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(11),
      I1 => output_data_data_V_1_payload_A(11),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(11)
    );
\output_data_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(12),
      I1 => output_data_data_V_1_payload_A(12),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(12)
    );
\output_data_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(13),
      I1 => output_data_data_V_1_payload_A(13),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(13)
    );
\output_data_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(14),
      I1 => output_data_data_V_1_payload_A(14),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(14)
    );
\output_data_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(15),
      I1 => output_data_data_V_1_payload_A(15),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(15)
    );
\output_data_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(1),
      I1 => output_data_data_V_1_payload_A(1),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(1)
    );
\output_data_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(2),
      I1 => output_data_data_V_1_payload_A(2),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(2)
    );
\output_data_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(3),
      I1 => output_data_data_V_1_payload_A(3),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(3)
    );
\output_data_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(4),
      I1 => output_data_data_V_1_payload_A(4),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(4)
    );
\output_data_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(5),
      I1 => output_data_data_V_1_payload_A(5),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(5)
    );
\output_data_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(6),
      I1 => output_data_data_V_1_payload_A(6),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(6)
    );
\output_data_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(7),
      I1 => output_data_data_V_1_payload_A(7),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(7)
    );
\output_data_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(8),
      I1 => output_data_data_V_1_payload_A(8),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(8)
    );
\output_data_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(9),
      I1 => output_data_data_V_1_payload_A(9),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(9)
    );
\output_data_TDEST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_dest_V_1_payload_B,
      I1 => output_data_dest_V_1_payload_A,
      I2 => output_data_dest_V_1_sel,
      O => output_data_TDEST(0)
    );
\output_data_TID[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_id_V_1_payload_B,
      I1 => output_data_id_V_1_payload_A,
      I2 => output_data_id_V_1_sel,
      O => output_data_TID(0)
    );
\output_data_TKEEP[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_keep_V_1_payload_B(0),
      I1 => output_data_keep_V_1_payload_A(0),
      I2 => output_data_keep_V_1_sel,
      O => output_data_TKEEP(0)
    );
\output_data_TKEEP[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_keep_V_1_payload_B(1),
      I1 => output_data_keep_V_1_payload_A(1),
      I2 => output_data_keep_V_1_sel,
      O => output_data_TKEEP(1)
    );
\output_data_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_last_V_1_payload_B,
      I1 => output_data_last_V_1_payload_A,
      I2 => output_data_last_V_1_sel,
      O => output_data_TLAST(0)
    );
\output_data_TSTRB[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_strb_V_1_payload_B(0),
      I1 => output_data_strb_V_1_payload_A(0),
      I2 => output_data_strb_V_1_sel,
      O => output_data_TSTRB(0)
    );
\output_data_TSTRB[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_strb_V_1_payload_B(1),
      I1 => output_data_strb_V_1_payload_A(1),
      I2 => output_data_strb_V_1_sel,
      O => output_data_TSTRB(1)
    );
\output_data_TUSER[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_user_V_1_payload_B,
      I1 => output_data_user_V_1_payload_A,
      I2 => output_data_user_V_1_sel,
      O => output_data_TUSER(0)
    );
\output_data_data_V_1_payload_A[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \output_data_data_V_1_state_reg_n_5_[0]\,
      I1 => output_data_data_V_1_ack_in,
      I2 => output_data_data_V_1_sel_wr,
      O => \output_data_data_V_1_payload_A[15]_i_1_n_5\
    );
\output_data_data_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(0),
      Q => output_data_data_V_1_payload_A(0),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(10),
      Q => output_data_data_V_1_payload_A(10),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(11),
      Q => output_data_data_V_1_payload_A(11),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(12),
      Q => output_data_data_V_1_payload_A(12),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(13),
      Q => output_data_data_V_1_payload_A(13),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(14),
      Q => output_data_data_V_1_payload_A(14),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(15),
      Q => output_data_data_V_1_payload_A(15),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(1),
      Q => output_data_data_V_1_payload_A(1),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(2),
      Q => output_data_data_V_1_payload_A(2),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(3),
      Q => output_data_data_V_1_payload_A(3),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(4),
      Q => output_data_data_V_1_payload_A(4),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(5),
      Q => output_data_data_V_1_payload_A(5),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(6),
      Q => output_data_data_V_1_payload_A(6),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(7),
      Q => output_data_data_V_1_payload_A(7),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(8),
      Q => output_data_data_V_1_payload_A(8),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(9),
      Q => output_data_data_V_1_payload_A(9),
      R => '0'
    );
\output_data_data_V_1_payload_B[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \output_data_data_V_1_state_reg_n_5_[0]\,
      I1 => output_data_data_V_1_ack_in,
      I2 => output_data_data_V_1_sel_wr,
      O => output_data_data_V_1_load_B
    );
\output_data_data_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(0),
      Q => output_data_data_V_1_payload_B(0),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(10),
      Q => output_data_data_V_1_payload_B(10),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(11),
      Q => output_data_data_V_1_payload_B(11),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(12),
      Q => output_data_data_V_1_payload_B(12),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(13),
      Q => output_data_data_V_1_payload_B(13),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(14),
      Q => output_data_data_V_1_payload_B(14),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(15),
      Q => output_data_data_V_1_payload_B(15),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(1),
      Q => output_data_data_V_1_payload_B(1),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(2),
      Q => output_data_data_V_1_payload_B(2),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(3),
      Q => output_data_data_V_1_payload_B(3),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(4),
      Q => output_data_data_V_1_payload_B(4),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(5),
      Q => output_data_data_V_1_payload_B(5),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(6),
      Q => output_data_data_V_1_payload_B(6),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(7),
      Q => output_data_data_V_1_payload_B(7),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(8),
      Q => output_data_data_V_1_payload_B(8),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(9),
      Q => output_data_data_V_1_payload_B(9),
      R => '0'
    );
output_data_data_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_data_TREADY,
      I1 => \output_data_data_V_1_state_reg_n_5_[0]\,
      I2 => output_data_data_V_1_sel,
      O => output_data_data_V_1_sel_rd_i_1_n_5
    );
output_data_data_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_data_V_1_sel_rd_i_1_n_5,
      Q => output_data_data_V_1_sel,
      R => ap_rst_n_inv
    );
output_data_data_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_161_in,
      I1 => output_data_data_V_1_ack_in,
      I2 => output_data_data_V_1_sel_wr,
      O => output_data_data_V_1_sel_wr_i_1_n_5
    );
output_data_data_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_data_V_1_sel_wr_i_1_n_5,
      Q => output_data_data_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\output_data_data_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => output_data_TREADY,
      I2 => p_161_in,
      I3 => output_data_data_V_1_ack_in,
      I4 => \output_data_data_V_1_state_reg_n_5_[0]\,
      O => \output_data_data_V_1_state[0]_i_1_n_5\
    );
\output_data_data_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => output_data_TREADY,
      I1 => \output_data_data_V_1_state_reg_n_5_[0]\,
      I2 => output_data_data_V_1_ack_in,
      I3 => p_161_in,
      O => \output_data_data_V_1_state[1]_i_1_n_5\
    );
\output_data_data_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_data_V_1_state[0]_i_1_n_5\,
      Q => \output_data_data_V_1_state_reg_n_5_[0]\,
      R => '0'
    );
\output_data_data_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_data_V_1_state[1]_i_1_n_5\,
      Q => output_data_data_V_1_ack_in,
      R => ap_rst_n_inv
    );
\output_data_dest_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sig_buffer_dest_V_U_n_12,
      Q => output_data_dest_V_1_payload_A,
      R => '0'
    );
\output_data_dest_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sig_buffer_dest_V_U_n_13,
      Q => output_data_dest_V_1_payload_B,
      R => '0'
    );
output_data_dest_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_data_TREADY,
      I1 => \^output_data_tvalid\,
      I2 => output_data_dest_V_1_sel,
      O => output_data_dest_V_1_sel_rd_i_1_n_5
    );
output_data_dest_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_dest_V_1_sel_rd_i_1_n_5,
      Q => output_data_dest_V_1_sel,
      R => ap_rst_n_inv
    );
output_data_dest_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_161_in,
      I1 => output_data_dest_V_1_state(1),
      I2 => output_data_dest_V_1_sel_wr,
      O => output_data_dest_V_1_sel_wr_i_1_n_5
    );
output_data_dest_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_dest_V_1_sel_wr_i_1_n_5,
      Q => output_data_dest_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\output_data_dest_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => output_data_TREADY,
      I2 => p_161_in,
      I3 => output_data_dest_V_1_state(1),
      I4 => \^output_data_tvalid\,
      O => \output_data_dest_V_1_state[0]_i_1_n_5\
    );
\output_data_dest_V_1_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => output_data_data_V_1_ack_in,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => \icmp_ln168_reg_726_reg_n_5_[0]\,
      I3 => ap_enable_reg_pp1_iter1_reg_n_5,
      O => p_161_in
    );
\output_data_dest_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3FB"
    )
        port map (
      I0 => output_data_dest_V_1_state(1),
      I1 => \^output_data_tvalid\,
      I2 => output_data_TREADY,
      I3 => p_161_in,
      O => \output_data_dest_V_1_state[1]_i_1_n_5\
    );
\output_data_dest_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_dest_V_1_state[0]_i_1_n_5\,
      Q => \^output_data_tvalid\,
      R => '0'
    );
\output_data_dest_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_dest_V_1_state[1]_i_1_n_5\,
      Q => output_data_dest_V_1_state(1),
      R => ap_rst_n_inv
    );
\output_data_id_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sig_buffer_id_V_U_n_5,
      Q => output_data_id_V_1_payload_A,
      R => '0'
    );
\output_data_id_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sig_buffer_id_V_U_n_6,
      Q => output_data_id_V_1_payload_B,
      R => '0'
    );
output_data_id_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_data_TREADY,
      I1 => output_data_id_V_1_state(0),
      I2 => output_data_id_V_1_sel,
      O => output_data_id_V_1_sel_rd_i_1_n_5
    );
output_data_id_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_id_V_1_sel_rd_i_1_n_5,
      Q => output_data_id_V_1_sel,
      R => ap_rst_n_inv
    );
output_data_id_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_161_in,
      I1 => output_data_id_V_1_state(1),
      I2 => output_data_id_V_1_sel_wr,
      O => output_data_id_V_1_sel_wr_i_1_n_5
    );
output_data_id_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_id_V_1_sel_wr_i_1_n_5,
      Q => output_data_id_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\output_data_id_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => output_data_TREADY,
      I2 => p_161_in,
      I3 => output_data_id_V_1_state(1),
      I4 => output_data_id_V_1_state(0),
      O => \output_data_id_V_1_state[0]_i_1_n_5\
    );
\output_data_id_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => output_data_id_V_1_state(0),
      I1 => output_data_id_V_1_state(1),
      I2 => output_data_TREADY,
      I3 => p_161_in,
      O => \output_data_id_V_1_state[1]_i_1_n_5\
    );
\output_data_id_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_id_V_1_state[0]_i_1_n_5\,
      Q => output_data_id_V_1_state(0),
      R => '0'
    );
\output_data_id_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_id_V_1_state[1]_i_1_n_5\,
      Q => output_data_id_V_1_state(1),
      R => ap_rst_n_inv
    );
\output_data_keep_V_1_payload_A[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => output_data_keep_V_1_state(0),
      I1 => output_data_keep_V_1_state(1),
      I2 => output_data_keep_V_1_sel_wr,
      O => \output_data_keep_V_1_payload_A[1]_i_1_n_5\
    );
\output_data_keep_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_keep_V_1_payload_A[1]_i_1_n_5\,
      D => sig_buffer_keep_V_q0(0),
      Q => output_data_keep_V_1_payload_A(0),
      R => '0'
    );
\output_data_keep_V_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_keep_V_1_payload_A[1]_i_1_n_5\,
      D => sig_buffer_keep_V_q0(1),
      Q => output_data_keep_V_1_payload_A(1),
      R => '0'
    );
\output_data_keep_V_1_payload_B[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => output_data_keep_V_1_state(0),
      I1 => output_data_keep_V_1_state(1),
      I2 => output_data_keep_V_1_sel_wr,
      O => output_data_keep_V_1_load_B
    );
\output_data_keep_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_keep_V_1_load_B,
      D => sig_buffer_keep_V_q0(0),
      Q => output_data_keep_V_1_payload_B(0),
      R => '0'
    );
\output_data_keep_V_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_keep_V_1_load_B,
      D => sig_buffer_keep_V_q0(1),
      Q => output_data_keep_V_1_payload_B(1),
      R => '0'
    );
output_data_keep_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_data_TREADY,
      I1 => output_data_keep_V_1_state(0),
      I2 => output_data_keep_V_1_sel,
      O => output_data_keep_V_1_sel_rd_i_1_n_5
    );
output_data_keep_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_keep_V_1_sel_rd_i_1_n_5,
      Q => output_data_keep_V_1_sel,
      R => ap_rst_n_inv
    );
output_data_keep_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_161_in,
      I1 => output_data_keep_V_1_state(1),
      I2 => output_data_keep_V_1_sel_wr,
      O => output_data_keep_V_1_sel_wr_i_1_n_5
    );
output_data_keep_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_keep_V_1_sel_wr_i_1_n_5,
      Q => output_data_keep_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\output_data_keep_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => output_data_TREADY,
      I2 => p_161_in,
      I3 => output_data_keep_V_1_state(1),
      I4 => output_data_keep_V_1_state(0),
      O => \output_data_keep_V_1_state[0]_i_1_n_5\
    );
\output_data_keep_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => output_data_keep_V_1_state(0),
      I1 => output_data_keep_V_1_state(1),
      I2 => output_data_TREADY,
      I3 => p_161_in,
      O => \output_data_keep_V_1_state[1]_i_1_n_5\
    );
\output_data_keep_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_keep_V_1_state[0]_i_1_n_5\,
      Q => output_data_keep_V_1_state(0),
      R => '0'
    );
\output_data_keep_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_keep_V_1_state[1]_i_1_n_5\,
      Q => output_data_keep_V_1_state(1),
      R => ap_rst_n_inv
    );
\output_data_last_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sig_buffer_last_V_U_n_10,
      Q => output_data_last_V_1_payload_A,
      R => '0'
    );
\output_data_last_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sig_buffer_last_V_U_n_11,
      Q => output_data_last_V_1_payload_B,
      R => '0'
    );
output_data_last_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_data_TREADY,
      I1 => output_data_last_V_1_state(0),
      I2 => output_data_last_V_1_sel,
      O => output_data_last_V_1_sel_rd_i_1_n_5
    );
output_data_last_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_last_V_1_sel_rd_i_1_n_5,
      Q => output_data_last_V_1_sel,
      R => ap_rst_n_inv
    );
output_data_last_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_161_in,
      I1 => output_data_last_V_1_state(1),
      I2 => output_data_last_V_1_sel_wr,
      O => output_data_last_V_1_sel_wr_i_1_n_5
    );
output_data_last_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_last_V_1_sel_wr_i_1_n_5,
      Q => output_data_last_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\output_data_last_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => output_data_TREADY,
      I2 => p_161_in,
      I3 => output_data_last_V_1_state(1),
      I4 => output_data_last_V_1_state(0),
      O => \output_data_last_V_1_state[0]_i_1_n_5\
    );
\output_data_last_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => output_data_last_V_1_state(0),
      I1 => output_data_last_V_1_state(1),
      I2 => output_data_TREADY,
      I3 => p_161_in,
      O => \output_data_last_V_1_state[1]_i_1_n_5\
    );
\output_data_last_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_last_V_1_state[0]_i_1_n_5\,
      Q => output_data_last_V_1_state(0),
      R => '0'
    );
\output_data_last_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_last_V_1_state[1]_i_1_n_5\,
      Q => output_data_last_V_1_state(1),
      R => ap_rst_n_inv
    );
\output_data_strb_V_1_payload_A[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => output_data_strb_V_1_state(0),
      I1 => output_data_strb_V_1_state(1),
      I2 => output_data_strb_V_1_sel_wr,
      O => \output_data_strb_V_1_payload_A[1]_i_1_n_5\
    );
\output_data_strb_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_strb_V_1_payload_A[1]_i_1_n_5\,
      D => sig_buffer_strb_V_q0(0),
      Q => output_data_strb_V_1_payload_A(0),
      R => '0'
    );
\output_data_strb_V_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_strb_V_1_payload_A[1]_i_1_n_5\,
      D => sig_buffer_strb_V_q0(1),
      Q => output_data_strb_V_1_payload_A(1),
      R => '0'
    );
\output_data_strb_V_1_payload_B[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => output_data_strb_V_1_state(0),
      I1 => output_data_strb_V_1_state(1),
      I2 => output_data_strb_V_1_sel_wr,
      O => output_data_strb_V_1_load_B
    );
\output_data_strb_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_strb_V_1_load_B,
      D => sig_buffer_strb_V_q0(0),
      Q => output_data_strb_V_1_payload_B(0),
      R => '0'
    );
\output_data_strb_V_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_strb_V_1_load_B,
      D => sig_buffer_strb_V_q0(1),
      Q => output_data_strb_V_1_payload_B(1),
      R => '0'
    );
output_data_strb_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_data_TREADY,
      I1 => output_data_strb_V_1_state(0),
      I2 => output_data_strb_V_1_sel,
      O => output_data_strb_V_1_sel_rd_i_1_n_5
    );
output_data_strb_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_strb_V_1_sel_rd_i_1_n_5,
      Q => output_data_strb_V_1_sel,
      R => ap_rst_n_inv
    );
output_data_strb_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_161_in,
      I1 => output_data_strb_V_1_state(1),
      I2 => output_data_strb_V_1_sel_wr,
      O => output_data_strb_V_1_sel_wr_i_1_n_5
    );
output_data_strb_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_strb_V_1_sel_wr_i_1_n_5,
      Q => output_data_strb_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\output_data_strb_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => output_data_TREADY,
      I2 => p_161_in,
      I3 => output_data_strb_V_1_state(1),
      I4 => output_data_strb_V_1_state(0),
      O => \output_data_strb_V_1_state[0]_i_1_n_5\
    );
\output_data_strb_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => output_data_strb_V_1_state(0),
      I1 => output_data_strb_V_1_state(1),
      I2 => output_data_TREADY,
      I3 => p_161_in,
      O => \output_data_strb_V_1_state[1]_i_1_n_5\
    );
\output_data_strb_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_strb_V_1_state[0]_i_1_n_5\,
      Q => output_data_strb_V_1_state(0),
      R => '0'
    );
\output_data_strb_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_strb_V_1_state[1]_i_1_n_5\,
      Q => output_data_strb_V_1_state(1),
      R => ap_rst_n_inv
    );
\output_data_user_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sig_buffer_user_V_U_n_5,
      Q => output_data_user_V_1_payload_A,
      R => '0'
    );
\output_data_user_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sig_buffer_user_V_U_n_6,
      Q => output_data_user_V_1_payload_B,
      R => '0'
    );
output_data_user_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_data_TREADY,
      I1 => output_data_user_V_1_state(0),
      I2 => output_data_user_V_1_sel,
      O => output_data_user_V_1_sel_rd_i_1_n_5
    );
output_data_user_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_user_V_1_sel_rd_i_1_n_5,
      Q => output_data_user_V_1_sel,
      R => ap_rst_n_inv
    );
output_data_user_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_161_in,
      I1 => output_data_user_V_1_state(1),
      I2 => output_data_user_V_1_sel_wr,
      O => output_data_user_V_1_sel_wr_i_1_n_5
    );
output_data_user_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_user_V_1_sel_wr_i_1_n_5,
      Q => output_data_user_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\output_data_user_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => output_data_user_V_1_state(0),
      I2 => output_data_user_V_1_state(1),
      I3 => output_data_TREADY,
      I4 => p_161_in,
      O => \output_data_user_V_1_state[0]_i_1_n_5\
    );
\output_data_user_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => output_data_user_V_1_state(0),
      I1 => output_data_user_V_1_state(1),
      I2 => output_data_TREADY,
      I3 => p_161_in,
      O => \output_data_user_V_1_state[1]_i_1_n_5\
    );
\output_data_user_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_user_V_1_state[0]_i_1_n_5\,
      Q => output_data_user_V_1_state(0),
      R => '0'
    );
\output_data_user_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_user_V_1_state[1]_i_1_n_5\,
      Q => output_data_user_V_1_state(1),
      R => ap_rst_n_inv
    );
\ram_reg_0_i_120__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_2_fu_550_n_7,
      O => \ram_reg_0_i_120__0_n_5\
    );
\ram_reg_0_i_121__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_2_fu_550_n_6,
      I1 => grp_pointwise_conv2d_fix_2_fu_550_n_7,
      O => \ram_reg_0_i_121__0_n_5\
    );
sig_buffer_dest_V_U: entity work.bd_0_hls_inst_0_network_sig_buffer_user_V
     port map (
      Q(1) => ap_CS_fsm_pp1_stage0,
      Q(0) => \ap_CS_fsm_reg_n_5_[1]\,
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter0_reg => sig_buffer_dest_V_U_n_14,
      ap_enable_reg_pp1_iter0_reg_0 => sig_buffer_dest_V_U_n_15,
      ap_enable_reg_pp1_iter0_reg_1 => sig_buffer_dest_V_U_n_16,
      i_0_reg_410_reg(5 downto 4) => i_0_reg_410_reg(9 downto 8),
      i_0_reg_410_reg(3 downto 0) => i_0_reg_410_reg(3 downto 0),
      input_data_data_V_0_ack_out => input_data_data_V_0_ack_out,
      input_data_dest_V_0_payload_A => input_data_dest_V_0_payload_A,
      input_data_dest_V_0_payload_B => input_data_dest_V_0_payload_B,
      input_data_dest_V_0_sel => input_data_dest_V_0_sel,
      output_data_dest_V_1_payload_A => output_data_dest_V_1_payload_A,
      output_data_dest_V_1_payload_B => output_data_dest_V_1_payload_B,
      \output_data_dest_V_1_payload_B_reg[0]\ => \^output_data_tvalid\,
      output_data_dest_V_1_sel_wr => output_data_dest_V_1_sel_wr,
      output_data_dest_V_1_state(0) => output_data_dest_V_1_state(1),
      \q0[0]_i_2__0\ => sig_buffer_last_V_U_n_12,
      \q0_reg[0]\ => sig_buffer_dest_V_U_n_12,
      \q0_reg[0]_0\ => sig_buffer_dest_V_U_n_13,
      \q0_reg[0]_1\ => \input_data_data_V_0_state_reg_n_5_[0]\,
      \q0_reg[0]_2\(3 downto 0) => sig_buffer_dest_V_address0(7 downto 4),
      ram_reg(5 downto 4) => i_2_reg_432_reg(9 downto 8),
      ram_reg(3 downto 0) => i_2_reg_432_reg(3 downto 0),
      sig_buffer_dest_V_address0(5 downto 4) => sig_buffer_dest_V_address0(9 downto 8),
      sig_buffer_dest_V_address0(3 downto 0) => sig_buffer_dest_V_address0(3 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
sig_buffer_id_V_U: entity work.bd_0_hls_inst_0_network_sig_buffer_user_V_1
     port map (
      ap_clk => ap_clk,
      input_data_id_V_0_payload_A => input_data_id_V_0_payload_A,
      input_data_id_V_0_payload_B => input_data_id_V_0_payload_B,
      input_data_id_V_0_sel => input_data_id_V_0_sel,
      output_data_id_V_1_payload_A => output_data_id_V_1_payload_A,
      output_data_id_V_1_payload_B => output_data_id_V_1_payload_B,
      output_data_id_V_1_sel_wr => output_data_id_V_1_sel_wr,
      output_data_id_V_1_state(1 downto 0) => output_data_id_V_1_state(1 downto 0),
      \q0[0]_i_2__1\ => sig_buffer_last_V_U_n_12,
      \q0_reg[0]\ => sig_buffer_id_V_U_n_5,
      \q0_reg[0]_0\ => sig_buffer_id_V_U_n_6,
      \q0_reg[0]_1\ => sig_buffer_dest_V_U_n_16,
      \q0_reg[0]_2\ => sig_buffer_dest_V_U_n_15,
      \q0_reg[0]_3\ => sig_buffer_dest_V_U_n_14,
      sig_buffer_dest_V_address0(9 downto 0) => sig_buffer_dest_V_address0(9 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
sig_buffer_keep_V_U: entity work.bd_0_hls_inst_0_network_sig_buffer_keep_V
     port map (
      D(1 downto 0) => sig_buffer_keep_V_q0(1 downto 0),
      ap_clk => ap_clk,
      input_data_data_V_0_ack_out => input_data_data_V_0_ack_out,
      input_data_keep_V_0_payload_A(1 downto 0) => input_data_keep_V_0_payload_A(1 downto 0),
      input_data_keep_V_0_payload_B(1 downto 0) => input_data_keep_V_0_payload_B(1 downto 0),
      input_data_keep_V_0_sel => input_data_keep_V_0_sel,
      sig_buffer_dest_V_address0(9 downto 0) => sig_buffer_dest_V_address0(9 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
sig_buffer_last_V_U: entity work.bd_0_hls_inst_0_network_sig_buffer_user_V_2
     port map (
      Q(4) => i_2_reg_432_reg(9),
      Q(3 downto 0) => i_2_reg_432_reg(7 downto 4),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter0_reg => sig_buffer_last_V_U_n_12,
      i_0_reg_410_reg(4) => i_0_reg_410_reg(9),
      i_0_reg_410_reg(3 downto 0) => i_0_reg_410_reg(7 downto 4),
      input_data_data_V_0_ack_out => input_data_data_V_0_ack_out,
      input_data_last_V_0_payload_A => input_data_last_V_0_payload_A,
      input_data_last_V_0_payload_B => input_data_last_V_0_payload_B,
      input_data_last_V_0_sel => input_data_last_V_0_sel,
      input_data_last_V_tm_fu_638_p1 => input_data_last_V_tm_fu_638_p1,
      output_data_last_V_1_payload_A => output_data_last_V_1_payload_A,
      output_data_last_V_1_payload_B => output_data_last_V_1_payload_B,
      output_data_last_V_1_sel_wr => output_data_last_V_1_sel_wr,
      output_data_last_V_1_state(1 downto 0) => output_data_last_V_1_state(1 downto 0),
      \q0_reg[0]\ => sig_buffer_last_V_U_n_10,
      \q0_reg[0]_0\ => sig_buffer_last_V_U_n_11,
      \q0_reg[0]_1\(5 downto 4) => sig_buffer_dest_V_address0(9 downto 8),
      \q0_reg[0]_1\(3 downto 0) => sig_buffer_dest_V_address0(3 downto 0),
      \q0_reg[0]_2\ => sig_buffer_dest_V_U_n_16,
      \q0_reg[0]_3\ => sig_buffer_dest_V_U_n_15,
      \q0_reg[0]_4\ => sig_buffer_dest_V_U_n_14,
      ram_reg(0) => ap_CS_fsm_pp1_stage0,
      sig_buffer_dest_V_address0(3 downto 0) => sig_buffer_dest_V_address0(7 downto 4),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
sig_buffer_strb_V_U: entity work.bd_0_hls_inst_0_network_sig_buffer_keep_V_3
     port map (
      D(1 downto 0) => sig_buffer_strb_V_q0(1 downto 0),
      ap_clk => ap_clk,
      input_data_data_V_0_ack_out => input_data_data_V_0_ack_out,
      input_data_strb_V_0_payload_A(1 downto 0) => input_data_strb_V_0_payload_A(1 downto 0),
      input_data_strb_V_0_payload_B(1 downto 0) => input_data_strb_V_0_payload_B(1 downto 0),
      input_data_strb_V_0_sel => input_data_strb_V_0_sel,
      sig_buffer_dest_V_address0(9 downto 0) => sig_buffer_dest_V_address0(9 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
sig_buffer_user_V_U: entity work.bd_0_hls_inst_0_network_sig_buffer_user_V_4
     port map (
      ap_clk => ap_clk,
      input_data_user_V_0_payload_A => input_data_user_V_0_payload_A,
      input_data_user_V_0_payload_B => input_data_user_V_0_payload_B,
      input_data_user_V_0_sel => input_data_user_V_0_sel,
      output_data_user_V_1_payload_A => output_data_user_V_1_payload_A,
      output_data_user_V_1_payload_B => output_data_user_V_1_payload_B,
      output_data_user_V_1_sel_wr => output_data_user_V_1_sel_wr,
      output_data_user_V_1_state(1 downto 0) => output_data_user_V_1_state(1 downto 0),
      \q0[0]_i_2\ => sig_buffer_last_V_U_n_12,
      \q0_reg[0]\ => sig_buffer_user_V_U_n_5,
      \q0_reg[0]_0\ => sig_buffer_user_V_U_n_6,
      \q0_reg[0]_1\ => sig_buffer_dest_V_U_n_16,
      \q0_reg[0]_2\ => sig_buffer_dest_V_U_n_15,
      \q0_reg[0]_3\ => sig_buffer_dest_V_U_n_14,
      sig_buffer_dest_V_address0(9 downto 0) => sig_buffer_dest_V_address0(9 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
\zext_ln147_reg_716[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => icmp_ln145_fu_659_p2,
      O => \zext_ln147_reg_716[9]_i_1_n_5\
    );
\zext_ln147_reg_716_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zext_ln147_reg_716[9]_i_1_n_5\,
      D => i_1_reg_421_reg(0),
      Q => zext_ln147_reg_716_reg(0),
      R => '0'
    );
\zext_ln147_reg_716_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zext_ln147_reg_716[9]_i_1_n_5\,
      D => i_1_reg_421_reg(1),
      Q => zext_ln147_reg_716_reg(1),
      R => '0'
    );
\zext_ln147_reg_716_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zext_ln147_reg_716[9]_i_1_n_5\,
      D => i_1_reg_421_reg(2),
      Q => zext_ln147_reg_716_reg(2),
      R => '0'
    );
\zext_ln147_reg_716_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zext_ln147_reg_716[9]_i_1_n_5\,
      D => i_1_reg_421_reg(3),
      Q => zext_ln147_reg_716_reg(3),
      R => '0'
    );
\zext_ln147_reg_716_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zext_ln147_reg_716[9]_i_1_n_5\,
      D => i_1_reg_421_reg(4),
      Q => zext_ln147_reg_716_reg(4),
      R => '0'
    );
\zext_ln147_reg_716_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zext_ln147_reg_716[9]_i_1_n_5\,
      D => i_1_reg_421_reg(5),
      Q => zext_ln147_reg_716_reg(5),
      R => '0'
    );
\zext_ln147_reg_716_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zext_ln147_reg_716[9]_i_1_n_5\,
      D => i_1_reg_421_reg(6),
      Q => zext_ln147_reg_716_reg(6),
      R => '0'
    );
\zext_ln147_reg_716_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zext_ln147_reg_716[9]_i_1_n_5\,
      D => i_1_reg_421_reg(7),
      Q => zext_ln147_reg_716_reg(7),
      R => '0'
    );
\zext_ln147_reg_716_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zext_ln147_reg_716[9]_i_1_n_5\,
      D => i_1_reg_421_reg(8),
      Q => zext_ln147_reg_716_reg(8),
      R => '0'
    );
\zext_ln147_reg_716_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zext_ln147_reg_716[9]_i_1_n_5\,
      D => i_1_reg_421_reg(9),
      Q => zext_ln147_reg_716_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0 is
  port (
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    input_data_TVALID : in STD_LOGIC;
    input_data_TREADY : out STD_LOGIC;
    input_data_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_data_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_data_TKEEP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_TSTRB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_data_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_data_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    output_data_TVALID : out STD_LOGIC;
    output_data_TREADY : in STD_LOGIC;
    output_data_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_data_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_data_TKEEP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_TSTRB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_data_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_data_TID : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of bd_0_hls_inst_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of bd_0_hls_inst_0 : entity is "bd_0_hls_inst_0,network,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_0_hls_inst_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of bd_0_hls_inst_0 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of bd_0_hls_inst_0 : entity is "network,Vivado 2019.1";
  attribute hls_module : string;
  attribute hls_module of bd_0_hls_inst_0 : entity is "yes";
end bd_0_hls_inst_0;

architecture STRUCTURE of bd_0_hls_inst_0 is
  attribute C_S_AXI_AXILITES_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH of inst : label is 5;
  attribute C_S_AXI_AXILITES_DATA_WIDTH : integer;
  attribute C_S_AXI_AXILITES_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH : integer;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of inst : label is "45'b000010000000000000000000000000000000000000000";
  attribute ap_ST_fsm_pp1_stage0 : string;
  attribute ap_ST_fsm_pp1_stage0 of inst : label is "45'b001000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "45'b000000000000000000000000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of inst : label is "45'b000000000000000000000000000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of inst : label is "45'b000000000000000000000000000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of inst : label is "45'b000000000000000000000000000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of inst : label is "45'b000000000000000000000000000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of inst : label is "45'b000000000000000000000000000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of inst : label is "45'b000000000000000000000000000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of inst : label is "45'b000000000000000000000000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of inst : label is "45'b000000000000000000000000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of inst : label is "45'b000000000000000000000000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of inst : label is "45'b000000000000000000000000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "45'b000000000000000000000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of inst : label is "45'b000000000000000000000000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of inst : label is "45'b000000000000000000000000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of inst : label is "45'b000000000000000000000001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of inst : label is "45'b000000000000000000000010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of inst : label is "45'b000000000000000000000100000000000000000000000";
  attribute ap_ST_fsm_state25 : string;
  attribute ap_ST_fsm_state25 of inst : label is "45'b000000000000000000001000000000000000000000000";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of inst : label is "45'b000000000000000000010000000000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of inst : label is "45'b000000000000000000100000000000000000000000000";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of inst : label is "45'b000000000000000001000000000000000000000000000";
  attribute ap_ST_fsm_state29 : string;
  attribute ap_ST_fsm_state29 of inst : label is "45'b000000000000000010000000000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "45'b000000000000000000000000000000000000000000100";
  attribute ap_ST_fsm_state30 : string;
  attribute ap_ST_fsm_state30 of inst : label is "45'b000000000000000100000000000000000000000000000";
  attribute ap_ST_fsm_state31 : string;
  attribute ap_ST_fsm_state31 of inst : label is "45'b000000000000001000000000000000000000000000000";
  attribute ap_ST_fsm_state32 : string;
  attribute ap_ST_fsm_state32 of inst : label is "45'b000000000000010000000000000000000000000000000";
  attribute ap_ST_fsm_state33 : string;
  attribute ap_ST_fsm_state33 of inst : label is "45'b000000000000100000000000000000000000000000000";
  attribute ap_ST_fsm_state34 : string;
  attribute ap_ST_fsm_state34 of inst : label is "45'b000000000001000000000000000000000000000000000";
  attribute ap_ST_fsm_state35 : string;
  attribute ap_ST_fsm_state35 of inst : label is "45'b000000000010000000000000000000000000000000000";
  attribute ap_ST_fsm_state36 : string;
  attribute ap_ST_fsm_state36 of inst : label is "45'b000000000100000000000000000000000000000000000";
  attribute ap_ST_fsm_state37 : string;
  attribute ap_ST_fsm_state37 of inst : label is "45'b000000001000000000000000000000000000000000000";
  attribute ap_ST_fsm_state38 : string;
  attribute ap_ST_fsm_state38 of inst : label is "45'b000000010000000000000000000000000000000000000";
  attribute ap_ST_fsm_state39 : string;
  attribute ap_ST_fsm_state39 of inst : label is "45'b000000100000000000000000000000000000000000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "45'b000000000000000000000000000000000000000001000";
  attribute ap_ST_fsm_state40 : string;
  attribute ap_ST_fsm_state40 of inst : label is "45'b000001000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state43 : string;
  attribute ap_ST_fsm_state43 of inst : label is "45'b000100000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state47 : string;
  attribute ap_ST_fsm_state47 of inst : label is "45'b010000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state48 : string;
  attribute ap_ST_fsm_state48 of inst : label is "45'b100000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "45'b000000000000000000000000000000000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "45'b000000000000000000000000000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "45'b000000000000000000000000000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "45'b000000000000000000000000000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "45'b000000000000000000000000000000000000100000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:input_data:output_data, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.0, PHASE 0.000, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of input_data_TREADY : signal is "xilinx.com:interface:axis:1.0 input_data TREADY";
  attribute X_INTERFACE_INFO of input_data_TVALID : signal is "xilinx.com:interface:axis:1.0 input_data TVALID";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of output_data_TREADY : signal is "xilinx.com:interface:axis:1.0 output_data TREADY";
  attribute X_INTERFACE_INFO of output_data_TVALID : signal is "xilinx.com:interface:axis:1.0 output_data TVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_AXILiteS_RREADY : signal is "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000.0, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID";
  attribute X_INTERFACE_INFO of input_data_TDATA : signal is "xilinx.com:interface:axis:1.0 input_data TDATA";
  attribute X_INTERFACE_INFO of input_data_TDEST : signal is "xilinx.com:interface:axis:1.0 input_data TDEST";
  attribute X_INTERFACE_INFO of input_data_TID : signal is "xilinx.com:interface:axis:1.0 input_data TID";
  attribute X_INTERFACE_PARAMETER of input_data_TID : signal is "XIL_INTERFACENAME input_data, TDATA_NUM_BYTES 2, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000.0, PHASE 0.000, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of input_data_TKEEP : signal is "xilinx.com:interface:axis:1.0 input_data TKEEP";
  attribute X_INTERFACE_INFO of input_data_TLAST : signal is "xilinx.com:interface:axis:1.0 input_data TLAST";
  attribute X_INTERFACE_INFO of input_data_TSTRB : signal is "xilinx.com:interface:axis:1.0 input_data TSTRB";
  attribute X_INTERFACE_INFO of input_data_TUSER : signal is "xilinx.com:interface:axis:1.0 input_data TUSER";
  attribute X_INTERFACE_INFO of output_data_TDATA : signal is "xilinx.com:interface:axis:1.0 output_data TDATA";
  attribute X_INTERFACE_INFO of output_data_TDEST : signal is "xilinx.com:interface:axis:1.0 output_data TDEST";
  attribute X_INTERFACE_INFO of output_data_TID : signal is "xilinx.com:interface:axis:1.0 output_data TID";
  attribute X_INTERFACE_PARAMETER of output_data_TID : signal is "XIL_INTERFACENAME output_data, TDATA_NUM_BYTES 2, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000.0, PHASE 0.000, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of output_data_TKEEP : signal is "xilinx.com:interface:axis:1.0 output_data TKEEP";
  attribute X_INTERFACE_INFO of output_data_TLAST : signal is "xilinx.com:interface:axis:1.0 output_data TLAST";
  attribute X_INTERFACE_INFO of output_data_TSTRB : signal is "xilinx.com:interface:axis:1.0 output_data TSTRB";
  attribute X_INTERFACE_INFO of output_data_TUSER : signal is "xilinx.com:interface:axis:1.0 output_data TUSER";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB";
begin
inst: entity work.bd_0_hls_inst_0_network
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      input_data_TDATA(15 downto 0) => input_data_TDATA(15 downto 0),
      input_data_TDEST(0) => input_data_TDEST(0),
      input_data_TID(0) => input_data_TID(0),
      input_data_TKEEP(1 downto 0) => input_data_TKEEP(1 downto 0),
      input_data_TLAST(0) => input_data_TLAST(0),
      input_data_TREADY => input_data_TREADY,
      input_data_TSTRB(1 downto 0) => input_data_TSTRB(1 downto 0),
      input_data_TUSER(0) => input_data_TUSER(0),
      input_data_TVALID => input_data_TVALID,
      interrupt => interrupt,
      output_data_TDATA(15 downto 0) => output_data_TDATA(15 downto 0),
      output_data_TDEST(0) => output_data_TDEST(0),
      output_data_TID(0) => output_data_TID(0),
      output_data_TKEEP(1 downto 0) => output_data_TKEEP(1 downto 0),
      output_data_TLAST(0) => output_data_TLAST(0),
      output_data_TREADY => output_data_TREADY,
      output_data_TSTRB(1 downto 0) => output_data_TSTRB(1 downto 0),
      output_data_TUSER(0) => output_data_TUSER(0),
      output_data_TVALID => output_data_TVALID,
      s_axi_AXILiteS_ARADDR(4 downto 0) => s_axi_AXILiteS_ARADDR(4 downto 0),
      s_axi_AXILiteS_ARREADY => s_axi_AXILiteS_ARREADY,
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_AWADDR(4 downto 0) => s_axi_AXILiteS_AWADDR(4 downto 0),
      s_axi_AXILiteS_AWREADY => s_axi_AXILiteS_AWREADY,
      s_axi_AXILiteS_AWVALID => s_axi_AXILiteS_AWVALID,
      s_axi_AXILiteS_BREADY => s_axi_AXILiteS_BREADY,
      s_axi_AXILiteS_BRESP(1 downto 0) => s_axi_AXILiteS_BRESP(1 downto 0),
      s_axi_AXILiteS_BVALID => s_axi_AXILiteS_BVALID,
      s_axi_AXILiteS_RDATA(31 downto 0) => s_axi_AXILiteS_RDATA(31 downto 0),
      s_axi_AXILiteS_RREADY => s_axi_AXILiteS_RREADY,
      s_axi_AXILiteS_RRESP(1 downto 0) => s_axi_AXILiteS_RRESP(1 downto 0),
      s_axi_AXILiteS_RVALID => s_axi_AXILiteS_RVALID,
      s_axi_AXILiteS_WDATA(31 downto 0) => s_axi_AXILiteS_WDATA(31 downto 0),
      s_axi_AXILiteS_WREADY => s_axi_AXILiteS_WREADY,
      s_axi_AXILiteS_WSTRB(3 downto 0) => s_axi_AXILiteS_WSTRB(3 downto 0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID
    );
end STRUCTURE;
