# File saved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
# 
# non-default properties - (restore without -noprops)
property -colorscheme classic
property attrcolor #000000
property attrfontsize 8
property autobundle 1
property backgroundcolor #ffffff
property boxcolor0 #000000
property boxcolor1 #000000
property boxcolor2 #000000
property boxinstcolor #000000
property boxpincolor #000000
property buscolor #008000
property closeenough 5
property createnetattrdsp 2048
property decorate 1
property elidetext 40
property fillcolor1 #ffffcc
property fillcolor2 #dfebf8
property fillcolor3 #f0f0f0
property gatecellname 2
property instattrmax 30
property instdrag 15
property instorder 1
property marksize 12
property maxfontsize 12
property maxzoom 5
property netcolor #19b400
property objecthighlight0 #ff00ff
property objecthighlight1 #ffff00
property objecthighlight2 #00ff00
property objecthighlight3 #0095ff
property objecthighlight4 #8000ff
property objecthighlight5 #ffc800
property objecthighlight7 #00ffff
property objecthighlight8 #ff00ff
property objecthighlight9 #ccccff
property objecthighlight10 #0ead00
property objecthighlight11 #cefc00
property objecthighlight12 #9e2dbe
property objecthighlight13 #ba6a29
property objecthighlight14 #fc0188
property objecthighlight15 #02f990
property objecthighlight16 #f1b0fb
property objecthighlight17 #fec004
property objecthighlight18 #149bff
property objecthighlight19 #eb591b
property overlaycolor #19b400
property pbuscolor #000000
property pbusnamecolor #000000
property pinattrmax 20
property pinorder 2
property pinpermute 0
property portcolor #000000
property portnamecolor #000000
property ripindexfontsize 4
property rippercolor #000000
property rubberbandcolor #000000
property rubberbandfontsize 12
property selectattr 0
property selectionappearance 2
property selectioncolor #0000ff
property sheetheight 44
property sheetwidth 68
property showmarks 1
property shownetname 0
property showpagenumbers 1
property showripindex 1
property timelimit 1
#
module new processor work:processor:NOFILE -nosplit
load symbol RTL_MUX10 work MUX pin S input.bot pinBus I0 input.left [63:0] pinBus I1 input.left [63:0] pinBus O output.right [63:0] fillcolor 1
load symbol RTL_ADD1 work RTL(+) pinBus I0 input.left [31:0] pinBus I1 input.left [9:0] pinBus O output.right [31:0] fillcolor 1
load symbol ALU work:ALU:NOFILE HIERBOX pin eqA output.right pin eqB output.right pin mode input.left pin sltA output.right pin sltB output.right pin ultA output.right pin ultB output.right pinBus ALUCtrl input.left [5:0] pinBus ALUOpA input.left [2:0] pinBus ALUOpB input.left [2:0] pinBus a input.left [63:0] pinBus b input.left [63:0] pinBus result output.right [63:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol branch_decider work:branch_decider:NOFILE HIERBOX pin branch_takenA output.right pin branch_takenB output.right pin eqA input.left pin eqB input.left pin mode input.left pin sltA input.left pin sltB input.left pin ultA input.left pin ultB input.left pinBus branch_typeA input.left [2:0] pinBus branch_typeB input.left [2:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol control_unit work:control_unit:NOFILE HIERBOX pin ALUSrcA output.right pin ALUSrcB output.right pin BranchA output.right pin BranchB output.right pin MemWriteA output.right pin MemWriteB output.right pin mode input.left pinBus ALUCtrl output.right [5:0] pinBus ALUOpA output.right [2:0] pinBus ALUOpB output.right [2:0] pinBus BranchTypeA output.right [2:0] pinBus BranchTypeB output.right [2:0] pinBus funct3A input.left [2:0] pinBus funct3B input.left [2:0] pinBus funct7A input.left [6:0] pinBus funct7B input.left [6:0] pinBus opcodeA input.left [6:0] pinBus opcodeB input.left [6:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol immediate_gen work:immediate_gen:NOFILE HIERBOX pinBus immA output.right [63:0] pinBus immB output.right [63:0] pinBus instrA input.left [31:0] pinBus instrB input.left [31:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol blk_mem_gen_0 work_library0_4:blk_mem_gen_0:blk_mem_gen_0.edf HIERBOX pin clka input.left pin clkb input.left pin enb input.left pinBus addra input.left [9:0] pinBus addrb input.left [9:0] pinBus douta output.right [31:0] pinBus doutb output.right [31:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol RTL_RSHIFT10 work RTL(>>) pin I1 input.left pin I2 input.left pinBus I0 input.left [63:0] pinBus O output.right [63:0] fillcolor 1
load symbol RTL_ADD3 work RTL(+) pin I1 input.left pinBus I0 input.left [63:0] pinBus O output.right [63:0] fillcolor 1
load symbol RTL_ADD4 work RTL(+) pinBus I0 input.left [31:0] pinBus I1 input.left [31:0] pinBus O output.right [31:0] fillcolor 1
load symbol RTL_ADD5 work RTL(+) pin I1 input.left pinBus I0 input.left [31:0] pinBus O output.right [31:0] fillcolor 1
load symbol RTL_ADD2 work RTL(+) pinBus I0 input.left [63:0] pinBus I1 input.left [63:0] pinBus O output.right [63:0] fillcolor 1
load symbol RTL_RSHIFT3 work RTL(>>) pin I1 input.left pin I2 input.left pinBus I0 input.left [31:0] pinBus O output.right [31:0] fillcolor 1
load symbol RTL_MUX6 work MUX pin S input.bot pinBus I0 input.left [31:0] pinBus I1 input.left [31:0] pinBus O output.right [31:0] fillcolor 1
load symbol RTL_MUX184 work MUX pin I0 input.left pin I1 input.left pin O output.right pin S input.bot fillcolor 1
load symbol pcfsm work:pcfsm:NOFILE HIERBOX pin choose output.right pin clk input.left boxcolor 1 fillcolor 2 minwidth 13%
load symbol PrepareALUInputs work:PrepareALUInputs:NOFILE HIERBOX pin ALUSrcB input.left pin mode input.left pinBus outputA output.right [63:0] pinBus outputB output.right [63:0] pinBus rs1A input.left [63:0] pinBus rs1B input.left [63:0] pinBus rs2A input.left [63:0] pinBus rs2B input.left [63:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol register_file work:register_file:NOFILE HIERBOX pin clk input.left pin mode input.left pin write_enA input.left pin write_enB input.left pinBus rdA input.left [4:0] pinBus rdB input.left [4:0] pinBus read_dataA1 output.right [63:0] pinBus read_dataA2 output.right [63:0] pinBus read_dataB1 output.right [63:0] pinBus read_dataB2 output.right [63:0] pinBus rs1A input.left [4:0] pinBus rs1B input.left [4:0] pinBus rs2A input.left [4:0] pinBus rs2B input.left [4:0] pinBus write_data input.left [63:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol RTL_REG__BREG_36 work[63:0]ssww GEN pin C input.clk.left pin CE input.left pinBus D input.left [63:0] pinBus Q output.right [63:0] fillcolor 1 sandwich 3 prop @bundle 64
load symbol RTL_REG__BREG_4 work[63:0]swww GEN pin C input.clk.left pinBus CE input.left [63:0] pinBus D input.left [63:0] pinBus Q output.right [63:0] fillcolor 1 sandwich 3 prop @bundle 64
load port clk input -pg 1 -lvl 0 -x 0 -y 1030
load port mode input -pg 1 -lvl 0 -x 0 -y 770
load portBus result output [63:0] -attr @name result[63:0] -pg 1 -lvl 15 -x 5080 -y 430
load inst ALUOperandA_i RTL_MUX10 work -attr @cell(#000000) RTL_MUX -pinBusAttr I0 @name I0[63:0] -pinBusAttr I0 @attr S=1'b1 -pinBusAttr I1 @name I1[63:0] -pinBusAttr I1 @attr S=default -pinBusAttr O @name O[63:0] -pg 1 -lvl 12 -x 4160 -y 730
load inst ALUOperandB_i RTL_MUX10 work -attr @cell(#000000) RTL_MUX -pinBusAttr I0 @name I0[63:0] -pinBusAttr I0 @attr S=1'b1 -pinBusAttr I1 @name I1[63:0] -pinBusAttr I1 @attr S=default -pinBusAttr O @name O[63:0] -pg 1 -lvl 12 -x 4160 -y 570
load inst addrb_i RTL_ADD1 work -attr @cell(#000000) RTL_ADD -pinBusAttr I0 @name I0[31:0] -pinBusAttr I1 @name I1[9:0] -pinBusAttr I1 @attr V=B\"1000000000\" -pinBusAttr O @name O[31:0] -pg 1 -lvl 8 -x 2600 -y 890
load inst aluInst ALU work:ALU:NOFILE -autohide -attr @cell(#000000) ALU -pinBusAttr ALUCtrl @name ALUCtrl[5:0] -pinBusAttr ALUOpA @name ALUOpA[2:0] -pinBusAttr ALUOpB @name ALUOpB[2:0] -pinBusAttr a @name a[63:0] -pinBusAttr b @name b[63:0] -pinBusAttr result @name result[63:0] -pg 1 -lvl 14 -x 4810 -y 380
load inst branchInst branch_decider work:branch_decider:NOFILE -autohide -attr @cell(#000000) branch_decider -pinAttr branch_takenB @attr n/c -pinBusAttr branch_typeA @name branch_typeA[2:0] -pinBusAttr branch_typeB @name branch_typeB[2:0] -pg 1 -lvl 3 -x 890 -y 60
load inst ctrlUnitInst control_unit work:control_unit:NOFILE -autohide -attr @cell(#000000) control_unit -pinAttr BranchA @attr n/c -pinAttr BranchB @attr n/c -pinBusAttr ALUCtrl @name ALUCtrl[5:0] -pinBusAttr ALUOpA @name ALUOpA[2:0] -pinBusAttr ALUOpB @name ALUOpB[2:0] -pinBusAttr BranchTypeA @name BranchTypeA[2:0] -pinBusAttr BranchTypeB @name BranchTypeB[2:0] -pinBusAttr funct3A @name funct3A[2:0] -pinBusAttr funct3B @name funct3B[2:0] -pinBusAttr funct7A @name funct7A[6:0] -pinBusAttr funct7B @name funct7B[6:0] -pinBusAttr opcodeA @name opcodeA[6:0] -pinBusAttr opcodeB @name opcodeB[6:0] -pg 1 -lvl 10 -x 3190 -y 420
load inst immInst immediate_gen work:immediate_gen:NOFILE -autohide -attr @cell(#000000) immediate_gen -pinBusAttr immA @name immA[63:0] -pinBusAttr immB @name immB[63:0] -pinBusAttr instrA @name instrA[31:0] -pinBusAttr instrB @name instrB[31:0] -pg 1 -lvl 1 -x 130 -y 700
load inst instMem blk_mem_gen_0 work_library0_4:blk_mem_gen_0:blk_mem_gen_0.edf -autohide -attr @cell(#000000) blk_mem_gen_0 -pinBusAttr addra @name addra[9:0] -pinBusAttr addrb @name addrb[9:0] -pinBusAttr douta @name douta[31:0] -pinBusAttr doutb @name doutb[31:0] -pg 1 -lvl 9 -x 2860 -y 820
load inst next_pc0_i RTL_RSHIFT10 work -attr @cell(#000000) RTL_RSHIFT -pinBusAttr I0 @name I0[63:0] -pinBusAttr O @name O[63:0] -pg 1 -lvl 3 -x 890 -y 1290
load inst next_pc0_i__0 RTL_ADD3 work -attr @cell(#000000) RTL_ADD -pinBusAttr I0 @name I0[63:0] -pinBusAttr O @name O[63:0] -pg 1 -lvl 3 -x 890 -y 820
load inst next_pc0_i__1 RTL_ADD4 work -attr @cell(#000000) RTL_ADD -pinBusAttr I0 @name I0[31:0] -pinBusAttr I1 @name I1[31:0] -pinBusAttr O @name O[31:0] -pg 1 -lvl 3 -x 890 -y 1100
load inst next_pc0_i__2 RTL_ADD5 work -attr @cell(#000000) RTL_ADD -pinBusAttr I0 @name I0[31:0] -pinBusAttr O @name O[31:0] -pg 1 -lvl 3 -x 890 -y 1200
load inst next_pc1_i RTL_ADD2 work -attr @cell(#000000) RTL_ADD -pinBusAttr I0 @name I0[63:0] -pinBusAttr I1 @name I1[63:0] -pinBusAttr O @name O[63:0] -pg 1 -lvl 2 -x 420 -y 1310
load inst next_pc1_i__0 RTL_RSHIFT3 work -attr @cell(#000000) RTL_RSHIFT -pinBusAttr I0 @name I0[31:0] -pinBusAttr O @name O[31:0] -pg 1 -lvl 2 -x 420 -y 1120
load inst next_pc_i RTL_MUX10 work -attr @cell(#000000) RTL_MUX -pinBusAttr I0 @name I0[63:0] -pinBusAttr I0 @attr S=1'b1 -pinBusAttr I1 @name I1[63:0] -pinBusAttr I1 @attr S=default -pinBusAttr O @name O[63:0] -pg 1 -lvl 4 -x 1290 -y 810
load inst next_pc_i__0 RTL_MUX6 work -attr @cell(#000000) RTL_MUX -pinBusAttr I0 @name I0[31:0] -pinBusAttr I0 @attr S=1'b1 -pinBusAttr I1 @name I1[31:0] -pinBusAttr I1 @attr S=default -pinBusAttr O @name O[31:0] -pg 1 -lvl 4 -x 1290 -y 950
load inst next_pc_i__1 RTL_MUX10 work -attr @cell(#000000) RTL_MUX -pinBusAttr I0 @name I0[63:0] -pinBusAttr I0 @attr S=1'b1 -pinBusAttr I1 @name I1[63:0] -pinBusAttr I1 @attr S=default -pinBusAttr O @name O[63:0] -pg 1 -lvl 5 -x 1760 -y 810
load inst next_pc_i__2 RTL_MUX10 work -attr @cell(#000000) RTL_MUX -pinBusAttr I0 @name I0[63:0] -pinBusAttr I0 @attr S=1'b1 -pinBusAttr I1 @name I1[63:0] -pinBusAttr I1 @attr V=X\"00000000FFFFFFFF\",\ S=default -pinBusAttr O @name O[63:0] -pg 1 -lvl 5 -x 1760 -y 950
load inst pc0_i RTL_MUX184 work -attr @cell(#000000) RTL_MUX -pinAttr I0 @attr S=1'b1 -pinAttr I1 @attr S=default -pg 1 -lvl 6 -x 2090 -y 1030
load inst pcfsmInst pcfsm work:pcfsm:NOFILE -autohide -attr @cell(#000000) pcfsm -pg 1 -lvl 5 -x 1760 -y 1090
load inst prepareInst PrepareALUInputs work:PrepareALUInputs:NOFILE -autohide -attr @cell(#000000) PrepareALUInputs -pinBusAttr outputA @name outputA[63:0] -pinBusAttr outputB @name outputB[63:0] -pinBusAttr rs1A @name rs1A[63:0] -pinBusAttr rs1B @name rs1B[63:0] -pinBusAttr rs2A @name rs2A[63:0] -pinBusAttr rs2B @name rs2B[63:0] -pg 1 -lvl 13 -x 4450 -y 520
load inst regfileInst register_file work:register_file:NOFILE -autohide -attr @cell(#000000) register_file -pinBusAttr rdA @name rdA[4:0] -pinBusAttr rdB @name rdB[4:0] -pinBusAttr read_dataA1 @name read_dataA1[63:0] -pinBusAttr read_dataA2 @name read_dataA2[63:0] -pinBusAttr read_dataB1 @name read_dataB1[63:0] -pinBusAttr read_dataB2 @name read_dataB2[63:0] -pinBusAttr rs1A @name rs1A[4:0] -pinBusAttr rs1B @name rs1B[4:0] -pinBusAttr rs2A @name rs2A[4:0] -pinBusAttr rs2B @name rs2B[4:0] -pinBusAttr write_data @name write_data[63:0] -pg 1 -lvl 11 -x 3720 -y 540
load inst pc_reg[63:0] RTL_REG__BREG_36 work[63:0]ssww -attr @cell(#000000) RTL_REG -pg 1 -lvl 7 -x 2290 -y 1030
load inst next_pc_reg[63:0] RTL_REG__BREG_4 work[63:0]swww -attr @cell(#000000) RTL_REG -pg 1 -lvl 6 -x 2090 -y 890
load net <const0> -ground -pin addrb_i I1[8] -pin addrb_i I1[7] -pin addrb_i I1[6] -pin addrb_i I1[5] -pin addrb_i I1[4] -pin addrb_i I1[3] -pin addrb_i I1[2] -pin addrb_i I1[1] -pin addrb_i I1[0] -pin next_pc_i__2 I1[63] -pin next_pc_i__2 I1[62] -pin next_pc_i__2 I1[61] -pin next_pc_i__2 I1[60] -pin next_pc_i__2 I1[59] -pin next_pc_i__2 I1[58] -pin next_pc_i__2 I1[57] -pin next_pc_i__2 I1[56] -pin next_pc_i__2 I1[55] -pin next_pc_i__2 I1[54] -pin next_pc_i__2 I1[53] -pin next_pc_i__2 I1[52] -pin next_pc_i__2 I1[51] -pin next_pc_i__2 I1[50] -pin next_pc_i__2 I1[49] -pin next_pc_i__2 I1[48] -pin next_pc_i__2 I1[47] -pin next_pc_i__2 I1[46] -pin next_pc_i__2 I1[45] -pin next_pc_i__2 I1[44] -pin next_pc_i__2 I1[43] -pin next_pc_i__2 I1[42] -pin next_pc_i__2 I1[41] -pin next_pc_i__2 I1[40] -pin next_pc_i__2 I1[39] -pin next_pc_i__2 I1[38] -pin next_pc_i__2 I1[37] -pin next_pc_i__2 I1[36] -pin next_pc_i__2 I1[35] -pin next_pc_i__2 I1[34] -pin next_pc_i__2 I1[33] -pin next_pc_i__2 I1[32] -pin pc0_i I0
load net <const1> -power -pin addrb_i I1[9] -pin instMem enb -pin next_pc0_i I1 -pin next_pc0_i I2 -pin next_pc0_i__0 I1 -pin next_pc0_i__2 I1 -pin next_pc1_i__0 I1 -pin next_pc1_i__0 I2 -pin next_pc_i__2 I0[63] -pin next_pc_i__2 I0[62] -pin next_pc_i__2 I0[61] -pin next_pc_i__2 I0[60] -pin next_pc_i__2 I0[59] -pin next_pc_i__2 I0[58] -pin next_pc_i__2 I0[57] -pin next_pc_i__2 I0[56] -pin next_pc_i__2 I0[55] -pin next_pc_i__2 I0[54] -pin next_pc_i__2 I0[53] -pin next_pc_i__2 I0[52] -pin next_pc_i__2 I0[51] -pin next_pc_i__2 I0[50] -pin next_pc_i__2 I0[49] -pin next_pc_i__2 I0[48] -pin next_pc_i__2 I0[47] -pin next_pc_i__2 I0[46] -pin next_pc_i__2 I0[45] -pin next_pc_i__2 I0[44] -pin next_pc_i__2 I0[43] -pin next_pc_i__2 I0[42] -pin next_pc_i__2 I0[41] -pin next_pc_i__2 I0[40] -pin next_pc_i__2 I0[39] -pin next_pc_i__2 I0[38] -pin next_pc_i__2 I0[37] -pin next_pc_i__2 I0[36] -pin next_pc_i__2 I0[35] -pin next_pc_i__2 I0[34] -pin next_pc_i__2 I0[33] -pin next_pc_i__2 I0[32] -pin next_pc_i__2 I0[31] -pin next_pc_i__2 I0[30] -pin next_pc_i__2 I0[29] -pin next_pc_i__2 I0[28] -pin next_pc_i__2 I0[27] -pin next_pc_i__2 I0[26] -pin next_pc_i__2 I0[25] -pin next_pc_i__2 I0[24] -pin next_pc_i__2 I0[23] -pin next_pc_i__2 I0[22] -pin next_pc_i__2 I0[21] -pin next_pc_i__2 I0[20] -pin next_pc_i__2 I0[19] -pin next_pc_i__2 I0[18] -pin next_pc_i__2 I0[17] -pin next_pc_i__2 I0[16] -pin next_pc_i__2 I0[15] -pin next_pc_i__2 I0[14] -pin next_pc_i__2 I0[13] -pin next_pc_i__2 I0[12] -pin next_pc_i__2 I0[11] -pin next_pc_i__2 I0[10] -pin next_pc_i__2 I0[9] -pin next_pc_i__2 I0[8] -pin next_pc_i__2 I0[7] -pin next_pc_i__2 I0[6] -pin next_pc_i__2 I0[5] -pin next_pc_i__2 I0[4] -pin next_pc_i__2 I0[3] -pin next_pc_i__2 I0[2] -pin next_pc_i__2 I0[1] -pin next_pc_i__2 I0[0] -pin next_pc_i__2 I1[31] -pin next_pc_i__2 I1[30] -pin next_pc_i__2 I1[29] -pin next_pc_i__2 I1[28] -pin next_pc_i__2 I1[27] -pin next_pc_i__2 I1[26] -pin next_pc_i__2 I1[25] -pin next_pc_i__2 I1[24] -pin next_pc_i__2 I1[23] -pin next_pc_i__2 I1[22] -pin next_pc_i__2 I1[21] -pin next_pc_i__2 I1[20] -pin next_pc_i__2 I1[19] -pin next_pc_i__2 I1[18] -pin next_pc_i__2 I1[17] -pin next_pc_i__2 I1[16] -pin next_pc_i__2 I1[15] -pin next_pc_i__2 I1[14] -pin next_pc_i__2 I1[13] -pin next_pc_i__2 I1[12] -pin next_pc_i__2 I1[11] -pin next_pc_i__2 I1[10] -pin next_pc_i__2 I1[9] -pin next_pc_i__2 I1[8] -pin next_pc_i__2 I1[7] -pin next_pc_i__2 I1[6] -pin next_pc_i__2 I1[5] -pin next_pc_i__2 I1[4] -pin next_pc_i__2 I1[3] -pin next_pc_i__2 I1[2] -pin next_pc_i__2 I1[1] -pin next_pc_i__2 I1[0] -pin pc0_i I1
load net ALUCtrl[0] -attr @rip(#000000) ALUCtrl[0] -pin aluInst ALUCtrl[0] -pin ctrlUnitInst ALUCtrl[0]
load net ALUCtrl[1] -attr @rip(#000000) ALUCtrl[1] -pin aluInst ALUCtrl[1] -pin ctrlUnitInst ALUCtrl[1]
load net ALUCtrl[2] -attr @rip(#000000) ALUCtrl[2] -pin aluInst ALUCtrl[2] -pin ctrlUnitInst ALUCtrl[2]
load net ALUCtrl[3] -attr @rip(#000000) ALUCtrl[3] -pin aluInst ALUCtrl[3] -pin ctrlUnitInst ALUCtrl[3]
load net ALUCtrl[4] -attr @rip(#000000) ALUCtrl[4] -pin aluInst ALUCtrl[4] -pin ctrlUnitInst ALUCtrl[4]
load net ALUCtrl[5] -attr @rip(#000000) ALUCtrl[5] -pin aluInst ALUCtrl[5] -pin ctrlUnitInst ALUCtrl[5]
load net ALUInputA[0] -attr @rip(#000000) outputA[0] -pin aluInst a[0] -pin prepareInst outputA[0]
load net ALUInputA[10] -attr @rip(#000000) outputA[10] -pin aluInst a[10] -pin prepareInst outputA[10]
load net ALUInputA[11] -attr @rip(#000000) outputA[11] -pin aluInst a[11] -pin prepareInst outputA[11]
load net ALUInputA[12] -attr @rip(#000000) outputA[12] -pin aluInst a[12] -pin prepareInst outputA[12]
load net ALUInputA[13] -attr @rip(#000000) outputA[13] -pin aluInst a[13] -pin prepareInst outputA[13]
load net ALUInputA[14] -attr @rip(#000000) outputA[14] -pin aluInst a[14] -pin prepareInst outputA[14]
load net ALUInputA[15] -attr @rip(#000000) outputA[15] -pin aluInst a[15] -pin prepareInst outputA[15]
load net ALUInputA[16] -attr @rip(#000000) outputA[16] -pin aluInst a[16] -pin prepareInst outputA[16]
load net ALUInputA[17] -attr @rip(#000000) outputA[17] -pin aluInst a[17] -pin prepareInst outputA[17]
load net ALUInputA[18] -attr @rip(#000000) outputA[18] -pin aluInst a[18] -pin prepareInst outputA[18]
load net ALUInputA[19] -attr @rip(#000000) outputA[19] -pin aluInst a[19] -pin prepareInst outputA[19]
load net ALUInputA[1] -attr @rip(#000000) outputA[1] -pin aluInst a[1] -pin prepareInst outputA[1]
load net ALUInputA[20] -attr @rip(#000000) outputA[20] -pin aluInst a[20] -pin prepareInst outputA[20]
load net ALUInputA[21] -attr @rip(#000000) outputA[21] -pin aluInst a[21] -pin prepareInst outputA[21]
load net ALUInputA[22] -attr @rip(#000000) outputA[22] -pin aluInst a[22] -pin prepareInst outputA[22]
load net ALUInputA[23] -attr @rip(#000000) outputA[23] -pin aluInst a[23] -pin prepareInst outputA[23]
load net ALUInputA[24] -attr @rip(#000000) outputA[24] -pin aluInst a[24] -pin prepareInst outputA[24]
load net ALUInputA[25] -attr @rip(#000000) outputA[25] -pin aluInst a[25] -pin prepareInst outputA[25]
load net ALUInputA[26] -attr @rip(#000000) outputA[26] -pin aluInst a[26] -pin prepareInst outputA[26]
load net ALUInputA[27] -attr @rip(#000000) outputA[27] -pin aluInst a[27] -pin prepareInst outputA[27]
load net ALUInputA[28] -attr @rip(#000000) outputA[28] -pin aluInst a[28] -pin prepareInst outputA[28]
load net ALUInputA[29] -attr @rip(#000000) outputA[29] -pin aluInst a[29] -pin prepareInst outputA[29]
load net ALUInputA[2] -attr @rip(#000000) outputA[2] -pin aluInst a[2] -pin prepareInst outputA[2]
load net ALUInputA[30] -attr @rip(#000000) outputA[30] -pin aluInst a[30] -pin prepareInst outputA[30]
load net ALUInputA[31] -attr @rip(#000000) outputA[31] -pin aluInst a[31] -pin prepareInst outputA[31]
load net ALUInputA[32] -attr @rip(#000000) outputA[32] -pin aluInst a[32] -pin prepareInst outputA[32]
load net ALUInputA[33] -attr @rip(#000000) outputA[33] -pin aluInst a[33] -pin prepareInst outputA[33]
load net ALUInputA[34] -attr @rip(#000000) outputA[34] -pin aluInst a[34] -pin prepareInst outputA[34]
load net ALUInputA[35] -attr @rip(#000000) outputA[35] -pin aluInst a[35] -pin prepareInst outputA[35]
load net ALUInputA[36] -attr @rip(#000000) outputA[36] -pin aluInst a[36] -pin prepareInst outputA[36]
load net ALUInputA[37] -attr @rip(#000000) outputA[37] -pin aluInst a[37] -pin prepareInst outputA[37]
load net ALUInputA[38] -attr @rip(#000000) outputA[38] -pin aluInst a[38] -pin prepareInst outputA[38]
load net ALUInputA[39] -attr @rip(#000000) outputA[39] -pin aluInst a[39] -pin prepareInst outputA[39]
load net ALUInputA[3] -attr @rip(#000000) outputA[3] -pin aluInst a[3] -pin prepareInst outputA[3]
load net ALUInputA[40] -attr @rip(#000000) outputA[40] -pin aluInst a[40] -pin prepareInst outputA[40]
load net ALUInputA[41] -attr @rip(#000000) outputA[41] -pin aluInst a[41] -pin prepareInst outputA[41]
load net ALUInputA[42] -attr @rip(#000000) outputA[42] -pin aluInst a[42] -pin prepareInst outputA[42]
load net ALUInputA[43] -attr @rip(#000000) outputA[43] -pin aluInst a[43] -pin prepareInst outputA[43]
load net ALUInputA[44] -attr @rip(#000000) outputA[44] -pin aluInst a[44] -pin prepareInst outputA[44]
load net ALUInputA[45] -attr @rip(#000000) outputA[45] -pin aluInst a[45] -pin prepareInst outputA[45]
load net ALUInputA[46] -attr @rip(#000000) outputA[46] -pin aluInst a[46] -pin prepareInst outputA[46]
load net ALUInputA[47] -attr @rip(#000000) outputA[47] -pin aluInst a[47] -pin prepareInst outputA[47]
load net ALUInputA[48] -attr @rip(#000000) outputA[48] -pin aluInst a[48] -pin prepareInst outputA[48]
load net ALUInputA[49] -attr @rip(#000000) outputA[49] -pin aluInst a[49] -pin prepareInst outputA[49]
load net ALUInputA[4] -attr @rip(#000000) outputA[4] -pin aluInst a[4] -pin prepareInst outputA[4]
load net ALUInputA[50] -attr @rip(#000000) outputA[50] -pin aluInst a[50] -pin prepareInst outputA[50]
load net ALUInputA[51] -attr @rip(#000000) outputA[51] -pin aluInst a[51] -pin prepareInst outputA[51]
load net ALUInputA[52] -attr @rip(#000000) outputA[52] -pin aluInst a[52] -pin prepareInst outputA[52]
load net ALUInputA[53] -attr @rip(#000000) outputA[53] -pin aluInst a[53] -pin prepareInst outputA[53]
load net ALUInputA[54] -attr @rip(#000000) outputA[54] -pin aluInst a[54] -pin prepareInst outputA[54]
load net ALUInputA[55] -attr @rip(#000000) outputA[55] -pin aluInst a[55] -pin prepareInst outputA[55]
load net ALUInputA[56] -attr @rip(#000000) outputA[56] -pin aluInst a[56] -pin prepareInst outputA[56]
load net ALUInputA[57] -attr @rip(#000000) outputA[57] -pin aluInst a[57] -pin prepareInst outputA[57]
load net ALUInputA[58] -attr @rip(#000000) outputA[58] -pin aluInst a[58] -pin prepareInst outputA[58]
load net ALUInputA[59] -attr @rip(#000000) outputA[59] -pin aluInst a[59] -pin prepareInst outputA[59]
load net ALUInputA[5] -attr @rip(#000000) outputA[5] -pin aluInst a[5] -pin prepareInst outputA[5]
load net ALUInputA[60] -attr @rip(#000000) outputA[60] -pin aluInst a[60] -pin prepareInst outputA[60]
load net ALUInputA[61] -attr @rip(#000000) outputA[61] -pin aluInst a[61] -pin prepareInst outputA[61]
load net ALUInputA[62] -attr @rip(#000000) outputA[62] -pin aluInst a[62] -pin prepareInst outputA[62]
load net ALUInputA[63] -attr @rip(#000000) outputA[63] -pin aluInst a[63] -pin prepareInst outputA[63]
load net ALUInputA[6] -attr @rip(#000000) outputA[6] -pin aluInst a[6] -pin prepareInst outputA[6]
load net ALUInputA[7] -attr @rip(#000000) outputA[7] -pin aluInst a[7] -pin prepareInst outputA[7]
load net ALUInputA[8] -attr @rip(#000000) outputA[8] -pin aluInst a[8] -pin prepareInst outputA[8]
load net ALUInputA[9] -attr @rip(#000000) outputA[9] -pin aluInst a[9] -pin prepareInst outputA[9]
load net ALUInputB[0] -attr @rip(#000000) outputB[0] -pin aluInst b[0] -pin prepareInst outputB[0]
load net ALUInputB[10] -attr @rip(#000000) outputB[10] -pin aluInst b[10] -pin prepareInst outputB[10]
load net ALUInputB[11] -attr @rip(#000000) outputB[11] -pin aluInst b[11] -pin prepareInst outputB[11]
load net ALUInputB[12] -attr @rip(#000000) outputB[12] -pin aluInst b[12] -pin prepareInst outputB[12]
load net ALUInputB[13] -attr @rip(#000000) outputB[13] -pin aluInst b[13] -pin prepareInst outputB[13]
load net ALUInputB[14] -attr @rip(#000000) outputB[14] -pin aluInst b[14] -pin prepareInst outputB[14]
load net ALUInputB[15] -attr @rip(#000000) outputB[15] -pin aluInst b[15] -pin prepareInst outputB[15]
load net ALUInputB[16] -attr @rip(#000000) outputB[16] -pin aluInst b[16] -pin prepareInst outputB[16]
load net ALUInputB[17] -attr @rip(#000000) outputB[17] -pin aluInst b[17] -pin prepareInst outputB[17]
load net ALUInputB[18] -attr @rip(#000000) outputB[18] -pin aluInst b[18] -pin prepareInst outputB[18]
load net ALUInputB[19] -attr @rip(#000000) outputB[19] -pin aluInst b[19] -pin prepareInst outputB[19]
load net ALUInputB[1] -attr @rip(#000000) outputB[1] -pin aluInst b[1] -pin prepareInst outputB[1]
load net ALUInputB[20] -attr @rip(#000000) outputB[20] -pin aluInst b[20] -pin prepareInst outputB[20]
load net ALUInputB[21] -attr @rip(#000000) outputB[21] -pin aluInst b[21] -pin prepareInst outputB[21]
load net ALUInputB[22] -attr @rip(#000000) outputB[22] -pin aluInst b[22] -pin prepareInst outputB[22]
load net ALUInputB[23] -attr @rip(#000000) outputB[23] -pin aluInst b[23] -pin prepareInst outputB[23]
load net ALUInputB[24] -attr @rip(#000000) outputB[24] -pin aluInst b[24] -pin prepareInst outputB[24]
load net ALUInputB[25] -attr @rip(#000000) outputB[25] -pin aluInst b[25] -pin prepareInst outputB[25]
load net ALUInputB[26] -attr @rip(#000000) outputB[26] -pin aluInst b[26] -pin prepareInst outputB[26]
load net ALUInputB[27] -attr @rip(#000000) outputB[27] -pin aluInst b[27] -pin prepareInst outputB[27]
load net ALUInputB[28] -attr @rip(#000000) outputB[28] -pin aluInst b[28] -pin prepareInst outputB[28]
load net ALUInputB[29] -attr @rip(#000000) outputB[29] -pin aluInst b[29] -pin prepareInst outputB[29]
load net ALUInputB[2] -attr @rip(#000000) outputB[2] -pin aluInst b[2] -pin prepareInst outputB[2]
load net ALUInputB[30] -attr @rip(#000000) outputB[30] -pin aluInst b[30] -pin prepareInst outputB[30]
load net ALUInputB[31] -attr @rip(#000000) outputB[31] -pin aluInst b[31] -pin prepareInst outputB[31]
load net ALUInputB[32] -attr @rip(#000000) outputB[32] -pin aluInst b[32] -pin prepareInst outputB[32]
load net ALUInputB[33] -attr @rip(#000000) outputB[33] -pin aluInst b[33] -pin prepareInst outputB[33]
load net ALUInputB[34] -attr @rip(#000000) outputB[34] -pin aluInst b[34] -pin prepareInst outputB[34]
load net ALUInputB[35] -attr @rip(#000000) outputB[35] -pin aluInst b[35] -pin prepareInst outputB[35]
load net ALUInputB[36] -attr @rip(#000000) outputB[36] -pin aluInst b[36] -pin prepareInst outputB[36]
load net ALUInputB[37] -attr @rip(#000000) outputB[37] -pin aluInst b[37] -pin prepareInst outputB[37]
load net ALUInputB[38] -attr @rip(#000000) outputB[38] -pin aluInst b[38] -pin prepareInst outputB[38]
load net ALUInputB[39] -attr @rip(#000000) outputB[39] -pin aluInst b[39] -pin prepareInst outputB[39]
load net ALUInputB[3] -attr @rip(#000000) outputB[3] -pin aluInst b[3] -pin prepareInst outputB[3]
load net ALUInputB[40] -attr @rip(#000000) outputB[40] -pin aluInst b[40] -pin prepareInst outputB[40]
load net ALUInputB[41] -attr @rip(#000000) outputB[41] -pin aluInst b[41] -pin prepareInst outputB[41]
load net ALUInputB[42] -attr @rip(#000000) outputB[42] -pin aluInst b[42] -pin prepareInst outputB[42]
load net ALUInputB[43] -attr @rip(#000000) outputB[43] -pin aluInst b[43] -pin prepareInst outputB[43]
load net ALUInputB[44] -attr @rip(#000000) outputB[44] -pin aluInst b[44] -pin prepareInst outputB[44]
load net ALUInputB[45] -attr @rip(#000000) outputB[45] -pin aluInst b[45] -pin prepareInst outputB[45]
load net ALUInputB[46] -attr @rip(#000000) outputB[46] -pin aluInst b[46] -pin prepareInst outputB[46]
load net ALUInputB[47] -attr @rip(#000000) outputB[47] -pin aluInst b[47] -pin prepareInst outputB[47]
load net ALUInputB[48] -attr @rip(#000000) outputB[48] -pin aluInst b[48] -pin prepareInst outputB[48]
load net ALUInputB[49] -attr @rip(#000000) outputB[49] -pin aluInst b[49] -pin prepareInst outputB[49]
load net ALUInputB[4] -attr @rip(#000000) outputB[4] -pin aluInst b[4] -pin prepareInst outputB[4]
load net ALUInputB[50] -attr @rip(#000000) outputB[50] -pin aluInst b[50] -pin prepareInst outputB[50]
load net ALUInputB[51] -attr @rip(#000000) outputB[51] -pin aluInst b[51] -pin prepareInst outputB[51]
load net ALUInputB[52] -attr @rip(#000000) outputB[52] -pin aluInst b[52] -pin prepareInst outputB[52]
load net ALUInputB[53] -attr @rip(#000000) outputB[53] -pin aluInst b[53] -pin prepareInst outputB[53]
load net ALUInputB[54] -attr @rip(#000000) outputB[54] -pin aluInst b[54] -pin prepareInst outputB[54]
load net ALUInputB[55] -attr @rip(#000000) outputB[55] -pin aluInst b[55] -pin prepareInst outputB[55]
load net ALUInputB[56] -attr @rip(#000000) outputB[56] -pin aluInst b[56] -pin prepareInst outputB[56]
load net ALUInputB[57] -attr @rip(#000000) outputB[57] -pin aluInst b[57] -pin prepareInst outputB[57]
load net ALUInputB[58] -attr @rip(#000000) outputB[58] -pin aluInst b[58] -pin prepareInst outputB[58]
load net ALUInputB[59] -attr @rip(#000000) outputB[59] -pin aluInst b[59] -pin prepareInst outputB[59]
load net ALUInputB[5] -attr @rip(#000000) outputB[5] -pin aluInst b[5] -pin prepareInst outputB[5]
load net ALUInputB[60] -attr @rip(#000000) outputB[60] -pin aluInst b[60] -pin prepareInst outputB[60]
load net ALUInputB[61] -attr @rip(#000000) outputB[61] -pin aluInst b[61] -pin prepareInst outputB[61]
load net ALUInputB[62] -attr @rip(#000000) outputB[62] -pin aluInst b[62] -pin prepareInst outputB[62]
load net ALUInputB[63] -attr @rip(#000000) outputB[63] -pin aluInst b[63] -pin prepareInst outputB[63]
load net ALUInputB[6] -attr @rip(#000000) outputB[6] -pin aluInst b[6] -pin prepareInst outputB[6]
load net ALUInputB[7] -attr @rip(#000000) outputB[7] -pin aluInst b[7] -pin prepareInst outputB[7]
load net ALUInputB[8] -attr @rip(#000000) outputB[8] -pin aluInst b[8] -pin prepareInst outputB[8]
load net ALUInputB[9] -attr @rip(#000000) outputB[9] -pin aluInst b[9] -pin prepareInst outputB[9]
load net ALUOpA[0] -attr @rip(#000000) ALUOpA[0] -pin aluInst ALUOpA[0] -pin ctrlUnitInst ALUOpA[0]
load net ALUOpA[1] -attr @rip(#000000) ALUOpA[1] -pin aluInst ALUOpA[1] -pin ctrlUnitInst ALUOpA[1]
load net ALUOpA[2] -attr @rip(#000000) ALUOpA[2] -pin aluInst ALUOpA[2] -pin ctrlUnitInst ALUOpA[2]
load net ALUOpB[0] -attr @rip(#000000) ALUOpB[0] -pin aluInst ALUOpB[0] -pin ctrlUnitInst ALUOpB[0]
load net ALUOpB[1] -attr @rip(#000000) ALUOpB[1] -pin aluInst ALUOpB[1] -pin ctrlUnitInst ALUOpB[1]
load net ALUOpB[2] -attr @rip(#000000) ALUOpB[2] -pin aluInst ALUOpB[2] -pin ctrlUnitInst ALUOpB[2]
load net ALUOperandA[0] -attr @rip(#000000) O[0] -pin ALUOperandA_i O[0] -pin prepareInst rs2A[0]
load net ALUOperandA[10] -attr @rip(#000000) O[10] -pin ALUOperandA_i O[10] -pin prepareInst rs2A[10]
load net ALUOperandA[11] -attr @rip(#000000) O[11] -pin ALUOperandA_i O[11] -pin prepareInst rs2A[11]
load net ALUOperandA[12] -attr @rip(#000000) O[12] -pin ALUOperandA_i O[12] -pin prepareInst rs2A[12]
load net ALUOperandA[13] -attr @rip(#000000) O[13] -pin ALUOperandA_i O[13] -pin prepareInst rs2A[13]
load net ALUOperandA[14] -attr @rip(#000000) O[14] -pin ALUOperandA_i O[14] -pin prepareInst rs2A[14]
load net ALUOperandA[15] -attr @rip(#000000) O[15] -pin ALUOperandA_i O[15] -pin prepareInst rs2A[15]
load net ALUOperandA[16] -attr @rip(#000000) O[16] -pin ALUOperandA_i O[16] -pin prepareInst rs2A[16]
load net ALUOperandA[17] -attr @rip(#000000) O[17] -pin ALUOperandA_i O[17] -pin prepareInst rs2A[17]
load net ALUOperandA[18] -attr @rip(#000000) O[18] -pin ALUOperandA_i O[18] -pin prepareInst rs2A[18]
load net ALUOperandA[19] -attr @rip(#000000) O[19] -pin ALUOperandA_i O[19] -pin prepareInst rs2A[19]
load net ALUOperandA[1] -attr @rip(#000000) O[1] -pin ALUOperandA_i O[1] -pin prepareInst rs2A[1]
load net ALUOperandA[20] -attr @rip(#000000) O[20] -pin ALUOperandA_i O[20] -pin prepareInst rs2A[20]
load net ALUOperandA[21] -attr @rip(#000000) O[21] -pin ALUOperandA_i O[21] -pin prepareInst rs2A[21]
load net ALUOperandA[22] -attr @rip(#000000) O[22] -pin ALUOperandA_i O[22] -pin prepareInst rs2A[22]
load net ALUOperandA[23] -attr @rip(#000000) O[23] -pin ALUOperandA_i O[23] -pin prepareInst rs2A[23]
load net ALUOperandA[24] -attr @rip(#000000) O[24] -pin ALUOperandA_i O[24] -pin prepareInst rs2A[24]
load net ALUOperandA[25] -attr @rip(#000000) O[25] -pin ALUOperandA_i O[25] -pin prepareInst rs2A[25]
load net ALUOperandA[26] -attr @rip(#000000) O[26] -pin ALUOperandA_i O[26] -pin prepareInst rs2A[26]
load net ALUOperandA[27] -attr @rip(#000000) O[27] -pin ALUOperandA_i O[27] -pin prepareInst rs2A[27]
load net ALUOperandA[28] -attr @rip(#000000) O[28] -pin ALUOperandA_i O[28] -pin prepareInst rs2A[28]
load net ALUOperandA[29] -attr @rip(#000000) O[29] -pin ALUOperandA_i O[29] -pin prepareInst rs2A[29]
load net ALUOperandA[2] -attr @rip(#000000) O[2] -pin ALUOperandA_i O[2] -pin prepareInst rs2A[2]
load net ALUOperandA[30] -attr @rip(#000000) O[30] -pin ALUOperandA_i O[30] -pin prepareInst rs2A[30]
load net ALUOperandA[31] -attr @rip(#000000) O[31] -pin ALUOperandA_i O[31] -pin prepareInst rs2A[31]
load net ALUOperandA[32] -attr @rip(#000000) O[32] -pin ALUOperandA_i O[32] -pin prepareInst rs2A[32]
load net ALUOperandA[33] -attr @rip(#000000) O[33] -pin ALUOperandA_i O[33] -pin prepareInst rs2A[33]
load net ALUOperandA[34] -attr @rip(#000000) O[34] -pin ALUOperandA_i O[34] -pin prepareInst rs2A[34]
load net ALUOperandA[35] -attr @rip(#000000) O[35] -pin ALUOperandA_i O[35] -pin prepareInst rs2A[35]
load net ALUOperandA[36] -attr @rip(#000000) O[36] -pin ALUOperandA_i O[36] -pin prepareInst rs2A[36]
load net ALUOperandA[37] -attr @rip(#000000) O[37] -pin ALUOperandA_i O[37] -pin prepareInst rs2A[37]
load net ALUOperandA[38] -attr @rip(#000000) O[38] -pin ALUOperandA_i O[38] -pin prepareInst rs2A[38]
load net ALUOperandA[39] -attr @rip(#000000) O[39] -pin ALUOperandA_i O[39] -pin prepareInst rs2A[39]
load net ALUOperandA[3] -attr @rip(#000000) O[3] -pin ALUOperandA_i O[3] -pin prepareInst rs2A[3]
load net ALUOperandA[40] -attr @rip(#000000) O[40] -pin ALUOperandA_i O[40] -pin prepareInst rs2A[40]
load net ALUOperandA[41] -attr @rip(#000000) O[41] -pin ALUOperandA_i O[41] -pin prepareInst rs2A[41]
load net ALUOperandA[42] -attr @rip(#000000) O[42] -pin ALUOperandA_i O[42] -pin prepareInst rs2A[42]
load net ALUOperandA[43] -attr @rip(#000000) O[43] -pin ALUOperandA_i O[43] -pin prepareInst rs2A[43]
load net ALUOperandA[44] -attr @rip(#000000) O[44] -pin ALUOperandA_i O[44] -pin prepareInst rs2A[44]
load net ALUOperandA[45] -attr @rip(#000000) O[45] -pin ALUOperandA_i O[45] -pin prepareInst rs2A[45]
load net ALUOperandA[46] -attr @rip(#000000) O[46] -pin ALUOperandA_i O[46] -pin prepareInst rs2A[46]
load net ALUOperandA[47] -attr @rip(#000000) O[47] -pin ALUOperandA_i O[47] -pin prepareInst rs2A[47]
load net ALUOperandA[48] -attr @rip(#000000) O[48] -pin ALUOperandA_i O[48] -pin prepareInst rs2A[48]
load net ALUOperandA[49] -attr @rip(#000000) O[49] -pin ALUOperandA_i O[49] -pin prepareInst rs2A[49]
load net ALUOperandA[4] -attr @rip(#000000) O[4] -pin ALUOperandA_i O[4] -pin prepareInst rs2A[4]
load net ALUOperandA[50] -attr @rip(#000000) O[50] -pin ALUOperandA_i O[50] -pin prepareInst rs2A[50]
load net ALUOperandA[51] -attr @rip(#000000) O[51] -pin ALUOperandA_i O[51] -pin prepareInst rs2A[51]
load net ALUOperandA[52] -attr @rip(#000000) O[52] -pin ALUOperandA_i O[52] -pin prepareInst rs2A[52]
load net ALUOperandA[53] -attr @rip(#000000) O[53] -pin ALUOperandA_i O[53] -pin prepareInst rs2A[53]
load net ALUOperandA[54] -attr @rip(#000000) O[54] -pin ALUOperandA_i O[54] -pin prepareInst rs2A[54]
load net ALUOperandA[55] -attr @rip(#000000) O[55] -pin ALUOperandA_i O[55] -pin prepareInst rs2A[55]
load net ALUOperandA[56] -attr @rip(#000000) O[56] -pin ALUOperandA_i O[56] -pin prepareInst rs2A[56]
load net ALUOperandA[57] -attr @rip(#000000) O[57] -pin ALUOperandA_i O[57] -pin prepareInst rs2A[57]
load net ALUOperandA[58] -attr @rip(#000000) O[58] -pin ALUOperandA_i O[58] -pin prepareInst rs2A[58]
load net ALUOperandA[59] -attr @rip(#000000) O[59] -pin ALUOperandA_i O[59] -pin prepareInst rs2A[59]
load net ALUOperandA[5] -attr @rip(#000000) O[5] -pin ALUOperandA_i O[5] -pin prepareInst rs2A[5]
load net ALUOperandA[60] -attr @rip(#000000) O[60] -pin ALUOperandA_i O[60] -pin prepareInst rs2A[60]
load net ALUOperandA[61] -attr @rip(#000000) O[61] -pin ALUOperandA_i O[61] -pin prepareInst rs2A[61]
load net ALUOperandA[62] -attr @rip(#000000) O[62] -pin ALUOperandA_i O[62] -pin prepareInst rs2A[62]
load net ALUOperandA[63] -attr @rip(#000000) O[63] -pin ALUOperandA_i O[63] -pin prepareInst rs2A[63]
load net ALUOperandA[6] -attr @rip(#000000) O[6] -pin ALUOperandA_i O[6] -pin prepareInst rs2A[6]
load net ALUOperandA[7] -attr @rip(#000000) O[7] -pin ALUOperandA_i O[7] -pin prepareInst rs2A[7]
load net ALUOperandA[8] -attr @rip(#000000) O[8] -pin ALUOperandA_i O[8] -pin prepareInst rs2A[8]
load net ALUOperandA[9] -attr @rip(#000000) O[9] -pin ALUOperandA_i O[9] -pin prepareInst rs2A[9]
load net ALUOperandB[0] -attr @rip(#000000) O[0] -pin ALUOperandB_i O[0] -pin prepareInst rs2B[0]
load net ALUOperandB[10] -attr @rip(#000000) O[10] -pin ALUOperandB_i O[10] -pin prepareInst rs2B[10]
load net ALUOperandB[11] -attr @rip(#000000) O[11] -pin ALUOperandB_i O[11] -pin prepareInst rs2B[11]
load net ALUOperandB[12] -attr @rip(#000000) O[12] -pin ALUOperandB_i O[12] -pin prepareInst rs2B[12]
load net ALUOperandB[13] -attr @rip(#000000) O[13] -pin ALUOperandB_i O[13] -pin prepareInst rs2B[13]
load net ALUOperandB[14] -attr @rip(#000000) O[14] -pin ALUOperandB_i O[14] -pin prepareInst rs2B[14]
load net ALUOperandB[15] -attr @rip(#000000) O[15] -pin ALUOperandB_i O[15] -pin prepareInst rs2B[15]
load net ALUOperandB[16] -attr @rip(#000000) O[16] -pin ALUOperandB_i O[16] -pin prepareInst rs2B[16]
load net ALUOperandB[17] -attr @rip(#000000) O[17] -pin ALUOperandB_i O[17] -pin prepareInst rs2B[17]
load net ALUOperandB[18] -attr @rip(#000000) O[18] -pin ALUOperandB_i O[18] -pin prepareInst rs2B[18]
load net ALUOperandB[19] -attr @rip(#000000) O[19] -pin ALUOperandB_i O[19] -pin prepareInst rs2B[19]
load net ALUOperandB[1] -attr @rip(#000000) O[1] -pin ALUOperandB_i O[1] -pin prepareInst rs2B[1]
load net ALUOperandB[20] -attr @rip(#000000) O[20] -pin ALUOperandB_i O[20] -pin prepareInst rs2B[20]
load net ALUOperandB[21] -attr @rip(#000000) O[21] -pin ALUOperandB_i O[21] -pin prepareInst rs2B[21]
load net ALUOperandB[22] -attr @rip(#000000) O[22] -pin ALUOperandB_i O[22] -pin prepareInst rs2B[22]
load net ALUOperandB[23] -attr @rip(#000000) O[23] -pin ALUOperandB_i O[23] -pin prepareInst rs2B[23]
load net ALUOperandB[24] -attr @rip(#000000) O[24] -pin ALUOperandB_i O[24] -pin prepareInst rs2B[24]
load net ALUOperandB[25] -attr @rip(#000000) O[25] -pin ALUOperandB_i O[25] -pin prepareInst rs2B[25]
load net ALUOperandB[26] -attr @rip(#000000) O[26] -pin ALUOperandB_i O[26] -pin prepareInst rs2B[26]
load net ALUOperandB[27] -attr @rip(#000000) O[27] -pin ALUOperandB_i O[27] -pin prepareInst rs2B[27]
load net ALUOperandB[28] -attr @rip(#000000) O[28] -pin ALUOperandB_i O[28] -pin prepareInst rs2B[28]
load net ALUOperandB[29] -attr @rip(#000000) O[29] -pin ALUOperandB_i O[29] -pin prepareInst rs2B[29]
load net ALUOperandB[2] -attr @rip(#000000) O[2] -pin ALUOperandB_i O[2] -pin prepareInst rs2B[2]
load net ALUOperandB[30] -attr @rip(#000000) O[30] -pin ALUOperandB_i O[30] -pin prepareInst rs2B[30]
load net ALUOperandB[31] -attr @rip(#000000) O[31] -pin ALUOperandB_i O[31] -pin prepareInst rs2B[31]
load net ALUOperandB[32] -attr @rip(#000000) O[32] -pin ALUOperandB_i O[32] -pin prepareInst rs2B[32]
load net ALUOperandB[33] -attr @rip(#000000) O[33] -pin ALUOperandB_i O[33] -pin prepareInst rs2B[33]
load net ALUOperandB[34] -attr @rip(#000000) O[34] -pin ALUOperandB_i O[34] -pin prepareInst rs2B[34]
load net ALUOperandB[35] -attr @rip(#000000) O[35] -pin ALUOperandB_i O[35] -pin prepareInst rs2B[35]
load net ALUOperandB[36] -attr @rip(#000000) O[36] -pin ALUOperandB_i O[36] -pin prepareInst rs2B[36]
load net ALUOperandB[37] -attr @rip(#000000) O[37] -pin ALUOperandB_i O[37] -pin prepareInst rs2B[37]
load net ALUOperandB[38] -attr @rip(#000000) O[38] -pin ALUOperandB_i O[38] -pin prepareInst rs2B[38]
load net ALUOperandB[39] -attr @rip(#000000) O[39] -pin ALUOperandB_i O[39] -pin prepareInst rs2B[39]
load net ALUOperandB[3] -attr @rip(#000000) O[3] -pin ALUOperandB_i O[3] -pin prepareInst rs2B[3]
load net ALUOperandB[40] -attr @rip(#000000) O[40] -pin ALUOperandB_i O[40] -pin prepareInst rs2B[40]
load net ALUOperandB[41] -attr @rip(#000000) O[41] -pin ALUOperandB_i O[41] -pin prepareInst rs2B[41]
load net ALUOperandB[42] -attr @rip(#000000) O[42] -pin ALUOperandB_i O[42] -pin prepareInst rs2B[42]
load net ALUOperandB[43] -attr @rip(#000000) O[43] -pin ALUOperandB_i O[43] -pin prepareInst rs2B[43]
load net ALUOperandB[44] -attr @rip(#000000) O[44] -pin ALUOperandB_i O[44] -pin prepareInst rs2B[44]
load net ALUOperandB[45] -attr @rip(#000000) O[45] -pin ALUOperandB_i O[45] -pin prepareInst rs2B[45]
load net ALUOperandB[46] -attr @rip(#000000) O[46] -pin ALUOperandB_i O[46] -pin prepareInst rs2B[46]
load net ALUOperandB[47] -attr @rip(#000000) O[47] -pin ALUOperandB_i O[47] -pin prepareInst rs2B[47]
load net ALUOperandB[48] -attr @rip(#000000) O[48] -pin ALUOperandB_i O[48] -pin prepareInst rs2B[48]
load net ALUOperandB[49] -attr @rip(#000000) O[49] -pin ALUOperandB_i O[49] -pin prepareInst rs2B[49]
load net ALUOperandB[4] -attr @rip(#000000) O[4] -pin ALUOperandB_i O[4] -pin prepareInst rs2B[4]
load net ALUOperandB[50] -attr @rip(#000000) O[50] -pin ALUOperandB_i O[50] -pin prepareInst rs2B[50]
load net ALUOperandB[51] -attr @rip(#000000) O[51] -pin ALUOperandB_i O[51] -pin prepareInst rs2B[51]
load net ALUOperandB[52] -attr @rip(#000000) O[52] -pin ALUOperandB_i O[52] -pin prepareInst rs2B[52]
load net ALUOperandB[53] -attr @rip(#000000) O[53] -pin ALUOperandB_i O[53] -pin prepareInst rs2B[53]
load net ALUOperandB[54] -attr @rip(#000000) O[54] -pin ALUOperandB_i O[54] -pin prepareInst rs2B[54]
load net ALUOperandB[55] -attr @rip(#000000) O[55] -pin ALUOperandB_i O[55] -pin prepareInst rs2B[55]
load net ALUOperandB[56] -attr @rip(#000000) O[56] -pin ALUOperandB_i O[56] -pin prepareInst rs2B[56]
load net ALUOperandB[57] -attr @rip(#000000) O[57] -pin ALUOperandB_i O[57] -pin prepareInst rs2B[57]
load net ALUOperandB[58] -attr @rip(#000000) O[58] -pin ALUOperandB_i O[58] -pin prepareInst rs2B[58]
load net ALUOperandB[59] -attr @rip(#000000) O[59] -pin ALUOperandB_i O[59] -pin prepareInst rs2B[59]
load net ALUOperandB[5] -attr @rip(#000000) O[5] -pin ALUOperandB_i O[5] -pin prepareInst rs2B[5]
load net ALUOperandB[60] -attr @rip(#000000) O[60] -pin ALUOperandB_i O[60] -pin prepareInst rs2B[60]
load net ALUOperandB[61] -attr @rip(#000000) O[61] -pin ALUOperandB_i O[61] -pin prepareInst rs2B[61]
load net ALUOperandB[62] -attr @rip(#000000) O[62] -pin ALUOperandB_i O[62] -pin prepareInst rs2B[62]
load net ALUOperandB[63] -attr @rip(#000000) O[63] -pin ALUOperandB_i O[63] -pin prepareInst rs2B[63]
load net ALUOperandB[6] -attr @rip(#000000) O[6] -pin ALUOperandB_i O[6] -pin prepareInst rs2B[6]
load net ALUOperandB[7] -attr @rip(#000000) O[7] -pin ALUOperandB_i O[7] -pin prepareInst rs2B[7]
load net ALUOperandB[8] -attr @rip(#000000) O[8] -pin ALUOperandB_i O[8] -pin prepareInst rs2B[8]
load net ALUOperandB[9] -attr @rip(#000000) O[9] -pin ALUOperandB_i O[9] -pin prepareInst rs2B[9]
load net ALUSrcA -pin ALUOperandA_i S -pin ctrlUnitInst ALUSrcA
netloc ALUSrcA 1 10 2 3460 790 NJ
load net ALUSrcB -pin ALUOperandB_i S -pin ctrlUnitInst ALUSrcB -pin prepareInst ALUSrcB
netloc ALUSrcB 1 10 3 3560 490 3970J 630N 4290
load net BranchTakenA -pin branchInst branch_takenA -pin next_pc_i S -pin next_pc_i__0 S
netloc BranchTakenA 1 3 1 1100 150n
load net BranchTypeA[0] -attr @rip(#000000) BranchTypeA[0] -pin branchInst branch_typeA[0] -pin ctrlUnitInst BranchTypeA[0]
load net BranchTypeA[1] -attr @rip(#000000) BranchTypeA[1] -pin branchInst branch_typeA[1] -pin ctrlUnitInst BranchTypeA[1]
load net BranchTypeA[2] -attr @rip(#000000) BranchTypeA[2] -pin branchInst branch_typeA[2] -pin ctrlUnitInst BranchTypeA[2]
load net BranchTypeB[0] -attr @rip(#000000) BranchTypeB[0] -pin branchInst branch_typeB[0] -pin ctrlUnitInst BranchTypeB[0]
load net BranchTypeB[1] -attr @rip(#000000) BranchTypeB[1] -pin branchInst branch_typeB[1] -pin ctrlUnitInst BranchTypeB[1]
load net BranchTypeB[2] -attr @rip(#000000) BranchTypeB[2] -pin branchInst branch_typeB[2] -pin ctrlUnitInst BranchTypeB[2]
load net MemWriteA -pin ctrlUnitInst MemWriteA -pin regfileInst write_enA
netloc MemWriteA 1 10 1 3480 570n
load net MemWriteB -pin ctrlUnitInst MemWriteB -pin regfileInst write_enB
netloc MemWriteB 1 10 1 3440 590n
load net addrb[0] -attr @rip(#000000) O[0] -pin addrb_i O[0] -pin instMem addrb[0]
load net addrb[1] -attr @rip(#000000) O[1] -pin addrb_i O[1] -pin instMem addrb[1]
load net addrb[2] -attr @rip(#000000) O[2] -pin addrb_i O[2] -pin instMem addrb[2]
load net addrb[3] -attr @rip(#000000) O[3] -pin addrb_i O[3] -pin instMem addrb[3]
load net addrb[4] -attr @rip(#000000) O[4] -pin addrb_i O[4] -pin instMem addrb[4]
load net addrb[5] -attr @rip(#000000) O[5] -pin addrb_i O[5] -pin instMem addrb[5]
load net addrb[6] -attr @rip(#000000) O[6] -pin addrb_i O[6] -pin instMem addrb[6]
load net addrb[7] -attr @rip(#000000) O[7] -pin addrb_i O[7] -pin instMem addrb[7]
load net addrb[8] -attr @rip(#000000) O[8] -pin addrb_i O[8] -pin instMem addrb[8]
load net addrb[9] -attr @rip(#000000) O[9] -pin addrb_i O[9] -pin instMem addrb[9]
load net choose -pin pc0_i S -pin pcfsmInst choose
netloc choose 1 5 1 1960J 1090n
load net clk -port clk -pin instMem clka -pin instMem clkb -pin next_pc_reg[63:0] C -pin pc_reg[63:0] C -pin pcfsmInst clk -pin regfileInst clk
netloc clk 1 0 11 NJ 1030 NJ 1030 NJ 1030 NJ 1030 1440 1040 1940 820 2240 960 NJ 960 2740 950 NJ 950 3520
load net eqA -pin aluInst eqA -pin branchInst eqA
netloc eqA 1 2 13 600 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 5060
load net eqB -pin aluInst eqB -pin branchInst eqB
netloc eqB 1 2 13 740 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ 270 4980
load net immA[0] -attr @rip(#000000) immA[0] -pin ALUOperandA_i I0[0] -pin immInst immA[0] -pin next_pc1_i I1[0] -pin next_pc1_i__0 I0[0]
load net immA[10] -attr @rip(#000000) immA[10] -pin ALUOperandA_i I0[10] -pin immInst immA[10] -pin next_pc1_i I1[10] -pin next_pc1_i__0 I0[10]
load net immA[11] -attr @rip(#000000) immA[11] -pin ALUOperandA_i I0[11] -pin immInst immA[11] -pin next_pc1_i I1[11] -pin next_pc1_i__0 I0[11]
load net immA[12] -attr @rip(#000000) immA[12] -pin ALUOperandA_i I0[12] -pin immInst immA[12] -pin next_pc1_i I1[12] -pin next_pc1_i__0 I0[12]
load net immA[13] -attr @rip(#000000) immA[13] -pin ALUOperandA_i I0[13] -pin immInst immA[13] -pin next_pc1_i I1[13] -pin next_pc1_i__0 I0[13]
load net immA[14] -attr @rip(#000000) immA[14] -pin ALUOperandA_i I0[14] -pin immInst immA[14] -pin next_pc1_i I1[14] -pin next_pc1_i__0 I0[14]
load net immA[15] -attr @rip(#000000) immA[15] -pin ALUOperandA_i I0[15] -pin immInst immA[15] -pin next_pc1_i I1[15] -pin next_pc1_i__0 I0[15]
load net immA[16] -attr @rip(#000000) immA[16] -pin ALUOperandA_i I0[16] -pin immInst immA[16] -pin next_pc1_i I1[16] -pin next_pc1_i__0 I0[16]
load net immA[17] -attr @rip(#000000) immA[17] -pin ALUOperandA_i I0[17] -pin immInst immA[17] -pin next_pc1_i I1[17] -pin next_pc1_i__0 I0[17]
load net immA[18] -attr @rip(#000000) immA[18] -pin ALUOperandA_i I0[18] -pin immInst immA[18] -pin next_pc1_i I1[18] -pin next_pc1_i__0 I0[18]
load net immA[19] -attr @rip(#000000) immA[19] -pin ALUOperandA_i I0[19] -pin immInst immA[19] -pin next_pc1_i I1[19] -pin next_pc1_i__0 I0[19]
load net immA[1] -attr @rip(#000000) immA[1] -pin ALUOperandA_i I0[1] -pin immInst immA[1] -pin next_pc1_i I1[1] -pin next_pc1_i__0 I0[1]
load net immA[20] -attr @rip(#000000) immA[20] -pin ALUOperandA_i I0[20] -pin immInst immA[20] -pin next_pc1_i I1[20] -pin next_pc1_i__0 I0[20]
load net immA[21] -attr @rip(#000000) immA[21] -pin ALUOperandA_i I0[21] -pin immInst immA[21] -pin next_pc1_i I1[21] -pin next_pc1_i__0 I0[21]
load net immA[22] -attr @rip(#000000) immA[22] -pin ALUOperandA_i I0[22] -pin immInst immA[22] -pin next_pc1_i I1[22] -pin next_pc1_i__0 I0[22]
load net immA[23] -attr @rip(#000000) immA[23] -pin ALUOperandA_i I0[23] -pin immInst immA[23] -pin next_pc1_i I1[23] -pin next_pc1_i__0 I0[23]
load net immA[24] -attr @rip(#000000) immA[24] -pin ALUOperandA_i I0[24] -pin immInst immA[24] -pin next_pc1_i I1[24] -pin next_pc1_i__0 I0[24]
load net immA[25] -attr @rip(#000000) immA[25] -pin ALUOperandA_i I0[25] -pin immInst immA[25] -pin next_pc1_i I1[25] -pin next_pc1_i__0 I0[25]
load net immA[26] -attr @rip(#000000) immA[26] -pin ALUOperandA_i I0[26] -pin immInst immA[26] -pin next_pc1_i I1[26] -pin next_pc1_i__0 I0[26]
load net immA[27] -attr @rip(#000000) immA[27] -pin ALUOperandA_i I0[27] -pin immInst immA[27] -pin next_pc1_i I1[27] -pin next_pc1_i__0 I0[27]
load net immA[28] -attr @rip(#000000) immA[28] -pin ALUOperandA_i I0[28] -pin immInst immA[28] -pin next_pc1_i I1[28] -pin next_pc1_i__0 I0[28]
load net immA[29] -attr @rip(#000000) immA[29] -pin ALUOperandA_i I0[29] -pin immInst immA[29] -pin next_pc1_i I1[29] -pin next_pc1_i__0 I0[29]
load net immA[2] -attr @rip(#000000) immA[2] -pin ALUOperandA_i I0[2] -pin immInst immA[2] -pin next_pc1_i I1[2] -pin next_pc1_i__0 I0[2]
load net immA[30] -attr @rip(#000000) immA[30] -pin ALUOperandA_i I0[30] -pin immInst immA[30] -pin next_pc1_i I1[30] -pin next_pc1_i__0 I0[30]
load net immA[31] -attr @rip(#000000) immA[31] -pin ALUOperandA_i I0[31] -pin immInst immA[31] -pin next_pc1_i I1[31] -pin next_pc1_i__0 I0[31]
load net immA[32] -attr @rip(#000000) immA[32] -pin ALUOperandA_i I0[32] -pin immInst immA[32] -pin next_pc1_i I1[32]
load net immA[33] -attr @rip(#000000) immA[33] -pin ALUOperandA_i I0[33] -pin immInst immA[33] -pin next_pc1_i I1[33]
load net immA[34] -attr @rip(#000000) immA[34] -pin ALUOperandA_i I0[34] -pin immInst immA[34] -pin next_pc1_i I1[34]
load net immA[35] -attr @rip(#000000) immA[35] -pin ALUOperandA_i I0[35] -pin immInst immA[35] -pin next_pc1_i I1[35]
load net immA[36] -attr @rip(#000000) immA[36] -pin ALUOperandA_i I0[36] -pin immInst immA[36] -pin next_pc1_i I1[36]
load net immA[37] -attr @rip(#000000) immA[37] -pin ALUOperandA_i I0[37] -pin immInst immA[37] -pin next_pc1_i I1[37]
load net immA[38] -attr @rip(#000000) immA[38] -pin ALUOperandA_i I0[38] -pin immInst immA[38] -pin next_pc1_i I1[38]
load net immA[39] -attr @rip(#000000) immA[39] -pin ALUOperandA_i I0[39] -pin immInst immA[39] -pin next_pc1_i I1[39]
load net immA[3] -attr @rip(#000000) immA[3] -pin ALUOperandA_i I0[3] -pin immInst immA[3] -pin next_pc1_i I1[3] -pin next_pc1_i__0 I0[3]
load net immA[40] -attr @rip(#000000) immA[40] -pin ALUOperandA_i I0[40] -pin immInst immA[40] -pin next_pc1_i I1[40]
load net immA[41] -attr @rip(#000000) immA[41] -pin ALUOperandA_i I0[41] -pin immInst immA[41] -pin next_pc1_i I1[41]
load net immA[42] -attr @rip(#000000) immA[42] -pin ALUOperandA_i I0[42] -pin immInst immA[42] -pin next_pc1_i I1[42]
load net immA[43] -attr @rip(#000000) immA[43] -pin ALUOperandA_i I0[43] -pin immInst immA[43] -pin next_pc1_i I1[43]
load net immA[44] -attr @rip(#000000) immA[44] -pin ALUOperandA_i I0[44] -pin immInst immA[44] -pin next_pc1_i I1[44]
load net immA[45] -attr @rip(#000000) immA[45] -pin ALUOperandA_i I0[45] -pin immInst immA[45] -pin next_pc1_i I1[45]
load net immA[46] -attr @rip(#000000) immA[46] -pin ALUOperandA_i I0[46] -pin immInst immA[46] -pin next_pc1_i I1[46]
load net immA[47] -attr @rip(#000000) immA[47] -pin ALUOperandA_i I0[47] -pin immInst immA[47] -pin next_pc1_i I1[47]
load net immA[48] -attr @rip(#000000) immA[48] -pin ALUOperandA_i I0[48] -pin immInst immA[48] -pin next_pc1_i I1[48]
load net immA[49] -attr @rip(#000000) immA[49] -pin ALUOperandA_i I0[49] -pin immInst immA[49] -pin next_pc1_i I1[49]
load net immA[4] -attr @rip(#000000) immA[4] -pin ALUOperandA_i I0[4] -pin immInst immA[4] -pin next_pc1_i I1[4] -pin next_pc1_i__0 I0[4]
load net immA[50] -attr @rip(#000000) immA[50] -pin ALUOperandA_i I0[50] -pin immInst immA[50] -pin next_pc1_i I1[50]
load net immA[51] -attr @rip(#000000) immA[51] -pin ALUOperandA_i I0[51] -pin immInst immA[51] -pin next_pc1_i I1[51]
load net immA[52] -attr @rip(#000000) immA[52] -pin ALUOperandA_i I0[52] -pin immInst immA[52] -pin next_pc1_i I1[52]
load net immA[53] -attr @rip(#000000) immA[53] -pin ALUOperandA_i I0[53] -pin immInst immA[53] -pin next_pc1_i I1[53]
load net immA[54] -attr @rip(#000000) immA[54] -pin ALUOperandA_i I0[54] -pin immInst immA[54] -pin next_pc1_i I1[54]
load net immA[55] -attr @rip(#000000) immA[55] -pin ALUOperandA_i I0[55] -pin immInst immA[55] -pin next_pc1_i I1[55]
load net immA[56] -attr @rip(#000000) immA[56] -pin ALUOperandA_i I0[56] -pin immInst immA[56] -pin next_pc1_i I1[56]
load net immA[57] -attr @rip(#000000) immA[57] -pin ALUOperandA_i I0[57] -pin immInst immA[57] -pin next_pc1_i I1[57]
load net immA[58] -attr @rip(#000000) immA[58] -pin ALUOperandA_i I0[58] -pin immInst immA[58] -pin next_pc1_i I1[58]
load net immA[59] -attr @rip(#000000) immA[59] -pin ALUOperandA_i I0[59] -pin immInst immA[59] -pin next_pc1_i I1[59]
load net immA[5] -attr @rip(#000000) immA[5] -pin ALUOperandA_i I0[5] -pin immInst immA[5] -pin next_pc1_i I1[5] -pin next_pc1_i__0 I0[5]
load net immA[60] -attr @rip(#000000) immA[60] -pin ALUOperandA_i I0[60] -pin immInst immA[60] -pin next_pc1_i I1[60]
load net immA[61] -attr @rip(#000000) immA[61] -pin ALUOperandA_i I0[61] -pin immInst immA[61] -pin next_pc1_i I1[61]
load net immA[62] -attr @rip(#000000) immA[62] -pin ALUOperandA_i I0[62] -pin immInst immA[62] -pin next_pc1_i I1[62]
load net immA[63] -attr @rip(#000000) immA[63] -pin ALUOperandA_i I0[63] -pin immInst immA[63] -pin next_pc1_i I1[63]
load net immA[6] -attr @rip(#000000) immA[6] -pin ALUOperandA_i I0[6] -pin immInst immA[6] -pin next_pc1_i I1[6] -pin next_pc1_i__0 I0[6]
load net immA[7] -attr @rip(#000000) immA[7] -pin ALUOperandA_i I0[7] -pin immInst immA[7] -pin next_pc1_i I1[7] -pin next_pc1_i__0 I0[7]
load net immA[8] -attr @rip(#000000) immA[8] -pin ALUOperandA_i I0[8] -pin immInst immA[8] -pin next_pc1_i I1[8] -pin next_pc1_i__0 I0[8]
load net immA[9] -attr @rip(#000000) immA[9] -pin ALUOperandA_i I0[9] -pin immInst immA[9] -pin next_pc1_i I1[9] -pin next_pc1_i__0 I0[9]
load net immB[0] -attr @rip(#000000) immB[0] -pin ALUOperandB_i I0[0] -pin immInst immB[0]
load net immB[10] -attr @rip(#000000) immB[10] -pin ALUOperandB_i I0[10] -pin immInst immB[10]
load net immB[11] -attr @rip(#000000) immB[11] -pin ALUOperandB_i I0[11] -pin immInst immB[11]
load net immB[12] -attr @rip(#000000) immB[12] -pin ALUOperandB_i I0[12] -pin immInst immB[12]
load net immB[13] -attr @rip(#000000) immB[13] -pin ALUOperandB_i I0[13] -pin immInst immB[13]
load net immB[14] -attr @rip(#000000) immB[14] -pin ALUOperandB_i I0[14] -pin immInst immB[14]
load net immB[15] -attr @rip(#000000) immB[15] -pin ALUOperandB_i I0[15] -pin immInst immB[15]
load net immB[16] -attr @rip(#000000) immB[16] -pin ALUOperandB_i I0[16] -pin immInst immB[16]
load net immB[17] -attr @rip(#000000) immB[17] -pin ALUOperandB_i I0[17] -pin immInst immB[17]
load net immB[18] -attr @rip(#000000) immB[18] -pin ALUOperandB_i I0[18] -pin immInst immB[18]
load net immB[19] -attr @rip(#000000) immB[19] -pin ALUOperandB_i I0[19] -pin immInst immB[19]
load net immB[1] -attr @rip(#000000) immB[1] -pin ALUOperandB_i I0[1] -pin immInst immB[1]
load net immB[20] -attr @rip(#000000) immB[20] -pin ALUOperandB_i I0[20] -pin immInst immB[20]
load net immB[21] -attr @rip(#000000) immB[21] -pin ALUOperandB_i I0[21] -pin immInst immB[21]
load net immB[22] -attr @rip(#000000) immB[22] -pin ALUOperandB_i I0[22] -pin immInst immB[22]
load net immB[23] -attr @rip(#000000) immB[23] -pin ALUOperandB_i I0[23] -pin immInst immB[23]
load net immB[24] -attr @rip(#000000) immB[24] -pin ALUOperandB_i I0[24] -pin immInst immB[24]
load net immB[25] -attr @rip(#000000) immB[25] -pin ALUOperandB_i I0[25] -pin immInst immB[25]
load net immB[26] -attr @rip(#000000) immB[26] -pin ALUOperandB_i I0[26] -pin immInst immB[26]
load net immB[27] -attr @rip(#000000) immB[27] -pin ALUOperandB_i I0[27] -pin immInst immB[27]
load net immB[28] -attr @rip(#000000) immB[28] -pin ALUOperandB_i I0[28] -pin immInst immB[28]
load net immB[29] -attr @rip(#000000) immB[29] -pin ALUOperandB_i I0[29] -pin immInst immB[29]
load net immB[2] -attr @rip(#000000) immB[2] -pin ALUOperandB_i I0[2] -pin immInst immB[2]
load net immB[30] -attr @rip(#000000) immB[30] -pin ALUOperandB_i I0[30] -pin immInst immB[30]
load net immB[31] -attr @rip(#000000) immB[31] -pin ALUOperandB_i I0[31] -pin immInst immB[31]
load net immB[32] -attr @rip(#000000) immB[32] -pin ALUOperandB_i I0[32] -pin immInst immB[32]
load net immB[33] -attr @rip(#000000) immB[33] -pin ALUOperandB_i I0[33] -pin immInst immB[33]
load net immB[34] -attr @rip(#000000) immB[34] -pin ALUOperandB_i I0[34] -pin immInst immB[34]
load net immB[35] -attr @rip(#000000) immB[35] -pin ALUOperandB_i I0[35] -pin immInst immB[35]
load net immB[36] -attr @rip(#000000) immB[36] -pin ALUOperandB_i I0[36] -pin immInst immB[36]
load net immB[37] -attr @rip(#000000) immB[37] -pin ALUOperandB_i I0[37] -pin immInst immB[37]
load net immB[38] -attr @rip(#000000) immB[38] -pin ALUOperandB_i I0[38] -pin immInst immB[38]
load net immB[39] -attr @rip(#000000) immB[39] -pin ALUOperandB_i I0[39] -pin immInst immB[39]
load net immB[3] -attr @rip(#000000) immB[3] -pin ALUOperandB_i I0[3] -pin immInst immB[3]
load net immB[40] -attr @rip(#000000) immB[40] -pin ALUOperandB_i I0[40] -pin immInst immB[40]
load net immB[41] -attr @rip(#000000) immB[41] -pin ALUOperandB_i I0[41] -pin immInst immB[41]
load net immB[42] -attr @rip(#000000) immB[42] -pin ALUOperandB_i I0[42] -pin immInst immB[42]
load net immB[43] -attr @rip(#000000) immB[43] -pin ALUOperandB_i I0[43] -pin immInst immB[43]
load net immB[44] -attr @rip(#000000) immB[44] -pin ALUOperandB_i I0[44] -pin immInst immB[44]
load net immB[45] -attr @rip(#000000) immB[45] -pin ALUOperandB_i I0[45] -pin immInst immB[45]
load net immB[46] -attr @rip(#000000) immB[46] -pin ALUOperandB_i I0[46] -pin immInst immB[46]
load net immB[47] -attr @rip(#000000) immB[47] -pin ALUOperandB_i I0[47] -pin immInst immB[47]
load net immB[48] -attr @rip(#000000) immB[48] -pin ALUOperandB_i I0[48] -pin immInst immB[48]
load net immB[49] -attr @rip(#000000) immB[49] -pin ALUOperandB_i I0[49] -pin immInst immB[49]
load net immB[4] -attr @rip(#000000) immB[4] -pin ALUOperandB_i I0[4] -pin immInst immB[4]
load net immB[50] -attr @rip(#000000) immB[50] -pin ALUOperandB_i I0[50] -pin immInst immB[50]
load net immB[51] -attr @rip(#000000) immB[51] -pin ALUOperandB_i I0[51] -pin immInst immB[51]
load net immB[52] -attr @rip(#000000) immB[52] -pin ALUOperandB_i I0[52] -pin immInst immB[52]
load net immB[53] -attr @rip(#000000) immB[53] -pin ALUOperandB_i I0[53] -pin immInst immB[53]
load net immB[54] -attr @rip(#000000) immB[54] -pin ALUOperandB_i I0[54] -pin immInst immB[54]
load net immB[55] -attr @rip(#000000) immB[55] -pin ALUOperandB_i I0[55] -pin immInst immB[55]
load net immB[56] -attr @rip(#000000) immB[56] -pin ALUOperandB_i I0[56] -pin immInst immB[56]
load net immB[57] -attr @rip(#000000) immB[57] -pin ALUOperandB_i I0[57] -pin immInst immB[57]
load net immB[58] -attr @rip(#000000) immB[58] -pin ALUOperandB_i I0[58] -pin immInst immB[58]
load net immB[59] -attr @rip(#000000) immB[59] -pin ALUOperandB_i I0[59] -pin immInst immB[59]
load net immB[5] -attr @rip(#000000) immB[5] -pin ALUOperandB_i I0[5] -pin immInst immB[5]
load net immB[60] -attr @rip(#000000) immB[60] -pin ALUOperandB_i I0[60] -pin immInst immB[60]
load net immB[61] -attr @rip(#000000) immB[61] -pin ALUOperandB_i I0[61] -pin immInst immB[61]
load net immB[62] -attr @rip(#000000) immB[62] -pin ALUOperandB_i I0[62] -pin immInst immB[62]
load net immB[63] -attr @rip(#000000) immB[63] -pin ALUOperandB_i I0[63] -pin immInst immB[63]
load net immB[6] -attr @rip(#000000) immB[6] -pin ALUOperandB_i I0[6] -pin immInst immB[6]
load net immB[7] -attr @rip(#000000) immB[7] -pin ALUOperandB_i I0[7] -pin immInst immB[7]
load net immB[8] -attr @rip(#000000) immB[8] -pin ALUOperandB_i I0[8] -pin immInst immB[8]
load net immB[9] -attr @rip(#000000) immB[9] -pin ALUOperandB_i I0[9] -pin immInst immB[9]
load net instrA[0] -attr @rip(#000000) douta[0] -pin ctrlUnitInst opcodeA[0] -pin immInst instrA[0] -pin instMem douta[0]
load net instrA[10] -attr @rip(#000000) douta[10] -pin immInst instrA[10] -pin instMem douta[10] -pin regfileInst rdA[3]
load net instrA[11] -attr @rip(#000000) douta[11] -pin immInst instrA[11] -pin instMem douta[11] -pin regfileInst rdA[4]
load net instrA[12] -attr @rip(#000000) douta[12] -pin ctrlUnitInst funct3A[0] -pin immInst instrA[12] -pin instMem douta[12]
load net instrA[13] -attr @rip(#000000) douta[13] -pin ctrlUnitInst funct3A[1] -pin immInst instrA[13] -pin instMem douta[13]
load net instrA[14] -attr @rip(#000000) douta[14] -pin ctrlUnitInst funct3A[2] -pin immInst instrA[14] -pin instMem douta[14]
load net instrA[15] -attr @rip(#000000) douta[15] -pin immInst instrA[15] -pin instMem douta[15] -pin regfileInst rs1A[0]
load net instrA[16] -attr @rip(#000000) douta[16] -pin immInst instrA[16] -pin instMem douta[16] -pin regfileInst rs1A[1]
load net instrA[17] -attr @rip(#000000) douta[17] -pin immInst instrA[17] -pin instMem douta[17] -pin regfileInst rs1A[2]
load net instrA[18] -attr @rip(#000000) douta[18] -pin immInst instrA[18] -pin instMem douta[18] -pin regfileInst rs1A[3]
load net instrA[19] -attr @rip(#000000) douta[19] -pin immInst instrA[19] -pin instMem douta[19] -pin regfileInst rs1A[4]
load net instrA[1] -attr @rip(#000000) douta[1] -pin ctrlUnitInst opcodeA[1] -pin immInst instrA[1] -pin instMem douta[1]
load net instrA[20] -attr @rip(#000000) douta[20] -pin immInst instrA[20] -pin instMem douta[20] -pin regfileInst rs2A[0]
load net instrA[21] -attr @rip(#000000) douta[21] -pin immInst instrA[21] -pin instMem douta[21] -pin regfileInst rs2A[1]
load net instrA[22] -attr @rip(#000000) douta[22] -pin immInst instrA[22] -pin instMem douta[22] -pin regfileInst rs2A[2]
load net instrA[23] -attr @rip(#000000) douta[23] -pin immInst instrA[23] -pin instMem douta[23] -pin regfileInst rs2A[3]
load net instrA[24] -attr @rip(#000000) douta[24] -pin immInst instrA[24] -pin instMem douta[24] -pin regfileInst rs2A[4]
load net instrA[25] -attr @rip(#000000) douta[25] -pin ctrlUnitInst funct7A[0] -pin immInst instrA[25] -pin instMem douta[25]
load net instrA[26] -attr @rip(#000000) douta[26] -pin ctrlUnitInst funct7A[1] -pin immInst instrA[26] -pin instMem douta[26]
load net instrA[27] -attr @rip(#000000) douta[27] -pin ctrlUnitInst funct7A[2] -pin immInst instrA[27] -pin instMem douta[27]
load net instrA[28] -attr @rip(#000000) douta[28] -pin ctrlUnitInst funct7A[3] -pin immInst instrA[28] -pin instMem douta[28]
load net instrA[29] -attr @rip(#000000) douta[29] -pin ctrlUnitInst funct7A[4] -pin immInst instrA[29] -pin instMem douta[29]
load net instrA[2] -attr @rip(#000000) douta[2] -pin ctrlUnitInst opcodeA[2] -pin immInst instrA[2] -pin instMem douta[2]
load net instrA[30] -attr @rip(#000000) douta[30] -pin ctrlUnitInst funct7A[5] -pin immInst instrA[30] -pin instMem douta[30]
load net instrA[31] -attr @rip(#000000) douta[31] -pin ctrlUnitInst funct7A[6] -pin immInst instrA[31] -pin instMem douta[31]
load net instrA[3] -attr @rip(#000000) douta[3] -pin ctrlUnitInst opcodeA[3] -pin immInst instrA[3] -pin instMem douta[3]
load net instrA[4] -attr @rip(#000000) douta[4] -pin ctrlUnitInst opcodeA[4] -pin immInst instrA[4] -pin instMem douta[4]
load net instrA[5] -attr @rip(#000000) douta[5] -pin ctrlUnitInst opcodeA[5] -pin immInst instrA[5] -pin instMem douta[5]
load net instrA[6] -attr @rip(#000000) douta[6] -pin ctrlUnitInst opcodeA[6] -pin immInst instrA[6] -pin instMem douta[6]
load net instrA[7] -attr @rip(#000000) douta[7] -pin immInst instrA[7] -pin instMem douta[7] -pin regfileInst rdA[0]
load net instrA[8] -attr @rip(#000000) douta[8] -pin immInst instrA[8] -pin instMem douta[8] -pin regfileInst rdA[1]
load net instrA[9] -attr @rip(#000000) douta[9] -pin immInst instrA[9] -pin instMem douta[9] -pin regfileInst rdA[2]
load net instrB[0] -attr @rip(#000000) doutb[0] -pin ctrlUnitInst opcodeB[0] -pin immInst instrB[0] -pin instMem doutb[0]
load net instrB[10] -attr @rip(#000000) doutb[10] -pin immInst instrB[10] -pin instMem doutb[10] -pin regfileInst rdB[3]
load net instrB[11] -attr @rip(#000000) doutb[11] -pin immInst instrB[11] -pin instMem doutb[11] -pin regfileInst rdB[4]
load net instrB[12] -attr @rip(#000000) doutb[12] -pin ctrlUnitInst funct3B[0] -pin immInst instrB[12] -pin instMem doutb[12]
load net instrB[13] -attr @rip(#000000) doutb[13] -pin ctrlUnitInst funct3B[1] -pin immInst instrB[13] -pin instMem doutb[13]
load net instrB[14] -attr @rip(#000000) doutb[14] -pin ctrlUnitInst funct3B[2] -pin immInst instrB[14] -pin instMem doutb[14]
load net instrB[15] -attr @rip(#000000) doutb[15] -pin immInst instrB[15] -pin instMem doutb[15] -pin regfileInst rs1B[0]
load net instrB[16] -attr @rip(#000000) doutb[16] -pin immInst instrB[16] -pin instMem doutb[16] -pin regfileInst rs1B[1]
load net instrB[17] -attr @rip(#000000) doutb[17] -pin immInst instrB[17] -pin instMem doutb[17] -pin regfileInst rs1B[2]
load net instrB[18] -attr @rip(#000000) doutb[18] -pin immInst instrB[18] -pin instMem doutb[18] -pin regfileInst rs1B[3]
load net instrB[19] -attr @rip(#000000) doutb[19] -pin immInst instrB[19] -pin instMem doutb[19] -pin regfileInst rs1B[4]
load net instrB[1] -attr @rip(#000000) doutb[1] -pin ctrlUnitInst opcodeB[1] -pin immInst instrB[1] -pin instMem doutb[1]
load net instrB[20] -attr @rip(#000000) doutb[20] -pin immInst instrB[20] -pin instMem doutb[20] -pin regfileInst rs2B[0]
load net instrB[21] -attr @rip(#000000) doutb[21] -pin immInst instrB[21] -pin instMem doutb[21] -pin regfileInst rs2B[1]
load net instrB[22] -attr @rip(#000000) doutb[22] -pin immInst instrB[22] -pin instMem doutb[22] -pin regfileInst rs2B[2]
load net instrB[23] -attr @rip(#000000) doutb[23] -pin immInst instrB[23] -pin instMem doutb[23] -pin regfileInst rs2B[3]
load net instrB[24] -attr @rip(#000000) doutb[24] -pin immInst instrB[24] -pin instMem doutb[24] -pin regfileInst rs2B[4]
load net instrB[25] -attr @rip(#000000) doutb[25] -pin ctrlUnitInst funct7B[0] -pin immInst instrB[25] -pin instMem doutb[25]
load net instrB[26] -attr @rip(#000000) doutb[26] -pin ctrlUnitInst funct7B[1] -pin immInst instrB[26] -pin instMem doutb[26]
load net instrB[27] -attr @rip(#000000) doutb[27] -pin ctrlUnitInst funct7B[2] -pin immInst instrB[27] -pin instMem doutb[27]
load net instrB[28] -attr @rip(#000000) doutb[28] -pin ctrlUnitInst funct7B[3] -pin immInst instrB[28] -pin instMem doutb[28]
load net instrB[29] -attr @rip(#000000) doutb[29] -pin ctrlUnitInst funct7B[4] -pin immInst instrB[29] -pin instMem doutb[29]
load net instrB[2] -attr @rip(#000000) doutb[2] -pin ctrlUnitInst opcodeB[2] -pin immInst instrB[2] -pin instMem doutb[2]
load net instrB[30] -attr @rip(#000000) doutb[30] -pin ctrlUnitInst funct7B[5] -pin immInst instrB[30] -pin instMem doutb[30]
load net instrB[31] -attr @rip(#000000) doutb[31] -pin ctrlUnitInst funct7B[6] -pin immInst instrB[31] -pin instMem doutb[31]
load net instrB[3] -attr @rip(#000000) doutb[3] -pin ctrlUnitInst opcodeB[3] -pin immInst instrB[3] -pin instMem doutb[3]
load net instrB[4] -attr @rip(#000000) doutb[4] -pin ctrlUnitInst opcodeB[4] -pin immInst instrB[4] -pin instMem doutb[4]
load net instrB[5] -attr @rip(#000000) doutb[5] -pin ctrlUnitInst opcodeB[5] -pin immInst instrB[5] -pin instMem doutb[5]
load net instrB[6] -attr @rip(#000000) doutb[6] -pin ctrlUnitInst opcodeB[6] -pin immInst instrB[6] -pin instMem doutb[6]
load net instrB[7] -attr @rip(#000000) doutb[7] -pin immInst instrB[7] -pin instMem doutb[7] -pin regfileInst rdB[0]
load net instrB[8] -attr @rip(#000000) doutb[8] -pin immInst instrB[8] -pin instMem doutb[8] -pin regfileInst rdB[1]
load net instrB[9] -attr @rip(#000000) doutb[9] -pin immInst instrB[9] -pin instMem doutb[9] -pin regfileInst rdB[2]
load net mode -pin aluInst mode -pin branchInst mode -pin ctrlUnitInst mode -port mode -pin next_pc_i__1 S -pin next_pc_i__2 S -pin prepareInst mode -pin regfileInst mode
netloc mode 1 0 14 NJ 770 NJ 770 600 890 NJ 890 1460 870N 1900J 1120 NJ 1120 NJ 1120 NJ 1120 3070 650 3500 470 NJ 470 4350 470 4670
load net next_pc0[0] -attr @rip(#000000) O[0] -pin next_pc0_i O[0] -pin next_pc_i I0[0]
load net next_pc0[10] -attr @rip(#000000) O[10] -pin next_pc0_i O[10] -pin next_pc_i I0[10]
load net next_pc0[11] -attr @rip(#000000) O[11] -pin next_pc0_i O[11] -pin next_pc_i I0[11]
load net next_pc0[12] -attr @rip(#000000) O[12] -pin next_pc0_i O[12] -pin next_pc_i I0[12]
load net next_pc0[13] -attr @rip(#000000) O[13] -pin next_pc0_i O[13] -pin next_pc_i I0[13]
load net next_pc0[14] -attr @rip(#000000) O[14] -pin next_pc0_i O[14] -pin next_pc_i I0[14]
load net next_pc0[15] -attr @rip(#000000) O[15] -pin next_pc0_i O[15] -pin next_pc_i I0[15]
load net next_pc0[16] -attr @rip(#000000) O[16] -pin next_pc0_i O[16] -pin next_pc_i I0[16]
load net next_pc0[17] -attr @rip(#000000) O[17] -pin next_pc0_i O[17] -pin next_pc_i I0[17]
load net next_pc0[18] -attr @rip(#000000) O[18] -pin next_pc0_i O[18] -pin next_pc_i I0[18]
load net next_pc0[19] -attr @rip(#000000) O[19] -pin next_pc0_i O[19] -pin next_pc_i I0[19]
load net next_pc0[1] -attr @rip(#000000) O[1] -pin next_pc0_i O[1] -pin next_pc_i I0[1]
load net next_pc0[20] -attr @rip(#000000) O[20] -pin next_pc0_i O[20] -pin next_pc_i I0[20]
load net next_pc0[21] -attr @rip(#000000) O[21] -pin next_pc0_i O[21] -pin next_pc_i I0[21]
load net next_pc0[22] -attr @rip(#000000) O[22] -pin next_pc0_i O[22] -pin next_pc_i I0[22]
load net next_pc0[23] -attr @rip(#000000) O[23] -pin next_pc0_i O[23] -pin next_pc_i I0[23]
load net next_pc0[24] -attr @rip(#000000) O[24] -pin next_pc0_i O[24] -pin next_pc_i I0[24]
load net next_pc0[25] -attr @rip(#000000) O[25] -pin next_pc0_i O[25] -pin next_pc_i I0[25]
load net next_pc0[26] -attr @rip(#000000) O[26] -pin next_pc0_i O[26] -pin next_pc_i I0[26]
load net next_pc0[27] -attr @rip(#000000) O[27] -pin next_pc0_i O[27] -pin next_pc_i I0[27]
load net next_pc0[28] -attr @rip(#000000) O[28] -pin next_pc0_i O[28] -pin next_pc_i I0[28]
load net next_pc0[29] -attr @rip(#000000) O[29] -pin next_pc0_i O[29] -pin next_pc_i I0[29]
load net next_pc0[2] -attr @rip(#000000) O[2] -pin next_pc0_i O[2] -pin next_pc_i I0[2]
load net next_pc0[30] -attr @rip(#000000) O[30] -pin next_pc0_i O[30] -pin next_pc_i I0[30]
load net next_pc0[31] -attr @rip(#000000) O[31] -pin next_pc0_i O[31] -pin next_pc_i I0[31]
load net next_pc0[32] -attr @rip(#000000) O[32] -pin next_pc0_i O[32] -pin next_pc_i I0[32]
load net next_pc0[33] -attr @rip(#000000) O[33] -pin next_pc0_i O[33] -pin next_pc_i I0[33]
load net next_pc0[34] -attr @rip(#000000) O[34] -pin next_pc0_i O[34] -pin next_pc_i I0[34]
load net next_pc0[35] -attr @rip(#000000) O[35] -pin next_pc0_i O[35] -pin next_pc_i I0[35]
load net next_pc0[36] -attr @rip(#000000) O[36] -pin next_pc0_i O[36] -pin next_pc_i I0[36]
load net next_pc0[37] -attr @rip(#000000) O[37] -pin next_pc0_i O[37] -pin next_pc_i I0[37]
load net next_pc0[38] -attr @rip(#000000) O[38] -pin next_pc0_i O[38] -pin next_pc_i I0[38]
load net next_pc0[39] -attr @rip(#000000) O[39] -pin next_pc0_i O[39] -pin next_pc_i I0[39]
load net next_pc0[3] -attr @rip(#000000) O[3] -pin next_pc0_i O[3] -pin next_pc_i I0[3]
load net next_pc0[40] -attr @rip(#000000) O[40] -pin next_pc0_i O[40] -pin next_pc_i I0[40]
load net next_pc0[41] -attr @rip(#000000) O[41] -pin next_pc0_i O[41] -pin next_pc_i I0[41]
load net next_pc0[42] -attr @rip(#000000) O[42] -pin next_pc0_i O[42] -pin next_pc_i I0[42]
load net next_pc0[43] -attr @rip(#000000) O[43] -pin next_pc0_i O[43] -pin next_pc_i I0[43]
load net next_pc0[44] -attr @rip(#000000) O[44] -pin next_pc0_i O[44] -pin next_pc_i I0[44]
load net next_pc0[45] -attr @rip(#000000) O[45] -pin next_pc0_i O[45] -pin next_pc_i I0[45]
load net next_pc0[46] -attr @rip(#000000) O[46] -pin next_pc0_i O[46] -pin next_pc_i I0[46]
load net next_pc0[47] -attr @rip(#000000) O[47] -pin next_pc0_i O[47] -pin next_pc_i I0[47]
load net next_pc0[48] -attr @rip(#000000) O[48] -pin next_pc0_i O[48] -pin next_pc_i I0[48]
load net next_pc0[49] -attr @rip(#000000) O[49] -pin next_pc0_i O[49] -pin next_pc_i I0[49]
load net next_pc0[4] -attr @rip(#000000) O[4] -pin next_pc0_i O[4] -pin next_pc_i I0[4]
load net next_pc0[50] -attr @rip(#000000) O[50] -pin next_pc0_i O[50] -pin next_pc_i I0[50]
load net next_pc0[51] -attr @rip(#000000) O[51] -pin next_pc0_i O[51] -pin next_pc_i I0[51]
load net next_pc0[52] -attr @rip(#000000) O[52] -pin next_pc0_i O[52] -pin next_pc_i I0[52]
load net next_pc0[53] -attr @rip(#000000) O[53] -pin next_pc0_i O[53] -pin next_pc_i I0[53]
load net next_pc0[54] -attr @rip(#000000) O[54] -pin next_pc0_i O[54] -pin next_pc_i I0[54]
load net next_pc0[55] -attr @rip(#000000) O[55] -pin next_pc0_i O[55] -pin next_pc_i I0[55]
load net next_pc0[56] -attr @rip(#000000) O[56] -pin next_pc0_i O[56] -pin next_pc_i I0[56]
load net next_pc0[57] -attr @rip(#000000) O[57] -pin next_pc0_i O[57] -pin next_pc_i I0[57]
load net next_pc0[58] -attr @rip(#000000) O[58] -pin next_pc0_i O[58] -pin next_pc_i I0[58]
load net next_pc0[59] -attr @rip(#000000) O[59] -pin next_pc0_i O[59] -pin next_pc_i I0[59]
load net next_pc0[5] -attr @rip(#000000) O[5] -pin next_pc0_i O[5] -pin next_pc_i I0[5]
load net next_pc0[60] -attr @rip(#000000) O[60] -pin next_pc0_i O[60] -pin next_pc_i I0[60]
load net next_pc0[61] -attr @rip(#000000) O[61] -pin next_pc0_i O[61] -pin next_pc_i I0[61]
load net next_pc0[62] -attr @rip(#000000) O[62] -pin next_pc0_i O[62] -pin next_pc_i I0[62]
load net next_pc0[63] -attr @rip(#000000) O[63] -pin next_pc0_i O[63] -pin next_pc_i I0[63]
load net next_pc0[6] -attr @rip(#000000) O[6] -pin next_pc0_i O[6] -pin next_pc_i I0[6]
load net next_pc0[7] -attr @rip(#000000) O[7] -pin next_pc0_i O[7] -pin next_pc_i I0[7]
load net next_pc0[8] -attr @rip(#000000) O[8] -pin next_pc0_i O[8] -pin next_pc_i I0[8]
load net next_pc0[9] -attr @rip(#000000) O[9] -pin next_pc0_i O[9] -pin next_pc_i I0[9]
load net next_pc0_i__0_n_0 -attr @rip(#000000) O[63] -pin next_pc0_i__0 O[63] -pin next_pc_i I1[63]
load net next_pc0_i__0_n_1 -attr @rip(#000000) O[62] -pin next_pc0_i__0 O[62] -pin next_pc_i I1[62]
load net next_pc0_i__0_n_10 -attr @rip(#000000) O[53] -pin next_pc0_i__0 O[53] -pin next_pc_i I1[53]
load net next_pc0_i__0_n_11 -attr @rip(#000000) O[52] -pin next_pc0_i__0 O[52] -pin next_pc_i I1[52]
load net next_pc0_i__0_n_12 -attr @rip(#000000) O[51] -pin next_pc0_i__0 O[51] -pin next_pc_i I1[51]
load net next_pc0_i__0_n_13 -attr @rip(#000000) O[50] -pin next_pc0_i__0 O[50] -pin next_pc_i I1[50]
load net next_pc0_i__0_n_14 -attr @rip(#000000) O[49] -pin next_pc0_i__0 O[49] -pin next_pc_i I1[49]
load net next_pc0_i__0_n_15 -attr @rip(#000000) O[48] -pin next_pc0_i__0 O[48] -pin next_pc_i I1[48]
load net next_pc0_i__0_n_16 -attr @rip(#000000) O[47] -pin next_pc0_i__0 O[47] -pin next_pc_i I1[47]
load net next_pc0_i__0_n_17 -attr @rip(#000000) O[46] -pin next_pc0_i__0 O[46] -pin next_pc_i I1[46]
load net next_pc0_i__0_n_18 -attr @rip(#000000) O[45] -pin next_pc0_i__0 O[45] -pin next_pc_i I1[45]
load net next_pc0_i__0_n_19 -attr @rip(#000000) O[44] -pin next_pc0_i__0 O[44] -pin next_pc_i I1[44]
load net next_pc0_i__0_n_2 -attr @rip(#000000) O[61] -pin next_pc0_i__0 O[61] -pin next_pc_i I1[61]
load net next_pc0_i__0_n_20 -attr @rip(#000000) O[43] -pin next_pc0_i__0 O[43] -pin next_pc_i I1[43]
load net next_pc0_i__0_n_21 -attr @rip(#000000) O[42] -pin next_pc0_i__0 O[42] -pin next_pc_i I1[42]
load net next_pc0_i__0_n_22 -attr @rip(#000000) O[41] -pin next_pc0_i__0 O[41] -pin next_pc_i I1[41]
load net next_pc0_i__0_n_23 -attr @rip(#000000) O[40] -pin next_pc0_i__0 O[40] -pin next_pc_i I1[40]
load net next_pc0_i__0_n_24 -attr @rip(#000000) O[39] -pin next_pc0_i__0 O[39] -pin next_pc_i I1[39]
load net next_pc0_i__0_n_25 -attr @rip(#000000) O[38] -pin next_pc0_i__0 O[38] -pin next_pc_i I1[38]
load net next_pc0_i__0_n_26 -attr @rip(#000000) O[37] -pin next_pc0_i__0 O[37] -pin next_pc_i I1[37]
load net next_pc0_i__0_n_27 -attr @rip(#000000) O[36] -pin next_pc0_i__0 O[36] -pin next_pc_i I1[36]
load net next_pc0_i__0_n_28 -attr @rip(#000000) O[35] -pin next_pc0_i__0 O[35] -pin next_pc_i I1[35]
load net next_pc0_i__0_n_29 -attr @rip(#000000) O[34] -pin next_pc0_i__0 O[34] -pin next_pc_i I1[34]
load net next_pc0_i__0_n_3 -attr @rip(#000000) O[60] -pin next_pc0_i__0 O[60] -pin next_pc_i I1[60]
load net next_pc0_i__0_n_30 -attr @rip(#000000) O[33] -pin next_pc0_i__0 O[33] -pin next_pc_i I1[33]
load net next_pc0_i__0_n_31 -attr @rip(#000000) O[32] -pin next_pc0_i__0 O[32] -pin next_pc_i I1[32]
load net next_pc0_i__0_n_32 -attr @rip(#000000) O[31] -pin next_pc0_i__0 O[31] -pin next_pc_i I1[31]
load net next_pc0_i__0_n_33 -attr @rip(#000000) O[30] -pin next_pc0_i__0 O[30] -pin next_pc_i I1[30]
load net next_pc0_i__0_n_34 -attr @rip(#000000) O[29] -pin next_pc0_i__0 O[29] -pin next_pc_i I1[29]
load net next_pc0_i__0_n_35 -attr @rip(#000000) O[28] -pin next_pc0_i__0 O[28] -pin next_pc_i I1[28]
load net next_pc0_i__0_n_36 -attr @rip(#000000) O[27] -pin next_pc0_i__0 O[27] -pin next_pc_i I1[27]
load net next_pc0_i__0_n_37 -attr @rip(#000000) O[26] -pin next_pc0_i__0 O[26] -pin next_pc_i I1[26]
load net next_pc0_i__0_n_38 -attr @rip(#000000) O[25] -pin next_pc0_i__0 O[25] -pin next_pc_i I1[25]
load net next_pc0_i__0_n_39 -attr @rip(#000000) O[24] -pin next_pc0_i__0 O[24] -pin next_pc_i I1[24]
load net next_pc0_i__0_n_4 -attr @rip(#000000) O[59] -pin next_pc0_i__0 O[59] -pin next_pc_i I1[59]
load net next_pc0_i__0_n_40 -attr @rip(#000000) O[23] -pin next_pc0_i__0 O[23] -pin next_pc_i I1[23]
load net next_pc0_i__0_n_41 -attr @rip(#000000) O[22] -pin next_pc0_i__0 O[22] -pin next_pc_i I1[22]
load net next_pc0_i__0_n_42 -attr @rip(#000000) O[21] -pin next_pc0_i__0 O[21] -pin next_pc_i I1[21]
load net next_pc0_i__0_n_43 -attr @rip(#000000) O[20] -pin next_pc0_i__0 O[20] -pin next_pc_i I1[20]
load net next_pc0_i__0_n_44 -attr @rip(#000000) O[19] -pin next_pc0_i__0 O[19] -pin next_pc_i I1[19]
load net next_pc0_i__0_n_45 -attr @rip(#000000) O[18] -pin next_pc0_i__0 O[18] -pin next_pc_i I1[18]
load net next_pc0_i__0_n_46 -attr @rip(#000000) O[17] -pin next_pc0_i__0 O[17] -pin next_pc_i I1[17]
load net next_pc0_i__0_n_47 -attr @rip(#000000) O[16] -pin next_pc0_i__0 O[16] -pin next_pc_i I1[16]
load net next_pc0_i__0_n_48 -attr @rip(#000000) O[15] -pin next_pc0_i__0 O[15] -pin next_pc_i I1[15]
load net next_pc0_i__0_n_49 -attr @rip(#000000) O[14] -pin next_pc0_i__0 O[14] -pin next_pc_i I1[14]
load net next_pc0_i__0_n_5 -attr @rip(#000000) O[58] -pin next_pc0_i__0 O[58] -pin next_pc_i I1[58]
load net next_pc0_i__0_n_50 -attr @rip(#000000) O[13] -pin next_pc0_i__0 O[13] -pin next_pc_i I1[13]
load net next_pc0_i__0_n_51 -attr @rip(#000000) O[12] -pin next_pc0_i__0 O[12] -pin next_pc_i I1[12]
load net next_pc0_i__0_n_52 -attr @rip(#000000) O[11] -pin next_pc0_i__0 O[11] -pin next_pc_i I1[11]
load net next_pc0_i__0_n_53 -attr @rip(#000000) O[10] -pin next_pc0_i__0 O[10] -pin next_pc_i I1[10]
load net next_pc0_i__0_n_54 -attr @rip(#000000) O[9] -pin next_pc0_i__0 O[9] -pin next_pc_i I1[9]
load net next_pc0_i__0_n_55 -attr @rip(#000000) O[8] -pin next_pc0_i__0 O[8] -pin next_pc_i I1[8]
load net next_pc0_i__0_n_56 -attr @rip(#000000) O[7] -pin next_pc0_i__0 O[7] -pin next_pc_i I1[7]
load net next_pc0_i__0_n_57 -attr @rip(#000000) O[6] -pin next_pc0_i__0 O[6] -pin next_pc_i I1[6]
load net next_pc0_i__0_n_58 -attr @rip(#000000) O[5] -pin next_pc0_i__0 O[5] -pin next_pc_i I1[5]
load net next_pc0_i__0_n_59 -attr @rip(#000000) O[4] -pin next_pc0_i__0 O[4] -pin next_pc_i I1[4]
load net next_pc0_i__0_n_6 -attr @rip(#000000) O[57] -pin next_pc0_i__0 O[57] -pin next_pc_i I1[57]
load net next_pc0_i__0_n_60 -attr @rip(#000000) O[3] -pin next_pc0_i__0 O[3] -pin next_pc_i I1[3]
load net next_pc0_i__0_n_61 -attr @rip(#000000) O[2] -pin next_pc0_i__0 O[2] -pin next_pc_i I1[2]
load net next_pc0_i__0_n_62 -attr @rip(#000000) O[1] -pin next_pc0_i__0 O[1] -pin next_pc_i I1[1]
load net next_pc0_i__0_n_63 -attr @rip(#000000) O[0] -pin next_pc0_i__0 O[0] -pin next_pc_i I1[0]
load net next_pc0_i__0_n_7 -attr @rip(#000000) O[56] -pin next_pc0_i__0 O[56] -pin next_pc_i I1[56]
load net next_pc0_i__0_n_8 -attr @rip(#000000) O[55] -pin next_pc0_i__0 O[55] -pin next_pc_i I1[55]
load net next_pc0_i__0_n_9 -attr @rip(#000000) O[54] -pin next_pc0_i__0 O[54] -pin next_pc_i I1[54]
load net next_pc0_i__1_n_0 -attr @rip(#000000) O[31] -pin next_pc0_i__1 O[31] -pin next_pc_i__0 I0[31]
load net next_pc0_i__1_n_1 -attr @rip(#000000) O[30] -pin next_pc0_i__1 O[30] -pin next_pc_i__0 I0[30]
load net next_pc0_i__1_n_10 -attr @rip(#000000) O[21] -pin next_pc0_i__1 O[21] -pin next_pc_i__0 I0[21]
load net next_pc0_i__1_n_11 -attr @rip(#000000) O[20] -pin next_pc0_i__1 O[20] -pin next_pc_i__0 I0[20]
load net next_pc0_i__1_n_12 -attr @rip(#000000) O[19] -pin next_pc0_i__1 O[19] -pin next_pc_i__0 I0[19]
load net next_pc0_i__1_n_13 -attr @rip(#000000) O[18] -pin next_pc0_i__1 O[18] -pin next_pc_i__0 I0[18]
load net next_pc0_i__1_n_14 -attr @rip(#000000) O[17] -pin next_pc0_i__1 O[17] -pin next_pc_i__0 I0[17]
load net next_pc0_i__1_n_15 -attr @rip(#000000) O[16] -pin next_pc0_i__1 O[16] -pin next_pc_i__0 I0[16]
load net next_pc0_i__1_n_16 -attr @rip(#000000) O[15] -pin next_pc0_i__1 O[15] -pin next_pc_i__0 I0[15]
load net next_pc0_i__1_n_17 -attr @rip(#000000) O[14] -pin next_pc0_i__1 O[14] -pin next_pc_i__0 I0[14]
load net next_pc0_i__1_n_18 -attr @rip(#000000) O[13] -pin next_pc0_i__1 O[13] -pin next_pc_i__0 I0[13]
load net next_pc0_i__1_n_19 -attr @rip(#000000) O[12] -pin next_pc0_i__1 O[12] -pin next_pc_i__0 I0[12]
load net next_pc0_i__1_n_2 -attr @rip(#000000) O[29] -pin next_pc0_i__1 O[29] -pin next_pc_i__0 I0[29]
load net next_pc0_i__1_n_20 -attr @rip(#000000) O[11] -pin next_pc0_i__1 O[11] -pin next_pc_i__0 I0[11]
load net next_pc0_i__1_n_21 -attr @rip(#000000) O[10] -pin next_pc0_i__1 O[10] -pin next_pc_i__0 I0[10]
load net next_pc0_i__1_n_22 -attr @rip(#000000) O[9] -pin next_pc0_i__1 O[9] -pin next_pc_i__0 I0[9]
load net next_pc0_i__1_n_23 -attr @rip(#000000) O[8] -pin next_pc0_i__1 O[8] -pin next_pc_i__0 I0[8]
load net next_pc0_i__1_n_24 -attr @rip(#000000) O[7] -pin next_pc0_i__1 O[7] -pin next_pc_i__0 I0[7]
load net next_pc0_i__1_n_25 -attr @rip(#000000) O[6] -pin next_pc0_i__1 O[6] -pin next_pc_i__0 I0[6]
load net next_pc0_i__1_n_26 -attr @rip(#000000) O[5] -pin next_pc0_i__1 O[5] -pin next_pc_i__0 I0[5]
load net next_pc0_i__1_n_27 -attr @rip(#000000) O[4] -pin next_pc0_i__1 O[4] -pin next_pc_i__0 I0[4]
load net next_pc0_i__1_n_28 -attr @rip(#000000) O[3] -pin next_pc0_i__1 O[3] -pin next_pc_i__0 I0[3]
load net next_pc0_i__1_n_29 -attr @rip(#000000) O[2] -pin next_pc0_i__1 O[2] -pin next_pc_i__0 I0[2]
load net next_pc0_i__1_n_3 -attr @rip(#000000) O[28] -pin next_pc0_i__1 O[28] -pin next_pc_i__0 I0[28]
load net next_pc0_i__1_n_30 -attr @rip(#000000) O[1] -pin next_pc0_i__1 O[1] -pin next_pc_i__0 I0[1]
load net next_pc0_i__1_n_31 -attr @rip(#000000) O[0] -pin next_pc0_i__1 O[0] -pin next_pc_i__0 I0[0]
load net next_pc0_i__1_n_4 -attr @rip(#000000) O[27] -pin next_pc0_i__1 O[27] -pin next_pc_i__0 I0[27]
load net next_pc0_i__1_n_5 -attr @rip(#000000) O[26] -pin next_pc0_i__1 O[26] -pin next_pc_i__0 I0[26]
load net next_pc0_i__1_n_6 -attr @rip(#000000) O[25] -pin next_pc0_i__1 O[25] -pin next_pc_i__0 I0[25]
load net next_pc0_i__1_n_7 -attr @rip(#000000) O[24] -pin next_pc0_i__1 O[24] -pin next_pc_i__0 I0[24]
load net next_pc0_i__1_n_8 -attr @rip(#000000) O[23] -pin next_pc0_i__1 O[23] -pin next_pc_i__0 I0[23]
load net next_pc0_i__1_n_9 -attr @rip(#000000) O[22] -pin next_pc0_i__1 O[22] -pin next_pc_i__0 I0[22]
load net next_pc0_i__2_n_0 -attr @rip(#000000) O[31] -pin next_pc0_i__2 O[31] -pin next_pc_i__0 I1[31]
load net next_pc0_i__2_n_1 -attr @rip(#000000) O[30] -pin next_pc0_i__2 O[30] -pin next_pc_i__0 I1[30]
load net next_pc0_i__2_n_10 -attr @rip(#000000) O[21] -pin next_pc0_i__2 O[21] -pin next_pc_i__0 I1[21]
load net next_pc0_i__2_n_11 -attr @rip(#000000) O[20] -pin next_pc0_i__2 O[20] -pin next_pc_i__0 I1[20]
load net next_pc0_i__2_n_12 -attr @rip(#000000) O[19] -pin next_pc0_i__2 O[19] -pin next_pc_i__0 I1[19]
load net next_pc0_i__2_n_13 -attr @rip(#000000) O[18] -pin next_pc0_i__2 O[18] -pin next_pc_i__0 I1[18]
load net next_pc0_i__2_n_14 -attr @rip(#000000) O[17] -pin next_pc0_i__2 O[17] -pin next_pc_i__0 I1[17]
load net next_pc0_i__2_n_15 -attr @rip(#000000) O[16] -pin next_pc0_i__2 O[16] -pin next_pc_i__0 I1[16]
load net next_pc0_i__2_n_16 -attr @rip(#000000) O[15] -pin next_pc0_i__2 O[15] -pin next_pc_i__0 I1[15]
load net next_pc0_i__2_n_17 -attr @rip(#000000) O[14] -pin next_pc0_i__2 O[14] -pin next_pc_i__0 I1[14]
load net next_pc0_i__2_n_18 -attr @rip(#000000) O[13] -pin next_pc0_i__2 O[13] -pin next_pc_i__0 I1[13]
load net next_pc0_i__2_n_19 -attr @rip(#000000) O[12] -pin next_pc0_i__2 O[12] -pin next_pc_i__0 I1[12]
load net next_pc0_i__2_n_2 -attr @rip(#000000) O[29] -pin next_pc0_i__2 O[29] -pin next_pc_i__0 I1[29]
load net next_pc0_i__2_n_20 -attr @rip(#000000) O[11] -pin next_pc0_i__2 O[11] -pin next_pc_i__0 I1[11]
load net next_pc0_i__2_n_21 -attr @rip(#000000) O[10] -pin next_pc0_i__2 O[10] -pin next_pc_i__0 I1[10]
load net next_pc0_i__2_n_22 -attr @rip(#000000) O[9] -pin next_pc0_i__2 O[9] -pin next_pc_i__0 I1[9]
load net next_pc0_i__2_n_23 -attr @rip(#000000) O[8] -pin next_pc0_i__2 O[8] -pin next_pc_i__0 I1[8]
load net next_pc0_i__2_n_24 -attr @rip(#000000) O[7] -pin next_pc0_i__2 O[7] -pin next_pc_i__0 I1[7]
load net next_pc0_i__2_n_25 -attr @rip(#000000) O[6] -pin next_pc0_i__2 O[6] -pin next_pc_i__0 I1[6]
load net next_pc0_i__2_n_26 -attr @rip(#000000) O[5] -pin next_pc0_i__2 O[5] -pin next_pc_i__0 I1[5]
load net next_pc0_i__2_n_27 -attr @rip(#000000) O[4] -pin next_pc0_i__2 O[4] -pin next_pc_i__0 I1[4]
load net next_pc0_i__2_n_28 -attr @rip(#000000) O[3] -pin next_pc0_i__2 O[3] -pin next_pc_i__0 I1[3]
load net next_pc0_i__2_n_29 -attr @rip(#000000) O[2] -pin next_pc0_i__2 O[2] -pin next_pc_i__0 I1[2]
load net next_pc0_i__2_n_3 -attr @rip(#000000) O[28] -pin next_pc0_i__2 O[28] -pin next_pc_i__0 I1[28]
load net next_pc0_i__2_n_30 -attr @rip(#000000) O[1] -pin next_pc0_i__2 O[1] -pin next_pc_i__0 I1[1]
load net next_pc0_i__2_n_31 -attr @rip(#000000) O[0] -pin next_pc0_i__2 O[0] -pin next_pc_i__0 I1[0]
load net next_pc0_i__2_n_4 -attr @rip(#000000) O[27] -pin next_pc0_i__2 O[27] -pin next_pc_i__0 I1[27]
load net next_pc0_i__2_n_5 -attr @rip(#000000) O[26] -pin next_pc0_i__2 O[26] -pin next_pc_i__0 I1[26]
load net next_pc0_i__2_n_6 -attr @rip(#000000) O[25] -pin next_pc0_i__2 O[25] -pin next_pc_i__0 I1[25]
load net next_pc0_i__2_n_7 -attr @rip(#000000) O[24] -pin next_pc0_i__2 O[24] -pin next_pc_i__0 I1[24]
load net next_pc0_i__2_n_8 -attr @rip(#000000) O[23] -pin next_pc0_i__2 O[23] -pin next_pc_i__0 I1[23]
load net next_pc0_i__2_n_9 -attr @rip(#000000) O[22] -pin next_pc0_i__2 O[22] -pin next_pc_i__0 I1[22]
load net next_pc1[0] -attr @rip(#000000) O[0] -pin next_pc0_i__1 I1[0] -pin next_pc1_i__0 O[0]
load net next_pc1[10] -attr @rip(#000000) O[10] -pin next_pc0_i__1 I1[10] -pin next_pc1_i__0 O[10]
load net next_pc1[11] -attr @rip(#000000) O[11] -pin next_pc0_i__1 I1[11] -pin next_pc1_i__0 O[11]
load net next_pc1[12] -attr @rip(#000000) O[12] -pin next_pc0_i__1 I1[12] -pin next_pc1_i__0 O[12]
load net next_pc1[13] -attr @rip(#000000) O[13] -pin next_pc0_i__1 I1[13] -pin next_pc1_i__0 O[13]
load net next_pc1[14] -attr @rip(#000000) O[14] -pin next_pc0_i__1 I1[14] -pin next_pc1_i__0 O[14]
load net next_pc1[15] -attr @rip(#000000) O[15] -pin next_pc0_i__1 I1[15] -pin next_pc1_i__0 O[15]
load net next_pc1[16] -attr @rip(#000000) O[16] -pin next_pc0_i__1 I1[16] -pin next_pc1_i__0 O[16]
load net next_pc1[17] -attr @rip(#000000) O[17] -pin next_pc0_i__1 I1[17] -pin next_pc1_i__0 O[17]
load net next_pc1[18] -attr @rip(#000000) O[18] -pin next_pc0_i__1 I1[18] -pin next_pc1_i__0 O[18]
load net next_pc1[19] -attr @rip(#000000) O[19] -pin next_pc0_i__1 I1[19] -pin next_pc1_i__0 O[19]
load net next_pc1[1] -attr @rip(#000000) O[1] -pin next_pc0_i__1 I1[1] -pin next_pc1_i__0 O[1]
load net next_pc1[20] -attr @rip(#000000) O[20] -pin next_pc0_i__1 I1[20] -pin next_pc1_i__0 O[20]
load net next_pc1[21] -attr @rip(#000000) O[21] -pin next_pc0_i__1 I1[21] -pin next_pc1_i__0 O[21]
load net next_pc1[22] -attr @rip(#000000) O[22] -pin next_pc0_i__1 I1[22] -pin next_pc1_i__0 O[22]
load net next_pc1[23] -attr @rip(#000000) O[23] -pin next_pc0_i__1 I1[23] -pin next_pc1_i__0 O[23]
load net next_pc1[24] -attr @rip(#000000) O[24] -pin next_pc0_i__1 I1[24] -pin next_pc1_i__0 O[24]
load net next_pc1[25] -attr @rip(#000000) O[25] -pin next_pc0_i__1 I1[25] -pin next_pc1_i__0 O[25]
load net next_pc1[26] -attr @rip(#000000) O[26] -pin next_pc0_i__1 I1[26] -pin next_pc1_i__0 O[26]
load net next_pc1[27] -attr @rip(#000000) O[27] -pin next_pc0_i__1 I1[27] -pin next_pc1_i__0 O[27]
load net next_pc1[28] -attr @rip(#000000) O[28] -pin next_pc0_i__1 I1[28] -pin next_pc1_i__0 O[28]
load net next_pc1[29] -attr @rip(#000000) O[29] -pin next_pc0_i__1 I1[29] -pin next_pc1_i__0 O[29]
load net next_pc1[2] -attr @rip(#000000) O[2] -pin next_pc0_i__1 I1[2] -pin next_pc1_i__0 O[2]
load net next_pc1[30] -attr @rip(#000000) O[30] -pin next_pc0_i__1 I1[30] -pin next_pc1_i__0 O[30]
load net next_pc1[31] -attr @rip(#000000) O[31] -pin next_pc0_i__1 I1[31] -pin next_pc1_i__0 O[31]
load net next_pc1[3] -attr @rip(#000000) O[3] -pin next_pc0_i__1 I1[3] -pin next_pc1_i__0 O[3]
load net next_pc1[4] -attr @rip(#000000) O[4] -pin next_pc0_i__1 I1[4] -pin next_pc1_i__0 O[4]
load net next_pc1[5] -attr @rip(#000000) O[5] -pin next_pc0_i__1 I1[5] -pin next_pc1_i__0 O[5]
load net next_pc1[6] -attr @rip(#000000) O[6] -pin next_pc0_i__1 I1[6] -pin next_pc1_i__0 O[6]
load net next_pc1[7] -attr @rip(#000000) O[7] -pin next_pc0_i__1 I1[7] -pin next_pc1_i__0 O[7]
load net next_pc1[8] -attr @rip(#000000) O[8] -pin next_pc0_i__1 I1[8] -pin next_pc1_i__0 O[8]
load net next_pc1[9] -attr @rip(#000000) O[9] -pin next_pc0_i__1 I1[9] -pin next_pc1_i__0 O[9]
load net next_pc1_i_n_0 -attr @rip(#000000) O[63] -pin next_pc0_i I0[63] -pin next_pc1_i O[63]
load net next_pc1_i_n_1 -attr @rip(#000000) O[62] -pin next_pc0_i I0[62] -pin next_pc1_i O[62]
load net next_pc1_i_n_10 -attr @rip(#000000) O[53] -pin next_pc0_i I0[53] -pin next_pc1_i O[53]
load net next_pc1_i_n_11 -attr @rip(#000000) O[52] -pin next_pc0_i I0[52] -pin next_pc1_i O[52]
load net next_pc1_i_n_12 -attr @rip(#000000) O[51] -pin next_pc0_i I0[51] -pin next_pc1_i O[51]
load net next_pc1_i_n_13 -attr @rip(#000000) O[50] -pin next_pc0_i I0[50] -pin next_pc1_i O[50]
load net next_pc1_i_n_14 -attr @rip(#000000) O[49] -pin next_pc0_i I0[49] -pin next_pc1_i O[49]
load net next_pc1_i_n_15 -attr @rip(#000000) O[48] -pin next_pc0_i I0[48] -pin next_pc1_i O[48]
load net next_pc1_i_n_16 -attr @rip(#000000) O[47] -pin next_pc0_i I0[47] -pin next_pc1_i O[47]
load net next_pc1_i_n_17 -attr @rip(#000000) O[46] -pin next_pc0_i I0[46] -pin next_pc1_i O[46]
load net next_pc1_i_n_18 -attr @rip(#000000) O[45] -pin next_pc0_i I0[45] -pin next_pc1_i O[45]
load net next_pc1_i_n_19 -attr @rip(#000000) O[44] -pin next_pc0_i I0[44] -pin next_pc1_i O[44]
load net next_pc1_i_n_2 -attr @rip(#000000) O[61] -pin next_pc0_i I0[61] -pin next_pc1_i O[61]
load net next_pc1_i_n_20 -attr @rip(#000000) O[43] -pin next_pc0_i I0[43] -pin next_pc1_i O[43]
load net next_pc1_i_n_21 -attr @rip(#000000) O[42] -pin next_pc0_i I0[42] -pin next_pc1_i O[42]
load net next_pc1_i_n_22 -attr @rip(#000000) O[41] -pin next_pc0_i I0[41] -pin next_pc1_i O[41]
load net next_pc1_i_n_23 -attr @rip(#000000) O[40] -pin next_pc0_i I0[40] -pin next_pc1_i O[40]
load net next_pc1_i_n_24 -attr @rip(#000000) O[39] -pin next_pc0_i I0[39] -pin next_pc1_i O[39]
load net next_pc1_i_n_25 -attr @rip(#000000) O[38] -pin next_pc0_i I0[38] -pin next_pc1_i O[38]
load net next_pc1_i_n_26 -attr @rip(#000000) O[37] -pin next_pc0_i I0[37] -pin next_pc1_i O[37]
load net next_pc1_i_n_27 -attr @rip(#000000) O[36] -pin next_pc0_i I0[36] -pin next_pc1_i O[36]
load net next_pc1_i_n_28 -attr @rip(#000000) O[35] -pin next_pc0_i I0[35] -pin next_pc1_i O[35]
load net next_pc1_i_n_29 -attr @rip(#000000) O[34] -pin next_pc0_i I0[34] -pin next_pc1_i O[34]
load net next_pc1_i_n_3 -attr @rip(#000000) O[60] -pin next_pc0_i I0[60] -pin next_pc1_i O[60]
load net next_pc1_i_n_30 -attr @rip(#000000) O[33] -pin next_pc0_i I0[33] -pin next_pc1_i O[33]
load net next_pc1_i_n_31 -attr @rip(#000000) O[32] -pin next_pc0_i I0[32] -pin next_pc1_i O[32]
load net next_pc1_i_n_32 -attr @rip(#000000) O[31] -pin next_pc0_i I0[31] -pin next_pc1_i O[31]
load net next_pc1_i_n_33 -attr @rip(#000000) O[30] -pin next_pc0_i I0[30] -pin next_pc1_i O[30]
load net next_pc1_i_n_34 -attr @rip(#000000) O[29] -pin next_pc0_i I0[29] -pin next_pc1_i O[29]
load net next_pc1_i_n_35 -attr @rip(#000000) O[28] -pin next_pc0_i I0[28] -pin next_pc1_i O[28]
load net next_pc1_i_n_36 -attr @rip(#000000) O[27] -pin next_pc0_i I0[27] -pin next_pc1_i O[27]
load net next_pc1_i_n_37 -attr @rip(#000000) O[26] -pin next_pc0_i I0[26] -pin next_pc1_i O[26]
load net next_pc1_i_n_38 -attr @rip(#000000) O[25] -pin next_pc0_i I0[25] -pin next_pc1_i O[25]
load net next_pc1_i_n_39 -attr @rip(#000000) O[24] -pin next_pc0_i I0[24] -pin next_pc1_i O[24]
load net next_pc1_i_n_4 -attr @rip(#000000) O[59] -pin next_pc0_i I0[59] -pin next_pc1_i O[59]
load net next_pc1_i_n_40 -attr @rip(#000000) O[23] -pin next_pc0_i I0[23] -pin next_pc1_i O[23]
load net next_pc1_i_n_41 -attr @rip(#000000) O[22] -pin next_pc0_i I0[22] -pin next_pc1_i O[22]
load net next_pc1_i_n_42 -attr @rip(#000000) O[21] -pin next_pc0_i I0[21] -pin next_pc1_i O[21]
load net next_pc1_i_n_43 -attr @rip(#000000) O[20] -pin next_pc0_i I0[20] -pin next_pc1_i O[20]
load net next_pc1_i_n_44 -attr @rip(#000000) O[19] -pin next_pc0_i I0[19] -pin next_pc1_i O[19]
load net next_pc1_i_n_45 -attr @rip(#000000) O[18] -pin next_pc0_i I0[18] -pin next_pc1_i O[18]
load net next_pc1_i_n_46 -attr @rip(#000000) O[17] -pin next_pc0_i I0[17] -pin next_pc1_i O[17]
load net next_pc1_i_n_47 -attr @rip(#000000) O[16] -pin next_pc0_i I0[16] -pin next_pc1_i O[16]
load net next_pc1_i_n_48 -attr @rip(#000000) O[15] -pin next_pc0_i I0[15] -pin next_pc1_i O[15]
load net next_pc1_i_n_49 -attr @rip(#000000) O[14] -pin next_pc0_i I0[14] -pin next_pc1_i O[14]
load net next_pc1_i_n_5 -attr @rip(#000000) O[58] -pin next_pc0_i I0[58] -pin next_pc1_i O[58]
load net next_pc1_i_n_50 -attr @rip(#000000) O[13] -pin next_pc0_i I0[13] -pin next_pc1_i O[13]
load net next_pc1_i_n_51 -attr @rip(#000000) O[12] -pin next_pc0_i I0[12] -pin next_pc1_i O[12]
load net next_pc1_i_n_52 -attr @rip(#000000) O[11] -pin next_pc0_i I0[11] -pin next_pc1_i O[11]
load net next_pc1_i_n_53 -attr @rip(#000000) O[10] -pin next_pc0_i I0[10] -pin next_pc1_i O[10]
load net next_pc1_i_n_54 -attr @rip(#000000) O[9] -pin next_pc0_i I0[9] -pin next_pc1_i O[9]
load net next_pc1_i_n_55 -attr @rip(#000000) O[8] -pin next_pc0_i I0[8] -pin next_pc1_i O[8]
load net next_pc1_i_n_56 -attr @rip(#000000) O[7] -pin next_pc0_i I0[7] -pin next_pc1_i O[7]
load net next_pc1_i_n_57 -attr @rip(#000000) O[6] -pin next_pc0_i I0[6] -pin next_pc1_i O[6]
load net next_pc1_i_n_58 -attr @rip(#000000) O[5] -pin next_pc0_i I0[5] -pin next_pc1_i O[5]
load net next_pc1_i_n_59 -attr @rip(#000000) O[4] -pin next_pc0_i I0[4] -pin next_pc1_i O[4]
load net next_pc1_i_n_6 -attr @rip(#000000) O[57] -pin next_pc0_i I0[57] -pin next_pc1_i O[57]
load net next_pc1_i_n_60 -attr @rip(#000000) O[3] -pin next_pc0_i I0[3] -pin next_pc1_i O[3]
load net next_pc1_i_n_61 -attr @rip(#000000) O[2] -pin next_pc0_i I0[2] -pin next_pc1_i O[2]
load net next_pc1_i_n_62 -attr @rip(#000000) O[1] -pin next_pc0_i I0[1] -pin next_pc1_i O[1]
load net next_pc1_i_n_63 -attr @rip(#000000) O[0] -pin next_pc0_i I0[0] -pin next_pc1_i O[0]
load net next_pc1_i_n_7 -attr @rip(#000000) O[56] -pin next_pc0_i I0[56] -pin next_pc1_i O[56]
load net next_pc1_i_n_8 -attr @rip(#000000) O[55] -pin next_pc0_i I0[55] -pin next_pc1_i O[55]
load net next_pc1_i_n_9 -attr @rip(#000000) O[54] -pin next_pc0_i I0[54] -pin next_pc1_i O[54]
load net next_pc1_out[0] -attr @rip(#000000) O[0] -pin next_pc_i__1 O[0] -pin next_pc_reg[63:0] D[0]
load net next_pc1_out[10] -attr @rip(#000000) O[10] -pin next_pc_i__1 O[10] -pin next_pc_reg[63:0] D[10]
load net next_pc1_out[11] -attr @rip(#000000) O[11] -pin next_pc_i__1 O[11] -pin next_pc_reg[63:0] D[11]
load net next_pc1_out[12] -attr @rip(#000000) O[12] -pin next_pc_i__1 O[12] -pin next_pc_reg[63:0] D[12]
load net next_pc1_out[13] -attr @rip(#000000) O[13] -pin next_pc_i__1 O[13] -pin next_pc_reg[63:0] D[13]
load net next_pc1_out[14] -attr @rip(#000000) O[14] -pin next_pc_i__1 O[14] -pin next_pc_reg[63:0] D[14]
load net next_pc1_out[15] -attr @rip(#000000) O[15] -pin next_pc_i__1 O[15] -pin next_pc_reg[63:0] D[15]
load net next_pc1_out[16] -attr @rip(#000000) O[16] -pin next_pc_i__1 O[16] -pin next_pc_reg[63:0] D[16]
load net next_pc1_out[17] -attr @rip(#000000) O[17] -pin next_pc_i__1 O[17] -pin next_pc_reg[63:0] D[17]
load net next_pc1_out[18] -attr @rip(#000000) O[18] -pin next_pc_i__1 O[18] -pin next_pc_reg[63:0] D[18]
load net next_pc1_out[19] -attr @rip(#000000) O[19] -pin next_pc_i__1 O[19] -pin next_pc_reg[63:0] D[19]
load net next_pc1_out[1] -attr @rip(#000000) O[1] -pin next_pc_i__1 O[1] -pin next_pc_reg[63:0] D[1]
load net next_pc1_out[20] -attr @rip(#000000) O[20] -pin next_pc_i__1 O[20] -pin next_pc_reg[63:0] D[20]
load net next_pc1_out[21] -attr @rip(#000000) O[21] -pin next_pc_i__1 O[21] -pin next_pc_reg[63:0] D[21]
load net next_pc1_out[22] -attr @rip(#000000) O[22] -pin next_pc_i__1 O[22] -pin next_pc_reg[63:0] D[22]
load net next_pc1_out[23] -attr @rip(#000000) O[23] -pin next_pc_i__1 O[23] -pin next_pc_reg[63:0] D[23]
load net next_pc1_out[24] -attr @rip(#000000) O[24] -pin next_pc_i__1 O[24] -pin next_pc_reg[63:0] D[24]
load net next_pc1_out[25] -attr @rip(#000000) O[25] -pin next_pc_i__1 O[25] -pin next_pc_reg[63:0] D[25]
load net next_pc1_out[26] -attr @rip(#000000) O[26] -pin next_pc_i__1 O[26] -pin next_pc_reg[63:0] D[26]
load net next_pc1_out[27] -attr @rip(#000000) O[27] -pin next_pc_i__1 O[27] -pin next_pc_reg[63:0] D[27]
load net next_pc1_out[28] -attr @rip(#000000) O[28] -pin next_pc_i__1 O[28] -pin next_pc_reg[63:0] D[28]
load net next_pc1_out[29] -attr @rip(#000000) O[29] -pin next_pc_i__1 O[29] -pin next_pc_reg[63:0] D[29]
load net next_pc1_out[2] -attr @rip(#000000) O[2] -pin next_pc_i__1 O[2] -pin next_pc_reg[63:0] D[2]
load net next_pc1_out[30] -attr @rip(#000000) O[30] -pin next_pc_i__1 O[30] -pin next_pc_reg[63:0] D[30]
load net next_pc1_out[31] -attr @rip(#000000) O[31] -pin next_pc_i__1 O[31] -pin next_pc_reg[63:0] D[31]
load net next_pc1_out[32] -attr @rip(#000000) O[32] -pin next_pc_i__1 O[32] -pin next_pc_reg[63:0] D[32]
load net next_pc1_out[33] -attr @rip(#000000) O[33] -pin next_pc_i__1 O[33] -pin next_pc_reg[63:0] D[33]
load net next_pc1_out[34] -attr @rip(#000000) O[34] -pin next_pc_i__1 O[34] -pin next_pc_reg[63:0] D[34]
load net next_pc1_out[35] -attr @rip(#000000) O[35] -pin next_pc_i__1 O[35] -pin next_pc_reg[63:0] D[35]
load net next_pc1_out[36] -attr @rip(#000000) O[36] -pin next_pc_i__1 O[36] -pin next_pc_reg[63:0] D[36]
load net next_pc1_out[37] -attr @rip(#000000) O[37] -pin next_pc_i__1 O[37] -pin next_pc_reg[63:0] D[37]
load net next_pc1_out[38] -attr @rip(#000000) O[38] -pin next_pc_i__1 O[38] -pin next_pc_reg[63:0] D[38]
load net next_pc1_out[39] -attr @rip(#000000) O[39] -pin next_pc_i__1 O[39] -pin next_pc_reg[63:0] D[39]
load net next_pc1_out[3] -attr @rip(#000000) O[3] -pin next_pc_i__1 O[3] -pin next_pc_reg[63:0] D[3]
load net next_pc1_out[40] -attr @rip(#000000) O[40] -pin next_pc_i__1 O[40] -pin next_pc_reg[63:0] D[40]
load net next_pc1_out[41] -attr @rip(#000000) O[41] -pin next_pc_i__1 O[41] -pin next_pc_reg[63:0] D[41]
load net next_pc1_out[42] -attr @rip(#000000) O[42] -pin next_pc_i__1 O[42] -pin next_pc_reg[63:0] D[42]
load net next_pc1_out[43] -attr @rip(#000000) O[43] -pin next_pc_i__1 O[43] -pin next_pc_reg[63:0] D[43]
load net next_pc1_out[44] -attr @rip(#000000) O[44] -pin next_pc_i__1 O[44] -pin next_pc_reg[63:0] D[44]
load net next_pc1_out[45] -attr @rip(#000000) O[45] -pin next_pc_i__1 O[45] -pin next_pc_reg[63:0] D[45]
load net next_pc1_out[46] -attr @rip(#000000) O[46] -pin next_pc_i__1 O[46] -pin next_pc_reg[63:0] D[46]
load net next_pc1_out[47] -attr @rip(#000000) O[47] -pin next_pc_i__1 O[47] -pin next_pc_reg[63:0] D[47]
load net next_pc1_out[48] -attr @rip(#000000) O[48] -pin next_pc_i__1 O[48] -pin next_pc_reg[63:0] D[48]
load net next_pc1_out[49] -attr @rip(#000000) O[49] -pin next_pc_i__1 O[49] -pin next_pc_reg[63:0] D[49]
load net next_pc1_out[4] -attr @rip(#000000) O[4] -pin next_pc_i__1 O[4] -pin next_pc_reg[63:0] D[4]
load net next_pc1_out[50] -attr @rip(#000000) O[50] -pin next_pc_i__1 O[50] -pin next_pc_reg[63:0] D[50]
load net next_pc1_out[51] -attr @rip(#000000) O[51] -pin next_pc_i__1 O[51] -pin next_pc_reg[63:0] D[51]
load net next_pc1_out[52] -attr @rip(#000000) O[52] -pin next_pc_i__1 O[52] -pin next_pc_reg[63:0] D[52]
load net next_pc1_out[53] -attr @rip(#000000) O[53] -pin next_pc_i__1 O[53] -pin next_pc_reg[63:0] D[53]
load net next_pc1_out[54] -attr @rip(#000000) O[54] -pin next_pc_i__1 O[54] -pin next_pc_reg[63:0] D[54]
load net next_pc1_out[55] -attr @rip(#000000) O[55] -pin next_pc_i__1 O[55] -pin next_pc_reg[63:0] D[55]
load net next_pc1_out[56] -attr @rip(#000000) O[56] -pin next_pc_i__1 O[56] -pin next_pc_reg[63:0] D[56]
load net next_pc1_out[57] -attr @rip(#000000) O[57] -pin next_pc_i__1 O[57] -pin next_pc_reg[63:0] D[57]
load net next_pc1_out[58] -attr @rip(#000000) O[58] -pin next_pc_i__1 O[58] -pin next_pc_reg[63:0] D[58]
load net next_pc1_out[59] -attr @rip(#000000) O[59] -pin next_pc_i__1 O[59] -pin next_pc_reg[63:0] D[59]
load net next_pc1_out[5] -attr @rip(#000000) O[5] -pin next_pc_i__1 O[5] -pin next_pc_reg[63:0] D[5]
load net next_pc1_out[60] -attr @rip(#000000) O[60] -pin next_pc_i__1 O[60] -pin next_pc_reg[63:0] D[60]
load net next_pc1_out[61] -attr @rip(#000000) O[61] -pin next_pc_i__1 O[61] -pin next_pc_reg[63:0] D[61]
load net next_pc1_out[62] -attr @rip(#000000) O[62] -pin next_pc_i__1 O[62] -pin next_pc_reg[63:0] D[62]
load net next_pc1_out[63] -attr @rip(#000000) O[63] -pin next_pc_i__1 O[63] -pin next_pc_reg[63:0] D[63]
load net next_pc1_out[6] -attr @rip(#000000) O[6] -pin next_pc_i__1 O[6] -pin next_pc_reg[63:0] D[6]
load net next_pc1_out[7] -attr @rip(#000000) O[7] -pin next_pc_i__1 O[7] -pin next_pc_reg[63:0] D[7]
load net next_pc1_out[8] -attr @rip(#000000) O[8] -pin next_pc_i__1 O[8] -pin next_pc_reg[63:0] D[8]
load net next_pc1_out[9] -attr @rip(#000000) O[9] -pin next_pc_i__1 O[9] -pin next_pc_reg[63:0] D[9]
load net next_pc[0] -attr @rip(#000000) O[0] -pin next_pc_i__0 O[0] -pin next_pc_i__1 I1[0]
load net next_pc[10] -attr @rip(#000000) O[10] -pin next_pc_i__0 O[10] -pin next_pc_i__1 I1[10]
load net next_pc[11] -attr @rip(#000000) O[11] -pin next_pc_i__0 O[11] -pin next_pc_i__1 I1[11]
load net next_pc[12] -attr @rip(#000000) O[12] -pin next_pc_i__0 O[12] -pin next_pc_i__1 I1[12]
load net next_pc[13] -attr @rip(#000000) O[13] -pin next_pc_i__0 O[13] -pin next_pc_i__1 I1[13]
load net next_pc[14] -attr @rip(#000000) O[14] -pin next_pc_i__0 O[14] -pin next_pc_i__1 I1[14]
load net next_pc[15] -attr @rip(#000000) O[15] -pin next_pc_i__0 O[15] -pin next_pc_i__1 I1[15]
load net next_pc[16] -attr @rip(#000000) O[16] -pin next_pc_i__0 O[16] -pin next_pc_i__1 I1[16]
load net next_pc[17] -attr @rip(#000000) O[17] -pin next_pc_i__0 O[17] -pin next_pc_i__1 I1[17]
load net next_pc[18] -attr @rip(#000000) O[18] -pin next_pc_i__0 O[18] -pin next_pc_i__1 I1[18]
load net next_pc[19] -attr @rip(#000000) O[19] -pin next_pc_i__0 O[19] -pin next_pc_i__1 I1[19]
load net next_pc[1] -attr @rip(#000000) O[1] -pin next_pc_i__0 O[1] -pin next_pc_i__1 I1[1]
load net next_pc[20] -attr @rip(#000000) O[20] -pin next_pc_i__0 O[20] -pin next_pc_i__1 I1[20]
load net next_pc[21] -attr @rip(#000000) O[21] -pin next_pc_i__0 O[21] -pin next_pc_i__1 I1[21]
load net next_pc[22] -attr @rip(#000000) O[22] -pin next_pc_i__0 O[22] -pin next_pc_i__1 I1[22]
load net next_pc[23] -attr @rip(#000000) O[23] -pin next_pc_i__0 O[23] -pin next_pc_i__1 I1[23]
load net next_pc[24] -attr @rip(#000000) O[24] -pin next_pc_i__0 O[24] -pin next_pc_i__1 I1[24]
load net next_pc[25] -attr @rip(#000000) O[25] -pin next_pc_i__0 O[25] -pin next_pc_i__1 I1[25]
load net next_pc[26] -attr @rip(#000000) O[26] -pin next_pc_i__0 O[26] -pin next_pc_i__1 I1[26]
load net next_pc[27] -attr @rip(#000000) O[27] -pin next_pc_i__0 O[27] -pin next_pc_i__1 I1[27]
load net next_pc[28] -attr @rip(#000000) O[28] -pin next_pc_i__0 O[28] -pin next_pc_i__1 I1[28]
load net next_pc[29] -attr @rip(#000000) O[29] -pin next_pc_i__0 O[29] -pin next_pc_i__1 I1[29]
load net next_pc[2] -attr @rip(#000000) O[2] -pin next_pc_i__0 O[2] -pin next_pc_i__1 I1[2]
load net next_pc[30] -attr @rip(#000000) O[30] -pin next_pc_i__0 O[30] -pin next_pc_i__1 I1[30]
load net next_pc[31] -attr @rip(#000000) O[31] -pin next_pc_i__0 O[31] -pin next_pc_i__1 I1[31]
load net next_pc[3] -attr @rip(#000000) O[3] -pin next_pc_i__0 O[3] -pin next_pc_i__1 I1[3]
load net next_pc[4] -attr @rip(#000000) O[4] -pin next_pc_i__0 O[4] -pin next_pc_i__1 I1[4]
load net next_pc[5] -attr @rip(#000000) O[5] -pin next_pc_i__0 O[5] -pin next_pc_i__1 I1[5]
load net next_pc[6] -attr @rip(#000000) O[6] -pin next_pc_i__0 O[6] -pin next_pc_i__1 I1[6]
load net next_pc[7] -attr @rip(#000000) O[7] -pin next_pc_i__0 O[7] -pin next_pc_i__1 I1[7]
load net next_pc[8] -attr @rip(#000000) O[8] -pin next_pc_i__0 O[8] -pin next_pc_i__1 I1[8]
load net next_pc[9] -attr @rip(#000000) O[9] -pin next_pc_i__0 O[9] -pin next_pc_i__1 I1[9]
load net next_pc__0[0] -pin next_pc_reg[63:0] Q[0] -pin pc_reg[63:0] D[0]
load net next_pc__0[10] -pin next_pc_reg[63:0] Q[10] -pin pc_reg[63:0] D[10]
load net next_pc__0[11] -pin next_pc_reg[63:0] Q[11] -pin pc_reg[63:0] D[11]
load net next_pc__0[12] -pin next_pc_reg[63:0] Q[12] -pin pc_reg[63:0] D[12]
load net next_pc__0[13] -pin next_pc_reg[63:0] Q[13] -pin pc_reg[63:0] D[13]
load net next_pc__0[14] -pin next_pc_reg[63:0] Q[14] -pin pc_reg[63:0] D[14]
load net next_pc__0[15] -pin next_pc_reg[63:0] Q[15] -pin pc_reg[63:0] D[15]
load net next_pc__0[16] -pin next_pc_reg[63:0] Q[16] -pin pc_reg[63:0] D[16]
load net next_pc__0[17] -pin next_pc_reg[63:0] Q[17] -pin pc_reg[63:0] D[17]
load net next_pc__0[18] -pin next_pc_reg[63:0] Q[18] -pin pc_reg[63:0] D[18]
load net next_pc__0[19] -pin next_pc_reg[63:0] Q[19] -pin pc_reg[63:0] D[19]
load net next_pc__0[1] -pin next_pc_reg[63:0] Q[1] -pin pc_reg[63:0] D[1]
load net next_pc__0[20] -pin next_pc_reg[63:0] Q[20] -pin pc_reg[63:0] D[20]
load net next_pc__0[21] -pin next_pc_reg[63:0] Q[21] -pin pc_reg[63:0] D[21]
load net next_pc__0[22] -pin next_pc_reg[63:0] Q[22] -pin pc_reg[63:0] D[22]
load net next_pc__0[23] -pin next_pc_reg[63:0] Q[23] -pin pc_reg[63:0] D[23]
load net next_pc__0[24] -pin next_pc_reg[63:0] Q[24] -pin pc_reg[63:0] D[24]
load net next_pc__0[25] -pin next_pc_reg[63:0] Q[25] -pin pc_reg[63:0] D[25]
load net next_pc__0[26] -pin next_pc_reg[63:0] Q[26] -pin pc_reg[63:0] D[26]
load net next_pc__0[27] -pin next_pc_reg[63:0] Q[27] -pin pc_reg[63:0] D[27]
load net next_pc__0[28] -pin next_pc_reg[63:0] Q[28] -pin pc_reg[63:0] D[28]
load net next_pc__0[29] -pin next_pc_reg[63:0] Q[29] -pin pc_reg[63:0] D[29]
load net next_pc__0[2] -pin next_pc_reg[63:0] Q[2] -pin pc_reg[63:0] D[2]
load net next_pc__0[30] -pin next_pc_reg[63:0] Q[30] -pin pc_reg[63:0] D[30]
load net next_pc__0[31] -pin next_pc_reg[63:0] Q[31] -pin pc_reg[63:0] D[31]
load net next_pc__0[32] -pin next_pc_reg[63:0] Q[32] -pin pc_reg[63:0] D[32]
load net next_pc__0[33] -pin next_pc_reg[63:0] Q[33] -pin pc_reg[63:0] D[33]
load net next_pc__0[34] -pin next_pc_reg[63:0] Q[34] -pin pc_reg[63:0] D[34]
load net next_pc__0[35] -pin next_pc_reg[63:0] Q[35] -pin pc_reg[63:0] D[35]
load net next_pc__0[36] -pin next_pc_reg[63:0] Q[36] -pin pc_reg[63:0] D[36]
load net next_pc__0[37] -pin next_pc_reg[63:0] Q[37] -pin pc_reg[63:0] D[37]
load net next_pc__0[38] -pin next_pc_reg[63:0] Q[38] -pin pc_reg[63:0] D[38]
load net next_pc__0[39] -pin next_pc_reg[63:0] Q[39] -pin pc_reg[63:0] D[39]
load net next_pc__0[3] -pin next_pc_reg[63:0] Q[3] -pin pc_reg[63:0] D[3]
load net next_pc__0[40] -pin next_pc_reg[63:0] Q[40] -pin pc_reg[63:0] D[40]
load net next_pc__0[41] -pin next_pc_reg[63:0] Q[41] -pin pc_reg[63:0] D[41]
load net next_pc__0[42] -pin next_pc_reg[63:0] Q[42] -pin pc_reg[63:0] D[42]
load net next_pc__0[43] -pin next_pc_reg[63:0] Q[43] -pin pc_reg[63:0] D[43]
load net next_pc__0[44] -pin next_pc_reg[63:0] Q[44] -pin pc_reg[63:0] D[44]
load net next_pc__0[45] -pin next_pc_reg[63:0] Q[45] -pin pc_reg[63:0] D[45]
load net next_pc__0[46] -pin next_pc_reg[63:0] Q[46] -pin pc_reg[63:0] D[46]
load net next_pc__0[47] -pin next_pc_reg[63:0] Q[47] -pin pc_reg[63:0] D[47]
load net next_pc__0[48] -pin next_pc_reg[63:0] Q[48] -pin pc_reg[63:0] D[48]
load net next_pc__0[49] -pin next_pc_reg[63:0] Q[49] -pin pc_reg[63:0] D[49]
load net next_pc__0[4] -pin next_pc_reg[63:0] Q[4] -pin pc_reg[63:0] D[4]
load net next_pc__0[50] -pin next_pc_reg[63:0] Q[50] -pin pc_reg[63:0] D[50]
load net next_pc__0[51] -pin next_pc_reg[63:0] Q[51] -pin pc_reg[63:0] D[51]
load net next_pc__0[52] -pin next_pc_reg[63:0] Q[52] -pin pc_reg[63:0] D[52]
load net next_pc__0[53] -pin next_pc_reg[63:0] Q[53] -pin pc_reg[63:0] D[53]
load net next_pc__0[54] -pin next_pc_reg[63:0] Q[54] -pin pc_reg[63:0] D[54]
load net next_pc__0[55] -pin next_pc_reg[63:0] Q[55] -pin pc_reg[63:0] D[55]
load net next_pc__0[56] -pin next_pc_reg[63:0] Q[56] -pin pc_reg[63:0] D[56]
load net next_pc__0[57] -pin next_pc_reg[63:0] Q[57] -pin pc_reg[63:0] D[57]
load net next_pc__0[58] -pin next_pc_reg[63:0] Q[58] -pin pc_reg[63:0] D[58]
load net next_pc__0[59] -pin next_pc_reg[63:0] Q[59] -pin pc_reg[63:0] D[59]
load net next_pc__0[5] -pin next_pc_reg[63:0] Q[5] -pin pc_reg[63:0] D[5]
load net next_pc__0[60] -pin next_pc_reg[63:0] Q[60] -pin pc_reg[63:0] D[60]
load net next_pc__0[61] -pin next_pc_reg[63:0] Q[61] -pin pc_reg[63:0] D[61]
load net next_pc__0[62] -pin next_pc_reg[63:0] Q[62] -pin pc_reg[63:0] D[62]
load net next_pc__0[63] -pin next_pc_reg[63:0] Q[63] -pin pc_reg[63:0] D[63]
load net next_pc__0[6] -pin next_pc_reg[63:0] Q[6] -pin pc_reg[63:0] D[6]
load net next_pc__0[7] -pin next_pc_reg[63:0] Q[7] -pin pc_reg[63:0] D[7]
load net next_pc__0[8] -pin next_pc_reg[63:0] Q[8] -pin pc_reg[63:0] D[8]
load net next_pc__0[9] -pin next_pc_reg[63:0] Q[9] -pin pc_reg[63:0] D[9]
load net next_pc_i__2_n_0 -attr @rip(#000000) O[63] -pin next_pc_i__2 O[63] -pin next_pc_reg[63:0] CE[63]
load net next_pc_i__2_n_1 -attr @rip(#000000) O[62] -pin next_pc_i__2 O[62] -pin next_pc_reg[63:0] CE[62]
load net next_pc_i__2_n_10 -attr @rip(#000000) O[53] -pin next_pc_i__2 O[53] -pin next_pc_reg[63:0] CE[53]
load net next_pc_i__2_n_11 -attr @rip(#000000) O[52] -pin next_pc_i__2 O[52] -pin next_pc_reg[63:0] CE[52]
load net next_pc_i__2_n_12 -attr @rip(#000000) O[51] -pin next_pc_i__2 O[51] -pin next_pc_reg[63:0] CE[51]
load net next_pc_i__2_n_13 -attr @rip(#000000) O[50] -pin next_pc_i__2 O[50] -pin next_pc_reg[63:0] CE[50]
load net next_pc_i__2_n_14 -attr @rip(#000000) O[49] -pin next_pc_i__2 O[49] -pin next_pc_reg[63:0] CE[49]
load net next_pc_i__2_n_15 -attr @rip(#000000) O[48] -pin next_pc_i__2 O[48] -pin next_pc_reg[63:0] CE[48]
load net next_pc_i__2_n_16 -attr @rip(#000000) O[47] -pin next_pc_i__2 O[47] -pin next_pc_reg[63:0] CE[47]
load net next_pc_i__2_n_17 -attr @rip(#000000) O[46] -pin next_pc_i__2 O[46] -pin next_pc_reg[63:0] CE[46]
load net next_pc_i__2_n_18 -attr @rip(#000000) O[45] -pin next_pc_i__2 O[45] -pin next_pc_reg[63:0] CE[45]
load net next_pc_i__2_n_19 -attr @rip(#000000) O[44] -pin next_pc_i__2 O[44] -pin next_pc_reg[63:0] CE[44]
load net next_pc_i__2_n_2 -attr @rip(#000000) O[61] -pin next_pc_i__2 O[61] -pin next_pc_reg[63:0] CE[61]
load net next_pc_i__2_n_20 -attr @rip(#000000) O[43] -pin next_pc_i__2 O[43] -pin next_pc_reg[63:0] CE[43]
load net next_pc_i__2_n_21 -attr @rip(#000000) O[42] -pin next_pc_i__2 O[42] -pin next_pc_reg[63:0] CE[42]
load net next_pc_i__2_n_22 -attr @rip(#000000) O[41] -pin next_pc_i__2 O[41] -pin next_pc_reg[63:0] CE[41]
load net next_pc_i__2_n_23 -attr @rip(#000000) O[40] -pin next_pc_i__2 O[40] -pin next_pc_reg[63:0] CE[40]
load net next_pc_i__2_n_24 -attr @rip(#000000) O[39] -pin next_pc_i__2 O[39] -pin next_pc_reg[63:0] CE[39]
load net next_pc_i__2_n_25 -attr @rip(#000000) O[38] -pin next_pc_i__2 O[38] -pin next_pc_reg[63:0] CE[38]
load net next_pc_i__2_n_26 -attr @rip(#000000) O[37] -pin next_pc_i__2 O[37] -pin next_pc_reg[63:0] CE[37]
load net next_pc_i__2_n_27 -attr @rip(#000000) O[36] -pin next_pc_i__2 O[36] -pin next_pc_reg[63:0] CE[36]
load net next_pc_i__2_n_28 -attr @rip(#000000) O[35] -pin next_pc_i__2 O[35] -pin next_pc_reg[63:0] CE[35]
load net next_pc_i__2_n_29 -attr @rip(#000000) O[34] -pin next_pc_i__2 O[34] -pin next_pc_reg[63:0] CE[34]
load net next_pc_i__2_n_3 -attr @rip(#000000) O[60] -pin next_pc_i__2 O[60] -pin next_pc_reg[63:0] CE[60]
load net next_pc_i__2_n_30 -attr @rip(#000000) O[33] -pin next_pc_i__2 O[33] -pin next_pc_reg[63:0] CE[33]
load net next_pc_i__2_n_31 -attr @rip(#000000) O[32] -pin next_pc_i__2 O[32] -pin next_pc_reg[63:0] CE[32]
load net next_pc_i__2_n_32 -attr @rip(#000000) O[31] -pin next_pc_i__2 O[31] -pin next_pc_reg[63:0] CE[31]
load net next_pc_i__2_n_33 -attr @rip(#000000) O[30] -pin next_pc_i__2 O[30] -pin next_pc_reg[63:0] CE[30]
load net next_pc_i__2_n_34 -attr @rip(#000000) O[29] -pin next_pc_i__2 O[29] -pin next_pc_reg[63:0] CE[29]
load net next_pc_i__2_n_35 -attr @rip(#000000) O[28] -pin next_pc_i__2 O[28] -pin next_pc_reg[63:0] CE[28]
load net next_pc_i__2_n_36 -attr @rip(#000000) O[27] -pin next_pc_i__2 O[27] -pin next_pc_reg[63:0] CE[27]
load net next_pc_i__2_n_37 -attr @rip(#000000) O[26] -pin next_pc_i__2 O[26] -pin next_pc_reg[63:0] CE[26]
load net next_pc_i__2_n_38 -attr @rip(#000000) O[25] -pin next_pc_i__2 O[25] -pin next_pc_reg[63:0] CE[25]
load net next_pc_i__2_n_39 -attr @rip(#000000) O[24] -pin next_pc_i__2 O[24] -pin next_pc_reg[63:0] CE[24]
load net next_pc_i__2_n_4 -attr @rip(#000000) O[59] -pin next_pc_i__2 O[59] -pin next_pc_reg[63:0] CE[59]
load net next_pc_i__2_n_40 -attr @rip(#000000) O[23] -pin next_pc_i__2 O[23] -pin next_pc_reg[63:0] CE[23]
load net next_pc_i__2_n_41 -attr @rip(#000000) O[22] -pin next_pc_i__2 O[22] -pin next_pc_reg[63:0] CE[22]
load net next_pc_i__2_n_42 -attr @rip(#000000) O[21] -pin next_pc_i__2 O[21] -pin next_pc_reg[63:0] CE[21]
load net next_pc_i__2_n_43 -attr @rip(#000000) O[20] -pin next_pc_i__2 O[20] -pin next_pc_reg[63:0] CE[20]
load net next_pc_i__2_n_44 -attr @rip(#000000) O[19] -pin next_pc_i__2 O[19] -pin next_pc_reg[63:0] CE[19]
load net next_pc_i__2_n_45 -attr @rip(#000000) O[18] -pin next_pc_i__2 O[18] -pin next_pc_reg[63:0] CE[18]
load net next_pc_i__2_n_46 -attr @rip(#000000) O[17] -pin next_pc_i__2 O[17] -pin next_pc_reg[63:0] CE[17]
load net next_pc_i__2_n_47 -attr @rip(#000000) O[16] -pin next_pc_i__2 O[16] -pin next_pc_reg[63:0] CE[16]
load net next_pc_i__2_n_48 -attr @rip(#000000) O[15] -pin next_pc_i__2 O[15] -pin next_pc_reg[63:0] CE[15]
load net next_pc_i__2_n_49 -attr @rip(#000000) O[14] -pin next_pc_i__2 O[14] -pin next_pc_reg[63:0] CE[14]
load net next_pc_i__2_n_5 -attr @rip(#000000) O[58] -pin next_pc_i__2 O[58] -pin next_pc_reg[63:0] CE[58]
load net next_pc_i__2_n_50 -attr @rip(#000000) O[13] -pin next_pc_i__2 O[13] -pin next_pc_reg[63:0] CE[13]
load net next_pc_i__2_n_51 -attr @rip(#000000) O[12] -pin next_pc_i__2 O[12] -pin next_pc_reg[63:0] CE[12]
load net next_pc_i__2_n_52 -attr @rip(#000000) O[11] -pin next_pc_i__2 O[11] -pin next_pc_reg[63:0] CE[11]
load net next_pc_i__2_n_53 -attr @rip(#000000) O[10] -pin next_pc_i__2 O[10] -pin next_pc_reg[63:0] CE[10]
load net next_pc_i__2_n_54 -attr @rip(#000000) O[9] -pin next_pc_i__2 O[9] -pin next_pc_reg[63:0] CE[9]
load net next_pc_i__2_n_55 -attr @rip(#000000) O[8] -pin next_pc_i__2 O[8] -pin next_pc_reg[63:0] CE[8]
load net next_pc_i__2_n_56 -attr @rip(#000000) O[7] -pin next_pc_i__2 O[7] -pin next_pc_reg[63:0] CE[7]
load net next_pc_i__2_n_57 -attr @rip(#000000) O[6] -pin next_pc_i__2 O[6] -pin next_pc_reg[63:0] CE[6]
load net next_pc_i__2_n_58 -attr @rip(#000000) O[5] -pin next_pc_i__2 O[5] -pin next_pc_reg[63:0] CE[5]
load net next_pc_i__2_n_59 -attr @rip(#000000) O[4] -pin next_pc_i__2 O[4] -pin next_pc_reg[63:0] CE[4]
load net next_pc_i__2_n_6 -attr @rip(#000000) O[57] -pin next_pc_i__2 O[57] -pin next_pc_reg[63:0] CE[57]
load net next_pc_i__2_n_60 -attr @rip(#000000) O[3] -pin next_pc_i__2 O[3] -pin next_pc_reg[63:0] CE[3]
load net next_pc_i__2_n_61 -attr @rip(#000000) O[2] -pin next_pc_i__2 O[2] -pin next_pc_reg[63:0] CE[2]
load net next_pc_i__2_n_62 -attr @rip(#000000) O[1] -pin next_pc_i__2 O[1] -pin next_pc_reg[63:0] CE[1]
load net next_pc_i__2_n_63 -attr @rip(#000000) O[0] -pin next_pc_i__2 O[0] -pin next_pc_reg[63:0] CE[0]
load net next_pc_i__2_n_7 -attr @rip(#000000) O[56] -pin next_pc_i__2 O[56] -pin next_pc_reg[63:0] CE[56]
load net next_pc_i__2_n_8 -attr @rip(#000000) O[55] -pin next_pc_i__2 O[55] -pin next_pc_reg[63:0] CE[55]
load net next_pc_i__2_n_9 -attr @rip(#000000) O[54] -pin next_pc_i__2 O[54] -pin next_pc_reg[63:0] CE[54]
load net next_pc_i_n_0 -attr @rip(#000000) O[63] -pin next_pc_i O[63] -pin next_pc_i__1 I0[63]
load net next_pc_i_n_1 -attr @rip(#000000) O[62] -pin next_pc_i O[62] -pin next_pc_i__1 I0[62]
load net next_pc_i_n_10 -attr @rip(#000000) O[53] -pin next_pc_i O[53] -pin next_pc_i__1 I0[53]
load net next_pc_i_n_11 -attr @rip(#000000) O[52] -pin next_pc_i O[52] -pin next_pc_i__1 I0[52]
load net next_pc_i_n_12 -attr @rip(#000000) O[51] -pin next_pc_i O[51] -pin next_pc_i__1 I0[51]
load net next_pc_i_n_13 -attr @rip(#000000) O[50] -pin next_pc_i O[50] -pin next_pc_i__1 I0[50]
load net next_pc_i_n_14 -attr @rip(#000000) O[49] -pin next_pc_i O[49] -pin next_pc_i__1 I0[49]
load net next_pc_i_n_15 -attr @rip(#000000) O[48] -pin next_pc_i O[48] -pin next_pc_i__1 I0[48]
load net next_pc_i_n_16 -attr @rip(#000000) O[47] -pin next_pc_i O[47] -pin next_pc_i__1 I0[47]
load net next_pc_i_n_17 -attr @rip(#000000) O[46] -pin next_pc_i O[46] -pin next_pc_i__1 I0[46]
load net next_pc_i_n_18 -attr @rip(#000000) O[45] -pin next_pc_i O[45] -pin next_pc_i__1 I0[45]
load net next_pc_i_n_19 -attr @rip(#000000) O[44] -pin next_pc_i O[44] -pin next_pc_i__1 I0[44]
load net next_pc_i_n_2 -attr @rip(#000000) O[61] -pin next_pc_i O[61] -pin next_pc_i__1 I0[61]
load net next_pc_i_n_20 -attr @rip(#000000) O[43] -pin next_pc_i O[43] -pin next_pc_i__1 I0[43]
load net next_pc_i_n_21 -attr @rip(#000000) O[42] -pin next_pc_i O[42] -pin next_pc_i__1 I0[42]
load net next_pc_i_n_22 -attr @rip(#000000) O[41] -pin next_pc_i O[41] -pin next_pc_i__1 I0[41]
load net next_pc_i_n_23 -attr @rip(#000000) O[40] -pin next_pc_i O[40] -pin next_pc_i__1 I0[40]
load net next_pc_i_n_24 -attr @rip(#000000) O[39] -pin next_pc_i O[39] -pin next_pc_i__1 I0[39]
load net next_pc_i_n_25 -attr @rip(#000000) O[38] -pin next_pc_i O[38] -pin next_pc_i__1 I0[38]
load net next_pc_i_n_26 -attr @rip(#000000) O[37] -pin next_pc_i O[37] -pin next_pc_i__1 I0[37]
load net next_pc_i_n_27 -attr @rip(#000000) O[36] -pin next_pc_i O[36] -pin next_pc_i__1 I0[36]
load net next_pc_i_n_28 -attr @rip(#000000) O[35] -pin next_pc_i O[35] -pin next_pc_i__1 I0[35]
load net next_pc_i_n_29 -attr @rip(#000000) O[34] -pin next_pc_i O[34] -pin next_pc_i__1 I0[34]
load net next_pc_i_n_3 -attr @rip(#000000) O[60] -pin next_pc_i O[60] -pin next_pc_i__1 I0[60]
load net next_pc_i_n_30 -attr @rip(#000000) O[33] -pin next_pc_i O[33] -pin next_pc_i__1 I0[33]
load net next_pc_i_n_31 -attr @rip(#000000) O[32] -pin next_pc_i O[32] -pin next_pc_i__1 I0[32]
load net next_pc_i_n_32 -attr @rip(#000000) O[31] -pin next_pc_i O[31] -pin next_pc_i__1 I0[31]
load net next_pc_i_n_33 -attr @rip(#000000) O[30] -pin next_pc_i O[30] -pin next_pc_i__1 I0[30]
load net next_pc_i_n_34 -attr @rip(#000000) O[29] -pin next_pc_i O[29] -pin next_pc_i__1 I0[29]
load net next_pc_i_n_35 -attr @rip(#000000) O[28] -pin next_pc_i O[28] -pin next_pc_i__1 I0[28]
load net next_pc_i_n_36 -attr @rip(#000000) O[27] -pin next_pc_i O[27] -pin next_pc_i__1 I0[27]
load net next_pc_i_n_37 -attr @rip(#000000) O[26] -pin next_pc_i O[26] -pin next_pc_i__1 I0[26]
load net next_pc_i_n_38 -attr @rip(#000000) O[25] -pin next_pc_i O[25] -pin next_pc_i__1 I0[25]
load net next_pc_i_n_39 -attr @rip(#000000) O[24] -pin next_pc_i O[24] -pin next_pc_i__1 I0[24]
load net next_pc_i_n_4 -attr @rip(#000000) O[59] -pin next_pc_i O[59] -pin next_pc_i__1 I0[59]
load net next_pc_i_n_40 -attr @rip(#000000) O[23] -pin next_pc_i O[23] -pin next_pc_i__1 I0[23]
load net next_pc_i_n_41 -attr @rip(#000000) O[22] -pin next_pc_i O[22] -pin next_pc_i__1 I0[22]
load net next_pc_i_n_42 -attr @rip(#000000) O[21] -pin next_pc_i O[21] -pin next_pc_i__1 I0[21]
load net next_pc_i_n_43 -attr @rip(#000000) O[20] -pin next_pc_i O[20] -pin next_pc_i__1 I0[20]
load net next_pc_i_n_44 -attr @rip(#000000) O[19] -pin next_pc_i O[19] -pin next_pc_i__1 I0[19]
load net next_pc_i_n_45 -attr @rip(#000000) O[18] -pin next_pc_i O[18] -pin next_pc_i__1 I0[18]
load net next_pc_i_n_46 -attr @rip(#000000) O[17] -pin next_pc_i O[17] -pin next_pc_i__1 I0[17]
load net next_pc_i_n_47 -attr @rip(#000000) O[16] -pin next_pc_i O[16] -pin next_pc_i__1 I0[16]
load net next_pc_i_n_48 -attr @rip(#000000) O[15] -pin next_pc_i O[15] -pin next_pc_i__1 I0[15]
load net next_pc_i_n_49 -attr @rip(#000000) O[14] -pin next_pc_i O[14] -pin next_pc_i__1 I0[14]
load net next_pc_i_n_5 -attr @rip(#000000) O[58] -pin next_pc_i O[58] -pin next_pc_i__1 I0[58]
load net next_pc_i_n_50 -attr @rip(#000000) O[13] -pin next_pc_i O[13] -pin next_pc_i__1 I0[13]
load net next_pc_i_n_51 -attr @rip(#000000) O[12] -pin next_pc_i O[12] -pin next_pc_i__1 I0[12]
load net next_pc_i_n_52 -attr @rip(#000000) O[11] -pin next_pc_i O[11] -pin next_pc_i__1 I0[11]
load net next_pc_i_n_53 -attr @rip(#000000) O[10] -pin next_pc_i O[10] -pin next_pc_i__1 I0[10]
load net next_pc_i_n_54 -attr @rip(#000000) O[9] -pin next_pc_i O[9] -pin next_pc_i__1 I0[9]
load net next_pc_i_n_55 -attr @rip(#000000) O[8] -pin next_pc_i O[8] -pin next_pc_i__1 I0[8]
load net next_pc_i_n_56 -attr @rip(#000000) O[7] -pin next_pc_i O[7] -pin next_pc_i__1 I0[7]
load net next_pc_i_n_57 -attr @rip(#000000) O[6] -pin next_pc_i O[6] -pin next_pc_i__1 I0[6]
load net next_pc_i_n_58 -attr @rip(#000000) O[5] -pin next_pc_i O[5] -pin next_pc_i__1 I0[5]
load net next_pc_i_n_59 -attr @rip(#000000) O[4] -pin next_pc_i O[4] -pin next_pc_i__1 I0[4]
load net next_pc_i_n_6 -attr @rip(#000000) O[57] -pin next_pc_i O[57] -pin next_pc_i__1 I0[57]
load net next_pc_i_n_60 -attr @rip(#000000) O[3] -pin next_pc_i O[3] -pin next_pc_i__1 I0[3]
load net next_pc_i_n_61 -attr @rip(#000000) O[2] -pin next_pc_i O[2] -pin next_pc_i__1 I0[2]
load net next_pc_i_n_62 -attr @rip(#000000) O[1] -pin next_pc_i O[1] -pin next_pc_i__1 I0[1]
load net next_pc_i_n_63 -attr @rip(#000000) O[0] -pin next_pc_i O[0] -pin next_pc_i__1 I0[0]
load net next_pc_i_n_7 -attr @rip(#000000) O[56] -pin next_pc_i O[56] -pin next_pc_i__1 I0[56]
load net next_pc_i_n_8 -attr @rip(#000000) O[55] -pin next_pc_i O[55] -pin next_pc_i__1 I0[55]
load net next_pc_i_n_9 -attr @rip(#000000) O[54] -pin next_pc_i O[54] -pin next_pc_i__1 I0[54]
load net p_0_in[0] -pin addrb_i I0[0] -pin next_pc0_i__0 I0[32] -pin next_pc1_i I0[32] -pin pc_reg[63:0] Q[32]
load net p_0_in[10] -pin addrb_i I0[10] -pin next_pc0_i__0 I0[42] -pin next_pc1_i I0[42] -pin pc_reg[63:0] Q[42]
load net p_0_in[11] -pin addrb_i I0[11] -pin next_pc0_i__0 I0[43] -pin next_pc1_i I0[43] -pin pc_reg[63:0] Q[43]
load net p_0_in[12] -pin addrb_i I0[12] -pin next_pc0_i__0 I0[44] -pin next_pc1_i I0[44] -pin pc_reg[63:0] Q[44]
load net p_0_in[13] -pin addrb_i I0[13] -pin next_pc0_i__0 I0[45] -pin next_pc1_i I0[45] -pin pc_reg[63:0] Q[45]
load net p_0_in[14] -pin addrb_i I0[14] -pin next_pc0_i__0 I0[46] -pin next_pc1_i I0[46] -pin pc_reg[63:0] Q[46]
load net p_0_in[15] -pin addrb_i I0[15] -pin next_pc0_i__0 I0[47] -pin next_pc1_i I0[47] -pin pc_reg[63:0] Q[47]
load net p_0_in[16] -pin addrb_i I0[16] -pin next_pc0_i__0 I0[48] -pin next_pc1_i I0[48] -pin pc_reg[63:0] Q[48]
load net p_0_in[17] -pin addrb_i I0[17] -pin next_pc0_i__0 I0[49] -pin next_pc1_i I0[49] -pin pc_reg[63:0] Q[49]
load net p_0_in[18] -pin addrb_i I0[18] -pin next_pc0_i__0 I0[50] -pin next_pc1_i I0[50] -pin pc_reg[63:0] Q[50]
load net p_0_in[19] -pin addrb_i I0[19] -pin next_pc0_i__0 I0[51] -pin next_pc1_i I0[51] -pin pc_reg[63:0] Q[51]
load net p_0_in[1] -pin addrb_i I0[1] -pin next_pc0_i__0 I0[33] -pin next_pc1_i I0[33] -pin pc_reg[63:0] Q[33]
load net p_0_in[20] -pin addrb_i I0[20] -pin next_pc0_i__0 I0[52] -pin next_pc1_i I0[52] -pin pc_reg[63:0] Q[52]
load net p_0_in[21] -pin addrb_i I0[21] -pin next_pc0_i__0 I0[53] -pin next_pc1_i I0[53] -pin pc_reg[63:0] Q[53]
load net p_0_in[22] -pin addrb_i I0[22] -pin next_pc0_i__0 I0[54] -pin next_pc1_i I0[54] -pin pc_reg[63:0] Q[54]
load net p_0_in[23] -pin addrb_i I0[23] -pin next_pc0_i__0 I0[55] -pin next_pc1_i I0[55] -pin pc_reg[63:0] Q[55]
load net p_0_in[24] -pin addrb_i I0[24] -pin next_pc0_i__0 I0[56] -pin next_pc1_i I0[56] -pin pc_reg[63:0] Q[56]
load net p_0_in[25] -pin addrb_i I0[25] -pin next_pc0_i__0 I0[57] -pin next_pc1_i I0[57] -pin pc_reg[63:0] Q[57]
load net p_0_in[26] -pin addrb_i I0[26] -pin next_pc0_i__0 I0[58] -pin next_pc1_i I0[58] -pin pc_reg[63:0] Q[58]
load net p_0_in[27] -pin addrb_i I0[27] -pin next_pc0_i__0 I0[59] -pin next_pc1_i I0[59] -pin pc_reg[63:0] Q[59]
load net p_0_in[28] -pin addrb_i I0[28] -pin next_pc0_i__0 I0[60] -pin next_pc1_i I0[60] -pin pc_reg[63:0] Q[60]
load net p_0_in[29] -pin addrb_i I0[29] -pin next_pc0_i__0 I0[61] -pin next_pc1_i I0[61] -pin pc_reg[63:0] Q[61]
load net p_0_in[2] -pin addrb_i I0[2] -pin next_pc0_i__0 I0[34] -pin next_pc1_i I0[34] -pin pc_reg[63:0] Q[34]
load net p_0_in[30] -pin addrb_i I0[30] -pin next_pc0_i__0 I0[62] -pin next_pc1_i I0[62] -pin pc_reg[63:0] Q[62]
load net p_0_in[31] -pin addrb_i I0[31] -pin next_pc0_i__0 I0[63] -pin next_pc1_i I0[63] -pin pc_reg[63:0] Q[63]
load net p_0_in[3] -pin addrb_i I0[3] -pin next_pc0_i__0 I0[35] -pin next_pc1_i I0[35] -pin pc_reg[63:0] Q[35]
load net p_0_in[4] -pin addrb_i I0[4] -pin next_pc0_i__0 I0[36] -pin next_pc1_i I0[36] -pin pc_reg[63:0] Q[36]
load net p_0_in[5] -pin addrb_i I0[5] -pin next_pc0_i__0 I0[37] -pin next_pc1_i I0[37] -pin pc_reg[63:0] Q[37]
load net p_0_in[6] -pin addrb_i I0[6] -pin next_pc0_i__0 I0[38] -pin next_pc1_i I0[38] -pin pc_reg[63:0] Q[38]
load net p_0_in[7] -pin addrb_i I0[7] -pin next_pc0_i__0 I0[39] -pin next_pc1_i I0[39] -pin pc_reg[63:0] Q[39]
load net p_0_in[8] -pin addrb_i I0[8] -pin next_pc0_i__0 I0[40] -pin next_pc1_i I0[40] -pin pc_reg[63:0] Q[40]
load net p_0_in[9] -pin addrb_i I0[9] -pin next_pc0_i__0 I0[41] -pin next_pc1_i I0[41] -pin pc_reg[63:0] Q[41]
load net pc0 -pin pc0_i O -pin pc_reg[63:0] CE
netloc pc0 1 6 1 NJ 1030
load net pc_reg_n_32 -attr @rip(#000000) 31 -pin next_pc0_i__0 I0[31] -pin next_pc0_i__1 I0[31] -pin next_pc0_i__2 I0[31] -pin next_pc1_i I0[31] -pin pc_reg[63:0] Q[31]
load net pc_reg_n_33 -attr @rip(#000000) 30 -pin next_pc0_i__0 I0[30] -pin next_pc0_i__1 I0[30] -pin next_pc0_i__2 I0[30] -pin next_pc1_i I0[30] -pin pc_reg[63:0] Q[30]
load net pc_reg_n_34 -attr @rip(#000000) 29 -pin next_pc0_i__0 I0[29] -pin next_pc0_i__1 I0[29] -pin next_pc0_i__2 I0[29] -pin next_pc1_i I0[29] -pin pc_reg[63:0] Q[29]
load net pc_reg_n_35 -attr @rip(#000000) 28 -pin next_pc0_i__0 I0[28] -pin next_pc0_i__1 I0[28] -pin next_pc0_i__2 I0[28] -pin next_pc1_i I0[28] -pin pc_reg[63:0] Q[28]
load net pc_reg_n_36 -attr @rip(#000000) 27 -pin next_pc0_i__0 I0[27] -pin next_pc0_i__1 I0[27] -pin next_pc0_i__2 I0[27] -pin next_pc1_i I0[27] -pin pc_reg[63:0] Q[27]
load net pc_reg_n_37 -attr @rip(#000000) 26 -pin next_pc0_i__0 I0[26] -pin next_pc0_i__1 I0[26] -pin next_pc0_i__2 I0[26] -pin next_pc1_i I0[26] -pin pc_reg[63:0] Q[26]
load net pc_reg_n_38 -attr @rip(#000000) 25 -pin next_pc0_i__0 I0[25] -pin next_pc0_i__1 I0[25] -pin next_pc0_i__2 I0[25] -pin next_pc1_i I0[25] -pin pc_reg[63:0] Q[25]
load net pc_reg_n_39 -attr @rip(#000000) 24 -pin next_pc0_i__0 I0[24] -pin next_pc0_i__1 I0[24] -pin next_pc0_i__2 I0[24] -pin next_pc1_i I0[24] -pin pc_reg[63:0] Q[24]
load net pc_reg_n_40 -attr @rip(#000000) 23 -pin next_pc0_i__0 I0[23] -pin next_pc0_i__1 I0[23] -pin next_pc0_i__2 I0[23] -pin next_pc1_i I0[23] -pin pc_reg[63:0] Q[23]
load net pc_reg_n_41 -attr @rip(#000000) 22 -pin next_pc0_i__0 I0[22] -pin next_pc0_i__1 I0[22] -pin next_pc0_i__2 I0[22] -pin next_pc1_i I0[22] -pin pc_reg[63:0] Q[22]
load net pc_reg_n_42 -attr @rip(#000000) 21 -pin next_pc0_i__0 I0[21] -pin next_pc0_i__1 I0[21] -pin next_pc0_i__2 I0[21] -pin next_pc1_i I0[21] -pin pc_reg[63:0] Q[21]
load net pc_reg_n_43 -attr @rip(#000000) 20 -pin next_pc0_i__0 I0[20] -pin next_pc0_i__1 I0[20] -pin next_pc0_i__2 I0[20] -pin next_pc1_i I0[20] -pin pc_reg[63:0] Q[20]
load net pc_reg_n_44 -attr @rip(#000000) 19 -pin next_pc0_i__0 I0[19] -pin next_pc0_i__1 I0[19] -pin next_pc0_i__2 I0[19] -pin next_pc1_i I0[19] -pin pc_reg[63:0] Q[19]
load net pc_reg_n_45 -attr @rip(#000000) 18 -pin next_pc0_i__0 I0[18] -pin next_pc0_i__1 I0[18] -pin next_pc0_i__2 I0[18] -pin next_pc1_i I0[18] -pin pc_reg[63:0] Q[18]
load net pc_reg_n_46 -attr @rip(#000000) 17 -pin next_pc0_i__0 I0[17] -pin next_pc0_i__1 I0[17] -pin next_pc0_i__2 I0[17] -pin next_pc1_i I0[17] -pin pc_reg[63:0] Q[17]
load net pc_reg_n_47 -attr @rip(#000000) 16 -pin next_pc0_i__0 I0[16] -pin next_pc0_i__1 I0[16] -pin next_pc0_i__2 I0[16] -pin next_pc1_i I0[16] -pin pc_reg[63:0] Q[16]
load net pc_reg_n_48 -attr @rip(#000000) 15 -pin next_pc0_i__0 I0[15] -pin next_pc0_i__1 I0[15] -pin next_pc0_i__2 I0[15] -pin next_pc1_i I0[15] -pin pc_reg[63:0] Q[15]
load net pc_reg_n_49 -attr @rip(#000000) 14 -pin next_pc0_i__0 I0[14] -pin next_pc0_i__1 I0[14] -pin next_pc0_i__2 I0[14] -pin next_pc1_i I0[14] -pin pc_reg[63:0] Q[14]
load net pc_reg_n_50 -attr @rip(#000000) 13 -pin next_pc0_i__0 I0[13] -pin next_pc0_i__1 I0[13] -pin next_pc0_i__2 I0[13] -pin next_pc1_i I0[13] -pin pc_reg[63:0] Q[13]
load net pc_reg_n_51 -attr @rip(#000000) 12 -pin next_pc0_i__0 I0[12] -pin next_pc0_i__1 I0[12] -pin next_pc0_i__2 I0[12] -pin next_pc1_i I0[12] -pin pc_reg[63:0] Q[12]
load net pc_reg_n_52 -attr @rip(#000000) 11 -pin next_pc0_i__0 I0[11] -pin next_pc0_i__1 I0[11] -pin next_pc0_i__2 I0[11] -pin next_pc1_i I0[11] -pin pc_reg[63:0] Q[11]
load net pc_reg_n_53 -attr @rip(#000000) 10 -pin next_pc0_i__0 I0[10] -pin next_pc0_i__1 I0[10] -pin next_pc0_i__2 I0[10] -pin next_pc1_i I0[10] -pin pc_reg[63:0] Q[10]
load net pc_reg_n_54 -attr @rip(#000000) 9 -pin instMem addra[9] -pin next_pc0_i__0 I0[9] -pin next_pc0_i__1 I0[9] -pin next_pc0_i__2 I0[9] -pin next_pc1_i I0[9] -pin pc_reg[63:0] Q[9]
load net pc_reg_n_55 -attr @rip(#000000) 8 -pin instMem addra[8] -pin next_pc0_i__0 I0[8] -pin next_pc0_i__1 I0[8] -pin next_pc0_i__2 I0[8] -pin next_pc1_i I0[8] -pin pc_reg[63:0] Q[8]
load net pc_reg_n_56 -attr @rip(#000000) 7 -pin instMem addra[7] -pin next_pc0_i__0 I0[7] -pin next_pc0_i__1 I0[7] -pin next_pc0_i__2 I0[7] -pin next_pc1_i I0[7] -pin pc_reg[63:0] Q[7]
load net pc_reg_n_57 -attr @rip(#000000) 6 -pin instMem addra[6] -pin next_pc0_i__0 I0[6] -pin next_pc0_i__1 I0[6] -pin next_pc0_i__2 I0[6] -pin next_pc1_i I0[6] -pin pc_reg[63:0] Q[6]
load net pc_reg_n_58 -attr @rip(#000000) 5 -pin instMem addra[5] -pin next_pc0_i__0 I0[5] -pin next_pc0_i__1 I0[5] -pin next_pc0_i__2 I0[5] -pin next_pc1_i I0[5] -pin pc_reg[63:0] Q[5]
load net pc_reg_n_59 -attr @rip(#000000) 4 -pin instMem addra[4] -pin next_pc0_i__0 I0[4] -pin next_pc0_i__1 I0[4] -pin next_pc0_i__2 I0[4] -pin next_pc1_i I0[4] -pin pc_reg[63:0] Q[4]
load net pc_reg_n_60 -attr @rip(#000000) 3 -pin instMem addra[3] -pin next_pc0_i__0 I0[3] -pin next_pc0_i__1 I0[3] -pin next_pc0_i__2 I0[3] -pin next_pc1_i I0[3] -pin pc_reg[63:0] Q[3]
load net pc_reg_n_61 -attr @rip(#000000) 2 -pin instMem addra[2] -pin next_pc0_i__0 I0[2] -pin next_pc0_i__1 I0[2] -pin next_pc0_i__2 I0[2] -pin next_pc1_i I0[2] -pin pc_reg[63:0] Q[2]
load net pc_reg_n_62 -attr @rip(#000000) 1 -pin instMem addra[1] -pin next_pc0_i__0 I0[1] -pin next_pc0_i__1 I0[1] -pin next_pc0_i__2 I0[1] -pin next_pc1_i I0[1] -pin pc_reg[63:0] Q[1]
load net pc_reg_n_63 -attr @rip(#000000) 0 -pin instMem addra[0] -pin next_pc0_i__0 I0[0] -pin next_pc0_i__1 I0[0] -pin next_pc0_i__2 I0[0] -pin next_pc1_i I0[0] -pin pc_reg[63:0] Q[0]
load net read_dataA1[0] -attr @rip(#000000) read_dataA1[0] -pin prepareInst rs1A[0] -pin regfileInst read_dataA1[0]
load net read_dataA1[10] -attr @rip(#000000) read_dataA1[10] -pin prepareInst rs1A[10] -pin regfileInst read_dataA1[10]
load net read_dataA1[11] -attr @rip(#000000) read_dataA1[11] -pin prepareInst rs1A[11] -pin regfileInst read_dataA1[11]
load net read_dataA1[12] -attr @rip(#000000) read_dataA1[12] -pin prepareInst rs1A[12] -pin regfileInst read_dataA1[12]
load net read_dataA1[13] -attr @rip(#000000) read_dataA1[13] -pin prepareInst rs1A[13] -pin regfileInst read_dataA1[13]
load net read_dataA1[14] -attr @rip(#000000) read_dataA1[14] -pin prepareInst rs1A[14] -pin regfileInst read_dataA1[14]
load net read_dataA1[15] -attr @rip(#000000) read_dataA1[15] -pin prepareInst rs1A[15] -pin regfileInst read_dataA1[15]
load net read_dataA1[16] -attr @rip(#000000) read_dataA1[16] -pin prepareInst rs1A[16] -pin regfileInst read_dataA1[16]
load net read_dataA1[17] -attr @rip(#000000) read_dataA1[17] -pin prepareInst rs1A[17] -pin regfileInst read_dataA1[17]
load net read_dataA1[18] -attr @rip(#000000) read_dataA1[18] -pin prepareInst rs1A[18] -pin regfileInst read_dataA1[18]
load net read_dataA1[19] -attr @rip(#000000) read_dataA1[19] -pin prepareInst rs1A[19] -pin regfileInst read_dataA1[19]
load net read_dataA1[1] -attr @rip(#000000) read_dataA1[1] -pin prepareInst rs1A[1] -pin regfileInst read_dataA1[1]
load net read_dataA1[20] -attr @rip(#000000) read_dataA1[20] -pin prepareInst rs1A[20] -pin regfileInst read_dataA1[20]
load net read_dataA1[21] -attr @rip(#000000) read_dataA1[21] -pin prepareInst rs1A[21] -pin regfileInst read_dataA1[21]
load net read_dataA1[22] -attr @rip(#000000) read_dataA1[22] -pin prepareInst rs1A[22] -pin regfileInst read_dataA1[22]
load net read_dataA1[23] -attr @rip(#000000) read_dataA1[23] -pin prepareInst rs1A[23] -pin regfileInst read_dataA1[23]
load net read_dataA1[24] -attr @rip(#000000) read_dataA1[24] -pin prepareInst rs1A[24] -pin regfileInst read_dataA1[24]
load net read_dataA1[25] -attr @rip(#000000) read_dataA1[25] -pin prepareInst rs1A[25] -pin regfileInst read_dataA1[25]
load net read_dataA1[26] -attr @rip(#000000) read_dataA1[26] -pin prepareInst rs1A[26] -pin regfileInst read_dataA1[26]
load net read_dataA1[27] -attr @rip(#000000) read_dataA1[27] -pin prepareInst rs1A[27] -pin regfileInst read_dataA1[27]
load net read_dataA1[28] -attr @rip(#000000) read_dataA1[28] -pin prepareInst rs1A[28] -pin regfileInst read_dataA1[28]
load net read_dataA1[29] -attr @rip(#000000) read_dataA1[29] -pin prepareInst rs1A[29] -pin regfileInst read_dataA1[29]
load net read_dataA1[2] -attr @rip(#000000) read_dataA1[2] -pin prepareInst rs1A[2] -pin regfileInst read_dataA1[2]
load net read_dataA1[30] -attr @rip(#000000) read_dataA1[30] -pin prepareInst rs1A[30] -pin regfileInst read_dataA1[30]
load net read_dataA1[31] -attr @rip(#000000) read_dataA1[31] -pin prepareInst rs1A[31] -pin regfileInst read_dataA1[31]
load net read_dataA1[32] -attr @rip(#000000) read_dataA1[32] -pin prepareInst rs1A[32] -pin regfileInst read_dataA1[32]
load net read_dataA1[33] -attr @rip(#000000) read_dataA1[33] -pin prepareInst rs1A[33] -pin regfileInst read_dataA1[33]
load net read_dataA1[34] -attr @rip(#000000) read_dataA1[34] -pin prepareInst rs1A[34] -pin regfileInst read_dataA1[34]
load net read_dataA1[35] -attr @rip(#000000) read_dataA1[35] -pin prepareInst rs1A[35] -pin regfileInst read_dataA1[35]
load net read_dataA1[36] -attr @rip(#000000) read_dataA1[36] -pin prepareInst rs1A[36] -pin regfileInst read_dataA1[36]
load net read_dataA1[37] -attr @rip(#000000) read_dataA1[37] -pin prepareInst rs1A[37] -pin regfileInst read_dataA1[37]
load net read_dataA1[38] -attr @rip(#000000) read_dataA1[38] -pin prepareInst rs1A[38] -pin regfileInst read_dataA1[38]
load net read_dataA1[39] -attr @rip(#000000) read_dataA1[39] -pin prepareInst rs1A[39] -pin regfileInst read_dataA1[39]
load net read_dataA1[3] -attr @rip(#000000) read_dataA1[3] -pin prepareInst rs1A[3] -pin regfileInst read_dataA1[3]
load net read_dataA1[40] -attr @rip(#000000) read_dataA1[40] -pin prepareInst rs1A[40] -pin regfileInst read_dataA1[40]
load net read_dataA1[41] -attr @rip(#000000) read_dataA1[41] -pin prepareInst rs1A[41] -pin regfileInst read_dataA1[41]
load net read_dataA1[42] -attr @rip(#000000) read_dataA1[42] -pin prepareInst rs1A[42] -pin regfileInst read_dataA1[42]
load net read_dataA1[43] -attr @rip(#000000) read_dataA1[43] -pin prepareInst rs1A[43] -pin regfileInst read_dataA1[43]
load net read_dataA1[44] -attr @rip(#000000) read_dataA1[44] -pin prepareInst rs1A[44] -pin regfileInst read_dataA1[44]
load net read_dataA1[45] -attr @rip(#000000) read_dataA1[45] -pin prepareInst rs1A[45] -pin regfileInst read_dataA1[45]
load net read_dataA1[46] -attr @rip(#000000) read_dataA1[46] -pin prepareInst rs1A[46] -pin regfileInst read_dataA1[46]
load net read_dataA1[47] -attr @rip(#000000) read_dataA1[47] -pin prepareInst rs1A[47] -pin regfileInst read_dataA1[47]
load net read_dataA1[48] -attr @rip(#000000) read_dataA1[48] -pin prepareInst rs1A[48] -pin regfileInst read_dataA1[48]
load net read_dataA1[49] -attr @rip(#000000) read_dataA1[49] -pin prepareInst rs1A[49] -pin regfileInst read_dataA1[49]
load net read_dataA1[4] -attr @rip(#000000) read_dataA1[4] -pin prepareInst rs1A[4] -pin regfileInst read_dataA1[4]
load net read_dataA1[50] -attr @rip(#000000) read_dataA1[50] -pin prepareInst rs1A[50] -pin regfileInst read_dataA1[50]
load net read_dataA1[51] -attr @rip(#000000) read_dataA1[51] -pin prepareInst rs1A[51] -pin regfileInst read_dataA1[51]
load net read_dataA1[52] -attr @rip(#000000) read_dataA1[52] -pin prepareInst rs1A[52] -pin regfileInst read_dataA1[52]
load net read_dataA1[53] -attr @rip(#000000) read_dataA1[53] -pin prepareInst rs1A[53] -pin regfileInst read_dataA1[53]
load net read_dataA1[54] -attr @rip(#000000) read_dataA1[54] -pin prepareInst rs1A[54] -pin regfileInst read_dataA1[54]
load net read_dataA1[55] -attr @rip(#000000) read_dataA1[55] -pin prepareInst rs1A[55] -pin regfileInst read_dataA1[55]
load net read_dataA1[56] -attr @rip(#000000) read_dataA1[56] -pin prepareInst rs1A[56] -pin regfileInst read_dataA1[56]
load net read_dataA1[57] -attr @rip(#000000) read_dataA1[57] -pin prepareInst rs1A[57] -pin regfileInst read_dataA1[57]
load net read_dataA1[58] -attr @rip(#000000) read_dataA1[58] -pin prepareInst rs1A[58] -pin regfileInst read_dataA1[58]
load net read_dataA1[59] -attr @rip(#000000) read_dataA1[59] -pin prepareInst rs1A[59] -pin regfileInst read_dataA1[59]
load net read_dataA1[5] -attr @rip(#000000) read_dataA1[5] -pin prepareInst rs1A[5] -pin regfileInst read_dataA1[5]
load net read_dataA1[60] -attr @rip(#000000) read_dataA1[60] -pin prepareInst rs1A[60] -pin regfileInst read_dataA1[60]
load net read_dataA1[61] -attr @rip(#000000) read_dataA1[61] -pin prepareInst rs1A[61] -pin regfileInst read_dataA1[61]
load net read_dataA1[62] -attr @rip(#000000) read_dataA1[62] -pin prepareInst rs1A[62] -pin regfileInst read_dataA1[62]
load net read_dataA1[63] -attr @rip(#000000) read_dataA1[63] -pin prepareInst rs1A[63] -pin regfileInst read_dataA1[63]
load net read_dataA1[6] -attr @rip(#000000) read_dataA1[6] -pin prepareInst rs1A[6] -pin regfileInst read_dataA1[6]
load net read_dataA1[7] -attr @rip(#000000) read_dataA1[7] -pin prepareInst rs1A[7] -pin regfileInst read_dataA1[7]
load net read_dataA1[8] -attr @rip(#000000) read_dataA1[8] -pin prepareInst rs1A[8] -pin regfileInst read_dataA1[8]
load net read_dataA1[9] -attr @rip(#000000) read_dataA1[9] -pin prepareInst rs1A[9] -pin regfileInst read_dataA1[9]
load net read_dataA2[0] -attr @rip(#000000) read_dataA2[0] -pin ALUOperandA_i I1[0] -pin regfileInst read_dataA2[0]
load net read_dataA2[10] -attr @rip(#000000) read_dataA2[10] -pin ALUOperandA_i I1[10] -pin regfileInst read_dataA2[10]
load net read_dataA2[11] -attr @rip(#000000) read_dataA2[11] -pin ALUOperandA_i I1[11] -pin regfileInst read_dataA2[11]
load net read_dataA2[12] -attr @rip(#000000) read_dataA2[12] -pin ALUOperandA_i I1[12] -pin regfileInst read_dataA2[12]
load net read_dataA2[13] -attr @rip(#000000) read_dataA2[13] -pin ALUOperandA_i I1[13] -pin regfileInst read_dataA2[13]
load net read_dataA2[14] -attr @rip(#000000) read_dataA2[14] -pin ALUOperandA_i I1[14] -pin regfileInst read_dataA2[14]
load net read_dataA2[15] -attr @rip(#000000) read_dataA2[15] -pin ALUOperandA_i I1[15] -pin regfileInst read_dataA2[15]
load net read_dataA2[16] -attr @rip(#000000) read_dataA2[16] -pin ALUOperandA_i I1[16] -pin regfileInst read_dataA2[16]
load net read_dataA2[17] -attr @rip(#000000) read_dataA2[17] -pin ALUOperandA_i I1[17] -pin regfileInst read_dataA2[17]
load net read_dataA2[18] -attr @rip(#000000) read_dataA2[18] -pin ALUOperandA_i I1[18] -pin regfileInst read_dataA2[18]
load net read_dataA2[19] -attr @rip(#000000) read_dataA2[19] -pin ALUOperandA_i I1[19] -pin regfileInst read_dataA2[19]
load net read_dataA2[1] -attr @rip(#000000) read_dataA2[1] -pin ALUOperandA_i I1[1] -pin regfileInst read_dataA2[1]
load net read_dataA2[20] -attr @rip(#000000) read_dataA2[20] -pin ALUOperandA_i I1[20] -pin regfileInst read_dataA2[20]
load net read_dataA2[21] -attr @rip(#000000) read_dataA2[21] -pin ALUOperandA_i I1[21] -pin regfileInst read_dataA2[21]
load net read_dataA2[22] -attr @rip(#000000) read_dataA2[22] -pin ALUOperandA_i I1[22] -pin regfileInst read_dataA2[22]
load net read_dataA2[23] -attr @rip(#000000) read_dataA2[23] -pin ALUOperandA_i I1[23] -pin regfileInst read_dataA2[23]
load net read_dataA2[24] -attr @rip(#000000) read_dataA2[24] -pin ALUOperandA_i I1[24] -pin regfileInst read_dataA2[24]
load net read_dataA2[25] -attr @rip(#000000) read_dataA2[25] -pin ALUOperandA_i I1[25] -pin regfileInst read_dataA2[25]
load net read_dataA2[26] -attr @rip(#000000) read_dataA2[26] -pin ALUOperandA_i I1[26] -pin regfileInst read_dataA2[26]
load net read_dataA2[27] -attr @rip(#000000) read_dataA2[27] -pin ALUOperandA_i I1[27] -pin regfileInst read_dataA2[27]
load net read_dataA2[28] -attr @rip(#000000) read_dataA2[28] -pin ALUOperandA_i I1[28] -pin regfileInst read_dataA2[28]
load net read_dataA2[29] -attr @rip(#000000) read_dataA2[29] -pin ALUOperandA_i I1[29] -pin regfileInst read_dataA2[29]
load net read_dataA2[2] -attr @rip(#000000) read_dataA2[2] -pin ALUOperandA_i I1[2] -pin regfileInst read_dataA2[2]
load net read_dataA2[30] -attr @rip(#000000) read_dataA2[30] -pin ALUOperandA_i I1[30] -pin regfileInst read_dataA2[30]
load net read_dataA2[31] -attr @rip(#000000) read_dataA2[31] -pin ALUOperandA_i I1[31] -pin regfileInst read_dataA2[31]
load net read_dataA2[32] -attr @rip(#000000) read_dataA2[32] -pin ALUOperandA_i I1[32] -pin regfileInst read_dataA2[32]
load net read_dataA2[33] -attr @rip(#000000) read_dataA2[33] -pin ALUOperandA_i I1[33] -pin regfileInst read_dataA2[33]
load net read_dataA2[34] -attr @rip(#000000) read_dataA2[34] -pin ALUOperandA_i I1[34] -pin regfileInst read_dataA2[34]
load net read_dataA2[35] -attr @rip(#000000) read_dataA2[35] -pin ALUOperandA_i I1[35] -pin regfileInst read_dataA2[35]
load net read_dataA2[36] -attr @rip(#000000) read_dataA2[36] -pin ALUOperandA_i I1[36] -pin regfileInst read_dataA2[36]
load net read_dataA2[37] -attr @rip(#000000) read_dataA2[37] -pin ALUOperandA_i I1[37] -pin regfileInst read_dataA2[37]
load net read_dataA2[38] -attr @rip(#000000) read_dataA2[38] -pin ALUOperandA_i I1[38] -pin regfileInst read_dataA2[38]
load net read_dataA2[39] -attr @rip(#000000) read_dataA2[39] -pin ALUOperandA_i I1[39] -pin regfileInst read_dataA2[39]
load net read_dataA2[3] -attr @rip(#000000) read_dataA2[3] -pin ALUOperandA_i I1[3] -pin regfileInst read_dataA2[3]
load net read_dataA2[40] -attr @rip(#000000) read_dataA2[40] -pin ALUOperandA_i I1[40] -pin regfileInst read_dataA2[40]
load net read_dataA2[41] -attr @rip(#000000) read_dataA2[41] -pin ALUOperandA_i I1[41] -pin regfileInst read_dataA2[41]
load net read_dataA2[42] -attr @rip(#000000) read_dataA2[42] -pin ALUOperandA_i I1[42] -pin regfileInst read_dataA2[42]
load net read_dataA2[43] -attr @rip(#000000) read_dataA2[43] -pin ALUOperandA_i I1[43] -pin regfileInst read_dataA2[43]
load net read_dataA2[44] -attr @rip(#000000) read_dataA2[44] -pin ALUOperandA_i I1[44] -pin regfileInst read_dataA2[44]
load net read_dataA2[45] -attr @rip(#000000) read_dataA2[45] -pin ALUOperandA_i I1[45] -pin regfileInst read_dataA2[45]
load net read_dataA2[46] -attr @rip(#000000) read_dataA2[46] -pin ALUOperandA_i I1[46] -pin regfileInst read_dataA2[46]
load net read_dataA2[47] -attr @rip(#000000) read_dataA2[47] -pin ALUOperandA_i I1[47] -pin regfileInst read_dataA2[47]
load net read_dataA2[48] -attr @rip(#000000) read_dataA2[48] -pin ALUOperandA_i I1[48] -pin regfileInst read_dataA2[48]
load net read_dataA2[49] -attr @rip(#000000) read_dataA2[49] -pin ALUOperandA_i I1[49] -pin regfileInst read_dataA2[49]
load net read_dataA2[4] -attr @rip(#000000) read_dataA2[4] -pin ALUOperandA_i I1[4] -pin regfileInst read_dataA2[4]
load net read_dataA2[50] -attr @rip(#000000) read_dataA2[50] -pin ALUOperandA_i I1[50] -pin regfileInst read_dataA2[50]
load net read_dataA2[51] -attr @rip(#000000) read_dataA2[51] -pin ALUOperandA_i I1[51] -pin regfileInst read_dataA2[51]
load net read_dataA2[52] -attr @rip(#000000) read_dataA2[52] -pin ALUOperandA_i I1[52] -pin regfileInst read_dataA2[52]
load net read_dataA2[53] -attr @rip(#000000) read_dataA2[53] -pin ALUOperandA_i I1[53] -pin regfileInst read_dataA2[53]
load net read_dataA2[54] -attr @rip(#000000) read_dataA2[54] -pin ALUOperandA_i I1[54] -pin regfileInst read_dataA2[54]
load net read_dataA2[55] -attr @rip(#000000) read_dataA2[55] -pin ALUOperandA_i I1[55] -pin regfileInst read_dataA2[55]
load net read_dataA2[56] -attr @rip(#000000) read_dataA2[56] -pin ALUOperandA_i I1[56] -pin regfileInst read_dataA2[56]
load net read_dataA2[57] -attr @rip(#000000) read_dataA2[57] -pin ALUOperandA_i I1[57] -pin regfileInst read_dataA2[57]
load net read_dataA2[58] -attr @rip(#000000) read_dataA2[58] -pin ALUOperandA_i I1[58] -pin regfileInst read_dataA2[58]
load net read_dataA2[59] -attr @rip(#000000) read_dataA2[59] -pin ALUOperandA_i I1[59] -pin regfileInst read_dataA2[59]
load net read_dataA2[5] -attr @rip(#000000) read_dataA2[5] -pin ALUOperandA_i I1[5] -pin regfileInst read_dataA2[5]
load net read_dataA2[60] -attr @rip(#000000) read_dataA2[60] -pin ALUOperandA_i I1[60] -pin regfileInst read_dataA2[60]
load net read_dataA2[61] -attr @rip(#000000) read_dataA2[61] -pin ALUOperandA_i I1[61] -pin regfileInst read_dataA2[61]
load net read_dataA2[62] -attr @rip(#000000) read_dataA2[62] -pin ALUOperandA_i I1[62] -pin regfileInst read_dataA2[62]
load net read_dataA2[63] -attr @rip(#000000) read_dataA2[63] -pin ALUOperandA_i I1[63] -pin regfileInst read_dataA2[63]
load net read_dataA2[6] -attr @rip(#000000) read_dataA2[6] -pin ALUOperandA_i I1[6] -pin regfileInst read_dataA2[6]
load net read_dataA2[7] -attr @rip(#000000) read_dataA2[7] -pin ALUOperandA_i I1[7] -pin regfileInst read_dataA2[7]
load net read_dataA2[8] -attr @rip(#000000) read_dataA2[8] -pin ALUOperandA_i I1[8] -pin regfileInst read_dataA2[8]
load net read_dataA2[9] -attr @rip(#000000) read_dataA2[9] -pin ALUOperandA_i I1[9] -pin regfileInst read_dataA2[9]
load net read_dataB1[0] -attr @rip(#000000) read_dataB1[0] -pin prepareInst rs1B[0] -pin regfileInst read_dataB1[0]
load net read_dataB1[10] -attr @rip(#000000) read_dataB1[10] -pin prepareInst rs1B[10] -pin regfileInst read_dataB1[10]
load net read_dataB1[11] -attr @rip(#000000) read_dataB1[11] -pin prepareInst rs1B[11] -pin regfileInst read_dataB1[11]
load net read_dataB1[12] -attr @rip(#000000) read_dataB1[12] -pin prepareInst rs1B[12] -pin regfileInst read_dataB1[12]
load net read_dataB1[13] -attr @rip(#000000) read_dataB1[13] -pin prepareInst rs1B[13] -pin regfileInst read_dataB1[13]
load net read_dataB1[14] -attr @rip(#000000) read_dataB1[14] -pin prepareInst rs1B[14] -pin regfileInst read_dataB1[14]
load net read_dataB1[15] -attr @rip(#000000) read_dataB1[15] -pin prepareInst rs1B[15] -pin regfileInst read_dataB1[15]
load net read_dataB1[16] -attr @rip(#000000) read_dataB1[16] -pin prepareInst rs1B[16] -pin regfileInst read_dataB1[16]
load net read_dataB1[17] -attr @rip(#000000) read_dataB1[17] -pin prepareInst rs1B[17] -pin regfileInst read_dataB1[17]
load net read_dataB1[18] -attr @rip(#000000) read_dataB1[18] -pin prepareInst rs1B[18] -pin regfileInst read_dataB1[18]
load net read_dataB1[19] -attr @rip(#000000) read_dataB1[19] -pin prepareInst rs1B[19] -pin regfileInst read_dataB1[19]
load net read_dataB1[1] -attr @rip(#000000) read_dataB1[1] -pin prepareInst rs1B[1] -pin regfileInst read_dataB1[1]
load net read_dataB1[20] -attr @rip(#000000) read_dataB1[20] -pin prepareInst rs1B[20] -pin regfileInst read_dataB1[20]
load net read_dataB1[21] -attr @rip(#000000) read_dataB1[21] -pin prepareInst rs1B[21] -pin regfileInst read_dataB1[21]
load net read_dataB1[22] -attr @rip(#000000) read_dataB1[22] -pin prepareInst rs1B[22] -pin regfileInst read_dataB1[22]
load net read_dataB1[23] -attr @rip(#000000) read_dataB1[23] -pin prepareInst rs1B[23] -pin regfileInst read_dataB1[23]
load net read_dataB1[24] -attr @rip(#000000) read_dataB1[24] -pin prepareInst rs1B[24] -pin regfileInst read_dataB1[24]
load net read_dataB1[25] -attr @rip(#000000) read_dataB1[25] -pin prepareInst rs1B[25] -pin regfileInst read_dataB1[25]
load net read_dataB1[26] -attr @rip(#000000) read_dataB1[26] -pin prepareInst rs1B[26] -pin regfileInst read_dataB1[26]
load net read_dataB1[27] -attr @rip(#000000) read_dataB1[27] -pin prepareInst rs1B[27] -pin regfileInst read_dataB1[27]
load net read_dataB1[28] -attr @rip(#000000) read_dataB1[28] -pin prepareInst rs1B[28] -pin regfileInst read_dataB1[28]
load net read_dataB1[29] -attr @rip(#000000) read_dataB1[29] -pin prepareInst rs1B[29] -pin regfileInst read_dataB1[29]
load net read_dataB1[2] -attr @rip(#000000) read_dataB1[2] -pin prepareInst rs1B[2] -pin regfileInst read_dataB1[2]
load net read_dataB1[30] -attr @rip(#000000) read_dataB1[30] -pin prepareInst rs1B[30] -pin regfileInst read_dataB1[30]
load net read_dataB1[31] -attr @rip(#000000) read_dataB1[31] -pin prepareInst rs1B[31] -pin regfileInst read_dataB1[31]
load net read_dataB1[32] -attr @rip(#000000) read_dataB1[32] -pin prepareInst rs1B[32] -pin regfileInst read_dataB1[32]
load net read_dataB1[33] -attr @rip(#000000) read_dataB1[33] -pin prepareInst rs1B[33] -pin regfileInst read_dataB1[33]
load net read_dataB1[34] -attr @rip(#000000) read_dataB1[34] -pin prepareInst rs1B[34] -pin regfileInst read_dataB1[34]
load net read_dataB1[35] -attr @rip(#000000) read_dataB1[35] -pin prepareInst rs1B[35] -pin regfileInst read_dataB1[35]
load net read_dataB1[36] -attr @rip(#000000) read_dataB1[36] -pin prepareInst rs1B[36] -pin regfileInst read_dataB1[36]
load net read_dataB1[37] -attr @rip(#000000) read_dataB1[37] -pin prepareInst rs1B[37] -pin regfileInst read_dataB1[37]
load net read_dataB1[38] -attr @rip(#000000) read_dataB1[38] -pin prepareInst rs1B[38] -pin regfileInst read_dataB1[38]
load net read_dataB1[39] -attr @rip(#000000) read_dataB1[39] -pin prepareInst rs1B[39] -pin regfileInst read_dataB1[39]
load net read_dataB1[3] -attr @rip(#000000) read_dataB1[3] -pin prepareInst rs1B[3] -pin regfileInst read_dataB1[3]
load net read_dataB1[40] -attr @rip(#000000) read_dataB1[40] -pin prepareInst rs1B[40] -pin regfileInst read_dataB1[40]
load net read_dataB1[41] -attr @rip(#000000) read_dataB1[41] -pin prepareInst rs1B[41] -pin regfileInst read_dataB1[41]
load net read_dataB1[42] -attr @rip(#000000) read_dataB1[42] -pin prepareInst rs1B[42] -pin regfileInst read_dataB1[42]
load net read_dataB1[43] -attr @rip(#000000) read_dataB1[43] -pin prepareInst rs1B[43] -pin regfileInst read_dataB1[43]
load net read_dataB1[44] -attr @rip(#000000) read_dataB1[44] -pin prepareInst rs1B[44] -pin regfileInst read_dataB1[44]
load net read_dataB1[45] -attr @rip(#000000) read_dataB1[45] -pin prepareInst rs1B[45] -pin regfileInst read_dataB1[45]
load net read_dataB1[46] -attr @rip(#000000) read_dataB1[46] -pin prepareInst rs1B[46] -pin regfileInst read_dataB1[46]
load net read_dataB1[47] -attr @rip(#000000) read_dataB1[47] -pin prepareInst rs1B[47] -pin regfileInst read_dataB1[47]
load net read_dataB1[48] -attr @rip(#000000) read_dataB1[48] -pin prepareInst rs1B[48] -pin regfileInst read_dataB1[48]
load net read_dataB1[49] -attr @rip(#000000) read_dataB1[49] -pin prepareInst rs1B[49] -pin regfileInst read_dataB1[49]
load net read_dataB1[4] -attr @rip(#000000) read_dataB1[4] -pin prepareInst rs1B[4] -pin regfileInst read_dataB1[4]
load net read_dataB1[50] -attr @rip(#000000) read_dataB1[50] -pin prepareInst rs1B[50] -pin regfileInst read_dataB1[50]
load net read_dataB1[51] -attr @rip(#000000) read_dataB1[51] -pin prepareInst rs1B[51] -pin regfileInst read_dataB1[51]
load net read_dataB1[52] -attr @rip(#000000) read_dataB1[52] -pin prepareInst rs1B[52] -pin regfileInst read_dataB1[52]
load net read_dataB1[53] -attr @rip(#000000) read_dataB1[53] -pin prepareInst rs1B[53] -pin regfileInst read_dataB1[53]
load net read_dataB1[54] -attr @rip(#000000) read_dataB1[54] -pin prepareInst rs1B[54] -pin regfileInst read_dataB1[54]
load net read_dataB1[55] -attr @rip(#000000) read_dataB1[55] -pin prepareInst rs1B[55] -pin regfileInst read_dataB1[55]
load net read_dataB1[56] -attr @rip(#000000) read_dataB1[56] -pin prepareInst rs1B[56] -pin regfileInst read_dataB1[56]
load net read_dataB1[57] -attr @rip(#000000) read_dataB1[57] -pin prepareInst rs1B[57] -pin regfileInst read_dataB1[57]
load net read_dataB1[58] -attr @rip(#000000) read_dataB1[58] -pin prepareInst rs1B[58] -pin regfileInst read_dataB1[58]
load net read_dataB1[59] -attr @rip(#000000) read_dataB1[59] -pin prepareInst rs1B[59] -pin regfileInst read_dataB1[59]
load net read_dataB1[5] -attr @rip(#000000) read_dataB1[5] -pin prepareInst rs1B[5] -pin regfileInst read_dataB1[5]
load net read_dataB1[60] -attr @rip(#000000) read_dataB1[60] -pin prepareInst rs1B[60] -pin regfileInst read_dataB1[60]
load net read_dataB1[61] -attr @rip(#000000) read_dataB1[61] -pin prepareInst rs1B[61] -pin regfileInst read_dataB1[61]
load net read_dataB1[62] -attr @rip(#000000) read_dataB1[62] -pin prepareInst rs1B[62] -pin regfileInst read_dataB1[62]
load net read_dataB1[63] -attr @rip(#000000) read_dataB1[63] -pin prepareInst rs1B[63] -pin regfileInst read_dataB1[63]
load net read_dataB1[6] -attr @rip(#000000) read_dataB1[6] -pin prepareInst rs1B[6] -pin regfileInst read_dataB1[6]
load net read_dataB1[7] -attr @rip(#000000) read_dataB1[7] -pin prepareInst rs1B[7] -pin regfileInst read_dataB1[7]
load net read_dataB1[8] -attr @rip(#000000) read_dataB1[8] -pin prepareInst rs1B[8] -pin regfileInst read_dataB1[8]
load net read_dataB1[9] -attr @rip(#000000) read_dataB1[9] -pin prepareInst rs1B[9] -pin regfileInst read_dataB1[9]
load net read_dataB2[0] -attr @rip(#000000) read_dataB2[0] -pin ALUOperandB_i I1[0] -pin regfileInst read_dataB2[0]
load net read_dataB2[10] -attr @rip(#000000) read_dataB2[10] -pin ALUOperandB_i I1[10] -pin regfileInst read_dataB2[10]
load net read_dataB2[11] -attr @rip(#000000) read_dataB2[11] -pin ALUOperandB_i I1[11] -pin regfileInst read_dataB2[11]
load net read_dataB2[12] -attr @rip(#000000) read_dataB2[12] -pin ALUOperandB_i I1[12] -pin regfileInst read_dataB2[12]
load net read_dataB2[13] -attr @rip(#000000) read_dataB2[13] -pin ALUOperandB_i I1[13] -pin regfileInst read_dataB2[13]
load net read_dataB2[14] -attr @rip(#000000) read_dataB2[14] -pin ALUOperandB_i I1[14] -pin regfileInst read_dataB2[14]
load net read_dataB2[15] -attr @rip(#000000) read_dataB2[15] -pin ALUOperandB_i I1[15] -pin regfileInst read_dataB2[15]
load net read_dataB2[16] -attr @rip(#000000) read_dataB2[16] -pin ALUOperandB_i I1[16] -pin regfileInst read_dataB2[16]
load net read_dataB2[17] -attr @rip(#000000) read_dataB2[17] -pin ALUOperandB_i I1[17] -pin regfileInst read_dataB2[17]
load net read_dataB2[18] -attr @rip(#000000) read_dataB2[18] -pin ALUOperandB_i I1[18] -pin regfileInst read_dataB2[18]
load net read_dataB2[19] -attr @rip(#000000) read_dataB2[19] -pin ALUOperandB_i I1[19] -pin regfileInst read_dataB2[19]
load net read_dataB2[1] -attr @rip(#000000) read_dataB2[1] -pin ALUOperandB_i I1[1] -pin regfileInst read_dataB2[1]
load net read_dataB2[20] -attr @rip(#000000) read_dataB2[20] -pin ALUOperandB_i I1[20] -pin regfileInst read_dataB2[20]
load net read_dataB2[21] -attr @rip(#000000) read_dataB2[21] -pin ALUOperandB_i I1[21] -pin regfileInst read_dataB2[21]
load net read_dataB2[22] -attr @rip(#000000) read_dataB2[22] -pin ALUOperandB_i I1[22] -pin regfileInst read_dataB2[22]
load net read_dataB2[23] -attr @rip(#000000) read_dataB2[23] -pin ALUOperandB_i I1[23] -pin regfileInst read_dataB2[23]
load net read_dataB2[24] -attr @rip(#000000) read_dataB2[24] -pin ALUOperandB_i I1[24] -pin regfileInst read_dataB2[24]
load net read_dataB2[25] -attr @rip(#000000) read_dataB2[25] -pin ALUOperandB_i I1[25] -pin regfileInst read_dataB2[25]
load net read_dataB2[26] -attr @rip(#000000) read_dataB2[26] -pin ALUOperandB_i I1[26] -pin regfileInst read_dataB2[26]
load net read_dataB2[27] -attr @rip(#000000) read_dataB2[27] -pin ALUOperandB_i I1[27] -pin regfileInst read_dataB2[27]
load net read_dataB2[28] -attr @rip(#000000) read_dataB2[28] -pin ALUOperandB_i I1[28] -pin regfileInst read_dataB2[28]
load net read_dataB2[29] -attr @rip(#000000) read_dataB2[29] -pin ALUOperandB_i I1[29] -pin regfileInst read_dataB2[29]
load net read_dataB2[2] -attr @rip(#000000) read_dataB2[2] -pin ALUOperandB_i I1[2] -pin regfileInst read_dataB2[2]
load net read_dataB2[30] -attr @rip(#000000) read_dataB2[30] -pin ALUOperandB_i I1[30] -pin regfileInst read_dataB2[30]
load net read_dataB2[31] -attr @rip(#000000) read_dataB2[31] -pin ALUOperandB_i I1[31] -pin regfileInst read_dataB2[31]
load net read_dataB2[32] -attr @rip(#000000) read_dataB2[32] -pin ALUOperandB_i I1[32] -pin regfileInst read_dataB2[32]
load net read_dataB2[33] -attr @rip(#000000) read_dataB2[33] -pin ALUOperandB_i I1[33] -pin regfileInst read_dataB2[33]
load net read_dataB2[34] -attr @rip(#000000) read_dataB2[34] -pin ALUOperandB_i I1[34] -pin regfileInst read_dataB2[34]
load net read_dataB2[35] -attr @rip(#000000) read_dataB2[35] -pin ALUOperandB_i I1[35] -pin regfileInst read_dataB2[35]
load net read_dataB2[36] -attr @rip(#000000) read_dataB2[36] -pin ALUOperandB_i I1[36] -pin regfileInst read_dataB2[36]
load net read_dataB2[37] -attr @rip(#000000) read_dataB2[37] -pin ALUOperandB_i I1[37] -pin regfileInst read_dataB2[37]
load net read_dataB2[38] -attr @rip(#000000) read_dataB2[38] -pin ALUOperandB_i I1[38] -pin regfileInst read_dataB2[38]
load net read_dataB2[39] -attr @rip(#000000) read_dataB2[39] -pin ALUOperandB_i I1[39] -pin regfileInst read_dataB2[39]
load net read_dataB2[3] -attr @rip(#000000) read_dataB2[3] -pin ALUOperandB_i I1[3] -pin regfileInst read_dataB2[3]
load net read_dataB2[40] -attr @rip(#000000) read_dataB2[40] -pin ALUOperandB_i I1[40] -pin regfileInst read_dataB2[40]
load net read_dataB2[41] -attr @rip(#000000) read_dataB2[41] -pin ALUOperandB_i I1[41] -pin regfileInst read_dataB2[41]
load net read_dataB2[42] -attr @rip(#000000) read_dataB2[42] -pin ALUOperandB_i I1[42] -pin regfileInst read_dataB2[42]
load net read_dataB2[43] -attr @rip(#000000) read_dataB2[43] -pin ALUOperandB_i I1[43] -pin regfileInst read_dataB2[43]
load net read_dataB2[44] -attr @rip(#000000) read_dataB2[44] -pin ALUOperandB_i I1[44] -pin regfileInst read_dataB2[44]
load net read_dataB2[45] -attr @rip(#000000) read_dataB2[45] -pin ALUOperandB_i I1[45] -pin regfileInst read_dataB2[45]
load net read_dataB2[46] -attr @rip(#000000) read_dataB2[46] -pin ALUOperandB_i I1[46] -pin regfileInst read_dataB2[46]
load net read_dataB2[47] -attr @rip(#000000) read_dataB2[47] -pin ALUOperandB_i I1[47] -pin regfileInst read_dataB2[47]
load net read_dataB2[48] -attr @rip(#000000) read_dataB2[48] -pin ALUOperandB_i I1[48] -pin regfileInst read_dataB2[48]
load net read_dataB2[49] -attr @rip(#000000) read_dataB2[49] -pin ALUOperandB_i I1[49] -pin regfileInst read_dataB2[49]
load net read_dataB2[4] -attr @rip(#000000) read_dataB2[4] -pin ALUOperandB_i I1[4] -pin regfileInst read_dataB2[4]
load net read_dataB2[50] -attr @rip(#000000) read_dataB2[50] -pin ALUOperandB_i I1[50] -pin regfileInst read_dataB2[50]
load net read_dataB2[51] -attr @rip(#000000) read_dataB2[51] -pin ALUOperandB_i I1[51] -pin regfileInst read_dataB2[51]
load net read_dataB2[52] -attr @rip(#000000) read_dataB2[52] -pin ALUOperandB_i I1[52] -pin regfileInst read_dataB2[52]
load net read_dataB2[53] -attr @rip(#000000) read_dataB2[53] -pin ALUOperandB_i I1[53] -pin regfileInst read_dataB2[53]
load net read_dataB2[54] -attr @rip(#000000) read_dataB2[54] -pin ALUOperandB_i I1[54] -pin regfileInst read_dataB2[54]
load net read_dataB2[55] -attr @rip(#000000) read_dataB2[55] -pin ALUOperandB_i I1[55] -pin regfileInst read_dataB2[55]
load net read_dataB2[56] -attr @rip(#000000) read_dataB2[56] -pin ALUOperandB_i I1[56] -pin regfileInst read_dataB2[56]
load net read_dataB2[57] -attr @rip(#000000) read_dataB2[57] -pin ALUOperandB_i I1[57] -pin regfileInst read_dataB2[57]
load net read_dataB2[58] -attr @rip(#000000) read_dataB2[58] -pin ALUOperandB_i I1[58] -pin regfileInst read_dataB2[58]
load net read_dataB2[59] -attr @rip(#000000) read_dataB2[59] -pin ALUOperandB_i I1[59] -pin regfileInst read_dataB2[59]
load net read_dataB2[5] -attr @rip(#000000) read_dataB2[5] -pin ALUOperandB_i I1[5] -pin regfileInst read_dataB2[5]
load net read_dataB2[60] -attr @rip(#000000) read_dataB2[60] -pin ALUOperandB_i I1[60] -pin regfileInst read_dataB2[60]
load net read_dataB2[61] -attr @rip(#000000) read_dataB2[61] -pin ALUOperandB_i I1[61] -pin regfileInst read_dataB2[61]
load net read_dataB2[62] -attr @rip(#000000) read_dataB2[62] -pin ALUOperandB_i I1[62] -pin regfileInst read_dataB2[62]
load net read_dataB2[63] -attr @rip(#000000) read_dataB2[63] -pin ALUOperandB_i I1[63] -pin regfileInst read_dataB2[63]
load net read_dataB2[6] -attr @rip(#000000) read_dataB2[6] -pin ALUOperandB_i I1[6] -pin regfileInst read_dataB2[6]
load net read_dataB2[7] -attr @rip(#000000) read_dataB2[7] -pin ALUOperandB_i I1[7] -pin regfileInst read_dataB2[7]
load net read_dataB2[8] -attr @rip(#000000) read_dataB2[8] -pin ALUOperandB_i I1[8] -pin regfileInst read_dataB2[8]
load net read_dataB2[9] -attr @rip(#000000) read_dataB2[9] -pin ALUOperandB_i I1[9] -pin regfileInst read_dataB2[9]
load net result[0] -attr @rip(#000000) result[0] -pin aluInst result[0] -pin regfileInst write_data[0] -port result[0]
load net result[10] -attr @rip(#000000) result[10] -pin aluInst result[10] -pin regfileInst write_data[10] -port result[10]
load net result[11] -attr @rip(#000000) result[11] -pin aluInst result[11] -pin regfileInst write_data[11] -port result[11]
load net result[12] -attr @rip(#000000) result[12] -pin aluInst result[12] -pin regfileInst write_data[12] -port result[12]
load net result[13] -attr @rip(#000000) result[13] -pin aluInst result[13] -pin regfileInst write_data[13] -port result[13]
load net result[14] -attr @rip(#000000) result[14] -pin aluInst result[14] -pin regfileInst write_data[14] -port result[14]
load net result[15] -attr @rip(#000000) result[15] -pin aluInst result[15] -pin regfileInst write_data[15] -port result[15]
load net result[16] -attr @rip(#000000) result[16] -pin aluInst result[16] -pin regfileInst write_data[16] -port result[16]
load net result[17] -attr @rip(#000000) result[17] -pin aluInst result[17] -pin regfileInst write_data[17] -port result[17]
load net result[18] -attr @rip(#000000) result[18] -pin aluInst result[18] -pin regfileInst write_data[18] -port result[18]
load net result[19] -attr @rip(#000000) result[19] -pin aluInst result[19] -pin regfileInst write_data[19] -port result[19]
load net result[1] -attr @rip(#000000) result[1] -pin aluInst result[1] -pin regfileInst write_data[1] -port result[1]
load net result[20] -attr @rip(#000000) result[20] -pin aluInst result[20] -pin regfileInst write_data[20] -port result[20]
load net result[21] -attr @rip(#000000) result[21] -pin aluInst result[21] -pin regfileInst write_data[21] -port result[21]
load net result[22] -attr @rip(#000000) result[22] -pin aluInst result[22] -pin regfileInst write_data[22] -port result[22]
load net result[23] -attr @rip(#000000) result[23] -pin aluInst result[23] -pin regfileInst write_data[23] -port result[23]
load net result[24] -attr @rip(#000000) result[24] -pin aluInst result[24] -pin regfileInst write_data[24] -port result[24]
load net result[25] -attr @rip(#000000) result[25] -pin aluInst result[25] -pin regfileInst write_data[25] -port result[25]
load net result[26] -attr @rip(#000000) result[26] -pin aluInst result[26] -pin regfileInst write_data[26] -port result[26]
load net result[27] -attr @rip(#000000) result[27] -pin aluInst result[27] -pin regfileInst write_data[27] -port result[27]
load net result[28] -attr @rip(#000000) result[28] -pin aluInst result[28] -pin regfileInst write_data[28] -port result[28]
load net result[29] -attr @rip(#000000) result[29] -pin aluInst result[29] -pin regfileInst write_data[29] -port result[29]
load net result[2] -attr @rip(#000000) result[2] -pin aluInst result[2] -pin regfileInst write_data[2] -port result[2]
load net result[30] -attr @rip(#000000) result[30] -pin aluInst result[30] -pin regfileInst write_data[30] -port result[30]
load net result[31] -attr @rip(#000000) result[31] -pin aluInst result[31] -pin regfileInst write_data[31] -port result[31]
load net result[32] -attr @rip(#000000) result[32] -pin aluInst result[32] -pin regfileInst write_data[32] -port result[32]
load net result[33] -attr @rip(#000000) result[33] -pin aluInst result[33] -pin regfileInst write_data[33] -port result[33]
load net result[34] -attr @rip(#000000) result[34] -pin aluInst result[34] -pin regfileInst write_data[34] -port result[34]
load net result[35] -attr @rip(#000000) result[35] -pin aluInst result[35] -pin regfileInst write_data[35] -port result[35]
load net result[36] -attr @rip(#000000) result[36] -pin aluInst result[36] -pin regfileInst write_data[36] -port result[36]
load net result[37] -attr @rip(#000000) result[37] -pin aluInst result[37] -pin regfileInst write_data[37] -port result[37]
load net result[38] -attr @rip(#000000) result[38] -pin aluInst result[38] -pin regfileInst write_data[38] -port result[38]
load net result[39] -attr @rip(#000000) result[39] -pin aluInst result[39] -pin regfileInst write_data[39] -port result[39]
load net result[3] -attr @rip(#000000) result[3] -pin aluInst result[3] -pin regfileInst write_data[3] -port result[3]
load net result[40] -attr @rip(#000000) result[40] -pin aluInst result[40] -pin regfileInst write_data[40] -port result[40]
load net result[41] -attr @rip(#000000) result[41] -pin aluInst result[41] -pin regfileInst write_data[41] -port result[41]
load net result[42] -attr @rip(#000000) result[42] -pin aluInst result[42] -pin regfileInst write_data[42] -port result[42]
load net result[43] -attr @rip(#000000) result[43] -pin aluInst result[43] -pin regfileInst write_data[43] -port result[43]
load net result[44] -attr @rip(#000000) result[44] -pin aluInst result[44] -pin regfileInst write_data[44] -port result[44]
load net result[45] -attr @rip(#000000) result[45] -pin aluInst result[45] -pin regfileInst write_data[45] -port result[45]
load net result[46] -attr @rip(#000000) result[46] -pin aluInst result[46] -pin regfileInst write_data[46] -port result[46]
load net result[47] -attr @rip(#000000) result[47] -pin aluInst result[47] -pin regfileInst write_data[47] -port result[47]
load net result[48] -attr @rip(#000000) result[48] -pin aluInst result[48] -pin regfileInst write_data[48] -port result[48]
load net result[49] -attr @rip(#000000) result[49] -pin aluInst result[49] -pin regfileInst write_data[49] -port result[49]
load net result[4] -attr @rip(#000000) result[4] -pin aluInst result[4] -pin regfileInst write_data[4] -port result[4]
load net result[50] -attr @rip(#000000) result[50] -pin aluInst result[50] -pin regfileInst write_data[50] -port result[50]
load net result[51] -attr @rip(#000000) result[51] -pin aluInst result[51] -pin regfileInst write_data[51] -port result[51]
load net result[52] -attr @rip(#000000) result[52] -pin aluInst result[52] -pin regfileInst write_data[52] -port result[52]
load net result[53] -attr @rip(#000000) result[53] -pin aluInst result[53] -pin regfileInst write_data[53] -port result[53]
load net result[54] -attr @rip(#000000) result[54] -pin aluInst result[54] -pin regfileInst write_data[54] -port result[54]
load net result[55] -attr @rip(#000000) result[55] -pin aluInst result[55] -pin regfileInst write_data[55] -port result[55]
load net result[56] -attr @rip(#000000) result[56] -pin aluInst result[56] -pin regfileInst write_data[56] -port result[56]
load net result[57] -attr @rip(#000000) result[57] -pin aluInst result[57] -pin regfileInst write_data[57] -port result[57]
load net result[58] -attr @rip(#000000) result[58] -pin aluInst result[58] -pin regfileInst write_data[58] -port result[58]
load net result[59] -attr @rip(#000000) result[59] -pin aluInst result[59] -pin regfileInst write_data[59] -port result[59]
load net result[5] -attr @rip(#000000) result[5] -pin aluInst result[5] -pin regfileInst write_data[5] -port result[5]
load net result[60] -attr @rip(#000000) result[60] -pin aluInst result[60] -pin regfileInst write_data[60] -port result[60]
load net result[61] -attr @rip(#000000) result[61] -pin aluInst result[61] -pin regfileInst write_data[61] -port result[61]
load net result[62] -attr @rip(#000000) result[62] -pin aluInst result[62] -pin regfileInst write_data[62] -port result[62]
load net result[63] -attr @rip(#000000) result[63] -pin aluInst result[63] -pin regfileInst write_data[63] -port result[63]
load net result[6] -attr @rip(#000000) result[6] -pin aluInst result[6] -pin regfileInst write_data[6] -port result[6]
load net result[7] -attr @rip(#000000) result[7] -pin aluInst result[7] -pin regfileInst write_data[7] -port result[7]
load net result[8] -attr @rip(#000000) result[8] -pin aluInst result[8] -pin regfileInst write_data[8] -port result[8]
load net result[9] -attr @rip(#000000) result[9] -pin aluInst result[9] -pin regfileInst write_data[9] -port result[9]
load net sltA -pin aluInst sltA -pin branchInst sltA
netloc sltA 1 2 13 660 290 NJ 290 NJ 290 NJ 290 NJ 290 NJ 290 NJ 290 NJ 290 NJ 290 NJ 290 NJ 290 NJ 290 5040
load net sltB -pin aluInst sltB -pin branchInst sltB
netloc sltB 1 2 13 680 310 NJ 310 NJ 310 NJ 310 NJ 310 NJ 310 NJ 310 NJ 310 NJ 310 NJ 310 NJ 310 NJ 310 5020
load net ultA -pin aluInst ultA -pin branchInst ultA
netloc ultA 1 2 13 700 330 NJ 330 NJ 330 NJ 330 NJ 330 NJ 330 NJ 330 NJ 330 NJ 330 NJ 330 NJ 330 NJ 330 5000
load net ultB -pin aluInst ultB -pin branchInst ultB
netloc ultB 1 2 13 720 350 NJ 350 NJ 350 NJ 350 NJ 350 NJ 350 NJ 350 NJ 350 3500J 450 NJ 450 NJ 450 4630J 550 4980
load netBundle @result 64 result[63] result[62] result[61] result[60] result[59] result[58] result[57] result[56] result[55] result[54] result[53] result[52] result[51] result[50] result[49] result[48] result[47] result[46] result[45] result[44] result[43] result[42] result[41] result[40] result[39] result[38] result[37] result[36] result[35] result[34] result[33] result[32] result[31] result[30] result[29] result[28] result[27] result[26] result[25] result[24] result[23] result[22] result[21] result[20] result[19] result[18] result[17] result[16] result[15] result[14] result[13] result[12] result[11] result[10] result[9] result[8] result[7] result[6] result[5] result[4] result[3] result[2] result[1] result[0] -autobundled
netbloc @result 1 10 5 3580 810 NJ 810 NJ 810 NJ 810 5060
load netBundle @ALUOperandA 64 ALUOperandA[63] ALUOperandA[62] ALUOperandA[61] ALUOperandA[60] ALUOperandA[59] ALUOperandA[58] ALUOperandA[57] ALUOperandA[56] ALUOperandA[55] ALUOperandA[54] ALUOperandA[53] ALUOperandA[52] ALUOperandA[51] ALUOperandA[50] ALUOperandA[49] ALUOperandA[48] ALUOperandA[47] ALUOperandA[46] ALUOperandA[45] ALUOperandA[44] ALUOperandA[43] ALUOperandA[42] ALUOperandA[41] ALUOperandA[40] ALUOperandA[39] ALUOperandA[38] ALUOperandA[37] ALUOperandA[36] ALUOperandA[35] ALUOperandA[34] ALUOperandA[33] ALUOperandA[32] ALUOperandA[31] ALUOperandA[30] ALUOperandA[29] ALUOperandA[28] ALUOperandA[27] ALUOperandA[26] ALUOperandA[25] ALUOperandA[24] ALUOperandA[23] ALUOperandA[22] ALUOperandA[21] ALUOperandA[20] ALUOperandA[19] ALUOperandA[18] ALUOperandA[17] ALUOperandA[16] ALUOperandA[15] ALUOperandA[14] ALUOperandA[13] ALUOperandA[12] ALUOperandA[11] ALUOperandA[10] ALUOperandA[9] ALUOperandA[8] ALUOperandA[7] ALUOperandA[6] ALUOperandA[5] ALUOperandA[4] ALUOperandA[3] ALUOperandA[2] ALUOperandA[1] ALUOperandA[0] -autobundled
netbloc @ALUOperandA 1 12 1 4350 610n
load netBundle @ALUOperandB 64 ALUOperandB[63] ALUOperandB[62] ALUOperandB[61] ALUOperandB[60] ALUOperandB[59] ALUOperandB[58] ALUOperandB[57] ALUOperandB[56] ALUOperandB[55] ALUOperandB[54] ALUOperandB[53] ALUOperandB[52] ALUOperandB[51] ALUOperandB[50] ALUOperandB[49] ALUOperandB[48] ALUOperandB[47] ALUOperandB[46] ALUOperandB[45] ALUOperandB[44] ALUOperandB[43] ALUOperandB[42] ALUOperandB[41] ALUOperandB[40] ALUOperandB[39] ALUOperandB[38] ALUOperandB[37] ALUOperandB[36] ALUOperandB[35] ALUOperandB[34] ALUOperandB[33] ALUOperandB[32] ALUOperandB[31] ALUOperandB[30] ALUOperandB[29] ALUOperandB[28] ALUOperandB[27] ALUOperandB[26] ALUOperandB[25] ALUOperandB[24] ALUOperandB[23] ALUOperandB[22] ALUOperandB[21] ALUOperandB[20] ALUOperandB[19] ALUOperandB[18] ALUOperandB[17] ALUOperandB[16] ALUOperandB[15] ALUOperandB[14] ALUOperandB[13] ALUOperandB[12] ALUOperandB[11] ALUOperandB[10] ALUOperandB[9] ALUOperandB[8] ALUOperandB[7] ALUOperandB[6] ALUOperandB[5] ALUOperandB[4] ALUOperandB[3] ALUOperandB[2] ALUOperandB[1] ALUOperandB[0] -autobundled
netbloc @ALUOperandB 1 12 1 4310 570n
load netBundle @addrb 10 addrb[9] addrb[8] addrb[7] addrb[6] addrb[5] addrb[4] addrb[3] addrb[2] addrb[1] addrb[0] -autobundled
netbloc @addrb 1 8 1 2720J 850n
load netBundle @ALUCtrl 6 ALUCtrl[5] ALUCtrl[4] ALUCtrl[3] ALUCtrl[2] ALUCtrl[1] ALUCtrl[0] -autobundled
netbloc @ALUCtrl 1 10 4 3440 390 NJ 390 NJ 390 NJ
load netBundle @ALUOpA 3 ALUOpA[2] ALUOpA[1] ALUOpA[0] -autobundled
netbloc @ALUOpA 1 10 4 3460 410 NJ 410 NJ 410 NJ
load netBundle @ALUOpB 3 ALUOpB[2] ALUOpB[1] ALUOpB[0] -autobundled
netbloc @ALUOpB 1 10 4 3480 430 NJ 430 NJ 430 NJ
load netBundle @BranchTypeA 3 BranchTypeA[2] BranchTypeA[1] BranchTypeA[0] -autobundled
netbloc @BranchTypeA 1 2 9 620 370 NJ 370 NJ 370 NJ 370 NJ 370 NJ 370 NJ 370 NJ 370 3400
load netBundle @BranchTypeB 3 BranchTypeB[2] BranchTypeB[1] BranchTypeB[0] -autobundled
netbloc @BranchTypeB 1 2 9 640 630 NJ 630 NJ 630 NJ 630 NJ 630 NJ 630 NJ 630 NJ 630 3400
load netBundle @immA 64 immA[63] immA[62] immA[61] immA[60] immA[59] immA[58] immA[57] immA[56] immA[55] immA[54] immA[53] immA[52] immA[51] immA[50] immA[49] immA[48] immA[47] immA[46] immA[45] immA[44] immA[43] immA[42] immA[41] immA[40] immA[39] immA[38] immA[37] immA[36] immA[35] immA[34] immA[33] immA[32] immA[31] immA[30] immA[29] immA[28] immA[27] immA[26] immA[25] immA[24] immA[23] immA[22] immA[21] immA[20] immA[19] immA[18] immA[17] immA[16] immA[15] immA[14] immA[13] immA[12] immA[11] immA[10] immA[9] immA[8] immA[7] immA[6] immA[5] immA[4] immA[3] immA[2] immA[1] immA[0] -autobundled
netbloc @immA 1 1 11 300 710 NJ 710 NJ 710 NJ 710 NJ 710 NJ 710 NJ 710 NJ 710 NJ 710 3420J 830 4010
load netBundle @immB 64 immB[63] immB[62] immB[61] immB[60] immB[59] immB[58] immB[57] immB[56] immB[55] immB[54] immB[53] immB[52] immB[51] immB[50] immB[49] immB[48] immB[47] immB[46] immB[45] immB[44] immB[43] immB[42] immB[41] immB[40] immB[39] immB[38] immB[37] immB[36] immB[35] immB[34] immB[33] immB[32] immB[31] immB[30] immB[29] immB[28] immB[27] immB[26] immB[25] immB[24] immB[23] immB[22] immB[21] immB[20] immB[19] immB[18] immB[17] immB[16] immB[15] immB[14] immB[13] immB[12] immB[11] immB[10] immB[9] immB[8] immB[7] immB[6] immB[5] immB[4] immB[3] immB[2] immB[1] immB[0] -autobundled
netbloc @immB 1 1 11 NJ 730 NJ 730 NJ 730 NJ 730 NJ 730 NJ 730 NJ 730 NJ 730 NJ 730 3400J 850 3990
load netBundle @instrA 32 instrA[31] instrA[30] instrA[29] instrA[28] instrA[27] instrA[26] instrA[25] instrA[24] instrA[23] instrA[22] instrA[21] instrA[20] instrA[19] instrA[18] instrA[17] instrA[16] instrA[15] instrA[14] instrA[13] instrA[12] instrA[11] instrA[10] instrA[9] instrA[8] instrA[7] instrA[6] instrA[5] instrA[4] instrA[3] instrA[2] instrA[1] instrA[0] -autobundled
netbloc @instrA 1 0 11 20 650 NJ 650 NJ 650 NJ 650 NJ 650 NJ 650 NJ 650 NJ 650 NJ 650 3050 750 3560
load netBundle @instrB 32 instrB[31] instrB[30] instrB[29] instrB[28] instrB[27] instrB[26] instrB[25] instrB[24] instrB[23] instrB[22] instrB[21] instrB[20] instrB[19] instrB[18] instrB[17] instrB[16] instrB[15] instrB[14] instrB[13] instrB[12] instrB[11] instrB[10] instrB[9] instrB[8] instrB[7] instrB[6] instrB[5] instrB[4] instrB[3] instrB[2] instrB[1] instrB[0] -autobundled
netbloc @instrB 1 0 11 20 790 NJ 790 580J 750 NJ 750 NJ 750 NJ 750 NJ 750 NJ 750 NJ 750 3030 670 3540
load netBundle @next_pc0 64 next_pc0[63] next_pc0[62] next_pc0[61] next_pc0[60] next_pc0[59] next_pc0[58] next_pc0[57] next_pc0[56] next_pc0[55] next_pc0[54] next_pc0[53] next_pc0[52] next_pc0[51] next_pc0[50] next_pc0[49] next_pc0[48] next_pc0[47] next_pc0[46] next_pc0[45] next_pc0[44] next_pc0[43] next_pc0[42] next_pc0[41] next_pc0[40] next_pc0[39] next_pc0[38] next_pc0[37] next_pc0[36] next_pc0[35] next_pc0[34] next_pc0[33] next_pc0[32] next_pc0[31] next_pc0[30] next_pc0[29] next_pc0[28] next_pc0[27] next_pc0[26] next_pc0[25] next_pc0[24] next_pc0[23] next_pc0[22] next_pc0[21] next_pc0[20] next_pc0[19] next_pc0[18] next_pc0[17] next_pc0[16] next_pc0[15] next_pc0[14] next_pc0[13] next_pc0[12] next_pc0[11] next_pc0[10] next_pc0[9] next_pc0[8] next_pc0[7] next_pc0[6] next_pc0[5] next_pc0[4] next_pc0[3] next_pc0[2] next_pc0[1] next_pc0[0] -autobundled
netbloc @next_pc0 1 3 1 1120 800n
load netBundle @next_pc0_i__0_n_ 64 next_pc0_i__0_n_0 next_pc0_i__0_n_1 next_pc0_i__0_n_2 next_pc0_i__0_n_3 next_pc0_i__0_n_4 next_pc0_i__0_n_5 next_pc0_i__0_n_6 next_pc0_i__0_n_7 next_pc0_i__0_n_8 next_pc0_i__0_n_9 next_pc0_i__0_n_10 next_pc0_i__0_n_11 next_pc0_i__0_n_12 next_pc0_i__0_n_13 next_pc0_i__0_n_14 next_pc0_i__0_n_15 next_pc0_i__0_n_16 next_pc0_i__0_n_17 next_pc0_i__0_n_18 next_pc0_i__0_n_19 next_pc0_i__0_n_20 next_pc0_i__0_n_21 next_pc0_i__0_n_22 next_pc0_i__0_n_23 next_pc0_i__0_n_24 next_pc0_i__0_n_25 next_pc0_i__0_n_26 next_pc0_i__0_n_27 next_pc0_i__0_n_28 next_pc0_i__0_n_29 next_pc0_i__0_n_30 next_pc0_i__0_n_31 next_pc0_i__0_n_32 next_pc0_i__0_n_33 next_pc0_i__0_n_34 next_pc0_i__0_n_35 next_pc0_i__0_n_36 next_pc0_i__0_n_37 next_pc0_i__0_n_38 next_pc0_i__0_n_39 next_pc0_i__0_n_40 next_pc0_i__0_n_41 next_pc0_i__0_n_42 next_pc0_i__0_n_43 next_pc0_i__0_n_44 next_pc0_i__0_n_45 next_pc0_i__0_n_46 next_pc0_i__0_n_47 next_pc0_i__0_n_48 next_pc0_i__0_n_49 next_pc0_i__0_n_50 next_pc0_i__0_n_51 next_pc0_i__0_n_52 next_pc0_i__0_n_53 next_pc0_i__0_n_54 next_pc0_i__0_n_55 next_pc0_i__0_n_56 next_pc0_i__0_n_57 next_pc0_i__0_n_58 next_pc0_i__0_n_59 next_pc0_i__0_n_60 next_pc0_i__0_n_61 next_pc0_i__0_n_62 next_pc0_i__0_n_63 -autobundled
netbloc @next_pc0_i__0_n_ 1 3 1 N 820
load netBundle @next_pc0_i__1_n_ 32 next_pc0_i__1_n_0 next_pc0_i__1_n_1 next_pc0_i__1_n_2 next_pc0_i__1_n_3 next_pc0_i__1_n_4 next_pc0_i__1_n_5 next_pc0_i__1_n_6 next_pc0_i__1_n_7 next_pc0_i__1_n_8 next_pc0_i__1_n_9 next_pc0_i__1_n_10 next_pc0_i__1_n_11 next_pc0_i__1_n_12 next_pc0_i__1_n_13 next_pc0_i__1_n_14 next_pc0_i__1_n_15 next_pc0_i__1_n_16 next_pc0_i__1_n_17 next_pc0_i__1_n_18 next_pc0_i__1_n_19 next_pc0_i__1_n_20 next_pc0_i__1_n_21 next_pc0_i__1_n_22 next_pc0_i__1_n_23 next_pc0_i__1_n_24 next_pc0_i__1_n_25 next_pc0_i__1_n_26 next_pc0_i__1_n_27 next_pc0_i__1_n_28 next_pc0_i__1_n_29 next_pc0_i__1_n_30 next_pc0_i__1_n_31 -autobundled
netbloc @next_pc0_i__1_n_ 1 3 1 1080 940n
load netBundle @next_pc0_i__2_n_ 32 next_pc0_i__2_n_0 next_pc0_i__2_n_1 next_pc0_i__2_n_2 next_pc0_i__2_n_3 next_pc0_i__2_n_4 next_pc0_i__2_n_5 next_pc0_i__2_n_6 next_pc0_i__2_n_7 next_pc0_i__2_n_8 next_pc0_i__2_n_9 next_pc0_i__2_n_10 next_pc0_i__2_n_11 next_pc0_i__2_n_12 next_pc0_i__2_n_13 next_pc0_i__2_n_14 next_pc0_i__2_n_15 next_pc0_i__2_n_16 next_pc0_i__2_n_17 next_pc0_i__2_n_18 next_pc0_i__2_n_19 next_pc0_i__2_n_20 next_pc0_i__2_n_21 next_pc0_i__2_n_22 next_pc0_i__2_n_23 next_pc0_i__2_n_24 next_pc0_i__2_n_25 next_pc0_i__2_n_26 next_pc0_i__2_n_27 next_pc0_i__2_n_28 next_pc0_i__2_n_29 next_pc0_i__2_n_30 next_pc0_i__2_n_31 -autobundled
netbloc @next_pc0_i__2_n_ 1 3 1 1140 960n
load netBundle @next_pc1_i_n_ 64 next_pc1_i_n_0 next_pc1_i_n_1 next_pc1_i_n_2 next_pc1_i_n_3 next_pc1_i_n_4 next_pc1_i_n_5 next_pc1_i_n_6 next_pc1_i_n_7 next_pc1_i_n_8 next_pc1_i_n_9 next_pc1_i_n_10 next_pc1_i_n_11 next_pc1_i_n_12 next_pc1_i_n_13 next_pc1_i_n_14 next_pc1_i_n_15 next_pc1_i_n_16 next_pc1_i_n_17 next_pc1_i_n_18 next_pc1_i_n_19 next_pc1_i_n_20 next_pc1_i_n_21 next_pc1_i_n_22 next_pc1_i_n_23 next_pc1_i_n_24 next_pc1_i_n_25 next_pc1_i_n_26 next_pc1_i_n_27 next_pc1_i_n_28 next_pc1_i_n_29 next_pc1_i_n_30 next_pc1_i_n_31 next_pc1_i_n_32 next_pc1_i_n_33 next_pc1_i_n_34 next_pc1_i_n_35 next_pc1_i_n_36 next_pc1_i_n_37 next_pc1_i_n_38 next_pc1_i_n_39 next_pc1_i_n_40 next_pc1_i_n_41 next_pc1_i_n_42 next_pc1_i_n_43 next_pc1_i_n_44 next_pc1_i_n_45 next_pc1_i_n_46 next_pc1_i_n_47 next_pc1_i_n_48 next_pc1_i_n_49 next_pc1_i_n_50 next_pc1_i_n_51 next_pc1_i_n_52 next_pc1_i_n_53 next_pc1_i_n_54 next_pc1_i_n_55 next_pc1_i_n_56 next_pc1_i_n_57 next_pc1_i_n_58 next_pc1_i_n_59 next_pc1_i_n_60 next_pc1_i_n_61 next_pc1_i_n_62 next_pc1_i_n_63 -autobundled
netbloc @next_pc1_i_n_ 1 2 1 NJ 1310
load netBundle @next_pc1 32 next_pc1[31] next_pc1[30] next_pc1[29] next_pc1[28] next_pc1[27] next_pc1[26] next_pc1[25] next_pc1[24] next_pc1[23] next_pc1[22] next_pc1[21] next_pc1[20] next_pc1[19] next_pc1[18] next_pc1[17] next_pc1[16] next_pc1[15] next_pc1[14] next_pc1[13] next_pc1[12] next_pc1[11] next_pc1[10] next_pc1[9] next_pc1[8] next_pc1[7] next_pc1[6] next_pc1[5] next_pc1[4] next_pc1[3] next_pc1[2] next_pc1[1] next_pc1[0] -autobundled
netbloc @next_pc1 1 2 1 720J 1110n
load netBundle @next_pc_i_n_ 64 next_pc_i_n_0 next_pc_i_n_1 next_pc_i_n_2 next_pc_i_n_3 next_pc_i_n_4 next_pc_i_n_5 next_pc_i_n_6 next_pc_i_n_7 next_pc_i_n_8 next_pc_i_n_9 next_pc_i_n_10 next_pc_i_n_11 next_pc_i_n_12 next_pc_i_n_13 next_pc_i_n_14 next_pc_i_n_15 next_pc_i_n_16 next_pc_i_n_17 next_pc_i_n_18 next_pc_i_n_19 next_pc_i_n_20 next_pc_i_n_21 next_pc_i_n_22 next_pc_i_n_23 next_pc_i_n_24 next_pc_i_n_25 next_pc_i_n_26 next_pc_i_n_27 next_pc_i_n_28 next_pc_i_n_29 next_pc_i_n_30 next_pc_i_n_31 next_pc_i_n_32 next_pc_i_n_33 next_pc_i_n_34 next_pc_i_n_35 next_pc_i_n_36 next_pc_i_n_37 next_pc_i_n_38 next_pc_i_n_39 next_pc_i_n_40 next_pc_i_n_41 next_pc_i_n_42 next_pc_i_n_43 next_pc_i_n_44 next_pc_i_n_45 next_pc_i_n_46 next_pc_i_n_47 next_pc_i_n_48 next_pc_i_n_49 next_pc_i_n_50 next_pc_i_n_51 next_pc_i_n_52 next_pc_i_n_53 next_pc_i_n_54 next_pc_i_n_55 next_pc_i_n_56 next_pc_i_n_57 next_pc_i_n_58 next_pc_i_n_59 next_pc_i_n_60 next_pc_i_n_61 next_pc_i_n_62 next_pc_i_n_63 -autobundled
netbloc @next_pc_i_n_ 1 4 1 1420 800n
load netBundle @next_pc 32 next_pc[31] next_pc[30] next_pc[29] next_pc[28] next_pc[27] next_pc[26] next_pc[25] next_pc[24] next_pc[23] next_pc[22] next_pc[21] next_pc[20] next_pc[19] next_pc[18] next_pc[17] next_pc[16] next_pc[15] next_pc[14] next_pc[13] next_pc[12] next_pc[11] next_pc[10] next_pc[9] next_pc[8] next_pc[7] next_pc[6] next_pc[5] next_pc[4] next_pc[3] next_pc[2] next_pc[1] next_pc[0] -autobundled
netbloc @next_pc 1 4 1 1440 820n
load netBundle @next_pc1_out 64 next_pc1_out[63] next_pc1_out[62] next_pc1_out[61] next_pc1_out[60] next_pc1_out[59] next_pc1_out[58] next_pc1_out[57] next_pc1_out[56] next_pc1_out[55] next_pc1_out[54] next_pc1_out[53] next_pc1_out[52] next_pc1_out[51] next_pc1_out[50] next_pc1_out[49] next_pc1_out[48] next_pc1_out[47] next_pc1_out[46] next_pc1_out[45] next_pc1_out[44] next_pc1_out[43] next_pc1_out[42] next_pc1_out[41] next_pc1_out[40] next_pc1_out[39] next_pc1_out[38] next_pc1_out[37] next_pc1_out[36] next_pc1_out[35] next_pc1_out[34] next_pc1_out[33] next_pc1_out[32] next_pc1_out[31] next_pc1_out[30] next_pc1_out[29] next_pc1_out[28] next_pc1_out[27] next_pc1_out[26] next_pc1_out[25] next_pc1_out[24] next_pc1_out[23] next_pc1_out[22] next_pc1_out[21] next_pc1_out[20] next_pc1_out[19] next_pc1_out[18] next_pc1_out[17] next_pc1_out[16] next_pc1_out[15] next_pc1_out[14] next_pc1_out[13] next_pc1_out[12] next_pc1_out[11] next_pc1_out[10] next_pc1_out[9] next_pc1_out[8] next_pc1_out[7] next_pc1_out[6] next_pc1_out[5] next_pc1_out[4] next_pc1_out[3] next_pc1_out[2] next_pc1_out[1] next_pc1_out[0] -autobundled
netbloc @next_pc1_out 1 5 1 1920 810n
load netBundle @next_pc_i__2_n_ 64 next_pc_i__2_n_0 next_pc_i__2_n_1 next_pc_i__2_n_2 next_pc_i__2_n_3 next_pc_i__2_n_4 next_pc_i__2_n_5 next_pc_i__2_n_6 next_pc_i__2_n_7 next_pc_i__2_n_8 next_pc_i__2_n_9 next_pc_i__2_n_10 next_pc_i__2_n_11 next_pc_i__2_n_12 next_pc_i__2_n_13 next_pc_i__2_n_14 next_pc_i__2_n_15 next_pc_i__2_n_16 next_pc_i__2_n_17 next_pc_i__2_n_18 next_pc_i__2_n_19 next_pc_i__2_n_20 next_pc_i__2_n_21 next_pc_i__2_n_22 next_pc_i__2_n_23 next_pc_i__2_n_24 next_pc_i__2_n_25 next_pc_i__2_n_26 next_pc_i__2_n_27 next_pc_i__2_n_28 next_pc_i__2_n_29 next_pc_i__2_n_30 next_pc_i__2_n_31 next_pc_i__2_n_32 next_pc_i__2_n_33 next_pc_i__2_n_34 next_pc_i__2_n_35 next_pc_i__2_n_36 next_pc_i__2_n_37 next_pc_i__2_n_38 next_pc_i__2_n_39 next_pc_i__2_n_40 next_pc_i__2_n_41 next_pc_i__2_n_42 next_pc_i__2_n_43 next_pc_i__2_n_44 next_pc_i__2_n_45 next_pc_i__2_n_46 next_pc_i__2_n_47 next_pc_i__2_n_48 next_pc_i__2_n_49 next_pc_i__2_n_50 next_pc_i__2_n_51 next_pc_i__2_n_52 next_pc_i__2_n_53 next_pc_i__2_n_54 next_pc_i__2_n_55 next_pc_i__2_n_56 next_pc_i__2_n_57 next_pc_i__2_n_58 next_pc_i__2_n_59 next_pc_i__2_n_60 next_pc_i__2_n_61 next_pc_i__2_n_62 next_pc_i__2_n_63 -autobundled
netbloc @next_pc_i__2_n_ 1 5 1 1980 890n
load netBundle @ALUInputA 64 ALUInputA[63] ALUInputA[62] ALUInputA[61] ALUInputA[60] ALUInputA[59] ALUInputA[58] ALUInputA[57] ALUInputA[56] ALUInputA[55] ALUInputA[54] ALUInputA[53] ALUInputA[52] ALUInputA[51] ALUInputA[50] ALUInputA[49] ALUInputA[48] ALUInputA[47] ALUInputA[46] ALUInputA[45] ALUInputA[44] ALUInputA[43] ALUInputA[42] ALUInputA[41] ALUInputA[40] ALUInputA[39] ALUInputA[38] ALUInputA[37] ALUInputA[36] ALUInputA[35] ALUInputA[34] ALUInputA[33] ALUInputA[32] ALUInputA[31] ALUInputA[30] ALUInputA[29] ALUInputA[28] ALUInputA[27] ALUInputA[26] ALUInputA[25] ALUInputA[24] ALUInputA[23] ALUInputA[22] ALUInputA[21] ALUInputA[20] ALUInputA[19] ALUInputA[18] ALUInputA[17] ALUInputA[16] ALUInputA[15] ALUInputA[14] ALUInputA[13] ALUInputA[12] ALUInputA[11] ALUInputA[10] ALUInputA[9] ALUInputA[8] ALUInputA[7] ALUInputA[6] ALUInputA[5] ALUInputA[4] ALUInputA[3] ALUInputA[2] ALUInputA[1] ALUInputA[0] -autobundled
netbloc @ALUInputA 1 13 1 4650 450n
load netBundle @ALUInputB 64 ALUInputB[63] ALUInputB[62] ALUInputB[61] ALUInputB[60] ALUInputB[59] ALUInputB[58] ALUInputB[57] ALUInputB[56] ALUInputB[55] ALUInputB[54] ALUInputB[53] ALUInputB[52] ALUInputB[51] ALUInputB[50] ALUInputB[49] ALUInputB[48] ALUInputB[47] ALUInputB[46] ALUInputB[45] ALUInputB[44] ALUInputB[43] ALUInputB[42] ALUInputB[41] ALUInputB[40] ALUInputB[39] ALUInputB[38] ALUInputB[37] ALUInputB[36] ALUInputB[35] ALUInputB[34] ALUInputB[33] ALUInputB[32] ALUInputB[31] ALUInputB[30] ALUInputB[29] ALUInputB[28] ALUInputB[27] ALUInputB[26] ALUInputB[25] ALUInputB[24] ALUInputB[23] ALUInputB[22] ALUInputB[21] ALUInputB[20] ALUInputB[19] ALUInputB[18] ALUInputB[17] ALUInputB[16] ALUInputB[15] ALUInputB[14] ALUInputB[13] ALUInputB[12] ALUInputB[11] ALUInputB[10] ALUInputB[9] ALUInputB[8] ALUInputB[7] ALUInputB[6] ALUInputB[5] ALUInputB[4] ALUInputB[3] ALUInputB[2] ALUInputB[1] ALUInputB[0] -autobundled
netbloc @ALUInputB 1 13 1 4690 470n
load netBundle @read_dataA1 64 read_dataA1[63] read_dataA1[62] read_dataA1[61] read_dataA1[60] read_dataA1[59] read_dataA1[58] read_dataA1[57] read_dataA1[56] read_dataA1[55] read_dataA1[54] read_dataA1[53] read_dataA1[52] read_dataA1[51] read_dataA1[50] read_dataA1[49] read_dataA1[48] read_dataA1[47] read_dataA1[46] read_dataA1[45] read_dataA1[44] read_dataA1[43] read_dataA1[42] read_dataA1[41] read_dataA1[40] read_dataA1[39] read_dataA1[38] read_dataA1[37] read_dataA1[36] read_dataA1[35] read_dataA1[34] read_dataA1[33] read_dataA1[32] read_dataA1[31] read_dataA1[30] read_dataA1[29] read_dataA1[28] read_dataA1[27] read_dataA1[26] read_dataA1[25] read_dataA1[24] read_dataA1[23] read_dataA1[22] read_dataA1[21] read_dataA1[20] read_dataA1[19] read_dataA1[18] read_dataA1[17] read_dataA1[16] read_dataA1[15] read_dataA1[14] read_dataA1[13] read_dataA1[12] read_dataA1[11] read_dataA1[10] read_dataA1[9] read_dataA1[8] read_dataA1[7] read_dataA1[6] read_dataA1[5] read_dataA1[4] read_dataA1[3] read_dataA1[2] read_dataA1[1] read_dataA1[0] -autobundled
netbloc @read_dataA1 1 11 2 3930J 510 4330
load netBundle @read_dataA2 64 read_dataA2[63] read_dataA2[62] read_dataA2[61] read_dataA2[60] read_dataA2[59] read_dataA2[58] read_dataA2[57] read_dataA2[56] read_dataA2[55] read_dataA2[54] read_dataA2[53] read_dataA2[52] read_dataA2[51] read_dataA2[50] read_dataA2[49] read_dataA2[48] read_dataA2[47] read_dataA2[46] read_dataA2[45] read_dataA2[44] read_dataA2[43] read_dataA2[42] read_dataA2[41] read_dataA2[40] read_dataA2[39] read_dataA2[38] read_dataA2[37] read_dataA2[36] read_dataA2[35] read_dataA2[34] read_dataA2[33] read_dataA2[32] read_dataA2[31] read_dataA2[30] read_dataA2[29] read_dataA2[28] read_dataA2[27] read_dataA2[26] read_dataA2[25] read_dataA2[24] read_dataA2[23] read_dataA2[22] read_dataA2[21] read_dataA2[20] read_dataA2[19] read_dataA2[18] read_dataA2[17] read_dataA2[16] read_dataA2[15] read_dataA2[14] read_dataA2[13] read_dataA2[12] read_dataA2[11] read_dataA2[10] read_dataA2[9] read_dataA2[8] read_dataA2[7] read_dataA2[6] read_dataA2[5] read_dataA2[4] read_dataA2[3] read_dataA2[2] read_dataA2[1] read_dataA2[0] -autobundled
netbloc @read_dataA2 1 11 1 3930 630n
load netBundle @read_dataB1 64 read_dataB1[63] read_dataB1[62] read_dataB1[61] read_dataB1[60] read_dataB1[59] read_dataB1[58] read_dataB1[57] read_dataB1[56] read_dataB1[55] read_dataB1[54] read_dataB1[53] read_dataB1[52] read_dataB1[51] read_dataB1[50] read_dataB1[49] read_dataB1[48] read_dataB1[47] read_dataB1[46] read_dataB1[45] read_dataB1[44] read_dataB1[43] read_dataB1[42] read_dataB1[41] read_dataB1[40] read_dataB1[39] read_dataB1[38] read_dataB1[37] read_dataB1[36] read_dataB1[35] read_dataB1[34] read_dataB1[33] read_dataB1[32] read_dataB1[31] read_dataB1[30] read_dataB1[29] read_dataB1[28] read_dataB1[27] read_dataB1[26] read_dataB1[25] read_dataB1[24] read_dataB1[23] read_dataB1[22] read_dataB1[21] read_dataB1[20] read_dataB1[19] read_dataB1[18] read_dataB1[17] read_dataB1[16] read_dataB1[15] read_dataB1[14] read_dataB1[13] read_dataB1[12] read_dataB1[11] read_dataB1[10] read_dataB1[9] read_dataB1[8] read_dataB1[7] read_dataB1[6] read_dataB1[5] read_dataB1[4] read_dataB1[3] read_dataB1[2] read_dataB1[1] read_dataB1[0] -autobundled
netbloc @read_dataB1 1 11 2 NJ 650 4330
load netBundle @read_dataB2 64 read_dataB2[63] read_dataB2[62] read_dataB2[61] read_dataB2[60] read_dataB2[59] read_dataB2[58] read_dataB2[57] read_dataB2[56] read_dataB2[55] read_dataB2[54] read_dataB2[53] read_dataB2[52] read_dataB2[51] read_dataB2[50] read_dataB2[49] read_dataB2[48] read_dataB2[47] read_dataB2[46] read_dataB2[45] read_dataB2[44] read_dataB2[43] read_dataB2[42] read_dataB2[41] read_dataB2[40] read_dataB2[39] read_dataB2[38] read_dataB2[37] read_dataB2[36] read_dataB2[35] read_dataB2[34] read_dataB2[33] read_dataB2[32] read_dataB2[31] read_dataB2[30] read_dataB2[29] read_dataB2[28] read_dataB2[27] read_dataB2[26] read_dataB2[25] read_dataB2[24] read_dataB2[23] read_dataB2[22] read_dataB2[21] read_dataB2[20] read_dataB2[19] read_dataB2[18] read_dataB2[17] read_dataB2[16] read_dataB2[15] read_dataB2[14] read_dataB2[13] read_dataB2[12] read_dataB2[11] read_dataB2[10] read_dataB2[9] read_dataB2[8] read_dataB2[7] read_dataB2[6] read_dataB2[5] read_dataB2[4] read_dataB2[3] read_dataB2[2] read_dataB2[1] read_dataB2[0] -autobundled
netbloc @read_dataB2 1 11 1 3950 580n
load netBundle @p_0_in,pc_reg_n_ 64 p_0_in[31] p_0_in[30] p_0_in[29] p_0_in[28] p_0_in[27] p_0_in[26] p_0_in[25] p_0_in[24] p_0_in[23] p_0_in[22] p_0_in[21] p_0_in[20] p_0_in[19] p_0_in[18] p_0_in[17] p_0_in[16] p_0_in[15] p_0_in[14] p_0_in[13] p_0_in[12] p_0_in[11] p_0_in[10] p_0_in[9] p_0_in[8] p_0_in[7] p_0_in[6] p_0_in[5] p_0_in[4] p_0_in[3] p_0_in[2] p_0_in[1] p_0_in[0] pc_reg_n_32 pc_reg_n_33 pc_reg_n_34 pc_reg_n_35 pc_reg_n_36 pc_reg_n_37 pc_reg_n_38 pc_reg_n_39 pc_reg_n_40 pc_reg_n_41 pc_reg_n_42 pc_reg_n_43 pc_reg_n_44 pc_reg_n_45 pc_reg_n_46 pc_reg_n_47 pc_reg_n_48 pc_reg_n_49 pc_reg_n_50 pc_reg_n_51 pc_reg_n_52 pc_reg_n_53 pc_reg_n_54 pc_reg_n_55 pc_reg_n_56 pc_reg_n_57 pc_reg_n_58 pc_reg_n_59 pc_reg_n_60 pc_reg_n_61 pc_reg_n_62 pc_reg_n_63 -autobundled
netbloc @p_0_in,pc_reg_n_ 1 1 8 320 1050 660 1050 NJ 1050 1420J 1140 NJ 1140 NJ 1140 2400 820 2720J
load netBundle @next_pc__0 64 next_pc__0[63] next_pc__0[62] next_pc__0[61] next_pc__0[60] next_pc__0[59] next_pc__0[58] next_pc__0[57] next_pc__0[56] next_pc__0[55] next_pc__0[54] next_pc__0[53] next_pc__0[52] next_pc__0[51] next_pc__0[50] next_pc__0[49] next_pc__0[48] next_pc__0[47] next_pc__0[46] next_pc__0[45] next_pc__0[44] next_pc__0[43] next_pc__0[42] next_pc__0[41] next_pc__0[40] next_pc__0[39] next_pc__0[38] next_pc__0[37] next_pc__0[36] next_pc__0[35] next_pc__0[34] next_pc__0[33] next_pc__0[32] next_pc__0[31] next_pc__0[30] next_pc__0[29] next_pc__0[28] next_pc__0[27] next_pc__0[26] next_pc__0[25] next_pc__0[24] next_pc__0[23] next_pc__0[22] next_pc__0[21] next_pc__0[20] next_pc__0[19] next_pc__0[18] next_pc__0[17] next_pc__0[16] next_pc__0[15] next_pc__0[14] next_pc__0[13] next_pc__0[12] next_pc__0[11] next_pc__0[10] next_pc__0[9] next_pc__0[8] next_pc__0[7] next_pc__0[6] next_pc__0[5] next_pc__0[4] next_pc__0[3] next_pc__0[2] next_pc__0[1] next_pc__0[0] -autobundled
netbloc @next_pc__0 1 6 1 2220 890n
levelinfo -pg 1 0 130 420 890 1290 1760 2090 2290 2600 2860 3190 3720 4160 4450 4810 5080
pagesize -pg 1 -db -bbox -sgen -90 0 5220 1360
show
zoom 0.781913
scrollpos 1452 284
#
# initialize ictrl to current module processor work:processor:NOFILE
ictrl init topinfo |
