{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1426055460989 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426055460989 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 10 23:31:00 2015 " "Processing started: Tue Mar 10 23:31:00 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426055460989 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1426055460989 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CS141L -c CS141L " "Command: quartus_map --read_settings_files=on --write_settings_files=off CS141L -c CS141L" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1426055460989 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1426055461722 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "regfile32x8.sv(25) " "Verilog HDL information at regfile32x8.sv(25): always construct contains both blocking and non-blocking assignments" {  } { { "regfile32x8.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/regfile32x8.sv" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1426055473697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile32x8.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile32x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile32x8 " "Found entity 1: regfile32x8" {  } { { "regfile32x8.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/regfile32x8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426055473697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426055473697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/program_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426055473697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426055473697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs141l.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cs141l.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CS141L " "Found entity 1: CS141L" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426055473697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426055473697 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "alu.sv(13) " "Verilog HDL Event Control warning at alu.sv(13): event expression contains \"\|\" or \"\|\|\"" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Quartus II" 0 -1 1426055473697 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.sv(13) " "Verilog HDL information at alu.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1426055473697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426055473697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426055473697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file testmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426055473712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426055473712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionROM " "Found entity 1: instructionROM" {  } { { "instructionROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/instructionROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426055473712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426055473712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testpc.sv 1 1 " "Found 1 design units, including 1 entities, in source file testpc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testPC " "Found entity 1: testPC" {  } { { "testPC.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testPC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426055473712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426055473712 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "program_counter_logic.sv(20) " "Verilog HDL information at program_counter_logic.sv(20): always construct contains both blocking and non-blocking assignments" {  } { { "program_counter_logic.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/program_counter_logic.sv" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1426055473712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_counter_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter_logic " "Found entity 1: program_counter_logic" {  } { { "program_counter_logic.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/program_counter_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426055473712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426055473712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs141ldup.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cs141ldup.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CS141Ldup " "Found entity 1: CS141Ldup" {  } { { "CS141Ldup.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141Ldup.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426055473712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426055473712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmoduledup.sv 1 1 " "Found 1 design units, including 1 entities, in source file testmoduledup.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbenchdup " "Found entity 1: testbenchdup" {  } { { "testmoduledup.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmoduledup.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426055473728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426055473728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "untamperedcs141l.bdf 1 1 " "Found 1 design units, including 1 entities, in source file untamperedcs141l.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UNTAMPEREDCS141L " "Found entity 1: UNTAMPEREDCS141L" {  } { { "UNTAMPEREDCS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/UNTAMPEREDCS141L.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426055473728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426055473728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "untampered2cs141l.bdf 1 1 " "Found 1 design units, including 1 entities, in source file untampered2cs141l.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UNTAMPERED2CS141L " "Found entity 1: UNTAMPERED2CS141L" {  } { { "UNTAMPERED2CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/UNTAMPERED2CS141L.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426055473728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426055473728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alutest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alutest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 aluTest " "Found entity 1: aluTest" {  } { { "aluTest.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/aluTest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426055473728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426055473728 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 testerROM.sv(34) " "Verilog HDL Expression warning at testerROM.sv(34): truncated literal to match 8 bits" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testerROM.sv" 34 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1426055473728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testerrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file testerrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testerROM " "Found entity 1: testerROM" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testerROM.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426055473728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426055473728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructiondecode.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructiondecode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionDecode " "Found entity 1: instructionDecode" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/instructionDecode.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426055473728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426055473728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin " "Found entity 1: sin" {  } { { "datamem.v" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/datamem.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426055473743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426055473743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_ram_with_init.v 1 1 " "Found 1 design units, including 1 entities, in source file single_port_ram_with_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram_with_init " "Found entity 1: single_port_ram_with_init" {  } { { "single_port_ram_with_init.v" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/single_port_ram_with_init.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426055473743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426055473743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline0.sv 0 0 " "Found 0 design units, including 0 entities, in source file pipeline0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426055473743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file if_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/IF_ID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426055473743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426055473743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file id_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_REG " "Found entity 1: ID_REG" {  } { { "ID_REG.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/ID_REG.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426055473743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426055473743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file m_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_WB " "Found entity 1: M_WB" {  } { { "M_WB.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/M_WB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426055473759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426055473759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REG_ALU " "Found entity 1: REG_ALU" {  } { { "REG_ALU.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/REG_ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426055473759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426055473759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_m.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_m.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_M " "Found entity 1: ALU_M" {  } { { "ALU_M.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/ALU_M.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426055473759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426055473759 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_26 testmodule.sv(62) " "Verilog HDL Implicit Net warning at testmodule.sv(62): created implicit net for \"SYNTHESIZED_WIRE_26\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426055473759 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_1 testmodule.sv(63) " "Verilog HDL Implicit Net warning at testmodule.sv(63): created implicit net for \"SYNTHESIZED_WIRE_1\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426055473759 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_2 testmodule.sv(64) " "Verilog HDL Implicit Net warning at testmodule.sv(64): created implicit net for \"SYNTHESIZED_WIRE_2\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426055473759 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_16 testmodule.sv(65) " "Verilog HDL Implicit Net warning at testmodule.sv(65): created implicit net for \"SYNTHESIZED_WIRE_16\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426055473759 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_3 testmodule.sv(69) " "Verilog HDL Implicit Net warning at testmodule.sv(69): created implicit net for \"SYNTHESIZED_WIRE_3\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426055473759 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_4 testmodule.sv(70) " "Verilog HDL Implicit Net warning at testmodule.sv(70): created implicit net for \"SYNTHESIZED_WIRE_4\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426055473759 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_5 testmodule.sv(71) " "Verilog HDL Implicit Net warning at testmodule.sv(71): created implicit net for \"SYNTHESIZED_WIRE_5\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426055473759 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_10 testmodule.sv(72) " "Verilog HDL Implicit Net warning at testmodule.sv(72): created implicit net for \"SYNTHESIZED_WIRE_10\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426055473759 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_27 testmodule.sv(76) " "Verilog HDL Implicit Net warning at testmodule.sv(76): created implicit net for \"SYNTHESIZED_WIRE_27\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426055473759 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_22 testmodule.sv(77) " "Verilog HDL Implicit Net warning at testmodule.sv(77): created implicit net for \"SYNTHESIZED_WIRE_22\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426055473759 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_8 testmodule.sv(80) " "Verilog HDL Implicit Net warning at testmodule.sv(80): created implicit net for \"SYNTHESIZED_WIRE_8\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426055473759 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_7 testmodule.sv(81) " "Verilog HDL Implicit Net warning at testmodule.sv(81): created implicit net for \"SYNTHESIZED_WIRE_7\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426055473759 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instruction testmodule.sv(82) " "Verilog HDL Implicit Net warning at testmodule.sv(82): created implicit net for \"instruction\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426055473759 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_11 testmodule.sv(84) " "Verilog HDL Implicit Net warning at testmodule.sv(84): created implicit net for \"SYNTHESIZED_WIRE_11\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426055473759 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_18 testmodule.sv(85) " "Verilog HDL Implicit Net warning at testmodule.sv(85): created implicit net for \"SYNTHESIZED_WIRE_18\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426055473759 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_19 testmodule.sv(86) " "Verilog HDL Implicit Net warning at testmodule.sv(86): created implicit net for \"SYNTHESIZED_WIRE_19\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426055473759 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_20 testmodule.sv(87) " "Verilog HDL Implicit Net warning at testmodule.sv(87): created implicit net for \"SYNTHESIZED_WIRE_20\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426055473759 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_28 testmodule.sv(95) " "Verilog HDL Implicit Net warning at testmodule.sv(95): created implicit net for \"SYNTHESIZED_WIRE_28\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426055473759 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_9 testmodule.sv(100) " "Verilog HDL Implicit Net warning at testmodule.sv(100): created implicit net for \"SYNTHESIZED_WIRE_9\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426055473759 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_15 testmodule.sv(103) " "Verilog HDL Implicit Net warning at testmodule.sv(103): created implicit net for \"SYNTHESIZED_WIRE_15\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426055473759 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_23 testmodule.sv(104) " "Verilog HDL Implicit Net warning at testmodule.sv(104): created implicit net for \"SYNTHESIZED_WIRE_23\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426055473759 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_17 testmodule.sv(105) " "Verilog HDL Implicit Net warning at testmodule.sv(105): created implicit net for \"SYNTHESIZED_WIRE_17\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426055473759 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_25 testmodule.sv(119) " "Verilog HDL Implicit Net warning at testmodule.sv(119): created implicit net for \"SYNTHESIZED_WIRE_25\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmodule.sv" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426055473759 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ovfl testmoduledup.sv(88) " "Verilog HDL Implicit Net warning at testmoduledup.sv(88): created implicit net for \"ovfl\"" {  } { { "testmoduledup.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmoduledup.sv" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426055473759 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ltfl testmoduledup.sv(89) " "Verilog HDL Implicit Net warning at testmoduledup.sv(89): created implicit net for \"ltfl\"" {  } { { "testmoduledup.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmoduledup.sv" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426055473759 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_7 testmoduledup.sv(90) " "Verilog HDL Implicit Net warning at testmoduledup.sv(90): created implicit net for \"SYNTHESIZED_WIRE_7\"" {  } { { "testmoduledup.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmoduledup.sv" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426055473759 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "res testmoduledup.sv(91) " "Verilog HDL Implicit Net warning at testmoduledup.sv(91): created implicit net for \"res\"" {  } { { "testmoduledup.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testmoduledup.sv" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426055473759 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "testerROM testerROM.sv(36) " "Verilog HDL Parameter Declaration warning at testerROM.sv(36): Parameter Declaration in module \"testerROM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testerROM.sv" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1426055473759 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "testerROM testerROM.sv(54) " "Verilog HDL Parameter Declaration warning at testerROM.sv(54): Parameter Declaration in module \"testerROM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testerROM.sv" 54 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1426055473759 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "testerROM testerROM.sv(72) " "Verilog HDL Parameter Declaration warning at testerROM.sv(72): Parameter Declaration in module \"testerROM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testerROM.sv" 72 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1426055473759 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "testerROM testerROM.sv(75) " "Verilog HDL Parameter Declaration warning at testerROM.sv(75): Parameter Declaration in module \"testerROM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testerROM.sv" 75 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1426055473759 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CS141L " "Elaborating entity \"CS141L\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1426055473868 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "ALUM_labelValueOut " "Found inconsistent dimensions for element \"ALUM_labelValueOut\"" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { 56 3840 4062 72 "ALUM_labelvalueout\[7..0\]" "" } { 88 3840 4038 104 "ALUM_labelValueOut" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426055473884 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "ALUM_labelvalueout " "Converted elements in bus name \"ALUM_labelvalueout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ALUM_labelvalueout\[7..0\] ALUM_labelvalueout7..0 " "Converted element name(s) from \"ALUM_labelvalueout\[7..0\]\" to \"ALUM_labelvalueout7..0\"" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { 56 3840 4062 72 "ALUM_labelvalueout\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426055473884 ""}  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { 56 3840 4062 72 "ALUM_labelvalueout\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1426055473884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux 21mux:inst27 " "Elaborating entity \"21mux\" for hierarchy \"21mux:inst27\"" {  } { { "CS141L.bdf" "inst27" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { 24 -944 -824 104 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426055473931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "21mux:inst27 " "Elaborated megafunction instantiation \"21mux:inst27\"" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { 24 -944 -824 104 "inst27" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426055473931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionDecode instructionDecode:inst12 " "Elaborating entity \"instructionDecode\" for hierarchy \"instructionDecode:inst12\"" {  } { { "CS141L.bdf" "inst12" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { 256 496 768 592 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426055473931 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 instructionDecode.sv(83) " "Verilog HDL assignment warning at instructionDecode.sv(83): truncated value with size 8 to match size of target (4)" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/instructionDecode.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1426055473931 "|CS141L|instructionDecode:inst12"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "str.rd 0 instructionDecode.sv(361) " "Net \"str.rd\" at instructionDecode.sv(361) has no driver or initial value, using a default initial value '0'" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/instructionDecode.sv" 361 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1426055473931 "|CS141L|instructionDecode:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:inst6 " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:inst6\"" {  } { { "CS141L.bdf" "inst6" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { 24 192 424 168 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426055473946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testerROM testerROM:inst " "Elaborating entity \"testerROM\" for hierarchy \"testerROM:inst\"" {  } { { "CS141L.bdf" "inst" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { 256 -264 -112 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426055473962 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 testerROM.sv(14) " "Net \"rom.data_a\" at testerROM.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testerROM.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1426055473962 "|CS141L|testerROM:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 testerROM.sv(14) " "Net \"rom.waddr_a\" at testerROM.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testerROM.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1426055473962 "|CS141L|testerROM:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 testerROM.sv(14) " "Net \"rom.we_a\" at testerROM.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/testerROM.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1426055473962 "|CS141L|testerROM:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter_logic program_counter_logic:inst4 " "Elaborating entity \"program_counter_logic\" for hierarchy \"program_counter_logic:inst4\"" {  } { { "CS141L.bdf" "inst4" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { 256 -752 -488 464 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426055473962 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 program_counter_logic.sv(54) " "Verilog HDL assignment warning at program_counter_logic.sv(54): truncated value with size 32 to match size of target (8)" {  } { { "program_counter_logic.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/program_counter_logic.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1426055473977 "|CS141L|program_counter_logic:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 program_counter_logic.sv(57) " "Verilog HDL assignment warning at program_counter_logic.sv(57): truncated value with size 32 to match size of target (16)" {  } { { "program_counter_logic.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/program_counter_logic.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1426055473977 "|CS141L|program_counter_logic:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 program_counter_logic.sv(63) " "Verilog HDL assignment warning at program_counter_logic.sv(63): truncated value with size 32 to match size of target (2)" {  } { { "program_counter_logic.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/program_counter_logic.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1426055473977 "|CS141L|program_counter_logic:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 program_counter_logic.sv(66) " "Verilog HDL assignment warning at program_counter_logic.sv(66): truncated value with size 32 to match size of target (16)" {  } { { "program_counter_logic.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/program_counter_logic.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1426055473977 "|CS141L|program_counter_logic:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst18 " "Elaborating entity \"alu\" for hierarchy \"alu:inst18\"" {  } { { "CS141L.bdf" "inst18" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { 144 2768 2976 288 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426055473977 ""}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "overflow add alu.sv(97) " "Verilog HDL warning at alu.sv(97): variable overflow in static task or function add may have unintended latch behavior" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 97 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1426055473977 "|CS141L|alu:inst18"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "lessThanFlag lessThan alu.sv(148) " "Verilog HDL warning at alu.sv(148): variable lessThanFlag in static task or function lessThan may have unintended latch behavior" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 148 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1426055473993 "|CS141L|alu:inst18"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.sv(20) " "Verilog HDL Case Statement warning at alu.sv(20): incomplete case statement has no default case item" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1426055473993 "|CS141L|alu:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result alu.sv(13) " "Verilog HDL Always Construct warning at alu.sv(13): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1426055473993 "|CS141L|alu:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "overflow alu.sv(13) " "Verilog HDL Always Construct warning at alu.sv(13): inferring latch(es) for variable \"overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1426055473993 "|CS141L|alu:inst18"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "add.result\[7\] 0 alu.sv(97) " "Net \"add.result\[7\]\" at alu.sv(97) has no driver or initial value, using a default initial value '0'" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 97 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1426055473993 "|CS141L|alu:inst18"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "add.overflow 0 alu.sv(97) " "Net \"add.overflow\" at alu.sv(97) has no driver or initial value, using a default initial value '0'" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 97 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1426055473993 "|CS141L|alu:inst18"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lessThan.lessThanFlag 0 alu.sv(148) " "Net \"lessThan.lessThanFlag\" at alu.sv(148) has no driver or initial value, using a default initial value '0'" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 148 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1426055473993 "|CS141L|alu:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[0\] alu.sv(13) " "Inferred latch for \"overflow\[0\]\" at alu.sv(13)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426055473993 "|CS141L|alu:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[1\] alu.sv(13) " "Inferred latch for \"overflow\[1\]\" at alu.sv(13)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426055473993 "|CS141L|alu:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[2\] alu.sv(13) " "Inferred latch for \"overflow\[2\]\" at alu.sv(13)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426055473993 "|CS141L|alu:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[3\] alu.sv(13) " "Inferred latch for \"overflow\[3\]\" at alu.sv(13)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426055473993 "|CS141L|alu:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[4\] alu.sv(13) " "Inferred latch for \"overflow\[4\]\" at alu.sv(13)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426055473993 "|CS141L|alu:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[5\] alu.sv(13) " "Inferred latch for \"overflow\[5\]\" at alu.sv(13)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426055473993 "|CS141L|alu:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[6\] alu.sv(13) " "Inferred latch for \"overflow\[6\]\" at alu.sv(13)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426055473993 "|CS141L|alu:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[7\] alu.sv(13) " "Inferred latch for \"overflow\[7\]\" at alu.sv(13)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426055473993 "|CS141L|alu:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu.sv(13) " "Inferred latch for \"result\[0\]\" at alu.sv(13)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426055473993 "|CS141L|alu:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu.sv(13) " "Inferred latch for \"result\[1\]\" at alu.sv(13)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426055473993 "|CS141L|alu:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu.sv(13) " "Inferred latch for \"result\[2\]\" at alu.sv(13)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426055473993 "|CS141L|alu:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu.sv(13) " "Inferred latch for \"result\[3\]\" at alu.sv(13)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426055473993 "|CS141L|alu:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] alu.sv(13) " "Inferred latch for \"result\[4\]\" at alu.sv(13)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426055473993 "|CS141L|alu:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] alu.sv(13) " "Inferred latch for \"result\[5\]\" at alu.sv(13)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426055473993 "|CS141L|alu:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] alu.sv(13) " "Inferred latch for \"result\[6\]\" at alu.sv(13)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426055473993 "|CS141L|alu:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] alu.sv(13) " "Inferred latch for \"result\[7\]\" at alu.sv(13)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/alu.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426055473993 "|CS141L|alu:inst18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_ALU REG_ALU:inst17 " "Elaborating entity \"REG_ALU\" for hierarchy \"REG_ALU:inst17\"" {  } { { "CS141L.bdf" "inst17" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { -128 1832 2072 112 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426055474009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile32x8 regfile32x8:inst15 " "Elaborating entity \"regfile32x8\" for hierarchy \"regfile32x8:inst15\"" {  } { { "CS141L.bdf" "inst15" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { 312 1480 1768 552 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426055474009 ""}
{ "Error" "EVRFX_VERI_MIX_BLOCK_NON_BLOCK" "regA regfile32x8.sv(18) " "Verilog HDL error at regfile32x8.sv(18): variable \"regA\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" {  } { { "regfile32x8.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/regfile32x8.sv" 18 0 0 } }  } 0 10110 "Verilog HDL error at %2!s!: variable \"%1!s!\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" 0 0 "Quartus II" 0 -1 1426055474009 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "regfile32x8:inst15 " "Can't elaborate user hierarchy \"regfile32x8:inst15\"" {  } { { "CS141L.bdf" "inst15" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.bdf" { { 312 1480 1768 552 "inst15" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426055474009 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.map.smsg " "Generated suppressed messages file C:/Users/Minh/Documents/GitHub/CS141L/Project 4B/CS141L.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1426055474055 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 53 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 53 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "585 " "Peak virtual memory: 585 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426055474133 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 10 23:31:14 2015 " "Processing ended: Tue Mar 10 23:31:14 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426055474133 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426055474133 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426055474133 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426055474133 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 53 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 53 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426055474711 ""}
