INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sim_1/new/FinalSystemTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FinalSystemTest'
