Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jun 21 10:29:14 2018
| Host         : DESKTOP-EPHBFNF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a50t-fgg484
| Speed File   : -3  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: adc/adc_done_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.443        0.000                      0                  126        0.126        0.000                      0                  126        0.480        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_wiz/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 1.250}        2.500           400.000         
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.443        0.000                      0                  119        0.126        0.000                      0                  119        0.480        0.000                       0                    75  
  clkfbout_clk_wiz_0                                                                                                                                                    3.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        1.055        0.000                      0                    7        0.209        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz/inst/clk_in1
  To Clock:  clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  clk_wiz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1  clk_wiz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  clk_wiz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  clk_wiz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  clk_wiz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  clk_wiz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.480ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 adc/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            adc/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.684ns (34.216%)  route 1.315ns (65.784%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.450ns = ( 0.050 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.933ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          1.201    -2.933    adc/clk_out1
    SLICE_X30Y73         FDRE                                         r  adc/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.393    -2.540 r  adc/count_reg[2]/Q
                         net (fo=6, routed)           0.635    -1.905    adc/count_reg_n_0_[2]
    SLICE_X32Y72         LUT5 (Prop_lut5_I2_O)        0.097    -1.808 f  adc/cnv_i_3/O
                         net (fo=3, routed)           0.462    -1.346    adc/cnv_i_3_n_0
    SLICE_X31Y72         LUT6 (Prop_lut6_I0_O)        0.097    -1.249 r  adc/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.218    -1.031    adc/FSM_sequential_state[2]_i_2_n_0
    SLICE_X29Y72         LUT4 (Prop_lut4_I3_O)        0.097    -0.934 r  adc/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.934    adc/FSM_sequential_state[1]_i_1_n_0
    SLICE_X29Y72         FDRE                                         r  adc/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          1.108     0.050    adc/clk_out1
    SLICE_X29Y72         FDRE                                         r  adc/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.517    -0.467    
                         clock uncertainty           -0.054    -0.521    
    SLICE_X29Y72         FDRE (Setup_fdre_C_D)        0.030    -0.491    adc/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 adc/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            adc/cnv_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.587ns (32.364%)  route 1.227ns (67.636%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.452ns = ( 0.048 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.933ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          1.201    -2.933    adc/clk_out1
    SLICE_X30Y73         FDRE                                         r  adc/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.393    -2.540 r  adc/count_reg[2]/Q
                         net (fo=6, routed)           0.635    -1.905    adc/count_reg_n_0_[2]
    SLICE_X32Y72         LUT5 (Prop_lut5_I2_O)        0.097    -1.808 f  adc/cnv_i_3/O
                         net (fo=3, routed)           0.207    -1.601    adc/cnv_i_3_n_0
    SLICE_X31Y72         LUT5 (Prop_lut5_I4_O)        0.097    -1.504 r  adc/cnv_i_1/O
                         net (fo=1, routed)           0.385    -1.119    adc/n_cnv
    SLICE_X31Y72         FDRE                                         r  adc/cnv_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          1.106     0.048    adc/clk_out1
    SLICE_X31Y72         FDRE                                         r  adc/cnv_reg/C
                         clock pessimism             -0.501    -0.453    
                         clock uncertainty           -0.054    -0.507    
    SLICE_X31Y72         FDRE (Setup_fdre_C_CE)      -0.150    -0.657    adc/cnv_reg
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 adc/adc_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            dac/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 0.438ns (22.827%)  route 1.481ns (77.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.452ns = ( 0.048 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.933ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          1.201    -2.933    adc/clk_out1
    SLICE_X31Y73         FDRE                                         r  adc/adc_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.341    -2.592 f  adc/adc_done_reg/Q
                         net (fo=17, routed)          1.481    -1.111    dac/adc_done
    SLICE_X37Y71         LUT6 (Prop_lut6_I5_O)        0.097    -1.014 r  dac/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -1.014    dac/n_count[1]
    SLICE_X37Y71         FDCE                                         r  dac/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          1.106     0.048    dac/CLK
    SLICE_X37Y71         FDCE                                         r  dac/count_reg[1]/C
                         clock pessimism             -0.571    -0.522    
                         clock uncertainty           -0.054    -0.576    
    SLICE_X37Y71         FDCE (Setup_fdce_C_D)        0.032    -0.544    dac/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.544    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 adc/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            adc/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 0.684ns (33.806%)  route 1.339ns (66.194%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.452ns = ( 0.048 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.933ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          1.201    -2.933    adc/clk_out1
    SLICE_X30Y73         FDRE                                         r  adc/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.393    -2.540 r  adc/count_reg[2]/Q
                         net (fo=6, routed)           0.635    -1.905    adc/count_reg_n_0_[2]
    SLICE_X32Y72         LUT5 (Prop_lut5_I2_O)        0.097    -1.808 f  adc/cnv_i_3/O
                         net (fo=3, routed)           0.462    -1.346    adc/cnv_i_3_n_0
    SLICE_X31Y72         LUT6 (Prop_lut6_I0_O)        0.097    -1.249 r  adc/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.243    -1.007    adc/FSM_sequential_state[2]_i_2_n_0
    SLICE_X30Y72         LUT4 (Prop_lut4_I3_O)        0.097    -0.910 r  adc/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.910    adc/FSM_sequential_state[2]_i_1_n_0
    SLICE_X30Y72         FDRE                                         r  adc/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          1.106     0.048    adc/clk_out1
    SLICE_X30Y72         FDRE                                         r  adc/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.501    -0.453    
                         clock uncertainty           -0.054    -0.507    
    SLICE_X30Y72         FDRE (Setup_fdre_C_D)        0.069    -0.438    adc/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.438    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 adc/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            adc/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.684ns (33.856%)  route 1.336ns (66.144%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.452ns = ( 0.048 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.933ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          1.201    -2.933    adc/clk_out1
    SLICE_X30Y73         FDRE                                         r  adc/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.393    -2.540 r  adc/count_reg[2]/Q
                         net (fo=6, routed)           0.635    -1.905    adc/count_reg_n_0_[2]
    SLICE_X32Y72         LUT5 (Prop_lut5_I2_O)        0.097    -1.808 f  adc/cnv_i_3/O
                         net (fo=3, routed)           0.462    -1.346    adc/cnv_i_3_n_0
    SLICE_X31Y72         LUT6 (Prop_lut6_I0_O)        0.097    -1.249 r  adc/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.240    -1.010    adc/FSM_sequential_state[2]_i_2_n_0
    SLICE_X30Y72         LUT4 (Prop_lut4_I3_O)        0.097    -0.913 r  adc/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.913    adc/FSM_sequential_state[0]_i_1_n_0
    SLICE_X30Y72         FDRE                                         r  adc/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          1.106     0.048    adc/clk_out1
    SLICE_X30Y72         FDRE                                         r  adc/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.501    -0.453    
                         clock uncertainty           -0.054    -0.507    
    SLICE_X30Y72         FDRE (Setup_fdre_C_D)        0.072    -0.435    adc/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.435    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 debunce/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            debunce/PB_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.438ns (22.769%)  route 1.486ns (77.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.455ns = ( 0.045 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.932ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          1.202    -2.932    debunce/clk_out1
    SLICE_X35Y72         FDRE                                         r  debunce/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.341    -2.591 r  debunce/PB_state_reg/Q
                         net (fo=32, routed)          1.486    -1.105    debunce/reset
    SLICE_X35Y72         LUT6 (Prop_lut6_I5_O)        0.097    -1.008 r  debunce/PB_state_i_1/O
                         net (fo=1, routed)           0.000    -1.008    debunce/PB_state_i_1_n_0
    SLICE_X35Y72         FDRE                                         r  debunce/PB_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          1.103     0.045    debunce/clk_out1
    SLICE_X35Y72         FDRE                                         r  debunce/PB_state_reg/C
                         clock pessimism             -0.477    -0.432    
                         clock uncertainty           -0.054    -0.486    
    SLICE_X35Y72         FDRE (Setup_fdre_C_D)        0.030    -0.456    debunce/PB_state_reg
  -------------------------------------------------------------------
                         required time                         -0.456    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 dac/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            dac/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.632ns (33.796%)  route 1.238ns (66.204%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.452ns = ( 0.048 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.929ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          1.205    -2.929    dac/CLK
    SLICE_X39Y71         FDCE                                         r  dac/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDCE (Prop_fdce_C_Q)         0.341    -2.588 f  dac/count_reg[3]/Q
                         net (fo=5, routed)           0.526    -2.062    dac/count_reg_n_0_[3]
    SLICE_X38Y71         LUT4 (Prop_lut4_I0_O)        0.097    -1.965 r  dac/count[0]_i_3/O
                         net (fo=4, routed)           0.440    -1.525    dac/count[0]_i_3_n_0
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.097    -1.428 f  dac/count[2]_i_3/O
                         net (fo=1, routed)           0.272    -1.156    dac/count[2]_i_3_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I5_O)        0.097    -1.059 r  dac/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -1.059    dac/n_count[2]
    SLICE_X39Y71         FDCE                                         r  dac/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          1.106     0.048    dac/CLK
    SLICE_X39Y71         FDCE                                         r  dac/count_reg[2]/C
                         clock pessimism             -0.477    -0.429    
                         clock uncertainty           -0.054    -0.483    
    SLICE_X39Y71         FDCE (Setup_fdce_C_D)        0.030    -0.453    dac/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.453    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 debunce/PB_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            debunce/PB_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 1.509ns (81.034%)  route 0.353ns (18.966%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.458ns = ( 0.042 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.927ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          1.207    -2.927    debunce/clk_out1
    SLICE_X34Y68         FDRE                                         r  debunce/PB_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDRE (Prop_fdre_C_Q)         0.393    -2.534 r  debunce/PB_cnt_reg[1]/Q
                         net (fo=2, routed)           0.353    -2.181    debunce/PB_cnt_reg[1]
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499    -1.682 r  debunce/PB_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.682    debunce/PB_cnt_reg[0]_i_2_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    -1.590 r  debunce/PB_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.590    debunce/PB_cnt_reg[4]_i_1_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    -1.498 r  debunce/PB_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.498    debunce/PB_cnt_reg[8]_i_1_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    -1.406 r  debunce/PB_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.406    debunce/PB_cnt_reg[12]_i_1_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    -1.314 r  debunce/PB_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.314    debunce/PB_cnt_reg[16]_i_1_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    -1.222 r  debunce/PB_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.222    debunce/PB_cnt_reg[20]_i_1_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    -1.065 r  debunce/PB_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    -1.065    debunce/PB_cnt_reg[24]_i_1_n_7
    SLICE_X34Y74         FDRE                                         r  debunce/PB_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          1.100     0.042    debunce/clk_out1
    SLICE_X34Y74         FDRE                                         r  debunce/PB_cnt_reg[24]/C
                         clock pessimism             -0.499    -0.457    
                         clock uncertainty           -0.054    -0.511    
    SLICE_X34Y74         FDRE (Setup_fdre_C_D)        0.094    -0.417    debunce/PB_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.417    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 adc/sync/sync_out_dcop4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            adc/fdata_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.438ns (27.347%)  route 1.164ns (72.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.452ns = ( 0.048 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.927ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          1.207    -2.927    adc/sync/clk_out1
    SLICE_X29Y70         FDRE                                         r  adc/sync/sync_out_dcop4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.341    -2.586 r  adc/sync/sync_out_dcop4_reg/Q
                         net (fo=1, routed)           0.308    -2.278    adc/sync/dcop4
    SLICE_X28Y70         LUT2 (Prop_lut2_I0_O)        0.097    -2.181 r  adc/sync/fdata[17]_i_1/O
                         net (fo=14, routed)          0.855    -1.325    adc/sync_n_2
    SLICE_X32Y78         FDRE                                         r  adc/fdata_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          1.106     0.048    adc/clk_out1
    SLICE_X32Y78         FDRE                                         r  adc/fdata_reg[14]/C
                         clock pessimism             -0.517    -0.469    
                         clock uncertainty           -0.054    -0.523    
    SLICE_X32Y78         FDRE (Setup_fdre_C_CE)      -0.150    -0.673    adc/fdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 adc/sync/sync_out_dcop4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            adc/fdata_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.438ns (27.347%)  route 1.164ns (72.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.452ns = ( 0.048 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.927ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          1.207    -2.927    adc/sync/clk_out1
    SLICE_X29Y70         FDRE                                         r  adc/sync/sync_out_dcop4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.341    -2.586 r  adc/sync/sync_out_dcop4_reg/Q
                         net (fo=1, routed)           0.308    -2.278    adc/sync/dcop4
    SLICE_X28Y70         LUT2 (Prop_lut2_I0_O)        0.097    -2.181 r  adc/sync/fdata[17]_i_1/O
                         net (fo=14, routed)          0.855    -1.325    adc/sync_n_2
    SLICE_X32Y78         FDRE                                         r  adc/fdata_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          1.106     0.048    adc/clk_out1
    SLICE_X32Y78         FDRE                                         r  adc/fdata_reg[15]/C
                         clock pessimism             -0.517    -0.469    
                         clock uncertainty           -0.054    -0.523    
    SLICE_X32Y78         FDRE (Setup_fdre_C_CE)      -0.150    -0.673    adc/fdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 adc/fdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            adc/fdata_reg[7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.719%)  route 0.126ns (47.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          0.546    -0.806    adc/clk_out1
    SLICE_X29Y74         FDRE                                         r  adc/fdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.665 r  adc/fdata_reg[1]/Q
                         net (fo=2, routed)           0.126    -0.538    adc/fdata_reg_n_0_[1]
    SLICE_X30Y74         SRL16E                                       r  adc/fdata_reg[7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          0.811    -0.767    adc/clk_out1
    SLICE_X30Y74         SRL16E                                       r  adc/fdata_reg[7]_srl3/CLK
                         clock pessimism             -0.007    -0.774    
    SLICE_X30Y74         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.665    adc/fdata_reg[7]_srl3
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.538    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 adc/sync/sreg_dco_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            adc/sync/sreg_dco_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.211%)  route 0.063ns (30.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          0.550    -0.802    adc/sync/clk_out1
    SLICE_X28Y70         FDRE                                         r  adc/sync/sreg_dco_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.661 r  adc/sync/sreg_dco_reg[0]/Q
                         net (fo=1, routed)           0.063    -0.598    adc/sync/sreg_dco[0]
    SLICE_X28Y70         FDRE                                         r  adc/sync/sreg_dco_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          0.818    -0.761    adc/sync/clk_out1
    SLICE_X28Y70         FDRE                                         r  adc/sync/sreg_dco_reg[1]/C
                         clock pessimism             -0.041    -0.802    
    SLICE_X28Y70         FDRE (Hold_fdre_C_D)         0.075    -0.727    adc/sync/sreg_dco_reg[1]
  -------------------------------------------------------------------
                         required time                          0.727    
                         arrival time                          -0.598    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 adc/sync/sreg_da_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            adc/sync/sreg_da_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.655%)  route 0.112ns (44.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          0.546    -0.806    adc/sync/clk_out1
    SLICE_X29Y74         FDRE                                         r  adc/sync/sreg_da_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.665 r  adc/sync/sreg_da_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.552    adc/sync/sreg_da[0]
    SLICE_X29Y74         FDRE                                         r  adc/sync/sreg_da_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          0.813    -0.766    adc/sync/clk_out1
    SLICE_X29Y74         FDRE                                         r  adc/sync/sreg_da_reg[1]/C
                         clock pessimism             -0.040    -0.806    
    SLICE_X29Y74         FDRE (Hold_fdre_C_D)         0.075    -0.731    adc/sync/sreg_da_reg[1]
  -------------------------------------------------------------------
                         required time                          0.731    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 adc/sync/sreg_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            adc/sync/sreg_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.655%)  route 0.112ns (44.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          0.546    -0.806    adc/sync/clk_out1
    SLICE_X29Y74         FDRE                                         r  adc/sync/sreg_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.665 r  adc/sync/sreg_db_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.552    adc/sync/sreg_db[0]
    SLICE_X29Y74         FDRE                                         r  adc/sync/sreg_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          0.813    -0.766    adc/sync/clk_out1
    SLICE_X29Y74         FDRE                                         r  adc/sync/sreg_db_reg[1]/C
                         clock pessimism             -0.040    -0.806    
    SLICE_X29Y74         FDRE (Hold_fdre_C_D)         0.071    -0.735    adc/sync/sreg_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.735    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 adc/fdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            adc/fdata_reg[6]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.955%)  route 0.180ns (56.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          0.546    -0.806    adc/clk_out1
    SLICE_X29Y74         FDRE                                         r  adc/fdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.665 r  adc/fdata_reg[0]/Q
                         net (fo=2, routed)           0.180    -0.485    adc/fdata_reg_n_0_[0]
    SLICE_X30Y74         SRL16E                                       r  adc/fdata_reg[6]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          0.811    -0.767    adc/clk_out1
    SLICE_X30Y74         SRL16E                                       r  adc/fdata_reg[6]_srl3/CLK
                         clock pessimism             -0.007    -0.774    
    SLICE_X30Y74         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.672    adc/fdata_reg[6]_srl3
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 adc/fdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            adc/fdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.269%)  route 0.119ns (45.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          0.549    -0.803    adc/clk_out1
    SLICE_X32Y78         FDRE                                         r  adc/fdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.662 r  adc/fdata_reg[14]/Q
                         net (fo=2, routed)           0.119    -0.543    adc/D[6]
    SLICE_X32Y78         FDRE                                         r  adc/fdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          0.816    -0.763    adc/clk_out1
    SLICE_X32Y78         FDRE                                         r  adc/fdata_reg[16]/C
                         clock pessimism             -0.040    -0.803    
    SLICE_X32Y78         FDRE (Hold_fdre_C_D)         0.070    -0.733    adc/fdata_reg[16]
  -------------------------------------------------------------------
                         required time                          0.733    
                         arrival time                          -0.543    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 adc/sync/sreg_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            adc/sync/sync_out_dbp2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.673%)  route 0.110ns (46.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          0.546    -0.806    adc/sync/clk_out1
    SLICE_X29Y74         FDRE                                         r  adc/sync/sreg_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.678 r  adc/sync/sreg_db_reg[1]/Q
                         net (fo=1, routed)           0.110    -0.567    adc/sync/sreg_db[1]
    SLICE_X28Y74         FDRE                                         r  adc/sync/sync_out_dbp2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          0.813    -0.766    adc/sync/clk_out1
    SLICE_X28Y74         FDRE                                         r  adc/sync/sync_out_dbp2_reg/C
                         clock pessimism             -0.027    -0.793    
    SLICE_X28Y74         FDRE (Hold_fdre_C_D)         0.013    -0.780    adc/sync/sync_out_dbp2_reg
  -------------------------------------------------------------------
                         required time                          0.780    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 adc/sync/sync_out_dbp2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            adc/fdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.815%)  route 0.136ns (42.185%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          0.546    -0.806    adc/sync/clk_out1
    SLICE_X28Y74         FDRE                                         r  adc/sync/sync_out_dbp2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.665 r  adc/sync/sync_out_dbp2_reg/Q
                         net (fo=1, routed)           0.136    -0.529    adc/sync_out_dbp2
    SLICE_X29Y74         LUT6 (Prop_lut6_I0_O)        0.045    -0.484 r  adc/fdata[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.484    adc/fdata[0]_i_1_n_0
    SLICE_X29Y74         FDRE                                         r  adc/fdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          0.813    -0.766    adc/clk_out1
    SLICE_X29Y74         FDRE                                         r  adc/fdata_reg[0]/C
                         clock pessimism             -0.027    -0.793    
    SLICE_X29Y74         FDRE (Hold_fdre_C_D)         0.092    -0.701    adc/fdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.701    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 adc/sync/sreg_da_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            adc/sync/sync_out_dap2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (52.067%)  route 0.118ns (47.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          0.546    -0.806    adc/sync/clk_out1
    SLICE_X29Y74         FDRE                                         r  adc/sync/sreg_da_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.678 r  adc/sync/sreg_da_reg[1]/Q
                         net (fo=1, routed)           0.118    -0.560    adc/sync/sreg_da[1]
    SLICE_X28Y74         FDRE                                         r  adc/sync/sync_out_dap2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          0.813    -0.766    adc/sync/clk_out1
    SLICE_X28Y74         FDRE                                         r  adc/sync/sync_out_dap2_reg/C
                         clock pessimism             -0.027    -0.793    
    SLICE_X28Y74         FDRE (Hold_fdre_C_D)         0.016    -0.777    adc/sync/sync_out_dap2_reg
  -------------------------------------------------------------------
                         required time                          0.777    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 dac/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            dac/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.067%)  route 0.129ns (40.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          0.549    -0.803    dac/CLK
    SLICE_X37Y71         FDCE                                         r  dac/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.662 r  dac/count_reg[1]/Q
                         net (fo=4, routed)           0.129    -0.533    dac/count_reg_n_0_[1]
    SLICE_X37Y71         LUT6 (Prop_lut6_I3_O)        0.045    -0.488 r  dac/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.488    dac/n_count[1]
    SLICE_X37Y71         FDCE                                         r  dac/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          0.816    -0.763    dac/CLK
    SLICE_X37Y71         FDCE                                         r  dac/count_reg[1]/C
                         clock pessimism             -0.040    -0.803    
    SLICE_X37Y71         FDCE (Hold_fdce_C_D)         0.092    -0.711    dac/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk_wiz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         2.500       0.908      BUFGCTRL_X0Y16  clk_wiz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  clk_wiz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X30Y72    adc/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X29Y72    adc/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X30Y72    adc/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X29Y72    adc/aclk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X31Y73    adc/adc_done_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X31Y72    adc/cnv_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X32Y73    adc/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X31Y73    adc/count_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  clk_wiz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X30Y74    adc/fdata_reg[6]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X30Y74    adc/fdata_reg[7]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X30Y74    adc/fdata_reg[6]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X30Y74    adc/fdata_reg[7]_srl3/CLK
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X34Y74    debunce/PB_cnt_reg[24]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X34Y69    debunce/PB_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X34Y69    debunce/PB_cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X34Y69    debunce/PB_cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X34Y69    debunce/PB_cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X30Y72    adc/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X30Y74    adc/fdata_reg[6]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X30Y74    adc/fdata_reg[7]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X30Y74    adc/fdata_reg[6]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.770         1.250       0.480      SLICE_X30Y74    adc/fdata_reg[7]_srl3/CLK
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X30Y74    adc/fdata_reg[8]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X30Y74    adc/fdata_reg[9]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         1.250       0.750      SLICE_X37Y71    dac/count_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         1.250       0.750      SLICE_X37Y71    dac/count_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         1.250       0.750      SLICE_X39Y71    dac/count_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         1.250       0.750      SLICE_X39Y71    dac/count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_wiz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y17  clk_wiz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  clk_wiz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  clk_wiz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1  clk_wiz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1  clk_wiz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 debunce/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            dac/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.341ns (33.838%)  route 0.667ns (66.162%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.452ns = ( 0.048 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.932ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          1.202    -2.932    debunce/clk_out1
    SLICE_X35Y72         FDRE                                         r  debunce/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.341    -2.591 f  debunce/PB_state_reg/Q
                         net (fo=32, routed)          0.667    -1.924    dac/reset
    SLICE_X39Y71         FDCE                                         f  dac/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          1.106     0.048    dac/CLK
    SLICE_X39Y71         FDCE                                         r  dac/count_reg[2]/C
                         clock pessimism             -0.571    -0.522    
                         clock uncertainty           -0.054    -0.576    
    SLICE_X39Y71         FDCE (Recov_fdce_C_CLR)     -0.293    -0.869    dac/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 debunce/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            dac/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.341ns (33.838%)  route 0.667ns (66.162%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.452ns = ( 0.048 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.932ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          1.202    -2.932    debunce/clk_out1
    SLICE_X35Y72         FDRE                                         r  debunce/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.341    -2.591 f  debunce/PB_state_reg/Q
                         net (fo=32, routed)          0.667    -1.924    dac/reset
    SLICE_X39Y71         FDCE                                         f  dac/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          1.106     0.048    dac/CLK
    SLICE_X39Y71         FDCE                                         r  dac/count_reg[3]/C
                         clock pessimism             -0.571    -0.522    
                         clock uncertainty           -0.054    -0.576    
    SLICE_X39Y71         FDCE (Recov_fdce_C_CLR)     -0.293    -0.869    dac/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 debunce/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            dac/dac_done_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.341ns (33.838%)  route 0.667ns (66.162%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.452ns = ( 0.048 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.932ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          1.202    -2.932    debunce/clk_out1
    SLICE_X35Y72         FDRE                                         r  debunce/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.341    -2.591 f  debunce/PB_state_reg/Q
                         net (fo=32, routed)          0.667    -1.924    dac/reset
    SLICE_X39Y71         FDCE                                         f  dac/dac_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          1.106     0.048    dac/CLK
    SLICE_X39Y71         FDCE                                         r  dac/dac_done_reg/C
                         clock pessimism             -0.571    -0.522    
                         clock uncertainty           -0.054    -0.576    
    SLICE_X39Y71         FDCE (Recov_fdce_C_CLR)     -0.293    -0.869    dac/dac_done_reg
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.221ns  (required time - arrival time)
  Source:                 debunce/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            dac/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.341ns (37.473%)  route 0.569ns (62.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.450ns = ( 0.050 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.932ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          1.202    -2.932    debunce/clk_out1
    SLICE_X35Y72         FDRE                                         r  debunce/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.341    -2.591 f  debunce/PB_state_reg/Q
                         net (fo=32, routed)          0.569    -2.022    dac/reset
    SLICE_X38Y70         FDCE                                         f  dac/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          1.108     0.050    dac/CLK
    SLICE_X38Y70         FDCE                                         r  dac/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.571    -0.520    
                         clock uncertainty           -0.054    -0.574    
    SLICE_X38Y70         FDCE (Recov_fdce_C_CLR)     -0.227    -0.801    dac/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.221ns  (required time - arrival time)
  Source:                 debunce/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            dac/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.341ns (37.473%)  route 0.569ns (62.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.450ns = ( 0.050 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.932ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          1.202    -2.932    debunce/clk_out1
    SLICE_X35Y72         FDRE                                         r  debunce/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.341    -2.591 f  debunce/PB_state_reg/Q
                         net (fo=32, routed)          0.569    -2.022    dac/reset
    SLICE_X38Y70         FDCE                                         f  dac/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          1.108     0.050    dac/CLK
    SLICE_X38Y70         FDCE                                         r  dac/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.571    -0.520    
                         clock uncertainty           -0.054    -0.574    
    SLICE_X38Y70         FDCE (Recov_fdce_C_CLR)     -0.227    -0.801    dac/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 debunce/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            dac/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.341ns (42.714%)  route 0.457ns (57.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.452ns = ( 0.048 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.932ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          1.202    -2.932    debunce/clk_out1
    SLICE_X35Y72         FDRE                                         r  debunce/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.341    -2.591 f  debunce/PB_state_reg/Q
                         net (fo=32, routed)          0.457    -2.134    dac/reset
    SLICE_X37Y71         FDCE                                         f  dac/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          1.106     0.048    dac/CLK
    SLICE_X37Y71         FDCE                                         r  dac/count_reg[0]/C
                         clock pessimism             -0.571    -0.522    
                         clock uncertainty           -0.054    -0.576    
    SLICE_X37Y71         FDCE (Recov_fdce_C_CLR)     -0.293    -0.869    dac/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 debunce/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            dac/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.341ns (42.714%)  route 0.457ns (57.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.452ns = ( 0.048 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.932ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          1.202    -2.932    debunce/clk_out1
    SLICE_X35Y72         FDRE                                         r  debunce/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.341    -2.591 f  debunce/PB_state_reg/Q
                         net (fo=32, routed)          0.457    -2.134    dac/reset
    SLICE_X37Y71         FDCE                                         f  dac/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          1.106     0.048    dac/CLK
    SLICE_X37Y71         FDCE                                         r  dac/count_reg[1]/C
                         clock pessimism             -0.571    -0.522    
                         clock uncertainty           -0.054    -0.576    
    SLICE_X37Y71         FDCE (Recov_fdce_C_CLR)     -0.293    -0.869    dac/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  1.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 debunce/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            dac/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.171%)  route 0.238ns (62.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          0.548    -0.804    debunce/clk_out1
    SLICE_X35Y72         FDRE                                         r  debunce/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.663 f  debunce/PB_state_reg/Q
                         net (fo=32, routed)          0.238    -0.424    dac/reset
    SLICE_X37Y71         FDCE                                         f  dac/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          0.816    -0.763    dac/CLK
    SLICE_X37Y71         FDCE                                         r  dac/count_reg[0]/C
                         clock pessimism              0.222    -0.541    
    SLICE_X37Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.633    dac/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 debunce/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            dac/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.171%)  route 0.238ns (62.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          0.548    -0.804    debunce/clk_out1
    SLICE_X35Y72         FDRE                                         r  debunce/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.663 f  debunce/PB_state_reg/Q
                         net (fo=32, routed)          0.238    -0.424    dac/reset
    SLICE_X37Y71         FDCE                                         f  dac/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          0.816    -0.763    dac/CLK
    SLICE_X37Y71         FDCE                                         r  dac/count_reg[1]/C
                         clock pessimism              0.222    -0.541    
    SLICE_X37Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.633    dac/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 debunce/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            dac/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.868%)  route 0.288ns (67.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          0.548    -0.804    debunce/clk_out1
    SLICE_X35Y72         FDRE                                         r  debunce/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.663 f  debunce/PB_state_reg/Q
                         net (fo=32, routed)          0.288    -0.375    dac/reset
    SLICE_X38Y70         FDCE                                         f  dac/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          0.817    -0.762    dac/CLK
    SLICE_X38Y70         FDCE                                         r  dac/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.222    -0.540    
    SLICE_X38Y70         FDCE (Remov_fdce_C_CLR)     -0.067    -0.607    dac/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 debunce/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            dac/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.868%)  route 0.288ns (67.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          0.548    -0.804    debunce/clk_out1
    SLICE_X35Y72         FDRE                                         r  debunce/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.663 f  debunce/PB_state_reg/Q
                         net (fo=32, routed)          0.288    -0.375    dac/reset
    SLICE_X38Y70         FDCE                                         f  dac/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          0.817    -0.762    dac/CLK
    SLICE_X38Y70         FDCE                                         r  dac/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.222    -0.540    
    SLICE_X38Y70         FDCE (Remov_fdce_C_CLR)     -0.067    -0.607    dac/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 debunce/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            dac/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.330%)  route 0.340ns (70.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          0.548    -0.804    debunce/clk_out1
    SLICE_X35Y72         FDRE                                         r  debunce/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.663 f  debunce/PB_state_reg/Q
                         net (fo=32, routed)          0.340    -0.323    dac/reset
    SLICE_X39Y71         FDCE                                         f  dac/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          0.816    -0.763    dac/CLK
    SLICE_X39Y71         FDCE                                         r  dac/count_reg[2]/C
                         clock pessimism              0.222    -0.541    
    SLICE_X39Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.633    dac/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 debunce/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            dac/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.330%)  route 0.340ns (70.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          0.548    -0.804    debunce/clk_out1
    SLICE_X35Y72         FDRE                                         r  debunce/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.663 f  debunce/PB_state_reg/Q
                         net (fo=32, routed)          0.340    -0.323    dac/reset
    SLICE_X39Y71         FDCE                                         f  dac/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          0.816    -0.763    dac/CLK
    SLICE_X39Y71         FDCE                                         r  dac/count_reg[3]/C
                         clock pessimism              0.222    -0.541    
    SLICE_X39Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.633    dac/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 debunce/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            dac/dac_done_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.330%)  route 0.340ns (70.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          0.548    -0.804    debunce/clk_out1
    SLICE_X35Y72         FDRE                                         r  debunce/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.663 f  debunce/PB_state_reg/Q
                         net (fo=32, routed)          0.340    -0.323    dac/reset
    SLICE_X39Y71         FDCE                                         f  dac/dac_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=74, routed)          0.816    -0.763    dac/CLK
    SLICE_X39Y71         FDCE                                         r  dac/dac_done_reg/C
                         clock pessimism              0.222    -0.541    
    SLICE_X39Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.633    dac/dac_done_reg
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.310    





