

    !b = !{!0}
!0 = !{!1}
!1 = !{}
   





declare  declare i16 @ret<2 x i64> @ll'm.ppc.alt'vec.vsubsbs(<4 x i32>, <4 x i32>) (16(i16n  





declare<


4 
x f

 r
e
turned
)