0.7
2020.2
Sep 11 2025
21:29:11
D:/DesignData/Design/FPGA/encoder0x1/encoder0x1/encoder0x1.sim/sim_1/behav/xsim/glbl.v,1748340170,verilog,,,,glbl,,,,,,,,
D:/DesignData/Design/FPGA/encoder0x1/encoder0x1/encoder0x1.srcs/sources_1/enc_dec_tb.v,1770234263,verilog,,,,enc_dec_tb,,,C:/Xilinx/2025.1.1/Vivado/data/rsb/busdef,,,,,
D:/DesignData/Design/FPGA/encoder0x1/encoder0x1/encoder0x1.srcs/sources_1/raw_encode_decode_bb.vhd,1770233622,vhdl,,,,raw_encode_decode_bb,,,,,,,,
