
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top main -part xc7z014sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z014s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z014s'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16476 
WARNING: [Synth 8-2611] redeclaration of ansi port csi_clkn_lp_lat is not allowed [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/mipi_csi.v:120]
WARNING: [Synth 8-2611] redeclaration of ansi port csi_clkp_lp_lat is not allowed [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/mipi_csi.v:120]
WARNING: [Synth 8-976] csi_clkn_lp_lat has already been declared [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/mipi_csi.v:120]
WARNING: [Synth 8-2654] second declaration of csi_clkn_lp_lat ignored [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/mipi_csi.v:120]
INFO: [Synth 8-994] csi_clkn_lp_lat is declared here [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/mipi_csi.v:109]
INFO: [Synth 8-994] csi_clkp_lp_lat is declared here [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/mipi_csi.v:110]
WARNING: [Synth 8-2292] literal value truncated to fit in 1 bits [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/mipi_csi.v:471]
WARNING: [Synth 8-2292] literal value truncated to fit in 1 bits [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/mipi_csi.v:583]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 415.434 ; gain = 114.523
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:10]
	Parameter STATE_FRAME_START bound to: 10 - type: integer 
	Parameter STATE_FRAME_START_BUSY_WAIT bound to: 20 - type: integer 
	Parameter STATE_FRAME_START_IDLE bound to: 30 - type: integer 
	Parameter STATE_FRAME_DATA_LINE_PREP bound to: 35 - type: integer 
	Parameter STATE_FRAME_DATA_LINE bound to: 40 - type: integer 
	Parameter STATE_FRAME_DATA_LINE_BUSY_WAIT bound to: 50 - type: integer 
	Parameter STATE_FRAME_END bound to: 60 - type: integer 
	Parameter STATE_FRAME_END_BUSY_WAIT bound to: 70 - type: integer 
	Parameter STATE_FRAME_END_IDLE_PREP bound to: 75 - type: integer 
	Parameter STATE_FRAME_END_IDLE bound to: 80 - type: integer 
	Parameter NOISE_HEIGHT bound to: 16 - type: integer 
	Parameter STATE_IDLE bound to: 1 - type: integer 
	Parameter STATE_INIT_MIPI bound to: 2 - type: integer 
	Parameter STATE_SEND_PACKET bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.runs/synth_1/.Xil/Vivado-16280-TomsDesktop/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (1#1) [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.runs/synth_1/.Xil/Vivado-16280-TomsDesktop/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 23 connections, but only 1 given [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/synth/design_1.v:20]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (2#1) [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.runs/synth_1/.Xil/Vivado-16280-TomsDesktop/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (3#1) [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.runs/synth_1/.Xil/Vivado-16280-TomsDesktop/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mipi_csi' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/mipi_csi.v:9]
	Parameter LP_STATE_BUS_IDLE_11 bound to: 2'b00 
	Parameter LP_STATE_PREP_HS_01 bound to: 2'b01 
	Parameter LP_STATE_HS_INIT_00 bound to: 2'b10 
	Parameter LP_STATE_HS_DATA_ZZ bound to: 2'b11 
	Parameter LPCLK_STATE_IDLE_11 bound to: 3'b000 
	Parameter LPCLK_STATE_PREP_CLK_01 bound to: 3'b001 
	Parameter LPCLK_STATE_CLK_INIT_00 bound to: 3'b010 
	Parameter LPCLK_STATE_CLK_ZERO bound to: 3'b100 
	Parameter LPCLK_STATE_CLK_RUN bound to: 3'b101 
	Parameter STATE_LP_IDLE bound to: 0 - type: integer 
	Parameter STATE_LP_INIT bound to: 1 - type: integer 
	Parameter STATE_LP_SETTLE bound to: 2 - type: integer 
	Parameter STATE_LP_SETTLE_POST bound to: 3 - type: integer 
	Parameter STATE_HS_ZERO bound to: 4 - type: integer 
	Parameter STATE_HS_SYNC bound to: 5 - type: integer 
	Parameter STATE_HS_PACKET_HEADER bound to: 6 - type: integer 
	Parameter STATE_HS_PACKET_DATA_TX bound to: 7 - type: integer 
	Parameter STATE_HS_PACKET_CRC bound to: 8 - type: integer 
	Parameter STATE_HS_TRAIL bound to: 10 - type: integer 
	Parameter STATE_LP_RETURN_PRE bound to: 11 - type: integer 
	Parameter STATE_LP_RETURN bound to: 12 - type: integer 
	Parameter STATE_TX_INACTIVE bound to: 13 - type: integer 
	Parameter STATE_PRE_RESET_STATE bound to: 14 - type: integer 
	Parameter STATE_CLK_OFF_STATE bound to: 15 - type: integer 
	Parameter STATE_CLK_PREP_STATE bound to: 16 - type: integer 
	Parameter STATE_CLK_LOW_STATE bound to: 17 - type: integer 
	Parameter STATE_CLK_ZERO_STATE bound to: 18 - type: integer 
	Parameter STATE_CLK_ACTIVE_STATE bound to: 19 - type: integer 
	Parameter STATE_CLK_EXIT_TX_END bound to: 20 - type: integer 
	Parameter PACKET_TYPE_SHORT bound to: 0 - type: integer 
	Parameter PACKET_TYPE_LONG bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFR' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:891]
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (4#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:891]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:619]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (5#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:619]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/mipi_csi.v:419]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:32215]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (6#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:32215]
WARNING: [Synth 8-350] instance 'OSERDESE2_lane_d0_inst' of module 'OSERDESE2' requires 27 connections, but only 16 given [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/mipi_csi.v:489]
WARNING: [Synth 8-350] instance 'OSERDESE2_lane_d1_inst' of module 'OSERDESE2' requires 27 connections, but only 16 given [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/mipi_csi.v:523]
INFO: [Synth 8-6157] synthesizing module 'OBUFTDS' [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28494]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DIFF_HSTL_I_18 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFTDS' (7#1) [G:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28494]
WARNING: [Synth 8-350] instance 'OSERDESE2_lane_clk_inst' of module 'OSERDESE2' requires 27 connections, but only 16 given [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/mipi_csi.v:598]
INFO: [Synth 8-6157] synthesizing module 'ecc24_fast' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/ecc24_fast.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ecc24_fast' (8#1) [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/ecc24_fast.v:10]
WARNING: [Synth 8-6014] Unused sequential element oddr_clk_en_reg was removed.  [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/mipi_csi.v:670]
WARNING: [Synth 8-6014] Unused sequential element ready_state_reg was removed.  [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/mipi_csi.v:780]
WARNING: [Synth 8-6014] Unused sequential element mem_read_clk_en_reg was removed.  [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/mipi_csi.v:800]
WARNING: [Synth 8-6014] Unused sequential element oddr_ctr_reset_reg was removed.  [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/mipi_csi.v:814]
WARNING: [Synth 8-6014] Unused sequential element test_reg was removed.  [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/mipi_csi.v:815]
WARNING: [Synth 8-6014] Unused sequential element oddr_trail_reg was removed.  [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/mipi_csi.v:859]
WARNING: [Synth 8-6014] Unused sequential element tx_counter_reg was removed.  [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/mipi_csi.v:1019]
WARNING: [Synth 8-3848] Net debug in module/entity mipi_csi does not have driver. [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/mipi_csi.v:67]
INFO: [Synth 8-6155] done synthesizing module 'mipi_csi' (9#1) [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/mipi_csi.v:9]
WARNING: [Synth 8-350] instance 'nolabel_line110' of module 'mipi_csi' requires 36 connections, but only 34 given [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:110]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.runs/synth_1/.Xil/Vivado-16280-TomsDesktop/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (10#1) [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.runs/synth_1/.Xil/Vivado-16280-TomsDesktop/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (12) of port connection 'addra' does not match port width (11) of module 'blk_mem_gen_0' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:172]
WARNING: [Synth 8-350] instance 'blk_mem_gen_0_x' of module 'blk_mem_gen_0' requires 6 connections, but only 4 given [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:169]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:217]
WARNING: [Synth 8-6014] Unused sequential element sent_lines_reg was removed.  [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:318]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:379]
WARNING: [Synth 8-6014] Unused sequential element xcoord_reg was removed.  [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:380]
WARNING: [Synth 8-6014] Unused sequential element xor_lfsr_reg was removed.  [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:400]
WARNING: [Synth 8-6014] Unused sequential element reg_lfsr_reg was removed.  [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:400]
WARNING: [Synth 8-6014] Unused sequential element val_lfsr_reg was removed.  [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:402]
WARNING: [Synth 8-3936] Found unconnected internal register 'sine_scale_reg_reg' and it is trimmed from '32' to '16' bits. [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:386]
WARNING: [Synth 8-3848] Net led_PL1 in module/entity main does not have driver. [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:30]
WARNING: [Synth 8-3848] Net mipi_test_word in module/entity main does not have driver. [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:85]
INFO: [Synth 8-6155] done synthesizing module 'main' (11#1) [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:10]
WARNING: [Synth 8-3331] design mipi_csi has unconnected port debug[3]
WARNING: [Synth 8-3331] design mipi_csi has unconnected port debug[2]
WARNING: [Synth 8-3331] design mipi_csi has unconnected port debug[1]
WARNING: [Synth 8-3331] design mipi_csi has unconnected port debug[0]
WARNING: [Synth 8-3331] design mipi_csi has unconnected port rst_in
WARNING: [Synth 8-3331] design mipi_csi has unconnected port state_go
WARNING: [Synth 8-3331] design mipi_csi has unconnected port test_word[7]
WARNING: [Synth 8-3331] design mipi_csi has unconnected port test_word[6]
WARNING: [Synth 8-3331] design mipi_csi has unconnected port test_word[5]
WARNING: [Synth 8-3331] design mipi_csi has unconnected port test_word[4]
WARNING: [Synth 8-3331] design mipi_csi has unconnected port test_word[3]
WARNING: [Synth 8-3331] design mipi_csi has unconnected port test_word[2]
WARNING: [Synth 8-3331] design mipi_csi has unconnected port test_word[1]
WARNING: [Synth 8-3331] design mipi_csi has unconnected port test_word[0]
WARNING: [Synth 8-3331] design main has unconnected port led_PL1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 457.641 ; gain = 156.730
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 457.641 ; gain = 156.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 457.641 ; gain = 156.730
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z014sclg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'nolabel_line42/processing_system7_0'
Finished Parsing XDC File [c:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'nolabel_line42/processing_system7_0'
Parsing XDC File [c:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'nolabel_line46'
Finished Parsing XDC File [c:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'nolabel_line46'
Parsing XDC File [c:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'blk_mem_gen_0_x'
Finished Parsing XDC File [c:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'blk_mem_gen_0_x'
Parsing XDC File [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 829.992 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 829.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  BUFGCE => BUFGCTRL: 3 instances
  OBUFTDS => OBUFTDS_DUAL_BUF (INV, OBUFTDS, OBUFTDS): 3 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 829.992 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 829.992 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'blk_mem_gen_0_x' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 829.992 ; gain = 529.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z014sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 829.992 ; gain = 529.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for nolabel_line42. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line42/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line46. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for blk_mem_gen_0_x. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 829.992 ; gain = 529.082
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'csi_dn1_lp_lat_reg' into 'csi_dn0_lp_lat_reg' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/mipi_csi.v:387]
INFO: [Synth 8-4471] merging register 'csi_dp1_lp_lat_reg' into 'csi_dp0_lp_lat_reg' [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/mipi_csi.v:388]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'mipi_csi'
INFO: [Synth 8-5546] ROM "state_timer_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_timer_rst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mem_read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "crc16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oddr_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oddr_oclk_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oddr_tclk_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oddr_hiz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_timer_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "done0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_read_en0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "current_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mipi_vc_id" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mipi_wct_short" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mipi_wct_short0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mipi_tx_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mipi_idle_packet" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cam_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cam_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cam_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cam_start_idle_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_lines" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cam_end_idle_counter" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       STATE_TX_INACTIVE |                            00000 |                         00001101
   STATE_PRE_RESET_STATE |                            00001 |                         00001110
     STATE_CLK_OFF_STATE |                            00010 |                         00001111
    STATE_CLK_PREP_STATE |                            00011 |                         00010000
     STATE_CLK_LOW_STATE |                            00100 |                         00010001
    STATE_CLK_ZERO_STATE |                            00101 |                         00010010
  STATE_CLK_ACTIVE_STATE |                            00110 |                         00010011
           STATE_LP_IDLE |                            00111 |                         00000000
           STATE_LP_INIT |                            01000 |                         00000001
         STATE_LP_SETTLE |                            01001 |                         00000010
    STATE_LP_SETTLE_POST |                            01010 |                         00000011
           STATE_HS_ZERO |                            01011 |                         00000100
           STATE_HS_SYNC |                            01100 |                         00000101
  STATE_HS_PACKET_HEADER |                            01101 |                         00000110
 STATE_HS_PACKET_DATA_TX |                            01110 |                         00000111
          STATE_HS_TRAIL |                            01111 |                         00001010
     STATE_LP_RETURN_PRE |                            10000 |                         00001011
         STATE_LP_RETURN |                            10001 |                         00001100
   STATE_CLK_EXIT_TX_END |                            10010 |                         00010100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'mipi_csi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 829.992 ; gain = 529.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
	  11 Input      1 Bit         XORs := 2     
	  13 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 7     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 22    
+---Multipliers : 
	                 2x32  Multipliers := 1     
	                31x32  Multipliers := 1     
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	  19 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	  19 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	  19 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 15    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 47    
	  19 Input      1 Bit        Muxes := 28    
	   4 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 5     
	  11 Input      1 Bit        Muxes := 10    
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Multipliers : 
	                 2x32  Multipliers := 1     
	                31x32  Multipliers := 1     
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	  11 Input      1 Bit        Muxes := 10    
	  10 Input      1 Bit        Muxes := 1     
Module ecc24_fast 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
	  11 Input      1 Bit         XORs := 2     
	  13 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
Module mipi_csi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  19 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	  19 Input      8 Bit        Muxes := 2     
	  19 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 15    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
	  19 Input      1 Bit        Muxes := 28    
	   4 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 170 (col length:60)
BRAMs: 214 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'sine_addr_reg' and it is trimmed from '12' to '11' bits. [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:172]
WARNING: [Synth 8-3936] Found unconnected internal register 'sine_scale_int_reg' and it is trimmed from '32' to '16' bits. [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:385]
INFO: [Synth 8-5546] ROM "nolabel_line110/current_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nolabel_line110/state_timer_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nolabel_line110/crc16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nolabel_line110/mem_read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cam_end_idle_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cam_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cam_start_idle_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cam_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_lines" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cam_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "mipi_idle_packet" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "mipi_tx_size" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "mipi_vc_id" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "mipi_wct_short0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mipi_wct_short" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.srcs/sources_1/new/main.v:385]
DSP Report: Generating DSP sine_scale_int3, operation Mode is: A*B.
DSP Report: operator sine_scale_int3 is absorbed into DSP sine_scale_int3.
DSP Report: operator sine_scale_int3 is absorbed into DSP sine_scale_int3.
DSP Report: Generating DSP sine_scale_int3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sine_scale_int3 is absorbed into DSP sine_scale_int3.
DSP Report: operator sine_scale_int3 is absorbed into DSP sine_scale_int3.
DSP Report: Generating DSP sine_scale_int1, operation Mode is: A*B.
DSP Report: operator sine_scale_int1 is absorbed into DSP sine_scale_int1.
WARNING: [Synth 8-3331] design main has unconnected port led_PL1
INFO: [Synth 8-3886] merging instance 'sine_scale_reg_reg[7]' (FD) to 'sine_scale_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'sine_scale_reg_reg[6]' (FD) to 'sine_scale_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'sine_scale_reg_reg[5]' (FD) to 'sine_scale_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'sine_scale_reg_reg[4]' (FD) to 'sine_scale_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'sine_scale_reg_reg[3]' (FD) to 'sine_scale_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'sine_scale_reg_reg[2]' (FD) to 'sine_scale_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'sine_scale_reg_reg[1]' (FD) to 'sine_scale_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'sine_scale_reg_reg[0]' (FD) to 'sine_scale_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'mipi_dt_id_reg[5]' (FDE) to 'mipi_dt_id_reg[3]'
INFO: [Synth 8-3886] merging instance 'mipi_dt_id_reg[4]' (FDE) to 'mipi_dt_id_reg[2]'
INFO: [Synth 8-3886] merging instance 'mipi_dt_id_reg[3]' (FDE) to 'mipi_dt_id_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mipi_dt_id_reg[2] )
INFO: [Synth 8-3886] merging instance 'mipi_tx_size_reg[14]' (FDE) to 'mipi_tx_size_reg[15]'
INFO: [Synth 8-3886] merging instance 'mipi_tx_size_reg[15]' (FDE) to 'mipi_tx_size_reg[13]'
INFO: [Synth 8-3886] merging instance 'mipi_tx_size_reg[13]' (FDE) to 'mipi_tx_size_reg[12]'
INFO: [Synth 8-3886] merging instance 'mipi_tx_size_reg[12]' (FDE) to 'mipi_tx_size_reg[10]'
INFO: [Synth 8-3886] merging instance 'mipi_tx_size_reg[10]' (FDE) to 'mipi_tx_size_reg[9]'
INFO: [Synth 8-3886] merging instance 'mipi_tx_size_reg[9]' (FDE) to 'mipi_tx_size_reg[8]'
INFO: [Synth 8-3886] merging instance 'mipi_tx_size_reg[8]' (FDE) to 'mipi_tx_size_reg[7]'
INFO: [Synth 8-3886] merging instance 'mipi_tx_size_reg[7]' (FDE) to 'mipi_tx_size_reg[6]'
INFO: [Synth 8-3886] merging instance 'mipi_tx_size_reg[6]' (FDE) to 'mipi_tx_size_reg[5]'
INFO: [Synth 8-3886] merging instance 'mipi_tx_size_reg[5]' (FDE) to 'mipi_tx_size_reg[4]'
INFO: [Synth 8-3886] merging instance 'mipi_tx_size_reg[4]' (FDE) to 'mipi_tx_size_reg[3]'
INFO: [Synth 8-3886] merging instance 'mipi_tx_size_reg[3]' (FDE) to 'mipi_tx_size_reg[2]'
INFO: [Synth 8-3886] merging instance 'mipi_tx_size_reg[2]' (FDE) to 'mipi_tx_size_reg[1]'
INFO: [Synth 8-3886] merging instance 'mipi_tx_size_reg[1]' (FDE) to 'mipi_tx_size_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mipi_tx_size_reg[0] )
INFO: [Synth 8-3886] merging instance 'nolabel_line110/crc16_reg[7]' (FDE) to 'nolabel_line110/crc16_reg[0]'
INFO: [Synth 8-3886] merging instance 'mem_test_data_reg[7]' (FD) to 'mem_test_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'nolabel_line110/crc16_reg[6]' (FDE) to 'nolabel_line110/crc16_reg[0]'
INFO: [Synth 8-3886] merging instance 'mem_test_data_reg[6]' (FD) to 'mem_test_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'nolabel_line110/crc16_reg[5]' (FDE) to 'nolabel_line110/crc16_reg[0]'
INFO: [Synth 8-3886] merging instance 'mem_test_data_reg[5]' (FD) to 'mem_test_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'nolabel_line110/crc16_reg[4]' (FDE) to 'nolabel_line110/crc16_reg[0]'
INFO: [Synth 8-3886] merging instance 'mem_test_data_reg[4]' (FD) to 'mem_test_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'nolabel_line110/crc16_reg[3]' (FDE) to 'nolabel_line110/crc16_reg[0]'
INFO: [Synth 8-3886] merging instance 'mem_test_data_reg[3]' (FD) to 'mem_test_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'nolabel_line110/crc16_reg[2]' (FDE) to 'nolabel_line110/crc16_reg[0]'
INFO: [Synth 8-3886] merging instance 'mem_test_data_reg[2]' (FD) to 'mem_test_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'nolabel_line110/crc16_reg[1]' (FDE) to 'nolabel_line110/crc16_reg[0]'
INFO: [Synth 8-3886] merging instance 'mem_test_data_reg[1]' (FD) to 'mem_test_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'nolabel_line110/crc16_reg[0]' (FDE) to 'nolabel_line110/crc16_reg[8]'
INFO: [Synth 8-3886] merging instance 'mem_test_data_reg[0]' (FD) to 'mem_test_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'nolabel_line110/crc16_reg[15]' (FDE) to 'nolabel_line110/crc16_reg[8]'
INFO: [Synth 8-3886] merging instance 'nolabel_line110/crc16_reg[14]' (FDE) to 'nolabel_line110/crc16_reg[8]'
INFO: [Synth 8-3886] merging instance 'nolabel_line110/crc16_reg[13]' (FDE) to 'nolabel_line110/crc16_reg[8]'
INFO: [Synth 8-3886] merging instance 'nolabel_line110/dt_id_latch_reg[5]' (FDE) to 'nolabel_line110/dt_id_latch_reg[1]'
INFO: [Synth 8-3886] merging instance 'nolabel_line110/crc16_reg[12]' (FDE) to 'nolabel_line110/crc16_reg[8]'
INFO: [Synth 8-3886] merging instance 'nolabel_line110/dt_id_latch_reg[4]' (FDE) to 'nolabel_line110/dt_id_latch_reg[2]'
INFO: [Synth 8-3886] merging instance 'nolabel_line110/crc16_reg[11]' (FDE) to 'nolabel_line110/crc16_reg[8]'
INFO: [Synth 8-3886] merging instance 'nolabel_line110/dt_id_latch_reg[3]' (FDE) to 'nolabel_line110/dt_id_latch_reg[1]'
INFO: [Synth 8-3886] merging instance 'nolabel_line110/crc16_reg[10]' (FDE) to 'nolabel_line110/crc16_reg[8]'
INFO: [Synth 8-3886] merging instance 'nolabel_line110/crc16_reg[9]' (FDE) to 'nolabel_line110/crc16_reg[8]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\nolabel_line110/crc16_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cam_state_reg[7] )
INFO: [Synth 8-3886] merging instance 'nolabel_line110/clkout_hiz_reg' (FDE) to 'i_11'
INFO: [Synth 8-3886] merging instance 'i_11' (FDE) to 'i_8'
INFO: [Synth 8-3886] merging instance 'i_4' (FD) to 'i_1'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line110/dt_id_latch_reg[2] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 829.992 ; gain = 529.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|main        | A*B            | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | (PCIN>>17)+A*B | 16     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A*B            | 24     | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'nolabel_line42/processing_system7_0/FCLK_CLK0' to pin 'nolabel_line42/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'nolabel_line46/clk_in1' to pin 'nolabel_line42/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'nolabel_line46/clk_out1_0' to pin 'nolabel_line46/bbstub_clk_out1_0/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'nolabel_line46/clk_in1' to 'nolabel_line42/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'nolabel_line46/clk_out1_180' to pin 'nolabel_line46/bbstub_clk_out1_180/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'nolabel_line46/clk_in1' to 'nolabel_line42/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'nolabel_line46/clk_out1_270' to pin 'nolabel_line46/bbstub_clk_out1_270/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'nolabel_line46/clk_in1' to 'nolabel_line42/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'nolabel_line46/clk_out1_90' to pin 'nolabel_line46/bbstub_clk_out1_90/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'nolabel_line46/clk_in1' to 'nolabel_line42/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 864.160 ; gain = 563.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 896.367 ; gain = 595.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 902.777 ; gain = 601.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_x has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_x has unconnected pin dina[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_x has unconnected pin dina[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_x has unconnected pin dina[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_x has unconnected pin dina[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_x has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_x has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_x has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_x has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_x has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_x has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_x has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_x has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_x has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_x has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_x has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_x has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 902.777 ; gain = 601.867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 902.777 ; gain = 601.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 902.777 ; gain = 601.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 902.777 ; gain = 601.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 902.777 ; gain = 601.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 902.777 ; gain = 601.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_processing_system7_0_0 |         1|
|2     |clk_wiz_0                       |         1|
|3     |blk_mem_gen_0                   |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |blk_mem_gen_0                   |     1|
|2     |clk_wiz_0                       |     1|
|3     |design_1_processing_system7_0_0 |     1|
|4     |BUFGCE                          |     3|
|5     |BUFR                            |     3|
|6     |CARRY4                          |    44|
|7     |DSP48E1                         |     2|
|8     |DSP48E1_2                       |     1|
|9     |LUT1                            |   108|
|10    |LUT2                            |    41|
|11    |LUT3                            |    27|
|12    |LUT4                            |    41|
|13    |LUT5                            |    32|
|14    |LUT6                            |   109|
|15    |OSERDESE2                       |     3|
|16    |FDRE                            |   289|
|17    |FDSE                            |     1|
|18    |OBUF                            |     1|
|19    |OBUFT                           |     7|
|20    |OBUFTDS                         |     3|
+------+--------------------------------+------+

Report Instance Areas: 
+------+------------------+-----------+------+
|      |Instance          |Module     |Cells |
+------+------------------+-----------+------+
|1     |top               |           |   738|
|2     |  nolabel_line42  |design_1   |     2|
|3     |  nolabel_line110 |mipi_csi   |   346|
|4     |    ecc24_fast_x  |ecc24_fast |    11|
+------+------------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 902.777 ; gain = 601.867
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 17 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 902.777 ; gain = 229.516
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 902.777 ; gain = 601.867
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 902.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  BUFGCE => BUFGCTRL: 3 instances
  OBUFTDS => OBUFTDS_DUAL_BUF (INV, OBUFTDS, OBUFTDS): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
168 Infos, 49 Warnings, 17 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 902.777 ; gain = 609.051
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 902.777 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/logic/logic.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  2 21:57:03 2019...
