#ifndef	BOARD_MX6_SMARC_H
#define	BOARD_MX6_SMARC_H

#include <mach/iomux-mx6q.h>
#include <mach/iomux-mx6dl.h>

#define SMARC_SD2_CD    	IMX_GPIO_NR(3, 14)  // GPIO3[14] EIM_DA14
#define SMARC_SD2_WP    	IMX_GPIO_NR(3, 13)  // GPIO3[13] EIM_DA13
#define SMARC_USB_OTG_PWR	IMX_GPIO_NR(3, 22)	// GPIO3[22] EIM_D22

#define	SMARC_PCIE_WAKE		IMX_GPIO_NR(3, 11)	// PCIE WAKE
#define	SMARC_PCIE_RESET	IMX_GPIO_NR(4, 5)	// PCIE RESET

static iomux_v3_cfg_t mx6q_smarc_basic_pads[] = {
	/* -- AUDMUX(I2S) -- */
	MX6Q_PAD_CSI0_DAT4__AUDMUX_AUD3_TXC,
	MX6Q_PAD_CSI0_DAT5__AUDMUX_AUD3_TXD,
	MX6Q_PAD_CSI0_DAT6__AUDMUX_AUD3_TXFS,
	MX6Q_PAD_CSI0_DAT7__AUDMUX_AUD3_RXD,

	/* -- eMMC -- */
	MX6Q_PAD_SD4_CLK__USDHC4_CLK_200MHZ,
	MX6Q_PAD_SD4_CMD__USDHC4_CMD_200MHZ,
	MX6Q_PAD_SD4_DAT0__USDHC4_DAT0_200MHZ,
	MX6Q_PAD_SD4_DAT1__USDHC4_DAT1_200MHZ,
	MX6Q_PAD_SD4_DAT2__USDHC4_DAT2_200MHZ,
	MX6Q_PAD_SD4_DAT3__USDHC4_DAT3_200MHZ,
	MX6Q_PAD_SD4_DAT4__USDHC4_DAT4_200MHZ,
	MX6Q_PAD_SD4_DAT5__USDHC4_DAT5_200MHZ,
	MX6Q_PAD_SD4_DAT6__USDHC4_DAT6_200MHZ,
	MX6Q_PAD_SD4_DAT7__USDHC4_DAT7_200MHZ,

	/* USB OTG PWR */
	MX6Q_PAD_EIM_D22__GPIO_3_22,

	/* MCLK for csi0 */
	MX6Q_PAD_GPIO_0__CCM_CLKO,
	MX6Q_PAD_KEY_ROW2__HDMI_TX_CEC_LINE,
	MX6Q_PAD_CSI0_MCLK__CCM_CLKO,

	/* -- I2C-1 -- */
	MX6Q_PAD_CSI0_DAT9__I2C1_SCL,
	MX6Q_PAD_CSI0_DAT8__I2C1_SDA,
	/* -- I2C-2 -- */
	MX6Q_PAD_KEY_COL3__I2C2_SCL,
	MX6Q_PAD_KEY_ROW3__I2C2_SDA,
	/* -- I2C-3 -- */
	MX6Q_PAD_GPIO_3__I2C3_SCL,
	MX6Q_PAD_GPIO_6__I2C3_SDA,

	/* DISPLAY */
	MX6Q_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK,
	MX6Q_PAD_DI0_PIN15__IPU1_DI0_PIN15,
	MX6Q_PAD_DI0_PIN2__IPU1_DI0_PIN2,
	MX6Q_PAD_DI0_PIN3__IPU1_DI0_PIN3,
	MX6Q_PAD_DISP0_DAT0__IPU1_DISP0_DAT_0,
	MX6Q_PAD_DISP0_DAT1__IPU1_DISP0_DAT_1,
	MX6Q_PAD_DISP0_DAT2__IPU1_DISP0_DAT_2,
	MX6Q_PAD_DISP0_DAT3__IPU1_DISP0_DAT_3,
	MX6Q_PAD_DISP0_DAT4__IPU1_DISP0_DAT_4,
	MX6Q_PAD_DISP0_DAT5__IPU1_DISP0_DAT_5,
	MX6Q_PAD_DISP0_DAT6__IPU1_DISP0_DAT_6,
	MX6Q_PAD_DISP0_DAT7__IPU1_DISP0_DAT_7,
	MX6Q_PAD_DISP0_DAT8__IPU1_DISP0_DAT_8,
	MX6Q_PAD_DISP0_DAT9__IPU1_DISP0_DAT_9,
	MX6Q_PAD_DISP0_DAT10__IPU1_DISP0_DAT_10,
	MX6Q_PAD_DISP0_DAT11__IPU1_DISP0_DAT_11,
	MX6Q_PAD_DISP0_DAT12__IPU1_DISP0_DAT_12,
	MX6Q_PAD_DISP0_DAT13__IPU1_DISP0_DAT_13,
	MX6Q_PAD_DISP0_DAT14__IPU1_DISP0_DAT_14,
	MX6Q_PAD_DISP0_DAT15__IPU1_DISP0_DAT_15,
	MX6Q_PAD_DISP0_DAT16__IPU1_DISP0_DAT_16,
	MX6Q_PAD_DISP0_DAT17__IPU1_DISP0_DAT_17,
	MX6Q_PAD_DISP0_DAT18__IPU1_DISP0_DAT_18,
	MX6Q_PAD_DISP0_DAT19__IPU1_DISP0_DAT_19,
	MX6Q_PAD_DISP0_DAT20__IPU1_DISP0_DAT_20,
	MX6Q_PAD_DISP0_DAT21__IPU1_DISP0_DAT_21,
	MX6Q_PAD_DISP0_DAT22__IPU1_DISP0_DAT_22,
	MX6Q_PAD_DISP0_DAT23__IPU1_DISP0_DAT_23,

	/* -- USBOTG ID pin -- */
	MX6Q_PAD_ENET_RX_ER__ANATOP_USBOTG_ID,

	/* -- USBs OC pin -- */
	MX6Q_PAD_EIM_D21__GPIO_3_21,	// OTG_OC#
	MX6Q_PAD_EIM_D30__GPIO_3_30,	// H1_OC#

	/* -- PCI-E -- */
	MX6Q_PAD_EIM_DA10__GPIO_3_10,	// PCIE WAKE
	MX6Q_PAD_GPIO_19__GPIO_4_5,    // RESET

	/* -- Watch DOG -- */
	MX6Q_PAD_GPIO_1__WDOG2_WDOG_B,
};

static iomux_v3_cfg_t mx6solo_smarc_basic_pads[] = {
	/* -- AUDMUX(I2S) -- */
	MX6DL_PAD_CSI0_DAT4__AUDMUX_AUD3_TXC,
	MX6DL_PAD_CSI0_DAT5__AUDMUX_AUD3_TXD,
	MX6DL_PAD_CSI0_DAT6__AUDMUX_AUD3_TXFS,
	MX6DL_PAD_CSI0_DAT7__AUDMUX_AUD3_RXD,

	/* -- eMMC -- */
	MX6DL_PAD_SD4_CLK__USDHC4_CLK_200MHZ,
	MX6DL_PAD_SD4_CMD__USDHC4_CMD_200MHZ,
	MX6DL_PAD_SD4_DAT0__USDHC4_DAT0_200MHZ,
	MX6DL_PAD_SD4_DAT1__USDHC4_DAT1_200MHZ,
	MX6DL_PAD_SD4_DAT2__USDHC4_DAT2_200MHZ,
	MX6DL_PAD_SD4_DAT3__USDHC4_DAT3_200MHZ,
	MX6DL_PAD_SD4_DAT4__USDHC4_DAT4_200MHZ,
	MX6DL_PAD_SD4_DAT5__USDHC4_DAT5_200MHZ,
	MX6DL_PAD_SD4_DAT6__USDHC4_DAT6_200MHZ,
	MX6DL_PAD_SD4_DAT7__USDHC4_DAT7_200MHZ,

	/* USB OTG PWR */
	MX6DL_PAD_EIM_D22__GPIO_3_22,

	/* MCLK for csi0 */
	MX6DL_PAD_GPIO_0__CCM_CLKO,
	MX6DL_PAD_KEY_ROW2__HDMI_TX_CEC_LINE,
	MX6DL_PAD_CSI0_MCLK__CCM_CLKO,

	/* -- I2C-1 -- */
	MX6DL_PAD_CSI0_DAT9__I2C1_SCL,
	MX6DL_PAD_CSI0_DAT8__I2C1_SDA,

	/* -- I2C-2 -- */
	MX6DL_PAD_KEY_COL3__I2C2_SCL,
	MX6DL_PAD_KEY_ROW3__I2C2_SDA,

	/* -- I2C-3 -- */
	MX6DL_PAD_GPIO_3__I2C3_SCL,
	MX6DL_PAD_GPIO_6__I2C3_SDA,

	/* DISPLAY */
	MX6DL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK,
	MX6DL_PAD_DI0_PIN15__IPU1_DI0_PIN15,
	MX6DL_PAD_DI0_PIN2__IPU1_DI0_PIN2,
	MX6DL_PAD_DI0_PIN3__IPU1_DI0_PIN3,
	MX6DL_PAD_DISP0_DAT0__IPU1_DISP0_DAT_0,
	MX6DL_PAD_DISP0_DAT1__IPU1_DISP0_DAT_1,
	MX6DL_PAD_DISP0_DAT2__IPU1_DISP0_DAT_2,
	MX6DL_PAD_DISP0_DAT3__IPU1_DISP0_DAT_3,
	MX6DL_PAD_DISP0_DAT4__IPU1_DISP0_DAT_4,
	MX6DL_PAD_DISP0_DAT5__IPU1_DISP0_DAT_5,
	MX6DL_PAD_DISP0_DAT6__IPU1_DISP0_DAT_6,
	MX6DL_PAD_DISP0_DAT7__IPU1_DISP0_DAT_7,
	MX6DL_PAD_DISP0_DAT8__IPU1_DISP0_DAT_8,
	MX6DL_PAD_DISP0_DAT9__IPU1_DISP0_DAT_9,
	MX6DL_PAD_DISP0_DAT10__IPU1_DISP0_DAT_10,
	MX6DL_PAD_DISP0_DAT11__IPU1_DISP0_DAT_11,
	MX6DL_PAD_DISP0_DAT12__IPU1_DISP0_DAT_12,
	MX6DL_PAD_DISP0_DAT13__IPU1_DISP0_DAT_13,
	MX6DL_PAD_DISP0_DAT14__IPU1_DISP0_DAT_14,
	MX6DL_PAD_DISP0_DAT15__IPU1_DISP0_DAT_15,
	MX6DL_PAD_DISP0_DAT16__IPU1_DISP0_DAT_16,
	MX6DL_PAD_DISP0_DAT17__IPU1_DISP0_DAT_17,
	MX6DL_PAD_DISP0_DAT18__IPU1_DISP0_DAT_18,
	MX6DL_PAD_DISP0_DAT19__IPU1_DISP0_DAT_19,
	MX6DL_PAD_DISP0_DAT20__IPU1_DISP0_DAT_20,
	MX6DL_PAD_DISP0_DAT21__IPU1_DISP0_DAT_21,
	MX6DL_PAD_DISP0_DAT22__IPU1_DISP0_DAT_22,
	MX6DL_PAD_DISP0_DAT23__IPU1_DISP0_DAT_23,

	/* -- USBOTG ID pin -- */
	MX6DL_PAD_ENET_RX_ER__ANATOP_USBOTG_ID,

	/* -- USBs OC pin -- */
	MX6DL_PAD_EIM_D21__GPIO_3_21,    // OTG_OC#
	MX6DL_PAD_EIM_D30__GPIO_3_30,    // H1_OC#

	/* -- PCI-E -- */
	MX6DL_PAD_EIM_DA10__GPIO_3_10,	// PCIE WAKE
	MX6DL_PAD_GPIO_19__GPIO_4_5,	// PCIE RESETa

	/* -- Watch DOG -- */
	MX6DL_PAD_GPIO_1__WDOG2_WDOG_B
};
#endif
