\hypertarget{class_s_c_l__detect_1_1fsm}{}\section{fsm Architecture Reference}
\label{class_s_c_l__detect_1_1fsm}\index{fsm@{fsm}}


Architecture definition of the \hyperlink{class_s_c_l__detect}{S\+C\+L\+\_\+detect}.  


\subsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_s_c_l__detect_1_1fsm_aca869937c40a3cb0b3e8467b28f4c42b}{transitions\+\_\+and\+\_\+storage}{\bfseries  ( {\bfseries {\bfseries \hyperlink{class_s_c_l__detect_a6231b307b7958b6060563aa2a93d345a}{clk}} \textcolor{vhdlchar}{ }} )}
\begin{DoxyCompactList}\small\item\em Process transitions\+\_\+and\+\_\+storage of the Architecture. \end{DoxyCompactList}\item 
\hyperlink{class_s_c_l__detect_1_1fsm_ab52d69072c9e0a01dc1a2642b28297ab}{stateaction}{\bfseries  ( {\bfseries \textcolor{vhdlchar}{state}\textcolor{vhdlchar}{ }} )}\hypertarget{class_s_c_l__detect_1_1fsm_ab52d69072c9e0a01dc1a2642b28297ab}{}\label{class_s_c_l__detect_1_1fsm_ab52d69072c9e0a01dc1a2642b28297ab}

\begin{DoxyCompactList}\small\item\em if synchronization reset equal to 0 , state transfer to init \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Types}
 \begin{DoxyCompactItemize}
\item 
{\bfseries \hyperlink{class_s_c_l__detect_1_1fsm_a5653729522f0b754a9aa9312cc16b167}{t\+\_\+state}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{init}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{stop}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{start}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{rising}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{falling}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{sample}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{writing}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{waiting}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{waiting1}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{waiting2}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{error}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\end{DoxyCompactItemize}
\subsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_s_c_l__detect_1_1fsm_a3faeb1655b4935d9040ff50adfdcd5f0}{state} {\bfseries {\bfseries \hyperlink{class_s_c_l__detect_1_1fsm_a5653729522f0b754a9aa9312cc16b167}{t\+\_\+state}} \textcolor{vhdlchar}{ }} \hypertarget{class_s_c_l__detect_1_1fsm_a3faeb1655b4935d9040ff50adfdcd5f0}{}\label{class_s_c_l__detect_1_1fsm_a3faeb1655b4935d9040ff50adfdcd5f0}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
Architecture definition of the \hyperlink{class_s_c_l__detect}{S\+C\+L\+\_\+detect}. 

More details about this \hyperlink{class_s_c_l__detect}{S\+C\+L\+\_\+detect} element. 

\subsection{Member Function Documentation}
\index{S\+C\+L\+\_\+detect\+::fsm@{S\+C\+L\+\_\+detect\+::fsm}!transitions\+\_\+and\+\_\+storage@{transitions\+\_\+and\+\_\+storage}}
\index{transitions\+\_\+and\+\_\+storage@{transitions\+\_\+and\+\_\+storage}!S\+C\+L\+\_\+detect\+::fsm@{S\+C\+L\+\_\+detect\+::fsm}}
\subsubsection[{\texorpdfstring{transitions\+\_\+and\+\_\+storageclk}{transitions_and_storageclk}}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} transitions\+\_\+and\+\_\+storage(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\hypertarget{class_s_c_l__detect_1_1fsm_aca869937c40a3cb0b3e8467b28f4c42b}{}\label{class_s_c_l__detect_1_1fsm_aca869937c40a3cb0b3e8467b28f4c42b}


Process transitions\+\_\+and\+\_\+storage of the Architecture. 

More details about this transitions\+\_\+and\+\_\+storage element. 

\subsection{Member Data Documentation}
\index{S\+C\+L\+\_\+detect\+::fsm@{S\+C\+L\+\_\+detect\+::fsm}!t\+\_\+state@{t\+\_\+state}}
\index{t\+\_\+state@{t\+\_\+state}!S\+C\+L\+\_\+detect\+::fsm@{S\+C\+L\+\_\+detect\+::fsm}}
\subsubsection[{\texorpdfstring{t\+\_\+state}{t_state}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+state} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{init}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{stop}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{start}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{rising}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{falling}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{sample}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{writing}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{waiting}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{waiting1}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{waiting2}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{error}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\hypertarget{class_s_c_l__detect_1_1fsm_a5653729522f0b754a9aa9312cc16b167}{}\label{class_s_c_l__detect_1_1fsm_a5653729522f0b754a9aa9312cc16b167}
type t\+\_\+state as 11 differents states\+: init,stop,start,rising,falling,sample,writing,waiting,waiting1,waiting2,error 

The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Public/\+Documents/\+Github/\+V\+H\+D\+L/\+S\+C\+L\+\_\+detect/\hyperlink{_s_c_l__detect_8vhd}{S\+C\+L\+\_\+detect.\+vhd}\end{DoxyCompactItemize}
