static inline unsigned short\r\nF_1 ( struct V_1 * V_2 , int V_3 , int V_4 )\r\n{\r\nunsigned long V_5 ;\r\nunsigned short V_6 ;\r\nif ( V_4 )\r\nF_2 ( V_5 ) ;\r\nF_3 ( V_3 >> 12 , V_7 ) ;\r\nV_6 = F_4 ( V_8 + ( ( V_3 & 4095 ) << 1 ) ) ;\r\nif ( V_4 )\r\nF_5 ( V_5 ) ;\r\nreturn V_6 ;\r\n}\r\nstatic inline void\r\nF_6 ( struct V_1 * V_2 , unsigned short V_9 , int V_3 , int V_4 )\r\n{\r\nunsigned long V_5 ;\r\nif ( V_4 )\r\nF_2 ( V_5 ) ;\r\nF_3 ( V_3 >> 12 , V_7 ) ;\r\nF_7 ( V_9 , V_8 + ( ( V_3 & 4095 ) << 1 ) ) ;\r\nif ( V_4 )\r\nF_5 ( V_5 ) ;\r\n}\r\nstatic void\r\nF_8 ( struct V_1 * V_2 , void * V_10 , unsigned int V_11 , unsigned int V_12 )\r\n{\r\nunsigned int V_13 , V_14 , V_15 ;\r\nvoid T_1 * V_3 ;\r\nV_15 = V_11 & 4095 ;\r\nV_13 = V_11 >> 12 ;\r\nV_3 = V_8 + ( V_15 << 1 ) ;\r\nif ( V_15 + V_12 > 4096 )\r\nV_14 = 4096 - V_15 ;\r\nelse\r\nV_14 = V_12 ;\r\ndo {\r\nint V_16 ;\r\nF_3 ( V_13 , V_7 ) ;\r\nV_12 -= V_14 ;\r\n__asm__ __volatile__(\r\n"subs %3, %3, #2\n\\r\nbmi 2f\n\\r\n1: ldr %0, [%1], #2\n\\r\nmov %0, %0, lsl #16\n\\r\norr %0, %0, %0, lsr #16\n\\r\nstr %0, [%2], #4\n\\r\nsubs %3, %3, #2\n\\r\nbmi 2f\n\\r\nldr %0, [%1], #2\n\\r\nmov %0, %0, lsl #16\n\\r\norr %0, %0, %0, lsr #16\n\\r\nstr %0, [%2], #4\n\\r\nsubs %3, %3, #2\n\\r\nbmi 2f\n\\r\nldr %0, [%1], #2\n\\r\nmov %0, %0, lsl #16\n\\r\norr %0, %0, %0, lsr #16\n\\r\nstr %0, [%2], #4\n\\r\nsubs %3, %3, #2\n\\r\nbmi 2f\n\\r\nldr %0, [%1], #2\n\\r\nmov %0, %0, lsl #16\n\\r\norr %0, %0, %0, lsr #16\n\\r\nstr %0, [%2], #4\n\\r\nsubs %3, %3, #2\n\\r\nbpl 1b\n\\r\n2: adds %3, %3, #1\n\\r\nldreqb %0, [%1]\n\\r\nstreqb %0, [%2]"\r\n: "=&r" (used), "=&r" (data)\r\n: "r" (addr), "r" (thislen), "1" (data));\r\nV_3 = V_8 ;\r\nV_14 = V_12 ;\r\nif ( V_14 > 4096 )\r\nV_14 = 4096 ;\r\nV_13 ++ ;\r\n} while ( V_14 );\r\n}\r\nstatic void\r\nF_9 ( struct V_1 * V_2 , void * V_10 , unsigned int V_11 , unsigned int V_12 )\r\n{\r\nunsigned int V_13 , V_14 , V_15 ;\r\nvoid T_1 * V_3 ;\r\nV_15 = V_11 & 4095 ;\r\nV_13 = V_11 >> 12 ;\r\nV_3 = V_8 + ( V_15 << 1 ) ;\r\nif ( V_15 + V_12 > 4096 )\r\nV_14 = 4096 - V_15 ;\r\nelse\r\nV_14 = V_12 ;\r\ndo {\r\nint V_16 ;\r\nF_3 ( V_13 , V_7 ) ;\r\nV_12 -= V_14 ;\r\n__asm__ __volatile__(\r\n"subs %3, %3, #2\n\\r\nbmi 2f\n\\r\n1: ldr %0, [%2], #4\n\\r\nstrb %0, [%1], #1\n\\r\nmov %0, %0, lsr #8\n\\r\nstrb %0, [%1], #1\n\\r\nsubs %3, %3, #2\n\\r\nbmi 2f\n\\r\nldr %0, [%2], #4\n\\r\nstrb %0, [%1], #1\n\\r\nmov %0, %0, lsr #8\n\\r\nstrb %0, [%1], #1\n\\r\nsubs %3, %3, #2\n\\r\nbmi 2f\n\\r\nldr %0, [%2], #4\n\\r\nstrb %0, [%1], #1\n\\r\nmov %0, %0, lsr #8\n\\r\nstrb %0, [%1], #1\n\\r\nsubs %3, %3, #2\n\\r\nbmi 2f\n\\r\nldr %0, [%2], #4\n\\r\nstrb %0, [%1], #1\n\\r\nmov %0, %0, lsr #8\n\\r\nstrb %0, [%1], #1\n\\r\nsubs %3, %3, #2\n\\r\nbpl 1b\n\\r\n2: adds %3, %3, #1\n\\r\nldreqb %0, [%2]\n\\r\nstreqb %0, [%1]"\r\n: "=&r" (used), "=&r" (data)\r\n: "r" (addr), "r" (thislen), "1" (data));\r\nV_3 = V_8 ;\r\nV_14 = V_12 ;\r\nif ( V_14 > 4096 )\r\nV_14 = 4096 ;\r\nV_13 ++ ;\r\n} while ( V_14 );\r\n}\r\nstatic int\r\nF_10 ( struct V_1 * V_2 , unsigned char V_17 )\r\n{\r\nunsigned char * V_18 = F_11 ( V_19 , V_20 ) ;\r\nint V_21 , V_6 = V_19 ;\r\nint V_22 = 15 ;\r\nint V_23 = - 1 ;\r\nint V_24 = 0 ;\r\nif ( ! V_18 )\r\nreturn 1 ;\r\nmemset ( V_18 , V_17 , V_19 ) ;\r\nF_8 ( V_2 , V_18 , 0 , V_19 ) ;\r\nmemset ( V_18 , V_17 ^ 0xff , V_19 ) ;\r\nF_9 ( V_2 , V_18 , 0 , V_19 ) ;\r\nfor ( V_21 = 0 ; V_21 < V_19 ; V_21 ++ ) {\r\nif ( V_18 [ V_21 ] != V_17 ) {\r\nif ( V_22 >= 0 && V_23 != V_18 [ V_21 ] ) {\r\nif ( V_23 != - 1 )\r\nF_12 ( L_1 ) ;\r\nF_12 ( V_25 L_2 ,\r\nV_2 -> V_26 , V_18 [ V_21 ] , V_17 , V_21 ) ;\r\nV_6 = - V_27 ;\r\nV_22 -- ;\r\nV_23 = V_18 [ V_21 ] ;\r\nV_24 = V_21 ;\r\n}\r\n} else {\r\nif ( V_23 != - 1 ) {\r\nif ( V_24 == V_21 - 1 )\r\nF_12 ( L_1 ) ;\r\nelse\r\nF_12 ( L_3 , V_21 - 1 ) ;\r\nV_23 = - 1 ;\r\n}\r\n}\r\n}\r\nif ( V_23 != - 1 )\r\nF_12 ( L_3 , V_19 ) ;\r\nF_13 ( V_18 ) ;\r\nreturn V_6 ;\r\n}\r\nstatic int\r\nF_14 ( struct V_1 * V_2 )\r\n{\r\nF_3 ( V_28 | V_29 , V_30 ) ;\r\nreturn V_31 ;\r\n}\r\nstatic int\r\nF_15 ( struct V_1 * V_2 )\r\n{\r\nint V_21 ;\r\nV_2 -> V_32 = 0 ;\r\nV_21 = F_10 ( V_2 , 0x5a ) ;\r\nif ( V_21 > 0 )\r\nV_21 = F_10 ( V_2 , 0x1e ) ;\r\nif ( V_21 <= 0 )\r\nreturn - V_27 ;\r\nV_2 -> V_33 = V_21 ;\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_16 ( struct V_1 * V_2 )\r\n{\r\nint V_21 , V_34 , V_3 , V_35 , V_36 ;\r\nint V_37 = 0 ;\r\nunsigned long V_38 ;\r\nF_3 ( V_28 | V_29 , V_30 ) ;\r\nfor ( V_21 = 0 ; V_21 < 6 ; V_21 ++ )\r\nV_39 . V_40 [ V_21 ] = V_2 -> V_41 [ V_21 ] ;\r\nF_8 ( V_2 , & V_42 , V_43 , V_44 ) ;\r\nF_8 ( V_2 , & V_45 , V_46 , V_47 ) ;\r\nF_8 ( V_2 , & V_48 , V_49 , V_50 ) ;\r\nF_8 ( V_2 , & V_51 , V_52 , V_53 ) ;\r\nF_8 ( V_2 , & V_39 , V_54 , V_55 ) ;\r\nF_8 ( V_2 , & V_56 , V_57 , V_58 ) ;\r\nF_8 ( V_2 , & V_59 , V_60 , V_61 ) ;\r\nF_8 ( V_2 , & V_62 , V_63 , V_64 ) ;\r\nif ( F_17 ( V_2 , V_52 , V_65 , V_66 , V_67 ) != V_68 ) {\r\nF_12 ( V_69 L_4 ,\r\nV_2 -> V_26 ) ;\r\nreturn 1 ;\r\n}\r\nV_3 = V_70 ;\r\ndo {\r\nV_35 = V_3 + V_71 + V_72 + V_73 + 10 ;\r\nV_36 = V_35 + V_71 + V_72 + V_73 + 10 ;\r\nif ( V_36 >= V_74 ) {\r\nV_35 = V_70 ;\r\nV_75 . V_76 = V_77 | V_78 ;\r\nF_18 ( V_2 ) -> V_79 = V_3 ;\r\n} else\r\nV_75 . V_76 = 0 ;\r\nif ( V_3 == V_70 )\r\nV_75 . V_80 = V_3 + V_71 ;\r\nelse\r\nV_75 . V_80 = 0 ;\r\nV_75 . V_81 = V_35 ;\r\nV_82 . V_83 = V_35 + V_71 ;\r\nV_82 . V_84 = V_3 + V_71 + V_72 ;\r\nF_8 ( V_2 , & V_75 , V_3 , V_71 ) ;\r\nF_8 ( V_2 , & V_82 , V_3 + V_71 , V_72 ) ;\r\nV_3 = V_35 ;\r\n} while ( V_36 < V_74 );\r\nF_18 ( V_2 ) -> V_85 = V_63 ;\r\nF_18 ( V_2 ) -> V_86 = V_63 + V_64 ;\r\nF_18 ( V_2 ) -> V_87 = V_60 ;\r\nF_18 ( V_2 ) -> V_88 = V_70 ;\r\nF_18 ( V_2 ) -> V_89 = 1 ;\r\nF_18 ( V_2 ) -> V_90 = 1 ;\r\nF_3 ( V_28 , V_30 ) ;\r\nF_3 ( 0 , V_30 ) ;\r\nF_3 ( V_91 , V_30 ) ;\r\nV_38 = V_92 + V_93 / 2 ;\r\nwhile ( F_17 ( V_2 , V_46 , V_94 , V_95 , V_96 ) == 1 ) {\r\nif ( F_19 ( V_92 , V_38 ) ) {\r\nF_12 ( V_97 L_5 , V_2 -> V_26 ) ;\r\nreturn 1 ;\r\n}\r\n}\r\nV_38 += V_93 / 10 ;\r\nwhile ( ( ( V_34 = F_17 ( V_2 , V_52 , V_65 , V_98 , V_96 ) )\r\n& V_99 ) == 0 ) {\r\nif ( F_19 ( V_92 , V_38 ) )\r\nbreak;\r\n}\r\nif ( ( V_34 & ( V_99 | V_100 ) ) != ( V_99 | V_100 ) ) {\r\nF_12 ( V_97 L_6 , V_2 -> V_26 , V_34 ) ;\r\nF_12 ( V_101 L_7 , V_2 -> V_26 ,\r\nF_17 ( V_2 , V_49 , V_102 , V_103 , V_67 ) ,\r\nF_17 ( V_2 , V_49 , V_102 , V_104 , V_67 ) ,\r\nF_17 ( V_2 , V_49 , V_102 , V_105 , V_67 ) ,\r\nF_17 ( V_2 , V_49 , V_102 , V_106 , V_67 ) ) ;\r\nV_37 += 1 ;\r\n}\r\nV_38 += V_93 / 10 ;\r\nwhile ( ( ( V_34 = F_17 ( V_2 , V_54 , V_107 , V_108 , V_96 ) )\r\n& V_99 ) == 0 ) {\r\nif ( F_19 ( V_92 , V_38 ) )\r\nbreak;\r\n}\r\nif ( ( V_34 & ( V_99 | V_100 ) ) != ( V_99 | V_100 ) ) {\r\nF_12 ( V_97 L_8 , V_2 -> V_26 , V_34 ) ;\r\nF_12 ( V_101 L_7 , V_2 -> V_26 ,\r\nF_17 ( V_2 , V_49 , V_102 , V_103 , V_67 ) ,\r\nF_17 ( V_2 , V_49 , V_102 , V_104 , V_67 ) ,\r\nF_17 ( V_2 , V_49 , V_102 , V_105 , V_67 ) ,\r\nF_17 ( V_2 , V_49 , V_102 , V_106 , V_67 ) ) ;\r\nV_37 += 1 ;\r\n}\r\nV_38 += V_93 / 10 ;\r\nwhile ( ( ( V_34 = F_17 ( V_2 , V_57 , V_109 , V_110 , V_96 ) )\r\n& V_99 ) == 0 ) {\r\nif ( F_19 ( V_92 , V_38 ) )\r\nbreak;\r\n}\r\nif ( ( V_34 & ( V_99 | V_100 ) ) != ( V_99 | V_100 ) ) {\r\nF_12 ( V_97 L_9 , V_2 -> V_26 , V_34 ) ;\r\nF_12 ( V_101 L_7 , V_2 -> V_26 ,\r\nF_17 ( V_2 , V_49 , V_102 , V_103 , V_67 ) ,\r\nF_17 ( V_2 , V_49 , V_102 , V_104 , V_67 ) ,\r\nF_17 ( V_2 , V_49 , V_102 , V_105 , V_67 ) ,\r\nF_17 ( V_2 , V_49 , V_102 , V_106 , V_67 ) ) ;\r\nV_37 += 1 ;\r\n}\r\nV_38 += V_93 ;\r\nwhile ( ( ( V_34 = F_17 ( V_2 , V_60 , V_111 , V_112 , V_96 ) )\r\n& V_99 ) == 0 ) {\r\nif ( F_19 ( V_92 , V_38 ) )\r\nbreak;\r\n}\r\nif ( ( V_34 & ( V_99 | V_100 ) ) != ( V_99 | V_100 ) ) {\r\nF_12 ( V_97 L_10 , V_2 -> V_26 ) ;\r\nF_12 ( V_101 L_7 , V_2 -> V_26 ,\r\nF_17 ( V_2 , V_49 , V_102 , V_103 , V_67 ) ,\r\nF_17 ( V_2 , V_49 , V_102 , V_104 , V_67 ) ,\r\nF_17 ( V_2 , V_49 , V_102 , V_105 , V_67 ) ,\r\nF_17 ( V_2 , V_49 , V_102 , V_106 , V_67 ) ) ;\r\n} else {\r\nV_34 = F_17 ( V_2 , V_60 , V_111 , V_113 , V_96 ) ;\r\nif ( V_34 & V_114 )\r\nF_12 ( V_97 L_11 , V_2 -> V_26 ) ;\r\nelse if ( ( V_34 & ( V_115 | V_116 ) ) && ( V_34 & V_117 ) ) {\r\n#ifdef F_20\r\nF_12 ( V_97 L_12 , V_2 -> V_26 ,\r\nV_34 & V_115 ? L_13 : L_14 , ( V_34 & V_117 ) / 10 ,\r\n( V_34 & V_117 ) % 10 ) ;\r\n#else\r\nF_12 ( V_97 L_15 , V_2 -> V_26 ,\r\nV_34 & V_115 ? L_13 : L_14 , ( V_34 & V_117 ) ) ;\r\n#endif\r\n}\r\n}\r\nif ( V_37 )\r\nF_14 ( V_2 ) ;\r\nreturn V_37 ? 1 : 0 ;\r\n}\r\nstatic int\r\nF_21 ( struct V_1 * V_2 , int V_118 )\r\n{\r\nint V_11 , V_119 ;\r\nV_118 = ( V_118 + 1 ) & ~ 1 ;\r\nV_119 = F_18 ( V_2 ) -> V_87 ;\r\nif ( F_18 ( V_2 ) -> V_86 + V_118 > V_120 ) {\r\nif ( V_119 > F_18 ( V_2 ) -> V_86 )\r\nreturn - 1 ;\r\nV_11 = V_121 ;\r\nif ( V_11 + V_118 > V_119 )\r\nreturn - 1 ;\r\nF_18 ( V_2 ) -> V_86 = V_11 + V_118 ;\r\n} else {\r\nif ( F_18 ( V_2 ) -> V_86 < V_119 && ( F_18 ( V_2 ) -> V_86 + V_118 ) > V_119 )\r\nreturn - 1 ;\r\nV_11 = F_18 ( V_2 ) -> V_86 ;\r\nF_18 ( V_2 ) -> V_86 += V_118 ;\r\n}\r\nreturn V_11 ;\r\n}\r\nstatic int\r\nF_22 ( struct V_1 * V_2 )\r\n{\r\nif ( F_23 ( V_2 -> V_122 , V_123 , 0 , L_16 , V_2 ) )\r\nreturn - V_124 ;\r\nif ( F_16 ( V_2 ) ) {\r\nF_24 ( V_2 -> V_122 , V_2 ) ;\r\nreturn - V_124 ;\r\n}\r\nF_25 ( V_2 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void\r\nF_26 ( struct V_1 * V_2 )\r\n{\r\nF_12 ( V_97 L_17 ,\r\nV_2 -> V_26 ) ;\r\nF_12 ( V_97 L_18 , V_2 -> V_26 ) ;\r\nF_14 ( V_2 ) ;\r\nif ( F_16 ( V_2 ) )\r\nF_12 ( V_69 L_19 , V_2 -> V_26 ) ;\r\nV_2 -> V_125 . V_126 ++ ;\r\nF_27 ( V_2 ) ;\r\n}\r\nstatic int\r\nF_28 ( struct V_127 * V_128 , struct V_1 * V_2 )\r\n{\r\nint V_129 , V_130 , V_131 , V_132 , V_133 , V_134 ;\r\nunsigned long V_5 ;\r\nT_2 V_135 ;\r\nT_3 V_136 ;\r\nT_4 V_137 ;\r\nif ( F_18 ( V_2 ) -> V_138 ) {\r\nF_12 ( V_97 L_18 , V_2 -> V_26 ) ;\r\nF_14 ( V_2 ) ;\r\nif ( F_16 ( V_2 ) )\r\nF_12 ( V_69 L_19 , V_2 -> V_26 ) ;\r\nelse\r\nF_18 ( V_2 ) -> V_138 = 0 ;\r\n}\r\nif ( V_128 -> V_139 < V_140 ) {\r\nif ( F_29 ( V_128 , V_140 ) )\r\ngoto V_141;\r\n}\r\nV_132 = F_21 ( V_2 , V_142 ) ;\r\nV_133 = F_21 ( V_2 , V_143 ) ;\r\nV_134 = F_21 ( V_2 , V_128 -> V_139 ) ;\r\nV_131 = F_21 ( V_2 , V_64 ) ;\r\nV_135 . V_144 = 0 ;\r\nV_135 . V_145 = V_146 | V_147 ;\r\nV_135 . V_85 = V_131 ;\r\nV_135 . V_148 = V_133 ;\r\nV_136 . V_149 = V_150 | V_128 -> V_139 ;\r\nV_136 . V_151 = V_152 ;\r\nV_136 . V_153 = V_134 ;\r\nV_136 . V_154 = 0 ;\r\nV_137 . V_155 = 0 ;\r\nV_137 . V_156 = V_157 ;\r\nV_137 . V_158 = V_131 ;\r\nF_2 ( V_5 ) ;\r\nF_8 ( V_2 , & V_135 , V_132 , V_142 ) ;\r\nF_8 ( V_2 , & V_136 , V_133 , V_143 ) ;\r\nF_8 ( V_2 , V_128 -> V_10 , V_134 , V_128 -> V_139 ) ;\r\nF_8 ( V_2 , & V_137 , V_131 , V_64 ) ;\r\nV_129 = F_18 ( V_2 ) -> V_85 ;\r\nF_18 ( V_2 ) -> V_85 = V_131 ;\r\nF_30 ( V_2 , V_132 , V_129 , T_4 , V_158 , V_67 ) ;\r\nF_5 ( V_5 ) ;\r\nV_129 = F_18 ( V_2 ) -> V_86 ;\r\nV_130 = F_21 ( V_2 , V_142 + V_143 + V_64 + V_73 ) ;\r\nF_18 ( V_2 ) -> V_86 = V_129 ;\r\nF_31 ( V_128 ) ;\r\nif ( V_130 == - 1 )\r\nF_32 ( V_2 ) ;\r\nV_141:\r\nreturn V_159 ;\r\n}\r\nstatic void\r\nF_33 ( struct V_1 * V_2 )\r\n{\r\nT_4 V_137 ;\r\nint V_160 , V_130 ;\r\nV_160 = F_18 ( V_2 ) -> V_87 ;\r\nV_161:\r\nF_9 ( V_2 , & V_137 , V_160 , V_64 ) ;\r\nswitch ( V_137 . V_156 & V_162 ) {\r\ncase V_163 :\r\nif ( F_17 ( V_2 , V_49 , V_102 , V_105 , V_67 )\r\n!= ( unsigned short ) V_152 ) {\r\nF_30 ( V_2 , V_164 | V_165 , V_49 , V_102 ,\r\nV_104 , V_67 ) ;\r\nF_3 ( V_91 , V_30 ) ;\r\n}\r\nF_18 ( V_2 ) -> V_87 = V_63 ;\r\nreturn;\r\ncase V_157 :\r\nif ( V_137 . V_158 == V_160 ) {\r\nif ( F_18 ( V_2 ) -> V_90 == 0 )\r\nF_12 ( V_97 L_20 , V_2 -> V_26 ) ;\r\nelse\r\nF_18 ( V_2 ) -> V_90 = 0 ;\r\nreturn;\r\n}\r\nif ( V_160 == V_137 . V_158 )\r\nreturn;\r\nV_160 = V_137 . V_158 ;\r\ngoto V_161;\r\ncase V_146 :\r\nif ( V_137 . V_155 & V_99 )\r\nbreak;\r\nF_12 ( V_69 L_21 , V_2 -> V_26 ) ;\r\nF_18 ( V_2 ) -> V_138 = 1 ;\r\nreturn;\r\ndefault:\r\nF_12 ( V_97 L_22 , V_2 -> V_26 ,\r\nV_137 . V_156 & V_162 , V_160 ) ;\r\nF_18 ( V_2 ) -> V_138 = 1 ;\r\nreturn;\r\n}\r\nwhile ( V_137 . V_155 & V_99 ) {\r\nif ( V_137 . V_155 & V_100 ) {\r\nV_2 -> V_125 . V_166 ++ ;\r\nV_2 -> V_125 . V_167 += ( V_137 . V_155 & V_168 ) ;\r\n} else {\r\nV_2 -> V_125 . V_126 ++ ;\r\nif ( V_137 . V_155 & V_169 )\r\nV_2 -> V_125 . V_167 ++ ;\r\nif ( V_137 . V_155 & V_170 )\r\nV_2 -> V_125 . V_171 ++ ;\r\nif ( V_137 . V_155 & V_172 )\r\nF_12 ( V_97 L_23 , V_2 -> V_26 ) ;\r\nif ( V_137 . V_155 & V_173 )\r\nV_2 -> V_125 . V_174 ++ ;\r\nif ( V_137 . V_155 & V_175 )\r\nV_2 -> V_125 . V_167 += 16 ;\r\n}\r\nif ( V_137 . V_158 == V_160 ) {\r\nF_12 ( V_69 L_24 , V_2 -> V_26 ) ;\r\nbreak;\r\n}\r\nV_160 = V_137 . V_158 ;\r\nF_9 ( V_2 , & V_137 , V_160 , V_64 ) ;\r\nif ( ( V_137 . V_156 & V_162 ) != V_157 ) {\r\nF_12 ( V_69 L_25 , V_2 -> V_26 ) ;\r\nbreak;\r\n}\r\nif ( V_160 == V_137 . V_158 )\r\nbreak;\r\nV_160 = V_137 . V_158 ;\r\nF_9 ( V_2 , & V_137 , V_160 , V_64 ) ;\r\nif ( ( V_137 . V_156 & V_162 ) != V_146 ) {\r\nF_12 ( V_69 L_26 , V_2 -> V_26 ) ;\r\nbreak;\r\n}\r\n}\r\nF_18 ( V_2 ) -> V_87 = V_160 ;\r\nV_160 = F_18 ( V_2 ) -> V_86 ;\r\nV_130 = F_21 ( V_2 , V_142 + V_143 + V_64 + V_73 ) ;\r\nF_18 ( V_2 ) -> V_86 = V_160 ;\r\nif ( V_130 != - 1 )\r\nF_27 ( V_2 ) ;\r\n}\r\nstatic void\r\nF_34 ( struct V_1 * V_2 )\r\n{\r\nint V_34 ;\r\nint V_176 , V_177 ;\r\nT_5 V_178 ;\r\ndo {\r\nV_34 = F_17 ( V_2 , F_18 ( V_2 ) -> V_88 , V_179 , V_180 , V_67 ) ;\r\nif ( ( V_34 & V_181 ) == 0 )\r\nbreak;\r\nV_177 = F_17 ( V_2 , F_18 ( V_2 ) -> V_88 , V_179 , V_80 , V_67 ) ;\r\nF_9 ( V_2 , & V_178 , V_177 , V_72 ) ;\r\nif ( ( V_178 . V_182 & ( V_183 | V_184 ) ) == ( V_183 | V_184 ) ) {\r\nint V_12 = V_178 . V_182 & V_185 ;\r\nstruct V_127 * V_128 ;\r\nV_12 = ( V_12 + 1 ) & ~ 1 ;\r\nV_128 = F_35 ( V_2 , V_12 + 2 ) ;\r\nif ( V_128 ) {\r\nF_36 ( V_128 , 2 ) ;\r\nF_9 ( V_2 , F_37 ( V_128 , V_12 ) , V_178 . V_84 , V_12 ) ;\r\nV_128 -> V_186 = F_38 ( V_128 , V_2 ) ;\r\nF_39 ( V_128 ) ;\r\nV_2 -> V_125 . V_187 ++ ;\r\n} else\r\nV_2 -> V_125 . V_188 ++ ;\r\n} else {\r\nF_12 ( V_97 L_27 , V_2 -> V_26 ,\r\n( V_178 . V_182 & V_183 ) ? L_28 : L_29 ) ;\r\nV_2 -> V_125 . V_188 ++ ;\r\n}\r\nV_176 = F_17 ( V_2 , F_18 ( V_2 ) -> V_79 , V_179 , V_81 , V_67 ) ;\r\nif ( V_176 != F_18 ( V_2 ) -> V_88 )\r\nF_12 ( V_69 L_30 ,\r\nV_2 -> V_26 , V_176 , F_18 ( V_2 ) -> V_88 ) ;\r\nF_30 ( V_2 , V_77 | V_78 , V_176 , V_179 , V_76 , V_67 ) ;\r\nF_30 ( V_2 , 0 , F_18 ( V_2 ) -> V_79 , V_179 , V_76 , V_67 ) ;\r\nF_30 ( V_2 , 0 , F_18 ( V_2 ) -> V_79 , V_179 , V_180 , V_67 ) ;\r\nF_30 ( V_2 , 0 , F_18 ( V_2 ) -> V_79 , V_179 , V_80 , V_67 ) ;\r\nF_18 ( V_2 ) -> V_79 = V_176 ;\r\nF_18 ( V_2 ) -> V_88 = F_17 ( V_2 , F_18 ( V_2 ) -> V_88 , V_179 , V_81 , V_67 ) ;\r\n} while ( 1 );\r\n}\r\nstatic T_6\r\nV_123 ( int V_122 , void * V_189 )\r\n{\r\nstruct V_1 * V_2 = (struct V_1 * ) V_189 ;\r\nint V_34 ;\r\nV_34 = F_17 ( V_2 , V_49 , V_102 , V_103 , V_67 ) ;\r\nif ( V_34 ) {\r\nF_30 ( V_2 , V_34 & ( V_190 | V_191 | V_192 | V_193 ) ,\r\nV_49 , V_102 , V_104 , V_67 ) ;\r\nF_3 ( V_91 | V_29 , V_30 ) ;\r\nif ( V_34 & V_193 ) {\r\nF_33 ( V_2 ) ;\r\n}\r\nif ( V_34 & V_191 ) {\r\nif ( F_18 ( V_2 ) -> V_89 == 0 )\r\nF_12 ( V_97 L_31 , V_2 -> V_26 ) ;\r\nelse\r\nF_18 ( V_2 ) -> V_89 += 1 ;\r\nif ( F_17 ( V_2 , V_49 , V_102 , V_105 , V_67 )\r\n!= ( unsigned short ) V_152 ) {\r\nF_30 ( V_2 , V_164 , V_49 , V_102 , V_104 , V_67 ) ;\r\nF_3 ( V_91 , V_30 ) ;\r\n}\r\nif ( F_18 ( V_2 ) -> V_89 == 2 )\r\nF_18 ( V_2 ) -> V_89 = 0 ;\r\n}\r\nif ( V_34 & V_192 ) {\r\nF_34 ( V_2 ) ;\r\n}\r\nif ( V_34 & V_190 ) {\r\nif ( F_17 ( V_2 , V_49 , V_102 , V_103 , V_67 ) & V_194 ) {\r\nF_12 ( V_97 L_32 , V_2 -> V_26 ) ;\r\nF_30 ( V_2 , V_195 , V_49 , V_102 , V_104 , V_67 ) ;\r\nF_3 ( V_91 , V_30 ) ;\r\nV_2 -> V_125 . V_188 ++ ;\r\n} else\r\nF_12 ( V_97 L_33 , V_2 -> V_26 ,\r\nF_17 ( V_2 , V_49 , V_102 , V_103 , V_67 ) ) ;\r\nF_12 ( V_97 L_34 , F_17 ( V_2 , V_49 , V_102 , V_106 ,\r\nV_67 ) ) ;\r\n}\r\n} else\r\nF_3 ( V_29 , V_30 ) ;\r\nreturn V_196 ;\r\n}\r\nstatic int\r\nF_40 ( struct V_1 * V_2 )\r\n{\r\nF_14 ( V_2 ) ;\r\nF_24 ( V_2 -> V_122 , V_2 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void\r\nF_41 ( struct V_1 * V_2 )\r\n{\r\n}\r\nstatic void F_42 ( void )\r\n{\r\nstatic unsigned int V_197 = 0 ;\r\nif ( V_198 && V_197 ++ == 0 )\r\nF_12 ( V_199 L_35 , V_200 ) ;\r\n}\r\nstatic int\r\nF_43 ( struct V_201 * V_202 , const struct V_203 * V_204 )\r\n{\r\nstruct V_1 * V_2 ;\r\nint V_21 , V_6 = 0 ;\r\nF_42 () ;\r\nV_6 = F_44 ( V_202 ) ;\r\nif ( V_6 )\r\ngoto V_141;\r\nV_2 = F_45 ( sizeof( struct V_205 ) ) ;\r\nif ( ! V_2 ) {\r\nV_6 = - V_206 ;\r\ngoto V_207;\r\n}\r\nF_46 ( V_2 , & V_202 -> V_2 ) ;\r\nV_2 -> V_122 = V_202 -> V_122 ;\r\nF_18 ( V_2 ) -> V_208 = F_47 ( V_202 , V_209 , 0 , 0 ) ;\r\nif ( ! F_18 ( V_2 ) -> V_208 ) {\r\nV_6 = - V_206 ;\r\ngoto free;\r\n}\r\nif ( ( F_18 ( V_2 ) -> V_210 = F_14 ( V_2 ) ) == 0 ) {\r\nV_6 = - V_27 ;\r\ngoto free;\r\n}\r\nfor ( V_21 = 0 ; V_21 < 6 ; V_21 ++ )\r\nV_2 -> V_41 [ V_21 ] = F_48 ( V_211 + ( V_21 << 2 ) ) ;\r\nif ( F_15 ( V_2 ) ) {\r\nV_6 = - V_27 ;\r\ngoto free;\r\n}\r\nV_2 -> V_212 = & V_213 ;\r\nV_2 -> V_214 = 5 * V_93 / 100 ;\r\nV_6 = F_49 ( V_2 ) ;\r\nif ( V_6 )\r\ngoto free;\r\nF_12 ( V_199 L_36 ,\r\nV_2 -> V_26 , V_202 -> V_215 , V_2 -> V_41 ) ;\r\nF_50 ( V_202 , V_2 ) ;\r\nreturn 0 ;\r\nfree:\r\nF_51 ( V_2 ) ;\r\nV_207:\r\nF_52 ( V_202 ) ;\r\nV_141:\r\nreturn V_6 ;\r\n}\r\nstatic void F_53 ( struct V_201 * V_202 )\r\n{\r\nstruct V_1 * V_2 = F_54 ( V_202 ) ;\r\nF_50 ( V_202 , NULL ) ;\r\nF_55 ( V_2 ) ;\r\nF_51 ( V_2 ) ;\r\nF_52 ( V_202 ) ;\r\n}\r\nstatic int T_7 F_56 ( void )\r\n{\r\nreturn F_57 ( & V_216 ) ;\r\n}\r\nstatic void T_8 F_58 ( void )\r\n{\r\nF_59 ( & V_216 ) ;\r\n}
