#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x14f0bc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14f0d50 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x14e22d0 .functor NOT 1, L_0x154c060, C4<0>, C4<0>, C4<0>;
L_0x154be40 .functor XOR 2, L_0x154bce0, L_0x154bda0, C4<00>, C4<00>;
L_0x154bf50 .functor XOR 2, L_0x154be40, L_0x154beb0, C4<00>, C4<00>;
v0x15440f0_0 .net *"_ivl_10", 1 0, L_0x154beb0;  1 drivers
v0x15441f0_0 .net *"_ivl_12", 1 0, L_0x154bf50;  1 drivers
v0x15442d0_0 .net *"_ivl_2", 1 0, L_0x15474b0;  1 drivers
v0x1544390_0 .net *"_ivl_4", 1 0, L_0x154bce0;  1 drivers
v0x1544470_0 .net *"_ivl_6", 1 0, L_0x154bda0;  1 drivers
v0x15445a0_0 .net *"_ivl_8", 1 0, L_0x154be40;  1 drivers
v0x1544680_0 .net "a", 0 0, v0x153f130_0;  1 drivers
v0x1544720_0 .net "b", 0 0, v0x153f1d0_0;  1 drivers
v0x15447c0_0 .net "c", 0 0, v0x153f270_0;  1 drivers
v0x1544860_0 .var "clk", 0 0;
v0x1544900_0 .net "d", 0 0, v0x153f3b0_0;  1 drivers
v0x15449a0_0 .net "out_pos_dut", 0 0, L_0x154b970;  1 drivers
v0x1544a40_0 .net "out_pos_ref", 0 0, L_0x1545f70;  1 drivers
v0x1544ae0_0 .net "out_sop_dut", 0 0, L_0x1546ed0;  1 drivers
v0x1544b80_0 .net "out_sop_ref", 0 0, L_0x15198e0;  1 drivers
v0x1544c20_0 .var/2u "stats1", 223 0;
v0x1544cc0_0 .var/2u "strobe", 0 0;
v0x1544d60_0 .net "tb_match", 0 0, L_0x154c060;  1 drivers
v0x1544e30_0 .net "tb_mismatch", 0 0, L_0x14e22d0;  1 drivers
v0x1544ed0_0 .net "wavedrom_enable", 0 0, v0x153f680_0;  1 drivers
v0x1544fa0_0 .net "wavedrom_title", 511 0, v0x153f720_0;  1 drivers
L_0x15474b0 .concat [ 1 1 0 0], L_0x1545f70, L_0x15198e0;
L_0x154bce0 .concat [ 1 1 0 0], L_0x1545f70, L_0x15198e0;
L_0x154bda0 .concat [ 1 1 0 0], L_0x154b970, L_0x1546ed0;
L_0x154beb0 .concat [ 1 1 0 0], L_0x1545f70, L_0x15198e0;
L_0x154c060 .cmp/eeq 2, L_0x15474b0, L_0x154bf50;
S_0x14f0ee0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x14f0d50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x14e26b0 .functor AND 1, v0x153f270_0, v0x153f3b0_0, C4<1>, C4<1>;
L_0x14e2a90 .functor NOT 1, v0x153f130_0, C4<0>, C4<0>, C4<0>;
L_0x14e2e70 .functor NOT 1, v0x153f1d0_0, C4<0>, C4<0>, C4<0>;
L_0x14e30f0 .functor AND 1, L_0x14e2a90, L_0x14e2e70, C4<1>, C4<1>;
L_0x14fb7d0 .functor AND 1, L_0x14e30f0, v0x153f270_0, C4<1>, C4<1>;
L_0x15198e0 .functor OR 1, L_0x14e26b0, L_0x14fb7d0, C4<0>, C4<0>;
L_0x15453f0 .functor NOT 1, v0x153f1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1545460 .functor OR 1, L_0x15453f0, v0x153f3b0_0, C4<0>, C4<0>;
L_0x1545570 .functor AND 1, v0x153f270_0, L_0x1545460, C4<1>, C4<1>;
L_0x1545630 .functor NOT 1, v0x153f130_0, C4<0>, C4<0>, C4<0>;
L_0x1545700 .functor OR 1, L_0x1545630, v0x153f1d0_0, C4<0>, C4<0>;
L_0x1545770 .functor AND 1, L_0x1545570, L_0x1545700, C4<1>, C4<1>;
L_0x15458f0 .functor NOT 1, v0x153f1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1545960 .functor OR 1, L_0x15458f0, v0x153f3b0_0, C4<0>, C4<0>;
L_0x1545880 .functor AND 1, v0x153f270_0, L_0x1545960, C4<1>, C4<1>;
L_0x1545af0 .functor NOT 1, v0x153f130_0, C4<0>, C4<0>, C4<0>;
L_0x1545bf0 .functor OR 1, L_0x1545af0, v0x153f3b0_0, C4<0>, C4<0>;
L_0x1545cb0 .functor AND 1, L_0x1545880, L_0x1545bf0, C4<1>, C4<1>;
L_0x1545e60 .functor XNOR 1, L_0x1545770, L_0x1545cb0, C4<0>, C4<0>;
v0x14e1c00_0 .net *"_ivl_0", 0 0, L_0x14e26b0;  1 drivers
v0x14e2000_0 .net *"_ivl_12", 0 0, L_0x15453f0;  1 drivers
v0x14e23e0_0 .net *"_ivl_14", 0 0, L_0x1545460;  1 drivers
v0x14e27c0_0 .net *"_ivl_16", 0 0, L_0x1545570;  1 drivers
v0x14e2ba0_0 .net *"_ivl_18", 0 0, L_0x1545630;  1 drivers
v0x14e2f80_0 .net *"_ivl_2", 0 0, L_0x14e2a90;  1 drivers
v0x14e3200_0 .net *"_ivl_20", 0 0, L_0x1545700;  1 drivers
v0x153d6a0_0 .net *"_ivl_24", 0 0, L_0x15458f0;  1 drivers
v0x153d780_0 .net *"_ivl_26", 0 0, L_0x1545960;  1 drivers
v0x153d860_0 .net *"_ivl_28", 0 0, L_0x1545880;  1 drivers
v0x153d940_0 .net *"_ivl_30", 0 0, L_0x1545af0;  1 drivers
v0x153da20_0 .net *"_ivl_32", 0 0, L_0x1545bf0;  1 drivers
v0x153db00_0 .net *"_ivl_36", 0 0, L_0x1545e60;  1 drivers
L_0x7f2bafaf4018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x153dbc0_0 .net *"_ivl_38", 0 0, L_0x7f2bafaf4018;  1 drivers
v0x153dca0_0 .net *"_ivl_4", 0 0, L_0x14e2e70;  1 drivers
v0x153dd80_0 .net *"_ivl_6", 0 0, L_0x14e30f0;  1 drivers
v0x153de60_0 .net *"_ivl_8", 0 0, L_0x14fb7d0;  1 drivers
v0x153df40_0 .net "a", 0 0, v0x153f130_0;  alias, 1 drivers
v0x153e000_0 .net "b", 0 0, v0x153f1d0_0;  alias, 1 drivers
v0x153e0c0_0 .net "c", 0 0, v0x153f270_0;  alias, 1 drivers
v0x153e180_0 .net "d", 0 0, v0x153f3b0_0;  alias, 1 drivers
v0x153e240_0 .net "out_pos", 0 0, L_0x1545f70;  alias, 1 drivers
v0x153e300_0 .net "out_sop", 0 0, L_0x15198e0;  alias, 1 drivers
v0x153e3c0_0 .net "pos0", 0 0, L_0x1545770;  1 drivers
v0x153e480_0 .net "pos1", 0 0, L_0x1545cb0;  1 drivers
L_0x1545f70 .functor MUXZ 1, L_0x7f2bafaf4018, L_0x1545770, L_0x1545e60, C4<>;
S_0x153e600 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x14f0d50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x153f130_0 .var "a", 0 0;
v0x153f1d0_0 .var "b", 0 0;
v0x153f270_0 .var "c", 0 0;
v0x153f310_0 .net "clk", 0 0, v0x1544860_0;  1 drivers
v0x153f3b0_0 .var "d", 0 0;
v0x153f4a0_0 .var/2u "fail", 0 0;
v0x153f540_0 .var/2u "fail1", 0 0;
v0x153f5e0_0 .net "tb_match", 0 0, L_0x154c060;  alias, 1 drivers
v0x153f680_0 .var "wavedrom_enable", 0 0;
v0x153f720_0 .var "wavedrom_title", 511 0;
E_0x14ef530/0 .event negedge, v0x153f310_0;
E_0x14ef530/1 .event posedge, v0x153f310_0;
E_0x14ef530 .event/or E_0x14ef530/0, E_0x14ef530/1;
S_0x153e930 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x153e600;
 .timescale -12 -12;
v0x153eb70_0 .var/2s "i", 31 0;
E_0x14ef3d0 .event posedge, v0x153f310_0;
S_0x153ec70 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x153e600;
 .timescale -12 -12;
v0x153ee70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x153ef50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x153e600;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x153f900 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x14f0d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1546120 .functor NOT 1, v0x153f1d0_0, C4<0>, C4<0>, C4<0>;
L_0x15462c0 .functor AND 1, v0x153f130_0, L_0x1546120, C4<1>, C4<1>;
L_0x15463a0 .functor NOT 1, v0x153f270_0, C4<0>, C4<0>, C4<0>;
L_0x1546520 .functor AND 1, L_0x15462c0, L_0x15463a0, C4<1>, C4<1>;
L_0x1546660 .functor NOT 1, v0x153f3b0_0, C4<0>, C4<0>, C4<0>;
L_0x15467e0 .functor AND 1, L_0x1546520, L_0x1546660, C4<1>, C4<1>;
L_0x1546930 .functor NOT 1, v0x153f130_0, C4<0>, C4<0>, C4<0>;
L_0x1546ab0 .functor AND 1, L_0x1546930, v0x153f1d0_0, C4<1>, C4<1>;
L_0x1546bc0 .functor AND 1, L_0x1546ab0, v0x153f270_0, C4<1>, C4<1>;
L_0x1546c80 .functor AND 1, L_0x1546bc0, v0x153f3b0_0, C4<1>, C4<1>;
L_0x1546da0 .functor OR 1, L_0x15467e0, L_0x1546c80, C4<0>, C4<0>;
L_0x1546e60 .functor AND 1, v0x153f130_0, v0x153f1d0_0, C4<1>, C4<1>;
L_0x1546f40 .functor AND 1, L_0x1546e60, v0x153f270_0, C4<1>, C4<1>;
L_0x1547000 .functor AND 1, L_0x1546f40, v0x153f3b0_0, C4<1>, C4<1>;
L_0x1546ed0 .functor OR 1, L_0x1546da0, L_0x1547000, C4<0>, C4<0>;
L_0x1547230 .functor NOT 1, v0x153f130_0, C4<0>, C4<0>, C4<0>;
L_0x1547330 .functor NOT 1, v0x153f1d0_0, C4<0>, C4<0>, C4<0>;
L_0x15473a0 .functor OR 1, L_0x1547230, L_0x1547330, C4<0>, C4<0>;
L_0x1547550 .functor NOT 1, v0x153f270_0, C4<0>, C4<0>, C4<0>;
L_0x15475c0 .functor OR 1, L_0x15473a0, L_0x1547550, C4<0>, C4<0>;
L_0x1547780 .functor NOT 1, v0x153f3b0_0, C4<0>, C4<0>, C4<0>;
L_0x15477f0 .functor OR 1, L_0x15475c0, L_0x1547780, C4<0>, C4<0>;
L_0x15479c0 .functor NOT 1, v0x153f1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1547a30 .functor OR 1, v0x153f130_0, L_0x15479c0, C4<0>, C4<0>;
L_0x1547bc0 .functor NOT 1, v0x153f270_0, C4<0>, C4<0>, C4<0>;
L_0x1547c30 .functor OR 1, L_0x1547a30, L_0x1547bc0, C4<0>, C4<0>;
L_0x1547e20 .functor NOT 1, v0x153f3b0_0, C4<0>, C4<0>, C4<0>;
L_0x1547e90 .functor OR 1, L_0x1547c30, L_0x1547e20, C4<0>, C4<0>;
L_0x1548090 .functor AND 1, L_0x15477f0, L_0x1547e90, C4<1>, C4<1>;
L_0x15481a0 .functor OR 1, v0x153f130_0, v0x153f1d0_0, C4<0>, C4<0>;
L_0x1548310 .functor NOT 1, v0x153f270_0, C4<0>, C4<0>, C4<0>;
L_0x1548380 .functor OR 1, L_0x15481a0, L_0x1548310, C4<0>, C4<0>;
L_0x15485a0 .functor NOT 1, v0x153f3b0_0, C4<0>, C4<0>, C4<0>;
L_0x1548610 .functor OR 1, L_0x1548380, L_0x15485a0, C4<0>, C4<0>;
L_0x1548840 .functor AND 1, L_0x1548090, L_0x1548610, C4<1>, C4<1>;
L_0x1548950 .functor OR 1, v0x153f130_0, v0x153f1d0_0, C4<0>, C4<0>;
L_0x1548af0 .functor OR 1, L_0x1548950, v0x153f270_0, C4<0>, C4<0>;
L_0x1548bb0 .functor NOT 1, v0x153f3b0_0, C4<0>, C4<0>, C4<0>;
L_0x15489c0 .functor OR 1, L_0x1548af0, L_0x1548bb0, C4<0>, C4<0>;
L_0x1548d60 .functor AND 1, L_0x1548840, L_0x15489c0, C4<1>, C4<1>;
L_0x1548fc0 .functor OR 1, v0x153f130_0, v0x153f1d0_0, C4<0>, C4<0>;
L_0x1549030 .functor OR 1, L_0x1548fc0, v0x153f270_0, C4<0>, C4<0>;
L_0x1549250 .functor OR 1, L_0x1549030, v0x153f3b0_0, C4<0>, C4<0>;
L_0x1549310 .functor AND 1, L_0x1548d60, L_0x1549250, C4<1>, C4<1>;
L_0x1549590 .functor NOT 1, v0x153f130_0, C4<0>, C4<0>, C4<0>;
L_0x1549600 .functor NOT 1, v0x153f1d0_0, C4<0>, C4<0>, C4<0>;
L_0x15497f0 .functor OR 1, L_0x1549590, L_0x1549600, C4<0>, C4<0>;
L_0x1549900 .functor NOT 1, v0x153f270_0, C4<0>, C4<0>, C4<0>;
L_0x1549d10 .functor OR 1, L_0x15497f0, L_0x1549900, C4<0>, C4<0>;
L_0x1549e20 .functor OR 1, L_0x1549d10, v0x153f3b0_0, C4<0>, C4<0>;
L_0x154a290 .functor AND 1, L_0x1549310, L_0x1549e20, C4<1>, C4<1>;
L_0x154a3a0 .functor NOT 1, v0x153f130_0, C4<0>, C4<0>, C4<0>;
L_0x154a7d0 .functor NOT 1, v0x153f1d0_0, C4<0>, C4<0>, C4<0>;
L_0x154a840 .functor OR 1, L_0x154a3a0, L_0x154a7d0, C4<0>, C4<0>;
L_0x154ab10 .functor OR 1, L_0x154a840, v0x153f270_0, C4<0>, C4<0>;
L_0x154abd0 .functor NOT 1, v0x153f3b0_0, C4<0>, C4<0>, C4<0>;
L_0x154ae10 .functor OR 1, L_0x154ab10, L_0x154abd0, C4<0>, C4<0>;
L_0x154af20 .functor AND 1, L_0x154a290, L_0x154ae10, C4<1>, C4<1>;
L_0x154b210 .functor NOT 1, v0x153f130_0, C4<0>, C4<0>, C4<0>;
L_0x154b280 .functor NOT 1, v0x153f1d0_0, C4<0>, C4<0>, C4<0>;
L_0x154b4e0 .functor OR 1, L_0x154b210, L_0x154b280, C4<0>, C4<0>;
L_0x154b5f0 .functor OR 1, L_0x154b4e0, v0x153f270_0, C4<0>, C4<0>;
L_0x154b8b0 .functor OR 1, L_0x154b5f0, v0x153f3b0_0, C4<0>, C4<0>;
L_0x154b970 .functor AND 1, L_0x154af20, L_0x154b8b0, C4<1>, C4<1>;
v0x153fac0_0 .net *"_ivl_0", 0 0, L_0x1546120;  1 drivers
v0x153fba0_0 .net *"_ivl_10", 0 0, L_0x15467e0;  1 drivers
v0x153fc80_0 .net *"_ivl_100", 0 0, L_0x154a290;  1 drivers
v0x153fd70_0 .net *"_ivl_102", 0 0, L_0x154a3a0;  1 drivers
v0x153fe50_0 .net *"_ivl_104", 0 0, L_0x154a7d0;  1 drivers
v0x153ff80_0 .net *"_ivl_106", 0 0, L_0x154a840;  1 drivers
v0x1540060_0 .net *"_ivl_108", 0 0, L_0x154ab10;  1 drivers
v0x1540140_0 .net *"_ivl_110", 0 0, L_0x154abd0;  1 drivers
v0x1540220_0 .net *"_ivl_112", 0 0, L_0x154ae10;  1 drivers
v0x1540390_0 .net *"_ivl_114", 0 0, L_0x154af20;  1 drivers
v0x1540470_0 .net *"_ivl_116", 0 0, L_0x154b210;  1 drivers
v0x1540550_0 .net *"_ivl_118", 0 0, L_0x154b280;  1 drivers
v0x1540630_0 .net *"_ivl_12", 0 0, L_0x1546930;  1 drivers
v0x1540710_0 .net *"_ivl_120", 0 0, L_0x154b4e0;  1 drivers
v0x15407f0_0 .net *"_ivl_122", 0 0, L_0x154b5f0;  1 drivers
v0x15408d0_0 .net *"_ivl_124", 0 0, L_0x154b8b0;  1 drivers
v0x15409b0_0 .net *"_ivl_14", 0 0, L_0x1546ab0;  1 drivers
v0x1540ba0_0 .net *"_ivl_16", 0 0, L_0x1546bc0;  1 drivers
v0x1540c80_0 .net *"_ivl_18", 0 0, L_0x1546c80;  1 drivers
v0x1540d60_0 .net *"_ivl_2", 0 0, L_0x15462c0;  1 drivers
v0x1540e40_0 .net *"_ivl_20", 0 0, L_0x1546da0;  1 drivers
v0x1540f20_0 .net *"_ivl_22", 0 0, L_0x1546e60;  1 drivers
v0x1541000_0 .net *"_ivl_24", 0 0, L_0x1546f40;  1 drivers
v0x15410e0_0 .net *"_ivl_26", 0 0, L_0x1547000;  1 drivers
v0x15411c0_0 .net *"_ivl_30", 0 0, L_0x1547230;  1 drivers
v0x15412a0_0 .net *"_ivl_32", 0 0, L_0x1547330;  1 drivers
v0x1541380_0 .net *"_ivl_34", 0 0, L_0x15473a0;  1 drivers
v0x1541460_0 .net *"_ivl_36", 0 0, L_0x1547550;  1 drivers
v0x1541540_0 .net *"_ivl_38", 0 0, L_0x15475c0;  1 drivers
v0x1541620_0 .net *"_ivl_4", 0 0, L_0x15463a0;  1 drivers
v0x1541700_0 .net *"_ivl_40", 0 0, L_0x1547780;  1 drivers
v0x15417e0_0 .net *"_ivl_42", 0 0, L_0x15477f0;  1 drivers
v0x15418c0_0 .net *"_ivl_44", 0 0, L_0x15479c0;  1 drivers
v0x1541bb0_0 .net *"_ivl_46", 0 0, L_0x1547a30;  1 drivers
v0x1541c90_0 .net *"_ivl_48", 0 0, L_0x1547bc0;  1 drivers
v0x1541d70_0 .net *"_ivl_50", 0 0, L_0x1547c30;  1 drivers
v0x1541e50_0 .net *"_ivl_52", 0 0, L_0x1547e20;  1 drivers
v0x1541f30_0 .net *"_ivl_54", 0 0, L_0x1547e90;  1 drivers
v0x1542010_0 .net *"_ivl_56", 0 0, L_0x1548090;  1 drivers
v0x15420f0_0 .net *"_ivl_58", 0 0, L_0x15481a0;  1 drivers
v0x15421d0_0 .net *"_ivl_6", 0 0, L_0x1546520;  1 drivers
v0x15422b0_0 .net *"_ivl_60", 0 0, L_0x1548310;  1 drivers
v0x1542390_0 .net *"_ivl_62", 0 0, L_0x1548380;  1 drivers
v0x1542470_0 .net *"_ivl_64", 0 0, L_0x15485a0;  1 drivers
v0x1542550_0 .net *"_ivl_66", 0 0, L_0x1548610;  1 drivers
v0x1542630_0 .net *"_ivl_68", 0 0, L_0x1548840;  1 drivers
v0x1542710_0 .net *"_ivl_70", 0 0, L_0x1548950;  1 drivers
v0x15427f0_0 .net *"_ivl_72", 0 0, L_0x1548af0;  1 drivers
v0x15428d0_0 .net *"_ivl_74", 0 0, L_0x1548bb0;  1 drivers
v0x15429b0_0 .net *"_ivl_76", 0 0, L_0x15489c0;  1 drivers
v0x1542a90_0 .net *"_ivl_78", 0 0, L_0x1548d60;  1 drivers
v0x1542b70_0 .net *"_ivl_8", 0 0, L_0x1546660;  1 drivers
v0x1542c50_0 .net *"_ivl_80", 0 0, L_0x1548fc0;  1 drivers
v0x1542d30_0 .net *"_ivl_82", 0 0, L_0x1549030;  1 drivers
v0x1542e10_0 .net *"_ivl_84", 0 0, L_0x1549250;  1 drivers
v0x1542ef0_0 .net *"_ivl_86", 0 0, L_0x1549310;  1 drivers
v0x1542fd0_0 .net *"_ivl_88", 0 0, L_0x1549590;  1 drivers
v0x15430b0_0 .net *"_ivl_90", 0 0, L_0x1549600;  1 drivers
v0x1543190_0 .net *"_ivl_92", 0 0, L_0x15497f0;  1 drivers
v0x1543270_0 .net *"_ivl_94", 0 0, L_0x1549900;  1 drivers
v0x1543350_0 .net *"_ivl_96", 0 0, L_0x1549d10;  1 drivers
v0x1543430_0 .net *"_ivl_98", 0 0, L_0x1549e20;  1 drivers
v0x1543510_0 .net "a", 0 0, v0x153f130_0;  alias, 1 drivers
v0x15435b0_0 .net "b", 0 0, v0x153f1d0_0;  alias, 1 drivers
v0x15436a0_0 .net "c", 0 0, v0x153f270_0;  alias, 1 drivers
v0x1543ba0_0 .net "d", 0 0, v0x153f3b0_0;  alias, 1 drivers
v0x1543c90_0 .net "out_pos", 0 0, L_0x154b970;  alias, 1 drivers
v0x1543d50_0 .net "out_sop", 0 0, L_0x1546ed0;  alias, 1 drivers
S_0x1543ed0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x14f0d50;
 .timescale -12 -12;
E_0x14d79f0 .event anyedge, v0x1544cc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1544cc0_0;
    %nor/r;
    %assign/vec4 v0x1544cc0_0, 0;
    %wait E_0x14d79f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x153e600;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x153f4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x153f540_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x153e600;
T_4 ;
    %wait E_0x14ef530;
    %load/vec4 v0x153f5e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x153f4a0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x153e600;
T_5 ;
    %wait E_0x14ef3d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x153f3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x153f270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x153f1d0_0, 0;
    %assign/vec4 v0x153f130_0, 0;
    %wait E_0x14ef3d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x153f3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x153f270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x153f1d0_0, 0;
    %assign/vec4 v0x153f130_0, 0;
    %wait E_0x14ef3d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x153f3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x153f270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x153f1d0_0, 0;
    %assign/vec4 v0x153f130_0, 0;
    %wait E_0x14ef3d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x153f3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x153f270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x153f1d0_0, 0;
    %assign/vec4 v0x153f130_0, 0;
    %wait E_0x14ef3d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x153f3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x153f270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x153f1d0_0, 0;
    %assign/vec4 v0x153f130_0, 0;
    %wait E_0x14ef3d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x153f3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x153f270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x153f1d0_0, 0;
    %assign/vec4 v0x153f130_0, 0;
    %wait E_0x14ef3d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x153f3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x153f270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x153f1d0_0, 0;
    %assign/vec4 v0x153f130_0, 0;
    %wait E_0x14ef3d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x153f3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x153f270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x153f1d0_0, 0;
    %assign/vec4 v0x153f130_0, 0;
    %wait E_0x14ef3d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x153f3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x153f270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x153f1d0_0, 0;
    %assign/vec4 v0x153f130_0, 0;
    %wait E_0x14ef3d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x153f3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x153f270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x153f1d0_0, 0;
    %assign/vec4 v0x153f130_0, 0;
    %wait E_0x14ef3d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x153f3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x153f270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x153f1d0_0, 0;
    %assign/vec4 v0x153f130_0, 0;
    %wait E_0x14ef3d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x153f3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x153f270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x153f1d0_0, 0;
    %assign/vec4 v0x153f130_0, 0;
    %wait E_0x14ef3d0;
    %load/vec4 v0x153f4a0_0;
    %store/vec4 v0x153f540_0, 0, 1;
    %fork t_1, S_0x153e930;
    %jmp t_0;
    .scope S_0x153e930;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x153eb70_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x153eb70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x14ef3d0;
    %load/vec4 v0x153eb70_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x153f3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x153f270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x153f1d0_0, 0;
    %assign/vec4 v0x153f130_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x153eb70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x153eb70_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x153e600;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14ef530;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x153f3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x153f270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x153f1d0_0, 0;
    %assign/vec4 v0x153f130_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x153f4a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x153f540_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x14f0d50;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1544860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1544cc0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x14f0d50;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1544860_0;
    %inv;
    %store/vec4 v0x1544860_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x14f0d50;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x153f310_0, v0x1544e30_0, v0x1544680_0, v0x1544720_0, v0x15447c0_0, v0x1544900_0, v0x1544b80_0, v0x1544ae0_0, v0x1544a40_0, v0x15449a0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x14f0d50;
T_9 ;
    %load/vec4 v0x1544c20_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1544c20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1544c20_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1544c20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1544c20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1544c20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1544c20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1544c20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1544c20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1544c20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x14f0d50;
T_10 ;
    %wait E_0x14ef530;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1544c20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1544c20_0, 4, 32;
    %load/vec4 v0x1544d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1544c20_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1544c20_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1544c20_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1544c20_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1544b80_0;
    %load/vec4 v0x1544b80_0;
    %load/vec4 v0x1544ae0_0;
    %xor;
    %load/vec4 v0x1544b80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1544c20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1544c20_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1544c20_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1544c20_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1544a40_0;
    %load/vec4 v0x1544a40_0;
    %load/vec4 v0x15449a0_0;
    %xor;
    %load/vec4 v0x1544a40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1544c20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1544c20_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1544c20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1544c20_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/ece241_2013_q2/iter2/response4/top_module.sv";
