

================================================================
== Vitis HLS Report for 'load_matrix_from_dram_safe'
================================================================
* Date:           Mon Oct 13 17:12:26 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fmm_reduce_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+
        |                                                                               |                                                                     |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
        |                                    Instance                                   |                                Module                               |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
        +-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+
        |grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_fu_72  |load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2  |   102402|   102402|  1.024 ms|  1.024 ms|  102401|  102401|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78  |load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4  |        ?|        ?|         ?|         ?|       0|       0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    140|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    8|    1174|    991|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     73|    -|
|Register         |        -|    -|     130|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    8|    1304|   1204|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+------+-----+-----+
    |                                    Instance                                   |                                Module                               | BRAM_18K| DSP|  FF  | LUT | URAM|
    +-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+------+-----+-----+
    |grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_fu_72  |load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2  |        0|   0|    56|  204|    0|
    |grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78  |load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4  |        0|   4|  1118|  763|    0|
    |mul_31ns_31ns_62_1_1_U28                                                       |mul_31ns_31ns_62_1_1                                                 |        0|   4|     0|   24|    0|
    +-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+------+-----+-----+
    |Total                                                                          |                                                                     |        0|   8|  1174|  991|    0|
    +-------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |empty_41_fu_115_p2  |      icmp|   0|  0|  39|          32|           1|
    |empty_42_fu_129_p2  |      icmp|   0|  0|  39|          32|           1|
    |smax2_fu_135_p3     |    select|   0|  0|  31|           1|          31|
    |smax_fu_121_p3      |    select|   0|  0|  31|           1|          31|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0| 140|          66|          64|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |M_e_address0  |  13|          3|   17|         51|
    |M_e_ce0       |  13|          3|    1|          3|
    |M_e_d0        |  13|          3|   32|         96|
    |M_e_we0       |  13|          3|    1|          3|
    |ap_NS_fsm     |  21|          5|    1|          5|
    +--------------+----+-----------+-----+-----------+
    |Total         |  73|         17|   52|        158|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                            Name                                            | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                   |   4|   0|    4|          0|
    |grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_fu_72_ap_start_reg  |   1|   0|    1|          0|
    |grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78_ap_start_reg  |   1|   0|    1|          0|
    |mul_ln58_reg_179                                                                            |  62|   0|   62|          0|
    |smax2_reg_174                                                                               |  31|   0|   31|          0|
    |smax_reg_169                                                                                |  31|   0|   31|          0|
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                       | 130|   0|  130|          0|
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-----------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  load_matrix_from_dram_safe|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  load_matrix_from_dram_safe|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  load_matrix_from_dram_safe|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  load_matrix_from_dram_safe|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  load_matrix_from_dram_safe|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  load_matrix_from_dram_safe|  return value|
|m_axi_gmem_0_AWVALID   |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_AWREADY   |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_AWADDR    |  out|   64|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_AWID      |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_AWLEN     |  out|   32|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_AWSIZE    |  out|    3|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_AWBURST   |  out|    2|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_AWLOCK    |  out|    2|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_AWCACHE   |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_AWPROT    |  out|    3|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_AWQOS     |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_AWREGION  |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_AWUSER    |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_WVALID    |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_WREADY    |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_WDATA     |  out|   32|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_WSTRB     |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_WLAST     |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_WID       |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_WUSER     |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_ARVALID   |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_ARREADY   |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_ARADDR    |  out|   64|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_ARID      |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_ARLEN     |  out|   32|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_ARSIZE    |  out|    3|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_ARBURST   |  out|    2|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_ARLOCK    |  out|    2|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_ARCACHE   |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_ARPROT    |  out|    3|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_ARQOS     |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_ARREGION  |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_ARUSER    |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_RVALID    |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_RREADY    |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_RDATA     |   in|   32|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_RLAST     |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_RID       |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_RFIFONUM  |   in|    9|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_RUSER     |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_RRESP     |   in|    2|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_BVALID    |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_BREADY    |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_BRESP     |   in|    2|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_BID       |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_0_BUSER     |   in|    1|       m_axi|                        gmem|       pointer|
|A_dram                 |   in|   64|     ap_none|                      A_dram|        scalar|
|rows                   |   in|   32|     ap_none|                        rows|        scalar|
|cols                   |   in|   32|     ap_none|                        cols|        scalar|
|t_capacity             |   in|   32|     ap_none|                  t_capacity|        scalar|
|M_e_address0           |  out|   17|   ap_memory|                         M_e|         array|
|M_e_ce0                |  out|    1|   ap_memory|                         M_e|         array|
|M_e_we0                |  out|    1|   ap_memory|                         M_e|         array|
|M_e_d0                 |  out|   32|   ap_memory|                         M_e|         array|
|M_rows                 |  out|   32|      ap_vld|                      M_rows|       pointer|
|M_rows_ap_vld          |  out|    1|      ap_vld|                      M_rows|       pointer|
|M_cols                 |  out|   32|      ap_vld|                      M_cols|       pointer|
|M_cols_ap_vld          |  out|    1|      ap_vld|                      M_cols|       pointer|
|M_t                    |  out|   32|      ap_vld|                         M_t|       pointer|
|M_t_ap_vld             |  out|    1|      ap_vld|                         M_t|       pointer|
|M_t_capacity           |  out|   32|      ap_vld|                M_t_capacity|       pointer|
|M_t_capacity_ap_vld    |  out|    1|      ap_vld|                M_t_capacity|       pointer|
+-----------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.53>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols"   --->   Operation 5 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows"   --->   Operation 6 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = trunc i32 %cols_read"   --->   Operation 7 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_40 = trunc i32 %rows_read"   --->   Operation 8 'trunc' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%store_ln44 = store i32 %rows_read, i32 %M_rows" [fmm_hls_greedy_potential.cpp:44]   --->   Operation 9 'store' 'store_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%store_ln45 = store i32 %cols_read, i32 %M_cols" [fmm_hls_greedy_potential.cpp:45]   --->   Operation 10 'store' 'store_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln0 = call void @load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2, i32 %M_e"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 12 [1/1] (1.91ns)   --->   "%empty_41 = icmp_sgt  i32 %rows_read, i32 0"   --->   Operation 12 'icmp' 'empty_41' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.62ns)   --->   "%smax = select i1 %empty_41, i31 %empty_40, i31 0"   --->   Operation 13 'select' 'smax' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.91ns)   --->   "%empty_42 = icmp_sgt  i32 %cols_read, i32 0"   --->   Operation 14 'icmp' 'empty_42' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.62ns)   --->   "%smax2 = select i1 %empty_42, i31 %empty, i31 0"   --->   Operation 15 'select' 'smax2' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.01>
ST_2 : Operation 16 [1/2] (2.79ns)   --->   "%call_ln0 = call void @load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2, i32 %M_e"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 2.79> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i31 %smax" [fmm_hls_greedy_potential.cpp:58]   --->   Operation 17 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i31 %smax2" [fmm_hls_greedy_potential.cpp:58]   --->   Operation 18 'zext' 'zext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (6.01ns)   --->   "%mul_ln58 = mul i62 %zext_ln58, i62 %zext_ln58_1" [fmm_hls_greedy_potential.cpp:58]   --->   Operation 19 'mul' 'mul_ln58' <Predicate = true> <Delay = 6.01> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%A_dram_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A_dram"   --->   Operation 20 'read' 'A_dram_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln58 = call void @load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4, i32 %cols_read, i62 %mul_ln58, i64 %A_dram_read, i32 %gmem, i32 %cols_read, i32 %M_e" [fmm_hls_greedy_potential.cpp:58]   --->   Operation 21 'call' 'call_ln58' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%t_capacity_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %t_capacity"   --->   Operation 22 'read' 't_capacity_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_19, i32 0, i32 0, void @empty_13, i32 0, i32 65536, void @empty_10, void @empty_14, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln46 = store i32 0, i32 %M_t" [fmm_hls_greedy_potential.cpp:46]   --->   Operation 24 'store' 'store_ln46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln47 = store i32 %t_capacity_read, i32 %M_t_capacity" [fmm_hls_greedy_potential.cpp:47]   --->   Operation 25 'store' 'store_ln47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln58 = call void @load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4, i32 %cols_read, i62 %mul_ln58, i64 %A_dram_read, i32 %gmem, i32 %cols_read, i32 %M_e" [fmm_hls_greedy_potential.cpp:58]   --->   Operation 26 'call' 'call_ln58' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A_dram]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ t_capacity]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M_e]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ M_rows]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ M_cols]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ M_t]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ M_t_capacity]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols_read         (read         ) [ 00111]
rows_read         (read         ) [ 00000]
empty             (trunc        ) [ 00000]
empty_40          (trunc        ) [ 00000]
store_ln44        (store        ) [ 00000]
store_ln45        (store        ) [ 00000]
empty_41          (icmp         ) [ 00000]
smax              (select       ) [ 00100]
empty_42          (icmp         ) [ 00000]
smax2             (select       ) [ 00100]
call_ln0          (call         ) [ 00000]
zext_ln58         (zext         ) [ 00000]
zext_ln58_1       (zext         ) [ 00000]
mul_ln58          (mul          ) [ 00011]
A_dram_read       (read         ) [ 00001]
t_capacity_read   (read         ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
store_ln46        (store        ) [ 00000]
store_ln47        (store        ) [ 00000]
call_ln58         (call         ) [ 00000]
ret_ln0           (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_dram">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_dram"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rows">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cols">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="t_capacity">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_capacity"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="M_e">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="M_rows">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_rows"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="M_cols">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_cols"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="M_t">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_t"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="M_t_capacity">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_t_capacity"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="cols_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="rows_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="A_dram_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="64" slack="0"/>
<pin id="62" dir="0" index="1" bw="64" slack="0"/>
<pin id="63" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_dram_read/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="t_capacity_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_capacity_read/4 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="2"/>
<pin id="81" dir="0" index="2" bw="62" slack="1"/>
<pin id="82" dir="0" index="3" bw="64" slack="0"/>
<pin id="83" dir="0" index="4" bw="32" slack="0"/>
<pin id="84" dir="0" index="5" bw="32" slack="2"/>
<pin id="85" dir="0" index="6" bw="32" slack="0"/>
<pin id="86" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln58/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="mul_ln58_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="31" slack="0"/>
<pin id="93" dir="0" index="1" bw="31" slack="0"/>
<pin id="94" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln58/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="empty_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="empty_40_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_40/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln44_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln45_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="empty_41_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_41/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="smax_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="31" slack="0"/>
<pin id="124" dir="0" index="2" bw="31" slack="0"/>
<pin id="125" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="empty_42_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_42/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="smax2_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="31" slack="0"/>
<pin id="138" dir="0" index="2" bw="31" slack="0"/>
<pin id="139" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax2/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="zext_ln58_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="31" slack="1"/>
<pin id="145" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="zext_ln58_1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="31" slack="1"/>
<pin id="149" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_1/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln46_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln47_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/4 "/>
</bind>
</comp>

<comp id="163" class="1005" name="cols_read_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="2"/>
<pin id="165" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="169" class="1005" name="smax_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="31" slack="1"/>
<pin id="171" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="smax "/>
</bind>
</comp>

<comp id="174" class="1005" name="smax2_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="31" slack="1"/>
<pin id="176" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="smax2 "/>
</bind>
</comp>

<comp id="179" class="1005" name="mul_ln58_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="62" slack="1"/>
<pin id="181" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln58 "/>
</bind>
</comp>

<comp id="184" class="1005" name="A_dram_read_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="1"/>
<pin id="186" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_dram_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="20" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="20" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="28" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="87"><net_src comp="30" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="60" pin="2"/><net_sink comp="78" pin=3"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="78" pin=4"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="78" pin=6"/></net>

<net id="98"><net_src comp="48" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="102"><net_src comp="54" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="107"><net_src comp="54" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="12" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="48" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="14" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="54" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="126"><net_src comp="115" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="99" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="26" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="133"><net_src comp="48" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="140"><net_src comp="129" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="95" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="26" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="146"><net_src comp="143" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="150"><net_src comp="147" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="66" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="18" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="48" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="168"><net_src comp="163" pin="1"/><net_sink comp="78" pin=5"/></net>

<net id="172"><net_src comp="121" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="177"><net_src comp="135" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="182"><net_src comp="91" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="187"><net_src comp="60" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="78" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: M_e | {1 2 3 4 }
	Port: M_rows | {1 }
	Port: M_cols | {1 }
	Port: M_t | {4 }
	Port: M_t_capacity | {4 }
 - Input state : 
	Port: load_matrix_from_dram_safe : gmem | {3 4 }
	Port: load_matrix_from_dram_safe : A_dram | {3 }
	Port: load_matrix_from_dram_safe : rows | {1 }
	Port: load_matrix_from_dram_safe : cols | {1 }
	Port: load_matrix_from_dram_safe : t_capacity | {4 }
	Port: load_matrix_from_dram_safe : M_e | {}
	Port: load_matrix_from_dram_safe : M_rows | {}
	Port: load_matrix_from_dram_safe : M_cols | {}
	Port: load_matrix_from_dram_safe : M_t | {}
	Port: load_matrix_from_dram_safe : M_t_capacity | {}
  - Chain level:
	State 1
		smax : 1
		smax2 : 1
	State 2
		mul_ln58 : 1
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------------|---------|---------|---------|
| Operation|                                Functional Unit                                |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|
|   call   | grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_fu_72 |    0    |    52   |   148   |
|          | grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78 |    4    |   617   |   565   |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|
|   icmp   |                                empty_41_fu_115                                |    0    |    0    |    39   |
|          |                                empty_42_fu_129                                |    0    |    0    |    39   |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|
|  select  |                                  smax_fu_121                                  |    0    |    0    |    31   |
|          |                                  smax2_fu_135                                 |    0    |    0    |    31   |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|
|    mul   |                                 mul_ln58_fu_91                                |    4    |    0    |    24   |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|
|          |                              cols_read_read_fu_48                             |    0    |    0    |    0    |
|   read   |                              rows_read_read_fu_54                             |    0    |    0    |    0    |
|          |                             A_dram_read_read_fu_60                            |    0    |    0    |    0    |
|          |                           t_capacity_read_read_fu_66                          |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|
|   trunc  |                                  empty_fu_95                                  |    0    |    0    |    0    |
|          |                                 empty_40_fu_99                                |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|
|   zext   |                                zext_ln58_fu_143                               |    0    |    0    |    0    |
|          |                               zext_ln58_1_fu_147                              |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                               |    8    |   669   |   877   |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|A_dram_read_reg_184|   64   |
| cols_read_reg_163 |   32   |
|  mul_ln58_reg_179 |   62   |
|   smax2_reg_174   |   31   |
|    smax_reg_169   |   31   |
+-------------------+--------+
|       Total       |   220  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                      Comp                                     |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78 |  p3  |   2  |  64  |   128  ||    0    ||    9    |
|-------------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                     Total                                     |      |      |      |   128  ||  1.146  ||    0    ||    9    |
|-------------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |   669  |   877  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |    9   |
|  Register |    -   |    -   |   220  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    1   |   889  |   886  |
+-----------+--------+--------+--------+--------+
