

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_216_15'
================================================================
* Date:           Sat Nov 19 15:17:11 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        center-reduced-max-throughput
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.960 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_216_15  |       17|       17|         3|          1|          1|    16|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      25|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     4|     128|      68|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|      30|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|     158|     129|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+----+----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP| FF | LUT| URAM|
    +-----------------------------------+-------------------------------+---------+----+----+----+-----+
    |hmul_16ns_16ns_16_2_max_dsp_1_U90  |hmul_16ns_16ns_16_2_max_dsp_1  |        0|   2|  64|  34|    0|
    |hmul_16ns_16ns_16_2_max_dsp_1_U91  |hmul_16ns_16ns_16_2_max_dsp_1  |        0|   2|  64|  34|    0|
    +-----------------------------------+-------------------------------+---------+----+----+----+-----+
    |Total                              |                               |        0|   4| 128|  68|    0|
    +-----------------------------------+-------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln216_fu_230_p2                |         +|   0|  0|  14|           7|           3|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0  |       and|   0|  0|   2|           1|           1|
    |or_ln220_fu_218_p2                 |        or|   0|  0|   5|           5|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  25|          15|           8|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_7     |   9|          2|    7|         14|
    |j_fu_52                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                           |  1|   0|    1|          0|
    |ap_done_reg                         |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |  1|   0|    1|          0|
    |j_fu_52                             |  7|   0|    7|          0|
    |zext_ln220_1_reg_276                |  4|   0|   64|         60|
    |zext_ln220_1_reg_276_pp0_iter1_reg  |  4|   0|   64|         60|
    |zext_ln220_reg_260                  |  5|   0|   64|         59|
    |zext_ln220_reg_260_pp0_iter1_reg    |  5|   0|   64|         59|
    +------------------------------------+---+----+-----+-----------+
    |Total                               | 30|   0|  268|        238|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+-----------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_216_15|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_216_15|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_216_15|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_216_15|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_216_15|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_216_15|  return value|
|grp_fu_244_p_din0      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_216_15|  return value|
|grp_fu_244_p_din1      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_216_15|  return value|
|grp_fu_244_p_dout0     |   in|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_216_15|  return value|
|grp_fu_244_p_ce        |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_216_15|  return value|
|grp_fu_248_p_din0      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_216_15|  return value|
|grp_fu_248_p_din1      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_216_15|  return value|
|grp_fu_248_p_dout0     |   in|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_216_15|  return value|
|grp_fu_248_p_ce        |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_216_15|  return value|
|reg_file_6_1_address0  |  out|   11|   ap_memory|                        reg_file_6_1|         array|
|reg_file_6_1_ce0       |  out|    1|   ap_memory|                        reg_file_6_1|         array|
|reg_file_6_1_we0       |  out|    1|   ap_memory|                        reg_file_6_1|         array|
|reg_file_6_1_d0        |  out|   16|   ap_memory|                        reg_file_6_1|         array|
|reg_file_6_1_address1  |  out|   11|   ap_memory|                        reg_file_6_1|         array|
|reg_file_6_1_ce1       |  out|    1|   ap_memory|                        reg_file_6_1|         array|
|reg_file_6_1_we1       |  out|    1|   ap_memory|                        reg_file_6_1|         array|
|reg_file_6_1_d1        |  out|   16|   ap_memory|                        reg_file_6_1|         array|
|reg_file_6_0_address0  |  out|   11|   ap_memory|                        reg_file_6_0|         array|
|reg_file_6_0_ce0       |  out|    1|   ap_memory|                        reg_file_6_0|         array|
|reg_file_6_0_we0       |  out|    1|   ap_memory|                        reg_file_6_0|         array|
|reg_file_6_0_d0        |  out|   16|   ap_memory|                        reg_file_6_0|         array|
|reg_file_6_0_address1  |  out|   11|   ap_memory|                        reg_file_6_0|         array|
|reg_file_6_0_ce1       |  out|    1|   ap_memory|                        reg_file_6_0|         array|
|reg_file_6_0_we1       |  out|    1|   ap_memory|                        reg_file_6_0|         array|
|reg_file_6_0_d1        |  out|   16|   ap_memory|                        reg_file_6_0|         array|
|reg_file_5_1_address0  |  out|   11|   ap_memory|                        reg_file_5_1|         array|
|reg_file_5_1_ce0       |  out|    1|   ap_memory|                        reg_file_5_1|         array|
|reg_file_5_1_q0        |   in|   16|   ap_memory|                        reg_file_5_1|         array|
|reg_file_5_1_address1  |  out|   11|   ap_memory|                        reg_file_5_1|         array|
|reg_file_5_1_ce1       |  out|    1|   ap_memory|                        reg_file_5_1|         array|
|reg_file_5_1_q1        |   in|   16|   ap_memory|                        reg_file_5_1|         array|
|reg_file_5_0_address0  |  out|   11|   ap_memory|                        reg_file_5_0|         array|
|reg_file_5_0_ce0       |  out|    1|   ap_memory|                        reg_file_5_0|         array|
|reg_file_5_0_q0        |   in|   16|   ap_memory|                        reg_file_5_0|         array|
|reg_file_5_0_address1  |  out|   11|   ap_memory|                        reg_file_5_0|         array|
|reg_file_5_0_ce1       |  out|    1|   ap_memory|                        reg_file_5_0|         array|
|reg_file_5_0_q1        |   in|   16|   ap_memory|                        reg_file_5_0|         array|
|reg_file_1_0_load      |   in|   16|     ap_none|                   reg_file_1_0_load|        scalar|
+-----------------------+-----+-----+------------+------------------------------------+--------------+

