# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ROPUF.srcs/sources_1/new/ro_module.sv" \
"../../../../ROPUF.srcs/sim_1/new/ro_module_testbench.vhd" \

# Do not sort compile order
nosort
