.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* I2C_I2C_Prim */
.set I2C_I2C_Prim__ADR, CYREG_I2C_ADR
.set I2C_I2C_Prim__CFG, CYREG_I2C_CFG
.set I2C_I2C_Prim__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_I2C_Prim__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_I2C_Prim__CSR, CYREG_I2C_CSR
.set I2C_I2C_Prim__D, CYREG_I2C_D
.set I2C_I2C_Prim__MCSR, CYREG_I2C_MCSR
.set I2C_I2C_Prim__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_I2C_Prim__PM_ACT_MSK, 0x04
.set I2C_I2C_Prim__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_I2C_Prim__PM_STBY_MSK, 0x04
.set I2C_I2C_Prim__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_I2C_Prim__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_I2C_Prim__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_I2C_Prim__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_I2C_Prim__XCFG, CYREG_I2C_XCFG

/* I2C_isr */
.set I2C_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_isr__INTC_MASK, 0x8000
.set I2C_isr__INTC_NUMBER, 15
.set I2C_isr__INTC_PRIOR_NUM, 7
.set I2C_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* IDACH_viDAC8 */
.set IDACH_viDAC8__CR0, CYREG_DAC2_CR0
.set IDACH_viDAC8__CR1, CYREG_DAC2_CR1
.set IDACH_viDAC8__D, CYREG_DAC2_D
.set IDACH_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set IDACH_viDAC8__PM_ACT_MSK, 0x04
.set IDACH_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set IDACH_viDAC8__PM_STBY_MSK, 0x04
.set IDACH_viDAC8__STROBE, CYREG_DAC2_STROBE
.set IDACH_viDAC8__SW0, CYREG_DAC2_SW0
.set IDACH_viDAC8__SW2, CYREG_DAC2_SW2
.set IDACH_viDAC8__SW3, CYREG_DAC2_SW3
.set IDACH_viDAC8__SW4, CYREG_DAC2_SW4
.set IDACH_viDAC8__TR, CYREG_DAC2_TR
.set IDACH_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set IDACH_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set IDACH_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set IDACH_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set IDACH_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set IDACH_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set IDACH_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set IDACH_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set IDACH_viDAC8__TST, CYREG_DAC2_TST

/* IDACL_viDAC8 */
.set IDACL_viDAC8__CR0, CYREG_DAC0_CR0
.set IDACL_viDAC8__CR1, CYREG_DAC0_CR1
.set IDACL_viDAC8__D, CYREG_DAC0_D
.set IDACL_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set IDACL_viDAC8__PM_ACT_MSK, 0x01
.set IDACL_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set IDACL_viDAC8__PM_STBY_MSK, 0x01
.set IDACL_viDAC8__STROBE, CYREG_DAC0_STROBE
.set IDACL_viDAC8__SW0, CYREG_DAC0_SW0
.set IDACL_viDAC8__SW2, CYREG_DAC0_SW2
.set IDACL_viDAC8__SW3, CYREG_DAC0_SW3
.set IDACL_viDAC8__SW4, CYREG_DAC0_SW4
.set IDACL_viDAC8__TR, CYREG_DAC0_TR
.set IDACL_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC0_M1
.set IDACL_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC0_M2
.set IDACL_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC0_M3
.set IDACL_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC0_M4
.set IDACL_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC0_M5
.set IDACL_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC0_M6
.set IDACL_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC0_M7
.set IDACL_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC0_M8
.set IDACL_viDAC8__TST, CYREG_DAC0_TST

/* Pin_1 */
.set Pin_1__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set Pin_1__0__MASK, 0x01
.set Pin_1__0__PC, CYREG_PRT12_PC0
.set Pin_1__0__PORT, 12
.set Pin_1__0__SHIFT, 0
.set Pin_1__1__INTTYPE, CYREG_PICU12_INTTYPE1
.set Pin_1__1__MASK, 0x02
.set Pin_1__1__PC, CYREG_PRT12_PC1
.set Pin_1__1__PORT, 12
.set Pin_1__1__SHIFT, 1
.set Pin_1__AG, CYREG_PRT12_AG
.set Pin_1__BIE, CYREG_PRT12_BIE
.set Pin_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_1__BYP, CYREG_PRT12_BYP
.set Pin_1__DM0, CYREG_PRT12_DM0
.set Pin_1__DM1, CYREG_PRT12_DM1
.set Pin_1__DM2, CYREG_PRT12_DM2
.set Pin_1__DR, CYREG_PRT12_DR
.set Pin_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Pin_1__MASK, 0x03
.set Pin_1__PORT, 12
.set Pin_1__PRT, CYREG_PRT12_PRT
.set Pin_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_1__PS, CYREG_PRT12_PS
.set Pin_1__scl__INTTYPE, CYREG_PICU12_INTTYPE0
.set Pin_1__scl__MASK, 0x01
.set Pin_1__scl__PC, CYREG_PRT12_PC0
.set Pin_1__scl__PORT, 12
.set Pin_1__scl__SHIFT, 0
.set Pin_1__sda__INTTYPE, CYREG_PICU12_INTTYPE1
.set Pin_1__sda__MASK, 0x02
.set Pin_1__sda__PC, CYREG_PRT12_PC1
.set Pin_1__sda__PORT, 12
.set Pin_1__sda__SHIFT, 1
.set Pin_1__SHIFT, 0
.set Pin_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_1__SLW, CYREG_PRT12_SLW

/* Pin_2 */
.set Pin_2__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set Pin_2__0__MASK, 0x02
.set Pin_2__0__PC, CYREG_PRT2_PC1
.set Pin_2__0__PORT, 2
.set Pin_2__0__SHIFT, 1
.set Pin_2__AG, CYREG_PRT2_AG
.set Pin_2__AMUX, CYREG_PRT2_AMUX
.set Pin_2__BIE, CYREG_PRT2_BIE
.set Pin_2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_2__BYP, CYREG_PRT2_BYP
.set Pin_2__CTL, CYREG_PRT2_CTL
.set Pin_2__DM0, CYREG_PRT2_DM0
.set Pin_2__DM1, CYREG_PRT2_DM1
.set Pin_2__DM2, CYREG_PRT2_DM2
.set Pin_2__DR, CYREG_PRT2_DR
.set Pin_2__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_2__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_2__MASK, 0x02
.set Pin_2__PORT, 2
.set Pin_2__PRT, CYREG_PRT2_PRT
.set Pin_2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_2__PS, CYREG_PRT2_PS
.set Pin_2__SHIFT, 1
.set Pin_2__SLW, CYREG_PRT2_SLW

/* Pin_3 */
.set Pin_3__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set Pin_3__0__MASK, 0x04
.set Pin_3__0__PC, CYREG_PRT2_PC2
.set Pin_3__0__PORT, 2
.set Pin_3__0__SHIFT, 2
.set Pin_3__AG, CYREG_PRT2_AG
.set Pin_3__AMUX, CYREG_PRT2_AMUX
.set Pin_3__BIE, CYREG_PRT2_BIE
.set Pin_3__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_3__BYP, CYREG_PRT2_BYP
.set Pin_3__CTL, CYREG_PRT2_CTL
.set Pin_3__DM0, CYREG_PRT2_DM0
.set Pin_3__DM1, CYREG_PRT2_DM1
.set Pin_3__DM2, CYREG_PRT2_DM2
.set Pin_3__DR, CYREG_PRT2_DR
.set Pin_3__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_3__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_3__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_3__MASK, 0x04
.set Pin_3__PORT, 2
.set Pin_3__PRT, CYREG_PRT2_PRT
.set Pin_3__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_3__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_3__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_3__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_3__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_3__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_3__PS, CYREG_PRT2_PS
.set Pin_3__SHIFT, 2
.set Pin_3__SLW, CYREG_PRT2_SLW

/* TIA_1_SC */
.set TIA_1_SC__BST, CYREG_SC0_BST
.set TIA_1_SC__CLK, CYREG_SC0_CLK
.set TIA_1_SC__CMPINV, CYREG_SC_CMPINV
.set TIA_1_SC__CMPINV_MASK, 0x01
.set TIA_1_SC__CPTR, CYREG_SC_CPTR
.set TIA_1_SC__CPTR_MASK, 0x01
.set TIA_1_SC__CR0, CYREG_SC0_CR0
.set TIA_1_SC__CR1, CYREG_SC0_CR1
.set TIA_1_SC__CR2, CYREG_SC0_CR2
.set TIA_1_SC__MSK, CYREG_SC_MSK
.set TIA_1_SC__MSK_MASK, 0x01
.set TIA_1_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set TIA_1_SC__PM_ACT_MSK, 0x01
.set TIA_1_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set TIA_1_SC__PM_STBY_MSK, 0x01
.set TIA_1_SC__SR, CYREG_SC_SR
.set TIA_1_SC__SR_MASK, 0x01
.set TIA_1_SC__SW0, CYREG_SC0_SW0
.set TIA_1_SC__SW10, CYREG_SC0_SW10
.set TIA_1_SC__SW2, CYREG_SC0_SW2
.set TIA_1_SC__SW3, CYREG_SC0_SW3
.set TIA_1_SC__SW4, CYREG_SC0_SW4
.set TIA_1_SC__SW6, CYREG_SC0_SW6
.set TIA_1_SC__SW7, CYREG_SC0_SW7
.set TIA_1_SC__SW8, CYREG_SC0_SW8
.set TIA_1_SC__WRK1, CYREG_SC_WRK1
.set TIA_1_SC__WRK1_MASK, 0x01

/* TIA_2_SC */
.set TIA_2_SC__BST, CYREG_SC2_BST
.set TIA_2_SC__CLK, CYREG_SC2_CLK
.set TIA_2_SC__CMPINV, CYREG_SC_CMPINV
.set TIA_2_SC__CMPINV_MASK, 0x04
.set TIA_2_SC__CPTR, CYREG_SC_CPTR
.set TIA_2_SC__CPTR_MASK, 0x04
.set TIA_2_SC__CR0, CYREG_SC2_CR0
.set TIA_2_SC__CR1, CYREG_SC2_CR1
.set TIA_2_SC__CR2, CYREG_SC2_CR2
.set TIA_2_SC__MSK, CYREG_SC_MSK
.set TIA_2_SC__MSK_MASK, 0x04
.set TIA_2_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set TIA_2_SC__PM_ACT_MSK, 0x04
.set TIA_2_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set TIA_2_SC__PM_STBY_MSK, 0x04
.set TIA_2_SC__SR, CYREG_SC_SR
.set TIA_2_SC__SR_MASK, 0x04
.set TIA_2_SC__SW0, CYREG_SC2_SW0
.set TIA_2_SC__SW10, CYREG_SC2_SW10
.set TIA_2_SC__SW2, CYREG_SC2_SW2
.set TIA_2_SC__SW3, CYREG_SC2_SW3
.set TIA_2_SC__SW4, CYREG_SC2_SW4
.set TIA_2_SC__SW6, CYREG_SC2_SW6
.set TIA_2_SC__SW7, CYREG_SC2_SW7
.set TIA_2_SC__SW8, CYREG_SC2_SW8
.set TIA_2_SC__WRK1, CYREG_SC_WRK1
.set TIA_2_SC__WRK1_MASK, 0x04

/* VDACH_viDAC8 */
.set VDACH_viDAC8__CR0, CYREG_DAC3_CR0
.set VDACH_viDAC8__CR1, CYREG_DAC3_CR1
.set VDACH_viDAC8__D, CYREG_DAC3_D
.set VDACH_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDACH_viDAC8__PM_ACT_MSK, 0x08
.set VDACH_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDACH_viDAC8__PM_STBY_MSK, 0x08
.set VDACH_viDAC8__STROBE, CYREG_DAC3_STROBE
.set VDACH_viDAC8__SW0, CYREG_DAC3_SW0
.set VDACH_viDAC8__SW2, CYREG_DAC3_SW2
.set VDACH_viDAC8__SW3, CYREG_DAC3_SW3
.set VDACH_viDAC8__SW4, CYREG_DAC3_SW4
.set VDACH_viDAC8__TR, CYREG_DAC3_TR
.set VDACH_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set VDACH_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set VDACH_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set VDACH_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set VDACH_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set VDACH_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set VDACH_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set VDACH_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set VDACH_viDAC8__TST, CYREG_DAC3_TST

/* VDACL_viDAC8 */
.set VDACL_viDAC8__CR0, CYREG_DAC1_CR0
.set VDACL_viDAC8__CR1, CYREG_DAC1_CR1
.set VDACL_viDAC8__D, CYREG_DAC1_D
.set VDACL_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDACL_viDAC8__PM_ACT_MSK, 0x02
.set VDACL_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDACL_viDAC8__PM_STBY_MSK, 0x02
.set VDACL_viDAC8__STROBE, CYREG_DAC1_STROBE
.set VDACL_viDAC8__SW0, CYREG_DAC1_SW0
.set VDACL_viDAC8__SW2, CYREG_DAC1_SW2
.set VDACL_viDAC8__SW3, CYREG_DAC1_SW3
.set VDACL_viDAC8__SW4, CYREG_DAC1_SW4
.set VDACL_viDAC8__TR, CYREG_DAC1_TR
.set VDACL_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC1_M1
.set VDACL_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC1_M2
.set VDACL_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC1_M3
.set VDACL_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC1_M4
.set VDACL_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC1_M5
.set VDACL_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC1_M6
.set VDACL_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC1_M7
.set VDACL_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC1_M8
.set VDACL_viDAC8__TST, CYREG_DAC1_TST

/* Filter_DFB */
.set Filter_DFB__ACU_SRAM_DATA, CYREG_DFB0_ACU_SRAM_DATA_MBASE
.set Filter_DFB__COHER, CYREG_DFB0_COHER
.set Filter_DFB__CR, CYREG_DFB0_CR
.set Filter_DFB__CSA_SRAM_DATA, CYREG_DFB0_CSA_SRAM_DATA_MBASE
.set Filter_DFB__CSB_SRAM_DATA, CYREG_DFB0_CSB_SRAM_DATA_MBASE
.set Filter_DFB__DALIGN, CYREG_DFB0_DALIGN
.set Filter_DFB__DMA_CTRL, CYREG_DFB0_DMA_CTRL
.set Filter_DFB__DPA_SRAM_DATA, CYREG_DFB0_DPA_SRAM_DATA_MBASE
.set Filter_DFB__DPB_SRAM_DATA, CYREG_DFB0_DPB_SRAM_DATA_MBASE
.set Filter_DFB__DSI_CTRL, CYREG_DFB0_DSI_CTRL
.set Filter_DFB__FSM_SRAM_DATA, CYREG_DFB0_FSM_SRAM_DATA_MBASE
.set Filter_DFB__HOLDA, CYREG_DFB0_HOLDA
.set Filter_DFB__HOLDAH, CYREG_DFB0_HOLDAH
.set Filter_DFB__HOLDAM, CYREG_DFB0_HOLDAM
.set Filter_DFB__HOLDAS, CYREG_DFB0_HOLDAS
.set Filter_DFB__HOLDB, CYREG_DFB0_HOLDB
.set Filter_DFB__HOLDBH, CYREG_DFB0_HOLDBH
.set Filter_DFB__HOLDBM, CYREG_DFB0_HOLDBM
.set Filter_DFB__HOLDBS, CYREG_DFB0_HOLDBS
.set Filter_DFB__INT_CTRL, CYREG_DFB0_INT_CTRL
.set Filter_DFB__PM_ACT_CFG, CYREG_PM_ACT_CFG6
.set Filter_DFB__PM_ACT_MSK, 0x10
.set Filter_DFB__PM_STBY_CFG, CYREG_PM_STBY_CFG6
.set Filter_DFB__PM_STBY_MSK, 0x10
.set Filter_DFB__RAM_DIR, CYREG_DFB0_RAM_DIR
.set Filter_DFB__RAM_EN, CYREG_DFB0_RAM_EN
.set Filter_DFB__SEMA, CYREG_DFB0_SEMA
.set Filter_DFB__SR, CYREG_DFB0_SR
.set Filter_DFB__STAGEA, CYREG_DFB0_STAGEA
.set Filter_DFB__STAGEAH, CYREG_DFB0_STAGEAH
.set Filter_DFB__STAGEAM, CYREG_DFB0_STAGEAM
.set Filter_DFB__STAGEB, CYREG_DFB0_STAGEB
.set Filter_DFB__STAGEBH, CYREG_DFB0_STAGEBH
.set Filter_DFB__STAGEBM, CYREG_DFB0_STAGEBM

/* Pin_PD1 */
.set Pin_PD1__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set Pin_PD1__0__MASK, 0x01
.set Pin_PD1__0__PC, CYREG_PRT3_PC0
.set Pin_PD1__0__PORT, 3
.set Pin_PD1__0__SHIFT, 0
.set Pin_PD1__AG, CYREG_PRT3_AG
.set Pin_PD1__AMUX, CYREG_PRT3_AMUX
.set Pin_PD1__BIE, CYREG_PRT3_BIE
.set Pin_PD1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_PD1__BYP, CYREG_PRT3_BYP
.set Pin_PD1__CTL, CYREG_PRT3_CTL
.set Pin_PD1__DM0, CYREG_PRT3_DM0
.set Pin_PD1__DM1, CYREG_PRT3_DM1
.set Pin_PD1__DM2, CYREG_PRT3_DM2
.set Pin_PD1__DR, CYREG_PRT3_DR
.set Pin_PD1__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_PD1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_PD1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_PD1__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_PD1__MASK, 0x01
.set Pin_PD1__PORT, 3
.set Pin_PD1__PRT, CYREG_PRT3_PRT
.set Pin_PD1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_PD1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_PD1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_PD1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_PD1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_PD1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_PD1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_PD1__PS, CYREG_PRT3_PS
.set Pin_PD1__SHIFT, 0
.set Pin_PD1__SLW, CYREG_PRT3_SLW

/* Pin_PD2 */
.set Pin_PD2__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set Pin_PD2__0__MASK, 0x08
.set Pin_PD2__0__PC, CYREG_PRT0_PC3
.set Pin_PD2__0__PORT, 0
.set Pin_PD2__0__SHIFT, 3
.set Pin_PD2__AG, CYREG_PRT0_AG
.set Pin_PD2__AMUX, CYREG_PRT0_AMUX
.set Pin_PD2__BIE, CYREG_PRT0_BIE
.set Pin_PD2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_PD2__BYP, CYREG_PRT0_BYP
.set Pin_PD2__CTL, CYREG_PRT0_CTL
.set Pin_PD2__DM0, CYREG_PRT0_DM0
.set Pin_PD2__DM1, CYREG_PRT0_DM1
.set Pin_PD2__DM2, CYREG_PRT0_DM2
.set Pin_PD2__DR, CYREG_PRT0_DR
.set Pin_PD2__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_PD2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_PD2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_PD2__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_PD2__MASK, 0x08
.set Pin_PD2__PORT, 0
.set Pin_PD2__PRT, CYREG_PRT0_PRT
.set Pin_PD2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_PD2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_PD2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_PD2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_PD2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_PD2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_PD2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_PD2__PS, CYREG_PRT0_PS
.set Pin_PD2__SHIFT, 3
.set Pin_PD2__SLW, CYREG_PRT0_SLW

/* Pin_TIA1 */
.set Pin_TIA1__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set Pin_TIA1__0__MASK, 0x80
.set Pin_TIA1__0__PC, CYREG_PRT3_PC7
.set Pin_TIA1__0__PORT, 3
.set Pin_TIA1__0__SHIFT, 7
.set Pin_TIA1__AG, CYREG_PRT3_AG
.set Pin_TIA1__AMUX, CYREG_PRT3_AMUX
.set Pin_TIA1__BIE, CYREG_PRT3_BIE
.set Pin_TIA1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_TIA1__BYP, CYREG_PRT3_BYP
.set Pin_TIA1__CTL, CYREG_PRT3_CTL
.set Pin_TIA1__DM0, CYREG_PRT3_DM0
.set Pin_TIA1__DM1, CYREG_PRT3_DM1
.set Pin_TIA1__DM2, CYREG_PRT3_DM2
.set Pin_TIA1__DR, CYREG_PRT3_DR
.set Pin_TIA1__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_TIA1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_TIA1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_TIA1__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_TIA1__MASK, 0x80
.set Pin_TIA1__PORT, 3
.set Pin_TIA1__PRT, CYREG_PRT3_PRT
.set Pin_TIA1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_TIA1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_TIA1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_TIA1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_TIA1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_TIA1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_TIA1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_TIA1__PS, CYREG_PRT3_PS
.set Pin_TIA1__SHIFT, 7
.set Pin_TIA1__SLW, CYREG_PRT3_SLW

/* Pin_TIA2 */
.set Pin_TIA2__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set Pin_TIA2__0__MASK, 0x20
.set Pin_TIA2__0__PC, CYREG_PRT0_PC5
.set Pin_TIA2__0__PORT, 0
.set Pin_TIA2__0__SHIFT, 5
.set Pin_TIA2__AG, CYREG_PRT0_AG
.set Pin_TIA2__AMUX, CYREG_PRT0_AMUX
.set Pin_TIA2__BIE, CYREG_PRT0_BIE
.set Pin_TIA2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_TIA2__BYP, CYREG_PRT0_BYP
.set Pin_TIA2__CTL, CYREG_PRT0_CTL
.set Pin_TIA2__DM0, CYREG_PRT0_DM0
.set Pin_TIA2__DM1, CYREG_PRT0_DM1
.set Pin_TIA2__DM2, CYREG_PRT0_DM2
.set Pin_TIA2__DR, CYREG_PRT0_DR
.set Pin_TIA2__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_TIA2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_TIA2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_TIA2__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_TIA2__MASK, 0x20
.set Pin_TIA2__PORT, 0
.set Pin_TIA2__PRT, CYREG_PRT0_PRT
.set Pin_TIA2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_TIA2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_TIA2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_TIA2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_TIA2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_TIA2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_TIA2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_TIA2__PS, CYREG_PRT0_PS
.set Pin_TIA2__SHIFT, 5
.set Pin_TIA2__SLW, CYREG_PRT0_SLW

/* ADC_SAR_1_ADC_SAR */
.set ADC_SAR_1_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_SAR_1_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_SAR_1_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_SAR_1_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_SAR_1_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_SAR_1_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_SAR_1_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_SAR_1_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_SAR_1_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_1_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_SAR_1_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_1_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_SAR_1_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_SAR_1_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_SAR_1_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_SAR_1_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_SAR_1_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_SAR_1_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_SAR_1_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_SAR_1_ADC_SAR__WRK1, CYREG_SAR1_WRK1

/* ADC_SAR_1_Bypass */
.set ADC_SAR_1_Bypass__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set ADC_SAR_1_Bypass__0__MASK, 0x04
.set ADC_SAR_1_Bypass__0__PC, CYREG_PRT0_PC2
.set ADC_SAR_1_Bypass__0__PORT, 0
.set ADC_SAR_1_Bypass__0__SHIFT, 2
.set ADC_SAR_1_Bypass__AG, CYREG_PRT0_AG
.set ADC_SAR_1_Bypass__AMUX, CYREG_PRT0_AMUX
.set ADC_SAR_1_Bypass__BIE, CYREG_PRT0_BIE
.set ADC_SAR_1_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_SAR_1_Bypass__BYP, CYREG_PRT0_BYP
.set ADC_SAR_1_Bypass__CTL, CYREG_PRT0_CTL
.set ADC_SAR_1_Bypass__DM0, CYREG_PRT0_DM0
.set ADC_SAR_1_Bypass__DM1, CYREG_PRT0_DM1
.set ADC_SAR_1_Bypass__DM2, CYREG_PRT0_DM2
.set ADC_SAR_1_Bypass__DR, CYREG_PRT0_DR
.set ADC_SAR_1_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_SAR_1_Bypass__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ADC_SAR_1_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_SAR_1_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_SAR_1_Bypass__MASK, 0x04
.set ADC_SAR_1_Bypass__PORT, 0
.set ADC_SAR_1_Bypass__PRT, CYREG_PRT0_PRT
.set ADC_SAR_1_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_SAR_1_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_SAR_1_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_SAR_1_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_SAR_1_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_SAR_1_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_SAR_1_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_SAR_1_Bypass__PS, CYREG_PRT0_PS
.set ADC_SAR_1_Bypass__SHIFT, 2
.set ADC_SAR_1_Bypass__SLW, CYREG_PRT0_SLW

/* ADC_SAR_1_IRQ */
.set ADC_SAR_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_1_IRQ__INTC_MASK, 0x02
.set ADC_SAR_1_IRQ__INTC_NUMBER, 1
.set ADC_SAR_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ADC_SAR_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
.set ADC_SAR_1_theACLK__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_SAR_1_theACLK__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_SAR_1_theACLK__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_1_theACLK__INDEX, 0x00
.set ADC_SAR_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_SAR_1_theACLK__PM_ACT_MSK, 0x01
.set ADC_SAR_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_SAR_1_theACLK__PM_STBY_MSK, 0x01

/* Pin_IDACH */
.set Pin_IDACH__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set Pin_IDACH__0__MASK, 0x80
.set Pin_IDACH__0__PC, CYREG_PRT0_PC7
.set Pin_IDACH__0__PORT, 0
.set Pin_IDACH__0__SHIFT, 7
.set Pin_IDACH__AG, CYREG_PRT0_AG
.set Pin_IDACH__AMUX, CYREG_PRT0_AMUX
.set Pin_IDACH__BIE, CYREG_PRT0_BIE
.set Pin_IDACH__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_IDACH__BYP, CYREG_PRT0_BYP
.set Pin_IDACH__CTL, CYREG_PRT0_CTL
.set Pin_IDACH__DM0, CYREG_PRT0_DM0
.set Pin_IDACH__DM1, CYREG_PRT0_DM1
.set Pin_IDACH__DM2, CYREG_PRT0_DM2
.set Pin_IDACH__DR, CYREG_PRT0_DR
.set Pin_IDACH__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_IDACH__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_IDACH__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_IDACH__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_IDACH__MASK, 0x80
.set Pin_IDACH__PORT, 0
.set Pin_IDACH__PRT, CYREG_PRT0_PRT
.set Pin_IDACH__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_IDACH__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_IDACH__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_IDACH__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_IDACH__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_IDACH__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_IDACH__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_IDACH__PS, CYREG_PRT0_PS
.set Pin_IDACH__SHIFT, 7
.set Pin_IDACH__SLW, CYREG_PRT0_SLW

/* Pin_IDACL */
.set Pin_IDACL__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set Pin_IDACL__0__MASK, 0x40
.set Pin_IDACL__0__PC, CYREG_PRT0_PC6
.set Pin_IDACL__0__PORT, 0
.set Pin_IDACL__0__SHIFT, 6
.set Pin_IDACL__AG, CYREG_PRT0_AG
.set Pin_IDACL__AMUX, CYREG_PRT0_AMUX
.set Pin_IDACL__BIE, CYREG_PRT0_BIE
.set Pin_IDACL__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_IDACL__BYP, CYREG_PRT0_BYP
.set Pin_IDACL__CTL, CYREG_PRT0_CTL
.set Pin_IDACL__DM0, CYREG_PRT0_DM0
.set Pin_IDACL__DM1, CYREG_PRT0_DM1
.set Pin_IDACL__DM2, CYREG_PRT0_DM2
.set Pin_IDACL__DR, CYREG_PRT0_DR
.set Pin_IDACL__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_IDACL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_IDACL__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_IDACL__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_IDACL__MASK, 0x40
.set Pin_IDACL__PORT, 0
.set Pin_IDACL__PRT, CYREG_PRT0_PRT
.set Pin_IDACL__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_IDACL__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_IDACL__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_IDACL__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_IDACL__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_IDACL__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_IDACL__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_IDACL__PS, CYREG_PRT0_PS
.set Pin_IDACL__SHIFT, 6
.set Pin_IDACL__SLW, CYREG_PRT0_SLW

/* Pin_VDACH */
.set Pin_VDACH__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set Pin_VDACH__0__MASK, 0x10
.set Pin_VDACH__0__PC, CYREG_PRT1_PC4
.set Pin_VDACH__0__PORT, 1
.set Pin_VDACH__0__SHIFT, 4
.set Pin_VDACH__AG, CYREG_PRT1_AG
.set Pin_VDACH__AMUX, CYREG_PRT1_AMUX
.set Pin_VDACH__BIE, CYREG_PRT1_BIE
.set Pin_VDACH__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_VDACH__BYP, CYREG_PRT1_BYP
.set Pin_VDACH__CTL, CYREG_PRT1_CTL
.set Pin_VDACH__DM0, CYREG_PRT1_DM0
.set Pin_VDACH__DM1, CYREG_PRT1_DM1
.set Pin_VDACH__DM2, CYREG_PRT1_DM2
.set Pin_VDACH__DR, CYREG_PRT1_DR
.set Pin_VDACH__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_VDACH__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_VDACH__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_VDACH__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_VDACH__MASK, 0x10
.set Pin_VDACH__PORT, 1
.set Pin_VDACH__PRT, CYREG_PRT1_PRT
.set Pin_VDACH__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_VDACH__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_VDACH__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_VDACH__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_VDACH__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_VDACH__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_VDACH__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_VDACH__PS, CYREG_PRT1_PS
.set Pin_VDACH__SHIFT, 4
.set Pin_VDACH__SLW, CYREG_PRT1_SLW

/* Pin_VDACL */
.set Pin_VDACL__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set Pin_VDACL__0__MASK, 0x20
.set Pin_VDACL__0__PC, CYREG_PRT1_PC5
.set Pin_VDACL__0__PORT, 1
.set Pin_VDACL__0__SHIFT, 5
.set Pin_VDACL__AG, CYREG_PRT1_AG
.set Pin_VDACL__AMUX, CYREG_PRT1_AMUX
.set Pin_VDACL__BIE, CYREG_PRT1_BIE
.set Pin_VDACL__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_VDACL__BYP, CYREG_PRT1_BYP
.set Pin_VDACL__CTL, CYREG_PRT1_CTL
.set Pin_VDACL__DM0, CYREG_PRT1_DM0
.set Pin_VDACL__DM1, CYREG_PRT1_DM1
.set Pin_VDACL__DM2, CYREG_PRT1_DM2
.set Pin_VDACL__DR, CYREG_PRT1_DR
.set Pin_VDACL__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_VDACL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_VDACL__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_VDACL__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_VDACL__MASK, 0x20
.set Pin_VDACL__PORT, 1
.set Pin_VDACL__PRT, CYREG_PRT1_PRT
.set Pin_VDACL__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_VDACL__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_VDACL__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_VDACL__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_VDACL__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_VDACL__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_VDACL__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_VDACL__PS, CYREG_PRT1_PS
.set Pin_VDACL__SHIFT, 5
.set Pin_VDACL__SLW, CYREG_PRT1_SLW

/* DMA_ADC2RAM */
.set DMA_ADC2RAM__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set DMA_ADC2RAM__DRQ_NUMBER, 1
.set DMA_ADC2RAM__NUMBEROF_TDS, 0
.set DMA_ADC2RAM__PRIORITY, 2
.set DMA_ADC2RAM__TERMIN_EN, 0
.set DMA_ADC2RAM__TERMIN_SEL, 0
.set DMA_ADC2RAM__TERMOUT0_EN, 1
.set DMA_ADC2RAM__TERMOUT0_SEL, 1
.set DMA_ADC2RAM__TERMOUT1_EN, 0
.set DMA_ADC2RAM__TERMOUT1_SEL, 0

/* DMA_RAM2DAC */
.set DMA_RAM2DAC__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set DMA_RAM2DAC__DRQ_NUMBER, 2
.set DMA_RAM2DAC__NUMBEROF_TDS, 0
.set DMA_RAM2DAC__PRIORITY, 2
.set DMA_RAM2DAC__TERMIN_EN, 0
.set DMA_RAM2DAC__TERMIN_SEL, 0
.set DMA_RAM2DAC__TERMOUT0_EN, 0
.set DMA_RAM2DAC__TERMOUT0_SEL, 0
.set DMA_RAM2DAC__TERMOUT1_EN, 0
.set DMA_RAM2DAC__TERMOUT1_SEL, 0

/* DMA_ADC2FILT */
.set DMA_ADC2FILT__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set DMA_ADC2FILT__DRQ_NUMBER, 0
.set DMA_ADC2FILT__NUMBEROF_TDS, 0
.set DMA_ADC2FILT__PRIORITY, 2
.set DMA_ADC2FILT__TERMIN_EN, 0
.set DMA_ADC2FILT__TERMIN_SEL, 0
.set DMA_ADC2FILT__TERMOUT0_EN, 0
.set DMA_ADC2FILT__TERMOUT0_SEL, 0
.set DMA_ADC2FILT__TERMOUT1_EN, 0
.set DMA_ADC2FILT__TERMOUT1_SEL, 0

/* DMA_FILT2RAM */
.set DMA_FILT2RAM__DRQ_CTL, CYREG_IDMUX_DRQ_CTL2
.set DMA_FILT2RAM__DRQ_NUMBER, 8
.set DMA_FILT2RAM__NUMBEROF_TDS, 0
.set DMA_FILT2RAM__PRIORITY, 2
.set DMA_FILT2RAM__TERMIN_EN, 0
.set DMA_FILT2RAM__TERMIN_SEL, 0
.set DMA_FILT2RAM__TERMOUT0_EN, 1
.set DMA_FILT2RAM__TERMOUT0_SEL, 8
.set DMA_FILT2RAM__TERMOUT1_EN, 0
.set DMA_FILT2RAM__TERMOUT1_SEL, 0

/* DMA_RAM2FILT */
.set DMA_RAM2FILT__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set DMA_RAM2FILT__DRQ_NUMBER, 3
.set DMA_RAM2FILT__NUMBEROF_TDS, 0
.set DMA_RAM2FILT__PRIORITY, 2
.set DMA_RAM2FILT__TERMIN_EN, 0
.set DMA_RAM2FILT__TERMIN_SEL, 0
.set DMA_RAM2FILT__TERMOUT0_EN, 1
.set DMA_RAM2FILT__TERMOUT0_SEL, 3
.set DMA_RAM2FILT__TERMOUT1_EN, 0
.set DMA_RAM2FILT__TERMOUT1_SEL, 0

/* Pin_Status_1 */
.set Pin_Status_1__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set Pin_Status_1__0__MASK, 0x01
.set Pin_Status_1__0__PC, CYREG_PRT2_PC0
.set Pin_Status_1__0__PORT, 2
.set Pin_Status_1__0__SHIFT, 0
.set Pin_Status_1__AG, CYREG_PRT2_AG
.set Pin_Status_1__AMUX, CYREG_PRT2_AMUX
.set Pin_Status_1__BIE, CYREG_PRT2_BIE
.set Pin_Status_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_Status_1__BYP, CYREG_PRT2_BYP
.set Pin_Status_1__CTL, CYREG_PRT2_CTL
.set Pin_Status_1__DM0, CYREG_PRT2_DM0
.set Pin_Status_1__DM1, CYREG_PRT2_DM1
.set Pin_Status_1__DM2, CYREG_PRT2_DM2
.set Pin_Status_1__DR, CYREG_PRT2_DR
.set Pin_Status_1__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_Status_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_Status_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_Status_1__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_Status_1__MASK, 0x01
.set Pin_Status_1__PORT, 2
.set Pin_Status_1__PRT, CYREG_PRT2_PRT
.set Pin_Status_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_Status_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_Status_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_Status_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_Status_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_Status_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_Status_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_Status_1__PS, CYREG_PRT2_PS
.set Pin_Status_1__SHIFT, 0
.set Pin_Status_1__SLW, CYREG_PRT2_SLW

/* ISR_DMA_FILT2RAM */
.set ISR_DMA_FILT2RAM__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ISR_DMA_FILT2RAM__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ISR_DMA_FILT2RAM__INTC_MASK, 0x01
.set ISR_DMA_FILT2RAM__INTC_NUMBER, 0
.set ISR_DMA_FILT2RAM__INTC_PRIOR_NUM, 7
.set ISR_DMA_FILT2RAM__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ISR_DMA_FILT2RAM__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ISR_DMA_FILT2RAM__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 19
.set CYDEV_CHIP_DIE_PSOC4A, 11
.set CYDEV_CHIP_DIE_PSOC5LP, 18
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 11
.set CYDEV_CHIP_MEMBER_4C, 16
.set CYDEV_CHIP_MEMBER_4D, 7
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 12
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 10
.set CYDEV_CHIP_MEMBER_4I, 15
.set CYDEV_CHIP_MEMBER_4J, 8
.set CYDEV_CHIP_MEMBER_4K, 9
.set CYDEV_CHIP_MEMBER_4L, 14
.set CYDEV_CHIP_MEMBER_4M, 13
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 18
.set CYDEV_CHIP_MEMBER_5B, 17
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00008003
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x0000010F
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
