{
    "code": "module TopModule (\n    input wire clk,\n    input wire areset,\n    input wire load,\n    input wire ena,\n    input wire [3:0] data,\n    output reg [3:0] q\n);\n\n    always @(posedge clk or posedge areset) begin\n        if (areset) begin\n            q <= 4'b0000;\n        end else begin\n            if (load) begin\n                q <= data;\n            end else if (ena) begin\n                q <= {1'b0, q[3:1]};\n            end\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}