{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573673384724 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus II 64-Bit " "Running Quartus II 64-Bit Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573673384724 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 20:29:44 2019 " "Processing started: Wed Nov 13 20:29:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573673384724 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573673384724 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV32i -c RV32i --analyze_file=X:/RV32i-Verilog/src/top.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off RV32i -c RV32i --analyze_file=X:/RV32i-Verilog/src/top.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573673384724 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Quartus II" 0 -1 1573673385038 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mem_prog.v(47) " "Verilog HDL information at mem_prog.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "/rv32i-verilog/src/mem/mem_prog.v" "" { Text "/rv32i-verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1573673385150 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "REG_DATA_WIDTH /rv32i-verilog/src/defines.vh 7 defines.vh(3) " "Verilog HDL macro warning at defines.vh(3): overriding existing definition for macro \"REG_DATA_WIDTH\", which was defined in \"/rv32i-verilog/src/defines.vh\", line 7" {  } { { "../../defines.vh" "" { Text "X:/defines.vh" 3 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1573673385363 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "REG_ADDR_WIDTH /rv32i-verilog/src/defines.vh 8 defines.vh(4) " "Verilog HDL macro warning at defines.vh(4): overriding existing definition for macro \"REG_ADDR_WIDTH\", which was defined in \"/rv32i-verilog/src/defines.vh\", line 8" {  } { { "../../defines.vh" "" { Text "X:/defines.vh" 4 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1573673385363 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "REG_DEPTH /rv32i-verilog/src/defines.vh 9 defines.vh(5) " "Verilog HDL macro warning at defines.vh(5): overriding existing definition for macro \"REG_DEPTH\", which was defined in \"/rv32i-verilog/src/defines.vh\", line 9" {  } { { "../../defines.vh" "" { Text "X:/defines.vh" 5 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1573673385363 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "MEM_DATA_WIDTH /rv32i-verilog/src/defines.vh 12 defines.vh(8) " "Verilog HDL macro warning at defines.vh(8): overriding existing definition for macro \"MEM_DATA_WIDTH\", which was defined in \"/rv32i-verilog/src/defines.vh\", line 12" {  } { { "../../defines.vh" "" { Text "X:/defines.vh" 8 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1573673385363 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "MEM_ADDR_WIDTH /rv32i-verilog/src/defines.vh 13 defines.vh(9) " "Verilog HDL macro warning at defines.vh(9): overriding existing definition for macro \"MEM_ADDR_WIDTH\", which was defined in \"/rv32i-verilog/src/defines.vh\", line 13" {  } { { "../../defines.vh" "" { Text "X:/defines.vh" 9 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1573673385363 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "MEM_DEPTH /rv32i-verilog/src/defines.vh 14 defines.vh(10) " "Verilog HDL macro warning at defines.vh(10): overriding existing definition for macro \"MEM_DEPTH\", which was defined in \"/rv32i-verilog/src/defines.vh\", line 14" {  } { { "../../defines.vh" "" { Text "X:/defines.vh" 10 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1573673385374 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(45) " "Verilog HDL syntax error at core_execution_unit.v(45) near text \"=\";  expecting an operand" {  } { { "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v" "" { Text "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v" 45 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673385475 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(46) " "Verilog HDL syntax error at core_execution_unit.v(46) near text \"=\";  expecting an operand" {  } { { "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v" "" { Text "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v" 46 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673385475 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(47) " "Verilog HDL syntax error at core_execution_unit.v(47) near text \"=\";  expecting an operand" {  } { { "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v" "" { Text "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v" 47 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673385475 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(48) " "Verilog HDL syntax error at core_execution_unit.v(48) near text \"=\";  expecting an operand" {  } { { "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v" "" { Text "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v" 48 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673385475 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(49) " "Verilog HDL syntax error at core_execution_unit.v(49) near text \"=\";  expecting an operand" {  } { { "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v" "" { Text "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v" 49 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673385475 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(50) " "Verilog HDL syntax error at core_execution_unit.v(50) near text \"=\";  expecting an operand" {  } { { "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v" "" { Text "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v" 50 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673385475 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(51) " "Verilog HDL syntax error at core_execution_unit.v(51) near text \"=\";  expecting an operand" {  } { { "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v" "" { Text "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v" 51 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673385475 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(52) " "Verilog HDL syntax error at core_execution_unit.v(52) near text \"=\";  expecting an operand" {  } { { "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v" "" { Text "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v" 52 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673385475 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(53) " "Verilog HDL syntax error at core_execution_unit.v(53) near text \"=\";  expecting an operand" {  } { { "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v" "" { Text "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v" 53 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673385475 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(55) " "Verilog HDL syntax error at core_execution_unit.v(55) near text \"=\";  expecting an operand" {  } { { "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v" "" { Text "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v" 55 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673385475 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(56) " "Verilog HDL syntax error at core_execution_unit.v(56) near text \"=\";  expecting an operand" {  } { { "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v" "" { Text "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v" 56 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673385475 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(63) " "Verilog HDL syntax error at core_execution_unit.v(63) near text \"=\";  expecting an operand" {  } { { "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v" "" { Text "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v" 63 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673385475 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(64) " "Verilog HDL syntax error at core_execution_unit.v(64) near text \"=\";  expecting an operand" {  } { { "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v" "" { Text "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v" 64 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673385475 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(68) " "Verilog HDL syntax error at core_execution_unit.v(68) near text \"=\";  expecting an operand" {  } { { "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v" "" { Text "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v" 68 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673385475 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(69) " "Verilog HDL syntax error at core_execution_unit.v(69) near text \"=\";  expecting an operand" {  } { { "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v" "" { Text "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v" 69 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673385475 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(70) " "Verilog HDL syntax error at core_execution_unit.v(70) near text \"=\";  expecting an operand" {  } { { "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v" "" { Text "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v" 70 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673385475 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(72) " "Verilog HDL syntax error at core_execution_unit.v(72) near text \"=\";  expecting an operand" {  } { { "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v" "" { Text "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v" 72 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673385475 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(134) " "Verilog HDL syntax error at core_execution_unit.v(134) near text \"=\";  expecting an operand" {  } { { "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v" "" { Text "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v" 134 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673385475 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit.v(169) " "Verilog HDL syntax error at core_execution_unit.v(169) near text \"=\";  expecting an operand" {  } { { "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v" "" { Text "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v" 169 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573673385475 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 19 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analyze Current File was unsuccessful. 19 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "419 " "Peak virtual memory: 419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573673385576 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 13 20:29:45 2019 " "Processing ended: Wed Nov 13 20:29:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573673385576 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573673385576 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573673385576 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573673385576 ""}
