
---------- Begin Simulation Statistics ----------
final_tick                               8326213602000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 195723                       # Simulator instruction rate (inst/s)
host_mem_usage                               17069924                       # Number of bytes of host memory used
host_op_rate                                   198754                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.11                       # Real time elapsed on the host
host_tick_rate                              107966288                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000026                       # Number of instructions simulated
sim_ops                                       1015521                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000552                       # Number of seconds simulated
sim_ticks                                   551648800                       # Number of ticks simulated
system.cpu.Branches                                 6                       # Number of branches fetched
system.cpu.committedInsts                          25                       # Number of instructions committed
system.cpu.committedOps                            25                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               25                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         25                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  12                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            4                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           2                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  26                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 19                       # number of times the integer registers were written
system.cpu.num_load_insts                           9                       # Number of load instructions
system.cpu.num_mem_refs                            10                       # number of memory refs
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        15     60.00%     60.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::MemRead                        9     36.00%     96.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       1      4.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         25                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          345                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          8185                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            834810                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           663939                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1015496                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.379096                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.379096                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    3148                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        25322                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           450211                       # Number of branches executed
system.switch_cpus.iew.exec_nop                  3013                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.222807                       # Inst execution rate
system.switch_cpus.iew.exec_refs               568364                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             114900                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          374494                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        673182                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       153924                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      2408296                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        453464                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        36535                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1686370                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             94                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          23411                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles           210                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents           45                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        15323                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         9999                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1923807                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1625778                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.525931                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           1011790                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.178871                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1636828                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          1846447                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1147860                       # number of integer regfile writes
system.switch_cpus.ipc                       0.725113                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.725113                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           53      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       1117389     64.85%     64.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         3776      0.22%     65.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          1456      0.08%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       479415     27.83%     92.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       120818      7.01%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1722907                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              787762                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.457228                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          447746     56.84%     56.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult            326      0.04%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               6      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     56.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         317197     40.27%     97.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         22487      2.85%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        2510616                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      5732854                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1625778                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      3794991                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            2405283                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1722907                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      1389664                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       123331                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      1372099                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      1375949                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.252159                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.405563                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       696803     50.64%     50.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       107067      7.78%     58.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       161128     11.71%     70.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       350436     25.47%     95.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        60299      4.38%     99.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          216      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1375949                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.249301                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads        70971                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        17578                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       673182                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       153924                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         4596176                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  1379097                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      32                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        28535                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           99                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        57370                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             99                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       425716                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           425720                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       425716                       # number of overall hits
system.cpu.dcache.overall_hits::total          425720                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        48988                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          48994                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        48988                       # number of overall misses
system.cpu.dcache.overall_misses::total         48994                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1268837723                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1268837723                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1268837723                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1268837723                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           10                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       474704                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       474714                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           10                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       474704                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       474714                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.600000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.103197                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.103207                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.600000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.103197                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.103207                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 25900.990508                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25897.818570                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 25900.990508                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25897.818570                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        95700                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        16105                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4188                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             300                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.851003                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    53.683333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        28535                       # number of writebacks
system.cpu.dcache.writebacks::total             28535                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        20199                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        20199                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        20199                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        20199                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        28789                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        28789                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        28789                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        28789                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    736216781                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    736216781                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    736216781                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    736216781                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.060646                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.060645                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.060646                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060645                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 25572.850082                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25572.850082                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 25572.850082                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25572.850082                       # average overall mshr miss latency
system.cpu.dcache.replacements                  28535                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       365325                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          365329                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        40792                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         40797                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   1191874000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1191874000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            9                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       406117                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       406126                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.555556                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.100444                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.100454                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 29218.327123                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29214.746182                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        14432                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        14432                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        26360                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        26360                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    714638400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    714638400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.064907                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.064906                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 27110.713202                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27110.713202                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data        60391                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          60391                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         8196                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8197                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     76963723                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     76963723                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data        68587                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        68588                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.119498                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.119511                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data  9390.400561                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9389.254971                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         5767                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5767                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         2429                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2429                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     21578381                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     21578381                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.035415                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035414                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data  8883.648003                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  8883.648003                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 8326213602000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           252.641179                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              452950                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             28535                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.873489                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      8325661953600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.209437                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   252.431742                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000818                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.986061                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986880                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          255                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3826503                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3826503                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 8326213602000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 8326213602000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 8326213602000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 8326213602000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 8326213602000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           23                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       603214                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           603237                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           23                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       603214                       # number of overall hits
system.cpu.icache.overall_hits::total          603237                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           62                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             64                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           62                       # number of overall misses
system.cpu.icache.overall_misses::total            64                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3792000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3792000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3792000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3792000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           25                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       603276                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       603301                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           25                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       603276                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       603301                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.080000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000103                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000106                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.080000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000103                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000106                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 61161.290323                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        59250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 61161.290323                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        59250                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1105                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           71                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   138.125000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           71                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           24                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           24                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           38                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           38                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      2849600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2849600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      2849600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2849600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 74989.473684                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74989.473684                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 74989.473684                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74989.473684                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           23                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       603214                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          603237                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           62                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            64                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3792000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3792000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       603276                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       603301                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000103                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000106                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 61161.290323                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        59250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           24                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           38                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      2849600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2849600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 74989.473684                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74989.473684                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 8326213602000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            32.263724                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      8325661953600                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     1.999987                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    30.263737                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.059109                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.063015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.078125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4826448                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4826448                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 8326213602000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 8326213602000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 8326213602000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 8326213602000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 8326213602000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 8325661963200                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    551638800                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data        22607                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22607                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        22607                       # number of overall hits
system.l2.overall_hits::total                   22607                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         6182                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6228                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           38                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         6182                       # number of overall misses
system.l2.overall_misses::total                  6228                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      2815600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    564585600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        567401200                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      2815600                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    564585600                       # number of overall miss cycles
system.l2.overall_miss_latency::total       567401200                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        28789                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28835                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        28789                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28835                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.214735                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.215988                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.214735                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.215988                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 74094.736842                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 91327.337431                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91104.881182                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 74094.736842                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 91327.337431                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91104.881182                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      1938                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                  35                       # number of writebacks
system.l2.writebacks::total                        35                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data          333                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 333                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data          333                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                333                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         5849                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5887                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         2044                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         5849                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7931                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2628800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    521068600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    523697400                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    162325026                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2628800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    521068600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    686022426                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.203168                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.204162                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.203168                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.275048                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 69178.947368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 89086.784066                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88958.280958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 79415.374755                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 69178.947368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 89086.784066                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86498.855882                       # average overall mshr miss latency
system.l2.replacements                            345                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        11960                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11960                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        11960                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11960                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        16575                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            16575                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        16575                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        16575                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         2044                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           2044                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    162325026                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    162325026                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 79415.374755                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 79415.374755                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         2380                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2380                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data           49                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  50                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      4245200                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4245200                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data         2429                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2430                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.020173                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.020576                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 86636.734694                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        84904                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           49                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             49                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      4004800                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      4004800                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.020173                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.020165                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 81730.612245                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81730.612245                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               40                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      2815600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2815600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           38                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             40                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 74094.736842                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        70390                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2628800                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2628800                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.950000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 69178.947368                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69178.947368                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        20227                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             20227                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         6133                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6138                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    560340400                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    560340400                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        26360                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         26365                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.232663                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.232809                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 91364.813305                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91290.387748                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data          333                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          333                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         5800                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5800                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    517063800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    517063800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.220030                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.219989                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 89148.931034                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89148.931034                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 8326213602000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                    7588                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                7656                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   32                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   824                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 8326213602000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4262.701983                       # Cycle average of tags in use
system.l2.tags.total_refs                       45892                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     23285                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.970883                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              8325666628000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4253.595059                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     9.106925                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.519238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.001112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.520349                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7188                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          997                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1210                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4981                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000854                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.877441                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    948400                       # Number of tag accesses
system.l2.tags.data_accesses                   948400                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 8326213602000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples        70.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      3886.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        76.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     11673.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000548090714                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            3                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            3                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               20632                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 48                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7832                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         35                       # Number of write requests accepted
system.mem_ctrls.readBursts                     15664                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       70                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     29                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.91                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       9.75                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 15664                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   70                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1665                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean           5193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1790.491340                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   7776.888131                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511             1     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1     33.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13824-14335            1     33.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             3                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             17                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.943294                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.732051                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2     66.67%     66.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1     33.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             3                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1856                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1002496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 4480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1817.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      8.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     551521600                       # Total gap between requests
system.mem_ctrls.avgGap                      70105.71                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher       248704                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         4864                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       747072                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         3264                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 450837561.869073212147                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 8817203.989204725251                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 1354252923.236667871475                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 5916807.940124223940                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher         3890                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           76                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        11698                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks           70                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    188098502                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      2333004                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    583489548                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks   2516781242                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     48354.37                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     30697.42                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     49879.43                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  35954017.74                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          768                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher       248960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       748544                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1003392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks         4480                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total         4480                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher         1945                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         5848                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7839                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks           35                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total            35                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       464063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      1392190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    451301625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      8817204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   1356921288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1818896370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       464063                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      8817204                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      9281267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      8121109                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         8121109                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      8121109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       464063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      1392190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    451301625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      8817204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   1356921288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1827017479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                15635                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                  51                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1001                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          934                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          876                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          926                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1038                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1046                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1040                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          980                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          920                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          900                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          956                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          996                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1038                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          982                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          912                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1090                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6           10                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            4                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               510596384                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              58662520                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          773921054                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                32657.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           49499.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               11623                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                 41                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.34                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           80.39                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         4008                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   249.836327                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   184.033745                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   261.567266                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127            9      0.22%      0.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2893     72.18%     72.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          440     10.98%     83.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          126      3.14%     86.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           84      2.10%     88.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           55      1.37%     90.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           58      1.45%     91.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           37      0.92%     92.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          306      7.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         4008                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1000640                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               3264                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1813.907689                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                5.916808                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   10.67                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               10.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 8326213602000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    21166052.544000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    10405744.272000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   51895878.048000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  147543.648000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 45122602.560000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 159774642.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 110550410.040000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  399062873.832000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   723.400239                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    247507177                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     18200000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    285931623                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    21208195.008000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    10436945.904000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   51584807.232000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  111929.664000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 45122602.560000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 172325127.744000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 99997842.504000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  400787450.616000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   726.526461                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    223731924                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     18200000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    309706876                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 8326213602000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7786                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           35                       # Transaction distribution
system.membus.trans_dist::CleanEvict              310                       # Transaction distribution
system.membus.trans_dist::ReadExReq                50                       # Transaction distribution
system.membus.trans_dist::ReadExResp               50                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           7790                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        16021                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  16021                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1007488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1007488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7840                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7840    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7840                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 8326213602000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            11744572                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           71947702                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          821071                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       546888                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        23370                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       259603                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          259378                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.913329                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          105164                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect           16                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       108124                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits       101009                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses         7115                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted          505                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      1321184                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts        23378                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      1006019                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.010719                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.502944                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0       614061     61.04%     61.04% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       122429     12.17%     73.21% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        75719      7.53%     80.73% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3        32304      3.21%     83.95% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       161506     16.05%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      1006019                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1001308                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1016803                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              349897                       # Number of memory references committed
system.switch_cpus.commit.loads                281310                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches             268297                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer              828696                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls         34390                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       663048     65.21%     65.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult         2676      0.26%     65.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv         1182      0.12%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       281310     27.67%     93.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite        68587      6.75%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1016803                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       161506                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles            82627                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles        687599                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            534159                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         48150                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          23411                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       228901                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            33                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        2672611                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts        166417                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 8326213602000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 8326213602000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles        19372                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                3069689                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              821071                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       465551                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               1331944                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           46882                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          198                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles          875                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          119                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines            603278                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            47                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      1375949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.263750                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.578547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0           555444     40.37%     40.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           126088      9.16%     49.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           158945     11.55%     61.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           136910      9.95%     71.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           211568     15.38%     86.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5            10223      0.74%     87.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6            11748      0.85%     88.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            27962      2.03%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           137061      9.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      1375949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.595369                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.225869                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 8326213602000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 8326213602000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads               21216                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          391830                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation           45                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          85337                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads           78                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache           3937                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    551648800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          23411                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           151838                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles          625789                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles            510395                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles         64513                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        2482716                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts         83129                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          2865                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          23810                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents             38                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents        40420                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands      2848048                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             4120875                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          2710146                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps       1172610                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          1675260                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            140112                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  3182500                       # The number of ROB reads
system.switch_cpus.rob.writes                 5047658                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000001                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1015496                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             26401                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        11995                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        16575                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             310                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             2576                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2430                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2430                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            40                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        26365                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           80                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        86121                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 86201                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5120                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7337728                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                7342848                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            2921                       # Total snoops (count)
system.tol2bus.snoopTraffic                      4480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            31756                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003118                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.055749                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  31657     99.69%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     99      0.31%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              31756                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 8326213602000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           68600800                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             76000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          57570000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            10.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               8331495410400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 219573                       # Simulator instruction rate (inst/s)
host_mem_usage                               17069924                       # Number of bytes of host memory used
host_op_rate                                   222950                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    50.10                       # Real time elapsed on the host
host_tick_rate                              105430918                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000025                       # Number of instructions simulated
sim_ops                                      11169193                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005282                       # Number of seconds simulated
sim_ticks                                  5281808400                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        66842                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        134439                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           8426301                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          6725568                       # number of cc regfile writes
system.switch_cpus.committedInsts             9999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10153672                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.320452                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.320452                       # CPI: Total CPI of All Threads
system.switch_cpus.iew.branchMispredicts       226199                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          4465886                       # Number of branches executed
system.switch_cpus.iew.exec_nop                 24726                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.263589                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5682849                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1193174                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         3552458                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6596573                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1576859                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23513046                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4489675                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       352839                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16685092                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           1456                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents            58                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         214907                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          2399                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          289                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       124255                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       101944                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          19262971                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16165419                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.525984                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          10132021                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.224234                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16265951                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         18344179                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        11342500                       # number of integer regfile writes
system.switch_cpus.ipc                       0.757316                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.757316                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10991222     64.51%     64.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        31856      0.19%     64.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv         11599      0.07%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           11      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc           30      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4747186     27.86%     92.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1256029      7.37%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       17037933                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             7633780                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.448046                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         4375556     57.32%     57.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           2075      0.03%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv              43      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd             10      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        3021721     39.58%     96.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        234375      3.07%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       24671662                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     56097025                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     16165412                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     36823147                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23488320                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          17037933                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     13334665                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      1182957                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     12881709                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     13204521                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.290311                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.415155                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      6520722     49.38%     49.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1011063      7.66%     57.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1649340     12.49%     69.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3367114     25.50%     95.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       654567      4.96%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         1710      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            5      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     13204521                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.290311                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses             51                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads           97                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            7                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes          118                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       510103                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       190889                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6596573                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1576859                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        45684664                       # number of misc regfile reads
system.switch_cpus.numCycles                 13204521                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.pred_regfile_reads               2                       # number of predicate regfile reads
system.switch_cpus.vec_regfile_reads               18                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes               7                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       331458                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          799                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       662917                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            799                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      4169015                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4169015                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4169015                       # number of overall hits
system.cpu.dcache.overall_hits::total         4169015                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       582292                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         582292                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       582292                       # number of overall misses
system.cpu.dcache.overall_misses::total        582292                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  12339657623                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12339657623                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  12339657623                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12339657623                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      4751307                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4751307                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4751307                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4751307                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.122554                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.122554                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.122554                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.122554                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 21191.528688                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21191.528688                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 21191.528688                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21191.528688                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       515138                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       174549                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             40591                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            2787                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.690941                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    62.629709                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       331458                       # number of writebacks
system.cpu.dcache.writebacks::total            331458                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       250838                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       250838                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       250838                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       250838                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       331454                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       331454                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       331454                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       331454                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   6165005244                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6165005244                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   6165005244                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6165005244                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.069761                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.069761                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.069761                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.069761                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 18599.881866                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18599.881866                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 18599.881866                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18599.881866                       # average overall mshr miss latency
system.cpu.dcache.replacements                 331458                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3571391                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3571391                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       460041                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        460041                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  10158723200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10158723200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4031432                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4031432                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.114114                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.114114                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 22082.212672                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22082.212672                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       165552                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       165552                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       294489                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       294489                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   5528195200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5528195200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.073048                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.073048                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 18772.161948                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18772.161948                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       597624                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         597624                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       122251                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       122251                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2180934423                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2180934423                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       719875                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       719875                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.169823                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.169823                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 17839.808451                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17839.808451                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        85286                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        85286                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        36965                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36965                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    636810044                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    636810044                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.051349                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.051349                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 17227.378439                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17227.378439                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5281808400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4502034                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            331714                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.572035                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data          256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          237                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          38341914                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         38341914                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5281808400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5281808400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5281808400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5281808400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5281808400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      5874393                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5874393                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      5874393                       # number of overall hits
system.cpu.icache.overall_hits::total         5874393                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst            5                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total              5                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst            5                       # number of overall misses
system.cpu.icache.overall_misses::total             5                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst       378000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       378000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst       378000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       378000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      5874398                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5874398                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      5874398                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5874398                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        75600                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        75600                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        75600                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        75600                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            5                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            5                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            5                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            5                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       376000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       376000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       376000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       376000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        75200                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        75200                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        75200                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        75200                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      5874393                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5874393                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst            5                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total             5                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst       378000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       378000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      5874398                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5874398                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        75600                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        75600                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            5                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            5                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       376000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       376000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        75200                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        75200                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5281808400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            42.795720                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6477675                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                45                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          143948.333333                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            2                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    40.795720                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.079679                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.083585                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.087891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          46995189                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         46995189                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5281808400                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5281808400                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5281808400                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5281808400                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5281808400                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   5281808400                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data       287545                       # number of demand (read+write) hits
system.l2.demand_hits::total                   287545                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       287545                       # number of overall hits
system.l2.overall_hits::total                  287545                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        43909                       # number of demand (read+write) misses
system.l2.demand_misses::total                  43914                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        43909                       # number of overall misses
system.l2.overall_misses::total                 43914                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       372000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   4007346800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4007718800                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       372000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   4007346800                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4007718800                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       331454                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               331459                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       331454                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              331459                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.132474                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.132487                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.132474                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.132487                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        74400                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 91264.815869                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91262.895660                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        74400                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 91264.815869                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91262.895660                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     29263                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                7244                       # number of writebacks
system.l2.writebacks::total                      7244                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data         5602                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                5602                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data         5602                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               5602                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        38307                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             38312                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        30065                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        38307                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            68377                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       347600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   3543900000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3544247600                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2490955322                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       347600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   3543900000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6035202922                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.115573                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.115586                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.115573                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.206291                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        69520                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 92513.117707                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92510.116935                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 82852.330684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        69520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 92513.117707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88263.640142                       # average overall mshr miss latency
system.l2.replacements                          66841                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       173101                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           173101                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       173101                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       173101                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       158356                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           158356                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       158356                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       158356                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        30065                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          30065                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2490955322                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2490955322                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 82852.330684                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 82852.330684                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        32689                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 32689                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         4276                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4276                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    388064400                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     388064400                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        36965                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36965                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.115677                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.115677                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 90754.069224                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90754.069224                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         4276                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4276                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    367083600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    367083600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.115677                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.115677                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 85847.427502                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85847.427502                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            5                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                5                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       372000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       372000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            5                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              5                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        74400                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        74400                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       347600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       347600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        69520                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        69520                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       254856                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            254856                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        39633                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           39633                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   3619282400                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3619282400                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       294489                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        294489                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.134582                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.134582                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 91319.920268                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91319.920268                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data         5602                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         5602                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        34031                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        34031                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   3176816400                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3176816400                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.115559                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.115559                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93350.662631                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93350.662631                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5281808400                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  115604                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              117455                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  781                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 12637                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   5281808400                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7963.585590                       # Cycle average of tags in use
system.l2.tags.total_refs                      655483                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    367938                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.781504                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    7951.749143                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    11.836447                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.970673                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.001445                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972117                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7940                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          277                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          997                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5559                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1107                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001221                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.969238                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10967399                       # Number of tag accesses
system.l2.tags.data_accesses                 10967399                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5281808400                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     14475.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     58479.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        10.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     74986.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000514709166                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          863                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          863                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              178168                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              13649                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       67598                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       7244                       # Number of write requests accepted
system.mem_ctrls.readBursts                    135196                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    14488                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1721                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    13                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.87                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.54                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                135196                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                14488                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   14421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   15340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   12761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   13586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   12410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   12518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   10399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   10068                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    7368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    6926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   4697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   4124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          863                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     154.592121                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    138.965121                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     72.090514                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31              4      0.46%      0.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            43      4.98%      5.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           123     14.25%     19.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          176     20.39%     40.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          163     18.89%     58.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          135     15.64%     74.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           91     10.54%     85.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           56      6.49%     91.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           30      3.48%     95.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           18      2.09%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            9      1.04%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            5      0.58%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            3      0.35%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            4      0.46%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.12%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           863                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          863                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.770568                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.727226                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.253567                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              576     66.74%     66.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               34      3.94%     70.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              192     22.25%     92.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               20      2.32%     95.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               26      3.01%     98.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      1.04%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.58%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           863                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  110144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 8652544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               927232                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1638.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    175.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    5278006000                       # Total gap between requests
system.mem_ctrls.avgGap                      70521.98                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      3742656                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst          640                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      4799104                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       926272                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 708593670.304284453392                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 121170.620274677131                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 908610013.191694021225                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 175370238.723540216684                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        58532                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           10                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        76654                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        14488                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   2919953900                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst       318080                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   4072316035                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 124171222097                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     49886.45                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     31808.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     53125.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   8570625.49                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      3746048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst          640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      4905984                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       8652672                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       927232                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       927232                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        29266                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        38328                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          67599                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         7244                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          7244                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher    709235875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst       121171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    928845507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1638202552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst       121171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       121171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    175551995                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       175551995                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    175551995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    709235875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst       121171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    928845507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1813754547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               133475                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               14473                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         8839                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         7044                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         6936                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         8106                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         8256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         9225                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         9137                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         8338                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         8176                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         8118                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         8018                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         8476                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         8919                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         8703                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         8390                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         8794                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          649                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          102                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          102                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          192                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          800                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1860                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1255                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          948                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          963                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          846                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1086                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1708                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1022                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1040                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1020                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          880                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4744602065                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             500798200                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6992588015                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                35546.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           52388.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              100480                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              10738                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            75.28                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           74.19                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        36744                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   257.762682                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   186.135920                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   273.712602                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          449      1.22%      1.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        26044     70.88%     72.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3773     10.27%     82.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1308      3.56%     85.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          717      1.95%     87.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          480      1.31%     89.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          356      0.97%     90.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          331      0.90%     91.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3286      8.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        36744                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               8542400                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             926272                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1617.324854                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              175.370239                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   10.51                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                9.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               75.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5281808400                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    186785936.063999                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    92237224.464000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   436035243.167999                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  30058202.496000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 437689244.831997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 2084218500.671999                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 592484728.416000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  3859509080.111997                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   730.717358                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1317268009                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    176540000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3788000391                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    200187239.615999                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    98841569.904000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   447372781.631999                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  43576253.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 437689244.831997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 2027999598.239999                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 639759714.551999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  3895426402.055998                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   737.517552                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1424193696                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    176540000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3681074704                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5281808400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              63326                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         7244                       # Transaction distribution
system.membus.trans_dist::CleanEvict            59597                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4276                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4276                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          63322                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       202041                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 202041                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      9580288                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 9580288                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             67598                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   67598    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               67598                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5281808400                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           234353301                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          620769309                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.8                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         7849979                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      5268468                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       214679                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      2678696                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         2676321                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.911337                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed         1013701                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect           79                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups      1002696                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits       970715                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses        31981                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted         2495                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts     12726593                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts       214676                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      9676794                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.050423                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.530971                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      5844561     60.40%     60.40% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1116039     11.53%     71.93% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       747968      7.73%     79.66% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       320156      3.31%     82.97% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      1648070     17.03%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      9676794                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10011050                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10164723                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             3548810                       # Number of memory references committed
system.switch_cpus.commit.loads               2828935                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            2686601                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             8264317                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        338312                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      6583206     64.77%     64.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        22707      0.22%     64.99% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv        10000      0.10%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      2828935     27.83%     92.92% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       719875      7.08%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10164723                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      1648070                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           759394                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       6505154                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           5258604                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        466462                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         214907                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      2384068                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred             5                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       25792553                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts       1423060                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5281808400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5281808400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles       163404                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               29268539                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             7849979                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      4660737                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles              12826207                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          429820                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.cacheLines           5874398                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes             5                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     13204521                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.246829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.533024                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          5191935     39.32%     39.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1          1281026      9.70%     49.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2          1628993     12.34%     61.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3          1372273     10.39%     71.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4          2015782     15.27%     87.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5            82231      0.62%     87.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           130904      0.99%     88.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           258255      1.96%     90.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          1243122      9.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     13204521                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.594492                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.216554                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5281808400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5281808400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              273122                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         3767647                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           78                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          289                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         856978                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads          377                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache          36928                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   5281808400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         214907                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          1409102                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         5875096                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           5050426                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        654990                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       24156458                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts        720051                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         23452                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         266080                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents           2694                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents           6417                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents       370574                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     27674402                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            40203323                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         26384431                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups              171                       # Number of vector rename lookups
system.switch_cpus.rename.vecPredLookups           13                       # Number of vector predicate rename lookups
system.switch_cpus.rename.committedMaps      11711606                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         15962846                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           1431359                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 30920040                       # The number of ROB reads
system.switch_cpus.rob.writes                49326493                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          9999999                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10153672                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            294498                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       180345                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       158357                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           59597                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            39847                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36965                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36965                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             5                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       294489                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           10                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       994370                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                994380                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          640                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     84853248                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               84853888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          106688                       # Total snoops (count)
system.tol2bus.snoopTraffic                    927232                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           438147                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001826                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.042691                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 437347     99.82%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    800      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             438147                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5281808400                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          795499600                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             10000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         662916000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            12.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
