# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Trabalho_6_Grupo_12.srcs/sources_1/new/complementoDeUm.vhd" \

# Do not sort compile order
nosort
