FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-only
/*
 * MSDI IP block reset
 *
 * Copyright (C) 2012 Texas Instruments, Inc.
 * Paul Walmsley
 *
 * XXX What about pad muxing?
 */

#include <linux/kernel.h>
#include <linux/err.h>

#include "prm.h"
#include "common.h"
#include "control.h"
#include "omap_hwmod.h"
#include "omap_device.h"
#include "mmc.h"

/*
 * MSDI_CON_OFFSET: offset in bytes of the MSDI IP block's CON register
 *     from the IP block's base address
 */
#define MSDI_CON_OFFSET				0x0c

/* Register bitfields in the CON register */
#define MSDI_CON_POW_MASK			BIT(11)
#define MSDI_CON_CLKD_MASK			(0x3f << 0)
#define MSDI_CON_CLKD_SHIFT			0

/* MSDI_TARGET_RESET_CLKD: clock divisor to use throughout the reset */
#define MSDI_TARGET_RESET_CLKD		0x3ff

/**
 * omap_msdi_reset - reset the MSDI IP block
 * @oh: struct omap_hwmod *
 *
 * The MSDI IP block on OMAP2420 has to have both the POW and CLKD
 * fields set inside its CON register for a reset to complete
 * successfully.  This is not documented in the TRM.  For CLKD, we use
 * the value that results in the lowest possible clock rate, to attempt
 * to avoid disturbing any cards.
 */
int omap_msdi_reset(struct omap_hwmod *oh)
{
	u16 v = 0;
	int c = 0;

	/* Write to the SOFTRESET bit */
	omap_hwmod_softreset(oh);

/* bench 10918.1.0 3e1c12681014 */
/* bench 10918.1.1 22d854208f40 */
/* bench 10918.1.2 227821af3b2c */
/* bench 10918.1.3 066b21658b29 */
/* bench 10918.1.4 f70249cd1511 */
/* bench 10918.1.5 17266c689139 */
/* bench 10918.1.6 c7ce41844e1d */
/* bench 10918.1.7 7ec81a0baea1 */
/* bench 10918.1.8 eff9585b2be4 */
/* bench 10918.1.9 dfc48213b12b */
/* bench 10918.1.10 218cf950fcf1 */
/* bench 10918.1.11 978135be63e6 */
/* bench 10918.1.12 1acddc8118b5 */
/* bench 10918.1.13 b09f28eff0a0 */
	v |= MSDI_CON_POW_MASK;
	v |= MSDI_TARGET_RESET_CLKD << MSDI_CON_CLKD_SHIFT;
	omap_hwmod_write(v, oh, MSDI_CON_OFFSET);

	/* Poll on RESETDONE bit */
	omap_test_timeout((omap_hwmod_read(oh, oh->class->sysc->syss_offs)
			   & SYSS_RESETDONE_MASK),
/* bench 6950.0.0 230cad7ab6ff */
/* bench 6950.0.1 292564785321 */
/* bench 6950.0.2 eac6322647c1 */
/* bench 6950.0.3 1daa52a9e5d6 */
/* bench 6950.0.4 61847d381eca */
/* bench 6950.0.5 df3a3233a39e */
/* bench 6950.0.6 36e7eea2290d */
/* bench 6950.0.7 df61f4fa9216 */
/* bench 6950.0.8 3230dff7d4f8 */
/* bench 6950.0.9 c0212240fe2e */

	if (c == MAX_MODULE_SOFTRESET_WAIT)
		pr_warn("%s: %s: softreset failed (waited %d usec)\n",
			__func__, oh->name, MAX_MODULE_SOFTRESET_WAIT);
	else
		pr_debug("%s: %s: softreset in %d usec\n", __func__,
			 oh->name, c);

	/* Disable the MSDI internal clock */
	v &= ~MSDI_CON_CLKD_MASK;
	omap_hwmod_write(v, oh, MSDI_CON_OFFSET);

	return 0;
}
