#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000023b541c8600 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000023b5419dec0 .scope module, "tb_icache" "tb_icache" 3 2;
 .timescale -9 -12;
v0000023b54231040_0 .net "ack", 0 0, L_0000023b5419ca90;  1 drivers
v0000023b54231cc0_0 .var "addr", 31 0;
v0000023b542310e0_0 .var "clk", 0 0;
v0000023b54231e00_0 .net "inst", 31 0, v0000023b5422f670_0;  1 drivers
v0000023b54230640_0 .var "rst", 0 0;
v0000023b54231180_0 .var "send_pulse", 0 0;
S_0000023b5416ee70 .scope module, "dut" "icache" 3 7, 4 1 0, S_0000023b5419dec0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 1 "send_pulse";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /OUTPUT 32 "inst";
    .port_info 5 /OUTPUT 1 "ack";
enum0000023b5418d400 .enum2/s (32)
   "START_WRITE" 0,
   "WAIT_BUSY" 1,
   "REWRITE" 2,
   "IDLE_WRITE" 3
 ;
enum0000023b5418dcb0 .enum2/s (32)
   "START_WB" 0,
   "POLL" 1,
   "IDLE_WB" 2
 ;
enum0000023b5418dd50 .enum2/s (32)
   "REC" 0,
   "SEND" 1
 ;
L_0000023b5419ca90 .functor OR 1, v0000023b5422ee50_0, v0000023b5422eef0_0, C4<0>, C4<0>;
L_0000023b5419c320 .functor NOT 1, v0000023b54230640_0, C4<0>, C4<0>, C4<0>;
L_0000023b5419c6a0 .functor NOT 1, v0000023b54230640_0, C4<0>, C4<0>, C4<0>;
L_0000023b5419c390 .functor NOT 1, v0000023b54230640_0, C4<0>, C4<0>, C4<0>;
L_0000023b5419c080 .functor NOT 1, v0000023b54230640_0, C4<0>, C4<0>, C4<0>;
L_0000023b5419c630 .functor NOT 1, v0000023b54230640_0, C4<0>, C4<0>, C4<0>;
v0000023b5422eb30_0 .net "ack", 0 0, L_0000023b5419ca90;  alias, 1 drivers
v0000023b5422ee50_0 .var "ack_hit", 0 0;
v0000023b5422eef0_0 .var "ack_miss", 0 0;
v0000023b5422fe90_0 .net "addr", 31 0, v0000023b54231cc0_0;  1 drivers
v0000023b5422e130_0 .var "addr_0", 31 0;
v0000023b5422e4f0_0 .var "addr_1", 31 0;
v0000023b5422ea90_0 .var "addr_2", 31 0;
v0000023b5422e310_0 .var "addr_3", 31 0;
v0000023b5422e3b0_0 .net "busy_0", 0 0, v0000023b541b6670_0;  1 drivers
v0000023b5422ef90_0 .net "busy_1", 0 0, v0000023b541b5a90_0;  1 drivers
v0000023b5422e450_0 .net "busy_2", 0 0, v0000023b541b5630_0;  1 drivers
v0000023b5422f350_0 .net "busy_3", 0 0, v0000023b5422fa30_0;  1 drivers
v0000023b5422f3f0_0 .net "clk", 0 0, v0000023b542310e0_0;  1 drivers
v0000023b5422f490_0 .var "ct", 1 0;
v0000023b5422f850 .array "data", 15 0, 58 0;
v0000023b5422f530_0 .var/2s "hit", 31 0;
v0000023b5422f5d0_0 .net "idx", 3 0, L_0000023b542314a0;  1 drivers
v0000023b5422f670_0 .var "inst", 31 0;
v0000023b5422e630_0 .var "next_ct", 1 0;
v0000023b5422f8f0 .array "next_data", 15 0, 58 0;
v0000023b54231900_0 .var/2s "next_hit", 31 0;
v0000023b54230be0_0 .var "next_idx", 3 0;
v0000023b542308c0_0 .var "next_origin", 25 0;
v0000023b542315e0_0 .var/2s "next_wb", 31 0;
v0000023b54230aa0_0 .var/2s "next_write", 31 0;
v0000023b54231540_0 .var "origin", 25 0;
v0000023b542312c0_0 .net "rdata_0", 31 0, v0000023b541b5e50_0;  1 drivers
v0000023b54230d20_0 .net "rdata_1", 31 0, v0000023b541b5b30_0;  1 drivers
v0000023b54231d60_0 .net "rdata_2", 31 0, v0000023b541b68f0_0;  1 drivers
v0000023b54230dc0_0 .net "rdata_3", 31 0, v0000023b5422e6d0_0;  1 drivers
v0000023b542305a0_0 .net "rdata_solo", 31 0, v0000023b5422ed10_0;  1 drivers
v0000023b54230b40_0 .var "reg_idx", 3 0;
v0000023b54231a40_0 .var "req", 0 0;
v0000023b54231b80_0 .var "req_solo", 0 0;
v0000023b54230e60_0 .net "rst", 0 0, v0000023b54230640_0;  1 drivers
v0000023b54230fa0_0 .net "send_pulse", 0 0, v0000023b54231180_0;  1 drivers
v0000023b542319a0_0 .net "tag", 25 0, L_0000023b54231220;  1 drivers
v0000023b54230780_0 .net "valid_0", 0 0, v0000023b541b54f0_0;  1 drivers
v0000023b542300a0_0 .net "valid_1", 0 0, v0000023b541b6350_0;  1 drivers
v0000023b54231ea0_0 .net "valid_2", 0 0, v0000023b541b6e90_0;  1 drivers
v0000023b54231ae0_0 .net "valid_3", 0 0, v0000023b5422f170_0;  1 drivers
v0000023b542317c0_0 .net "valid_solo", 0 0, v0000023b5422e270_0;  1 drivers
v0000023b54231c20_0 .var/2s "wb", 31 0;
v0000023b54230f00_0 .var/2s "write", 31 0;
E_0000023b541be650 .event posedge, v0000023b54230e60_0, v0000023b541b5310_0;
E_0000023b541bf150/0 .event anyedge, v0000023b54231c20_0, v0000023b5422f5d0_0, v0000023b54231540_0, v0000023b5422f490_0;
v0000023b5422f850_0 .array/port v0000023b5422f850, 0;
v0000023b5422f850_1 .array/port v0000023b5422f850, 1;
v0000023b5422f850_2 .array/port v0000023b5422f850, 2;
E_0000023b541bf150/1 .event anyedge, v0000023b54230f00_0, v0000023b5422f850_0, v0000023b5422f850_1, v0000023b5422f850_2;
v0000023b5422f850_3 .array/port v0000023b5422f850, 3;
v0000023b5422f850_4 .array/port v0000023b5422f850, 4;
v0000023b5422f850_5 .array/port v0000023b5422f850, 5;
v0000023b5422f850_6 .array/port v0000023b5422f850, 6;
E_0000023b541bf150/2 .event anyedge, v0000023b5422f850_3, v0000023b5422f850_4, v0000023b5422f850_5, v0000023b5422f850_6;
v0000023b5422f850_7 .array/port v0000023b5422f850, 7;
v0000023b5422f850_8 .array/port v0000023b5422f850, 8;
v0000023b5422f850_9 .array/port v0000023b5422f850, 9;
v0000023b5422f850_10 .array/port v0000023b5422f850, 10;
E_0000023b541bf150/3 .event anyedge, v0000023b5422f850_7, v0000023b5422f850_8, v0000023b5422f850_9, v0000023b5422f850_10;
v0000023b5422f850_11 .array/port v0000023b5422f850, 11;
v0000023b5422f850_12 .array/port v0000023b5422f850, 12;
v0000023b5422f850_13 .array/port v0000023b5422f850, 13;
v0000023b5422f850_14 .array/port v0000023b5422f850, 14;
E_0000023b541bf150/4 .event anyedge, v0000023b5422f850_11, v0000023b5422f850_12, v0000023b5422f850_13, v0000023b5422f850_14;
v0000023b5422f850_15 .array/port v0000023b5422f850, 15;
E_0000023b541bf150/5 .event anyedge, v0000023b5422f850_15, v0000023b5422f530_0, v0000023b5422e270_0, v0000023b5422ed10_0;
E_0000023b541bf150/6 .event anyedge, v0000023b54230fa0_0, v0000023b5422f850_0, v0000023b5422f850_1, v0000023b5422f850_2;
E_0000023b541bf150/7 .event anyedge, v0000023b5422f850_3, v0000023b5422f850_4, v0000023b5422f850_5, v0000023b5422f850_6;
E_0000023b541bf150/8 .event anyedge, v0000023b5422f850_7, v0000023b5422f850_8, v0000023b5422f850_9, v0000023b5422f850_10;
E_0000023b541bf150/9 .event anyedge, v0000023b5422f850_11, v0000023b5422f850_12, v0000023b5422f850_13, v0000023b5422f850_14;
E_0000023b541bf150/10 .event anyedge, v0000023b5422f850_15, v0000023b542319a0_0, v0000023b5422f850_0, v0000023b5422f850_1;
E_0000023b541bf150/11 .event anyedge, v0000023b5422f850_2, v0000023b5422f850_3, v0000023b5422f850_4, v0000023b5422f850_5;
E_0000023b541bf150/12 .event anyedge, v0000023b5422f850_6, v0000023b5422f850_7, v0000023b5422f850_8, v0000023b5422f850_9;
E_0000023b541bf150/13 .event anyedge, v0000023b5422f850_10, v0000023b5422f850_11, v0000023b5422f850_12, v0000023b5422f850_13;
E_0000023b541bf150/14 .event anyedge, v0000023b5422f850_14, v0000023b5422f850_15, v0000023b54230b40_0, v0000023b5422f850_0;
E_0000023b541bf150/15 .event anyedge, v0000023b5422f850_1, v0000023b5422f850_2, v0000023b5422f850_3, v0000023b5422f850_4;
E_0000023b541bf150/16 .event anyedge, v0000023b5422f850_5, v0000023b5422f850_6, v0000023b5422f850_7, v0000023b5422f850_8;
E_0000023b541bf150/17 .event anyedge, v0000023b5422f850_9, v0000023b5422f850_10, v0000023b5422f850_11, v0000023b5422f850_12;
E_0000023b541bf150/18 .event anyedge, v0000023b5422f850_13, v0000023b5422f850_14, v0000023b5422f850_15, v0000023b541b6670_0;
E_0000023b541bf150/19 .event anyedge, v0000023b541b5a90_0, v0000023b541b5630_0, v0000023b5422fa30_0, v0000023b541b54f0_0;
E_0000023b541bf150/20 .event anyedge, v0000023b541b6350_0, v0000023b541b6e90_0, v0000023b5422f170_0, v0000023b541b5e50_0;
E_0000023b541bf150/21 .event anyedge, v0000023b541b5b30_0, v0000023b541b68f0_0, v0000023b5422e6d0_0;
E_0000023b541bf150 .event/or E_0000023b541bf150/0, E_0000023b541bf150/1, E_0000023b541bf150/2, E_0000023b541bf150/3, E_0000023b541bf150/4, E_0000023b541bf150/5, E_0000023b541bf150/6, E_0000023b541bf150/7, E_0000023b541bf150/8, E_0000023b541bf150/9, E_0000023b541bf150/10, E_0000023b541bf150/11, E_0000023b541bf150/12, E_0000023b541bf150/13, E_0000023b541bf150/14, E_0000023b541bf150/15, E_0000023b541bf150/16, E_0000023b541bf150/17, E_0000023b541bf150/18, E_0000023b541bf150/19, E_0000023b541bf150/20, E_0000023b541bf150/21;
L_0000023b542314a0 .part v0000023b54231cc0_0, 2, 4;
L_0000023b54231220 .part v0000023b54231cc0_0, 6, 26;
S_0000023b5416c1d0 .scope module, "wb0" "wb_simulator" 4 245, 5 1 0, S_0000023b5416ee70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "req";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "wdata";
    .port_info 6 /OUTPUT 32 "rdata";
    .port_info 7 /OUTPUT 1 "busy";
    .port_info 8 /OUTPUT 1 "valid";
P_0000023b54172530 .param/l "DEPTH" 0 5 3, +C4<00000000000000000000010000000000>;
P_0000023b54172568 .param/l "LATENCY" 0 5 4, +C4<00000000000000000000000000000011>;
P_0000023b541725a0 .param/str "MEM_FILE" 0 5 2, "instruction_memory.memh";
v0000023b541b62b0_0 .net "addr", 31 0, v0000023b5422e130_0;  1 drivers
v0000023b541b5270_0 .var "addr_reg", 31 0;
v0000023b541b6670_0 .var "busy", 0 0;
v0000023b541b5310_0 .net "clk", 0 0, v0000023b542310e0_0;  alias, 1 drivers
v0000023b541b53b0_0 .var "counter", 1 0;
v0000023b541b4ff0 .array "mem", 1023 0, 31 0;
v0000023b541b56d0_0 .var "pending", 0 0;
v0000023b541b5e50_0 .var "rdata", 31 0;
v0000023b541b5ef0_0 .net "req", 0 0, v0000023b54231a40_0;  1 drivers
v0000023b541b6210_0 .net "rst_n", 0 0, L_0000023b5419c6a0;  1 drivers
v0000023b541b54f0_0 .var "valid", 0 0;
L_0000023b54232140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023b541b58b0_0 .net "wdata", 31 0, L_0000023b54232140;  1 drivers
L_0000023b542320f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023b541b6170_0 .net "we", 0 0, L_0000023b542320f8;  1 drivers
E_0000023b541be510/0 .event negedge, v0000023b541b6210_0;
E_0000023b541be510/1 .event posedge, v0000023b541b5310_0;
E_0000023b541be510 .event/or E_0000023b541be510/0, E_0000023b541be510/1;
S_0000023b5416c360 .scope module, "wb1" "wb_simulator" 4 261, 5 1 0, S_0000023b5416ee70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "req";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "wdata";
    .port_info 6 /OUTPUT 32 "rdata";
    .port_info 7 /OUTPUT 1 "busy";
    .port_info 8 /OUTPUT 1 "valid";
P_0000023b54171ae0 .param/l "DEPTH" 0 5 3, +C4<00000000000000000000010000000000>;
P_0000023b54171b18 .param/l "LATENCY" 0 5 4, +C4<00000000000000000000000000000011>;
P_0000023b54171b50 .param/str "MEM_FILE" 0 5 2, "instruction_memory.memh";
v0000023b541b6c10_0 .net "addr", 31 0, v0000023b5422e4f0_0;  1 drivers
v0000023b541b5810_0 .var "addr_reg", 31 0;
v0000023b541b5a90_0 .var "busy", 0 0;
v0000023b541b5950_0 .net "clk", 0 0, v0000023b542310e0_0;  alias, 1 drivers
v0000023b541b6490_0 .var "counter", 1 0;
v0000023b541b5450 .array "mem", 1023 0, 31 0;
v0000023b541b5590_0 .var "pending", 0 0;
v0000023b541b5b30_0 .var "rdata", 31 0;
v0000023b541b5f90_0 .net "req", 0 0, v0000023b54231a40_0;  alias, 1 drivers
v0000023b541b6ad0_0 .net "rst_n", 0 0, L_0000023b5419c390;  1 drivers
v0000023b541b6350_0 .var "valid", 0 0;
L_0000023b542321d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023b541b5bd0_0 .net "wdata", 31 0, L_0000023b542321d0;  1 drivers
L_0000023b54232188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023b541b63f0_0 .net "we", 0 0, L_0000023b54232188;  1 drivers
E_0000023b541bef10/0 .event negedge, v0000023b541b6ad0_0;
E_0000023b541bef10/1 .event posedge, v0000023b541b5310_0;
E_0000023b541bef10 .event/or E_0000023b541bef10/0, E_0000023b541bef10/1;
S_0000023b54172b30 .scope module, "wb2" "wb_simulator" 4 277, 5 1 0, S_0000023b5416ee70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "req";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "wdata";
    .port_info 6 /OUTPUT 32 "rdata";
    .port_info 7 /OUTPUT 1 "busy";
    .port_info 8 /OUTPUT 1 "valid";
P_0000023b541723d0 .param/l "DEPTH" 0 5 3, +C4<00000000000000000000010000000000>;
P_0000023b54172408 .param/l "LATENCY" 0 5 4, +C4<00000000000000000000000000000011>;
P_0000023b54172440 .param/str "MEM_FILE" 0 5 2, "instruction_memory.memh";
v0000023b541b5d10_0 .net "addr", 31 0, v0000023b5422ea90_0;  1 drivers
v0000023b541b5db0_0 .var "addr_reg", 31 0;
v0000023b541b5630_0 .var "busy", 0 0;
v0000023b541b6530_0 .net "clk", 0 0, v0000023b542310e0_0;  alias, 1 drivers
v0000023b541b65d0_0 .var "counter", 1 0;
v0000023b541b6710 .array "mem", 1023 0, 31 0;
v0000023b541b6850_0 .var "pending", 0 0;
v0000023b541b68f0_0 .var "rdata", 31 0;
v0000023b541b6d50_0 .net "req", 0 0, v0000023b54231a40_0;  alias, 1 drivers
v0000023b541b6df0_0 .net "rst_n", 0 0, L_0000023b5419c080;  1 drivers
v0000023b541b6e90_0 .var "valid", 0 0;
L_0000023b54232260 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023b5422f710_0 .net "wdata", 31 0, L_0000023b54232260;  1 drivers
L_0000023b54232218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023b5422fb70_0 .net "we", 0 0, L_0000023b54232218;  1 drivers
E_0000023b541bef50/0 .event negedge, v0000023b541b6df0_0;
E_0000023b541bef50/1 .event posedge, v0000023b541b5310_0;
E_0000023b541bef50 .event/or E_0000023b541bef50/0, E_0000023b541bef50/1;
S_0000023b54172cc0 .scope module, "wb3" "wb_simulator" 4 293, 5 1 0, S_0000023b5416ee70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "req";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "wdata";
    .port_info 6 /OUTPUT 32 "rdata";
    .port_info 7 /OUTPUT 1 "busy";
    .port_info 8 /OUTPUT 1 "valid";
P_0000023b54171fb0 .param/l "DEPTH" 0 5 3, +C4<00000000000000000000010000000000>;
P_0000023b54171fe8 .param/l "LATENCY" 0 5 4, +C4<00000000000000000000000000000011>;
P_0000023b54172020 .param/str "MEM_FILE" 0 5 2, "instruction_memory.memh";
v0000023b5422f2b0_0 .net "addr", 31 0, v0000023b5422e310_0;  1 drivers
v0000023b5422e810_0 .var "addr_reg", 31 0;
v0000023b5422fa30_0 .var "busy", 0 0;
v0000023b5422f7b0_0 .net "clk", 0 0, v0000023b542310e0_0;  alias, 1 drivers
v0000023b5422ec70_0 .var "counter", 1 0;
v0000023b5422e1d0 .array "mem", 1023 0, 31 0;
v0000023b5422f030_0 .var "pending", 0 0;
v0000023b5422e6d0_0 .var "rdata", 31 0;
v0000023b5422e590_0 .net "req", 0 0, v0000023b54231a40_0;  alias, 1 drivers
v0000023b5422e8b0_0 .net "rst_n", 0 0, L_0000023b5419c630;  1 drivers
v0000023b5422f170_0 .var "valid", 0 0;
L_0000023b542322f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023b5422fc10_0 .net "wdata", 31 0, L_0000023b542322f0;  1 drivers
L_0000023b542322a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023b5422e090_0 .net "we", 0 0, L_0000023b542322a8;  1 drivers
E_0000023b541bee10/0 .event negedge, v0000023b5422e8b0_0;
E_0000023b541bee10/1 .event posedge, v0000023b541b5310_0;
E_0000023b541bee10 .event/or E_0000023b541bee10/0, E_0000023b541bee10/1;
S_0000023b54166600 .scope module, "wb_solo_inst" "wb_simulator" 4 228, 5 1 0, S_0000023b5416ee70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "req";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "wdata";
    .port_info 6 /OUTPUT 32 "rdata";
    .port_info 7 /OUTPUT 1 "busy";
    .port_info 8 /OUTPUT 1 "valid";
P_0000023b54172060 .param/l "DEPTH" 0 5 3, +C4<00000000000000000000010000000000>;
P_0000023b54172098 .param/l "LATENCY" 0 5 4, +C4<00000000000000000000000000000011>;
P_0000023b541720d0 .param/str "MEM_FILE" 0 5 2, "instruction_memory.memh";
v0000023b5422ebd0_0 .net "addr", 31 0, v0000023b54231cc0_0;  alias, 1 drivers
v0000023b5422e770_0 .var "addr_reg", 31 0;
v0000023b5422f0d0_0 .var "busy", 0 0;
v0000023b5422fad0_0 .net "clk", 0 0, v0000023b542310e0_0;  alias, 1 drivers
v0000023b5422fcb0_0 .var "counter", 1 0;
v0000023b5422fd50 .array "mem", 1023 0, 31 0;
v0000023b5422e950_0 .var "pending", 0 0;
v0000023b5422ed10_0 .var "rdata", 31 0;
v0000023b5422fdf0_0 .net "req", 0 0, v0000023b54231b80_0;  1 drivers
v0000023b5422edb0_0 .net "rst_n", 0 0, L_0000023b5419c320;  1 drivers
v0000023b5422e270_0 .var "valid", 0 0;
L_0000023b542320b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023b5422f210_0 .net "wdata", 31 0, L_0000023b542320b0;  1 drivers
L_0000023b54232068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023b5422e9f0_0 .net "we", 0 0, L_0000023b54232068;  1 drivers
E_0000023b541be5d0/0 .event negedge, v0000023b5422edb0_0;
E_0000023b541be5d0/1 .event posedge, v0000023b541b5310_0;
E_0000023b541be5d0 .event/or E_0000023b541be5d0/0, E_0000023b541be5d0/1;
S_0000023b5414d5e0 .scope task, "reset" "reset" 3 19, 3 19 0, S_0000023b5419dec0;
 .timescale -9 -12;
E_0000023b541be3d0 .event posedge, v0000023b541b5310_0;
TD_tb_icache.reset ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023b54230640_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023b54231cc0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b54231180_0, 0, 1;
    %wait E_0000023b541be3d0;
    %wait E_0000023b541be3d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b54230640_0, 0, 1;
    %end;
S_0000023b5414d770 .scope task, "trans" "trans" 3 28, 3 28 0, S_0000023b5419dec0;
 .timescale -9 -12;
v0000023b542303c0_0 .var "addr_in", 31 0;
v0000023b54230140_0 .var "inst_rec", 31 0;
TD_tb_icache.trans ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023b54231180_0, 0, 1;
    %load/vec4 v0000023b542303c0_0;
    %store/vec4 v0000023b54231cc0_0, 0, 32;
    %delay 0, 0;
    %wait E_0000023b541be3d0;
    %delay 0, 0;
    %wait E_0000023b541be3d0;
    %load/vec4 v0000023b54231040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000023b54231e00_0;
    %store/vec4 v0000023b54230140_0, 0, 32;
    %load/vec4 v0000023b54230140_0;
    %load/vec4 v0000023b542303c0_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call/w 3 42 "$display", "[%0t] HIT/PASS: addr=0x%08h inst=0x%08h", $time, v0000023b542303c0_0, v0000023b54230140_0 {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %vpi_call/w 3 44 "$display", "[%0t] HIT/FAIL: addr=0x%08h expected=0x%08h got=0x%08h", $time, v0000023b542303c0_0, v0000023b542303c0_0, v0000023b54230140_0 {0 0 0};
T_1.3 ;
    %wait E_0000023b541be3d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b54231180_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
T_1.4 ;
    %wait E_0000023b541be3d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b54231180_0, 0, 1;
    %load/vec4 v0000023b54231040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_1.4, 8;
    %load/vec4 v0000023b54231e00_0;
    %store/vec4 v0000023b54230140_0, 0, 32;
    %load/vec4 v0000023b54230140_0;
    %load/vec4 v0000023b542303c0_0;
    %cmp/e;
    %jmp/0xz  T_1.5, 4;
    %vpi_call/w 3 55 "$display", "[%0t] MISS/PASS: addr=0x%08h inst=0x%08h", $time, v0000023b542303c0_0, v0000023b54230140_0 {0 0 0};
    %jmp T_1.6;
T_1.5 ;
    %vpi_call/w 3 57 "$display", "[%0t] MISS/FAIL: addr=0x%08h expected=0x%08h got=0x%08h", $time, v0000023b542303c0_0, v0000023b542303c0_0, v0000023b54230140_0 {0 0 0};
T_1.6 ;
    %wait E_0000023b541be3d0;
T_1.1 ;
    %end;
    .scope S_0000023b54166600;
T_2 ;
    %vpi_call/w 5 20 "$readmemh", P_0000023b541720d0, v0000023b5422fd50 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000023b54166600;
T_3 ;
    %wait E_0000023b541be5d0;
    %load/vec4 v0000023b5422edb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023b5422fcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b5422e950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b5422f0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b5422e270_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023b5422ed10_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b5422e270_0, 0;
    %load/vec4 v0000023b5422fdf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v0000023b5422f0d0_0;
    %nor/r;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b5422e950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b5422f0d0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000023b5422fcb0_0, 0;
    %load/vec4 v0000023b5422ebd0_0;
    %assign/vec4 v0000023b5422e770_0, 0;
    %load/vec4 v0000023b5422e9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %load/vec4 v0000023b5422f210_0;
    %load/vec4 v0000023b5422ebd0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b5422fd50, 0, 4;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000023b5422e950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %load/vec4 v0000023b5422fcb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b5422e950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b5422f0d0_0, 0;
    %load/vec4 v0000023b5422e9f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %load/vec4 v0000023b5422e770_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0000023b5422fd50, 4;
    %assign/vec4 v0000023b5422ed10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b5422e270_0, 0;
T_3.11 ;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v0000023b5422fcb0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0000023b5422fcb0_0, 0;
T_3.10 ;
T_3.7 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000023b5416c1d0;
T_4 ;
    %vpi_call/w 5 20 "$readmemh", P_0000023b541725a0, v0000023b541b4ff0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000023b5416c1d0;
T_5 ;
    %wait E_0000023b541be510;
    %load/vec4 v0000023b541b6210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023b541b53b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b541b56d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b541b6670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b541b54f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023b541b5e50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b541b54f0_0, 0;
    %load/vec4 v0000023b541b5ef0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v0000023b541b6670_0;
    %nor/r;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b541b56d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b541b6670_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000023b541b53b0_0, 0;
    %load/vec4 v0000023b541b62b0_0;
    %assign/vec4 v0000023b541b5270_0, 0;
    %load/vec4 v0000023b541b6170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0000023b541b58b0_0;
    %load/vec4 v0000023b541b62b0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b541b4ff0, 0, 4;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000023b541b56d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0000023b541b53b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b541b56d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b541b6670_0, 0;
    %load/vec4 v0000023b541b6170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0000023b541b5270_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0000023b541b4ff0, 4;
    %assign/vec4 v0000023b541b5e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b541b54f0_0, 0;
T_5.11 ;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0000023b541b53b0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0000023b541b53b0_0, 0;
T_5.10 ;
T_5.7 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000023b5416c360;
T_6 ;
    %vpi_call/w 5 20 "$readmemh", P_0000023b54171b50, v0000023b541b5450 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000023b5416c360;
T_7 ;
    %wait E_0000023b541bef10;
    %load/vec4 v0000023b541b6ad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023b541b6490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b541b5590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b541b5a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b541b6350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023b541b5b30_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b541b6350_0, 0;
    %load/vec4 v0000023b541b5f90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.4, 9;
    %load/vec4 v0000023b541b5a90_0;
    %nor/r;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b541b5590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b541b5a90_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000023b541b6490_0, 0;
    %load/vec4 v0000023b541b6c10_0;
    %assign/vec4 v0000023b541b5810_0, 0;
    %load/vec4 v0000023b541b63f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0000023b541b5bd0_0;
    %load/vec4 v0000023b541b6c10_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b541b5450, 0, 4;
T_7.5 ;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0000023b541b5590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0000023b541b6490_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b541b5590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b541b5a90_0, 0;
    %load/vec4 v0000023b541b63f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.11, 8;
    %load/vec4 v0000023b541b5810_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0000023b541b5450, 4;
    %assign/vec4 v0000023b541b5b30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b541b6350_0, 0;
T_7.11 ;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v0000023b541b6490_0;
    %subi 1, 0, 2;
    %assign/vec4 v0000023b541b6490_0, 0;
T_7.10 ;
T_7.7 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000023b54172b30;
T_8 ;
    %vpi_call/w 5 20 "$readmemh", P_0000023b54172440, v0000023b541b6710 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000023b54172b30;
T_9 ;
    %wait E_0000023b541bef50;
    %load/vec4 v0000023b541b6df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023b541b65d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b541b6850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b541b5630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b541b6e90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023b541b68f0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b541b6e90_0, 0;
    %load/vec4 v0000023b541b6d50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.4, 9;
    %load/vec4 v0000023b541b5630_0;
    %nor/r;
    %and;
T_9.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b541b6850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b541b5630_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000023b541b65d0_0, 0;
    %load/vec4 v0000023b541b5d10_0;
    %assign/vec4 v0000023b541b5db0_0, 0;
    %load/vec4 v0000023b5422fb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.5, 8;
    %load/vec4 v0000023b5422f710_0;
    %load/vec4 v0000023b541b5d10_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b541b6710, 0, 4;
T_9.5 ;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0000023b541b6850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %load/vec4 v0000023b541b65d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b541b6850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b541b5630_0, 0;
    %load/vec4 v0000023b5422fb70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.11, 8;
    %load/vec4 v0000023b541b5db0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0000023b541b6710, 4;
    %assign/vec4 v0000023b541b68f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b541b6e90_0, 0;
T_9.11 ;
    %jmp T_9.10;
T_9.9 ;
    %load/vec4 v0000023b541b65d0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0000023b541b65d0_0, 0;
T_9.10 ;
T_9.7 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000023b54172cc0;
T_10 ;
    %vpi_call/w 5 20 "$readmemh", P_0000023b54172020, v0000023b5422e1d0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0000023b54172cc0;
T_11 ;
    %wait E_0000023b541bee10;
    %load/vec4 v0000023b5422e8b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023b5422ec70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b5422f030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b5422fa30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b5422f170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023b5422e6d0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b5422f170_0, 0;
    %load/vec4 v0000023b5422e590_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.4, 9;
    %load/vec4 v0000023b5422fa30_0;
    %nor/r;
    %and;
T_11.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b5422f030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b5422fa30_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000023b5422ec70_0, 0;
    %load/vec4 v0000023b5422f2b0_0;
    %assign/vec4 v0000023b5422e810_0, 0;
    %load/vec4 v0000023b5422e090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.5, 8;
    %load/vec4 v0000023b5422fc10_0;
    %load/vec4 v0000023b5422f2b0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b5422e1d0, 0, 4;
T_11.5 ;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0000023b5422f030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.7, 8;
    %load/vec4 v0000023b5422ec70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b5422f030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b5422fa30_0, 0;
    %load/vec4 v0000023b5422e090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.11, 8;
    %load/vec4 v0000023b5422e810_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0000023b5422e1d0, 4;
    %assign/vec4 v0000023b5422e6d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b5422f170_0, 0;
T_11.11 ;
    %jmp T_11.10;
T_11.9 ;
    %load/vec4 v0000023b5422ec70_0;
    %subi 1, 0, 2;
    %assign/vec4 v0000023b5422ec70_0, 0;
T_11.10 ;
T_11.7 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000023b5416ee70;
T_12 ;
Ewait_0 .event/or E_0000023b541bf150, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b5422eef0_0, 0, 1;
    %load/vec4 v0000023b54231c20_0;
    %store/vec4 v0000023b542315e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b54231b80_0, 0, 1;
    %load/vec4 v0000023b5422f5d0_0;
    %store/vec4 v0000023b54230be0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b5422ee50_0, 0, 1;
    %load/vec4 v0000023b54231540_0;
    %store/vec4 v0000023b542308c0_0, 0, 26;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023b5422f670_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b54231a40_0, 0, 1;
    %load/vec4 v0000023b5422f490_0;
    %store/vec4 v0000023b5422e630_0, 0, 2;
    %load/vec4 v0000023b54230f00_0;
    %store/vec4 v0000023b54230aa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023b5422e130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023b5422e4f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023b5422ea90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023b5422e310_0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023b5422f850, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023b5422f8f0, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023b5422f850, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023b5422f8f0, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023b5422f850, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023b5422f8f0, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023b5422f850, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023b5422f8f0, 4, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023b5422f850, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023b5422f8f0, 4, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023b5422f850, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023b5422f8f0, 4, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023b5422f850, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023b5422f8f0, 4, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023b5422f850, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023b5422f8f0, 4, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023b5422f850, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023b5422f8f0, 4, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023b5422f850, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023b5422f8f0, 4, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023b5422f850, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023b5422f8f0, 4, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023b5422f850, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023b5422f8f0, 4, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023b5422f850, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023b5422f8f0, 4, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023b5422f850, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023b5422f8f0, 4, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023b5422f850, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023b5422f8f0, 4, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023b5422f850, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023b5422f8f0, 4, 0;
    %load/vec4 v0000023b5422f530_0;
    %store/vec4 v0000023b54231900_0, 0, 32;
    %load/vec4 v0000023b54231c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %jmp T_12.3;
T_12.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023b54231b80_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000023b542315e0_0, 0, 32;
    %jmp T_12.3;
T_12.1 ;
    %load/vec4 v0000023b542317c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000023b542315e0_0, 0, 32;
    %load/vec4 v0000023b542305a0_0;
    %store/vec4 v0000023b5422f670_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023b5422eef0_0, 0, 1;
T_12.4 ;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %load/vec4 v0000023b5422f530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %jmp T_12.9;
T_12.6 ;
    %load/vec4 v0000023b54230fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.10, 8;
    %load/vec4 v0000023b5422f5d0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000023b5422f850, 4;
    %parti/s 1, 58, 7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.14, 9;
    %load/vec4 v0000023b542319a0_0;
    %load/vec4 v0000023b5422f5d0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000023b5422f850, 4;
    %parti/s 26, 32, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000023b54231900_0, 0, 32;
    %jmp T_12.13;
T_12.12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023b542315e0_0, 0, 32;
    %load/vec4 v0000023b54231540_0;
    %load/vec4 v0000023b542319a0_0;
    %cmp/ne;
    %jmp/1 T_12.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000023b54230f00_0;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 8;
T_12.17;
    %jmp/0xz  T_12.15, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023b54230aa0_0, 0, 32;
    %load/vec4 v0000023b542319a0_0;
    %store/vec4 v0000023b542308c0_0, 0, 26;
T_12.15 ;
T_12.13 ;
T_12.10 ;
    %jmp T_12.9;
T_12.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023b54231900_0, 0, 32;
    %load/vec4 v0000023b54230b40_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000023b5422f850, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v0000023b5422f670_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023b5422ee50_0, 0, 1;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
    %load/vec4 v0000023b54230f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_12.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_12.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_12.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_12.21, 6;
    %jmp T_12.23;
T_12.18 ;
    %load/vec4 v0000023b5422e3b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_12.28, 8;
    %load/vec4 v0000023b5422ef90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_12.28;
    %jmp/1 T_12.27, 8;
    %load/vec4 v0000023b5422e450_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_12.27;
    %jmp/1 T_12.26, 8;
    %load/vec4 v0000023b5422f350_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_12.26;
    %jmp/0xz  T_12.24, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023b5422e630_0, 0, 2;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000023b54230aa0_0, 0, 32;
    %jmp T_12.25;
T_12.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023b54231a40_0, 0, 1;
    %load/vec4 v0000023b54231540_0;
    %load/vec4 v0000023b5422f490_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %store/vec4 v0000023b5422e130_0, 0, 32;
    %load/vec4 v0000023b54231540_0;
    %load/vec4 v0000023b5422f490_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 4, 0, 4;
    %store/vec4 v0000023b5422e4f0_0, 0, 32;
    %load/vec4 v0000023b54231540_0;
    %load/vec4 v0000023b5422f490_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 8, 0, 4;
    %store/vec4 v0000023b5422ea90_0, 0, 32;
    %load/vec4 v0000023b54231540_0;
    %load/vec4 v0000023b5422f490_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 12, 0, 4;
    %store/vec4 v0000023b5422e310_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000023b54230aa0_0, 0, 32;
T_12.25 ;
    %jmp T_12.23;
T_12.19 ;
    %load/vec4 v0000023b54230780_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_12.33, 11;
    %load/vec4 v0000023b542300a0_0;
    %and;
T_12.33;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.32, 10;
    %load/vec4 v0000023b54231ea0_0;
    %and;
T_12.32;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.31, 9;
    %load/vec4 v0000023b54231ae0_0;
    %and;
T_12.31;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.29, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023b54230aa0_0, 0, 32;
T_12.29 ;
    %jmp T_12.23;
T_12.20 ;
    %load/vec4 v0000023b54230780_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_12.38, 11;
    %load/vec4 v0000023b542300a0_0;
    %and;
T_12.38;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.37, 10;
    %load/vec4 v0000023b54231ea0_0;
    %and;
T_12.37;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.36, 9;
    %load/vec4 v0000023b54231ae0_0;
    %and;
T_12.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.34, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000023b54231540_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023b542312c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023b5422f490_0;
    %concati/vec4 0, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0000023b5422f8f0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000023b54231540_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023b54230d20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023b5422f490_0;
    %concati/vec4 1, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0000023b5422f8f0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000023b54231540_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023b54231d60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023b5422f490_0;
    %concati/vec4 2, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0000023b5422f8f0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000023b54231540_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023b54230dc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023b5422f490_0;
    %concati/vec4 3, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0000023b5422f8f0, 4, 0;
    %load/vec4 v0000023b5422f490_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_12.39, 4;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000023b54230aa0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023b5422e630_0, 0, 2;
    %jmp T_12.40;
T_12.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023b54230aa0_0, 0, 32;
    %load/vec4 v0000023b5422f490_0;
    %addi 1, 0, 2;
    %store/vec4 v0000023b5422e630_0, 0, 2;
T_12.40 ;
T_12.34 ;
    %jmp T_12.23;
T_12.21 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023b5422e630_0, 0, 2;
    %jmp T_12.23;
T_12.23 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000023b5416ee70;
T_13 ;
    %wait E_0000023b541be650;
    %load/vec4 v0000023b54230e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0000023b54231540_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0000023b54230f00_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0000023b54231c20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023b5422f530_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023b5422f490_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023b54230b40_0, 0;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b5422f850, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b5422f850, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b5422f850, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b5422f850, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b5422f850, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b5422f850, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b5422f850, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b5422f850, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b5422f850, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b5422f850, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b5422f850, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b5422f850, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b5422f850, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b5422f850, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b5422f850, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b5422f850, 0, 4;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000023b54230be0_0;
    %assign/vec4 v0000023b54230b40_0, 0;
    %load/vec4 v0000023b54231900_0;
    %assign/vec4 v0000023b5422f530_0, 0;
    %load/vec4 v0000023b542308c0_0;
    %assign/vec4 v0000023b54231540_0, 0;
    %load/vec4 v0000023b54230aa0_0;
    %assign/vec4 v0000023b54230f00_0, 0;
    %load/vec4 v0000023b542315e0_0;
    %assign/vec4 v0000023b54231c20_0, 0;
    %load/vec4 v0000023b5422e630_0;
    %assign/vec4 v0000023b5422f490_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023b5422f8f0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023b5422f850, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023b5422f8f0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023b5422f850, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023b5422f8f0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023b5422f850, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023b5422f8f0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023b5422f850, 4, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023b5422f8f0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023b5422f850, 4, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023b5422f8f0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023b5422f850, 4, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023b5422f8f0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023b5422f850, 4, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023b5422f8f0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023b5422f850, 4, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023b5422f8f0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023b5422f850, 4, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023b5422f8f0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023b5422f850, 4, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023b5422f8f0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023b5422f850, 4, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023b5422f8f0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023b5422f850, 4, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023b5422f8f0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023b5422f850, 4, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023b5422f8f0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023b5422f850, 4, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023b5422f8f0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023b5422f850, 4, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023b5422f8f0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023b5422f850, 4, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000023b5419dec0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b542310e0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0000023b5419dec0;
T_15 ;
    %delay 10000, 0;
    %load/vec4 v0000023b542310e0_0;
    %inv;
    %store/vec4 v0000023b542310e0_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0000023b5419dec0;
T_16 ;
    %vpi_call/w 3 64 "$dumpfile", "sim/waves.vcd" {0 0 0};
    %vpi_call/w 3 65 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000023b5419dec0 {0 0 0};
    %fork TD_tb_icache.reset, S_0000023b5414d5e0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023b542303c0_0, 0, 32;
    %fork TD_tb_icache.trans, S_0000023b5414d770;
    %join;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000023b542303c0_0, 0, 32;
    %fork TD_tb_icache.trans, S_0000023b5414d770;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0000023b542303c0_0, 0, 32;
    %fork TD_tb_icache.trans, S_0000023b5414d770;
    %join;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0000023b542303c0_0, 0, 32;
    %fork TD_tb_icache.trans, S_0000023b5414d770;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0000023b542303c0_0, 0, 32;
    %fork TD_tb_icache.trans, S_0000023b5414d770;
    %join;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000023b542303c0_0, 0, 32;
    %fork TD_tb_icache.trans, S_0000023b5414d770;
    %join;
    %pushi/vec4 24, 0, 32;
    %store/vec4 v0000023b542303c0_0, 0, 32;
    %fork TD_tb_icache.trans, S_0000023b5414d770;
    %join;
    %pushi/vec4 60, 0, 32;
    %store/vec4 v0000023b542303c0_0, 0, 32;
    %fork TD_tb_icache.trans, S_0000023b5414d770;
    %join;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0000023b542303c0_0, 0, 32;
    %fork TD_tb_icache.trans, S_0000023b5414d770;
    %join;
    %pushi/vec4 56, 0, 32;
    %store/vec4 v0000023b542303c0_0, 0, 32;
    %fork TD_tb_icache.trans, S_0000023b5414d770;
    %join;
    %pushi/vec4 52, 0, 32;
    %store/vec4 v0000023b542303c0_0, 0, 32;
    %fork TD_tb_icache.trans, S_0000023b5414d770;
    %join;
    %pushi/vec4 72, 0, 32;
    %store/vec4 v0000023b542303c0_0, 0, 32;
    %fork TD_tb_icache.trans, S_0000023b5414d770;
    %join;
    %pushi/vec4 160, 0, 32;
    %store/vec4 v0000023b542303c0_0, 0, 32;
    %fork TD_tb_icache.trans, S_0000023b5414d770;
    %join;
    %pushi/vec4 144, 0, 32;
    %store/vec4 v0000023b542303c0_0, 0, 32;
    %fork TD_tb_icache.trans, S_0000023b5414d770;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0000023b542303c0_0, 0, 32;
    %fork TD_tb_icache.trans, S_0000023b5414d770;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0000023b542303c0_0, 0, 32;
    %fork TD_tb_icache.trans, S_0000023b5414d770;
    %join;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0000023b542303c0_0, 0, 32;
    %fork TD_tb_icache.trans, S_0000023b5414d770;
    %join;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0000023b542303c0_0, 0, 32;
    %fork TD_tb_icache.trans, S_0000023b5414d770;
    %join;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0000023b542303c0_0, 0, 32;
    %fork TD_tb_icache.trans, S_0000023b5414d770;
    %join;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0000023b542303c0_0, 0, 32;
    %fork TD_tb_icache.trans, S_0000023b5414d770;
    %join;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0000023b542303c0_0, 0, 32;
    %fork TD_tb_icache.trans, S_0000023b5414d770;
    %join;
    %delay 20000, 0;
    %vpi_call/w 3 98 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "C:\Users\jeliu\OneDrive\Desktop\pipeline5\tb\tb_icache.sv";
    "C:\Users\jeliu\OneDrive\Desktop\pipeline5\src\icache.sv";
    "C:\Users\jeliu\OneDrive\Desktop\pipeline5\src\wb_simulator.sv";
