// Seed: 1384149770
module module_0;
endmodule
module module_1 #(
    parameter id_1 = 32'd26
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  and primCall (id_10, id_11, id_12, id_13, id_14, id_2, id_3, id_4, id_6, id_7, id_9);
  inout wire id_6;
  output wire id_5;
  input logic [7:0] id_4;
  inout wire id_3;
  input wire id_2;
  input wire _id_1;
  wire id_11;
  wire id_12;
  ;
  logic id_13 = id_9;
  id_14(
      1, id_14, -1, id_4[1<<-1 : id_1]
  );
  module_0 modCall_1 ();
endmodule
