//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-27506705
// Cuda compilation tools, release 10.2, V10.2.89
// Based on LLVM 3.4svn
//

.version 6.5
.target sm_30
.address_size 64


.func  (.param .align 4 .b8 func_retval0[48]) Fq_mul(
	.param .align 4 .b8 Fq_mul_param_0[48],
	.param .align 4 .b8 Fq_mul_param_1[48]
)
{
	.reg .pred 	%p<25>;
	.reg .b32 	%r<2695>;


	ld.param.u32 	%r1273, [Fq_mul_param_0+44];
	ld.param.u32 	%r1216, [Fq_mul_param_0+40];
	ld.param.u32 	%r1165, [Fq_mul_param_0+36];
	ld.param.u32 	%r1108, [Fq_mul_param_0+32];
	ld.param.u32 	%r1057, [Fq_mul_param_0+28];
	ld.param.u32 	%r1000, [Fq_mul_param_0+24];
	ld.param.u32 	%r949, [Fq_mul_param_0+20];
	ld.param.u32 	%r892, [Fq_mul_param_0+16];
	ld.param.u32 	%r841, [Fq_mul_param_0+12];
	ld.param.u32 	%r784, [Fq_mul_param_0+8];
	ld.param.u32 	%r733, [Fq_mul_param_0+4];
	ld.param.u32 	%r676, [Fq_mul_param_0];
	ld.param.u32 	%r1217, [Fq_mul_param_1+40];
	ld.param.u32 	%r1209, [Fq_mul_param_1+32];
	ld.param.u32 	%r1201, [Fq_mul_param_1+24];
	ld.param.u32 	%r1193, [Fq_mul_param_1+16];
	ld.param.u32 	%r1185, [Fq_mul_param_1+8];
	ld.param.u32 	%r1177, [Fq_mul_param_1];
	ld.param.u32 	%r1274, [Fq_mul_param_1+44];
	ld.param.u32 	%r1266, [Fq_mul_param_1+36];
	ld.param.u32 	%r1258, [Fq_mul_param_1+28];
	ld.param.u32 	%r1250, [Fq_mul_param_1+20];
	ld.param.u32 	%r1242, [Fq_mul_param_1+12];
	ld.param.u32 	%r1234, [Fq_mul_param_1+4];
	mov.u32 	%r2571, 0;
	// inline asm
	mad.lo.cc.u32 %r37, %r676, %r1234, %r2571;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r41, %r676, %r1234, %r2571;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r45, %r676, %r1242, %r2571;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r49, %r676, %r1242, %r2571;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r53, %r676, %r1250, %r2571;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r57, %r676, %r1250, %r2571;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r61, %r676, %r1258, %r2571;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r65, %r676, %r1258, %r2571;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r69, %r676, %r1266, %r2571;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r73, %r676, %r1266, %r2571;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r77, %r676, %r1274, %r2571;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r81, %r676, %r1274, %r2571;
	// inline asm
	// inline asm
	mad.lo.cc.u32 %r85, %r733, %r1177, %r37;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r89, %r733, %r1177, %r41;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r93, %r733, %r1185, %r45;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r97, %r733, %r1185, %r49;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r101, %r733, %r1193, %r53;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r105, %r733, %r1193, %r57;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r109, %r733, %r1201, %r61;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r113, %r733, %r1201, %r65;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r117, %r733, %r1209, %r69;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r121, %r733, %r1209, %r73;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r125, %r733, %r1217, %r77;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r129, %r733, %r1217, %r81;
	// inline asm
	// inline asm
	addc.cc.u32 %r133, %r2571, %r2571;
	// inline asm
	// inline asm
	mad.lo.cc.u32 %r136, %r784, %r1234, %r93;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r140, %r784, %r1234, %r97;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r144, %r784, %r1242, %r101;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r148, %r784, %r1242, %r105;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r152, %r784, %r1250, %r109;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r156, %r784, %r1250, %r113;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r160, %r784, %r1258, %r117;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r164, %r784, %r1258, %r121;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r168, %r784, %r1266, %r125;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r172, %r784, %r1266, %r129;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r176, %r784, %r1274, %r133;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r180, %r784, %r1274, %r2571;
	// inline asm
	// inline asm
	mad.lo.cc.u32 %r184, %r841, %r1177, %r136;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r188, %r841, %r1177, %r140;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r192, %r841, %r1185, %r144;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r196, %r841, %r1185, %r148;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r200, %r841, %r1193, %r152;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r204, %r841, %r1193, %r156;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r208, %r841, %r1201, %r160;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r212, %r841, %r1201, %r164;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r216, %r841, %r1209, %r168;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r220, %r841, %r1209, %r172;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r224, %r841, %r1217, %r176;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r228, %r841, %r1217, %r180;
	// inline asm
	// inline asm
	addc.cc.u32 %r232, %r2571, %r2571;
	// inline asm
	// inline asm
	mad.lo.cc.u32 %r235, %r892, %r1234, %r192;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r239, %r892, %r1234, %r196;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r243, %r892, %r1242, %r200;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r247, %r892, %r1242, %r204;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r251, %r892, %r1250, %r208;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r255, %r892, %r1250, %r212;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r259, %r892, %r1258, %r216;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r263, %r892, %r1258, %r220;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r267, %r892, %r1266, %r224;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r271, %r892, %r1266, %r228;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r275, %r892, %r1274, %r232;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r279, %r892, %r1274, %r2571;
	// inline asm
	// inline asm
	mad.lo.cc.u32 %r283, %r949, %r1177, %r235;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r287, %r949, %r1177, %r239;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r291, %r949, %r1185, %r243;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r295, %r949, %r1185, %r247;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r299, %r949, %r1193, %r251;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r303, %r949, %r1193, %r255;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r307, %r949, %r1201, %r259;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r311, %r949, %r1201, %r263;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r315, %r949, %r1209, %r267;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r319, %r949, %r1209, %r271;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r323, %r949, %r1217, %r275;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r327, %r949, %r1217, %r279;
	// inline asm
	// inline asm
	addc.cc.u32 %r331, %r2571, %r2571;
	// inline asm
	// inline asm
	mad.lo.cc.u32 %r334, %r1000, %r1234, %r291;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r338, %r1000, %r1234, %r295;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r342, %r1000, %r1242, %r299;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r346, %r1000, %r1242, %r303;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r350, %r1000, %r1250, %r307;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r354, %r1000, %r1250, %r311;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r358, %r1000, %r1258, %r315;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r362, %r1000, %r1258, %r319;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r366, %r1000, %r1266, %r323;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r370, %r1000, %r1266, %r327;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r374, %r1000, %r1274, %r331;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r378, %r1000, %r1274, %r2571;
	// inline asm
	// inline asm
	mad.lo.cc.u32 %r382, %r1057, %r1177, %r334;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r386, %r1057, %r1177, %r338;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r390, %r1057, %r1185, %r342;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r394, %r1057, %r1185, %r346;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r398, %r1057, %r1193, %r350;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r402, %r1057, %r1193, %r354;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r406, %r1057, %r1201, %r358;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r410, %r1057, %r1201, %r362;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r414, %r1057, %r1209, %r366;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r418, %r1057, %r1209, %r370;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r422, %r1057, %r1217, %r374;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r426, %r1057, %r1217, %r378;
	// inline asm
	// inline asm
	addc.cc.u32 %r430, %r2571, %r2571;
	// inline asm
	// inline asm
	mad.lo.cc.u32 %r433, %r1108, %r1234, %r390;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r437, %r1108, %r1234, %r394;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r441, %r1108, %r1242, %r398;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r445, %r1108, %r1242, %r402;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r449, %r1108, %r1250, %r406;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r453, %r1108, %r1250, %r410;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r457, %r1108, %r1258, %r414;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r461, %r1108, %r1258, %r418;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r465, %r1108, %r1266, %r422;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r469, %r1108, %r1266, %r426;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r473, %r1108, %r1274, %r430;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r477, %r1108, %r1274, %r2571;
	// inline asm
	// inline asm
	mad.lo.cc.u32 %r481, %r1165, %r1177, %r433;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r485, %r1165, %r1177, %r437;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r489, %r1165, %r1185, %r441;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r493, %r1165, %r1185, %r445;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r497, %r1165, %r1193, %r449;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r501, %r1165, %r1193, %r453;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r505, %r1165, %r1201, %r457;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r509, %r1165, %r1201, %r461;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r513, %r1165, %r1209, %r465;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r517, %r1165, %r1209, %r469;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r521, %r1165, %r1217, %r473;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r525, %r1165, %r1217, %r477;
	// inline asm
	// inline asm
	addc.cc.u32 %r529, %r2571, %r2571;
	// inline asm
	// inline asm
	mad.lo.cc.u32 %r532, %r1216, %r1234, %r489;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r536, %r1216, %r1234, %r493;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r540, %r1216, %r1242, %r497;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r544, %r1216, %r1242, %r501;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r548, %r1216, %r1250, %r505;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r552, %r1216, %r1250, %r509;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r556, %r1216, %r1258, %r513;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r560, %r1216, %r1258, %r517;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r564, %r1216, %r1266, %r521;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r568, %r1216, %r1266, %r525;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r572, %r1216, %r1274, %r529;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r576, %r1216, %r1274, %r2571;
	// inline asm
	// inline asm
	mad.lo.cc.u32 %r580, %r1273, %r1177, %r532;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r584, %r1273, %r1177, %r536;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r588, %r1273, %r1185, %r540;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r592, %r1273, %r1185, %r544;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r596, %r1273, %r1193, %r548;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r600, %r1273, %r1193, %r552;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r604, %r1273, %r1201, %r556;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r608, %r1273, %r1201, %r560;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r612, %r1273, %r1209, %r564;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r616, %r1273, %r1209, %r568;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r620, %r1273, %r1217, %r572;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r624, %r1273, %r1217, %r576;
	// inline asm
	// inline asm
	addc.cc.u32 %r628, %r2571, %r2571;
	// inline asm
	// inline asm
	mad.lo.cc.u32 %r631, %r676, %r1177, %r2571;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r635, %r676, %r1177, %r85;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r639, %r676, %r1185, %r89;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r643, %r676, %r1185, %r184;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r647, %r676, %r1193, %r188;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r651, %r676, %r1193, %r283;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r655, %r676, %r1201, %r287;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r659, %r676, %r1201, %r382;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r663, %r676, %r1209, %r386;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r667, %r676, %r1209, %r481;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r671, %r676, %r1217, %r485;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r675, %r676, %r1217, %r580;
	// inline asm
	// inline asm
	addc.cc.u32 %r679, %r584, %r2571;
	// inline asm
	// inline asm
	addc.cc.u32 %r682, %r588, %r2571;
	// inline asm
	// inline asm
	addc.cc.u32 %r685, %r2571, %r2571;
	// inline asm
	// inline asm
	mad.lo.cc.u32 %r688, %r733, %r1234, %r639;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r692, %r733, %r1234, %r643;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r696, %r733, %r1242, %r647;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r700, %r733, %r1242, %r651;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r704, %r733, %r1250, %r655;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r708, %r733, %r1250, %r659;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r712, %r733, %r1258, %r663;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r716, %r733, %r1258, %r667;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r720, %r733, %r1266, %r671;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r724, %r733, %r1266, %r675;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r728, %r733, %r1274, %r679;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r732, %r733, %r1274, %r682;
	// inline asm
	// inline asm
	addc.cc.u32 %r736, %r685, %r2571;
	// inline asm
	// inline asm
	mad.lo.cc.u32 %r739, %r784, %r1177, %r688;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r743, %r784, %r1177, %r692;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r747, %r784, %r1185, %r696;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r751, %r784, %r1185, %r700;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r755, %r784, %r1193, %r704;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r759, %r784, %r1193, %r708;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r763, %r784, %r1201, %r712;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r767, %r784, %r1201, %r716;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r771, %r784, %r1209, %r720;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r775, %r784, %r1209, %r724;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r779, %r784, %r1217, %r728;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r783, %r784, %r1217, %r732;
	// inline asm
	// inline asm
	addc.cc.u32 %r787, %r592, %r736;
	// inline asm
	// inline asm
	addc.cc.u32 %r790, %r596, %r2571;
	// inline asm
	// inline asm
	addc.cc.u32 %r793, %r2571, %r2571;
	// inline asm
	// inline asm
	mad.lo.cc.u32 %r796, %r841, %r1234, %r747;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r800, %r841, %r1234, %r751;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r804, %r841, %r1242, %r755;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r808, %r841, %r1242, %r759;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r812, %r841, %r1250, %r763;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r816, %r841, %r1250, %r767;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r820, %r841, %r1258, %r771;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r824, %r841, %r1258, %r775;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r828, %r841, %r1266, %r779;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r832, %r841, %r1266, %r783;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r836, %r841, %r1274, %r787;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r840, %r841, %r1274, %r790;
	// inline asm
	// inline asm
	addc.cc.u32 %r844, %r793, %r2571;
	// inline asm
	// inline asm
	mad.lo.cc.u32 %r847, %r892, %r1177, %r796;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r851, %r892, %r1177, %r800;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r855, %r892, %r1185, %r804;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r859, %r892, %r1185, %r808;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r863, %r892, %r1193, %r812;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r867, %r892, %r1193, %r816;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r871, %r892, %r1201, %r820;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r875, %r892, %r1201, %r824;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r879, %r892, %r1209, %r828;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r883, %r892, %r1209, %r832;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r887, %r892, %r1217, %r836;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r891, %r892, %r1217, %r840;
	// inline asm
	// inline asm
	addc.cc.u32 %r895, %r600, %r844;
	// inline asm
	// inline asm
	addc.cc.u32 %r898, %r604, %r2571;
	// inline asm
	// inline asm
	addc.cc.u32 %r901, %r2571, %r2571;
	// inline asm
	// inline asm
	mad.lo.cc.u32 %r904, %r949, %r1234, %r855;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r908, %r949, %r1234, %r859;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r912, %r949, %r1242, %r863;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r916, %r949, %r1242, %r867;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r920, %r949, %r1250, %r871;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r924, %r949, %r1250, %r875;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r928, %r949, %r1258, %r879;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r932, %r949, %r1258, %r883;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r936, %r949, %r1266, %r887;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r940, %r949, %r1266, %r891;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r944, %r949, %r1274, %r895;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r948, %r949, %r1274, %r898;
	// inline asm
	// inline asm
	addc.cc.u32 %r952, %r901, %r2571;
	// inline asm
	// inline asm
	mad.lo.cc.u32 %r955, %r1000, %r1177, %r904;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r959, %r1000, %r1177, %r908;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r963, %r1000, %r1185, %r912;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r967, %r1000, %r1185, %r916;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r971, %r1000, %r1193, %r920;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r975, %r1000, %r1193, %r924;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r979, %r1000, %r1201, %r928;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r983, %r1000, %r1201, %r932;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r987, %r1000, %r1209, %r936;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r991, %r1000, %r1209, %r940;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r995, %r1000, %r1217, %r944;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r999, %r1000, %r1217, %r948;
	// inline asm
	// inline asm
	addc.cc.u32 %r1003, %r608, %r952;
	// inline asm
	// inline asm
	addc.cc.u32 %r1006, %r612, %r2571;
	// inline asm
	// inline asm
	addc.cc.u32 %r1009, %r2571, %r2571;
	// inline asm
	// inline asm
	mad.lo.cc.u32 %r1012, %r1057, %r1234, %r963;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1016, %r1057, %r1234, %r967;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1020, %r1057, %r1242, %r971;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1024, %r1057, %r1242, %r975;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1028, %r1057, %r1250, %r979;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1032, %r1057, %r1250, %r983;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1036, %r1057, %r1258, %r987;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1040, %r1057, %r1258, %r991;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1044, %r1057, %r1266, %r995;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1048, %r1057, %r1266, %r999;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1052, %r1057, %r1274, %r1003;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1056, %r1057, %r1274, %r1006;
	// inline asm
	// inline asm
	addc.cc.u32 %r1060, %r1009, %r2571;
	// inline asm
	// inline asm
	mad.lo.cc.u32 %r1063, %r1108, %r1177, %r1012;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1067, %r1108, %r1177, %r1016;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1071, %r1108, %r1185, %r1020;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1075, %r1108, %r1185, %r1024;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1079, %r1108, %r1193, %r1028;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1083, %r1108, %r1193, %r1032;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1087, %r1108, %r1201, %r1036;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1091, %r1108, %r1201, %r1040;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1095, %r1108, %r1209, %r1044;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1099, %r1108, %r1209, %r1048;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1103, %r1108, %r1217, %r1052;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1107, %r1108, %r1217, %r1056;
	// inline asm
	// inline asm
	addc.cc.u32 %r1111, %r616, %r1060;
	// inline asm
	// inline asm
	addc.cc.u32 %r1114, %r620, %r2571;
	// inline asm
	// inline asm
	addc.cc.u32 %r1117, %r2571, %r2571;
	// inline asm
	// inline asm
	mad.lo.cc.u32 %r1120, %r1165, %r1234, %r1071;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1124, %r1165, %r1234, %r1075;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1128, %r1165, %r1242, %r1079;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1132, %r1165, %r1242, %r1083;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1136, %r1165, %r1250, %r1087;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1140, %r1165, %r1250, %r1091;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1144, %r1165, %r1258, %r1095;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1148, %r1165, %r1258, %r1099;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1152, %r1165, %r1266, %r1103;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1156, %r1165, %r1266, %r1107;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1160, %r1165, %r1274, %r1111;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1164, %r1165, %r1274, %r1114;
	// inline asm
	// inline asm
	addc.cc.u32 %r1168, %r1117, %r2571;
	// inline asm
	// inline asm
	mad.lo.cc.u32 %r1171, %r1216, %r1177, %r1120;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1175, %r1216, %r1177, %r1124;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1179, %r1216, %r1185, %r1128;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1183, %r1216, %r1185, %r1132;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1187, %r1216, %r1193, %r1136;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1191, %r1216, %r1193, %r1140;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1195, %r1216, %r1201, %r1144;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1199, %r1216, %r1201, %r1148;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1203, %r1216, %r1209, %r1152;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1207, %r1216, %r1209, %r1156;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1211, %r1216, %r1217, %r1160;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1215, %r1216, %r1217, %r1164;
	// inline asm
	// inline asm
	addc.cc.u32 %r1219, %r624, %r1168;
	// inline asm
	// inline asm
	addc.cc.u32 %r1222, %r628, %r2571;
	// inline asm
	// inline asm
	addc.cc.u32 %r1225, %r2571, %r2571;
	// inline asm
	// inline asm
	mad.lo.cc.u32 %r1228, %r1273, %r1234, %r1179;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1232, %r1273, %r1234, %r1183;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1236, %r1273, %r1242, %r1187;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1240, %r1273, %r1242, %r1191;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1244, %r1273, %r1250, %r1195;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1248, %r1273, %r1250, %r1199;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1252, %r1273, %r1258, %r1203;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1256, %r1273, %r1258, %r1207;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1260, %r1273, %r1266, %r1211;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1264, %r1273, %r1266, %r1215;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1268, %r1273, %r1274, %r1219;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1272, %r1273, %r1274, %r1222;
	// inline asm
	mov.u32 	%r2574, -1;
	// inline asm
	add.cc.u32 %r1276, %r2571, %r2574;
	// inline asm
	// inline asm
	addc.cc.u32 %r1279, %r631, %r2571;
	// inline asm
	// inline asm
	addc.u32 %r1282, %r2571, %r2571;
	// inline asm
	mul.lo.s32 	%r1381, %r1279, -196611;
	mov.u32 	%r2479, -21845;
	// inline asm
	mad.lo.cc.u32 %r1285, %r1381, %r2479, %r1279;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1289, %r1381, %r2479, %r635;
	// inline asm
	mov.u32 	%r2487, -1319895041;
	// inline asm
	madc.lo.cc.u32 %r1293, %r1381, %r2487, %r739;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1297, %r1381, %r2487, %r743;
	// inline asm
	mov.u32 	%r2495, -156174812;
	// inline asm
	madc.lo.cc.u32 %r1301, %r1381, %r2495, %r847;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1305, %r1381, %r2495, %r851;
	// inline asm
	mov.u32 	%r2503, -209382721;
	// inline asm
	madc.lo.cc.u32 %r1309, %r1381, %r2503, %r955;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1313, %r1381, %r2503, %r959;
	// inline asm
	mov.u32 	%r2511, 1129032919;
	// inline asm
	madc.lo.cc.u32 %r1317, %r1381, %r2511, %r1063;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1321, %r1381, %r2511, %r1067;
	// inline asm
	mov.u32 	%r2519, 964683418;
	// inline asm
	madc.lo.cc.u32 %r1325, %r1381, %r2519, %r1171;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1329, %r1381, %r2519, %r1175;
	// inline asm
	// inline asm
	addc.cc.u32 %r1333, %r2571, %r2571;
	// inline asm
	mov.u32 	%r2530, -1174470657;
	// inline asm
	mad.lo.cc.u32 %r1336, %r1381, %r2530, %r2571;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1340, %r1381, %r2530, %r2571;
	// inline asm
	mov.u32 	%r2538, 514588670;
	// inline asm
	madc.lo.cc.u32 %r1344, %r1381, %r2538, %r2571;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1348, %r1381, %r2538, %r2571;
	// inline asm
	mov.u32 	%r2546, 1731252896;
	// inline asm
	madc.lo.cc.u32 %r1352, %r1381, %r2546, %r2571;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1356, %r1381, %r2546, %r2571;
	// inline asm
	mov.u32 	%r2554, 1685539716;
	// inline asm
	madc.lo.cc.u32 %r1360, %r1381, %r2554, %r2571;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1364, %r1381, %r2554, %r2571;
	// inline asm
	mov.u32 	%r2562, 1260103606;
	// inline asm
	madc.lo.cc.u32 %r1368, %r1381, %r2562, %r2571;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1372, %r1381, %r2562, %r2571;
	// inline asm
	mov.u32 	%r2570, 436277738;
	// inline asm
	madc.lo.cc.u32 %r1376, %r1381, %r2570, %r2571;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1380, %r1381, %r2570, %r2571;
	// inline asm
	// inline asm
	add.cc.u32 %r1384, %r1282, %r2574;
	// inline asm
	// inline asm
	addc.cc.u32 %r1387, %r1336, %r1289;
	// inline asm
	// inline asm
	addc.u32 %r1390, %r2571, %r2571;
	// inline asm
	mul.lo.s32 	%r1489, %r1387, -196611;
	// inline asm
	mad.lo.cc.u32 %r1393, %r1489, %r2479, %r1387;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1397, %r1489, %r2479, %r1340;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1401, %r1489, %r2487, %r1344;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1405, %r1489, %r2487, %r1348;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1409, %r1489, %r2495, %r1352;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1413, %r1489, %r2495, %r1356;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1417, %r1489, %r2503, %r1360;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1421, %r1489, %r2503, %r1364;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1425, %r1489, %r2511, %r1368;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1429, %r1489, %r2511, %r1372;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1433, %r1489, %r2519, %r1376;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1437, %r1489, %r2519, %r1380;
	// inline asm
	// inline asm
	addc.cc.u32 %r1441, %r2571, %r2571;
	// inline asm
	// inline asm
	mad.lo.cc.u32 %r1444, %r1489, %r2530, %r1293;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1448, %r1489, %r2530, %r1297;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1452, %r1489, %r2538, %r1301;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1456, %r1489, %r2538, %r1305;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1460, %r1489, %r2546, %r1309;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1464, %r1489, %r2546, %r1313;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1468, %r1489, %r2554, %r1317;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1472, %r1489, %r2554, %r1321;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1476, %r1489, %r2562, %r1325;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1480, %r1489, %r2562, %r1329;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1484, %r1489, %r2570, %r1333;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1488, %r1489, %r2570, %r2571;
	// inline asm
	// inline asm
	add.cc.u32 %r1492, %r1390, %r2574;
	// inline asm
	// inline asm
	addc.cc.u32 %r1495, %r1444, %r1397;
	// inline asm
	// inline asm
	addc.u32 %r1498, %r2571, %r2571;
	// inline asm
	mul.lo.s32 	%r1597, %r1495, -196611;
	// inline asm
	mad.lo.cc.u32 %r1501, %r1597, %r2479, %r1495;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1505, %r1597, %r2479, %r1448;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1509, %r1597, %r2487, %r1452;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1513, %r1597, %r2487, %r1456;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1517, %r1597, %r2495, %r1460;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1521, %r1597, %r2495, %r1464;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1525, %r1597, %r2503, %r1468;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1529, %r1597, %r2503, %r1472;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1533, %r1597, %r2511, %r1476;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1537, %r1597, %r2511, %r1480;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1541, %r1597, %r2519, %r1484;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1545, %r1597, %r2519, %r1488;
	// inline asm
	// inline asm
	addc.cc.u32 %r1549, %r2571, %r2571;
	// inline asm
	// inline asm
	mad.lo.cc.u32 %r1552, %r1597, %r2530, %r1401;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1556, %r1597, %r2530, %r1405;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1560, %r1597, %r2538, %r1409;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1564, %r1597, %r2538, %r1413;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1568, %r1597, %r2546, %r1417;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1572, %r1597, %r2546, %r1421;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1576, %r1597, %r2554, %r1425;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1580, %r1597, %r2554, %r1429;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1584, %r1597, %r2562, %r1433;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1588, %r1597, %r2562, %r1437;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1592, %r1597, %r2570, %r1441;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1596, %r1597, %r2570, %r2571;
	// inline asm
	// inline asm
	add.cc.u32 %r1600, %r1498, %r2574;
	// inline asm
	// inline asm
	addc.cc.u32 %r1603, %r1552, %r1505;
	// inline asm
	// inline asm
	addc.u32 %r1606, %r2571, %r2571;
	// inline asm
	mul.lo.s32 	%r1705, %r1603, -196611;
	// inline asm
	mad.lo.cc.u32 %r1609, %r1705, %r2479, %r1603;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1613, %r1705, %r2479, %r1556;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1617, %r1705, %r2487, %r1560;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1621, %r1705, %r2487, %r1564;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1625, %r1705, %r2495, %r1568;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1629, %r1705, %r2495, %r1572;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1633, %r1705, %r2503, %r1576;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1637, %r1705, %r2503, %r1580;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1641, %r1705, %r2511, %r1584;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1645, %r1705, %r2511, %r1588;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1649, %r1705, %r2519, %r1592;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1653, %r1705, %r2519, %r1596;
	// inline asm
	// inline asm
	addc.cc.u32 %r1657, %r2571, %r2571;
	// inline asm
	// inline asm
	mad.lo.cc.u32 %r1660, %r1705, %r2530, %r1509;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1664, %r1705, %r2530, %r1513;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1668, %r1705, %r2538, %r1517;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1672, %r1705, %r2538, %r1521;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1676, %r1705, %r2546, %r1525;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1680, %r1705, %r2546, %r1529;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1684, %r1705, %r2554, %r1533;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1688, %r1705, %r2554, %r1537;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1692, %r1705, %r2562, %r1541;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1696, %r1705, %r2562, %r1545;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1700, %r1705, %r2570, %r1549;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1704, %r1705, %r2570, %r2571;
	// inline asm
	// inline asm
	add.cc.u32 %r1708, %r1606, %r2574;
	// inline asm
	// inline asm
	addc.cc.u32 %r1711, %r1660, %r1613;
	// inline asm
	// inline asm
	addc.u32 %r1714, %r2571, %r2571;
	// inline asm
	mul.lo.s32 	%r1813, %r1711, -196611;
	// inline asm
	mad.lo.cc.u32 %r1717, %r1813, %r2479, %r1711;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1721, %r1813, %r2479, %r1664;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1725, %r1813, %r2487, %r1668;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1729, %r1813, %r2487, %r1672;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1733, %r1813, %r2495, %r1676;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1737, %r1813, %r2495, %r1680;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1741, %r1813, %r2503, %r1684;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1745, %r1813, %r2503, %r1688;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1749, %r1813, %r2511, %r1692;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1753, %r1813, %r2511, %r1696;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1757, %r1813, %r2519, %r1700;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1761, %r1813, %r2519, %r1704;
	// inline asm
	// inline asm
	addc.cc.u32 %r1765, %r2571, %r2571;
	// inline asm
	// inline asm
	mad.lo.cc.u32 %r1768, %r1813, %r2530, %r1617;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1772, %r1813, %r2530, %r1621;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1776, %r1813, %r2538, %r1625;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1780, %r1813, %r2538, %r1629;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1784, %r1813, %r2546, %r1633;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1788, %r1813, %r2546, %r1637;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1792, %r1813, %r2554, %r1641;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1796, %r1813, %r2554, %r1645;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1800, %r1813, %r2562, %r1649;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1804, %r1813, %r2562, %r1653;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1808, %r1813, %r2570, %r1657;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1812, %r1813, %r2570, %r2571;
	// inline asm
	// inline asm
	add.cc.u32 %r1816, %r1714, %r2574;
	// inline asm
	// inline asm
	addc.cc.u32 %r1819, %r1768, %r1721;
	// inline asm
	// inline asm
	addc.u32 %r1822, %r2571, %r2571;
	// inline asm
	mul.lo.s32 	%r1921, %r1819, -196611;
	// inline asm
	mad.lo.cc.u32 %r1825, %r1921, %r2479, %r1819;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1829, %r1921, %r2479, %r1772;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1833, %r1921, %r2487, %r1776;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1837, %r1921, %r2487, %r1780;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1841, %r1921, %r2495, %r1784;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1845, %r1921, %r2495, %r1788;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1849, %r1921, %r2503, %r1792;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1853, %r1921, %r2503, %r1796;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1857, %r1921, %r2511, %r1800;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1861, %r1921, %r2511, %r1804;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1865, %r1921, %r2519, %r1808;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1869, %r1921, %r2519, %r1812;
	// inline asm
	// inline asm
	addc.cc.u32 %r1873, %r2571, %r2571;
	// inline asm
	// inline asm
	mad.lo.cc.u32 %r1876, %r1921, %r2530, %r1725;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1880, %r1921, %r2530, %r1729;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1884, %r1921, %r2538, %r1733;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1888, %r1921, %r2538, %r1737;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1892, %r1921, %r2546, %r1741;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1896, %r1921, %r2546, %r1745;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1900, %r1921, %r2554, %r1749;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1904, %r1921, %r2554, %r1753;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1908, %r1921, %r2562, %r1757;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1912, %r1921, %r2562, %r1761;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1916, %r1921, %r2570, %r1765;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1920, %r1921, %r2570, %r2571;
	// inline asm
	// inline asm
	add.cc.u32 %r1924, %r1822, %r2574;
	// inline asm
	// inline asm
	addc.cc.u32 %r1927, %r1876, %r1829;
	// inline asm
	// inline asm
	addc.u32 %r1930, %r2571, %r2571;
	// inline asm
	mul.lo.s32 	%r2029, %r1927, -196611;
	// inline asm
	mad.lo.cc.u32 %r1933, %r2029, %r2479, %r1927;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1937, %r2029, %r2479, %r1880;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1941, %r2029, %r2487, %r1884;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1945, %r2029, %r2487, %r1888;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1949, %r2029, %r2495, %r1892;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1953, %r2029, %r2495, %r1896;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1957, %r2029, %r2503, %r1900;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1961, %r2029, %r2503, %r1904;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1965, %r2029, %r2511, %r1908;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1969, %r2029, %r2511, %r1912;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1973, %r2029, %r2519, %r1916;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1977, %r2029, %r2519, %r1920;
	// inline asm
	// inline asm
	addc.cc.u32 %r1981, %r2571, %r2571;
	// inline asm
	// inline asm
	mad.lo.cc.u32 %r1984, %r2029, %r2530, %r1833;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1988, %r2029, %r2530, %r1837;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r1992, %r2029, %r2538, %r1841;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r1996, %r2029, %r2538, %r1845;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2000, %r2029, %r2546, %r1849;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2004, %r2029, %r2546, %r1853;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2008, %r2029, %r2554, %r1857;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2012, %r2029, %r2554, %r1861;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2016, %r2029, %r2562, %r1865;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2020, %r2029, %r2562, %r1869;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2024, %r2029, %r2570, %r1873;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2028, %r2029, %r2570, %r2571;
	// inline asm
	// inline asm
	add.cc.u32 %r2032, %r1930, %r2574;
	// inline asm
	// inline asm
	addc.cc.u32 %r2035, %r1984, %r1937;
	// inline asm
	// inline asm
	addc.u32 %r2038, %r2571, %r2571;
	// inline asm
	mul.lo.s32 	%r2137, %r2035, -196611;
	// inline asm
	mad.lo.cc.u32 %r2041, %r2137, %r2479, %r2035;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2045, %r2137, %r2479, %r1988;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2049, %r2137, %r2487, %r1992;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2053, %r2137, %r2487, %r1996;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2057, %r2137, %r2495, %r2000;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2061, %r2137, %r2495, %r2004;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2065, %r2137, %r2503, %r2008;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2069, %r2137, %r2503, %r2012;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2073, %r2137, %r2511, %r2016;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2077, %r2137, %r2511, %r2020;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2081, %r2137, %r2519, %r2024;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2085, %r2137, %r2519, %r2028;
	// inline asm
	// inline asm
	addc.cc.u32 %r2089, %r2571, %r2571;
	// inline asm
	// inline asm
	mad.lo.cc.u32 %r2092, %r2137, %r2530, %r1941;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2096, %r2137, %r2530, %r1945;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2100, %r2137, %r2538, %r1949;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2104, %r2137, %r2538, %r1953;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2108, %r2137, %r2546, %r1957;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2112, %r2137, %r2546, %r1961;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2116, %r2137, %r2554, %r1965;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2120, %r2137, %r2554, %r1969;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2124, %r2137, %r2562, %r1973;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2128, %r2137, %r2562, %r1977;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2132, %r2137, %r2570, %r1981;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2136, %r2137, %r2570, %r2571;
	// inline asm
	// inline asm
	add.cc.u32 %r2140, %r2038, %r2574;
	// inline asm
	// inline asm
	addc.cc.u32 %r2143, %r2092, %r2045;
	// inline asm
	// inline asm
	addc.u32 %r2146, %r2571, %r2571;
	// inline asm
	mul.lo.s32 	%r2245, %r2143, -196611;
	// inline asm
	mad.lo.cc.u32 %r2149, %r2245, %r2479, %r2143;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2153, %r2245, %r2479, %r2096;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2157, %r2245, %r2487, %r2100;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2161, %r2245, %r2487, %r2104;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2165, %r2245, %r2495, %r2108;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2169, %r2245, %r2495, %r2112;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2173, %r2245, %r2503, %r2116;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2177, %r2245, %r2503, %r2120;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2181, %r2245, %r2511, %r2124;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2185, %r2245, %r2511, %r2128;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2189, %r2245, %r2519, %r2132;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2193, %r2245, %r2519, %r2136;
	// inline asm
	// inline asm
	addc.cc.u32 %r2197, %r2571, %r2571;
	// inline asm
	// inline asm
	mad.lo.cc.u32 %r2200, %r2245, %r2530, %r2049;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2204, %r2245, %r2530, %r2053;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2208, %r2245, %r2538, %r2057;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2212, %r2245, %r2538, %r2061;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2216, %r2245, %r2546, %r2065;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2220, %r2245, %r2546, %r2069;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2224, %r2245, %r2554, %r2073;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2228, %r2245, %r2554, %r2077;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2232, %r2245, %r2562, %r2081;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2236, %r2245, %r2562, %r2085;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2240, %r2245, %r2570, %r2089;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2244, %r2245, %r2570, %r2571;
	// inline asm
	// inline asm
	add.cc.u32 %r2248, %r2146, %r2574;
	// inline asm
	// inline asm
	addc.cc.u32 %r2251, %r2200, %r2153;
	// inline asm
	// inline asm
	addc.u32 %r2254, %r2571, %r2571;
	// inline asm
	mul.lo.s32 	%r2353, %r2251, -196611;
	// inline asm
	mad.lo.cc.u32 %r2257, %r2353, %r2479, %r2251;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2261, %r2353, %r2479, %r2204;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2265, %r2353, %r2487, %r2208;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2269, %r2353, %r2487, %r2212;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2273, %r2353, %r2495, %r2216;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2277, %r2353, %r2495, %r2220;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2281, %r2353, %r2503, %r2224;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2285, %r2353, %r2503, %r2228;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2289, %r2353, %r2511, %r2232;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2293, %r2353, %r2511, %r2236;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2297, %r2353, %r2519, %r2240;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2301, %r2353, %r2519, %r2244;
	// inline asm
	// inline asm
	addc.cc.u32 %r2305, %r2571, %r2571;
	// inline asm
	// inline asm
	mad.lo.cc.u32 %r2308, %r2353, %r2530, %r2157;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2312, %r2353, %r2530, %r2161;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2316, %r2353, %r2538, %r2165;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2320, %r2353, %r2538, %r2169;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2324, %r2353, %r2546, %r2173;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2328, %r2353, %r2546, %r2177;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2332, %r2353, %r2554, %r2181;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2336, %r2353, %r2554, %r2185;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2340, %r2353, %r2562, %r2189;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2344, %r2353, %r2562, %r2193;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2348, %r2353, %r2570, %r2197;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2352, %r2353, %r2570, %r2571;
	// inline asm
	// inline asm
	add.cc.u32 %r2356, %r2254, %r2574;
	// inline asm
	// inline asm
	addc.cc.u32 %r2359, %r2308, %r2261;
	// inline asm
	// inline asm
	addc.u32 %r2362, %r2571, %r2571;
	// inline asm
	mul.lo.s32 	%r2461, %r2359, -196611;
	// inline asm
	mad.lo.cc.u32 %r2365, %r2461, %r2479, %r2359;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2369, %r2461, %r2479, %r2312;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2373, %r2461, %r2487, %r2316;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2377, %r2461, %r2487, %r2320;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2381, %r2461, %r2495, %r2324;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2385, %r2461, %r2495, %r2328;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2389, %r2461, %r2503, %r2332;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2393, %r2461, %r2503, %r2336;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2397, %r2461, %r2511, %r2340;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2401, %r2461, %r2511, %r2344;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2405, %r2461, %r2519, %r2348;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2409, %r2461, %r2519, %r2352;
	// inline asm
	// inline asm
	addc.cc.u32 %r2413, %r2571, %r2571;
	// inline asm
	// inline asm
	mad.lo.cc.u32 %r2416, %r2461, %r2530, %r2265;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2420, %r2461, %r2530, %r2269;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2424, %r2461, %r2538, %r2273;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2428, %r2461, %r2538, %r2277;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2432, %r2461, %r2546, %r2281;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2436, %r2461, %r2546, %r2285;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2440, %r2461, %r2554, %r2289;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2444, %r2461, %r2554, %r2293;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2448, %r2461, %r2562, %r2297;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2452, %r2461, %r2562, %r2301;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2456, %r2461, %r2570, %r2305;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2460, %r2461, %r2570, %r2571;
	// inline asm
	// inline asm
	add.cc.u32 %r2464, %r2362, %r2574;
	// inline asm
	// inline asm
	addc.cc.u32 %r2467, %r2416, %r2369;
	// inline asm
	// inline asm
	addc.u32 %r2470, %r2571, %r2571;
	// inline asm
	mul.lo.s32 	%r2569, %r2467, -196611;
	// inline asm
	mad.lo.cc.u32 %r2473, %r2569, %r2479, %r2467;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2477, %r2569, %r2479, %r2420;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2481, %r2569, %r2487, %r2424;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2485, %r2569, %r2487, %r2428;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2489, %r2569, %r2495, %r2432;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2493, %r2569, %r2495, %r2436;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2497, %r2569, %r2503, %r2440;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2501, %r2569, %r2503, %r2444;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2505, %r2569, %r2511, %r2448;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2509, %r2569, %r2511, %r2452;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2513, %r2569, %r2519, %r2456;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2517, %r2569, %r2519, %r2460;
	// inline asm
	// inline asm
	addc.cc.u32 %r2521, %r2571, %r2571;
	// inline asm
	// inline asm
	mad.lo.cc.u32 %r2524, %r2569, %r2530, %r2373;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2528, %r2569, %r2530, %r2377;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2532, %r2569, %r2538, %r2381;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2536, %r2569, %r2538, %r2385;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2540, %r2569, %r2546, %r2389;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2544, %r2569, %r2546, %r2393;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2548, %r2569, %r2554, %r2397;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2552, %r2569, %r2554, %r2401;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2556, %r2569, %r2562, %r2405;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2560, %r2569, %r2562, %r2409;
	// inline asm
	// inline asm
	madc.lo.cc.u32 %r2564, %r2569, %r2570, %r2413;
	// inline asm
	// inline asm
	madc.hi.cc.u32 %r2568, %r2569, %r2570, %r2571;
	// inline asm
	// inline asm
	add.cc.u32 %r2572, %r2470, %r2574;
	// inline asm
	// inline asm
	addc.cc.u32 %r2575, %r2524, %r2477;
	// inline asm
	// inline asm
	addc.cc.u32 %r2578, %r2528, %r2481;
	// inline asm
	// inline asm
	addc.cc.u32 %r2581, %r2532, %r2485;
	// inline asm
	// inline asm
	addc.cc.u32 %r2584, %r2536, %r2489;
	// inline asm
	// inline asm
	addc.cc.u32 %r2587, %r2540, %r2493;
	// inline asm
	// inline asm
	addc.cc.u32 %r2590, %r2544, %r2497;
	// inline asm
	// inline asm
	addc.cc.u32 %r2593, %r2548, %r2501;
	// inline asm
	// inline asm
	addc.cc.u32 %r2596, %r2552, %r2505;
	// inline asm
	// inline asm
	addc.cc.u32 %r2599, %r2556, %r2509;
	// inline asm
	// inline asm
	addc.cc.u32 %r2602, %r2560, %r2513;
	// inline asm
	// inline asm
	addc.cc.u32 %r2605, %r2564, %r2517;
	// inline asm
	// inline asm
	addc.cc.u32 %r2608, %r2568, %r2521;
	// inline asm
	// inline asm
	add.cc.u32 %r2694, %r1228, %r2575;
	// inline asm
	// inline asm
	addc.cc.u32 %r2693, %r1232, %r2578;
	// inline asm
	// inline asm
	addc.cc.u32 %r2692, %r1236, %r2581;
	// inline asm
	// inline asm
	addc.cc.u32 %r2691, %r1240, %r2584;
	// inline asm
	// inline asm
	addc.cc.u32 %r2690, %r1244, %r2587;
	// inline asm
	// inline asm
	addc.cc.u32 %r2689, %r1248, %r2590;
	// inline asm
	// inline asm
	addc.cc.u32 %r2688, %r1252, %r2593;
	// inline asm
	// inline asm
	addc.cc.u32 %r2687, %r1256, %r2596;
	// inline asm
	// inline asm
	addc.cc.u32 %r2686, %r1260, %r2599;
	// inline asm
	// inline asm
	addc.cc.u32 %r2685, %r1264, %r2602;
	// inline asm
	// inline asm
	addc.cc.u32 %r2684, %r1268, %r2605;
	// inline asm
	// inline asm
	addc.u32 %r2683, %r1272, %r2608;
	// inline asm
	setp.gt.u32	%p1, %r2683, 436277738;
	@%p1 bra 	BB0_22;

	setp.lt.u32	%p2, %r2683, 436277738;
	@%p2 bra 	BB0_23;

	setp.gt.u32	%p3, %r2684, 964683418;
	@%p3 bra 	BB0_22;

	setp.lt.u32	%p4, %r2684, 964683418;
	@%p4 bra 	BB0_23;

	setp.gt.u32	%p5, %r2685, 1260103606;
	@%p5 bra 	BB0_22;

	setp.lt.u32	%p6, %r2685, 1260103606;
	@%p6 bra 	BB0_23;

	setp.gt.u32	%p7, %r2686, 1129032919;
	@%p7 bra 	BB0_22;

	setp.lt.u32	%p8, %r2686, 1129032919;
	@%p8 bra 	BB0_23;

	setp.gt.u32	%p9, %r2687, 1685539716;
	@%p9 bra 	BB0_22;

	setp.lt.u32	%p10, %r2687, 1685539716;
	@%p10 bra 	BB0_23;

	setp.gt.u32	%p11, %r2688, -209382721;
	@%p11 bra 	BB0_22;

	setp.lt.u32	%p12, %r2688, -209382721;
	@%p12 bra 	BB0_23;

	setp.gt.u32	%p13, %r2689, 1731252896;
	@%p13 bra 	BB0_22;

	setp.lt.u32	%p14, %r2689, 1731252896;
	@%p14 bra 	BB0_23;

	setp.gt.u32	%p15, %r2690, -156174812;
	@%p15 bra 	BB0_22;

	setp.lt.u32	%p16, %r2690, -156174812;
	@%p16 bra 	BB0_23;

	setp.gt.u32	%p17, %r2691, 514588670;
	@%p17 bra 	BB0_22;

	setp.lt.u32	%p18, %r2691, 514588670;
	@%p18 bra 	BB0_23;

	setp.gt.u32	%p19, %r2692, -1319895041;
	@%p19 bra 	BB0_22;

	setp.lt.u32	%p20, %r2692, -1319895041;
	@%p20 bra 	BB0_23;

	setp.gt.u32	%p21, %r2693, -1174470657;
	@%p21 bra 	BB0_22;

	setp.lt.u32	%p22, %r2693, -1174470657;
	setp.lt.u32	%p23, %r2694, -21845;
	or.pred  	%p24, %p22, %p23;
	@%p24 bra 	BB0_23;

BB0_22:
	// inline asm
	sub.cc.u32 %r2694, %r2694, %r2479;
subc.cc.u32 %r2693, %r2693, %r2530;
subc.cc.u32 %r2692, %r2692, %r2487;
subc.cc.u32 %r2691, %r2691, %r2538;
subc.cc.u32 %r2690, %r2690, %r2495;
subc.cc.u32 %r2689, %r2689, %r2546;
subc.cc.u32 %r2688, %r2688, %r2503;
subc.cc.u32 %r2687, %r2687, %r2554;
subc.cc.u32 %r2686, %r2686, %r2511;
subc.cc.u32 %r2685, %r2685, %r2562;
subc.cc.u32 %r2684, %r2684, %r2519;
subc.u32 %r2683, %r2683, %r2570;

	// inline asm

BB0_23:
	st.param.b32	[func_retval0+0], %r2694;
	st.param.b32	[func_retval0+4], %r2693;
	st.param.b32	[func_retval0+8], %r2692;
	st.param.b32	[func_retval0+12], %r2691;
	st.param.b32	[func_retval0+16], %r2690;
	st.param.b32	[func_retval0+20], %r2689;
	st.param.b32	[func_retval0+24], %r2688;
	st.param.b32	[func_retval0+28], %r2687;
	st.param.b32	[func_retval0+32], %r2686;
	st.param.b32	[func_retval0+36], %r2685;
	st.param.b32	[func_retval0+40], %r2684;
	st.param.b32	[func_retval0+44], %r2683;
	ret;
}

.func  (.param .align 4 .b8 func_retval0[96]) Fq2_sub(
	.param .align 4 .b8 Fq2_sub_param_0[96],
	.param .align 4 .b8 Fq2_sub_param_1[96]
)
{
	.reg .pred 	%p<49>;
	.reg .b32 	%r<438>;


	ld.param.u32 	%r251, [Fq2_sub_param_0+88];
	ld.param.u32 	%r250, [Fq2_sub_param_0+84];
	ld.param.u32 	%r249, [Fq2_sub_param_0+80];
	ld.param.u32 	%r248, [Fq2_sub_param_0+76];
	ld.param.u32 	%r247, [Fq2_sub_param_0+72];
	ld.param.u32 	%r246, [Fq2_sub_param_0+68];
	ld.param.u32 	%r245, [Fq2_sub_param_0+64];
	ld.param.u32 	%r244, [Fq2_sub_param_0+60];
	ld.param.u32 	%r204, [Fq2_sub_param_0+44];
	ld.param.u32 	%r179, [Fq2_sub_param_0+40];
	ld.param.u32 	%r178, [Fq2_sub_param_0+36];
	ld.param.u32 	%r177, [Fq2_sub_param_0+32];
	ld.param.u32 	%r176, [Fq2_sub_param_0+28];
	ld.param.u32 	%r175, [Fq2_sub_param_0+24];
	ld.param.u32 	%r174, [Fq2_sub_param_0+20];
	ld.param.u32 	%r173, [Fq2_sub_param_0+16];
	ld.param.u32 	%r172, [Fq2_sub_param_0+12];
	ld.param.u32 	%r171, [Fq2_sub_param_0+8];
	ld.param.u32 	%r170, [Fq2_sub_param_0+4];
	ld.param.u32 	%r169, [Fq2_sub_param_0];
	ld.param.u32 	%r160, [Fq2_sub_param_1+60];
	ld.param.u32 	%r192, [Fq2_sub_param_1+44];
	ld.param.u32 	%r191, [Fq2_sub_param_1+40];
	ld.param.u32 	%r190, [Fq2_sub_param_1+36];
	ld.param.u32 	%r189, [Fq2_sub_param_1+32];
	ld.param.u32 	%r188, [Fq2_sub_param_1+28];
	ld.param.u32 	%r187, [Fq2_sub_param_1+24];
	ld.param.u32 	%r186, [Fq2_sub_param_1+20];
	ld.param.u32 	%r185, [Fq2_sub_param_1+16];
	ld.param.u32 	%r184, [Fq2_sub_param_1+12];
	ld.param.u32 	%r183, [Fq2_sub_param_1+8];
	ld.param.u32 	%r182, [Fq2_sub_param_1+4];
	ld.param.u32 	%r181, [Fq2_sub_param_1];
	mov.u32 	%r180, %r204;
	// inline asm
	sub.cc.u32 %r169, %r169, %r181;
subc.cc.u32 %r170, %r170, %r182;
subc.cc.u32 %r171, %r171, %r183;
subc.cc.u32 %r172, %r172, %r184;
subc.cc.u32 %r173, %r173, %r185;
subc.cc.u32 %r174, %r174, %r186;
subc.cc.u32 %r175, %r175, %r187;
subc.cc.u32 %r176, %r176, %r188;
subc.cc.u32 %r177, %r177, %r189;
subc.cc.u32 %r178, %r178, %r190;
subc.cc.u32 %r179, %r179, %r191;
subc.u32 %r180, %r180, %r192;

	// inline asm
	setp.gt.u32	%p1, %r204, %r192;
	@%p1 bra 	BB1_23;

	setp.lt.u32	%p2, %r204, %r192;
	@%p2 bra 	BB1_22;

	ld.param.u32 	%r314, [Fq2_sub_param_1+40];
	ld.param.u32 	%r313, [Fq2_sub_param_0+40];
	setp.gt.u32	%p3, %r313, %r314;
	@%p3 bra 	BB1_23;

	ld.param.u32 	%r316, [Fq2_sub_param_1+40];
	ld.param.u32 	%r315, [Fq2_sub_param_0+40];
	setp.lt.u32	%p4, %r315, %r316;
	@%p4 bra 	BB1_22;

	ld.param.u32 	%r318, [Fq2_sub_param_1+36];
	ld.param.u32 	%r317, [Fq2_sub_param_0+36];
	setp.gt.u32	%p5, %r317, %r318;
	@%p5 bra 	BB1_23;

	ld.param.u32 	%r320, [Fq2_sub_param_1+36];
	ld.param.u32 	%r319, [Fq2_sub_param_0+36];
	setp.lt.u32	%p6, %r319, %r320;
	@%p6 bra 	BB1_22;

	ld.param.u32 	%r322, [Fq2_sub_param_1+32];
	ld.param.u32 	%r321, [Fq2_sub_param_0+32];
	setp.gt.u32	%p7, %r321, %r322;
	@%p7 bra 	BB1_23;

	ld.param.u32 	%r324, [Fq2_sub_param_1+32];
	ld.param.u32 	%r323, [Fq2_sub_param_0+32];
	setp.lt.u32	%p8, %r323, %r324;
	@%p8 bra 	BB1_22;

	ld.param.u32 	%r326, [Fq2_sub_param_1+28];
	ld.param.u32 	%r325, [Fq2_sub_param_0+28];
	setp.gt.u32	%p9, %r325, %r326;
	@%p9 bra 	BB1_23;

	ld.param.u32 	%r328, [Fq2_sub_param_1+28];
	ld.param.u32 	%r327, [Fq2_sub_param_0+28];
	setp.lt.u32	%p10, %r327, %r328;
	@%p10 bra 	BB1_22;

	ld.param.u32 	%r330, [Fq2_sub_param_1+24];
	ld.param.u32 	%r329, [Fq2_sub_param_0+24];
	setp.gt.u32	%p11, %r329, %r330;
	@%p11 bra 	BB1_23;

	ld.param.u32 	%r332, [Fq2_sub_param_1+24];
	ld.param.u32 	%r331, [Fq2_sub_param_0+24];
	setp.lt.u32	%p12, %r331, %r332;
	@%p12 bra 	BB1_22;

	ld.param.u32 	%r334, [Fq2_sub_param_1+20];
	ld.param.u32 	%r333, [Fq2_sub_param_0+20];
	setp.gt.u32	%p13, %r333, %r334;
	@%p13 bra 	BB1_23;

	ld.param.u32 	%r336, [Fq2_sub_param_1+20];
	ld.param.u32 	%r335, [Fq2_sub_param_0+20];
	setp.lt.u32	%p14, %r335, %r336;
	@%p14 bra 	BB1_22;

	ld.param.u32 	%r338, [Fq2_sub_param_1+16];
	ld.param.u32 	%r337, [Fq2_sub_param_0+16];
	setp.gt.u32	%p15, %r337, %r338;
	@%p15 bra 	BB1_23;

	ld.param.u32 	%r340, [Fq2_sub_param_1+16];
	ld.param.u32 	%r339, [Fq2_sub_param_0+16];
	setp.lt.u32	%p16, %r339, %r340;
	@%p16 bra 	BB1_22;

	ld.param.u32 	%r342, [Fq2_sub_param_1+12];
	ld.param.u32 	%r341, [Fq2_sub_param_0+12];
	setp.gt.u32	%p17, %r341, %r342;
	@%p17 bra 	BB1_23;

	ld.param.u32 	%r344, [Fq2_sub_param_1+12];
	ld.param.u32 	%r343, [Fq2_sub_param_0+12];
	setp.lt.u32	%p18, %r343, %r344;
	@%p18 bra 	BB1_22;

	ld.param.u32 	%r346, [Fq2_sub_param_1+8];
	ld.param.u32 	%r345, [Fq2_sub_param_0+8];
	setp.gt.u32	%p19, %r345, %r346;
	@%p19 bra 	BB1_23;

	ld.param.u32 	%r348, [Fq2_sub_param_1+8];
	ld.param.u32 	%r347, [Fq2_sub_param_0+8];
	setp.lt.u32	%p20, %r347, %r348;
	@%p20 bra 	BB1_22;

	ld.param.u32 	%r350, [Fq2_sub_param_1+4];
	ld.param.u32 	%r349, [Fq2_sub_param_0+4];
	setp.gt.u32	%p21, %r349, %r350;
	@%p21 bra 	BB1_23;

	ld.param.u32 	%r354, [Fq2_sub_param_1];
	ld.param.u32 	%r353, [Fq2_sub_param_0];
	ld.param.u32 	%r352, [Fq2_sub_param_1+4];
	ld.param.u32 	%r351, [Fq2_sub_param_0+4];
	setp.ge.u32	%p22, %r351, %r352;
	setp.ge.u32	%p23, %r353, %r354;
	and.pred  	%p24, %p22, %p23;
	@%p24 bra 	BB1_23;

BB1_22:
	mov.u32 	%r217, -21845;
	mov.u32 	%r218, -1174470657;
	mov.u32 	%r219, -1319895041;
	mov.u32 	%r220, 514588670;
	mov.u32 	%r221, -156174812;
	mov.u32 	%r222, 1731252896;
	mov.u32 	%r223, -209382721;
	mov.u32 	%r224, 1685539716;
	mov.u32 	%r225, 1129032919;
	mov.u32 	%r226, 1260103606;
	mov.u32 	%r227, 964683418;
	mov.u32 	%r228, 436277738;
	// inline asm
	add.cc.u32 %r169, %r169, %r217;
addc.cc.u32 %r170, %r170, %r218;
addc.cc.u32 %r171, %r171, %r219;
addc.cc.u32 %r172, %r172, %r220;
addc.cc.u32 %r173, %r173, %r221;
addc.cc.u32 %r174, %r174, %r222;
addc.cc.u32 %r175, %r175, %r223;
addc.cc.u32 %r176, %r176, %r224;
addc.cc.u32 %r177, %r177, %r225;
addc.cc.u32 %r178, %r178, %r226;
addc.cc.u32 %r179, %r179, %r227;
addc.u32 %r180, %r180, %r228;

	// inline asm

BB1_23:
	ld.param.u32 	%r369, [Fq2_sub_param_0+92];
	ld.param.u32 	%r243, [Fq2_sub_param_0+56];
	ld.param.u32 	%r242, [Fq2_sub_param_0+52];
	ld.param.u32 	%r241, [Fq2_sub_param_0+48];
	ld.param.u32 	%r365, [Fq2_sub_param_1+92];
	ld.param.u32 	%r364, [Fq2_sub_param_1+88];
	ld.param.u32 	%r363, [Fq2_sub_param_1+84];
	ld.param.u32 	%r362, [Fq2_sub_param_1+80];
	ld.param.u32 	%r361, [Fq2_sub_param_1+76];
	ld.param.u32 	%r360, [Fq2_sub_param_1+72];
	ld.param.u32 	%r359, [Fq2_sub_param_1+68];
	ld.param.u32 	%r358, [Fq2_sub_param_1+64];
	ld.param.u32 	%r357, [Fq2_sub_param_1+56];
	ld.param.u32 	%r356, [Fq2_sub_param_1+52];
	ld.param.u32 	%r355, [Fq2_sub_param_1+48];
	mov.u32 	%r252, %r369;
	// inline asm
	sub.cc.u32 %r241, %r241, %r355;
subc.cc.u32 %r242, %r242, %r356;
subc.cc.u32 %r243, %r243, %r357;
subc.cc.u32 %r244, %r244, %r160;
subc.cc.u32 %r245, %r245, %r358;
subc.cc.u32 %r246, %r246, %r359;
subc.cc.u32 %r247, %r247, %r360;
subc.cc.u32 %r248, %r248, %r361;
subc.cc.u32 %r249, %r249, %r362;
subc.cc.u32 %r250, %r250, %r363;
subc.cc.u32 %r251, %r251, %r364;
subc.u32 %r252, %r252, %r365;

	// inline asm
	setp.gt.u32	%p25, %r369, %r365;
	@%p25 bra 	BB1_46;

	ld.param.u32 	%r371, [Fq2_sub_param_0+92];
	ld.param.u32 	%r370, [Fq2_sub_param_1+92];
	setp.lt.u32	%p26, %r371, %r370;
	@%p26 bra 	BB1_45;

	ld.param.u32 	%r396, [Fq2_sub_param_0+88];
	ld.param.u32 	%r372, [Fq2_sub_param_1+88];
	setp.gt.u32	%p27, %r396, %r372;
	@%p27 bra 	BB1_46;

	ld.param.u32 	%r397, [Fq2_sub_param_0+88];
	ld.param.u32 	%r373, [Fq2_sub_param_1+88];
	setp.lt.u32	%p28, %r397, %r373;
	@%p28 bra 	BB1_45;

	ld.param.u32 	%r398, [Fq2_sub_param_0+84];
	ld.param.u32 	%r374, [Fq2_sub_param_1+84];
	setp.gt.u32	%p29, %r398, %r374;
	@%p29 bra 	BB1_46;

	ld.param.u32 	%r399, [Fq2_sub_param_0+84];
	ld.param.u32 	%r375, [Fq2_sub_param_1+84];
	setp.lt.u32	%p30, %r399, %r375;
	@%p30 bra 	BB1_45;

	ld.param.u32 	%r400, [Fq2_sub_param_0+80];
	ld.param.u32 	%r376, [Fq2_sub_param_1+80];
	setp.gt.u32	%p31, %r400, %r376;
	@%p31 bra 	BB1_46;

	ld.param.u32 	%r401, [Fq2_sub_param_0+80];
	ld.param.u32 	%r377, [Fq2_sub_param_1+80];
	setp.lt.u32	%p32, %r401, %r377;
	@%p32 bra 	BB1_45;

	ld.param.u32 	%r402, [Fq2_sub_param_0+76];
	ld.param.u32 	%r378, [Fq2_sub_param_1+76];
	setp.gt.u32	%p33, %r402, %r378;
	@%p33 bra 	BB1_46;

	ld.param.u32 	%r403, [Fq2_sub_param_0+76];
	ld.param.u32 	%r379, [Fq2_sub_param_1+76];
	setp.lt.u32	%p34, %r403, %r379;
	@%p34 bra 	BB1_45;

	ld.param.u32 	%r404, [Fq2_sub_param_0+72];
	ld.param.u32 	%r380, [Fq2_sub_param_1+72];
	setp.gt.u32	%p35, %r404, %r380;
	@%p35 bra 	BB1_46;

	ld.param.u32 	%r405, [Fq2_sub_param_0+72];
	ld.param.u32 	%r381, [Fq2_sub_param_1+72];
	setp.lt.u32	%p36, %r405, %r381;
	@%p36 bra 	BB1_45;

	ld.param.u32 	%r406, [Fq2_sub_param_0+68];
	ld.param.u32 	%r382, [Fq2_sub_param_1+68];
	setp.gt.u32	%p37, %r406, %r382;
	@%p37 bra 	BB1_46;

	ld.param.u32 	%r407, [Fq2_sub_param_0+68];
	ld.param.u32 	%r383, [Fq2_sub_param_1+68];
	setp.lt.u32	%p38, %r407, %r383;
	@%p38 bra 	BB1_45;

	ld.param.u32 	%r408, [Fq2_sub_param_0+64];
	ld.param.u32 	%r384, [Fq2_sub_param_1+64];
	setp.gt.u32	%p39, %r408, %r384;
	@%p39 bra 	BB1_46;

	ld.param.u32 	%r409, [Fq2_sub_param_0+64];
	ld.param.u32 	%r385, [Fq2_sub_param_1+64];
	setp.lt.u32	%p40, %r409, %r385;
	@%p40 bra 	BB1_45;

	ld.param.u32 	%r411, [Fq2_sub_param_0+60];
	ld.param.u32 	%r410, [Fq2_sub_param_1+60];
	setp.gt.u32	%p41, %r411, %r410;
	@%p41 bra 	BB1_46;

	ld.param.u32 	%r413, [Fq2_sub_param_0+60];
	ld.param.u32 	%r412, [Fq2_sub_param_1+60];
	setp.lt.u32	%p42, %r413, %r412;
	@%p42 bra 	BB1_45;

	ld.param.u32 	%r387, [Fq2_sub_param_0+56];
	ld.param.u32 	%r386, [Fq2_sub_param_1+56];
	setp.gt.u32	%p43, %r387, %r386;
	@%p43 bra 	BB1_46;

	ld.param.u32 	%r389, [Fq2_sub_param_0+56];
	ld.param.u32 	%r388, [Fq2_sub_param_1+56];
	setp.lt.u32	%p44, %r389, %r388;
	@%p44 bra 	BB1_45;

	ld.param.u32 	%r391, [Fq2_sub_param_0+52];
	ld.param.u32 	%r390, [Fq2_sub_param_1+52];
	setp.gt.u32	%p45, %r391, %r390;
	@%p45 bra 	BB1_46;

	ld.param.u32 	%r395, [Fq2_sub_param_0+52];
	ld.param.u32 	%r394, [Fq2_sub_param_0+48];
	ld.param.u32 	%r393, [Fq2_sub_param_1+52];
	ld.param.u32 	%r392, [Fq2_sub_param_1+48];
	setp.ge.u32	%p46, %r395, %r393;
	setp.ge.u32	%p47, %r394, %r392;
	and.pred  	%p48, %p46, %p47;
	@%p48 bra 	BB1_46;

BB1_45:
	mov.u32 	%r289, -21845;
	mov.u32 	%r290, -1174470657;
	mov.u32 	%r291, -1319895041;
	mov.u32 	%r292, 514588670;
	mov.u32 	%r293, -156174812;
	mov.u32 	%r294, 1731252896;
	mov.u32 	%r295, -209382721;
	mov.u32 	%r296, 1685539716;
	mov.u32 	%r297, 1129032919;
	mov.u32 	%r298, 1260103606;
	mov.u32 	%r299, 964683418;
	mov.u32 	%r300, 436277738;
	// inline asm
	add.cc.u32 %r241, %r241, %r289;
addc.cc.u32 %r242, %r242, %r290;
addc.cc.u32 %r243, %r243, %r291;
addc.cc.u32 %r244, %r244, %r292;
addc.cc.u32 %r245, %r245, %r293;
addc.cc.u32 %r246, %r246, %r294;
addc.cc.u32 %r247, %r247, %r295;
addc.cc.u32 %r248, %r248, %r296;
addc.cc.u32 %r249, %r249, %r297;
addc.cc.u32 %r250, %r250, %r298;
addc.cc.u32 %r251, %r251, %r299;
addc.u32 %r252, %r252, %r300;

	// inline asm

BB1_46:
	st.param.b32	[func_retval0+0], %r169;
	st.param.b32	[func_retval0+4], %r170;
	st.param.b32	[func_retval0+8], %r171;
	st.param.b32	[func_retval0+12], %r172;
	st.param.b32	[func_retval0+16], %r173;
	st.param.b32	[func_retval0+20], %r174;
	st.param.b32	[func_retval0+24], %r175;
	st.param.b32	[func_retval0+28], %r176;
	st.param.b32	[func_retval0+32], %r177;
	st.param.b32	[func_retval0+36], %r178;
	st.param.b32	[func_retval0+40], %r179;
	st.param.b32	[func_retval0+44], %r180;
	st.param.b32	[func_retval0+48], %r241;
	st.param.b32	[func_retval0+52], %r242;
	st.param.b32	[func_retval0+56], %r243;
	st.param.b32	[func_retval0+60], %r244;
	st.param.b32	[func_retval0+64], %r245;
	st.param.b32	[func_retval0+68], %r246;
	st.param.b32	[func_retval0+72], %r247;
	st.param.b32	[func_retval0+76], %r248;
	st.param.b32	[func_retval0+80], %r249;
	st.param.b32	[func_retval0+84], %r250;
	st.param.b32	[func_retval0+88], %r251;
	st.param.b32	[func_retval0+92], %r252;
	ret;
}

.func  (.param .align 4 .b8 func_retval0[96]) Fq2_add(
	.param .align 4 .b8 Fq2_add_param_0[96],
	.param .align 4 .b8 Fq2_add_param_1[96]
)
{
	.reg .pred 	%p<49>;
	.reg .b32 	%r<289>;


	ld.param.u32 	%r204, [Fq2_add_param_0+92];
	ld.param.u32 	%r203, [Fq2_add_param_0+88];
	ld.param.u32 	%r202, [Fq2_add_param_0+84];
	ld.param.u32 	%r201, [Fq2_add_param_0+80];
	ld.param.u32 	%r200, [Fq2_add_param_0+76];
	ld.param.u32 	%r199, [Fq2_add_param_0+72];
	ld.param.u32 	%r198, [Fq2_add_param_0+68];
	ld.param.u32 	%r197, [Fq2_add_param_0+64];
	ld.param.u32 	%r196, [Fq2_add_param_0+60];
	ld.param.u32 	%r195, [Fq2_add_param_0+56];
	ld.param.u32 	%r194, [Fq2_add_param_0+52];
	ld.param.u32 	%r193, [Fq2_add_param_0+48];
	ld.param.u32 	%r132, [Fq2_add_param_0+44];
	ld.param.u32 	%r131, [Fq2_add_param_0+40];
	ld.param.u32 	%r130, [Fq2_add_param_0+36];
	ld.param.u32 	%r129, [Fq2_add_param_0+32];
	ld.param.u32 	%r128, [Fq2_add_param_0+28];
	ld.param.u32 	%r127, [Fq2_add_param_0+24];
	ld.param.u32 	%r126, [Fq2_add_param_0+20];
	ld.param.u32 	%r125, [Fq2_add_param_0+16];
	ld.param.u32 	%r124, [Fq2_add_param_0+12];
	ld.param.u32 	%r123, [Fq2_add_param_0+8];
	ld.param.u32 	%r122, [Fq2_add_param_0+4];
	ld.param.u32 	%r121, [Fq2_add_param_0];
	ld.param.u32 	%r120, [Fq2_add_param_1+92];
	ld.param.u32 	%r119, [Fq2_add_param_1+88];
	ld.param.u32 	%r118, [Fq2_add_param_1+84];
	ld.param.u32 	%r117, [Fq2_add_param_1+80];
	ld.param.u32 	%r116, [Fq2_add_param_1+76];
	ld.param.u32 	%r115, [Fq2_add_param_1+72];
	ld.param.u32 	%r114, [Fq2_add_param_1+68];
	ld.param.u32 	%r113, [Fq2_add_param_1+64];
	ld.param.u32 	%r112, [Fq2_add_param_1+60];
	ld.param.u32 	%r111, [Fq2_add_param_1+56];
	ld.param.u32 	%r110, [Fq2_add_param_1+52];
	ld.param.u32 	%r109, [Fq2_add_param_1+48];
	ld.param.u32 	%r144, [Fq2_add_param_1+44];
	ld.param.u32 	%r143, [Fq2_add_param_1+40];
	ld.param.u32 	%r142, [Fq2_add_param_1+36];
	ld.param.u32 	%r141, [Fq2_add_param_1+32];
	ld.param.u32 	%r140, [Fq2_add_param_1+28];
	ld.param.u32 	%r139, [Fq2_add_param_1+24];
	ld.param.u32 	%r138, [Fq2_add_param_1+20];
	ld.param.u32 	%r137, [Fq2_add_param_1+16];
	ld.param.u32 	%r136, [Fq2_add_param_1+12];
	ld.param.u32 	%r135, [Fq2_add_param_1+8];
	ld.param.u32 	%r134, [Fq2_add_param_1+4];
	ld.param.u32 	%r133, [Fq2_add_param_1];
	// inline asm
	add.cc.u32 %r121, %r121, %r133;
addc.cc.u32 %r122, %r122, %r134;
addc.cc.u32 %r123, %r123, %r135;
addc.cc.u32 %r124, %r124, %r136;
addc.cc.u32 %r125, %r125, %r137;
addc.cc.u32 %r126, %r126, %r138;
addc.cc.u32 %r127, %r127, %r139;
addc.cc.u32 %r128, %r128, %r140;
addc.cc.u32 %r129, %r129, %r141;
addc.cc.u32 %r130, %r130, %r142;
addc.cc.u32 %r131, %r131, %r143;
addc.u32 %r132, %r132, %r144;

	// inline asm
	setp.gt.u32	%p1, %r132, 436277738;
	@%p1 bra 	BB2_22;

	setp.lt.u32	%p2, %r132, 436277738;
	@%p2 bra 	BB2_23;

	setp.gt.u32	%p3, %r131, 964683418;
	@%p3 bra 	BB2_22;

	setp.lt.u32	%p4, %r131, 964683418;
	@%p4 bra 	BB2_23;

	setp.gt.u32	%p5, %r130, 1260103606;
	@%p5 bra 	BB2_22;

	setp.lt.u32	%p6, %r130, 1260103606;
	@%p6 bra 	BB2_23;

	setp.gt.u32	%p7, %r129, 1129032919;
	@%p7 bra 	BB2_22;

	setp.lt.u32	%p8, %r129, 1129032919;
	@%p8 bra 	BB2_23;

	setp.gt.u32	%p9, %r128, 1685539716;
	@%p9 bra 	BB2_22;

	setp.lt.u32	%p10, %r128, 1685539716;
	@%p10 bra 	BB2_23;

	setp.gt.u32	%p11, %r127, -209382721;
	@%p11 bra 	BB2_22;

	setp.lt.u32	%p12, %r127, -209382721;
	@%p12 bra 	BB2_23;

	setp.gt.u32	%p13, %r126, 1731252896;
	@%p13 bra 	BB2_22;

	setp.lt.u32	%p14, %r126, 1731252896;
	@%p14 bra 	BB2_23;

	setp.gt.u32	%p15, %r125, -156174812;
	@%p15 bra 	BB2_22;

	setp.lt.u32	%p16, %r125, -156174812;
	@%p16 bra 	BB2_23;

	setp.gt.u32	%p17, %r124, 514588670;
	@%p17 bra 	BB2_22;

	setp.lt.u32	%p18, %r124, 514588670;
	@%p18 bra 	BB2_23;

	setp.gt.u32	%p19, %r123, -1319895041;
	@%p19 bra 	BB2_22;

	setp.lt.u32	%p20, %r123, -1319895041;
	@%p20 bra 	BB2_23;

	setp.gt.u32	%p21, %r122, -1174470657;
	@%p21 bra 	BB2_22;

	setp.lt.u32	%p22, %r122, -1174470657;
	setp.lt.u32	%p23, %r121, -21845;
	or.pred  	%p24, %p22, %p23;
	@%p24 bra 	BB2_23;

BB2_22:
	mov.u32 	%r169, -21845;
	mov.u32 	%r170, -1174470657;
	mov.u32 	%r171, -1319895041;
	mov.u32 	%r172, 514588670;
	mov.u32 	%r173, -156174812;
	mov.u32 	%r174, 1731252896;
	mov.u32 	%r175, -209382721;
	mov.u32 	%r176, 1685539716;
	mov.u32 	%r177, 1129032919;
	mov.u32 	%r178, 1260103606;
	mov.u32 	%r179, 964683418;
	mov.u32 	%r180, 436277738;
	// inline asm
	sub.cc.u32 %r121, %r121, %r169;
subc.cc.u32 %r122, %r122, %r170;
subc.cc.u32 %r123, %r123, %r171;
subc.cc.u32 %r124, %r124, %r172;
subc.cc.u32 %r125, %r125, %r173;
subc.cc.u32 %r126, %r126, %r174;
subc.cc.u32 %r127, %r127, %r175;
subc.cc.u32 %r128, %r128, %r176;
subc.cc.u32 %r129, %r129, %r177;
subc.cc.u32 %r130, %r130, %r178;
subc.cc.u32 %r131, %r131, %r179;
subc.u32 %r132, %r132, %r180;

	// inline asm

BB2_23:
	// inline asm
	add.cc.u32 %r193, %r193, %r109;
addc.cc.u32 %r194, %r194, %r110;
addc.cc.u32 %r195, %r195, %r111;
addc.cc.u32 %r196, %r196, %r112;
addc.cc.u32 %r197, %r197, %r113;
addc.cc.u32 %r198, %r198, %r114;
addc.cc.u32 %r199, %r199, %r115;
addc.cc.u32 %r200, %r200, %r116;
addc.cc.u32 %r201, %r201, %r117;
addc.cc.u32 %r202, %r202, %r118;
addc.cc.u32 %r203, %r203, %r119;
addc.u32 %r204, %r204, %r120;

	// inline asm
	setp.gt.u32	%p25, %r204, 436277738;
	@%p25 bra 	BB2_45;

	setp.lt.u32	%p26, %r204, 436277738;
	@%p26 bra 	BB2_46;

	setp.gt.u32	%p27, %r203, 964683418;
	@%p27 bra 	BB2_45;

	setp.lt.u32	%p28, %r203, 964683418;
	@%p28 bra 	BB2_46;

	setp.gt.u32	%p29, %r202, 1260103606;
	@%p29 bra 	BB2_45;

	setp.lt.u32	%p30, %r202, 1260103606;
	@%p30 bra 	BB2_46;

	setp.gt.u32	%p31, %r201, 1129032919;
	@%p31 bra 	BB2_45;

	setp.lt.u32	%p32, %r201, 1129032919;
	@%p32 bra 	BB2_46;

	setp.gt.u32	%p33, %r200, 1685539716;
	@%p33 bra 	BB2_45;

	setp.lt.u32	%p34, %r200, 1685539716;
	@%p34 bra 	BB2_46;

	setp.gt.u32	%p35, %r199, -209382721;
	@%p35 bra 	BB2_45;

	setp.lt.u32	%p36, %r199, -209382721;
	@%p36 bra 	BB2_46;

	setp.gt.u32	%p37, %r198, 1731252896;
	@%p37 bra 	BB2_45;

	setp.lt.u32	%p38, %r198, 1731252896;
	@%p38 bra 	BB2_46;

	setp.gt.u32	%p39, %r197, -156174812;
	@%p39 bra 	BB2_45;

	setp.lt.u32	%p40, %r197, -156174812;
	@%p40 bra 	BB2_46;

	setp.gt.u32	%p41, %r196, 514588670;
	@%p41 bra 	BB2_45;

	setp.lt.u32	%p42, %r196, 514588670;
	@%p42 bra 	BB2_46;

	setp.gt.u32	%p43, %r195, -1319895041;
	@%p43 bra 	BB2_45;

	setp.lt.u32	%p44, %r195, -1319895041;
	@%p44 bra 	BB2_46;

	setp.gt.u32	%p45, %r194, -1174470657;
	@%p45 bra 	BB2_45;

	setp.lt.u32	%p46, %r194, -1174470657;
	setp.lt.u32	%p47, %r193, -21845;
	or.pred  	%p48, %p46, %p47;
	@%p48 bra 	BB2_46;

BB2_45:
	mov.u32 	%r241, -21845;
	mov.u32 	%r242, -1174470657;
	mov.u32 	%r243, -1319895041;
	mov.u32 	%r244, 514588670;
	mov.u32 	%r245, -156174812;
	mov.u32 	%r246, 1731252896;
	mov.u32 	%r247, -209382721;
	mov.u32 	%r248, 1685539716;
	mov.u32 	%r249, 1129032919;
	mov.u32 	%r250, 1260103606;
	mov.u32 	%r251, 964683418;
	mov.u32 	%r252, 436277738;
	// inline asm
	sub.cc.u32 %r193, %r193, %r241;
subc.cc.u32 %r194, %r194, %r242;
subc.cc.u32 %r195, %r195, %r243;
subc.cc.u32 %r196, %r196, %r244;
subc.cc.u32 %r197, %r197, %r245;
subc.cc.u32 %r198, %r198, %r246;
subc.cc.u32 %r199, %r199, %r247;
subc.cc.u32 %r200, %r200, %r248;
subc.cc.u32 %r201, %r201, %r249;
subc.cc.u32 %r202, %r202, %r250;
subc.cc.u32 %r203, %r203, %r251;
subc.u32 %r204, %r204, %r252;

	// inline asm

BB2_46:
	st.param.b32	[func_retval0+0], %r121;
	st.param.b32	[func_retval0+4], %r122;
	st.param.b32	[func_retval0+8], %r123;
	st.param.b32	[func_retval0+12], %r124;
	st.param.b32	[func_retval0+16], %r125;
	st.param.b32	[func_retval0+20], %r126;
	st.param.b32	[func_retval0+24], %r127;
	st.param.b32	[func_retval0+28], %r128;
	st.param.b32	[func_retval0+32], %r129;
	st.param.b32	[func_retval0+36], %r130;
	st.param.b32	[func_retval0+40], %r131;
	st.param.b32	[func_retval0+44], %r132;
	st.param.b32	[func_retval0+48], %r193;
	st.param.b32	[func_retval0+52], %r194;
	st.param.b32	[func_retval0+56], %r195;
	st.param.b32	[func_retval0+60], %r196;
	st.param.b32	[func_retval0+64], %r197;
	st.param.b32	[func_retval0+68], %r198;
	st.param.b32	[func_retval0+72], %r199;
	st.param.b32	[func_retval0+76], %r200;
	st.param.b32	[func_retval0+80], %r201;
	st.param.b32	[func_retval0+84], %r202;
	st.param.b32	[func_retval0+88], %r203;
	st.param.b32	[func_retval0+92], %r204;
	ret;
}

.func  (.param .align 4 .b8 func_retval0[96]) Fq2_double(
	.param .align 4 .b8 Fq2_double_param_0[96]
)
{
	.reg .pred 	%p<49>;
	.reg .b32 	%r<237>;


	ld.param.u32 	%r96, [Fq2_double_param_0+92];
	ld.param.u32 	%r95, [Fq2_double_param_0+88];
	ld.param.u32 	%r94, [Fq2_double_param_0+84];
	ld.param.u32 	%r93, [Fq2_double_param_0+80];
	ld.param.u32 	%r92, [Fq2_double_param_0+76];
	ld.param.u32 	%r91, [Fq2_double_param_0+72];
	ld.param.u32 	%r90, [Fq2_double_param_0+68];
	ld.param.u32 	%r89, [Fq2_double_param_0+64];
	ld.param.u32 	%r88, [Fq2_double_param_0+60];
	ld.param.u32 	%r87, [Fq2_double_param_0+56];
	ld.param.u32 	%r86, [Fq2_double_param_0+52];
	ld.param.u32 	%r85, [Fq2_double_param_0+48];
	ld.param.u32 	%r73, [Fq2_double_param_0];
	ld.param.u32 	%r74, [Fq2_double_param_0+4];
	ld.param.u32 	%r75, [Fq2_double_param_0+8];
	ld.param.u32 	%r76, [Fq2_double_param_0+12];
	ld.param.u32 	%r77, [Fq2_double_param_0+16];
	ld.param.u32 	%r78, [Fq2_double_param_0+20];
	ld.param.u32 	%r79, [Fq2_double_param_0+24];
	ld.param.u32 	%r80, [Fq2_double_param_0+28];
	ld.param.u32 	%r81, [Fq2_double_param_0+32];
	ld.param.u32 	%r82, [Fq2_double_param_0+36];
	ld.param.u32 	%r83, [Fq2_double_param_0+40];
	ld.param.u32 	%r84, [Fq2_double_param_0+44];
	shl.b32 	%r97, %r84, 1;
	shr.u32 	%r98, %r83, 31;
	or.b32  	%r213, %r98, %r97;
	shl.b32 	%r99, %r83, 1;
	shr.u32 	%r100, %r82, 31;
	or.b32  	%r214, %r100, %r99;
	shl.b32 	%r101, %r82, 1;
	shr.u32 	%r102, %r81, 31;
	or.b32  	%r215, %r102, %r101;
	shl.b32 	%r103, %r81, 1;
	shr.u32 	%r104, %r80, 31;
	or.b32  	%r216, %r104, %r103;
	shl.b32 	%r105, %r80, 1;
	shr.u32 	%r106, %r79, 31;
	or.b32  	%r217, %r106, %r105;
	shl.b32 	%r107, %r79, 1;
	shr.u32 	%r108, %r78, 31;
	or.b32  	%r218, %r108, %r107;
	shl.b32 	%r109, %r78, 1;
	shr.u32 	%r110, %r77, 31;
	or.b32  	%r219, %r110, %r109;
	shl.b32 	%r111, %r77, 1;
	shr.u32 	%r112, %r76, 31;
	or.b32  	%r220, %r112, %r111;
	shl.b32 	%r113, %r76, 1;
	shr.u32 	%r114, %r75, 31;
	or.b32  	%r221, %r114, %r113;
	shl.b32 	%r115, %r75, 1;
	shr.u32 	%r116, %r74, 31;
	or.b32  	%r222, %r116, %r115;
	shl.b32 	%r117, %r74, 1;
	shr.u32 	%r118, %r73, 31;
	or.b32  	%r223, %r118, %r117;
	shl.b32 	%r224, %r73, 1;
	setp.gt.u32	%p1, %r213, 436277738;
	@%p1 bra 	BB3_22;

	setp.lt.u32	%p2, %r213, 436277738;
	@%p2 bra 	BB3_23;

	setp.gt.u32	%p3, %r214, 964683418;
	@%p3 bra 	BB3_22;

	setp.lt.u32	%p4, %r214, 964683418;
	@%p4 bra 	BB3_23;

	setp.gt.u32	%p5, %r215, 1260103606;
	@%p5 bra 	BB3_22;

	setp.lt.u32	%p6, %r215, 1260103606;
	@%p6 bra 	BB3_23;

	setp.gt.u32	%p7, %r216, 1129032919;
	@%p7 bra 	BB3_22;

	setp.lt.u32	%p8, %r216, 1129032919;
	@%p8 bra 	BB3_23;

	setp.gt.u32	%p9, %r217, 1685539716;
	@%p9 bra 	BB3_22;

	setp.lt.u32	%p10, %r217, 1685539716;
	@%p10 bra 	BB3_23;

	setp.gt.u32	%p11, %r218, -209382721;
	@%p11 bra 	BB3_22;

	setp.lt.u32	%p12, %r218, -209382721;
	@%p12 bra 	BB3_23;

	setp.gt.u32	%p13, %r219, 1731252896;
	@%p13 bra 	BB3_22;

	setp.lt.u32	%p14, %r219, 1731252896;
	@%p14 bra 	BB3_23;

	setp.gt.u32	%p15, %r220, -156174812;
	@%p15 bra 	BB3_22;

	setp.lt.u32	%p16, %r220, -156174812;
	@%p16 bra 	BB3_23;

	setp.gt.u32	%p17, %r221, 514588670;
	@%p17 bra 	BB3_22;

	setp.lt.u32	%p18, %r221, 514588670;
	@%p18 bra 	BB3_23;

	setp.gt.u32	%p19, %r222, -1319895041;
	@%p19 bra 	BB3_22;

	setp.lt.u32	%p20, %r222, -1319895041;
	@%p20 bra 	BB3_23;

	setp.gt.u32	%p21, %r223, -1174470657;
	@%p21 bra 	BB3_22;

	setp.lt.u32	%p22, %r223, -1174470657;
	setp.lt.u32	%p23, %r224, -21845;
	or.pred  	%p24, %p22, %p23;
	@%p24 bra 	BB3_23;

BB3_22:
	mov.u32 	%r131, -21845;
	mov.u32 	%r132, -1174470657;
	mov.u32 	%r133, -1319895041;
	mov.u32 	%r134, 514588670;
	mov.u32 	%r135, -156174812;
	mov.u32 	%r136, 1731252896;
	mov.u32 	%r137, -209382721;
	mov.u32 	%r138, 1685539716;
	mov.u32 	%r139, 1129032919;
	mov.u32 	%r140, 1260103606;
	mov.u32 	%r141, 964683418;
	mov.u32 	%r142, 436277738;
	// inline asm
	sub.cc.u32 %r224, %r224, %r131;
subc.cc.u32 %r223, %r223, %r132;
subc.cc.u32 %r222, %r222, %r133;
subc.cc.u32 %r221, %r221, %r134;
subc.cc.u32 %r220, %r220, %r135;
subc.cc.u32 %r219, %r219, %r136;
subc.cc.u32 %r218, %r218, %r137;
subc.cc.u32 %r217, %r217, %r138;
subc.cc.u32 %r216, %r216, %r139;
subc.cc.u32 %r215, %r215, %r140;
subc.cc.u32 %r214, %r214, %r141;
subc.u32 %r213, %r213, %r142;

	// inline asm

BB3_23:
	shr.u32 	%r155, %r95, 31;
	shl.b32 	%r156, %r96, 1;
	or.b32  	%r225, %r155, %r156;
	shr.u32 	%r157, %r94, 31;
	shl.b32 	%r158, %r95, 1;
	or.b32  	%r226, %r157, %r158;
	shr.u32 	%r159, %r93, 31;
	shl.b32 	%r160, %r94, 1;
	or.b32  	%r227, %r159, %r160;
	shr.u32 	%r161, %r92, 31;
	shl.b32 	%r162, %r93, 1;
	or.b32  	%r228, %r161, %r162;
	shr.u32 	%r163, %r91, 31;
	shl.b32 	%r164, %r92, 1;
	or.b32  	%r229, %r163, %r164;
	shr.u32 	%r165, %r90, 31;
	shl.b32 	%r166, %r91, 1;
	or.b32  	%r230, %r165, %r166;
	shr.u32 	%r167, %r89, 31;
	shl.b32 	%r168, %r90, 1;
	or.b32  	%r231, %r167, %r168;
	shr.u32 	%r169, %r88, 31;
	shl.b32 	%r170, %r89, 1;
	or.b32  	%r232, %r169, %r170;
	shr.u32 	%r171, %r87, 31;
	shl.b32 	%r172, %r88, 1;
	or.b32  	%r233, %r171, %r172;
	shr.u32 	%r173, %r86, 31;
	shl.b32 	%r174, %r87, 1;
	or.b32  	%r234, %r173, %r174;
	shr.u32 	%r175, %r85, 31;
	shl.b32 	%r176, %r86, 1;
	or.b32  	%r235, %r175, %r176;
	shl.b32 	%r236, %r85, 1;
	setp.gt.u32	%p25, %r225, 436277738;
	@%p25 bra 	BB3_45;

	setp.lt.u32	%p26, %r225, 436277738;
	@%p26 bra 	BB3_46;

	setp.gt.u32	%p27, %r226, 964683418;
	@%p27 bra 	BB3_45;

	setp.lt.u32	%p28, %r226, 964683418;
	@%p28 bra 	BB3_46;

	setp.gt.u32	%p29, %r227, 1260103606;
	@%p29 bra 	BB3_45;

	setp.lt.u32	%p30, %r227, 1260103606;
	@%p30 bra 	BB3_46;

	setp.gt.u32	%p31, %r228, 1129032919;
	@%p31 bra 	BB3_45;

	setp.lt.u32	%p32, %r228, 1129032919;
	@%p32 bra 	BB3_46;

	setp.gt.u32	%p33, %r229, 1685539716;
	@%p33 bra 	BB3_45;

	setp.lt.u32	%p34, %r229, 1685539716;
	@%p34 bra 	BB3_46;

	setp.gt.u32	%p35, %r230, -209382721;
	@%p35 bra 	BB3_45;

	setp.lt.u32	%p36, %r230, -209382721;
	@%p36 bra 	BB3_46;

	setp.gt.u32	%p37, %r231, 1731252896;
	@%p37 bra 	BB3_45;

	setp.lt.u32	%p38, %r231, 1731252896;
	@%p38 bra 	BB3_46;

	setp.gt.u32	%p39, %r232, -156174812;
	@%p39 bra 	BB3_45;

	setp.lt.u32	%p40, %r232, -156174812;
	@%p40 bra 	BB3_46;

	setp.gt.u32	%p41, %r233, 514588670;
	@%p41 bra 	BB3_45;

	setp.lt.u32	%p42, %r233, 514588670;
	@%p42 bra 	BB3_46;

	setp.gt.u32	%p43, %r234, -1319895041;
	@%p43 bra 	BB3_45;

	setp.lt.u32	%p44, %r234, -1319895041;
	@%p44 bra 	BB3_46;

	setp.gt.u32	%p45, %r235, -1174470657;
	@%p45 bra 	BB3_45;

	setp.lt.u32	%p46, %r235, -1174470657;
	setp.lt.u32	%p47, %r236, -21845;
	or.pred  	%p48, %p46, %p47;
	@%p48 bra 	BB3_46;

BB3_45:
	mov.u32 	%r189, -21845;
	mov.u32 	%r190, -1174470657;
	mov.u32 	%r191, -1319895041;
	mov.u32 	%r192, 514588670;
	mov.u32 	%r193, -156174812;
	mov.u32 	%r194, 1731252896;
	mov.u32 	%r195, -209382721;
	mov.u32 	%r196, 1685539716;
	mov.u32 	%r197, 1129032919;
	mov.u32 	%r198, 1260103606;
	mov.u32 	%r199, 964683418;
	mov.u32 	%r200, 436277738;
	// inline asm
	sub.cc.u32 %r236, %r236, %r189;
subc.cc.u32 %r235, %r235, %r190;
subc.cc.u32 %r234, %r234, %r191;
subc.cc.u32 %r233, %r233, %r192;
subc.cc.u32 %r232, %r232, %r193;
subc.cc.u32 %r231, %r231, %r194;
subc.cc.u32 %r230, %r230, %r195;
subc.cc.u32 %r229, %r229, %r196;
subc.cc.u32 %r228, %r228, %r197;
subc.cc.u32 %r227, %r227, %r198;
subc.cc.u32 %r226, %r226, %r199;
subc.u32 %r225, %r225, %r200;

	// inline asm

BB3_46:
	st.param.b32	[func_retval0+0], %r224;
	st.param.b32	[func_retval0+4], %r223;
	st.param.b32	[func_retval0+8], %r222;
	st.param.b32	[func_retval0+12], %r221;
	st.param.b32	[func_retval0+16], %r220;
	st.param.b32	[func_retval0+20], %r219;
	st.param.b32	[func_retval0+24], %r218;
	st.param.b32	[func_retval0+28], %r217;
	st.param.b32	[func_retval0+32], %r216;
	st.param.b32	[func_retval0+36], %r215;
	st.param.b32	[func_retval0+40], %r214;
	st.param.b32	[func_retval0+44], %r213;
	st.param.b32	[func_retval0+48], %r236;
	st.param.b32	[func_retval0+52], %r235;
	st.param.b32	[func_retval0+56], %r234;
	st.param.b32	[func_retval0+60], %r233;
	st.param.b32	[func_retval0+64], %r232;
	st.param.b32	[func_retval0+68], %r231;
	st.param.b32	[func_retval0+72], %r230;
	st.param.b32	[func_retval0+76], %r229;
	st.param.b32	[func_retval0+80], %r228;
	st.param.b32	[func_retval0+84], %r227;
	st.param.b32	[func_retval0+88], %r226;
	st.param.b32	[func_retval0+92], %r225;
	ret;
}

	// .globl	G1_bellman_multiexp
.visible .entry G1_bellman_multiexp(
	.param .u64 G1_bellman_multiexp_param_0,
	.param .u64 G1_bellman_multiexp_param_1,
	.param .u64 G1_bellman_multiexp_param_2,
	.param .u64 G1_bellman_multiexp_param_3,
	.param .u32 G1_bellman_multiexp_param_4,
	.param .u32 G1_bellman_multiexp_param_5,
	.param .u32 G1_bellman_multiexp_param_6,
	.param .u32 G1_bellman_multiexp_param_7
)
{
	.local .align 4 .b8 	__local_depot4[32];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<2869>;
	.reg .b16 	%rs<74>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<15305>;
	.reg .b64 	%rd<137>;


	mov.u64 	%SPL, __local_depot4;
	ld.param.u64 	%rd8, [G1_bellman_multiexp_param_0];
	ld.param.u64 	%rd9, [G1_bellman_multiexp_param_1];
	ld.param.u64 	%rd11, [G1_bellman_multiexp_param_3];
	ld.param.u32 	%r5924, [G1_bellman_multiexp_param_4];
	ld.param.u32 	%r5925, [G1_bellman_multiexp_param_5];
	ld.param.u32 	%r5926, [G1_bellman_multiexp_param_6];
	ld.param.u32 	%r5927, [G1_bellman_multiexp_param_7];
	cvta.to.global.u64 	%rd1, %rd9;
	mov.u32 	%r5928, %ntid.x;
	mov.u32 	%r5929, %ctaid.x;
	mov.u32 	%r5930, %tid.x;
	mad.lo.s32 	%r1, %r5928, %r5929, %r5930;
	mul.lo.s32 	%r5931, %r5926, %r5925;
	setp.ge.u32	%p1, %r1, %r5931;
	@%p1 bra 	BB4_2625;

	mov.u32 	%r5932, 1;
	shl.b32 	%r2, %r5932, %r5927;
	add.s32 	%r5933, %r2, -1;
	mul.lo.s32 	%r5934, %r1, %r5933;
	cvt.u64.u32	%rd2, %r5934;
	setp.eq.s32	%p2, %r5933, 0;
	@%p2 bra 	BB4_10;

	and.b32  	%r5938, %r5933, 3;
	mov.u32 	%r13790, 0;
	setp.eq.s32	%p3, %r5938, 0;
	@%p3 bra 	BB4_8;

	setp.eq.s32	%p4, %r5938, 1;
	@%p4 bra 	BB4_7;

	setp.eq.s32	%p5, %r5938, 2;
	@%p5 bra 	BB4_6;

	mul.lo.s64 	%rd12, %rd2, 144;
	add.s64 	%rd13, %rd1, %rd12;
	mov.u64 	%rd14, 0;
	st.global.u32 	[%rd13+4], %rd14;
	st.global.u32 	[%rd13], %rd14;
	st.global.u32 	[%rd13+12], %rd14;
	st.global.u32 	[%rd13+8], %rd14;
	st.global.u32 	[%rd13+20], %rd14;
	st.global.u32 	[%rd13+16], %rd14;
	st.global.u32 	[%rd13+28], %rd14;
	st.global.u32 	[%rd13+24], %rd14;
	st.global.u32 	[%rd13+36], %rd14;
	st.global.u32 	[%rd13+32], %rd14;
	st.global.u32 	[%rd13+44], %rd14;
	st.global.u32 	[%rd13+40], %rd14;
	mov.u64 	%rd15, 1980301312;
	st.global.u32 	[%rd13+52], %rd15;
	mov.u64 	%rd16, 196605;
	st.global.u32 	[%rd13+48], %rd16;
	mov.u64 	%rd17, 3958636555;
	st.global.u32 	[%rd13+60], %rd17;
	mov.u64 	%rd18, 3289120770;
	st.global.u32 	[%rd13+56], %rd18;
	mov.u64 	%rd19, 1598593111;
	st.global.u32 	[%rd13+68], %rd19;
	mov.u64 	%rd20, 1405573306;
	st.global.u32 	[%rd13+64], %rd20;
	mov.u64 	%rd21, 2010011731;
	st.global.u32 	[%rd13+76], %rd21;
	mov.u64 	%rd22, 1884444485;
	st.global.u32 	[%rd13+72], %rd22;
	mov.u64 	%rd23, 1543969431;
	st.global.u32 	[%rd13+84], %rd23;
	mov.u64 	%rd24, 2723605613;
	st.global.u32 	[%rd13+80], %rd24;
	mov.u64 	%rd25, 368467651;
	st.global.u32 	[%rd13+92], %rd25;
	mov.u64 	%rd26, 4202751123;
	st.global.u32 	[%rd13+88], %rd26;
	st.global.u32 	[%rd13+100], %rd14;
	st.global.u32 	[%rd13+96], %rd14;
	st.global.u32 	[%rd13+108], %rd14;
	st.global.u32 	[%rd13+104], %rd14;
	st.global.u32 	[%rd13+116], %rd14;
	st.global.u32 	[%rd13+112], %rd14;
	st.global.u32 	[%rd13+124], %rd14;
	st.global.u32 	[%rd13+120], %rd14;
	st.global.u32 	[%rd13+132], %rd14;
	st.global.u32 	[%rd13+128], %rd14;
	st.global.u32 	[%rd13+140], %rd14;
	st.global.u32 	[%rd13+136], %rd14;
	mov.u32 	%r13790, %r5932;

BB4_6:
	cvt.u64.u32	%rd27, %r13790;
	add.s64 	%rd28, %rd27, %rd2;
	mul.lo.s64 	%rd29, %rd28, 144;
	add.s64 	%rd30, %rd1, %rd29;
	mov.u64 	%rd31, 0;
	st.global.u32 	[%rd30+4], %rd31;
	st.global.u32 	[%rd30], %rd31;
	st.global.u32 	[%rd30+12], %rd31;
	st.global.u32 	[%rd30+8], %rd31;
	st.global.u32 	[%rd30+20], %rd31;
	st.global.u32 	[%rd30+16], %rd31;
	st.global.u32 	[%rd30+28], %rd31;
	st.global.u32 	[%rd30+24], %rd31;
	st.global.u32 	[%rd30+36], %rd31;
	st.global.u32 	[%rd30+32], %rd31;
	st.global.u32 	[%rd30+44], %rd31;
	st.global.u32 	[%rd30+40], %rd31;
	mov.u64 	%rd32, 1980301312;
	st.global.u32 	[%rd30+52], %rd32;
	mov.u64 	%rd33, 196605;
	st.global.u32 	[%rd30+48], %rd33;
	mov.u64 	%rd34, 3958636555;
	st.global.u32 	[%rd30+60], %rd34;
	mov.u64 	%rd35, 3289120770;
	st.global.u32 	[%rd30+56], %rd35;
	mov.u64 	%rd36, 1598593111;
	st.global.u32 	[%rd30+68], %rd36;
	mov.u64 	%rd37, 1405573306;
	st.global.u32 	[%rd30+64], %rd37;
	mov.u64 	%rd38, 2010011731;
	st.global.u32 	[%rd30+76], %rd38;
	mov.u64 	%rd39, 1884444485;
	st.global.u32 	[%rd30+72], %rd39;
	mov.u64 	%rd40, 1543969431;
	st.global.u32 	[%rd30+84], %rd40;
	mov.u64 	%rd41, 2723605613;
	st.global.u32 	[%rd30+80], %rd41;
	mov.u64 	%rd42, 368467651;
	st.global.u32 	[%rd30+92], %rd42;
	mov.u64 	%rd43, 4202751123;
	st.global.u32 	[%rd30+88], %rd43;
	st.global.u32 	[%rd30+100], %rd31;
	st.global.u32 	[%rd30+96], %rd31;
	st.global.u32 	[%rd30+108], %rd31;
	st.global.u32 	[%rd30+104], %rd31;
	st.global.u32 	[%rd30+116], %rd31;
	st.global.u32 	[%rd30+112], %rd31;
	st.global.u32 	[%rd30+124], %rd31;
	st.global.u32 	[%rd30+120], %rd31;
	st.global.u32 	[%rd30+132], %rd31;
	st.global.u32 	[%rd30+128], %rd31;
	st.global.u32 	[%rd30+140], %rd31;
	st.global.u32 	[%rd30+136], %rd31;
	add.s32 	%r13790, %r13790, 1;

BB4_7:
	cvt.u64.u32	%rd44, %r13790;
	add.s64 	%rd45, %rd44, %rd2;
	mul.lo.s64 	%rd46, %rd45, 144;
	add.s64 	%rd47, %rd1, %rd46;
	mov.u64 	%rd48, 0;
	st.global.u32 	[%rd47+4], %rd48;
	st.global.u32 	[%rd47], %rd48;
	st.global.u32 	[%rd47+12], %rd48;
	st.global.u32 	[%rd47+8], %rd48;
	st.global.u32 	[%rd47+20], %rd48;
	st.global.u32 	[%rd47+16], %rd48;
	st.global.u32 	[%rd47+28], %rd48;
	st.global.u32 	[%rd47+24], %rd48;
	st.global.u32 	[%rd47+36], %rd48;
	st.global.u32 	[%rd47+32], %rd48;
	st.global.u32 	[%rd47+44], %rd48;
	st.global.u32 	[%rd47+40], %rd48;
	mov.u64 	%rd49, 1980301312;
	st.global.u32 	[%rd47+52], %rd49;
	mov.u64 	%rd50, 196605;
	st.global.u32 	[%rd47+48], %rd50;
	mov.u64 	%rd51, 3958636555;
	st.global.u32 	[%rd47+60], %rd51;
	mov.u64 	%rd52, 3289120770;
	st.global.u32 	[%rd47+56], %rd52;
	mov.u64 	%rd53, 1598593111;
	st.global.u32 	[%rd47+68], %rd53;
	mov.u64 	%rd54, 1405573306;
	st.global.u32 	[%rd47+64], %rd54;
	mov.u64 	%rd55, 2010011731;
	st.global.u32 	[%rd47+76], %rd55;
	mov.u64 	%rd56, 1884444485;
	st.global.u32 	[%rd47+72], %rd56;
	mov.u64 	%rd57, 1543969431;
	st.global.u32 	[%rd47+84], %rd57;
	mov.u64 	%rd58, 2723605613;
	st.global.u32 	[%rd47+80], %rd58;
	mov.u64 	%rd59, 368467651;
	st.global.u32 	[%rd47+92], %rd59;
	mov.u64 	%rd60, 4202751123;
	st.global.u32 	[%rd47+88], %rd60;
	st.global.u32 	[%rd47+100], %rd48;
	st.global.u32 	[%rd47+96], %rd48;
	st.global.u32 	[%rd47+108], %rd48;
	st.global.u32 	[%rd47+104], %rd48;
	st.global.u32 	[%rd47+116], %rd48;
	st.global.u32 	[%rd47+112], %rd48;
	st.global.u32 	[%rd47+124], %rd48;
	st.global.u32 	[%rd47+120], %rd48;
	st.global.u32 	[%rd47+132], %rd48;
	st.global.u32 	[%rd47+128], %rd48;
	st.global.u32 	[%rd47+140], %rd48;
	st.global.u32 	[%rd47+136], %rd48;
	add.s32 	%r13790, %r13790, 1;

BB4_8:
	setp.lt.u32	%p6, %r5933, 4;
	@%p6 bra 	BB4_10;

BB4_9:
	cvt.u64.u32	%rd61, %r13790;
	add.s64 	%rd62, %rd61, %rd2;
	mul.lo.s64 	%rd63, %rd62, 144;
	add.s64 	%rd64, %rd1, %rd63;
	mov.u32 	%r5942, 0;
	st.global.u32 	[%rd64], %r5942;
	st.global.u32 	[%rd64+4], %r5942;
	st.global.u32 	[%rd64+8], %r5942;
	st.global.u32 	[%rd64+12], %r5942;
	st.global.u32 	[%rd64+16], %r5942;
	st.global.u32 	[%rd64+20], %r5942;
	st.global.u32 	[%rd64+24], %r5942;
	st.global.u32 	[%rd64+28], %r5942;
	st.global.u32 	[%rd64+32], %r5942;
	st.global.u32 	[%rd64+36], %r5942;
	st.global.u32 	[%rd64+40], %r5942;
	st.global.u32 	[%rd64+44], %r5942;
	mov.u32 	%r5943, 196605;
	st.global.u32 	[%rd64+48], %r5943;
	mov.u32 	%r5944, 1980301312;
	st.global.u32 	[%rd64+52], %r5944;
	mov.u32 	%r5945, -1005846526;
	st.global.u32 	[%rd64+56], %r5945;
	mov.u32 	%r5946, -336330741;
	st.global.u32 	[%rd64+60], %r5946;
	mov.u32 	%r5947, 1405573306;
	st.global.u32 	[%rd64+64], %r5947;
	mov.u32 	%r5948, 1598593111;
	st.global.u32 	[%rd64+68], %r5948;
	mov.u32 	%r5949, 1884444485;
	st.global.u32 	[%rd64+72], %r5949;
	mov.u32 	%r5950, 2010011731;
	st.global.u32 	[%rd64+76], %r5950;
	mov.u32 	%r5951, -1571361683;
	st.global.u32 	[%rd64+80], %r5951;
	mov.u32 	%r5952, 1543969431;
	st.global.u32 	[%rd64+84], %r5952;
	mov.u32 	%r5953, -92216173;
	st.global.u32 	[%rd64+88], %r5953;
	mov.u32 	%r5954, 368467651;
	st.global.u32 	[%rd64+92], %r5954;
	st.global.u32 	[%rd64+96], %r5942;
	st.global.u32 	[%rd64+100], %r5942;
	st.global.u32 	[%rd64+104], %r5942;
	st.global.u32 	[%rd64+108], %r5942;
	st.global.u32 	[%rd64+112], %r5942;
	st.global.u32 	[%rd64+116], %r5942;
	st.global.u32 	[%rd64+120], %r5942;
	st.global.u32 	[%rd64+124], %r5942;
	st.global.u32 	[%rd64+128], %r5942;
	st.global.u32 	[%rd64+132], %r5942;
	st.global.u32 	[%rd64+136], %r5942;
	st.global.u32 	[%rd64+140], %r5942;
	add.s32 	%r5955, %r13790, 1;
	cvt.u64.u32	%rd65, %r5955;
	add.s64 	%rd66, %rd65, %rd2;
	mul.lo.s64 	%rd67, %rd66, 144;
	add.s64 	%rd68, %rd1, %rd67;
	st.global.u32 	[%rd68], %r5942;
	st.global.u32 	[%rd68+4], %r5942;
	st.global.u32 	[%rd68+8], %r5942;
	st.global.u32 	[%rd68+12], %r5942;
	st.global.u32 	[%rd68+16], %r5942;
	st.global.u32 	[%rd68+20], %r5942;
	st.global.u32 	[%rd68+24], %r5942;
	st.global.u32 	[%rd68+28], %r5942;
	st.global.u32 	[%rd68+32], %r5942;
	st.global.u32 	[%rd68+36], %r5942;
	st.global.u32 	[%rd68+40], %r5942;
	st.global.u32 	[%rd68+44], %r5942;
	st.global.u32 	[%rd68+48], %r5943;
	st.global.u32 	[%rd68+52], %r5944;
	st.global.u32 	[%rd68+56], %r5945;
	st.global.u32 	[%rd68+60], %r5946;
	st.global.u32 	[%rd68+64], %r5947;
	st.global.u32 	[%rd68+68], %r5948;
	st.global.u32 	[%rd68+72], %r5949;
	st.global.u32 	[%rd68+76], %r5950;
	st.global.u32 	[%rd68+80], %r5951;
	st.global.u32 	[%rd68+84], %r5952;
	st.global.u32 	[%rd68+88], %r5953;
	st.global.u32 	[%rd68+92], %r5954;
	st.global.u32 	[%rd68+96], %r5942;
	st.global.u32 	[%rd68+100], %r5942;
	st.global.u32 	[%rd68+104], %r5942;
	st.global.u32 	[%rd68+108], %r5942;
	st.global.u32 	[%rd68+112], %r5942;
	st.global.u32 	[%rd68+116], %r5942;
	st.global.u32 	[%rd68+120], %r5942;
	st.global.u32 	[%rd68+124], %r5942;
	st.global.u32 	[%rd68+128], %r5942;
	st.global.u32 	[%rd68+132], %r5942;
	st.global.u32 	[%rd68+136], %r5942;
	st.global.u32 	[%rd68+140], %r5942;
	add.s32 	%r5956, %r13790, 2;
	cvt.u64.u32	%rd69, %r5956;
	add.s64 	%rd70, %rd69, %rd2;
	mul.lo.s64 	%rd71, %rd70, 144;
	add.s64 	%rd72, %rd1, %rd71;
	st.global.u32 	[%rd72], %r5942;
	st.global.u32 	[%rd72+4], %r5942;
	st.global.u32 	[%rd72+8], %r5942;
	st.global.u32 	[%rd72+12], %r5942;
	st.global.u32 	[%rd72+16], %r5942;
	st.global.u32 	[%rd72+20], %r5942;
	st.global.u32 	[%rd72+24], %r5942;
	st.global.u32 	[%rd72+28], %r5942;
	st.global.u32 	[%rd72+32], %r5942;
	st.global.u32 	[%rd72+36], %r5942;
	st.global.u32 	[%rd72+40], %r5942;
	st.global.u32 	[%rd72+44], %r5942;
	st.global.u32 	[%rd72+48], %r5943;
	st.global.u32 	[%rd72+52], %r5944;
	st.global.u32 	[%rd72+56], %r5945;
	st.global.u32 	[%rd72+60], %r5946;
	st.global.u32 	[%rd72+64], %r5947;
	st.global.u32 	[%rd72+68], %r5948;
	st.global.u32 	[%rd72+72], %r5949;
	st.global.u32 	[%rd72+76], %r5950;
	st.global.u32 	[%rd72+80], %r5951;
	st.global.u32 	[%rd72+84], %r5952;
	st.global.u32 	[%rd72+88], %r5953;
	st.global.u32 	[%rd72+92], %r5954;
	st.global.u32 	[%rd72+96], %r5942;
	st.global.u32 	[%rd72+100], %r5942;
	st.global.u32 	[%rd72+104], %r5942;
	st.global.u32 	[%rd72+108], %r5942;
	st.global.u32 	[%rd72+112], %r5942;
	st.global.u32 	[%rd72+116], %r5942;
	st.global.u32 	[%rd72+120], %r5942;
	st.global.u32 	[%rd72+124], %r5942;
	st.global.u32 	[%rd72+128], %r5942;
	st.global.u32 	[%rd72+132], %r5942;
	st.global.u32 	[%rd72+136], %r5942;
	st.global.u32 	[%rd72+140], %r5942;
	add.s32 	%r5957, %r13790, 3;
	cvt.u64.u32	%rd73, %r5957;
	add.s64 	%rd74, %rd73, %rd2;
	mul.lo.s64 	%rd75, %rd74, 144;
	add.s64 	%rd76, %rd1, %rd75;
	mov.u64 	%rd77, 0;
	st.global.u32 	[%rd76+4], %rd77;
	st.global.u32 	[%rd76], %rd77;
	st.global.u32 	[%rd76+12], %rd77;
	st.global.u32 	[%rd76+8], %rd77;
	st.global.u32 	[%rd76+20], %rd77;
	st.global.u32 	[%rd76+16], %rd77;
	st.global.u32 	[%rd76+28], %rd77;
	st.global.u32 	[%rd76+24], %rd77;
	st.global.u32 	[%rd76+36], %rd77;
	st.global.u32 	[%rd76+32], %rd77;
	st.global.u32 	[%rd76+44], %rd77;
	st.global.u32 	[%rd76+40], %rd77;
	mov.u64 	%rd78, 1980301312;
	st.global.u32 	[%rd76+52], %rd78;
	mov.u64 	%rd79, 196605;
	st.global.u32 	[%rd76+48], %rd79;
	mov.u64 	%rd80, 3958636555;
	st.global.u32 	[%rd76+60], %rd80;
	mov.u64 	%rd81, 3289120770;
	st.global.u32 	[%rd76+56], %rd81;
	mov.u64 	%rd82, 1598593111;
	st.global.u32 	[%rd76+68], %rd82;
	mov.u64 	%rd83, 1405573306;
	st.global.u32 	[%rd76+64], %rd83;
	mov.u64 	%rd84, 2010011731;
	st.global.u32 	[%rd76+76], %rd84;
	mov.u64 	%rd85, 1884444485;
	st.global.u32 	[%rd76+72], %rd85;
	mov.u64 	%rd86, 1543969431;
	st.global.u32 	[%rd76+84], %rd86;
	mov.u64 	%rd87, 2723605613;
	st.global.u32 	[%rd76+80], %rd87;
	mov.u64 	%rd88, 368467651;
	st.global.u32 	[%rd76+92], %rd88;
	mov.u64 	%rd89, 4202751123;
	st.global.u32 	[%rd76+88], %rd89;
	st.global.u32 	[%rd76+100], %rd77;
	st.global.u32 	[%rd76+96], %rd77;
	st.global.u32 	[%rd76+108], %rd77;
	st.global.u32 	[%rd76+104], %rd77;
	st.global.u32 	[%rd76+116], %rd77;
	st.global.u32 	[%rd76+112], %rd77;
	st.global.u32 	[%rd76+124], %rd77;
	st.global.u32 	[%rd76+120], %rd77;
	st.global.u32 	[%rd76+132], %rd77;
	st.global.u32 	[%rd76+128], %rd77;
	st.global.u32 	[%rd76+140], %rd77;
	st.global.u32 	[%rd76+136], %rd77;
	add.s32 	%r13790, %r13790, 4;
	setp.lt.u32	%p7, %r13790, %r5933;
	@%p7 bra 	BB4_9;

BB4_10:
	cvt.rn.f32.u32	%f1, %r5924;
	cvt.rn.f32.u32	%f2, %r5925;
	div.rn.f32 	%f3, %f1, %f2;
	cvt.rpi.f32.f32	%f4, %f3;
	cvt.rzi.u32.f32	%r5959, %f4;
	div.u32 	%r5960, %r1, %r5926;
	mul.lo.s32 	%r13794, %r5960, %r5959;
	add.s32 	%r5961, %r13794, %r5959;
	min.u32 	%r11, %r5961, %r5924;
	rem.u32 	%r5962, %r1, %r5926;
	mul.lo.s32 	%r12, %r5962, %r5927;
	setp.ge.u32	%p8, %r13794, %r11;
	@%p8 bra 	BB4_1342;

	and.b32  	%r5963, %r5927, 65535;
	mov.u32 	%r5964, 256;
	sub.s32 	%r5965, %r5964, %r12;
	and.b32  	%r5966, %r5965, 65535;
	min.s32 	%r5967, %r5963, %r5966;
	and.b32  	%r13, %r5967, 65535;
	and.b32  	%r14, %r5967, 3;
	cvta.to.global.u64 	%rd90, %rd11;
	cvta.to.global.u64 	%rd114, %rd8;
	bra.uni 	BB4_12;

BB4_696:
	// Callseq Start 22
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r14499;
	st.param.b32	[param0+4], %r14498;
	st.param.b32	[param0+8], %r14497;
	st.param.b32	[param0+12], %r14496;
	st.param.b32	[param0+16], %r14495;
	st.param.b32	[param0+20], %r14494;
	st.param.b32	[param0+24], %r14493;
	st.param.b32	[param0+28], %r14492;
	st.param.b32	[param0+32], %r14491;
	st.param.b32	[param0+36], %r14490;
	st.param.b32	[param0+40], %r14489;
	st.param.b32	[param0+44], %r14488;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r14499;
	st.param.b32	[param1+4], %r14498;
	st.param.b32	[param1+8], %r14497;
	st.param.b32	[param1+12], %r14496;
	st.param.b32	[param1+16], %r14495;
	st.param.b32	[param1+20], %r14494;
	st.param.b32	[param1+24], %r14493;
	st.param.b32	[param1+28], %r14492;
	st.param.b32	[param1+32], %r14491;
	st.param.b32	[param1+36], %r14490;
	st.param.b32	[param1+40], %r14489;
	st.param.b32	[param1+44], %r14488;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r1602, [retval0+0];
	ld.param.b32	%r1603, [retval0+4];
	ld.param.b32	%r1604, [retval0+8];
	ld.param.b32	%r1605, [retval0+12];
	ld.param.b32	%r1606, [retval0+16];
	ld.param.b32	%r1607, [retval0+20];
	ld.param.b32	%r1608, [retval0+24];
	ld.param.b32	%r1609, [retval0+28];
	ld.param.b32	%r1610, [retval0+32];
	ld.param.b32	%r1611, [retval0+36];
	ld.param.b32	%r1612, [retval0+40];
	ld.param.b32	%r1613, [retval0+44];
	
	//{
	}// Callseq End 22
	// Callseq Start 23
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r14487;
	st.param.b32	[param0+4], %r14486;
	st.param.b32	[param0+8], %r14485;
	st.param.b32	[param0+12], %r14484;
	st.param.b32	[param0+16], %r14483;
	st.param.b32	[param0+20], %r14482;
	st.param.b32	[param0+24], %r14481;
	st.param.b32	[param0+28], %r14480;
	st.param.b32	[param0+32], %r14479;
	st.param.b32	[param0+36], %r14478;
	st.param.b32	[param0+40], %r14477;
	st.param.b32	[param0+44], %r14476;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r14487;
	st.param.b32	[param1+4], %r14486;
	st.param.b32	[param1+8], %r14485;
	st.param.b32	[param1+12], %r14484;
	st.param.b32	[param1+16], %r14483;
	st.param.b32	[param1+20], %r14482;
	st.param.b32	[param1+24], %r14481;
	st.param.b32	[param1+28], %r14480;
	st.param.b32	[param1+32], %r14479;
	st.param.b32	[param1+36], %r14478;
	st.param.b32	[param1+40], %r14477;
	st.param.b32	[param1+44], %r14476;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r8021, [retval0+0];
	ld.param.b32	%r8022, [retval0+4];
	ld.param.b32	%r8023, [retval0+8];
	ld.param.b32	%r8024, [retval0+12];
	ld.param.b32	%r8025, [retval0+16];
	ld.param.b32	%r8026, [retval0+20];
	ld.param.b32	%r8027, [retval0+24];
	ld.param.b32	%r8028, [retval0+28];
	ld.param.b32	%r8029, [retval0+32];
	ld.param.b32	%r8030, [retval0+36];
	ld.param.b32	%r8031, [retval0+40];
	ld.param.b32	%r8032, [retval0+44];
	
	//{
	}// Callseq End 23
	// Callseq Start 24
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r8021;
	st.param.b32	[param0+4], %r8022;
	st.param.b32	[param0+8], %r8023;
	st.param.b32	[param0+12], %r8024;
	st.param.b32	[param0+16], %r8025;
	st.param.b32	[param0+20], %r8026;
	st.param.b32	[param0+24], %r8027;
	st.param.b32	[param0+28], %r8028;
	st.param.b32	[param0+32], %r8029;
	st.param.b32	[param0+36], %r8030;
	st.param.b32	[param0+40], %r8031;
	st.param.b32	[param0+44], %r8032;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r8021;
	st.param.b32	[param1+4], %r8022;
	st.param.b32	[param1+8], %r8023;
	st.param.b32	[param1+12], %r8024;
	st.param.b32	[param1+16], %r8025;
	st.param.b32	[param1+20], %r8026;
	st.param.b32	[param1+24], %r8027;
	st.param.b32	[param1+28], %r8028;
	st.param.b32	[param1+32], %r8029;
	st.param.b32	[param1+36], %r8030;
	st.param.b32	[param1+40], %r8031;
	st.param.b32	[param1+44], %r8032;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r1614, [retval0+0];
	ld.param.b32	%r1615, [retval0+4];
	ld.param.b32	%r1616, [retval0+8];
	ld.param.b32	%r1617, [retval0+12];
	ld.param.b32	%r1618, [retval0+16];
	ld.param.b32	%r1619, [retval0+20];
	ld.param.b32	%r1620, [retval0+24];
	ld.param.b32	%r1621, [retval0+28];
	ld.param.b32	%r1622, [retval0+32];
	ld.param.b32	%r1623, [retval0+36];
	ld.param.b32	%r1624, [retval0+40];
	ld.param.b32	%r1625, [retval0+44];
	
	//{
	}// Callseq End 24
	// inline asm
	add.cc.u32 %r14499, %r14499, %r8021;
addc.cc.u32 %r14498, %r14498, %r8022;
addc.cc.u32 %r14497, %r14497, %r8023;
addc.cc.u32 %r14496, %r14496, %r8024;
addc.cc.u32 %r14495, %r14495, %r8025;
addc.cc.u32 %r14494, %r14494, %r8026;
addc.cc.u32 %r14493, %r14493, %r8027;
addc.cc.u32 %r14492, %r14492, %r8028;
addc.cc.u32 %r14491, %r14491, %r8029;
addc.cc.u32 %r14490, %r14490, %r8030;
addc.cc.u32 %r14489, %r14489, %r8031;
addc.u32 %r14488, %r14488, %r8032;

	// inline asm
	setp.gt.u32	%p794, %r14488, 436277738;
	@%p794 bra 	BB4_718;

	setp.lt.u32	%p795, %r14488, 436277738;
	@%p795 bra 	BB4_719;

	setp.gt.u32	%p796, %r14489, 964683418;
	@%p796 bra 	BB4_718;

	setp.lt.u32	%p797, %r14489, 964683418;
	@%p797 bra 	BB4_719;

	setp.gt.u32	%p798, %r14490, 1260103606;
	@%p798 bra 	BB4_718;

	setp.lt.u32	%p799, %r14490, 1260103606;
	@%p799 bra 	BB4_719;

	setp.gt.u32	%p800, %r14491, 1129032919;
	@%p800 bra 	BB4_718;

	setp.lt.u32	%p801, %r14491, 1129032919;
	@%p801 bra 	BB4_719;

	setp.gt.u32	%p802, %r14492, 1685539716;
	@%p802 bra 	BB4_718;

	setp.lt.u32	%p803, %r14492, 1685539716;
	@%p803 bra 	BB4_719;

	setp.gt.u32	%p804, %r14493, -209382721;
	@%p804 bra 	BB4_718;

	setp.lt.u32	%p805, %r14493, -209382721;
	@%p805 bra 	BB4_719;

	setp.gt.u32	%p806, %r14494, 1731252896;
	@%p806 bra 	BB4_718;

	setp.lt.u32	%p807, %r14494, 1731252896;
	@%p807 bra 	BB4_719;

	setp.gt.u32	%p808, %r14495, -156174812;
	@%p808 bra 	BB4_718;

	setp.lt.u32	%p809, %r14495, -156174812;
	@%p809 bra 	BB4_719;

	setp.gt.u32	%p810, %r14496, 514588670;
	@%p810 bra 	BB4_718;

	setp.lt.u32	%p811, %r14496, 514588670;
	@%p811 bra 	BB4_719;

	setp.gt.u32	%p812, %r14497, -1319895041;
	@%p812 bra 	BB4_718;

	setp.lt.u32	%p813, %r14497, -1319895041;
	@%p813 bra 	BB4_719;

	setp.gt.u32	%p814, %r14498, -1174470657;
	@%p814 bra 	BB4_718;

	setp.lt.u32	%p815, %r14498, -1174470657;
	setp.lt.u32	%p816, %r14499, -21845;
	or.pred  	%p817, %p815, %p816;
	@%p817 bra 	BB4_719;

BB4_718:
	mov.u32 	%r8057, -21845;
	mov.u32 	%r8058, -1174470657;
	mov.u32 	%r8059, -1319895041;
	mov.u32 	%r8060, 514588670;
	mov.u32 	%r8061, -156174812;
	mov.u32 	%r8062, 1731252896;
	mov.u32 	%r8063, -209382721;
	mov.u32 	%r8064, 1685539716;
	mov.u32 	%r8065, 1129032919;
	mov.u32 	%r8066, 1260103606;
	mov.u32 	%r8067, 964683418;
	mov.u32 	%r8068, 436277738;
	// inline asm
	sub.cc.u32 %r14499, %r14499, %r8057;
subc.cc.u32 %r14498, %r14498, %r8058;
subc.cc.u32 %r14497, %r14497, %r8059;
subc.cc.u32 %r14496, %r14496, %r8060;
subc.cc.u32 %r14495, %r14495, %r8061;
subc.cc.u32 %r14494, %r14494, %r8062;
subc.cc.u32 %r14493, %r14493, %r8063;
subc.cc.u32 %r14492, %r14492, %r8064;
subc.cc.u32 %r14491, %r14491, %r8065;
subc.cc.u32 %r14490, %r14490, %r8066;
subc.cc.u32 %r14489, %r14489, %r8067;
subc.u32 %r14488, %r14488, %r8068;

	// inline asm

BB4_719:
	// Callseq Start 25
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r14499;
	st.param.b32	[param0+4], %r14498;
	st.param.b32	[param0+8], %r14497;
	st.param.b32	[param0+12], %r14496;
	st.param.b32	[param0+16], %r14495;
	st.param.b32	[param0+20], %r14494;
	st.param.b32	[param0+24], %r14493;
	st.param.b32	[param0+28], %r14492;
	st.param.b32	[param0+32], %r14491;
	st.param.b32	[param0+36], %r14490;
	st.param.b32	[param0+40], %r14489;
	st.param.b32	[param0+44], %r14488;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r14499;
	st.param.b32	[param1+4], %r14498;
	st.param.b32	[param1+8], %r14497;
	st.param.b32	[param1+12], %r14496;
	st.param.b32	[param1+16], %r14495;
	st.param.b32	[param1+20], %r14494;
	st.param.b32	[param1+24], %r14493;
	st.param.b32	[param1+28], %r14492;
	st.param.b32	[param1+32], %r14491;
	st.param.b32	[param1+36], %r14490;
	st.param.b32	[param1+40], %r14489;
	st.param.b32	[param1+44], %r14488;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r8105, [retval0+0];
	ld.param.b32	%r8106, [retval0+4];
	ld.param.b32	%r8107, [retval0+8];
	ld.param.b32	%r8108, [retval0+12];
	ld.param.b32	%r8109, [retval0+16];
	ld.param.b32	%r8110, [retval0+20];
	ld.param.b32	%r8111, [retval0+24];
	ld.param.b32	%r8112, [retval0+28];
	ld.param.b32	%r8113, [retval0+32];
	ld.param.b32	%r8114, [retval0+36];
	ld.param.b32	%r8115, [retval0+40];
	ld.param.b32	%r8116, [retval0+44];
	
	//{
	}// Callseq End 25
	mov.u32 	%r14171, %r8109;
	mov.u32 	%r14164, %r8116;
	mov.u32 	%r14169, %r8111;
	mov.u32 	%r14174, %r8106;
	mov.u32 	%r14167, %r8113;
	mov.u32 	%r14172, %r8108;
	mov.u32 	%r14165, %r8115;
	mov.u32 	%r14170, %r8110;
	mov.u32 	%r14175, %r8105;
	mov.u32 	%r14168, %r8112;
	mov.u32 	%r14173, %r8107;
	mov.u32 	%r14166, %r8114;
	// inline asm
	sub.cc.u32 %r14175, %r14175, %r1602;
subc.cc.u32 %r14174, %r14174, %r1603;
subc.cc.u32 %r14173, %r14173, %r1604;
subc.cc.u32 %r14172, %r14172, %r1605;
subc.cc.u32 %r14171, %r14171, %r1606;
subc.cc.u32 %r14170, %r14170, %r1607;
subc.cc.u32 %r14169, %r14169, %r1608;
subc.cc.u32 %r14168, %r14168, %r1609;
subc.cc.u32 %r14167, %r14167, %r1610;
subc.cc.u32 %r14166, %r14166, %r1611;
subc.cc.u32 %r14165, %r14165, %r1612;
subc.u32 %r14164, %r14164, %r1613;

	// inline asm
	setp.gt.u32	%p818, %r8116, %r1613;
	@%p818 bra 	BB4_742;

	setp.lt.u32	%p819, %r8116, %r1613;
	@%p819 bra 	BB4_741;

	setp.gt.u32	%p820, %r8115, %r1612;
	@%p820 bra 	BB4_742;

	setp.lt.u32	%p821, %r8115, %r1612;
	@%p821 bra 	BB4_741;

	setp.gt.u32	%p822, %r8114, %r1611;
	@%p822 bra 	BB4_742;

	setp.lt.u32	%p823, %r8114, %r1611;
	@%p823 bra 	BB4_741;

	setp.gt.u32	%p824, %r8113, %r1610;
	@%p824 bra 	BB4_742;

	setp.lt.u32	%p825, %r8113, %r1610;
	@%p825 bra 	BB4_741;

	setp.gt.u32	%p826, %r8112, %r1609;
	@%p826 bra 	BB4_742;

	setp.lt.u32	%p827, %r8112, %r1609;
	@%p827 bra 	BB4_741;

	setp.gt.u32	%p828, %r8111, %r1608;
	@%p828 bra 	BB4_742;

	setp.lt.u32	%p829, %r8111, %r1608;
	@%p829 bra 	BB4_741;

	setp.gt.u32	%p830, %r8110, %r1607;
	@%p830 bra 	BB4_742;

	setp.lt.u32	%p831, %r8110, %r1607;
	@%p831 bra 	BB4_741;

	setp.gt.u32	%p832, %r8109, %r1606;
	@%p832 bra 	BB4_742;

	setp.lt.u32	%p833, %r8109, %r1606;
	@%p833 bra 	BB4_741;

	setp.gt.u32	%p834, %r8108, %r1605;
	@%p834 bra 	BB4_742;

	setp.lt.u32	%p835, %r8108, %r1605;
	@%p835 bra 	BB4_741;

	setp.gt.u32	%p836, %r8107, %r1604;
	@%p836 bra 	BB4_742;

	setp.lt.u32	%p837, %r8107, %r1604;
	@%p837 bra 	BB4_741;

	setp.gt.u32	%p838, %r8106, %r1603;
	@%p838 bra 	BB4_742;

	setp.ge.u32	%p839, %r8106, %r1603;
	setp.ge.u32	%p840, %r8105, %r1602;
	and.pred  	%p841, %p839, %p840;
	@%p841 bra 	BB4_742;

BB4_741:
	mov.u32 	%r8129, -21845;
	mov.u32 	%r8130, -1174470657;
	mov.u32 	%r8131, -1319895041;
	mov.u32 	%r8132, 514588670;
	mov.u32 	%r8133, -156174812;
	mov.u32 	%r8134, 1731252896;
	mov.u32 	%r8135, -209382721;
	mov.u32 	%r8136, 1685539716;
	mov.u32 	%r8137, 1129032919;
	mov.u32 	%r8138, 1260103606;
	mov.u32 	%r8139, 964683418;
	mov.u32 	%r8140, 436277738;
	// inline asm
	add.cc.u32 %r14175, %r14175, %r8129;
addc.cc.u32 %r14174, %r14174, %r8130;
addc.cc.u32 %r14173, %r14173, %r8131;
addc.cc.u32 %r14172, %r14172, %r8132;
addc.cc.u32 %r14171, %r14171, %r8133;
addc.cc.u32 %r14170, %r14170, %r8134;
addc.cc.u32 %r14169, %r14169, %r8135;
addc.cc.u32 %r14168, %r14168, %r8136;
addc.cc.u32 %r14167, %r14167, %r8137;
addc.cc.u32 %r14166, %r14166, %r8138;
addc.cc.u32 %r14165, %r14165, %r8139;
addc.u32 %r14164, %r14164, %r8140;

	// inline asm

BB4_742:
	mov.u32 	%r8164, %r14164;
	mov.u32 	%r8157, %r14171;
	mov.u32 	%r8162, %r14166;
	mov.u32 	%r8155, %r14173;
	mov.u32 	%r8160, %r14168;
	mov.u32 	%r8153, %r14175;
	mov.u32 	%r8158, %r14170;
	mov.u32 	%r8163, %r14165;
	mov.u32 	%r8156, %r14172;
	mov.u32 	%r8161, %r14167;
	mov.u32 	%r8154, %r14174;
	mov.u32 	%r8159, %r14169;
	// inline asm
	sub.cc.u32 %r8153, %r8153, %r1614;
subc.cc.u32 %r8154, %r8154, %r1615;
subc.cc.u32 %r8155, %r8155, %r1616;
subc.cc.u32 %r8156, %r8156, %r1617;
subc.cc.u32 %r8157, %r8157, %r1618;
subc.cc.u32 %r8158, %r8158, %r1619;
subc.cc.u32 %r8159, %r8159, %r1620;
subc.cc.u32 %r8160, %r8160, %r1621;
subc.cc.u32 %r8161, %r8161, %r1622;
subc.cc.u32 %r8162, %r8162, %r1623;
subc.cc.u32 %r8163, %r8163, %r1624;
subc.u32 %r8164, %r8164, %r1625;

	// inline asm
	setp.gt.u32	%p842, %r14164, %r1625;
	@%p842 bra 	BB4_765;

	setp.lt.u32	%p843, %r14164, %r1625;
	@%p843 bra 	BB4_764;

	setp.gt.u32	%p844, %r14165, %r1624;
	@%p844 bra 	BB4_765;

	setp.lt.u32	%p845, %r14165, %r1624;
	@%p845 bra 	BB4_764;

	setp.gt.u32	%p846, %r14166, %r1623;
	@%p846 bra 	BB4_765;

	setp.lt.u32	%p847, %r14166, %r1623;
	@%p847 bra 	BB4_764;

	setp.gt.u32	%p848, %r14167, %r1622;
	@%p848 bra 	BB4_765;

	setp.lt.u32	%p849, %r14167, %r1622;
	@%p849 bra 	BB4_764;

	setp.gt.u32	%p850, %r14168, %r1621;
	@%p850 bra 	BB4_765;

	setp.lt.u32	%p851, %r14168, %r1621;
	@%p851 bra 	BB4_764;

	setp.gt.u32	%p852, %r14169, %r1620;
	@%p852 bra 	BB4_765;

	setp.lt.u32	%p853, %r14169, %r1620;
	@%p853 bra 	BB4_764;

	setp.gt.u32	%p854, %r14170, %r1619;
	@%p854 bra 	BB4_765;

	setp.lt.u32	%p855, %r14170, %r1619;
	@%p855 bra 	BB4_764;

	setp.gt.u32	%p856, %r14171, %r1618;
	@%p856 bra 	BB4_765;

	setp.lt.u32	%p857, %r14171, %r1618;
	@%p857 bra 	BB4_764;

	setp.gt.u32	%p858, %r14172, %r1617;
	@%p858 bra 	BB4_765;

	setp.lt.u32	%p859, %r14172, %r1617;
	@%p859 bra 	BB4_764;

	setp.gt.u32	%p860, %r14173, %r1616;
	@%p860 bra 	BB4_765;

	setp.lt.u32	%p861, %r14173, %r1616;
	@%p861 bra 	BB4_764;

	setp.gt.u32	%p862, %r14174, %r1615;
	@%p862 bra 	BB4_765;

	setp.ge.u32	%p863, %r14174, %r1615;
	setp.ge.u32	%p864, %r14175, %r1614;
	and.pred  	%p865, %p863, %p864;
	@%p865 bra 	BB4_765;

BB4_764:
	mov.u32 	%r8201, -21845;
	mov.u32 	%r8202, -1174470657;
	mov.u32 	%r8203, -1319895041;
	mov.u32 	%r8204, 514588670;
	mov.u32 	%r8205, -156174812;
	mov.u32 	%r8206, 1731252896;
	mov.u32 	%r8207, -209382721;
	mov.u32 	%r8208, 1685539716;
	mov.u32 	%r8209, 1129032919;
	mov.u32 	%r8210, 1260103606;
	mov.u32 	%r8211, 964683418;
	mov.u32 	%r8212, 436277738;
	// inline asm
	add.cc.u32 %r8153, %r8153, %r8201;
addc.cc.u32 %r8154, %r8154, %r8202;
addc.cc.u32 %r8155, %r8155, %r8203;
addc.cc.u32 %r8156, %r8156, %r8204;
addc.cc.u32 %r8157, %r8157, %r8205;
addc.cc.u32 %r8158, %r8158, %r8206;
addc.cc.u32 %r8159, %r8159, %r8207;
addc.cc.u32 %r8160, %r8160, %r8208;
addc.cc.u32 %r8161, %r8161, %r8209;
addc.cc.u32 %r8162, %r8162, %r8210;
addc.cc.u32 %r8163, %r8163, %r8211;
addc.u32 %r8164, %r8164, %r8212;

	// inline asm

BB4_765:
	shr.u32 	%r8225, %r8163, 31;
	shl.b32 	%r8226, %r8164, 1;
	or.b32  	%r14188, %r8225, %r8226;
	shr.u32 	%r8227, %r8162, 31;
	shl.b32 	%r8228, %r8163, 1;
	or.b32  	%r14189, %r8227, %r8228;
	shr.u32 	%r8229, %r8161, 31;
	shl.b32 	%r8230, %r8162, 1;
	or.b32  	%r14190, %r8229, %r8230;
	shr.u32 	%r8231, %r8160, 31;
	shl.b32 	%r8232, %r8161, 1;
	or.b32  	%r14191, %r8231, %r8232;
	shr.u32 	%r8233, %r8159, 31;
	shl.b32 	%r8234, %r8160, 1;
	or.b32  	%r14192, %r8233, %r8234;
	shr.u32 	%r8235, %r8158, 31;
	shl.b32 	%r8236, %r8159, 1;
	or.b32  	%r14193, %r8235, %r8236;
	shr.u32 	%r8237, %r8157, 31;
	shl.b32 	%r8238, %r8158, 1;
	or.b32  	%r14194, %r8237, %r8238;
	shr.u32 	%r8239, %r8156, 31;
	shl.b32 	%r8240, %r8157, 1;
	or.b32  	%r14195, %r8239, %r8240;
	shr.u32 	%r8241, %r8155, 31;
	shl.b32 	%r8242, %r8156, 1;
	or.b32  	%r14196, %r8241, %r8242;
	shr.u32 	%r8243, %r8154, 31;
	shl.b32 	%r8244, %r8155, 1;
	or.b32  	%r14197, %r8243, %r8244;
	shr.u32 	%r8245, %r8153, 31;
	shl.b32 	%r8246, %r8154, 1;
	or.b32  	%r14198, %r8245, %r8246;
	shl.b32 	%r14199, %r8153, 1;
	setp.gt.u32	%p866, %r14188, 436277738;
	@%p866 bra 	BB4_787;

	setp.lt.u32	%p867, %r14188, 436277738;
	@%p867 bra 	BB4_788;

	setp.gt.u32	%p868, %r14189, 964683418;
	@%p868 bra 	BB4_787;

	setp.lt.u32	%p869, %r14189, 964683418;
	@%p869 bra 	BB4_788;

	setp.gt.u32	%p870, %r14190, 1260103606;
	@%p870 bra 	BB4_787;

	setp.lt.u32	%p871, %r14190, 1260103606;
	@%p871 bra 	BB4_788;

	setp.gt.u32	%p872, %r14191, 1129032919;
	@%p872 bra 	BB4_787;

	setp.lt.u32	%p873, %r14191, 1129032919;
	@%p873 bra 	BB4_788;

	setp.gt.u32	%p874, %r14192, 1685539716;
	@%p874 bra 	BB4_787;

	setp.lt.u32	%p875, %r14192, 1685539716;
	@%p875 bra 	BB4_788;

	setp.gt.u32	%p876, %r14193, -209382721;
	@%p876 bra 	BB4_787;

	setp.lt.u32	%p877, %r14193, -209382721;
	@%p877 bra 	BB4_788;

	setp.gt.u32	%p878, %r14194, 1731252896;
	@%p878 bra 	BB4_787;

	setp.lt.u32	%p879, %r14194, 1731252896;
	@%p879 bra 	BB4_788;

	setp.gt.u32	%p880, %r14195, -156174812;
	@%p880 bra 	BB4_787;

	setp.lt.u32	%p881, %r14195, -156174812;
	@%p881 bra 	BB4_788;

	setp.gt.u32	%p882, %r14196, 514588670;
	@%p882 bra 	BB4_787;

	setp.lt.u32	%p883, %r14196, 514588670;
	@%p883 bra 	BB4_788;

	setp.gt.u32	%p884, %r14197, -1319895041;
	@%p884 bra 	BB4_787;

	setp.lt.u32	%p885, %r14197, -1319895041;
	@%p885 bra 	BB4_788;

	setp.gt.u32	%p886, %r14198, -1174470657;
	@%p886 bra 	BB4_787;

	setp.lt.u32	%p887, %r14198, -1174470657;
	setp.lt.u32	%p888, %r14199, -21845;
	or.pred  	%p889, %p887, %p888;
	@%p889 bra 	BB4_788;

BB4_787:
	mov.u32 	%r8259, -21845;
	mov.u32 	%r8260, -1174470657;
	mov.u32 	%r8261, -1319895041;
	mov.u32 	%r8262, 514588670;
	mov.u32 	%r8263, -156174812;
	mov.u32 	%r8264, 1731252896;
	mov.u32 	%r8265, -209382721;
	mov.u32 	%r8266, 1685539716;
	mov.u32 	%r8267, 1129032919;
	mov.u32 	%r8268, 1260103606;
	mov.u32 	%r8269, 964683418;
	mov.u32 	%r8270, 436277738;
	// inline asm
	sub.cc.u32 %r14199, %r14199, %r8259;
subc.cc.u32 %r14198, %r14198, %r8260;
subc.cc.u32 %r14197, %r14197, %r8261;
subc.cc.u32 %r14196, %r14196, %r8262;
subc.cc.u32 %r14195, %r14195, %r8263;
subc.cc.u32 %r14194, %r14194, %r8264;
subc.cc.u32 %r14193, %r14193, %r8265;
subc.cc.u32 %r14192, %r14192, %r8266;
subc.cc.u32 %r14191, %r14191, %r8267;
subc.cc.u32 %r14190, %r14190, %r8268;
subc.cc.u32 %r14189, %r14189, %r8269;
subc.u32 %r14188, %r14188, %r8270;

	// inline asm

BB4_788:
	shr.u32 	%r8283, %r1612, 31;
	shl.b32 	%r8284, %r1613, 1;
	or.b32  	%r8352, %r8283, %r8284;
	shr.u32 	%r8285, %r1611, 31;
	shl.b32 	%r8286, %r1612, 1;
	or.b32  	%r8351, %r8285, %r8286;
	shr.u32 	%r8287, %r1610, 31;
	shl.b32 	%r8288, %r1611, 1;
	or.b32  	%r8350, %r8287, %r8288;
	shr.u32 	%r8289, %r1609, 31;
	shl.b32 	%r8290, %r1610, 1;
	or.b32  	%r8349, %r8289, %r8290;
	shr.u32 	%r8291, %r1608, 31;
	shl.b32 	%r8292, %r1609, 1;
	or.b32  	%r8348, %r8291, %r8292;
	shr.u32 	%r8293, %r1607, 31;
	shl.b32 	%r8294, %r1608, 1;
	or.b32  	%r8347, %r8293, %r8294;
	shr.u32 	%r8295, %r1606, 31;
	shl.b32 	%r8296, %r1607, 1;
	or.b32  	%r8346, %r8295, %r8296;
	shr.u32 	%r8297, %r1605, 31;
	shl.b32 	%r8298, %r1606, 1;
	or.b32  	%r8345, %r8297, %r8298;
	shr.u32 	%r8299, %r1604, 31;
	shl.b32 	%r8300, %r1605, 1;
	or.b32  	%r8344, %r8299, %r8300;
	shr.u32 	%r8301, %r1603, 31;
	shl.b32 	%r8302, %r1604, 1;
	or.b32  	%r8343, %r8301, %r8302;
	shr.u32 	%r8303, %r1602, 31;
	shl.b32 	%r8304, %r1603, 1;
	or.b32  	%r8342, %r8303, %r8304;
	shl.b32 	%r8341, %r1602, 1;
	setp.gt.u32	%p890, %r8352, 436277738;
	@%p890 bra 	BB4_810;

	setp.lt.u32	%p891, %r8352, 436277738;
	@%p891 bra 	BB4_811;

	setp.gt.u32	%p892, %r8351, 964683418;
	@%p892 bra 	BB4_810;

	setp.lt.u32	%p893, %r8351, 964683418;
	@%p893 bra 	BB4_811;

	setp.gt.u32	%p894, %r8350, 1260103606;
	@%p894 bra 	BB4_810;

	setp.lt.u32	%p895, %r8350, 1260103606;
	@%p895 bra 	BB4_811;

	setp.gt.u32	%p896, %r8349, 1129032919;
	@%p896 bra 	BB4_810;

	setp.lt.u32	%p897, %r8349, 1129032919;
	@%p897 bra 	BB4_811;

	setp.gt.u32	%p898, %r8348, 1685539716;
	@%p898 bra 	BB4_810;

	setp.lt.u32	%p899, %r8348, 1685539716;
	@%p899 bra 	BB4_811;

	setp.gt.u32	%p900, %r8347, -209382721;
	@%p900 bra 	BB4_810;

	setp.lt.u32	%p901, %r8347, -209382721;
	@%p901 bra 	BB4_811;

	setp.gt.u32	%p902, %r8346, 1731252896;
	@%p902 bra 	BB4_810;

	setp.lt.u32	%p903, %r8346, 1731252896;
	@%p903 bra 	BB4_811;

	setp.gt.u32	%p904, %r8345, -156174812;
	@%p904 bra 	BB4_810;

	setp.lt.u32	%p905, %r8345, -156174812;
	@%p905 bra 	BB4_811;

	setp.gt.u32	%p906, %r8344, 514588670;
	@%p906 bra 	BB4_810;

	setp.lt.u32	%p907, %r8344, 514588670;
	@%p907 bra 	BB4_811;

	setp.gt.u32	%p908, %r8343, -1319895041;
	@%p908 bra 	BB4_810;

	setp.lt.u32	%p909, %r8343, -1319895041;
	@%p909 bra 	BB4_811;

	setp.gt.u32	%p910, %r8342, -1174470657;
	@%p910 bra 	BB4_810;

	setp.lt.u32	%p911, %r8342, -1174470657;
	setp.lt.u32	%p912, %r8341, -21845;
	or.pred  	%p913, %p911, %p912;
	@%p913 bra 	BB4_811;

BB4_810:
	mov.u32 	%r8317, -21845;
	mov.u32 	%r8318, -1174470657;
	mov.u32 	%r8319, -1319895041;
	mov.u32 	%r8320, 514588670;
	mov.u32 	%r8321, -156174812;
	mov.u32 	%r8322, 1731252896;
	mov.u32 	%r8323, -209382721;
	mov.u32 	%r8324, 1685539716;
	mov.u32 	%r8325, 1129032919;
	mov.u32 	%r8326, 1260103606;
	mov.u32 	%r8327, 964683418;
	mov.u32 	%r8328, 436277738;
	// inline asm
	sub.cc.u32 %r8341, %r8341, %r8317;
subc.cc.u32 %r8342, %r8342, %r8318;
subc.cc.u32 %r8343, %r8343, %r8319;
subc.cc.u32 %r8344, %r8344, %r8320;
subc.cc.u32 %r8345, %r8345, %r8321;
subc.cc.u32 %r8346, %r8346, %r8322;
subc.cc.u32 %r8347, %r8347, %r8323;
subc.cc.u32 %r8348, %r8348, %r8324;
subc.cc.u32 %r8349, %r8349, %r8325;
subc.cc.u32 %r8350, %r8350, %r8326;
subc.cc.u32 %r8351, %r8351, %r8327;
subc.u32 %r8352, %r8352, %r8328;

	// inline asm

BB4_811:
	// inline asm
	add.cc.u32 %r8341, %r8341, %r1602;
addc.cc.u32 %r8342, %r8342, %r1603;
addc.cc.u32 %r8343, %r8343, %r1604;
addc.cc.u32 %r8344, %r8344, %r1605;
addc.cc.u32 %r8345, %r8345, %r1606;
addc.cc.u32 %r8346, %r8346, %r1607;
addc.cc.u32 %r8347, %r8347, %r1608;
addc.cc.u32 %r8348, %r8348, %r1609;
addc.cc.u32 %r8349, %r8349, %r1610;
addc.cc.u32 %r8350, %r8350, %r1611;
addc.cc.u32 %r8351, %r8351, %r1612;
addc.u32 %r8352, %r8352, %r1613;

	// inline asm
	setp.gt.u32	%p914, %r8352, 436277738;
	@%p914 bra 	BB4_833;

	setp.lt.u32	%p915, %r8352, 436277738;
	@%p915 bra 	BB4_834;

	setp.gt.u32	%p916, %r8351, 964683418;
	@%p916 bra 	BB4_833;

	setp.lt.u32	%p917, %r8351, 964683418;
	@%p917 bra 	BB4_834;

	setp.gt.u32	%p918, %r8350, 1260103606;
	@%p918 bra 	BB4_833;

	setp.lt.u32	%p919, %r8350, 1260103606;
	@%p919 bra 	BB4_834;

	setp.gt.u32	%p920, %r8349, 1129032919;
	@%p920 bra 	BB4_833;

	setp.lt.u32	%p921, %r8349, 1129032919;
	@%p921 bra 	BB4_834;

	setp.gt.u32	%p922, %r8348, 1685539716;
	@%p922 bra 	BB4_833;

	setp.lt.u32	%p923, %r8348, 1685539716;
	@%p923 bra 	BB4_834;

	setp.gt.u32	%p924, %r8347, -209382721;
	@%p924 bra 	BB4_833;

	setp.lt.u32	%p925, %r8347, -209382721;
	@%p925 bra 	BB4_834;

	setp.gt.u32	%p926, %r8346, 1731252896;
	@%p926 bra 	BB4_833;

	setp.lt.u32	%p927, %r8346, 1731252896;
	@%p927 bra 	BB4_834;

	setp.gt.u32	%p928, %r8345, -156174812;
	@%p928 bra 	BB4_833;

	setp.lt.u32	%p929, %r8345, -156174812;
	@%p929 bra 	BB4_834;

	setp.gt.u32	%p930, %r8344, 514588670;
	@%p930 bra 	BB4_833;

	setp.lt.u32	%p931, %r8344, 514588670;
	@%p931 bra 	BB4_834;

	setp.gt.u32	%p932, %r8343, -1319895041;
	@%p932 bra 	BB4_833;

	setp.lt.u32	%p933, %r8343, -1319895041;
	@%p933 bra 	BB4_834;

	setp.gt.u32	%p934, %r8342, -1174470657;
	@%p934 bra 	BB4_833;

	setp.lt.u32	%p935, %r8342, -1174470657;
	setp.lt.u32	%p936, %r8341, -21845;
	or.pred  	%p937, %p935, %p936;
	@%p937 bra 	BB4_834;

BB4_833:
	mov.u32 	%r8389, -21845;
	mov.u32 	%r8390, -1174470657;
	mov.u32 	%r8391, -1319895041;
	mov.u32 	%r8392, 514588670;
	mov.u32 	%r8393, -156174812;
	mov.u32 	%r8394, 1731252896;
	mov.u32 	%r8395, -209382721;
	mov.u32 	%r8396, 1685539716;
	mov.u32 	%r8397, 1129032919;
	mov.u32 	%r8398, 1260103606;
	mov.u32 	%r8399, 964683418;
	mov.u32 	%r8400, 436277738;
	// inline asm
	sub.cc.u32 %r8341, %r8341, %r8389;
subc.cc.u32 %r8342, %r8342, %r8390;
subc.cc.u32 %r8343, %r8343, %r8391;
subc.cc.u32 %r8344, %r8344, %r8392;
subc.cc.u32 %r8345, %r8345, %r8393;
subc.cc.u32 %r8346, %r8346, %r8394;
subc.cc.u32 %r8347, %r8347, %r8395;
subc.cc.u32 %r8348, %r8348, %r8396;
subc.cc.u32 %r8349, %r8349, %r8397;
subc.cc.u32 %r8350, %r8350, %r8398;
subc.cc.u32 %r8351, %r8351, %r8399;
subc.u32 %r8352, %r8352, %r8400;

	// inline asm

BB4_834:
	// Callseq Start 26
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r8341;
	st.param.b32	[param0+4], %r8342;
	st.param.b32	[param0+8], %r8343;
	st.param.b32	[param0+12], %r8344;
	st.param.b32	[param0+16], %r8345;
	st.param.b32	[param0+20], %r8346;
	st.param.b32	[param0+24], %r8347;
	st.param.b32	[param0+28], %r8348;
	st.param.b32	[param0+32], %r8349;
	st.param.b32	[param0+36], %r8350;
	st.param.b32	[param0+40], %r8351;
	st.param.b32	[param0+44], %r8352;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r8341;
	st.param.b32	[param1+4], %r8342;
	st.param.b32	[param1+8], %r8343;
	st.param.b32	[param1+12], %r8344;
	st.param.b32	[param1+16], %r8345;
	st.param.b32	[param1+20], %r8346;
	st.param.b32	[param1+24], %r8347;
	st.param.b32	[param1+28], %r8348;
	st.param.b32	[param1+32], %r8349;
	st.param.b32	[param1+36], %r8350;
	st.param.b32	[param1+40], %r8351;
	st.param.b32	[param1+44], %r8352;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r1890, [retval0+0];
	ld.param.b32	%r1891, [retval0+4];
	ld.param.b32	%r1892, [retval0+8];
	ld.param.b32	%r1893, [retval0+12];
	ld.param.b32	%r1894, [retval0+16];
	ld.param.b32	%r1895, [retval0+20];
	ld.param.b32	%r1896, [retval0+24];
	ld.param.b32	%r1897, [retval0+28];
	ld.param.b32	%r1898, [retval0+32];
	ld.param.b32	%r1899, [retval0+36];
	ld.param.b32	%r1900, [retval0+40];
	ld.param.b32	%r1901, [retval0+44];
	
	//{
	}// Callseq End 26
	// Callseq Start 27
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r14487;
	st.param.b32	[param0+4], %r14486;
	st.param.b32	[param0+8], %r14485;
	st.param.b32	[param0+12], %r14484;
	st.param.b32	[param0+16], %r14483;
	st.param.b32	[param0+20], %r14482;
	st.param.b32	[param0+24], %r14481;
	st.param.b32	[param0+28], %r14480;
	st.param.b32	[param0+32], %r14479;
	st.param.b32	[param0+36], %r14478;
	st.param.b32	[param0+40], %r14477;
	st.param.b32	[param0+44], %r14476;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r14475;
	st.param.b32	[param1+4], %r14474;
	st.param.b32	[param1+8], %r14473;
	st.param.b32	[param1+12], %r14472;
	st.param.b32	[param1+16], %r14471;
	st.param.b32	[param1+20], %r14470;
	st.param.b32	[param1+24], %r14469;
	st.param.b32	[param1+28], %r14468;
	st.param.b32	[param1+32], %r14467;
	st.param.b32	[param1+36], %r14466;
	st.param.b32	[param1+40], %r14465;
	st.param.b32	[param1+44], %r14464;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r8413, [retval0+0];
	ld.param.b32	%r8414, [retval0+4];
	ld.param.b32	%r8415, [retval0+8];
	ld.param.b32	%r8416, [retval0+12];
	ld.param.b32	%r8417, [retval0+16];
	ld.param.b32	%r8418, [retval0+20];
	ld.param.b32	%r8419, [retval0+24];
	ld.param.b32	%r8420, [retval0+28];
	ld.param.b32	%r8421, [retval0+32];
	ld.param.b32	%r8422, [retval0+36];
	ld.param.b32	%r8423, [retval0+40];
	ld.param.b32	%r8424, [retval0+44];
	
	//{
	}// Callseq End 27
	shl.b32 	%r8425, %r8424, 1;
	shr.u32 	%r8426, %r8423, 31;
	or.b32  	%r14464, %r8426, %r8425;
	shl.b32 	%r8427, %r8423, 1;
	shr.u32 	%r8428, %r8422, 31;
	or.b32  	%r14465, %r8428, %r8427;
	shl.b32 	%r8429, %r8422, 1;
	shr.u32 	%r8430, %r8421, 31;
	or.b32  	%r14466, %r8430, %r8429;
	shl.b32 	%r8431, %r8421, 1;
	shr.u32 	%r8432, %r8420, 31;
	or.b32  	%r14467, %r8432, %r8431;
	shl.b32 	%r8433, %r8420, 1;
	shr.u32 	%r8434, %r8419, 31;
	or.b32  	%r14468, %r8434, %r8433;
	shl.b32 	%r8435, %r8419, 1;
	shr.u32 	%r8436, %r8418, 31;
	or.b32  	%r14469, %r8436, %r8435;
	shl.b32 	%r8437, %r8418, 1;
	shr.u32 	%r8438, %r8417, 31;
	or.b32  	%r14470, %r8438, %r8437;
	shl.b32 	%r8439, %r8417, 1;
	shr.u32 	%r8440, %r8416, 31;
	or.b32  	%r14471, %r8440, %r8439;
	shl.b32 	%r8441, %r8416, 1;
	shr.u32 	%r8442, %r8415, 31;
	or.b32  	%r14472, %r8442, %r8441;
	shl.b32 	%r8443, %r8415, 1;
	shr.u32 	%r8444, %r8414, 31;
	or.b32  	%r14473, %r8444, %r8443;
	shl.b32 	%r8445, %r8414, 1;
	shr.u32 	%r8446, %r8413, 31;
	or.b32  	%r14474, %r8446, %r8445;
	shl.b32 	%r14475, %r8413, 1;
	setp.gt.u32	%p938, %r14464, 436277738;
	@%p938 bra 	BB4_856;

	setp.lt.u32	%p939, %r14464, 436277738;
	@%p939 bra 	BB4_857;

	setp.gt.u32	%p940, %r14465, 964683418;
	@%p940 bra 	BB4_856;

	setp.lt.u32	%p941, %r14465, 964683418;
	@%p941 bra 	BB4_857;

	setp.gt.u32	%p942, %r14466, 1260103606;
	@%p942 bra 	BB4_856;

	setp.lt.u32	%p943, %r14466, 1260103606;
	@%p943 bra 	BB4_857;

	setp.gt.u32	%p944, %r14467, 1129032919;
	@%p944 bra 	BB4_856;

	setp.lt.u32	%p945, %r14467, 1129032919;
	@%p945 bra 	BB4_857;

	setp.gt.u32	%p946, %r14468, 1685539716;
	@%p946 bra 	BB4_856;

	setp.lt.u32	%p947, %r14468, 1685539716;
	@%p947 bra 	BB4_857;

	setp.gt.u32	%p948, %r14469, -209382721;
	@%p948 bra 	BB4_856;

	setp.lt.u32	%p949, %r14469, -209382721;
	@%p949 bra 	BB4_857;

	setp.gt.u32	%p950, %r14470, 1731252896;
	@%p950 bra 	BB4_856;

	setp.lt.u32	%p951, %r14470, 1731252896;
	@%p951 bra 	BB4_857;

	setp.gt.u32	%p952, %r14471, -156174812;
	@%p952 bra 	BB4_856;

	setp.lt.u32	%p953, %r14471, -156174812;
	@%p953 bra 	BB4_857;

	setp.gt.u32	%p954, %r14472, 514588670;
	@%p954 bra 	BB4_856;

	setp.lt.u32	%p955, %r14472, 514588670;
	@%p955 bra 	BB4_857;

	setp.gt.u32	%p956, %r14473, -1319895041;
	@%p956 bra 	BB4_856;

	setp.lt.u32	%p957, %r14473, -1319895041;
	@%p957 bra 	BB4_857;

	setp.gt.u32	%p958, %r14474, -1174470657;
	@%p958 bra 	BB4_856;

	setp.lt.u32	%p959, %r14474, -1174470657;
	setp.lt.u32	%p960, %r14475, -21845;
	or.pred  	%p961, %p959, %p960;
	@%p961 bra 	BB4_857;

BB4_856:
	mov.u32 	%r8459, -21845;
	mov.u32 	%r8460, -1174470657;
	mov.u32 	%r8461, -1319895041;
	mov.u32 	%r8462, 514588670;
	mov.u32 	%r8463, -156174812;
	mov.u32 	%r8464, 1731252896;
	mov.u32 	%r8465, -209382721;
	mov.u32 	%r8466, 1685539716;
	mov.u32 	%r8467, 1129032919;
	mov.u32 	%r8468, 1260103606;
	mov.u32 	%r8469, 964683418;
	mov.u32 	%r8470, 436277738;
	// inline asm
	sub.cc.u32 %r14475, %r14475, %r8459;
subc.cc.u32 %r14474, %r14474, %r8460;
subc.cc.u32 %r14473, %r14473, %r8461;
subc.cc.u32 %r14472, %r14472, %r8462;
subc.cc.u32 %r14471, %r14471, %r8463;
subc.cc.u32 %r14470, %r14470, %r8464;
subc.cc.u32 %r14469, %r14469, %r8465;
subc.cc.u32 %r14468, %r14468, %r8466;
subc.cc.u32 %r14467, %r14467, %r8467;
subc.cc.u32 %r14466, %r14466, %r8468;
subc.cc.u32 %r14465, %r14465, %r8469;
subc.u32 %r14464, %r14464, %r8470;

	// inline asm

BB4_857:
	mov.u32 	%r14247, %r1890;
	mov.u32 	%r14240, %r1897;
	mov.u32 	%r14245, %r1892;
	mov.u32 	%r14238, %r1899;
	mov.u32 	%r14243, %r1894;
	mov.u32 	%r14236, %r1901;
	mov.u32 	%r14241, %r1896;
	mov.u32 	%r14246, %r1891;
	mov.u32 	%r14239, %r1898;
	mov.u32 	%r14244, %r1893;
	mov.u32 	%r14237, %r1900;
	mov.u32 	%r14242, %r1895;
	// inline asm
	sub.cc.u32 %r14247, %r14247, %r14199;
subc.cc.u32 %r14246, %r14246, %r14198;
subc.cc.u32 %r14245, %r14245, %r14197;
subc.cc.u32 %r14244, %r14244, %r14196;
subc.cc.u32 %r14243, %r14243, %r14195;
subc.cc.u32 %r14242, %r14242, %r14194;
subc.cc.u32 %r14241, %r14241, %r14193;
subc.cc.u32 %r14240, %r14240, %r14192;
subc.cc.u32 %r14239, %r14239, %r14191;
subc.cc.u32 %r14238, %r14238, %r14190;
subc.cc.u32 %r14237, %r14237, %r14189;
subc.u32 %r14236, %r14236, %r14188;

	// inline asm
	setp.gt.u32	%p962, %r1901, %r14188;
	@%p962 bra 	BB4_880;

	setp.lt.u32	%p963, %r1901, %r14188;
	@%p963 bra 	BB4_879;

	setp.gt.u32	%p964, %r1900, %r14189;
	@%p964 bra 	BB4_880;

	setp.lt.u32	%p965, %r1900, %r14189;
	@%p965 bra 	BB4_879;

	setp.gt.u32	%p966, %r1899, %r14190;
	@%p966 bra 	BB4_880;

	setp.lt.u32	%p967, %r1899, %r14190;
	@%p967 bra 	BB4_879;

	setp.gt.u32	%p968, %r1898, %r14191;
	@%p968 bra 	BB4_880;

	setp.lt.u32	%p969, %r1898, %r14191;
	@%p969 bra 	BB4_879;

	setp.gt.u32	%p970, %r1897, %r14192;
	@%p970 bra 	BB4_880;

	setp.lt.u32	%p971, %r1897, %r14192;
	@%p971 bra 	BB4_879;

	setp.gt.u32	%p972, %r1896, %r14193;
	@%p972 bra 	BB4_880;

	setp.lt.u32	%p973, %r1896, %r14193;
	@%p973 bra 	BB4_879;

	setp.gt.u32	%p974, %r1895, %r14194;
	@%p974 bra 	BB4_880;

	setp.lt.u32	%p975, %r1895, %r14194;
	@%p975 bra 	BB4_879;

	setp.gt.u32	%p976, %r1894, %r14195;
	@%p976 bra 	BB4_880;

	setp.lt.u32	%p977, %r1894, %r14195;
	@%p977 bra 	BB4_879;

	setp.gt.u32	%p978, %r1893, %r14196;
	@%p978 bra 	BB4_880;

	setp.lt.u32	%p979, %r1893, %r14196;
	@%p979 bra 	BB4_879;

	setp.gt.u32	%p980, %r1892, %r14197;
	@%p980 bra 	BB4_880;

	setp.lt.u32	%p981, %r1892, %r14197;
	@%p981 bra 	BB4_879;

	setp.gt.u32	%p982, %r1891, %r14198;
	@%p982 bra 	BB4_880;

	setp.ge.u32	%p983, %r1891, %r14198;
	setp.ge.u32	%p984, %r1890, %r14199;
	and.pred  	%p985, %p983, %p984;
	@%p985 bra 	BB4_880;

BB4_879:
	mov.u32 	%r8531, -21845;
	mov.u32 	%r8532, -1174470657;
	mov.u32 	%r8533, -1319895041;
	mov.u32 	%r8534, 514588670;
	mov.u32 	%r8535, -156174812;
	mov.u32 	%r8536, 1731252896;
	mov.u32 	%r8537, -209382721;
	mov.u32 	%r8538, 1685539716;
	mov.u32 	%r8539, 1129032919;
	mov.u32 	%r8540, 1260103606;
	mov.u32 	%r8541, 964683418;
	mov.u32 	%r8542, 436277738;
	// inline asm
	add.cc.u32 %r14247, %r14247, %r8531;
addc.cc.u32 %r14246, %r14246, %r8532;
addc.cc.u32 %r14245, %r14245, %r8533;
addc.cc.u32 %r14244, %r14244, %r8534;
addc.cc.u32 %r14243, %r14243, %r8535;
addc.cc.u32 %r14242, %r14242, %r8536;
addc.cc.u32 %r14241, %r14241, %r8537;
addc.cc.u32 %r14240, %r14240, %r8538;
addc.cc.u32 %r14239, %r14239, %r8539;
addc.cc.u32 %r14238, %r14238, %r8540;
addc.cc.u32 %r14237, %r14237, %r8541;
addc.u32 %r14236, %r14236, %r8542;

	// inline asm

BB4_880:
	mov.u32 	%r14494, %r14242;
	mov.u32 	%r14489, %r14237;
	mov.u32 	%r14496, %r14244;
	mov.u32 	%r14491, %r14239;
	mov.u32 	%r14498, %r14246;
	mov.u32 	%r14493, %r14241;
	mov.u32 	%r14488, %r14236;
	mov.u32 	%r14495, %r14243;
	mov.u32 	%r14490, %r14238;
	mov.u32 	%r14497, %r14245;
	mov.u32 	%r14492, %r14240;
	mov.u32 	%r14499, %r14247;
	// inline asm
	sub.cc.u32 %r14499, %r14499, %r14199;
subc.cc.u32 %r14498, %r14498, %r14198;
subc.cc.u32 %r14497, %r14497, %r14197;
subc.cc.u32 %r14496, %r14496, %r14196;
subc.cc.u32 %r14495, %r14495, %r14195;
subc.cc.u32 %r14494, %r14494, %r14194;
subc.cc.u32 %r14493, %r14493, %r14193;
subc.cc.u32 %r14492, %r14492, %r14192;
subc.cc.u32 %r14491, %r14491, %r14191;
subc.cc.u32 %r14490, %r14490, %r14190;
subc.cc.u32 %r14489, %r14489, %r14189;
subc.u32 %r14488, %r14488, %r14188;

	// inline asm
	setp.gt.u32	%p986, %r14236, %r14188;
	@%p986 bra 	BB4_903;

	setp.lt.u32	%p987, %r14236, %r14188;
	@%p987 bra 	BB4_902;

	setp.gt.u32	%p988, %r14237, %r14189;
	@%p988 bra 	BB4_903;

	setp.lt.u32	%p989, %r14237, %r14189;
	@%p989 bra 	BB4_902;

	setp.gt.u32	%p990, %r14238, %r14190;
	@%p990 bra 	BB4_903;

	setp.lt.u32	%p991, %r14238, %r14190;
	@%p991 bra 	BB4_902;

	setp.gt.u32	%p992, %r14239, %r14191;
	@%p992 bra 	BB4_903;

	setp.lt.u32	%p993, %r14239, %r14191;
	@%p993 bra 	BB4_902;

	setp.gt.u32	%p994, %r14240, %r14192;
	@%p994 bra 	BB4_903;

	setp.lt.u32	%p995, %r14240, %r14192;
	@%p995 bra 	BB4_902;

	setp.gt.u32	%p996, %r14241, %r14193;
	@%p996 bra 	BB4_903;

	setp.lt.u32	%p997, %r14241, %r14193;
	@%p997 bra 	BB4_902;

	setp.gt.u32	%p998, %r14242, %r14194;
	@%p998 bra 	BB4_903;

	setp.lt.u32	%p999, %r14242, %r14194;
	@%p999 bra 	BB4_902;

	setp.gt.u32	%p1000, %r14243, %r14195;
	@%p1000 bra 	BB4_903;

	setp.lt.u32	%p1001, %r14243, %r14195;
	@%p1001 bra 	BB4_902;

	setp.gt.u32	%p1002, %r14244, %r14196;
	@%p1002 bra 	BB4_903;

	setp.lt.u32	%p1003, %r14244, %r14196;
	@%p1003 bra 	BB4_902;

	setp.gt.u32	%p1004, %r14245, %r14197;
	@%p1004 bra 	BB4_903;

	setp.lt.u32	%p1005, %r14245, %r14197;
	@%p1005 bra 	BB4_902;

	setp.gt.u32	%p1006, %r14246, %r14198;
	@%p1006 bra 	BB4_903;

	setp.ge.u32	%p1007, %r14246, %r14198;
	setp.ge.u32	%p1008, %r14247, %r14199;
	and.pred  	%p1009, %p1007, %p1008;
	@%p1009 bra 	BB4_903;

BB4_902:
	mov.u32 	%r8603, -21845;
	mov.u32 	%r8604, -1174470657;
	mov.u32 	%r8605, -1319895041;
	mov.u32 	%r8606, 514588670;
	mov.u32 	%r8607, -156174812;
	mov.u32 	%r8608, 1731252896;
	mov.u32 	%r8609, -209382721;
	mov.u32 	%r8610, 1685539716;
	mov.u32 	%r8611, 1129032919;
	mov.u32 	%r8612, 1260103606;
	mov.u32 	%r8613, 964683418;
	mov.u32 	%r8614, 436277738;
	// inline asm
	add.cc.u32 %r14499, %r14499, %r8603;
addc.cc.u32 %r14498, %r14498, %r8604;
addc.cc.u32 %r14497, %r14497, %r8605;
addc.cc.u32 %r14496, %r14496, %r8606;
addc.cc.u32 %r14495, %r14495, %r8607;
addc.cc.u32 %r14494, %r14494, %r8608;
addc.cc.u32 %r14493, %r14493, %r8609;
addc.cc.u32 %r14492, %r14492, %r8610;
addc.cc.u32 %r14491, %r14491, %r8611;
addc.cc.u32 %r14490, %r14490, %r8612;
addc.cc.u32 %r14489, %r14489, %r8613;
addc.u32 %r14488, %r14488, %r8614;

	// inline asm

BB4_903:
	shr.u32 	%r8627, %r1624, 31;
	shl.b32 	%r8628, %r1625, 1;
	or.b32  	%r14260, %r8627, %r8628;
	shr.u32 	%r8629, %r1623, 31;
	shl.b32 	%r8630, %r1624, 1;
	or.b32  	%r14261, %r8629, %r8630;
	shr.u32 	%r8631, %r1622, 31;
	shl.b32 	%r8632, %r1623, 1;
	or.b32  	%r14262, %r8631, %r8632;
	shr.u32 	%r8633, %r1621, 31;
	shl.b32 	%r8634, %r1622, 1;
	or.b32  	%r14263, %r8633, %r8634;
	shr.u32 	%r8635, %r1620, 31;
	shl.b32 	%r8636, %r1621, 1;
	or.b32  	%r14264, %r8635, %r8636;
	shr.u32 	%r8637, %r1619, 31;
	shl.b32 	%r8638, %r1620, 1;
	or.b32  	%r14265, %r8637, %r8638;
	shr.u32 	%r8639, %r1618, 31;
	shl.b32 	%r8640, %r1619, 1;
	or.b32  	%r14266, %r8639, %r8640;
	shr.u32 	%r8641, %r1617, 31;
	shl.b32 	%r8642, %r1618, 1;
	or.b32  	%r14267, %r8641, %r8642;
	shr.u32 	%r8643, %r1616, 31;
	shl.b32 	%r8644, %r1617, 1;
	or.b32  	%r14268, %r8643, %r8644;
	shr.u32 	%r8645, %r1615, 31;
	shl.b32 	%r8646, %r1616, 1;
	or.b32  	%r14269, %r8645, %r8646;
	shr.u32 	%r8647, %r1614, 31;
	shl.b32 	%r8648, %r1615, 1;
	or.b32  	%r14270, %r8647, %r8648;
	shl.b32 	%r14271, %r1614, 1;
	setp.gt.u32	%p1010, %r14260, 436277738;
	@%p1010 bra 	BB4_925;

	setp.lt.u32	%p1011, %r14260, 436277738;
	@%p1011 bra 	BB4_926;

	setp.gt.u32	%p1012, %r14261, 964683418;
	@%p1012 bra 	BB4_925;

	setp.lt.u32	%p1013, %r14261, 964683418;
	@%p1013 bra 	BB4_926;

	setp.gt.u32	%p1014, %r14262, 1260103606;
	@%p1014 bra 	BB4_925;

	setp.lt.u32	%p1015, %r14262, 1260103606;
	@%p1015 bra 	BB4_926;

	setp.gt.u32	%p1016, %r14263, 1129032919;
	@%p1016 bra 	BB4_925;

	setp.lt.u32	%p1017, %r14263, 1129032919;
	@%p1017 bra 	BB4_926;

	setp.gt.u32	%p1018, %r14264, 1685539716;
	@%p1018 bra 	BB4_925;

	setp.lt.u32	%p1019, %r14264, 1685539716;
	@%p1019 bra 	BB4_926;

	setp.gt.u32	%p1020, %r14265, -209382721;
	@%p1020 bra 	BB4_925;

	setp.lt.u32	%p1021, %r14265, -209382721;
	@%p1021 bra 	BB4_926;

	setp.gt.u32	%p1022, %r14266, 1731252896;
	@%p1022 bra 	BB4_925;

	setp.lt.u32	%p1023, %r14266, 1731252896;
	@%p1023 bra 	BB4_926;

	setp.gt.u32	%p1024, %r14267, -156174812;
	@%p1024 bra 	BB4_925;

	setp.lt.u32	%p1025, %r14267, -156174812;
	@%p1025 bra 	BB4_926;

	setp.gt.u32	%p1026, %r14268, 514588670;
	@%p1026 bra 	BB4_925;

	setp.lt.u32	%p1027, %r14268, 514588670;
	@%p1027 bra 	BB4_926;

	setp.gt.u32	%p1028, %r14269, -1319895041;
	@%p1028 bra 	BB4_925;

	setp.lt.u32	%p1029, %r14269, -1319895041;
	@%p1029 bra 	BB4_926;

	setp.gt.u32	%p1030, %r14270, -1174470657;
	@%p1030 bra 	BB4_925;

	setp.lt.u32	%p1031, %r14270, -1174470657;
	setp.lt.u32	%p1032, %r14271, -21845;
	or.pred  	%p1033, %p1031, %p1032;
	@%p1033 bra 	BB4_926;

BB4_925:
	mov.u32 	%r8661, -21845;
	mov.u32 	%r8662, -1174470657;
	mov.u32 	%r8663, -1319895041;
	mov.u32 	%r8664, 514588670;
	mov.u32 	%r8665, -156174812;
	mov.u32 	%r8666, 1731252896;
	mov.u32 	%r8667, -209382721;
	mov.u32 	%r8668, 1685539716;
	mov.u32 	%r8669, 1129032919;
	mov.u32 	%r8670, 1260103606;
	mov.u32 	%r8671, 964683418;
	mov.u32 	%r8672, 436277738;
	// inline asm
	sub.cc.u32 %r14271, %r14271, %r8661;
subc.cc.u32 %r14270, %r14270, %r8662;
subc.cc.u32 %r14269, %r14269, %r8663;
subc.cc.u32 %r14268, %r14268, %r8664;
subc.cc.u32 %r14267, %r14267, %r8665;
subc.cc.u32 %r14266, %r14266, %r8666;
subc.cc.u32 %r14265, %r14265, %r8667;
subc.cc.u32 %r14264, %r14264, %r8668;
subc.cc.u32 %r14263, %r14263, %r8669;
subc.cc.u32 %r14262, %r14262, %r8670;
subc.cc.u32 %r14261, %r14261, %r8671;
subc.u32 %r14260, %r14260, %r8672;

	// inline asm

BB4_926:
	shr.u32 	%r8685, %r14261, 31;
	shl.b32 	%r8686, %r14260, 1;
	or.b32  	%r14272, %r8685, %r8686;
	shr.u32 	%r8687, %r14262, 31;
	shl.b32 	%r8688, %r14261, 1;
	or.b32  	%r14273, %r8687, %r8688;
	shr.u32 	%r8689, %r14263, 31;
	shl.b32 	%r8690, %r14262, 1;
	or.b32  	%r14274, %r8689, %r8690;
	shr.u32 	%r8691, %r14264, 31;
	shl.b32 	%r8692, %r14263, 1;
	or.b32  	%r14275, %r8691, %r8692;
	shr.u32 	%r8693, %r14265, 31;
	shl.b32 	%r8694, %r14264, 1;
	or.b32  	%r14276, %r8693, %r8694;
	shr.u32 	%r8695, %r14266, 31;
	shl.b32 	%r8696, %r14265, 1;
	or.b32  	%r14277, %r8695, %r8696;
	shr.u32 	%r8697, %r14267, 31;
	shl.b32 	%r8698, %r14266, 1;
	or.b32  	%r14278, %r8697, %r8698;
	shr.u32 	%r8699, %r14268, 31;
	shl.b32 	%r8700, %r14267, 1;
	or.b32  	%r14279, %r8699, %r8700;
	shr.u32 	%r8701, %r14269, 31;
	shl.b32 	%r8702, %r14268, 1;
	or.b32  	%r14280, %r8701, %r8702;
	shr.u32 	%r8703, %r14270, 31;
	shl.b32 	%r8704, %r14269, 1;
	or.b32  	%r14281, %r8703, %r8704;
	shr.u32 	%r8705, %r14271, 31;
	shl.b32 	%r8706, %r14270, 1;
	or.b32  	%r14282, %r8705, %r8706;
	shl.b32 	%r14283, %r14271, 1;
	setp.gt.u32	%p1034, %r14272, 436277738;
	@%p1034 bra 	BB4_948;

	setp.lt.u32	%p1035, %r14272, 436277738;
	@%p1035 bra 	BB4_949;

	setp.gt.u32	%p1036, %r14273, 964683418;
	@%p1036 bra 	BB4_948;

	setp.lt.u32	%p1037, %r14273, 964683418;
	@%p1037 bra 	BB4_949;

	setp.gt.u32	%p1038, %r14274, 1260103606;
	@%p1038 bra 	BB4_948;

	setp.lt.u32	%p1039, %r14274, 1260103606;
	@%p1039 bra 	BB4_949;

	setp.gt.u32	%p1040, %r14275, 1129032919;
	@%p1040 bra 	BB4_948;

	setp.lt.u32	%p1041, %r14275, 1129032919;
	@%p1041 bra 	BB4_949;

	setp.gt.u32	%p1042, %r14276, 1685539716;
	@%p1042 bra 	BB4_948;

	setp.lt.u32	%p1043, %r14276, 1685539716;
	@%p1043 bra 	BB4_949;

	setp.gt.u32	%p1044, %r14277, -209382721;
	@%p1044 bra 	BB4_948;

	setp.lt.u32	%p1045, %r14277, -209382721;
	@%p1045 bra 	BB4_949;

	setp.gt.u32	%p1046, %r14278, 1731252896;
	@%p1046 bra 	BB4_948;

	setp.lt.u32	%p1047, %r14278, 1731252896;
	@%p1047 bra 	BB4_949;

	setp.gt.u32	%p1048, %r14279, -156174812;
	@%p1048 bra 	BB4_948;

	setp.lt.u32	%p1049, %r14279, -156174812;
	@%p1049 bra 	BB4_949;

	setp.gt.u32	%p1050, %r14280, 514588670;
	@%p1050 bra 	BB4_948;

	setp.lt.u32	%p1051, %r14280, 514588670;
	@%p1051 bra 	BB4_949;

	setp.gt.u32	%p1052, %r14281, -1319895041;
	@%p1052 bra 	BB4_948;

	setp.lt.u32	%p1053, %r14281, -1319895041;
	@%p1053 bra 	BB4_949;

	setp.gt.u32	%p1054, %r14282, -1174470657;
	@%p1054 bra 	BB4_948;

	setp.lt.u32	%p1055, %r14282, -1174470657;
	setp.lt.u32	%p1056, %r14283, -21845;
	or.pred  	%p1057, %p1055, %p1056;
	@%p1057 bra 	BB4_949;

BB4_948:
	mov.u32 	%r8719, -21845;
	mov.u32 	%r8720, -1174470657;
	mov.u32 	%r8721, -1319895041;
	mov.u32 	%r8722, 514588670;
	mov.u32 	%r8723, -156174812;
	mov.u32 	%r8724, 1731252896;
	mov.u32 	%r8725, -209382721;
	mov.u32 	%r8726, 1685539716;
	mov.u32 	%r8727, 1129032919;
	mov.u32 	%r8728, 1260103606;
	mov.u32 	%r8729, 964683418;
	mov.u32 	%r8730, 436277738;
	// inline asm
	sub.cc.u32 %r14283, %r14283, %r8719;
subc.cc.u32 %r14282, %r14282, %r8720;
subc.cc.u32 %r14281, %r14281, %r8721;
subc.cc.u32 %r14280, %r14280, %r8722;
subc.cc.u32 %r14279, %r14279, %r8723;
subc.cc.u32 %r14278, %r14278, %r8724;
subc.cc.u32 %r14277, %r14277, %r8725;
subc.cc.u32 %r14276, %r14276, %r8726;
subc.cc.u32 %r14275, %r14275, %r8727;
subc.cc.u32 %r14274, %r14274, %r8728;
subc.cc.u32 %r14273, %r14273, %r8729;
subc.u32 %r14272, %r14272, %r8730;

	// inline asm

BB4_949:
	shr.u32 	%r8743, %r14273, 31;
	shl.b32 	%r8744, %r14272, 1;
	or.b32  	%r14284, %r8743, %r8744;
	shr.u32 	%r8745, %r14274, 31;
	shl.b32 	%r8746, %r14273, 1;
	or.b32  	%r14285, %r8745, %r8746;
	shr.u32 	%r8747, %r14275, 31;
	shl.b32 	%r8748, %r14274, 1;
	or.b32  	%r14286, %r8747, %r8748;
	shr.u32 	%r8749, %r14276, 31;
	shl.b32 	%r8750, %r14275, 1;
	or.b32  	%r14287, %r8749, %r8750;
	shr.u32 	%r8751, %r14277, 31;
	shl.b32 	%r8752, %r14276, 1;
	or.b32  	%r14288, %r8751, %r8752;
	shr.u32 	%r8753, %r14278, 31;
	shl.b32 	%r8754, %r14277, 1;
	or.b32  	%r14289, %r8753, %r8754;
	shr.u32 	%r8755, %r14279, 31;
	shl.b32 	%r8756, %r14278, 1;
	or.b32  	%r14290, %r8755, %r8756;
	shr.u32 	%r8757, %r14280, 31;
	shl.b32 	%r8758, %r14279, 1;
	or.b32  	%r14291, %r8757, %r8758;
	shr.u32 	%r8759, %r14281, 31;
	shl.b32 	%r8760, %r14280, 1;
	or.b32  	%r14292, %r8759, %r8760;
	shr.u32 	%r8761, %r14282, 31;
	shl.b32 	%r8762, %r14281, 1;
	or.b32  	%r14293, %r8761, %r8762;
	shr.u32 	%r8763, %r14283, 31;
	shl.b32 	%r8764, %r14282, 1;
	or.b32  	%r14294, %r8763, %r8764;
	shl.b32 	%r14295, %r14283, 1;
	setp.gt.u32	%p1058, %r14284, 436277738;
	@%p1058 bra 	BB4_971;

	setp.lt.u32	%p1059, %r14284, 436277738;
	@%p1059 bra 	BB4_972;

	setp.gt.u32	%p1060, %r14285, 964683418;
	@%p1060 bra 	BB4_971;

	setp.lt.u32	%p1061, %r14285, 964683418;
	@%p1061 bra 	BB4_972;

	setp.gt.u32	%p1062, %r14286, 1260103606;
	@%p1062 bra 	BB4_971;

	setp.lt.u32	%p1063, %r14286, 1260103606;
	@%p1063 bra 	BB4_972;

	setp.gt.u32	%p1064, %r14287, 1129032919;
	@%p1064 bra 	BB4_971;

	setp.lt.u32	%p1065, %r14287, 1129032919;
	@%p1065 bra 	BB4_972;

	setp.gt.u32	%p1066, %r14288, 1685539716;
	@%p1066 bra 	BB4_971;

	setp.lt.u32	%p1067, %r14288, 1685539716;
	@%p1067 bra 	BB4_972;

	setp.gt.u32	%p1068, %r14289, -209382721;
	@%p1068 bra 	BB4_971;

	setp.lt.u32	%p1069, %r14289, -209382721;
	@%p1069 bra 	BB4_972;

	setp.gt.u32	%p1070, %r14290, 1731252896;
	@%p1070 bra 	BB4_971;

	setp.lt.u32	%p1071, %r14290, 1731252896;
	@%p1071 bra 	BB4_972;

	setp.gt.u32	%p1072, %r14291, -156174812;
	@%p1072 bra 	BB4_971;

	setp.lt.u32	%p1073, %r14291, -156174812;
	@%p1073 bra 	BB4_972;

	setp.gt.u32	%p1074, %r14292, 514588670;
	@%p1074 bra 	BB4_971;

	setp.lt.u32	%p1075, %r14292, 514588670;
	@%p1075 bra 	BB4_972;

	setp.gt.u32	%p1076, %r14293, -1319895041;
	@%p1076 bra 	BB4_971;

	setp.lt.u32	%p1077, %r14293, -1319895041;
	@%p1077 bra 	BB4_972;

	setp.gt.u32	%p1078, %r14294, -1174470657;
	@%p1078 bra 	BB4_971;

	setp.lt.u32	%p1079, %r14294, -1174470657;
	setp.lt.u32	%p1080, %r14295, -21845;
	or.pred  	%p1081, %p1079, %p1080;
	@%p1081 bra 	BB4_972;

BB4_971:
	mov.u32 	%r8777, -21845;
	mov.u32 	%r8778, -1174470657;
	mov.u32 	%r8779, -1319895041;
	mov.u32 	%r8780, 514588670;
	mov.u32 	%r8781, -156174812;
	mov.u32 	%r8782, 1731252896;
	mov.u32 	%r8783, -209382721;
	mov.u32 	%r8784, 1685539716;
	mov.u32 	%r8785, 1129032919;
	mov.u32 	%r8786, 1260103606;
	mov.u32 	%r8787, 964683418;
	mov.u32 	%r8788, 436277738;
	// inline asm
	sub.cc.u32 %r14295, %r14295, %r8777;
subc.cc.u32 %r14294, %r14294, %r8778;
subc.cc.u32 %r14293, %r14293, %r8779;
subc.cc.u32 %r14292, %r14292, %r8780;
subc.cc.u32 %r14291, %r14291, %r8781;
subc.cc.u32 %r14290, %r14290, %r8782;
subc.cc.u32 %r14289, %r14289, %r8783;
subc.cc.u32 %r14288, %r14288, %r8784;
subc.cc.u32 %r14287, %r14287, %r8785;
subc.cc.u32 %r14286, %r14286, %r8786;
subc.cc.u32 %r14285, %r14285, %r8787;
subc.u32 %r14284, %r14284, %r8788;

	// inline asm

BB4_972:
	mov.u32 	%r8806, %r14194;
	mov.u32 	%r8811, %r14189;
	mov.u32 	%r8804, %r14196;
	mov.u32 	%r8809, %r14191;
	mov.u32 	%r8802, %r14198;
	mov.u32 	%r8807, %r14193;
	mov.u32 	%r8812, %r14188;
	mov.u32 	%r8805, %r14195;
	mov.u32 	%r8810, %r14190;
	mov.u32 	%r8803, %r14197;
	mov.u32 	%r8808, %r14192;
	mov.u32 	%r8801, %r14199;
	// inline asm
	sub.cc.u32 %r8801, %r8801, %r14499;
subc.cc.u32 %r8802, %r8802, %r14498;
subc.cc.u32 %r8803, %r8803, %r14497;
subc.cc.u32 %r8804, %r8804, %r14496;
subc.cc.u32 %r8805, %r8805, %r14495;
subc.cc.u32 %r8806, %r8806, %r14494;
subc.cc.u32 %r8807, %r8807, %r14493;
subc.cc.u32 %r8808, %r8808, %r14492;
subc.cc.u32 %r8809, %r8809, %r14491;
subc.cc.u32 %r8810, %r8810, %r14490;
subc.cc.u32 %r8811, %r8811, %r14489;
subc.u32 %r8812, %r8812, %r14488;

	// inline asm
	setp.gt.u32	%p1082, %r14188, %r14488;
	@%p1082 bra 	BB4_995;

	setp.lt.u32	%p1083, %r14188, %r14488;
	@%p1083 bra 	BB4_994;

	setp.gt.u32	%p1084, %r14189, %r14489;
	@%p1084 bra 	BB4_995;

	setp.lt.u32	%p1085, %r14189, %r14489;
	@%p1085 bra 	BB4_994;

	setp.gt.u32	%p1086, %r14190, %r14490;
	@%p1086 bra 	BB4_995;

	setp.lt.u32	%p1087, %r14190, %r14490;
	@%p1087 bra 	BB4_994;

	setp.gt.u32	%p1088, %r14191, %r14491;
	@%p1088 bra 	BB4_995;

	setp.lt.u32	%p1089, %r14191, %r14491;
	@%p1089 bra 	BB4_994;

	setp.gt.u32	%p1090, %r14192, %r14492;
	@%p1090 bra 	BB4_995;

	setp.lt.u32	%p1091, %r14192, %r14492;
	@%p1091 bra 	BB4_994;

	setp.gt.u32	%p1092, %r14193, %r14493;
	@%p1092 bra 	BB4_995;

	setp.lt.u32	%p1093, %r14193, %r14493;
	@%p1093 bra 	BB4_994;

	setp.gt.u32	%p1094, %r14194, %r14494;
	@%p1094 bra 	BB4_995;

	setp.lt.u32	%p1095, %r14194, %r14494;
	@%p1095 bra 	BB4_994;

	setp.gt.u32	%p1096, %r14195, %r14495;
	@%p1096 bra 	BB4_995;

	setp.lt.u32	%p1097, %r14195, %r14495;
	@%p1097 bra 	BB4_994;

	setp.gt.u32	%p1098, %r14196, %r14496;
	@%p1098 bra 	BB4_995;

	setp.lt.u32	%p1099, %r14196, %r14496;
	@%p1099 bra 	BB4_994;

	setp.gt.u32	%p1100, %r14197, %r14497;
	@%p1100 bra 	BB4_995;

	setp.lt.u32	%p1101, %r14197, %r14497;
	@%p1101 bra 	BB4_994;

	setp.gt.u32	%p1102, %r14198, %r14498;
	@%p1102 bra 	BB4_995;

	setp.ge.u32	%p1103, %r14198, %r14498;
	setp.ge.u32	%p1104, %r14199, %r14499;
	and.pred  	%p1105, %p1103, %p1104;
	@%p1105 bra 	BB4_995;

BB4_994:
	mov.u32 	%r8849, -21845;
	mov.u32 	%r8850, -1174470657;
	mov.u32 	%r8851, -1319895041;
	mov.u32 	%r8852, 514588670;
	mov.u32 	%r8853, -156174812;
	mov.u32 	%r8854, 1731252896;
	mov.u32 	%r8855, -209382721;
	mov.u32 	%r8856, 1685539716;
	mov.u32 	%r8857, 1129032919;
	mov.u32 	%r8858, 1260103606;
	mov.u32 	%r8859, 964683418;
	mov.u32 	%r8860, 436277738;
	// inline asm
	add.cc.u32 %r8801, %r8801, %r8849;
addc.cc.u32 %r8802, %r8802, %r8850;
addc.cc.u32 %r8803, %r8803, %r8851;
addc.cc.u32 %r8804, %r8804, %r8852;
addc.cc.u32 %r8805, %r8805, %r8853;
addc.cc.u32 %r8806, %r8806, %r8854;
addc.cc.u32 %r8807, %r8807, %r8855;
addc.cc.u32 %r8808, %r8808, %r8856;
addc.cc.u32 %r8809, %r8809, %r8857;
addc.cc.u32 %r8810, %r8810, %r8858;
addc.cc.u32 %r8811, %r8811, %r8859;
addc.u32 %r8812, %r8812, %r8860;

	// inline asm

BB4_995:
	// Callseq Start 28
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r8801;
	st.param.b32	[param0+4], %r8802;
	st.param.b32	[param0+8], %r8803;
	st.param.b32	[param0+12], %r8804;
	st.param.b32	[param0+16], %r8805;
	st.param.b32	[param0+20], %r8806;
	st.param.b32	[param0+24], %r8807;
	st.param.b32	[param0+28], %r8808;
	st.param.b32	[param0+32], %r8809;
	st.param.b32	[param0+36], %r8810;
	st.param.b32	[param0+40], %r8811;
	st.param.b32	[param0+44], %r8812;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r8341;
	st.param.b32	[param1+4], %r8342;
	st.param.b32	[param1+8], %r8343;
	st.param.b32	[param1+12], %r8344;
	st.param.b32	[param1+16], %r8345;
	st.param.b32	[param1+20], %r8346;
	st.param.b32	[param1+24], %r8347;
	st.param.b32	[param1+28], %r8348;
	st.param.b32	[param1+32], %r8349;
	st.param.b32	[param1+36], %r8350;
	st.param.b32	[param1+40], %r8351;
	st.param.b32	[param1+44], %r8352;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r8897, [retval0+0];
	ld.param.b32	%r8898, [retval0+4];
	ld.param.b32	%r8899, [retval0+8];
	ld.param.b32	%r8900, [retval0+12];
	ld.param.b32	%r8901, [retval0+16];
	ld.param.b32	%r8902, [retval0+20];
	ld.param.b32	%r8903, [retval0+24];
	ld.param.b32	%r8904, [retval0+28];
	ld.param.b32	%r8905, [retval0+32];
	ld.param.b32	%r8906, [retval0+36];
	ld.param.b32	%r8907, [retval0+40];
	ld.param.b32	%r8908, [retval0+44];
	
	//{
	}// Callseq End 28
	mov.u32 	%r14482, %r8902;
	mov.u32 	%r14487, %r8897;
	mov.u32 	%r14480, %r8904;
	mov.u32 	%r14485, %r8899;
	mov.u32 	%r14478, %r8906;
	mov.u32 	%r14483, %r8901;
	mov.u32 	%r14476, %r8908;
	mov.u32 	%r14481, %r8903;
	mov.u32 	%r14486, %r8898;
	mov.u32 	%r14479, %r8905;
	mov.u32 	%r14484, %r8900;
	mov.u32 	%r14477, %r8907;
	// inline asm
	sub.cc.u32 %r14487, %r14487, %r14295;
subc.cc.u32 %r14486, %r14486, %r14294;
subc.cc.u32 %r14485, %r14485, %r14293;
subc.cc.u32 %r14484, %r14484, %r14292;
subc.cc.u32 %r14483, %r14483, %r14291;
subc.cc.u32 %r14482, %r14482, %r14290;
subc.cc.u32 %r14481, %r14481, %r14289;
subc.cc.u32 %r14480, %r14480, %r14288;
subc.cc.u32 %r14479, %r14479, %r14287;
subc.cc.u32 %r14478, %r14478, %r14286;
subc.cc.u32 %r14477, %r14477, %r14285;
subc.u32 %r14476, %r14476, %r14284;

	// inline asm
	setp.gt.u32	%p1106, %r8908, %r14284;
	@%p1106 bra 	BB4_1340;

	setp.lt.u32	%p1107, %r8908, %r14284;
	@%p1107 bra 	BB4_1017;

	setp.gt.u32	%p1108, %r8907, %r14285;
	@%p1108 bra 	BB4_1340;

	setp.lt.u32	%p1109, %r8907, %r14285;
	@%p1109 bra 	BB4_1017;

	setp.gt.u32	%p1110, %r8906, %r14286;
	@%p1110 bra 	BB4_1340;

	setp.lt.u32	%p1111, %r8906, %r14286;
	@%p1111 bra 	BB4_1017;

	setp.gt.u32	%p1112, %r8905, %r14287;
	@%p1112 bra 	BB4_1340;

	setp.lt.u32	%p1113, %r8905, %r14287;
	@%p1113 bra 	BB4_1017;

	setp.gt.u32	%p1114, %r8904, %r14288;
	@%p1114 bra 	BB4_1340;

	setp.lt.u32	%p1115, %r8904, %r14288;
	@%p1115 bra 	BB4_1017;

	setp.gt.u32	%p1116, %r8903, %r14289;
	@%p1116 bra 	BB4_1340;

	setp.lt.u32	%p1117, %r8903, %r14289;
	@%p1117 bra 	BB4_1017;

	setp.gt.u32	%p1118, %r8902, %r14290;
	@%p1118 bra 	BB4_1340;

	setp.lt.u32	%p1119, %r8902, %r14290;
	@%p1119 bra 	BB4_1017;

	setp.gt.u32	%p1120, %r8901, %r14291;
	@%p1120 bra 	BB4_1340;

	setp.lt.u32	%p1121, %r8901, %r14291;
	@%p1121 bra 	BB4_1017;

	setp.gt.u32	%p1122, %r8900, %r14292;
	@%p1122 bra 	BB4_1340;

	setp.lt.u32	%p1123, %r8900, %r14292;
	@%p1123 bra 	BB4_1017;

	setp.gt.u32	%p1124, %r8899, %r14293;
	@%p1124 bra 	BB4_1340;

	setp.lt.u32	%p1125, %r8899, %r14293;
	@%p1125 bra 	BB4_1017;

	setp.gt.u32	%p1126, %r8898, %r14294;
	@%p1126 bra 	BB4_1340;

	setp.ge.u32	%p1127, %r8898, %r14294;
	setp.ge.u32	%p1128, %r8897, %r14295;
	and.pred  	%p1129, %p1127, %p1128;
	@%p1129 bra 	BB4_1340;

BB4_1017:
	mov.u32 	%r8921, -21845;
	mov.u32 	%r8922, -1174470657;
	mov.u32 	%r8923, -1319895041;
	mov.u32 	%r8924, 514588670;
	mov.u32 	%r8925, -156174812;
	mov.u32 	%r8926, 1731252896;
	mov.u32 	%r8927, -209382721;
	mov.u32 	%r8928, 1685539716;
	mov.u32 	%r8929, 1129032919;
	mov.u32 	%r8930, 1260103606;
	mov.u32 	%r8931, 964683418;
	mov.u32 	%r8932, 436277738;
	// inline asm
	add.cc.u32 %r14487, %r14487, %r8921;
addc.cc.u32 %r14486, %r14486, %r8922;
addc.cc.u32 %r14485, %r14485, %r8923;
addc.cc.u32 %r14484, %r14484, %r8924;
addc.cc.u32 %r14483, %r14483, %r8925;
addc.cc.u32 %r14482, %r14482, %r8926;
addc.cc.u32 %r14481, %r14481, %r8927;
addc.cc.u32 %r14480, %r14480, %r8928;
addc.cc.u32 %r14479, %r14479, %r8929;
addc.cc.u32 %r14478, %r14478, %r8930;
addc.cc.u32 %r14477, %r14477, %r8931;
addc.u32 %r14476, %r14476, %r8932;

	// inline asm
	bra.uni 	BB4_1340;

BB4_37:
	// Callseq Start 4
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r14116;
	st.param.b32	[param0+4], %r14117;
	st.param.b32	[param0+8], %r14118;
	st.param.b32	[param0+12], %r14119;
	st.param.b32	[param0+16], %r14120;
	st.param.b32	[param0+20], %r14121;
	st.param.b32	[param0+24], %r14122;
	st.param.b32	[param0+28], %r14123;
	st.param.b32	[param0+32], %r14124;
	st.param.b32	[param0+36], %r14125;
	st.param.b32	[param0+40], %r14126;
	st.param.b32	[param0+44], %r14127;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r14116;
	st.param.b32	[param1+4], %r14117;
	st.param.b32	[param1+8], %r14118;
	st.param.b32	[param1+12], %r14119;
	st.param.b32	[param1+16], %r14120;
	st.param.b32	[param1+20], %r14121;
	st.param.b32	[param1+24], %r14122;
	st.param.b32	[param1+28], %r14123;
	st.param.b32	[param1+32], %r14124;
	st.param.b32	[param1+36], %r14125;
	st.param.b32	[param1+40], %r14126;
	st.param.b32	[param1+44], %r14127;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r174, [retval0+0];
	ld.param.b32	%r175, [retval0+4];
	ld.param.b32	%r176, [retval0+8];
	ld.param.b32	%r177, [retval0+12];
	ld.param.b32	%r178, [retval0+16];
	ld.param.b32	%r179, [retval0+20];
	ld.param.b32	%r180, [retval0+24];
	ld.param.b32	%r181, [retval0+28];
	ld.param.b32	%r182, [retval0+32];
	ld.param.b32	%r183, [retval0+36];
	ld.param.b32	%r184, [retval0+40];
	ld.param.b32	%r185, [retval0+44];
	
	//{
	}// Callseq End 4
	// Callseq Start 5
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r14128;
	st.param.b32	[param0+4], %r14129;
	st.param.b32	[param0+8], %r14130;
	st.param.b32	[param0+12], %r14131;
	st.param.b32	[param0+16], %r14132;
	st.param.b32	[param0+20], %r14133;
	st.param.b32	[param0+24], %r14134;
	st.param.b32	[param0+28], %r14135;
	st.param.b32	[param0+32], %r14136;
	st.param.b32	[param0+36], %r14137;
	st.param.b32	[param0+40], %r14138;
	st.param.b32	[param0+44], %r14139;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r14128;
	st.param.b32	[param1+4], %r14129;
	st.param.b32	[param1+8], %r14130;
	st.param.b32	[param1+12], %r14131;
	st.param.b32	[param1+16], %r14132;
	st.param.b32	[param1+20], %r14133;
	st.param.b32	[param1+24], %r14134;
	st.param.b32	[param1+28], %r14135;
	st.param.b32	[param1+32], %r14136;
	st.param.b32	[param1+36], %r14137;
	st.param.b32	[param1+40], %r14138;
	st.param.b32	[param1+44], %r14139;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r6098, [retval0+0];
	ld.param.b32	%r6099, [retval0+4];
	ld.param.b32	%r6100, [retval0+8];
	ld.param.b32	%r6101, [retval0+12];
	ld.param.b32	%r6102, [retval0+16];
	ld.param.b32	%r6103, [retval0+20];
	ld.param.b32	%r6104, [retval0+24];
	ld.param.b32	%r6105, [retval0+28];
	ld.param.b32	%r6106, [retval0+32];
	ld.param.b32	%r6107, [retval0+36];
	ld.param.b32	%r6108, [retval0+40];
	ld.param.b32	%r6109, [retval0+44];
	
	//{
	}// Callseq End 5
	// Callseq Start 6
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r6098;
	st.param.b32	[param0+4], %r6099;
	st.param.b32	[param0+8], %r6100;
	st.param.b32	[param0+12], %r6101;
	st.param.b32	[param0+16], %r6102;
	st.param.b32	[param0+20], %r6103;
	st.param.b32	[param0+24], %r6104;
	st.param.b32	[param0+28], %r6105;
	st.param.b32	[param0+32], %r6106;
	st.param.b32	[param0+36], %r6107;
	st.param.b32	[param0+40], %r6108;
	st.param.b32	[param0+44], %r6109;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r6098;
	st.param.b32	[param1+4], %r6099;
	st.param.b32	[param1+8], %r6100;
	st.param.b32	[param1+12], %r6101;
	st.param.b32	[param1+16], %r6102;
	st.param.b32	[param1+20], %r6103;
	st.param.b32	[param1+24], %r6104;
	st.param.b32	[param1+28], %r6105;
	st.param.b32	[param1+32], %r6106;
	st.param.b32	[param1+36], %r6107;
	st.param.b32	[param1+40], %r6108;
	st.param.b32	[param1+44], %r6109;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r186, [retval0+0];
	ld.param.b32	%r187, [retval0+4];
	ld.param.b32	%r188, [retval0+8];
	ld.param.b32	%r189, [retval0+12];
	ld.param.b32	%r190, [retval0+16];
	ld.param.b32	%r191, [retval0+20];
	ld.param.b32	%r192, [retval0+24];
	ld.param.b32	%r193, [retval0+28];
	ld.param.b32	%r194, [retval0+32];
	ld.param.b32	%r195, [retval0+36];
	ld.param.b32	%r196, [retval0+40];
	ld.param.b32	%r197, [retval0+44];
	
	//{
	}// Callseq End 6
	// inline asm
	add.cc.u32 %r14116, %r14116, %r6098;
addc.cc.u32 %r14117, %r14117, %r6099;
addc.cc.u32 %r14118, %r14118, %r6100;
addc.cc.u32 %r14119, %r14119, %r6101;
addc.cc.u32 %r14120, %r14120, %r6102;
addc.cc.u32 %r14121, %r14121, %r6103;
addc.cc.u32 %r14122, %r14122, %r6104;
addc.cc.u32 %r14123, %r14123, %r6105;
addc.cc.u32 %r14124, %r14124, %r6106;
addc.cc.u32 %r14125, %r14125, %r6107;
addc.cc.u32 %r14126, %r14126, %r6108;
addc.u32 %r14127, %r14127, %r6109;

	// inline asm
	setp.gt.u32	%p73, %r14127, 436277738;
	@%p73 bra 	BB4_59;

	setp.lt.u32	%p74, %r14127, 436277738;
	@%p74 bra 	BB4_60;

	setp.gt.u32	%p75, %r14126, 964683418;
	@%p75 bra 	BB4_59;

	setp.lt.u32	%p76, %r14126, 964683418;
	@%p76 bra 	BB4_60;

	setp.gt.u32	%p77, %r14125, 1260103606;
	@%p77 bra 	BB4_59;

	setp.lt.u32	%p78, %r14125, 1260103606;
	@%p78 bra 	BB4_60;

	setp.gt.u32	%p79, %r14124, 1129032919;
	@%p79 bra 	BB4_59;

	setp.lt.u32	%p80, %r14124, 1129032919;
	@%p80 bra 	BB4_60;

	setp.gt.u32	%p81, %r14123, 1685539716;
	@%p81 bra 	BB4_59;

	setp.lt.u32	%p82, %r14123, 1685539716;
	@%p82 bra 	BB4_60;

	setp.gt.u32	%p83, %r14122, -209382721;
	@%p83 bra 	BB4_59;

	setp.lt.u32	%p84, %r14122, -209382721;
	@%p84 bra 	BB4_60;

	setp.gt.u32	%p85, %r14121, 1731252896;
	@%p85 bra 	BB4_59;

	setp.lt.u32	%p86, %r14121, 1731252896;
	@%p86 bra 	BB4_60;

	setp.gt.u32	%p87, %r14120, -156174812;
	@%p87 bra 	BB4_59;

	setp.lt.u32	%p88, %r14120, -156174812;
	@%p88 bra 	BB4_60;

	setp.gt.u32	%p89, %r14119, 514588670;
	@%p89 bra 	BB4_59;

	setp.lt.u32	%p90, %r14119, 514588670;
	@%p90 bra 	BB4_60;

	setp.gt.u32	%p91, %r14118, -1319895041;
	@%p91 bra 	BB4_59;

	setp.lt.u32	%p92, %r14118, -1319895041;
	@%p92 bra 	BB4_60;

	setp.gt.u32	%p93, %r14117, -1174470657;
	@%p93 bra 	BB4_59;

	setp.lt.u32	%p94, %r14117, -1174470657;
	setp.lt.u32	%p95, %r14116, -21845;
	or.pred  	%p96, %p94, %p95;
	@%p96 bra 	BB4_60;

BB4_59:
	mov.u32 	%r6134, -21845;
	mov.u32 	%r6135, -1174470657;
	mov.u32 	%r6136, -1319895041;
	mov.u32 	%r6137, 514588670;
	mov.u32 	%r6138, -156174812;
	mov.u32 	%r6139, 1731252896;
	mov.u32 	%r6140, -209382721;
	mov.u32 	%r6141, 1685539716;
	mov.u32 	%r6142, 1129032919;
	mov.u32 	%r6143, 1260103606;
	mov.u32 	%r6144, 964683418;
	mov.u32 	%r6145, 436277738;
	// inline asm
	sub.cc.u32 %r14116, %r14116, %r6134;
subc.cc.u32 %r14117, %r14117, %r6135;
subc.cc.u32 %r14118, %r14118, %r6136;
subc.cc.u32 %r14119, %r14119, %r6137;
subc.cc.u32 %r14120, %r14120, %r6138;
subc.cc.u32 %r14121, %r14121, %r6139;
subc.cc.u32 %r14122, %r14122, %r6140;
subc.cc.u32 %r14123, %r14123, %r6141;
subc.cc.u32 %r14124, %r14124, %r6142;
subc.cc.u32 %r14125, %r14125, %r6143;
subc.cc.u32 %r14126, %r14126, %r6144;
subc.u32 %r14127, %r14127, %r6145;

	// inline asm

BB4_60:
	// Callseq Start 7
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r14116;
	st.param.b32	[param0+4], %r14117;
	st.param.b32	[param0+8], %r14118;
	st.param.b32	[param0+12], %r14119;
	st.param.b32	[param0+16], %r14120;
	st.param.b32	[param0+20], %r14121;
	st.param.b32	[param0+24], %r14122;
	st.param.b32	[param0+28], %r14123;
	st.param.b32	[param0+32], %r14124;
	st.param.b32	[param0+36], %r14125;
	st.param.b32	[param0+40], %r14126;
	st.param.b32	[param0+44], %r14127;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r14116;
	st.param.b32	[param1+4], %r14117;
	st.param.b32	[param1+8], %r14118;
	st.param.b32	[param1+12], %r14119;
	st.param.b32	[param1+16], %r14120;
	st.param.b32	[param1+20], %r14121;
	st.param.b32	[param1+24], %r14122;
	st.param.b32	[param1+28], %r14123;
	st.param.b32	[param1+32], %r14124;
	st.param.b32	[param1+36], %r14125;
	st.param.b32	[param1+40], %r14126;
	st.param.b32	[param1+44], %r14127;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r6182, [retval0+0];
	ld.param.b32	%r6183, [retval0+4];
	ld.param.b32	%r6184, [retval0+8];
	ld.param.b32	%r6185, [retval0+12];
	ld.param.b32	%r6186, [retval0+16];
	ld.param.b32	%r6187, [retval0+20];
	ld.param.b32	%r6188, [retval0+24];
	ld.param.b32	%r6189, [retval0+28];
	ld.param.b32	%r6190, [retval0+32];
	ld.param.b32	%r6191, [retval0+36];
	ld.param.b32	%r6192, [retval0+40];
	ld.param.b32	%r6193, [retval0+44];
	
	//{
	}// Callseq End 7
	mov.u32 	%r13819, %r6190;
	mov.u32 	%r13824, %r6185;
	mov.u32 	%r13817, %r6192;
	mov.u32 	%r13822, %r6187;
	mov.u32 	%r13827, %r6182;
	mov.u32 	%r13820, %r6189;
	mov.u32 	%r13825, %r6184;
	mov.u32 	%r13818, %r6191;
	mov.u32 	%r13823, %r6186;
	mov.u32 	%r13816, %r6193;
	mov.u32 	%r13821, %r6188;
	mov.u32 	%r13826, %r6183;
	// inline asm
	sub.cc.u32 %r13827, %r13827, %r174;
subc.cc.u32 %r13826, %r13826, %r175;
subc.cc.u32 %r13825, %r13825, %r176;
subc.cc.u32 %r13824, %r13824, %r177;
subc.cc.u32 %r13823, %r13823, %r178;
subc.cc.u32 %r13822, %r13822, %r179;
subc.cc.u32 %r13821, %r13821, %r180;
subc.cc.u32 %r13820, %r13820, %r181;
subc.cc.u32 %r13819, %r13819, %r182;
subc.cc.u32 %r13818, %r13818, %r183;
subc.cc.u32 %r13817, %r13817, %r184;
subc.u32 %r13816, %r13816, %r185;

	// inline asm
	setp.gt.u32	%p97, %r6193, %r185;
	@%p97 bra 	BB4_83;

	setp.lt.u32	%p98, %r6193, %r185;
	@%p98 bra 	BB4_82;

	setp.gt.u32	%p99, %r6192, %r184;
	@%p99 bra 	BB4_83;

	setp.lt.u32	%p100, %r6192, %r184;
	@%p100 bra 	BB4_82;

	setp.gt.u32	%p101, %r6191, %r183;
	@%p101 bra 	BB4_83;

	setp.lt.u32	%p102, %r6191, %r183;
	@%p102 bra 	BB4_82;

	setp.gt.u32	%p103, %r6190, %r182;
	@%p103 bra 	BB4_83;

	setp.lt.u32	%p104, %r6190, %r182;
	@%p104 bra 	BB4_82;

	setp.gt.u32	%p105, %r6189, %r181;
	@%p105 bra 	BB4_83;

	setp.lt.u32	%p106, %r6189, %r181;
	@%p106 bra 	BB4_82;

	setp.gt.u32	%p107, %r6188, %r180;
	@%p107 bra 	BB4_83;

	setp.lt.u32	%p108, %r6188, %r180;
	@%p108 bra 	BB4_82;

	setp.gt.u32	%p109, %r6187, %r179;
	@%p109 bra 	BB4_83;

	setp.lt.u32	%p110, %r6187, %r179;
	@%p110 bra 	BB4_82;

	setp.gt.u32	%p111, %r6186, %r178;
	@%p111 bra 	BB4_83;

	setp.lt.u32	%p112, %r6186, %r178;
	@%p112 bra 	BB4_82;

	setp.gt.u32	%p113, %r6185, %r177;
	@%p113 bra 	BB4_83;

	setp.lt.u32	%p114, %r6185, %r177;
	@%p114 bra 	BB4_82;

	setp.gt.u32	%p115, %r6184, %r176;
	@%p115 bra 	BB4_83;

	setp.lt.u32	%p116, %r6184, %r176;
	@%p116 bra 	BB4_82;

	setp.gt.u32	%p117, %r6183, %r175;
	@%p117 bra 	BB4_83;

	setp.ge.u32	%p118, %r6183, %r175;
	setp.ge.u32	%p119, %r6182, %r174;
	and.pred  	%p120, %p118, %p119;
	@%p120 bra 	BB4_83;

BB4_82:
	mov.u32 	%r6206, -21845;
	mov.u32 	%r6207, -1174470657;
	mov.u32 	%r6208, -1319895041;
	mov.u32 	%r6209, 514588670;
	mov.u32 	%r6210, -156174812;
	mov.u32 	%r6211, 1731252896;
	mov.u32 	%r6212, -209382721;
	mov.u32 	%r6213, 1685539716;
	mov.u32 	%r6214, 1129032919;
	mov.u32 	%r6215, 1260103606;
	mov.u32 	%r6216, 964683418;
	mov.u32 	%r6217, 436277738;
	// inline asm
	add.cc.u32 %r13827, %r13827, %r6206;
addc.cc.u32 %r13826, %r13826, %r6207;
addc.cc.u32 %r13825, %r13825, %r6208;
addc.cc.u32 %r13824, %r13824, %r6209;
addc.cc.u32 %r13823, %r13823, %r6210;
addc.cc.u32 %r13822, %r13822, %r6211;
addc.cc.u32 %r13821, %r13821, %r6212;
addc.cc.u32 %r13820, %r13820, %r6213;
addc.cc.u32 %r13819, %r13819, %r6214;
addc.cc.u32 %r13818, %r13818, %r6215;
addc.cc.u32 %r13817, %r13817, %r6216;
addc.u32 %r13816, %r13816, %r6217;

	// inline asm

BB4_83:
	mov.u32 	%r6234, %r13823;
	mov.u32 	%r6239, %r13818;
	mov.u32 	%r6232, %r13825;
	mov.u32 	%r6237, %r13820;
	mov.u32 	%r6230, %r13827;
	mov.u32 	%r6235, %r13822;
	mov.u32 	%r6240, %r13817;
	mov.u32 	%r6233, %r13824;
	mov.u32 	%r6238, %r13819;
	mov.u32 	%r6231, %r13826;
	mov.u32 	%r6236, %r13821;
	mov.u32 	%r6241, %r13816;
	// inline asm
	sub.cc.u32 %r6230, %r6230, %r186;
subc.cc.u32 %r6231, %r6231, %r187;
subc.cc.u32 %r6232, %r6232, %r188;
subc.cc.u32 %r6233, %r6233, %r189;
subc.cc.u32 %r6234, %r6234, %r190;
subc.cc.u32 %r6235, %r6235, %r191;
subc.cc.u32 %r6236, %r6236, %r192;
subc.cc.u32 %r6237, %r6237, %r193;
subc.cc.u32 %r6238, %r6238, %r194;
subc.cc.u32 %r6239, %r6239, %r195;
subc.cc.u32 %r6240, %r6240, %r196;
subc.u32 %r6241, %r6241, %r197;

	// inline asm
	setp.gt.u32	%p121, %r13816, %r197;
	@%p121 bra 	BB4_106;

	setp.lt.u32	%p122, %r13816, %r197;
	@%p122 bra 	BB4_105;

	setp.gt.u32	%p123, %r13817, %r196;
	@%p123 bra 	BB4_106;

	setp.lt.u32	%p124, %r13817, %r196;
	@%p124 bra 	BB4_105;

	setp.gt.u32	%p125, %r13818, %r195;
	@%p125 bra 	BB4_106;

	setp.lt.u32	%p126, %r13818, %r195;
	@%p126 bra 	BB4_105;

	setp.gt.u32	%p127, %r13819, %r194;
	@%p127 bra 	BB4_106;

	setp.lt.u32	%p128, %r13819, %r194;
	@%p128 bra 	BB4_105;

	setp.gt.u32	%p129, %r13820, %r193;
	@%p129 bra 	BB4_106;

	setp.lt.u32	%p130, %r13820, %r193;
	@%p130 bra 	BB4_105;

	setp.gt.u32	%p131, %r13821, %r192;
	@%p131 bra 	BB4_106;

	setp.lt.u32	%p132, %r13821, %r192;
	@%p132 bra 	BB4_105;

	setp.gt.u32	%p133, %r13822, %r191;
	@%p133 bra 	BB4_106;

	setp.lt.u32	%p134, %r13822, %r191;
	@%p134 bra 	BB4_105;

	setp.gt.u32	%p135, %r13823, %r190;
	@%p135 bra 	BB4_106;

	setp.lt.u32	%p136, %r13823, %r190;
	@%p136 bra 	BB4_105;

	setp.gt.u32	%p137, %r13824, %r189;
	@%p137 bra 	BB4_106;

	setp.lt.u32	%p138, %r13824, %r189;
	@%p138 bra 	BB4_105;

	setp.gt.u32	%p139, %r13825, %r188;
	@%p139 bra 	BB4_106;

	setp.lt.u32	%p140, %r13825, %r188;
	@%p140 bra 	BB4_105;

	setp.gt.u32	%p141, %r13826, %r187;
	@%p141 bra 	BB4_106;

	setp.ge.u32	%p142, %r13826, %r187;
	setp.ge.u32	%p143, %r13827, %r186;
	and.pred  	%p144, %p142, %p143;
	@%p144 bra 	BB4_106;

BB4_105:
	mov.u32 	%r6278, -21845;
	mov.u32 	%r6279, -1174470657;
	mov.u32 	%r6280, -1319895041;
	mov.u32 	%r6281, 514588670;
	mov.u32 	%r6282, -156174812;
	mov.u32 	%r6283, 1731252896;
	mov.u32 	%r6284, -209382721;
	mov.u32 	%r6285, 1685539716;
	mov.u32 	%r6286, 1129032919;
	mov.u32 	%r6287, 1260103606;
	mov.u32 	%r6288, 964683418;
	mov.u32 	%r6289, 436277738;
	// inline asm
	add.cc.u32 %r6230, %r6230, %r6278;
addc.cc.u32 %r6231, %r6231, %r6279;
addc.cc.u32 %r6232, %r6232, %r6280;
addc.cc.u32 %r6233, %r6233, %r6281;
addc.cc.u32 %r6234, %r6234, %r6282;
addc.cc.u32 %r6235, %r6235, %r6283;
addc.cc.u32 %r6236, %r6236, %r6284;
addc.cc.u32 %r6237, %r6237, %r6285;
addc.cc.u32 %r6238, %r6238, %r6286;
addc.cc.u32 %r6239, %r6239, %r6287;
addc.cc.u32 %r6240, %r6240, %r6288;
addc.u32 %r6241, %r6241, %r6289;

	// inline asm

BB4_106:
	shr.u32 	%r6302, %r6240, 31;
	shl.b32 	%r6303, %r6241, 1;
	or.b32  	%r13840, %r6302, %r6303;
	shr.u32 	%r6304, %r6239, 31;
	shl.b32 	%r6305, %r6240, 1;
	or.b32  	%r13841, %r6304, %r6305;
	shr.u32 	%r6306, %r6238, 31;
	shl.b32 	%r6307, %r6239, 1;
	or.b32  	%r13842, %r6306, %r6307;
	shr.u32 	%r6308, %r6237, 31;
	shl.b32 	%r6309, %r6238, 1;
	or.b32  	%r13843, %r6308, %r6309;
	shr.u32 	%r6310, %r6236, 31;
	shl.b32 	%r6311, %r6237, 1;
	or.b32  	%r13844, %r6310, %r6311;
	shr.u32 	%r6312, %r6235, 31;
	shl.b32 	%r6313, %r6236, 1;
	or.b32  	%r13845, %r6312, %r6313;
	shr.u32 	%r6314, %r6234, 31;
	shl.b32 	%r6315, %r6235, 1;
	or.b32  	%r13846, %r6314, %r6315;
	shr.u32 	%r6316, %r6233, 31;
	shl.b32 	%r6317, %r6234, 1;
	or.b32  	%r13847, %r6316, %r6317;
	shr.u32 	%r6318, %r6232, 31;
	shl.b32 	%r6319, %r6233, 1;
	or.b32  	%r13848, %r6318, %r6319;
	shr.u32 	%r6320, %r6231, 31;
	shl.b32 	%r6321, %r6232, 1;
	or.b32  	%r13849, %r6320, %r6321;
	shr.u32 	%r6322, %r6230, 31;
	shl.b32 	%r6323, %r6231, 1;
	or.b32  	%r13850, %r6322, %r6323;
	shl.b32 	%r13851, %r6230, 1;
	setp.gt.u32	%p145, %r13840, 436277738;
	@%p145 bra 	BB4_128;

	setp.lt.u32	%p146, %r13840, 436277738;
	@%p146 bra 	BB4_129;

	setp.gt.u32	%p147, %r13841, 964683418;
	@%p147 bra 	BB4_128;

	setp.lt.u32	%p148, %r13841, 964683418;
	@%p148 bra 	BB4_129;

	setp.gt.u32	%p149, %r13842, 1260103606;
	@%p149 bra 	BB4_128;

	setp.lt.u32	%p150, %r13842, 1260103606;
	@%p150 bra 	BB4_129;

	setp.gt.u32	%p151, %r13843, 1129032919;
	@%p151 bra 	BB4_128;

	setp.lt.u32	%p152, %r13843, 1129032919;
	@%p152 bra 	BB4_129;

	setp.gt.u32	%p153, %r13844, 1685539716;
	@%p153 bra 	BB4_128;

	setp.lt.u32	%p154, %r13844, 1685539716;
	@%p154 bra 	BB4_129;

	setp.gt.u32	%p155, %r13845, -209382721;
	@%p155 bra 	BB4_128;

	setp.lt.u32	%p156, %r13845, -209382721;
	@%p156 bra 	BB4_129;

	setp.gt.u32	%p157, %r13846, 1731252896;
	@%p157 bra 	BB4_128;

	setp.lt.u32	%p158, %r13846, 1731252896;
	@%p158 bra 	BB4_129;

	setp.gt.u32	%p159, %r13847, -156174812;
	@%p159 bra 	BB4_128;

	setp.lt.u32	%p160, %r13847, -156174812;
	@%p160 bra 	BB4_129;

	setp.gt.u32	%p161, %r13848, 514588670;
	@%p161 bra 	BB4_128;

	setp.lt.u32	%p162, %r13848, 514588670;
	@%p162 bra 	BB4_129;

	setp.gt.u32	%p163, %r13849, -1319895041;
	@%p163 bra 	BB4_128;

	setp.lt.u32	%p164, %r13849, -1319895041;
	@%p164 bra 	BB4_129;

	setp.gt.u32	%p165, %r13850, -1174470657;
	@%p165 bra 	BB4_128;

	setp.lt.u32	%p166, %r13850, -1174470657;
	setp.lt.u32	%p167, %r13851, -21845;
	or.pred  	%p168, %p166, %p167;
	@%p168 bra 	BB4_129;

BB4_128:
	mov.u32 	%r6336, -21845;
	mov.u32 	%r6337, -1174470657;
	mov.u32 	%r6338, -1319895041;
	mov.u32 	%r6339, 514588670;
	mov.u32 	%r6340, -156174812;
	mov.u32 	%r6341, 1731252896;
	mov.u32 	%r6342, -209382721;
	mov.u32 	%r6343, 1685539716;
	mov.u32 	%r6344, 1129032919;
	mov.u32 	%r6345, 1260103606;
	mov.u32 	%r6346, 964683418;
	mov.u32 	%r6347, 436277738;
	// inline asm
	sub.cc.u32 %r13851, %r13851, %r6336;
subc.cc.u32 %r13850, %r13850, %r6337;
subc.cc.u32 %r13849, %r13849, %r6338;
subc.cc.u32 %r13848, %r13848, %r6339;
subc.cc.u32 %r13847, %r13847, %r6340;
subc.cc.u32 %r13846, %r13846, %r6341;
subc.cc.u32 %r13845, %r13845, %r6342;
subc.cc.u32 %r13844, %r13844, %r6343;
subc.cc.u32 %r13843, %r13843, %r6344;
subc.cc.u32 %r13842, %r13842, %r6345;
subc.cc.u32 %r13841, %r13841, %r6346;
subc.u32 %r13840, %r13840, %r6347;

	// inline asm

BB4_129:
	shr.u32 	%r6360, %r184, 31;
	shl.b32 	%r6361, %r185, 1;
	or.b32  	%r6429, %r6360, %r6361;
	shr.u32 	%r6362, %r183, 31;
	shl.b32 	%r6363, %r184, 1;
	or.b32  	%r6428, %r6362, %r6363;
	shr.u32 	%r6364, %r182, 31;
	shl.b32 	%r6365, %r183, 1;
	or.b32  	%r6427, %r6364, %r6365;
	shr.u32 	%r6366, %r181, 31;
	shl.b32 	%r6367, %r182, 1;
	or.b32  	%r6426, %r6366, %r6367;
	shr.u32 	%r6368, %r180, 31;
	shl.b32 	%r6369, %r181, 1;
	or.b32  	%r6425, %r6368, %r6369;
	shr.u32 	%r6370, %r179, 31;
	shl.b32 	%r6371, %r180, 1;
	or.b32  	%r6424, %r6370, %r6371;
	shr.u32 	%r6372, %r178, 31;
	shl.b32 	%r6373, %r179, 1;
	or.b32  	%r6423, %r6372, %r6373;
	shr.u32 	%r6374, %r177, 31;
	shl.b32 	%r6375, %r178, 1;
	or.b32  	%r6422, %r6374, %r6375;
	shr.u32 	%r6376, %r176, 31;
	shl.b32 	%r6377, %r177, 1;
	or.b32  	%r6421, %r6376, %r6377;
	shr.u32 	%r6378, %r175, 31;
	shl.b32 	%r6379, %r176, 1;
	or.b32  	%r6420, %r6378, %r6379;
	shr.u32 	%r6380, %r174, 31;
	shl.b32 	%r6381, %r175, 1;
	or.b32  	%r6419, %r6380, %r6381;
	shl.b32 	%r6418, %r174, 1;
	setp.gt.u32	%p169, %r6429, 436277738;
	@%p169 bra 	BB4_151;

	setp.lt.u32	%p170, %r6429, 436277738;
	@%p170 bra 	BB4_152;

	setp.gt.u32	%p171, %r6428, 964683418;
	@%p171 bra 	BB4_151;

	setp.lt.u32	%p172, %r6428, 964683418;
	@%p172 bra 	BB4_152;

	setp.gt.u32	%p173, %r6427, 1260103606;
	@%p173 bra 	BB4_151;

	setp.lt.u32	%p174, %r6427, 1260103606;
	@%p174 bra 	BB4_152;

	setp.gt.u32	%p175, %r6426, 1129032919;
	@%p175 bra 	BB4_151;

	setp.lt.u32	%p176, %r6426, 1129032919;
	@%p176 bra 	BB4_152;

	setp.gt.u32	%p177, %r6425, 1685539716;
	@%p177 bra 	BB4_151;

	setp.lt.u32	%p178, %r6425, 1685539716;
	@%p178 bra 	BB4_152;

	setp.gt.u32	%p179, %r6424, -209382721;
	@%p179 bra 	BB4_151;

	setp.lt.u32	%p180, %r6424, -209382721;
	@%p180 bra 	BB4_152;

	setp.gt.u32	%p181, %r6423, 1731252896;
	@%p181 bra 	BB4_151;

	setp.lt.u32	%p182, %r6423, 1731252896;
	@%p182 bra 	BB4_152;

	setp.gt.u32	%p183, %r6422, -156174812;
	@%p183 bra 	BB4_151;

	setp.lt.u32	%p184, %r6422, -156174812;
	@%p184 bra 	BB4_152;

	setp.gt.u32	%p185, %r6421, 514588670;
	@%p185 bra 	BB4_151;

	setp.lt.u32	%p186, %r6421, 514588670;
	@%p186 bra 	BB4_152;

	setp.gt.u32	%p187, %r6420, -1319895041;
	@%p187 bra 	BB4_151;

	setp.lt.u32	%p188, %r6420, -1319895041;
	@%p188 bra 	BB4_152;

	setp.gt.u32	%p189, %r6419, -1174470657;
	@%p189 bra 	BB4_151;

	setp.lt.u32	%p190, %r6419, -1174470657;
	setp.lt.u32	%p191, %r6418, -21845;
	or.pred  	%p192, %p190, %p191;
	@%p192 bra 	BB4_152;

BB4_151:
	mov.u32 	%r6394, -21845;
	mov.u32 	%r6395, -1174470657;
	mov.u32 	%r6396, -1319895041;
	mov.u32 	%r6397, 514588670;
	mov.u32 	%r6398, -156174812;
	mov.u32 	%r6399, 1731252896;
	mov.u32 	%r6400, -209382721;
	mov.u32 	%r6401, 1685539716;
	mov.u32 	%r6402, 1129032919;
	mov.u32 	%r6403, 1260103606;
	mov.u32 	%r6404, 964683418;
	mov.u32 	%r6405, 436277738;
	// inline asm
	sub.cc.u32 %r6418, %r6418, %r6394;
subc.cc.u32 %r6419, %r6419, %r6395;
subc.cc.u32 %r6420, %r6420, %r6396;
subc.cc.u32 %r6421, %r6421, %r6397;
subc.cc.u32 %r6422, %r6422, %r6398;
subc.cc.u32 %r6423, %r6423, %r6399;
subc.cc.u32 %r6424, %r6424, %r6400;
subc.cc.u32 %r6425, %r6425, %r6401;
subc.cc.u32 %r6426, %r6426, %r6402;
subc.cc.u32 %r6427, %r6427, %r6403;
subc.cc.u32 %r6428, %r6428, %r6404;
subc.u32 %r6429, %r6429, %r6405;

	// inline asm

BB4_152:
	// inline asm
	add.cc.u32 %r6418, %r6418, %r174;
addc.cc.u32 %r6419, %r6419, %r175;
addc.cc.u32 %r6420, %r6420, %r176;
addc.cc.u32 %r6421, %r6421, %r177;
addc.cc.u32 %r6422, %r6422, %r178;
addc.cc.u32 %r6423, %r6423, %r179;
addc.cc.u32 %r6424, %r6424, %r180;
addc.cc.u32 %r6425, %r6425, %r181;
addc.cc.u32 %r6426, %r6426, %r182;
addc.cc.u32 %r6427, %r6427, %r183;
addc.cc.u32 %r6428, %r6428, %r184;
addc.u32 %r6429, %r6429, %r185;

	// inline asm
	setp.gt.u32	%p193, %r6429, 436277738;
	@%p193 bra 	BB4_174;

	setp.lt.u32	%p194, %r6429, 436277738;
	@%p194 bra 	BB4_175;

	setp.gt.u32	%p195, %r6428, 964683418;
	@%p195 bra 	BB4_174;

	setp.lt.u32	%p196, %r6428, 964683418;
	@%p196 bra 	BB4_175;

	setp.gt.u32	%p197, %r6427, 1260103606;
	@%p197 bra 	BB4_174;

	setp.lt.u32	%p198, %r6427, 1260103606;
	@%p198 bra 	BB4_175;

	setp.gt.u32	%p199, %r6426, 1129032919;
	@%p199 bra 	BB4_174;

	setp.lt.u32	%p200, %r6426, 1129032919;
	@%p200 bra 	BB4_175;

	setp.gt.u32	%p201, %r6425, 1685539716;
	@%p201 bra 	BB4_174;

	setp.lt.u32	%p202, %r6425, 1685539716;
	@%p202 bra 	BB4_175;

	setp.gt.u32	%p203, %r6424, -209382721;
	@%p203 bra 	BB4_174;

	setp.lt.u32	%p204, %r6424, -209382721;
	@%p204 bra 	BB4_175;

	setp.gt.u32	%p205, %r6423, 1731252896;
	@%p205 bra 	BB4_174;

	setp.lt.u32	%p206, %r6423, 1731252896;
	@%p206 bra 	BB4_175;

	setp.gt.u32	%p207, %r6422, -156174812;
	@%p207 bra 	BB4_174;

	setp.lt.u32	%p208, %r6422, -156174812;
	@%p208 bra 	BB4_175;

	setp.gt.u32	%p209, %r6421, 514588670;
	@%p209 bra 	BB4_174;

	setp.lt.u32	%p210, %r6421, 514588670;
	@%p210 bra 	BB4_175;

	setp.gt.u32	%p211, %r6420, -1319895041;
	@%p211 bra 	BB4_174;

	setp.lt.u32	%p212, %r6420, -1319895041;
	@%p212 bra 	BB4_175;

	setp.gt.u32	%p213, %r6419, -1174470657;
	@%p213 bra 	BB4_174;

	setp.lt.u32	%p214, %r6419, -1174470657;
	setp.lt.u32	%p215, %r6418, -21845;
	or.pred  	%p216, %p214, %p215;
	@%p216 bra 	BB4_175;

BB4_174:
	mov.u32 	%r6466, -21845;
	mov.u32 	%r6467, -1174470657;
	mov.u32 	%r6468, -1319895041;
	mov.u32 	%r6469, 514588670;
	mov.u32 	%r6470, -156174812;
	mov.u32 	%r6471, 1731252896;
	mov.u32 	%r6472, -209382721;
	mov.u32 	%r6473, 1685539716;
	mov.u32 	%r6474, 1129032919;
	mov.u32 	%r6475, 1260103606;
	mov.u32 	%r6476, 964683418;
	mov.u32 	%r6477, 436277738;
	// inline asm
	sub.cc.u32 %r6418, %r6418, %r6466;
subc.cc.u32 %r6419, %r6419, %r6467;
subc.cc.u32 %r6420, %r6420, %r6468;
subc.cc.u32 %r6421, %r6421, %r6469;
subc.cc.u32 %r6422, %r6422, %r6470;
subc.cc.u32 %r6423, %r6423, %r6471;
subc.cc.u32 %r6424, %r6424, %r6472;
subc.cc.u32 %r6425, %r6425, %r6473;
subc.cc.u32 %r6426, %r6426, %r6474;
subc.cc.u32 %r6427, %r6427, %r6475;
subc.cc.u32 %r6428, %r6428, %r6476;
subc.u32 %r6429, %r6429, %r6477;

	// inline asm

BB4_175:
	// Callseq Start 8
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r6418;
	st.param.b32	[param0+4], %r6419;
	st.param.b32	[param0+8], %r6420;
	st.param.b32	[param0+12], %r6421;
	st.param.b32	[param0+16], %r6422;
	st.param.b32	[param0+20], %r6423;
	st.param.b32	[param0+24], %r6424;
	st.param.b32	[param0+28], %r6425;
	st.param.b32	[param0+32], %r6426;
	st.param.b32	[param0+36], %r6427;
	st.param.b32	[param0+40], %r6428;
	st.param.b32	[param0+44], %r6429;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r6418;
	st.param.b32	[param1+4], %r6419;
	st.param.b32	[param1+8], %r6420;
	st.param.b32	[param1+12], %r6421;
	st.param.b32	[param1+16], %r6422;
	st.param.b32	[param1+20], %r6423;
	st.param.b32	[param1+24], %r6424;
	st.param.b32	[param1+28], %r6425;
	st.param.b32	[param1+32], %r6426;
	st.param.b32	[param1+36], %r6427;
	st.param.b32	[param1+40], %r6428;
	st.param.b32	[param1+44], %r6429;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r462, [retval0+0];
	ld.param.b32	%r463, [retval0+4];
	ld.param.b32	%r464, [retval0+8];
	ld.param.b32	%r465, [retval0+12];
	ld.param.b32	%r466, [retval0+16];
	ld.param.b32	%r467, [retval0+20];
	ld.param.b32	%r468, [retval0+24];
	ld.param.b32	%r469, [retval0+28];
	ld.param.b32	%r470, [retval0+32];
	ld.param.b32	%r471, [retval0+36];
	ld.param.b32	%r472, [retval0+40];
	ld.param.b32	%r473, [retval0+44];
	
	//{
	}// Callseq End 8
	// Callseq Start 9
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r14128;
	st.param.b32	[param0+4], %r14129;
	st.param.b32	[param0+8], %r14130;
	st.param.b32	[param0+12], %r14131;
	st.param.b32	[param0+16], %r14132;
	st.param.b32	[param0+20], %r14133;
	st.param.b32	[param0+24], %r14134;
	st.param.b32	[param0+28], %r14135;
	st.param.b32	[param0+32], %r14136;
	st.param.b32	[param0+36], %r14137;
	st.param.b32	[param0+40], %r14138;
	st.param.b32	[param0+44], %r14139;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r14140;
	st.param.b32	[param1+4], %r14141;
	st.param.b32	[param1+8], %r14142;
	st.param.b32	[param1+12], %r14143;
	st.param.b32	[param1+16], %r14144;
	st.param.b32	[param1+20], %r14145;
	st.param.b32	[param1+24], %r14146;
	st.param.b32	[param1+28], %r14147;
	st.param.b32	[param1+32], %r14148;
	st.param.b32	[param1+36], %r14149;
	st.param.b32	[param1+40], %r14150;
	st.param.b32	[param1+44], %r14151;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r6490, [retval0+0];
	ld.param.b32	%r6491, [retval0+4];
	ld.param.b32	%r6492, [retval0+8];
	ld.param.b32	%r6493, [retval0+12];
	ld.param.b32	%r6494, [retval0+16];
	ld.param.b32	%r6495, [retval0+20];
	ld.param.b32	%r6496, [retval0+24];
	ld.param.b32	%r6497, [retval0+28];
	ld.param.b32	%r6498, [retval0+32];
	ld.param.b32	%r6499, [retval0+36];
	ld.param.b32	%r6500, [retval0+40];
	ld.param.b32	%r6501, [retval0+44];
	
	//{
	}// Callseq End 9
	shl.b32 	%r6502, %r6501, 1;
	shr.u32 	%r6503, %r6500, 31;
	or.b32  	%r14151, %r6503, %r6502;
	shl.b32 	%r6504, %r6500, 1;
	shr.u32 	%r6505, %r6499, 31;
	or.b32  	%r14150, %r6505, %r6504;
	shl.b32 	%r6506, %r6499, 1;
	shr.u32 	%r6507, %r6498, 31;
	or.b32  	%r14149, %r6507, %r6506;
	shl.b32 	%r6508, %r6498, 1;
	shr.u32 	%r6509, %r6497, 31;
	or.b32  	%r14148, %r6509, %r6508;
	shl.b32 	%r6510, %r6497, 1;
	shr.u32 	%r6511, %r6496, 31;
	or.b32  	%r14147, %r6511, %r6510;
	shl.b32 	%r6512, %r6496, 1;
	shr.u32 	%r6513, %r6495, 31;
	or.b32  	%r14146, %r6513, %r6512;
	shl.b32 	%r6514, %r6495, 1;
	shr.u32 	%r6515, %r6494, 31;
	or.b32  	%r14145, %r6515, %r6514;
	shl.b32 	%r6516, %r6494, 1;
	shr.u32 	%r6517, %r6493, 31;
	or.b32  	%r14144, %r6517, %r6516;
	shl.b32 	%r6518, %r6493, 1;
	shr.u32 	%r6519, %r6492, 31;
	or.b32  	%r14143, %r6519, %r6518;
	shl.b32 	%r6520, %r6492, 1;
	shr.u32 	%r6521, %r6491, 31;
	or.b32  	%r14142, %r6521, %r6520;
	shl.b32 	%r6522, %r6491, 1;
	shr.u32 	%r6523, %r6490, 31;
	or.b32  	%r14141, %r6523, %r6522;
	shl.b32 	%r14140, %r6490, 1;
	setp.gt.u32	%p217, %r14151, 436277738;
	@%p217 bra 	BB4_197;

	setp.lt.u32	%p218, %r14151, 436277738;
	@%p218 bra 	BB4_198;

	setp.gt.u32	%p219, %r14150, 964683418;
	@%p219 bra 	BB4_197;

	setp.lt.u32	%p220, %r14150, 964683418;
	@%p220 bra 	BB4_198;

	setp.gt.u32	%p221, %r14149, 1260103606;
	@%p221 bra 	BB4_197;

	setp.lt.u32	%p222, %r14149, 1260103606;
	@%p222 bra 	BB4_198;

	setp.gt.u32	%p223, %r14148, 1129032919;
	@%p223 bra 	BB4_197;

	setp.lt.u32	%p224, %r14148, 1129032919;
	@%p224 bra 	BB4_198;

	setp.gt.u32	%p225, %r14147, 1685539716;
	@%p225 bra 	BB4_197;

	setp.lt.u32	%p226, %r14147, 1685539716;
	@%p226 bra 	BB4_198;

	setp.gt.u32	%p227, %r14146, -209382721;
	@%p227 bra 	BB4_197;

	setp.lt.u32	%p228, %r14146, -209382721;
	@%p228 bra 	BB4_198;

	setp.gt.u32	%p229, %r14145, 1731252896;
	@%p229 bra 	BB4_197;

	setp.lt.u32	%p230, %r14145, 1731252896;
	@%p230 bra 	BB4_198;

	setp.gt.u32	%p231, %r14144, -156174812;
	@%p231 bra 	BB4_197;

	setp.lt.u32	%p232, %r14144, -156174812;
	@%p232 bra 	BB4_198;

	setp.gt.u32	%p233, %r14143, 514588670;
	@%p233 bra 	BB4_197;

	setp.lt.u32	%p234, %r14143, 514588670;
	@%p234 bra 	BB4_198;

	setp.gt.u32	%p235, %r14142, -1319895041;
	@%p235 bra 	BB4_197;

	setp.lt.u32	%p236, %r14142, -1319895041;
	@%p236 bra 	BB4_198;

	setp.gt.u32	%p237, %r14141, -1174470657;
	@%p237 bra 	BB4_197;

	setp.lt.u32	%p238, %r14141, -1174470657;
	setp.lt.u32	%p239, %r14140, -21845;
	or.pred  	%p240, %p238, %p239;
	@%p240 bra 	BB4_198;

BB4_197:
	mov.u32 	%r6536, -21845;
	mov.u32 	%r6537, -1174470657;
	mov.u32 	%r6538, -1319895041;
	mov.u32 	%r6539, 514588670;
	mov.u32 	%r6540, -156174812;
	mov.u32 	%r6541, 1731252896;
	mov.u32 	%r6542, -209382721;
	mov.u32 	%r6543, 1685539716;
	mov.u32 	%r6544, 1129032919;
	mov.u32 	%r6545, 1260103606;
	mov.u32 	%r6546, 964683418;
	mov.u32 	%r6547, 436277738;
	// inline asm
	sub.cc.u32 %r14140, %r14140, %r6536;
subc.cc.u32 %r14141, %r14141, %r6537;
subc.cc.u32 %r14142, %r14142, %r6538;
subc.cc.u32 %r14143, %r14143, %r6539;
subc.cc.u32 %r14144, %r14144, %r6540;
subc.cc.u32 %r14145, %r14145, %r6541;
subc.cc.u32 %r14146, %r14146, %r6542;
subc.cc.u32 %r14147, %r14147, %r6543;
subc.cc.u32 %r14148, %r14148, %r6544;
subc.cc.u32 %r14149, %r14149, %r6545;
subc.cc.u32 %r14150, %r14150, %r6546;
subc.u32 %r14151, %r14151, %r6547;

	// inline asm

BB4_198:
	mov.u32 	%r13899, %r462;
	mov.u32 	%r13892, %r469;
	mov.u32 	%r13897, %r464;
	mov.u32 	%r13890, %r471;
	mov.u32 	%r13895, %r466;
	mov.u32 	%r13888, %r473;
	mov.u32 	%r13893, %r468;
	mov.u32 	%r13898, %r463;
	mov.u32 	%r13891, %r470;
	mov.u32 	%r13896, %r465;
	mov.u32 	%r13889, %r472;
	mov.u32 	%r13894, %r467;
	// inline asm
	sub.cc.u32 %r13899, %r13899, %r13851;
subc.cc.u32 %r13898, %r13898, %r13850;
subc.cc.u32 %r13897, %r13897, %r13849;
subc.cc.u32 %r13896, %r13896, %r13848;
subc.cc.u32 %r13895, %r13895, %r13847;
subc.cc.u32 %r13894, %r13894, %r13846;
subc.cc.u32 %r13893, %r13893, %r13845;
subc.cc.u32 %r13892, %r13892, %r13844;
subc.cc.u32 %r13891, %r13891, %r13843;
subc.cc.u32 %r13890, %r13890, %r13842;
subc.cc.u32 %r13889, %r13889, %r13841;
subc.u32 %r13888, %r13888, %r13840;

	// inline asm
	setp.gt.u32	%p241, %r473, %r13840;
	@%p241 bra 	BB4_221;

	setp.lt.u32	%p242, %r473, %r13840;
	@%p242 bra 	BB4_220;

	setp.gt.u32	%p243, %r472, %r13841;
	@%p243 bra 	BB4_221;

	setp.lt.u32	%p244, %r472, %r13841;
	@%p244 bra 	BB4_220;

	setp.gt.u32	%p245, %r471, %r13842;
	@%p245 bra 	BB4_221;

	setp.lt.u32	%p246, %r471, %r13842;
	@%p246 bra 	BB4_220;

	setp.gt.u32	%p247, %r470, %r13843;
	@%p247 bra 	BB4_221;

	setp.lt.u32	%p248, %r470, %r13843;
	@%p248 bra 	BB4_220;

	setp.gt.u32	%p249, %r469, %r13844;
	@%p249 bra 	BB4_221;

	setp.lt.u32	%p250, %r469, %r13844;
	@%p250 bra 	BB4_220;

	setp.gt.u32	%p251, %r468, %r13845;
	@%p251 bra 	BB4_221;

	setp.lt.u32	%p252, %r468, %r13845;
	@%p252 bra 	BB4_220;

	setp.gt.u32	%p253, %r467, %r13846;
	@%p253 bra 	BB4_221;

	setp.lt.u32	%p254, %r467, %r13846;
	@%p254 bra 	BB4_220;

	setp.gt.u32	%p255, %r466, %r13847;
	@%p255 bra 	BB4_221;

	setp.lt.u32	%p256, %r466, %r13847;
	@%p256 bra 	BB4_220;

	setp.gt.u32	%p257, %r465, %r13848;
	@%p257 bra 	BB4_221;

	setp.lt.u32	%p258, %r465, %r13848;
	@%p258 bra 	BB4_220;

	setp.gt.u32	%p259, %r464, %r13849;
	@%p259 bra 	BB4_221;

	setp.lt.u32	%p260, %r464, %r13849;
	@%p260 bra 	BB4_220;

	setp.gt.u32	%p261, %r463, %r13850;
	@%p261 bra 	BB4_221;

	setp.ge.u32	%p262, %r463, %r13850;
	setp.ge.u32	%p263, %r462, %r13851;
	and.pred  	%p264, %p262, %p263;
	@%p264 bra 	BB4_221;

BB4_220:
	mov.u32 	%r6608, -21845;
	mov.u32 	%r6609, -1174470657;
	mov.u32 	%r6610, -1319895041;
	mov.u32 	%r6611, 514588670;
	mov.u32 	%r6612, -156174812;
	mov.u32 	%r6613, 1731252896;
	mov.u32 	%r6614, -209382721;
	mov.u32 	%r6615, 1685539716;
	mov.u32 	%r6616, 1129032919;
	mov.u32 	%r6617, 1260103606;
	mov.u32 	%r6618, 964683418;
	mov.u32 	%r6619, 436277738;
	// inline asm
	add.cc.u32 %r13899, %r13899, %r6608;
addc.cc.u32 %r13898, %r13898, %r6609;
addc.cc.u32 %r13897, %r13897, %r6610;
addc.cc.u32 %r13896, %r13896, %r6611;
addc.cc.u32 %r13895, %r13895, %r6612;
addc.cc.u32 %r13894, %r13894, %r6613;
addc.cc.u32 %r13893, %r13893, %r6614;
addc.cc.u32 %r13892, %r13892, %r6615;
addc.cc.u32 %r13891, %r13891, %r6616;
addc.cc.u32 %r13890, %r13890, %r6617;
addc.cc.u32 %r13889, %r13889, %r6618;
addc.u32 %r13888, %r13888, %r6619;

	// inline asm

BB4_221:
	mov.u32 	%r14121, %r13894;
	mov.u32 	%r14126, %r13889;
	mov.u32 	%r14119, %r13896;
	mov.u32 	%r14124, %r13891;
	mov.u32 	%r14117, %r13898;
	mov.u32 	%r14122, %r13893;
	mov.u32 	%r14127, %r13888;
	mov.u32 	%r14120, %r13895;
	mov.u32 	%r14125, %r13890;
	mov.u32 	%r14118, %r13897;
	mov.u32 	%r14123, %r13892;
	mov.u32 	%r14116, %r13899;
	// inline asm
	sub.cc.u32 %r14116, %r14116, %r13851;
subc.cc.u32 %r14117, %r14117, %r13850;
subc.cc.u32 %r14118, %r14118, %r13849;
subc.cc.u32 %r14119, %r14119, %r13848;
subc.cc.u32 %r14120, %r14120, %r13847;
subc.cc.u32 %r14121, %r14121, %r13846;
subc.cc.u32 %r14122, %r14122, %r13845;
subc.cc.u32 %r14123, %r14123, %r13844;
subc.cc.u32 %r14124, %r14124, %r13843;
subc.cc.u32 %r14125, %r14125, %r13842;
subc.cc.u32 %r14126, %r14126, %r13841;
subc.u32 %r14127, %r14127, %r13840;

	// inline asm
	setp.gt.u32	%p265, %r13888, %r13840;
	@%p265 bra 	BB4_244;

	setp.lt.u32	%p266, %r13888, %r13840;
	@%p266 bra 	BB4_243;

	setp.gt.u32	%p267, %r13889, %r13841;
	@%p267 bra 	BB4_244;

	setp.lt.u32	%p268, %r13889, %r13841;
	@%p268 bra 	BB4_243;

	setp.gt.u32	%p269, %r13890, %r13842;
	@%p269 bra 	BB4_244;

	setp.lt.u32	%p270, %r13890, %r13842;
	@%p270 bra 	BB4_243;

	setp.gt.u32	%p271, %r13891, %r13843;
	@%p271 bra 	BB4_244;

	setp.lt.u32	%p272, %r13891, %r13843;
	@%p272 bra 	BB4_243;

	setp.gt.u32	%p273, %r13892, %r13844;
	@%p273 bra 	BB4_244;

	setp.lt.u32	%p274, %r13892, %r13844;
	@%p274 bra 	BB4_243;

	setp.gt.u32	%p275, %r13893, %r13845;
	@%p275 bra 	BB4_244;

	setp.lt.u32	%p276, %r13893, %r13845;
	@%p276 bra 	BB4_243;

	setp.gt.u32	%p277, %r13894, %r13846;
	@%p277 bra 	BB4_244;

	setp.lt.u32	%p278, %r13894, %r13846;
	@%p278 bra 	BB4_243;

	setp.gt.u32	%p279, %r13895, %r13847;
	@%p279 bra 	BB4_244;

	setp.lt.u32	%p280, %r13895, %r13847;
	@%p280 bra 	BB4_243;

	setp.gt.u32	%p281, %r13896, %r13848;
	@%p281 bra 	BB4_244;

	setp.lt.u32	%p282, %r13896, %r13848;
	@%p282 bra 	BB4_243;

	setp.gt.u32	%p283, %r13897, %r13849;
	@%p283 bra 	BB4_244;

	setp.lt.u32	%p284, %r13897, %r13849;
	@%p284 bra 	BB4_243;

	setp.gt.u32	%p285, %r13898, %r13850;
	@%p285 bra 	BB4_244;

	setp.ge.u32	%p286, %r13898, %r13850;
	setp.ge.u32	%p287, %r13899, %r13851;
	and.pred  	%p288, %p286, %p287;
	@%p288 bra 	BB4_244;

BB4_243:
	mov.u32 	%r6680, -21845;
	mov.u32 	%r6681, -1174470657;
	mov.u32 	%r6682, -1319895041;
	mov.u32 	%r6683, 514588670;
	mov.u32 	%r6684, -156174812;
	mov.u32 	%r6685, 1731252896;
	mov.u32 	%r6686, -209382721;
	mov.u32 	%r6687, 1685539716;
	mov.u32 	%r6688, 1129032919;
	mov.u32 	%r6689, 1260103606;
	mov.u32 	%r6690, 964683418;
	mov.u32 	%r6691, 436277738;
	// inline asm
	add.cc.u32 %r14116, %r14116, %r6680;
addc.cc.u32 %r14117, %r14117, %r6681;
addc.cc.u32 %r14118, %r14118, %r6682;
addc.cc.u32 %r14119, %r14119, %r6683;
addc.cc.u32 %r14120, %r14120, %r6684;
addc.cc.u32 %r14121, %r14121, %r6685;
addc.cc.u32 %r14122, %r14122, %r6686;
addc.cc.u32 %r14123, %r14123, %r6687;
addc.cc.u32 %r14124, %r14124, %r6688;
addc.cc.u32 %r14125, %r14125, %r6689;
addc.cc.u32 %r14126, %r14126, %r6690;
addc.u32 %r14127, %r14127, %r6691;

	// inline asm

BB4_244:
	shr.u32 	%r6704, %r196, 31;
	shl.b32 	%r6705, %r197, 1;
	or.b32  	%r13912, %r6704, %r6705;
	shr.u32 	%r6706, %r195, 31;
	shl.b32 	%r6707, %r196, 1;
	or.b32  	%r13913, %r6706, %r6707;
	shr.u32 	%r6708, %r194, 31;
	shl.b32 	%r6709, %r195, 1;
	or.b32  	%r13914, %r6708, %r6709;
	shr.u32 	%r6710, %r193, 31;
	shl.b32 	%r6711, %r194, 1;
	or.b32  	%r13915, %r6710, %r6711;
	shr.u32 	%r6712, %r192, 31;
	shl.b32 	%r6713, %r193, 1;
	or.b32  	%r13916, %r6712, %r6713;
	shr.u32 	%r6714, %r191, 31;
	shl.b32 	%r6715, %r192, 1;
	or.b32  	%r13917, %r6714, %r6715;
	shr.u32 	%r6716, %r190, 31;
	shl.b32 	%r6717, %r191, 1;
	or.b32  	%r13918, %r6716, %r6717;
	shr.u32 	%r6718, %r189, 31;
	shl.b32 	%r6719, %r190, 1;
	or.b32  	%r13919, %r6718, %r6719;
	shr.u32 	%r6720, %r188, 31;
	shl.b32 	%r6721, %r189, 1;
	or.b32  	%r13920, %r6720, %r6721;
	shr.u32 	%r6722, %r187, 31;
	shl.b32 	%r6723, %r188, 1;
	or.b32  	%r13921, %r6722, %r6723;
	shr.u32 	%r6724, %r186, 31;
	shl.b32 	%r6725, %r187, 1;
	or.b32  	%r13922, %r6724, %r6725;
	shl.b32 	%r13923, %r186, 1;
	setp.gt.u32	%p289, %r13912, 436277738;
	@%p289 bra 	BB4_266;

	setp.lt.u32	%p290, %r13912, 436277738;
	@%p290 bra 	BB4_267;

	setp.gt.u32	%p291, %r13913, 964683418;
	@%p291 bra 	BB4_266;

	setp.lt.u32	%p292, %r13913, 964683418;
	@%p292 bra 	BB4_267;

	setp.gt.u32	%p293, %r13914, 1260103606;
	@%p293 bra 	BB4_266;

	setp.lt.u32	%p294, %r13914, 1260103606;
	@%p294 bra 	BB4_267;

	setp.gt.u32	%p295, %r13915, 1129032919;
	@%p295 bra 	BB4_266;

	setp.lt.u32	%p296, %r13915, 1129032919;
	@%p296 bra 	BB4_267;

	setp.gt.u32	%p297, %r13916, 1685539716;
	@%p297 bra 	BB4_266;

	setp.lt.u32	%p298, %r13916, 1685539716;
	@%p298 bra 	BB4_267;

	setp.gt.u32	%p299, %r13917, -209382721;
	@%p299 bra 	BB4_266;

	setp.lt.u32	%p300, %r13917, -209382721;
	@%p300 bra 	BB4_267;

	setp.gt.u32	%p301, %r13918, 1731252896;
	@%p301 bra 	BB4_266;

	setp.lt.u32	%p302, %r13918, 1731252896;
	@%p302 bra 	BB4_267;

	setp.gt.u32	%p303, %r13919, -156174812;
	@%p303 bra 	BB4_266;

	setp.lt.u32	%p304, %r13919, -156174812;
	@%p304 bra 	BB4_267;

	setp.gt.u32	%p305, %r13920, 514588670;
	@%p305 bra 	BB4_266;

	setp.lt.u32	%p306, %r13920, 514588670;
	@%p306 bra 	BB4_267;

	setp.gt.u32	%p307, %r13921, -1319895041;
	@%p307 bra 	BB4_266;

	setp.lt.u32	%p308, %r13921, -1319895041;
	@%p308 bra 	BB4_267;

	setp.gt.u32	%p309, %r13922, -1174470657;
	@%p309 bra 	BB4_266;

	setp.lt.u32	%p310, %r13922, -1174470657;
	setp.lt.u32	%p311, %r13923, -21845;
	or.pred  	%p312, %p310, %p311;
	@%p312 bra 	BB4_267;

BB4_266:
	mov.u32 	%r6738, -21845;
	mov.u32 	%r6739, -1174470657;
	mov.u32 	%r6740, -1319895041;
	mov.u32 	%r6741, 514588670;
	mov.u32 	%r6742, -156174812;
	mov.u32 	%r6743, 1731252896;
	mov.u32 	%r6744, -209382721;
	mov.u32 	%r6745, 1685539716;
	mov.u32 	%r6746, 1129032919;
	mov.u32 	%r6747, 1260103606;
	mov.u32 	%r6748, 964683418;
	mov.u32 	%r6749, 436277738;
	// inline asm
	sub.cc.u32 %r13923, %r13923, %r6738;
subc.cc.u32 %r13922, %r13922, %r6739;
subc.cc.u32 %r13921, %r13921, %r6740;
subc.cc.u32 %r13920, %r13920, %r6741;
subc.cc.u32 %r13919, %r13919, %r6742;
subc.cc.u32 %r13918, %r13918, %r6743;
subc.cc.u32 %r13917, %r13917, %r6744;
subc.cc.u32 %r13916, %r13916, %r6745;
subc.cc.u32 %r13915, %r13915, %r6746;
subc.cc.u32 %r13914, %r13914, %r6747;
subc.cc.u32 %r13913, %r13913, %r6748;
subc.u32 %r13912, %r13912, %r6749;

	// inline asm

BB4_267:
	shr.u32 	%r6762, %r13913, 31;
	shl.b32 	%r6763, %r13912, 1;
	or.b32  	%r13924, %r6762, %r6763;
	shr.u32 	%r6764, %r13914, 31;
	shl.b32 	%r6765, %r13913, 1;
	or.b32  	%r13925, %r6764, %r6765;
	shr.u32 	%r6766, %r13915, 31;
	shl.b32 	%r6767, %r13914, 1;
	or.b32  	%r13926, %r6766, %r6767;
	shr.u32 	%r6768, %r13916, 31;
	shl.b32 	%r6769, %r13915, 1;
	or.b32  	%r13927, %r6768, %r6769;
	shr.u32 	%r6770, %r13917, 31;
	shl.b32 	%r6771, %r13916, 1;
	or.b32  	%r13928, %r6770, %r6771;
	shr.u32 	%r6772, %r13918, 31;
	shl.b32 	%r6773, %r13917, 1;
	or.b32  	%r13929, %r6772, %r6773;
	shr.u32 	%r6774, %r13919, 31;
	shl.b32 	%r6775, %r13918, 1;
	or.b32  	%r13930, %r6774, %r6775;
	shr.u32 	%r6776, %r13920, 31;
	shl.b32 	%r6777, %r13919, 1;
	or.b32  	%r13931, %r6776, %r6777;
	shr.u32 	%r6778, %r13921, 31;
	shl.b32 	%r6779, %r13920, 1;
	or.b32  	%r13932, %r6778, %r6779;
	shr.u32 	%r6780, %r13922, 31;
	shl.b32 	%r6781, %r13921, 1;
	or.b32  	%r13933, %r6780, %r6781;
	shr.u32 	%r6782, %r13923, 31;
	shl.b32 	%r6783, %r13922, 1;
	or.b32  	%r13934, %r6782, %r6783;
	shl.b32 	%r13935, %r13923, 1;
	setp.gt.u32	%p313, %r13924, 436277738;
	@%p313 bra 	BB4_289;

	setp.lt.u32	%p314, %r13924, 436277738;
	@%p314 bra 	BB4_290;

	setp.gt.u32	%p315, %r13925, 964683418;
	@%p315 bra 	BB4_289;

	setp.lt.u32	%p316, %r13925, 964683418;
	@%p316 bra 	BB4_290;

	setp.gt.u32	%p317, %r13926, 1260103606;
	@%p317 bra 	BB4_289;

	setp.lt.u32	%p318, %r13926, 1260103606;
	@%p318 bra 	BB4_290;

	setp.gt.u32	%p319, %r13927, 1129032919;
	@%p319 bra 	BB4_289;

	setp.lt.u32	%p320, %r13927, 1129032919;
	@%p320 bra 	BB4_290;

	setp.gt.u32	%p321, %r13928, 1685539716;
	@%p321 bra 	BB4_289;

	setp.lt.u32	%p322, %r13928, 1685539716;
	@%p322 bra 	BB4_290;

	setp.gt.u32	%p323, %r13929, -209382721;
	@%p323 bra 	BB4_289;

	setp.lt.u32	%p324, %r13929, -209382721;
	@%p324 bra 	BB4_290;

	setp.gt.u32	%p325, %r13930, 1731252896;
	@%p325 bra 	BB4_289;

	setp.lt.u32	%p326, %r13930, 1731252896;
	@%p326 bra 	BB4_290;

	setp.gt.u32	%p327, %r13931, -156174812;
	@%p327 bra 	BB4_289;

	setp.lt.u32	%p328, %r13931, -156174812;
	@%p328 bra 	BB4_290;

	setp.gt.u32	%p329, %r13932, 514588670;
	@%p329 bra 	BB4_289;

	setp.lt.u32	%p330, %r13932, 514588670;
	@%p330 bra 	BB4_290;

	setp.gt.u32	%p331, %r13933, -1319895041;
	@%p331 bra 	BB4_289;

	setp.lt.u32	%p332, %r13933, -1319895041;
	@%p332 bra 	BB4_290;

	setp.gt.u32	%p333, %r13934, -1174470657;
	@%p333 bra 	BB4_289;

	setp.lt.u32	%p334, %r13934, -1174470657;
	setp.lt.u32	%p335, %r13935, -21845;
	or.pred  	%p336, %p334, %p335;
	@%p336 bra 	BB4_290;

BB4_289:
	mov.u32 	%r6796, -21845;
	mov.u32 	%r6797, -1174470657;
	mov.u32 	%r6798, -1319895041;
	mov.u32 	%r6799, 514588670;
	mov.u32 	%r6800, -156174812;
	mov.u32 	%r6801, 1731252896;
	mov.u32 	%r6802, -209382721;
	mov.u32 	%r6803, 1685539716;
	mov.u32 	%r6804, 1129032919;
	mov.u32 	%r6805, 1260103606;
	mov.u32 	%r6806, 964683418;
	mov.u32 	%r6807, 436277738;
	// inline asm
	sub.cc.u32 %r13935, %r13935, %r6796;
subc.cc.u32 %r13934, %r13934, %r6797;
subc.cc.u32 %r13933, %r13933, %r6798;
subc.cc.u32 %r13932, %r13932, %r6799;
subc.cc.u32 %r13931, %r13931, %r6800;
subc.cc.u32 %r13930, %r13930, %r6801;
subc.cc.u32 %r13929, %r13929, %r6802;
subc.cc.u32 %r13928, %r13928, %r6803;
subc.cc.u32 %r13927, %r13927, %r6804;
subc.cc.u32 %r13926, %r13926, %r6805;
subc.cc.u32 %r13925, %r13925, %r6806;
subc.u32 %r13924, %r13924, %r6807;

	// inline asm

BB4_290:
	shr.u32 	%r6820, %r13925, 31;
	shl.b32 	%r6821, %r13924, 1;
	or.b32  	%r13936, %r6820, %r6821;
	shr.u32 	%r6822, %r13926, 31;
	shl.b32 	%r6823, %r13925, 1;
	or.b32  	%r13937, %r6822, %r6823;
	shr.u32 	%r6824, %r13927, 31;
	shl.b32 	%r6825, %r13926, 1;
	or.b32  	%r13938, %r6824, %r6825;
	shr.u32 	%r6826, %r13928, 31;
	shl.b32 	%r6827, %r13927, 1;
	or.b32  	%r13939, %r6826, %r6827;
	shr.u32 	%r6828, %r13929, 31;
	shl.b32 	%r6829, %r13928, 1;
	or.b32  	%r13940, %r6828, %r6829;
	shr.u32 	%r6830, %r13930, 31;
	shl.b32 	%r6831, %r13929, 1;
	or.b32  	%r13941, %r6830, %r6831;
	shr.u32 	%r6832, %r13931, 31;
	shl.b32 	%r6833, %r13930, 1;
	or.b32  	%r13942, %r6832, %r6833;
	shr.u32 	%r6834, %r13932, 31;
	shl.b32 	%r6835, %r13931, 1;
	or.b32  	%r13943, %r6834, %r6835;
	shr.u32 	%r6836, %r13933, 31;
	shl.b32 	%r6837, %r13932, 1;
	or.b32  	%r13944, %r6836, %r6837;
	shr.u32 	%r6838, %r13934, 31;
	shl.b32 	%r6839, %r13933, 1;
	or.b32  	%r13945, %r6838, %r6839;
	shr.u32 	%r6840, %r13935, 31;
	shl.b32 	%r6841, %r13934, 1;
	or.b32  	%r13946, %r6840, %r6841;
	shl.b32 	%r13947, %r13935, 1;
	setp.gt.u32	%p337, %r13936, 436277738;
	@%p337 bra 	BB4_312;

	setp.lt.u32	%p338, %r13936, 436277738;
	@%p338 bra 	BB4_313;

	setp.gt.u32	%p339, %r13937, 964683418;
	@%p339 bra 	BB4_312;

	setp.lt.u32	%p340, %r13937, 964683418;
	@%p340 bra 	BB4_313;

	setp.gt.u32	%p341, %r13938, 1260103606;
	@%p341 bra 	BB4_312;

	setp.lt.u32	%p342, %r13938, 1260103606;
	@%p342 bra 	BB4_313;

	setp.gt.u32	%p343, %r13939, 1129032919;
	@%p343 bra 	BB4_312;

	setp.lt.u32	%p344, %r13939, 1129032919;
	@%p344 bra 	BB4_313;

	setp.gt.u32	%p345, %r13940, 1685539716;
	@%p345 bra 	BB4_312;

	setp.lt.u32	%p346, %r13940, 1685539716;
	@%p346 bra 	BB4_313;

	setp.gt.u32	%p347, %r13941, -209382721;
	@%p347 bra 	BB4_312;

	setp.lt.u32	%p348, %r13941, -209382721;
	@%p348 bra 	BB4_313;

	setp.gt.u32	%p349, %r13942, 1731252896;
	@%p349 bra 	BB4_312;

	setp.lt.u32	%p350, %r13942, 1731252896;
	@%p350 bra 	BB4_313;

	setp.gt.u32	%p351, %r13943, -156174812;
	@%p351 bra 	BB4_312;

	setp.lt.u32	%p352, %r13943, -156174812;
	@%p352 bra 	BB4_313;

	setp.gt.u32	%p353, %r13944, 514588670;
	@%p353 bra 	BB4_312;

	setp.lt.u32	%p354, %r13944, 514588670;
	@%p354 bra 	BB4_313;

	setp.gt.u32	%p355, %r13945, -1319895041;
	@%p355 bra 	BB4_312;

	setp.lt.u32	%p356, %r13945, -1319895041;
	@%p356 bra 	BB4_313;

	setp.gt.u32	%p357, %r13946, -1174470657;
	@%p357 bra 	BB4_312;

	setp.lt.u32	%p358, %r13946, -1174470657;
	setp.lt.u32	%p359, %r13947, -21845;
	or.pred  	%p360, %p358, %p359;
	@%p360 bra 	BB4_313;

BB4_312:
	mov.u32 	%r6854, -21845;
	mov.u32 	%r6855, -1174470657;
	mov.u32 	%r6856, -1319895041;
	mov.u32 	%r6857, 514588670;
	mov.u32 	%r6858, -156174812;
	mov.u32 	%r6859, 1731252896;
	mov.u32 	%r6860, -209382721;
	mov.u32 	%r6861, 1685539716;
	mov.u32 	%r6862, 1129032919;
	mov.u32 	%r6863, 1260103606;
	mov.u32 	%r6864, 964683418;
	mov.u32 	%r6865, 436277738;
	// inline asm
	sub.cc.u32 %r13947, %r13947, %r6854;
subc.cc.u32 %r13946, %r13946, %r6855;
subc.cc.u32 %r13945, %r13945, %r6856;
subc.cc.u32 %r13944, %r13944, %r6857;
subc.cc.u32 %r13943, %r13943, %r6858;
subc.cc.u32 %r13942, %r13942, %r6859;
subc.cc.u32 %r13941, %r13941, %r6860;
subc.cc.u32 %r13940, %r13940, %r6861;
subc.cc.u32 %r13939, %r13939, %r6862;
subc.cc.u32 %r13938, %r13938, %r6863;
subc.cc.u32 %r13937, %r13937, %r6864;
subc.u32 %r13936, %r13936, %r6865;

	// inline asm

BB4_313:
	mov.u32 	%r6883, %r13846;
	mov.u32 	%r6888, %r13841;
	mov.u32 	%r6881, %r13848;
	mov.u32 	%r6886, %r13843;
	mov.u32 	%r6879, %r13850;
	mov.u32 	%r6884, %r13845;
	mov.u32 	%r6889, %r13840;
	mov.u32 	%r6882, %r13847;
	mov.u32 	%r6887, %r13842;
	mov.u32 	%r6880, %r13849;
	mov.u32 	%r6885, %r13844;
	mov.u32 	%r6878, %r13851;
	// inline asm
	sub.cc.u32 %r6878, %r6878, %r14116;
subc.cc.u32 %r6879, %r6879, %r14117;
subc.cc.u32 %r6880, %r6880, %r14118;
subc.cc.u32 %r6881, %r6881, %r14119;
subc.cc.u32 %r6882, %r6882, %r14120;
subc.cc.u32 %r6883, %r6883, %r14121;
subc.cc.u32 %r6884, %r6884, %r14122;
subc.cc.u32 %r6885, %r6885, %r14123;
subc.cc.u32 %r6886, %r6886, %r14124;
subc.cc.u32 %r6887, %r6887, %r14125;
subc.cc.u32 %r6888, %r6888, %r14126;
subc.u32 %r6889, %r6889, %r14127;

	// inline asm
	setp.gt.u32	%p361, %r13840, %r14127;
	@%p361 bra 	BB4_336;

	setp.lt.u32	%p362, %r13840, %r14127;
	@%p362 bra 	BB4_335;

	setp.gt.u32	%p363, %r13841, %r14126;
	@%p363 bra 	BB4_336;

	setp.lt.u32	%p364, %r13841, %r14126;
	@%p364 bra 	BB4_335;

	setp.gt.u32	%p365, %r13842, %r14125;
	@%p365 bra 	BB4_336;

	setp.lt.u32	%p366, %r13842, %r14125;
	@%p366 bra 	BB4_335;

	setp.gt.u32	%p367, %r13843, %r14124;
	@%p367 bra 	BB4_336;

	setp.lt.u32	%p368, %r13843, %r14124;
	@%p368 bra 	BB4_335;

	setp.gt.u32	%p369, %r13844, %r14123;
	@%p369 bra 	BB4_336;

	setp.lt.u32	%p370, %r13844, %r14123;
	@%p370 bra 	BB4_335;

	setp.gt.u32	%p371, %r13845, %r14122;
	@%p371 bra 	BB4_336;

	setp.lt.u32	%p372, %r13845, %r14122;
	@%p372 bra 	BB4_335;

	setp.gt.u32	%p373, %r13846, %r14121;
	@%p373 bra 	BB4_336;

	setp.lt.u32	%p374, %r13846, %r14121;
	@%p374 bra 	BB4_335;

	setp.gt.u32	%p375, %r13847, %r14120;
	@%p375 bra 	BB4_336;

	setp.lt.u32	%p376, %r13847, %r14120;
	@%p376 bra 	BB4_335;

	setp.gt.u32	%p377, %r13848, %r14119;
	@%p377 bra 	BB4_336;

	setp.lt.u32	%p378, %r13848, %r14119;
	@%p378 bra 	BB4_335;

	setp.gt.u32	%p379, %r13849, %r14118;
	@%p379 bra 	BB4_336;

	setp.lt.u32	%p380, %r13849, %r14118;
	@%p380 bra 	BB4_335;

	setp.gt.u32	%p381, %r13850, %r14117;
	@%p381 bra 	BB4_336;

	setp.ge.u32	%p382, %r13850, %r14117;
	setp.ge.u32	%p383, %r13851, %r14116;
	and.pred  	%p384, %p382, %p383;
	@%p384 bra 	BB4_336;

BB4_335:
	mov.u32 	%r6926, -21845;
	mov.u32 	%r6927, -1174470657;
	mov.u32 	%r6928, -1319895041;
	mov.u32 	%r6929, 514588670;
	mov.u32 	%r6930, -156174812;
	mov.u32 	%r6931, 1731252896;
	mov.u32 	%r6932, -209382721;
	mov.u32 	%r6933, 1685539716;
	mov.u32 	%r6934, 1129032919;
	mov.u32 	%r6935, 1260103606;
	mov.u32 	%r6936, 964683418;
	mov.u32 	%r6937, 436277738;
	// inline asm
	add.cc.u32 %r6878, %r6878, %r6926;
addc.cc.u32 %r6879, %r6879, %r6927;
addc.cc.u32 %r6880, %r6880, %r6928;
addc.cc.u32 %r6881, %r6881, %r6929;
addc.cc.u32 %r6882, %r6882, %r6930;
addc.cc.u32 %r6883, %r6883, %r6931;
addc.cc.u32 %r6884, %r6884, %r6932;
addc.cc.u32 %r6885, %r6885, %r6933;
addc.cc.u32 %r6886, %r6886, %r6934;
addc.cc.u32 %r6887, %r6887, %r6935;
addc.cc.u32 %r6888, %r6888, %r6936;
addc.u32 %r6889, %r6889, %r6937;

	// inline asm

BB4_336:
	// Callseq Start 10
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r6878;
	st.param.b32	[param0+4], %r6879;
	st.param.b32	[param0+8], %r6880;
	st.param.b32	[param0+12], %r6881;
	st.param.b32	[param0+16], %r6882;
	st.param.b32	[param0+20], %r6883;
	st.param.b32	[param0+24], %r6884;
	st.param.b32	[param0+28], %r6885;
	st.param.b32	[param0+32], %r6886;
	st.param.b32	[param0+36], %r6887;
	st.param.b32	[param0+40], %r6888;
	st.param.b32	[param0+44], %r6889;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r6418;
	st.param.b32	[param1+4], %r6419;
	st.param.b32	[param1+8], %r6420;
	st.param.b32	[param1+12], %r6421;
	st.param.b32	[param1+16], %r6422;
	st.param.b32	[param1+20], %r6423;
	st.param.b32	[param1+24], %r6424;
	st.param.b32	[param1+28], %r6425;
	st.param.b32	[param1+32], %r6426;
	st.param.b32	[param1+36], %r6427;
	st.param.b32	[param1+40], %r6428;
	st.param.b32	[param1+44], %r6429;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r6974, [retval0+0];
	ld.param.b32	%r6975, [retval0+4];
	ld.param.b32	%r6976, [retval0+8];
	ld.param.b32	%r6977, [retval0+12];
	ld.param.b32	%r6978, [retval0+16];
	ld.param.b32	%r6979, [retval0+20];
	ld.param.b32	%r6980, [retval0+24];
	ld.param.b32	%r6981, [retval0+28];
	ld.param.b32	%r6982, [retval0+32];
	ld.param.b32	%r6983, [retval0+36];
	ld.param.b32	%r6984, [retval0+40];
	ld.param.b32	%r6985, [retval0+44];
	
	//{
	}// Callseq End 10
	mov.u32 	%r14132, %r6978;
	mov.u32 	%r14139, %r6985;
	mov.u32 	%r14134, %r6980;
	mov.u32 	%r14129, %r6975;
	mov.u32 	%r14136, %r6982;
	mov.u32 	%r14131, %r6977;
	mov.u32 	%r14138, %r6984;
	mov.u32 	%r14133, %r6979;
	mov.u32 	%r14128, %r6974;
	mov.u32 	%r14135, %r6981;
	mov.u32 	%r14130, %r6976;
	mov.u32 	%r14137, %r6983;
	// inline asm
	sub.cc.u32 %r14128, %r14128, %r13947;
subc.cc.u32 %r14129, %r14129, %r13946;
subc.cc.u32 %r14130, %r14130, %r13945;
subc.cc.u32 %r14131, %r14131, %r13944;
subc.cc.u32 %r14132, %r14132, %r13943;
subc.cc.u32 %r14133, %r14133, %r13942;
subc.cc.u32 %r14134, %r14134, %r13941;
subc.cc.u32 %r14135, %r14135, %r13940;
subc.cc.u32 %r14136, %r14136, %r13939;
subc.cc.u32 %r14137, %r14137, %r13938;
subc.cc.u32 %r14138, %r14138, %r13937;
subc.u32 %r14139, %r14139, %r13936;

	// inline asm
	setp.gt.u32	%p385, %r6985, %r13936;
	@%p385 bra 	BB4_681;

	setp.lt.u32	%p386, %r6985, %r13936;
	@%p386 bra 	BB4_358;

	setp.gt.u32	%p387, %r6984, %r13937;
	@%p387 bra 	BB4_681;

	setp.lt.u32	%p388, %r6984, %r13937;
	@%p388 bra 	BB4_358;

	setp.gt.u32	%p389, %r6983, %r13938;
	@%p389 bra 	BB4_681;

	setp.lt.u32	%p390, %r6983, %r13938;
	@%p390 bra 	BB4_358;

	setp.gt.u32	%p391, %r6982, %r13939;
	@%p391 bra 	BB4_681;

	setp.lt.u32	%p392, %r6982, %r13939;
	@%p392 bra 	BB4_358;

	setp.gt.u32	%p393, %r6981, %r13940;
	@%p393 bra 	BB4_681;

	setp.lt.u32	%p394, %r6981, %r13940;
	@%p394 bra 	BB4_358;

	setp.gt.u32	%p395, %r6980, %r13941;
	@%p395 bra 	BB4_681;

	setp.lt.u32	%p396, %r6980, %r13941;
	@%p396 bra 	BB4_358;

	setp.gt.u32	%p397, %r6979, %r13942;
	@%p397 bra 	BB4_681;

	setp.lt.u32	%p398, %r6979, %r13942;
	@%p398 bra 	BB4_358;

	setp.gt.u32	%p399, %r6978, %r13943;
	@%p399 bra 	BB4_681;

	setp.lt.u32	%p400, %r6978, %r13943;
	@%p400 bra 	BB4_358;

	setp.gt.u32	%p401, %r6977, %r13944;
	@%p401 bra 	BB4_681;

	setp.lt.u32	%p402, %r6977, %r13944;
	@%p402 bra 	BB4_358;

	setp.gt.u32	%p403, %r6976, %r13945;
	@%p403 bra 	BB4_681;

	setp.lt.u32	%p404, %r6976, %r13945;
	@%p404 bra 	BB4_358;

	setp.gt.u32	%p405, %r6975, %r13946;
	@%p405 bra 	BB4_681;

	setp.ge.u32	%p406, %r6975, %r13946;
	setp.ge.u32	%p407, %r6974, %r13947;
	and.pred  	%p408, %p406, %p407;
	@%p408 bra 	BB4_681;

BB4_358:
	mov.u32 	%r6998, -21845;
	mov.u32 	%r6999, -1174470657;
	mov.u32 	%r7000, -1319895041;
	mov.u32 	%r7001, 514588670;
	mov.u32 	%r7002, -156174812;
	mov.u32 	%r7003, 1731252896;
	mov.u32 	%r7004, -209382721;
	mov.u32 	%r7005, 1685539716;
	mov.u32 	%r7006, 1129032919;
	mov.u32 	%r7007, 1260103606;
	mov.u32 	%r7008, 964683418;
	mov.u32 	%r7009, 436277738;
	// inline asm
	add.cc.u32 %r14128, %r14128, %r6998;
addc.cc.u32 %r14129, %r14129, %r6999;
addc.cc.u32 %r14130, %r14130, %r7000;
addc.cc.u32 %r14131, %r14131, %r7001;
addc.cc.u32 %r14132, %r14132, %r7002;
addc.cc.u32 %r14133, %r14133, %r7003;
addc.cc.u32 %r14134, %r14134, %r7004;
addc.cc.u32 %r14135, %r14135, %r7005;
addc.cc.u32 %r14136, %r14136, %r7006;
addc.cc.u32 %r14137, %r14137, %r7007;
addc.cc.u32 %r14138, %r14138, %r7008;
addc.u32 %r14139, %r14139, %r7009;

	// inline asm
	bra.uni 	BB4_681;

BB4_12:
	cvt.u64.u32	%rd3, %r13794;
	mul.wide.u32 	%rd91, %r13794, 32;
	add.s64 	%rd92, %rd90, %rd91;
	ld.global.u32 	%r16, [%rd92];
	ld.global.u32 	%r17, [%rd92+4];
	ld.global.u32 	%r18, [%rd92+8];
	ld.global.u32 	%r19, [%rd92+12];
	ld.global.u32 	%r20, [%rd92+16];
	ld.global.u32 	%r21, [%rd92+20];
	ld.global.u32 	%r22, [%rd92+24];
	ld.global.u32 	%r23, [%rd92+28];
	setp.eq.s32	%p9, %r13, 0;
	mov.u32 	%r13803, 0;
	@%p9 bra 	BB4_21;

	setp.eq.s32	%p10, %r14, 0;
	mov.u32 	%r13801, 0;
	add.u64 	%rd4, %SPL, 0;
	mov.u32 	%r13803, %r13801;
	@%p10 bra 	BB4_19;

	setp.eq.s32	%p11, %r14, 1;
	mov.u32 	%r13797, 0;
	mov.u32 	%r13798, %r13797;
	@%p11 bra 	BB4_18;

	setp.eq.s32	%p12, %r14, 2;
	mov.u32 	%r13795, 0;
	mov.u32 	%r13796, %r13795;
	@%p12 bra 	BB4_17;

	st.local.u32 	[%rd4], %r16;
	st.local.u32 	[%rd4+4], %r17;
	st.local.u32 	[%rd4+8], %r18;
	st.local.u32 	[%rd4+12], %r19;
	st.local.u32 	[%rd4+16], %r20;
	st.local.u32 	[%rd4+20], %r21;
	st.local.u32 	[%rd4+24], %r22;
	st.local.u32 	[%rd4+28], %r23;
	not.b32 	%r5976, %r12;
	shr.u32 	%r5977, %r12, 5;
	mov.u32 	%r5978, 7;
	sub.s32 	%r5979, %r5978, %r5977;
	mul.wide.u32 	%rd96, %r5979, 4;
	add.s64 	%rd97, %rd4, %rd96;
	and.b32  	%r5980, %r5976, 31;
	mov.u32 	%r13795, 1;
	shl.b32 	%r5981, %r13795, %r5980;
	ld.local.u32 	%r5982, [%rd97];
	and.b32  	%r5983, %r5982, %r5981;
	setp.ne.s32	%p13, %r5983, 0;
	selp.u16	%rs29, 1, 0, %p13;
	mul.wide.u16 	%r13796, %rs29, 2;

BB4_17:
	st.local.u32 	[%rd4], %r16;
	st.local.u32 	[%rd4+4], %r17;
	st.local.u32 	[%rd4+8], %r18;
	st.local.u32 	[%rd4+12], %r19;
	st.local.u32 	[%rd4+16], %r20;
	st.local.u32 	[%rd4+20], %r21;
	st.local.u32 	[%rd4+24], %r22;
	st.local.u32 	[%rd4+28], %r23;
	add.s32 	%r5984, %r13795, %r12;
	not.b32 	%r5985, %r5984;
	shr.u32 	%r5986, %r5984, 5;
	mov.u32 	%r5987, 7;
	sub.s32 	%r5988, %r5987, %r5986;
	mul.wide.u32 	%rd100, %r5988, 4;
	add.s64 	%rd101, %rd4, %rd100;
	and.b32  	%r5989, %r5985, 31;
	mov.u32 	%r5990, 1;
	shl.b32 	%r5991, %r5990, %r5989;
	ld.local.u32 	%r5992, [%rd101];
	and.b32  	%r5993, %r5991, %r5992;
	setp.ne.s32	%p14, %r5993, 0;
	selp.u32	%r5994, 1, 0, %p14;
	or.b32  	%r5995, %r5994, %r13796;
	add.s32 	%r13797, %r13795, 1;
	shl.b32 	%r13798, %r5995, 1;

BB4_18:
	st.local.u32 	[%rd4], %r16;
	st.local.u32 	[%rd4+4], %r17;
	st.local.u32 	[%rd4+8], %r18;
	st.local.u32 	[%rd4+12], %r19;
	st.local.u32 	[%rd4+16], %r20;
	st.local.u32 	[%rd4+20], %r21;
	st.local.u32 	[%rd4+24], %r22;
	st.local.u32 	[%rd4+28], %r23;
	add.s32 	%r5996, %r13797, %r12;
	not.b32 	%r5997, %r5996;
	shr.u32 	%r5998, %r5996, 5;
	mov.u32 	%r5999, 7;
	sub.s32 	%r6000, %r5999, %r5998;
	mul.wide.u32 	%rd104, %r6000, 4;
	add.s64 	%rd105, %rd4, %rd104;
	and.b32  	%r6001, %r5997, 31;
	mov.u32 	%r6002, 1;
	shl.b32 	%r6003, %r6002, %r6001;
	ld.local.u32 	%r6004, [%rd105];
	and.b32  	%r6005, %r6003, %r6004;
	setp.ne.s32	%p15, %r6005, 0;
	selp.u32	%r6006, 1, 0, %p15;
	or.b32  	%r13803, %r6006, %r13798;
	add.s32 	%r13801, %r13797, 1;

BB4_19:
	setp.lt.u32	%p16, %r13, 4;
	@%p16 bra 	BB4_21;

BB4_20:
	st.local.u32 	[%rd4], %r16;
	st.local.u32 	[%rd4+4], %r17;
	st.local.u32 	[%rd4+8], %r18;
	st.local.u32 	[%rd4+12], %r19;
	st.local.u32 	[%rd4+16], %r20;
	st.local.u32 	[%rd4+20], %r21;
	st.local.u32 	[%rd4+24], %r22;
	st.local.u32 	[%rd4+28], %r23;
	add.s32 	%r6007, %r13801, %r12;
	not.b32 	%r6008, %r6007;
	shr.u32 	%r6009, %r6007, 5;
	mov.u32 	%r6010, 7;
	sub.s32 	%r6011, %r6010, %r6009;
	mul.wide.u32 	%rd106, %r6011, 4;
	add.s64 	%rd107, %rd4, %rd106;
	and.b32  	%r6012, %r6008, 31;
	mov.u32 	%r6013, 1;
	shl.b32 	%r6014, %r6013, %r6012;
	ld.local.u32 	%r6015, [%rd107];
	and.b32  	%r6016, %r6014, %r6015;
	setp.ne.s32	%p17, %r6016, 0;
	selp.u32	%r6017, 1, 0, %p17;
	bfi.b32 	%r6018, %r13803, %r6017, 1, 31;
	add.s32 	%r6019, %r6007, 1;
	not.b32 	%r6020, %r6019;
	st.local.u32 	[%rd4], %r16;
	st.local.u32 	[%rd4+4], %r17;
	st.local.u32 	[%rd4+8], %r18;
	st.local.u32 	[%rd4+12], %r19;
	st.local.u32 	[%rd4+16], %r20;
	st.local.u32 	[%rd4+20], %r21;
	st.local.u32 	[%rd4+24], %r22;
	st.local.u32 	[%rd4+28], %r23;
	shr.u32 	%r6021, %r6019, 5;
	sub.s32 	%r6022, %r6010, %r6021;
	mul.wide.u32 	%rd108, %r6022, 4;
	add.s64 	%rd109, %rd4, %rd108;
	and.b32  	%r6023, %r6020, 31;
	shl.b32 	%r6024, %r6013, %r6023;
	ld.local.u32 	%r6025, [%rd109];
	and.b32  	%r6026, %r6025, %r6024;
	setp.ne.s32	%p18, %r6026, 0;
	selp.u32	%r6027, 1, 0, %p18;
	bfi.b32 	%r6028, %r6018, %r6027, 1, 31;
	add.s32 	%r6029, %r6007, 2;
	not.b32 	%r6030, %r6029;
	st.local.u32 	[%rd4], %r16;
	st.local.u32 	[%rd4+4], %r17;
	st.local.u32 	[%rd4+8], %r18;
	st.local.u32 	[%rd4+12], %r19;
	st.local.u32 	[%rd4+16], %r20;
	st.local.u32 	[%rd4+20], %r21;
	st.local.u32 	[%rd4+24], %r22;
	st.local.u32 	[%rd4+28], %r23;
	shr.u32 	%r6031, %r6029, 5;
	sub.s32 	%r6032, %r6010, %r6031;
	mul.wide.u32 	%rd110, %r6032, 4;
	add.s64 	%rd111, %rd4, %rd110;
	and.b32  	%r6033, %r6030, 31;
	shl.b32 	%r6034, %r6013, %r6033;
	ld.local.u32 	%r6035, [%rd111];
	and.b32  	%r6036, %r6035, %r6034;
	setp.ne.s32	%p19, %r6036, 0;
	selp.u32	%r6037, 1, 0, %p19;
	bfi.b32 	%r6038, %r6028, %r6037, 1, 31;
	add.s32 	%r6039, %r6007, 3;
	not.b32 	%r6040, %r6039;
	st.local.u32 	[%rd4], %r16;
	st.local.u32 	[%rd4+4], %r17;
	st.local.u32 	[%rd4+8], %r18;
	st.local.u32 	[%rd4+12], %r19;
	st.local.u32 	[%rd4+16], %r20;
	st.local.u32 	[%rd4+20], %r21;
	st.local.u32 	[%rd4+24], %r22;
	st.local.u32 	[%rd4+28], %r23;
	shr.u32 	%r6041, %r6039, 5;
	sub.s32 	%r6042, %r6010, %r6041;
	mul.wide.u32 	%rd112, %r6042, 4;
	add.s64 	%rd113, %rd4, %rd112;
	and.b32  	%r6043, %r6040, 31;
	shl.b32 	%r6044, %r6013, %r6043;
	ld.local.u32 	%r6045, [%rd113];
	and.b32  	%r6046, %r6045, %r6044;
	setp.ne.s32	%p20, %r6046, 0;
	selp.u32	%r6047, 1, 0, %p20;
	bfi.b32 	%r13803, %r6038, %r6047, 1, 31;
	add.s32 	%r13801, %r13801, 4;
	setp.lt.u32	%p21, %r13801, %r13;
	@%p21 bra 	BB4_20;

BB4_21:
	mul.lo.s64 	%rd115, %rd3, 104;
	add.s64 	%rd6, %rd114, %rd115;
	setp.eq.s32	%p22, %r13803, 511;
	@%p22 bra 	BB4_682;
	bra.uni 	BB4_22;

BB4_682:
	mov.u32 	%r7972, 1;
	shl.b32 	%r7973, %r7972, %r5927;
	add.s32 	%r7974, %r7973, -1;
	mul.lo.s32 	%r7975, %r1, %r7974;
	mul.wide.u32 	%rd122, %r7975, 144;
	add.s64 	%rd123, %rd1, %rd122;
	ld.global.u32 	%r14499, [%rd123+73440];
	ld.global.u32 	%r14498, [%rd123+73444];
	ld.global.u32 	%r14497, [%rd123+73448];
	ld.global.u32 	%r14496, [%rd123+73452];
	ld.global.u32 	%r14495, [%rd123+73456];
	ld.global.u32 	%r14494, [%rd123+73460];
	ld.global.u32 	%r14493, [%rd123+73464];
	ld.global.u32 	%r14492, [%rd123+73468];
	ld.global.u32 	%r14491, [%rd123+73472];
	ld.global.u32 	%r14490, [%rd123+73476];
	ld.global.u32 	%r14489, [%rd123+73480];
	ld.global.u32 	%r14488, [%rd123+73484];
	ld.global.u32 	%r14487, [%rd123+73488];
	ld.global.u32 	%r14486, [%rd123+73492];
	ld.global.u32 	%r14485, [%rd123+73496];
	ld.global.u32 	%r14484, [%rd123+73500];
	ld.global.u32 	%r14483, [%rd123+73504];
	ld.global.u32 	%r14482, [%rd123+73508];
	ld.global.u32 	%r14481, [%rd123+73512];
	ld.global.u32 	%r14480, [%rd123+73516];
	ld.global.u32 	%r14479, [%rd123+73520];
	ld.global.u32 	%r14478, [%rd123+73524];
	ld.global.u32 	%r14477, [%rd123+73528];
	ld.global.u32 	%r14476, [%rd123+73532];
	ld.global.u32 	%r14475, [%rd123+73536];
	ld.global.u32 	%r14474, [%rd123+73540];
	ld.global.u32 	%r14473, [%rd123+73544];
	ld.global.u32 	%r14472, [%rd123+73548];
	ld.global.u32 	%r14471, [%rd123+73552];
	ld.global.u32 	%r14470, [%rd123+73556];
	ld.global.u32 	%r14469, [%rd123+73560];
	ld.global.u32 	%r14468, [%rd123+73564];
	ld.global.u32 	%r14467, [%rd123+73568];
	ld.global.u32 	%r14466, [%rd123+73572];
	ld.global.u32 	%r14465, [%rd123+73576];
	ld.global.u32 	%r14464, [%rd123+73580];
	ld.global.u32 	%r1504, [%rd6];
	ld.global.u32 	%r1505, [%rd6+4];
	ld.global.u32 	%r1506, [%rd6+8];
	ld.global.u32 	%r1507, [%rd6+12];
	ld.global.u32 	%r1508, [%rd6+16];
	ld.global.u32 	%r1509, [%rd6+20];
	ld.global.u32 	%r1510, [%rd6+24];
	ld.global.u32 	%r1511, [%rd6+28];
	ld.global.u32 	%r1512, [%rd6+32];
	ld.global.u32 	%r1513, [%rd6+36];
	ld.global.u32 	%r1514, [%rd6+40];
	ld.global.u32 	%r1515, [%rd6+44];
	ld.global.u32 	%r1516, [%rd6+48];
	ld.global.u32 	%r1517, [%rd6+52];
	ld.global.u32 	%r1518, [%rd6+56];
	ld.global.u32 	%r1519, [%rd6+60];
	ld.global.u32 	%r1520, [%rd6+64];
	ld.global.u32 	%r1521, [%rd6+68];
	ld.global.u32 	%r1522, [%rd6+72];
	ld.global.u32 	%r1523, [%rd6+76];
	ld.global.u32 	%r1524, [%rd6+80];
	ld.global.u32 	%r1525, [%rd6+84];
	ld.global.u32 	%r1526, [%rd6+88];
	ld.global.u32 	%r1527, [%rd6+92];
	ld.global.u8 	%rs37, [%rd6+96];
	setp.ne.s16	%p745, %rs37, 0;
	@%p745 bra 	BB4_1340;

	mov.u16 	%rs63, 0;
	setp.ne.s32	%p746, %r14475, 0;
	@%p746 bra 	BB4_686;

	or.b32  	%r7976, %r14474, %r14473;
	or.b32  	%r7977, %r7976, %r14472;
	or.b32  	%r7978, %r7977, %r14471;
	or.b32  	%r7979, %r7978, %r14470;
	or.b32  	%r7980, %r7979, %r14469;
	or.b32  	%r7981, %r7980, %r14468;
	or.b32  	%r7982, %r7981, %r14467;
	or.b32  	%r7983, %r7982, %r14466;
	or.b32  	%r7984, %r7983, %r14465;
	setp.ne.s32	%p747, %r7984, 0;
	@%p747 bra 	BB4_686;

	setp.eq.s32	%p748, %r14464, 0;
	selp.u16	%rs63, 1, 0, %p748;

BB4_686:
	mov.u32 	%r7996, 196605;
	mov.u32 	%r7995, 1980301312;
	mov.u32 	%r7994, -1005846526;
	mov.u32 	%r7993, -336330741;
	mov.u32 	%r7992, 1405573306;
	mov.u32 	%r7991, 1598593111;
	mov.u32 	%r7990, 1884444485;
	mov.u32 	%r7989, 2010011731;
	mov.u32 	%r7988, -1571361683;
	mov.u32 	%r7987, 1543969431;
	mov.u32 	%r7986, -92216173;
	mov.u32 	%r7985, 368467651;
	setp.ne.s16	%p749, %rs63, 0;
	@%p749 bra 	BB4_687;

	// Callseq Start 18
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r14475;
	st.param.b32	[param0+4], %r14474;
	st.param.b32	[param0+8], %r14473;
	st.param.b32	[param0+12], %r14472;
	st.param.b32	[param0+16], %r14471;
	st.param.b32	[param0+20], %r14470;
	st.param.b32	[param0+24], %r14469;
	st.param.b32	[param0+28], %r14468;
	st.param.b32	[param0+32], %r14467;
	st.param.b32	[param0+36], %r14466;
	st.param.b32	[param0+40], %r14465;
	st.param.b32	[param0+44], %r14464;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r14475;
	st.param.b32	[param1+4], %r14474;
	st.param.b32	[param1+8], %r14473;
	st.param.b32	[param1+12], %r14472;
	st.param.b32	[param1+16], %r14471;
	st.param.b32	[param1+20], %r14470;
	st.param.b32	[param1+24], %r14469;
	st.param.b32	[param1+28], %r14468;
	st.param.b32	[param1+32], %r14467;
	st.param.b32	[param1+36], %r14466;
	st.param.b32	[param1+40], %r14465;
	st.param.b32	[param1+44], %r14464;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r1540, [retval0+0];
	ld.param.b32	%r1541, [retval0+4];
	ld.param.b32	%r1542, [retval0+8];
	ld.param.b32	%r1543, [retval0+12];
	ld.param.b32	%r1544, [retval0+16];
	ld.param.b32	%r1545, [retval0+20];
	ld.param.b32	%r1546, [retval0+24];
	ld.param.b32	%r1547, [retval0+28];
	ld.param.b32	%r1548, [retval0+32];
	ld.param.b32	%r1549, [retval0+36];
	ld.param.b32	%r1550, [retval0+40];
	ld.param.b32	%r1551, [retval0+44];
	
	//{
	}// Callseq End 18
	// Callseq Start 19
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r1504;
	st.param.b32	[param0+4], %r1505;
	st.param.b32	[param0+8], %r1506;
	st.param.b32	[param0+12], %r1507;
	st.param.b32	[param0+16], %r1508;
	st.param.b32	[param0+20], %r1509;
	st.param.b32	[param0+24], %r1510;
	st.param.b32	[param0+28], %r1511;
	st.param.b32	[param0+32], %r1512;
	st.param.b32	[param0+36], %r1513;
	st.param.b32	[param0+40], %r1514;
	st.param.b32	[param0+44], %r1515;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r1540;
	st.param.b32	[param1+4], %r1541;
	st.param.b32	[param1+8], %r1542;
	st.param.b32	[param1+12], %r1543;
	st.param.b32	[param1+16], %r1544;
	st.param.b32	[param1+20], %r1545;
	st.param.b32	[param1+24], %r1546;
	st.param.b32	[param1+28], %r1547;
	st.param.b32	[param1+32], %r1548;
	st.param.b32	[param1+36], %r1549;
	st.param.b32	[param1+40], %r1550;
	st.param.b32	[param1+44], %r1551;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r1589, [retval0+0];
	ld.param.b32	%r1553, [retval0+4];
	ld.param.b32	%r1554, [retval0+8];
	ld.param.b32	%r1555, [retval0+12];
	ld.param.b32	%r1556, [retval0+16];
	ld.param.b32	%r1557, [retval0+20];
	ld.param.b32	%r1558, [retval0+24];
	ld.param.b32	%r1559, [retval0+28];
	ld.param.b32	%r1560, [retval0+32];
	ld.param.b32	%r1561, [retval0+36];
	ld.param.b32	%r1562, [retval0+40];
	ld.param.b32	%r1588, [retval0+44];
	
	//{
	}// Callseq End 19
	// Callseq Start 20
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r1516;
	st.param.b32	[param0+4], %r1517;
	st.param.b32	[param0+8], %r1518;
	st.param.b32	[param0+12], %r1519;
	st.param.b32	[param0+16], %r1520;
	st.param.b32	[param0+20], %r1521;
	st.param.b32	[param0+24], %r1522;
	st.param.b32	[param0+28], %r1523;
	st.param.b32	[param0+32], %r1524;
	st.param.b32	[param0+36], %r1525;
	st.param.b32	[param0+40], %r1526;
	st.param.b32	[param0+44], %r1527;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r14475;
	st.param.b32	[param1+4], %r14474;
	st.param.b32	[param1+8], %r14473;
	st.param.b32	[param1+12], %r14472;
	st.param.b32	[param1+16], %r14471;
	st.param.b32	[param1+20], %r14470;
	st.param.b32	[param1+24], %r14469;
	st.param.b32	[param1+28], %r14468;
	st.param.b32	[param1+32], %r14467;
	st.param.b32	[param1+36], %r14466;
	st.param.b32	[param1+40], %r14465;
	st.param.b32	[param1+44], %r14464;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r7997, [retval0+0];
	ld.param.b32	%r7998, [retval0+4];
	ld.param.b32	%r7999, [retval0+8];
	ld.param.b32	%r8000, [retval0+12];
	ld.param.b32	%r8001, [retval0+16];
	ld.param.b32	%r8002, [retval0+20];
	ld.param.b32	%r8003, [retval0+24];
	ld.param.b32	%r8004, [retval0+28];
	ld.param.b32	%r8005, [retval0+32];
	ld.param.b32	%r8006, [retval0+36];
	ld.param.b32	%r8007, [retval0+40];
	ld.param.b32	%r8008, [retval0+44];
	
	//{
	}// Callseq End 20
	// Callseq Start 21
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r7997;
	st.param.b32	[param0+4], %r7998;
	st.param.b32	[param0+8], %r7999;
	st.param.b32	[param0+12], %r8000;
	st.param.b32	[param0+16], %r8001;
	st.param.b32	[param0+20], %r8002;
	st.param.b32	[param0+24], %r8003;
	st.param.b32	[param0+28], %r8004;
	st.param.b32	[param0+32], %r8005;
	st.param.b32	[param0+36], %r8006;
	st.param.b32	[param0+40], %r8007;
	st.param.b32	[param0+44], %r8008;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r1540;
	st.param.b32	[param1+4], %r1541;
	st.param.b32	[param1+8], %r1542;
	st.param.b32	[param1+12], %r1543;
	st.param.b32	[param1+16], %r1544;
	st.param.b32	[param1+20], %r1545;
	st.param.b32	[param1+24], %r1546;
	st.param.b32	[param1+28], %r1547;
	st.param.b32	[param1+32], %r1548;
	st.param.b32	[param1+36], %r1549;
	st.param.b32	[param1+40], %r1550;
	st.param.b32	[param1+44], %r1551;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r1564, [retval0+0];
	ld.param.b32	%r1565, [retval0+4];
	ld.param.b32	%r1566, [retval0+8];
	ld.param.b32	%r1567, [retval0+12];
	ld.param.b32	%r1568, [retval0+16];
	ld.param.b32	%r1569, [retval0+20];
	ld.param.b32	%r1570, [retval0+24];
	ld.param.b32	%r1571, [retval0+28];
	ld.param.b32	%r1572, [retval0+32];
	ld.param.b32	%r1573, [retval0+36];
	ld.param.b32	%r1574, [retval0+40];
	ld.param.b32	%r1575, [retval0+44];
	
	//{
	}// Callseq End 21
	mov.u16 	%rs64, 0;
	setp.ne.s32	%p750, %r14499, %r1589;
	@%p750 bra 	BB4_691;

	setp.ne.s32	%p751, %r14498, %r1553;
	setp.ne.s32	%p752, %r14497, %r1554;
	or.pred  	%p753, %p751, %p752;
	setp.ne.s32	%p754, %r14496, %r1555;
	or.pred  	%p755, %p753, %p754;
	setp.ne.s32	%p756, %r14495, %r1556;
	or.pred  	%p757, %p755, %p756;
	setp.ne.s32	%p758, %r14494, %r1557;
	or.pred  	%p759, %p757, %p758;
	setp.ne.s32	%p760, %r14493, %r1558;
	or.pred  	%p761, %p759, %p760;
	setp.ne.s32	%p762, %r14492, %r1559;
	or.pred  	%p763, %p761, %p762;
	setp.ne.s32	%p764, %r14491, %r1560;
	or.pred  	%p765, %p763, %p764;
	setp.ne.s32	%p766, %r14490, %r1561;
	or.pred  	%p767, %p765, %p766;
	setp.ne.s32	%p768, %r14489, %r1562;
	or.pred  	%p769, %p767, %p768;
	@%p769 bra 	BB4_691;

	setp.eq.s32	%p770, %r14488, %r1588;
	selp.u16	%rs64, 1, 0, %p770;

BB4_691:
	setp.eq.s16	%p771, %rs64, 0;
	@%p771 bra 	BB4_1018;

	mov.u16 	%rs65, 0;
	setp.ne.s32	%p772, %r14487, %r1564;
	@%p772 bra 	BB4_695;

	setp.ne.s32	%p773, %r14486, %r1565;
	setp.ne.s32	%p774, %r14485, %r1566;
	or.pred  	%p775, %p773, %p774;
	setp.ne.s32	%p776, %r14484, %r1567;
	or.pred  	%p777, %p775, %p776;
	setp.ne.s32	%p778, %r14483, %r1568;
	or.pred  	%p779, %p777, %p778;
	setp.ne.s32	%p780, %r14482, %r1569;
	or.pred  	%p781, %p779, %p780;
	setp.ne.s32	%p782, %r14481, %r1570;
	or.pred  	%p783, %p781, %p782;
	setp.ne.s32	%p784, %r14480, %r1571;
	or.pred  	%p785, %p783, %p784;
	setp.ne.s32	%p786, %r14479, %r1572;
	or.pred  	%p787, %p785, %p786;
	setp.ne.s32	%p788, %r14478, %r1573;
	or.pred  	%p789, %p787, %p788;
	setp.ne.s32	%p790, %r14477, %r1574;
	or.pred  	%p791, %p789, %p790;
	@%p791 bra 	BB4_695;

	setp.eq.s32	%p792, %r14476, %r1575;
	selp.u16	%rs65, 1, 0, %p792;

BB4_695:
	setp.eq.s16	%p793, %rs65, 0;
	@%p793 bra 	BB4_1018;
	bra.uni 	BB4_696;

BB4_1018:
	mov.u32 	%r8948, %r1555;
	mov.u32 	%r8955, %r1562;
	mov.u32 	%r8956, %r1588;
	mov.u32 	%r8950, %r1557;
	mov.u32 	%r8952, %r1559;
	mov.u32 	%r8947, %r1554;
	mov.u32 	%r8954, %r1561;
	mov.u32 	%r8949, %r1556;
	mov.u32 	%r8945, %r1589;
	mov.u32 	%r8951, %r1558;
	mov.u32 	%r8946, %r1553;
	mov.u32 	%r8953, %r1560;
	// inline asm
	sub.cc.u32 %r8945, %r8945, %r14499;
subc.cc.u32 %r8946, %r8946, %r14498;
subc.cc.u32 %r8947, %r8947, %r14497;
subc.cc.u32 %r8948, %r8948, %r14496;
subc.cc.u32 %r8949, %r8949, %r14495;
subc.cc.u32 %r8950, %r8950, %r14494;
subc.cc.u32 %r8951, %r8951, %r14493;
subc.cc.u32 %r8952, %r8952, %r14492;
subc.cc.u32 %r8953, %r8953, %r14491;
subc.cc.u32 %r8954, %r8954, %r14490;
subc.cc.u32 %r8955, %r8955, %r14489;
subc.u32 %r8956, %r8956, %r14488;

	// inline asm
	setp.gt.u32	%p1130, %r1588, %r14488;
	@%p1130 bra 	BB4_1041;

	setp.lt.u32	%p1131, %r1588, %r14488;
	@%p1131 bra 	BB4_1040;

	setp.gt.u32	%p1132, %r1562, %r14489;
	@%p1132 bra 	BB4_1041;

	setp.lt.u32	%p1133, %r1562, %r14489;
	@%p1133 bra 	BB4_1040;

	setp.gt.u32	%p1134, %r1561, %r14490;
	@%p1134 bra 	BB4_1041;

	setp.lt.u32	%p1135, %r1561, %r14490;
	@%p1135 bra 	BB4_1040;

	setp.gt.u32	%p1136, %r1560, %r14491;
	@%p1136 bra 	BB4_1041;

	setp.lt.u32	%p1137, %r1560, %r14491;
	@%p1137 bra 	BB4_1040;

	setp.gt.u32	%p1138, %r1559, %r14492;
	@%p1138 bra 	BB4_1041;

	setp.lt.u32	%p1139, %r1559, %r14492;
	@%p1139 bra 	BB4_1040;

	setp.gt.u32	%p1140, %r1558, %r14493;
	@%p1140 bra 	BB4_1041;

	setp.lt.u32	%p1141, %r1558, %r14493;
	@%p1141 bra 	BB4_1040;

	setp.gt.u32	%p1142, %r1557, %r14494;
	@%p1142 bra 	BB4_1041;

	setp.lt.u32	%p1143, %r1557, %r14494;
	@%p1143 bra 	BB4_1040;

	setp.gt.u32	%p1144, %r1556, %r14495;
	@%p1144 bra 	BB4_1041;

	setp.lt.u32	%p1145, %r1556, %r14495;
	@%p1145 bra 	BB4_1040;

	setp.gt.u32	%p1146, %r1555, %r14496;
	@%p1146 bra 	BB4_1041;

	setp.lt.u32	%p1147, %r1555, %r14496;
	@%p1147 bra 	BB4_1040;

	setp.gt.u32	%p1148, %r1554, %r14497;
	@%p1148 bra 	BB4_1041;

	setp.lt.u32	%p1149, %r1554, %r14497;
	@%p1149 bra 	BB4_1040;

	setp.gt.u32	%p1150, %r1553, %r14498;
	@%p1150 bra 	BB4_1041;

	setp.ge.u32	%p1151, %r1553, %r14498;
	setp.ge.u32	%p1152, %r1589, %r14499;
	and.pred  	%p1153, %p1151, %p1152;
	@%p1153 bra 	BB4_1041;

BB4_1040:
	mov.u32 	%r8993, -21845;
	mov.u32 	%r8994, -1174470657;
	mov.u32 	%r8995, -1319895041;
	mov.u32 	%r8996, 514588670;
	mov.u32 	%r8997, -156174812;
	mov.u32 	%r8998, 1731252896;
	mov.u32 	%r8999, -209382721;
	mov.u32 	%r9000, 1685539716;
	mov.u32 	%r9001, 1129032919;
	mov.u32 	%r9002, 1260103606;
	mov.u32 	%r9003, 964683418;
	mov.u32 	%r9004, 436277738;
	// inline asm
	add.cc.u32 %r8945, %r8945, %r8993;
addc.cc.u32 %r8946, %r8946, %r8994;
addc.cc.u32 %r8947, %r8947, %r8995;
addc.cc.u32 %r8948, %r8948, %r8996;
addc.cc.u32 %r8949, %r8949, %r8997;
addc.cc.u32 %r8950, %r8950, %r8998;
addc.cc.u32 %r8951, %r8951, %r8999;
addc.cc.u32 %r8952, %r8952, %r9000;
addc.cc.u32 %r8953, %r8953, %r9001;
addc.cc.u32 %r8954, %r8954, %r9002;
addc.cc.u32 %r8955, %r8955, %r9003;
addc.u32 %r8956, %r8956, %r9004;

	// inline asm

BB4_1041:
	// Callseq Start 29
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r8945;
	st.param.b32	[param0+4], %r8946;
	st.param.b32	[param0+8], %r8947;
	st.param.b32	[param0+12], %r8948;
	st.param.b32	[param0+16], %r8949;
	st.param.b32	[param0+20], %r8950;
	st.param.b32	[param0+24], %r8951;
	st.param.b32	[param0+28], %r8952;
	st.param.b32	[param0+32], %r8953;
	st.param.b32	[param0+36], %r8954;
	st.param.b32	[param0+40], %r8955;
	st.param.b32	[param0+44], %r8956;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r8945;
	st.param.b32	[param1+4], %r8946;
	st.param.b32	[param1+8], %r8947;
	st.param.b32	[param1+12], %r8948;
	st.param.b32	[param1+16], %r8949;
	st.param.b32	[param1+20], %r8950;
	st.param.b32	[param1+24], %r8951;
	st.param.b32	[param1+28], %r8952;
	st.param.b32	[param1+32], %r8953;
	st.param.b32	[param1+36], %r8954;
	st.param.b32	[param1+40], %r8955;
	st.param.b32	[param1+44], %r8956;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r2281, [retval0+0];
	ld.param.b32	%r2279, [retval0+4];
	ld.param.b32	%r2277, [retval0+8];
	ld.param.b32	%r2275, [retval0+12];
	ld.param.b32	%r2273, [retval0+16];
	ld.param.b32	%r2271, [retval0+20];
	ld.param.b32	%r2269, [retval0+24];
	ld.param.b32	%r2267, [retval0+28];
	ld.param.b32	%r2265, [retval0+32];
	ld.param.b32	%r2263, [retval0+36];
	ld.param.b32	%r2261, [retval0+40];
	ld.param.b32	%r2260, [retval0+44];
	
	//{
	}// Callseq End 29
	shl.b32 	%r9017, %r2260, 1;
	shr.u32 	%r9018, %r2261, 31;
	or.b32  	%r14320, %r9018, %r9017;
	shl.b32 	%r9019, %r2261, 1;
	shr.u32 	%r9020, %r2263, 31;
	or.b32  	%r14321, %r9020, %r9019;
	shl.b32 	%r9021, %r2263, 1;
	shr.u32 	%r9022, %r2265, 31;
	or.b32  	%r14322, %r9022, %r9021;
	shl.b32 	%r9023, %r2265, 1;
	shr.u32 	%r9024, %r2267, 31;
	or.b32  	%r14323, %r9024, %r9023;
	shl.b32 	%r9025, %r2267, 1;
	shr.u32 	%r9026, %r2269, 31;
	or.b32  	%r14324, %r9026, %r9025;
	shl.b32 	%r9027, %r2269, 1;
	shr.u32 	%r9028, %r2271, 31;
	or.b32  	%r14325, %r9028, %r9027;
	shl.b32 	%r9029, %r2271, 1;
	shr.u32 	%r9030, %r2273, 31;
	or.b32  	%r14326, %r9030, %r9029;
	shl.b32 	%r9031, %r2273, 1;
	shr.u32 	%r9032, %r2275, 31;
	or.b32  	%r14327, %r9032, %r9031;
	shl.b32 	%r9033, %r2275, 1;
	shr.u32 	%r9034, %r2277, 31;
	or.b32  	%r14328, %r9034, %r9033;
	shl.b32 	%r9035, %r2277, 1;
	shr.u32 	%r9036, %r2279, 31;
	or.b32  	%r14329, %r9036, %r9035;
	shl.b32 	%r9037, %r2279, 1;
	shr.u32 	%r9038, %r2281, 31;
	or.b32  	%r14330, %r9038, %r9037;
	shl.b32 	%r14331, %r2281, 1;
	setp.gt.u32	%p1154, %r14320, 436277738;
	@%p1154 bra 	BB4_1063;

	setp.lt.u32	%p1155, %r14320, 436277738;
	@%p1155 bra 	BB4_1064;

	setp.gt.u32	%p1156, %r14321, 964683418;
	@%p1156 bra 	BB4_1063;

	setp.lt.u32	%p1157, %r14321, 964683418;
	@%p1157 bra 	BB4_1064;

	setp.gt.u32	%p1158, %r14322, 1260103606;
	@%p1158 bra 	BB4_1063;

	setp.lt.u32	%p1159, %r14322, 1260103606;
	@%p1159 bra 	BB4_1064;

	setp.gt.u32	%p1160, %r14323, 1129032919;
	@%p1160 bra 	BB4_1063;

	setp.lt.u32	%p1161, %r14323, 1129032919;
	@%p1161 bra 	BB4_1064;

	setp.gt.u32	%p1162, %r14324, 1685539716;
	@%p1162 bra 	BB4_1063;

	setp.lt.u32	%p1163, %r14324, 1685539716;
	@%p1163 bra 	BB4_1064;

	setp.gt.u32	%p1164, %r14325, -209382721;
	@%p1164 bra 	BB4_1063;

	setp.lt.u32	%p1165, %r14325, -209382721;
	@%p1165 bra 	BB4_1064;

	setp.gt.u32	%p1166, %r14326, 1731252896;
	@%p1166 bra 	BB4_1063;

	setp.lt.u32	%p1167, %r14326, 1731252896;
	@%p1167 bra 	BB4_1064;

	setp.gt.u32	%p1168, %r14327, -156174812;
	@%p1168 bra 	BB4_1063;

	setp.lt.u32	%p1169, %r14327, -156174812;
	@%p1169 bra 	BB4_1064;

	setp.gt.u32	%p1170, %r14328, 514588670;
	@%p1170 bra 	BB4_1063;

	setp.lt.u32	%p1171, %r14328, 514588670;
	@%p1171 bra 	BB4_1064;

	setp.gt.u32	%p1172, %r14329, -1319895041;
	@%p1172 bra 	BB4_1063;

	setp.lt.u32	%p1173, %r14329, -1319895041;
	@%p1173 bra 	BB4_1064;

	setp.gt.u32	%p1174, %r14330, -1174470657;
	@%p1174 bra 	BB4_1063;

	setp.lt.u32	%p1175, %r14330, -1174470657;
	setp.lt.u32	%p1176, %r14331, -21845;
	or.pred  	%p1177, %p1175, %p1176;
	@%p1177 bra 	BB4_1064;

BB4_1063:
	mov.u32 	%r9051, -21845;
	mov.u32 	%r9052, -1174470657;
	mov.u32 	%r9053, -1319895041;
	mov.u32 	%r9054, 514588670;
	mov.u32 	%r9055, -156174812;
	mov.u32 	%r9056, 1731252896;
	mov.u32 	%r9057, -209382721;
	mov.u32 	%r9058, 1685539716;
	mov.u32 	%r9059, 1129032919;
	mov.u32 	%r9060, 1260103606;
	mov.u32 	%r9061, 964683418;
	mov.u32 	%r9062, 436277738;
	// inline asm
	sub.cc.u32 %r14331, %r14331, %r9051;
subc.cc.u32 %r14330, %r14330, %r9052;
subc.cc.u32 %r14329, %r14329, %r9053;
subc.cc.u32 %r14328, %r14328, %r9054;
subc.cc.u32 %r14327, %r14327, %r9055;
subc.cc.u32 %r14326, %r14326, %r9056;
subc.cc.u32 %r14325, %r14325, %r9057;
subc.cc.u32 %r14324, %r14324, %r9058;
subc.cc.u32 %r14323, %r14323, %r9059;
subc.cc.u32 %r14322, %r14322, %r9060;
subc.cc.u32 %r14321, %r14321, %r9061;
subc.u32 %r14320, %r14320, %r9062;

	// inline asm

BB4_1064:
	shr.u32 	%r9075, %r14321, 31;
	shl.b32 	%r9076, %r14320, 1;
	or.b32  	%r14332, %r9075, %r9076;
	shr.u32 	%r9077, %r14322, 31;
	shl.b32 	%r9078, %r14321, 1;
	or.b32  	%r14333, %r9077, %r9078;
	shr.u32 	%r9079, %r14323, 31;
	shl.b32 	%r9080, %r14322, 1;
	or.b32  	%r14334, %r9079, %r9080;
	shr.u32 	%r9081, %r14324, 31;
	shl.b32 	%r9082, %r14323, 1;
	or.b32  	%r14335, %r9081, %r9082;
	shr.u32 	%r9083, %r14325, 31;
	shl.b32 	%r9084, %r14324, 1;
	or.b32  	%r14336, %r9083, %r9084;
	shr.u32 	%r9085, %r14326, 31;
	shl.b32 	%r9086, %r14325, 1;
	or.b32  	%r14337, %r9085, %r9086;
	shr.u32 	%r9087, %r14327, 31;
	shl.b32 	%r9088, %r14326, 1;
	or.b32  	%r14338, %r9087, %r9088;
	shr.u32 	%r9089, %r14328, 31;
	shl.b32 	%r9090, %r14327, 1;
	or.b32  	%r14339, %r9089, %r9090;
	shr.u32 	%r9091, %r14329, 31;
	shl.b32 	%r9092, %r14328, 1;
	or.b32  	%r14340, %r9091, %r9092;
	shr.u32 	%r9093, %r14330, 31;
	shl.b32 	%r9094, %r14329, 1;
	or.b32  	%r14341, %r9093, %r9094;
	shr.u32 	%r9095, %r14331, 31;
	shl.b32 	%r9096, %r14330, 1;
	or.b32  	%r14342, %r9095, %r9096;
	shl.b32 	%r14343, %r14331, 1;
	setp.gt.u32	%p1178, %r14332, 436277738;
	@%p1178 bra 	BB4_1086;

	setp.lt.u32	%p1179, %r14332, 436277738;
	@%p1179 bra 	BB4_1087;

	setp.gt.u32	%p1180, %r14333, 964683418;
	@%p1180 bra 	BB4_1086;

	setp.lt.u32	%p1181, %r14333, 964683418;
	@%p1181 bra 	BB4_1087;

	setp.gt.u32	%p1182, %r14334, 1260103606;
	@%p1182 bra 	BB4_1086;

	setp.lt.u32	%p1183, %r14334, 1260103606;
	@%p1183 bra 	BB4_1087;

	setp.gt.u32	%p1184, %r14335, 1129032919;
	@%p1184 bra 	BB4_1086;

	setp.lt.u32	%p1185, %r14335, 1129032919;
	@%p1185 bra 	BB4_1087;

	setp.gt.u32	%p1186, %r14336, 1685539716;
	@%p1186 bra 	BB4_1086;

	setp.lt.u32	%p1187, %r14336, 1685539716;
	@%p1187 bra 	BB4_1087;

	setp.gt.u32	%p1188, %r14337, -209382721;
	@%p1188 bra 	BB4_1086;

	setp.lt.u32	%p1189, %r14337, -209382721;
	@%p1189 bra 	BB4_1087;

	setp.gt.u32	%p1190, %r14338, 1731252896;
	@%p1190 bra 	BB4_1086;

	setp.lt.u32	%p1191, %r14338, 1731252896;
	@%p1191 bra 	BB4_1087;

	setp.gt.u32	%p1192, %r14339, -156174812;
	@%p1192 bra 	BB4_1086;

	setp.lt.u32	%p1193, %r14339, -156174812;
	@%p1193 bra 	BB4_1087;

	setp.gt.u32	%p1194, %r14340, 514588670;
	@%p1194 bra 	BB4_1086;

	setp.lt.u32	%p1195, %r14340, 514588670;
	@%p1195 bra 	BB4_1087;

	setp.gt.u32	%p1196, %r14341, -1319895041;
	@%p1196 bra 	BB4_1086;

	setp.lt.u32	%p1197, %r14341, -1319895041;
	@%p1197 bra 	BB4_1087;

	setp.gt.u32	%p1198, %r14342, -1174470657;
	@%p1198 bra 	BB4_1086;

	setp.lt.u32	%p1199, %r14342, -1174470657;
	setp.lt.u32	%p1200, %r14343, -21845;
	or.pred  	%p1201, %p1199, %p1200;
	@%p1201 bra 	BB4_1087;

BB4_1086:
	mov.u32 	%r9109, -21845;
	mov.u32 	%r9110, -1174470657;
	mov.u32 	%r9111, -1319895041;
	mov.u32 	%r9112, 514588670;
	mov.u32 	%r9113, -156174812;
	mov.u32 	%r9114, 1731252896;
	mov.u32 	%r9115, -209382721;
	mov.u32 	%r9116, 1685539716;
	mov.u32 	%r9117, 1129032919;
	mov.u32 	%r9118, 1260103606;
	mov.u32 	%r9119, 964683418;
	mov.u32 	%r9120, 436277738;
	// inline asm
	sub.cc.u32 %r14343, %r14343, %r9109;
subc.cc.u32 %r14342, %r14342, %r9110;
subc.cc.u32 %r14341, %r14341, %r9111;
subc.cc.u32 %r14340, %r14340, %r9112;
subc.cc.u32 %r14339, %r14339, %r9113;
subc.cc.u32 %r14338, %r14338, %r9114;
subc.cc.u32 %r14337, %r14337, %r9115;
subc.cc.u32 %r14336, %r14336, %r9116;
subc.cc.u32 %r14335, %r14335, %r9117;
subc.cc.u32 %r14334, %r14334, %r9118;
subc.cc.u32 %r14333, %r14333, %r9119;
subc.u32 %r14332, %r14332, %r9120;

	// inline asm

BB4_1087:
	// Callseq Start 30
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r8945;
	st.param.b32	[param0+4], %r8946;
	st.param.b32	[param0+8], %r8947;
	st.param.b32	[param0+12], %r8948;
	st.param.b32	[param0+16], %r8949;
	st.param.b32	[param0+20], %r8950;
	st.param.b32	[param0+24], %r8951;
	st.param.b32	[param0+28], %r8952;
	st.param.b32	[param0+32], %r8953;
	st.param.b32	[param0+36], %r8954;
	st.param.b32	[param0+40], %r8955;
	st.param.b32	[param0+44], %r8956;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r14343;
	st.param.b32	[param1+4], %r14342;
	st.param.b32	[param1+8], %r14341;
	st.param.b32	[param1+12], %r14340;
	st.param.b32	[param1+16], %r14339;
	st.param.b32	[param1+20], %r14338;
	st.param.b32	[param1+24], %r14337;
	st.param.b32	[param1+28], %r14336;
	st.param.b32	[param1+32], %r14335;
	st.param.b32	[param1+36], %r14334;
	st.param.b32	[param1+40], %r14333;
	st.param.b32	[param1+44], %r14332;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r2344, [retval0+0];
	ld.param.b32	%r2345, [retval0+4];
	ld.param.b32	%r2346, [retval0+8];
	ld.param.b32	%r2347, [retval0+12];
	ld.param.b32	%r2348, [retval0+16];
	ld.param.b32	%r2349, [retval0+20];
	ld.param.b32	%r2350, [retval0+24];
	ld.param.b32	%r2351, [retval0+28];
	ld.param.b32	%r2352, [retval0+32];
	ld.param.b32	%r2353, [retval0+36];
	ld.param.b32	%r2354, [retval0+40];
	ld.param.b32	%r2355, [retval0+44];
	
	//{
	}// Callseq End 30
	mov.u32 	%r9136, %r1567;
	mov.u32 	%r9143, %r1574;
	mov.u32 	%r9138, %r1569;
	mov.u32 	%r9133, %r1564;
	mov.u32 	%r9140, %r1571;
	mov.u32 	%r9135, %r1566;
	mov.u32 	%r9142, %r1573;
	mov.u32 	%r9137, %r1568;
	mov.u32 	%r9144, %r1575;
	mov.u32 	%r9139, %r1570;
	mov.u32 	%r9134, %r1565;
	mov.u32 	%r9141, %r1572;
	// inline asm
	sub.cc.u32 %r9133, %r9133, %r14487;
subc.cc.u32 %r9134, %r9134, %r14486;
subc.cc.u32 %r9135, %r9135, %r14485;
subc.cc.u32 %r9136, %r9136, %r14484;
subc.cc.u32 %r9137, %r9137, %r14483;
subc.cc.u32 %r9138, %r9138, %r14482;
subc.cc.u32 %r9139, %r9139, %r14481;
subc.cc.u32 %r9140, %r9140, %r14480;
subc.cc.u32 %r9141, %r9141, %r14479;
subc.cc.u32 %r9142, %r9142, %r14478;
subc.cc.u32 %r9143, %r9143, %r14477;
subc.u32 %r9144, %r9144, %r14476;

	// inline asm
	setp.gt.u32	%p1202, %r1575, %r14476;
	@%p1202 bra 	BB4_1110;

	setp.lt.u32	%p1203, %r1575, %r14476;
	@%p1203 bra 	BB4_1109;

	setp.gt.u32	%p1204, %r1574, %r14477;
	@%p1204 bra 	BB4_1110;

	setp.lt.u32	%p1205, %r1574, %r14477;
	@%p1205 bra 	BB4_1109;

	setp.gt.u32	%p1206, %r1573, %r14478;
	@%p1206 bra 	BB4_1110;

	setp.lt.u32	%p1207, %r1573, %r14478;
	@%p1207 bra 	BB4_1109;

	setp.gt.u32	%p1208, %r1572, %r14479;
	@%p1208 bra 	BB4_1110;

	setp.lt.u32	%p1209, %r1572, %r14479;
	@%p1209 bra 	BB4_1109;

	setp.gt.u32	%p1210, %r1571, %r14480;
	@%p1210 bra 	BB4_1110;

	setp.lt.u32	%p1211, %r1571, %r14480;
	@%p1211 bra 	BB4_1109;

	setp.gt.u32	%p1212, %r1570, %r14481;
	@%p1212 bra 	BB4_1110;

	setp.lt.u32	%p1213, %r1570, %r14481;
	@%p1213 bra 	BB4_1109;

	setp.gt.u32	%p1214, %r1569, %r14482;
	@%p1214 bra 	BB4_1110;

	setp.lt.u32	%p1215, %r1569, %r14482;
	@%p1215 bra 	BB4_1109;

	setp.gt.u32	%p1216, %r1568, %r14483;
	@%p1216 bra 	BB4_1110;

	setp.lt.u32	%p1217, %r1568, %r14483;
	@%p1217 bra 	BB4_1109;

	setp.gt.u32	%p1218, %r1567, %r14484;
	@%p1218 bra 	BB4_1110;

	setp.lt.u32	%p1219, %r1567, %r14484;
	@%p1219 bra 	BB4_1109;

	setp.gt.u32	%p1220, %r1566, %r14485;
	@%p1220 bra 	BB4_1110;

	setp.lt.u32	%p1221, %r1566, %r14485;
	@%p1221 bra 	BB4_1109;

	setp.gt.u32	%p1222, %r1565, %r14486;
	@%p1222 bra 	BB4_1110;

	setp.ge.u32	%p1223, %r1565, %r14486;
	setp.ge.u32	%p1224, %r1564, %r14487;
	and.pred  	%p1225, %p1223, %p1224;
	@%p1225 bra 	BB4_1110;

BB4_1109:
	mov.u32 	%r9181, -21845;
	mov.u32 	%r9182, -1174470657;
	mov.u32 	%r9183, -1319895041;
	mov.u32 	%r9184, 514588670;
	mov.u32 	%r9185, -156174812;
	mov.u32 	%r9186, 1731252896;
	mov.u32 	%r9187, -209382721;
	mov.u32 	%r9188, 1685539716;
	mov.u32 	%r9189, 1129032919;
	mov.u32 	%r9190, 1260103606;
	mov.u32 	%r9191, 964683418;
	mov.u32 	%r9192, 436277738;
	// inline asm
	add.cc.u32 %r9133, %r9133, %r9181;
addc.cc.u32 %r9134, %r9134, %r9182;
addc.cc.u32 %r9135, %r9135, %r9183;
addc.cc.u32 %r9136, %r9136, %r9184;
addc.cc.u32 %r9137, %r9137, %r9185;
addc.cc.u32 %r9138, %r9138, %r9186;
addc.cc.u32 %r9139, %r9139, %r9187;
addc.cc.u32 %r9140, %r9140, %r9188;
addc.cc.u32 %r9141, %r9141, %r9189;
addc.cc.u32 %r9142, %r9142, %r9190;
addc.cc.u32 %r9143, %r9143, %r9191;
addc.u32 %r9144, %r9144, %r9192;

	// inline asm

BB4_1110:
	shr.u32 	%r9205, %r9143, 31;
	shl.b32 	%r9206, %r9144, 1;
	or.b32  	%r14356, %r9205, %r9206;
	shr.u32 	%r9207, %r9142, 31;
	shl.b32 	%r9208, %r9143, 1;
	or.b32  	%r14357, %r9207, %r9208;
	shr.u32 	%r9209, %r9141, 31;
	shl.b32 	%r9210, %r9142, 1;
	or.b32  	%r14358, %r9209, %r9210;
	shr.u32 	%r9211, %r9140, 31;
	shl.b32 	%r9212, %r9141, 1;
	or.b32  	%r14359, %r9211, %r9212;
	shr.u32 	%r9213, %r9139, 31;
	shl.b32 	%r9214, %r9140, 1;
	or.b32  	%r14360, %r9213, %r9214;
	shr.u32 	%r9215, %r9138, 31;
	shl.b32 	%r9216, %r9139, 1;
	or.b32  	%r14361, %r9215, %r9216;
	shr.u32 	%r9217, %r9137, 31;
	shl.b32 	%r9218, %r9138, 1;
	or.b32  	%r14362, %r9217, %r9218;
	shr.u32 	%r9219, %r9136, 31;
	shl.b32 	%r9220, %r9137, 1;
	or.b32  	%r14363, %r9219, %r9220;
	shr.u32 	%r9221, %r9135, 31;
	shl.b32 	%r9222, %r9136, 1;
	or.b32  	%r14364, %r9221, %r9222;
	shr.u32 	%r9223, %r9134, 31;
	shl.b32 	%r9224, %r9135, 1;
	or.b32  	%r14365, %r9223, %r9224;
	shr.u32 	%r9225, %r9133, 31;
	shl.b32 	%r9226, %r9134, 1;
	or.b32  	%r14366, %r9225, %r9226;
	shl.b32 	%r14367, %r9133, 1;
	setp.gt.u32	%p1226, %r14356, 436277738;
	@%p1226 bra 	BB4_1132;

	setp.lt.u32	%p1227, %r14356, 436277738;
	@%p1227 bra 	BB4_1133;

	setp.gt.u32	%p1228, %r14357, 964683418;
	@%p1228 bra 	BB4_1132;

	setp.lt.u32	%p1229, %r14357, 964683418;
	@%p1229 bra 	BB4_1133;

	setp.gt.u32	%p1230, %r14358, 1260103606;
	@%p1230 bra 	BB4_1132;

	setp.lt.u32	%p1231, %r14358, 1260103606;
	@%p1231 bra 	BB4_1133;

	setp.gt.u32	%p1232, %r14359, 1129032919;
	@%p1232 bra 	BB4_1132;

	setp.lt.u32	%p1233, %r14359, 1129032919;
	@%p1233 bra 	BB4_1133;

	setp.gt.u32	%p1234, %r14360, 1685539716;
	@%p1234 bra 	BB4_1132;

	setp.lt.u32	%p1235, %r14360, 1685539716;
	@%p1235 bra 	BB4_1133;

	setp.gt.u32	%p1236, %r14361, -209382721;
	@%p1236 bra 	BB4_1132;

	setp.lt.u32	%p1237, %r14361, -209382721;
	@%p1237 bra 	BB4_1133;

	setp.gt.u32	%p1238, %r14362, 1731252896;
	@%p1238 bra 	BB4_1132;

	setp.lt.u32	%p1239, %r14362, 1731252896;
	@%p1239 bra 	BB4_1133;

	setp.gt.u32	%p1240, %r14363, -156174812;
	@%p1240 bra 	BB4_1132;

	setp.lt.u32	%p1241, %r14363, -156174812;
	@%p1241 bra 	BB4_1133;

	setp.gt.u32	%p1242, %r14364, 514588670;
	@%p1242 bra 	BB4_1132;

	setp.lt.u32	%p1243, %r14364, 514588670;
	@%p1243 bra 	BB4_1133;

	setp.gt.u32	%p1244, %r14365, -1319895041;
	@%p1244 bra 	BB4_1132;

	setp.lt.u32	%p1245, %r14365, -1319895041;
	@%p1245 bra 	BB4_1133;

	setp.gt.u32	%p1246, %r14366, -1174470657;
	@%p1246 bra 	BB4_1132;

	setp.lt.u32	%p1247, %r14366, -1174470657;
	setp.lt.u32	%p1248, %r14367, -21845;
	or.pred  	%p1249, %p1247, %p1248;
	@%p1249 bra 	BB4_1133;

BB4_1132:
	mov.u32 	%r9239, -21845;
	mov.u32 	%r9240, -1174470657;
	mov.u32 	%r9241, -1319895041;
	mov.u32 	%r9242, 514588670;
	mov.u32 	%r9243, -156174812;
	mov.u32 	%r9244, 1731252896;
	mov.u32 	%r9245, -209382721;
	mov.u32 	%r9246, 1685539716;
	mov.u32 	%r9247, 1129032919;
	mov.u32 	%r9248, 1260103606;
	mov.u32 	%r9249, 964683418;
	mov.u32 	%r9250, 436277738;
	// inline asm
	sub.cc.u32 %r14367, %r14367, %r9239;
subc.cc.u32 %r14366, %r14366, %r9240;
subc.cc.u32 %r14365, %r14365, %r9241;
subc.cc.u32 %r14364, %r14364, %r9242;
subc.cc.u32 %r14363, %r14363, %r9243;
subc.cc.u32 %r14362, %r14362, %r9244;
subc.cc.u32 %r14361, %r14361, %r9245;
subc.cc.u32 %r14360, %r14360, %r9246;
subc.cc.u32 %r14359, %r14359, %r9247;
subc.cc.u32 %r14358, %r14358, %r9248;
subc.cc.u32 %r14357, %r14357, %r9249;
subc.u32 %r14356, %r14356, %r9250;

	// inline asm

BB4_1133:
	// Callseq Start 31
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r14499;
	st.param.b32	[param0+4], %r14498;
	st.param.b32	[param0+8], %r14497;
	st.param.b32	[param0+12], %r14496;
	st.param.b32	[param0+16], %r14495;
	st.param.b32	[param0+20], %r14494;
	st.param.b32	[param0+24], %r14493;
	st.param.b32	[param0+28], %r14492;
	st.param.b32	[param0+32], %r14491;
	st.param.b32	[param0+36], %r14490;
	st.param.b32	[param0+40], %r14489;
	st.param.b32	[param0+44], %r14488;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r14343;
	st.param.b32	[param1+4], %r14342;
	st.param.b32	[param1+8], %r14341;
	st.param.b32	[param1+12], %r14340;
	st.param.b32	[param1+16], %r14339;
	st.param.b32	[param1+20], %r14338;
	st.param.b32	[param1+24], %r14337;
	st.param.b32	[param1+28], %r14336;
	st.param.b32	[param1+32], %r14335;
	st.param.b32	[param1+36], %r14334;
	st.param.b32	[param1+40], %r14333;
	st.param.b32	[param1+44], %r14332;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r2452, [retval0+0];
	ld.param.b32	%r2453, [retval0+4];
	ld.param.b32	%r2454, [retval0+8];
	ld.param.b32	%r2455, [retval0+12];
	ld.param.b32	%r2456, [retval0+16];
	ld.param.b32	%r2457, [retval0+20];
	ld.param.b32	%r2458, [retval0+24];
	ld.param.b32	%r2459, [retval0+28];
	ld.param.b32	%r2460, [retval0+32];
	ld.param.b32	%r2461, [retval0+36];
	ld.param.b32	%r2462, [retval0+40];
	ld.param.b32	%r2463, [retval0+44];
	
	//{
	}// Callseq End 31
	// Callseq Start 32
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r14367;
	st.param.b32	[param0+4], %r14366;
	st.param.b32	[param0+8], %r14365;
	st.param.b32	[param0+12], %r14364;
	st.param.b32	[param0+16], %r14363;
	st.param.b32	[param0+20], %r14362;
	st.param.b32	[param0+24], %r14361;
	st.param.b32	[param0+28], %r14360;
	st.param.b32	[param0+32], %r14359;
	st.param.b32	[param0+36], %r14358;
	st.param.b32	[param0+40], %r14357;
	st.param.b32	[param0+44], %r14356;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r14367;
	st.param.b32	[param1+4], %r14366;
	st.param.b32	[param1+8], %r14365;
	st.param.b32	[param1+12], %r14364;
	st.param.b32	[param1+16], %r14363;
	st.param.b32	[param1+20], %r14362;
	st.param.b32	[param1+24], %r14361;
	st.param.b32	[param1+28], %r14360;
	st.param.b32	[param1+32], %r14359;
	st.param.b32	[param1+36], %r14358;
	st.param.b32	[param1+40], %r14357;
	st.param.b32	[param1+44], %r14356;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r9287, [retval0+0];
	ld.param.b32	%r9288, [retval0+4];
	ld.param.b32	%r9289, [retval0+8];
	ld.param.b32	%r9290, [retval0+12];
	ld.param.b32	%r9291, [retval0+16];
	ld.param.b32	%r9292, [retval0+20];
	ld.param.b32	%r9293, [retval0+24];
	ld.param.b32	%r9294, [retval0+28];
	ld.param.b32	%r9295, [retval0+32];
	ld.param.b32	%r9296, [retval0+36];
	ld.param.b32	%r9297, [retval0+40];
	ld.param.b32	%r9298, [retval0+44];
	
	//{
	}// Callseq End 32
	mov.u32 	%r14370, %r9296;
	mov.u32 	%r14375, %r9291;
	mov.u32 	%r14368, %r9298;
	mov.u32 	%r14373, %r9293;
	mov.u32 	%r14378, %r9288;
	mov.u32 	%r14371, %r9295;
	mov.u32 	%r14376, %r9290;
	mov.u32 	%r14369, %r9297;
	mov.u32 	%r14374, %r9292;
	mov.u32 	%r14379, %r9287;
	mov.u32 	%r14372, %r9294;
	mov.u32 	%r14377, %r9289;
	// inline asm
	sub.cc.u32 %r14379, %r14379, %r2344;
subc.cc.u32 %r14378, %r14378, %r2345;
subc.cc.u32 %r14377, %r14377, %r2346;
subc.cc.u32 %r14376, %r14376, %r2347;
subc.cc.u32 %r14375, %r14375, %r2348;
subc.cc.u32 %r14374, %r14374, %r2349;
subc.cc.u32 %r14373, %r14373, %r2350;
subc.cc.u32 %r14372, %r14372, %r2351;
subc.cc.u32 %r14371, %r14371, %r2352;
subc.cc.u32 %r14370, %r14370, %r2353;
subc.cc.u32 %r14369, %r14369, %r2354;
subc.u32 %r14368, %r14368, %r2355;

	// inline asm
	setp.gt.u32	%p1250, %r9298, %r2355;
	@%p1250 bra 	BB4_1156;

	setp.lt.u32	%p1251, %r9298, %r2355;
	@%p1251 bra 	BB4_1155;

	setp.gt.u32	%p1252, %r9297, %r2354;
	@%p1252 bra 	BB4_1156;

	setp.lt.u32	%p1253, %r9297, %r2354;
	@%p1253 bra 	BB4_1155;

	setp.gt.u32	%p1254, %r9296, %r2353;
	@%p1254 bra 	BB4_1156;

	setp.lt.u32	%p1255, %r9296, %r2353;
	@%p1255 bra 	BB4_1155;

	setp.gt.u32	%p1256, %r9295, %r2352;
	@%p1256 bra 	BB4_1156;

	setp.lt.u32	%p1257, %r9295, %r2352;
	@%p1257 bra 	BB4_1155;

	setp.gt.u32	%p1258, %r9294, %r2351;
	@%p1258 bra 	BB4_1156;

	setp.lt.u32	%p1259, %r9294, %r2351;
	@%p1259 bra 	BB4_1155;

	setp.gt.u32	%p1260, %r9293, %r2350;
	@%p1260 bra 	BB4_1156;

	setp.lt.u32	%p1261, %r9293, %r2350;
	@%p1261 bra 	BB4_1155;

	setp.gt.u32	%p1262, %r9292, %r2349;
	@%p1262 bra 	BB4_1156;

	setp.lt.u32	%p1263, %r9292, %r2349;
	@%p1263 bra 	BB4_1155;

	setp.gt.u32	%p1264, %r9291, %r2348;
	@%p1264 bra 	BB4_1156;

	setp.lt.u32	%p1265, %r9291, %r2348;
	@%p1265 bra 	BB4_1155;

	setp.gt.u32	%p1266, %r9290, %r2347;
	@%p1266 bra 	BB4_1156;

	setp.lt.u32	%p1267, %r9290, %r2347;
	@%p1267 bra 	BB4_1155;

	setp.gt.u32	%p1268, %r9289, %r2346;
	@%p1268 bra 	BB4_1156;

	setp.lt.u32	%p1269, %r9289, %r2346;
	@%p1269 bra 	BB4_1155;

	setp.gt.u32	%p1270, %r9288, %r2345;
	@%p1270 bra 	BB4_1156;

	setp.ge.u32	%p1271, %r9288, %r2345;
	setp.ge.u32	%p1272, %r9287, %r2344;
	and.pred  	%p1273, %p1271, %p1272;
	@%p1273 bra 	BB4_1156;

BB4_1155:
	mov.u32 	%r9311, -21845;
	mov.u32 	%r9312, -1174470657;
	mov.u32 	%r9313, -1319895041;
	mov.u32 	%r9314, 514588670;
	mov.u32 	%r9315, -156174812;
	mov.u32 	%r9316, 1731252896;
	mov.u32 	%r9317, -209382721;
	mov.u32 	%r9318, 1685539716;
	mov.u32 	%r9319, 1129032919;
	mov.u32 	%r9320, 1260103606;
	mov.u32 	%r9321, 964683418;
	mov.u32 	%r9322, 436277738;
	// inline asm
	add.cc.u32 %r14379, %r14379, %r9311;
addc.cc.u32 %r14378, %r14378, %r9312;
addc.cc.u32 %r14377, %r14377, %r9313;
addc.cc.u32 %r14376, %r14376, %r9314;
addc.cc.u32 %r14375, %r14375, %r9315;
addc.cc.u32 %r14374, %r14374, %r9316;
addc.cc.u32 %r14373, %r14373, %r9317;
addc.cc.u32 %r14372, %r14372, %r9318;
addc.cc.u32 %r14371, %r14371, %r9319;
addc.cc.u32 %r14370, %r14370, %r9320;
addc.cc.u32 %r14369, %r14369, %r9321;
addc.u32 %r14368, %r14368, %r9322;

	// inline asm

BB4_1156:
	shl.b32 	%r9335, %r2463, 1;
	shr.u32 	%r9336, %r2462, 31;
	or.b32  	%r14380, %r9336, %r9335;
	shl.b32 	%r9337, %r2462, 1;
	shr.u32 	%r9338, %r2461, 31;
	or.b32  	%r14381, %r9338, %r9337;
	shl.b32 	%r9339, %r2461, 1;
	shr.u32 	%r9340, %r2460, 31;
	or.b32  	%r14382, %r9340, %r9339;
	shl.b32 	%r9341, %r2460, 1;
	shr.u32 	%r9342, %r2459, 31;
	or.b32  	%r14383, %r9342, %r9341;
	shl.b32 	%r9343, %r2459, 1;
	shr.u32 	%r9344, %r2458, 31;
	or.b32  	%r14384, %r9344, %r9343;
	shl.b32 	%r9345, %r2458, 1;
	shr.u32 	%r9346, %r2457, 31;
	or.b32  	%r14385, %r9346, %r9345;
	shl.b32 	%r9347, %r2457, 1;
	shr.u32 	%r9348, %r2456, 31;
	or.b32  	%r14386, %r9348, %r9347;
	shl.b32 	%r9349, %r2456, 1;
	shr.u32 	%r9350, %r2455, 31;
	or.b32  	%r14387, %r9350, %r9349;
	shl.b32 	%r9351, %r2455, 1;
	shr.u32 	%r9352, %r2454, 31;
	or.b32  	%r14388, %r9352, %r9351;
	shl.b32 	%r9353, %r2454, 1;
	shr.u32 	%r9354, %r2453, 31;
	or.b32  	%r14389, %r9354, %r9353;
	shl.b32 	%r9355, %r2453, 1;
	shr.u32 	%r9356, %r2452, 31;
	or.b32  	%r14390, %r9356, %r9355;
	shl.b32 	%r14391, %r2452, 1;
	setp.gt.u32	%p1274, %r14380, 436277738;
	@%p1274 bra 	BB4_1178;

	setp.lt.u32	%p1275, %r14380, 436277738;
	@%p1275 bra 	BB4_1179;

	setp.gt.u32	%p1276, %r14381, 964683418;
	@%p1276 bra 	BB4_1178;

	setp.lt.u32	%p1277, %r14381, 964683418;
	@%p1277 bra 	BB4_1179;

	setp.gt.u32	%p1278, %r14382, 1260103606;
	@%p1278 bra 	BB4_1178;

	setp.lt.u32	%p1279, %r14382, 1260103606;
	@%p1279 bra 	BB4_1179;

	setp.gt.u32	%p1280, %r14383, 1129032919;
	@%p1280 bra 	BB4_1178;

	setp.lt.u32	%p1281, %r14383, 1129032919;
	@%p1281 bra 	BB4_1179;

	setp.gt.u32	%p1282, %r14384, 1685539716;
	@%p1282 bra 	BB4_1178;

	setp.lt.u32	%p1283, %r14384, 1685539716;
	@%p1283 bra 	BB4_1179;

	setp.gt.u32	%p1284, %r14385, -209382721;
	@%p1284 bra 	BB4_1178;

	setp.lt.u32	%p1285, %r14385, -209382721;
	@%p1285 bra 	BB4_1179;

	setp.gt.u32	%p1286, %r14386, 1731252896;
	@%p1286 bra 	BB4_1178;

	setp.lt.u32	%p1287, %r14386, 1731252896;
	@%p1287 bra 	BB4_1179;

	setp.gt.u32	%p1288, %r14387, -156174812;
	@%p1288 bra 	BB4_1178;

	setp.lt.u32	%p1289, %r14387, -156174812;
	@%p1289 bra 	BB4_1179;

	setp.gt.u32	%p1290, %r14388, 514588670;
	@%p1290 bra 	BB4_1178;

	setp.lt.u32	%p1291, %r14388, 514588670;
	@%p1291 bra 	BB4_1179;

	setp.gt.u32	%p1292, %r14389, -1319895041;
	@%p1292 bra 	BB4_1178;

	setp.lt.u32	%p1293, %r14389, -1319895041;
	@%p1293 bra 	BB4_1179;

	setp.gt.u32	%p1294, %r14390, -1174470657;
	@%p1294 bra 	BB4_1178;

	setp.lt.u32	%p1295, %r14390, -1174470657;
	setp.lt.u32	%p1296, %r14391, -21845;
	or.pred  	%p1297, %p1295, %p1296;
	@%p1297 bra 	BB4_1179;

BB4_1178:
	mov.u32 	%r9369, -21845;
	mov.u32 	%r9370, -1174470657;
	mov.u32 	%r9371, -1319895041;
	mov.u32 	%r9372, 514588670;
	mov.u32 	%r9373, -156174812;
	mov.u32 	%r9374, 1731252896;
	mov.u32 	%r9375, -209382721;
	mov.u32 	%r9376, 1685539716;
	mov.u32 	%r9377, 1129032919;
	mov.u32 	%r9378, 1260103606;
	mov.u32 	%r9379, 964683418;
	mov.u32 	%r9380, 436277738;
	// inline asm
	sub.cc.u32 %r14391, %r14391, %r9369;
subc.cc.u32 %r14390, %r14390, %r9370;
subc.cc.u32 %r14389, %r14389, %r9371;
subc.cc.u32 %r14388, %r14388, %r9372;
subc.cc.u32 %r14387, %r14387, %r9373;
subc.cc.u32 %r14386, %r14386, %r9374;
subc.cc.u32 %r14385, %r14385, %r9375;
subc.cc.u32 %r14384, %r14384, %r9376;
subc.cc.u32 %r14383, %r14383, %r9377;
subc.cc.u32 %r14382, %r14382, %r9378;
subc.cc.u32 %r14381, %r14381, %r9379;
subc.u32 %r14380, %r14380, %r9380;

	// inline asm

BB4_1179:
	mov.u32 	%r14499, %r14379;
	mov.u32 	%r14494, %r14374;
	mov.u32 	%r14489, %r14369;
	mov.u32 	%r14496, %r14376;
	mov.u32 	%r14491, %r14371;
	mov.u32 	%r14498, %r14378;
	mov.u32 	%r14493, %r14373;
	mov.u32 	%r14488, %r14368;
	mov.u32 	%r14495, %r14375;
	mov.u32 	%r14490, %r14370;
	mov.u32 	%r14497, %r14377;
	mov.u32 	%r14492, %r14372;
	// inline asm
	sub.cc.u32 %r14499, %r14499, %r14391;
subc.cc.u32 %r14498, %r14498, %r14390;
subc.cc.u32 %r14497, %r14497, %r14389;
subc.cc.u32 %r14496, %r14496, %r14388;
subc.cc.u32 %r14495, %r14495, %r14387;
subc.cc.u32 %r14494, %r14494, %r14386;
subc.cc.u32 %r14493, %r14493, %r14385;
subc.cc.u32 %r14492, %r14492, %r14384;
subc.cc.u32 %r14491, %r14491, %r14383;
subc.cc.u32 %r14490, %r14490, %r14382;
subc.cc.u32 %r14489, %r14489, %r14381;
subc.u32 %r14488, %r14488, %r14380;

	// inline asm
	setp.gt.u32	%p1298, %r14368, %r14380;
	@%p1298 bra 	BB4_1202;

	setp.lt.u32	%p1299, %r14368, %r14380;
	@%p1299 bra 	BB4_1201;

	setp.gt.u32	%p1300, %r14369, %r14381;
	@%p1300 bra 	BB4_1202;

	setp.lt.u32	%p1301, %r14369, %r14381;
	@%p1301 bra 	BB4_1201;

	setp.gt.u32	%p1302, %r14370, %r14382;
	@%p1302 bra 	BB4_1202;

	setp.lt.u32	%p1303, %r14370, %r14382;
	@%p1303 bra 	BB4_1201;

	setp.gt.u32	%p1304, %r14371, %r14383;
	@%p1304 bra 	BB4_1202;

	setp.lt.u32	%p1305, %r14371, %r14383;
	@%p1305 bra 	BB4_1201;

	setp.gt.u32	%p1306, %r14372, %r14384;
	@%p1306 bra 	BB4_1202;

	setp.lt.u32	%p1307, %r14372, %r14384;
	@%p1307 bra 	BB4_1201;

	setp.gt.u32	%p1308, %r14373, %r14385;
	@%p1308 bra 	BB4_1202;

	setp.lt.u32	%p1309, %r14373, %r14385;
	@%p1309 bra 	BB4_1201;

	setp.gt.u32	%p1310, %r14374, %r14386;
	@%p1310 bra 	BB4_1202;

	setp.lt.u32	%p1311, %r14374, %r14386;
	@%p1311 bra 	BB4_1201;

	setp.gt.u32	%p1312, %r14375, %r14387;
	@%p1312 bra 	BB4_1202;

	setp.lt.u32	%p1313, %r14375, %r14387;
	@%p1313 bra 	BB4_1201;

	setp.gt.u32	%p1314, %r14376, %r14388;
	@%p1314 bra 	BB4_1202;

	setp.lt.u32	%p1315, %r14376, %r14388;
	@%p1315 bra 	BB4_1201;

	setp.gt.u32	%p1316, %r14377, %r14389;
	@%p1316 bra 	BB4_1202;

	setp.lt.u32	%p1317, %r14377, %r14389;
	@%p1317 bra 	BB4_1201;

	setp.gt.u32	%p1318, %r14378, %r14390;
	@%p1318 bra 	BB4_1202;

	setp.ge.u32	%p1319, %r14378, %r14390;
	setp.ge.u32	%p1320, %r14379, %r14391;
	and.pred  	%p1321, %p1319, %p1320;
	@%p1321 bra 	BB4_1202;

BB4_1201:
	mov.u32 	%r9441, -21845;
	mov.u32 	%r9442, -1174470657;
	mov.u32 	%r9443, -1319895041;
	mov.u32 	%r9444, 514588670;
	mov.u32 	%r9445, -156174812;
	mov.u32 	%r9446, 1731252896;
	mov.u32 	%r9447, -209382721;
	mov.u32 	%r9448, 1685539716;
	mov.u32 	%r9449, 1129032919;
	mov.u32 	%r9450, 1260103606;
	mov.u32 	%r9451, 964683418;
	mov.u32 	%r9452, 436277738;
	// inline asm
	add.cc.u32 %r14499, %r14499, %r9441;
addc.cc.u32 %r14498, %r14498, %r9442;
addc.cc.u32 %r14497, %r14497, %r9443;
addc.cc.u32 %r14496, %r14496, %r9444;
addc.cc.u32 %r14495, %r14495, %r9445;
addc.cc.u32 %r14494, %r14494, %r9446;
addc.cc.u32 %r14493, %r14493, %r9447;
addc.cc.u32 %r14492, %r14492, %r9448;
addc.cc.u32 %r14491, %r14491, %r9449;
addc.cc.u32 %r14490, %r14490, %r9450;
addc.cc.u32 %r14489, %r14489, %r9451;
addc.u32 %r14488, %r14488, %r9452;

	// inline asm

BB4_1202:
	// Callseq Start 33
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r14487;
	st.param.b32	[param0+4], %r14486;
	st.param.b32	[param0+8], %r14485;
	st.param.b32	[param0+12], %r14484;
	st.param.b32	[param0+16], %r14483;
	st.param.b32	[param0+20], %r14482;
	st.param.b32	[param0+24], %r14481;
	st.param.b32	[param0+28], %r14480;
	st.param.b32	[param0+32], %r14479;
	st.param.b32	[param0+36], %r14478;
	st.param.b32	[param0+40], %r14477;
	st.param.b32	[param0+44], %r14476;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r2344;
	st.param.b32	[param1+4], %r2345;
	st.param.b32	[param1+8], %r2346;
	st.param.b32	[param1+12], %r2347;
	st.param.b32	[param1+16], %r2348;
	st.param.b32	[param1+20], %r2349;
	st.param.b32	[param1+24], %r2350;
	st.param.b32	[param1+28], %r2351;
	st.param.b32	[param1+32], %r2352;
	st.param.b32	[param1+36], %r2353;
	st.param.b32	[param1+40], %r2354;
	st.param.b32	[param1+44], %r2355;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r9465, [retval0+0];
	ld.param.b32	%r9466, [retval0+4];
	ld.param.b32	%r9467, [retval0+8];
	ld.param.b32	%r9468, [retval0+12];
	ld.param.b32	%r9469, [retval0+16];
	ld.param.b32	%r9470, [retval0+20];
	ld.param.b32	%r9471, [retval0+24];
	ld.param.b32	%r9472, [retval0+28];
	ld.param.b32	%r9473, [retval0+32];
	ld.param.b32	%r9474, [retval0+36];
	ld.param.b32	%r9475, [retval0+40];
	ld.param.b32	%r9476, [retval0+44];
	
	//{
	}// Callseq End 33
	shl.b32 	%r9477, %r9476, 1;
	shr.u32 	%r9478, %r9475, 31;
	or.b32  	%r14404, %r9478, %r9477;
	shl.b32 	%r9479, %r9475, 1;
	shr.u32 	%r9480, %r9474, 31;
	or.b32  	%r14405, %r9480, %r9479;
	shl.b32 	%r9481, %r9474, 1;
	shr.u32 	%r9482, %r9473, 31;
	or.b32  	%r14406, %r9482, %r9481;
	shl.b32 	%r9483, %r9473, 1;
	shr.u32 	%r9484, %r9472, 31;
	or.b32  	%r14407, %r9484, %r9483;
	shl.b32 	%r9485, %r9472, 1;
	shr.u32 	%r9486, %r9471, 31;
	or.b32  	%r14408, %r9486, %r9485;
	shl.b32 	%r9487, %r9471, 1;
	shr.u32 	%r9488, %r9470, 31;
	or.b32  	%r14409, %r9488, %r9487;
	shl.b32 	%r9489, %r9470, 1;
	shr.u32 	%r9490, %r9469, 31;
	or.b32  	%r14410, %r9490, %r9489;
	shl.b32 	%r9491, %r9469, 1;
	shr.u32 	%r9492, %r9468, 31;
	or.b32  	%r14411, %r9492, %r9491;
	shl.b32 	%r9493, %r9468, 1;
	shr.u32 	%r9494, %r9467, 31;
	or.b32  	%r14412, %r9494, %r9493;
	shl.b32 	%r9495, %r9467, 1;
	shr.u32 	%r9496, %r9466, 31;
	or.b32  	%r14413, %r9496, %r9495;
	shl.b32 	%r9497, %r9466, 1;
	shr.u32 	%r9498, %r9465, 31;
	or.b32  	%r14414, %r9498, %r9497;
	shl.b32 	%r14415, %r9465, 1;
	setp.gt.u32	%p1322, %r14404, 436277738;
	@%p1322 bra 	BB4_1224;

	setp.lt.u32	%p1323, %r14404, 436277738;
	@%p1323 bra 	BB4_1225;

	setp.gt.u32	%p1324, %r14405, 964683418;
	@%p1324 bra 	BB4_1224;

	setp.lt.u32	%p1325, %r14405, 964683418;
	@%p1325 bra 	BB4_1225;

	setp.gt.u32	%p1326, %r14406, 1260103606;
	@%p1326 bra 	BB4_1224;

	setp.lt.u32	%p1327, %r14406, 1260103606;
	@%p1327 bra 	BB4_1225;

	setp.gt.u32	%p1328, %r14407, 1129032919;
	@%p1328 bra 	BB4_1224;

	setp.lt.u32	%p1329, %r14407, 1129032919;
	@%p1329 bra 	BB4_1225;

	setp.gt.u32	%p1330, %r14408, 1685539716;
	@%p1330 bra 	BB4_1224;

	setp.lt.u32	%p1331, %r14408, 1685539716;
	@%p1331 bra 	BB4_1225;

	setp.gt.u32	%p1332, %r14409, -209382721;
	@%p1332 bra 	BB4_1224;

	setp.lt.u32	%p1333, %r14409, -209382721;
	@%p1333 bra 	BB4_1225;

	setp.gt.u32	%p1334, %r14410, 1731252896;
	@%p1334 bra 	BB4_1224;

	setp.lt.u32	%p1335, %r14410, 1731252896;
	@%p1335 bra 	BB4_1225;

	setp.gt.u32	%p1336, %r14411, -156174812;
	@%p1336 bra 	BB4_1224;

	setp.lt.u32	%p1337, %r14411, -156174812;
	@%p1337 bra 	BB4_1225;

	setp.gt.u32	%p1338, %r14412, 514588670;
	@%p1338 bra 	BB4_1224;

	setp.lt.u32	%p1339, %r14412, 514588670;
	@%p1339 bra 	BB4_1225;

	setp.gt.u32	%p1340, %r14413, -1319895041;
	@%p1340 bra 	BB4_1224;

	setp.lt.u32	%p1341, %r14413, -1319895041;
	@%p1341 bra 	BB4_1225;

	setp.gt.u32	%p1342, %r14414, -1174470657;
	@%p1342 bra 	BB4_1224;

	setp.lt.u32	%p1343, %r14414, -1174470657;
	setp.lt.u32	%p1344, %r14415, -21845;
	or.pred  	%p1345, %p1343, %p1344;
	@%p1345 bra 	BB4_1225;

BB4_1224:
	mov.u32 	%r9511, -21845;
	mov.u32 	%r9512, -1174470657;
	mov.u32 	%r9513, -1319895041;
	mov.u32 	%r9514, 514588670;
	mov.u32 	%r9515, -156174812;
	mov.u32 	%r9516, 1731252896;
	mov.u32 	%r9517, -209382721;
	mov.u32 	%r9518, 1685539716;
	mov.u32 	%r9519, 1129032919;
	mov.u32 	%r9520, 1260103606;
	mov.u32 	%r9521, 964683418;
	mov.u32 	%r9522, 436277738;
	// inline asm
	sub.cc.u32 %r14415, %r14415, %r9511;
subc.cc.u32 %r14414, %r14414, %r9512;
subc.cc.u32 %r14413, %r14413, %r9513;
subc.cc.u32 %r14412, %r14412, %r9514;
subc.cc.u32 %r14411, %r14411, %r9515;
subc.cc.u32 %r14410, %r14410, %r9516;
subc.cc.u32 %r14409, %r14409, %r9517;
subc.cc.u32 %r14408, %r14408, %r9518;
subc.cc.u32 %r14407, %r14407, %r9519;
subc.cc.u32 %r14406, %r14406, %r9520;
subc.cc.u32 %r14405, %r14405, %r9521;
subc.u32 %r14404, %r14404, %r9522;

	// inline asm

BB4_1225:
	mov.u32 	%r9542, %r2459;
	mov.u32 	%r9537, %r2454;
	mov.u32 	%r9544, %r2461;
	mov.u32 	%r9539, %r2456;
	mov.u32 	%r9546, %r2463;
	mov.u32 	%r9541, %r2458;
	mov.u32 	%r9536, %r2453;
	mov.u32 	%r9543, %r2460;
	mov.u32 	%r9538, %r2455;
	mov.u32 	%r9545, %r2462;
	mov.u32 	%r9540, %r2457;
	mov.u32 	%r9535, %r2452;
	// inline asm
	sub.cc.u32 %r9535, %r9535, %r14499;
subc.cc.u32 %r9536, %r9536, %r14498;
subc.cc.u32 %r9537, %r9537, %r14497;
subc.cc.u32 %r9538, %r9538, %r14496;
subc.cc.u32 %r9539, %r9539, %r14495;
subc.cc.u32 %r9540, %r9540, %r14494;
subc.cc.u32 %r9541, %r9541, %r14493;
subc.cc.u32 %r9542, %r9542, %r14492;
subc.cc.u32 %r9543, %r9543, %r14491;
subc.cc.u32 %r9544, %r9544, %r14490;
subc.cc.u32 %r9545, %r9545, %r14489;
subc.u32 %r9546, %r9546, %r14488;

	// inline asm
	setp.gt.u32	%p1346, %r2463, %r14488;
	@%p1346 bra 	BB4_1248;

	setp.lt.u32	%p1347, %r2463, %r14488;
	@%p1347 bra 	BB4_1247;

	setp.gt.u32	%p1348, %r2462, %r14489;
	@%p1348 bra 	BB4_1248;

	setp.lt.u32	%p1349, %r2462, %r14489;
	@%p1349 bra 	BB4_1247;

	setp.gt.u32	%p1350, %r2461, %r14490;
	@%p1350 bra 	BB4_1248;

	setp.lt.u32	%p1351, %r2461, %r14490;
	@%p1351 bra 	BB4_1247;

	setp.gt.u32	%p1352, %r2460, %r14491;
	@%p1352 bra 	BB4_1248;

	setp.lt.u32	%p1353, %r2460, %r14491;
	@%p1353 bra 	BB4_1247;

	setp.gt.u32	%p1354, %r2459, %r14492;
	@%p1354 bra 	BB4_1248;

	setp.lt.u32	%p1355, %r2459, %r14492;
	@%p1355 bra 	BB4_1247;

	setp.gt.u32	%p1356, %r2458, %r14493;
	@%p1356 bra 	BB4_1248;

	setp.lt.u32	%p1357, %r2458, %r14493;
	@%p1357 bra 	BB4_1247;

	setp.gt.u32	%p1358, %r2457, %r14494;
	@%p1358 bra 	BB4_1248;

	setp.lt.u32	%p1359, %r2457, %r14494;
	@%p1359 bra 	BB4_1247;

	setp.gt.u32	%p1360, %r2456, %r14495;
	@%p1360 bra 	BB4_1248;

	setp.lt.u32	%p1361, %r2456, %r14495;
	@%p1361 bra 	BB4_1247;

	setp.gt.u32	%p1362, %r2455, %r14496;
	@%p1362 bra 	BB4_1248;

	setp.lt.u32	%p1363, %r2455, %r14496;
	@%p1363 bra 	BB4_1247;

	setp.gt.u32	%p1364, %r2454, %r14497;
	@%p1364 bra 	BB4_1248;

	setp.lt.u32	%p1365, %r2454, %r14497;
	@%p1365 bra 	BB4_1247;

	setp.gt.u32	%p1366, %r2453, %r14498;
	@%p1366 bra 	BB4_1248;

	setp.ge.u32	%p1367, %r2453, %r14498;
	setp.ge.u32	%p1368, %r2452, %r14499;
	and.pred  	%p1369, %p1367, %p1368;
	@%p1369 bra 	BB4_1248;

BB4_1247:
	mov.u32 	%r9583, -21845;
	mov.u32 	%r9584, -1174470657;
	mov.u32 	%r9585, -1319895041;
	mov.u32 	%r9586, 514588670;
	mov.u32 	%r9587, -156174812;
	mov.u32 	%r9588, 1731252896;
	mov.u32 	%r9589, -209382721;
	mov.u32 	%r9590, 1685539716;
	mov.u32 	%r9591, 1129032919;
	mov.u32 	%r9592, 1260103606;
	mov.u32 	%r9593, 964683418;
	mov.u32 	%r9594, 436277738;
	// inline asm
	add.cc.u32 %r9535, %r9535, %r9583;
addc.cc.u32 %r9536, %r9536, %r9584;
addc.cc.u32 %r9537, %r9537, %r9585;
addc.cc.u32 %r9538, %r9538, %r9586;
addc.cc.u32 %r9539, %r9539, %r9587;
addc.cc.u32 %r9540, %r9540, %r9588;
addc.cc.u32 %r9541, %r9541, %r9589;
addc.cc.u32 %r9542, %r9542, %r9590;
addc.cc.u32 %r9543, %r9543, %r9591;
addc.cc.u32 %r9544, %r9544, %r9592;
addc.cc.u32 %r9545, %r9545, %r9593;
addc.u32 %r9546, %r9546, %r9594;

	// inline asm

BB4_1248:
	// Callseq Start 34
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r9535;
	st.param.b32	[param0+4], %r9536;
	st.param.b32	[param0+8], %r9537;
	st.param.b32	[param0+12], %r9538;
	st.param.b32	[param0+16], %r9539;
	st.param.b32	[param0+20], %r9540;
	st.param.b32	[param0+24], %r9541;
	st.param.b32	[param0+28], %r9542;
	st.param.b32	[param0+32], %r9543;
	st.param.b32	[param0+36], %r9544;
	st.param.b32	[param0+40], %r9545;
	st.param.b32	[param0+44], %r9546;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r14367;
	st.param.b32	[param1+4], %r14366;
	st.param.b32	[param1+8], %r14365;
	st.param.b32	[param1+12], %r14364;
	st.param.b32	[param1+16], %r14363;
	st.param.b32	[param1+20], %r14362;
	st.param.b32	[param1+24], %r14361;
	st.param.b32	[param1+28], %r14360;
	st.param.b32	[param1+32], %r14359;
	st.param.b32	[param1+36], %r14358;
	st.param.b32	[param1+40], %r14357;
	st.param.b32	[param1+44], %r14356;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r9631, [retval0+0];
	ld.param.b32	%r9632, [retval0+4];
	ld.param.b32	%r9633, [retval0+8];
	ld.param.b32	%r9634, [retval0+12];
	ld.param.b32	%r9635, [retval0+16];
	ld.param.b32	%r9636, [retval0+20];
	ld.param.b32	%r9637, [retval0+24];
	ld.param.b32	%r9638, [retval0+28];
	ld.param.b32	%r9639, [retval0+32];
	ld.param.b32	%r9640, [retval0+36];
	ld.param.b32	%r9641, [retval0+40];
	ld.param.b32	%r9642, [retval0+44];
	
	//{
	}// Callseq End 34
	mov.u32 	%r14487, %r9631;
	mov.u32 	%r14480, %r9638;
	mov.u32 	%r14485, %r9633;
	mov.u32 	%r14478, %r9640;
	mov.u32 	%r14483, %r9635;
	mov.u32 	%r14476, %r9642;
	mov.u32 	%r14481, %r9637;
	mov.u32 	%r14486, %r9632;
	mov.u32 	%r14479, %r9639;
	mov.u32 	%r14484, %r9634;
	mov.u32 	%r14477, %r9641;
	mov.u32 	%r14482, %r9636;
	// inline asm
	sub.cc.u32 %r14487, %r14487, %r14415;
subc.cc.u32 %r14486, %r14486, %r14414;
subc.cc.u32 %r14485, %r14485, %r14413;
subc.cc.u32 %r14484, %r14484, %r14412;
subc.cc.u32 %r14483, %r14483, %r14411;
subc.cc.u32 %r14482, %r14482, %r14410;
subc.cc.u32 %r14481, %r14481, %r14409;
subc.cc.u32 %r14480, %r14480, %r14408;
subc.cc.u32 %r14479, %r14479, %r14407;
subc.cc.u32 %r14478, %r14478, %r14406;
subc.cc.u32 %r14477, %r14477, %r14405;
subc.u32 %r14476, %r14476, %r14404;

	// inline asm
	setp.gt.u32	%p1370, %r9642, %r14404;
	@%p1370 bra 	BB4_1271;

	setp.lt.u32	%p1371, %r9642, %r14404;
	@%p1371 bra 	BB4_1270;

	setp.gt.u32	%p1372, %r9641, %r14405;
	@%p1372 bra 	BB4_1271;

	setp.lt.u32	%p1373, %r9641, %r14405;
	@%p1373 bra 	BB4_1270;

	setp.gt.u32	%p1374, %r9640, %r14406;
	@%p1374 bra 	BB4_1271;

	setp.lt.u32	%p1375, %r9640, %r14406;
	@%p1375 bra 	BB4_1270;

	setp.gt.u32	%p1376, %r9639, %r14407;
	@%p1376 bra 	BB4_1271;

	setp.lt.u32	%p1377, %r9639, %r14407;
	@%p1377 bra 	BB4_1270;

	setp.gt.u32	%p1378, %r9638, %r14408;
	@%p1378 bra 	BB4_1271;

	setp.lt.u32	%p1379, %r9638, %r14408;
	@%p1379 bra 	BB4_1270;

	setp.gt.u32	%p1380, %r9637, %r14409;
	@%p1380 bra 	BB4_1271;

	setp.lt.u32	%p1381, %r9637, %r14409;
	@%p1381 bra 	BB4_1270;

	setp.gt.u32	%p1382, %r9636, %r14410;
	@%p1382 bra 	BB4_1271;

	setp.lt.u32	%p1383, %r9636, %r14410;
	@%p1383 bra 	BB4_1270;

	setp.gt.u32	%p1384, %r9635, %r14411;
	@%p1384 bra 	BB4_1271;

	setp.lt.u32	%p1385, %r9635, %r14411;
	@%p1385 bra 	BB4_1270;

	setp.gt.u32	%p1386, %r9634, %r14412;
	@%p1386 bra 	BB4_1271;

	setp.lt.u32	%p1387, %r9634, %r14412;
	@%p1387 bra 	BB4_1270;

	setp.gt.u32	%p1388, %r9633, %r14413;
	@%p1388 bra 	BB4_1271;

	setp.lt.u32	%p1389, %r9633, %r14413;
	@%p1389 bra 	BB4_1270;

	setp.gt.u32	%p1390, %r9632, %r14414;
	@%p1390 bra 	BB4_1271;

	setp.ge.u32	%p1391, %r9632, %r14414;
	setp.ge.u32	%p1392, %r9631, %r14415;
	and.pred  	%p1393, %p1391, %p1392;
	@%p1393 bra 	BB4_1271;

BB4_1270:
	mov.u32 	%r9655, -21845;
	mov.u32 	%r9656, -1174470657;
	mov.u32 	%r9657, -1319895041;
	mov.u32 	%r9658, 514588670;
	mov.u32 	%r9659, -156174812;
	mov.u32 	%r9660, 1731252896;
	mov.u32 	%r9661, -209382721;
	mov.u32 	%r9662, 1685539716;
	mov.u32 	%r9663, 1129032919;
	mov.u32 	%r9664, 1260103606;
	mov.u32 	%r9665, 964683418;
	mov.u32 	%r9666, 436277738;
	// inline asm
	add.cc.u32 %r14487, %r14487, %r9655;
addc.cc.u32 %r14486, %r14486, %r9656;
addc.cc.u32 %r14485, %r14485, %r9657;
addc.cc.u32 %r14484, %r14484, %r9658;
addc.cc.u32 %r14483, %r14483, %r9659;
addc.cc.u32 %r14482, %r14482, %r9660;
addc.cc.u32 %r14481, %r14481, %r9661;
addc.cc.u32 %r14480, %r14480, %r9662;
addc.cc.u32 %r14479, %r14479, %r9663;
addc.cc.u32 %r14478, %r14478, %r9664;
addc.cc.u32 %r14477, %r14477, %r9665;
addc.u32 %r14476, %r14476, %r9666;

	// inline asm

BB4_1271:
	// inline asm
	add.cc.u32 %r14475, %r14475, %r8945;
addc.cc.u32 %r14474, %r14474, %r8946;
addc.cc.u32 %r14473, %r14473, %r8947;
addc.cc.u32 %r14472, %r14472, %r8948;
addc.cc.u32 %r14471, %r14471, %r8949;
addc.cc.u32 %r14470, %r14470, %r8950;
addc.cc.u32 %r14469, %r14469, %r8951;
addc.cc.u32 %r14468, %r14468, %r8952;
addc.cc.u32 %r14467, %r14467, %r8953;
addc.cc.u32 %r14466, %r14466, %r8954;
addc.cc.u32 %r14465, %r14465, %r8955;
addc.u32 %r14464, %r14464, %r8956;

	// inline asm
	setp.gt.u32	%p1394, %r14464, 436277738;
	@%p1394 bra 	BB4_1293;

	setp.lt.u32	%p1395, %r14464, 436277738;
	@%p1395 bra 	BB4_1294;

	setp.gt.u32	%p1396, %r14465, 964683418;
	@%p1396 bra 	BB4_1293;

	setp.lt.u32	%p1397, %r14465, 964683418;
	@%p1397 bra 	BB4_1294;

	setp.gt.u32	%p1398, %r14466, 1260103606;
	@%p1398 bra 	BB4_1293;

	setp.lt.u32	%p1399, %r14466, 1260103606;
	@%p1399 bra 	BB4_1294;

	setp.gt.u32	%p1400, %r14467, 1129032919;
	@%p1400 bra 	BB4_1293;

	setp.lt.u32	%p1401, %r14467, 1129032919;
	@%p1401 bra 	BB4_1294;

	setp.gt.u32	%p1402, %r14468, 1685539716;
	@%p1402 bra 	BB4_1293;

	setp.lt.u32	%p1403, %r14468, 1685539716;
	@%p1403 bra 	BB4_1294;

	setp.gt.u32	%p1404, %r14469, -209382721;
	@%p1404 bra 	BB4_1293;

	setp.lt.u32	%p1405, %r14469, -209382721;
	@%p1405 bra 	BB4_1294;

	setp.gt.u32	%p1406, %r14470, 1731252896;
	@%p1406 bra 	BB4_1293;

	setp.lt.u32	%p1407, %r14470, 1731252896;
	@%p1407 bra 	BB4_1294;

	setp.gt.u32	%p1408, %r14471, -156174812;
	@%p1408 bra 	BB4_1293;

	setp.lt.u32	%p1409, %r14471, -156174812;
	@%p1409 bra 	BB4_1294;

	setp.gt.u32	%p1410, %r14472, 514588670;
	@%p1410 bra 	BB4_1293;

	setp.lt.u32	%p1411, %r14472, 514588670;
	@%p1411 bra 	BB4_1294;

	setp.gt.u32	%p1412, %r14473, -1319895041;
	@%p1412 bra 	BB4_1293;

	setp.lt.u32	%p1413, %r14473, -1319895041;
	@%p1413 bra 	BB4_1294;

	setp.gt.u32	%p1414, %r14474, -1174470657;
	@%p1414 bra 	BB4_1293;

	setp.lt.u32	%p1415, %r14474, -1174470657;
	setp.lt.u32	%p1416, %r14475, -21845;
	or.pred  	%p1417, %p1415, %p1416;
	@%p1417 bra 	BB4_1294;

BB4_1293:
	mov.u32 	%r9727, -21845;
	mov.u32 	%r9728, -1174470657;
	mov.u32 	%r9729, -1319895041;
	mov.u32 	%r9730, 514588670;
	mov.u32 	%r9731, -156174812;
	mov.u32 	%r9732, 1731252896;
	mov.u32 	%r9733, -209382721;
	mov.u32 	%r9734, 1685539716;
	mov.u32 	%r9735, 1129032919;
	mov.u32 	%r9736, 1260103606;
	mov.u32 	%r9737, 964683418;
	mov.u32 	%r9738, 436277738;
	// inline asm
	sub.cc.u32 %r14475, %r14475, %r9727;
subc.cc.u32 %r14474, %r14474, %r9728;
subc.cc.u32 %r14473, %r14473, %r9729;
subc.cc.u32 %r14472, %r14472, %r9730;
subc.cc.u32 %r14471, %r14471, %r9731;
subc.cc.u32 %r14470, %r14470, %r9732;
subc.cc.u32 %r14469, %r14469, %r9733;
subc.cc.u32 %r14468, %r14468, %r9734;
subc.cc.u32 %r14467, %r14467, %r9735;
subc.cc.u32 %r14466, %r14466, %r9736;
subc.cc.u32 %r14465, %r14465, %r9737;
subc.u32 %r14464, %r14464, %r9738;

	// inline asm

BB4_1294:
	// Callseq Start 35
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r14475;
	st.param.b32	[param0+4], %r14474;
	st.param.b32	[param0+8], %r14473;
	st.param.b32	[param0+12], %r14472;
	st.param.b32	[param0+16], %r14471;
	st.param.b32	[param0+20], %r14470;
	st.param.b32	[param0+24], %r14469;
	st.param.b32	[param0+28], %r14468;
	st.param.b32	[param0+32], %r14467;
	st.param.b32	[param0+36], %r14466;
	st.param.b32	[param0+40], %r14465;
	st.param.b32	[param0+44], %r14464;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r14475;
	st.param.b32	[param1+4], %r14474;
	st.param.b32	[param1+8], %r14473;
	st.param.b32	[param1+12], %r14472;
	st.param.b32	[param1+16], %r14471;
	st.param.b32	[param1+20], %r14470;
	st.param.b32	[param1+24], %r14469;
	st.param.b32	[param1+28], %r14468;
	st.param.b32	[param1+32], %r14467;
	st.param.b32	[param1+36], %r14466;
	st.param.b32	[param1+40], %r14465;
	st.param.b32	[param1+44], %r14464;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r9775, [retval0+0];
	ld.param.b32	%r9776, [retval0+4];
	ld.param.b32	%r9777, [retval0+8];
	ld.param.b32	%r9778, [retval0+12];
	ld.param.b32	%r9779, [retval0+16];
	ld.param.b32	%r9780, [retval0+20];
	ld.param.b32	%r9781, [retval0+24];
	ld.param.b32	%r9782, [retval0+28];
	ld.param.b32	%r9783, [retval0+32];
	ld.param.b32	%r9784, [retval0+36];
	ld.param.b32	%r9785, [retval0+40];
	ld.param.b32	%r9786, [retval0+44];
	
	//{
	}// Callseq End 35
	mov.u32 	%r14463, %r9775;
	mov.u32 	%r14456, %r9782;
	mov.u32 	%r14461, %r9777;
	mov.u32 	%r14454, %r9784;
	mov.u32 	%r14459, %r9779;
	mov.u32 	%r14452, %r9786;
	mov.u32 	%r14457, %r9781;
	mov.u32 	%r14462, %r9776;
	mov.u32 	%r14455, %r9783;
	mov.u32 	%r14460, %r9778;
	mov.u32 	%r14453, %r9785;
	mov.u32 	%r14458, %r9780;
	// inline asm
	sub.cc.u32 %r14463, %r14463, %r1540;
subc.cc.u32 %r14462, %r14462, %r1541;
subc.cc.u32 %r14461, %r14461, %r1542;
subc.cc.u32 %r14460, %r14460, %r1543;
subc.cc.u32 %r14459, %r14459, %r1544;
subc.cc.u32 %r14458, %r14458, %r1545;
subc.cc.u32 %r14457, %r14457, %r1546;
subc.cc.u32 %r14456, %r14456, %r1547;
subc.cc.u32 %r14455, %r14455, %r1548;
subc.cc.u32 %r14454, %r14454, %r1549;
subc.cc.u32 %r14453, %r14453, %r1550;
subc.u32 %r14452, %r14452, %r1551;

	// inline asm
	setp.gt.u32	%p1418, %r9786, %r1551;
	@%p1418 bra 	BB4_1317;

	setp.lt.u32	%p1419, %r9786, %r1551;
	@%p1419 bra 	BB4_1316;

	setp.gt.u32	%p1420, %r9785, %r1550;
	@%p1420 bra 	BB4_1317;

	setp.lt.u32	%p1421, %r9785, %r1550;
	@%p1421 bra 	BB4_1316;

	setp.gt.u32	%p1422, %r9784, %r1549;
	@%p1422 bra 	BB4_1317;

	setp.lt.u32	%p1423, %r9784, %r1549;
	@%p1423 bra 	BB4_1316;

	setp.gt.u32	%p1424, %r9783, %r1548;
	@%p1424 bra 	BB4_1317;

	setp.lt.u32	%p1425, %r9783, %r1548;
	@%p1425 bra 	BB4_1316;

	setp.gt.u32	%p1426, %r9782, %r1547;
	@%p1426 bra 	BB4_1317;

	setp.lt.u32	%p1427, %r9782, %r1547;
	@%p1427 bra 	BB4_1316;

	setp.gt.u32	%p1428, %r9781, %r1546;
	@%p1428 bra 	BB4_1317;

	setp.lt.u32	%p1429, %r9781, %r1546;
	@%p1429 bra 	BB4_1316;

	setp.gt.u32	%p1430, %r9780, %r1545;
	@%p1430 bra 	BB4_1317;

	setp.lt.u32	%p1431, %r9780, %r1545;
	@%p1431 bra 	BB4_1316;

	setp.gt.u32	%p1432, %r9779, %r1544;
	@%p1432 bra 	BB4_1317;

	setp.lt.u32	%p1433, %r9779, %r1544;
	@%p1433 bra 	BB4_1316;

	setp.gt.u32	%p1434, %r9778, %r1543;
	@%p1434 bra 	BB4_1317;

	setp.lt.u32	%p1435, %r9778, %r1543;
	@%p1435 bra 	BB4_1316;

	setp.gt.u32	%p1436, %r9777, %r1542;
	@%p1436 bra 	BB4_1317;

	setp.lt.u32	%p1437, %r9777, %r1542;
	@%p1437 bra 	BB4_1316;

	setp.gt.u32	%p1438, %r9776, %r1541;
	@%p1438 bra 	BB4_1317;

	setp.ge.u32	%p1439, %r9776, %r1541;
	setp.ge.u32	%p1440, %r9775, %r1540;
	and.pred  	%p1441, %p1439, %p1440;
	@%p1441 bra 	BB4_1317;

BB4_1316:
	mov.u32 	%r9799, -21845;
	mov.u32 	%r9800, -1174470657;
	mov.u32 	%r9801, -1319895041;
	mov.u32 	%r9802, 514588670;
	mov.u32 	%r9803, -156174812;
	mov.u32 	%r9804, 1731252896;
	mov.u32 	%r9805, -209382721;
	mov.u32 	%r9806, 1685539716;
	mov.u32 	%r9807, 1129032919;
	mov.u32 	%r9808, 1260103606;
	mov.u32 	%r9809, 964683418;
	mov.u32 	%r9810, 436277738;
	// inline asm
	add.cc.u32 %r14463, %r14463, %r9799;
addc.cc.u32 %r14462, %r14462, %r9800;
addc.cc.u32 %r14461, %r14461, %r9801;
addc.cc.u32 %r14460, %r14460, %r9802;
addc.cc.u32 %r14459, %r14459, %r9803;
addc.cc.u32 %r14458, %r14458, %r9804;
addc.cc.u32 %r14457, %r14457, %r9805;
addc.cc.u32 %r14456, %r14456, %r9806;
addc.cc.u32 %r14455, %r14455, %r9807;
addc.cc.u32 %r14454, %r14454, %r9808;
addc.cc.u32 %r14453, %r14453, %r9809;
addc.u32 %r14452, %r14452, %r9810;

	// inline asm

BB4_1317:
	mov.u32 	%r14464, %r14452;
	mov.u32 	%r14471, %r14459;
	mov.u32 	%r14466, %r14454;
	mov.u32 	%r14473, %r14461;
	mov.u32 	%r14468, %r14456;
	mov.u32 	%r14475, %r14463;
	mov.u32 	%r14470, %r14458;
	mov.u32 	%r14465, %r14453;
	mov.u32 	%r14472, %r14460;
	mov.u32 	%r14467, %r14455;
	mov.u32 	%r14474, %r14462;
	mov.u32 	%r14469, %r14457;
	// inline asm
	sub.cc.u32 %r14475, %r14475, %r2281;
subc.cc.u32 %r14474, %r14474, %r2279;
subc.cc.u32 %r14473, %r14473, %r2277;
subc.cc.u32 %r14472, %r14472, %r2275;
subc.cc.u32 %r14471, %r14471, %r2273;
subc.cc.u32 %r14470, %r14470, %r2271;
subc.cc.u32 %r14469, %r14469, %r2269;
subc.cc.u32 %r14468, %r14468, %r2267;
subc.cc.u32 %r14467, %r14467, %r2265;
subc.cc.u32 %r14466, %r14466, %r2263;
subc.cc.u32 %r14465, %r14465, %r2261;
subc.u32 %r14464, %r14464, %r2260;

	// inline asm
	setp.gt.u32	%p1442, %r14452, %r2260;
	@%p1442 bra 	BB4_1340;

	setp.lt.u32	%p1443, %r14452, %r2260;
	@%p1443 bra 	BB4_1339;

	setp.gt.u32	%p1444, %r14453, %r2261;
	@%p1444 bra 	BB4_1340;

	setp.lt.u32	%p1445, %r14453, %r2261;
	@%p1445 bra 	BB4_1339;

	setp.gt.u32	%p1446, %r14454, %r2263;
	@%p1446 bra 	BB4_1340;

	setp.lt.u32	%p1447, %r14454, %r2263;
	@%p1447 bra 	BB4_1339;

	setp.gt.u32	%p1448, %r14455, %r2265;
	@%p1448 bra 	BB4_1340;

	setp.lt.u32	%p1449, %r14455, %r2265;
	@%p1449 bra 	BB4_1339;

	setp.gt.u32	%p1450, %r14456, %r2267;
	@%p1450 bra 	BB4_1340;

	setp.lt.u32	%p1451, %r14456, %r2267;
	@%p1451 bra 	BB4_1339;

	setp.gt.u32	%p1452, %r14457, %r2269;
	@%p1452 bra 	BB4_1340;

	setp.lt.u32	%p1453, %r14457, %r2269;
	@%p1453 bra 	BB4_1339;

	setp.gt.u32	%p1454, %r14458, %r2271;
	@%p1454 bra 	BB4_1340;

	setp.lt.u32	%p1455, %r14458, %r2271;
	@%p1455 bra 	BB4_1339;

	setp.gt.u32	%p1456, %r14459, %r2273;
	@%p1456 bra 	BB4_1340;

	setp.lt.u32	%p1457, %r14459, %r2273;
	@%p1457 bra 	BB4_1339;

	setp.gt.u32	%p1458, %r14460, %r2275;
	@%p1458 bra 	BB4_1340;

	setp.lt.u32	%p1459, %r14460, %r2275;
	@%p1459 bra 	BB4_1339;

	setp.gt.u32	%p1460, %r14461, %r2277;
	@%p1460 bra 	BB4_1340;

	setp.lt.u32	%p1461, %r14461, %r2277;
	@%p1461 bra 	BB4_1339;

	setp.gt.u32	%p1462, %r14462, %r2279;
	@%p1462 bra 	BB4_1340;

	setp.ge.u32	%p1463, %r14462, %r2279;
	setp.ge.u32	%p1464, %r14463, %r2281;
	and.pred  	%p1465, %p1463, %p1464;
	@%p1465 bra 	BB4_1340;

BB4_1339:
	mov.u32 	%r9871, -21845;
	mov.u32 	%r9872, -1174470657;
	mov.u32 	%r9873, -1319895041;
	mov.u32 	%r9874, 514588670;
	mov.u32 	%r9875, -156174812;
	mov.u32 	%r9876, 1731252896;
	mov.u32 	%r9877, -209382721;
	mov.u32 	%r9878, 1685539716;
	mov.u32 	%r9879, 1129032919;
	mov.u32 	%r9880, 1260103606;
	mov.u32 	%r9881, 964683418;
	mov.u32 	%r9882, 436277738;
	// inline asm
	add.cc.u32 %r14475, %r14475, %r9871;
addc.cc.u32 %r14474, %r14474, %r9872;
addc.cc.u32 %r14473, %r14473, %r9873;
addc.cc.u32 %r14472, %r14472, %r9874;
addc.cc.u32 %r14471, %r14471, %r9875;
addc.cc.u32 %r14470, %r14470, %r9876;
addc.cc.u32 %r14469, %r14469, %r9877;
addc.cc.u32 %r14468, %r14468, %r9878;
addc.cc.u32 %r14467, %r14467, %r9879;
addc.cc.u32 %r14466, %r14466, %r9880;
addc.cc.u32 %r14465, %r14465, %r9881;
addc.u32 %r14464, %r14464, %r9882;

	// inline asm
	bra.uni 	BB4_1340;

BB4_22:
	setp.eq.s32	%p23, %r13803, 0;
	@%p23 bra 	BB4_1341;

	add.s32 	%r6048, %r13803, -1;
	cvt.u64.u32	%rd116, %r6048;
	mov.u32 	%r6049, 1;
	shl.b32 	%r6050, %r6049, %r5927;
	add.s32 	%r6051, %r6050, -1;
	mul.lo.s32 	%r6052, %r1, %r6051;
	cvt.u64.u32	%rd117, %r6052;
	add.s64 	%rd118, %rd116, %rd117;
	mul.lo.s64 	%rd120, %rd118, 144;
	add.s64 	%rd7, %rd1, %rd120;
	ld.global.u32 	%r14116, [%rd7];
	ld.global.u32 	%r14117, [%rd7+4];
	ld.global.u32 	%r14118, [%rd7+8];
	ld.global.u32 	%r14119, [%rd7+12];
	ld.global.u32 	%r14120, [%rd7+16];
	ld.global.u32 	%r14121, [%rd7+20];
	ld.global.u32 	%r14122, [%rd7+24];
	ld.global.u32 	%r14123, [%rd7+28];
	ld.global.u32 	%r14124, [%rd7+32];
	ld.global.u32 	%r14125, [%rd7+36];
	ld.global.u32 	%r14126, [%rd7+40];
	ld.global.u32 	%r14127, [%rd7+44];
	ld.global.u32 	%r14128, [%rd7+48];
	ld.global.u32 	%r14129, [%rd7+52];
	ld.global.u32 	%r14130, [%rd7+56];
	ld.global.u32 	%r14131, [%rd7+60];
	ld.global.u32 	%r14132, [%rd7+64];
	ld.global.u32 	%r14133, [%rd7+68];
	ld.global.u32 	%r14134, [%rd7+72];
	ld.global.u32 	%r14135, [%rd7+76];
	ld.global.u32 	%r14136, [%rd7+80];
	ld.global.u32 	%r14137, [%rd7+84];
	ld.global.u32 	%r14138, [%rd7+88];
	ld.global.u32 	%r14139, [%rd7+92];
	ld.global.u32 	%r14140, [%rd7+96];
	ld.global.u32 	%r14141, [%rd7+100];
	ld.global.u32 	%r14142, [%rd7+104];
	ld.global.u32 	%r14143, [%rd7+108];
	ld.global.u32 	%r14144, [%rd7+112];
	ld.global.u32 	%r14145, [%rd7+116];
	ld.global.u32 	%r14146, [%rd7+120];
	ld.global.u32 	%r14147, [%rd7+124];
	ld.global.u32 	%r14148, [%rd7+128];
	ld.global.u32 	%r14149, [%rd7+132];
	ld.global.u32 	%r14150, [%rd7+136];
	ld.global.u32 	%r14151, [%rd7+140];
	ld.global.u32 	%r76, [%rd6];
	ld.global.u32 	%r77, [%rd6+4];
	ld.global.u32 	%r78, [%rd6+8];
	ld.global.u32 	%r79, [%rd6+12];
	ld.global.u32 	%r80, [%rd6+16];
	ld.global.u32 	%r81, [%rd6+20];
	ld.global.u32 	%r82, [%rd6+24];
	ld.global.u32 	%r83, [%rd6+28];
	ld.global.u32 	%r84, [%rd6+32];
	ld.global.u32 	%r85, [%rd6+36];
	ld.global.u32 	%r86, [%rd6+40];
	ld.global.u32 	%r87, [%rd6+44];
	ld.global.u32 	%r88, [%rd6+48];
	ld.global.u32 	%r89, [%rd6+52];
	ld.global.u32 	%r90, [%rd6+56];
	ld.global.u32 	%r91, [%rd6+60];
	ld.global.u32 	%r92, [%rd6+64];
	ld.global.u32 	%r93, [%rd6+68];
	ld.global.u32 	%r94, [%rd6+72];
	ld.global.u32 	%r95, [%rd6+76];
	ld.global.u32 	%r96, [%rd6+80];
	ld.global.u32 	%r97, [%rd6+84];
	ld.global.u32 	%r98, [%rd6+88];
	ld.global.u32 	%r99, [%rd6+92];
	ld.global.u8 	%rs30, [%rd6+96];
	setp.ne.s16	%p24, %rs30, 0;
	@%p24 bra 	BB4_681;

	mov.u16 	%rs60, 0;
	setp.ne.s32	%p25, %r14140, 0;
	@%p25 bra 	BB4_27;

	or.b32  	%r6053, %r14141, %r14142;
	or.b32  	%r6054, %r6053, %r14143;
	or.b32  	%r6055, %r6054, %r14144;
	or.b32  	%r6056, %r6055, %r14145;
	or.b32  	%r6057, %r6056, %r14146;
	or.b32  	%r6058, %r6057, %r14147;
	or.b32  	%r6059, %r6058, %r14148;
	or.b32  	%r6060, %r6059, %r14149;
	or.b32  	%r6061, %r6060, %r14150;
	setp.ne.s32	%p26, %r6061, 0;
	@%p26 bra 	BB4_27;

	setp.eq.s32	%p27, %r14151, 0;
	selp.u16	%rs60, 1, 0, %p27;

BB4_27:
	mov.u32 	%r6073, 368467651;
	mov.u32 	%r6072, -92216173;
	mov.u32 	%r6071, 1543969431;
	mov.u32 	%r6070, -1571361683;
	mov.u32 	%r6069, 2010011731;
	mov.u32 	%r6068, 1884444485;
	mov.u32 	%r6067, 1598593111;
	mov.u32 	%r6066, 1405573306;
	mov.u32 	%r6065, -336330741;
	mov.u32 	%r6064, -1005846526;
	mov.u32 	%r6063, 1980301312;
	mov.u32 	%r6062, 196605;
	setp.ne.s16	%p28, %rs60, 0;
	@%p28 bra 	BB4_28;

	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r14140;
	st.param.b32	[param0+4], %r14141;
	st.param.b32	[param0+8], %r14142;
	st.param.b32	[param0+12], %r14143;
	st.param.b32	[param0+16], %r14144;
	st.param.b32	[param0+20], %r14145;
	st.param.b32	[param0+24], %r14146;
	st.param.b32	[param0+28], %r14147;
	st.param.b32	[param0+32], %r14148;
	st.param.b32	[param0+36], %r14149;
	st.param.b32	[param0+40], %r14150;
	st.param.b32	[param0+44], %r14151;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r14140;
	st.param.b32	[param1+4], %r14141;
	st.param.b32	[param1+8], %r14142;
	st.param.b32	[param1+12], %r14143;
	st.param.b32	[param1+16], %r14144;
	st.param.b32	[param1+20], %r14145;
	st.param.b32	[param1+24], %r14146;
	st.param.b32	[param1+28], %r14147;
	st.param.b32	[param1+32], %r14148;
	st.param.b32	[param1+36], %r14149;
	st.param.b32	[param1+40], %r14150;
	st.param.b32	[param1+44], %r14151;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r112, [retval0+0];
	ld.param.b32	%r113, [retval0+4];
	ld.param.b32	%r114, [retval0+8];
	ld.param.b32	%r115, [retval0+12];
	ld.param.b32	%r116, [retval0+16];
	ld.param.b32	%r117, [retval0+20];
	ld.param.b32	%r118, [retval0+24];
	ld.param.b32	%r119, [retval0+28];
	ld.param.b32	%r120, [retval0+32];
	ld.param.b32	%r121, [retval0+36];
	ld.param.b32	%r122, [retval0+40];
	ld.param.b32	%r123, [retval0+44];
	
	//{
	}// Callseq End 0
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r76;
	st.param.b32	[param0+4], %r77;
	st.param.b32	[param0+8], %r78;
	st.param.b32	[param0+12], %r79;
	st.param.b32	[param0+16], %r80;
	st.param.b32	[param0+20], %r81;
	st.param.b32	[param0+24], %r82;
	st.param.b32	[param0+28], %r83;
	st.param.b32	[param0+32], %r84;
	st.param.b32	[param0+36], %r85;
	st.param.b32	[param0+40], %r86;
	st.param.b32	[param0+44], %r87;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r112;
	st.param.b32	[param1+4], %r113;
	st.param.b32	[param1+8], %r114;
	st.param.b32	[param1+12], %r115;
	st.param.b32	[param1+16], %r116;
	st.param.b32	[param1+20], %r117;
	st.param.b32	[param1+24], %r118;
	st.param.b32	[param1+28], %r119;
	st.param.b32	[param1+32], %r120;
	st.param.b32	[param1+36], %r121;
	st.param.b32	[param1+40], %r122;
	st.param.b32	[param1+44], %r123;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r161, [retval0+0];
	ld.param.b32	%r125, [retval0+4];
	ld.param.b32	%r126, [retval0+8];
	ld.param.b32	%r127, [retval0+12];
	ld.param.b32	%r128, [retval0+16];
	ld.param.b32	%r129, [retval0+20];
	ld.param.b32	%r130, [retval0+24];
	ld.param.b32	%r131, [retval0+28];
	ld.param.b32	%r132, [retval0+32];
	ld.param.b32	%r133, [retval0+36];
	ld.param.b32	%r134, [retval0+40];
	ld.param.b32	%r160, [retval0+44];
	
	//{
	}// Callseq End 1
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r88;
	st.param.b32	[param0+4], %r89;
	st.param.b32	[param0+8], %r90;
	st.param.b32	[param0+12], %r91;
	st.param.b32	[param0+16], %r92;
	st.param.b32	[param0+20], %r93;
	st.param.b32	[param0+24], %r94;
	st.param.b32	[param0+28], %r95;
	st.param.b32	[param0+32], %r96;
	st.param.b32	[param0+36], %r97;
	st.param.b32	[param0+40], %r98;
	st.param.b32	[param0+44], %r99;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r14140;
	st.param.b32	[param1+4], %r14141;
	st.param.b32	[param1+8], %r14142;
	st.param.b32	[param1+12], %r14143;
	st.param.b32	[param1+16], %r14144;
	st.param.b32	[param1+20], %r14145;
	st.param.b32	[param1+24], %r14146;
	st.param.b32	[param1+28], %r14147;
	st.param.b32	[param1+32], %r14148;
	st.param.b32	[param1+36], %r14149;
	st.param.b32	[param1+40], %r14150;
	st.param.b32	[param1+44], %r14151;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r6074, [retval0+0];
	ld.param.b32	%r6075, [retval0+4];
	ld.param.b32	%r6076, [retval0+8];
	ld.param.b32	%r6077, [retval0+12];
	ld.param.b32	%r6078, [retval0+16];
	ld.param.b32	%r6079, [retval0+20];
	ld.param.b32	%r6080, [retval0+24];
	ld.param.b32	%r6081, [retval0+28];
	ld.param.b32	%r6082, [retval0+32];
	ld.param.b32	%r6083, [retval0+36];
	ld.param.b32	%r6084, [retval0+40];
	ld.param.b32	%r6085, [retval0+44];
	
	//{
	}// Callseq End 2
	// Callseq Start 3
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r6074;
	st.param.b32	[param0+4], %r6075;
	st.param.b32	[param0+8], %r6076;
	st.param.b32	[param0+12], %r6077;
	st.param.b32	[param0+16], %r6078;
	st.param.b32	[param0+20], %r6079;
	st.param.b32	[param0+24], %r6080;
	st.param.b32	[param0+28], %r6081;
	st.param.b32	[param0+32], %r6082;
	st.param.b32	[param0+36], %r6083;
	st.param.b32	[param0+40], %r6084;
	st.param.b32	[param0+44], %r6085;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r112;
	st.param.b32	[param1+4], %r113;
	st.param.b32	[param1+8], %r114;
	st.param.b32	[param1+12], %r115;
	st.param.b32	[param1+16], %r116;
	st.param.b32	[param1+20], %r117;
	st.param.b32	[param1+24], %r118;
	st.param.b32	[param1+28], %r119;
	st.param.b32	[param1+32], %r120;
	st.param.b32	[param1+36], %r121;
	st.param.b32	[param1+40], %r122;
	st.param.b32	[param1+44], %r123;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r136, [retval0+0];
	ld.param.b32	%r137, [retval0+4];
	ld.param.b32	%r138, [retval0+8];
	ld.param.b32	%r139, [retval0+12];
	ld.param.b32	%r140, [retval0+16];
	ld.param.b32	%r141, [retval0+20];
	ld.param.b32	%r142, [retval0+24];
	ld.param.b32	%r143, [retval0+28];
	ld.param.b32	%r144, [retval0+32];
	ld.param.b32	%r145, [retval0+36];
	ld.param.b32	%r146, [retval0+40];
	ld.param.b32	%r147, [retval0+44];
	
	//{
	}// Callseq End 3
	mov.u16 	%rs61, 0;
	setp.ne.s32	%p29, %r14116, %r161;
	@%p29 bra 	BB4_32;

	setp.ne.s32	%p30, %r14117, %r125;
	setp.ne.s32	%p31, %r14118, %r126;
	or.pred  	%p32, %p30, %p31;
	setp.ne.s32	%p33, %r14119, %r127;
	or.pred  	%p34, %p32, %p33;
	setp.ne.s32	%p35, %r14120, %r128;
	or.pred  	%p36, %p34, %p35;
	setp.ne.s32	%p37, %r14121, %r129;
	or.pred  	%p38, %p36, %p37;
	setp.ne.s32	%p39, %r14122, %r130;
	or.pred  	%p40, %p38, %p39;
	setp.ne.s32	%p41, %r14123, %r131;
	or.pred  	%p42, %p40, %p41;
	setp.ne.s32	%p43, %r14124, %r132;
	or.pred  	%p44, %p42, %p43;
	setp.ne.s32	%p45, %r14125, %r133;
	or.pred  	%p46, %p44, %p45;
	setp.ne.s32	%p47, %r14126, %r134;
	or.pred  	%p48, %p46, %p47;
	@%p48 bra 	BB4_32;

	setp.eq.s32	%p49, %r14127, %r160;
	selp.u16	%rs61, 1, 0, %p49;

BB4_32:
	setp.eq.s16	%p50, %rs61, 0;
	@%p50 bra 	BB4_359;

	mov.u16 	%rs62, 0;
	setp.ne.s32	%p51, %r14128, %r136;
	@%p51 bra 	BB4_36;

	setp.ne.s32	%p52, %r14129, %r137;
	setp.ne.s32	%p53, %r14130, %r138;
	or.pred  	%p54, %p52, %p53;
	setp.ne.s32	%p55, %r14131, %r139;
	or.pred  	%p56, %p54, %p55;
	setp.ne.s32	%p57, %r14132, %r140;
	or.pred  	%p58, %p56, %p57;
	setp.ne.s32	%p59, %r14133, %r141;
	or.pred  	%p60, %p58, %p59;
	setp.ne.s32	%p61, %r14134, %r142;
	or.pred  	%p62, %p60, %p61;
	setp.ne.s32	%p63, %r14135, %r143;
	or.pred  	%p64, %p62, %p63;
	setp.ne.s32	%p65, %r14136, %r144;
	or.pred  	%p66, %p64, %p65;
	setp.ne.s32	%p67, %r14137, %r145;
	or.pred  	%p68, %p66, %p67;
	setp.ne.s32	%p69, %r14138, %r146;
	or.pred  	%p70, %p68, %p69;
	@%p70 bra 	BB4_36;

	setp.eq.s32	%p71, %r14139, %r147;
	selp.u16	%rs62, 1, 0, %p71;

BB4_36:
	setp.eq.s16	%p72, %rs62, 0;
	@%p72 bra 	BB4_359;
	bra.uni 	BB4_37;

BB4_359:
	mov.u32 	%r7025, %r127;
	mov.u32 	%r7032, %r134;
	mov.u32 	%r7033, %r160;
	mov.u32 	%r7027, %r129;
	mov.u32 	%r7029, %r131;
	mov.u32 	%r7024, %r126;
	mov.u32 	%r7031, %r133;
	mov.u32 	%r7026, %r128;
	mov.u32 	%r7022, %r161;
	mov.u32 	%r7028, %r130;
	mov.u32 	%r7023, %r125;
	mov.u32 	%r7030, %r132;
	// inline asm
	sub.cc.u32 %r7022, %r7022, %r14116;
subc.cc.u32 %r7023, %r7023, %r14117;
subc.cc.u32 %r7024, %r7024, %r14118;
subc.cc.u32 %r7025, %r7025, %r14119;
subc.cc.u32 %r7026, %r7026, %r14120;
subc.cc.u32 %r7027, %r7027, %r14121;
subc.cc.u32 %r7028, %r7028, %r14122;
subc.cc.u32 %r7029, %r7029, %r14123;
subc.cc.u32 %r7030, %r7030, %r14124;
subc.cc.u32 %r7031, %r7031, %r14125;
subc.cc.u32 %r7032, %r7032, %r14126;
subc.u32 %r7033, %r7033, %r14127;

	// inline asm
	setp.gt.u32	%p409, %r160, %r14127;
	@%p409 bra 	BB4_382;

	setp.lt.u32	%p410, %r160, %r14127;
	@%p410 bra 	BB4_381;

	setp.gt.u32	%p411, %r134, %r14126;
	@%p411 bra 	BB4_382;

	setp.lt.u32	%p412, %r134, %r14126;
	@%p412 bra 	BB4_381;

	setp.gt.u32	%p413, %r133, %r14125;
	@%p413 bra 	BB4_382;

	setp.lt.u32	%p414, %r133, %r14125;
	@%p414 bra 	BB4_381;

	setp.gt.u32	%p415, %r132, %r14124;
	@%p415 bra 	BB4_382;

	setp.lt.u32	%p416, %r132, %r14124;
	@%p416 bra 	BB4_381;

	setp.gt.u32	%p417, %r131, %r14123;
	@%p417 bra 	BB4_382;

	setp.lt.u32	%p418, %r131, %r14123;
	@%p418 bra 	BB4_381;

	setp.gt.u32	%p419, %r130, %r14122;
	@%p419 bra 	BB4_382;

	setp.lt.u32	%p420, %r130, %r14122;
	@%p420 bra 	BB4_381;

	setp.gt.u32	%p421, %r129, %r14121;
	@%p421 bra 	BB4_382;

	setp.lt.u32	%p422, %r129, %r14121;
	@%p422 bra 	BB4_381;

	setp.gt.u32	%p423, %r128, %r14120;
	@%p423 bra 	BB4_382;

	setp.lt.u32	%p424, %r128, %r14120;
	@%p424 bra 	BB4_381;

	setp.gt.u32	%p425, %r127, %r14119;
	@%p425 bra 	BB4_382;

	setp.lt.u32	%p426, %r127, %r14119;
	@%p426 bra 	BB4_381;

	setp.gt.u32	%p427, %r126, %r14118;
	@%p427 bra 	BB4_382;

	setp.lt.u32	%p428, %r126, %r14118;
	@%p428 bra 	BB4_381;

	setp.gt.u32	%p429, %r125, %r14117;
	@%p429 bra 	BB4_382;

	setp.ge.u32	%p430, %r125, %r14117;
	setp.ge.u32	%p431, %r161, %r14116;
	and.pred  	%p432, %p430, %p431;
	@%p432 bra 	BB4_382;

BB4_381:
	mov.u32 	%r7070, -21845;
	mov.u32 	%r7071, -1174470657;
	mov.u32 	%r7072, -1319895041;
	mov.u32 	%r7073, 514588670;
	mov.u32 	%r7074, -156174812;
	mov.u32 	%r7075, 1731252896;
	mov.u32 	%r7076, -209382721;
	mov.u32 	%r7077, 1685539716;
	mov.u32 	%r7078, 1129032919;
	mov.u32 	%r7079, 1260103606;
	mov.u32 	%r7080, 964683418;
	mov.u32 	%r7081, 436277738;
	// inline asm
	add.cc.u32 %r7022, %r7022, %r7070;
addc.cc.u32 %r7023, %r7023, %r7071;
addc.cc.u32 %r7024, %r7024, %r7072;
addc.cc.u32 %r7025, %r7025, %r7073;
addc.cc.u32 %r7026, %r7026, %r7074;
addc.cc.u32 %r7027, %r7027, %r7075;
addc.cc.u32 %r7028, %r7028, %r7076;
addc.cc.u32 %r7029, %r7029, %r7077;
addc.cc.u32 %r7030, %r7030, %r7078;
addc.cc.u32 %r7031, %r7031, %r7079;
addc.cc.u32 %r7032, %r7032, %r7080;
addc.u32 %r7033, %r7033, %r7081;

	// inline asm

BB4_382:
	// Callseq Start 11
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r7022;
	st.param.b32	[param0+4], %r7023;
	st.param.b32	[param0+8], %r7024;
	st.param.b32	[param0+12], %r7025;
	st.param.b32	[param0+16], %r7026;
	st.param.b32	[param0+20], %r7027;
	st.param.b32	[param0+24], %r7028;
	st.param.b32	[param0+28], %r7029;
	st.param.b32	[param0+32], %r7030;
	st.param.b32	[param0+36], %r7031;
	st.param.b32	[param0+40], %r7032;
	st.param.b32	[param0+44], %r7033;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r7022;
	st.param.b32	[param1+4], %r7023;
	st.param.b32	[param1+8], %r7024;
	st.param.b32	[param1+12], %r7025;
	st.param.b32	[param1+16], %r7026;
	st.param.b32	[param1+20], %r7027;
	st.param.b32	[param1+24], %r7028;
	st.param.b32	[param1+28], %r7029;
	st.param.b32	[param1+32], %r7030;
	st.param.b32	[param1+36], %r7031;
	st.param.b32	[param1+40], %r7032;
	st.param.b32	[param1+44], %r7033;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r853, [retval0+0];
	ld.param.b32	%r851, [retval0+4];
	ld.param.b32	%r849, [retval0+8];
	ld.param.b32	%r847, [retval0+12];
	ld.param.b32	%r845, [retval0+16];
	ld.param.b32	%r843, [retval0+20];
	ld.param.b32	%r841, [retval0+24];
	ld.param.b32	%r839, [retval0+28];
	ld.param.b32	%r837, [retval0+32];
	ld.param.b32	%r835, [retval0+36];
	ld.param.b32	%r833, [retval0+40];
	ld.param.b32	%r832, [retval0+44];
	
	//{
	}// Callseq End 11
	shl.b32 	%r7094, %r832, 1;
	shr.u32 	%r7095, %r833, 31;
	or.b32  	%r13972, %r7095, %r7094;
	shl.b32 	%r7096, %r833, 1;
	shr.u32 	%r7097, %r835, 31;
	or.b32  	%r13973, %r7097, %r7096;
	shl.b32 	%r7098, %r835, 1;
	shr.u32 	%r7099, %r837, 31;
	or.b32  	%r13974, %r7099, %r7098;
	shl.b32 	%r7100, %r837, 1;
	shr.u32 	%r7101, %r839, 31;
	or.b32  	%r13975, %r7101, %r7100;
	shl.b32 	%r7102, %r839, 1;
	shr.u32 	%r7103, %r841, 31;
	or.b32  	%r13976, %r7103, %r7102;
	shl.b32 	%r7104, %r841, 1;
	shr.u32 	%r7105, %r843, 31;
	or.b32  	%r13977, %r7105, %r7104;
	shl.b32 	%r7106, %r843, 1;
	shr.u32 	%r7107, %r845, 31;
	or.b32  	%r13978, %r7107, %r7106;
	shl.b32 	%r7108, %r845, 1;
	shr.u32 	%r7109, %r847, 31;
	or.b32  	%r13979, %r7109, %r7108;
	shl.b32 	%r7110, %r847, 1;
	shr.u32 	%r7111, %r849, 31;
	or.b32  	%r13980, %r7111, %r7110;
	shl.b32 	%r7112, %r849, 1;
	shr.u32 	%r7113, %r851, 31;
	or.b32  	%r13981, %r7113, %r7112;
	shl.b32 	%r7114, %r851, 1;
	shr.u32 	%r7115, %r853, 31;
	or.b32  	%r13982, %r7115, %r7114;
	shl.b32 	%r13983, %r853, 1;
	setp.gt.u32	%p433, %r13972, 436277738;
	@%p433 bra 	BB4_404;

	setp.lt.u32	%p434, %r13972, 436277738;
	@%p434 bra 	BB4_405;

	setp.gt.u32	%p435, %r13973, 964683418;
	@%p435 bra 	BB4_404;

	setp.lt.u32	%p436, %r13973, 964683418;
	@%p436 bra 	BB4_405;

	setp.gt.u32	%p437, %r13974, 1260103606;
	@%p437 bra 	BB4_404;

	setp.lt.u32	%p438, %r13974, 1260103606;
	@%p438 bra 	BB4_405;

	setp.gt.u32	%p439, %r13975, 1129032919;
	@%p439 bra 	BB4_404;

	setp.lt.u32	%p440, %r13975, 1129032919;
	@%p440 bra 	BB4_405;

	setp.gt.u32	%p441, %r13976, 1685539716;
	@%p441 bra 	BB4_404;

	setp.lt.u32	%p442, %r13976, 1685539716;
	@%p442 bra 	BB4_405;

	setp.gt.u32	%p443, %r13977, -209382721;
	@%p443 bra 	BB4_404;

	setp.lt.u32	%p444, %r13977, -209382721;
	@%p444 bra 	BB4_405;

	setp.gt.u32	%p445, %r13978, 1731252896;
	@%p445 bra 	BB4_404;

	setp.lt.u32	%p446, %r13978, 1731252896;
	@%p446 bra 	BB4_405;

	setp.gt.u32	%p447, %r13979, -156174812;
	@%p447 bra 	BB4_404;

	setp.lt.u32	%p448, %r13979, -156174812;
	@%p448 bra 	BB4_405;

	setp.gt.u32	%p449, %r13980, 514588670;
	@%p449 bra 	BB4_404;

	setp.lt.u32	%p450, %r13980, 514588670;
	@%p450 bra 	BB4_405;

	setp.gt.u32	%p451, %r13981, -1319895041;
	@%p451 bra 	BB4_404;

	setp.lt.u32	%p452, %r13981, -1319895041;
	@%p452 bra 	BB4_405;

	setp.gt.u32	%p453, %r13982, -1174470657;
	@%p453 bra 	BB4_404;

	setp.lt.u32	%p454, %r13982, -1174470657;
	setp.lt.u32	%p455, %r13983, -21845;
	or.pred  	%p456, %p454, %p455;
	@%p456 bra 	BB4_405;

BB4_404:
	mov.u32 	%r7128, -21845;
	mov.u32 	%r7129, -1174470657;
	mov.u32 	%r7130, -1319895041;
	mov.u32 	%r7131, 514588670;
	mov.u32 	%r7132, -156174812;
	mov.u32 	%r7133, 1731252896;
	mov.u32 	%r7134, -209382721;
	mov.u32 	%r7135, 1685539716;
	mov.u32 	%r7136, 1129032919;
	mov.u32 	%r7137, 1260103606;
	mov.u32 	%r7138, 964683418;
	mov.u32 	%r7139, 436277738;
	// inline asm
	sub.cc.u32 %r13983, %r13983, %r7128;
subc.cc.u32 %r13982, %r13982, %r7129;
subc.cc.u32 %r13981, %r13981, %r7130;
subc.cc.u32 %r13980, %r13980, %r7131;
subc.cc.u32 %r13979, %r13979, %r7132;
subc.cc.u32 %r13978, %r13978, %r7133;
subc.cc.u32 %r13977, %r13977, %r7134;
subc.cc.u32 %r13976, %r13976, %r7135;
subc.cc.u32 %r13975, %r13975, %r7136;
subc.cc.u32 %r13974, %r13974, %r7137;
subc.cc.u32 %r13973, %r13973, %r7138;
subc.u32 %r13972, %r13972, %r7139;

	// inline asm

BB4_405:
	shr.u32 	%r7152, %r13973, 31;
	shl.b32 	%r7153, %r13972, 1;
	or.b32  	%r13984, %r7152, %r7153;
	shr.u32 	%r7154, %r13974, 31;
	shl.b32 	%r7155, %r13973, 1;
	or.b32  	%r13985, %r7154, %r7155;
	shr.u32 	%r7156, %r13975, 31;
	shl.b32 	%r7157, %r13974, 1;
	or.b32  	%r13986, %r7156, %r7157;
	shr.u32 	%r7158, %r13976, 31;
	shl.b32 	%r7159, %r13975, 1;
	or.b32  	%r13987, %r7158, %r7159;
	shr.u32 	%r7160, %r13977, 31;
	shl.b32 	%r7161, %r13976, 1;
	or.b32  	%r13988, %r7160, %r7161;
	shr.u32 	%r7162, %r13978, 31;
	shl.b32 	%r7163, %r13977, 1;
	or.b32  	%r13989, %r7162, %r7163;
	shr.u32 	%r7164, %r13979, 31;
	shl.b32 	%r7165, %r13978, 1;
	or.b32  	%r13990, %r7164, %r7165;
	shr.u32 	%r7166, %r13980, 31;
	shl.b32 	%r7167, %r13979, 1;
	or.b32  	%r13991, %r7166, %r7167;
	shr.u32 	%r7168, %r13981, 31;
	shl.b32 	%r7169, %r13980, 1;
	or.b32  	%r13992, %r7168, %r7169;
	shr.u32 	%r7170, %r13982, 31;
	shl.b32 	%r7171, %r13981, 1;
	or.b32  	%r13993, %r7170, %r7171;
	shr.u32 	%r7172, %r13983, 31;
	shl.b32 	%r7173, %r13982, 1;
	or.b32  	%r13994, %r7172, %r7173;
	shl.b32 	%r13995, %r13983, 1;
	setp.gt.u32	%p457, %r13984, 436277738;
	@%p457 bra 	BB4_427;

	setp.lt.u32	%p458, %r13984, 436277738;
	@%p458 bra 	BB4_428;

	setp.gt.u32	%p459, %r13985, 964683418;
	@%p459 bra 	BB4_427;

	setp.lt.u32	%p460, %r13985, 964683418;
	@%p460 bra 	BB4_428;

	setp.gt.u32	%p461, %r13986, 1260103606;
	@%p461 bra 	BB4_427;

	setp.lt.u32	%p462, %r13986, 1260103606;
	@%p462 bra 	BB4_428;

	setp.gt.u32	%p463, %r13987, 1129032919;
	@%p463 bra 	BB4_427;

	setp.lt.u32	%p464, %r13987, 1129032919;
	@%p464 bra 	BB4_428;

	setp.gt.u32	%p465, %r13988, 1685539716;
	@%p465 bra 	BB4_427;

	setp.lt.u32	%p466, %r13988, 1685539716;
	@%p466 bra 	BB4_428;

	setp.gt.u32	%p467, %r13989, -209382721;
	@%p467 bra 	BB4_427;

	setp.lt.u32	%p468, %r13989, -209382721;
	@%p468 bra 	BB4_428;

	setp.gt.u32	%p469, %r13990, 1731252896;
	@%p469 bra 	BB4_427;

	setp.lt.u32	%p470, %r13990, 1731252896;
	@%p470 bra 	BB4_428;

	setp.gt.u32	%p471, %r13991, -156174812;
	@%p471 bra 	BB4_427;

	setp.lt.u32	%p472, %r13991, -156174812;
	@%p472 bra 	BB4_428;

	setp.gt.u32	%p473, %r13992, 514588670;
	@%p473 bra 	BB4_427;

	setp.lt.u32	%p474, %r13992, 514588670;
	@%p474 bra 	BB4_428;

	setp.gt.u32	%p475, %r13993, -1319895041;
	@%p475 bra 	BB4_427;

	setp.lt.u32	%p476, %r13993, -1319895041;
	@%p476 bra 	BB4_428;

	setp.gt.u32	%p477, %r13994, -1174470657;
	@%p477 bra 	BB4_427;

	setp.lt.u32	%p478, %r13994, -1174470657;
	setp.lt.u32	%p479, %r13995, -21845;
	or.pred  	%p480, %p478, %p479;
	@%p480 bra 	BB4_428;

BB4_427:
	mov.u32 	%r7186, -21845;
	mov.u32 	%r7187, -1174470657;
	mov.u32 	%r7188, -1319895041;
	mov.u32 	%r7189, 514588670;
	mov.u32 	%r7190, -156174812;
	mov.u32 	%r7191, 1731252896;
	mov.u32 	%r7192, -209382721;
	mov.u32 	%r7193, 1685539716;
	mov.u32 	%r7194, 1129032919;
	mov.u32 	%r7195, 1260103606;
	mov.u32 	%r7196, 964683418;
	mov.u32 	%r7197, 436277738;
	// inline asm
	sub.cc.u32 %r13995, %r13995, %r7186;
subc.cc.u32 %r13994, %r13994, %r7187;
subc.cc.u32 %r13993, %r13993, %r7188;
subc.cc.u32 %r13992, %r13992, %r7189;
subc.cc.u32 %r13991, %r13991, %r7190;
subc.cc.u32 %r13990, %r13990, %r7191;
subc.cc.u32 %r13989, %r13989, %r7192;
subc.cc.u32 %r13988, %r13988, %r7193;
subc.cc.u32 %r13987, %r13987, %r7194;
subc.cc.u32 %r13986, %r13986, %r7195;
subc.cc.u32 %r13985, %r13985, %r7196;
subc.u32 %r13984, %r13984, %r7197;

	// inline asm

BB4_428:
	// Callseq Start 12
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r7022;
	st.param.b32	[param0+4], %r7023;
	st.param.b32	[param0+8], %r7024;
	st.param.b32	[param0+12], %r7025;
	st.param.b32	[param0+16], %r7026;
	st.param.b32	[param0+20], %r7027;
	st.param.b32	[param0+24], %r7028;
	st.param.b32	[param0+28], %r7029;
	st.param.b32	[param0+32], %r7030;
	st.param.b32	[param0+36], %r7031;
	st.param.b32	[param0+40], %r7032;
	st.param.b32	[param0+44], %r7033;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r13995;
	st.param.b32	[param1+4], %r13994;
	st.param.b32	[param1+8], %r13993;
	st.param.b32	[param1+12], %r13992;
	st.param.b32	[param1+16], %r13991;
	st.param.b32	[param1+20], %r13990;
	st.param.b32	[param1+24], %r13989;
	st.param.b32	[param1+28], %r13988;
	st.param.b32	[param1+32], %r13987;
	st.param.b32	[param1+36], %r13986;
	st.param.b32	[param1+40], %r13985;
	st.param.b32	[param1+44], %r13984;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r916, [retval0+0];
	ld.param.b32	%r917, [retval0+4];
	ld.param.b32	%r918, [retval0+8];
	ld.param.b32	%r919, [retval0+12];
	ld.param.b32	%r920, [retval0+16];
	ld.param.b32	%r921, [retval0+20];
	ld.param.b32	%r922, [retval0+24];
	ld.param.b32	%r923, [retval0+28];
	ld.param.b32	%r924, [retval0+32];
	ld.param.b32	%r925, [retval0+36];
	ld.param.b32	%r926, [retval0+40];
	ld.param.b32	%r927, [retval0+44];
	
	//{
	}// Callseq End 12
	mov.u32 	%r7220, %r146;
	mov.u32 	%r7215, %r141;
	mov.u32 	%r7210, %r136;
	mov.u32 	%r7217, %r143;
	mov.u32 	%r7212, %r138;
	mov.u32 	%r7219, %r145;
	mov.u32 	%r7214, %r140;
	mov.u32 	%r7221, %r147;
	mov.u32 	%r7216, %r142;
	mov.u32 	%r7211, %r137;
	mov.u32 	%r7218, %r144;
	mov.u32 	%r7213, %r139;
	// inline asm
	sub.cc.u32 %r7210, %r7210, %r14128;
subc.cc.u32 %r7211, %r7211, %r14129;
subc.cc.u32 %r7212, %r7212, %r14130;
subc.cc.u32 %r7213, %r7213, %r14131;
subc.cc.u32 %r7214, %r7214, %r14132;
subc.cc.u32 %r7215, %r7215, %r14133;
subc.cc.u32 %r7216, %r7216, %r14134;
subc.cc.u32 %r7217, %r7217, %r14135;
subc.cc.u32 %r7218, %r7218, %r14136;
subc.cc.u32 %r7219, %r7219, %r14137;
subc.cc.u32 %r7220, %r7220, %r14138;
subc.u32 %r7221, %r7221, %r14139;

	// inline asm
	setp.gt.u32	%p481, %r147, %r14139;
	@%p481 bra 	BB4_451;

	setp.lt.u32	%p482, %r147, %r14139;
	@%p482 bra 	BB4_450;

	setp.gt.u32	%p483, %r146, %r14138;
	@%p483 bra 	BB4_451;

	setp.lt.u32	%p484, %r146, %r14138;
	@%p484 bra 	BB4_450;

	setp.gt.u32	%p485, %r145, %r14137;
	@%p485 bra 	BB4_451;

	setp.lt.u32	%p486, %r145, %r14137;
	@%p486 bra 	BB4_450;

	setp.gt.u32	%p487, %r144, %r14136;
	@%p487 bra 	BB4_451;

	setp.lt.u32	%p488, %r144, %r14136;
	@%p488 bra 	BB4_450;

	setp.gt.u32	%p489, %r143, %r14135;
	@%p489 bra 	BB4_451;

	setp.lt.u32	%p490, %r143, %r14135;
	@%p490 bra 	BB4_450;

	setp.gt.u32	%p491, %r142, %r14134;
	@%p491 bra 	BB4_451;

	setp.lt.u32	%p492, %r142, %r14134;
	@%p492 bra 	BB4_450;

	setp.gt.u32	%p493, %r141, %r14133;
	@%p493 bra 	BB4_451;

	setp.lt.u32	%p494, %r141, %r14133;
	@%p494 bra 	BB4_450;

	setp.gt.u32	%p495, %r140, %r14132;
	@%p495 bra 	BB4_451;

	setp.lt.u32	%p496, %r140, %r14132;
	@%p496 bra 	BB4_450;

	setp.gt.u32	%p497, %r139, %r14131;
	@%p497 bra 	BB4_451;

	setp.lt.u32	%p498, %r139, %r14131;
	@%p498 bra 	BB4_450;

	setp.gt.u32	%p499, %r138, %r14130;
	@%p499 bra 	BB4_451;

	setp.lt.u32	%p500, %r138, %r14130;
	@%p500 bra 	BB4_450;

	setp.gt.u32	%p501, %r137, %r14129;
	@%p501 bra 	BB4_451;

	setp.ge.u32	%p502, %r137, %r14129;
	setp.ge.u32	%p503, %r136, %r14128;
	and.pred  	%p504, %p502, %p503;
	@%p504 bra 	BB4_451;

BB4_450:
	mov.u32 	%r7258, -21845;
	mov.u32 	%r7259, -1174470657;
	mov.u32 	%r7260, -1319895041;
	mov.u32 	%r7261, 514588670;
	mov.u32 	%r7262, -156174812;
	mov.u32 	%r7263, 1731252896;
	mov.u32 	%r7264, -209382721;
	mov.u32 	%r7265, 1685539716;
	mov.u32 	%r7266, 1129032919;
	mov.u32 	%r7267, 1260103606;
	mov.u32 	%r7268, 964683418;
	mov.u32 	%r7269, 436277738;
	// inline asm
	add.cc.u32 %r7210, %r7210, %r7258;
addc.cc.u32 %r7211, %r7211, %r7259;
addc.cc.u32 %r7212, %r7212, %r7260;
addc.cc.u32 %r7213, %r7213, %r7261;
addc.cc.u32 %r7214, %r7214, %r7262;
addc.cc.u32 %r7215, %r7215, %r7263;
addc.cc.u32 %r7216, %r7216, %r7264;
addc.cc.u32 %r7217, %r7217, %r7265;
addc.cc.u32 %r7218, %r7218, %r7266;
addc.cc.u32 %r7219, %r7219, %r7267;
addc.cc.u32 %r7220, %r7220, %r7268;
addc.u32 %r7221, %r7221, %r7269;

	// inline asm

BB4_451:
	shr.u32 	%r7282, %r7220, 31;
	shl.b32 	%r7283, %r7221, 1;
	or.b32  	%r14008, %r7282, %r7283;
	shr.u32 	%r7284, %r7219, 31;
	shl.b32 	%r7285, %r7220, 1;
	or.b32  	%r14009, %r7284, %r7285;
	shr.u32 	%r7286, %r7218, 31;
	shl.b32 	%r7287, %r7219, 1;
	or.b32  	%r14010, %r7286, %r7287;
	shr.u32 	%r7288, %r7217, 31;
	shl.b32 	%r7289, %r7218, 1;
	or.b32  	%r14011, %r7288, %r7289;
	shr.u32 	%r7290, %r7216, 31;
	shl.b32 	%r7291, %r7217, 1;
	or.b32  	%r14012, %r7290, %r7291;
	shr.u32 	%r7292, %r7215, 31;
	shl.b32 	%r7293, %r7216, 1;
	or.b32  	%r14013, %r7292, %r7293;
	shr.u32 	%r7294, %r7214, 31;
	shl.b32 	%r7295, %r7215, 1;
	or.b32  	%r14014, %r7294, %r7295;
	shr.u32 	%r7296, %r7213, 31;
	shl.b32 	%r7297, %r7214, 1;
	or.b32  	%r14015, %r7296, %r7297;
	shr.u32 	%r7298, %r7212, 31;
	shl.b32 	%r7299, %r7213, 1;
	or.b32  	%r14016, %r7298, %r7299;
	shr.u32 	%r7300, %r7211, 31;
	shl.b32 	%r7301, %r7212, 1;
	or.b32  	%r14017, %r7300, %r7301;
	shr.u32 	%r7302, %r7210, 31;
	shl.b32 	%r7303, %r7211, 1;
	or.b32  	%r14018, %r7302, %r7303;
	shl.b32 	%r14019, %r7210, 1;
	setp.gt.u32	%p505, %r14008, 436277738;
	@%p505 bra 	BB4_473;

	setp.lt.u32	%p506, %r14008, 436277738;
	@%p506 bra 	BB4_474;

	setp.gt.u32	%p507, %r14009, 964683418;
	@%p507 bra 	BB4_473;

	setp.lt.u32	%p508, %r14009, 964683418;
	@%p508 bra 	BB4_474;

	setp.gt.u32	%p509, %r14010, 1260103606;
	@%p509 bra 	BB4_473;

	setp.lt.u32	%p510, %r14010, 1260103606;
	@%p510 bra 	BB4_474;

	setp.gt.u32	%p511, %r14011, 1129032919;
	@%p511 bra 	BB4_473;

	setp.lt.u32	%p512, %r14011, 1129032919;
	@%p512 bra 	BB4_474;

	setp.gt.u32	%p513, %r14012, 1685539716;
	@%p513 bra 	BB4_473;

	setp.lt.u32	%p514, %r14012, 1685539716;
	@%p514 bra 	BB4_474;

	setp.gt.u32	%p515, %r14013, -209382721;
	@%p515 bra 	BB4_473;

	setp.lt.u32	%p516, %r14013, -209382721;
	@%p516 bra 	BB4_474;

	setp.gt.u32	%p517, %r14014, 1731252896;
	@%p517 bra 	BB4_473;

	setp.lt.u32	%p518, %r14014, 1731252896;
	@%p518 bra 	BB4_474;

	setp.gt.u32	%p519, %r14015, -156174812;
	@%p519 bra 	BB4_473;

	setp.lt.u32	%p520, %r14015, -156174812;
	@%p520 bra 	BB4_474;

	setp.gt.u32	%p521, %r14016, 514588670;
	@%p521 bra 	BB4_473;

	setp.lt.u32	%p522, %r14016, 514588670;
	@%p522 bra 	BB4_474;

	setp.gt.u32	%p523, %r14017, -1319895041;
	@%p523 bra 	BB4_473;

	setp.lt.u32	%p524, %r14017, -1319895041;
	@%p524 bra 	BB4_474;

	setp.gt.u32	%p525, %r14018, -1174470657;
	@%p525 bra 	BB4_473;

	setp.lt.u32	%p526, %r14018, -1174470657;
	setp.lt.u32	%p527, %r14019, -21845;
	or.pred  	%p528, %p526, %p527;
	@%p528 bra 	BB4_474;

BB4_473:
	mov.u32 	%r7316, -21845;
	mov.u32 	%r7317, -1174470657;
	mov.u32 	%r7318, -1319895041;
	mov.u32 	%r7319, 514588670;
	mov.u32 	%r7320, -156174812;
	mov.u32 	%r7321, 1731252896;
	mov.u32 	%r7322, -209382721;
	mov.u32 	%r7323, 1685539716;
	mov.u32 	%r7324, 1129032919;
	mov.u32 	%r7325, 1260103606;
	mov.u32 	%r7326, 964683418;
	mov.u32 	%r7327, 436277738;
	// inline asm
	sub.cc.u32 %r14019, %r14019, %r7316;
subc.cc.u32 %r14018, %r14018, %r7317;
subc.cc.u32 %r14017, %r14017, %r7318;
subc.cc.u32 %r14016, %r14016, %r7319;
subc.cc.u32 %r14015, %r14015, %r7320;
subc.cc.u32 %r14014, %r14014, %r7321;
subc.cc.u32 %r14013, %r14013, %r7322;
subc.cc.u32 %r14012, %r14012, %r7323;
subc.cc.u32 %r14011, %r14011, %r7324;
subc.cc.u32 %r14010, %r14010, %r7325;
subc.cc.u32 %r14009, %r14009, %r7326;
subc.u32 %r14008, %r14008, %r7327;

	// inline asm

BB4_474:
	// Callseq Start 13
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r14116;
	st.param.b32	[param0+4], %r14117;
	st.param.b32	[param0+8], %r14118;
	st.param.b32	[param0+12], %r14119;
	st.param.b32	[param0+16], %r14120;
	st.param.b32	[param0+20], %r14121;
	st.param.b32	[param0+24], %r14122;
	st.param.b32	[param0+28], %r14123;
	st.param.b32	[param0+32], %r14124;
	st.param.b32	[param0+36], %r14125;
	st.param.b32	[param0+40], %r14126;
	st.param.b32	[param0+44], %r14127;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r13995;
	st.param.b32	[param1+4], %r13994;
	st.param.b32	[param1+8], %r13993;
	st.param.b32	[param1+12], %r13992;
	st.param.b32	[param1+16], %r13991;
	st.param.b32	[param1+20], %r13990;
	st.param.b32	[param1+24], %r13989;
	st.param.b32	[param1+28], %r13988;
	st.param.b32	[param1+32], %r13987;
	st.param.b32	[param1+36], %r13986;
	st.param.b32	[param1+40], %r13985;
	st.param.b32	[param1+44], %r13984;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r1024, [retval0+0];
	ld.param.b32	%r1025, [retval0+4];
	ld.param.b32	%r1026, [retval0+8];
	ld.param.b32	%r1027, [retval0+12];
	ld.param.b32	%r1028, [retval0+16];
	ld.param.b32	%r1029, [retval0+20];
	ld.param.b32	%r1030, [retval0+24];
	ld.param.b32	%r1031, [retval0+28];
	ld.param.b32	%r1032, [retval0+32];
	ld.param.b32	%r1033, [retval0+36];
	ld.param.b32	%r1034, [retval0+40];
	ld.param.b32	%r1035, [retval0+44];
	
	//{
	}// Callseq End 13
	// Callseq Start 14
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r14019;
	st.param.b32	[param0+4], %r14018;
	st.param.b32	[param0+8], %r14017;
	st.param.b32	[param0+12], %r14016;
	st.param.b32	[param0+16], %r14015;
	st.param.b32	[param0+20], %r14014;
	st.param.b32	[param0+24], %r14013;
	st.param.b32	[param0+28], %r14012;
	st.param.b32	[param0+32], %r14011;
	st.param.b32	[param0+36], %r14010;
	st.param.b32	[param0+40], %r14009;
	st.param.b32	[param0+44], %r14008;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r14019;
	st.param.b32	[param1+4], %r14018;
	st.param.b32	[param1+8], %r14017;
	st.param.b32	[param1+12], %r14016;
	st.param.b32	[param1+16], %r14015;
	st.param.b32	[param1+20], %r14014;
	st.param.b32	[param1+24], %r14013;
	st.param.b32	[param1+28], %r14012;
	st.param.b32	[param1+32], %r14011;
	st.param.b32	[param1+36], %r14010;
	st.param.b32	[param1+40], %r14009;
	st.param.b32	[param1+44], %r14008;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r7364, [retval0+0];
	ld.param.b32	%r7365, [retval0+4];
	ld.param.b32	%r7366, [retval0+8];
	ld.param.b32	%r7367, [retval0+12];
	ld.param.b32	%r7368, [retval0+16];
	ld.param.b32	%r7369, [retval0+20];
	ld.param.b32	%r7370, [retval0+24];
	ld.param.b32	%r7371, [retval0+28];
	ld.param.b32	%r7372, [retval0+32];
	ld.param.b32	%r7373, [retval0+36];
	ld.param.b32	%r7374, [retval0+40];
	ld.param.b32	%r7375, [retval0+44];
	
	//{
	}// Callseq End 14
	mov.u32 	%r14030, %r7365;
	mov.u32 	%r14023, %r7372;
	mov.u32 	%r14028, %r7367;
	mov.u32 	%r14021, %r7374;
	mov.u32 	%r14026, %r7369;
	mov.u32 	%r14031, %r7364;
	mov.u32 	%r14024, %r7371;
	mov.u32 	%r14029, %r7366;
	mov.u32 	%r14022, %r7373;
	mov.u32 	%r14027, %r7368;
	mov.u32 	%r14020, %r7375;
	mov.u32 	%r14025, %r7370;
	// inline asm
	sub.cc.u32 %r14031, %r14031, %r916;
subc.cc.u32 %r14030, %r14030, %r917;
subc.cc.u32 %r14029, %r14029, %r918;
subc.cc.u32 %r14028, %r14028, %r919;
subc.cc.u32 %r14027, %r14027, %r920;
subc.cc.u32 %r14026, %r14026, %r921;
subc.cc.u32 %r14025, %r14025, %r922;
subc.cc.u32 %r14024, %r14024, %r923;
subc.cc.u32 %r14023, %r14023, %r924;
subc.cc.u32 %r14022, %r14022, %r925;
subc.cc.u32 %r14021, %r14021, %r926;
subc.u32 %r14020, %r14020, %r927;

	// inline asm
	setp.gt.u32	%p529, %r7375, %r927;
	@%p529 bra 	BB4_497;

	setp.lt.u32	%p530, %r7375, %r927;
	@%p530 bra 	BB4_496;

	setp.gt.u32	%p531, %r7374, %r926;
	@%p531 bra 	BB4_497;

	setp.lt.u32	%p532, %r7374, %r926;
	@%p532 bra 	BB4_496;

	setp.gt.u32	%p533, %r7373, %r925;
	@%p533 bra 	BB4_497;

	setp.lt.u32	%p534, %r7373, %r925;
	@%p534 bra 	BB4_496;

	setp.gt.u32	%p535, %r7372, %r924;
	@%p535 bra 	BB4_497;

	setp.lt.u32	%p536, %r7372, %r924;
	@%p536 bra 	BB4_496;

	setp.gt.u32	%p537, %r7371, %r923;
	@%p537 bra 	BB4_497;

	setp.lt.u32	%p538, %r7371, %r923;
	@%p538 bra 	BB4_496;

	setp.gt.u32	%p539, %r7370, %r922;
	@%p539 bra 	BB4_497;

	setp.lt.u32	%p540, %r7370, %r922;
	@%p540 bra 	BB4_496;

	setp.gt.u32	%p541, %r7369, %r921;
	@%p541 bra 	BB4_497;

	setp.lt.u32	%p542, %r7369, %r921;
	@%p542 bra 	BB4_496;

	setp.gt.u32	%p543, %r7368, %r920;
	@%p543 bra 	BB4_497;

	setp.lt.u32	%p544, %r7368, %r920;
	@%p544 bra 	BB4_496;

	setp.gt.u32	%p545, %r7367, %r919;
	@%p545 bra 	BB4_497;

	setp.lt.u32	%p546, %r7367, %r919;
	@%p546 bra 	BB4_496;

	setp.gt.u32	%p547, %r7366, %r918;
	@%p547 bra 	BB4_497;

	setp.lt.u32	%p548, %r7366, %r918;
	@%p548 bra 	BB4_496;

	setp.gt.u32	%p549, %r7365, %r917;
	@%p549 bra 	BB4_497;

	setp.ge.u32	%p550, %r7365, %r917;
	setp.ge.u32	%p551, %r7364, %r916;
	and.pred  	%p552, %p550, %p551;
	@%p552 bra 	BB4_497;

BB4_496:
	mov.u32 	%r7388, -21845;
	mov.u32 	%r7389, -1174470657;
	mov.u32 	%r7390, -1319895041;
	mov.u32 	%r7391, 514588670;
	mov.u32 	%r7392, -156174812;
	mov.u32 	%r7393, 1731252896;
	mov.u32 	%r7394, -209382721;
	mov.u32 	%r7395, 1685539716;
	mov.u32 	%r7396, 1129032919;
	mov.u32 	%r7397, 1260103606;
	mov.u32 	%r7398, 964683418;
	mov.u32 	%r7399, 436277738;
	// inline asm
	add.cc.u32 %r14031, %r14031, %r7388;
addc.cc.u32 %r14030, %r14030, %r7389;
addc.cc.u32 %r14029, %r14029, %r7390;
addc.cc.u32 %r14028, %r14028, %r7391;
addc.cc.u32 %r14027, %r14027, %r7392;
addc.cc.u32 %r14026, %r14026, %r7393;
addc.cc.u32 %r14025, %r14025, %r7394;
addc.cc.u32 %r14024, %r14024, %r7395;
addc.cc.u32 %r14023, %r14023, %r7396;
addc.cc.u32 %r14022, %r14022, %r7397;
addc.cc.u32 %r14021, %r14021, %r7398;
addc.u32 %r14020, %r14020, %r7399;

	// inline asm

BB4_497:
	shl.b32 	%r7412, %r1035, 1;
	shr.u32 	%r7413, %r1034, 31;
	or.b32  	%r14032, %r7413, %r7412;
	shl.b32 	%r7414, %r1034, 1;
	shr.u32 	%r7415, %r1033, 31;
	or.b32  	%r14033, %r7415, %r7414;
	shl.b32 	%r7416, %r1033, 1;
	shr.u32 	%r7417, %r1032, 31;
	or.b32  	%r14034, %r7417, %r7416;
	shl.b32 	%r7418, %r1032, 1;
	shr.u32 	%r7419, %r1031, 31;
	or.b32  	%r14035, %r7419, %r7418;
	shl.b32 	%r7420, %r1031, 1;
	shr.u32 	%r7421, %r1030, 31;
	or.b32  	%r14036, %r7421, %r7420;
	shl.b32 	%r7422, %r1030, 1;
	shr.u32 	%r7423, %r1029, 31;
	or.b32  	%r14037, %r7423, %r7422;
	shl.b32 	%r7424, %r1029, 1;
	shr.u32 	%r7425, %r1028, 31;
	or.b32  	%r14038, %r7425, %r7424;
	shl.b32 	%r7426, %r1028, 1;
	shr.u32 	%r7427, %r1027, 31;
	or.b32  	%r14039, %r7427, %r7426;
	shl.b32 	%r7428, %r1027, 1;
	shr.u32 	%r7429, %r1026, 31;
	or.b32  	%r14040, %r7429, %r7428;
	shl.b32 	%r7430, %r1026, 1;
	shr.u32 	%r7431, %r1025, 31;
	or.b32  	%r14041, %r7431, %r7430;
	shl.b32 	%r7432, %r1025, 1;
	shr.u32 	%r7433, %r1024, 31;
	or.b32  	%r14042, %r7433, %r7432;
	shl.b32 	%r14043, %r1024, 1;
	setp.gt.u32	%p553, %r14032, 436277738;
	@%p553 bra 	BB4_519;

	setp.lt.u32	%p554, %r14032, 436277738;
	@%p554 bra 	BB4_520;

	setp.gt.u32	%p555, %r14033, 964683418;
	@%p555 bra 	BB4_519;

	setp.lt.u32	%p556, %r14033, 964683418;
	@%p556 bra 	BB4_520;

	setp.gt.u32	%p557, %r14034, 1260103606;
	@%p557 bra 	BB4_519;

	setp.lt.u32	%p558, %r14034, 1260103606;
	@%p558 bra 	BB4_520;

	setp.gt.u32	%p559, %r14035, 1129032919;
	@%p559 bra 	BB4_519;

	setp.lt.u32	%p560, %r14035, 1129032919;
	@%p560 bra 	BB4_520;

	setp.gt.u32	%p561, %r14036, 1685539716;
	@%p561 bra 	BB4_519;

	setp.lt.u32	%p562, %r14036, 1685539716;
	@%p562 bra 	BB4_520;

	setp.gt.u32	%p563, %r14037, -209382721;
	@%p563 bra 	BB4_519;

	setp.lt.u32	%p564, %r14037, -209382721;
	@%p564 bra 	BB4_520;

	setp.gt.u32	%p565, %r14038, 1731252896;
	@%p565 bra 	BB4_519;

	setp.lt.u32	%p566, %r14038, 1731252896;
	@%p566 bra 	BB4_520;

	setp.gt.u32	%p567, %r14039, -156174812;
	@%p567 bra 	BB4_519;

	setp.lt.u32	%p568, %r14039, -156174812;
	@%p568 bra 	BB4_520;

	setp.gt.u32	%p569, %r14040, 514588670;
	@%p569 bra 	BB4_519;

	setp.lt.u32	%p570, %r14040, 514588670;
	@%p570 bra 	BB4_520;

	setp.gt.u32	%p571, %r14041, -1319895041;
	@%p571 bra 	BB4_519;

	setp.lt.u32	%p572, %r14041, -1319895041;
	@%p572 bra 	BB4_520;

	setp.gt.u32	%p573, %r14042, -1174470657;
	@%p573 bra 	BB4_519;

	setp.lt.u32	%p574, %r14042, -1174470657;
	setp.lt.u32	%p575, %r14043, -21845;
	or.pred  	%p576, %p574, %p575;
	@%p576 bra 	BB4_520;

BB4_519:
	mov.u32 	%r7446, -21845;
	mov.u32 	%r7447, -1174470657;
	mov.u32 	%r7448, -1319895041;
	mov.u32 	%r7449, 514588670;
	mov.u32 	%r7450, -156174812;
	mov.u32 	%r7451, 1731252896;
	mov.u32 	%r7452, -209382721;
	mov.u32 	%r7453, 1685539716;
	mov.u32 	%r7454, 1129032919;
	mov.u32 	%r7455, 1260103606;
	mov.u32 	%r7456, 964683418;
	mov.u32 	%r7457, 436277738;
	// inline asm
	sub.cc.u32 %r14043, %r14043, %r7446;
subc.cc.u32 %r14042, %r14042, %r7447;
subc.cc.u32 %r14041, %r14041, %r7448;
subc.cc.u32 %r14040, %r14040, %r7449;
subc.cc.u32 %r14039, %r14039, %r7450;
subc.cc.u32 %r14038, %r14038, %r7451;
subc.cc.u32 %r14037, %r14037, %r7452;
subc.cc.u32 %r14036, %r14036, %r7453;
subc.cc.u32 %r14035, %r14035, %r7454;
subc.cc.u32 %r14034, %r14034, %r7455;
subc.cc.u32 %r14033, %r14033, %r7456;
subc.u32 %r14032, %r14032, %r7457;

	// inline asm

BB4_520:
	mov.u32 	%r14121, %r14026;
	mov.u32 	%r14126, %r14021;
	mov.u32 	%r14119, %r14028;
	mov.u32 	%r14124, %r14023;
	mov.u32 	%r14117, %r14030;
	mov.u32 	%r14122, %r14025;
	mov.u32 	%r14127, %r14020;
	mov.u32 	%r14120, %r14027;
	mov.u32 	%r14125, %r14022;
	mov.u32 	%r14118, %r14029;
	mov.u32 	%r14123, %r14024;
	mov.u32 	%r14116, %r14031;
	// inline asm
	sub.cc.u32 %r14116, %r14116, %r14043;
subc.cc.u32 %r14117, %r14117, %r14042;
subc.cc.u32 %r14118, %r14118, %r14041;
subc.cc.u32 %r14119, %r14119, %r14040;
subc.cc.u32 %r14120, %r14120, %r14039;
subc.cc.u32 %r14121, %r14121, %r14038;
subc.cc.u32 %r14122, %r14122, %r14037;
subc.cc.u32 %r14123, %r14123, %r14036;
subc.cc.u32 %r14124, %r14124, %r14035;
subc.cc.u32 %r14125, %r14125, %r14034;
subc.cc.u32 %r14126, %r14126, %r14033;
subc.u32 %r14127, %r14127, %r14032;

	// inline asm
	setp.gt.u32	%p577, %r14020, %r14032;
	@%p577 bra 	BB4_543;

	setp.lt.u32	%p578, %r14020, %r14032;
	@%p578 bra 	BB4_542;

	setp.gt.u32	%p579, %r14021, %r14033;
	@%p579 bra 	BB4_543;

	setp.lt.u32	%p580, %r14021, %r14033;
	@%p580 bra 	BB4_542;

	setp.gt.u32	%p581, %r14022, %r14034;
	@%p581 bra 	BB4_543;

	setp.lt.u32	%p582, %r14022, %r14034;
	@%p582 bra 	BB4_542;

	setp.gt.u32	%p583, %r14023, %r14035;
	@%p583 bra 	BB4_543;

	setp.lt.u32	%p584, %r14023, %r14035;
	@%p584 bra 	BB4_542;

	setp.gt.u32	%p585, %r14024, %r14036;
	@%p585 bra 	BB4_543;

	setp.lt.u32	%p586, %r14024, %r14036;
	@%p586 bra 	BB4_542;

	setp.gt.u32	%p587, %r14025, %r14037;
	@%p587 bra 	BB4_543;

	setp.lt.u32	%p588, %r14025, %r14037;
	@%p588 bra 	BB4_542;

	setp.gt.u32	%p589, %r14026, %r14038;
	@%p589 bra 	BB4_543;

	setp.lt.u32	%p590, %r14026, %r14038;
	@%p590 bra 	BB4_542;

	setp.gt.u32	%p591, %r14027, %r14039;
	@%p591 bra 	BB4_543;

	setp.lt.u32	%p592, %r14027, %r14039;
	@%p592 bra 	BB4_542;

	setp.gt.u32	%p593, %r14028, %r14040;
	@%p593 bra 	BB4_543;

	setp.lt.u32	%p594, %r14028, %r14040;
	@%p594 bra 	BB4_542;

	setp.gt.u32	%p595, %r14029, %r14041;
	@%p595 bra 	BB4_543;

	setp.lt.u32	%p596, %r14029, %r14041;
	@%p596 bra 	BB4_542;

	setp.gt.u32	%p597, %r14030, %r14042;
	@%p597 bra 	BB4_543;

	setp.ge.u32	%p598, %r14030, %r14042;
	setp.ge.u32	%p599, %r14031, %r14043;
	and.pred  	%p600, %p598, %p599;
	@%p600 bra 	BB4_543;

BB4_542:
	mov.u32 	%r7518, -21845;
	mov.u32 	%r7519, -1174470657;
	mov.u32 	%r7520, -1319895041;
	mov.u32 	%r7521, 514588670;
	mov.u32 	%r7522, -156174812;
	mov.u32 	%r7523, 1731252896;
	mov.u32 	%r7524, -209382721;
	mov.u32 	%r7525, 1685539716;
	mov.u32 	%r7526, 1129032919;
	mov.u32 	%r7527, 1260103606;
	mov.u32 	%r7528, 964683418;
	mov.u32 	%r7529, 436277738;
	// inline asm
	add.cc.u32 %r14116, %r14116, %r7518;
addc.cc.u32 %r14117, %r14117, %r7519;
addc.cc.u32 %r14118, %r14118, %r7520;
addc.cc.u32 %r14119, %r14119, %r7521;
addc.cc.u32 %r14120, %r14120, %r7522;
addc.cc.u32 %r14121, %r14121, %r7523;
addc.cc.u32 %r14122, %r14122, %r7524;
addc.cc.u32 %r14123, %r14123, %r7525;
addc.cc.u32 %r14124, %r14124, %r7526;
addc.cc.u32 %r14125, %r14125, %r7527;
addc.cc.u32 %r14126, %r14126, %r7528;
addc.u32 %r14127, %r14127, %r7529;

	// inline asm

BB4_543:
	// Callseq Start 15
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r14128;
	st.param.b32	[param0+4], %r14129;
	st.param.b32	[param0+8], %r14130;
	st.param.b32	[param0+12], %r14131;
	st.param.b32	[param0+16], %r14132;
	st.param.b32	[param0+20], %r14133;
	st.param.b32	[param0+24], %r14134;
	st.param.b32	[param0+28], %r14135;
	st.param.b32	[param0+32], %r14136;
	st.param.b32	[param0+36], %r14137;
	st.param.b32	[param0+40], %r14138;
	st.param.b32	[param0+44], %r14139;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r916;
	st.param.b32	[param1+4], %r917;
	st.param.b32	[param1+8], %r918;
	st.param.b32	[param1+12], %r919;
	st.param.b32	[param1+16], %r920;
	st.param.b32	[param1+20], %r921;
	st.param.b32	[param1+24], %r922;
	st.param.b32	[param1+28], %r923;
	st.param.b32	[param1+32], %r924;
	st.param.b32	[param1+36], %r925;
	st.param.b32	[param1+40], %r926;
	st.param.b32	[param1+44], %r927;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r7542, [retval0+0];
	ld.param.b32	%r7543, [retval0+4];
	ld.param.b32	%r7544, [retval0+8];
	ld.param.b32	%r7545, [retval0+12];
	ld.param.b32	%r7546, [retval0+16];
	ld.param.b32	%r7547, [retval0+20];
	ld.param.b32	%r7548, [retval0+24];
	ld.param.b32	%r7549, [retval0+28];
	ld.param.b32	%r7550, [retval0+32];
	ld.param.b32	%r7551, [retval0+36];
	ld.param.b32	%r7552, [retval0+40];
	ld.param.b32	%r7553, [retval0+44];
	
	//{
	}// Callseq End 15
	shl.b32 	%r7554, %r7553, 1;
	shr.u32 	%r7555, %r7552, 31;
	or.b32  	%r14056, %r7555, %r7554;
	shl.b32 	%r7556, %r7552, 1;
	shr.u32 	%r7557, %r7551, 31;
	or.b32  	%r14057, %r7557, %r7556;
	shl.b32 	%r7558, %r7551, 1;
	shr.u32 	%r7559, %r7550, 31;
	or.b32  	%r14058, %r7559, %r7558;
	shl.b32 	%r7560, %r7550, 1;
	shr.u32 	%r7561, %r7549, 31;
	or.b32  	%r14059, %r7561, %r7560;
	shl.b32 	%r7562, %r7549, 1;
	shr.u32 	%r7563, %r7548, 31;
	or.b32  	%r14060, %r7563, %r7562;
	shl.b32 	%r7564, %r7548, 1;
	shr.u32 	%r7565, %r7547, 31;
	or.b32  	%r14061, %r7565, %r7564;
	shl.b32 	%r7566, %r7547, 1;
	shr.u32 	%r7567, %r7546, 31;
	or.b32  	%r14062, %r7567, %r7566;
	shl.b32 	%r7568, %r7546, 1;
	shr.u32 	%r7569, %r7545, 31;
	or.b32  	%r14063, %r7569, %r7568;
	shl.b32 	%r7570, %r7545, 1;
	shr.u32 	%r7571, %r7544, 31;
	or.b32  	%r14064, %r7571, %r7570;
	shl.b32 	%r7572, %r7544, 1;
	shr.u32 	%r7573, %r7543, 31;
	or.b32  	%r14065, %r7573, %r7572;
	shl.b32 	%r7574, %r7543, 1;
	shr.u32 	%r7575, %r7542, 31;
	or.b32  	%r14066, %r7575, %r7574;
	shl.b32 	%r14067, %r7542, 1;
	setp.gt.u32	%p601, %r14056, 436277738;
	@%p601 bra 	BB4_565;

	setp.lt.u32	%p602, %r14056, 436277738;
	@%p602 bra 	BB4_566;

	setp.gt.u32	%p603, %r14057, 964683418;
	@%p603 bra 	BB4_565;

	setp.lt.u32	%p604, %r14057, 964683418;
	@%p604 bra 	BB4_566;

	setp.gt.u32	%p605, %r14058, 1260103606;
	@%p605 bra 	BB4_565;

	setp.lt.u32	%p606, %r14058, 1260103606;
	@%p606 bra 	BB4_566;

	setp.gt.u32	%p607, %r14059, 1129032919;
	@%p607 bra 	BB4_565;

	setp.lt.u32	%p608, %r14059, 1129032919;
	@%p608 bra 	BB4_566;

	setp.gt.u32	%p609, %r14060, 1685539716;
	@%p609 bra 	BB4_565;

	setp.lt.u32	%p610, %r14060, 1685539716;
	@%p610 bra 	BB4_566;

	setp.gt.u32	%p611, %r14061, -209382721;
	@%p611 bra 	BB4_565;

	setp.lt.u32	%p612, %r14061, -209382721;
	@%p612 bra 	BB4_566;

	setp.gt.u32	%p613, %r14062, 1731252896;
	@%p613 bra 	BB4_565;

	setp.lt.u32	%p614, %r14062, 1731252896;
	@%p614 bra 	BB4_566;

	setp.gt.u32	%p615, %r14063, -156174812;
	@%p615 bra 	BB4_565;

	setp.lt.u32	%p616, %r14063, -156174812;
	@%p616 bra 	BB4_566;

	setp.gt.u32	%p617, %r14064, 514588670;
	@%p617 bra 	BB4_565;

	setp.lt.u32	%p618, %r14064, 514588670;
	@%p618 bra 	BB4_566;

	setp.gt.u32	%p619, %r14065, -1319895041;
	@%p619 bra 	BB4_565;

	setp.lt.u32	%p620, %r14065, -1319895041;
	@%p620 bra 	BB4_566;

	setp.gt.u32	%p621, %r14066, -1174470657;
	@%p621 bra 	BB4_565;

	setp.lt.u32	%p622, %r14066, -1174470657;
	setp.lt.u32	%p623, %r14067, -21845;
	or.pred  	%p624, %p622, %p623;
	@%p624 bra 	BB4_566;

BB4_565:
	mov.u32 	%r7588, -21845;
	mov.u32 	%r7589, -1174470657;
	mov.u32 	%r7590, -1319895041;
	mov.u32 	%r7591, 514588670;
	mov.u32 	%r7592, -156174812;
	mov.u32 	%r7593, 1731252896;
	mov.u32 	%r7594, -209382721;
	mov.u32 	%r7595, 1685539716;
	mov.u32 	%r7596, 1129032919;
	mov.u32 	%r7597, 1260103606;
	mov.u32 	%r7598, 964683418;
	mov.u32 	%r7599, 436277738;
	// inline asm
	sub.cc.u32 %r14067, %r14067, %r7588;
subc.cc.u32 %r14066, %r14066, %r7589;
subc.cc.u32 %r14065, %r14065, %r7590;
subc.cc.u32 %r14064, %r14064, %r7591;
subc.cc.u32 %r14063, %r14063, %r7592;
subc.cc.u32 %r14062, %r14062, %r7593;
subc.cc.u32 %r14061, %r14061, %r7594;
subc.cc.u32 %r14060, %r14060, %r7595;
subc.cc.u32 %r14059, %r14059, %r7596;
subc.cc.u32 %r14058, %r14058, %r7597;
subc.cc.u32 %r14057, %r14057, %r7598;
subc.u32 %r14056, %r14056, %r7599;

	// inline asm

BB4_566:
	mov.u32 	%r7614, %r1026;
	mov.u32 	%r7621, %r1033;
	mov.u32 	%r7616, %r1028;
	mov.u32 	%r7623, %r1035;
	mov.u32 	%r7618, %r1030;
	mov.u32 	%r7613, %r1025;
	mov.u32 	%r7620, %r1032;
	mov.u32 	%r7615, %r1027;
	mov.u32 	%r7622, %r1034;
	mov.u32 	%r7617, %r1029;
	mov.u32 	%r7612, %r1024;
	mov.u32 	%r7619, %r1031;
	// inline asm
	sub.cc.u32 %r7612, %r7612, %r14116;
subc.cc.u32 %r7613, %r7613, %r14117;
subc.cc.u32 %r7614, %r7614, %r14118;
subc.cc.u32 %r7615, %r7615, %r14119;
subc.cc.u32 %r7616, %r7616, %r14120;
subc.cc.u32 %r7617, %r7617, %r14121;
subc.cc.u32 %r7618, %r7618, %r14122;
subc.cc.u32 %r7619, %r7619, %r14123;
subc.cc.u32 %r7620, %r7620, %r14124;
subc.cc.u32 %r7621, %r7621, %r14125;
subc.cc.u32 %r7622, %r7622, %r14126;
subc.u32 %r7623, %r7623, %r14127;

	// inline asm
	setp.gt.u32	%p625, %r1035, %r14127;
	@%p625 bra 	BB4_589;

	setp.lt.u32	%p626, %r1035, %r14127;
	@%p626 bra 	BB4_588;

	setp.gt.u32	%p627, %r1034, %r14126;
	@%p627 bra 	BB4_589;

	setp.lt.u32	%p628, %r1034, %r14126;
	@%p628 bra 	BB4_588;

	setp.gt.u32	%p629, %r1033, %r14125;
	@%p629 bra 	BB4_589;

	setp.lt.u32	%p630, %r1033, %r14125;
	@%p630 bra 	BB4_588;

	setp.gt.u32	%p631, %r1032, %r14124;
	@%p631 bra 	BB4_589;

	setp.lt.u32	%p632, %r1032, %r14124;
	@%p632 bra 	BB4_588;

	setp.gt.u32	%p633, %r1031, %r14123;
	@%p633 bra 	BB4_589;

	setp.lt.u32	%p634, %r1031, %r14123;
	@%p634 bra 	BB4_588;

	setp.gt.u32	%p635, %r1030, %r14122;
	@%p635 bra 	BB4_589;

	setp.lt.u32	%p636, %r1030, %r14122;
	@%p636 bra 	BB4_588;

	setp.gt.u32	%p637, %r1029, %r14121;
	@%p637 bra 	BB4_589;

	setp.lt.u32	%p638, %r1029, %r14121;
	@%p638 bra 	BB4_588;

	setp.gt.u32	%p639, %r1028, %r14120;
	@%p639 bra 	BB4_589;

	setp.lt.u32	%p640, %r1028, %r14120;
	@%p640 bra 	BB4_588;

	setp.gt.u32	%p641, %r1027, %r14119;
	@%p641 bra 	BB4_589;

	setp.lt.u32	%p642, %r1027, %r14119;
	@%p642 bra 	BB4_588;

	setp.gt.u32	%p643, %r1026, %r14118;
	@%p643 bra 	BB4_589;

	setp.lt.u32	%p644, %r1026, %r14118;
	@%p644 bra 	BB4_588;

	setp.gt.u32	%p645, %r1025, %r14117;
	@%p645 bra 	BB4_589;

	setp.ge.u32	%p646, %r1025, %r14117;
	setp.ge.u32	%p647, %r1024, %r14116;
	and.pred  	%p648, %p646, %p647;
	@%p648 bra 	BB4_589;

BB4_588:
	mov.u32 	%r7660, -21845;
	mov.u32 	%r7661, -1174470657;
	mov.u32 	%r7662, -1319895041;
	mov.u32 	%r7663, 514588670;
	mov.u32 	%r7664, -156174812;
	mov.u32 	%r7665, 1731252896;
	mov.u32 	%r7666, -209382721;
	mov.u32 	%r7667, 1685539716;
	mov.u32 	%r7668, 1129032919;
	mov.u32 	%r7669, 1260103606;
	mov.u32 	%r7670, 964683418;
	mov.u32 	%r7671, 436277738;
	// inline asm
	add.cc.u32 %r7612, %r7612, %r7660;
addc.cc.u32 %r7613, %r7613, %r7661;
addc.cc.u32 %r7614, %r7614, %r7662;
addc.cc.u32 %r7615, %r7615, %r7663;
addc.cc.u32 %r7616, %r7616, %r7664;
addc.cc.u32 %r7617, %r7617, %r7665;
addc.cc.u32 %r7618, %r7618, %r7666;
addc.cc.u32 %r7619, %r7619, %r7667;
addc.cc.u32 %r7620, %r7620, %r7668;
addc.cc.u32 %r7621, %r7621, %r7669;
addc.cc.u32 %r7622, %r7622, %r7670;
addc.u32 %r7623, %r7623, %r7671;

	// inline asm

BB4_589:
	// Callseq Start 16
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r7612;
	st.param.b32	[param0+4], %r7613;
	st.param.b32	[param0+8], %r7614;
	st.param.b32	[param0+12], %r7615;
	st.param.b32	[param0+16], %r7616;
	st.param.b32	[param0+20], %r7617;
	st.param.b32	[param0+24], %r7618;
	st.param.b32	[param0+28], %r7619;
	st.param.b32	[param0+32], %r7620;
	st.param.b32	[param0+36], %r7621;
	st.param.b32	[param0+40], %r7622;
	st.param.b32	[param0+44], %r7623;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r14019;
	st.param.b32	[param1+4], %r14018;
	st.param.b32	[param1+8], %r14017;
	st.param.b32	[param1+12], %r14016;
	st.param.b32	[param1+16], %r14015;
	st.param.b32	[param1+20], %r14014;
	st.param.b32	[param1+24], %r14013;
	st.param.b32	[param1+28], %r14012;
	st.param.b32	[param1+32], %r14011;
	st.param.b32	[param1+36], %r14010;
	st.param.b32	[param1+40], %r14009;
	st.param.b32	[param1+44], %r14008;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r7708, [retval0+0];
	ld.param.b32	%r7709, [retval0+4];
	ld.param.b32	%r7710, [retval0+8];
	ld.param.b32	%r7711, [retval0+12];
	ld.param.b32	%r7712, [retval0+16];
	ld.param.b32	%r7713, [retval0+20];
	ld.param.b32	%r7714, [retval0+24];
	ld.param.b32	%r7715, [retval0+28];
	ld.param.b32	%r7716, [retval0+32];
	ld.param.b32	%r7717, [retval0+36];
	ld.param.b32	%r7718, [retval0+40];
	ld.param.b32	%r7719, [retval0+44];
	
	//{
	}// Callseq End 16
	mov.u32 	%r14132, %r7712;
	mov.u32 	%r14139, %r7719;
	mov.u32 	%r14134, %r7714;
	mov.u32 	%r14129, %r7709;
	mov.u32 	%r14136, %r7716;
	mov.u32 	%r14131, %r7711;
	mov.u32 	%r14138, %r7718;
	mov.u32 	%r14133, %r7713;
	mov.u32 	%r14128, %r7708;
	mov.u32 	%r14135, %r7715;
	mov.u32 	%r14130, %r7710;
	mov.u32 	%r14137, %r7717;
	// inline asm
	sub.cc.u32 %r14128, %r14128, %r14067;
subc.cc.u32 %r14129, %r14129, %r14066;
subc.cc.u32 %r14130, %r14130, %r14065;
subc.cc.u32 %r14131, %r14131, %r14064;
subc.cc.u32 %r14132, %r14132, %r14063;
subc.cc.u32 %r14133, %r14133, %r14062;
subc.cc.u32 %r14134, %r14134, %r14061;
subc.cc.u32 %r14135, %r14135, %r14060;
subc.cc.u32 %r14136, %r14136, %r14059;
subc.cc.u32 %r14137, %r14137, %r14058;
subc.cc.u32 %r14138, %r14138, %r14057;
subc.u32 %r14139, %r14139, %r14056;

	// inline asm
	setp.gt.u32	%p649, %r7719, %r14056;
	@%p649 bra 	BB4_612;

	setp.lt.u32	%p650, %r7719, %r14056;
	@%p650 bra 	BB4_611;

	setp.gt.u32	%p651, %r7718, %r14057;
	@%p651 bra 	BB4_612;

	setp.lt.u32	%p652, %r7718, %r14057;
	@%p652 bra 	BB4_611;

	setp.gt.u32	%p653, %r7717, %r14058;
	@%p653 bra 	BB4_612;

	setp.lt.u32	%p654, %r7717, %r14058;
	@%p654 bra 	BB4_611;

	setp.gt.u32	%p655, %r7716, %r14059;
	@%p655 bra 	BB4_612;

	setp.lt.u32	%p656, %r7716, %r14059;
	@%p656 bra 	BB4_611;

	setp.gt.u32	%p657, %r7715, %r14060;
	@%p657 bra 	BB4_612;

	setp.lt.u32	%p658, %r7715, %r14060;
	@%p658 bra 	BB4_611;

	setp.gt.u32	%p659, %r7714, %r14061;
	@%p659 bra 	BB4_612;

	setp.lt.u32	%p660, %r7714, %r14061;
	@%p660 bra 	BB4_611;

	setp.gt.u32	%p661, %r7713, %r14062;
	@%p661 bra 	BB4_612;

	setp.lt.u32	%p662, %r7713, %r14062;
	@%p662 bra 	BB4_611;

	setp.gt.u32	%p663, %r7712, %r14063;
	@%p663 bra 	BB4_612;

	setp.lt.u32	%p664, %r7712, %r14063;
	@%p664 bra 	BB4_611;

	setp.gt.u32	%p665, %r7711, %r14064;
	@%p665 bra 	BB4_612;

	setp.lt.u32	%p666, %r7711, %r14064;
	@%p666 bra 	BB4_611;

	setp.gt.u32	%p667, %r7710, %r14065;
	@%p667 bra 	BB4_612;

	setp.lt.u32	%p668, %r7710, %r14065;
	@%p668 bra 	BB4_611;

	setp.gt.u32	%p669, %r7709, %r14066;
	@%p669 bra 	BB4_612;

	setp.ge.u32	%p670, %r7709, %r14066;
	setp.ge.u32	%p671, %r7708, %r14067;
	and.pred  	%p672, %p670, %p671;
	@%p672 bra 	BB4_612;

BB4_611:
	mov.u32 	%r7732, -21845;
	mov.u32 	%r7733, -1174470657;
	mov.u32 	%r7734, -1319895041;
	mov.u32 	%r7735, 514588670;
	mov.u32 	%r7736, -156174812;
	mov.u32 	%r7737, 1731252896;
	mov.u32 	%r7738, -209382721;
	mov.u32 	%r7739, 1685539716;
	mov.u32 	%r7740, 1129032919;
	mov.u32 	%r7741, 1260103606;
	mov.u32 	%r7742, 964683418;
	mov.u32 	%r7743, 436277738;
	// inline asm
	add.cc.u32 %r14128, %r14128, %r7732;
addc.cc.u32 %r14129, %r14129, %r7733;
addc.cc.u32 %r14130, %r14130, %r7734;
addc.cc.u32 %r14131, %r14131, %r7735;
addc.cc.u32 %r14132, %r14132, %r7736;
addc.cc.u32 %r14133, %r14133, %r7737;
addc.cc.u32 %r14134, %r14134, %r7738;
addc.cc.u32 %r14135, %r14135, %r7739;
addc.cc.u32 %r14136, %r14136, %r7740;
addc.cc.u32 %r14137, %r14137, %r7741;
addc.cc.u32 %r14138, %r14138, %r7742;
addc.u32 %r14139, %r14139, %r7743;

	// inline asm

BB4_612:
	// inline asm
	add.cc.u32 %r14140, %r14140, %r7022;
addc.cc.u32 %r14141, %r14141, %r7023;
addc.cc.u32 %r14142, %r14142, %r7024;
addc.cc.u32 %r14143, %r14143, %r7025;
addc.cc.u32 %r14144, %r14144, %r7026;
addc.cc.u32 %r14145, %r14145, %r7027;
addc.cc.u32 %r14146, %r14146, %r7028;
addc.cc.u32 %r14147, %r14147, %r7029;
addc.cc.u32 %r14148, %r14148, %r7030;
addc.cc.u32 %r14149, %r14149, %r7031;
addc.cc.u32 %r14150, %r14150, %r7032;
addc.u32 %r14151, %r14151, %r7033;

	// inline asm
	setp.gt.u32	%p673, %r14151, 436277738;
	@%p673 bra 	BB4_634;

	setp.lt.u32	%p674, %r14151, 436277738;
	@%p674 bra 	BB4_635;

	setp.gt.u32	%p675, %r14150, 964683418;
	@%p675 bra 	BB4_634;

	setp.lt.u32	%p676, %r14150, 964683418;
	@%p676 bra 	BB4_635;

	setp.gt.u32	%p677, %r14149, 1260103606;
	@%p677 bra 	BB4_634;

	setp.lt.u32	%p678, %r14149, 1260103606;
	@%p678 bra 	BB4_635;

	setp.gt.u32	%p679, %r14148, 1129032919;
	@%p679 bra 	BB4_634;

	setp.lt.u32	%p680, %r14148, 1129032919;
	@%p680 bra 	BB4_635;

	setp.gt.u32	%p681, %r14147, 1685539716;
	@%p681 bra 	BB4_634;

	setp.lt.u32	%p682, %r14147, 1685539716;
	@%p682 bra 	BB4_635;

	setp.gt.u32	%p683, %r14146, -209382721;
	@%p683 bra 	BB4_634;

	setp.lt.u32	%p684, %r14146, -209382721;
	@%p684 bra 	BB4_635;

	setp.gt.u32	%p685, %r14145, 1731252896;
	@%p685 bra 	BB4_634;

	setp.lt.u32	%p686, %r14145, 1731252896;
	@%p686 bra 	BB4_635;

	setp.gt.u32	%p687, %r14144, -156174812;
	@%p687 bra 	BB4_634;

	setp.lt.u32	%p688, %r14144, -156174812;
	@%p688 bra 	BB4_635;

	setp.gt.u32	%p689, %r14143, 514588670;
	@%p689 bra 	BB4_634;

	setp.lt.u32	%p690, %r14143, 514588670;
	@%p690 bra 	BB4_635;

	setp.gt.u32	%p691, %r14142, -1319895041;
	@%p691 bra 	BB4_634;

	setp.lt.u32	%p692, %r14142, -1319895041;
	@%p692 bra 	BB4_635;

	setp.gt.u32	%p693, %r14141, -1174470657;
	@%p693 bra 	BB4_634;

	setp.lt.u32	%p694, %r14141, -1174470657;
	setp.lt.u32	%p695, %r14140, -21845;
	or.pred  	%p696, %p694, %p695;
	@%p696 bra 	BB4_635;

BB4_634:
	mov.u32 	%r7804, -21845;
	mov.u32 	%r7805, -1174470657;
	mov.u32 	%r7806, -1319895041;
	mov.u32 	%r7807, 514588670;
	mov.u32 	%r7808, -156174812;
	mov.u32 	%r7809, 1731252896;
	mov.u32 	%r7810, -209382721;
	mov.u32 	%r7811, 1685539716;
	mov.u32 	%r7812, 1129032919;
	mov.u32 	%r7813, 1260103606;
	mov.u32 	%r7814, 964683418;
	mov.u32 	%r7815, 436277738;
	// inline asm
	sub.cc.u32 %r14140, %r14140, %r7804;
subc.cc.u32 %r14141, %r14141, %r7805;
subc.cc.u32 %r14142, %r14142, %r7806;
subc.cc.u32 %r14143, %r14143, %r7807;
subc.cc.u32 %r14144, %r14144, %r7808;
subc.cc.u32 %r14145, %r14145, %r7809;
subc.cc.u32 %r14146, %r14146, %r7810;
subc.cc.u32 %r14147, %r14147, %r7811;
subc.cc.u32 %r14148, %r14148, %r7812;
subc.cc.u32 %r14149, %r14149, %r7813;
subc.cc.u32 %r14150, %r14150, %r7814;
subc.u32 %r14151, %r14151, %r7815;

	// inline asm

BB4_635:
	// Callseq Start 17
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r14140;
	st.param.b32	[param0+4], %r14141;
	st.param.b32	[param0+8], %r14142;
	st.param.b32	[param0+12], %r14143;
	st.param.b32	[param0+16], %r14144;
	st.param.b32	[param0+20], %r14145;
	st.param.b32	[param0+24], %r14146;
	st.param.b32	[param0+28], %r14147;
	st.param.b32	[param0+32], %r14148;
	st.param.b32	[param0+36], %r14149;
	st.param.b32	[param0+40], %r14150;
	st.param.b32	[param0+44], %r14151;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r14140;
	st.param.b32	[param1+4], %r14141;
	st.param.b32	[param1+8], %r14142;
	st.param.b32	[param1+12], %r14143;
	st.param.b32	[param1+16], %r14144;
	st.param.b32	[param1+20], %r14145;
	st.param.b32	[param1+24], %r14146;
	st.param.b32	[param1+28], %r14147;
	st.param.b32	[param1+32], %r14148;
	st.param.b32	[param1+36], %r14149;
	st.param.b32	[param1+40], %r14150;
	st.param.b32	[param1+44], %r14151;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r7852, [retval0+0];
	ld.param.b32	%r7853, [retval0+4];
	ld.param.b32	%r7854, [retval0+8];
	ld.param.b32	%r7855, [retval0+12];
	ld.param.b32	%r7856, [retval0+16];
	ld.param.b32	%r7857, [retval0+20];
	ld.param.b32	%r7858, [retval0+24];
	ld.param.b32	%r7859, [retval0+28];
	ld.param.b32	%r7860, [retval0+32];
	ld.param.b32	%r7861, [retval0+36];
	ld.param.b32	%r7862, [retval0+40];
	ld.param.b32	%r7863, [retval0+44];
	
	//{
	}// Callseq End 17
	mov.u32 	%r14111, %r7856;
	mov.u32 	%r14104, %r7863;
	mov.u32 	%r14109, %r7858;
	mov.u32 	%r14114, %r7853;
	mov.u32 	%r14107, %r7860;
	mov.u32 	%r14112, %r7855;
	mov.u32 	%r14105, %r7862;
	mov.u32 	%r14110, %r7857;
	mov.u32 	%r14115, %r7852;
	mov.u32 	%r14108, %r7859;
	mov.u32 	%r14113, %r7854;
	mov.u32 	%r14106, %r7861;
	// inline asm
	sub.cc.u32 %r14115, %r14115, %r112;
subc.cc.u32 %r14114, %r14114, %r113;
subc.cc.u32 %r14113, %r14113, %r114;
subc.cc.u32 %r14112, %r14112, %r115;
subc.cc.u32 %r14111, %r14111, %r116;
subc.cc.u32 %r14110, %r14110, %r117;
subc.cc.u32 %r14109, %r14109, %r118;
subc.cc.u32 %r14108, %r14108, %r119;
subc.cc.u32 %r14107, %r14107, %r120;
subc.cc.u32 %r14106, %r14106, %r121;
subc.cc.u32 %r14105, %r14105, %r122;
subc.u32 %r14104, %r14104, %r123;

	// inline asm
	setp.gt.u32	%p697, %r7863, %r123;
	@%p697 bra 	BB4_658;

	setp.lt.u32	%p698, %r7863, %r123;
	@%p698 bra 	BB4_657;

	setp.gt.u32	%p699, %r7862, %r122;
	@%p699 bra 	BB4_658;

	setp.lt.u32	%p700, %r7862, %r122;
	@%p700 bra 	BB4_657;

	setp.gt.u32	%p701, %r7861, %r121;
	@%p701 bra 	BB4_658;

	setp.lt.u32	%p702, %r7861, %r121;
	@%p702 bra 	BB4_657;

	setp.gt.u32	%p703, %r7860, %r120;
	@%p703 bra 	BB4_658;

	setp.lt.u32	%p704, %r7860, %r120;
	@%p704 bra 	BB4_657;

	setp.gt.u32	%p705, %r7859, %r119;
	@%p705 bra 	BB4_658;

	setp.lt.u32	%p706, %r7859, %r119;
	@%p706 bra 	BB4_657;

	setp.gt.u32	%p707, %r7858, %r118;
	@%p707 bra 	BB4_658;

	setp.lt.u32	%p708, %r7858, %r118;
	@%p708 bra 	BB4_657;

	setp.gt.u32	%p709, %r7857, %r117;
	@%p709 bra 	BB4_658;

	setp.lt.u32	%p710, %r7857, %r117;
	@%p710 bra 	BB4_657;

	setp.gt.u32	%p711, %r7856, %r116;
	@%p711 bra 	BB4_658;

	setp.lt.u32	%p712, %r7856, %r116;
	@%p712 bra 	BB4_657;

	setp.gt.u32	%p713, %r7855, %r115;
	@%p713 bra 	BB4_658;

	setp.lt.u32	%p714, %r7855, %r115;
	@%p714 bra 	BB4_657;

	setp.gt.u32	%p715, %r7854, %r114;
	@%p715 bra 	BB4_658;

	setp.lt.u32	%p716, %r7854, %r114;
	@%p716 bra 	BB4_657;

	setp.gt.u32	%p717, %r7853, %r113;
	@%p717 bra 	BB4_658;

	setp.ge.u32	%p718, %r7853, %r113;
	setp.ge.u32	%p719, %r7852, %r112;
	and.pred  	%p720, %p718, %p719;
	@%p720 bra 	BB4_658;

BB4_657:
	mov.u32 	%r7876, -21845;
	mov.u32 	%r7877, -1174470657;
	mov.u32 	%r7878, -1319895041;
	mov.u32 	%r7879, 514588670;
	mov.u32 	%r7880, -156174812;
	mov.u32 	%r7881, 1731252896;
	mov.u32 	%r7882, -209382721;
	mov.u32 	%r7883, 1685539716;
	mov.u32 	%r7884, 1129032919;
	mov.u32 	%r7885, 1260103606;
	mov.u32 	%r7886, 964683418;
	mov.u32 	%r7887, 436277738;
	// inline asm
	add.cc.u32 %r14115, %r14115, %r7876;
addc.cc.u32 %r14114, %r14114, %r7877;
addc.cc.u32 %r14113, %r14113, %r7878;
addc.cc.u32 %r14112, %r14112, %r7879;
addc.cc.u32 %r14111, %r14111, %r7880;
addc.cc.u32 %r14110, %r14110, %r7881;
addc.cc.u32 %r14109, %r14109, %r7882;
addc.cc.u32 %r14108, %r14108, %r7883;
addc.cc.u32 %r14107, %r14107, %r7884;
addc.cc.u32 %r14106, %r14106, %r7885;
addc.cc.u32 %r14105, %r14105, %r7886;
addc.u32 %r14104, %r14104, %r7887;

	// inline asm

BB4_658:
	mov.u32 	%r14151, %r14104;
	mov.u32 	%r14144, %r14111;
	mov.u32 	%r14149, %r14106;
	mov.u32 	%r14142, %r14113;
	mov.u32 	%r14147, %r14108;
	mov.u32 	%r14140, %r14115;
	mov.u32 	%r14145, %r14110;
	mov.u32 	%r14150, %r14105;
	mov.u32 	%r14143, %r14112;
	mov.u32 	%r14148, %r14107;
	mov.u32 	%r14141, %r14114;
	mov.u32 	%r14146, %r14109;
	// inline asm
	sub.cc.u32 %r14140, %r14140, %r853;
subc.cc.u32 %r14141, %r14141, %r851;
subc.cc.u32 %r14142, %r14142, %r849;
subc.cc.u32 %r14143, %r14143, %r847;
subc.cc.u32 %r14144, %r14144, %r845;
subc.cc.u32 %r14145, %r14145, %r843;
subc.cc.u32 %r14146, %r14146, %r841;
subc.cc.u32 %r14147, %r14147, %r839;
subc.cc.u32 %r14148, %r14148, %r837;
subc.cc.u32 %r14149, %r14149, %r835;
subc.cc.u32 %r14150, %r14150, %r833;
subc.u32 %r14151, %r14151, %r832;

	// inline asm
	setp.gt.u32	%p721, %r14104, %r832;
	@%p721 bra 	BB4_681;

	setp.lt.u32	%p722, %r14104, %r832;
	@%p722 bra 	BB4_680;

	setp.gt.u32	%p723, %r14105, %r833;
	@%p723 bra 	BB4_681;

	setp.lt.u32	%p724, %r14105, %r833;
	@%p724 bra 	BB4_680;

	setp.gt.u32	%p725, %r14106, %r835;
	@%p725 bra 	BB4_681;

	setp.lt.u32	%p726, %r14106, %r835;
	@%p726 bra 	BB4_680;

	setp.gt.u32	%p727, %r14107, %r837;
	@%p727 bra 	BB4_681;

	setp.lt.u32	%p728, %r14107, %r837;
	@%p728 bra 	BB4_680;

	setp.gt.u32	%p729, %r14108, %r839;
	@%p729 bra 	BB4_681;

	setp.lt.u32	%p730, %r14108, %r839;
	@%p730 bra 	BB4_680;

	setp.gt.u32	%p731, %r14109, %r841;
	@%p731 bra 	BB4_681;

	setp.lt.u32	%p732, %r14109, %r841;
	@%p732 bra 	BB4_680;

	setp.gt.u32	%p733, %r14110, %r843;
	@%p733 bra 	BB4_681;

	setp.lt.u32	%p734, %r14110, %r843;
	@%p734 bra 	BB4_680;

	setp.gt.u32	%p735, %r14111, %r845;
	@%p735 bra 	BB4_681;

	setp.lt.u32	%p736, %r14111, %r845;
	@%p736 bra 	BB4_680;

	setp.gt.u32	%p737, %r14112, %r847;
	@%p737 bra 	BB4_681;

	setp.lt.u32	%p738, %r14112, %r847;
	@%p738 bra 	BB4_680;

	setp.gt.u32	%p739, %r14113, %r849;
	@%p739 bra 	BB4_681;

	setp.lt.u32	%p740, %r14113, %r849;
	@%p740 bra 	BB4_680;

	setp.gt.u32	%p741, %r14114, %r851;
	@%p741 bra 	BB4_681;

	setp.ge.u32	%p742, %r14114, %r851;
	setp.ge.u32	%p743, %r14115, %r853;
	and.pred  	%p744, %p742, %p743;
	@%p744 bra 	BB4_681;

BB4_680:
	mov.u32 	%r7948, -21845;
	mov.u32 	%r7949, -1174470657;
	mov.u32 	%r7950, -1319895041;
	mov.u32 	%r7951, 514588670;
	mov.u32 	%r7952, -156174812;
	mov.u32 	%r7953, 1731252896;
	mov.u32 	%r7954, -209382721;
	mov.u32 	%r7955, 1685539716;
	mov.u32 	%r7956, 1129032919;
	mov.u32 	%r7957, 1260103606;
	mov.u32 	%r7958, 964683418;
	mov.u32 	%r7959, 436277738;
	// inline asm
	add.cc.u32 %r14140, %r14140, %r7948;
addc.cc.u32 %r14141, %r14141, %r7949;
addc.cc.u32 %r14142, %r14142, %r7950;
addc.cc.u32 %r14143, %r14143, %r7951;
addc.cc.u32 %r14144, %r14144, %r7952;
addc.cc.u32 %r14145, %r14145, %r7953;
addc.cc.u32 %r14146, %r14146, %r7954;
addc.cc.u32 %r14147, %r14147, %r7955;
addc.cc.u32 %r14148, %r14148, %r7956;
addc.cc.u32 %r14149, %r14149, %r7957;
addc.cc.u32 %r14150, %r14150, %r7958;
addc.u32 %r14151, %r14151, %r7959;

	// inline asm
	bra.uni 	BB4_681;

BB4_687:
	mov.u32 	%r14464, %r7985;
	mov.u32 	%r14465, %r7986;
	mov.u32 	%r14466, %r7987;
	mov.u32 	%r14467, %r7988;
	mov.u32 	%r14468, %r7989;
	mov.u32 	%r14469, %r7990;
	mov.u32 	%r14470, %r7991;
	mov.u32 	%r14471, %r7992;
	mov.u32 	%r14472, %r7993;
	mov.u32 	%r14473, %r7994;
	mov.u32 	%r14474, %r7995;
	mov.u32 	%r14475, %r7996;
	mov.u32 	%r14476, %r1527;
	mov.u32 	%r14477, %r1526;
	mov.u32 	%r14478, %r1525;
	mov.u32 	%r14479, %r1524;
	mov.u32 	%r14480, %r1523;
	mov.u32 	%r14481, %r1522;
	mov.u32 	%r14482, %r1521;
	mov.u32 	%r14483, %r1520;
	mov.u32 	%r14484, %r1519;
	mov.u32 	%r14485, %r1518;
	mov.u32 	%r14486, %r1517;
	mov.u32 	%r14487, %r1516;
	mov.u32 	%r14488, %r1515;
	mov.u32 	%r14489, %r1514;
	mov.u32 	%r14490, %r1513;
	mov.u32 	%r14491, %r1512;
	mov.u32 	%r14492, %r1511;
	mov.u32 	%r14493, %r1510;
	mov.u32 	%r14494, %r1509;
	mov.u32 	%r14495, %r1508;
	mov.u32 	%r14496, %r1507;
	mov.u32 	%r14497, %r1506;
	mov.u32 	%r14498, %r1505;
	mov.u32 	%r14499, %r1504;

BB4_1340:
	st.global.u32 	[%rd123+73440], %r14499;
	st.global.u32 	[%rd123+73444], %r14498;
	st.global.u32 	[%rd123+73448], %r14497;
	st.global.u32 	[%rd123+73452], %r14496;
	st.global.u32 	[%rd123+73456], %r14495;
	st.global.u32 	[%rd123+73460], %r14494;
	st.global.u32 	[%rd123+73464], %r14493;
	st.global.u32 	[%rd123+73468], %r14492;
	st.global.u32 	[%rd123+73472], %r14491;
	st.global.u32 	[%rd123+73476], %r14490;
	st.global.u32 	[%rd123+73480], %r14489;
	st.global.u32 	[%rd123+73484], %r14488;
	st.global.u32 	[%rd123+73488], %r14487;
	st.global.u32 	[%rd123+73492], %r14486;
	st.global.u32 	[%rd123+73496], %r14485;
	st.global.u32 	[%rd123+73500], %r14484;
	st.global.u32 	[%rd123+73504], %r14483;
	st.global.u32 	[%rd123+73508], %r14482;
	st.global.u32 	[%rd123+73512], %r14481;
	st.global.u32 	[%rd123+73516], %r14480;
	st.global.u32 	[%rd123+73520], %r14479;
	st.global.u32 	[%rd123+73524], %r14478;
	st.global.u32 	[%rd123+73528], %r14477;
	st.global.u32 	[%rd123+73532], %r14476;
	st.global.u32 	[%rd123+73536], %r14475;
	st.global.u32 	[%rd123+73540], %r14474;
	st.global.u32 	[%rd123+73544], %r14473;
	st.global.u32 	[%rd123+73548], %r14472;
	st.global.u32 	[%rd123+73552], %r14471;
	st.global.u32 	[%rd123+73556], %r14470;
	st.global.u32 	[%rd123+73560], %r14469;
	st.global.u32 	[%rd123+73564], %r14468;
	st.global.u32 	[%rd123+73568], %r14467;
	st.global.u32 	[%rd123+73572], %r14466;
	st.global.u32 	[%rd123+73576], %r14465;
	st.global.u32 	[%rd123+73580], %r14464;
	bra.uni 	BB4_1341;

BB4_28:
	mov.u32 	%r14116, %r76;
	mov.u32 	%r14117, %r77;
	mov.u32 	%r14118, %r78;
	mov.u32 	%r14119, %r79;
	mov.u32 	%r14120, %r80;
	mov.u32 	%r14121, %r81;
	mov.u32 	%r14122, %r82;
	mov.u32 	%r14123, %r83;
	mov.u32 	%r14124, %r84;
	mov.u32 	%r14125, %r85;
	mov.u32 	%r14126, %r86;
	mov.u32 	%r14127, %r87;
	mov.u32 	%r14128, %r88;
	mov.u32 	%r14129, %r89;
	mov.u32 	%r14130, %r90;
	mov.u32 	%r14131, %r91;
	mov.u32 	%r14132, %r92;
	mov.u32 	%r14133, %r93;
	mov.u32 	%r14134, %r94;
	mov.u32 	%r14135, %r95;
	mov.u32 	%r14136, %r96;
	mov.u32 	%r14137, %r97;
	mov.u32 	%r14138, %r98;
	mov.u32 	%r14139, %r99;
	mov.u32 	%r14140, %r6062;
	mov.u32 	%r14141, %r6063;
	mov.u32 	%r14142, %r6064;
	mov.u32 	%r14143, %r6065;
	mov.u32 	%r14144, %r6066;
	mov.u32 	%r14145, %r6067;
	mov.u32 	%r14146, %r6068;
	mov.u32 	%r14147, %r6069;
	mov.u32 	%r14148, %r6070;
	mov.u32 	%r14149, %r6071;
	mov.u32 	%r14150, %r6072;
	mov.u32 	%r14151, %r6073;

BB4_681:
	st.global.u32 	[%rd7], %r14116;
	st.global.u32 	[%rd7+4], %r14117;
	st.global.u32 	[%rd7+8], %r14118;
	st.global.u32 	[%rd7+12], %r14119;
	st.global.u32 	[%rd7+16], %r14120;
	st.global.u32 	[%rd7+20], %r14121;
	st.global.u32 	[%rd7+24], %r14122;
	st.global.u32 	[%rd7+28], %r14123;
	st.global.u32 	[%rd7+32], %r14124;
	st.global.u32 	[%rd7+36], %r14125;
	st.global.u32 	[%rd7+40], %r14126;
	st.global.u32 	[%rd7+44], %r14127;
	st.global.u32 	[%rd7+48], %r14128;
	st.global.u32 	[%rd7+52], %r14129;
	st.global.u32 	[%rd7+56], %r14130;
	st.global.u32 	[%rd7+60], %r14131;
	st.global.u32 	[%rd7+64], %r14132;
	st.global.u32 	[%rd7+68], %r14133;
	st.global.u32 	[%rd7+72], %r14134;
	st.global.u32 	[%rd7+76], %r14135;
	st.global.u32 	[%rd7+80], %r14136;
	st.global.u32 	[%rd7+84], %r14137;
	st.global.u32 	[%rd7+88], %r14138;
	st.global.u32 	[%rd7+92], %r14139;
	st.global.u32 	[%rd7+96], %r14140;
	st.global.u32 	[%rd7+100], %r14141;
	st.global.u32 	[%rd7+104], %r14142;
	st.global.u32 	[%rd7+108], %r14143;
	st.global.u32 	[%rd7+112], %r14144;
	st.global.u32 	[%rd7+116], %r14145;
	st.global.u32 	[%rd7+120], %r14146;
	st.global.u32 	[%rd7+124], %r14147;
	st.global.u32 	[%rd7+128], %r14148;
	st.global.u32 	[%rd7+132], %r14149;
	st.global.u32 	[%rd7+136], %r14150;
	st.global.u32 	[%rd7+140], %r14151;

BB4_1341:
	cvt.u32.u64	%r9899, %rd3;
	add.s32 	%r13794, %r9899, 1;
	setp.lt.u32	%p1466, %r13794, %r11;
	@%p1466 bra 	BB4_12;

BB4_1342:
	mov.u32 	%r10008, 1;
	shl.b32 	%r10009, %r10008, %r5927;
	add.s32 	%r14500, %r10009, -2;
	mov.u32 	%r14885, 0;
	mov.u32 	%r14908, 368467651;
	mov.u32 	%r14907, -92216173;
	mov.u32 	%r14906, 1543969431;
	mov.u32 	%r14905, -1571361683;
	mov.u32 	%r14904, 2010011731;
	mov.u32 	%r14903, 1884444485;
	mov.u32 	%r14902, 1598593111;
	mov.u32 	%r14901, 1405573306;
	mov.u32 	%r14900, -336330741;
	mov.u32 	%r14899, -1005846526;
	mov.u32 	%r14898, 1980301312;
	mov.u32 	%r14897, 196605;
	setp.lt.s32	%p1467, %r14500, 0;
	@%p1467 bra 	BB4_1343;

	mov.u32 	%r14886, %r14885;
	mov.u32 	%r14887, %r14885;
	mov.u32 	%r14888, %r14885;
	mov.u32 	%r14889, %r14885;
	mov.u32 	%r14890, %r14885;
	mov.u32 	%r14891, %r14885;
	mov.u32 	%r14892, %r14885;
	mov.u32 	%r14893, %r14885;
	mov.u32 	%r14894, %r14885;
	mov.u32 	%r14895, %r14885;
	mov.u32 	%r14896, %r14885;
	mov.u32 	%r14909, %r14885;
	mov.u32 	%r14910, %r14885;
	mov.u32 	%r14911, %r14885;
	mov.u32 	%r14912, %r14885;
	mov.u32 	%r14913, %r14885;
	mov.u32 	%r14914, %r14885;
	mov.u32 	%r14915, %r14885;
	mov.u32 	%r14916, %r14885;
	mov.u32 	%r14917, %r14885;
	mov.u32 	%r14918, %r14885;
	mov.u32 	%r14919, %r14885;
	mov.u32 	%r14920, %r14885;
	mov.u32 	%r15233, %r14885;
	mov.u32 	%r15234, %r14885;
	mov.u32 	%r15235, %r14885;
	mov.u32 	%r15236, %r14885;
	mov.u32 	%r15237, %r14885;
	mov.u32 	%r15238, %r14885;
	mov.u32 	%r15239, %r14885;
	mov.u32 	%r15240, %r14885;
	mov.u32 	%r15241, %r14885;
	mov.u32 	%r15242, %r14885;
	mov.u32 	%r15243, %r14885;
	mov.u32 	%r15244, %r14885;
	mov.u32 	%r15245, %r14897;
	mov.u32 	%r15246, %r14898;
	mov.u32 	%r15247, %r14899;
	mov.u32 	%r15248, %r14900;
	mov.u32 	%r15249, %r14901;
	mov.u32 	%r15250, %r14902;
	mov.u32 	%r15251, %r14903;
	mov.u32 	%r15252, %r14904;
	mov.u32 	%r15253, %r14905;
	mov.u32 	%r15254, %r14906;
	mov.u32 	%r15255, %r14907;
	mov.u32 	%r15256, %r14908;
	mov.u32 	%r15257, %r14885;
	mov.u32 	%r15258, %r14885;
	mov.u32 	%r15259, %r14885;
	mov.u32 	%r15260, %r14885;
	mov.u32 	%r15261, %r14885;
	mov.u32 	%r15262, %r14885;
	mov.u32 	%r15263, %r14885;
	mov.u32 	%r15264, %r14885;
	mov.u32 	%r15265, %r14885;
	mov.u32 	%r15266, %r14885;
	mov.u32 	%r15267, %r14885;
	mov.u32 	%r15268, %r14885;
	bra.uni 	BB4_1345;

BB4_1362:
	// Callseq Start 44
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r14885;
	st.param.b32	[param0+4], %r14886;
	st.param.b32	[param0+8], %r14887;
	st.param.b32	[param0+12], %r14888;
	st.param.b32	[param0+16], %r14889;
	st.param.b32	[param0+20], %r14890;
	st.param.b32	[param0+24], %r14891;
	st.param.b32	[param0+28], %r14892;
	st.param.b32	[param0+32], %r14893;
	st.param.b32	[param0+36], %r14894;
	st.param.b32	[param0+40], %r14895;
	st.param.b32	[param0+44], %r14896;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r14885;
	st.param.b32	[param1+4], %r14886;
	st.param.b32	[param1+8], %r14887;
	st.param.b32	[param1+12], %r14888;
	st.param.b32	[param1+16], %r14889;
	st.param.b32	[param1+20], %r14890;
	st.param.b32	[param1+24], %r14891;
	st.param.b32	[param1+28], %r14892;
	st.param.b32	[param1+32], %r14893;
	st.param.b32	[param1+36], %r14894;
	st.param.b32	[param1+40], %r14895;
	st.param.b32	[param1+44], %r14896;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r3131, [retval0+0];
	ld.param.b32	%r3132, [retval0+4];
	ld.param.b32	%r3133, [retval0+8];
	ld.param.b32	%r3134, [retval0+12];
	ld.param.b32	%r3135, [retval0+16];
	ld.param.b32	%r3136, [retval0+20];
	ld.param.b32	%r3137, [retval0+24];
	ld.param.b32	%r3138, [retval0+28];
	ld.param.b32	%r3139, [retval0+32];
	ld.param.b32	%r3140, [retval0+36];
	ld.param.b32	%r3141, [retval0+40];
	ld.param.b32	%r3142, [retval0+44];
	
	//{
	}// Callseq End 44
	// Callseq Start 45
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r14897;
	st.param.b32	[param0+4], %r14898;
	st.param.b32	[param0+8], %r14899;
	st.param.b32	[param0+12], %r14900;
	st.param.b32	[param0+16], %r14901;
	st.param.b32	[param0+20], %r14902;
	st.param.b32	[param0+24], %r14903;
	st.param.b32	[param0+28], %r14904;
	st.param.b32	[param0+32], %r14905;
	st.param.b32	[param0+36], %r14906;
	st.param.b32	[param0+40], %r14907;
	st.param.b32	[param0+44], %r14908;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r14897;
	st.param.b32	[param1+4], %r14898;
	st.param.b32	[param1+8], %r14899;
	st.param.b32	[param1+12], %r14900;
	st.param.b32	[param1+16], %r14901;
	st.param.b32	[param1+20], %r14902;
	st.param.b32	[param1+24], %r14903;
	st.param.b32	[param1+28], %r14904;
	st.param.b32	[param1+32], %r14905;
	st.param.b32	[param1+36], %r14906;
	st.param.b32	[param1+40], %r14907;
	st.param.b32	[param1+44], %r14908;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r10072, [retval0+0];
	ld.param.b32	%r10073, [retval0+4];
	ld.param.b32	%r10074, [retval0+8];
	ld.param.b32	%r10075, [retval0+12];
	ld.param.b32	%r10076, [retval0+16];
	ld.param.b32	%r10077, [retval0+20];
	ld.param.b32	%r10078, [retval0+24];
	ld.param.b32	%r10079, [retval0+28];
	ld.param.b32	%r10080, [retval0+32];
	ld.param.b32	%r10081, [retval0+36];
	ld.param.b32	%r10082, [retval0+40];
	ld.param.b32	%r10083, [retval0+44];
	
	//{
	}// Callseq End 45
	// Callseq Start 46
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r10072;
	st.param.b32	[param0+4], %r10073;
	st.param.b32	[param0+8], %r10074;
	st.param.b32	[param0+12], %r10075;
	st.param.b32	[param0+16], %r10076;
	st.param.b32	[param0+20], %r10077;
	st.param.b32	[param0+24], %r10078;
	st.param.b32	[param0+28], %r10079;
	st.param.b32	[param0+32], %r10080;
	st.param.b32	[param0+36], %r10081;
	st.param.b32	[param0+40], %r10082;
	st.param.b32	[param0+44], %r10083;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r10072;
	st.param.b32	[param1+4], %r10073;
	st.param.b32	[param1+8], %r10074;
	st.param.b32	[param1+12], %r10075;
	st.param.b32	[param1+16], %r10076;
	st.param.b32	[param1+20], %r10077;
	st.param.b32	[param1+24], %r10078;
	st.param.b32	[param1+28], %r10079;
	st.param.b32	[param1+32], %r10080;
	st.param.b32	[param1+36], %r10081;
	st.param.b32	[param1+40], %r10082;
	st.param.b32	[param1+44], %r10083;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r3143, [retval0+0];
	ld.param.b32	%r3144, [retval0+4];
	ld.param.b32	%r3145, [retval0+8];
	ld.param.b32	%r3146, [retval0+12];
	ld.param.b32	%r3147, [retval0+16];
	ld.param.b32	%r3148, [retval0+20];
	ld.param.b32	%r3149, [retval0+24];
	ld.param.b32	%r3150, [retval0+28];
	ld.param.b32	%r3151, [retval0+32];
	ld.param.b32	%r3152, [retval0+36];
	ld.param.b32	%r3153, [retval0+40];
	ld.param.b32	%r3154, [retval0+44];
	
	//{
	}// Callseq End 46
	// inline asm
	add.cc.u32 %r14885, %r14885, %r10072;
addc.cc.u32 %r14886, %r14886, %r10073;
addc.cc.u32 %r14887, %r14887, %r10074;
addc.cc.u32 %r14888, %r14888, %r10075;
addc.cc.u32 %r14889, %r14889, %r10076;
addc.cc.u32 %r14890, %r14890, %r10077;
addc.cc.u32 %r14891, %r14891, %r10078;
addc.cc.u32 %r14892, %r14892, %r10079;
addc.cc.u32 %r14893, %r14893, %r10080;
addc.cc.u32 %r14894, %r14894, %r10081;
addc.cc.u32 %r14895, %r14895, %r10082;
addc.u32 %r14896, %r14896, %r10083;

	// inline asm
	setp.gt.u32	%p1520, %r14896, 436277738;
	@%p1520 bra 	BB4_1384;

	setp.lt.u32	%p1521, %r14896, 436277738;
	@%p1521 bra 	BB4_1385;

	setp.gt.u32	%p1522, %r14895, 964683418;
	@%p1522 bra 	BB4_1384;

	setp.lt.u32	%p1523, %r14895, 964683418;
	@%p1523 bra 	BB4_1385;

	setp.gt.u32	%p1524, %r14894, 1260103606;
	@%p1524 bra 	BB4_1384;

	setp.lt.u32	%p1525, %r14894, 1260103606;
	@%p1525 bra 	BB4_1385;

	setp.gt.u32	%p1526, %r14893, 1129032919;
	@%p1526 bra 	BB4_1384;

	setp.lt.u32	%p1527, %r14893, 1129032919;
	@%p1527 bra 	BB4_1385;

	setp.gt.u32	%p1528, %r14892, 1685539716;
	@%p1528 bra 	BB4_1384;

	setp.lt.u32	%p1529, %r14892, 1685539716;
	@%p1529 bra 	BB4_1385;

	setp.gt.u32	%p1530, %r14891, -209382721;
	@%p1530 bra 	BB4_1384;

	setp.lt.u32	%p1531, %r14891, -209382721;
	@%p1531 bra 	BB4_1385;

	setp.gt.u32	%p1532, %r14890, 1731252896;
	@%p1532 bra 	BB4_1384;

	setp.lt.u32	%p1533, %r14890, 1731252896;
	@%p1533 bra 	BB4_1385;

	setp.gt.u32	%p1534, %r14889, -156174812;
	@%p1534 bra 	BB4_1384;

	setp.lt.u32	%p1535, %r14889, -156174812;
	@%p1535 bra 	BB4_1385;

	setp.gt.u32	%p1536, %r14888, 514588670;
	@%p1536 bra 	BB4_1384;

	setp.lt.u32	%p1537, %r14888, 514588670;
	@%p1537 bra 	BB4_1385;

	setp.gt.u32	%p1538, %r14887, -1319895041;
	@%p1538 bra 	BB4_1384;

	setp.lt.u32	%p1539, %r14887, -1319895041;
	@%p1539 bra 	BB4_1385;

	setp.gt.u32	%p1540, %r14886, -1174470657;
	@%p1540 bra 	BB4_1384;

	setp.lt.u32	%p1541, %r14886, -1174470657;
	setp.lt.u32	%p1542, %r14885, -21845;
	or.pred  	%p1543, %p1541, %p1542;
	@%p1543 bra 	BB4_1385;

BB4_1384:
	mov.u32 	%r10108, -21845;
	mov.u32 	%r10109, -1174470657;
	mov.u32 	%r10110, -1319895041;
	mov.u32 	%r10111, 514588670;
	mov.u32 	%r10112, -156174812;
	mov.u32 	%r10113, 1731252896;
	mov.u32 	%r10114, -209382721;
	mov.u32 	%r10115, 1685539716;
	mov.u32 	%r10116, 1129032919;
	mov.u32 	%r10117, 1260103606;
	mov.u32 	%r10118, 964683418;
	mov.u32 	%r10119, 436277738;
	// inline asm
	sub.cc.u32 %r14885, %r14885, %r10108;
subc.cc.u32 %r14886, %r14886, %r10109;
subc.cc.u32 %r14887, %r14887, %r10110;
subc.cc.u32 %r14888, %r14888, %r10111;
subc.cc.u32 %r14889, %r14889, %r10112;
subc.cc.u32 %r14890, %r14890, %r10113;
subc.cc.u32 %r14891, %r14891, %r10114;
subc.cc.u32 %r14892, %r14892, %r10115;
subc.cc.u32 %r14893, %r14893, %r10116;
subc.cc.u32 %r14894, %r14894, %r10117;
subc.cc.u32 %r14895, %r14895, %r10118;
subc.u32 %r14896, %r14896, %r10119;

	// inline asm

BB4_1385:
	// Callseq Start 47
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r14885;
	st.param.b32	[param0+4], %r14886;
	st.param.b32	[param0+8], %r14887;
	st.param.b32	[param0+12], %r14888;
	st.param.b32	[param0+16], %r14889;
	st.param.b32	[param0+20], %r14890;
	st.param.b32	[param0+24], %r14891;
	st.param.b32	[param0+28], %r14892;
	st.param.b32	[param0+32], %r14893;
	st.param.b32	[param0+36], %r14894;
	st.param.b32	[param0+40], %r14895;
	st.param.b32	[param0+44], %r14896;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r14885;
	st.param.b32	[param1+4], %r14886;
	st.param.b32	[param1+8], %r14887;
	st.param.b32	[param1+12], %r14888;
	st.param.b32	[param1+16], %r14889;
	st.param.b32	[param1+20], %r14890;
	st.param.b32	[param1+24], %r14891;
	st.param.b32	[param1+28], %r14892;
	st.param.b32	[param1+32], %r14893;
	st.param.b32	[param1+36], %r14894;
	st.param.b32	[param1+40], %r14895;
	st.param.b32	[param1+44], %r14896;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r10156, [retval0+0];
	ld.param.b32	%r10157, [retval0+4];
	ld.param.b32	%r10158, [retval0+8];
	ld.param.b32	%r10159, [retval0+12];
	ld.param.b32	%r10160, [retval0+16];
	ld.param.b32	%r10161, [retval0+20];
	ld.param.b32	%r10162, [retval0+24];
	ld.param.b32	%r10163, [retval0+28];
	ld.param.b32	%r10164, [retval0+32];
	ld.param.b32	%r10165, [retval0+36];
	ld.param.b32	%r10166, [retval0+40];
	ld.param.b32	%r10167, [retval0+44];
	
	//{
	}// Callseq End 47
	mov.u32 	%r14596, %r10156;
	mov.u32 	%r14589, %r10163;
	mov.u32 	%r14594, %r10158;
	mov.u32 	%r14587, %r10165;
	mov.u32 	%r14592, %r10160;
	mov.u32 	%r14585, %r10167;
	mov.u32 	%r14590, %r10162;
	mov.u32 	%r14595, %r10157;
	mov.u32 	%r14588, %r10164;
	mov.u32 	%r14593, %r10159;
	mov.u32 	%r14586, %r10166;
	mov.u32 	%r14591, %r10161;
	// inline asm
	sub.cc.u32 %r14596, %r14596, %r3131;
subc.cc.u32 %r14595, %r14595, %r3132;
subc.cc.u32 %r14594, %r14594, %r3133;
subc.cc.u32 %r14593, %r14593, %r3134;
subc.cc.u32 %r14592, %r14592, %r3135;
subc.cc.u32 %r14591, %r14591, %r3136;
subc.cc.u32 %r14590, %r14590, %r3137;
subc.cc.u32 %r14589, %r14589, %r3138;
subc.cc.u32 %r14588, %r14588, %r3139;
subc.cc.u32 %r14587, %r14587, %r3140;
subc.cc.u32 %r14586, %r14586, %r3141;
subc.u32 %r14585, %r14585, %r3142;

	// inline asm
	setp.gt.u32	%p1544, %r10167, %r3142;
	@%p1544 bra 	BB4_1408;

	setp.lt.u32	%p1545, %r10167, %r3142;
	@%p1545 bra 	BB4_1407;

	setp.gt.u32	%p1546, %r10166, %r3141;
	@%p1546 bra 	BB4_1408;

	setp.lt.u32	%p1547, %r10166, %r3141;
	@%p1547 bra 	BB4_1407;

	setp.gt.u32	%p1548, %r10165, %r3140;
	@%p1548 bra 	BB4_1408;

	setp.lt.u32	%p1549, %r10165, %r3140;
	@%p1549 bra 	BB4_1407;

	setp.gt.u32	%p1550, %r10164, %r3139;
	@%p1550 bra 	BB4_1408;

	setp.lt.u32	%p1551, %r10164, %r3139;
	@%p1551 bra 	BB4_1407;

	setp.gt.u32	%p1552, %r10163, %r3138;
	@%p1552 bra 	BB4_1408;

	setp.lt.u32	%p1553, %r10163, %r3138;
	@%p1553 bra 	BB4_1407;

	setp.gt.u32	%p1554, %r10162, %r3137;
	@%p1554 bra 	BB4_1408;

	setp.lt.u32	%p1555, %r10162, %r3137;
	@%p1555 bra 	BB4_1407;

	setp.gt.u32	%p1556, %r10161, %r3136;
	@%p1556 bra 	BB4_1408;

	setp.lt.u32	%p1557, %r10161, %r3136;
	@%p1557 bra 	BB4_1407;

	setp.gt.u32	%p1558, %r10160, %r3135;
	@%p1558 bra 	BB4_1408;

	setp.lt.u32	%p1559, %r10160, %r3135;
	@%p1559 bra 	BB4_1407;

	setp.gt.u32	%p1560, %r10159, %r3134;
	@%p1560 bra 	BB4_1408;

	setp.lt.u32	%p1561, %r10159, %r3134;
	@%p1561 bra 	BB4_1407;

	setp.gt.u32	%p1562, %r10158, %r3133;
	@%p1562 bra 	BB4_1408;

	setp.lt.u32	%p1563, %r10158, %r3133;
	@%p1563 bra 	BB4_1407;

	setp.gt.u32	%p1564, %r10157, %r3132;
	@%p1564 bra 	BB4_1408;

	setp.ge.u32	%p1565, %r10157, %r3132;
	setp.ge.u32	%p1566, %r10156, %r3131;
	and.pred  	%p1567, %p1565, %p1566;
	@%p1567 bra 	BB4_1408;

BB4_1407:
	mov.u32 	%r10180, -21845;
	mov.u32 	%r10181, -1174470657;
	mov.u32 	%r10182, -1319895041;
	mov.u32 	%r10183, 514588670;
	mov.u32 	%r10184, -156174812;
	mov.u32 	%r10185, 1731252896;
	mov.u32 	%r10186, -209382721;
	mov.u32 	%r10187, 1685539716;
	mov.u32 	%r10188, 1129032919;
	mov.u32 	%r10189, 1260103606;
	mov.u32 	%r10190, 964683418;
	mov.u32 	%r10191, 436277738;
	// inline asm
	add.cc.u32 %r14596, %r14596, %r10180;
addc.cc.u32 %r14595, %r14595, %r10181;
addc.cc.u32 %r14594, %r14594, %r10182;
addc.cc.u32 %r14593, %r14593, %r10183;
addc.cc.u32 %r14592, %r14592, %r10184;
addc.cc.u32 %r14591, %r14591, %r10185;
addc.cc.u32 %r14590, %r14590, %r10186;
addc.cc.u32 %r14589, %r14589, %r10187;
addc.cc.u32 %r14588, %r14588, %r10188;
addc.cc.u32 %r14587, %r14587, %r10189;
addc.cc.u32 %r14586, %r14586, %r10190;
addc.u32 %r14585, %r14585, %r10191;

	// inline asm

BB4_1408:
	mov.u32 	%r10209, %r14591;
	mov.u32 	%r10214, %r14586;
	mov.u32 	%r10207, %r14593;
	mov.u32 	%r10212, %r14588;
	mov.u32 	%r10205, %r14595;
	mov.u32 	%r10210, %r14590;
	mov.u32 	%r10215, %r14585;
	mov.u32 	%r10208, %r14592;
	mov.u32 	%r10213, %r14587;
	mov.u32 	%r10206, %r14594;
	mov.u32 	%r10211, %r14589;
	mov.u32 	%r10204, %r14596;
	// inline asm
	sub.cc.u32 %r10204, %r10204, %r3143;
subc.cc.u32 %r10205, %r10205, %r3144;
subc.cc.u32 %r10206, %r10206, %r3145;
subc.cc.u32 %r10207, %r10207, %r3146;
subc.cc.u32 %r10208, %r10208, %r3147;
subc.cc.u32 %r10209, %r10209, %r3148;
subc.cc.u32 %r10210, %r10210, %r3149;
subc.cc.u32 %r10211, %r10211, %r3150;
subc.cc.u32 %r10212, %r10212, %r3151;
subc.cc.u32 %r10213, %r10213, %r3152;
subc.cc.u32 %r10214, %r10214, %r3153;
subc.u32 %r10215, %r10215, %r3154;

	// inline asm
	setp.gt.u32	%p1568, %r14585, %r3154;
	@%p1568 bra 	BB4_1431;

	setp.lt.u32	%p1569, %r14585, %r3154;
	@%p1569 bra 	BB4_1430;

	setp.gt.u32	%p1570, %r14586, %r3153;
	@%p1570 bra 	BB4_1431;

	setp.lt.u32	%p1571, %r14586, %r3153;
	@%p1571 bra 	BB4_1430;

	setp.gt.u32	%p1572, %r14587, %r3152;
	@%p1572 bra 	BB4_1431;

	setp.lt.u32	%p1573, %r14587, %r3152;
	@%p1573 bra 	BB4_1430;

	setp.gt.u32	%p1574, %r14588, %r3151;
	@%p1574 bra 	BB4_1431;

	setp.lt.u32	%p1575, %r14588, %r3151;
	@%p1575 bra 	BB4_1430;

	setp.gt.u32	%p1576, %r14589, %r3150;
	@%p1576 bra 	BB4_1431;

	setp.lt.u32	%p1577, %r14589, %r3150;
	@%p1577 bra 	BB4_1430;

	setp.gt.u32	%p1578, %r14590, %r3149;
	@%p1578 bra 	BB4_1431;

	setp.lt.u32	%p1579, %r14590, %r3149;
	@%p1579 bra 	BB4_1430;

	setp.gt.u32	%p1580, %r14591, %r3148;
	@%p1580 bra 	BB4_1431;

	setp.lt.u32	%p1581, %r14591, %r3148;
	@%p1581 bra 	BB4_1430;

	setp.gt.u32	%p1582, %r14592, %r3147;
	@%p1582 bra 	BB4_1431;

	setp.lt.u32	%p1583, %r14592, %r3147;
	@%p1583 bra 	BB4_1430;

	setp.gt.u32	%p1584, %r14593, %r3146;
	@%p1584 bra 	BB4_1431;

	setp.lt.u32	%p1585, %r14593, %r3146;
	@%p1585 bra 	BB4_1430;

	setp.gt.u32	%p1586, %r14594, %r3145;
	@%p1586 bra 	BB4_1431;

	setp.lt.u32	%p1587, %r14594, %r3145;
	@%p1587 bra 	BB4_1430;

	setp.gt.u32	%p1588, %r14595, %r3144;
	@%p1588 bra 	BB4_1431;

	setp.ge.u32	%p1589, %r14595, %r3144;
	setp.ge.u32	%p1590, %r14596, %r3143;
	and.pred  	%p1591, %p1589, %p1590;
	@%p1591 bra 	BB4_1431;

BB4_1430:
	mov.u32 	%r10252, -21845;
	mov.u32 	%r10253, -1174470657;
	mov.u32 	%r10254, -1319895041;
	mov.u32 	%r10255, 514588670;
	mov.u32 	%r10256, -156174812;
	mov.u32 	%r10257, 1731252896;
	mov.u32 	%r10258, -209382721;
	mov.u32 	%r10259, 1685539716;
	mov.u32 	%r10260, 1129032919;
	mov.u32 	%r10261, 1260103606;
	mov.u32 	%r10262, 964683418;
	mov.u32 	%r10263, 436277738;
	// inline asm
	add.cc.u32 %r10204, %r10204, %r10252;
addc.cc.u32 %r10205, %r10205, %r10253;
addc.cc.u32 %r10206, %r10206, %r10254;
addc.cc.u32 %r10207, %r10207, %r10255;
addc.cc.u32 %r10208, %r10208, %r10256;
addc.cc.u32 %r10209, %r10209, %r10257;
addc.cc.u32 %r10210, %r10210, %r10258;
addc.cc.u32 %r10211, %r10211, %r10259;
addc.cc.u32 %r10212, %r10212, %r10260;
addc.cc.u32 %r10213, %r10213, %r10261;
addc.cc.u32 %r10214, %r10214, %r10262;
addc.u32 %r10215, %r10215, %r10263;

	// inline asm

BB4_1431:
	shr.u32 	%r10276, %r10214, 31;
	shl.b32 	%r10277, %r10215, 1;
	or.b32  	%r14609, %r10276, %r10277;
	shr.u32 	%r10278, %r10213, 31;
	shl.b32 	%r10279, %r10214, 1;
	or.b32  	%r14610, %r10278, %r10279;
	shr.u32 	%r10280, %r10212, 31;
	shl.b32 	%r10281, %r10213, 1;
	or.b32  	%r14611, %r10280, %r10281;
	shr.u32 	%r10282, %r10211, 31;
	shl.b32 	%r10283, %r10212, 1;
	or.b32  	%r14612, %r10282, %r10283;
	shr.u32 	%r10284, %r10210, 31;
	shl.b32 	%r10285, %r10211, 1;
	or.b32  	%r14613, %r10284, %r10285;
	shr.u32 	%r10286, %r10209, 31;
	shl.b32 	%r10287, %r10210, 1;
	or.b32  	%r14614, %r10286, %r10287;
	shr.u32 	%r10288, %r10208, 31;
	shl.b32 	%r10289, %r10209, 1;
	or.b32  	%r14615, %r10288, %r10289;
	shr.u32 	%r10290, %r10207, 31;
	shl.b32 	%r10291, %r10208, 1;
	or.b32  	%r14616, %r10290, %r10291;
	shr.u32 	%r10292, %r10206, 31;
	shl.b32 	%r10293, %r10207, 1;
	or.b32  	%r14617, %r10292, %r10293;
	shr.u32 	%r10294, %r10205, 31;
	shl.b32 	%r10295, %r10206, 1;
	or.b32  	%r14618, %r10294, %r10295;
	shr.u32 	%r10296, %r10204, 31;
	shl.b32 	%r10297, %r10205, 1;
	or.b32  	%r14619, %r10296, %r10297;
	shl.b32 	%r14620, %r10204, 1;
	setp.gt.u32	%p1592, %r14609, 436277738;
	@%p1592 bra 	BB4_1453;

	setp.lt.u32	%p1593, %r14609, 436277738;
	@%p1593 bra 	BB4_1454;

	setp.gt.u32	%p1594, %r14610, 964683418;
	@%p1594 bra 	BB4_1453;

	setp.lt.u32	%p1595, %r14610, 964683418;
	@%p1595 bra 	BB4_1454;

	setp.gt.u32	%p1596, %r14611, 1260103606;
	@%p1596 bra 	BB4_1453;

	setp.lt.u32	%p1597, %r14611, 1260103606;
	@%p1597 bra 	BB4_1454;

	setp.gt.u32	%p1598, %r14612, 1129032919;
	@%p1598 bra 	BB4_1453;

	setp.lt.u32	%p1599, %r14612, 1129032919;
	@%p1599 bra 	BB4_1454;

	setp.gt.u32	%p1600, %r14613, 1685539716;
	@%p1600 bra 	BB4_1453;

	setp.lt.u32	%p1601, %r14613, 1685539716;
	@%p1601 bra 	BB4_1454;

	setp.gt.u32	%p1602, %r14614, -209382721;
	@%p1602 bra 	BB4_1453;

	setp.lt.u32	%p1603, %r14614, -209382721;
	@%p1603 bra 	BB4_1454;

	setp.gt.u32	%p1604, %r14615, 1731252896;
	@%p1604 bra 	BB4_1453;

	setp.lt.u32	%p1605, %r14615, 1731252896;
	@%p1605 bra 	BB4_1454;

	setp.gt.u32	%p1606, %r14616, -156174812;
	@%p1606 bra 	BB4_1453;

	setp.lt.u32	%p1607, %r14616, -156174812;
	@%p1607 bra 	BB4_1454;

	setp.gt.u32	%p1608, %r14617, 514588670;
	@%p1608 bra 	BB4_1453;

	setp.lt.u32	%p1609, %r14617, 514588670;
	@%p1609 bra 	BB4_1454;

	setp.gt.u32	%p1610, %r14618, -1319895041;
	@%p1610 bra 	BB4_1453;

	setp.lt.u32	%p1611, %r14618, -1319895041;
	@%p1611 bra 	BB4_1454;

	setp.gt.u32	%p1612, %r14619, -1174470657;
	@%p1612 bra 	BB4_1453;

	setp.lt.u32	%p1613, %r14619, -1174470657;
	setp.lt.u32	%p1614, %r14620, -21845;
	or.pred  	%p1615, %p1613, %p1614;
	@%p1615 bra 	BB4_1454;

BB4_1453:
	mov.u32 	%r10310, -21845;
	mov.u32 	%r10311, -1174470657;
	mov.u32 	%r10312, -1319895041;
	mov.u32 	%r10313, 514588670;
	mov.u32 	%r10314, -156174812;
	mov.u32 	%r10315, 1731252896;
	mov.u32 	%r10316, -209382721;
	mov.u32 	%r10317, 1685539716;
	mov.u32 	%r10318, 1129032919;
	mov.u32 	%r10319, 1260103606;
	mov.u32 	%r10320, 964683418;
	mov.u32 	%r10321, 436277738;
	// inline asm
	sub.cc.u32 %r14620, %r14620, %r10310;
subc.cc.u32 %r14619, %r14619, %r10311;
subc.cc.u32 %r14618, %r14618, %r10312;
subc.cc.u32 %r14617, %r14617, %r10313;
subc.cc.u32 %r14616, %r14616, %r10314;
subc.cc.u32 %r14615, %r14615, %r10315;
subc.cc.u32 %r14614, %r14614, %r10316;
subc.cc.u32 %r14613, %r14613, %r10317;
subc.cc.u32 %r14612, %r14612, %r10318;
subc.cc.u32 %r14611, %r14611, %r10319;
subc.cc.u32 %r14610, %r14610, %r10320;
subc.u32 %r14609, %r14609, %r10321;

	// inline asm

BB4_1454:
	shr.u32 	%r10334, %r3141, 31;
	shl.b32 	%r10335, %r3142, 1;
	or.b32  	%r10403, %r10334, %r10335;
	shr.u32 	%r10336, %r3140, 31;
	shl.b32 	%r10337, %r3141, 1;
	or.b32  	%r10402, %r10336, %r10337;
	shr.u32 	%r10338, %r3139, 31;
	shl.b32 	%r10339, %r3140, 1;
	or.b32  	%r10401, %r10338, %r10339;
	shr.u32 	%r10340, %r3138, 31;
	shl.b32 	%r10341, %r3139, 1;
	or.b32  	%r10400, %r10340, %r10341;
	shr.u32 	%r10342, %r3137, 31;
	shl.b32 	%r10343, %r3138, 1;
	or.b32  	%r10399, %r10342, %r10343;
	shr.u32 	%r10344, %r3136, 31;
	shl.b32 	%r10345, %r3137, 1;
	or.b32  	%r10398, %r10344, %r10345;
	shr.u32 	%r10346, %r3135, 31;
	shl.b32 	%r10347, %r3136, 1;
	or.b32  	%r10397, %r10346, %r10347;
	shr.u32 	%r10348, %r3134, 31;
	shl.b32 	%r10349, %r3135, 1;
	or.b32  	%r10396, %r10348, %r10349;
	shr.u32 	%r10350, %r3133, 31;
	shl.b32 	%r10351, %r3134, 1;
	or.b32  	%r10395, %r10350, %r10351;
	shr.u32 	%r10352, %r3132, 31;
	shl.b32 	%r10353, %r3133, 1;
	or.b32  	%r10394, %r10352, %r10353;
	shr.u32 	%r10354, %r3131, 31;
	shl.b32 	%r10355, %r3132, 1;
	or.b32  	%r10393, %r10354, %r10355;
	shl.b32 	%r10392, %r3131, 1;
	setp.gt.u32	%p1616, %r10403, 436277738;
	@%p1616 bra 	BB4_1476;

	setp.lt.u32	%p1617, %r10403, 436277738;
	@%p1617 bra 	BB4_1477;

	setp.gt.u32	%p1618, %r10402, 964683418;
	@%p1618 bra 	BB4_1476;

	setp.lt.u32	%p1619, %r10402, 964683418;
	@%p1619 bra 	BB4_1477;

	setp.gt.u32	%p1620, %r10401, 1260103606;
	@%p1620 bra 	BB4_1476;

	setp.lt.u32	%p1621, %r10401, 1260103606;
	@%p1621 bra 	BB4_1477;

	setp.gt.u32	%p1622, %r10400, 1129032919;
	@%p1622 bra 	BB4_1476;

	setp.lt.u32	%p1623, %r10400, 1129032919;
	@%p1623 bra 	BB4_1477;

	setp.gt.u32	%p1624, %r10399, 1685539716;
	@%p1624 bra 	BB4_1476;

	setp.lt.u32	%p1625, %r10399, 1685539716;
	@%p1625 bra 	BB4_1477;

	setp.gt.u32	%p1626, %r10398, -209382721;
	@%p1626 bra 	BB4_1476;

	setp.lt.u32	%p1627, %r10398, -209382721;
	@%p1627 bra 	BB4_1477;

	setp.gt.u32	%p1628, %r10397, 1731252896;
	@%p1628 bra 	BB4_1476;

	setp.lt.u32	%p1629, %r10397, 1731252896;
	@%p1629 bra 	BB4_1477;

	setp.gt.u32	%p1630, %r10396, -156174812;
	@%p1630 bra 	BB4_1476;

	setp.lt.u32	%p1631, %r10396, -156174812;
	@%p1631 bra 	BB4_1477;

	setp.gt.u32	%p1632, %r10395, 514588670;
	@%p1632 bra 	BB4_1476;

	setp.lt.u32	%p1633, %r10395, 514588670;
	@%p1633 bra 	BB4_1477;

	setp.gt.u32	%p1634, %r10394, -1319895041;
	@%p1634 bra 	BB4_1476;

	setp.lt.u32	%p1635, %r10394, -1319895041;
	@%p1635 bra 	BB4_1477;

	setp.gt.u32	%p1636, %r10393, -1174470657;
	@%p1636 bra 	BB4_1476;

	setp.lt.u32	%p1637, %r10393, -1174470657;
	setp.lt.u32	%p1638, %r10392, -21845;
	or.pred  	%p1639, %p1637, %p1638;
	@%p1639 bra 	BB4_1477;

BB4_1476:
	mov.u32 	%r10368, -21845;
	mov.u32 	%r10369, -1174470657;
	mov.u32 	%r10370, -1319895041;
	mov.u32 	%r10371, 514588670;
	mov.u32 	%r10372, -156174812;
	mov.u32 	%r10373, 1731252896;
	mov.u32 	%r10374, -209382721;
	mov.u32 	%r10375, 1685539716;
	mov.u32 	%r10376, 1129032919;
	mov.u32 	%r10377, 1260103606;
	mov.u32 	%r10378, 964683418;
	mov.u32 	%r10379, 436277738;
	// inline asm
	sub.cc.u32 %r10392, %r10392, %r10368;
subc.cc.u32 %r10393, %r10393, %r10369;
subc.cc.u32 %r10394, %r10394, %r10370;
subc.cc.u32 %r10395, %r10395, %r10371;
subc.cc.u32 %r10396, %r10396, %r10372;
subc.cc.u32 %r10397, %r10397, %r10373;
subc.cc.u32 %r10398, %r10398, %r10374;
subc.cc.u32 %r10399, %r10399, %r10375;
subc.cc.u32 %r10400, %r10400, %r10376;
subc.cc.u32 %r10401, %r10401, %r10377;
subc.cc.u32 %r10402, %r10402, %r10378;
subc.u32 %r10403, %r10403, %r10379;

	// inline asm

BB4_1477:
	// inline asm
	add.cc.u32 %r10392, %r10392, %r3131;
addc.cc.u32 %r10393, %r10393, %r3132;
addc.cc.u32 %r10394, %r10394, %r3133;
addc.cc.u32 %r10395, %r10395, %r3134;
addc.cc.u32 %r10396, %r10396, %r3135;
addc.cc.u32 %r10397, %r10397, %r3136;
addc.cc.u32 %r10398, %r10398, %r3137;
addc.cc.u32 %r10399, %r10399, %r3138;
addc.cc.u32 %r10400, %r10400, %r3139;
addc.cc.u32 %r10401, %r10401, %r3140;
addc.cc.u32 %r10402, %r10402, %r3141;
addc.u32 %r10403, %r10403, %r3142;

	// inline asm
	setp.gt.u32	%p1640, %r10403, 436277738;
	@%p1640 bra 	BB4_1499;

	setp.lt.u32	%p1641, %r10403, 436277738;
	@%p1641 bra 	BB4_1500;

	setp.gt.u32	%p1642, %r10402, 964683418;
	@%p1642 bra 	BB4_1499;

	setp.lt.u32	%p1643, %r10402, 964683418;
	@%p1643 bra 	BB4_1500;

	setp.gt.u32	%p1644, %r10401, 1260103606;
	@%p1644 bra 	BB4_1499;

	setp.lt.u32	%p1645, %r10401, 1260103606;
	@%p1645 bra 	BB4_1500;

	setp.gt.u32	%p1646, %r10400, 1129032919;
	@%p1646 bra 	BB4_1499;

	setp.lt.u32	%p1647, %r10400, 1129032919;
	@%p1647 bra 	BB4_1500;

	setp.gt.u32	%p1648, %r10399, 1685539716;
	@%p1648 bra 	BB4_1499;

	setp.lt.u32	%p1649, %r10399, 1685539716;
	@%p1649 bra 	BB4_1500;

	setp.gt.u32	%p1650, %r10398, -209382721;
	@%p1650 bra 	BB4_1499;

	setp.lt.u32	%p1651, %r10398, -209382721;
	@%p1651 bra 	BB4_1500;

	setp.gt.u32	%p1652, %r10397, 1731252896;
	@%p1652 bra 	BB4_1499;

	setp.lt.u32	%p1653, %r10397, 1731252896;
	@%p1653 bra 	BB4_1500;

	setp.gt.u32	%p1654, %r10396, -156174812;
	@%p1654 bra 	BB4_1499;

	setp.lt.u32	%p1655, %r10396, -156174812;
	@%p1655 bra 	BB4_1500;

	setp.gt.u32	%p1656, %r10395, 514588670;
	@%p1656 bra 	BB4_1499;

	setp.lt.u32	%p1657, %r10395, 514588670;
	@%p1657 bra 	BB4_1500;

	setp.gt.u32	%p1658, %r10394, -1319895041;
	@%p1658 bra 	BB4_1499;

	setp.lt.u32	%p1659, %r10394, -1319895041;
	@%p1659 bra 	BB4_1500;

	setp.gt.u32	%p1660, %r10393, -1174470657;
	@%p1660 bra 	BB4_1499;

	setp.lt.u32	%p1661, %r10393, -1174470657;
	setp.lt.u32	%p1662, %r10392, -21845;
	or.pred  	%p1663, %p1661, %p1662;
	@%p1663 bra 	BB4_1500;

BB4_1499:
	mov.u32 	%r10440, -21845;
	mov.u32 	%r10441, -1174470657;
	mov.u32 	%r10442, -1319895041;
	mov.u32 	%r10443, 514588670;
	mov.u32 	%r10444, -156174812;
	mov.u32 	%r10445, 1731252896;
	mov.u32 	%r10446, -209382721;
	mov.u32 	%r10447, 1685539716;
	mov.u32 	%r10448, 1129032919;
	mov.u32 	%r10449, 1260103606;
	mov.u32 	%r10450, 964683418;
	mov.u32 	%r10451, 436277738;
	// inline asm
	sub.cc.u32 %r10392, %r10392, %r10440;
subc.cc.u32 %r10393, %r10393, %r10441;
subc.cc.u32 %r10394, %r10394, %r10442;
subc.cc.u32 %r10395, %r10395, %r10443;
subc.cc.u32 %r10396, %r10396, %r10444;
subc.cc.u32 %r10397, %r10397, %r10445;
subc.cc.u32 %r10398, %r10398, %r10446;
subc.cc.u32 %r10399, %r10399, %r10447;
subc.cc.u32 %r10400, %r10400, %r10448;
subc.cc.u32 %r10401, %r10401, %r10449;
subc.cc.u32 %r10402, %r10402, %r10450;
subc.u32 %r10403, %r10403, %r10451;

	// inline asm

BB4_1500:
	// Callseq Start 48
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r10392;
	st.param.b32	[param0+4], %r10393;
	st.param.b32	[param0+8], %r10394;
	st.param.b32	[param0+12], %r10395;
	st.param.b32	[param0+16], %r10396;
	st.param.b32	[param0+20], %r10397;
	st.param.b32	[param0+24], %r10398;
	st.param.b32	[param0+28], %r10399;
	st.param.b32	[param0+32], %r10400;
	st.param.b32	[param0+36], %r10401;
	st.param.b32	[param0+40], %r10402;
	st.param.b32	[param0+44], %r10403;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r10392;
	st.param.b32	[param1+4], %r10393;
	st.param.b32	[param1+8], %r10394;
	st.param.b32	[param1+12], %r10395;
	st.param.b32	[param1+16], %r10396;
	st.param.b32	[param1+20], %r10397;
	st.param.b32	[param1+24], %r10398;
	st.param.b32	[param1+28], %r10399;
	st.param.b32	[param1+32], %r10400;
	st.param.b32	[param1+36], %r10401;
	st.param.b32	[param1+40], %r10402;
	st.param.b32	[param1+44], %r10403;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r3419, [retval0+0];
	ld.param.b32	%r3420, [retval0+4];
	ld.param.b32	%r3421, [retval0+8];
	ld.param.b32	%r3422, [retval0+12];
	ld.param.b32	%r3423, [retval0+16];
	ld.param.b32	%r3424, [retval0+20];
	ld.param.b32	%r3425, [retval0+24];
	ld.param.b32	%r3426, [retval0+28];
	ld.param.b32	%r3427, [retval0+32];
	ld.param.b32	%r3428, [retval0+36];
	ld.param.b32	%r3429, [retval0+40];
	ld.param.b32	%r3430, [retval0+44];
	
	//{
	}// Callseq End 48
	// Callseq Start 49
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r14897;
	st.param.b32	[param0+4], %r14898;
	st.param.b32	[param0+8], %r14899;
	st.param.b32	[param0+12], %r14900;
	st.param.b32	[param0+16], %r14901;
	st.param.b32	[param0+20], %r14902;
	st.param.b32	[param0+24], %r14903;
	st.param.b32	[param0+28], %r14904;
	st.param.b32	[param0+32], %r14905;
	st.param.b32	[param0+36], %r14906;
	st.param.b32	[param0+40], %r14907;
	st.param.b32	[param0+44], %r14908;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r14909;
	st.param.b32	[param1+4], %r14910;
	st.param.b32	[param1+8], %r14911;
	st.param.b32	[param1+12], %r14912;
	st.param.b32	[param1+16], %r14913;
	st.param.b32	[param1+20], %r14914;
	st.param.b32	[param1+24], %r14915;
	st.param.b32	[param1+28], %r14916;
	st.param.b32	[param1+32], %r14917;
	st.param.b32	[param1+36], %r14918;
	st.param.b32	[param1+40], %r14919;
	st.param.b32	[param1+44], %r14920;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r10464, [retval0+0];
	ld.param.b32	%r10465, [retval0+4];
	ld.param.b32	%r10466, [retval0+8];
	ld.param.b32	%r10467, [retval0+12];
	ld.param.b32	%r10468, [retval0+16];
	ld.param.b32	%r10469, [retval0+20];
	ld.param.b32	%r10470, [retval0+24];
	ld.param.b32	%r10471, [retval0+28];
	ld.param.b32	%r10472, [retval0+32];
	ld.param.b32	%r10473, [retval0+36];
	ld.param.b32	%r10474, [retval0+40];
	ld.param.b32	%r10475, [retval0+44];
	
	//{
	}// Callseq End 49
	shl.b32 	%r10476, %r10475, 1;
	shr.u32 	%r10477, %r10474, 31;
	or.b32  	%r14920, %r10477, %r10476;
	shl.b32 	%r10478, %r10474, 1;
	shr.u32 	%r10479, %r10473, 31;
	or.b32  	%r14919, %r10479, %r10478;
	shl.b32 	%r10480, %r10473, 1;
	shr.u32 	%r10481, %r10472, 31;
	or.b32  	%r14918, %r10481, %r10480;
	shl.b32 	%r10482, %r10472, 1;
	shr.u32 	%r10483, %r10471, 31;
	or.b32  	%r14917, %r10483, %r10482;
	shl.b32 	%r10484, %r10471, 1;
	shr.u32 	%r10485, %r10470, 31;
	or.b32  	%r14916, %r10485, %r10484;
	shl.b32 	%r10486, %r10470, 1;
	shr.u32 	%r10487, %r10469, 31;
	or.b32  	%r14915, %r10487, %r10486;
	shl.b32 	%r10488, %r10469, 1;
	shr.u32 	%r10489, %r10468, 31;
	or.b32  	%r14914, %r10489, %r10488;
	shl.b32 	%r10490, %r10468, 1;
	shr.u32 	%r10491, %r10467, 31;
	or.b32  	%r14913, %r10491, %r10490;
	shl.b32 	%r10492, %r10467, 1;
	shr.u32 	%r10493, %r10466, 31;
	or.b32  	%r14912, %r10493, %r10492;
	shl.b32 	%r10494, %r10466, 1;
	shr.u32 	%r10495, %r10465, 31;
	or.b32  	%r14911, %r10495, %r10494;
	shl.b32 	%r10496, %r10465, 1;
	shr.u32 	%r10497, %r10464, 31;
	or.b32  	%r14910, %r10497, %r10496;
	shl.b32 	%r14909, %r10464, 1;
	setp.gt.u32	%p1664, %r14920, 436277738;
	@%p1664 bra 	BB4_1522;

	setp.lt.u32	%p1665, %r14920, 436277738;
	@%p1665 bra 	BB4_1523;

	setp.gt.u32	%p1666, %r14919, 964683418;
	@%p1666 bra 	BB4_1522;

	setp.lt.u32	%p1667, %r14919, 964683418;
	@%p1667 bra 	BB4_1523;

	setp.gt.u32	%p1668, %r14918, 1260103606;
	@%p1668 bra 	BB4_1522;

	setp.lt.u32	%p1669, %r14918, 1260103606;
	@%p1669 bra 	BB4_1523;

	setp.gt.u32	%p1670, %r14917, 1129032919;
	@%p1670 bra 	BB4_1522;

	setp.lt.u32	%p1671, %r14917, 1129032919;
	@%p1671 bra 	BB4_1523;

	setp.gt.u32	%p1672, %r14916, 1685539716;
	@%p1672 bra 	BB4_1522;

	setp.lt.u32	%p1673, %r14916, 1685539716;
	@%p1673 bra 	BB4_1523;

	setp.gt.u32	%p1674, %r14915, -209382721;
	@%p1674 bra 	BB4_1522;

	setp.lt.u32	%p1675, %r14915, -209382721;
	@%p1675 bra 	BB4_1523;

	setp.gt.u32	%p1676, %r14914, 1731252896;
	@%p1676 bra 	BB4_1522;

	setp.lt.u32	%p1677, %r14914, 1731252896;
	@%p1677 bra 	BB4_1523;

	setp.gt.u32	%p1678, %r14913, -156174812;
	@%p1678 bra 	BB4_1522;

	setp.lt.u32	%p1679, %r14913, -156174812;
	@%p1679 bra 	BB4_1523;

	setp.gt.u32	%p1680, %r14912, 514588670;
	@%p1680 bra 	BB4_1522;

	setp.lt.u32	%p1681, %r14912, 514588670;
	@%p1681 bra 	BB4_1523;

	setp.gt.u32	%p1682, %r14911, -1319895041;
	@%p1682 bra 	BB4_1522;

	setp.lt.u32	%p1683, %r14911, -1319895041;
	@%p1683 bra 	BB4_1523;

	setp.gt.u32	%p1684, %r14910, -1174470657;
	@%p1684 bra 	BB4_1522;

	setp.lt.u32	%p1685, %r14910, -1174470657;
	setp.lt.u32	%p1686, %r14909, -21845;
	or.pred  	%p1687, %p1685, %p1686;
	@%p1687 bra 	BB4_1523;

BB4_1522:
	mov.u32 	%r10510, -21845;
	mov.u32 	%r10511, -1174470657;
	mov.u32 	%r10512, -1319895041;
	mov.u32 	%r10513, 514588670;
	mov.u32 	%r10514, -156174812;
	mov.u32 	%r10515, 1731252896;
	mov.u32 	%r10516, -209382721;
	mov.u32 	%r10517, 1685539716;
	mov.u32 	%r10518, 1129032919;
	mov.u32 	%r10519, 1260103606;
	mov.u32 	%r10520, 964683418;
	mov.u32 	%r10521, 436277738;
	// inline asm
	sub.cc.u32 %r14909, %r14909, %r10510;
subc.cc.u32 %r14910, %r14910, %r10511;
subc.cc.u32 %r14911, %r14911, %r10512;
subc.cc.u32 %r14912, %r14912, %r10513;
subc.cc.u32 %r14913, %r14913, %r10514;
subc.cc.u32 %r14914, %r14914, %r10515;
subc.cc.u32 %r14915, %r14915, %r10516;
subc.cc.u32 %r14916, %r14916, %r10517;
subc.cc.u32 %r14917, %r14917, %r10518;
subc.cc.u32 %r14918, %r14918, %r10519;
subc.cc.u32 %r14919, %r14919, %r10520;
subc.u32 %r14920, %r14920, %r10521;

	// inline asm

BB4_1523:
	mov.u32 	%r14657, %r3430;
	mov.u32 	%r14662, %r3425;
	mov.u32 	%r14667, %r3420;
	mov.u32 	%r14660, %r3427;
	mov.u32 	%r14665, %r3422;
	mov.u32 	%r14658, %r3429;
	mov.u32 	%r14663, %r3424;
	mov.u32 	%r14668, %r3419;
	mov.u32 	%r14661, %r3426;
	mov.u32 	%r14666, %r3421;
	mov.u32 	%r14659, %r3428;
	mov.u32 	%r14664, %r3423;
	// inline asm
	sub.cc.u32 %r14668, %r14668, %r14620;
subc.cc.u32 %r14667, %r14667, %r14619;
subc.cc.u32 %r14666, %r14666, %r14618;
subc.cc.u32 %r14665, %r14665, %r14617;
subc.cc.u32 %r14664, %r14664, %r14616;
subc.cc.u32 %r14663, %r14663, %r14615;
subc.cc.u32 %r14662, %r14662, %r14614;
subc.cc.u32 %r14661, %r14661, %r14613;
subc.cc.u32 %r14660, %r14660, %r14612;
subc.cc.u32 %r14659, %r14659, %r14611;
subc.cc.u32 %r14658, %r14658, %r14610;
subc.u32 %r14657, %r14657, %r14609;

	// inline asm
	setp.gt.u32	%p1688, %r3430, %r14609;
	@%p1688 bra 	BB4_1546;

	setp.lt.u32	%p1689, %r3430, %r14609;
	@%p1689 bra 	BB4_1545;

	setp.gt.u32	%p1690, %r3429, %r14610;
	@%p1690 bra 	BB4_1546;

	setp.lt.u32	%p1691, %r3429, %r14610;
	@%p1691 bra 	BB4_1545;

	setp.gt.u32	%p1692, %r3428, %r14611;
	@%p1692 bra 	BB4_1546;

	setp.lt.u32	%p1693, %r3428, %r14611;
	@%p1693 bra 	BB4_1545;

	setp.gt.u32	%p1694, %r3427, %r14612;
	@%p1694 bra 	BB4_1546;

	setp.lt.u32	%p1695, %r3427, %r14612;
	@%p1695 bra 	BB4_1545;

	setp.gt.u32	%p1696, %r3426, %r14613;
	@%p1696 bra 	BB4_1546;

	setp.lt.u32	%p1697, %r3426, %r14613;
	@%p1697 bra 	BB4_1545;

	setp.gt.u32	%p1698, %r3425, %r14614;
	@%p1698 bra 	BB4_1546;

	setp.lt.u32	%p1699, %r3425, %r14614;
	@%p1699 bra 	BB4_1545;

	setp.gt.u32	%p1700, %r3424, %r14615;
	@%p1700 bra 	BB4_1546;

	setp.lt.u32	%p1701, %r3424, %r14615;
	@%p1701 bra 	BB4_1545;

	setp.gt.u32	%p1702, %r3423, %r14616;
	@%p1702 bra 	BB4_1546;

	setp.lt.u32	%p1703, %r3423, %r14616;
	@%p1703 bra 	BB4_1545;

	setp.gt.u32	%p1704, %r3422, %r14617;
	@%p1704 bra 	BB4_1546;

	setp.lt.u32	%p1705, %r3422, %r14617;
	@%p1705 bra 	BB4_1545;

	setp.gt.u32	%p1706, %r3421, %r14618;
	@%p1706 bra 	BB4_1546;

	setp.lt.u32	%p1707, %r3421, %r14618;
	@%p1707 bra 	BB4_1545;

	setp.gt.u32	%p1708, %r3420, %r14619;
	@%p1708 bra 	BB4_1546;

	setp.ge.u32	%p1709, %r3420, %r14619;
	setp.ge.u32	%p1710, %r3419, %r14620;
	and.pred  	%p1711, %p1709, %p1710;
	@%p1711 bra 	BB4_1546;

BB4_1545:
	mov.u32 	%r10582, -21845;
	mov.u32 	%r10583, -1174470657;
	mov.u32 	%r10584, -1319895041;
	mov.u32 	%r10585, 514588670;
	mov.u32 	%r10586, -156174812;
	mov.u32 	%r10587, 1731252896;
	mov.u32 	%r10588, -209382721;
	mov.u32 	%r10589, 1685539716;
	mov.u32 	%r10590, 1129032919;
	mov.u32 	%r10591, 1260103606;
	mov.u32 	%r10592, 964683418;
	mov.u32 	%r10593, 436277738;
	// inline asm
	add.cc.u32 %r14668, %r14668, %r10582;
addc.cc.u32 %r14667, %r14667, %r10583;
addc.cc.u32 %r14666, %r14666, %r10584;
addc.cc.u32 %r14665, %r14665, %r10585;
addc.cc.u32 %r14664, %r14664, %r10586;
addc.cc.u32 %r14663, %r14663, %r10587;
addc.cc.u32 %r14662, %r14662, %r10588;
addc.cc.u32 %r14661, %r14661, %r10589;
addc.cc.u32 %r14660, %r14660, %r10590;
addc.cc.u32 %r14659, %r14659, %r10591;
addc.cc.u32 %r14658, %r14658, %r10592;
addc.u32 %r14657, %r14657, %r10593;

	// inline asm

BB4_1546:
	mov.u32 	%r14891, %r14662;
	mov.u32 	%r14896, %r14657;
	mov.u32 	%r14889, %r14664;
	mov.u32 	%r14894, %r14659;
	mov.u32 	%r14887, %r14666;
	mov.u32 	%r14892, %r14661;
	mov.u32 	%r14885, %r14668;
	mov.u32 	%r14890, %r14663;
	mov.u32 	%r14895, %r14658;
	mov.u32 	%r14888, %r14665;
	mov.u32 	%r14893, %r14660;
	mov.u32 	%r14886, %r14667;
	// inline asm
	sub.cc.u32 %r14885, %r14885, %r14620;
subc.cc.u32 %r14886, %r14886, %r14619;
subc.cc.u32 %r14887, %r14887, %r14618;
subc.cc.u32 %r14888, %r14888, %r14617;
subc.cc.u32 %r14889, %r14889, %r14616;
subc.cc.u32 %r14890, %r14890, %r14615;
subc.cc.u32 %r14891, %r14891, %r14614;
subc.cc.u32 %r14892, %r14892, %r14613;
subc.cc.u32 %r14893, %r14893, %r14612;
subc.cc.u32 %r14894, %r14894, %r14611;
subc.cc.u32 %r14895, %r14895, %r14610;
subc.u32 %r14896, %r14896, %r14609;

	// inline asm
	setp.gt.u32	%p1712, %r14657, %r14609;
	@%p1712 bra 	BB4_1569;

	setp.lt.u32	%p1713, %r14657, %r14609;
	@%p1713 bra 	BB4_1568;

	setp.gt.u32	%p1714, %r14658, %r14610;
	@%p1714 bra 	BB4_1569;

	setp.lt.u32	%p1715, %r14658, %r14610;
	@%p1715 bra 	BB4_1568;

	setp.gt.u32	%p1716, %r14659, %r14611;
	@%p1716 bra 	BB4_1569;

	setp.lt.u32	%p1717, %r14659, %r14611;
	@%p1717 bra 	BB4_1568;

	setp.gt.u32	%p1718, %r14660, %r14612;
	@%p1718 bra 	BB4_1569;

	setp.lt.u32	%p1719, %r14660, %r14612;
	@%p1719 bra 	BB4_1568;

	setp.gt.u32	%p1720, %r14661, %r14613;
	@%p1720 bra 	BB4_1569;

	setp.lt.u32	%p1721, %r14661, %r14613;
	@%p1721 bra 	BB4_1568;

	setp.gt.u32	%p1722, %r14662, %r14614;
	@%p1722 bra 	BB4_1569;

	setp.lt.u32	%p1723, %r14662, %r14614;
	@%p1723 bra 	BB4_1568;

	setp.gt.u32	%p1724, %r14663, %r14615;
	@%p1724 bra 	BB4_1569;

	setp.lt.u32	%p1725, %r14663, %r14615;
	@%p1725 bra 	BB4_1568;

	setp.gt.u32	%p1726, %r14664, %r14616;
	@%p1726 bra 	BB4_1569;

	setp.lt.u32	%p1727, %r14664, %r14616;
	@%p1727 bra 	BB4_1568;

	setp.gt.u32	%p1728, %r14665, %r14617;
	@%p1728 bra 	BB4_1569;

	setp.lt.u32	%p1729, %r14665, %r14617;
	@%p1729 bra 	BB4_1568;

	setp.gt.u32	%p1730, %r14666, %r14618;
	@%p1730 bra 	BB4_1569;

	setp.lt.u32	%p1731, %r14666, %r14618;
	@%p1731 bra 	BB4_1568;

	setp.gt.u32	%p1732, %r14667, %r14619;
	@%p1732 bra 	BB4_1569;

	setp.ge.u32	%p1733, %r14667, %r14619;
	setp.ge.u32	%p1734, %r14668, %r14620;
	and.pred  	%p1735, %p1733, %p1734;
	@%p1735 bra 	BB4_1569;

BB4_1568:
	mov.u32 	%r10654, -21845;
	mov.u32 	%r10655, -1174470657;
	mov.u32 	%r10656, -1319895041;
	mov.u32 	%r10657, 514588670;
	mov.u32 	%r10658, -156174812;
	mov.u32 	%r10659, 1731252896;
	mov.u32 	%r10660, -209382721;
	mov.u32 	%r10661, 1685539716;
	mov.u32 	%r10662, 1129032919;
	mov.u32 	%r10663, 1260103606;
	mov.u32 	%r10664, 964683418;
	mov.u32 	%r10665, 436277738;
	// inline asm
	add.cc.u32 %r14885, %r14885, %r10654;
addc.cc.u32 %r14886, %r14886, %r10655;
addc.cc.u32 %r14887, %r14887, %r10656;
addc.cc.u32 %r14888, %r14888, %r10657;
addc.cc.u32 %r14889, %r14889, %r10658;
addc.cc.u32 %r14890, %r14890, %r10659;
addc.cc.u32 %r14891, %r14891, %r10660;
addc.cc.u32 %r14892, %r14892, %r10661;
addc.cc.u32 %r14893, %r14893, %r10662;
addc.cc.u32 %r14894, %r14894, %r10663;
addc.cc.u32 %r14895, %r14895, %r10664;
addc.u32 %r14896, %r14896, %r10665;

	// inline asm

BB4_1569:
	shr.u32 	%r10678, %r3153, 31;
	shl.b32 	%r10679, %r3154, 1;
	or.b32  	%r14681, %r10678, %r10679;
	shr.u32 	%r10680, %r3152, 31;
	shl.b32 	%r10681, %r3153, 1;
	or.b32  	%r14682, %r10680, %r10681;
	shr.u32 	%r10682, %r3151, 31;
	shl.b32 	%r10683, %r3152, 1;
	or.b32  	%r14683, %r10682, %r10683;
	shr.u32 	%r10684, %r3150, 31;
	shl.b32 	%r10685, %r3151, 1;
	or.b32  	%r14684, %r10684, %r10685;
	shr.u32 	%r10686, %r3149, 31;
	shl.b32 	%r10687, %r3150, 1;
	or.b32  	%r14685, %r10686, %r10687;
	shr.u32 	%r10688, %r3148, 31;
	shl.b32 	%r10689, %r3149, 1;
	or.b32  	%r14686, %r10688, %r10689;
	shr.u32 	%r10690, %r3147, 31;
	shl.b32 	%r10691, %r3148, 1;
	or.b32  	%r14687, %r10690, %r10691;
	shr.u32 	%r10692, %r3146, 31;
	shl.b32 	%r10693, %r3147, 1;
	or.b32  	%r14688, %r10692, %r10693;
	shr.u32 	%r10694, %r3145, 31;
	shl.b32 	%r10695, %r3146, 1;
	or.b32  	%r14689, %r10694, %r10695;
	shr.u32 	%r10696, %r3144, 31;
	shl.b32 	%r10697, %r3145, 1;
	or.b32  	%r14690, %r10696, %r10697;
	shr.u32 	%r10698, %r3143, 31;
	shl.b32 	%r10699, %r3144, 1;
	or.b32  	%r14691, %r10698, %r10699;
	shl.b32 	%r14692, %r3143, 1;
	setp.gt.u32	%p1736, %r14681, 436277738;
	@%p1736 bra 	BB4_1591;

	setp.lt.u32	%p1737, %r14681, 436277738;
	@%p1737 bra 	BB4_1592;

	setp.gt.u32	%p1738, %r14682, 964683418;
	@%p1738 bra 	BB4_1591;

	setp.lt.u32	%p1739, %r14682, 964683418;
	@%p1739 bra 	BB4_1592;

	setp.gt.u32	%p1740, %r14683, 1260103606;
	@%p1740 bra 	BB4_1591;

	setp.lt.u32	%p1741, %r14683, 1260103606;
	@%p1741 bra 	BB4_1592;

	setp.gt.u32	%p1742, %r14684, 1129032919;
	@%p1742 bra 	BB4_1591;

	setp.lt.u32	%p1743, %r14684, 1129032919;
	@%p1743 bra 	BB4_1592;

	setp.gt.u32	%p1744, %r14685, 1685539716;
	@%p1744 bra 	BB4_1591;

	setp.lt.u32	%p1745, %r14685, 1685539716;
	@%p1745 bra 	BB4_1592;

	setp.gt.u32	%p1746, %r14686, -209382721;
	@%p1746 bra 	BB4_1591;

	setp.lt.u32	%p1747, %r14686, -209382721;
	@%p1747 bra 	BB4_1592;

	setp.gt.u32	%p1748, %r14687, 1731252896;
	@%p1748 bra 	BB4_1591;

	setp.lt.u32	%p1749, %r14687, 1731252896;
	@%p1749 bra 	BB4_1592;

	setp.gt.u32	%p1750, %r14688, -156174812;
	@%p1750 bra 	BB4_1591;

	setp.lt.u32	%p1751, %r14688, -156174812;
	@%p1751 bra 	BB4_1592;

	setp.gt.u32	%p1752, %r14689, 514588670;
	@%p1752 bra 	BB4_1591;

	setp.lt.u32	%p1753, %r14689, 514588670;
	@%p1753 bra 	BB4_1592;

	setp.gt.u32	%p1754, %r14690, -1319895041;
	@%p1754 bra 	BB4_1591;

	setp.lt.u32	%p1755, %r14690, -1319895041;
	@%p1755 bra 	BB4_1592;

	setp.gt.u32	%p1756, %r14691, -1174470657;
	@%p1756 bra 	BB4_1591;

	setp.lt.u32	%p1757, %r14691, -1174470657;
	setp.lt.u32	%p1758, %r14692, -21845;
	or.pred  	%p1759, %p1757, %p1758;
	@%p1759 bra 	BB4_1592;

BB4_1591:
	mov.u32 	%r10712, -21845;
	mov.u32 	%r10713, -1174470657;
	mov.u32 	%r10714, -1319895041;
	mov.u32 	%r10715, 514588670;
	mov.u32 	%r10716, -156174812;
	mov.u32 	%r10717, 1731252896;
	mov.u32 	%r10718, -209382721;
	mov.u32 	%r10719, 1685539716;
	mov.u32 	%r10720, 1129032919;
	mov.u32 	%r10721, 1260103606;
	mov.u32 	%r10722, 964683418;
	mov.u32 	%r10723, 436277738;
	// inline asm
	sub.cc.u32 %r14692, %r14692, %r10712;
subc.cc.u32 %r14691, %r14691, %r10713;
subc.cc.u32 %r14690, %r14690, %r10714;
subc.cc.u32 %r14689, %r14689, %r10715;
subc.cc.u32 %r14688, %r14688, %r10716;
subc.cc.u32 %r14687, %r14687, %r10717;
subc.cc.u32 %r14686, %r14686, %r10718;
subc.cc.u32 %r14685, %r14685, %r10719;
subc.cc.u32 %r14684, %r14684, %r10720;
subc.cc.u32 %r14683, %r14683, %r10721;
subc.cc.u32 %r14682, %r14682, %r10722;
subc.u32 %r14681, %r14681, %r10723;

	// inline asm

BB4_1592:
	shr.u32 	%r10736, %r14682, 31;
	shl.b32 	%r10737, %r14681, 1;
	or.b32  	%r14693, %r10736, %r10737;
	shr.u32 	%r10738, %r14683, 31;
	shl.b32 	%r10739, %r14682, 1;
	or.b32  	%r14694, %r10738, %r10739;
	shr.u32 	%r10740, %r14684, 31;
	shl.b32 	%r10741, %r14683, 1;
	or.b32  	%r14695, %r10740, %r10741;
	shr.u32 	%r10742, %r14685, 31;
	shl.b32 	%r10743, %r14684, 1;
	or.b32  	%r14696, %r10742, %r10743;
	shr.u32 	%r10744, %r14686, 31;
	shl.b32 	%r10745, %r14685, 1;
	or.b32  	%r14697, %r10744, %r10745;
	shr.u32 	%r10746, %r14687, 31;
	shl.b32 	%r10747, %r14686, 1;
	or.b32  	%r14698, %r10746, %r10747;
	shr.u32 	%r10748, %r14688, 31;
	shl.b32 	%r10749, %r14687, 1;
	or.b32  	%r14699, %r10748, %r10749;
	shr.u32 	%r10750, %r14689, 31;
	shl.b32 	%r10751, %r14688, 1;
	or.b32  	%r14700, %r10750, %r10751;
	shr.u32 	%r10752, %r14690, 31;
	shl.b32 	%r10753, %r14689, 1;
	or.b32  	%r14701, %r10752, %r10753;
	shr.u32 	%r10754, %r14691, 31;
	shl.b32 	%r10755, %r14690, 1;
	or.b32  	%r14702, %r10754, %r10755;
	shr.u32 	%r10756, %r14692, 31;
	shl.b32 	%r10757, %r14691, 1;
	or.b32  	%r14703, %r10756, %r10757;
	shl.b32 	%r14704, %r14692, 1;
	setp.gt.u32	%p1760, %r14693, 436277738;
	@%p1760 bra 	BB4_1614;

	setp.lt.u32	%p1761, %r14693, 436277738;
	@%p1761 bra 	BB4_1615;

	setp.gt.u32	%p1762, %r14694, 964683418;
	@%p1762 bra 	BB4_1614;

	setp.lt.u32	%p1763, %r14694, 964683418;
	@%p1763 bra 	BB4_1615;

	setp.gt.u32	%p1764, %r14695, 1260103606;
	@%p1764 bra 	BB4_1614;

	setp.lt.u32	%p1765, %r14695, 1260103606;
	@%p1765 bra 	BB4_1615;

	setp.gt.u32	%p1766, %r14696, 1129032919;
	@%p1766 bra 	BB4_1614;

	setp.lt.u32	%p1767, %r14696, 1129032919;
	@%p1767 bra 	BB4_1615;

	setp.gt.u32	%p1768, %r14697, 1685539716;
	@%p1768 bra 	BB4_1614;

	setp.lt.u32	%p1769, %r14697, 1685539716;
	@%p1769 bra 	BB4_1615;

	setp.gt.u32	%p1770, %r14698, -209382721;
	@%p1770 bra 	BB4_1614;

	setp.lt.u32	%p1771, %r14698, -209382721;
	@%p1771 bra 	BB4_1615;

	setp.gt.u32	%p1772, %r14699, 1731252896;
	@%p1772 bra 	BB4_1614;

	setp.lt.u32	%p1773, %r14699, 1731252896;
	@%p1773 bra 	BB4_1615;

	setp.gt.u32	%p1774, %r14700, -156174812;
	@%p1774 bra 	BB4_1614;

	setp.lt.u32	%p1775, %r14700, -156174812;
	@%p1775 bra 	BB4_1615;

	setp.gt.u32	%p1776, %r14701, 514588670;
	@%p1776 bra 	BB4_1614;

	setp.lt.u32	%p1777, %r14701, 514588670;
	@%p1777 bra 	BB4_1615;

	setp.gt.u32	%p1778, %r14702, -1319895041;
	@%p1778 bra 	BB4_1614;

	setp.lt.u32	%p1779, %r14702, -1319895041;
	@%p1779 bra 	BB4_1615;

	setp.gt.u32	%p1780, %r14703, -1174470657;
	@%p1780 bra 	BB4_1614;

	setp.lt.u32	%p1781, %r14703, -1174470657;
	setp.lt.u32	%p1782, %r14704, -21845;
	or.pred  	%p1783, %p1781, %p1782;
	@%p1783 bra 	BB4_1615;

BB4_1614:
	mov.u32 	%r10770, -21845;
	mov.u32 	%r10771, -1174470657;
	mov.u32 	%r10772, -1319895041;
	mov.u32 	%r10773, 514588670;
	mov.u32 	%r10774, -156174812;
	mov.u32 	%r10775, 1731252896;
	mov.u32 	%r10776, -209382721;
	mov.u32 	%r10777, 1685539716;
	mov.u32 	%r10778, 1129032919;
	mov.u32 	%r10779, 1260103606;
	mov.u32 	%r10780, 964683418;
	mov.u32 	%r10781, 436277738;
	// inline asm
	sub.cc.u32 %r14704, %r14704, %r10770;
subc.cc.u32 %r14703, %r14703, %r10771;
subc.cc.u32 %r14702, %r14702, %r10772;
subc.cc.u32 %r14701, %r14701, %r10773;
subc.cc.u32 %r14700, %r14700, %r10774;
subc.cc.u32 %r14699, %r14699, %r10775;
subc.cc.u32 %r14698, %r14698, %r10776;
subc.cc.u32 %r14697, %r14697, %r10777;
subc.cc.u32 %r14696, %r14696, %r10778;
subc.cc.u32 %r14695, %r14695, %r10779;
subc.cc.u32 %r14694, %r14694, %r10780;
subc.u32 %r14693, %r14693, %r10781;

	// inline asm

BB4_1615:
	shr.u32 	%r10794, %r14694, 31;
	shl.b32 	%r10795, %r14693, 1;
	or.b32  	%r14705, %r10794, %r10795;
	shr.u32 	%r10796, %r14695, 31;
	shl.b32 	%r10797, %r14694, 1;
	or.b32  	%r14706, %r10796, %r10797;
	shr.u32 	%r10798, %r14696, 31;
	shl.b32 	%r10799, %r14695, 1;
	or.b32  	%r14707, %r10798, %r10799;
	shr.u32 	%r10800, %r14697, 31;
	shl.b32 	%r10801, %r14696, 1;
	or.b32  	%r14708, %r10800, %r10801;
	shr.u32 	%r10802, %r14698, 31;
	shl.b32 	%r10803, %r14697, 1;
	or.b32  	%r14709, %r10802, %r10803;
	shr.u32 	%r10804, %r14699, 31;
	shl.b32 	%r10805, %r14698, 1;
	or.b32  	%r14710, %r10804, %r10805;
	shr.u32 	%r10806, %r14700, 31;
	shl.b32 	%r10807, %r14699, 1;
	or.b32  	%r14711, %r10806, %r10807;
	shr.u32 	%r10808, %r14701, 31;
	shl.b32 	%r10809, %r14700, 1;
	or.b32  	%r14712, %r10808, %r10809;
	shr.u32 	%r10810, %r14702, 31;
	shl.b32 	%r10811, %r14701, 1;
	or.b32  	%r14713, %r10810, %r10811;
	shr.u32 	%r10812, %r14703, 31;
	shl.b32 	%r10813, %r14702, 1;
	or.b32  	%r14714, %r10812, %r10813;
	shr.u32 	%r10814, %r14704, 31;
	shl.b32 	%r10815, %r14703, 1;
	or.b32  	%r14715, %r10814, %r10815;
	shl.b32 	%r14716, %r14704, 1;
	setp.gt.u32	%p1784, %r14705, 436277738;
	@%p1784 bra 	BB4_1637;

	setp.lt.u32	%p1785, %r14705, 436277738;
	@%p1785 bra 	BB4_1638;

	setp.gt.u32	%p1786, %r14706, 964683418;
	@%p1786 bra 	BB4_1637;

	setp.lt.u32	%p1787, %r14706, 964683418;
	@%p1787 bra 	BB4_1638;

	setp.gt.u32	%p1788, %r14707, 1260103606;
	@%p1788 bra 	BB4_1637;

	setp.lt.u32	%p1789, %r14707, 1260103606;
	@%p1789 bra 	BB4_1638;

	setp.gt.u32	%p1790, %r14708, 1129032919;
	@%p1790 bra 	BB4_1637;

	setp.lt.u32	%p1791, %r14708, 1129032919;
	@%p1791 bra 	BB4_1638;

	setp.gt.u32	%p1792, %r14709, 1685539716;
	@%p1792 bra 	BB4_1637;

	setp.lt.u32	%p1793, %r14709, 1685539716;
	@%p1793 bra 	BB4_1638;

	setp.gt.u32	%p1794, %r14710, -209382721;
	@%p1794 bra 	BB4_1637;

	setp.lt.u32	%p1795, %r14710, -209382721;
	@%p1795 bra 	BB4_1638;

	setp.gt.u32	%p1796, %r14711, 1731252896;
	@%p1796 bra 	BB4_1637;

	setp.lt.u32	%p1797, %r14711, 1731252896;
	@%p1797 bra 	BB4_1638;

	setp.gt.u32	%p1798, %r14712, -156174812;
	@%p1798 bra 	BB4_1637;

	setp.lt.u32	%p1799, %r14712, -156174812;
	@%p1799 bra 	BB4_1638;

	setp.gt.u32	%p1800, %r14713, 514588670;
	@%p1800 bra 	BB4_1637;

	setp.lt.u32	%p1801, %r14713, 514588670;
	@%p1801 bra 	BB4_1638;

	setp.gt.u32	%p1802, %r14714, -1319895041;
	@%p1802 bra 	BB4_1637;

	setp.lt.u32	%p1803, %r14714, -1319895041;
	@%p1803 bra 	BB4_1638;

	setp.gt.u32	%p1804, %r14715, -1174470657;
	@%p1804 bra 	BB4_1637;

	setp.lt.u32	%p1805, %r14715, -1174470657;
	setp.lt.u32	%p1806, %r14716, -21845;
	or.pred  	%p1807, %p1805, %p1806;
	@%p1807 bra 	BB4_1638;

BB4_1637:
	mov.u32 	%r10828, -21845;
	mov.u32 	%r10829, -1174470657;
	mov.u32 	%r10830, -1319895041;
	mov.u32 	%r10831, 514588670;
	mov.u32 	%r10832, -156174812;
	mov.u32 	%r10833, 1731252896;
	mov.u32 	%r10834, -209382721;
	mov.u32 	%r10835, 1685539716;
	mov.u32 	%r10836, 1129032919;
	mov.u32 	%r10837, 1260103606;
	mov.u32 	%r10838, 964683418;
	mov.u32 	%r10839, 436277738;
	// inline asm
	sub.cc.u32 %r14716, %r14716, %r10828;
subc.cc.u32 %r14715, %r14715, %r10829;
subc.cc.u32 %r14714, %r14714, %r10830;
subc.cc.u32 %r14713, %r14713, %r10831;
subc.cc.u32 %r14712, %r14712, %r10832;
subc.cc.u32 %r14711, %r14711, %r10833;
subc.cc.u32 %r14710, %r14710, %r10834;
subc.cc.u32 %r14709, %r14709, %r10835;
subc.cc.u32 %r14708, %r14708, %r10836;
subc.cc.u32 %r14707, %r14707, %r10837;
subc.cc.u32 %r14706, %r14706, %r10838;
subc.u32 %r14705, %r14705, %r10839;

	// inline asm

BB4_1638:
	mov.u32 	%r10858, %r14614;
	mov.u32 	%r10863, %r14609;
	mov.u32 	%r10856, %r14616;
	mov.u32 	%r10861, %r14611;
	mov.u32 	%r10854, %r14618;
	mov.u32 	%r10859, %r14613;
	mov.u32 	%r10852, %r14620;
	mov.u32 	%r10857, %r14615;
	mov.u32 	%r10862, %r14610;
	mov.u32 	%r10855, %r14617;
	mov.u32 	%r10860, %r14612;
	mov.u32 	%r10853, %r14619;
	// inline asm
	sub.cc.u32 %r10852, %r10852, %r14885;
subc.cc.u32 %r10853, %r10853, %r14886;
subc.cc.u32 %r10854, %r10854, %r14887;
subc.cc.u32 %r10855, %r10855, %r14888;
subc.cc.u32 %r10856, %r10856, %r14889;
subc.cc.u32 %r10857, %r10857, %r14890;
subc.cc.u32 %r10858, %r10858, %r14891;
subc.cc.u32 %r10859, %r10859, %r14892;
subc.cc.u32 %r10860, %r10860, %r14893;
subc.cc.u32 %r10861, %r10861, %r14894;
subc.cc.u32 %r10862, %r10862, %r14895;
subc.u32 %r10863, %r10863, %r14896;

	// inline asm
	setp.gt.u32	%p1808, %r14609, %r14896;
	@%p1808 bra 	BB4_1661;

	setp.lt.u32	%p1809, %r14609, %r14896;
	@%p1809 bra 	BB4_1660;

	setp.gt.u32	%p1810, %r14610, %r14895;
	@%p1810 bra 	BB4_1661;

	setp.lt.u32	%p1811, %r14610, %r14895;
	@%p1811 bra 	BB4_1660;

	setp.gt.u32	%p1812, %r14611, %r14894;
	@%p1812 bra 	BB4_1661;

	setp.lt.u32	%p1813, %r14611, %r14894;
	@%p1813 bra 	BB4_1660;

	setp.gt.u32	%p1814, %r14612, %r14893;
	@%p1814 bra 	BB4_1661;

	setp.lt.u32	%p1815, %r14612, %r14893;
	@%p1815 bra 	BB4_1660;

	setp.gt.u32	%p1816, %r14613, %r14892;
	@%p1816 bra 	BB4_1661;

	setp.lt.u32	%p1817, %r14613, %r14892;
	@%p1817 bra 	BB4_1660;

	setp.gt.u32	%p1818, %r14614, %r14891;
	@%p1818 bra 	BB4_1661;

	setp.lt.u32	%p1819, %r14614, %r14891;
	@%p1819 bra 	BB4_1660;

	setp.gt.u32	%p1820, %r14615, %r14890;
	@%p1820 bra 	BB4_1661;

	setp.lt.u32	%p1821, %r14615, %r14890;
	@%p1821 bra 	BB4_1660;

	setp.gt.u32	%p1822, %r14616, %r14889;
	@%p1822 bra 	BB4_1661;

	setp.lt.u32	%p1823, %r14616, %r14889;
	@%p1823 bra 	BB4_1660;

	setp.gt.u32	%p1824, %r14617, %r14888;
	@%p1824 bra 	BB4_1661;

	setp.lt.u32	%p1825, %r14617, %r14888;
	@%p1825 bra 	BB4_1660;

	setp.gt.u32	%p1826, %r14618, %r14887;
	@%p1826 bra 	BB4_1661;

	setp.lt.u32	%p1827, %r14618, %r14887;
	@%p1827 bra 	BB4_1660;

	setp.gt.u32	%p1828, %r14619, %r14886;
	@%p1828 bra 	BB4_1661;

	setp.ge.u32	%p1829, %r14619, %r14886;
	setp.ge.u32	%p1830, %r14620, %r14885;
	and.pred  	%p1831, %p1829, %p1830;
	@%p1831 bra 	BB4_1661;

BB4_1660:
	mov.u32 	%r10900, -21845;
	mov.u32 	%r10901, -1174470657;
	mov.u32 	%r10902, -1319895041;
	mov.u32 	%r10903, 514588670;
	mov.u32 	%r10904, -156174812;
	mov.u32 	%r10905, 1731252896;
	mov.u32 	%r10906, -209382721;
	mov.u32 	%r10907, 1685539716;
	mov.u32 	%r10908, 1129032919;
	mov.u32 	%r10909, 1260103606;
	mov.u32 	%r10910, 964683418;
	mov.u32 	%r10911, 436277738;
	// inline asm
	add.cc.u32 %r10852, %r10852, %r10900;
addc.cc.u32 %r10853, %r10853, %r10901;
addc.cc.u32 %r10854, %r10854, %r10902;
addc.cc.u32 %r10855, %r10855, %r10903;
addc.cc.u32 %r10856, %r10856, %r10904;
addc.cc.u32 %r10857, %r10857, %r10905;
addc.cc.u32 %r10858, %r10858, %r10906;
addc.cc.u32 %r10859, %r10859, %r10907;
addc.cc.u32 %r10860, %r10860, %r10908;
addc.cc.u32 %r10861, %r10861, %r10909;
addc.cc.u32 %r10862, %r10862, %r10910;
addc.u32 %r10863, %r10863, %r10911;

	// inline asm

BB4_1661:
	// Callseq Start 50
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r10852;
	st.param.b32	[param0+4], %r10853;
	st.param.b32	[param0+8], %r10854;
	st.param.b32	[param0+12], %r10855;
	st.param.b32	[param0+16], %r10856;
	st.param.b32	[param0+20], %r10857;
	st.param.b32	[param0+24], %r10858;
	st.param.b32	[param0+28], %r10859;
	st.param.b32	[param0+32], %r10860;
	st.param.b32	[param0+36], %r10861;
	st.param.b32	[param0+40], %r10862;
	st.param.b32	[param0+44], %r10863;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r10392;
	st.param.b32	[param1+4], %r10393;
	st.param.b32	[param1+8], %r10394;
	st.param.b32	[param1+12], %r10395;
	st.param.b32	[param1+16], %r10396;
	st.param.b32	[param1+20], %r10397;
	st.param.b32	[param1+24], %r10398;
	st.param.b32	[param1+28], %r10399;
	st.param.b32	[param1+32], %r10400;
	st.param.b32	[param1+36], %r10401;
	st.param.b32	[param1+40], %r10402;
	st.param.b32	[param1+44], %r10403;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r10948, [retval0+0];
	ld.param.b32	%r10949, [retval0+4];
	ld.param.b32	%r10950, [retval0+8];
	ld.param.b32	%r10951, [retval0+12];
	ld.param.b32	%r10952, [retval0+16];
	ld.param.b32	%r10953, [retval0+20];
	ld.param.b32	%r10954, [retval0+24];
	ld.param.b32	%r10955, [retval0+28];
	ld.param.b32	%r10956, [retval0+32];
	ld.param.b32	%r10957, [retval0+36];
	ld.param.b32	%r10958, [retval0+40];
	ld.param.b32	%r10959, [retval0+44];
	
	//{
	}// Callseq End 50
	mov.u32 	%r14905, %r10956;
	mov.u32 	%r14900, %r10951;
	mov.u32 	%r14907, %r10958;
	mov.u32 	%r14902, %r10953;
	mov.u32 	%r14897, %r10948;
	mov.u32 	%r14904, %r10955;
	mov.u32 	%r14899, %r10950;
	mov.u32 	%r14906, %r10957;
	mov.u32 	%r14901, %r10952;
	mov.u32 	%r14908, %r10959;
	mov.u32 	%r14903, %r10954;
	mov.u32 	%r14898, %r10949;
	// inline asm
	sub.cc.u32 %r14897, %r14897, %r14716;
subc.cc.u32 %r14898, %r14898, %r14715;
subc.cc.u32 %r14899, %r14899, %r14714;
subc.cc.u32 %r14900, %r14900, %r14713;
subc.cc.u32 %r14901, %r14901, %r14712;
subc.cc.u32 %r14902, %r14902, %r14711;
subc.cc.u32 %r14903, %r14903, %r14710;
subc.cc.u32 %r14904, %r14904, %r14709;
subc.cc.u32 %r14905, %r14905, %r14708;
subc.cc.u32 %r14906, %r14906, %r14707;
subc.cc.u32 %r14907, %r14907, %r14706;
subc.u32 %r14908, %r14908, %r14705;

	// inline asm
	setp.gt.u32	%p1832, %r10959, %r14705;
	@%p1832 bra 	BB4_1984;

	setp.lt.u32	%p1833, %r10959, %r14705;
	@%p1833 bra 	BB4_1683;

	setp.gt.u32	%p1834, %r10958, %r14706;
	@%p1834 bra 	BB4_1984;

	setp.lt.u32	%p1835, %r10958, %r14706;
	@%p1835 bra 	BB4_1683;

	setp.gt.u32	%p1836, %r10957, %r14707;
	@%p1836 bra 	BB4_1984;

	setp.lt.u32	%p1837, %r10957, %r14707;
	@%p1837 bra 	BB4_1683;

	setp.gt.u32	%p1838, %r10956, %r14708;
	@%p1838 bra 	BB4_1984;

	setp.lt.u32	%p1839, %r10956, %r14708;
	@%p1839 bra 	BB4_1683;

	setp.gt.u32	%p1840, %r10955, %r14709;
	@%p1840 bra 	BB4_1984;

	setp.lt.u32	%p1841, %r10955, %r14709;
	@%p1841 bra 	BB4_1683;

	setp.gt.u32	%p1842, %r10954, %r14710;
	@%p1842 bra 	BB4_1984;

	setp.lt.u32	%p1843, %r10954, %r14710;
	@%p1843 bra 	BB4_1683;

	setp.gt.u32	%p1844, %r10953, %r14711;
	@%p1844 bra 	BB4_1984;

	setp.lt.u32	%p1845, %r10953, %r14711;
	@%p1845 bra 	BB4_1683;

	setp.gt.u32	%p1846, %r10952, %r14712;
	@%p1846 bra 	BB4_1984;

	setp.lt.u32	%p1847, %r10952, %r14712;
	@%p1847 bra 	BB4_1683;

	setp.gt.u32	%p1848, %r10951, %r14713;
	@%p1848 bra 	BB4_1984;

	setp.lt.u32	%p1849, %r10951, %r14713;
	@%p1849 bra 	BB4_1683;

	setp.gt.u32	%p1850, %r10950, %r14714;
	@%p1850 bra 	BB4_1984;

	setp.lt.u32	%p1851, %r10950, %r14714;
	@%p1851 bra 	BB4_1683;

	setp.gt.u32	%p1852, %r10949, %r14715;
	@%p1852 bra 	BB4_1984;

	setp.ge.u32	%p1853, %r10949, %r14715;
	setp.ge.u32	%p1854, %r10948, %r14716;
	and.pred  	%p1855, %p1853, %p1854;
	@%p1855 bra 	BB4_1984;

BB4_1683:
	mov.u32 	%r10972, -21845;
	mov.u32 	%r10973, -1174470657;
	mov.u32 	%r10974, -1319895041;
	mov.u32 	%r10975, 514588670;
	mov.u32 	%r10976, -156174812;
	mov.u32 	%r10977, 1731252896;
	mov.u32 	%r10978, -209382721;
	mov.u32 	%r10979, 1685539716;
	mov.u32 	%r10980, 1129032919;
	mov.u32 	%r10981, 1260103606;
	mov.u32 	%r10982, 964683418;
	mov.u32 	%r10983, 436277738;
	// inline asm
	add.cc.u32 %r14897, %r14897, %r10972;
addc.cc.u32 %r14898, %r14898, %r10973;
addc.cc.u32 %r14899, %r14899, %r10974;
addc.cc.u32 %r14900, %r14900, %r10975;
addc.cc.u32 %r14901, %r14901, %r10976;
addc.cc.u32 %r14902, %r14902, %r10977;
addc.cc.u32 %r14903, %r14903, %r10978;
addc.cc.u32 %r14904, %r14904, %r10979;
addc.cc.u32 %r14905, %r14905, %r10980;
addc.cc.u32 %r14906, %r14906, %r10981;
addc.cc.u32 %r14907, %r14907, %r10982;
addc.u32 %r14908, %r14908, %r10983;

	// inline asm
	bra.uni 	BB4_1984;

BB4_2001:
	// Callseq Start 67
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r11944;
	st.param.b32	[param0+4], %r11945;
	st.param.b32	[param0+8], %r11946;
	st.param.b32	[param0+12], %r11947;
	st.param.b32	[param0+16], %r11948;
	st.param.b32	[param0+20], %r11949;
	st.param.b32	[param0+24], %r11950;
	st.param.b32	[param0+28], %r11951;
	st.param.b32	[param0+32], %r11952;
	st.param.b32	[param0+36], %r11953;
	st.param.b32	[param0+40], %r11954;
	st.param.b32	[param0+44], %r11955;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r11944;
	st.param.b32	[param1+4], %r11945;
	st.param.b32	[param1+8], %r11946;
	st.param.b32	[param1+12], %r11947;
	st.param.b32	[param1+16], %r11948;
	st.param.b32	[param1+20], %r11949;
	st.param.b32	[param1+24], %r11950;
	st.param.b32	[param1+28], %r11951;
	st.param.b32	[param1+32], %r11952;
	st.param.b32	[param1+36], %r11953;
	st.param.b32	[param1+40], %r11954;
	st.param.b32	[param1+44], %r11955;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r4571, [retval0+0];
	ld.param.b32	%r4572, [retval0+4];
	ld.param.b32	%r4573, [retval0+8];
	ld.param.b32	%r4574, [retval0+12];
	ld.param.b32	%r4575, [retval0+16];
	ld.param.b32	%r4576, [retval0+20];
	ld.param.b32	%r4577, [retval0+24];
	ld.param.b32	%r4578, [retval0+28];
	ld.param.b32	%r4579, [retval0+32];
	ld.param.b32	%r4580, [retval0+36];
	ld.param.b32	%r4581, [retval0+40];
	ld.param.b32	%r4582, [retval0+44];
	
	//{
	}// Callseq End 67
	// Callseq Start 68
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r2947;
	st.param.b32	[param0+4], %r2948;
	st.param.b32	[param0+8], %r2949;
	st.param.b32	[param0+12], %r2950;
	st.param.b32	[param0+16], %r2951;
	st.param.b32	[param0+20], %r2952;
	st.param.b32	[param0+24], %r2953;
	st.param.b32	[param0+28], %r2954;
	st.param.b32	[param0+32], %r2955;
	st.param.b32	[param0+36], %r2956;
	st.param.b32	[param0+40], %r2957;
	st.param.b32	[param0+44], %r2958;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r2947;
	st.param.b32	[param1+4], %r2948;
	st.param.b32	[param1+8], %r2949;
	st.param.b32	[param1+12], %r2950;
	st.param.b32	[param1+16], %r2951;
	st.param.b32	[param1+20], %r2952;
	st.param.b32	[param1+24], %r2953;
	st.param.b32	[param1+28], %r2954;
	st.param.b32	[param1+32], %r2955;
	st.param.b32	[param1+36], %r2956;
	st.param.b32	[param1+40], %r2957;
	st.param.b32	[param1+44], %r2958;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r11956, [retval0+0];
	ld.param.b32	%r11957, [retval0+4];
	ld.param.b32	%r11958, [retval0+8];
	ld.param.b32	%r11959, [retval0+12];
	ld.param.b32	%r11960, [retval0+16];
	ld.param.b32	%r11961, [retval0+20];
	ld.param.b32	%r11962, [retval0+24];
	ld.param.b32	%r11963, [retval0+28];
	ld.param.b32	%r11964, [retval0+32];
	ld.param.b32	%r11965, [retval0+36];
	ld.param.b32	%r11966, [retval0+40];
	ld.param.b32	%r11967, [retval0+44];
	
	//{
	}// Callseq End 68
	// Callseq Start 69
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r11956;
	st.param.b32	[param0+4], %r11957;
	st.param.b32	[param0+8], %r11958;
	st.param.b32	[param0+12], %r11959;
	st.param.b32	[param0+16], %r11960;
	st.param.b32	[param0+20], %r11961;
	st.param.b32	[param0+24], %r11962;
	st.param.b32	[param0+28], %r11963;
	st.param.b32	[param0+32], %r11964;
	st.param.b32	[param0+36], %r11965;
	st.param.b32	[param0+40], %r11966;
	st.param.b32	[param0+44], %r11967;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r11956;
	st.param.b32	[param1+4], %r11957;
	st.param.b32	[param1+8], %r11958;
	st.param.b32	[param1+12], %r11959;
	st.param.b32	[param1+16], %r11960;
	st.param.b32	[param1+20], %r11961;
	st.param.b32	[param1+24], %r11962;
	st.param.b32	[param1+28], %r11963;
	st.param.b32	[param1+32], %r11964;
	st.param.b32	[param1+36], %r11965;
	st.param.b32	[param1+40], %r11966;
	st.param.b32	[param1+44], %r11967;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r4583, [retval0+0];
	ld.param.b32	%r4584, [retval0+4];
	ld.param.b32	%r4585, [retval0+8];
	ld.param.b32	%r4586, [retval0+12];
	ld.param.b32	%r4587, [retval0+16];
	ld.param.b32	%r4588, [retval0+20];
	ld.param.b32	%r4589, [retval0+24];
	ld.param.b32	%r4590, [retval0+28];
	ld.param.b32	%r4591, [retval0+32];
	ld.param.b32	%r4592, [retval0+36];
	ld.param.b32	%r4593, [retval0+40];
	ld.param.b32	%r4594, [retval0+44];
	
	//{
	}// Callseq End 69
	// inline asm
	add.cc.u32 %r11944, %r11944, %r11956;
addc.cc.u32 %r11945, %r11945, %r11957;
addc.cc.u32 %r11946, %r11946, %r11958;
addc.cc.u32 %r11947, %r11947, %r11959;
addc.cc.u32 %r11948, %r11948, %r11960;
addc.cc.u32 %r11949, %r11949, %r11961;
addc.cc.u32 %r11950, %r11950, %r11962;
addc.cc.u32 %r11951, %r11951, %r11963;
addc.cc.u32 %r11952, %r11952, %r11964;
addc.cc.u32 %r11953, %r11953, %r11965;
addc.cc.u32 %r11954, %r11954, %r11966;
addc.u32 %r11955, %r11955, %r11967;

	// inline asm
	setp.gt.u32	%p2220, %r11955, 436277738;
	@%p2220 bra 	BB4_2023;

	setp.lt.u32	%p2221, %r11955, 436277738;
	@%p2221 bra 	BB4_2024;

	setp.gt.u32	%p2222, %r11954, 964683418;
	@%p2222 bra 	BB4_2023;

	setp.lt.u32	%p2223, %r11954, 964683418;
	@%p2223 bra 	BB4_2024;

	setp.gt.u32	%p2224, %r11953, 1260103606;
	@%p2224 bra 	BB4_2023;

	setp.lt.u32	%p2225, %r11953, 1260103606;
	@%p2225 bra 	BB4_2024;

	setp.gt.u32	%p2226, %r11952, 1129032919;
	@%p2226 bra 	BB4_2023;

	setp.lt.u32	%p2227, %r11952, 1129032919;
	@%p2227 bra 	BB4_2024;

	setp.gt.u32	%p2228, %r11951, 1685539716;
	@%p2228 bra 	BB4_2023;

	setp.lt.u32	%p2229, %r11951, 1685539716;
	@%p2229 bra 	BB4_2024;

	setp.gt.u32	%p2230, %r11950, -209382721;
	@%p2230 bra 	BB4_2023;

	setp.lt.u32	%p2231, %r11950, -209382721;
	@%p2231 bra 	BB4_2024;

	setp.gt.u32	%p2232, %r11949, 1731252896;
	@%p2232 bra 	BB4_2023;

	setp.lt.u32	%p2233, %r11949, 1731252896;
	@%p2233 bra 	BB4_2024;

	setp.gt.u32	%p2234, %r11948, -156174812;
	@%p2234 bra 	BB4_2023;

	setp.lt.u32	%p2235, %r11948, -156174812;
	@%p2235 bra 	BB4_2024;

	setp.gt.u32	%p2236, %r11947, 514588670;
	@%p2236 bra 	BB4_2023;

	setp.lt.u32	%p2237, %r11947, 514588670;
	@%p2237 bra 	BB4_2024;

	setp.gt.u32	%p2238, %r11946, -1319895041;
	@%p2238 bra 	BB4_2023;

	setp.lt.u32	%p2239, %r11946, -1319895041;
	@%p2239 bra 	BB4_2024;

	setp.gt.u32	%p2240, %r11945, -1174470657;
	@%p2240 bra 	BB4_2023;

	setp.lt.u32	%p2241, %r11945, -1174470657;
	setp.lt.u32	%p2242, %r11944, -21845;
	or.pred  	%p2243, %p2241, %p2242;
	@%p2243 bra 	BB4_2024;

BB4_2023:
	mov.u32 	%r11992, -21845;
	mov.u32 	%r11993, -1174470657;
	mov.u32 	%r11994, -1319895041;
	mov.u32 	%r11995, 514588670;
	mov.u32 	%r11996, -156174812;
	mov.u32 	%r11997, 1731252896;
	mov.u32 	%r11998, -209382721;
	mov.u32 	%r11999, 1685539716;
	mov.u32 	%r12000, 1129032919;
	mov.u32 	%r12001, 1260103606;
	mov.u32 	%r12002, 964683418;
	mov.u32 	%r12003, 436277738;
	// inline asm
	sub.cc.u32 %r11944, %r11944, %r11992;
subc.cc.u32 %r11945, %r11945, %r11993;
subc.cc.u32 %r11946, %r11946, %r11994;
subc.cc.u32 %r11947, %r11947, %r11995;
subc.cc.u32 %r11948, %r11948, %r11996;
subc.cc.u32 %r11949, %r11949, %r11997;
subc.cc.u32 %r11950, %r11950, %r11998;
subc.cc.u32 %r11951, %r11951, %r11999;
subc.cc.u32 %r11952, %r11952, %r12000;
subc.cc.u32 %r11953, %r11953, %r12001;
subc.cc.u32 %r11954, %r11954, %r12002;
subc.u32 %r11955, %r11955, %r12003;

	// inline asm

BB4_2024:
	// Callseq Start 70
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r11944;
	st.param.b32	[param0+4], %r11945;
	st.param.b32	[param0+8], %r11946;
	st.param.b32	[param0+12], %r11947;
	st.param.b32	[param0+16], %r11948;
	st.param.b32	[param0+20], %r11949;
	st.param.b32	[param0+24], %r11950;
	st.param.b32	[param0+28], %r11951;
	st.param.b32	[param0+32], %r11952;
	st.param.b32	[param0+36], %r11953;
	st.param.b32	[param0+40], %r11954;
	st.param.b32	[param0+44], %r11955;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r11944;
	st.param.b32	[param1+4], %r11945;
	st.param.b32	[param1+8], %r11946;
	st.param.b32	[param1+12], %r11947;
	st.param.b32	[param1+16], %r11948;
	st.param.b32	[param1+20], %r11949;
	st.param.b32	[param1+24], %r11950;
	st.param.b32	[param1+28], %r11951;
	st.param.b32	[param1+32], %r11952;
	st.param.b32	[param1+36], %r11953;
	st.param.b32	[param1+40], %r11954;
	st.param.b32	[param1+44], %r11955;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r12040, [retval0+0];
	ld.param.b32	%r12041, [retval0+4];
	ld.param.b32	%r12042, [retval0+8];
	ld.param.b32	%r12043, [retval0+12];
	ld.param.b32	%r12044, [retval0+16];
	ld.param.b32	%r12045, [retval0+20];
	ld.param.b32	%r12046, [retval0+24];
	ld.param.b32	%r12047, [retval0+28];
	ld.param.b32	%r12048, [retval0+32];
	ld.param.b32	%r12049, [retval0+36];
	ld.param.b32	%r12050, [retval0+40];
	ld.param.b32	%r12051, [retval0+44];
	
	//{
	}// Callseq End 70
	mov.u32 	%r14943, %r12041;
	mov.u32 	%r14936, %r12048;
	mov.u32 	%r14941, %r12043;
	mov.u32 	%r14934, %r12050;
	mov.u32 	%r14939, %r12045;
	mov.u32 	%r14944, %r12040;
	mov.u32 	%r14937, %r12047;
	mov.u32 	%r14942, %r12042;
	mov.u32 	%r14935, %r12049;
	mov.u32 	%r14940, %r12044;
	mov.u32 	%r14933, %r12051;
	mov.u32 	%r14938, %r12046;
	// inline asm
	sub.cc.u32 %r14944, %r14944, %r4571;
subc.cc.u32 %r14943, %r14943, %r4572;
subc.cc.u32 %r14942, %r14942, %r4573;
subc.cc.u32 %r14941, %r14941, %r4574;
subc.cc.u32 %r14940, %r14940, %r4575;
subc.cc.u32 %r14939, %r14939, %r4576;
subc.cc.u32 %r14938, %r14938, %r4577;
subc.cc.u32 %r14937, %r14937, %r4578;
subc.cc.u32 %r14936, %r14936, %r4579;
subc.cc.u32 %r14935, %r14935, %r4580;
subc.cc.u32 %r14934, %r14934, %r4581;
subc.u32 %r14933, %r14933, %r4582;

	// inline asm
	setp.gt.u32	%p2244, %r12051, %r4582;
	@%p2244 bra 	BB4_2047;

	setp.lt.u32	%p2245, %r12051, %r4582;
	@%p2245 bra 	BB4_2046;

	setp.gt.u32	%p2246, %r12050, %r4581;
	@%p2246 bra 	BB4_2047;

	setp.lt.u32	%p2247, %r12050, %r4581;
	@%p2247 bra 	BB4_2046;

	setp.gt.u32	%p2248, %r12049, %r4580;
	@%p2248 bra 	BB4_2047;

	setp.lt.u32	%p2249, %r12049, %r4580;
	@%p2249 bra 	BB4_2046;

	setp.gt.u32	%p2250, %r12048, %r4579;
	@%p2250 bra 	BB4_2047;

	setp.lt.u32	%p2251, %r12048, %r4579;
	@%p2251 bra 	BB4_2046;

	setp.gt.u32	%p2252, %r12047, %r4578;
	@%p2252 bra 	BB4_2047;

	setp.lt.u32	%p2253, %r12047, %r4578;
	@%p2253 bra 	BB4_2046;

	setp.gt.u32	%p2254, %r12046, %r4577;
	@%p2254 bra 	BB4_2047;

	setp.lt.u32	%p2255, %r12046, %r4577;
	@%p2255 bra 	BB4_2046;

	setp.gt.u32	%p2256, %r12045, %r4576;
	@%p2256 bra 	BB4_2047;

	setp.lt.u32	%p2257, %r12045, %r4576;
	@%p2257 bra 	BB4_2046;

	setp.gt.u32	%p2258, %r12044, %r4575;
	@%p2258 bra 	BB4_2047;

	setp.lt.u32	%p2259, %r12044, %r4575;
	@%p2259 bra 	BB4_2046;

	setp.gt.u32	%p2260, %r12043, %r4574;
	@%p2260 bra 	BB4_2047;

	setp.lt.u32	%p2261, %r12043, %r4574;
	@%p2261 bra 	BB4_2046;

	setp.gt.u32	%p2262, %r12042, %r4573;
	@%p2262 bra 	BB4_2047;

	setp.lt.u32	%p2263, %r12042, %r4573;
	@%p2263 bra 	BB4_2046;

	setp.gt.u32	%p2264, %r12041, %r4572;
	@%p2264 bra 	BB4_2047;

	setp.ge.u32	%p2265, %r12041, %r4572;
	setp.ge.u32	%p2266, %r12040, %r4571;
	and.pred  	%p2267, %p2265, %p2266;
	@%p2267 bra 	BB4_2047;

BB4_2046:
	mov.u32 	%r12064, -21845;
	mov.u32 	%r12065, -1174470657;
	mov.u32 	%r12066, -1319895041;
	mov.u32 	%r12067, 514588670;
	mov.u32 	%r12068, -156174812;
	mov.u32 	%r12069, 1731252896;
	mov.u32 	%r12070, -209382721;
	mov.u32 	%r12071, 1685539716;
	mov.u32 	%r12072, 1129032919;
	mov.u32 	%r12073, 1260103606;
	mov.u32 	%r12074, 964683418;
	mov.u32 	%r12075, 436277738;
	// inline asm
	add.cc.u32 %r14944, %r14944, %r12064;
addc.cc.u32 %r14943, %r14943, %r12065;
addc.cc.u32 %r14942, %r14942, %r12066;
addc.cc.u32 %r14941, %r14941, %r12067;
addc.cc.u32 %r14940, %r14940, %r12068;
addc.cc.u32 %r14939, %r14939, %r12069;
addc.cc.u32 %r14938, %r14938, %r12070;
addc.cc.u32 %r14937, %r14937, %r12071;
addc.cc.u32 %r14936, %r14936, %r12072;
addc.cc.u32 %r14935, %r14935, %r12073;
addc.cc.u32 %r14934, %r14934, %r12074;
addc.u32 %r14933, %r14933, %r12075;

	// inline asm

BB4_2047:
	mov.u32 	%r12095, %r14937;
	mov.u32 	%r12088, %r14944;
	mov.u32 	%r12093, %r14939;
	mov.u32 	%r12098, %r14934;
	mov.u32 	%r12091, %r14941;
	mov.u32 	%r12096, %r14936;
	mov.u32 	%r12089, %r14943;
	mov.u32 	%r12094, %r14938;
	mov.u32 	%r12099, %r14933;
	mov.u32 	%r12092, %r14940;
	mov.u32 	%r12097, %r14935;
	mov.u32 	%r12090, %r14942;
	// inline asm
	sub.cc.u32 %r12088, %r12088, %r4583;
subc.cc.u32 %r12089, %r12089, %r4584;
subc.cc.u32 %r12090, %r12090, %r4585;
subc.cc.u32 %r12091, %r12091, %r4586;
subc.cc.u32 %r12092, %r12092, %r4587;
subc.cc.u32 %r12093, %r12093, %r4588;
subc.cc.u32 %r12094, %r12094, %r4589;
subc.cc.u32 %r12095, %r12095, %r4590;
subc.cc.u32 %r12096, %r12096, %r4591;
subc.cc.u32 %r12097, %r12097, %r4592;
subc.cc.u32 %r12098, %r12098, %r4593;
subc.u32 %r12099, %r12099, %r4594;

	// inline asm
	setp.gt.u32	%p2268, %r14933, %r4594;
	@%p2268 bra 	BB4_2070;

	setp.lt.u32	%p2269, %r14933, %r4594;
	@%p2269 bra 	BB4_2069;

	setp.gt.u32	%p2270, %r14934, %r4593;
	@%p2270 bra 	BB4_2070;

	setp.lt.u32	%p2271, %r14934, %r4593;
	@%p2271 bra 	BB4_2069;

	setp.gt.u32	%p2272, %r14935, %r4592;
	@%p2272 bra 	BB4_2070;

	setp.lt.u32	%p2273, %r14935, %r4592;
	@%p2273 bra 	BB4_2069;

	setp.gt.u32	%p2274, %r14936, %r4591;
	@%p2274 bra 	BB4_2070;

	setp.lt.u32	%p2275, %r14936, %r4591;
	@%p2275 bra 	BB4_2069;

	setp.gt.u32	%p2276, %r14937, %r4590;
	@%p2276 bra 	BB4_2070;

	setp.lt.u32	%p2277, %r14937, %r4590;
	@%p2277 bra 	BB4_2069;

	setp.gt.u32	%p2278, %r14938, %r4589;
	@%p2278 bra 	BB4_2070;

	setp.lt.u32	%p2279, %r14938, %r4589;
	@%p2279 bra 	BB4_2069;

	setp.gt.u32	%p2280, %r14939, %r4588;
	@%p2280 bra 	BB4_2070;

	setp.lt.u32	%p2281, %r14939, %r4588;
	@%p2281 bra 	BB4_2069;

	setp.gt.u32	%p2282, %r14940, %r4587;
	@%p2282 bra 	BB4_2070;

	setp.lt.u32	%p2283, %r14940, %r4587;
	@%p2283 bra 	BB4_2069;

	setp.gt.u32	%p2284, %r14941, %r4586;
	@%p2284 bra 	BB4_2070;

	setp.lt.u32	%p2285, %r14941, %r4586;
	@%p2285 bra 	BB4_2069;

	setp.gt.u32	%p2286, %r14942, %r4585;
	@%p2286 bra 	BB4_2070;

	setp.lt.u32	%p2287, %r14942, %r4585;
	@%p2287 bra 	BB4_2069;

	setp.gt.u32	%p2288, %r14943, %r4584;
	@%p2288 bra 	BB4_2070;

	setp.ge.u32	%p2289, %r14943, %r4584;
	setp.ge.u32	%p2290, %r14944, %r4583;
	and.pred  	%p2291, %p2289, %p2290;
	@%p2291 bra 	BB4_2070;

BB4_2069:
	mov.u32 	%r12136, -21845;
	mov.u32 	%r12137, -1174470657;
	mov.u32 	%r12138, -1319895041;
	mov.u32 	%r12139, 514588670;
	mov.u32 	%r12140, -156174812;
	mov.u32 	%r12141, 1731252896;
	mov.u32 	%r12142, -209382721;
	mov.u32 	%r12143, 1685539716;
	mov.u32 	%r12144, 1129032919;
	mov.u32 	%r12145, 1260103606;
	mov.u32 	%r12146, 964683418;
	mov.u32 	%r12147, 436277738;
	// inline asm
	add.cc.u32 %r12088, %r12088, %r12136;
addc.cc.u32 %r12089, %r12089, %r12137;
addc.cc.u32 %r12090, %r12090, %r12138;
addc.cc.u32 %r12091, %r12091, %r12139;
addc.cc.u32 %r12092, %r12092, %r12140;
addc.cc.u32 %r12093, %r12093, %r12141;
addc.cc.u32 %r12094, %r12094, %r12142;
addc.cc.u32 %r12095, %r12095, %r12143;
addc.cc.u32 %r12096, %r12096, %r12144;
addc.cc.u32 %r12097, %r12097, %r12145;
addc.cc.u32 %r12098, %r12098, %r12146;
addc.u32 %r12099, %r12099, %r12147;

	// inline asm

BB4_2070:
	shr.u32 	%r12160, %r12098, 31;
	shl.b32 	%r12161, %r12099, 1;
	or.b32  	%r14957, %r12160, %r12161;
	shr.u32 	%r12162, %r12097, 31;
	shl.b32 	%r12163, %r12098, 1;
	or.b32  	%r14958, %r12162, %r12163;
	shr.u32 	%r12164, %r12096, 31;
	shl.b32 	%r12165, %r12097, 1;
	or.b32  	%r14959, %r12164, %r12165;
	shr.u32 	%r12166, %r12095, 31;
	shl.b32 	%r12167, %r12096, 1;
	or.b32  	%r14960, %r12166, %r12167;
	shr.u32 	%r12168, %r12094, 31;
	shl.b32 	%r12169, %r12095, 1;
	or.b32  	%r14961, %r12168, %r12169;
	shr.u32 	%r12170, %r12093, 31;
	shl.b32 	%r12171, %r12094, 1;
	or.b32  	%r14962, %r12170, %r12171;
	shr.u32 	%r12172, %r12092, 31;
	shl.b32 	%r12173, %r12093, 1;
	or.b32  	%r14963, %r12172, %r12173;
	shr.u32 	%r12174, %r12091, 31;
	shl.b32 	%r12175, %r12092, 1;
	or.b32  	%r14964, %r12174, %r12175;
	shr.u32 	%r12176, %r12090, 31;
	shl.b32 	%r12177, %r12091, 1;
	or.b32  	%r14965, %r12176, %r12177;
	shr.u32 	%r12178, %r12089, 31;
	shl.b32 	%r12179, %r12090, 1;
	or.b32  	%r14966, %r12178, %r12179;
	shr.u32 	%r12180, %r12088, 31;
	shl.b32 	%r12181, %r12089, 1;
	or.b32  	%r14967, %r12180, %r12181;
	shl.b32 	%r14968, %r12088, 1;
	setp.gt.u32	%p2292, %r14957, 436277738;
	@%p2292 bra 	BB4_2092;

	setp.lt.u32	%p2293, %r14957, 436277738;
	@%p2293 bra 	BB4_2093;

	setp.gt.u32	%p2294, %r14958, 964683418;
	@%p2294 bra 	BB4_2092;

	setp.lt.u32	%p2295, %r14958, 964683418;
	@%p2295 bra 	BB4_2093;

	setp.gt.u32	%p2296, %r14959, 1260103606;
	@%p2296 bra 	BB4_2092;

	setp.lt.u32	%p2297, %r14959, 1260103606;
	@%p2297 bra 	BB4_2093;

	setp.gt.u32	%p2298, %r14960, 1129032919;
	@%p2298 bra 	BB4_2092;

	setp.lt.u32	%p2299, %r14960, 1129032919;
	@%p2299 bra 	BB4_2093;

	setp.gt.u32	%p2300, %r14961, 1685539716;
	@%p2300 bra 	BB4_2092;

	setp.lt.u32	%p2301, %r14961, 1685539716;
	@%p2301 bra 	BB4_2093;

	setp.gt.u32	%p2302, %r14962, -209382721;
	@%p2302 bra 	BB4_2092;

	setp.lt.u32	%p2303, %r14962, -209382721;
	@%p2303 bra 	BB4_2093;

	setp.gt.u32	%p2304, %r14963, 1731252896;
	@%p2304 bra 	BB4_2092;

	setp.lt.u32	%p2305, %r14963, 1731252896;
	@%p2305 bra 	BB4_2093;

	setp.gt.u32	%p2306, %r14964, -156174812;
	@%p2306 bra 	BB4_2092;

	setp.lt.u32	%p2307, %r14964, -156174812;
	@%p2307 bra 	BB4_2093;

	setp.gt.u32	%p2308, %r14965, 514588670;
	@%p2308 bra 	BB4_2092;

	setp.lt.u32	%p2309, %r14965, 514588670;
	@%p2309 bra 	BB4_2093;

	setp.gt.u32	%p2310, %r14966, -1319895041;
	@%p2310 bra 	BB4_2092;

	setp.lt.u32	%p2311, %r14966, -1319895041;
	@%p2311 bra 	BB4_2093;

	setp.gt.u32	%p2312, %r14967, -1174470657;
	@%p2312 bra 	BB4_2092;

	setp.lt.u32	%p2313, %r14967, -1174470657;
	setp.lt.u32	%p2314, %r14968, -21845;
	or.pred  	%p2315, %p2313, %p2314;
	@%p2315 bra 	BB4_2093;

BB4_2092:
	mov.u32 	%r12194, -21845;
	mov.u32 	%r12195, -1174470657;
	mov.u32 	%r12196, -1319895041;
	mov.u32 	%r12197, 514588670;
	mov.u32 	%r12198, -156174812;
	mov.u32 	%r12199, 1731252896;
	mov.u32 	%r12200, -209382721;
	mov.u32 	%r12201, 1685539716;
	mov.u32 	%r12202, 1129032919;
	mov.u32 	%r12203, 1260103606;
	mov.u32 	%r12204, 964683418;
	mov.u32 	%r12205, 436277738;
	// inline asm
	sub.cc.u32 %r14968, %r14968, %r12194;
subc.cc.u32 %r14967, %r14967, %r12195;
subc.cc.u32 %r14966, %r14966, %r12196;
subc.cc.u32 %r14965, %r14965, %r12197;
subc.cc.u32 %r14964, %r14964, %r12198;
subc.cc.u32 %r14963, %r14963, %r12199;
subc.cc.u32 %r14962, %r14962, %r12200;
subc.cc.u32 %r14961, %r14961, %r12201;
subc.cc.u32 %r14960, %r14960, %r12202;
subc.cc.u32 %r14959, %r14959, %r12203;
subc.cc.u32 %r14958, %r14958, %r12204;
subc.u32 %r14957, %r14957, %r12205;

	// inline asm

BB4_2093:
	shr.u32 	%r12218, %r4581, 31;
	shl.b32 	%r12219, %r4582, 1;
	or.b32  	%r12287, %r12218, %r12219;
	shr.u32 	%r12220, %r4580, 31;
	shl.b32 	%r12221, %r4581, 1;
	or.b32  	%r12286, %r12220, %r12221;
	shr.u32 	%r12222, %r4579, 31;
	shl.b32 	%r12223, %r4580, 1;
	or.b32  	%r12285, %r12222, %r12223;
	shr.u32 	%r12224, %r4578, 31;
	shl.b32 	%r12225, %r4579, 1;
	or.b32  	%r12284, %r12224, %r12225;
	shr.u32 	%r12226, %r4577, 31;
	shl.b32 	%r12227, %r4578, 1;
	or.b32  	%r12283, %r12226, %r12227;
	shr.u32 	%r12228, %r4576, 31;
	shl.b32 	%r12229, %r4577, 1;
	or.b32  	%r12282, %r12228, %r12229;
	shr.u32 	%r12230, %r4575, 31;
	shl.b32 	%r12231, %r4576, 1;
	or.b32  	%r12281, %r12230, %r12231;
	shr.u32 	%r12232, %r4574, 31;
	shl.b32 	%r12233, %r4575, 1;
	or.b32  	%r12280, %r12232, %r12233;
	shr.u32 	%r12234, %r4573, 31;
	shl.b32 	%r12235, %r4574, 1;
	or.b32  	%r12279, %r12234, %r12235;
	shr.u32 	%r12236, %r4572, 31;
	shl.b32 	%r12237, %r4573, 1;
	or.b32  	%r12278, %r12236, %r12237;
	shr.u32 	%r12238, %r4571, 31;
	shl.b32 	%r12239, %r4572, 1;
	or.b32  	%r12277, %r12238, %r12239;
	shl.b32 	%r12276, %r4571, 1;
	setp.gt.u32	%p2316, %r12287, 436277738;
	@%p2316 bra 	BB4_2115;

	setp.lt.u32	%p2317, %r12287, 436277738;
	@%p2317 bra 	BB4_2116;

	setp.gt.u32	%p2318, %r12286, 964683418;
	@%p2318 bra 	BB4_2115;

	setp.lt.u32	%p2319, %r12286, 964683418;
	@%p2319 bra 	BB4_2116;

	setp.gt.u32	%p2320, %r12285, 1260103606;
	@%p2320 bra 	BB4_2115;

	setp.lt.u32	%p2321, %r12285, 1260103606;
	@%p2321 bra 	BB4_2116;

	setp.gt.u32	%p2322, %r12284, 1129032919;
	@%p2322 bra 	BB4_2115;

	setp.lt.u32	%p2323, %r12284, 1129032919;
	@%p2323 bra 	BB4_2116;

	setp.gt.u32	%p2324, %r12283, 1685539716;
	@%p2324 bra 	BB4_2115;

	setp.lt.u32	%p2325, %r12283, 1685539716;
	@%p2325 bra 	BB4_2116;

	setp.gt.u32	%p2326, %r12282, -209382721;
	@%p2326 bra 	BB4_2115;

	setp.lt.u32	%p2327, %r12282, -209382721;
	@%p2327 bra 	BB4_2116;

	setp.gt.u32	%p2328, %r12281, 1731252896;
	@%p2328 bra 	BB4_2115;

	setp.lt.u32	%p2329, %r12281, 1731252896;
	@%p2329 bra 	BB4_2116;

	setp.gt.u32	%p2330, %r12280, -156174812;
	@%p2330 bra 	BB4_2115;

	setp.lt.u32	%p2331, %r12280, -156174812;
	@%p2331 bra 	BB4_2116;

	setp.gt.u32	%p2332, %r12279, 514588670;
	@%p2332 bra 	BB4_2115;

	setp.lt.u32	%p2333, %r12279, 514588670;
	@%p2333 bra 	BB4_2116;

	setp.gt.u32	%p2334, %r12278, -1319895041;
	@%p2334 bra 	BB4_2115;

	setp.lt.u32	%p2335, %r12278, -1319895041;
	@%p2335 bra 	BB4_2116;

	setp.gt.u32	%p2336, %r12277, -1174470657;
	@%p2336 bra 	BB4_2115;

	setp.lt.u32	%p2337, %r12277, -1174470657;
	setp.lt.u32	%p2338, %r12276, -21845;
	or.pred  	%p2339, %p2337, %p2338;
	@%p2339 bra 	BB4_2116;

BB4_2115:
	mov.u32 	%r12252, -21845;
	mov.u32 	%r12253, -1174470657;
	mov.u32 	%r12254, -1319895041;
	mov.u32 	%r12255, 514588670;
	mov.u32 	%r12256, -156174812;
	mov.u32 	%r12257, 1731252896;
	mov.u32 	%r12258, -209382721;
	mov.u32 	%r12259, 1685539716;
	mov.u32 	%r12260, 1129032919;
	mov.u32 	%r12261, 1260103606;
	mov.u32 	%r12262, 964683418;
	mov.u32 	%r12263, 436277738;
	// inline asm
	sub.cc.u32 %r12276, %r12276, %r12252;
subc.cc.u32 %r12277, %r12277, %r12253;
subc.cc.u32 %r12278, %r12278, %r12254;
subc.cc.u32 %r12279, %r12279, %r12255;
subc.cc.u32 %r12280, %r12280, %r12256;
subc.cc.u32 %r12281, %r12281, %r12257;
subc.cc.u32 %r12282, %r12282, %r12258;
subc.cc.u32 %r12283, %r12283, %r12259;
subc.cc.u32 %r12284, %r12284, %r12260;
subc.cc.u32 %r12285, %r12285, %r12261;
subc.cc.u32 %r12286, %r12286, %r12262;
subc.u32 %r12287, %r12287, %r12263;

	// inline asm

BB4_2116:
	// inline asm
	add.cc.u32 %r12276, %r12276, %r4571;
addc.cc.u32 %r12277, %r12277, %r4572;
addc.cc.u32 %r12278, %r12278, %r4573;
addc.cc.u32 %r12279, %r12279, %r4574;
addc.cc.u32 %r12280, %r12280, %r4575;
addc.cc.u32 %r12281, %r12281, %r4576;
addc.cc.u32 %r12282, %r12282, %r4577;
addc.cc.u32 %r12283, %r12283, %r4578;
addc.cc.u32 %r12284, %r12284, %r4579;
addc.cc.u32 %r12285, %r12285, %r4580;
addc.cc.u32 %r12286, %r12286, %r4581;
addc.u32 %r12287, %r12287, %r4582;

	// inline asm
	setp.gt.u32	%p2340, %r12287, 436277738;
	@%p2340 bra 	BB4_2138;

	setp.lt.u32	%p2341, %r12287, 436277738;
	@%p2341 bra 	BB4_2139;

	setp.gt.u32	%p2342, %r12286, 964683418;
	@%p2342 bra 	BB4_2138;

	setp.lt.u32	%p2343, %r12286, 964683418;
	@%p2343 bra 	BB4_2139;

	setp.gt.u32	%p2344, %r12285, 1260103606;
	@%p2344 bra 	BB4_2138;

	setp.lt.u32	%p2345, %r12285, 1260103606;
	@%p2345 bra 	BB4_2139;

	setp.gt.u32	%p2346, %r12284, 1129032919;
	@%p2346 bra 	BB4_2138;

	setp.lt.u32	%p2347, %r12284, 1129032919;
	@%p2347 bra 	BB4_2139;

	setp.gt.u32	%p2348, %r12283, 1685539716;
	@%p2348 bra 	BB4_2138;

	setp.lt.u32	%p2349, %r12283, 1685539716;
	@%p2349 bra 	BB4_2139;

	setp.gt.u32	%p2350, %r12282, -209382721;
	@%p2350 bra 	BB4_2138;

	setp.lt.u32	%p2351, %r12282, -209382721;
	@%p2351 bra 	BB4_2139;

	setp.gt.u32	%p2352, %r12281, 1731252896;
	@%p2352 bra 	BB4_2138;

	setp.lt.u32	%p2353, %r12281, 1731252896;
	@%p2353 bra 	BB4_2139;

	setp.gt.u32	%p2354, %r12280, -156174812;
	@%p2354 bra 	BB4_2138;

	setp.lt.u32	%p2355, %r12280, -156174812;
	@%p2355 bra 	BB4_2139;

	setp.gt.u32	%p2356, %r12279, 514588670;
	@%p2356 bra 	BB4_2138;

	setp.lt.u32	%p2357, %r12279, 514588670;
	@%p2357 bra 	BB4_2139;

	setp.gt.u32	%p2358, %r12278, -1319895041;
	@%p2358 bra 	BB4_2138;

	setp.lt.u32	%p2359, %r12278, -1319895041;
	@%p2359 bra 	BB4_2139;

	setp.gt.u32	%p2360, %r12277, -1174470657;
	@%p2360 bra 	BB4_2138;

	setp.lt.u32	%p2361, %r12277, -1174470657;
	setp.lt.u32	%p2362, %r12276, -21845;
	or.pred  	%p2363, %p2361, %p2362;
	@%p2363 bra 	BB4_2139;

BB4_2138:
	mov.u32 	%r12324, -21845;
	mov.u32 	%r12325, -1174470657;
	mov.u32 	%r12326, -1319895041;
	mov.u32 	%r12327, 514588670;
	mov.u32 	%r12328, -156174812;
	mov.u32 	%r12329, 1731252896;
	mov.u32 	%r12330, -209382721;
	mov.u32 	%r12331, 1685539716;
	mov.u32 	%r12332, 1129032919;
	mov.u32 	%r12333, 1260103606;
	mov.u32 	%r12334, 964683418;
	mov.u32 	%r12335, 436277738;
	// inline asm
	sub.cc.u32 %r12276, %r12276, %r12324;
subc.cc.u32 %r12277, %r12277, %r12325;
subc.cc.u32 %r12278, %r12278, %r12326;
subc.cc.u32 %r12279, %r12279, %r12327;
subc.cc.u32 %r12280, %r12280, %r12328;
subc.cc.u32 %r12281, %r12281, %r12329;
subc.cc.u32 %r12282, %r12282, %r12330;
subc.cc.u32 %r12283, %r12283, %r12331;
subc.cc.u32 %r12284, %r12284, %r12332;
subc.cc.u32 %r12285, %r12285, %r12333;
subc.cc.u32 %r12286, %r12286, %r12334;
subc.u32 %r12287, %r12287, %r12335;

	// inline asm

BB4_2139:
	// Callseq Start 71
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r12276;
	st.param.b32	[param0+4], %r12277;
	st.param.b32	[param0+8], %r12278;
	st.param.b32	[param0+12], %r12279;
	st.param.b32	[param0+16], %r12280;
	st.param.b32	[param0+20], %r12281;
	st.param.b32	[param0+24], %r12282;
	st.param.b32	[param0+28], %r12283;
	st.param.b32	[param0+32], %r12284;
	st.param.b32	[param0+36], %r12285;
	st.param.b32	[param0+40], %r12286;
	st.param.b32	[param0+44], %r12287;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r12276;
	st.param.b32	[param1+4], %r12277;
	st.param.b32	[param1+8], %r12278;
	st.param.b32	[param1+12], %r12279;
	st.param.b32	[param1+16], %r12280;
	st.param.b32	[param1+20], %r12281;
	st.param.b32	[param1+24], %r12282;
	st.param.b32	[param1+28], %r12283;
	st.param.b32	[param1+32], %r12284;
	st.param.b32	[param1+36], %r12285;
	st.param.b32	[param1+40], %r12286;
	st.param.b32	[param1+44], %r12287;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r4859, [retval0+0];
	ld.param.b32	%r4860, [retval0+4];
	ld.param.b32	%r4861, [retval0+8];
	ld.param.b32	%r4862, [retval0+12];
	ld.param.b32	%r4863, [retval0+16];
	ld.param.b32	%r4864, [retval0+20];
	ld.param.b32	%r4865, [retval0+24];
	ld.param.b32	%r4866, [retval0+28];
	ld.param.b32	%r4867, [retval0+32];
	ld.param.b32	%r4868, [retval0+36];
	ld.param.b32	%r4869, [retval0+40];
	ld.param.b32	%r4870, [retval0+44];
	
	//{
	}// Callseq End 71
	// Callseq Start 72
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r2947;
	st.param.b32	[param0+4], %r2948;
	st.param.b32	[param0+8], %r2949;
	st.param.b32	[param0+12], %r2950;
	st.param.b32	[param0+16], %r2951;
	st.param.b32	[param0+20], %r2952;
	st.param.b32	[param0+24], %r2953;
	st.param.b32	[param0+28], %r2954;
	st.param.b32	[param0+32], %r2955;
	st.param.b32	[param0+36], %r2956;
	st.param.b32	[param0+40], %r2957;
	st.param.b32	[param0+44], %r2958;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r13570;
	st.param.b32	[param1+4], %r13571;
	st.param.b32	[param1+8], %r13572;
	st.param.b32	[param1+12], %r13573;
	st.param.b32	[param1+16], %r13574;
	st.param.b32	[param1+20], %r13575;
	st.param.b32	[param1+24], %r13576;
	st.param.b32	[param1+28], %r13577;
	st.param.b32	[param1+32], %r13578;
	st.param.b32	[param1+36], %r13579;
	st.param.b32	[param1+40], %r13580;
	st.param.b32	[param1+44], %r13581;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r12348, [retval0+0];
	ld.param.b32	%r12349, [retval0+4];
	ld.param.b32	%r12350, [retval0+8];
	ld.param.b32	%r12351, [retval0+12];
	ld.param.b32	%r12352, [retval0+16];
	ld.param.b32	%r12353, [retval0+20];
	ld.param.b32	%r12354, [retval0+24];
	ld.param.b32	%r12355, [retval0+28];
	ld.param.b32	%r12356, [retval0+32];
	ld.param.b32	%r12357, [retval0+36];
	ld.param.b32	%r12358, [retval0+40];
	ld.param.b32	%r12359, [retval0+44];
	
	//{
	}// Callseq End 72
	shl.b32 	%r12360, %r12359, 1;
	shr.u32 	%r12361, %r12358, 31;
	or.b32  	%r15268, %r12361, %r12360;
	shl.b32 	%r12362, %r12358, 1;
	shr.u32 	%r12363, %r12357, 31;
	or.b32  	%r15267, %r12363, %r12362;
	shl.b32 	%r12364, %r12357, 1;
	shr.u32 	%r12365, %r12356, 31;
	or.b32  	%r15266, %r12365, %r12364;
	shl.b32 	%r12366, %r12356, 1;
	shr.u32 	%r12367, %r12355, 31;
	or.b32  	%r15265, %r12367, %r12366;
	shl.b32 	%r12368, %r12355, 1;
	shr.u32 	%r12369, %r12354, 31;
	or.b32  	%r15264, %r12369, %r12368;
	shl.b32 	%r12370, %r12354, 1;
	shr.u32 	%r12371, %r12353, 31;
	or.b32  	%r15263, %r12371, %r12370;
	shl.b32 	%r12372, %r12353, 1;
	shr.u32 	%r12373, %r12352, 31;
	or.b32  	%r15262, %r12373, %r12372;
	shl.b32 	%r12374, %r12352, 1;
	shr.u32 	%r12375, %r12351, 31;
	or.b32  	%r15261, %r12375, %r12374;
	shl.b32 	%r12376, %r12351, 1;
	shr.u32 	%r12377, %r12350, 31;
	or.b32  	%r15260, %r12377, %r12376;
	shl.b32 	%r12378, %r12350, 1;
	shr.u32 	%r12379, %r12349, 31;
	or.b32  	%r15259, %r12379, %r12378;
	shl.b32 	%r12380, %r12349, 1;
	shr.u32 	%r12381, %r12348, 31;
	or.b32  	%r15258, %r12381, %r12380;
	shl.b32 	%r15257, %r12348, 1;
	setp.gt.u32	%p2364, %r15268, 436277738;
	@%p2364 bra 	BB4_2161;

	setp.lt.u32	%p2365, %r15268, 436277738;
	@%p2365 bra 	BB4_2162;

	setp.gt.u32	%p2366, %r15267, 964683418;
	@%p2366 bra 	BB4_2161;

	setp.lt.u32	%p2367, %r15267, 964683418;
	@%p2367 bra 	BB4_2162;

	setp.gt.u32	%p2368, %r15266, 1260103606;
	@%p2368 bra 	BB4_2161;

	setp.lt.u32	%p2369, %r15266, 1260103606;
	@%p2369 bra 	BB4_2162;

	setp.gt.u32	%p2370, %r15265, 1129032919;
	@%p2370 bra 	BB4_2161;

	setp.lt.u32	%p2371, %r15265, 1129032919;
	@%p2371 bra 	BB4_2162;

	setp.gt.u32	%p2372, %r15264, 1685539716;
	@%p2372 bra 	BB4_2161;

	setp.lt.u32	%p2373, %r15264, 1685539716;
	@%p2373 bra 	BB4_2162;

	setp.gt.u32	%p2374, %r15263, -209382721;
	@%p2374 bra 	BB4_2161;

	setp.lt.u32	%p2375, %r15263, -209382721;
	@%p2375 bra 	BB4_2162;

	setp.gt.u32	%p2376, %r15262, 1731252896;
	@%p2376 bra 	BB4_2161;

	setp.lt.u32	%p2377, %r15262, 1731252896;
	@%p2377 bra 	BB4_2162;

	setp.gt.u32	%p2378, %r15261, -156174812;
	@%p2378 bra 	BB4_2161;

	setp.lt.u32	%p2379, %r15261, -156174812;
	@%p2379 bra 	BB4_2162;

	setp.gt.u32	%p2380, %r15260, 514588670;
	@%p2380 bra 	BB4_2161;

	setp.lt.u32	%p2381, %r15260, 514588670;
	@%p2381 bra 	BB4_2162;

	setp.gt.u32	%p2382, %r15259, -1319895041;
	@%p2382 bra 	BB4_2161;

	setp.lt.u32	%p2383, %r15259, -1319895041;
	@%p2383 bra 	BB4_2162;

	setp.gt.u32	%p2384, %r15258, -1174470657;
	@%p2384 bra 	BB4_2161;

	setp.lt.u32	%p2385, %r15258, -1174470657;
	setp.lt.u32	%p2386, %r15257, -21845;
	or.pred  	%p2387, %p2385, %p2386;
	@%p2387 bra 	BB4_2162;

BB4_2161:
	mov.u32 	%r12394, -21845;
	mov.u32 	%r12395, -1174470657;
	mov.u32 	%r12396, -1319895041;
	mov.u32 	%r12397, 514588670;
	mov.u32 	%r12398, -156174812;
	mov.u32 	%r12399, 1731252896;
	mov.u32 	%r12400, -209382721;
	mov.u32 	%r12401, 1685539716;
	mov.u32 	%r12402, 1129032919;
	mov.u32 	%r12403, 1260103606;
	mov.u32 	%r12404, 964683418;
	mov.u32 	%r12405, 436277738;
	// inline asm
	sub.cc.u32 %r15257, %r15257, %r12394;
subc.cc.u32 %r15258, %r15258, %r12395;
subc.cc.u32 %r15259, %r15259, %r12396;
subc.cc.u32 %r15260, %r15260, %r12397;
subc.cc.u32 %r15261, %r15261, %r12398;
subc.cc.u32 %r15262, %r15262, %r12399;
subc.cc.u32 %r15263, %r15263, %r12400;
subc.cc.u32 %r15264, %r15264, %r12401;
subc.cc.u32 %r15265, %r15265, %r12402;
subc.cc.u32 %r15266, %r15266, %r12403;
subc.cc.u32 %r15267, %r15267, %r12404;
subc.u32 %r15268, %r15268, %r12405;

	// inline asm

BB4_2162:
	mov.u32 	%r15012, %r4863;
	mov.u32 	%r15005, %r4870;
	mov.u32 	%r15010, %r4865;
	mov.u32 	%r15015, %r4860;
	mov.u32 	%r15008, %r4867;
	mov.u32 	%r15013, %r4862;
	mov.u32 	%r15006, %r4869;
	mov.u32 	%r15011, %r4864;
	mov.u32 	%r15016, %r4859;
	mov.u32 	%r15009, %r4866;
	mov.u32 	%r15014, %r4861;
	mov.u32 	%r15007, %r4868;
	// inline asm
	sub.cc.u32 %r15016, %r15016, %r14968;
subc.cc.u32 %r15015, %r15015, %r14967;
subc.cc.u32 %r15014, %r15014, %r14966;
subc.cc.u32 %r15013, %r15013, %r14965;
subc.cc.u32 %r15012, %r15012, %r14964;
subc.cc.u32 %r15011, %r15011, %r14963;
subc.cc.u32 %r15010, %r15010, %r14962;
subc.cc.u32 %r15009, %r15009, %r14961;
subc.cc.u32 %r15008, %r15008, %r14960;
subc.cc.u32 %r15007, %r15007, %r14959;
subc.cc.u32 %r15006, %r15006, %r14958;
subc.u32 %r15005, %r15005, %r14957;

	// inline asm
	setp.gt.u32	%p2388, %r4870, %r14957;
	@%p2388 bra 	BB4_2185;

	setp.lt.u32	%p2389, %r4870, %r14957;
	@%p2389 bra 	BB4_2184;

	setp.gt.u32	%p2390, %r4869, %r14958;
	@%p2390 bra 	BB4_2185;

	setp.lt.u32	%p2391, %r4869, %r14958;
	@%p2391 bra 	BB4_2184;

	setp.gt.u32	%p2392, %r4868, %r14959;
	@%p2392 bra 	BB4_2185;

	setp.lt.u32	%p2393, %r4868, %r14959;
	@%p2393 bra 	BB4_2184;

	setp.gt.u32	%p2394, %r4867, %r14960;
	@%p2394 bra 	BB4_2185;

	setp.lt.u32	%p2395, %r4867, %r14960;
	@%p2395 bra 	BB4_2184;

	setp.gt.u32	%p2396, %r4866, %r14961;
	@%p2396 bra 	BB4_2185;

	setp.lt.u32	%p2397, %r4866, %r14961;
	@%p2397 bra 	BB4_2184;

	setp.gt.u32	%p2398, %r4865, %r14962;
	@%p2398 bra 	BB4_2185;

	setp.lt.u32	%p2399, %r4865, %r14962;
	@%p2399 bra 	BB4_2184;

	setp.gt.u32	%p2400, %r4864, %r14963;
	@%p2400 bra 	BB4_2185;

	setp.lt.u32	%p2401, %r4864, %r14963;
	@%p2401 bra 	BB4_2184;

	setp.gt.u32	%p2402, %r4863, %r14964;
	@%p2402 bra 	BB4_2185;

	setp.lt.u32	%p2403, %r4863, %r14964;
	@%p2403 bra 	BB4_2184;

	setp.gt.u32	%p2404, %r4862, %r14965;
	@%p2404 bra 	BB4_2185;

	setp.lt.u32	%p2405, %r4862, %r14965;
	@%p2405 bra 	BB4_2184;

	setp.gt.u32	%p2406, %r4861, %r14966;
	@%p2406 bra 	BB4_2185;

	setp.lt.u32	%p2407, %r4861, %r14966;
	@%p2407 bra 	BB4_2184;

	setp.gt.u32	%p2408, %r4860, %r14967;
	@%p2408 bra 	BB4_2185;

	setp.ge.u32	%p2409, %r4860, %r14967;
	setp.ge.u32	%p2410, %r4859, %r14968;
	and.pred  	%p2411, %p2409, %p2410;
	@%p2411 bra 	BB4_2185;

BB4_2184:
	mov.u32 	%r12466, -21845;
	mov.u32 	%r12467, -1174470657;
	mov.u32 	%r12468, -1319895041;
	mov.u32 	%r12469, 514588670;
	mov.u32 	%r12470, -156174812;
	mov.u32 	%r12471, 1731252896;
	mov.u32 	%r12472, -209382721;
	mov.u32 	%r12473, 1685539716;
	mov.u32 	%r12474, 1129032919;
	mov.u32 	%r12475, 1260103606;
	mov.u32 	%r12476, 964683418;
	mov.u32 	%r12477, 436277738;
	// inline asm
	add.cc.u32 %r15016, %r15016, %r12466;
addc.cc.u32 %r15015, %r15015, %r12467;
addc.cc.u32 %r15014, %r15014, %r12468;
addc.cc.u32 %r15013, %r15013, %r12469;
addc.cc.u32 %r15012, %r15012, %r12470;
addc.cc.u32 %r15011, %r15011, %r12471;
addc.cc.u32 %r15010, %r15010, %r12472;
addc.cc.u32 %r15009, %r15009, %r12473;
addc.cc.u32 %r15008, %r15008, %r12474;
addc.cc.u32 %r15007, %r15007, %r12475;
addc.cc.u32 %r15006, %r15006, %r12476;
addc.u32 %r15005, %r15005, %r12477;

	// inline asm

BB4_2185:
	mov.u32 	%r15241, %r15008;
	mov.u32 	%r15234, %r15015;
	mov.u32 	%r15239, %r15010;
	mov.u32 	%r15244, %r15005;
	mov.u32 	%r15237, %r15012;
	mov.u32 	%r15242, %r15007;
	mov.u32 	%r15235, %r15014;
	mov.u32 	%r15240, %r15009;
	mov.u32 	%r15233, %r15016;
	mov.u32 	%r15238, %r15011;
	mov.u32 	%r15243, %r15006;
	mov.u32 	%r15236, %r15013;
	// inline asm
	sub.cc.u32 %r15233, %r15233, %r14968;
subc.cc.u32 %r15234, %r15234, %r14967;
subc.cc.u32 %r15235, %r15235, %r14966;
subc.cc.u32 %r15236, %r15236, %r14965;
subc.cc.u32 %r15237, %r15237, %r14964;
subc.cc.u32 %r15238, %r15238, %r14963;
subc.cc.u32 %r15239, %r15239, %r14962;
subc.cc.u32 %r15240, %r15240, %r14961;
subc.cc.u32 %r15241, %r15241, %r14960;
subc.cc.u32 %r15242, %r15242, %r14959;
subc.cc.u32 %r15243, %r15243, %r14958;
subc.u32 %r15244, %r15244, %r14957;

	// inline asm
	setp.gt.u32	%p2412, %r15005, %r14957;
	@%p2412 bra 	BB4_2208;

	setp.lt.u32	%p2413, %r15005, %r14957;
	@%p2413 bra 	BB4_2207;

	setp.gt.u32	%p2414, %r15006, %r14958;
	@%p2414 bra 	BB4_2208;

	setp.lt.u32	%p2415, %r15006, %r14958;
	@%p2415 bra 	BB4_2207;

	setp.gt.u32	%p2416, %r15007, %r14959;
	@%p2416 bra 	BB4_2208;

	setp.lt.u32	%p2417, %r15007, %r14959;
	@%p2417 bra 	BB4_2207;

	setp.gt.u32	%p2418, %r15008, %r14960;
	@%p2418 bra 	BB4_2208;

	setp.lt.u32	%p2419, %r15008, %r14960;
	@%p2419 bra 	BB4_2207;

	setp.gt.u32	%p2420, %r15009, %r14961;
	@%p2420 bra 	BB4_2208;

	setp.lt.u32	%p2421, %r15009, %r14961;
	@%p2421 bra 	BB4_2207;

	setp.gt.u32	%p2422, %r15010, %r14962;
	@%p2422 bra 	BB4_2208;

	setp.lt.u32	%p2423, %r15010, %r14962;
	@%p2423 bra 	BB4_2207;

	setp.gt.u32	%p2424, %r15011, %r14963;
	@%p2424 bra 	BB4_2208;

	setp.lt.u32	%p2425, %r15011, %r14963;
	@%p2425 bra 	BB4_2207;

	setp.gt.u32	%p2426, %r15012, %r14964;
	@%p2426 bra 	BB4_2208;

	setp.lt.u32	%p2427, %r15012, %r14964;
	@%p2427 bra 	BB4_2207;

	setp.gt.u32	%p2428, %r15013, %r14965;
	@%p2428 bra 	BB4_2208;

	setp.lt.u32	%p2429, %r15013, %r14965;
	@%p2429 bra 	BB4_2207;

	setp.gt.u32	%p2430, %r15014, %r14966;
	@%p2430 bra 	BB4_2208;

	setp.lt.u32	%p2431, %r15014, %r14966;
	@%p2431 bra 	BB4_2207;

	setp.gt.u32	%p2432, %r15015, %r14967;
	@%p2432 bra 	BB4_2208;

	setp.ge.u32	%p2433, %r15015, %r14967;
	setp.ge.u32	%p2434, %r15016, %r14968;
	and.pred  	%p2435, %p2433, %p2434;
	@%p2435 bra 	BB4_2208;

BB4_2207:
	mov.u32 	%r12538, -21845;
	mov.u32 	%r12539, -1174470657;
	mov.u32 	%r12540, -1319895041;
	mov.u32 	%r12541, 514588670;
	mov.u32 	%r12542, -156174812;
	mov.u32 	%r12543, 1731252896;
	mov.u32 	%r12544, -209382721;
	mov.u32 	%r12545, 1685539716;
	mov.u32 	%r12546, 1129032919;
	mov.u32 	%r12547, 1260103606;
	mov.u32 	%r12548, 964683418;
	mov.u32 	%r12549, 436277738;
	// inline asm
	add.cc.u32 %r15233, %r15233, %r12538;
addc.cc.u32 %r15234, %r15234, %r12539;
addc.cc.u32 %r15235, %r15235, %r12540;
addc.cc.u32 %r15236, %r15236, %r12541;
addc.cc.u32 %r15237, %r15237, %r12542;
addc.cc.u32 %r15238, %r15238, %r12543;
addc.cc.u32 %r15239, %r15239, %r12544;
addc.cc.u32 %r15240, %r15240, %r12545;
addc.cc.u32 %r15241, %r15241, %r12546;
addc.cc.u32 %r15242, %r15242, %r12547;
addc.cc.u32 %r15243, %r15243, %r12548;
addc.u32 %r15244, %r15244, %r12549;

	// inline asm

BB4_2208:
	shr.u32 	%r12562, %r4593, 31;
	shl.b32 	%r12563, %r4594, 1;
	or.b32  	%r15029, %r12562, %r12563;
	shr.u32 	%r12564, %r4592, 31;
	shl.b32 	%r12565, %r4593, 1;
	or.b32  	%r15030, %r12564, %r12565;
	shr.u32 	%r12566, %r4591, 31;
	shl.b32 	%r12567, %r4592, 1;
	or.b32  	%r15031, %r12566, %r12567;
	shr.u32 	%r12568, %r4590, 31;
	shl.b32 	%r12569, %r4591, 1;
	or.b32  	%r15032, %r12568, %r12569;
	shr.u32 	%r12570, %r4589, 31;
	shl.b32 	%r12571, %r4590, 1;
	or.b32  	%r15033, %r12570, %r12571;
	shr.u32 	%r12572, %r4588, 31;
	shl.b32 	%r12573, %r4589, 1;
	or.b32  	%r15034, %r12572, %r12573;
	shr.u32 	%r12574, %r4587, 31;
	shl.b32 	%r12575, %r4588, 1;
	or.b32  	%r15035, %r12574, %r12575;
	shr.u32 	%r12576, %r4586, 31;
	shl.b32 	%r12577, %r4587, 1;
	or.b32  	%r15036, %r12576, %r12577;
	shr.u32 	%r12578, %r4585, 31;
	shl.b32 	%r12579, %r4586, 1;
	or.b32  	%r15037, %r12578, %r12579;
	shr.u32 	%r12580, %r4584, 31;
	shl.b32 	%r12581, %r4585, 1;
	or.b32  	%r15038, %r12580, %r12581;
	shr.u32 	%r12582, %r4583, 31;
	shl.b32 	%r12583, %r4584, 1;
	or.b32  	%r15039, %r12582, %r12583;
	shl.b32 	%r15040, %r4583, 1;
	setp.gt.u32	%p2436, %r15029, 436277738;
	@%p2436 bra 	BB4_2230;

	setp.lt.u32	%p2437, %r15029, 436277738;
	@%p2437 bra 	BB4_2231;

	setp.gt.u32	%p2438, %r15030, 964683418;
	@%p2438 bra 	BB4_2230;

	setp.lt.u32	%p2439, %r15030, 964683418;
	@%p2439 bra 	BB4_2231;

	setp.gt.u32	%p2440, %r15031, 1260103606;
	@%p2440 bra 	BB4_2230;

	setp.lt.u32	%p2441, %r15031, 1260103606;
	@%p2441 bra 	BB4_2231;

	setp.gt.u32	%p2442, %r15032, 1129032919;
	@%p2442 bra 	BB4_2230;

	setp.lt.u32	%p2443, %r15032, 1129032919;
	@%p2443 bra 	BB4_2231;

	setp.gt.u32	%p2444, %r15033, 1685539716;
	@%p2444 bra 	BB4_2230;

	setp.lt.u32	%p2445, %r15033, 1685539716;
	@%p2445 bra 	BB4_2231;

	setp.gt.u32	%p2446, %r15034, -209382721;
	@%p2446 bra 	BB4_2230;

	setp.lt.u32	%p2447, %r15034, -209382721;
	@%p2447 bra 	BB4_2231;

	setp.gt.u32	%p2448, %r15035, 1731252896;
	@%p2448 bra 	BB4_2230;

	setp.lt.u32	%p2449, %r15035, 1731252896;
	@%p2449 bra 	BB4_2231;

	setp.gt.u32	%p2450, %r15036, -156174812;
	@%p2450 bra 	BB4_2230;

	setp.lt.u32	%p2451, %r15036, -156174812;
	@%p2451 bra 	BB4_2231;

	setp.gt.u32	%p2452, %r15037, 514588670;
	@%p2452 bra 	BB4_2230;

	setp.lt.u32	%p2453, %r15037, 514588670;
	@%p2453 bra 	BB4_2231;

	setp.gt.u32	%p2454, %r15038, -1319895041;
	@%p2454 bra 	BB4_2230;

	setp.lt.u32	%p2455, %r15038, -1319895041;
	@%p2455 bra 	BB4_2231;

	setp.gt.u32	%p2456, %r15039, -1174470657;
	@%p2456 bra 	BB4_2230;

	setp.lt.u32	%p2457, %r15039, -1174470657;
	setp.lt.u32	%p2458, %r15040, -21845;
	or.pred  	%p2459, %p2457, %p2458;
	@%p2459 bra 	BB4_2231;

BB4_2230:
	mov.u32 	%r12596, -21845;
	mov.u32 	%r12597, -1174470657;
	mov.u32 	%r12598, -1319895041;
	mov.u32 	%r12599, 514588670;
	mov.u32 	%r12600, -156174812;
	mov.u32 	%r12601, 1731252896;
	mov.u32 	%r12602, -209382721;
	mov.u32 	%r12603, 1685539716;
	mov.u32 	%r12604, 1129032919;
	mov.u32 	%r12605, 1260103606;
	mov.u32 	%r12606, 964683418;
	mov.u32 	%r12607, 436277738;
	// inline asm
	sub.cc.u32 %r15040, %r15040, %r12596;
subc.cc.u32 %r15039, %r15039, %r12597;
subc.cc.u32 %r15038, %r15038, %r12598;
subc.cc.u32 %r15037, %r15037, %r12599;
subc.cc.u32 %r15036, %r15036, %r12600;
subc.cc.u32 %r15035, %r15035, %r12601;
subc.cc.u32 %r15034, %r15034, %r12602;
subc.cc.u32 %r15033, %r15033, %r12603;
subc.cc.u32 %r15032, %r15032, %r12604;
subc.cc.u32 %r15031, %r15031, %r12605;
subc.cc.u32 %r15030, %r15030, %r12606;
subc.u32 %r15029, %r15029, %r12607;

	// inline asm

BB4_2231:
	shr.u32 	%r12620, %r15030, 31;
	shl.b32 	%r12621, %r15029, 1;
	or.b32  	%r15041, %r12620, %r12621;
	shr.u32 	%r12622, %r15031, 31;
	shl.b32 	%r12623, %r15030, 1;
	or.b32  	%r15042, %r12622, %r12623;
	shr.u32 	%r12624, %r15032, 31;
	shl.b32 	%r12625, %r15031, 1;
	or.b32  	%r15043, %r12624, %r12625;
	shr.u32 	%r12626, %r15033, 31;
	shl.b32 	%r12627, %r15032, 1;
	or.b32  	%r15044, %r12626, %r12627;
	shr.u32 	%r12628, %r15034, 31;
	shl.b32 	%r12629, %r15033, 1;
	or.b32  	%r15045, %r12628, %r12629;
	shr.u32 	%r12630, %r15035, 31;
	shl.b32 	%r12631, %r15034, 1;
	or.b32  	%r15046, %r12630, %r12631;
	shr.u32 	%r12632, %r15036, 31;
	shl.b32 	%r12633, %r15035, 1;
	or.b32  	%r15047, %r12632, %r12633;
	shr.u32 	%r12634, %r15037, 31;
	shl.b32 	%r12635, %r15036, 1;
	or.b32  	%r15048, %r12634, %r12635;
	shr.u32 	%r12636, %r15038, 31;
	shl.b32 	%r12637, %r15037, 1;
	or.b32  	%r15049, %r12636, %r12637;
	shr.u32 	%r12638, %r15039, 31;
	shl.b32 	%r12639, %r15038, 1;
	or.b32  	%r15050, %r12638, %r12639;
	shr.u32 	%r12640, %r15040, 31;
	shl.b32 	%r12641, %r15039, 1;
	or.b32  	%r15051, %r12640, %r12641;
	shl.b32 	%r15052, %r15040, 1;
	setp.gt.u32	%p2460, %r15041, 436277738;
	@%p2460 bra 	BB4_2253;

	setp.lt.u32	%p2461, %r15041, 436277738;
	@%p2461 bra 	BB4_2254;

	setp.gt.u32	%p2462, %r15042, 964683418;
	@%p2462 bra 	BB4_2253;

	setp.lt.u32	%p2463, %r15042, 964683418;
	@%p2463 bra 	BB4_2254;

	setp.gt.u32	%p2464, %r15043, 1260103606;
	@%p2464 bra 	BB4_2253;

	setp.lt.u32	%p2465, %r15043, 1260103606;
	@%p2465 bra 	BB4_2254;

	setp.gt.u32	%p2466, %r15044, 1129032919;
	@%p2466 bra 	BB4_2253;

	setp.lt.u32	%p2467, %r15044, 1129032919;
	@%p2467 bra 	BB4_2254;

	setp.gt.u32	%p2468, %r15045, 1685539716;
	@%p2468 bra 	BB4_2253;

	setp.lt.u32	%p2469, %r15045, 1685539716;
	@%p2469 bra 	BB4_2254;

	setp.gt.u32	%p2470, %r15046, -209382721;
	@%p2470 bra 	BB4_2253;

	setp.lt.u32	%p2471, %r15046, -209382721;
	@%p2471 bra 	BB4_2254;

	setp.gt.u32	%p2472, %r15047, 1731252896;
	@%p2472 bra 	BB4_2253;

	setp.lt.u32	%p2473, %r15047, 1731252896;
	@%p2473 bra 	BB4_2254;

	setp.gt.u32	%p2474, %r15048, -156174812;
	@%p2474 bra 	BB4_2253;

	setp.lt.u32	%p2475, %r15048, -156174812;
	@%p2475 bra 	BB4_2254;

	setp.gt.u32	%p2476, %r15049, 514588670;
	@%p2476 bra 	BB4_2253;

	setp.lt.u32	%p2477, %r15049, 514588670;
	@%p2477 bra 	BB4_2254;

	setp.gt.u32	%p2478, %r15050, -1319895041;
	@%p2478 bra 	BB4_2253;

	setp.lt.u32	%p2479, %r15050, -1319895041;
	@%p2479 bra 	BB4_2254;

	setp.gt.u32	%p2480, %r15051, -1174470657;
	@%p2480 bra 	BB4_2253;

	setp.lt.u32	%p2481, %r15051, -1174470657;
	setp.lt.u32	%p2482, %r15052, -21845;
	or.pred  	%p2483, %p2481, %p2482;
	@%p2483 bra 	BB4_2254;

BB4_2253:
	mov.u32 	%r12654, -21845;
	mov.u32 	%r12655, -1174470657;
	mov.u32 	%r12656, -1319895041;
	mov.u32 	%r12657, 514588670;
	mov.u32 	%r12658, -156174812;
	mov.u32 	%r12659, 1731252896;
	mov.u32 	%r12660, -209382721;
	mov.u32 	%r12661, 1685539716;
	mov.u32 	%r12662, 1129032919;
	mov.u32 	%r12663, 1260103606;
	mov.u32 	%r12664, 964683418;
	mov.u32 	%r12665, 436277738;
	// inline asm
	sub.cc.u32 %r15052, %r15052, %r12654;
subc.cc.u32 %r15051, %r15051, %r12655;
subc.cc.u32 %r15050, %r15050, %r12656;
subc.cc.u32 %r15049, %r15049, %r12657;
subc.cc.u32 %r15048, %r15048, %r12658;
subc.cc.u32 %r15047, %r15047, %r12659;
subc.cc.u32 %r15046, %r15046, %r12660;
subc.cc.u32 %r15045, %r15045, %r12661;
subc.cc.u32 %r15044, %r15044, %r12662;
subc.cc.u32 %r15043, %r15043, %r12663;
subc.cc.u32 %r15042, %r15042, %r12664;
subc.u32 %r15041, %r15041, %r12665;

	// inline asm

BB4_2254:
	shr.u32 	%r12678, %r15042, 31;
	shl.b32 	%r12679, %r15041, 1;
	or.b32  	%r15053, %r12678, %r12679;
	shr.u32 	%r12680, %r15043, 31;
	shl.b32 	%r12681, %r15042, 1;
	or.b32  	%r15054, %r12680, %r12681;
	shr.u32 	%r12682, %r15044, 31;
	shl.b32 	%r12683, %r15043, 1;
	or.b32  	%r15055, %r12682, %r12683;
	shr.u32 	%r12684, %r15045, 31;
	shl.b32 	%r12685, %r15044, 1;
	or.b32  	%r15056, %r12684, %r12685;
	shr.u32 	%r12686, %r15046, 31;
	shl.b32 	%r12687, %r15045, 1;
	or.b32  	%r15057, %r12686, %r12687;
	shr.u32 	%r12688, %r15047, 31;
	shl.b32 	%r12689, %r15046, 1;
	or.b32  	%r15058, %r12688, %r12689;
	shr.u32 	%r12690, %r15048, 31;
	shl.b32 	%r12691, %r15047, 1;
	or.b32  	%r15059, %r12690, %r12691;
	shr.u32 	%r12692, %r15049, 31;
	shl.b32 	%r12693, %r15048, 1;
	or.b32  	%r15060, %r12692, %r12693;
	shr.u32 	%r12694, %r15050, 31;
	shl.b32 	%r12695, %r15049, 1;
	or.b32  	%r15061, %r12694, %r12695;
	shr.u32 	%r12696, %r15051, 31;
	shl.b32 	%r12697, %r15050, 1;
	or.b32  	%r15062, %r12696, %r12697;
	shr.u32 	%r12698, %r15052, 31;
	shl.b32 	%r12699, %r15051, 1;
	or.b32  	%r15063, %r12698, %r12699;
	shl.b32 	%r15064, %r15052, 1;
	setp.gt.u32	%p2484, %r15053, 436277738;
	@%p2484 bra 	BB4_2276;

	setp.lt.u32	%p2485, %r15053, 436277738;
	@%p2485 bra 	BB4_2277;

	setp.gt.u32	%p2486, %r15054, 964683418;
	@%p2486 bra 	BB4_2276;

	setp.lt.u32	%p2487, %r15054, 964683418;
	@%p2487 bra 	BB4_2277;

	setp.gt.u32	%p2488, %r15055, 1260103606;
	@%p2488 bra 	BB4_2276;

	setp.lt.u32	%p2489, %r15055, 1260103606;
	@%p2489 bra 	BB4_2277;

	setp.gt.u32	%p2490, %r15056, 1129032919;
	@%p2490 bra 	BB4_2276;

	setp.lt.u32	%p2491, %r15056, 1129032919;
	@%p2491 bra 	BB4_2277;

	setp.gt.u32	%p2492, %r15057, 1685539716;
	@%p2492 bra 	BB4_2276;

	setp.lt.u32	%p2493, %r15057, 1685539716;
	@%p2493 bra 	BB4_2277;

	setp.gt.u32	%p2494, %r15058, -209382721;
	@%p2494 bra 	BB4_2276;

	setp.lt.u32	%p2495, %r15058, -209382721;
	@%p2495 bra 	BB4_2277;

	setp.gt.u32	%p2496, %r15059, 1731252896;
	@%p2496 bra 	BB4_2276;

	setp.lt.u32	%p2497, %r15059, 1731252896;
	@%p2497 bra 	BB4_2277;

	setp.gt.u32	%p2498, %r15060, -156174812;
	@%p2498 bra 	BB4_2276;

	setp.lt.u32	%p2499, %r15060, -156174812;
	@%p2499 bra 	BB4_2277;

	setp.gt.u32	%p2500, %r15061, 514588670;
	@%p2500 bra 	BB4_2276;

	setp.lt.u32	%p2501, %r15061, 514588670;
	@%p2501 bra 	BB4_2277;

	setp.gt.u32	%p2502, %r15062, -1319895041;
	@%p2502 bra 	BB4_2276;

	setp.lt.u32	%p2503, %r15062, -1319895041;
	@%p2503 bra 	BB4_2277;

	setp.gt.u32	%p2504, %r15063, -1174470657;
	@%p2504 bra 	BB4_2276;

	setp.lt.u32	%p2505, %r15063, -1174470657;
	setp.lt.u32	%p2506, %r15064, -21845;
	or.pred  	%p2507, %p2505, %p2506;
	@%p2507 bra 	BB4_2277;

BB4_2276:
	mov.u32 	%r12712, -21845;
	mov.u32 	%r12713, -1174470657;
	mov.u32 	%r12714, -1319895041;
	mov.u32 	%r12715, 514588670;
	mov.u32 	%r12716, -156174812;
	mov.u32 	%r12717, 1731252896;
	mov.u32 	%r12718, -209382721;
	mov.u32 	%r12719, 1685539716;
	mov.u32 	%r12720, 1129032919;
	mov.u32 	%r12721, 1260103606;
	mov.u32 	%r12722, 964683418;
	mov.u32 	%r12723, 436277738;
	// inline asm
	sub.cc.u32 %r15064, %r15064, %r12712;
subc.cc.u32 %r15063, %r15063, %r12713;
subc.cc.u32 %r15062, %r15062, %r12714;
subc.cc.u32 %r15061, %r15061, %r12715;
subc.cc.u32 %r15060, %r15060, %r12716;
subc.cc.u32 %r15059, %r15059, %r12717;
subc.cc.u32 %r15058, %r15058, %r12718;
subc.cc.u32 %r15057, %r15057, %r12719;
subc.cc.u32 %r15056, %r15056, %r12720;
subc.cc.u32 %r15055, %r15055, %r12721;
subc.cc.u32 %r15054, %r15054, %r12722;
subc.u32 %r15053, %r15053, %r12723;

	// inline asm

BB4_2277:
	mov.u32 	%r12744, %r14960;
	mov.u32 	%r12737, %r14967;
	mov.u32 	%r12742, %r14962;
	mov.u32 	%r12747, %r14957;
	mov.u32 	%r12740, %r14964;
	mov.u32 	%r12745, %r14959;
	mov.u32 	%r12738, %r14966;
	mov.u32 	%r12743, %r14961;
	mov.u32 	%r12736, %r14968;
	mov.u32 	%r12741, %r14963;
	mov.u32 	%r12746, %r14958;
	mov.u32 	%r12739, %r14965;
	// inline asm
	sub.cc.u32 %r12736, %r12736, %r15233;
subc.cc.u32 %r12737, %r12737, %r15234;
subc.cc.u32 %r12738, %r12738, %r15235;
subc.cc.u32 %r12739, %r12739, %r15236;
subc.cc.u32 %r12740, %r12740, %r15237;
subc.cc.u32 %r12741, %r12741, %r15238;
subc.cc.u32 %r12742, %r12742, %r15239;
subc.cc.u32 %r12743, %r12743, %r15240;
subc.cc.u32 %r12744, %r12744, %r15241;
subc.cc.u32 %r12745, %r12745, %r15242;
subc.cc.u32 %r12746, %r12746, %r15243;
subc.u32 %r12747, %r12747, %r15244;

	// inline asm
	setp.gt.u32	%p2508, %r14957, %r15244;
	@%p2508 bra 	BB4_2300;

	setp.lt.u32	%p2509, %r14957, %r15244;
	@%p2509 bra 	BB4_2299;

	setp.gt.u32	%p2510, %r14958, %r15243;
	@%p2510 bra 	BB4_2300;

	setp.lt.u32	%p2511, %r14958, %r15243;
	@%p2511 bra 	BB4_2299;

	setp.gt.u32	%p2512, %r14959, %r15242;
	@%p2512 bra 	BB4_2300;

	setp.lt.u32	%p2513, %r14959, %r15242;
	@%p2513 bra 	BB4_2299;

	setp.gt.u32	%p2514, %r14960, %r15241;
	@%p2514 bra 	BB4_2300;

	setp.lt.u32	%p2515, %r14960, %r15241;
	@%p2515 bra 	BB4_2299;

	setp.gt.u32	%p2516, %r14961, %r15240;
	@%p2516 bra 	BB4_2300;

	setp.lt.u32	%p2517, %r14961, %r15240;
	@%p2517 bra 	BB4_2299;

	setp.gt.u32	%p2518, %r14962, %r15239;
	@%p2518 bra 	BB4_2300;

	setp.lt.u32	%p2519, %r14962, %r15239;
	@%p2519 bra 	BB4_2299;

	setp.gt.u32	%p2520, %r14963, %r15238;
	@%p2520 bra 	BB4_2300;

	setp.lt.u32	%p2521, %r14963, %r15238;
	@%p2521 bra 	BB4_2299;

	setp.gt.u32	%p2522, %r14964, %r15237;
	@%p2522 bra 	BB4_2300;

	setp.lt.u32	%p2523, %r14964, %r15237;
	@%p2523 bra 	BB4_2299;

	setp.gt.u32	%p2524, %r14965, %r15236;
	@%p2524 bra 	BB4_2300;

	setp.lt.u32	%p2525, %r14965, %r15236;
	@%p2525 bra 	BB4_2299;

	setp.gt.u32	%p2526, %r14966, %r15235;
	@%p2526 bra 	BB4_2300;

	setp.lt.u32	%p2527, %r14966, %r15235;
	@%p2527 bra 	BB4_2299;

	setp.gt.u32	%p2528, %r14967, %r15234;
	@%p2528 bra 	BB4_2300;

	setp.ge.u32	%p2529, %r14967, %r15234;
	setp.ge.u32	%p2530, %r14968, %r15233;
	and.pred  	%p2531, %p2529, %p2530;
	@%p2531 bra 	BB4_2300;

BB4_2299:
	mov.u32 	%r12784, -21845;
	mov.u32 	%r12785, -1174470657;
	mov.u32 	%r12786, -1319895041;
	mov.u32 	%r12787, 514588670;
	mov.u32 	%r12788, -156174812;
	mov.u32 	%r12789, 1731252896;
	mov.u32 	%r12790, -209382721;
	mov.u32 	%r12791, 1685539716;
	mov.u32 	%r12792, 1129032919;
	mov.u32 	%r12793, 1260103606;
	mov.u32 	%r12794, 964683418;
	mov.u32 	%r12795, 436277738;
	// inline asm
	add.cc.u32 %r12736, %r12736, %r12784;
addc.cc.u32 %r12737, %r12737, %r12785;
addc.cc.u32 %r12738, %r12738, %r12786;
addc.cc.u32 %r12739, %r12739, %r12787;
addc.cc.u32 %r12740, %r12740, %r12788;
addc.cc.u32 %r12741, %r12741, %r12789;
addc.cc.u32 %r12742, %r12742, %r12790;
addc.cc.u32 %r12743, %r12743, %r12791;
addc.cc.u32 %r12744, %r12744, %r12792;
addc.cc.u32 %r12745, %r12745, %r12793;
addc.cc.u32 %r12746, %r12746, %r12794;
addc.u32 %r12747, %r12747, %r12795;

	// inline asm

BB4_2300:
	// Callseq Start 73
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r12736;
	st.param.b32	[param0+4], %r12737;
	st.param.b32	[param0+8], %r12738;
	st.param.b32	[param0+12], %r12739;
	st.param.b32	[param0+16], %r12740;
	st.param.b32	[param0+20], %r12741;
	st.param.b32	[param0+24], %r12742;
	st.param.b32	[param0+28], %r12743;
	st.param.b32	[param0+32], %r12744;
	st.param.b32	[param0+36], %r12745;
	st.param.b32	[param0+40], %r12746;
	st.param.b32	[param0+44], %r12747;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r12276;
	st.param.b32	[param1+4], %r12277;
	st.param.b32	[param1+8], %r12278;
	st.param.b32	[param1+12], %r12279;
	st.param.b32	[param1+16], %r12280;
	st.param.b32	[param1+20], %r12281;
	st.param.b32	[param1+24], %r12282;
	st.param.b32	[param1+28], %r12283;
	st.param.b32	[param1+32], %r12284;
	st.param.b32	[param1+36], %r12285;
	st.param.b32	[param1+40], %r12286;
	st.param.b32	[param1+44], %r12287;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r12832, [retval0+0];
	ld.param.b32	%r12833, [retval0+4];
	ld.param.b32	%r12834, [retval0+8];
	ld.param.b32	%r12835, [retval0+12];
	ld.param.b32	%r12836, [retval0+16];
	ld.param.b32	%r12837, [retval0+20];
	ld.param.b32	%r12838, [retval0+24];
	ld.param.b32	%r12839, [retval0+28];
	ld.param.b32	%r12840, [retval0+32];
	ld.param.b32	%r12841, [retval0+36];
	ld.param.b32	%r12842, [retval0+40];
	ld.param.b32	%r12843, [retval0+44];
	
	//{
	}// Callseq End 73
	mov.u32 	%r15247, %r12834;
	mov.u32 	%r15254, %r12841;
	mov.u32 	%r15249, %r12836;
	mov.u32 	%r15256, %r12843;
	mov.u32 	%r15251, %r12838;
	mov.u32 	%r15246, %r12833;
	mov.u32 	%r15253, %r12840;
	mov.u32 	%r15248, %r12835;
	mov.u32 	%r15255, %r12842;
	mov.u32 	%r15250, %r12837;
	mov.u32 	%r15245, %r12832;
	mov.u32 	%r15252, %r12839;
	// inline asm
	sub.cc.u32 %r15245, %r15245, %r15064;
subc.cc.u32 %r15246, %r15246, %r15063;
subc.cc.u32 %r15247, %r15247, %r15062;
subc.cc.u32 %r15248, %r15248, %r15061;
subc.cc.u32 %r15249, %r15249, %r15060;
subc.cc.u32 %r15250, %r15250, %r15059;
subc.cc.u32 %r15251, %r15251, %r15058;
subc.cc.u32 %r15252, %r15252, %r15057;
subc.cc.u32 %r15253, %r15253, %r15056;
subc.cc.u32 %r15254, %r15254, %r15055;
subc.cc.u32 %r15255, %r15255, %r15054;
subc.u32 %r15256, %r15256, %r15053;

	// inline asm
	setp.gt.u32	%p2532, %r12843, %r15053;
	@%p2532 bra 	BB4_2623;

	setp.lt.u32	%p2533, %r12843, %r15053;
	@%p2533 bra 	BB4_2322;

	setp.gt.u32	%p2534, %r12842, %r15054;
	@%p2534 bra 	BB4_2623;

	setp.lt.u32	%p2535, %r12842, %r15054;
	@%p2535 bra 	BB4_2322;

	setp.gt.u32	%p2536, %r12841, %r15055;
	@%p2536 bra 	BB4_2623;

	setp.lt.u32	%p2537, %r12841, %r15055;
	@%p2537 bra 	BB4_2322;

	setp.gt.u32	%p2538, %r12840, %r15056;
	@%p2538 bra 	BB4_2623;

	setp.lt.u32	%p2539, %r12840, %r15056;
	@%p2539 bra 	BB4_2322;

	setp.gt.u32	%p2540, %r12839, %r15057;
	@%p2540 bra 	BB4_2623;

	setp.lt.u32	%p2541, %r12839, %r15057;
	@%p2541 bra 	BB4_2322;

	setp.gt.u32	%p2542, %r12838, %r15058;
	@%p2542 bra 	BB4_2623;

	setp.lt.u32	%p2543, %r12838, %r15058;
	@%p2543 bra 	BB4_2322;

	setp.gt.u32	%p2544, %r12837, %r15059;
	@%p2544 bra 	BB4_2623;

	setp.lt.u32	%p2545, %r12837, %r15059;
	@%p2545 bra 	BB4_2322;

	setp.gt.u32	%p2546, %r12836, %r15060;
	@%p2546 bra 	BB4_2623;

	setp.lt.u32	%p2547, %r12836, %r15060;
	@%p2547 bra 	BB4_2322;

	setp.gt.u32	%p2548, %r12835, %r15061;
	@%p2548 bra 	BB4_2623;

	setp.lt.u32	%p2549, %r12835, %r15061;
	@%p2549 bra 	BB4_2322;

	setp.gt.u32	%p2550, %r12834, %r15062;
	@%p2550 bra 	BB4_2623;

	setp.lt.u32	%p2551, %r12834, %r15062;
	@%p2551 bra 	BB4_2322;

	setp.gt.u32	%p2552, %r12833, %r15063;
	@%p2552 bra 	BB4_2623;

	setp.ge.u32	%p2553, %r12833, %r15063;
	setp.ge.u32	%p2554, %r12832, %r15064;
	and.pred  	%p2555, %p2553, %p2554;
	@%p2555 bra 	BB4_2623;

BB4_2322:
	mov.u32 	%r12856, -21845;
	mov.u32 	%r12857, -1174470657;
	mov.u32 	%r12858, -1319895041;
	mov.u32 	%r12859, 514588670;
	mov.u32 	%r12860, -156174812;
	mov.u32 	%r12861, 1731252896;
	mov.u32 	%r12862, -209382721;
	mov.u32 	%r12863, 1685539716;
	mov.u32 	%r12864, 1129032919;
	mov.u32 	%r12865, 1260103606;
	mov.u32 	%r12866, 964683418;
	mov.u32 	%r12867, 436277738;
	// inline asm
	add.cc.u32 %r15245, %r15245, %r12856;
addc.cc.u32 %r15246, %r15246, %r12857;
addc.cc.u32 %r15247, %r15247, %r12858;
addc.cc.u32 %r15248, %r15248, %r12859;
addc.cc.u32 %r15249, %r15249, %r12860;
addc.cc.u32 %r15250, %r15250, %r12861;
addc.cc.u32 %r15251, %r15251, %r12862;
addc.cc.u32 %r15252, %r15252, %r12863;
addc.cc.u32 %r15253, %r15253, %r12864;
addc.cc.u32 %r15254, %r15254, %r12865;
addc.cc.u32 %r15255, %r15255, %r12866;
addc.u32 %r15256, %r15256, %r12867;

	// inline asm
	bra.uni 	BB4_2623;

BB4_1345:
	mov.u32 	%r13581, %r15268;
	mov.u32 	%r13580, %r15267;
	mov.u32 	%r13579, %r15266;
	mov.u32 	%r13578, %r15265;
	mov.u32 	%r13577, %r15264;
	mov.u32 	%r13576, %r15263;
	mov.u32 	%r13575, %r15262;
	mov.u32 	%r13574, %r15261;
	mov.u32 	%r13573, %r15260;
	mov.u32 	%r13572, %r15259;
	mov.u32 	%r13571, %r15258;
	mov.u32 	%r13570, %r15257;
	mov.u32 	%r2958, %r15256;
	mov.u32 	%r2957, %r15255;
	mov.u32 	%r2956, %r15254;
	mov.u32 	%r2955, %r15253;
	mov.u32 	%r2954, %r15252;
	mov.u32 	%r2953, %r15251;
	mov.u32 	%r2952, %r15250;
	mov.u32 	%r2951, %r15249;
	mov.u32 	%r2950, %r15248;
	mov.u32 	%r2949, %r15247;
	mov.u32 	%r2948, %r15246;
	mov.u32 	%r2947, %r15245;
	mov.u32 	%r11955, %r15244;
	mov.u32 	%r11954, %r15243;
	mov.u32 	%r11953, %r15242;
	mov.u32 	%r11952, %r15241;
	mov.u32 	%r11951, %r15240;
	mov.u32 	%r11950, %r15239;
	mov.u32 	%r11949, %r15238;
	mov.u32 	%r11948, %r15237;
	mov.u32 	%r11947, %r15236;
	mov.u32 	%r11946, %r15235;
	mov.u32 	%r11945, %r15234;
	mov.u32 	%r11944, %r15233;
	mov.u32 	%r2898, %r14500;
	add.s32 	%r10016, %r10009, -1;
	mul.lo.s32 	%r10017, %r1, %r10016;
	cvt.u64.u32	%rd127, %r10017;
	cvt.s64.s32	%rd128, %r2898;
	add.s64 	%rd129, %rd128, %rd127;
	mul.lo.s64 	%rd131, %rd129, 144;
	add.s64 	%rd132, %rd1, %rd131;
	ld.global.u32 	%r2971, [%rd132];
	ld.global.u32 	%r2972, [%rd132+4];
	ld.global.u32 	%r2973, [%rd132+8];
	ld.global.u32 	%r2974, [%rd132+12];
	ld.global.u32 	%r2975, [%rd132+16];
	ld.global.u32 	%r2976, [%rd132+20];
	ld.global.u32 	%r2977, [%rd132+24];
	ld.global.u32 	%r2978, [%rd132+28];
	ld.global.u32 	%r2979, [%rd132+32];
	ld.global.u32 	%r2980, [%rd132+36];
	ld.global.u32 	%r2981, [%rd132+40];
	ld.global.u32 	%r2982, [%rd132+44];
	ld.global.u32 	%r2983, [%rd132+48];
	ld.global.u32 	%r2984, [%rd132+52];
	ld.global.u32 	%r2985, [%rd132+56];
	ld.global.u32 	%r2986, [%rd132+60];
	ld.global.u32 	%r2987, [%rd132+64];
	ld.global.u32 	%r2988, [%rd132+68];
	ld.global.u32 	%r2989, [%rd132+72];
	ld.global.u32 	%r2990, [%rd132+76];
	ld.global.u32 	%r2991, [%rd132+80];
	ld.global.u32 	%r2992, [%rd132+84];
	ld.global.u32 	%r2993, [%rd132+88];
	ld.global.u32 	%r2994, [%rd132+92];
	ld.global.u32 	%r2995, [%rd132+96];
	ld.global.u32 	%r2996, [%rd132+100];
	ld.global.u32 	%r2997, [%rd132+104];
	ld.global.u32 	%r2998, [%rd132+108];
	ld.global.u32 	%r2999, [%rd132+112];
	ld.global.u32 	%r3000, [%rd132+116];
	ld.global.u32 	%r3001, [%rd132+120];
	ld.global.u32 	%r3002, [%rd132+124];
	ld.global.u32 	%r3003, [%rd132+128];
	ld.global.u32 	%r3004, [%rd132+132];
	ld.global.u32 	%r3005, [%rd132+136];
	ld.global.u32 	%r3006, [%rd132+140];
	mov.u16 	%rs66, 0;
	setp.ne.s32	%p1468, %r14909, 0;
	@%p1468 bra 	BB4_1348;

	or.b32  	%r10018, %r14918, %r14919;
	or.b32  	%r10019, %r10018, %r14917;
	or.b32  	%r10020, %r10019, %r14916;
	or.b32  	%r10021, %r10020, %r14915;
	or.b32  	%r10022, %r10021, %r14914;
	or.b32  	%r10023, %r10022, %r14913;
	or.b32  	%r10024, %r10023, %r14912;
	or.b32  	%r10025, %r10024, %r14911;
	or.b32  	%r10026, %r10025, %r14910;
	setp.ne.s32	%p1469, %r10026, 0;
	@%p1469 bra 	BB4_1348;

	setp.eq.s32	%p1470, %r14920, 0;
	selp.u16	%rs66, 1, 0, %p1470;

BB4_1348:
	setp.ne.s16	%p1471, %rs66, 0;
	@%p1471 bra 	BB4_1349;

	mov.u16 	%rs67, 0;
	setp.ne.s32	%p1472, %r2995, 0;
	@%p1472 bra 	BB4_1353;

	or.b32  	%r10027, %r2996, %r2997;
	or.b32  	%r10028, %r10027, %r2998;
	or.b32  	%r10029, %r10028, %r2999;
	or.b32  	%r10030, %r10029, %r3000;
	or.b32  	%r10031, %r10030, %r3001;
	or.b32  	%r10032, %r10031, %r3002;
	or.b32  	%r10033, %r10032, %r3003;
	or.b32  	%r10034, %r10033, %r3004;
	or.b32  	%r10035, %r10034, %r3005;
	setp.ne.s32	%p1473, %r10035, 0;
	@%p1473 bra 	BB4_1353;

	setp.eq.s32	%p1474, %r3006, 0;
	selp.u16	%rs67, 1, 0, %p1474;

BB4_1353:
	setp.ne.s16	%p1475, %rs67, 0;
	@%p1475 bra 	BB4_1984;

	// Callseq Start 36
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r14909;
	st.param.b32	[param0+4], %r14910;
	st.param.b32	[param0+8], %r14911;
	st.param.b32	[param0+12], %r14912;
	st.param.b32	[param0+16], %r14913;
	st.param.b32	[param0+20], %r14914;
	st.param.b32	[param0+24], %r14915;
	st.param.b32	[param0+28], %r14916;
	st.param.b32	[param0+32], %r14917;
	st.param.b32	[param0+36], %r14918;
	st.param.b32	[param0+40], %r14919;
	st.param.b32	[param0+44], %r14920;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r14909;
	st.param.b32	[param1+4], %r14910;
	st.param.b32	[param1+8], %r14911;
	st.param.b32	[param1+12], %r14912;
	st.param.b32	[param1+16], %r14913;
	st.param.b32	[param1+20], %r14914;
	st.param.b32	[param1+24], %r14915;
	st.param.b32	[param1+28], %r14916;
	st.param.b32	[param1+32], %r14917;
	st.param.b32	[param1+36], %r14918;
	st.param.b32	[param1+40], %r14919;
	st.param.b32	[param1+44], %r14920;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r3019, [retval0+0];
	ld.param.b32	%r3020, [retval0+4];
	ld.param.b32	%r3021, [retval0+8];
	ld.param.b32	%r3022, [retval0+12];
	ld.param.b32	%r3023, [retval0+16];
	ld.param.b32	%r3024, [retval0+20];
	ld.param.b32	%r3025, [retval0+24];
	ld.param.b32	%r3026, [retval0+28];
	ld.param.b32	%r3027, [retval0+32];
	ld.param.b32	%r3028, [retval0+36];
	ld.param.b32	%r3029, [retval0+40];
	ld.param.b32	%r3030, [retval0+44];
	
	//{
	}// Callseq End 36
	// Callseq Start 37
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r2995;
	st.param.b32	[param0+4], %r2996;
	st.param.b32	[param0+8], %r2997;
	st.param.b32	[param0+12], %r2998;
	st.param.b32	[param0+16], %r2999;
	st.param.b32	[param0+20], %r3000;
	st.param.b32	[param0+24], %r3001;
	st.param.b32	[param0+28], %r3002;
	st.param.b32	[param0+32], %r3003;
	st.param.b32	[param0+36], %r3004;
	st.param.b32	[param0+40], %r3005;
	st.param.b32	[param0+44], %r3006;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r2995;
	st.param.b32	[param1+4], %r2996;
	st.param.b32	[param1+8], %r2997;
	st.param.b32	[param1+12], %r2998;
	st.param.b32	[param1+16], %r2999;
	st.param.b32	[param1+20], %r3000;
	st.param.b32	[param1+24], %r3001;
	st.param.b32	[param1+28], %r3002;
	st.param.b32	[param1+32], %r3003;
	st.param.b32	[param1+36], %r3004;
	st.param.b32	[param1+40], %r3005;
	st.param.b32	[param1+44], %r3006;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r3031, [retval0+0];
	ld.param.b32	%r3032, [retval0+4];
	ld.param.b32	%r3033, [retval0+8];
	ld.param.b32	%r3034, [retval0+12];
	ld.param.b32	%r3035, [retval0+16];
	ld.param.b32	%r3036, [retval0+20];
	ld.param.b32	%r3037, [retval0+24];
	ld.param.b32	%r3038, [retval0+28];
	ld.param.b32	%r3039, [retval0+32];
	ld.param.b32	%r3040, [retval0+36];
	ld.param.b32	%r3041, [retval0+40];
	ld.param.b32	%r3042, [retval0+44];
	
	//{
	}// Callseq End 37
	// Callseq Start 38
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r14885;
	st.param.b32	[param0+4], %r14886;
	st.param.b32	[param0+8], %r14887;
	st.param.b32	[param0+12], %r14888;
	st.param.b32	[param0+16], %r14889;
	st.param.b32	[param0+20], %r14890;
	st.param.b32	[param0+24], %r14891;
	st.param.b32	[param0+28], %r14892;
	st.param.b32	[param0+32], %r14893;
	st.param.b32	[param0+36], %r14894;
	st.param.b32	[param0+40], %r14895;
	st.param.b32	[param0+44], %r14896;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r3031;
	st.param.b32	[param1+4], %r3032;
	st.param.b32	[param1+8], %r3033;
	st.param.b32	[param1+12], %r3034;
	st.param.b32	[param1+16], %r3035;
	st.param.b32	[param1+20], %r3036;
	st.param.b32	[param1+24], %r3037;
	st.param.b32	[param1+28], %r3038;
	st.param.b32	[param1+32], %r3039;
	st.param.b32	[param1+36], %r3040;
	st.param.b32	[param1+40], %r3041;
	st.param.b32	[param1+44], %r3042;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r3118, [retval0+0];
	ld.param.b32	%r3056, [retval0+4];
	ld.param.b32	%r3057, [retval0+8];
	ld.param.b32	%r3058, [retval0+12];
	ld.param.b32	%r3059, [retval0+16];
	ld.param.b32	%r3060, [retval0+20];
	ld.param.b32	%r3061, [retval0+24];
	ld.param.b32	%r3062, [retval0+28];
	ld.param.b32	%r3063, [retval0+32];
	ld.param.b32	%r3064, [retval0+36];
	ld.param.b32	%r3065, [retval0+40];
	ld.param.b32	%r3115, [retval0+44];
	
	//{
	}// Callseq End 38
	// Callseq Start 39
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r2971;
	st.param.b32	[param0+4], %r2972;
	st.param.b32	[param0+8], %r2973;
	st.param.b32	[param0+12], %r2974;
	st.param.b32	[param0+16], %r2975;
	st.param.b32	[param0+20], %r2976;
	st.param.b32	[param0+24], %r2977;
	st.param.b32	[param0+28], %r2978;
	st.param.b32	[param0+32], %r2979;
	st.param.b32	[param0+36], %r2980;
	st.param.b32	[param0+40], %r2981;
	st.param.b32	[param0+44], %r2982;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r3019;
	st.param.b32	[param1+4], %r3020;
	st.param.b32	[param1+8], %r3021;
	st.param.b32	[param1+12], %r3022;
	st.param.b32	[param1+16], %r3023;
	st.param.b32	[param1+20], %r3024;
	st.param.b32	[param1+24], %r3025;
	st.param.b32	[param1+28], %r3026;
	st.param.b32	[param1+32], %r3027;
	st.param.b32	[param1+36], %r3028;
	st.param.b32	[param1+40], %r3029;
	st.param.b32	[param1+44], %r3030;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r3117, [retval0+0];
	ld.param.b32	%r3068, [retval0+4];
	ld.param.b32	%r3069, [retval0+8];
	ld.param.b32	%r3070, [retval0+12];
	ld.param.b32	%r3071, [retval0+16];
	ld.param.b32	%r3072, [retval0+20];
	ld.param.b32	%r3073, [retval0+24];
	ld.param.b32	%r3074, [retval0+28];
	ld.param.b32	%r3075, [retval0+32];
	ld.param.b32	%r3076, [retval0+36];
	ld.param.b32	%r3077, [retval0+40];
	ld.param.b32	%r3116, [retval0+44];
	
	//{
	}// Callseq End 39
	// Callseq Start 40
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r14897;
	st.param.b32	[param0+4], %r14898;
	st.param.b32	[param0+8], %r14899;
	st.param.b32	[param0+12], %r14900;
	st.param.b32	[param0+16], %r14901;
	st.param.b32	[param0+20], %r14902;
	st.param.b32	[param0+24], %r14903;
	st.param.b32	[param0+28], %r14904;
	st.param.b32	[param0+32], %r14905;
	st.param.b32	[param0+36], %r14906;
	st.param.b32	[param0+40], %r14907;
	st.param.b32	[param0+44], %r14908;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r2995;
	st.param.b32	[param1+4], %r2996;
	st.param.b32	[param1+8], %r2997;
	st.param.b32	[param1+12], %r2998;
	st.param.b32	[param1+16], %r2999;
	st.param.b32	[param1+20], %r3000;
	st.param.b32	[param1+24], %r3001;
	st.param.b32	[param1+28], %r3002;
	st.param.b32	[param1+32], %r3003;
	st.param.b32	[param1+36], %r3004;
	st.param.b32	[param1+40], %r3005;
	st.param.b32	[param1+44], %r3006;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r10036, [retval0+0];
	ld.param.b32	%r10037, [retval0+4];
	ld.param.b32	%r10038, [retval0+8];
	ld.param.b32	%r10039, [retval0+12];
	ld.param.b32	%r10040, [retval0+16];
	ld.param.b32	%r10041, [retval0+20];
	ld.param.b32	%r10042, [retval0+24];
	ld.param.b32	%r10043, [retval0+28];
	ld.param.b32	%r10044, [retval0+32];
	ld.param.b32	%r10045, [retval0+36];
	ld.param.b32	%r10046, [retval0+40];
	ld.param.b32	%r10047, [retval0+44];
	
	//{
	}// Callseq End 40
	// Callseq Start 41
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r10036;
	st.param.b32	[param0+4], %r10037;
	st.param.b32	[param0+8], %r10038;
	st.param.b32	[param0+12], %r10039;
	st.param.b32	[param0+16], %r10040;
	st.param.b32	[param0+20], %r10041;
	st.param.b32	[param0+24], %r10042;
	st.param.b32	[param0+28], %r10043;
	st.param.b32	[param0+32], %r10044;
	st.param.b32	[param0+36], %r10045;
	st.param.b32	[param0+40], %r10046;
	st.param.b32	[param0+44], %r10047;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r3031;
	st.param.b32	[param1+4], %r3032;
	st.param.b32	[param1+8], %r3033;
	st.param.b32	[param1+12], %r3034;
	st.param.b32	[param1+16], %r3035;
	st.param.b32	[param1+20], %r3036;
	st.param.b32	[param1+24], %r3037;
	st.param.b32	[param1+28], %r3038;
	st.param.b32	[param1+32], %r3039;
	st.param.b32	[param1+36], %r3040;
	st.param.b32	[param1+40], %r3041;
	st.param.b32	[param1+44], %r3042;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r3091, [retval0+0];
	ld.param.b32	%r3092, [retval0+4];
	ld.param.b32	%r3093, [retval0+8];
	ld.param.b32	%r3094, [retval0+12];
	ld.param.b32	%r3095, [retval0+16];
	ld.param.b32	%r3096, [retval0+20];
	ld.param.b32	%r3097, [retval0+24];
	ld.param.b32	%r3098, [retval0+28];
	ld.param.b32	%r3099, [retval0+32];
	ld.param.b32	%r3100, [retval0+36];
	ld.param.b32	%r3101, [retval0+40];
	ld.param.b32	%r3102, [retval0+44];
	
	//{
	}// Callseq End 41
	// Callseq Start 42
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r2983;
	st.param.b32	[param0+4], %r2984;
	st.param.b32	[param0+8], %r2985;
	st.param.b32	[param0+12], %r2986;
	st.param.b32	[param0+16], %r2987;
	st.param.b32	[param0+20], %r2988;
	st.param.b32	[param0+24], %r2989;
	st.param.b32	[param0+28], %r2990;
	st.param.b32	[param0+32], %r2991;
	st.param.b32	[param0+36], %r2992;
	st.param.b32	[param0+40], %r2993;
	st.param.b32	[param0+44], %r2994;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r14909;
	st.param.b32	[param1+4], %r14910;
	st.param.b32	[param1+8], %r14911;
	st.param.b32	[param1+12], %r14912;
	st.param.b32	[param1+16], %r14913;
	st.param.b32	[param1+20], %r14914;
	st.param.b32	[param1+24], %r14915;
	st.param.b32	[param1+28], %r14916;
	st.param.b32	[param1+32], %r14917;
	st.param.b32	[param1+36], %r14918;
	st.param.b32	[param1+40], %r14919;
	st.param.b32	[param1+44], %r14920;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r10048, [retval0+0];
	ld.param.b32	%r10049, [retval0+4];
	ld.param.b32	%r10050, [retval0+8];
	ld.param.b32	%r10051, [retval0+12];
	ld.param.b32	%r10052, [retval0+16];
	ld.param.b32	%r10053, [retval0+20];
	ld.param.b32	%r10054, [retval0+24];
	ld.param.b32	%r10055, [retval0+28];
	ld.param.b32	%r10056, [retval0+32];
	ld.param.b32	%r10057, [retval0+36];
	ld.param.b32	%r10058, [retval0+40];
	ld.param.b32	%r10059, [retval0+44];
	
	//{
	}// Callseq End 42
	// Callseq Start 43
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r10048;
	st.param.b32	[param0+4], %r10049;
	st.param.b32	[param0+8], %r10050;
	st.param.b32	[param0+12], %r10051;
	st.param.b32	[param0+16], %r10052;
	st.param.b32	[param0+20], %r10053;
	st.param.b32	[param0+24], %r10054;
	st.param.b32	[param0+28], %r10055;
	st.param.b32	[param0+32], %r10056;
	st.param.b32	[param0+36], %r10057;
	st.param.b32	[param0+40], %r10058;
	st.param.b32	[param0+44], %r10059;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r3019;
	st.param.b32	[param1+4], %r3020;
	st.param.b32	[param1+8], %r3021;
	st.param.b32	[param1+12], %r3022;
	st.param.b32	[param1+16], %r3023;
	st.param.b32	[param1+20], %r3024;
	st.param.b32	[param1+24], %r3025;
	st.param.b32	[param1+28], %r3026;
	st.param.b32	[param1+32], %r3027;
	st.param.b32	[param1+36], %r3028;
	st.param.b32	[param1+40], %r3029;
	st.param.b32	[param1+44], %r3030;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r3103, [retval0+0];
	ld.param.b32	%r3104, [retval0+4];
	ld.param.b32	%r3105, [retval0+8];
	ld.param.b32	%r3106, [retval0+12];
	ld.param.b32	%r3107, [retval0+16];
	ld.param.b32	%r3108, [retval0+20];
	ld.param.b32	%r3109, [retval0+24];
	ld.param.b32	%r3110, [retval0+28];
	ld.param.b32	%r3111, [retval0+32];
	ld.param.b32	%r3112, [retval0+36];
	ld.param.b32	%r3113, [retval0+40];
	ld.param.b32	%r3114, [retval0+44];
	
	//{
	}// Callseq End 43
	mov.u16 	%rs68, 0;
	setp.ne.s32	%p1476, %r3118, %r3117;
	@%p1476 bra 	BB4_1357;

	setp.ne.s32	%p1477, %r3056, %r3068;
	setp.ne.s32	%p1478, %r3057, %r3069;
	or.pred  	%p1479, %p1477, %p1478;
	setp.ne.s32	%p1480, %r3058, %r3070;
	or.pred  	%p1481, %p1479, %p1480;
	setp.ne.s32	%p1482, %r3059, %r3071;
	or.pred  	%p1483, %p1481, %p1482;
	setp.ne.s32	%p1484, %r3060, %r3072;
	or.pred  	%p1485, %p1483, %p1484;
	setp.ne.s32	%p1486, %r3061, %r3073;
	or.pred  	%p1487, %p1485, %p1486;
	setp.ne.s32	%p1488, %r3062, %r3074;
	or.pred  	%p1489, %p1487, %p1488;
	setp.ne.s32	%p1490, %r3063, %r3075;
	or.pred  	%p1491, %p1489, %p1490;
	setp.ne.s32	%p1492, %r3064, %r3076;
	or.pred  	%p1493, %p1491, %p1492;
	setp.ne.s32	%p1494, %r3065, %r3077;
	or.pred  	%p1495, %p1493, %p1494;
	@%p1495 bra 	BB4_1357;

	setp.eq.s32	%p1496, %r3115, %r3116;
	selp.u16	%rs68, 1, 0, %p1496;

BB4_1357:
	setp.eq.s16	%p1497, %rs68, 0;
	@%p1497 bra 	BB4_1684;

	mov.u16 	%rs69, 0;
	setp.ne.s32	%p1498, %r3091, %r3103;
	@%p1498 bra 	BB4_1361;

	setp.ne.s32	%p1499, %r3092, %r3104;
	setp.ne.s32	%p1500, %r3093, %r3105;
	or.pred  	%p1501, %p1499, %p1500;
	setp.ne.s32	%p1502, %r3094, %r3106;
	or.pred  	%p1503, %p1501, %p1502;
	setp.ne.s32	%p1504, %r3095, %r3107;
	or.pred  	%p1505, %p1503, %p1504;
	setp.ne.s32	%p1506, %r3096, %r3108;
	or.pred  	%p1507, %p1505, %p1506;
	setp.ne.s32	%p1508, %r3097, %r3109;
	or.pred  	%p1509, %p1507, %p1508;
	setp.ne.s32	%p1510, %r3098, %r3110;
	or.pred  	%p1511, %p1509, %p1510;
	setp.ne.s32	%p1512, %r3099, %r3111;
	or.pred  	%p1513, %p1511, %p1512;
	setp.ne.s32	%p1514, %r3100, %r3112;
	or.pred  	%p1515, %p1513, %p1514;
	setp.ne.s32	%p1516, %r3101, %r3113;
	or.pred  	%p1517, %p1515, %p1516;
	@%p1517 bra 	BB4_1361;

	setp.eq.s32	%p1518, %r3102, %r3114;
	selp.u16	%rs69, 1, 0, %p1518;

BB4_1361:
	setp.eq.s16	%p1519, %rs69, 0;
	@%p1519 bra 	BB4_1684;
	bra.uni 	BB4_1362;

BB4_1684:
	mov.u32 	%r11005, %r3076;
	mov.u32 	%r11000, %r3071;
	mov.u32 	%r11007, %r3116;
	mov.u32 	%r11002, %r3073;
	mov.u32 	%r10997, %r3068;
	mov.u32 	%r11004, %r3075;
	mov.u32 	%r10999, %r3070;
	mov.u32 	%r11006, %r3077;
	mov.u32 	%r11001, %r3072;
	mov.u32 	%r10996, %r3117;
	mov.u32 	%r11003, %r3074;
	mov.u32 	%r10998, %r3069;
	// inline asm
	sub.cc.u32 %r10996, %r10996, %r3118;
subc.cc.u32 %r10997, %r10997, %r3056;
subc.cc.u32 %r10998, %r10998, %r3057;
subc.cc.u32 %r10999, %r10999, %r3058;
subc.cc.u32 %r11000, %r11000, %r3059;
subc.cc.u32 %r11001, %r11001, %r3060;
subc.cc.u32 %r11002, %r11002, %r3061;
subc.cc.u32 %r11003, %r11003, %r3062;
subc.cc.u32 %r11004, %r11004, %r3063;
subc.cc.u32 %r11005, %r11005, %r3064;
subc.cc.u32 %r11006, %r11006, %r3065;
subc.u32 %r11007, %r11007, %r3115;

	// inline asm
	setp.gt.u32	%p1856, %r3116, %r3115;
	@%p1856 bra 	BB4_1707;

	setp.lt.u32	%p1857, %r3116, %r3115;
	@%p1857 bra 	BB4_1706;

	setp.gt.u32	%p1858, %r3077, %r3065;
	@%p1858 bra 	BB4_1707;

	setp.lt.u32	%p1859, %r3077, %r3065;
	@%p1859 bra 	BB4_1706;

	setp.gt.u32	%p1860, %r3076, %r3064;
	@%p1860 bra 	BB4_1707;

	setp.lt.u32	%p1861, %r3076, %r3064;
	@%p1861 bra 	BB4_1706;

	setp.gt.u32	%p1862, %r3075, %r3063;
	@%p1862 bra 	BB4_1707;

	setp.lt.u32	%p1863, %r3075, %r3063;
	@%p1863 bra 	BB4_1706;

	setp.gt.u32	%p1864, %r3074, %r3062;
	@%p1864 bra 	BB4_1707;

	setp.lt.u32	%p1865, %r3074, %r3062;
	@%p1865 bra 	BB4_1706;

	setp.gt.u32	%p1866, %r3073, %r3061;
	@%p1866 bra 	BB4_1707;

	setp.lt.u32	%p1867, %r3073, %r3061;
	@%p1867 bra 	BB4_1706;

	setp.gt.u32	%p1868, %r3072, %r3060;
	@%p1868 bra 	BB4_1707;

	setp.lt.u32	%p1869, %r3072, %r3060;
	@%p1869 bra 	BB4_1706;

	setp.gt.u32	%p1870, %r3071, %r3059;
	@%p1870 bra 	BB4_1707;

	setp.lt.u32	%p1871, %r3071, %r3059;
	@%p1871 bra 	BB4_1706;

	setp.gt.u32	%p1872, %r3070, %r3058;
	@%p1872 bra 	BB4_1707;

	setp.lt.u32	%p1873, %r3070, %r3058;
	@%p1873 bra 	BB4_1706;

	setp.gt.u32	%p1874, %r3069, %r3057;
	@%p1874 bra 	BB4_1707;

	setp.lt.u32	%p1875, %r3069, %r3057;
	@%p1875 bra 	BB4_1706;

	setp.gt.u32	%p1876, %r3068, %r3056;
	@%p1876 bra 	BB4_1707;

	setp.ge.u32	%p1877, %r3068, %r3056;
	setp.ge.u32	%p1878, %r3117, %r3118;
	and.pred  	%p1879, %p1877, %p1878;
	@%p1879 bra 	BB4_1707;

BB4_1706:
	mov.u32 	%r11044, -21845;
	mov.u32 	%r11045, -1174470657;
	mov.u32 	%r11046, -1319895041;
	mov.u32 	%r11047, 514588670;
	mov.u32 	%r11048, -156174812;
	mov.u32 	%r11049, 1731252896;
	mov.u32 	%r11050, -209382721;
	mov.u32 	%r11051, 1685539716;
	mov.u32 	%r11052, 1129032919;
	mov.u32 	%r11053, 1260103606;
	mov.u32 	%r11054, 964683418;
	mov.u32 	%r11055, 436277738;
	// inline asm
	add.cc.u32 %r10996, %r10996, %r11044;
addc.cc.u32 %r10997, %r10997, %r11045;
addc.cc.u32 %r10998, %r10998, %r11046;
addc.cc.u32 %r10999, %r10999, %r11047;
addc.cc.u32 %r11000, %r11000, %r11048;
addc.cc.u32 %r11001, %r11001, %r11049;
addc.cc.u32 %r11002, %r11002, %r11050;
addc.cc.u32 %r11003, %r11003, %r11051;
addc.cc.u32 %r11004, %r11004, %r11052;
addc.cc.u32 %r11005, %r11005, %r11053;
addc.cc.u32 %r11006, %r11006, %r11054;
addc.u32 %r11007, %r11007, %r11055;

	// inline asm

BB4_1707:
	shr.u32 	%r11068, %r11006, 31;
	shl.b32 	%r11069, %r11007, 1;
	or.b32  	%r14741, %r11068, %r11069;
	shr.u32 	%r11070, %r11005, 31;
	shl.b32 	%r11071, %r11006, 1;
	or.b32  	%r14742, %r11070, %r11071;
	shr.u32 	%r11072, %r11004, 31;
	shl.b32 	%r11073, %r11005, 1;
	or.b32  	%r14743, %r11072, %r11073;
	shr.u32 	%r11074, %r11003, 31;
	shl.b32 	%r11075, %r11004, 1;
	or.b32  	%r14744, %r11074, %r11075;
	shr.u32 	%r11076, %r11002, 31;
	shl.b32 	%r11077, %r11003, 1;
	or.b32  	%r14745, %r11076, %r11077;
	shr.u32 	%r11078, %r11001, 31;
	shl.b32 	%r11079, %r11002, 1;
	or.b32  	%r14746, %r11078, %r11079;
	shr.u32 	%r11080, %r11000, 31;
	shl.b32 	%r11081, %r11001, 1;
	or.b32  	%r14747, %r11080, %r11081;
	shr.u32 	%r11082, %r10999, 31;
	shl.b32 	%r11083, %r11000, 1;
	or.b32  	%r14748, %r11082, %r11083;
	shr.u32 	%r11084, %r10998, 31;
	shl.b32 	%r11085, %r10999, 1;
	or.b32  	%r14749, %r11084, %r11085;
	shr.u32 	%r11086, %r10997, 31;
	shl.b32 	%r11087, %r10998, 1;
	or.b32  	%r14750, %r11086, %r11087;
	shr.u32 	%r11088, %r10996, 31;
	shl.b32 	%r11089, %r10997, 1;
	or.b32  	%r14751, %r11088, %r11089;
	shl.b32 	%r14752, %r10996, 1;
	setp.gt.u32	%p1880, %r14741, 436277738;
	@%p1880 bra 	BB4_1729;

	setp.lt.u32	%p1881, %r14741, 436277738;
	@%p1881 bra 	BB4_1730;

	setp.gt.u32	%p1882, %r14742, 964683418;
	@%p1882 bra 	BB4_1729;

	setp.lt.u32	%p1883, %r14742, 964683418;
	@%p1883 bra 	BB4_1730;

	setp.gt.u32	%p1884, %r14743, 1260103606;
	@%p1884 bra 	BB4_1729;

	setp.lt.u32	%p1885, %r14743, 1260103606;
	@%p1885 bra 	BB4_1730;

	setp.gt.u32	%p1886, %r14744, 1129032919;
	@%p1886 bra 	BB4_1729;

	setp.lt.u32	%p1887, %r14744, 1129032919;
	@%p1887 bra 	BB4_1730;

	setp.gt.u32	%p1888, %r14745, 1685539716;
	@%p1888 bra 	BB4_1729;

	setp.lt.u32	%p1889, %r14745, 1685539716;
	@%p1889 bra 	BB4_1730;

	setp.gt.u32	%p1890, %r14746, -209382721;
	@%p1890 bra 	BB4_1729;

	setp.lt.u32	%p1891, %r14746, -209382721;
	@%p1891 bra 	BB4_1730;

	setp.gt.u32	%p1892, %r14747, 1731252896;
	@%p1892 bra 	BB4_1729;

	setp.lt.u32	%p1893, %r14747, 1731252896;
	@%p1893 bra 	BB4_1730;

	setp.gt.u32	%p1894, %r14748, -156174812;
	@%p1894 bra 	BB4_1729;

	setp.lt.u32	%p1895, %r14748, -156174812;
	@%p1895 bra 	BB4_1730;

	setp.gt.u32	%p1896, %r14749, 514588670;
	@%p1896 bra 	BB4_1729;

	setp.lt.u32	%p1897, %r14749, 514588670;
	@%p1897 bra 	BB4_1730;

	setp.gt.u32	%p1898, %r14750, -1319895041;
	@%p1898 bra 	BB4_1729;

	setp.lt.u32	%p1899, %r14750, -1319895041;
	@%p1899 bra 	BB4_1730;

	setp.gt.u32	%p1900, %r14751, -1174470657;
	@%p1900 bra 	BB4_1729;

	setp.lt.u32	%p1901, %r14751, -1174470657;
	setp.lt.u32	%p1902, %r14752, -21845;
	or.pred  	%p1903, %p1901, %p1902;
	@%p1903 bra 	BB4_1730;

BB4_1729:
	mov.u32 	%r11102, -21845;
	mov.u32 	%r11103, -1174470657;
	mov.u32 	%r11104, -1319895041;
	mov.u32 	%r11105, 514588670;
	mov.u32 	%r11106, -156174812;
	mov.u32 	%r11107, 1731252896;
	mov.u32 	%r11108, -209382721;
	mov.u32 	%r11109, 1685539716;
	mov.u32 	%r11110, 1129032919;
	mov.u32 	%r11111, 1260103606;
	mov.u32 	%r11112, 964683418;
	mov.u32 	%r11113, 436277738;
	// inline asm
	sub.cc.u32 %r14752, %r14752, %r11102;
subc.cc.u32 %r14751, %r14751, %r11103;
subc.cc.u32 %r14750, %r14750, %r11104;
subc.cc.u32 %r14749, %r14749, %r11105;
subc.cc.u32 %r14748, %r14748, %r11106;
subc.cc.u32 %r14747, %r14747, %r11107;
subc.cc.u32 %r14746, %r14746, %r11108;
subc.cc.u32 %r14745, %r14745, %r11109;
subc.cc.u32 %r14744, %r14744, %r11110;
subc.cc.u32 %r14743, %r14743, %r11111;
subc.cc.u32 %r14742, %r14742, %r11112;
subc.u32 %r14741, %r14741, %r11113;

	// inline asm

BB4_1730:
	// Callseq Start 51
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r14752;
	st.param.b32	[param0+4], %r14751;
	st.param.b32	[param0+8], %r14750;
	st.param.b32	[param0+12], %r14749;
	st.param.b32	[param0+16], %r14748;
	st.param.b32	[param0+20], %r14747;
	st.param.b32	[param0+24], %r14746;
	st.param.b32	[param0+28], %r14745;
	st.param.b32	[param0+32], %r14744;
	st.param.b32	[param0+36], %r14743;
	st.param.b32	[param0+40], %r14742;
	st.param.b32	[param0+44], %r14741;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r14752;
	st.param.b32	[param1+4], %r14751;
	st.param.b32	[param1+8], %r14750;
	st.param.b32	[param1+12], %r14749;
	st.param.b32	[param1+16], %r14748;
	st.param.b32	[param1+20], %r14747;
	st.param.b32	[param1+24], %r14746;
	st.param.b32	[param1+28], %r14745;
	st.param.b32	[param1+32], %r14744;
	st.param.b32	[param1+36], %r14743;
	st.param.b32	[param1+40], %r14742;
	st.param.b32	[param1+44], %r14741;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r3835, [retval0+0];
	ld.param.b32	%r3836, [retval0+4];
	ld.param.b32	%r3837, [retval0+8];
	ld.param.b32	%r3838, [retval0+12];
	ld.param.b32	%r3839, [retval0+16];
	ld.param.b32	%r3840, [retval0+20];
	ld.param.b32	%r3841, [retval0+24];
	ld.param.b32	%r3842, [retval0+28];
	ld.param.b32	%r3843, [retval0+32];
	ld.param.b32	%r3844, [retval0+36];
	ld.param.b32	%r3845, [retval0+40];
	ld.param.b32	%r3846, [retval0+44];
	
	//{
	}// Callseq End 51
	// Callseq Start 52
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r10996;
	st.param.b32	[param0+4], %r10997;
	st.param.b32	[param0+8], %r10998;
	st.param.b32	[param0+12], %r10999;
	st.param.b32	[param0+16], %r11000;
	st.param.b32	[param0+20], %r11001;
	st.param.b32	[param0+24], %r11002;
	st.param.b32	[param0+28], %r11003;
	st.param.b32	[param0+32], %r11004;
	st.param.b32	[param0+36], %r11005;
	st.param.b32	[param0+40], %r11006;
	st.param.b32	[param0+44], %r11007;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r3835;
	st.param.b32	[param1+4], %r3836;
	st.param.b32	[param1+8], %r3837;
	st.param.b32	[param1+12], %r3838;
	st.param.b32	[param1+16], %r3839;
	st.param.b32	[param1+20], %r3840;
	st.param.b32	[param1+24], %r3841;
	st.param.b32	[param1+28], %r3842;
	st.param.b32	[param1+32], %r3843;
	st.param.b32	[param1+36], %r3844;
	st.param.b32	[param1+40], %r3845;
	st.param.b32	[param1+44], %r3846;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r3847, [retval0+0];
	ld.param.b32	%r3848, [retval0+4];
	ld.param.b32	%r3849, [retval0+8];
	ld.param.b32	%r3850, [retval0+12];
	ld.param.b32	%r3851, [retval0+16];
	ld.param.b32	%r3852, [retval0+20];
	ld.param.b32	%r3853, [retval0+24];
	ld.param.b32	%r3854, [retval0+28];
	ld.param.b32	%r3855, [retval0+32];
	ld.param.b32	%r3856, [retval0+36];
	ld.param.b32	%r3857, [retval0+40];
	ld.param.b32	%r3858, [retval0+44];
	
	//{
	}// Callseq End 52
	mov.u32 	%r11137, %r3114;
	mov.u32 	%r11132, %r3109;
	mov.u32 	%r11127, %r3104;
	mov.u32 	%r11134, %r3111;
	mov.u32 	%r11129, %r3106;
	mov.u32 	%r11136, %r3113;
	mov.u32 	%r11131, %r3108;
	mov.u32 	%r11126, %r3103;
	mov.u32 	%r11133, %r3110;
	mov.u32 	%r11128, %r3105;
	mov.u32 	%r11135, %r3112;
	mov.u32 	%r11130, %r3107;
	// inline asm
	sub.cc.u32 %r11126, %r11126, %r3091;
subc.cc.u32 %r11127, %r11127, %r3092;
subc.cc.u32 %r11128, %r11128, %r3093;
subc.cc.u32 %r11129, %r11129, %r3094;
subc.cc.u32 %r11130, %r11130, %r3095;
subc.cc.u32 %r11131, %r11131, %r3096;
subc.cc.u32 %r11132, %r11132, %r3097;
subc.cc.u32 %r11133, %r11133, %r3098;
subc.cc.u32 %r11134, %r11134, %r3099;
subc.cc.u32 %r11135, %r11135, %r3100;
subc.cc.u32 %r11136, %r11136, %r3101;
subc.u32 %r11137, %r11137, %r3102;

	// inline asm
	setp.gt.u32	%p1904, %r3114, %r3102;
	@%p1904 bra 	BB4_1753;

	setp.lt.u32	%p1905, %r3114, %r3102;
	@%p1905 bra 	BB4_1752;

	setp.gt.u32	%p1906, %r3113, %r3101;
	@%p1906 bra 	BB4_1753;

	setp.lt.u32	%p1907, %r3113, %r3101;
	@%p1907 bra 	BB4_1752;

	setp.gt.u32	%p1908, %r3112, %r3100;
	@%p1908 bra 	BB4_1753;

	setp.lt.u32	%p1909, %r3112, %r3100;
	@%p1909 bra 	BB4_1752;

	setp.gt.u32	%p1910, %r3111, %r3099;
	@%p1910 bra 	BB4_1753;

	setp.lt.u32	%p1911, %r3111, %r3099;
	@%p1911 bra 	BB4_1752;

	setp.gt.u32	%p1912, %r3110, %r3098;
	@%p1912 bra 	BB4_1753;

	setp.lt.u32	%p1913, %r3110, %r3098;
	@%p1913 bra 	BB4_1752;

	setp.gt.u32	%p1914, %r3109, %r3097;
	@%p1914 bra 	BB4_1753;

	setp.lt.u32	%p1915, %r3109, %r3097;
	@%p1915 bra 	BB4_1752;

	setp.gt.u32	%p1916, %r3108, %r3096;
	@%p1916 bra 	BB4_1753;

	setp.lt.u32	%p1917, %r3108, %r3096;
	@%p1917 bra 	BB4_1752;

	setp.gt.u32	%p1918, %r3107, %r3095;
	@%p1918 bra 	BB4_1753;

	setp.lt.u32	%p1919, %r3107, %r3095;
	@%p1919 bra 	BB4_1752;

	setp.gt.u32	%p1920, %r3106, %r3094;
	@%p1920 bra 	BB4_1753;

	setp.lt.u32	%p1921, %r3106, %r3094;
	@%p1921 bra 	BB4_1752;

	setp.gt.u32	%p1922, %r3105, %r3093;
	@%p1922 bra 	BB4_1753;

	setp.lt.u32	%p1923, %r3105, %r3093;
	@%p1923 bra 	BB4_1752;

	setp.gt.u32	%p1924, %r3104, %r3092;
	@%p1924 bra 	BB4_1753;

	setp.ge.u32	%p1925, %r3104, %r3092;
	setp.ge.u32	%p1926, %r3103, %r3091;
	and.pred  	%p1927, %p1925, %p1926;
	@%p1927 bra 	BB4_1753;

BB4_1752:
	mov.u32 	%r11174, -21845;
	mov.u32 	%r11175, -1174470657;
	mov.u32 	%r11176, -1319895041;
	mov.u32 	%r11177, 514588670;
	mov.u32 	%r11178, -156174812;
	mov.u32 	%r11179, 1731252896;
	mov.u32 	%r11180, -209382721;
	mov.u32 	%r11181, 1685539716;
	mov.u32 	%r11182, 1129032919;
	mov.u32 	%r11183, 1260103606;
	mov.u32 	%r11184, 964683418;
	mov.u32 	%r11185, 436277738;
	// inline asm
	add.cc.u32 %r11126, %r11126, %r11174;
addc.cc.u32 %r11127, %r11127, %r11175;
addc.cc.u32 %r11128, %r11128, %r11176;
addc.cc.u32 %r11129, %r11129, %r11177;
addc.cc.u32 %r11130, %r11130, %r11178;
addc.cc.u32 %r11131, %r11131, %r11179;
addc.cc.u32 %r11132, %r11132, %r11180;
addc.cc.u32 %r11133, %r11133, %r11181;
addc.cc.u32 %r11134, %r11134, %r11182;
addc.cc.u32 %r11135, %r11135, %r11183;
addc.cc.u32 %r11136, %r11136, %r11184;
addc.u32 %r11137, %r11137, %r11185;

	// inline asm

BB4_1753:
	shr.u32 	%r11198, %r11136, 31;
	shl.b32 	%r11199, %r11137, 1;
	or.b32  	%r14765, %r11198, %r11199;
	shr.u32 	%r11200, %r11135, 31;
	shl.b32 	%r11201, %r11136, 1;
	or.b32  	%r14766, %r11200, %r11201;
	shr.u32 	%r11202, %r11134, 31;
	shl.b32 	%r11203, %r11135, 1;
	or.b32  	%r14767, %r11202, %r11203;
	shr.u32 	%r11204, %r11133, 31;
	shl.b32 	%r11205, %r11134, 1;
	or.b32  	%r14768, %r11204, %r11205;
	shr.u32 	%r11206, %r11132, 31;
	shl.b32 	%r11207, %r11133, 1;
	or.b32  	%r14769, %r11206, %r11207;
	shr.u32 	%r11208, %r11131, 31;
	shl.b32 	%r11209, %r11132, 1;
	or.b32  	%r14770, %r11208, %r11209;
	shr.u32 	%r11210, %r11130, 31;
	shl.b32 	%r11211, %r11131, 1;
	or.b32  	%r14771, %r11210, %r11211;
	shr.u32 	%r11212, %r11129, 31;
	shl.b32 	%r11213, %r11130, 1;
	or.b32  	%r14772, %r11212, %r11213;
	shr.u32 	%r11214, %r11128, 31;
	shl.b32 	%r11215, %r11129, 1;
	or.b32  	%r14773, %r11214, %r11215;
	shr.u32 	%r11216, %r11127, 31;
	shl.b32 	%r11217, %r11128, 1;
	or.b32  	%r14774, %r11216, %r11217;
	shr.u32 	%r11218, %r11126, 31;
	shl.b32 	%r11219, %r11127, 1;
	or.b32  	%r14775, %r11218, %r11219;
	shl.b32 	%r14776, %r11126, 1;
	setp.gt.u32	%p1928, %r14765, 436277738;
	@%p1928 bra 	BB4_1775;

	setp.lt.u32	%p1929, %r14765, 436277738;
	@%p1929 bra 	BB4_1776;

	setp.gt.u32	%p1930, %r14766, 964683418;
	@%p1930 bra 	BB4_1775;

	setp.lt.u32	%p1931, %r14766, 964683418;
	@%p1931 bra 	BB4_1776;

	setp.gt.u32	%p1932, %r14767, 1260103606;
	@%p1932 bra 	BB4_1775;

	setp.lt.u32	%p1933, %r14767, 1260103606;
	@%p1933 bra 	BB4_1776;

	setp.gt.u32	%p1934, %r14768, 1129032919;
	@%p1934 bra 	BB4_1775;

	setp.lt.u32	%p1935, %r14768, 1129032919;
	@%p1935 bra 	BB4_1776;

	setp.gt.u32	%p1936, %r14769, 1685539716;
	@%p1936 bra 	BB4_1775;

	setp.lt.u32	%p1937, %r14769, 1685539716;
	@%p1937 bra 	BB4_1776;

	setp.gt.u32	%p1938, %r14770, -209382721;
	@%p1938 bra 	BB4_1775;

	setp.lt.u32	%p1939, %r14770, -209382721;
	@%p1939 bra 	BB4_1776;

	setp.gt.u32	%p1940, %r14771, 1731252896;
	@%p1940 bra 	BB4_1775;

	setp.lt.u32	%p1941, %r14771, 1731252896;
	@%p1941 bra 	BB4_1776;

	setp.gt.u32	%p1942, %r14772, -156174812;
	@%p1942 bra 	BB4_1775;

	setp.lt.u32	%p1943, %r14772, -156174812;
	@%p1943 bra 	BB4_1776;

	setp.gt.u32	%p1944, %r14773, 514588670;
	@%p1944 bra 	BB4_1775;

	setp.lt.u32	%p1945, %r14773, 514588670;
	@%p1945 bra 	BB4_1776;

	setp.gt.u32	%p1946, %r14774, -1319895041;
	@%p1946 bra 	BB4_1775;

	setp.lt.u32	%p1947, %r14774, -1319895041;
	@%p1947 bra 	BB4_1776;

	setp.gt.u32	%p1948, %r14775, -1174470657;
	@%p1948 bra 	BB4_1775;

	setp.lt.u32	%p1949, %r14775, -1174470657;
	setp.lt.u32	%p1950, %r14776, -21845;
	or.pred  	%p1951, %p1949, %p1950;
	@%p1951 bra 	BB4_1776;

BB4_1775:
	mov.u32 	%r11232, -21845;
	mov.u32 	%r11233, -1174470657;
	mov.u32 	%r11234, -1319895041;
	mov.u32 	%r11235, 514588670;
	mov.u32 	%r11236, -156174812;
	mov.u32 	%r11237, 1731252896;
	mov.u32 	%r11238, -209382721;
	mov.u32 	%r11239, 1685539716;
	mov.u32 	%r11240, 1129032919;
	mov.u32 	%r11241, 1260103606;
	mov.u32 	%r11242, 964683418;
	mov.u32 	%r11243, 436277738;
	// inline asm
	sub.cc.u32 %r14776, %r14776, %r11232;
subc.cc.u32 %r14775, %r14775, %r11233;
subc.cc.u32 %r14774, %r14774, %r11234;
subc.cc.u32 %r14773, %r14773, %r11235;
subc.cc.u32 %r14772, %r14772, %r11236;
subc.cc.u32 %r14771, %r14771, %r11237;
subc.cc.u32 %r14770, %r14770, %r11238;
subc.cc.u32 %r14769, %r14769, %r11239;
subc.cc.u32 %r14768, %r14768, %r11240;
subc.cc.u32 %r14767, %r14767, %r11241;
subc.cc.u32 %r14766, %r14766, %r11242;
subc.u32 %r14765, %r14765, %r11243;

	// inline asm

BB4_1776:
	// Callseq Start 53
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r3118;
	st.param.b32	[param0+4], %r3056;
	st.param.b32	[param0+8], %r3057;
	st.param.b32	[param0+12], %r3058;
	st.param.b32	[param0+16], %r3059;
	st.param.b32	[param0+20], %r3060;
	st.param.b32	[param0+24], %r3061;
	st.param.b32	[param0+28], %r3062;
	st.param.b32	[param0+32], %r3063;
	st.param.b32	[param0+36], %r3064;
	st.param.b32	[param0+40], %r3065;
	st.param.b32	[param0+44], %r3115;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r3835;
	st.param.b32	[param1+4], %r3836;
	st.param.b32	[param1+8], %r3837;
	st.param.b32	[param1+12], %r3838;
	st.param.b32	[param1+16], %r3839;
	st.param.b32	[param1+20], %r3840;
	st.param.b32	[param1+24], %r3841;
	st.param.b32	[param1+28], %r3842;
	st.param.b32	[param1+32], %r3843;
	st.param.b32	[param1+36], %r3844;
	st.param.b32	[param1+40], %r3845;
	st.param.b32	[param1+44], %r3846;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r3955, [retval0+0];
	ld.param.b32	%r3956, [retval0+4];
	ld.param.b32	%r3957, [retval0+8];
	ld.param.b32	%r3958, [retval0+12];
	ld.param.b32	%r3959, [retval0+16];
	ld.param.b32	%r3960, [retval0+20];
	ld.param.b32	%r3961, [retval0+24];
	ld.param.b32	%r3962, [retval0+28];
	ld.param.b32	%r3963, [retval0+32];
	ld.param.b32	%r3964, [retval0+36];
	ld.param.b32	%r3965, [retval0+40];
	ld.param.b32	%r3966, [retval0+44];
	
	//{
	}// Callseq End 53
	// Callseq Start 54
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r14776;
	st.param.b32	[param0+4], %r14775;
	st.param.b32	[param0+8], %r14774;
	st.param.b32	[param0+12], %r14773;
	st.param.b32	[param0+16], %r14772;
	st.param.b32	[param0+20], %r14771;
	st.param.b32	[param0+24], %r14770;
	st.param.b32	[param0+28], %r14769;
	st.param.b32	[param0+32], %r14768;
	st.param.b32	[param0+36], %r14767;
	st.param.b32	[param0+40], %r14766;
	st.param.b32	[param0+44], %r14765;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r14776;
	st.param.b32	[param1+4], %r14775;
	st.param.b32	[param1+8], %r14774;
	st.param.b32	[param1+12], %r14773;
	st.param.b32	[param1+16], %r14772;
	st.param.b32	[param1+20], %r14771;
	st.param.b32	[param1+24], %r14770;
	st.param.b32	[param1+28], %r14769;
	st.param.b32	[param1+32], %r14768;
	st.param.b32	[param1+36], %r14767;
	st.param.b32	[param1+40], %r14766;
	st.param.b32	[param1+44], %r14765;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r11280, [retval0+0];
	ld.param.b32	%r11281, [retval0+4];
	ld.param.b32	%r11282, [retval0+8];
	ld.param.b32	%r11283, [retval0+12];
	ld.param.b32	%r11284, [retval0+16];
	ld.param.b32	%r11285, [retval0+20];
	ld.param.b32	%r11286, [retval0+24];
	ld.param.b32	%r11287, [retval0+28];
	ld.param.b32	%r11288, [retval0+32];
	ld.param.b32	%r11289, [retval0+36];
	ld.param.b32	%r11290, [retval0+40];
	ld.param.b32	%r11291, [retval0+44];
	
	//{
	}// Callseq End 54
	mov.u32 	%r14784, %r11284;
	mov.u32 	%r14777, %r11291;
	mov.u32 	%r14782, %r11286;
	mov.u32 	%r14787, %r11281;
	mov.u32 	%r14780, %r11288;
	mov.u32 	%r14785, %r11283;
	mov.u32 	%r14778, %r11290;
	mov.u32 	%r14783, %r11285;
	mov.u32 	%r14788, %r11280;
	mov.u32 	%r14781, %r11287;
	mov.u32 	%r14786, %r11282;
	mov.u32 	%r14779, %r11289;
	// inline asm
	sub.cc.u32 %r14788, %r14788, %r3847;
subc.cc.u32 %r14787, %r14787, %r3848;
subc.cc.u32 %r14786, %r14786, %r3849;
subc.cc.u32 %r14785, %r14785, %r3850;
subc.cc.u32 %r14784, %r14784, %r3851;
subc.cc.u32 %r14783, %r14783, %r3852;
subc.cc.u32 %r14782, %r14782, %r3853;
subc.cc.u32 %r14781, %r14781, %r3854;
subc.cc.u32 %r14780, %r14780, %r3855;
subc.cc.u32 %r14779, %r14779, %r3856;
subc.cc.u32 %r14778, %r14778, %r3857;
subc.u32 %r14777, %r14777, %r3858;

	// inline asm
	setp.gt.u32	%p1952, %r11291, %r3858;
	@%p1952 bra 	BB4_1799;

	setp.lt.u32	%p1953, %r11291, %r3858;
	@%p1953 bra 	BB4_1798;

	setp.gt.u32	%p1954, %r11290, %r3857;
	@%p1954 bra 	BB4_1799;

	setp.lt.u32	%p1955, %r11290, %r3857;
	@%p1955 bra 	BB4_1798;

	setp.gt.u32	%p1956, %r11289, %r3856;
	@%p1956 bra 	BB4_1799;

	setp.lt.u32	%p1957, %r11289, %r3856;
	@%p1957 bra 	BB4_1798;

	setp.gt.u32	%p1958, %r11288, %r3855;
	@%p1958 bra 	BB4_1799;

	setp.lt.u32	%p1959, %r11288, %r3855;
	@%p1959 bra 	BB4_1798;

	setp.gt.u32	%p1960, %r11287, %r3854;
	@%p1960 bra 	BB4_1799;

	setp.lt.u32	%p1961, %r11287, %r3854;
	@%p1961 bra 	BB4_1798;

	setp.gt.u32	%p1962, %r11286, %r3853;
	@%p1962 bra 	BB4_1799;

	setp.lt.u32	%p1963, %r11286, %r3853;
	@%p1963 bra 	BB4_1798;

	setp.gt.u32	%p1964, %r11285, %r3852;
	@%p1964 bra 	BB4_1799;

	setp.lt.u32	%p1965, %r11285, %r3852;
	@%p1965 bra 	BB4_1798;

	setp.gt.u32	%p1966, %r11284, %r3851;
	@%p1966 bra 	BB4_1799;

	setp.lt.u32	%p1967, %r11284, %r3851;
	@%p1967 bra 	BB4_1798;

	setp.gt.u32	%p1968, %r11283, %r3850;
	@%p1968 bra 	BB4_1799;

	setp.lt.u32	%p1969, %r11283, %r3850;
	@%p1969 bra 	BB4_1798;

	setp.gt.u32	%p1970, %r11282, %r3849;
	@%p1970 bra 	BB4_1799;

	setp.lt.u32	%p1971, %r11282, %r3849;
	@%p1971 bra 	BB4_1798;

	setp.gt.u32	%p1972, %r11281, %r3848;
	@%p1972 bra 	BB4_1799;

	setp.ge.u32	%p1973, %r11281, %r3848;
	setp.ge.u32	%p1974, %r11280, %r3847;
	and.pred  	%p1975, %p1973, %p1974;
	@%p1975 bra 	BB4_1799;

BB4_1798:
	mov.u32 	%r11304, -21845;
	mov.u32 	%r11305, -1174470657;
	mov.u32 	%r11306, -1319895041;
	mov.u32 	%r11307, 514588670;
	mov.u32 	%r11308, -156174812;
	mov.u32 	%r11309, 1731252896;
	mov.u32 	%r11310, -209382721;
	mov.u32 	%r11311, 1685539716;
	mov.u32 	%r11312, 1129032919;
	mov.u32 	%r11313, 1260103606;
	mov.u32 	%r11314, 964683418;
	mov.u32 	%r11315, 436277738;
	// inline asm
	add.cc.u32 %r14788, %r14788, %r11304;
addc.cc.u32 %r14787, %r14787, %r11305;
addc.cc.u32 %r14786, %r14786, %r11306;
addc.cc.u32 %r14785, %r14785, %r11307;
addc.cc.u32 %r14784, %r14784, %r11308;
addc.cc.u32 %r14783, %r14783, %r11309;
addc.cc.u32 %r14782, %r14782, %r11310;
addc.cc.u32 %r14781, %r14781, %r11311;
addc.cc.u32 %r14780, %r14780, %r11312;
addc.cc.u32 %r14779, %r14779, %r11313;
addc.cc.u32 %r14778, %r14778, %r11314;
addc.u32 %r14777, %r14777, %r11315;

	// inline asm

BB4_1799:
	mov.u32 	%r14794, %r14782;
	mov.u32 	%r14789, %r14777;
	mov.u32 	%r14796, %r14784;
	mov.u32 	%r14791, %r14779;
	mov.u32 	%r14798, %r14786;
	mov.u32 	%r14793, %r14781;
	mov.u32 	%r14800, %r14788;
	mov.u32 	%r14795, %r14783;
	mov.u32 	%r14790, %r14778;
	mov.u32 	%r14797, %r14785;
	mov.u32 	%r14792, %r14780;
	mov.u32 	%r14799, %r14787;
	// inline asm
	sub.cc.u32 %r14800, %r14800, %r3955;
subc.cc.u32 %r14799, %r14799, %r3956;
subc.cc.u32 %r14798, %r14798, %r3957;
subc.cc.u32 %r14797, %r14797, %r3958;
subc.cc.u32 %r14796, %r14796, %r3959;
subc.cc.u32 %r14795, %r14795, %r3960;
subc.cc.u32 %r14794, %r14794, %r3961;
subc.cc.u32 %r14793, %r14793, %r3962;
subc.cc.u32 %r14792, %r14792, %r3963;
subc.cc.u32 %r14791, %r14791, %r3964;
subc.cc.u32 %r14790, %r14790, %r3965;
subc.u32 %r14789, %r14789, %r3966;

	// inline asm
	setp.gt.u32	%p1976, %r14777, %r3966;
	@%p1976 bra 	BB4_1822;

	setp.lt.u32	%p1977, %r14777, %r3966;
	@%p1977 bra 	BB4_1821;

	setp.gt.u32	%p1978, %r14778, %r3965;
	@%p1978 bra 	BB4_1822;

	setp.lt.u32	%p1979, %r14778, %r3965;
	@%p1979 bra 	BB4_1821;

	setp.gt.u32	%p1980, %r14779, %r3964;
	@%p1980 bra 	BB4_1822;

	setp.lt.u32	%p1981, %r14779, %r3964;
	@%p1981 bra 	BB4_1821;

	setp.gt.u32	%p1982, %r14780, %r3963;
	@%p1982 bra 	BB4_1822;

	setp.lt.u32	%p1983, %r14780, %r3963;
	@%p1983 bra 	BB4_1821;

	setp.gt.u32	%p1984, %r14781, %r3962;
	@%p1984 bra 	BB4_1822;

	setp.lt.u32	%p1985, %r14781, %r3962;
	@%p1985 bra 	BB4_1821;

	setp.gt.u32	%p1986, %r14782, %r3961;
	@%p1986 bra 	BB4_1822;

	setp.lt.u32	%p1987, %r14782, %r3961;
	@%p1987 bra 	BB4_1821;

	setp.gt.u32	%p1988, %r14783, %r3960;
	@%p1988 bra 	BB4_1822;

	setp.lt.u32	%p1989, %r14783, %r3960;
	@%p1989 bra 	BB4_1821;

	setp.gt.u32	%p1990, %r14784, %r3959;
	@%p1990 bra 	BB4_1822;

	setp.lt.u32	%p1991, %r14784, %r3959;
	@%p1991 bra 	BB4_1821;

	setp.gt.u32	%p1992, %r14785, %r3958;
	@%p1992 bra 	BB4_1822;

	setp.lt.u32	%p1993, %r14785, %r3958;
	@%p1993 bra 	BB4_1821;

	setp.gt.u32	%p1994, %r14786, %r3957;
	@%p1994 bra 	BB4_1822;

	setp.lt.u32	%p1995, %r14786, %r3957;
	@%p1995 bra 	BB4_1821;

	setp.gt.u32	%p1996, %r14787, %r3956;
	@%p1996 bra 	BB4_1822;

	setp.ge.u32	%p1997, %r14787, %r3956;
	setp.ge.u32	%p1998, %r14788, %r3955;
	and.pred  	%p1999, %p1997, %p1998;
	@%p1999 bra 	BB4_1822;

BB4_1821:
	mov.u32 	%r11376, -21845;
	mov.u32 	%r11377, -1174470657;
	mov.u32 	%r11378, -1319895041;
	mov.u32 	%r11379, 514588670;
	mov.u32 	%r11380, -156174812;
	mov.u32 	%r11381, 1731252896;
	mov.u32 	%r11382, -209382721;
	mov.u32 	%r11383, 1685539716;
	mov.u32 	%r11384, 1129032919;
	mov.u32 	%r11385, 1260103606;
	mov.u32 	%r11386, 964683418;
	mov.u32 	%r11387, 436277738;
	// inline asm
	add.cc.u32 %r14800, %r14800, %r11376;
addc.cc.u32 %r14799, %r14799, %r11377;
addc.cc.u32 %r14798, %r14798, %r11378;
addc.cc.u32 %r14797, %r14797, %r11379;
addc.cc.u32 %r14796, %r14796, %r11380;
addc.cc.u32 %r14795, %r14795, %r11381;
addc.cc.u32 %r14794, %r14794, %r11382;
addc.cc.u32 %r14793, %r14793, %r11383;
addc.cc.u32 %r14792, %r14792, %r11384;
addc.cc.u32 %r14791, %r14791, %r11385;
addc.cc.u32 %r14790, %r14790, %r11386;
addc.u32 %r14789, %r14789, %r11387;

	// inline asm

BB4_1822:
	mov.u32 	%r14894, %r14791;
	mov.u32 	%r14887, %r14798;
	mov.u32 	%r14892, %r14793;
	mov.u32 	%r14885, %r14800;
	mov.u32 	%r14890, %r14795;
	mov.u32 	%r14895, %r14790;
	mov.u32 	%r14888, %r14797;
	mov.u32 	%r14893, %r14792;
	mov.u32 	%r14886, %r14799;
	mov.u32 	%r14891, %r14794;
	mov.u32 	%r14896, %r14789;
	mov.u32 	%r14889, %r14796;
	// inline asm
	sub.cc.u32 %r14885, %r14885, %r3955;
subc.cc.u32 %r14886, %r14886, %r3956;
subc.cc.u32 %r14887, %r14887, %r3957;
subc.cc.u32 %r14888, %r14888, %r3958;
subc.cc.u32 %r14889, %r14889, %r3959;
subc.cc.u32 %r14890, %r14890, %r3960;
subc.cc.u32 %r14891, %r14891, %r3961;
subc.cc.u32 %r14892, %r14892, %r3962;
subc.cc.u32 %r14893, %r14893, %r3963;
subc.cc.u32 %r14894, %r14894, %r3964;
subc.cc.u32 %r14895, %r14895, %r3965;
subc.u32 %r14896, %r14896, %r3966;

	// inline asm
	setp.gt.u32	%p2000, %r14789, %r3966;
	@%p2000 bra 	BB4_1845;

	setp.lt.u32	%p2001, %r14789, %r3966;
	@%p2001 bra 	BB4_1844;

	setp.gt.u32	%p2002, %r14790, %r3965;
	@%p2002 bra 	BB4_1845;

	setp.lt.u32	%p2003, %r14790, %r3965;
	@%p2003 bra 	BB4_1844;

	setp.gt.u32	%p2004, %r14791, %r3964;
	@%p2004 bra 	BB4_1845;

	setp.lt.u32	%p2005, %r14791, %r3964;
	@%p2005 bra 	BB4_1844;

	setp.gt.u32	%p2006, %r14792, %r3963;
	@%p2006 bra 	BB4_1845;

	setp.lt.u32	%p2007, %r14792, %r3963;
	@%p2007 bra 	BB4_1844;

	setp.gt.u32	%p2008, %r14793, %r3962;
	@%p2008 bra 	BB4_1845;

	setp.lt.u32	%p2009, %r14793, %r3962;
	@%p2009 bra 	BB4_1844;

	setp.gt.u32	%p2010, %r14794, %r3961;
	@%p2010 bra 	BB4_1845;

	setp.lt.u32	%p2011, %r14794, %r3961;
	@%p2011 bra 	BB4_1844;

	setp.gt.u32	%p2012, %r14795, %r3960;
	@%p2012 bra 	BB4_1845;

	setp.lt.u32	%p2013, %r14795, %r3960;
	@%p2013 bra 	BB4_1844;

	setp.gt.u32	%p2014, %r14796, %r3959;
	@%p2014 bra 	BB4_1845;

	setp.lt.u32	%p2015, %r14796, %r3959;
	@%p2015 bra 	BB4_1844;

	setp.gt.u32	%p2016, %r14797, %r3958;
	@%p2016 bra 	BB4_1845;

	setp.lt.u32	%p2017, %r14797, %r3958;
	@%p2017 bra 	BB4_1844;

	setp.gt.u32	%p2018, %r14798, %r3957;
	@%p2018 bra 	BB4_1845;

	setp.lt.u32	%p2019, %r14798, %r3957;
	@%p2019 bra 	BB4_1844;

	setp.gt.u32	%p2020, %r14799, %r3956;
	@%p2020 bra 	BB4_1845;

	setp.ge.u32	%p2021, %r14799, %r3956;
	setp.ge.u32	%p2022, %r14800, %r3955;
	and.pred  	%p2023, %p2021, %p2022;
	@%p2023 bra 	BB4_1845;

BB4_1844:
	mov.u32 	%r11448, -21845;
	mov.u32 	%r11449, -1174470657;
	mov.u32 	%r11450, -1319895041;
	mov.u32 	%r11451, 514588670;
	mov.u32 	%r11452, -156174812;
	mov.u32 	%r11453, 1731252896;
	mov.u32 	%r11454, -209382721;
	mov.u32 	%r11455, 1685539716;
	mov.u32 	%r11456, 1129032919;
	mov.u32 	%r11457, 1260103606;
	mov.u32 	%r11458, 964683418;
	mov.u32 	%r11459, 436277738;
	// inline asm
	add.cc.u32 %r14885, %r14885, %r11448;
addc.cc.u32 %r14886, %r14886, %r11449;
addc.cc.u32 %r14887, %r14887, %r11450;
addc.cc.u32 %r14888, %r14888, %r11451;
addc.cc.u32 %r14889, %r14889, %r11452;
addc.cc.u32 %r14890, %r14890, %r11453;
addc.cc.u32 %r14891, %r14891, %r11454;
addc.cc.u32 %r14892, %r14892, %r11455;
addc.cc.u32 %r14893, %r14893, %r11456;
addc.cc.u32 %r14894, %r14894, %r11457;
addc.cc.u32 %r14895, %r14895, %r11458;
addc.u32 %r14896, %r14896, %r11459;

	// inline asm

BB4_1845:
	mov.u32 	%r11473, %r3956;
	mov.u32 	%r11480, %r3963;
	mov.u32 	%r11475, %r3958;
	mov.u32 	%r11482, %r3965;
	mov.u32 	%r11477, %r3960;
	mov.u32 	%r11472, %r3955;
	mov.u32 	%r11479, %r3962;
	mov.u32 	%r11474, %r3957;
	mov.u32 	%r11481, %r3964;
	mov.u32 	%r11476, %r3959;
	mov.u32 	%r11483, %r3966;
	mov.u32 	%r11478, %r3961;
	// inline asm
	sub.cc.u32 %r11472, %r11472, %r14885;
subc.cc.u32 %r11473, %r11473, %r14886;
subc.cc.u32 %r11474, %r11474, %r14887;
subc.cc.u32 %r11475, %r11475, %r14888;
subc.cc.u32 %r11476, %r11476, %r14889;
subc.cc.u32 %r11477, %r11477, %r14890;
subc.cc.u32 %r11478, %r11478, %r14891;
subc.cc.u32 %r11479, %r11479, %r14892;
subc.cc.u32 %r11480, %r11480, %r14893;
subc.cc.u32 %r11481, %r11481, %r14894;
subc.cc.u32 %r11482, %r11482, %r14895;
subc.u32 %r11483, %r11483, %r14896;

	// inline asm
	setp.gt.u32	%p2024, %r3966, %r14896;
	@%p2024 bra 	BB4_1868;

	setp.lt.u32	%p2025, %r3966, %r14896;
	@%p2025 bra 	BB4_1867;

	setp.gt.u32	%p2026, %r3965, %r14895;
	@%p2026 bra 	BB4_1868;

	setp.lt.u32	%p2027, %r3965, %r14895;
	@%p2027 bra 	BB4_1867;

	setp.gt.u32	%p2028, %r3964, %r14894;
	@%p2028 bra 	BB4_1868;

	setp.lt.u32	%p2029, %r3964, %r14894;
	@%p2029 bra 	BB4_1867;

	setp.gt.u32	%p2030, %r3963, %r14893;
	@%p2030 bra 	BB4_1868;

	setp.lt.u32	%p2031, %r3963, %r14893;
	@%p2031 bra 	BB4_1867;

	setp.gt.u32	%p2032, %r3962, %r14892;
	@%p2032 bra 	BB4_1868;

	setp.lt.u32	%p2033, %r3962, %r14892;
	@%p2033 bra 	BB4_1867;

	setp.gt.u32	%p2034, %r3961, %r14891;
	@%p2034 bra 	BB4_1868;

	setp.lt.u32	%p2035, %r3961, %r14891;
	@%p2035 bra 	BB4_1867;

	setp.gt.u32	%p2036, %r3960, %r14890;
	@%p2036 bra 	BB4_1868;

	setp.lt.u32	%p2037, %r3960, %r14890;
	@%p2037 bra 	BB4_1867;

	setp.gt.u32	%p2038, %r3959, %r14889;
	@%p2038 bra 	BB4_1868;

	setp.lt.u32	%p2039, %r3959, %r14889;
	@%p2039 bra 	BB4_1867;

	setp.gt.u32	%p2040, %r3958, %r14888;
	@%p2040 bra 	BB4_1868;

	setp.lt.u32	%p2041, %r3958, %r14888;
	@%p2041 bra 	BB4_1867;

	setp.gt.u32	%p2042, %r3957, %r14887;
	@%p2042 bra 	BB4_1868;

	setp.lt.u32	%p2043, %r3957, %r14887;
	@%p2043 bra 	BB4_1867;

	setp.gt.u32	%p2044, %r3956, %r14886;
	@%p2044 bra 	BB4_1868;

	setp.ge.u32	%p2045, %r3956, %r14886;
	setp.ge.u32	%p2046, %r3955, %r14885;
	and.pred  	%p2047, %p2045, %p2046;
	@%p2047 bra 	BB4_1868;

BB4_1867:
	mov.u32 	%r11520, -21845;
	mov.u32 	%r11521, -1174470657;
	mov.u32 	%r11522, -1319895041;
	mov.u32 	%r11523, 514588670;
	mov.u32 	%r11524, -156174812;
	mov.u32 	%r11525, 1731252896;
	mov.u32 	%r11526, -209382721;
	mov.u32 	%r11527, 1685539716;
	mov.u32 	%r11528, 1129032919;
	mov.u32 	%r11529, 1260103606;
	mov.u32 	%r11530, 964683418;
	mov.u32 	%r11531, 436277738;
	// inline asm
	add.cc.u32 %r11472, %r11472, %r11520;
addc.cc.u32 %r11473, %r11473, %r11521;
addc.cc.u32 %r11474, %r11474, %r11522;
addc.cc.u32 %r11475, %r11475, %r11523;
addc.cc.u32 %r11476, %r11476, %r11524;
addc.cc.u32 %r11477, %r11477, %r11525;
addc.cc.u32 %r11478, %r11478, %r11526;
addc.cc.u32 %r11479, %r11479, %r11527;
addc.cc.u32 %r11480, %r11480, %r11528;
addc.cc.u32 %r11481, %r11481, %r11529;
addc.cc.u32 %r11482, %r11482, %r11530;
addc.u32 %r11483, %r11483, %r11531;

	// inline asm

BB4_1868:
	// Callseq Start 55
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r11472;
	st.param.b32	[param0+4], %r11473;
	st.param.b32	[param0+8], %r11474;
	st.param.b32	[param0+12], %r11475;
	st.param.b32	[param0+16], %r11476;
	st.param.b32	[param0+20], %r11477;
	st.param.b32	[param0+24], %r11478;
	st.param.b32	[param0+28], %r11479;
	st.param.b32	[param0+32], %r11480;
	st.param.b32	[param0+36], %r11481;
	st.param.b32	[param0+40], %r11482;
	st.param.b32	[param0+44], %r11483;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r14776;
	st.param.b32	[param1+4], %r14775;
	st.param.b32	[param1+8], %r14774;
	st.param.b32	[param1+12], %r14773;
	st.param.b32	[param1+16], %r14772;
	st.param.b32	[param1+20], %r14771;
	st.param.b32	[param1+24], %r14770;
	st.param.b32	[param1+28], %r14769;
	st.param.b32	[param1+32], %r14768;
	st.param.b32	[param1+36], %r14767;
	st.param.b32	[param1+40], %r14766;
	st.param.b32	[param1+44], %r14765;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r4159, [retval0+0];
	ld.param.b32	%r4160, [retval0+4];
	ld.param.b32	%r4161, [retval0+8];
	ld.param.b32	%r4162, [retval0+12];
	ld.param.b32	%r4163, [retval0+16];
	ld.param.b32	%r4164, [retval0+20];
	ld.param.b32	%r4165, [retval0+24];
	ld.param.b32	%r4166, [retval0+28];
	ld.param.b32	%r4167, [retval0+32];
	ld.param.b32	%r4168, [retval0+36];
	ld.param.b32	%r4169, [retval0+40];
	ld.param.b32	%r4170, [retval0+44];
	
	//{
	}// Callseq End 55
	// Callseq Start 56
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r3091;
	st.param.b32	[param0+4], %r3092;
	st.param.b32	[param0+8], %r3093;
	st.param.b32	[param0+12], %r3094;
	st.param.b32	[param0+16], %r3095;
	st.param.b32	[param0+20], %r3096;
	st.param.b32	[param0+24], %r3097;
	st.param.b32	[param0+28], %r3098;
	st.param.b32	[param0+32], %r3099;
	st.param.b32	[param0+36], %r3100;
	st.param.b32	[param0+40], %r3101;
	st.param.b32	[param0+44], %r3102;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r3847;
	st.param.b32	[param1+4], %r3848;
	st.param.b32	[param1+8], %r3849;
	st.param.b32	[param1+12], %r3850;
	st.param.b32	[param1+16], %r3851;
	st.param.b32	[param1+20], %r3852;
	st.param.b32	[param1+24], %r3853;
	st.param.b32	[param1+28], %r3854;
	st.param.b32	[param1+32], %r3855;
	st.param.b32	[param1+36], %r3856;
	st.param.b32	[param1+40], %r3857;
	st.param.b32	[param1+44], %r3858;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r11544, [retval0+0];
	ld.param.b32	%r11545, [retval0+4];
	ld.param.b32	%r11546, [retval0+8];
	ld.param.b32	%r11547, [retval0+12];
	ld.param.b32	%r11548, [retval0+16];
	ld.param.b32	%r11549, [retval0+20];
	ld.param.b32	%r11550, [retval0+24];
	ld.param.b32	%r11551, [retval0+28];
	ld.param.b32	%r11552, [retval0+32];
	ld.param.b32	%r11553, [retval0+36];
	ld.param.b32	%r11554, [retval0+40];
	ld.param.b32	%r11555, [retval0+44];
	
	//{
	}// Callseq End 56
	shl.b32 	%r11556, %r11555, 1;
	shr.u32 	%r11557, %r11554, 31;
	or.b32  	%r14825, %r11557, %r11556;
	shl.b32 	%r11558, %r11554, 1;
	shr.u32 	%r11559, %r11553, 31;
	or.b32  	%r14826, %r11559, %r11558;
	shl.b32 	%r11560, %r11553, 1;
	shr.u32 	%r11561, %r11552, 31;
	or.b32  	%r14827, %r11561, %r11560;
	shl.b32 	%r11562, %r11552, 1;
	shr.u32 	%r11563, %r11551, 31;
	or.b32  	%r14828, %r11563, %r11562;
	shl.b32 	%r11564, %r11551, 1;
	shr.u32 	%r11565, %r11550, 31;
	or.b32  	%r14829, %r11565, %r11564;
	shl.b32 	%r11566, %r11550, 1;
	shr.u32 	%r11567, %r11549, 31;
	or.b32  	%r14830, %r11567, %r11566;
	shl.b32 	%r11568, %r11549, 1;
	shr.u32 	%r11569, %r11548, 31;
	or.b32  	%r14831, %r11569, %r11568;
	shl.b32 	%r11570, %r11548, 1;
	shr.u32 	%r11571, %r11547, 31;
	or.b32  	%r14832, %r11571, %r11570;
	shl.b32 	%r11572, %r11547, 1;
	shr.u32 	%r11573, %r11546, 31;
	or.b32  	%r14833, %r11573, %r11572;
	shl.b32 	%r11574, %r11546, 1;
	shr.u32 	%r11575, %r11545, 31;
	or.b32  	%r14834, %r11575, %r11574;
	shl.b32 	%r11576, %r11545, 1;
	shr.u32 	%r11577, %r11544, 31;
	or.b32  	%r14835, %r11577, %r11576;
	shl.b32 	%r14836, %r11544, 1;
	setp.gt.u32	%p2048, %r14825, 436277738;
	@%p2048 bra 	BB4_1890;

	setp.lt.u32	%p2049, %r14825, 436277738;
	@%p2049 bra 	BB4_1891;

	setp.gt.u32	%p2050, %r14826, 964683418;
	@%p2050 bra 	BB4_1890;

	setp.lt.u32	%p2051, %r14826, 964683418;
	@%p2051 bra 	BB4_1891;

	setp.gt.u32	%p2052, %r14827, 1260103606;
	@%p2052 bra 	BB4_1890;

	setp.lt.u32	%p2053, %r14827, 1260103606;
	@%p2053 bra 	BB4_1891;

	setp.gt.u32	%p2054, %r14828, 1129032919;
	@%p2054 bra 	BB4_1890;

	setp.lt.u32	%p2055, %r14828, 1129032919;
	@%p2055 bra 	BB4_1891;

	setp.gt.u32	%p2056, %r14829, 1685539716;
	@%p2056 bra 	BB4_1890;

	setp.lt.u32	%p2057, %r14829, 1685539716;
	@%p2057 bra 	BB4_1891;

	setp.gt.u32	%p2058, %r14830, -209382721;
	@%p2058 bra 	BB4_1890;

	setp.lt.u32	%p2059, %r14830, -209382721;
	@%p2059 bra 	BB4_1891;

	setp.gt.u32	%p2060, %r14831, 1731252896;
	@%p2060 bra 	BB4_1890;

	setp.lt.u32	%p2061, %r14831, 1731252896;
	@%p2061 bra 	BB4_1891;

	setp.gt.u32	%p2062, %r14832, -156174812;
	@%p2062 bra 	BB4_1890;

	setp.lt.u32	%p2063, %r14832, -156174812;
	@%p2063 bra 	BB4_1891;

	setp.gt.u32	%p2064, %r14833, 514588670;
	@%p2064 bra 	BB4_1890;

	setp.lt.u32	%p2065, %r14833, 514588670;
	@%p2065 bra 	BB4_1891;

	setp.gt.u32	%p2066, %r14834, -1319895041;
	@%p2066 bra 	BB4_1890;

	setp.lt.u32	%p2067, %r14834, -1319895041;
	@%p2067 bra 	BB4_1891;

	setp.gt.u32	%p2068, %r14835, -1174470657;
	@%p2068 bra 	BB4_1890;

	setp.lt.u32	%p2069, %r14835, -1174470657;
	setp.lt.u32	%p2070, %r14836, -21845;
	or.pred  	%p2071, %p2069, %p2070;
	@%p2071 bra 	BB4_1891;

BB4_1890:
	mov.u32 	%r11590, -21845;
	mov.u32 	%r11591, -1174470657;
	mov.u32 	%r11592, -1319895041;
	mov.u32 	%r11593, 514588670;
	mov.u32 	%r11594, -156174812;
	mov.u32 	%r11595, 1731252896;
	mov.u32 	%r11596, -209382721;
	mov.u32 	%r11597, 1685539716;
	mov.u32 	%r11598, 1129032919;
	mov.u32 	%r11599, 1260103606;
	mov.u32 	%r11600, 964683418;
	mov.u32 	%r11601, 436277738;
	// inline asm
	sub.cc.u32 %r14836, %r14836, %r11590;
subc.cc.u32 %r14835, %r14835, %r11591;
subc.cc.u32 %r14834, %r14834, %r11592;
subc.cc.u32 %r14833, %r14833, %r11593;
subc.cc.u32 %r14832, %r14832, %r11594;
subc.cc.u32 %r14831, %r14831, %r11595;
subc.cc.u32 %r14830, %r14830, %r11596;
subc.cc.u32 %r14829, %r14829, %r11597;
subc.cc.u32 %r14828, %r14828, %r11598;
subc.cc.u32 %r14827, %r14827, %r11599;
subc.cc.u32 %r14826, %r14826, %r11600;
subc.u32 %r14825, %r14825, %r11601;

	// inline asm

BB4_1891:
	mov.u32 	%r14898, %r4160;
	mov.u32 	%r14905, %r4167;
	mov.u32 	%r14900, %r4162;
	mov.u32 	%r14907, %r4169;
	mov.u32 	%r14902, %r4164;
	mov.u32 	%r14897, %r4159;
	mov.u32 	%r14904, %r4166;
	mov.u32 	%r14899, %r4161;
	mov.u32 	%r14906, %r4168;
	mov.u32 	%r14901, %r4163;
	mov.u32 	%r14908, %r4170;
	mov.u32 	%r14903, %r4165;
	// inline asm
	sub.cc.u32 %r14897, %r14897, %r14836;
subc.cc.u32 %r14898, %r14898, %r14835;
subc.cc.u32 %r14899, %r14899, %r14834;
subc.cc.u32 %r14900, %r14900, %r14833;
subc.cc.u32 %r14901, %r14901, %r14832;
subc.cc.u32 %r14902, %r14902, %r14831;
subc.cc.u32 %r14903, %r14903, %r14830;
subc.cc.u32 %r14904, %r14904, %r14829;
subc.cc.u32 %r14905, %r14905, %r14828;
subc.cc.u32 %r14906, %r14906, %r14827;
subc.cc.u32 %r14907, %r14907, %r14826;
subc.u32 %r14908, %r14908, %r14825;

	// inline asm
	setp.gt.u32	%p2072, %r4170, %r14825;
	@%p2072 bra 	BB4_1914;

	setp.lt.u32	%p2073, %r4170, %r14825;
	@%p2073 bra 	BB4_1913;

	setp.gt.u32	%p2074, %r4169, %r14826;
	@%p2074 bra 	BB4_1914;

	setp.lt.u32	%p2075, %r4169, %r14826;
	@%p2075 bra 	BB4_1913;

	setp.gt.u32	%p2076, %r4168, %r14827;
	@%p2076 bra 	BB4_1914;

	setp.lt.u32	%p2077, %r4168, %r14827;
	@%p2077 bra 	BB4_1913;

	setp.gt.u32	%p2078, %r4167, %r14828;
	@%p2078 bra 	BB4_1914;

	setp.lt.u32	%p2079, %r4167, %r14828;
	@%p2079 bra 	BB4_1913;

	setp.gt.u32	%p2080, %r4166, %r14829;
	@%p2080 bra 	BB4_1914;

	setp.lt.u32	%p2081, %r4166, %r14829;
	@%p2081 bra 	BB4_1913;

	setp.gt.u32	%p2082, %r4165, %r14830;
	@%p2082 bra 	BB4_1914;

	setp.lt.u32	%p2083, %r4165, %r14830;
	@%p2083 bra 	BB4_1913;

	setp.gt.u32	%p2084, %r4164, %r14831;
	@%p2084 bra 	BB4_1914;

	setp.lt.u32	%p2085, %r4164, %r14831;
	@%p2085 bra 	BB4_1913;

	setp.gt.u32	%p2086, %r4163, %r14832;
	@%p2086 bra 	BB4_1914;

	setp.lt.u32	%p2087, %r4163, %r14832;
	@%p2087 bra 	BB4_1913;

	setp.gt.u32	%p2088, %r4162, %r14833;
	@%p2088 bra 	BB4_1914;

	setp.lt.u32	%p2089, %r4162, %r14833;
	@%p2089 bra 	BB4_1913;

	setp.gt.u32	%p2090, %r4161, %r14834;
	@%p2090 bra 	BB4_1914;

	setp.lt.u32	%p2091, %r4161, %r14834;
	@%p2091 bra 	BB4_1913;

	setp.gt.u32	%p2092, %r4160, %r14835;
	@%p2092 bra 	BB4_1914;

	setp.ge.u32	%p2093, %r4160, %r14835;
	setp.ge.u32	%p2094, %r4159, %r14836;
	and.pred  	%p2095, %p2093, %p2094;
	@%p2095 bra 	BB4_1914;

BB4_1913:
	mov.u32 	%r11662, -21845;
	mov.u32 	%r11663, -1174470657;
	mov.u32 	%r11664, -1319895041;
	mov.u32 	%r11665, 514588670;
	mov.u32 	%r11666, -156174812;
	mov.u32 	%r11667, 1731252896;
	mov.u32 	%r11668, -209382721;
	mov.u32 	%r11669, 1685539716;
	mov.u32 	%r11670, 1129032919;
	mov.u32 	%r11671, 1260103606;
	mov.u32 	%r11672, 964683418;
	mov.u32 	%r11673, 436277738;
	// inline asm
	add.cc.u32 %r14897, %r14897, %r11662;
addc.cc.u32 %r14898, %r14898, %r11663;
addc.cc.u32 %r14899, %r14899, %r11664;
addc.cc.u32 %r14900, %r14900, %r11665;
addc.cc.u32 %r14901, %r14901, %r11666;
addc.cc.u32 %r14902, %r14902, %r11667;
addc.cc.u32 %r14903, %r14903, %r11668;
addc.cc.u32 %r14904, %r14904, %r11669;
addc.cc.u32 %r14905, %r14905, %r11670;
addc.cc.u32 %r14906, %r14906, %r11671;
addc.cc.u32 %r14907, %r14907, %r11672;
addc.u32 %r14908, %r14908, %r11673;

	// inline asm

BB4_1914:
	// inline asm
	add.cc.u32 %r14909, %r14909, %r2995;
addc.cc.u32 %r14910, %r14910, %r2996;
addc.cc.u32 %r14911, %r14911, %r2997;
addc.cc.u32 %r14912, %r14912, %r2998;
addc.cc.u32 %r14913, %r14913, %r2999;
addc.cc.u32 %r14914, %r14914, %r3000;
addc.cc.u32 %r14915, %r14915, %r3001;
addc.cc.u32 %r14916, %r14916, %r3002;
addc.cc.u32 %r14917, %r14917, %r3003;
addc.cc.u32 %r14918, %r14918, %r3004;
addc.cc.u32 %r14919, %r14919, %r3005;
addc.u32 %r14920, %r14920, %r3006;

	// inline asm
	setp.gt.u32	%p2096, %r14920, 436277738;
	@%p2096 bra 	BB4_1936;

	setp.lt.u32	%p2097, %r14920, 436277738;
	@%p2097 bra 	BB4_1937;

	setp.gt.u32	%p2098, %r14919, 964683418;
	@%p2098 bra 	BB4_1936;

	setp.lt.u32	%p2099, %r14919, 964683418;
	@%p2099 bra 	BB4_1937;

	setp.gt.u32	%p2100, %r14918, 1260103606;
	@%p2100 bra 	BB4_1936;

	setp.lt.u32	%p2101, %r14918, 1260103606;
	@%p2101 bra 	BB4_1937;

	setp.gt.u32	%p2102, %r14917, 1129032919;
	@%p2102 bra 	BB4_1936;

	setp.lt.u32	%p2103, %r14917, 1129032919;
	@%p2103 bra 	BB4_1937;

	setp.gt.u32	%p2104, %r14916, 1685539716;
	@%p2104 bra 	BB4_1936;

	setp.lt.u32	%p2105, %r14916, 1685539716;
	@%p2105 bra 	BB4_1937;

	setp.gt.u32	%p2106, %r14915, -209382721;
	@%p2106 bra 	BB4_1936;

	setp.lt.u32	%p2107, %r14915, -209382721;
	@%p2107 bra 	BB4_1937;

	setp.gt.u32	%p2108, %r14914, 1731252896;
	@%p2108 bra 	BB4_1936;

	setp.lt.u32	%p2109, %r14914, 1731252896;
	@%p2109 bra 	BB4_1937;

	setp.gt.u32	%p2110, %r14913, -156174812;
	@%p2110 bra 	BB4_1936;

	setp.lt.u32	%p2111, %r14913, -156174812;
	@%p2111 bra 	BB4_1937;

	setp.gt.u32	%p2112, %r14912, 514588670;
	@%p2112 bra 	BB4_1936;

	setp.lt.u32	%p2113, %r14912, 514588670;
	@%p2113 bra 	BB4_1937;

	setp.gt.u32	%p2114, %r14911, -1319895041;
	@%p2114 bra 	BB4_1936;

	setp.lt.u32	%p2115, %r14911, -1319895041;
	@%p2115 bra 	BB4_1937;

	setp.gt.u32	%p2116, %r14910, -1174470657;
	@%p2116 bra 	BB4_1936;

	setp.lt.u32	%p2117, %r14910, -1174470657;
	setp.lt.u32	%p2118, %r14909, -21845;
	or.pred  	%p2119, %p2117, %p2118;
	@%p2119 bra 	BB4_1937;

BB4_1936:
	mov.u32 	%r11734, -21845;
	mov.u32 	%r11735, -1174470657;
	mov.u32 	%r11736, -1319895041;
	mov.u32 	%r11737, 514588670;
	mov.u32 	%r11738, -156174812;
	mov.u32 	%r11739, 1731252896;
	mov.u32 	%r11740, -209382721;
	mov.u32 	%r11741, 1685539716;
	mov.u32 	%r11742, 1129032919;
	mov.u32 	%r11743, 1260103606;
	mov.u32 	%r11744, 964683418;
	mov.u32 	%r11745, 436277738;
	// inline asm
	sub.cc.u32 %r14909, %r14909, %r11734;
subc.cc.u32 %r14910, %r14910, %r11735;
subc.cc.u32 %r14911, %r14911, %r11736;
subc.cc.u32 %r14912, %r14912, %r11737;
subc.cc.u32 %r14913, %r14913, %r11738;
subc.cc.u32 %r14914, %r14914, %r11739;
subc.cc.u32 %r14915, %r14915, %r11740;
subc.cc.u32 %r14916, %r14916, %r11741;
subc.cc.u32 %r14917, %r14917, %r11742;
subc.cc.u32 %r14918, %r14918, %r11743;
subc.cc.u32 %r14919, %r14919, %r11744;
subc.u32 %r14920, %r14920, %r11745;

	// inline asm

BB4_1937:
	// Callseq Start 57
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r14909;
	st.param.b32	[param0+4], %r14910;
	st.param.b32	[param0+8], %r14911;
	st.param.b32	[param0+12], %r14912;
	st.param.b32	[param0+16], %r14913;
	st.param.b32	[param0+20], %r14914;
	st.param.b32	[param0+24], %r14915;
	st.param.b32	[param0+28], %r14916;
	st.param.b32	[param0+32], %r14917;
	st.param.b32	[param0+36], %r14918;
	st.param.b32	[param0+40], %r14919;
	st.param.b32	[param0+44], %r14920;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r14909;
	st.param.b32	[param1+4], %r14910;
	st.param.b32	[param1+8], %r14911;
	st.param.b32	[param1+12], %r14912;
	st.param.b32	[param1+16], %r14913;
	st.param.b32	[param1+20], %r14914;
	st.param.b32	[param1+24], %r14915;
	st.param.b32	[param1+28], %r14916;
	st.param.b32	[param1+32], %r14917;
	st.param.b32	[param1+36], %r14918;
	st.param.b32	[param1+40], %r14919;
	st.param.b32	[param1+44], %r14920;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r11782, [retval0+0];
	ld.param.b32	%r11783, [retval0+4];
	ld.param.b32	%r11784, [retval0+8];
	ld.param.b32	%r11785, [retval0+12];
	ld.param.b32	%r11786, [retval0+16];
	ld.param.b32	%r11787, [retval0+20];
	ld.param.b32	%r11788, [retval0+24];
	ld.param.b32	%r11789, [retval0+28];
	ld.param.b32	%r11790, [retval0+32];
	ld.param.b32	%r11791, [retval0+36];
	ld.param.b32	%r11792, [retval0+40];
	ld.param.b32	%r11793, [retval0+44];
	
	//{
	}// Callseq End 57
	mov.u32 	%r14872, %r11782;
	mov.u32 	%r14865, %r11789;
	mov.u32 	%r14870, %r11784;
	mov.u32 	%r14863, %r11791;
	mov.u32 	%r14868, %r11786;
	mov.u32 	%r14861, %r11793;
	mov.u32 	%r14866, %r11788;
	mov.u32 	%r14871, %r11783;
	mov.u32 	%r14864, %r11790;
	mov.u32 	%r14869, %r11785;
	mov.u32 	%r14862, %r11792;
	mov.u32 	%r14867, %r11787;
	// inline asm
	sub.cc.u32 %r14872, %r14872, %r3019;
subc.cc.u32 %r14871, %r14871, %r3020;
subc.cc.u32 %r14870, %r14870, %r3021;
subc.cc.u32 %r14869, %r14869, %r3022;
subc.cc.u32 %r14868, %r14868, %r3023;
subc.cc.u32 %r14867, %r14867, %r3024;
subc.cc.u32 %r14866, %r14866, %r3025;
subc.cc.u32 %r14865, %r14865, %r3026;
subc.cc.u32 %r14864, %r14864, %r3027;
subc.cc.u32 %r14863, %r14863, %r3028;
subc.cc.u32 %r14862, %r14862, %r3029;
subc.u32 %r14861, %r14861, %r3030;

	// inline asm
	setp.gt.u32	%p2120, %r11793, %r3030;
	@%p2120 bra 	BB4_1960;

	setp.lt.u32	%p2121, %r11793, %r3030;
	@%p2121 bra 	BB4_1959;

	setp.gt.u32	%p2122, %r11792, %r3029;
	@%p2122 bra 	BB4_1960;

	setp.lt.u32	%p2123, %r11792, %r3029;
	@%p2123 bra 	BB4_1959;

	setp.gt.u32	%p2124, %r11791, %r3028;
	@%p2124 bra 	BB4_1960;

	setp.lt.u32	%p2125, %r11791, %r3028;
	@%p2125 bra 	BB4_1959;

	setp.gt.u32	%p2126, %r11790, %r3027;
	@%p2126 bra 	BB4_1960;

	setp.lt.u32	%p2127, %r11790, %r3027;
	@%p2127 bra 	BB4_1959;

	setp.gt.u32	%p2128, %r11789, %r3026;
	@%p2128 bra 	BB4_1960;

	setp.lt.u32	%p2129, %r11789, %r3026;
	@%p2129 bra 	BB4_1959;

	setp.gt.u32	%p2130, %r11788, %r3025;
	@%p2130 bra 	BB4_1960;

	setp.lt.u32	%p2131, %r11788, %r3025;
	@%p2131 bra 	BB4_1959;

	setp.gt.u32	%p2132, %r11787, %r3024;
	@%p2132 bra 	BB4_1960;

	setp.lt.u32	%p2133, %r11787, %r3024;
	@%p2133 bra 	BB4_1959;

	setp.gt.u32	%p2134, %r11786, %r3023;
	@%p2134 bra 	BB4_1960;

	setp.lt.u32	%p2135, %r11786, %r3023;
	@%p2135 bra 	BB4_1959;

	setp.gt.u32	%p2136, %r11785, %r3022;
	@%p2136 bra 	BB4_1960;

	setp.lt.u32	%p2137, %r11785, %r3022;
	@%p2137 bra 	BB4_1959;

	setp.gt.u32	%p2138, %r11784, %r3021;
	@%p2138 bra 	BB4_1960;

	setp.lt.u32	%p2139, %r11784, %r3021;
	@%p2139 bra 	BB4_1959;

	setp.gt.u32	%p2140, %r11783, %r3020;
	@%p2140 bra 	BB4_1960;

	setp.ge.u32	%p2141, %r11783, %r3020;
	setp.ge.u32	%p2142, %r11782, %r3019;
	and.pred  	%p2143, %p2141, %p2142;
	@%p2143 bra 	BB4_1960;

BB4_1959:
	mov.u32 	%r11806, -21845;
	mov.u32 	%r11807, -1174470657;
	mov.u32 	%r11808, -1319895041;
	mov.u32 	%r11809, 514588670;
	mov.u32 	%r11810, -156174812;
	mov.u32 	%r11811, 1731252896;
	mov.u32 	%r11812, -209382721;
	mov.u32 	%r11813, 1685539716;
	mov.u32 	%r11814, 1129032919;
	mov.u32 	%r11815, 1260103606;
	mov.u32 	%r11816, 964683418;
	mov.u32 	%r11817, 436277738;
	// inline asm
	add.cc.u32 %r14872, %r14872, %r11806;
addc.cc.u32 %r14871, %r14871, %r11807;
addc.cc.u32 %r14870, %r14870, %r11808;
addc.cc.u32 %r14869, %r14869, %r11809;
addc.cc.u32 %r14868, %r14868, %r11810;
addc.cc.u32 %r14867, %r14867, %r11811;
addc.cc.u32 %r14866, %r14866, %r11812;
addc.cc.u32 %r14865, %r14865, %r11813;
addc.cc.u32 %r14864, %r14864, %r11814;
addc.cc.u32 %r14863, %r14863, %r11815;
addc.cc.u32 %r14862, %r14862, %r11816;
addc.u32 %r14861, %r14861, %r11817;

	// inline asm

BB4_1960:
	mov.u32 	%r11840, %r14862;
	mov.u32 	%r11833, %r14869;
	mov.u32 	%r11838, %r14864;
	mov.u32 	%r11831, %r14871;
	mov.u32 	%r11836, %r14866;
	mov.u32 	%r11841, %r14861;
	mov.u32 	%r11834, %r14868;
	mov.u32 	%r11839, %r14863;
	mov.u32 	%r11832, %r14870;
	mov.u32 	%r11837, %r14865;
	mov.u32 	%r11830, %r14872;
	mov.u32 	%r11835, %r14867;
	// inline asm
	sub.cc.u32 %r11830, %r11830, %r3031;
subc.cc.u32 %r11831, %r11831, %r3032;
subc.cc.u32 %r11832, %r11832, %r3033;
subc.cc.u32 %r11833, %r11833, %r3034;
subc.cc.u32 %r11834, %r11834, %r3035;
subc.cc.u32 %r11835, %r11835, %r3036;
subc.cc.u32 %r11836, %r11836, %r3037;
subc.cc.u32 %r11837, %r11837, %r3038;
subc.cc.u32 %r11838, %r11838, %r3039;
subc.cc.u32 %r11839, %r11839, %r3040;
subc.cc.u32 %r11840, %r11840, %r3041;
subc.u32 %r11841, %r11841, %r3042;

	// inline asm
	setp.gt.u32	%p2144, %r14861, %r3042;
	@%p2144 bra 	BB4_1983;

	setp.lt.u32	%p2145, %r14861, %r3042;
	@%p2145 bra 	BB4_1982;

	setp.gt.u32	%p2146, %r14862, %r3041;
	@%p2146 bra 	BB4_1983;

	setp.lt.u32	%p2147, %r14862, %r3041;
	@%p2147 bra 	BB4_1982;

	setp.gt.u32	%p2148, %r14863, %r3040;
	@%p2148 bra 	BB4_1983;

	setp.lt.u32	%p2149, %r14863, %r3040;
	@%p2149 bra 	BB4_1982;

	setp.gt.u32	%p2150, %r14864, %r3039;
	@%p2150 bra 	BB4_1983;

	setp.lt.u32	%p2151, %r14864, %r3039;
	@%p2151 bra 	BB4_1982;

	setp.gt.u32	%p2152, %r14865, %r3038;
	@%p2152 bra 	BB4_1983;

	setp.lt.u32	%p2153, %r14865, %r3038;
	@%p2153 bra 	BB4_1982;

	setp.gt.u32	%p2154, %r14866, %r3037;
	@%p2154 bra 	BB4_1983;

	setp.lt.u32	%p2155, %r14866, %r3037;
	@%p2155 bra 	BB4_1982;

	setp.gt.u32	%p2156, %r14867, %r3036;
	@%p2156 bra 	BB4_1983;

	setp.lt.u32	%p2157, %r14867, %r3036;
	@%p2157 bra 	BB4_1982;

	setp.gt.u32	%p2158, %r14868, %r3035;
	@%p2158 bra 	BB4_1983;

	setp.lt.u32	%p2159, %r14868, %r3035;
	@%p2159 bra 	BB4_1982;

	setp.gt.u32	%p2160, %r14869, %r3034;
	@%p2160 bra 	BB4_1983;

	setp.lt.u32	%p2161, %r14869, %r3034;
	@%p2161 bra 	BB4_1982;

	setp.gt.u32	%p2162, %r14870, %r3033;
	@%p2162 bra 	BB4_1983;

	setp.lt.u32	%p2163, %r14870, %r3033;
	@%p2163 bra 	BB4_1982;

	setp.gt.u32	%p2164, %r14871, %r3032;
	@%p2164 bra 	BB4_1983;

	setp.ge.u32	%p2165, %r14871, %r3032;
	setp.ge.u32	%p2166, %r14872, %r3031;
	and.pred  	%p2167, %p2165, %p2166;
	@%p2167 bra 	BB4_1983;

BB4_1982:
	mov.u32 	%r11878, -21845;
	mov.u32 	%r11879, -1174470657;
	mov.u32 	%r11880, -1319895041;
	mov.u32 	%r11881, 514588670;
	mov.u32 	%r11882, -156174812;
	mov.u32 	%r11883, 1731252896;
	mov.u32 	%r11884, -209382721;
	mov.u32 	%r11885, 1685539716;
	mov.u32 	%r11886, 1129032919;
	mov.u32 	%r11887, 1260103606;
	mov.u32 	%r11888, 964683418;
	mov.u32 	%r11889, 436277738;
	// inline asm
	add.cc.u32 %r11830, %r11830, %r11878;
addc.cc.u32 %r11831, %r11831, %r11879;
addc.cc.u32 %r11832, %r11832, %r11880;
addc.cc.u32 %r11833, %r11833, %r11881;
addc.cc.u32 %r11834, %r11834, %r11882;
addc.cc.u32 %r11835, %r11835, %r11883;
addc.cc.u32 %r11836, %r11836, %r11884;
addc.cc.u32 %r11837, %r11837, %r11885;
addc.cc.u32 %r11838, %r11838, %r11886;
addc.cc.u32 %r11839, %r11839, %r11887;
addc.cc.u32 %r11840, %r11840, %r11888;
addc.u32 %r11841, %r11841, %r11889;

	// inline asm

BB4_1983:
	// Callseq Start 58
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r11830;
	st.param.b32	[param0+4], %r11831;
	st.param.b32	[param0+8], %r11832;
	st.param.b32	[param0+12], %r11833;
	st.param.b32	[param0+16], %r11834;
	st.param.b32	[param0+20], %r11835;
	st.param.b32	[param0+24], %r11836;
	st.param.b32	[param0+28], %r11837;
	st.param.b32	[param0+32], %r11838;
	st.param.b32	[param0+36], %r11839;
	st.param.b32	[param0+40], %r11840;
	st.param.b32	[param0+44], %r11841;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r10996;
	st.param.b32	[param1+4], %r10997;
	st.param.b32	[param1+8], %r10998;
	st.param.b32	[param1+12], %r10999;
	st.param.b32	[param1+16], %r11000;
	st.param.b32	[param1+20], %r11001;
	st.param.b32	[param1+24], %r11002;
	st.param.b32	[param1+28], %r11003;
	st.param.b32	[param1+32], %r11004;
	st.param.b32	[param1+36], %r11005;
	st.param.b32	[param1+40], %r11006;
	st.param.b32	[param1+44], %r11007;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r14909, [retval0+0];
	ld.param.b32	%r14910, [retval0+4];
	ld.param.b32	%r14911, [retval0+8];
	ld.param.b32	%r14912, [retval0+12];
	ld.param.b32	%r14913, [retval0+16];
	ld.param.b32	%r14914, [retval0+20];
	ld.param.b32	%r14915, [retval0+24];
	ld.param.b32	%r14916, [retval0+28];
	ld.param.b32	%r14917, [retval0+32];
	ld.param.b32	%r14918, [retval0+36];
	ld.param.b32	%r14919, [retval0+40];
	ld.param.b32	%r14920, [retval0+44];
	
	//{
	}// Callseq End 58
	bra.uni 	BB4_1984;

BB4_1349:
	mov.u32 	%r14885, %r2971;
	mov.u32 	%r14886, %r2972;
	mov.u32 	%r14887, %r2973;
	mov.u32 	%r14888, %r2974;
	mov.u32 	%r14889, %r2975;
	mov.u32 	%r14890, %r2976;
	mov.u32 	%r14891, %r2977;
	mov.u32 	%r14892, %r2978;
	mov.u32 	%r14893, %r2979;
	mov.u32 	%r14894, %r2980;
	mov.u32 	%r14895, %r2981;
	mov.u32 	%r14896, %r2982;
	mov.u32 	%r14897, %r2983;
	mov.u32 	%r14898, %r2984;
	mov.u32 	%r14899, %r2985;
	mov.u32 	%r14900, %r2986;
	mov.u32 	%r14901, %r2987;
	mov.u32 	%r14902, %r2988;
	mov.u32 	%r14903, %r2989;
	mov.u32 	%r14904, %r2990;
	mov.u32 	%r14905, %r2991;
	mov.u32 	%r14906, %r2992;
	mov.u32 	%r14907, %r2993;
	mov.u32 	%r14908, %r2994;
	mov.u32 	%r14909, %r2995;
	mov.u32 	%r14910, %r2996;
	mov.u32 	%r14911, %r2997;
	mov.u32 	%r14912, %r2998;
	mov.u32 	%r14913, %r2999;
	mov.u32 	%r14914, %r3000;
	mov.u32 	%r14915, %r3001;
	mov.u32 	%r14916, %r3002;
	mov.u32 	%r14917, %r3003;
	mov.u32 	%r14918, %r3004;
	mov.u32 	%r14919, %r3005;
	mov.u32 	%r14920, %r3006;

BB4_1984:
	mov.u16 	%rs70, 0;
	setp.ne.s32	%p2168, %r13570, 0;
	@%p2168 bra 	BB4_1987;

	or.b32  	%r11902, %r13579, %r13580;
	or.b32  	%r11903, %r11902, %r13578;
	or.b32  	%r11904, %r11903, %r13577;
	or.b32  	%r11905, %r11904, %r13576;
	or.b32  	%r11906, %r11905, %r13575;
	or.b32  	%r11907, %r11906, %r13574;
	or.b32  	%r11908, %r11907, %r13573;
	or.b32  	%r11909, %r11908, %r13572;
	or.b32  	%r11910, %r11909, %r13571;
	setp.ne.s32	%p2169, %r11910, 0;
	@%p2169 bra 	BB4_1987;

	setp.eq.s32	%p2170, %r13581, 0;
	selp.u16	%rs70, 1, 0, %p2170;

BB4_1987:
	setp.ne.s16	%p2171, %rs70, 0;
	mov.u32 	%r15233, %r14885;
	mov.u32 	%r15234, %r14886;
	mov.u32 	%r15235, %r14887;
	mov.u32 	%r15236, %r14888;
	mov.u32 	%r15237, %r14889;
	mov.u32 	%r15238, %r14890;
	mov.u32 	%r15239, %r14891;
	mov.u32 	%r15240, %r14892;
	mov.u32 	%r15241, %r14893;
	mov.u32 	%r15242, %r14894;
	mov.u32 	%r15243, %r14895;
	mov.u32 	%r15244, %r14896;
	mov.u32 	%r15245, %r14897;
	mov.u32 	%r15246, %r14898;
	mov.u32 	%r15247, %r14899;
	mov.u32 	%r15248, %r14900;
	mov.u32 	%r15249, %r14901;
	mov.u32 	%r15250, %r14902;
	mov.u32 	%r15251, %r14903;
	mov.u32 	%r15252, %r14904;
	mov.u32 	%r15253, %r14905;
	mov.u32 	%r15254, %r14906;
	mov.u32 	%r15255, %r14907;
	mov.u32 	%r15256, %r14908;
	mov.u32 	%r15257, %r14909;
	mov.u32 	%r15258, %r14910;
	mov.u32 	%r15259, %r14911;
	mov.u32 	%r15260, %r14912;
	mov.u32 	%r15261, %r14913;
	mov.u32 	%r15262, %r14914;
	mov.u32 	%r15263, %r14915;
	mov.u32 	%r15264, %r14916;
	mov.u32 	%r15265, %r14917;
	mov.u32 	%r15266, %r14918;
	mov.u32 	%r15267, %r14919;
	mov.u32 	%r15268, %r14920;
	@%p2171 bra 	BB4_2623;

	mov.u16 	%rs71, 0;
	setp.ne.s32	%p2172, %r14909, 0;
	@%p2172 bra 	BB4_1991;

	or.b32  	%r11911, %r14911, %r14910;
	or.b32  	%r11912, %r11911, %r14912;
	or.b32  	%r11913, %r11912, %r14913;
	or.b32  	%r11914, %r11913, %r14914;
	or.b32  	%r11915, %r11914, %r14915;
	or.b32  	%r11916, %r11915, %r14916;
	or.b32  	%r11917, %r11916, %r14917;
	or.b32  	%r11918, %r11917, %r14918;
	or.b32  	%r11919, %r11918, %r14919;
	setp.ne.s32	%p2173, %r11919, 0;
	@%p2173 bra 	BB4_1991;

	setp.eq.s32	%p2174, %r14920, 0;
	selp.u16	%rs71, 1, 0, %p2174;

BB4_1991:
	setp.ne.s16	%p2175, %rs71, 0;
	@%p2175 bra 	BB4_1992;

	// Callseq Start 59
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r13570;
	st.param.b32	[param0+4], %r13571;
	st.param.b32	[param0+8], %r13572;
	st.param.b32	[param0+12], %r13573;
	st.param.b32	[param0+16], %r13574;
	st.param.b32	[param0+20], %r13575;
	st.param.b32	[param0+24], %r13576;
	st.param.b32	[param0+28], %r13577;
	st.param.b32	[param0+32], %r13578;
	st.param.b32	[param0+36], %r13579;
	st.param.b32	[param0+40], %r13580;
	st.param.b32	[param0+44], %r13581;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r13570;
	st.param.b32	[param1+4], %r13571;
	st.param.b32	[param1+8], %r13572;
	st.param.b32	[param1+12], %r13573;
	st.param.b32	[param1+16], %r13574;
	st.param.b32	[param1+20], %r13575;
	st.param.b32	[param1+24], %r13576;
	st.param.b32	[param1+28], %r13577;
	st.param.b32	[param1+32], %r13578;
	st.param.b32	[param1+36], %r13579;
	st.param.b32	[param1+40], %r13580;
	st.param.b32	[param1+44], %r13581;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r4459, [retval0+0];
	ld.param.b32	%r4460, [retval0+4];
	ld.param.b32	%r4461, [retval0+8];
	ld.param.b32	%r4462, [retval0+12];
	ld.param.b32	%r4463, [retval0+16];
	ld.param.b32	%r4464, [retval0+20];
	ld.param.b32	%r4465, [retval0+24];
	ld.param.b32	%r4466, [retval0+28];
	ld.param.b32	%r4467, [retval0+32];
	ld.param.b32	%r4468, [retval0+36];
	ld.param.b32	%r4469, [retval0+40];
	ld.param.b32	%r4470, [retval0+44];
	
	//{
	}// Callseq End 59
	// Callseq Start 60
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r14909;
	st.param.b32	[param0+4], %r14910;
	st.param.b32	[param0+8], %r14911;
	st.param.b32	[param0+12], %r14912;
	st.param.b32	[param0+16], %r14913;
	st.param.b32	[param0+20], %r14914;
	st.param.b32	[param0+24], %r14915;
	st.param.b32	[param0+28], %r14916;
	st.param.b32	[param0+32], %r14917;
	st.param.b32	[param0+36], %r14918;
	st.param.b32	[param0+40], %r14919;
	st.param.b32	[param0+44], %r14920;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r14909;
	st.param.b32	[param1+4], %r14910;
	st.param.b32	[param1+8], %r14911;
	st.param.b32	[param1+12], %r14912;
	st.param.b32	[param1+16], %r14913;
	st.param.b32	[param1+20], %r14914;
	st.param.b32	[param1+24], %r14915;
	st.param.b32	[param1+28], %r14916;
	st.param.b32	[param1+32], %r14917;
	st.param.b32	[param1+36], %r14918;
	st.param.b32	[param1+40], %r14919;
	st.param.b32	[param1+44], %r14920;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r4471, [retval0+0];
	ld.param.b32	%r4472, [retval0+4];
	ld.param.b32	%r4473, [retval0+8];
	ld.param.b32	%r4474, [retval0+12];
	ld.param.b32	%r4475, [retval0+16];
	ld.param.b32	%r4476, [retval0+20];
	ld.param.b32	%r4477, [retval0+24];
	ld.param.b32	%r4478, [retval0+28];
	ld.param.b32	%r4479, [retval0+32];
	ld.param.b32	%r4480, [retval0+36];
	ld.param.b32	%r4481, [retval0+40];
	ld.param.b32	%r4482, [retval0+44];
	
	//{
	}// Callseq End 60
	// Callseq Start 61
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r11944;
	st.param.b32	[param0+4], %r11945;
	st.param.b32	[param0+8], %r11946;
	st.param.b32	[param0+12], %r11947;
	st.param.b32	[param0+16], %r11948;
	st.param.b32	[param0+20], %r11949;
	st.param.b32	[param0+24], %r11950;
	st.param.b32	[param0+28], %r11951;
	st.param.b32	[param0+32], %r11952;
	st.param.b32	[param0+36], %r11953;
	st.param.b32	[param0+40], %r11954;
	st.param.b32	[param0+44], %r11955;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r4471;
	st.param.b32	[param1+4], %r4472;
	st.param.b32	[param1+8], %r4473;
	st.param.b32	[param1+12], %r4474;
	st.param.b32	[param1+16], %r4475;
	st.param.b32	[param1+20], %r4476;
	st.param.b32	[param1+24], %r4477;
	st.param.b32	[param1+28], %r4478;
	st.param.b32	[param1+32], %r4479;
	st.param.b32	[param1+36], %r4480;
	st.param.b32	[param1+40], %r4481;
	st.param.b32	[param1+44], %r4482;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r4558, [retval0+0];
	ld.param.b32	%r4496, [retval0+4];
	ld.param.b32	%r4497, [retval0+8];
	ld.param.b32	%r4498, [retval0+12];
	ld.param.b32	%r4499, [retval0+16];
	ld.param.b32	%r4500, [retval0+20];
	ld.param.b32	%r4501, [retval0+24];
	ld.param.b32	%r4502, [retval0+28];
	ld.param.b32	%r4503, [retval0+32];
	ld.param.b32	%r4504, [retval0+36];
	ld.param.b32	%r4505, [retval0+40];
	ld.param.b32	%r4555, [retval0+44];
	
	//{
	}// Callseq End 61
	// Callseq Start 62
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r14885;
	st.param.b32	[param0+4], %r14886;
	st.param.b32	[param0+8], %r14887;
	st.param.b32	[param0+12], %r14888;
	st.param.b32	[param0+16], %r14889;
	st.param.b32	[param0+20], %r14890;
	st.param.b32	[param0+24], %r14891;
	st.param.b32	[param0+28], %r14892;
	st.param.b32	[param0+32], %r14893;
	st.param.b32	[param0+36], %r14894;
	st.param.b32	[param0+40], %r14895;
	st.param.b32	[param0+44], %r14896;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r4459;
	st.param.b32	[param1+4], %r4460;
	st.param.b32	[param1+8], %r4461;
	st.param.b32	[param1+12], %r4462;
	st.param.b32	[param1+16], %r4463;
	st.param.b32	[param1+20], %r4464;
	st.param.b32	[param1+24], %r4465;
	st.param.b32	[param1+28], %r4466;
	st.param.b32	[param1+32], %r4467;
	st.param.b32	[param1+36], %r4468;
	st.param.b32	[param1+40], %r4469;
	st.param.b32	[param1+44], %r4470;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r4557, [retval0+0];
	ld.param.b32	%r4508, [retval0+4];
	ld.param.b32	%r4509, [retval0+8];
	ld.param.b32	%r4510, [retval0+12];
	ld.param.b32	%r4511, [retval0+16];
	ld.param.b32	%r4512, [retval0+20];
	ld.param.b32	%r4513, [retval0+24];
	ld.param.b32	%r4514, [retval0+28];
	ld.param.b32	%r4515, [retval0+32];
	ld.param.b32	%r4516, [retval0+36];
	ld.param.b32	%r4517, [retval0+40];
	ld.param.b32	%r4556, [retval0+44];
	
	//{
	}// Callseq End 62
	// Callseq Start 63
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r2947;
	st.param.b32	[param0+4], %r2948;
	st.param.b32	[param0+8], %r2949;
	st.param.b32	[param0+12], %r2950;
	st.param.b32	[param0+16], %r2951;
	st.param.b32	[param0+20], %r2952;
	st.param.b32	[param0+24], %r2953;
	st.param.b32	[param0+28], %r2954;
	st.param.b32	[param0+32], %r2955;
	st.param.b32	[param0+36], %r2956;
	st.param.b32	[param0+40], %r2957;
	st.param.b32	[param0+44], %r2958;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r14909;
	st.param.b32	[param1+4], %r14910;
	st.param.b32	[param1+8], %r14911;
	st.param.b32	[param1+12], %r14912;
	st.param.b32	[param1+16], %r14913;
	st.param.b32	[param1+20], %r14914;
	st.param.b32	[param1+24], %r14915;
	st.param.b32	[param1+28], %r14916;
	st.param.b32	[param1+32], %r14917;
	st.param.b32	[param1+36], %r14918;
	st.param.b32	[param1+40], %r14919;
	st.param.b32	[param1+44], %r14920;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r11920, [retval0+0];
	ld.param.b32	%r11921, [retval0+4];
	ld.param.b32	%r11922, [retval0+8];
	ld.param.b32	%r11923, [retval0+12];
	ld.param.b32	%r11924, [retval0+16];
	ld.param.b32	%r11925, [retval0+20];
	ld.param.b32	%r11926, [retval0+24];
	ld.param.b32	%r11927, [retval0+28];
	ld.param.b32	%r11928, [retval0+32];
	ld.param.b32	%r11929, [retval0+36];
	ld.param.b32	%r11930, [retval0+40];
	ld.param.b32	%r11931, [retval0+44];
	
	//{
	}// Callseq End 63
	// Callseq Start 64
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r11920;
	st.param.b32	[param0+4], %r11921;
	st.param.b32	[param0+8], %r11922;
	st.param.b32	[param0+12], %r11923;
	st.param.b32	[param0+16], %r11924;
	st.param.b32	[param0+20], %r11925;
	st.param.b32	[param0+24], %r11926;
	st.param.b32	[param0+28], %r11927;
	st.param.b32	[param0+32], %r11928;
	st.param.b32	[param0+36], %r11929;
	st.param.b32	[param0+40], %r11930;
	st.param.b32	[param0+44], %r11931;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r4471;
	st.param.b32	[param1+4], %r4472;
	st.param.b32	[param1+8], %r4473;
	st.param.b32	[param1+12], %r4474;
	st.param.b32	[param1+16], %r4475;
	st.param.b32	[param1+20], %r4476;
	st.param.b32	[param1+24], %r4477;
	st.param.b32	[param1+28], %r4478;
	st.param.b32	[param1+32], %r4479;
	st.param.b32	[param1+36], %r4480;
	st.param.b32	[param1+40], %r4481;
	st.param.b32	[param1+44], %r4482;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r4531, [retval0+0];
	ld.param.b32	%r4532, [retval0+4];
	ld.param.b32	%r4533, [retval0+8];
	ld.param.b32	%r4534, [retval0+12];
	ld.param.b32	%r4535, [retval0+16];
	ld.param.b32	%r4536, [retval0+20];
	ld.param.b32	%r4537, [retval0+24];
	ld.param.b32	%r4538, [retval0+28];
	ld.param.b32	%r4539, [retval0+32];
	ld.param.b32	%r4540, [retval0+36];
	ld.param.b32	%r4541, [retval0+40];
	ld.param.b32	%r4542, [retval0+44];
	
	//{
	}// Callseq End 64
	// Callseq Start 65
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r14897;
	st.param.b32	[param0+4], %r14898;
	st.param.b32	[param0+8], %r14899;
	st.param.b32	[param0+12], %r14900;
	st.param.b32	[param0+16], %r14901;
	st.param.b32	[param0+20], %r14902;
	st.param.b32	[param0+24], %r14903;
	st.param.b32	[param0+28], %r14904;
	st.param.b32	[param0+32], %r14905;
	st.param.b32	[param0+36], %r14906;
	st.param.b32	[param0+40], %r14907;
	st.param.b32	[param0+44], %r14908;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r13570;
	st.param.b32	[param1+4], %r13571;
	st.param.b32	[param1+8], %r13572;
	st.param.b32	[param1+12], %r13573;
	st.param.b32	[param1+16], %r13574;
	st.param.b32	[param1+20], %r13575;
	st.param.b32	[param1+24], %r13576;
	st.param.b32	[param1+28], %r13577;
	st.param.b32	[param1+32], %r13578;
	st.param.b32	[param1+36], %r13579;
	st.param.b32	[param1+40], %r13580;
	st.param.b32	[param1+44], %r13581;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r11932, [retval0+0];
	ld.param.b32	%r11933, [retval0+4];
	ld.param.b32	%r11934, [retval0+8];
	ld.param.b32	%r11935, [retval0+12];
	ld.param.b32	%r11936, [retval0+16];
	ld.param.b32	%r11937, [retval0+20];
	ld.param.b32	%r11938, [retval0+24];
	ld.param.b32	%r11939, [retval0+28];
	ld.param.b32	%r11940, [retval0+32];
	ld.param.b32	%r11941, [retval0+36];
	ld.param.b32	%r11942, [retval0+40];
	ld.param.b32	%r11943, [retval0+44];
	
	//{
	}// Callseq End 65
	// Callseq Start 66
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r11932;
	st.param.b32	[param0+4], %r11933;
	st.param.b32	[param0+8], %r11934;
	st.param.b32	[param0+12], %r11935;
	st.param.b32	[param0+16], %r11936;
	st.param.b32	[param0+20], %r11937;
	st.param.b32	[param0+24], %r11938;
	st.param.b32	[param0+28], %r11939;
	st.param.b32	[param0+32], %r11940;
	st.param.b32	[param0+36], %r11941;
	st.param.b32	[param0+40], %r11942;
	st.param.b32	[param0+44], %r11943;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r4459;
	st.param.b32	[param1+4], %r4460;
	st.param.b32	[param1+8], %r4461;
	st.param.b32	[param1+12], %r4462;
	st.param.b32	[param1+16], %r4463;
	st.param.b32	[param1+20], %r4464;
	st.param.b32	[param1+24], %r4465;
	st.param.b32	[param1+28], %r4466;
	st.param.b32	[param1+32], %r4467;
	st.param.b32	[param1+36], %r4468;
	st.param.b32	[param1+40], %r4469;
	st.param.b32	[param1+44], %r4470;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r4543, [retval0+0];
	ld.param.b32	%r4544, [retval0+4];
	ld.param.b32	%r4545, [retval0+8];
	ld.param.b32	%r4546, [retval0+12];
	ld.param.b32	%r4547, [retval0+16];
	ld.param.b32	%r4548, [retval0+20];
	ld.param.b32	%r4549, [retval0+24];
	ld.param.b32	%r4550, [retval0+28];
	ld.param.b32	%r4551, [retval0+32];
	ld.param.b32	%r4552, [retval0+36];
	ld.param.b32	%r4553, [retval0+40];
	ld.param.b32	%r4554, [retval0+44];
	
	//{
	}// Callseq End 66
	mov.u16 	%rs72, 0;
	setp.ne.s32	%p2176, %r4558, %r4557;
	@%p2176 bra 	BB4_1996;

	setp.ne.s32	%p2177, %r4496, %r4508;
	setp.ne.s32	%p2178, %r4497, %r4509;
	or.pred  	%p2179, %p2177, %p2178;
	setp.ne.s32	%p2180, %r4498, %r4510;
	or.pred  	%p2181, %p2179, %p2180;
	setp.ne.s32	%p2182, %r4499, %r4511;
	or.pred  	%p2183, %p2181, %p2182;
	setp.ne.s32	%p2184, %r4500, %r4512;
	or.pred  	%p2185, %p2183, %p2184;
	setp.ne.s32	%p2186, %r4501, %r4513;
	or.pred  	%p2187, %p2185, %p2186;
	setp.ne.s32	%p2188, %r4502, %r4514;
	or.pred  	%p2189, %p2187, %p2188;
	setp.ne.s32	%p2190, %r4503, %r4515;
	or.pred  	%p2191, %p2189, %p2190;
	setp.ne.s32	%p2192, %r4504, %r4516;
	or.pred  	%p2193, %p2191, %p2192;
	setp.ne.s32	%p2194, %r4505, %r4517;
	or.pred  	%p2195, %p2193, %p2194;
	@%p2195 bra 	BB4_1996;

	setp.eq.s32	%p2196, %r4555, %r4556;
	selp.u16	%rs72, 1, 0, %p2196;

BB4_1996:
	setp.eq.s16	%p2197, %rs72, 0;
	@%p2197 bra 	BB4_2323;

	mov.u16 	%rs73, 0;
	setp.ne.s32	%p2198, %r4531, %r4543;
	@%p2198 bra 	BB4_2000;

	setp.ne.s32	%p2199, %r4532, %r4544;
	setp.ne.s32	%p2200, %r4533, %r4545;
	or.pred  	%p2201, %p2199, %p2200;
	setp.ne.s32	%p2202, %r4534, %r4546;
	or.pred  	%p2203, %p2201, %p2202;
	setp.ne.s32	%p2204, %r4535, %r4547;
	or.pred  	%p2205, %p2203, %p2204;
	setp.ne.s32	%p2206, %r4536, %r4548;
	or.pred  	%p2207, %p2205, %p2206;
	setp.ne.s32	%p2208, %r4537, %r4549;
	or.pred  	%p2209, %p2207, %p2208;
	setp.ne.s32	%p2210, %r4538, %r4550;
	or.pred  	%p2211, %p2209, %p2210;
	setp.ne.s32	%p2212, %r4539, %r4551;
	or.pred  	%p2213, %p2211, %p2212;
	setp.ne.s32	%p2214, %r4540, %r4552;
	or.pred  	%p2215, %p2213, %p2214;
	setp.ne.s32	%p2216, %r4541, %r4553;
	or.pred  	%p2217, %p2215, %p2216;
	@%p2217 bra 	BB4_2000;

	setp.eq.s32	%p2218, %r4542, %r4554;
	selp.u16	%rs73, 1, 0, %p2218;

BB4_2000:
	setp.eq.s16	%p2219, %rs73, 0;
	@%p2219 bra 	BB4_2323;
	bra.uni 	BB4_2001;

BB4_2323:
	mov.u32 	%r12887, %r4514;
	mov.u32 	%r12882, %r4509;
	mov.u32 	%r12889, %r4516;
	mov.u32 	%r12884, %r4511;
	mov.u32 	%r12891, %r4556;
	mov.u32 	%r12886, %r4513;
	mov.u32 	%r12881, %r4508;
	mov.u32 	%r12888, %r4515;
	mov.u32 	%r12883, %r4510;
	mov.u32 	%r12890, %r4517;
	mov.u32 	%r12885, %r4512;
	mov.u32 	%r12880, %r4557;
	// inline asm
	sub.cc.u32 %r12880, %r12880, %r4558;
subc.cc.u32 %r12881, %r12881, %r4496;
subc.cc.u32 %r12882, %r12882, %r4497;
subc.cc.u32 %r12883, %r12883, %r4498;
subc.cc.u32 %r12884, %r12884, %r4499;
subc.cc.u32 %r12885, %r12885, %r4500;
subc.cc.u32 %r12886, %r12886, %r4501;
subc.cc.u32 %r12887, %r12887, %r4502;
subc.cc.u32 %r12888, %r12888, %r4503;
subc.cc.u32 %r12889, %r12889, %r4504;
subc.cc.u32 %r12890, %r12890, %r4505;
subc.u32 %r12891, %r12891, %r4555;

	// inline asm
	setp.gt.u32	%p2556, %r4556, %r4555;
	@%p2556 bra 	BB4_2346;

	setp.lt.u32	%p2557, %r4556, %r4555;
	@%p2557 bra 	BB4_2345;

	setp.gt.u32	%p2558, %r4517, %r4505;
	@%p2558 bra 	BB4_2346;

	setp.lt.u32	%p2559, %r4517, %r4505;
	@%p2559 bra 	BB4_2345;

	setp.gt.u32	%p2560, %r4516, %r4504;
	@%p2560 bra 	BB4_2346;

	setp.lt.u32	%p2561, %r4516, %r4504;
	@%p2561 bra 	BB4_2345;

	setp.gt.u32	%p2562, %r4515, %r4503;
	@%p2562 bra 	BB4_2346;

	setp.lt.u32	%p2563, %r4515, %r4503;
	@%p2563 bra 	BB4_2345;

	setp.gt.u32	%p2564, %r4514, %r4502;
	@%p2564 bra 	BB4_2346;

	setp.lt.u32	%p2565, %r4514, %r4502;
	@%p2565 bra 	BB4_2345;

	setp.gt.u32	%p2566, %r4513, %r4501;
	@%p2566 bra 	BB4_2346;

	setp.lt.u32	%p2567, %r4513, %r4501;
	@%p2567 bra 	BB4_2345;

	setp.gt.u32	%p2568, %r4512, %r4500;
	@%p2568 bra 	BB4_2346;

	setp.lt.u32	%p2569, %r4512, %r4500;
	@%p2569 bra 	BB4_2345;

	setp.gt.u32	%p2570, %r4511, %r4499;
	@%p2570 bra 	BB4_2346;

	setp.lt.u32	%p2571, %r4511, %r4499;
	@%p2571 bra 	BB4_2345;

	setp.gt.u32	%p2572, %r4510, %r4498;
	@%p2572 bra 	BB4_2346;

	setp.lt.u32	%p2573, %r4510, %r4498;
	@%p2573 bra 	BB4_2345;

	setp.gt.u32	%p2574, %r4509, %r4497;
	@%p2574 bra 	BB4_2346;

	setp.lt.u32	%p2575, %r4509, %r4497;
	@%p2575 bra 	BB4_2345;

	setp.gt.u32	%p2576, %r4508, %r4496;
	@%p2576 bra 	BB4_2346;

	setp.ge.u32	%p2577, %r4508, %r4496;
	setp.ge.u32	%p2578, %r4557, %r4558;
	and.pred  	%p2579, %p2577, %p2578;
	@%p2579 bra 	BB4_2346;

BB4_2345:
	mov.u32 	%r12928, -21845;
	mov.u32 	%r12929, -1174470657;
	mov.u32 	%r12930, -1319895041;
	mov.u32 	%r12931, 514588670;
	mov.u32 	%r12932, -156174812;
	mov.u32 	%r12933, 1731252896;
	mov.u32 	%r12934, -209382721;
	mov.u32 	%r12935, 1685539716;
	mov.u32 	%r12936, 1129032919;
	mov.u32 	%r12937, 1260103606;
	mov.u32 	%r12938, 964683418;
	mov.u32 	%r12939, 436277738;
	// inline asm
	add.cc.u32 %r12880, %r12880, %r12928;
addc.cc.u32 %r12881, %r12881, %r12929;
addc.cc.u32 %r12882, %r12882, %r12930;
addc.cc.u32 %r12883, %r12883, %r12931;
addc.cc.u32 %r12884, %r12884, %r12932;
addc.cc.u32 %r12885, %r12885, %r12933;
addc.cc.u32 %r12886, %r12886, %r12934;
addc.cc.u32 %r12887, %r12887, %r12935;
addc.cc.u32 %r12888, %r12888, %r12936;
addc.cc.u32 %r12889, %r12889, %r12937;
addc.cc.u32 %r12890, %r12890, %r12938;
addc.u32 %r12891, %r12891, %r12939;

	// inline asm

BB4_2346:
	shr.u32 	%r12952, %r12890, 31;
	shl.b32 	%r12953, %r12891, 1;
	or.b32  	%r15089, %r12952, %r12953;
	shr.u32 	%r12954, %r12889, 31;
	shl.b32 	%r12955, %r12890, 1;
	or.b32  	%r15090, %r12954, %r12955;
	shr.u32 	%r12956, %r12888, 31;
	shl.b32 	%r12957, %r12889, 1;
	or.b32  	%r15091, %r12956, %r12957;
	shr.u32 	%r12958, %r12887, 31;
	shl.b32 	%r12959, %r12888, 1;
	or.b32  	%r15092, %r12958, %r12959;
	shr.u32 	%r12960, %r12886, 31;
	shl.b32 	%r12961, %r12887, 1;
	or.b32  	%r15093, %r12960, %r12961;
	shr.u32 	%r12962, %r12885, 31;
	shl.b32 	%r12963, %r12886, 1;
	or.b32  	%r15094, %r12962, %r12963;
	shr.u32 	%r12964, %r12884, 31;
	shl.b32 	%r12965, %r12885, 1;
	or.b32  	%r15095, %r12964, %r12965;
	shr.u32 	%r12966, %r12883, 31;
	shl.b32 	%r12967, %r12884, 1;
	or.b32  	%r15096, %r12966, %r12967;
	shr.u32 	%r12968, %r12882, 31;
	shl.b32 	%r12969, %r12883, 1;
	or.b32  	%r15097, %r12968, %r12969;
	shr.u32 	%r12970, %r12881, 31;
	shl.b32 	%r12971, %r12882, 1;
	or.b32  	%r15098, %r12970, %r12971;
	shr.u32 	%r12972, %r12880, 31;
	shl.b32 	%r12973, %r12881, 1;
	or.b32  	%r15099, %r12972, %r12973;
	shl.b32 	%r15100, %r12880, 1;
	setp.gt.u32	%p2580, %r15089, 436277738;
	@%p2580 bra 	BB4_2368;

	setp.lt.u32	%p2581, %r15089, 436277738;
	@%p2581 bra 	BB4_2369;

	setp.gt.u32	%p2582, %r15090, 964683418;
	@%p2582 bra 	BB4_2368;

	setp.lt.u32	%p2583, %r15090, 964683418;
	@%p2583 bra 	BB4_2369;

	setp.gt.u32	%p2584, %r15091, 1260103606;
	@%p2584 bra 	BB4_2368;

	setp.lt.u32	%p2585, %r15091, 1260103606;
	@%p2585 bra 	BB4_2369;

	setp.gt.u32	%p2586, %r15092, 1129032919;
	@%p2586 bra 	BB4_2368;

	setp.lt.u32	%p2587, %r15092, 1129032919;
	@%p2587 bra 	BB4_2369;

	setp.gt.u32	%p2588, %r15093, 1685539716;
	@%p2588 bra 	BB4_2368;

	setp.lt.u32	%p2589, %r15093, 1685539716;
	@%p2589 bra 	BB4_2369;

	setp.gt.u32	%p2590, %r15094, -209382721;
	@%p2590 bra 	BB4_2368;

	setp.lt.u32	%p2591, %r15094, -209382721;
	@%p2591 bra 	BB4_2369;

	setp.gt.u32	%p2592, %r15095, 1731252896;
	@%p2592 bra 	BB4_2368;

	setp.lt.u32	%p2593, %r15095, 1731252896;
	@%p2593 bra 	BB4_2369;

	setp.gt.u32	%p2594, %r15096, -156174812;
	@%p2594 bra 	BB4_2368;

	setp.lt.u32	%p2595, %r15096, -156174812;
	@%p2595 bra 	BB4_2369;

	setp.gt.u32	%p2596, %r15097, 514588670;
	@%p2596 bra 	BB4_2368;

	setp.lt.u32	%p2597, %r15097, 514588670;
	@%p2597 bra 	BB4_2369;

	setp.gt.u32	%p2598, %r15098, -1319895041;
	@%p2598 bra 	BB4_2368;

	setp.lt.u32	%p2599, %r15098, -1319895041;
	@%p2599 bra 	BB4_2369;

	setp.gt.u32	%p2600, %r15099, -1174470657;
	@%p2600 bra 	BB4_2368;

	setp.lt.u32	%p2601, %r15099, -1174470657;
	setp.lt.u32	%p2602, %r15100, -21845;
	or.pred  	%p2603, %p2601, %p2602;
	@%p2603 bra 	BB4_2369;

BB4_2368:
	mov.u32 	%r12986, -21845;
	mov.u32 	%r12987, -1174470657;
	mov.u32 	%r12988, -1319895041;
	mov.u32 	%r12989, 514588670;
	mov.u32 	%r12990, -156174812;
	mov.u32 	%r12991, 1731252896;
	mov.u32 	%r12992, -209382721;
	mov.u32 	%r12993, 1685539716;
	mov.u32 	%r12994, 1129032919;
	mov.u32 	%r12995, 1260103606;
	mov.u32 	%r12996, 964683418;
	mov.u32 	%r12997, 436277738;
	// inline asm
	sub.cc.u32 %r15100, %r15100, %r12986;
subc.cc.u32 %r15099, %r15099, %r12987;
subc.cc.u32 %r15098, %r15098, %r12988;
subc.cc.u32 %r15097, %r15097, %r12989;
subc.cc.u32 %r15096, %r15096, %r12990;
subc.cc.u32 %r15095, %r15095, %r12991;
subc.cc.u32 %r15094, %r15094, %r12992;
subc.cc.u32 %r15093, %r15093, %r12993;
subc.cc.u32 %r15092, %r15092, %r12994;
subc.cc.u32 %r15091, %r15091, %r12995;
subc.cc.u32 %r15090, %r15090, %r12996;
subc.u32 %r15089, %r15089, %r12997;

	// inline asm

BB4_2369:
	// Callseq Start 74
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r15100;
	st.param.b32	[param0+4], %r15099;
	st.param.b32	[param0+8], %r15098;
	st.param.b32	[param0+12], %r15097;
	st.param.b32	[param0+16], %r15096;
	st.param.b32	[param0+20], %r15095;
	st.param.b32	[param0+24], %r15094;
	st.param.b32	[param0+28], %r15093;
	st.param.b32	[param0+32], %r15092;
	st.param.b32	[param0+36], %r15091;
	st.param.b32	[param0+40], %r15090;
	st.param.b32	[param0+44], %r15089;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r15100;
	st.param.b32	[param1+4], %r15099;
	st.param.b32	[param1+8], %r15098;
	st.param.b32	[param1+12], %r15097;
	st.param.b32	[param1+16], %r15096;
	st.param.b32	[param1+20], %r15095;
	st.param.b32	[param1+24], %r15094;
	st.param.b32	[param1+28], %r15093;
	st.param.b32	[param1+32], %r15092;
	st.param.b32	[param1+36], %r15091;
	st.param.b32	[param1+40], %r15090;
	st.param.b32	[param1+44], %r15089;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r5275, [retval0+0];
	ld.param.b32	%r5276, [retval0+4];
	ld.param.b32	%r5277, [retval0+8];
	ld.param.b32	%r5278, [retval0+12];
	ld.param.b32	%r5279, [retval0+16];
	ld.param.b32	%r5280, [retval0+20];
	ld.param.b32	%r5281, [retval0+24];
	ld.param.b32	%r5282, [retval0+28];
	ld.param.b32	%r5283, [retval0+32];
	ld.param.b32	%r5284, [retval0+36];
	ld.param.b32	%r5285, [retval0+40];
	ld.param.b32	%r5286, [retval0+44];
	
	//{
	}// Callseq End 74
	// Callseq Start 75
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r12880;
	st.param.b32	[param0+4], %r12881;
	st.param.b32	[param0+8], %r12882;
	st.param.b32	[param0+12], %r12883;
	st.param.b32	[param0+16], %r12884;
	st.param.b32	[param0+20], %r12885;
	st.param.b32	[param0+24], %r12886;
	st.param.b32	[param0+28], %r12887;
	st.param.b32	[param0+32], %r12888;
	st.param.b32	[param0+36], %r12889;
	st.param.b32	[param0+40], %r12890;
	st.param.b32	[param0+44], %r12891;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r5275;
	st.param.b32	[param1+4], %r5276;
	st.param.b32	[param1+8], %r5277;
	st.param.b32	[param1+12], %r5278;
	st.param.b32	[param1+16], %r5279;
	st.param.b32	[param1+20], %r5280;
	st.param.b32	[param1+24], %r5281;
	st.param.b32	[param1+28], %r5282;
	st.param.b32	[param1+32], %r5283;
	st.param.b32	[param1+36], %r5284;
	st.param.b32	[param1+40], %r5285;
	st.param.b32	[param1+44], %r5286;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r5287, [retval0+0];
	ld.param.b32	%r5288, [retval0+4];
	ld.param.b32	%r5289, [retval0+8];
	ld.param.b32	%r5290, [retval0+12];
	ld.param.b32	%r5291, [retval0+16];
	ld.param.b32	%r5292, [retval0+20];
	ld.param.b32	%r5293, [retval0+24];
	ld.param.b32	%r5294, [retval0+28];
	ld.param.b32	%r5295, [retval0+32];
	ld.param.b32	%r5296, [retval0+36];
	ld.param.b32	%r5297, [retval0+40];
	ld.param.b32	%r5298, [retval0+44];
	
	//{
	}// Callseq End 75
	mov.u32 	%r13014, %r4547;
	mov.u32 	%r13021, %r4554;
	mov.u32 	%r13016, %r4549;
	mov.u32 	%r13011, %r4544;
	mov.u32 	%r13018, %r4551;
	mov.u32 	%r13013, %r4546;
	mov.u32 	%r13020, %r4553;
	mov.u32 	%r13015, %r4548;
	mov.u32 	%r13010, %r4543;
	mov.u32 	%r13017, %r4550;
	mov.u32 	%r13012, %r4545;
	mov.u32 	%r13019, %r4552;
	// inline asm
	sub.cc.u32 %r13010, %r13010, %r4531;
subc.cc.u32 %r13011, %r13011, %r4532;
subc.cc.u32 %r13012, %r13012, %r4533;
subc.cc.u32 %r13013, %r13013, %r4534;
subc.cc.u32 %r13014, %r13014, %r4535;
subc.cc.u32 %r13015, %r13015, %r4536;
subc.cc.u32 %r13016, %r13016, %r4537;
subc.cc.u32 %r13017, %r13017, %r4538;
subc.cc.u32 %r13018, %r13018, %r4539;
subc.cc.u32 %r13019, %r13019, %r4540;
subc.cc.u32 %r13020, %r13020, %r4541;
subc.u32 %r13021, %r13021, %r4542;

	// inline asm
	setp.gt.u32	%p2604, %r4554, %r4542;
	@%p2604 bra 	BB4_2392;

	setp.lt.u32	%p2605, %r4554, %r4542;
	@%p2605 bra 	BB4_2391;

	setp.gt.u32	%p2606, %r4553, %r4541;
	@%p2606 bra 	BB4_2392;

	setp.lt.u32	%p2607, %r4553, %r4541;
	@%p2607 bra 	BB4_2391;

	setp.gt.u32	%p2608, %r4552, %r4540;
	@%p2608 bra 	BB4_2392;

	setp.lt.u32	%p2609, %r4552, %r4540;
	@%p2609 bra 	BB4_2391;

	setp.gt.u32	%p2610, %r4551, %r4539;
	@%p2610 bra 	BB4_2392;

	setp.lt.u32	%p2611, %r4551, %r4539;
	@%p2611 bra 	BB4_2391;

	setp.gt.u32	%p2612, %r4550, %r4538;
	@%p2612 bra 	BB4_2392;

	setp.lt.u32	%p2613, %r4550, %r4538;
	@%p2613 bra 	BB4_2391;

	setp.gt.u32	%p2614, %r4549, %r4537;
	@%p2614 bra 	BB4_2392;

	setp.lt.u32	%p2615, %r4549, %r4537;
	@%p2615 bra 	BB4_2391;

	setp.gt.u32	%p2616, %r4548, %r4536;
	@%p2616 bra 	BB4_2392;

	setp.lt.u32	%p2617, %r4548, %r4536;
	@%p2617 bra 	BB4_2391;

	setp.gt.u32	%p2618, %r4547, %r4535;
	@%p2618 bra 	BB4_2392;

	setp.lt.u32	%p2619, %r4547, %r4535;
	@%p2619 bra 	BB4_2391;

	setp.gt.u32	%p2620, %r4546, %r4534;
	@%p2620 bra 	BB4_2392;

	setp.lt.u32	%p2621, %r4546, %r4534;
	@%p2621 bra 	BB4_2391;

	setp.gt.u32	%p2622, %r4545, %r4533;
	@%p2622 bra 	BB4_2392;

	setp.lt.u32	%p2623, %r4545, %r4533;
	@%p2623 bra 	BB4_2391;

	setp.gt.u32	%p2624, %r4544, %r4532;
	@%p2624 bra 	BB4_2392;

	setp.ge.u32	%p2625, %r4544, %r4532;
	setp.ge.u32	%p2626, %r4543, %r4531;
	and.pred  	%p2627, %p2625, %p2626;
	@%p2627 bra 	BB4_2392;

BB4_2391:
	mov.u32 	%r13058, -21845;
	mov.u32 	%r13059, -1174470657;
	mov.u32 	%r13060, -1319895041;
	mov.u32 	%r13061, 514588670;
	mov.u32 	%r13062, -156174812;
	mov.u32 	%r13063, 1731252896;
	mov.u32 	%r13064, -209382721;
	mov.u32 	%r13065, 1685539716;
	mov.u32 	%r13066, 1129032919;
	mov.u32 	%r13067, 1260103606;
	mov.u32 	%r13068, 964683418;
	mov.u32 	%r13069, 436277738;
	// inline asm
	add.cc.u32 %r13010, %r13010, %r13058;
addc.cc.u32 %r13011, %r13011, %r13059;
addc.cc.u32 %r13012, %r13012, %r13060;
addc.cc.u32 %r13013, %r13013, %r13061;
addc.cc.u32 %r13014, %r13014, %r13062;
addc.cc.u32 %r13015, %r13015, %r13063;
addc.cc.u32 %r13016, %r13016, %r13064;
addc.cc.u32 %r13017, %r13017, %r13065;
addc.cc.u32 %r13018, %r13018, %r13066;
addc.cc.u32 %r13019, %r13019, %r13067;
addc.cc.u32 %r13020, %r13020, %r13068;
addc.u32 %r13021, %r13021, %r13069;

	// inline asm

BB4_2392:
	shr.u32 	%r13082, %r13020, 31;
	shl.b32 	%r13083, %r13021, 1;
	or.b32  	%r15113, %r13082, %r13083;
	shr.u32 	%r13084, %r13019, 31;
	shl.b32 	%r13085, %r13020, 1;
	or.b32  	%r15114, %r13084, %r13085;
	shr.u32 	%r13086, %r13018, 31;
	shl.b32 	%r13087, %r13019, 1;
	or.b32  	%r15115, %r13086, %r13087;
	shr.u32 	%r13088, %r13017, 31;
	shl.b32 	%r13089, %r13018, 1;
	or.b32  	%r15116, %r13088, %r13089;
	shr.u32 	%r13090, %r13016, 31;
	shl.b32 	%r13091, %r13017, 1;
	or.b32  	%r15117, %r13090, %r13091;
	shr.u32 	%r13092, %r13015, 31;
	shl.b32 	%r13093, %r13016, 1;
	or.b32  	%r15118, %r13092, %r13093;
	shr.u32 	%r13094, %r13014, 31;
	shl.b32 	%r13095, %r13015, 1;
	or.b32  	%r15119, %r13094, %r13095;
	shr.u32 	%r13096, %r13013, 31;
	shl.b32 	%r13097, %r13014, 1;
	or.b32  	%r15120, %r13096, %r13097;
	shr.u32 	%r13098, %r13012, 31;
	shl.b32 	%r13099, %r13013, 1;
	or.b32  	%r15121, %r13098, %r13099;
	shr.u32 	%r13100, %r13011, 31;
	shl.b32 	%r13101, %r13012, 1;
	or.b32  	%r15122, %r13100, %r13101;
	shr.u32 	%r13102, %r13010, 31;
	shl.b32 	%r13103, %r13011, 1;
	or.b32  	%r15123, %r13102, %r13103;
	shl.b32 	%r15124, %r13010, 1;
	setp.gt.u32	%p2628, %r15113, 436277738;
	@%p2628 bra 	BB4_2414;

	setp.lt.u32	%p2629, %r15113, 436277738;
	@%p2629 bra 	BB4_2415;

	setp.gt.u32	%p2630, %r15114, 964683418;
	@%p2630 bra 	BB4_2414;

	setp.lt.u32	%p2631, %r15114, 964683418;
	@%p2631 bra 	BB4_2415;

	setp.gt.u32	%p2632, %r15115, 1260103606;
	@%p2632 bra 	BB4_2414;

	setp.lt.u32	%p2633, %r15115, 1260103606;
	@%p2633 bra 	BB4_2415;

	setp.gt.u32	%p2634, %r15116, 1129032919;
	@%p2634 bra 	BB4_2414;

	setp.lt.u32	%p2635, %r15116, 1129032919;
	@%p2635 bra 	BB4_2415;

	setp.gt.u32	%p2636, %r15117, 1685539716;
	@%p2636 bra 	BB4_2414;

	setp.lt.u32	%p2637, %r15117, 1685539716;
	@%p2637 bra 	BB4_2415;

	setp.gt.u32	%p2638, %r15118, -209382721;
	@%p2638 bra 	BB4_2414;

	setp.lt.u32	%p2639, %r15118, -209382721;
	@%p2639 bra 	BB4_2415;

	setp.gt.u32	%p2640, %r15119, 1731252896;
	@%p2640 bra 	BB4_2414;

	setp.lt.u32	%p2641, %r15119, 1731252896;
	@%p2641 bra 	BB4_2415;

	setp.gt.u32	%p2642, %r15120, -156174812;
	@%p2642 bra 	BB4_2414;

	setp.lt.u32	%p2643, %r15120, -156174812;
	@%p2643 bra 	BB4_2415;

	setp.gt.u32	%p2644, %r15121, 514588670;
	@%p2644 bra 	BB4_2414;

	setp.lt.u32	%p2645, %r15121, 514588670;
	@%p2645 bra 	BB4_2415;

	setp.gt.u32	%p2646, %r15122, -1319895041;
	@%p2646 bra 	BB4_2414;

	setp.lt.u32	%p2647, %r15122, -1319895041;
	@%p2647 bra 	BB4_2415;

	setp.gt.u32	%p2648, %r15123, -1174470657;
	@%p2648 bra 	BB4_2414;

	setp.lt.u32	%p2649, %r15123, -1174470657;
	setp.lt.u32	%p2650, %r15124, -21845;
	or.pred  	%p2651, %p2649, %p2650;
	@%p2651 bra 	BB4_2415;

BB4_2414:
	mov.u32 	%r13116, -21845;
	mov.u32 	%r13117, -1174470657;
	mov.u32 	%r13118, -1319895041;
	mov.u32 	%r13119, 514588670;
	mov.u32 	%r13120, -156174812;
	mov.u32 	%r13121, 1731252896;
	mov.u32 	%r13122, -209382721;
	mov.u32 	%r13123, 1685539716;
	mov.u32 	%r13124, 1129032919;
	mov.u32 	%r13125, 1260103606;
	mov.u32 	%r13126, 964683418;
	mov.u32 	%r13127, 436277738;
	// inline asm
	sub.cc.u32 %r15124, %r15124, %r13116;
subc.cc.u32 %r15123, %r15123, %r13117;
subc.cc.u32 %r15122, %r15122, %r13118;
subc.cc.u32 %r15121, %r15121, %r13119;
subc.cc.u32 %r15120, %r15120, %r13120;
subc.cc.u32 %r15119, %r15119, %r13121;
subc.cc.u32 %r15118, %r15118, %r13122;
subc.cc.u32 %r15117, %r15117, %r13123;
subc.cc.u32 %r15116, %r15116, %r13124;
subc.cc.u32 %r15115, %r15115, %r13125;
subc.cc.u32 %r15114, %r15114, %r13126;
subc.u32 %r15113, %r15113, %r13127;

	// inline asm

BB4_2415:
	// Callseq Start 76
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r4558;
	st.param.b32	[param0+4], %r4496;
	st.param.b32	[param0+8], %r4497;
	st.param.b32	[param0+12], %r4498;
	st.param.b32	[param0+16], %r4499;
	st.param.b32	[param0+20], %r4500;
	st.param.b32	[param0+24], %r4501;
	st.param.b32	[param0+28], %r4502;
	st.param.b32	[param0+32], %r4503;
	st.param.b32	[param0+36], %r4504;
	st.param.b32	[param0+40], %r4505;
	st.param.b32	[param0+44], %r4555;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r5275;
	st.param.b32	[param1+4], %r5276;
	st.param.b32	[param1+8], %r5277;
	st.param.b32	[param1+12], %r5278;
	st.param.b32	[param1+16], %r5279;
	st.param.b32	[param1+20], %r5280;
	st.param.b32	[param1+24], %r5281;
	st.param.b32	[param1+28], %r5282;
	st.param.b32	[param1+32], %r5283;
	st.param.b32	[param1+36], %r5284;
	st.param.b32	[param1+40], %r5285;
	st.param.b32	[param1+44], %r5286;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r5395, [retval0+0];
	ld.param.b32	%r5396, [retval0+4];
	ld.param.b32	%r5397, [retval0+8];
	ld.param.b32	%r5398, [retval0+12];
	ld.param.b32	%r5399, [retval0+16];
	ld.param.b32	%r5400, [retval0+20];
	ld.param.b32	%r5401, [retval0+24];
	ld.param.b32	%r5402, [retval0+28];
	ld.param.b32	%r5403, [retval0+32];
	ld.param.b32	%r5404, [retval0+36];
	ld.param.b32	%r5405, [retval0+40];
	ld.param.b32	%r5406, [retval0+44];
	
	//{
	}// Callseq End 76
	// Callseq Start 77
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r15124;
	st.param.b32	[param0+4], %r15123;
	st.param.b32	[param0+8], %r15122;
	st.param.b32	[param0+12], %r15121;
	st.param.b32	[param0+16], %r15120;
	st.param.b32	[param0+20], %r15119;
	st.param.b32	[param0+24], %r15118;
	st.param.b32	[param0+28], %r15117;
	st.param.b32	[param0+32], %r15116;
	st.param.b32	[param0+36], %r15115;
	st.param.b32	[param0+40], %r15114;
	st.param.b32	[param0+44], %r15113;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r15124;
	st.param.b32	[param1+4], %r15123;
	st.param.b32	[param1+8], %r15122;
	st.param.b32	[param1+12], %r15121;
	st.param.b32	[param1+16], %r15120;
	st.param.b32	[param1+20], %r15119;
	st.param.b32	[param1+24], %r15118;
	st.param.b32	[param1+28], %r15117;
	st.param.b32	[param1+32], %r15116;
	st.param.b32	[param1+36], %r15115;
	st.param.b32	[param1+40], %r15114;
	st.param.b32	[param1+44], %r15113;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r13164, [retval0+0];
	ld.param.b32	%r13165, [retval0+4];
	ld.param.b32	%r13166, [retval0+8];
	ld.param.b32	%r13167, [retval0+12];
	ld.param.b32	%r13168, [retval0+16];
	ld.param.b32	%r13169, [retval0+20];
	ld.param.b32	%r13170, [retval0+24];
	ld.param.b32	%r13171, [retval0+28];
	ld.param.b32	%r13172, [retval0+32];
	ld.param.b32	%r13173, [retval0+36];
	ld.param.b32	%r13174, [retval0+40];
	ld.param.b32	%r13175, [retval0+44];
	
	//{
	}// Callseq End 77
	mov.u32 	%r15131, %r13169;
	mov.u32 	%r15136, %r13164;
	mov.u32 	%r15129, %r13171;
	mov.u32 	%r15134, %r13166;
	mov.u32 	%r15127, %r13173;
	mov.u32 	%r15132, %r13168;
	mov.u32 	%r15125, %r13175;
	mov.u32 	%r15130, %r13170;
	mov.u32 	%r15135, %r13165;
	mov.u32 	%r15128, %r13172;
	mov.u32 	%r15133, %r13167;
	mov.u32 	%r15126, %r13174;
	// inline asm
	sub.cc.u32 %r15136, %r15136, %r5287;
subc.cc.u32 %r15135, %r15135, %r5288;
subc.cc.u32 %r15134, %r15134, %r5289;
subc.cc.u32 %r15133, %r15133, %r5290;
subc.cc.u32 %r15132, %r15132, %r5291;
subc.cc.u32 %r15131, %r15131, %r5292;
subc.cc.u32 %r15130, %r15130, %r5293;
subc.cc.u32 %r15129, %r15129, %r5294;
subc.cc.u32 %r15128, %r15128, %r5295;
subc.cc.u32 %r15127, %r15127, %r5296;
subc.cc.u32 %r15126, %r15126, %r5297;
subc.u32 %r15125, %r15125, %r5298;

	// inline asm
	setp.gt.u32	%p2652, %r13175, %r5298;
	@%p2652 bra 	BB4_2438;

	setp.lt.u32	%p2653, %r13175, %r5298;
	@%p2653 bra 	BB4_2437;

	setp.gt.u32	%p2654, %r13174, %r5297;
	@%p2654 bra 	BB4_2438;

	setp.lt.u32	%p2655, %r13174, %r5297;
	@%p2655 bra 	BB4_2437;

	setp.gt.u32	%p2656, %r13173, %r5296;
	@%p2656 bra 	BB4_2438;

	setp.lt.u32	%p2657, %r13173, %r5296;
	@%p2657 bra 	BB4_2437;

	setp.gt.u32	%p2658, %r13172, %r5295;
	@%p2658 bra 	BB4_2438;

	setp.lt.u32	%p2659, %r13172, %r5295;
	@%p2659 bra 	BB4_2437;

	setp.gt.u32	%p2660, %r13171, %r5294;
	@%p2660 bra 	BB4_2438;

	setp.lt.u32	%p2661, %r13171, %r5294;
	@%p2661 bra 	BB4_2437;

	setp.gt.u32	%p2662, %r13170, %r5293;
	@%p2662 bra 	BB4_2438;

	setp.lt.u32	%p2663, %r13170, %r5293;
	@%p2663 bra 	BB4_2437;

	setp.gt.u32	%p2664, %r13169, %r5292;
	@%p2664 bra 	BB4_2438;

	setp.lt.u32	%p2665, %r13169, %r5292;
	@%p2665 bra 	BB4_2437;

	setp.gt.u32	%p2666, %r13168, %r5291;
	@%p2666 bra 	BB4_2438;

	setp.lt.u32	%p2667, %r13168, %r5291;
	@%p2667 bra 	BB4_2437;

	setp.gt.u32	%p2668, %r13167, %r5290;
	@%p2668 bra 	BB4_2438;

	setp.lt.u32	%p2669, %r13167, %r5290;
	@%p2669 bra 	BB4_2437;

	setp.gt.u32	%p2670, %r13166, %r5289;
	@%p2670 bra 	BB4_2438;

	setp.lt.u32	%p2671, %r13166, %r5289;
	@%p2671 bra 	BB4_2437;

	setp.gt.u32	%p2672, %r13165, %r5288;
	@%p2672 bra 	BB4_2438;

	setp.ge.u32	%p2673, %r13165, %r5288;
	setp.ge.u32	%p2674, %r13164, %r5287;
	and.pred  	%p2675, %p2673, %p2674;
	@%p2675 bra 	BB4_2438;

BB4_2437:
	mov.u32 	%r13188, -21845;
	mov.u32 	%r13189, -1174470657;
	mov.u32 	%r13190, -1319895041;
	mov.u32 	%r13191, 514588670;
	mov.u32 	%r13192, -156174812;
	mov.u32 	%r13193, 1731252896;
	mov.u32 	%r13194, -209382721;
	mov.u32 	%r13195, 1685539716;
	mov.u32 	%r13196, 1129032919;
	mov.u32 	%r13197, 1260103606;
	mov.u32 	%r13198, 964683418;
	mov.u32 	%r13199, 436277738;
	// inline asm
	add.cc.u32 %r15136, %r15136, %r13188;
addc.cc.u32 %r15135, %r15135, %r13189;
addc.cc.u32 %r15134, %r15134, %r13190;
addc.cc.u32 %r15133, %r15133, %r13191;
addc.cc.u32 %r15132, %r15132, %r13192;
addc.cc.u32 %r15131, %r15131, %r13193;
addc.cc.u32 %r15130, %r15130, %r13194;
addc.cc.u32 %r15129, %r15129, %r13195;
addc.cc.u32 %r15128, %r15128, %r13196;
addc.cc.u32 %r15127, %r15127, %r13197;
addc.cc.u32 %r15126, %r15126, %r13198;
addc.u32 %r15125, %r15125, %r13199;

	// inline asm

BB4_2438:
	mov.u32 	%r15140, %r15128;
	mov.u32 	%r15147, %r15135;
	mov.u32 	%r15142, %r15130;
	mov.u32 	%r15137, %r15125;
	mov.u32 	%r15144, %r15132;
	mov.u32 	%r15139, %r15127;
	mov.u32 	%r15146, %r15134;
	mov.u32 	%r15141, %r15129;
	mov.u32 	%r15148, %r15136;
	mov.u32 	%r15143, %r15131;
	mov.u32 	%r15138, %r15126;
	mov.u32 	%r15145, %r15133;
	// inline asm
	sub.cc.u32 %r15148, %r15148, %r5395;
subc.cc.u32 %r15147, %r15147, %r5396;
subc.cc.u32 %r15146, %r15146, %r5397;
subc.cc.u32 %r15145, %r15145, %r5398;
subc.cc.u32 %r15144, %r15144, %r5399;
subc.cc.u32 %r15143, %r15143, %r5400;
subc.cc.u32 %r15142, %r15142, %r5401;
subc.cc.u32 %r15141, %r15141, %r5402;
subc.cc.u32 %r15140, %r15140, %r5403;
subc.cc.u32 %r15139, %r15139, %r5404;
subc.cc.u32 %r15138, %r15138, %r5405;
subc.u32 %r15137, %r15137, %r5406;

	// inline asm
	setp.gt.u32	%p2676, %r15125, %r5406;
	@%p2676 bra 	BB4_2461;

	setp.lt.u32	%p2677, %r15125, %r5406;
	@%p2677 bra 	BB4_2460;

	setp.gt.u32	%p2678, %r15126, %r5405;
	@%p2678 bra 	BB4_2461;

	setp.lt.u32	%p2679, %r15126, %r5405;
	@%p2679 bra 	BB4_2460;

	setp.gt.u32	%p2680, %r15127, %r5404;
	@%p2680 bra 	BB4_2461;

	setp.lt.u32	%p2681, %r15127, %r5404;
	@%p2681 bra 	BB4_2460;

	setp.gt.u32	%p2682, %r15128, %r5403;
	@%p2682 bra 	BB4_2461;

	setp.lt.u32	%p2683, %r15128, %r5403;
	@%p2683 bra 	BB4_2460;

	setp.gt.u32	%p2684, %r15129, %r5402;
	@%p2684 bra 	BB4_2461;

	setp.lt.u32	%p2685, %r15129, %r5402;
	@%p2685 bra 	BB4_2460;

	setp.gt.u32	%p2686, %r15130, %r5401;
	@%p2686 bra 	BB4_2461;

	setp.lt.u32	%p2687, %r15130, %r5401;
	@%p2687 bra 	BB4_2460;

	setp.gt.u32	%p2688, %r15131, %r5400;
	@%p2688 bra 	BB4_2461;

	setp.lt.u32	%p2689, %r15131, %r5400;
	@%p2689 bra 	BB4_2460;

	setp.gt.u32	%p2690, %r15132, %r5399;
	@%p2690 bra 	BB4_2461;

	setp.lt.u32	%p2691, %r15132, %r5399;
	@%p2691 bra 	BB4_2460;

	setp.gt.u32	%p2692, %r15133, %r5398;
	@%p2692 bra 	BB4_2461;

	setp.lt.u32	%p2693, %r15133, %r5398;
	@%p2693 bra 	BB4_2460;

	setp.gt.u32	%p2694, %r15134, %r5397;
	@%p2694 bra 	BB4_2461;

	setp.lt.u32	%p2695, %r15134, %r5397;
	@%p2695 bra 	BB4_2460;

	setp.gt.u32	%p2696, %r15135, %r5396;
	@%p2696 bra 	BB4_2461;

	setp.ge.u32	%p2697, %r15135, %r5396;
	setp.ge.u32	%p2698, %r15136, %r5395;
	and.pred  	%p2699, %p2697, %p2698;
	@%p2699 bra 	BB4_2461;

BB4_2460:
	mov.u32 	%r13260, -21845;
	mov.u32 	%r13261, -1174470657;
	mov.u32 	%r13262, -1319895041;
	mov.u32 	%r13263, 514588670;
	mov.u32 	%r13264, -156174812;
	mov.u32 	%r13265, 1731252896;
	mov.u32 	%r13266, -209382721;
	mov.u32 	%r13267, 1685539716;
	mov.u32 	%r13268, 1129032919;
	mov.u32 	%r13269, 1260103606;
	mov.u32 	%r13270, 964683418;
	mov.u32 	%r13271, 436277738;
	// inline asm
	add.cc.u32 %r15148, %r15148, %r13260;
addc.cc.u32 %r15147, %r15147, %r13261;
addc.cc.u32 %r15146, %r15146, %r13262;
addc.cc.u32 %r15145, %r15145, %r13263;
addc.cc.u32 %r15144, %r15144, %r13264;
addc.cc.u32 %r15143, %r15143, %r13265;
addc.cc.u32 %r15142, %r15142, %r13266;
addc.cc.u32 %r15141, %r15141, %r13267;
addc.cc.u32 %r15140, %r15140, %r13268;
addc.cc.u32 %r15139, %r15139, %r13269;
addc.cc.u32 %r15138, %r15138, %r13270;
addc.u32 %r15137, %r15137, %r13271;

	// inline asm

BB4_2461:
	mov.u32 	%r15244, %r15137;
	mov.u32 	%r15237, %r15144;
	mov.u32 	%r15242, %r15139;
	mov.u32 	%r15235, %r15146;
	mov.u32 	%r15240, %r15141;
	mov.u32 	%r15233, %r15148;
	mov.u32 	%r15238, %r15143;
	mov.u32 	%r15243, %r15138;
	mov.u32 	%r15236, %r15145;
	mov.u32 	%r15241, %r15140;
	mov.u32 	%r15234, %r15147;
	mov.u32 	%r15239, %r15142;
	// inline asm
	sub.cc.u32 %r15233, %r15233, %r5395;
subc.cc.u32 %r15234, %r15234, %r5396;
subc.cc.u32 %r15235, %r15235, %r5397;
subc.cc.u32 %r15236, %r15236, %r5398;
subc.cc.u32 %r15237, %r15237, %r5399;
subc.cc.u32 %r15238, %r15238, %r5400;
subc.cc.u32 %r15239, %r15239, %r5401;
subc.cc.u32 %r15240, %r15240, %r5402;
subc.cc.u32 %r15241, %r15241, %r5403;
subc.cc.u32 %r15242, %r15242, %r5404;
subc.cc.u32 %r15243, %r15243, %r5405;
subc.u32 %r15244, %r15244, %r5406;

	// inline asm
	setp.gt.u32	%p2700, %r15137, %r5406;
	@%p2700 bra 	BB4_2484;

	setp.lt.u32	%p2701, %r15137, %r5406;
	@%p2701 bra 	BB4_2483;

	setp.gt.u32	%p2702, %r15138, %r5405;
	@%p2702 bra 	BB4_2484;

	setp.lt.u32	%p2703, %r15138, %r5405;
	@%p2703 bra 	BB4_2483;

	setp.gt.u32	%p2704, %r15139, %r5404;
	@%p2704 bra 	BB4_2484;

	setp.lt.u32	%p2705, %r15139, %r5404;
	@%p2705 bra 	BB4_2483;

	setp.gt.u32	%p2706, %r15140, %r5403;
	@%p2706 bra 	BB4_2484;

	setp.lt.u32	%p2707, %r15140, %r5403;
	@%p2707 bra 	BB4_2483;

	setp.gt.u32	%p2708, %r15141, %r5402;
	@%p2708 bra 	BB4_2484;

	setp.lt.u32	%p2709, %r15141, %r5402;
	@%p2709 bra 	BB4_2483;

	setp.gt.u32	%p2710, %r15142, %r5401;
	@%p2710 bra 	BB4_2484;

	setp.lt.u32	%p2711, %r15142, %r5401;
	@%p2711 bra 	BB4_2483;

	setp.gt.u32	%p2712, %r15143, %r5400;
	@%p2712 bra 	BB4_2484;

	setp.lt.u32	%p2713, %r15143, %r5400;
	@%p2713 bra 	BB4_2483;

	setp.gt.u32	%p2714, %r15144, %r5399;
	@%p2714 bra 	BB4_2484;

	setp.lt.u32	%p2715, %r15144, %r5399;
	@%p2715 bra 	BB4_2483;

	setp.gt.u32	%p2716, %r15145, %r5398;
	@%p2716 bra 	BB4_2484;

	setp.lt.u32	%p2717, %r15145, %r5398;
	@%p2717 bra 	BB4_2483;

	setp.gt.u32	%p2718, %r15146, %r5397;
	@%p2718 bra 	BB4_2484;

	setp.lt.u32	%p2719, %r15146, %r5397;
	@%p2719 bra 	BB4_2483;

	setp.gt.u32	%p2720, %r15147, %r5396;
	@%p2720 bra 	BB4_2484;

	setp.ge.u32	%p2721, %r15147, %r5396;
	setp.ge.u32	%p2722, %r15148, %r5395;
	and.pred  	%p2723, %p2721, %p2722;
	@%p2723 bra 	BB4_2484;

BB4_2483:
	mov.u32 	%r13332, -21845;
	mov.u32 	%r13333, -1174470657;
	mov.u32 	%r13334, -1319895041;
	mov.u32 	%r13335, 514588670;
	mov.u32 	%r13336, -156174812;
	mov.u32 	%r13337, 1731252896;
	mov.u32 	%r13338, -209382721;
	mov.u32 	%r13339, 1685539716;
	mov.u32 	%r13340, 1129032919;
	mov.u32 	%r13341, 1260103606;
	mov.u32 	%r13342, 964683418;
	mov.u32 	%r13343, 436277738;
	// inline asm
	add.cc.u32 %r15233, %r15233, %r13332;
addc.cc.u32 %r15234, %r15234, %r13333;
addc.cc.u32 %r15235, %r15235, %r13334;
addc.cc.u32 %r15236, %r15236, %r13335;
addc.cc.u32 %r15237, %r15237, %r13336;
addc.cc.u32 %r15238, %r15238, %r13337;
addc.cc.u32 %r15239, %r15239, %r13338;
addc.cc.u32 %r15240, %r15240, %r13339;
addc.cc.u32 %r15241, %r15241, %r13340;
addc.cc.u32 %r15242, %r15242, %r13341;
addc.cc.u32 %r15243, %r15243, %r13342;
addc.u32 %r15244, %r15244, %r13343;

	// inline asm

BB4_2484:
	mov.u32 	%r13367, %r5406;
	mov.u32 	%r13362, %r5401;
	mov.u32 	%r13357, %r5396;
	mov.u32 	%r13364, %r5403;
	mov.u32 	%r13359, %r5398;
	mov.u32 	%r13366, %r5405;
	mov.u32 	%r13361, %r5400;
	mov.u32 	%r13356, %r5395;
	mov.u32 	%r13363, %r5402;
	mov.u32 	%r13358, %r5397;
	mov.u32 	%r13365, %r5404;
	mov.u32 	%r13360, %r5399;
	// inline asm
	sub.cc.u32 %r13356, %r13356, %r15233;
subc.cc.u32 %r13357, %r13357, %r15234;
subc.cc.u32 %r13358, %r13358, %r15235;
subc.cc.u32 %r13359, %r13359, %r15236;
subc.cc.u32 %r13360, %r13360, %r15237;
subc.cc.u32 %r13361, %r13361, %r15238;
subc.cc.u32 %r13362, %r13362, %r15239;
subc.cc.u32 %r13363, %r13363, %r15240;
subc.cc.u32 %r13364, %r13364, %r15241;
subc.cc.u32 %r13365, %r13365, %r15242;
subc.cc.u32 %r13366, %r13366, %r15243;
subc.u32 %r13367, %r13367, %r15244;

	// inline asm
	setp.gt.u32	%p2724, %r5406, %r15244;
	@%p2724 bra 	BB4_2507;

	setp.lt.u32	%p2725, %r5406, %r15244;
	@%p2725 bra 	BB4_2506;

	setp.gt.u32	%p2726, %r5405, %r15243;
	@%p2726 bra 	BB4_2507;

	setp.lt.u32	%p2727, %r5405, %r15243;
	@%p2727 bra 	BB4_2506;

	setp.gt.u32	%p2728, %r5404, %r15242;
	@%p2728 bra 	BB4_2507;

	setp.lt.u32	%p2729, %r5404, %r15242;
	@%p2729 bra 	BB4_2506;

	setp.gt.u32	%p2730, %r5403, %r15241;
	@%p2730 bra 	BB4_2507;

	setp.lt.u32	%p2731, %r5403, %r15241;
	@%p2731 bra 	BB4_2506;

	setp.gt.u32	%p2732, %r5402, %r15240;
	@%p2732 bra 	BB4_2507;

	setp.lt.u32	%p2733, %r5402, %r15240;
	@%p2733 bra 	BB4_2506;

	setp.gt.u32	%p2734, %r5401, %r15239;
	@%p2734 bra 	BB4_2507;

	setp.lt.u32	%p2735, %r5401, %r15239;
	@%p2735 bra 	BB4_2506;

	setp.gt.u32	%p2736, %r5400, %r15238;
	@%p2736 bra 	BB4_2507;

	setp.lt.u32	%p2737, %r5400, %r15238;
	@%p2737 bra 	BB4_2506;

	setp.gt.u32	%p2738, %r5399, %r15237;
	@%p2738 bra 	BB4_2507;

	setp.lt.u32	%p2739, %r5399, %r15237;
	@%p2739 bra 	BB4_2506;

	setp.gt.u32	%p2740, %r5398, %r15236;
	@%p2740 bra 	BB4_2507;

	setp.lt.u32	%p2741, %r5398, %r15236;
	@%p2741 bra 	BB4_2506;

	setp.gt.u32	%p2742, %r5397, %r15235;
	@%p2742 bra 	BB4_2507;

	setp.lt.u32	%p2743, %r5397, %r15235;
	@%p2743 bra 	BB4_2506;

	setp.gt.u32	%p2744, %r5396, %r15234;
	@%p2744 bra 	BB4_2507;

	setp.ge.u32	%p2745, %r5396, %r15234;
	setp.ge.u32	%p2746, %r5395, %r15233;
	and.pred  	%p2747, %p2745, %p2746;
	@%p2747 bra 	BB4_2507;

BB4_2506:
	mov.u32 	%r13404, -21845;
	mov.u32 	%r13405, -1174470657;
	mov.u32 	%r13406, -1319895041;
	mov.u32 	%r13407, 514588670;
	mov.u32 	%r13408, -156174812;
	mov.u32 	%r13409, 1731252896;
	mov.u32 	%r13410, -209382721;
	mov.u32 	%r13411, 1685539716;
	mov.u32 	%r13412, 1129032919;
	mov.u32 	%r13413, 1260103606;
	mov.u32 	%r13414, 964683418;
	mov.u32 	%r13415, 436277738;
	// inline asm
	add.cc.u32 %r13356, %r13356, %r13404;
addc.cc.u32 %r13357, %r13357, %r13405;
addc.cc.u32 %r13358, %r13358, %r13406;
addc.cc.u32 %r13359, %r13359, %r13407;
addc.cc.u32 %r13360, %r13360, %r13408;
addc.cc.u32 %r13361, %r13361, %r13409;
addc.cc.u32 %r13362, %r13362, %r13410;
addc.cc.u32 %r13363, %r13363, %r13411;
addc.cc.u32 %r13364, %r13364, %r13412;
addc.cc.u32 %r13365, %r13365, %r13413;
addc.cc.u32 %r13366, %r13366, %r13414;
addc.u32 %r13367, %r13367, %r13415;

	// inline asm

BB4_2507:
	// Callseq Start 78
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r13356;
	st.param.b32	[param0+4], %r13357;
	st.param.b32	[param0+8], %r13358;
	st.param.b32	[param0+12], %r13359;
	st.param.b32	[param0+16], %r13360;
	st.param.b32	[param0+20], %r13361;
	st.param.b32	[param0+24], %r13362;
	st.param.b32	[param0+28], %r13363;
	st.param.b32	[param0+32], %r13364;
	st.param.b32	[param0+36], %r13365;
	st.param.b32	[param0+40], %r13366;
	st.param.b32	[param0+44], %r13367;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r15124;
	st.param.b32	[param1+4], %r15123;
	st.param.b32	[param1+8], %r15122;
	st.param.b32	[param1+12], %r15121;
	st.param.b32	[param1+16], %r15120;
	st.param.b32	[param1+20], %r15119;
	st.param.b32	[param1+24], %r15118;
	st.param.b32	[param1+28], %r15117;
	st.param.b32	[param1+32], %r15116;
	st.param.b32	[param1+36], %r15115;
	st.param.b32	[param1+40], %r15114;
	st.param.b32	[param1+44], %r15113;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r5599, [retval0+0];
	ld.param.b32	%r5600, [retval0+4];
	ld.param.b32	%r5601, [retval0+8];
	ld.param.b32	%r5602, [retval0+12];
	ld.param.b32	%r5603, [retval0+16];
	ld.param.b32	%r5604, [retval0+20];
	ld.param.b32	%r5605, [retval0+24];
	ld.param.b32	%r5606, [retval0+28];
	ld.param.b32	%r5607, [retval0+32];
	ld.param.b32	%r5608, [retval0+36];
	ld.param.b32	%r5609, [retval0+40];
	ld.param.b32	%r5610, [retval0+44];
	
	//{
	}// Callseq End 78
	// Callseq Start 79
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r4531;
	st.param.b32	[param0+4], %r4532;
	st.param.b32	[param0+8], %r4533;
	st.param.b32	[param0+12], %r4534;
	st.param.b32	[param0+16], %r4535;
	st.param.b32	[param0+20], %r4536;
	st.param.b32	[param0+24], %r4537;
	st.param.b32	[param0+28], %r4538;
	st.param.b32	[param0+32], %r4539;
	st.param.b32	[param0+36], %r4540;
	st.param.b32	[param0+40], %r4541;
	st.param.b32	[param0+44], %r4542;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r5287;
	st.param.b32	[param1+4], %r5288;
	st.param.b32	[param1+8], %r5289;
	st.param.b32	[param1+12], %r5290;
	st.param.b32	[param1+16], %r5291;
	st.param.b32	[param1+20], %r5292;
	st.param.b32	[param1+24], %r5293;
	st.param.b32	[param1+28], %r5294;
	st.param.b32	[param1+32], %r5295;
	st.param.b32	[param1+36], %r5296;
	st.param.b32	[param1+40], %r5297;
	st.param.b32	[param1+44], %r5298;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r13428, [retval0+0];
	ld.param.b32	%r13429, [retval0+4];
	ld.param.b32	%r13430, [retval0+8];
	ld.param.b32	%r13431, [retval0+12];
	ld.param.b32	%r13432, [retval0+16];
	ld.param.b32	%r13433, [retval0+20];
	ld.param.b32	%r13434, [retval0+24];
	ld.param.b32	%r13435, [retval0+28];
	ld.param.b32	%r13436, [retval0+32];
	ld.param.b32	%r13437, [retval0+36];
	ld.param.b32	%r13438, [retval0+40];
	ld.param.b32	%r13439, [retval0+44];
	
	//{
	}// Callseq End 79
	shl.b32 	%r13440, %r13439, 1;
	shr.u32 	%r13441, %r13438, 31;
	or.b32  	%r15173, %r13441, %r13440;
	shl.b32 	%r13442, %r13438, 1;
	shr.u32 	%r13443, %r13437, 31;
	or.b32  	%r15174, %r13443, %r13442;
	shl.b32 	%r13444, %r13437, 1;
	shr.u32 	%r13445, %r13436, 31;
	or.b32  	%r15175, %r13445, %r13444;
	shl.b32 	%r13446, %r13436, 1;
	shr.u32 	%r13447, %r13435, 31;
	or.b32  	%r15176, %r13447, %r13446;
	shl.b32 	%r13448, %r13435, 1;
	shr.u32 	%r13449, %r13434, 31;
	or.b32  	%r15177, %r13449, %r13448;
	shl.b32 	%r13450, %r13434, 1;
	shr.u32 	%r13451, %r13433, 31;
	or.b32  	%r15178, %r13451, %r13450;
	shl.b32 	%r13452, %r13433, 1;
	shr.u32 	%r13453, %r13432, 31;
	or.b32  	%r15179, %r13453, %r13452;
	shl.b32 	%r13454, %r13432, 1;
	shr.u32 	%r13455, %r13431, 31;
	or.b32  	%r15180, %r13455, %r13454;
	shl.b32 	%r13456, %r13431, 1;
	shr.u32 	%r13457, %r13430, 31;
	or.b32  	%r15181, %r13457, %r13456;
	shl.b32 	%r13458, %r13430, 1;
	shr.u32 	%r13459, %r13429, 31;
	or.b32  	%r15182, %r13459, %r13458;
	shl.b32 	%r13460, %r13429, 1;
	shr.u32 	%r13461, %r13428, 31;
	or.b32  	%r15183, %r13461, %r13460;
	shl.b32 	%r15184, %r13428, 1;
	setp.gt.u32	%p2748, %r15173, 436277738;
	@%p2748 bra 	BB4_2529;

	setp.lt.u32	%p2749, %r15173, 436277738;
	@%p2749 bra 	BB4_2530;

	setp.gt.u32	%p2750, %r15174, 964683418;
	@%p2750 bra 	BB4_2529;

	setp.lt.u32	%p2751, %r15174, 964683418;
	@%p2751 bra 	BB4_2530;

	setp.gt.u32	%p2752, %r15175, 1260103606;
	@%p2752 bra 	BB4_2529;

	setp.lt.u32	%p2753, %r15175, 1260103606;
	@%p2753 bra 	BB4_2530;

	setp.gt.u32	%p2754, %r15176, 1129032919;
	@%p2754 bra 	BB4_2529;

	setp.lt.u32	%p2755, %r15176, 1129032919;
	@%p2755 bra 	BB4_2530;

	setp.gt.u32	%p2756, %r15177, 1685539716;
	@%p2756 bra 	BB4_2529;

	setp.lt.u32	%p2757, %r15177, 1685539716;
	@%p2757 bra 	BB4_2530;

	setp.gt.u32	%p2758, %r15178, -209382721;
	@%p2758 bra 	BB4_2529;

	setp.lt.u32	%p2759, %r15178, -209382721;
	@%p2759 bra 	BB4_2530;

	setp.gt.u32	%p2760, %r15179, 1731252896;
	@%p2760 bra 	BB4_2529;

	setp.lt.u32	%p2761, %r15179, 1731252896;
	@%p2761 bra 	BB4_2530;

	setp.gt.u32	%p2762, %r15180, -156174812;
	@%p2762 bra 	BB4_2529;

	setp.lt.u32	%p2763, %r15180, -156174812;
	@%p2763 bra 	BB4_2530;

	setp.gt.u32	%p2764, %r15181, 514588670;
	@%p2764 bra 	BB4_2529;

	setp.lt.u32	%p2765, %r15181, 514588670;
	@%p2765 bra 	BB4_2530;

	setp.gt.u32	%p2766, %r15182, -1319895041;
	@%p2766 bra 	BB4_2529;

	setp.lt.u32	%p2767, %r15182, -1319895041;
	@%p2767 bra 	BB4_2530;

	setp.gt.u32	%p2768, %r15183, -1174470657;
	@%p2768 bra 	BB4_2529;

	setp.lt.u32	%p2769, %r15183, -1174470657;
	setp.lt.u32	%p2770, %r15184, -21845;
	or.pred  	%p2771, %p2769, %p2770;
	@%p2771 bra 	BB4_2530;

BB4_2529:
	mov.u32 	%r13474, -21845;
	mov.u32 	%r13475, -1174470657;
	mov.u32 	%r13476, -1319895041;
	mov.u32 	%r13477, 514588670;
	mov.u32 	%r13478, -156174812;
	mov.u32 	%r13479, 1731252896;
	mov.u32 	%r13480, -209382721;
	mov.u32 	%r13481, 1685539716;
	mov.u32 	%r13482, 1129032919;
	mov.u32 	%r13483, 1260103606;
	mov.u32 	%r13484, 964683418;
	mov.u32 	%r13485, 436277738;
	// inline asm
	sub.cc.u32 %r15184, %r15184, %r13474;
subc.cc.u32 %r15183, %r15183, %r13475;
subc.cc.u32 %r15182, %r15182, %r13476;
subc.cc.u32 %r15181, %r15181, %r13477;
subc.cc.u32 %r15180, %r15180, %r13478;
subc.cc.u32 %r15179, %r15179, %r13479;
subc.cc.u32 %r15178, %r15178, %r13480;
subc.cc.u32 %r15177, %r15177, %r13481;
subc.cc.u32 %r15176, %r15176, %r13482;
subc.cc.u32 %r15175, %r15175, %r13483;
subc.cc.u32 %r15174, %r15174, %r13484;
subc.u32 %r15173, %r15173, %r13485;

	// inline asm

BB4_2530:
	mov.u32 	%r15251, %r5605;
	mov.u32 	%r15246, %r5600;
	mov.u32 	%r15253, %r5607;
	mov.u32 	%r15248, %r5602;
	mov.u32 	%r15255, %r5609;
	mov.u32 	%r15250, %r5604;
	mov.u32 	%r15245, %r5599;
	mov.u32 	%r15252, %r5606;
	mov.u32 	%r15247, %r5601;
	mov.u32 	%r15254, %r5608;
	mov.u32 	%r15249, %r5603;
	mov.u32 	%r15256, %r5610;
	// inline asm
	sub.cc.u32 %r15245, %r15245, %r15184;
subc.cc.u32 %r15246, %r15246, %r15183;
subc.cc.u32 %r15247, %r15247, %r15182;
subc.cc.u32 %r15248, %r15248, %r15181;
subc.cc.u32 %r15249, %r15249, %r15180;
subc.cc.u32 %r15250, %r15250, %r15179;
subc.cc.u32 %r15251, %r15251, %r15178;
subc.cc.u32 %r15252, %r15252, %r15177;
subc.cc.u32 %r15253, %r15253, %r15176;
subc.cc.u32 %r15254, %r15254, %r15175;
subc.cc.u32 %r15255, %r15255, %r15174;
subc.u32 %r15256, %r15256, %r15173;

	// inline asm
	setp.gt.u32	%p2772, %r5610, %r15173;
	@%p2772 bra 	BB4_2553;

	setp.lt.u32	%p2773, %r5610, %r15173;
	@%p2773 bra 	BB4_2552;

	setp.gt.u32	%p2774, %r5609, %r15174;
	@%p2774 bra 	BB4_2553;

	setp.lt.u32	%p2775, %r5609, %r15174;
	@%p2775 bra 	BB4_2552;

	setp.gt.u32	%p2776, %r5608, %r15175;
	@%p2776 bra 	BB4_2553;

	setp.lt.u32	%p2777, %r5608, %r15175;
	@%p2777 bra 	BB4_2552;

	setp.gt.u32	%p2778, %r5607, %r15176;
	@%p2778 bra 	BB4_2553;

	setp.lt.u32	%p2779, %r5607, %r15176;
	@%p2779 bra 	BB4_2552;

	setp.gt.u32	%p2780, %r5606, %r15177;
	@%p2780 bra 	BB4_2553;

	setp.lt.u32	%p2781, %r5606, %r15177;
	@%p2781 bra 	BB4_2552;

	setp.gt.u32	%p2782, %r5605, %r15178;
	@%p2782 bra 	BB4_2553;

	setp.lt.u32	%p2783, %r5605, %r15178;
	@%p2783 bra 	BB4_2552;

	setp.gt.u32	%p2784, %r5604, %r15179;
	@%p2784 bra 	BB4_2553;

	setp.lt.u32	%p2785, %r5604, %r15179;
	@%p2785 bra 	BB4_2552;

	setp.gt.u32	%p2786, %r5603, %r15180;
	@%p2786 bra 	BB4_2553;

	setp.lt.u32	%p2787, %r5603, %r15180;
	@%p2787 bra 	BB4_2552;

	setp.gt.u32	%p2788, %r5602, %r15181;
	@%p2788 bra 	BB4_2553;

	setp.lt.u32	%p2789, %r5602, %r15181;
	@%p2789 bra 	BB4_2552;

	setp.gt.u32	%p2790, %r5601, %r15182;
	@%p2790 bra 	BB4_2553;

	setp.lt.u32	%p2791, %r5601, %r15182;
	@%p2791 bra 	BB4_2552;

	setp.gt.u32	%p2792, %r5600, %r15183;
	@%p2792 bra 	BB4_2553;

	setp.ge.u32	%p2793, %r5600, %r15183;
	setp.ge.u32	%p2794, %r5599, %r15184;
	and.pred  	%p2795, %p2793, %p2794;
	@%p2795 bra 	BB4_2553;

BB4_2552:
	mov.u32 	%r13546, -21845;
	mov.u32 	%r13547, -1174470657;
	mov.u32 	%r13548, -1319895041;
	mov.u32 	%r13549, 514588670;
	mov.u32 	%r13550, -156174812;
	mov.u32 	%r13551, 1731252896;
	mov.u32 	%r13552, -209382721;
	mov.u32 	%r13553, 1685539716;
	mov.u32 	%r13554, 1129032919;
	mov.u32 	%r13555, 1260103606;
	mov.u32 	%r13556, 964683418;
	mov.u32 	%r13557, 436277738;
	// inline asm
	add.cc.u32 %r15245, %r15245, %r13546;
addc.cc.u32 %r15246, %r15246, %r13547;
addc.cc.u32 %r15247, %r15247, %r13548;
addc.cc.u32 %r15248, %r15248, %r13549;
addc.cc.u32 %r15249, %r15249, %r13550;
addc.cc.u32 %r15250, %r15250, %r13551;
addc.cc.u32 %r15251, %r15251, %r13552;
addc.cc.u32 %r15252, %r15252, %r13553;
addc.cc.u32 %r15253, %r15253, %r13554;
addc.cc.u32 %r15254, %r15254, %r13555;
addc.cc.u32 %r15255, %r15255, %r13556;
addc.u32 %r15256, %r15256, %r13557;

	// inline asm

BB4_2553:
	// inline asm
	add.cc.u32 %r13570, %r13570, %r14909;
addc.cc.u32 %r13571, %r13571, %r14910;
addc.cc.u32 %r13572, %r13572, %r14911;
addc.cc.u32 %r13573, %r13573, %r14912;
addc.cc.u32 %r13574, %r13574, %r14913;
addc.cc.u32 %r13575, %r13575, %r14914;
addc.cc.u32 %r13576, %r13576, %r14915;
addc.cc.u32 %r13577, %r13577, %r14916;
addc.cc.u32 %r13578, %r13578, %r14917;
addc.cc.u32 %r13579, %r13579, %r14918;
addc.cc.u32 %r13580, %r13580, %r14919;
addc.u32 %r13581, %r13581, %r14920;

	// inline asm
	setp.gt.u32	%p2796, %r13581, 436277738;
	@%p2796 bra 	BB4_2575;

	setp.lt.u32	%p2797, %r13581, 436277738;
	@%p2797 bra 	BB4_2576;

	setp.gt.u32	%p2798, %r13580, 964683418;
	@%p2798 bra 	BB4_2575;

	setp.lt.u32	%p2799, %r13580, 964683418;
	@%p2799 bra 	BB4_2576;

	setp.gt.u32	%p2800, %r13579, 1260103606;
	@%p2800 bra 	BB4_2575;

	setp.lt.u32	%p2801, %r13579, 1260103606;
	@%p2801 bra 	BB4_2576;

	setp.gt.u32	%p2802, %r13578, 1129032919;
	@%p2802 bra 	BB4_2575;

	setp.lt.u32	%p2803, %r13578, 1129032919;
	@%p2803 bra 	BB4_2576;

	setp.gt.u32	%p2804, %r13577, 1685539716;
	@%p2804 bra 	BB4_2575;

	setp.lt.u32	%p2805, %r13577, 1685539716;
	@%p2805 bra 	BB4_2576;

	setp.gt.u32	%p2806, %r13576, -209382721;
	@%p2806 bra 	BB4_2575;

	setp.lt.u32	%p2807, %r13576, -209382721;
	@%p2807 bra 	BB4_2576;

	setp.gt.u32	%p2808, %r13575, 1731252896;
	@%p2808 bra 	BB4_2575;

	setp.lt.u32	%p2809, %r13575, 1731252896;
	@%p2809 bra 	BB4_2576;

	setp.gt.u32	%p2810, %r13574, -156174812;
	@%p2810 bra 	BB4_2575;

	setp.lt.u32	%p2811, %r13574, -156174812;
	@%p2811 bra 	BB4_2576;

	setp.gt.u32	%p2812, %r13573, 514588670;
	@%p2812 bra 	BB4_2575;

	setp.lt.u32	%p2813, %r13573, 514588670;
	@%p2813 bra 	BB4_2576;

	setp.gt.u32	%p2814, %r13572, -1319895041;
	@%p2814 bra 	BB4_2575;

	setp.lt.u32	%p2815, %r13572, -1319895041;
	@%p2815 bra 	BB4_2576;

	setp.gt.u32	%p2816, %r13571, -1174470657;
	@%p2816 bra 	BB4_2575;

	setp.lt.u32	%p2817, %r13571, -1174470657;
	setp.lt.u32	%p2818, %r13570, -21845;
	or.pred  	%p2819, %p2817, %p2818;
	@%p2819 bra 	BB4_2576;

BB4_2575:
	mov.u32 	%r13618, -21845;
	mov.u32 	%r13619, -1174470657;
	mov.u32 	%r13620, -1319895041;
	mov.u32 	%r13621, 514588670;
	mov.u32 	%r13622, -156174812;
	mov.u32 	%r13623, 1731252896;
	mov.u32 	%r13624, -209382721;
	mov.u32 	%r13625, 1685539716;
	mov.u32 	%r13626, 1129032919;
	mov.u32 	%r13627, 1260103606;
	mov.u32 	%r13628, 964683418;
	mov.u32 	%r13629, 436277738;
	// inline asm
	sub.cc.u32 %r13570, %r13570, %r13618;
subc.cc.u32 %r13571, %r13571, %r13619;
subc.cc.u32 %r13572, %r13572, %r13620;
subc.cc.u32 %r13573, %r13573, %r13621;
subc.cc.u32 %r13574, %r13574, %r13622;
subc.cc.u32 %r13575, %r13575, %r13623;
subc.cc.u32 %r13576, %r13576, %r13624;
subc.cc.u32 %r13577, %r13577, %r13625;
subc.cc.u32 %r13578, %r13578, %r13626;
subc.cc.u32 %r13579, %r13579, %r13627;
subc.cc.u32 %r13580, %r13580, %r13628;
subc.u32 %r13581, %r13581, %r13629;

	// inline asm

BB4_2576:
	// Callseq Start 80
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r13570;
	st.param.b32	[param0+4], %r13571;
	st.param.b32	[param0+8], %r13572;
	st.param.b32	[param0+12], %r13573;
	st.param.b32	[param0+16], %r13574;
	st.param.b32	[param0+20], %r13575;
	st.param.b32	[param0+24], %r13576;
	st.param.b32	[param0+28], %r13577;
	st.param.b32	[param0+32], %r13578;
	st.param.b32	[param0+36], %r13579;
	st.param.b32	[param0+40], %r13580;
	st.param.b32	[param0+44], %r13581;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r13570;
	st.param.b32	[param1+4], %r13571;
	st.param.b32	[param1+8], %r13572;
	st.param.b32	[param1+12], %r13573;
	st.param.b32	[param1+16], %r13574;
	st.param.b32	[param1+20], %r13575;
	st.param.b32	[param1+24], %r13576;
	st.param.b32	[param1+28], %r13577;
	st.param.b32	[param1+32], %r13578;
	st.param.b32	[param1+36], %r13579;
	st.param.b32	[param1+40], %r13580;
	st.param.b32	[param1+44], %r13581;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r13666, [retval0+0];
	ld.param.b32	%r13667, [retval0+4];
	ld.param.b32	%r13668, [retval0+8];
	ld.param.b32	%r13669, [retval0+12];
	ld.param.b32	%r13670, [retval0+16];
	ld.param.b32	%r13671, [retval0+20];
	ld.param.b32	%r13672, [retval0+24];
	ld.param.b32	%r13673, [retval0+28];
	ld.param.b32	%r13674, [retval0+32];
	ld.param.b32	%r13675, [retval0+36];
	ld.param.b32	%r13676, [retval0+40];
	ld.param.b32	%r13677, [retval0+44];
	
	//{
	}// Callseq End 80
	mov.u32 	%r15214, %r13672;
	mov.u32 	%r15219, %r13667;
	mov.u32 	%r15212, %r13674;
	mov.u32 	%r15217, %r13669;
	mov.u32 	%r15210, %r13676;
	mov.u32 	%r15215, %r13671;
	mov.u32 	%r15220, %r13666;
	mov.u32 	%r15213, %r13673;
	mov.u32 	%r15218, %r13668;
	mov.u32 	%r15211, %r13675;
	mov.u32 	%r15216, %r13670;
	mov.u32 	%r15209, %r13677;
	// inline asm
	sub.cc.u32 %r15220, %r15220, %r4459;
subc.cc.u32 %r15219, %r15219, %r4460;
subc.cc.u32 %r15218, %r15218, %r4461;
subc.cc.u32 %r15217, %r15217, %r4462;
subc.cc.u32 %r15216, %r15216, %r4463;
subc.cc.u32 %r15215, %r15215, %r4464;
subc.cc.u32 %r15214, %r15214, %r4465;
subc.cc.u32 %r15213, %r15213, %r4466;
subc.cc.u32 %r15212, %r15212, %r4467;
subc.cc.u32 %r15211, %r15211, %r4468;
subc.cc.u32 %r15210, %r15210, %r4469;
subc.u32 %r15209, %r15209, %r4470;

	// inline asm
	setp.gt.u32	%p2820, %r13677, %r4470;
	@%p2820 bra 	BB4_2599;

	setp.lt.u32	%p2821, %r13677, %r4470;
	@%p2821 bra 	BB4_2598;

	setp.gt.u32	%p2822, %r13676, %r4469;
	@%p2822 bra 	BB4_2599;

	setp.lt.u32	%p2823, %r13676, %r4469;
	@%p2823 bra 	BB4_2598;

	setp.gt.u32	%p2824, %r13675, %r4468;
	@%p2824 bra 	BB4_2599;

	setp.lt.u32	%p2825, %r13675, %r4468;
	@%p2825 bra 	BB4_2598;

	setp.gt.u32	%p2826, %r13674, %r4467;
	@%p2826 bra 	BB4_2599;

	setp.lt.u32	%p2827, %r13674, %r4467;
	@%p2827 bra 	BB4_2598;

	setp.gt.u32	%p2828, %r13673, %r4466;
	@%p2828 bra 	BB4_2599;

	setp.lt.u32	%p2829, %r13673, %r4466;
	@%p2829 bra 	BB4_2598;

	setp.gt.u32	%p2830, %r13672, %r4465;
	@%p2830 bra 	BB4_2599;

	setp.lt.u32	%p2831, %r13672, %r4465;
	@%p2831 bra 	BB4_2598;

	setp.gt.u32	%p2832, %r13671, %r4464;
	@%p2832 bra 	BB4_2599;

	setp.lt.u32	%p2833, %r13671, %r4464;
	@%p2833 bra 	BB4_2598;

	setp.gt.u32	%p2834, %r13670, %r4463;
	@%p2834 bra 	BB4_2599;

	setp.lt.u32	%p2835, %r13670, %r4463;
	@%p2835 bra 	BB4_2598;

	setp.gt.u32	%p2836, %r13669, %r4462;
	@%p2836 bra 	BB4_2599;

	setp.lt.u32	%p2837, %r13669, %r4462;
	@%p2837 bra 	BB4_2598;

	setp.gt.u32	%p2838, %r13668, %r4461;
	@%p2838 bra 	BB4_2599;

	setp.lt.u32	%p2839, %r13668, %r4461;
	@%p2839 bra 	BB4_2598;

	setp.gt.u32	%p2840, %r13667, %r4460;
	@%p2840 bra 	BB4_2599;

	setp.ge.u32	%p2841, %r13667, %r4460;
	setp.ge.u32	%p2842, %r13666, %r4459;
	and.pred  	%p2843, %p2841, %p2842;
	@%p2843 bra 	BB4_2599;

BB4_2598:
	mov.u32 	%r13690, -21845;
	mov.u32 	%r13691, -1174470657;
	mov.u32 	%r13692, -1319895041;
	mov.u32 	%r13693, 514588670;
	mov.u32 	%r13694, -156174812;
	mov.u32 	%r13695, 1731252896;
	mov.u32 	%r13696, -209382721;
	mov.u32 	%r13697, 1685539716;
	mov.u32 	%r13698, 1129032919;
	mov.u32 	%r13699, 1260103606;
	mov.u32 	%r13700, 964683418;
	mov.u32 	%r13701, 436277738;
	// inline asm
	add.cc.u32 %r15220, %r15220, %r13690;
addc.cc.u32 %r15219, %r15219, %r13691;
addc.cc.u32 %r15218, %r15218, %r13692;
addc.cc.u32 %r15217, %r15217, %r13693;
addc.cc.u32 %r15216, %r15216, %r13694;
addc.cc.u32 %r15215, %r15215, %r13695;
addc.cc.u32 %r15214, %r15214, %r13696;
addc.cc.u32 %r15213, %r15213, %r13697;
addc.cc.u32 %r15212, %r15212, %r13698;
addc.cc.u32 %r15211, %r15211, %r13699;
addc.cc.u32 %r15210, %r15210, %r13700;
addc.u32 %r15209, %r15209, %r13701;

	// inline asm

BB4_2599:
	mov.u32 	%r13714, %r15220;
	mov.u32 	%r13719, %r15215;
	mov.u32 	%r13724, %r15210;
	mov.u32 	%r13717, %r15217;
	mov.u32 	%r13722, %r15212;
	mov.u32 	%r13715, %r15219;
	mov.u32 	%r13720, %r15214;
	mov.u32 	%r13725, %r15209;
	mov.u32 	%r13718, %r15216;
	mov.u32 	%r13723, %r15211;
	mov.u32 	%r13716, %r15218;
	mov.u32 	%r13721, %r15213;
	// inline asm
	sub.cc.u32 %r13714, %r13714, %r4471;
subc.cc.u32 %r13715, %r13715, %r4472;
subc.cc.u32 %r13716, %r13716, %r4473;
subc.cc.u32 %r13717, %r13717, %r4474;
subc.cc.u32 %r13718, %r13718, %r4475;
subc.cc.u32 %r13719, %r13719, %r4476;
subc.cc.u32 %r13720, %r13720, %r4477;
subc.cc.u32 %r13721, %r13721, %r4478;
subc.cc.u32 %r13722, %r13722, %r4479;
subc.cc.u32 %r13723, %r13723, %r4480;
subc.cc.u32 %r13724, %r13724, %r4481;
subc.u32 %r13725, %r13725, %r4482;

	// inline asm
	setp.gt.u32	%p2844, %r15209, %r4482;
	@%p2844 bra 	BB4_2622;

	setp.lt.u32	%p2845, %r15209, %r4482;
	@%p2845 bra 	BB4_2621;

	setp.gt.u32	%p2846, %r15210, %r4481;
	@%p2846 bra 	BB4_2622;

	setp.lt.u32	%p2847, %r15210, %r4481;
	@%p2847 bra 	BB4_2621;

	setp.gt.u32	%p2848, %r15211, %r4480;
	@%p2848 bra 	BB4_2622;

	setp.lt.u32	%p2849, %r15211, %r4480;
	@%p2849 bra 	BB4_2621;

	setp.gt.u32	%p2850, %r15212, %r4479;
	@%p2850 bra 	BB4_2622;

	setp.lt.u32	%p2851, %r15212, %r4479;
	@%p2851 bra 	BB4_2621;

	setp.gt.u32	%p2852, %r15213, %r4478;
	@%p2852 bra 	BB4_2622;

	setp.lt.u32	%p2853, %r15213, %r4478;
	@%p2853 bra 	BB4_2621;

	setp.gt.u32	%p2854, %r15214, %r4477;
	@%p2854 bra 	BB4_2622;

	setp.lt.u32	%p2855, %r15214, %r4477;
	@%p2855 bra 	BB4_2621;

	setp.gt.u32	%p2856, %r15215, %r4476;
	@%p2856 bra 	BB4_2622;

	setp.lt.u32	%p2857, %r15215, %r4476;
	@%p2857 bra 	BB4_2621;

	setp.gt.u32	%p2858, %r15216, %r4475;
	@%p2858 bra 	BB4_2622;

	setp.lt.u32	%p2859, %r15216, %r4475;
	@%p2859 bra 	BB4_2621;

	setp.gt.u32	%p2860, %r15217, %r4474;
	@%p2860 bra 	BB4_2622;

	setp.lt.u32	%p2861, %r15217, %r4474;
	@%p2861 bra 	BB4_2621;

	setp.gt.u32	%p2862, %r15218, %r4473;
	@%p2862 bra 	BB4_2622;

	setp.lt.u32	%p2863, %r15218, %r4473;
	@%p2863 bra 	BB4_2621;

	setp.gt.u32	%p2864, %r15219, %r4472;
	@%p2864 bra 	BB4_2622;

	setp.ge.u32	%p2865, %r15219, %r4472;
	setp.ge.u32	%p2866, %r15220, %r4471;
	and.pred  	%p2867, %p2865, %p2866;
	@%p2867 bra 	BB4_2622;

BB4_2621:
	mov.u32 	%r13762, -21845;
	mov.u32 	%r13763, -1174470657;
	mov.u32 	%r13764, -1319895041;
	mov.u32 	%r13765, 514588670;
	mov.u32 	%r13766, -156174812;
	mov.u32 	%r13767, 1731252896;
	mov.u32 	%r13768, -209382721;
	mov.u32 	%r13769, 1685539716;
	mov.u32 	%r13770, 1129032919;
	mov.u32 	%r13771, 1260103606;
	mov.u32 	%r13772, 964683418;
	mov.u32 	%r13773, 436277738;
	// inline asm
	add.cc.u32 %r13714, %r13714, %r13762;
addc.cc.u32 %r13715, %r13715, %r13763;
addc.cc.u32 %r13716, %r13716, %r13764;
addc.cc.u32 %r13717, %r13717, %r13765;
addc.cc.u32 %r13718, %r13718, %r13766;
addc.cc.u32 %r13719, %r13719, %r13767;
addc.cc.u32 %r13720, %r13720, %r13768;
addc.cc.u32 %r13721, %r13721, %r13769;
addc.cc.u32 %r13722, %r13722, %r13770;
addc.cc.u32 %r13723, %r13723, %r13771;
addc.cc.u32 %r13724, %r13724, %r13772;
addc.u32 %r13725, %r13725, %r13773;

	// inline asm

BB4_2622:
	// Callseq Start 81
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r13714;
	st.param.b32	[param0+4], %r13715;
	st.param.b32	[param0+8], %r13716;
	st.param.b32	[param0+12], %r13717;
	st.param.b32	[param0+16], %r13718;
	st.param.b32	[param0+20], %r13719;
	st.param.b32	[param0+24], %r13720;
	st.param.b32	[param0+28], %r13721;
	st.param.b32	[param0+32], %r13722;
	st.param.b32	[param0+36], %r13723;
	st.param.b32	[param0+40], %r13724;
	st.param.b32	[param0+44], %r13725;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r12880;
	st.param.b32	[param1+4], %r12881;
	st.param.b32	[param1+8], %r12882;
	st.param.b32	[param1+12], %r12883;
	st.param.b32	[param1+16], %r12884;
	st.param.b32	[param1+20], %r12885;
	st.param.b32	[param1+24], %r12886;
	st.param.b32	[param1+28], %r12887;
	st.param.b32	[param1+32], %r12888;
	st.param.b32	[param1+36], %r12889;
	st.param.b32	[param1+40], %r12890;
	st.param.b32	[param1+44], %r12891;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r15257, [retval0+0];
	ld.param.b32	%r15258, [retval0+4];
	ld.param.b32	%r15259, [retval0+8];
	ld.param.b32	%r15260, [retval0+12];
	ld.param.b32	%r15261, [retval0+16];
	ld.param.b32	%r15262, [retval0+20];
	ld.param.b32	%r15263, [retval0+24];
	ld.param.b32	%r15264, [retval0+28];
	ld.param.b32	%r15265, [retval0+32];
	ld.param.b32	%r15266, [retval0+36];
	ld.param.b32	%r15267, [retval0+40];
	ld.param.b32	%r15268, [retval0+44];
	
	//{
	}// Callseq End 81
	bra.uni 	BB4_2623;

BB4_1992:
	mov.u32 	%r15233, %r11944;
	mov.u32 	%r15234, %r11945;
	mov.u32 	%r15235, %r11946;
	mov.u32 	%r15236, %r11947;
	mov.u32 	%r15237, %r11948;
	mov.u32 	%r15238, %r11949;
	mov.u32 	%r15239, %r11950;
	mov.u32 	%r15240, %r11951;
	mov.u32 	%r15241, %r11952;
	mov.u32 	%r15242, %r11953;
	mov.u32 	%r15243, %r11954;
	mov.u32 	%r15244, %r11955;
	mov.u32 	%r15245, %r2947;
	mov.u32 	%r15246, %r2948;
	mov.u32 	%r15247, %r2949;
	mov.u32 	%r15248, %r2950;
	mov.u32 	%r15249, %r2951;
	mov.u32 	%r15250, %r2952;
	mov.u32 	%r15251, %r2953;
	mov.u32 	%r15252, %r2954;
	mov.u32 	%r15253, %r2955;
	mov.u32 	%r15254, %r2956;
	mov.u32 	%r15255, %r2957;
	mov.u32 	%r15256, %r2958;
	mov.u32 	%r15257, %r13570;
	mov.u32 	%r15258, %r13571;
	mov.u32 	%r15259, %r13572;
	mov.u32 	%r15260, %r13573;
	mov.u32 	%r15261, %r13574;
	mov.u32 	%r15262, %r13575;
	mov.u32 	%r15263, %r13576;
	mov.u32 	%r15264, %r13577;
	mov.u32 	%r15265, %r13578;
	mov.u32 	%r15266, %r13579;
	mov.u32 	%r15267, %r13580;
	mov.u32 	%r15268, %r13581;

BB4_2623:
	add.s32 	%r14500, %r2898, -1;
	setp.gt.s32	%p2868, %r2898, 0;
	@%p2868 bra 	BB4_1345;
	bra.uni 	BB4_2624;

BB4_1343:
	mov.u32 	%r15233, %r14885;
	mov.u32 	%r15234, %r14885;
	mov.u32 	%r15235, %r14885;
	mov.u32 	%r15236, %r14885;
	mov.u32 	%r15237, %r14885;
	mov.u32 	%r15238, %r14885;
	mov.u32 	%r15239, %r14885;
	mov.u32 	%r15240, %r14885;
	mov.u32 	%r15241, %r14885;
	mov.u32 	%r15242, %r14885;
	mov.u32 	%r15243, %r14885;
	mov.u32 	%r15244, %r14885;
	mov.u32 	%r15245, %r14897;
	mov.u32 	%r15246, %r14898;
	mov.u32 	%r15247, %r14899;
	mov.u32 	%r15248, %r14900;
	mov.u32 	%r15249, %r14901;
	mov.u32 	%r15250, %r14902;
	mov.u32 	%r15251, %r14903;
	mov.u32 	%r15252, %r14904;
	mov.u32 	%r15253, %r14905;
	mov.u32 	%r15254, %r14906;
	mov.u32 	%r15255, %r14907;
	mov.u32 	%r15256, %r14908;
	mov.u32 	%r15257, %r14885;
	mov.u32 	%r15258, %r14885;
	mov.u32 	%r15259, %r14885;
	mov.u32 	%r15260, %r14885;
	mov.u32 	%r15261, %r14885;
	mov.u32 	%r15262, %r14885;
	mov.u32 	%r15263, %r14885;
	mov.u32 	%r15264, %r14885;
	mov.u32 	%r15265, %r14885;
	mov.u32 	%r15266, %r14885;
	mov.u32 	%r15267, %r14885;
	mov.u32 	%r15268, %r14885;

BB4_2624:
	ld.param.u64 	%rd136, [G1_bellman_multiexp_param_2];
	cvta.to.global.u64 	%rd133, %rd136;
	mul.wide.u32 	%rd134, %r1, 144;
	add.s64 	%rd135, %rd133, %rd134;
	st.global.u32 	[%rd135], %r15233;
	st.global.u32 	[%rd135+4], %r15234;
	st.global.u32 	[%rd135+8], %r15235;
	st.global.u32 	[%rd135+12], %r15236;
	st.global.u32 	[%rd135+16], %r15237;
	st.global.u32 	[%rd135+20], %r15238;
	st.global.u32 	[%rd135+24], %r15239;
	st.global.u32 	[%rd135+28], %r15240;
	st.global.u32 	[%rd135+32], %r15241;
	st.global.u32 	[%rd135+36], %r15242;
	st.global.u32 	[%rd135+40], %r15243;
	st.global.u32 	[%rd135+44], %r15244;
	st.global.u32 	[%rd135+48], %r15245;
	st.global.u32 	[%rd135+52], %r15246;
	st.global.u32 	[%rd135+56], %r15247;
	st.global.u32 	[%rd135+60], %r15248;
	st.global.u32 	[%rd135+64], %r15249;
	st.global.u32 	[%rd135+68], %r15250;
	st.global.u32 	[%rd135+72], %r15251;
	st.global.u32 	[%rd135+76], %r15252;
	st.global.u32 	[%rd135+80], %r15253;
	st.global.u32 	[%rd135+84], %r15254;
	st.global.u32 	[%rd135+88], %r15255;
	st.global.u32 	[%rd135+92], %r15256;
	st.global.u32 	[%rd135+96], %r15257;
	st.global.u32 	[%rd135+100], %r15258;
	st.global.u32 	[%rd135+104], %r15259;
	st.global.u32 	[%rd135+108], %r15260;
	st.global.u32 	[%rd135+112], %r15261;
	st.global.u32 	[%rd135+116], %r15262;
	st.global.u32 	[%rd135+120], %r15263;
	st.global.u32 	[%rd135+124], %r15264;
	st.global.u32 	[%rd135+128], %r15265;
	st.global.u32 	[%rd135+132], %r15266;
	st.global.u32 	[%rd135+136], %r15267;
	st.global.u32 	[%rd135+140], %r15268;

BB4_2625:
	ret;
}

	// .globl	G2_bellman_multiexp
.visible .entry G2_bellman_multiexp(
	.param .u64 G2_bellman_multiexp_param_0,
	.param .u64 G2_bellman_multiexp_param_1,
	.param .u64 G2_bellman_multiexp_param_2,
	.param .u64 G2_bellman_multiexp_param_3,
	.param .u32 G2_bellman_multiexp_param_4,
	.param .u32 G2_bellman_multiexp_param_5,
	.param .u32 G2_bellman_multiexp_param_6,
	.param .u32 G2_bellman_multiexp_param_7
)
{
	.local .align 4 .b8 	__local_depot5[32];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<9107>;
	.reg .b16 	%rs<88>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<52401>;
	.reg .b64 	%rd<137>;


	mov.u64 	%SPL, __local_depot5;
	ld.param.u64 	%rd10, [G2_bellman_multiexp_param_0];
	ld.param.u64 	%rd11, [G2_bellman_multiexp_param_1];
	ld.param.u64 	%rd13, [G2_bellman_multiexp_param_3];
	ld.param.u32 	%r21020, [G2_bellman_multiexp_param_4];
	ld.param.u32 	%r21021, [G2_bellman_multiexp_param_5];
	ld.param.u32 	%r21022, [G2_bellman_multiexp_param_6];
	ld.param.u32 	%r21023, [G2_bellman_multiexp_param_7];
	cvta.to.global.u64 	%rd1, %rd11;
	mov.u32 	%r21024, %ntid.x;
	mov.u32 	%r21025, %ctaid.x;
	mov.u32 	%r21026, %tid.x;
	mad.lo.s32 	%r1, %r21024, %r21025, %r21026;
	mul.lo.s32 	%r21027, %r21022, %r21021;
	setp.ge.u32	%p1, %r1, %r21027;
	@%p1 bra 	BB5_8437;

	mov.u32 	%r21028, 1;
	shl.b32 	%r2, %r21028, %r21023;
	add.s32 	%r21029, %r2, -1;
	mul.lo.s32 	%r21030, %r1, %r21029;
	cvt.u64.u32	%rd2, %r21030;
	setp.eq.s32	%p2, %r21029, 0;
	@%p2 bra 	BB5_10;

	and.b32  	%r21034, %r21029, 3;
	mov.u32 	%r47586, 0;
	setp.eq.s32	%p3, %r21034, 0;
	@%p3 bra 	BB5_8;

	setp.eq.s32	%p4, %r21034, 1;
	@%p4 bra 	BB5_7;

	setp.eq.s32	%p5, %r21034, 2;
	@%p5 bra 	BB5_6;

	mul.lo.s64 	%rd14, %rd2, 288;
	add.s64 	%rd15, %rd1, %rd14;
	mov.u64 	%rd16, 0;
	st.global.u32 	[%rd15+4], %rd16;
	st.global.u32 	[%rd15], %rd16;
	st.global.u32 	[%rd15+12], %rd16;
	st.global.u32 	[%rd15+8], %rd16;
	st.global.u32 	[%rd15+20], %rd16;
	st.global.u32 	[%rd15+16], %rd16;
	st.global.u32 	[%rd15+28], %rd16;
	st.global.u32 	[%rd15+24], %rd16;
	st.global.u32 	[%rd15+36], %rd16;
	st.global.u32 	[%rd15+32], %rd16;
	st.global.u32 	[%rd15+44], %rd16;
	st.global.u32 	[%rd15+40], %rd16;
	st.global.u32 	[%rd15+52], %rd16;
	st.global.u32 	[%rd15+48], %rd16;
	st.global.u32 	[%rd15+60], %rd16;
	st.global.u32 	[%rd15+56], %rd16;
	st.global.u32 	[%rd15+68], %rd16;
	st.global.u32 	[%rd15+64], %rd16;
	st.global.u32 	[%rd15+76], %rd16;
	st.global.u32 	[%rd15+72], %rd16;
	st.global.u32 	[%rd15+84], %rd16;
	st.global.u32 	[%rd15+80], %rd16;
	st.global.u32 	[%rd15+92], %rd16;
	st.global.u32 	[%rd15+88], %rd16;
	mov.u64 	%rd17, 1980301312;
	st.global.u32 	[%rd15+100], %rd17;
	mov.u64 	%rd18, 196605;
	st.global.u32 	[%rd15+96], %rd18;
	mov.u64 	%rd19, 3958636555;
	st.global.u32 	[%rd15+108], %rd19;
	mov.u64 	%rd20, 3289120770;
	st.global.u32 	[%rd15+104], %rd20;
	mov.u64 	%rd21, 1598593111;
	st.global.u32 	[%rd15+116], %rd21;
	mov.u64 	%rd22, 1405573306;
	st.global.u32 	[%rd15+112], %rd22;
	mov.u64 	%rd23, 2010011731;
	st.global.u32 	[%rd15+124], %rd23;
	mov.u64 	%rd24, 1884444485;
	st.global.u32 	[%rd15+120], %rd24;
	mov.u64 	%rd25, 1543969431;
	st.global.u32 	[%rd15+132], %rd25;
	mov.u64 	%rd26, 2723605613;
	st.global.u32 	[%rd15+128], %rd26;
	mov.u64 	%rd27, 368467651;
	st.global.u32 	[%rd15+140], %rd27;
	mov.u64 	%rd28, 4202751123;
	st.global.u32 	[%rd15+136], %rd28;
	st.global.u32 	[%rd15+148], %rd16;
	st.global.u32 	[%rd15+144], %rd16;
	st.global.u32 	[%rd15+156], %rd16;
	st.global.u32 	[%rd15+152], %rd16;
	st.global.u32 	[%rd15+164], %rd16;
	st.global.u32 	[%rd15+160], %rd16;
	st.global.u32 	[%rd15+172], %rd16;
	st.global.u32 	[%rd15+168], %rd16;
	st.global.u32 	[%rd15+180], %rd16;
	st.global.u32 	[%rd15+176], %rd16;
	st.global.u32 	[%rd15+188], %rd16;
	st.global.u32 	[%rd15+184], %rd16;
	st.global.u32 	[%rd15+196], %rd16;
	st.global.u32 	[%rd15+192], %rd16;
	st.global.u32 	[%rd15+204], %rd16;
	st.global.u32 	[%rd15+200], %rd16;
	st.global.u32 	[%rd15+212], %rd16;
	st.global.u32 	[%rd15+208], %rd16;
	st.global.u32 	[%rd15+220], %rd16;
	st.global.u32 	[%rd15+216], %rd16;
	st.global.u32 	[%rd15+228], %rd16;
	st.global.u32 	[%rd15+224], %rd16;
	st.global.u32 	[%rd15+236], %rd16;
	st.global.u32 	[%rd15+232], %rd16;
	st.global.u32 	[%rd15+244], %rd16;
	st.global.u32 	[%rd15+240], %rd16;
	st.global.u32 	[%rd15+252], %rd16;
	st.global.u32 	[%rd15+248], %rd16;
	st.global.u32 	[%rd15+260], %rd16;
	st.global.u32 	[%rd15+256], %rd16;
	st.global.u32 	[%rd15+268], %rd16;
	st.global.u32 	[%rd15+264], %rd16;
	st.global.u32 	[%rd15+276], %rd16;
	st.global.u32 	[%rd15+272], %rd16;
	st.global.u32 	[%rd15+284], %rd16;
	st.global.u32 	[%rd15+280], %rd16;
	mov.u32 	%r47586, %r21028;

BB5_6:
	cvt.u64.u32	%rd29, %r47586;
	add.s64 	%rd30, %rd29, %rd2;
	mul.lo.s64 	%rd31, %rd30, 288;
	add.s64 	%rd32, %rd1, %rd31;
	mov.u64 	%rd33, 0;
	st.global.u32 	[%rd32+4], %rd33;
	st.global.u32 	[%rd32], %rd33;
	st.global.u32 	[%rd32+12], %rd33;
	st.global.u32 	[%rd32+8], %rd33;
	st.global.u32 	[%rd32+20], %rd33;
	st.global.u32 	[%rd32+16], %rd33;
	st.global.u32 	[%rd32+28], %rd33;
	st.global.u32 	[%rd32+24], %rd33;
	st.global.u32 	[%rd32+36], %rd33;
	st.global.u32 	[%rd32+32], %rd33;
	st.global.u32 	[%rd32+44], %rd33;
	st.global.u32 	[%rd32+40], %rd33;
	st.global.u32 	[%rd32+52], %rd33;
	st.global.u32 	[%rd32+48], %rd33;
	st.global.u32 	[%rd32+60], %rd33;
	st.global.u32 	[%rd32+56], %rd33;
	st.global.u32 	[%rd32+68], %rd33;
	st.global.u32 	[%rd32+64], %rd33;
	st.global.u32 	[%rd32+76], %rd33;
	st.global.u32 	[%rd32+72], %rd33;
	st.global.u32 	[%rd32+84], %rd33;
	st.global.u32 	[%rd32+80], %rd33;
	st.global.u32 	[%rd32+92], %rd33;
	st.global.u32 	[%rd32+88], %rd33;
	mov.u64 	%rd34, 1980301312;
	st.global.u32 	[%rd32+100], %rd34;
	mov.u64 	%rd35, 196605;
	st.global.u32 	[%rd32+96], %rd35;
	mov.u64 	%rd36, 3958636555;
	st.global.u32 	[%rd32+108], %rd36;
	mov.u64 	%rd37, 3289120770;
	st.global.u32 	[%rd32+104], %rd37;
	mov.u64 	%rd38, 1598593111;
	st.global.u32 	[%rd32+116], %rd38;
	mov.u64 	%rd39, 1405573306;
	st.global.u32 	[%rd32+112], %rd39;
	mov.u64 	%rd40, 2010011731;
	st.global.u32 	[%rd32+124], %rd40;
	mov.u64 	%rd41, 1884444485;
	st.global.u32 	[%rd32+120], %rd41;
	mov.u64 	%rd42, 1543969431;
	st.global.u32 	[%rd32+132], %rd42;
	mov.u64 	%rd43, 2723605613;
	st.global.u32 	[%rd32+128], %rd43;
	mov.u64 	%rd44, 368467651;
	st.global.u32 	[%rd32+140], %rd44;
	mov.u64 	%rd45, 4202751123;
	st.global.u32 	[%rd32+136], %rd45;
	st.global.u32 	[%rd32+148], %rd33;
	st.global.u32 	[%rd32+144], %rd33;
	st.global.u32 	[%rd32+156], %rd33;
	st.global.u32 	[%rd32+152], %rd33;
	st.global.u32 	[%rd32+164], %rd33;
	st.global.u32 	[%rd32+160], %rd33;
	st.global.u32 	[%rd32+172], %rd33;
	st.global.u32 	[%rd32+168], %rd33;
	st.global.u32 	[%rd32+180], %rd33;
	st.global.u32 	[%rd32+176], %rd33;
	st.global.u32 	[%rd32+188], %rd33;
	st.global.u32 	[%rd32+184], %rd33;
	st.global.u32 	[%rd32+196], %rd33;
	st.global.u32 	[%rd32+192], %rd33;
	st.global.u32 	[%rd32+204], %rd33;
	st.global.u32 	[%rd32+200], %rd33;
	st.global.u32 	[%rd32+212], %rd33;
	st.global.u32 	[%rd32+208], %rd33;
	st.global.u32 	[%rd32+220], %rd33;
	st.global.u32 	[%rd32+216], %rd33;
	st.global.u32 	[%rd32+228], %rd33;
	st.global.u32 	[%rd32+224], %rd33;
	st.global.u32 	[%rd32+236], %rd33;
	st.global.u32 	[%rd32+232], %rd33;
	st.global.u32 	[%rd32+244], %rd33;
	st.global.u32 	[%rd32+240], %rd33;
	st.global.u32 	[%rd32+252], %rd33;
	st.global.u32 	[%rd32+248], %rd33;
	st.global.u32 	[%rd32+260], %rd33;
	st.global.u32 	[%rd32+256], %rd33;
	st.global.u32 	[%rd32+268], %rd33;
	st.global.u32 	[%rd32+264], %rd33;
	st.global.u32 	[%rd32+276], %rd33;
	st.global.u32 	[%rd32+272], %rd33;
	st.global.u32 	[%rd32+284], %rd33;
	st.global.u32 	[%rd32+280], %rd33;
	add.s32 	%r47586, %r47586, 1;

BB5_7:
	cvt.u64.u32	%rd46, %r47586;
	add.s64 	%rd47, %rd46, %rd2;
	mul.lo.s64 	%rd48, %rd47, 288;
	add.s64 	%rd49, %rd1, %rd48;
	mov.u64 	%rd50, 0;
	st.global.u32 	[%rd49+4], %rd50;
	st.global.u32 	[%rd49], %rd50;
	st.global.u32 	[%rd49+12], %rd50;
	st.global.u32 	[%rd49+8], %rd50;
	st.global.u32 	[%rd49+20], %rd50;
	st.global.u32 	[%rd49+16], %rd50;
	st.global.u32 	[%rd49+28], %rd50;
	st.global.u32 	[%rd49+24], %rd50;
	st.global.u32 	[%rd49+36], %rd50;
	st.global.u32 	[%rd49+32], %rd50;
	st.global.u32 	[%rd49+44], %rd50;
	st.global.u32 	[%rd49+40], %rd50;
	st.global.u32 	[%rd49+52], %rd50;
	st.global.u32 	[%rd49+48], %rd50;
	st.global.u32 	[%rd49+60], %rd50;
	st.global.u32 	[%rd49+56], %rd50;
	st.global.u32 	[%rd49+68], %rd50;
	st.global.u32 	[%rd49+64], %rd50;
	st.global.u32 	[%rd49+76], %rd50;
	st.global.u32 	[%rd49+72], %rd50;
	st.global.u32 	[%rd49+84], %rd50;
	st.global.u32 	[%rd49+80], %rd50;
	st.global.u32 	[%rd49+92], %rd50;
	st.global.u32 	[%rd49+88], %rd50;
	mov.u64 	%rd51, 1980301312;
	st.global.u32 	[%rd49+100], %rd51;
	mov.u64 	%rd52, 196605;
	st.global.u32 	[%rd49+96], %rd52;
	mov.u64 	%rd53, 3958636555;
	st.global.u32 	[%rd49+108], %rd53;
	mov.u64 	%rd54, 3289120770;
	st.global.u32 	[%rd49+104], %rd54;
	mov.u64 	%rd55, 1598593111;
	st.global.u32 	[%rd49+116], %rd55;
	mov.u64 	%rd56, 1405573306;
	st.global.u32 	[%rd49+112], %rd56;
	mov.u64 	%rd57, 2010011731;
	st.global.u32 	[%rd49+124], %rd57;
	mov.u64 	%rd58, 1884444485;
	st.global.u32 	[%rd49+120], %rd58;
	mov.u64 	%rd59, 1543969431;
	st.global.u32 	[%rd49+132], %rd59;
	mov.u64 	%rd60, 2723605613;
	st.global.u32 	[%rd49+128], %rd60;
	mov.u64 	%rd61, 368467651;
	st.global.u32 	[%rd49+140], %rd61;
	mov.u64 	%rd62, 4202751123;
	st.global.u32 	[%rd49+136], %rd62;
	st.global.u32 	[%rd49+148], %rd50;
	st.global.u32 	[%rd49+144], %rd50;
	st.global.u32 	[%rd49+156], %rd50;
	st.global.u32 	[%rd49+152], %rd50;
	st.global.u32 	[%rd49+164], %rd50;
	st.global.u32 	[%rd49+160], %rd50;
	st.global.u32 	[%rd49+172], %rd50;
	st.global.u32 	[%rd49+168], %rd50;
	st.global.u32 	[%rd49+180], %rd50;
	st.global.u32 	[%rd49+176], %rd50;
	st.global.u32 	[%rd49+188], %rd50;
	st.global.u32 	[%rd49+184], %rd50;
	st.global.u32 	[%rd49+196], %rd50;
	st.global.u32 	[%rd49+192], %rd50;
	st.global.u32 	[%rd49+204], %rd50;
	st.global.u32 	[%rd49+200], %rd50;
	st.global.u32 	[%rd49+212], %rd50;
	st.global.u32 	[%rd49+208], %rd50;
	st.global.u32 	[%rd49+220], %rd50;
	st.global.u32 	[%rd49+216], %rd50;
	st.global.u32 	[%rd49+228], %rd50;
	st.global.u32 	[%rd49+224], %rd50;
	st.global.u32 	[%rd49+236], %rd50;
	st.global.u32 	[%rd49+232], %rd50;
	st.global.u32 	[%rd49+244], %rd50;
	st.global.u32 	[%rd49+240], %rd50;
	st.global.u32 	[%rd49+252], %rd50;
	st.global.u32 	[%rd49+248], %rd50;
	st.global.u32 	[%rd49+260], %rd50;
	st.global.u32 	[%rd49+256], %rd50;
	st.global.u32 	[%rd49+268], %rd50;
	st.global.u32 	[%rd49+264], %rd50;
	st.global.u32 	[%rd49+276], %rd50;
	st.global.u32 	[%rd49+272], %rd50;
	st.global.u32 	[%rd49+284], %rd50;
	st.global.u32 	[%rd49+280], %rd50;
	add.s32 	%r47586, %r47586, 1;

BB5_8:
	setp.lt.u32	%p6, %r21029, 4;
	@%p6 bra 	BB5_10;

BB5_9:
	cvt.u64.u32	%rd63, %r47586;
	add.s64 	%rd64, %rd63, %rd2;
	mul.lo.s64 	%rd65, %rd64, 288;
	add.s64 	%rd66, %rd1, %rd65;
	mov.u32 	%r21038, 0;
	st.global.u32 	[%rd66], %r21038;
	st.global.u32 	[%rd66+4], %r21038;
	st.global.u32 	[%rd66+8], %r21038;
	st.global.u32 	[%rd66+12], %r21038;
	st.global.u32 	[%rd66+16], %r21038;
	st.global.u32 	[%rd66+20], %r21038;
	st.global.u32 	[%rd66+24], %r21038;
	st.global.u32 	[%rd66+28], %r21038;
	st.global.u32 	[%rd66+32], %r21038;
	st.global.u32 	[%rd66+36], %r21038;
	st.global.u32 	[%rd66+40], %r21038;
	st.global.u32 	[%rd66+44], %r21038;
	st.global.u32 	[%rd66+48], %r21038;
	st.global.u32 	[%rd66+52], %r21038;
	st.global.u32 	[%rd66+56], %r21038;
	st.global.u32 	[%rd66+60], %r21038;
	st.global.u32 	[%rd66+64], %r21038;
	st.global.u32 	[%rd66+68], %r21038;
	st.global.u32 	[%rd66+72], %r21038;
	st.global.u32 	[%rd66+76], %r21038;
	st.global.u32 	[%rd66+80], %r21038;
	st.global.u32 	[%rd66+84], %r21038;
	st.global.u32 	[%rd66+88], %r21038;
	st.global.u32 	[%rd66+92], %r21038;
	mov.u32 	%r21039, 196605;
	st.global.u32 	[%rd66+96], %r21039;
	mov.u32 	%r21040, 1980301312;
	st.global.u32 	[%rd66+100], %r21040;
	mov.u32 	%r21041, -1005846526;
	st.global.u32 	[%rd66+104], %r21041;
	mov.u32 	%r21042, -336330741;
	st.global.u32 	[%rd66+108], %r21042;
	mov.u32 	%r21043, 1405573306;
	st.global.u32 	[%rd66+112], %r21043;
	mov.u32 	%r21044, 1598593111;
	st.global.u32 	[%rd66+116], %r21044;
	mov.u32 	%r21045, 1884444485;
	st.global.u32 	[%rd66+120], %r21045;
	mov.u32 	%r21046, 2010011731;
	st.global.u32 	[%rd66+124], %r21046;
	mov.u32 	%r21047, -1571361683;
	st.global.u32 	[%rd66+128], %r21047;
	mov.u32 	%r21048, 1543969431;
	st.global.u32 	[%rd66+132], %r21048;
	mov.u32 	%r21049, -92216173;
	st.global.u32 	[%rd66+136], %r21049;
	mov.u32 	%r21050, 368467651;
	st.global.u32 	[%rd66+140], %r21050;
	st.global.u32 	[%rd66+144], %r21038;
	st.global.u32 	[%rd66+148], %r21038;
	st.global.u32 	[%rd66+152], %r21038;
	st.global.u32 	[%rd66+156], %r21038;
	st.global.u32 	[%rd66+160], %r21038;
	st.global.u32 	[%rd66+164], %r21038;
	st.global.u32 	[%rd66+168], %r21038;
	st.global.u32 	[%rd66+172], %r21038;
	st.global.u32 	[%rd66+176], %r21038;
	st.global.u32 	[%rd66+180], %r21038;
	st.global.u32 	[%rd66+184], %r21038;
	st.global.u32 	[%rd66+188], %r21038;
	st.global.u32 	[%rd66+192], %r21038;
	st.global.u32 	[%rd66+196], %r21038;
	st.global.u32 	[%rd66+200], %r21038;
	st.global.u32 	[%rd66+204], %r21038;
	st.global.u32 	[%rd66+208], %r21038;
	st.global.u32 	[%rd66+212], %r21038;
	st.global.u32 	[%rd66+216], %r21038;
	st.global.u32 	[%rd66+220], %r21038;
	st.global.u32 	[%rd66+224], %r21038;
	st.global.u32 	[%rd66+228], %r21038;
	st.global.u32 	[%rd66+232], %r21038;
	st.global.u32 	[%rd66+236], %r21038;
	st.global.u32 	[%rd66+240], %r21038;
	st.global.u32 	[%rd66+244], %r21038;
	st.global.u32 	[%rd66+248], %r21038;
	st.global.u32 	[%rd66+252], %r21038;
	st.global.u32 	[%rd66+256], %r21038;
	st.global.u32 	[%rd66+260], %r21038;
	st.global.u32 	[%rd66+264], %r21038;
	st.global.u32 	[%rd66+268], %r21038;
	st.global.u32 	[%rd66+272], %r21038;
	st.global.u32 	[%rd66+276], %r21038;
	st.global.u32 	[%rd66+280], %r21038;
	st.global.u32 	[%rd66+284], %r21038;
	add.s32 	%r21051, %r47586, 1;
	cvt.u64.u32	%rd67, %r21051;
	add.s64 	%rd68, %rd67, %rd2;
	mul.lo.s64 	%rd69, %rd68, 288;
	add.s64 	%rd70, %rd1, %rd69;
	st.global.u32 	[%rd70], %r21038;
	st.global.u32 	[%rd70+4], %r21038;
	st.global.u32 	[%rd70+8], %r21038;
	st.global.u32 	[%rd70+12], %r21038;
	st.global.u32 	[%rd70+16], %r21038;
	st.global.u32 	[%rd70+20], %r21038;
	st.global.u32 	[%rd70+24], %r21038;
	st.global.u32 	[%rd70+28], %r21038;
	st.global.u32 	[%rd70+32], %r21038;
	st.global.u32 	[%rd70+36], %r21038;
	st.global.u32 	[%rd70+40], %r21038;
	st.global.u32 	[%rd70+44], %r21038;
	st.global.u32 	[%rd70+48], %r21038;
	st.global.u32 	[%rd70+52], %r21038;
	st.global.u32 	[%rd70+56], %r21038;
	st.global.u32 	[%rd70+60], %r21038;
	st.global.u32 	[%rd70+64], %r21038;
	st.global.u32 	[%rd70+68], %r21038;
	st.global.u32 	[%rd70+72], %r21038;
	st.global.u32 	[%rd70+76], %r21038;
	st.global.u32 	[%rd70+80], %r21038;
	st.global.u32 	[%rd70+84], %r21038;
	st.global.u32 	[%rd70+88], %r21038;
	st.global.u32 	[%rd70+92], %r21038;
	st.global.u32 	[%rd70+96], %r21039;
	st.global.u32 	[%rd70+100], %r21040;
	st.global.u32 	[%rd70+104], %r21041;
	st.global.u32 	[%rd70+108], %r21042;
	st.global.u32 	[%rd70+112], %r21043;
	st.global.u32 	[%rd70+116], %r21044;
	st.global.u32 	[%rd70+120], %r21045;
	st.global.u32 	[%rd70+124], %r21046;
	st.global.u32 	[%rd70+128], %r21047;
	st.global.u32 	[%rd70+132], %r21048;
	st.global.u32 	[%rd70+136], %r21049;
	st.global.u32 	[%rd70+140], %r21050;
	st.global.u32 	[%rd70+144], %r21038;
	st.global.u32 	[%rd70+148], %r21038;
	st.global.u32 	[%rd70+152], %r21038;
	st.global.u32 	[%rd70+156], %r21038;
	st.global.u32 	[%rd70+160], %r21038;
	st.global.u32 	[%rd70+164], %r21038;
	st.global.u32 	[%rd70+168], %r21038;
	st.global.u32 	[%rd70+172], %r21038;
	st.global.u32 	[%rd70+176], %r21038;
	st.global.u32 	[%rd70+180], %r21038;
	st.global.u32 	[%rd70+184], %r21038;
	st.global.u32 	[%rd70+188], %r21038;
	st.global.u32 	[%rd70+192], %r21038;
	st.global.u32 	[%rd70+196], %r21038;
	st.global.u32 	[%rd70+200], %r21038;
	st.global.u32 	[%rd70+204], %r21038;
	st.global.u32 	[%rd70+208], %r21038;
	st.global.u32 	[%rd70+212], %r21038;
	st.global.u32 	[%rd70+216], %r21038;
	st.global.u32 	[%rd70+220], %r21038;
	st.global.u32 	[%rd70+224], %r21038;
	st.global.u32 	[%rd70+228], %r21038;
	st.global.u32 	[%rd70+232], %r21038;
	st.global.u32 	[%rd70+236], %r21038;
	st.global.u32 	[%rd70+240], %r21038;
	st.global.u32 	[%rd70+244], %r21038;
	st.global.u32 	[%rd70+248], %r21038;
	st.global.u32 	[%rd70+252], %r21038;
	st.global.u32 	[%rd70+256], %r21038;
	st.global.u32 	[%rd70+260], %r21038;
	st.global.u32 	[%rd70+264], %r21038;
	st.global.u32 	[%rd70+268], %r21038;
	st.global.u32 	[%rd70+272], %r21038;
	st.global.u32 	[%rd70+276], %r21038;
	st.global.u32 	[%rd70+280], %r21038;
	st.global.u32 	[%rd70+284], %r21038;
	add.s32 	%r21052, %r47586, 2;
	cvt.u64.u32	%rd71, %r21052;
	add.s64 	%rd72, %rd71, %rd2;
	mul.lo.s64 	%rd73, %rd72, 288;
	add.s64 	%rd74, %rd1, %rd73;
	st.global.u32 	[%rd74], %r21038;
	st.global.u32 	[%rd74+4], %r21038;
	st.global.u32 	[%rd74+8], %r21038;
	st.global.u32 	[%rd74+12], %r21038;
	st.global.u32 	[%rd74+16], %r21038;
	st.global.u32 	[%rd74+20], %r21038;
	st.global.u32 	[%rd74+24], %r21038;
	st.global.u32 	[%rd74+28], %r21038;
	st.global.u32 	[%rd74+32], %r21038;
	st.global.u32 	[%rd74+36], %r21038;
	st.global.u32 	[%rd74+40], %r21038;
	st.global.u32 	[%rd74+44], %r21038;
	st.global.u32 	[%rd74+48], %r21038;
	st.global.u32 	[%rd74+52], %r21038;
	st.global.u32 	[%rd74+56], %r21038;
	st.global.u32 	[%rd74+60], %r21038;
	st.global.u32 	[%rd74+64], %r21038;
	st.global.u32 	[%rd74+68], %r21038;
	st.global.u32 	[%rd74+72], %r21038;
	st.global.u32 	[%rd74+76], %r21038;
	st.global.u32 	[%rd74+80], %r21038;
	st.global.u32 	[%rd74+84], %r21038;
	st.global.u32 	[%rd74+88], %r21038;
	st.global.u32 	[%rd74+92], %r21038;
	st.global.u32 	[%rd74+96], %r21039;
	st.global.u32 	[%rd74+100], %r21040;
	st.global.u32 	[%rd74+104], %r21041;
	st.global.u32 	[%rd74+108], %r21042;
	st.global.u32 	[%rd74+112], %r21043;
	st.global.u32 	[%rd74+116], %r21044;
	st.global.u32 	[%rd74+120], %r21045;
	st.global.u32 	[%rd74+124], %r21046;
	st.global.u32 	[%rd74+128], %r21047;
	st.global.u32 	[%rd74+132], %r21048;
	st.global.u32 	[%rd74+136], %r21049;
	st.global.u32 	[%rd74+140], %r21050;
	st.global.u32 	[%rd74+144], %r21038;
	st.global.u32 	[%rd74+148], %r21038;
	st.global.u32 	[%rd74+152], %r21038;
	st.global.u32 	[%rd74+156], %r21038;
	st.global.u32 	[%rd74+160], %r21038;
	st.global.u32 	[%rd74+164], %r21038;
	st.global.u32 	[%rd74+168], %r21038;
	st.global.u32 	[%rd74+172], %r21038;
	st.global.u32 	[%rd74+176], %r21038;
	st.global.u32 	[%rd74+180], %r21038;
	st.global.u32 	[%rd74+184], %r21038;
	st.global.u32 	[%rd74+188], %r21038;
	st.global.u32 	[%rd74+192], %r21038;
	st.global.u32 	[%rd74+196], %r21038;
	st.global.u32 	[%rd74+200], %r21038;
	st.global.u32 	[%rd74+204], %r21038;
	st.global.u32 	[%rd74+208], %r21038;
	st.global.u32 	[%rd74+212], %r21038;
	st.global.u32 	[%rd74+216], %r21038;
	st.global.u32 	[%rd74+220], %r21038;
	st.global.u32 	[%rd74+224], %r21038;
	st.global.u32 	[%rd74+228], %r21038;
	st.global.u32 	[%rd74+232], %r21038;
	st.global.u32 	[%rd74+236], %r21038;
	st.global.u32 	[%rd74+240], %r21038;
	st.global.u32 	[%rd74+244], %r21038;
	st.global.u32 	[%rd74+248], %r21038;
	st.global.u32 	[%rd74+252], %r21038;
	st.global.u32 	[%rd74+256], %r21038;
	st.global.u32 	[%rd74+260], %r21038;
	st.global.u32 	[%rd74+264], %r21038;
	st.global.u32 	[%rd74+268], %r21038;
	st.global.u32 	[%rd74+272], %r21038;
	st.global.u32 	[%rd74+276], %r21038;
	st.global.u32 	[%rd74+280], %r21038;
	st.global.u32 	[%rd74+284], %r21038;
	add.s32 	%r21053, %r47586, 3;
	cvt.u64.u32	%rd75, %r21053;
	add.s64 	%rd76, %rd75, %rd2;
	mul.lo.s64 	%rd77, %rd76, 288;
	add.s64 	%rd78, %rd1, %rd77;
	mov.u64 	%rd79, 0;
	st.global.u32 	[%rd78+4], %rd79;
	st.global.u32 	[%rd78], %rd79;
	st.global.u32 	[%rd78+12], %rd79;
	st.global.u32 	[%rd78+8], %rd79;
	st.global.u32 	[%rd78+20], %rd79;
	st.global.u32 	[%rd78+16], %rd79;
	st.global.u32 	[%rd78+28], %rd79;
	st.global.u32 	[%rd78+24], %rd79;
	st.global.u32 	[%rd78+36], %rd79;
	st.global.u32 	[%rd78+32], %rd79;
	st.global.u32 	[%rd78+44], %rd79;
	st.global.u32 	[%rd78+40], %rd79;
	st.global.u32 	[%rd78+52], %rd79;
	st.global.u32 	[%rd78+48], %rd79;
	st.global.u32 	[%rd78+60], %rd79;
	st.global.u32 	[%rd78+56], %rd79;
	st.global.u32 	[%rd78+68], %rd79;
	st.global.u32 	[%rd78+64], %rd79;
	st.global.u32 	[%rd78+76], %rd79;
	st.global.u32 	[%rd78+72], %rd79;
	st.global.u32 	[%rd78+84], %rd79;
	st.global.u32 	[%rd78+80], %rd79;
	st.global.u32 	[%rd78+92], %rd79;
	st.global.u32 	[%rd78+88], %rd79;
	mov.u64 	%rd80, 1980301312;
	st.global.u32 	[%rd78+100], %rd80;
	mov.u64 	%rd81, 196605;
	st.global.u32 	[%rd78+96], %rd81;
	mov.u64 	%rd82, 3958636555;
	st.global.u32 	[%rd78+108], %rd82;
	mov.u64 	%rd83, 3289120770;
	st.global.u32 	[%rd78+104], %rd83;
	mov.u64 	%rd84, 1598593111;
	st.global.u32 	[%rd78+116], %rd84;
	mov.u64 	%rd85, 1405573306;
	st.global.u32 	[%rd78+112], %rd85;
	mov.u64 	%rd86, 2010011731;
	st.global.u32 	[%rd78+124], %rd86;
	mov.u64 	%rd87, 1884444485;
	st.global.u32 	[%rd78+120], %rd87;
	mov.u64 	%rd88, 1543969431;
	st.global.u32 	[%rd78+132], %rd88;
	mov.u64 	%rd89, 2723605613;
	st.global.u32 	[%rd78+128], %rd89;
	mov.u64 	%rd90, 368467651;
	st.global.u32 	[%rd78+140], %rd90;
	mov.u64 	%rd91, 4202751123;
	st.global.u32 	[%rd78+136], %rd91;
	st.global.u32 	[%rd78+148], %rd79;
	st.global.u32 	[%rd78+144], %rd79;
	st.global.u32 	[%rd78+156], %rd79;
	st.global.u32 	[%rd78+152], %rd79;
	st.global.u32 	[%rd78+164], %rd79;
	st.global.u32 	[%rd78+160], %rd79;
	st.global.u32 	[%rd78+172], %rd79;
	st.global.u32 	[%rd78+168], %rd79;
	st.global.u32 	[%rd78+180], %rd79;
	st.global.u32 	[%rd78+176], %rd79;
	st.global.u32 	[%rd78+188], %rd79;
	st.global.u32 	[%rd78+184], %rd79;
	st.global.u32 	[%rd78+196], %rd79;
	st.global.u32 	[%rd78+192], %rd79;
	st.global.u32 	[%rd78+204], %rd79;
	st.global.u32 	[%rd78+200], %rd79;
	st.global.u32 	[%rd78+212], %rd79;
	st.global.u32 	[%rd78+208], %rd79;
	st.global.u32 	[%rd78+220], %rd79;
	st.global.u32 	[%rd78+216], %rd79;
	st.global.u32 	[%rd78+228], %rd79;
	st.global.u32 	[%rd78+224], %rd79;
	st.global.u32 	[%rd78+236], %rd79;
	st.global.u32 	[%rd78+232], %rd79;
	st.global.u32 	[%rd78+244], %rd79;
	st.global.u32 	[%rd78+240], %rd79;
	st.global.u32 	[%rd78+252], %rd79;
	st.global.u32 	[%rd78+248], %rd79;
	st.global.u32 	[%rd78+260], %rd79;
	st.global.u32 	[%rd78+256], %rd79;
	st.global.u32 	[%rd78+268], %rd79;
	st.global.u32 	[%rd78+264], %rd79;
	st.global.u32 	[%rd78+276], %rd79;
	st.global.u32 	[%rd78+272], %rd79;
	st.global.u32 	[%rd78+284], %rd79;
	st.global.u32 	[%rd78+280], %rd79;
	add.s32 	%r47586, %r47586, 4;
	setp.lt.u32	%p7, %r47586, %r21029;
	@%p7 bra 	BB5_9;

BB5_10:
	cvt.rn.f32.u32	%f1, %r21020;
	cvt.rn.f32.u32	%f2, %r21021;
	div.rn.f32 	%f3, %f1, %f2;
	cvt.rpi.f32.f32	%f4, %f3;
	cvt.rzi.u32.f32	%r21055, %f4;
	div.u32 	%r21056, %r1, %r21022;
	mul.lo.s32 	%r47590, %r21056, %r21055;
	add.s32 	%r21057, %r47590, %r21055;
	min.u32 	%r11, %r21057, %r21020;
	rem.u32 	%r21058, %r1, %r21022;
	mul.lo.s32 	%r12, %r21058, %r21023;
	setp.ge.u32	%p8, %r47590, %r11;
	@%p8 bra 	BB5_4432;

	and.b32  	%r21059, %r21023, 65535;
	mov.u32 	%r21060, 256;
	sub.s32 	%r21061, %r21060, %r12;
	and.b32  	%r21062, %r21061, 65535;
	min.s32 	%r21063, %r21059, %r21062;
	and.b32  	%r13, %r21063, 65535;
	and.b32  	%r14, %r21063, 3;
	cvta.to.global.u64 	%rd92, %rd13;
	cvta.to.global.u64 	%rd116, %rd10;

BB5_12:
	cvt.u64.u32	%rd3, %r47590;
	mul.wide.u32 	%rd93, %r47590, 32;
	add.s64 	%rd94, %rd92, %rd93;
	ld.global.u32 	%r16, [%rd94];
	ld.global.u32 	%r17, [%rd94+4];
	ld.global.u32 	%r18, [%rd94+8];
	ld.global.u32 	%r19, [%rd94+12];
	ld.global.u32 	%r20, [%rd94+16];
	ld.global.u32 	%r21, [%rd94+20];
	ld.global.u32 	%r22, [%rd94+24];
	ld.global.u32 	%r23, [%rd94+28];
	setp.eq.s32	%p9, %r13, 0;
	mov.u32 	%r47599, 0;
	@%p9 bra 	BB5_21;

	setp.eq.s32	%p10, %r14, 0;
	mov.u32 	%r47597, 0;
	add.u64 	%rd4, %SPL, 0;
	mov.u32 	%r47599, %r47597;
	@%p10 bra 	BB5_19;

	setp.eq.s32	%p11, %r14, 1;
	mov.u32 	%r47593, 0;
	mov.u32 	%r47594, %r47593;
	@%p11 bra 	BB5_18;

	setp.eq.s32	%p12, %r14, 2;
	mov.u32 	%r47591, 0;
	mov.u32 	%r47592, %r47591;
	@%p12 bra 	BB5_17;

	st.local.u32 	[%rd4], %r16;
	st.local.u32 	[%rd4+4], %r17;
	st.local.u32 	[%rd4+8], %r18;
	st.local.u32 	[%rd4+12], %r19;
	st.local.u32 	[%rd4+16], %r20;
	st.local.u32 	[%rd4+20], %r21;
	st.local.u32 	[%rd4+24], %r22;
	st.local.u32 	[%rd4+28], %r23;
	not.b32 	%r21072, %r12;
	shr.u32 	%r21073, %r12, 5;
	mov.u32 	%r21074, 7;
	sub.s32 	%r21075, %r21074, %r21073;
	mul.wide.u32 	%rd98, %r21075, 4;
	add.s64 	%rd99, %rd4, %rd98;
	and.b32  	%r21076, %r21072, 31;
	mov.u32 	%r47591, 1;
	shl.b32 	%r21077, %r47591, %r21076;
	ld.local.u32 	%r21078, [%rd99];
	and.b32  	%r21079, %r21078, %r21077;
	setp.ne.s32	%p13, %r21079, 0;
	selp.u16	%rs29, 1, 0, %p13;
	mul.wide.u16 	%r47592, %rs29, 2;

BB5_17:
	st.local.u32 	[%rd4], %r16;
	st.local.u32 	[%rd4+4], %r17;
	st.local.u32 	[%rd4+8], %r18;
	st.local.u32 	[%rd4+12], %r19;
	st.local.u32 	[%rd4+16], %r20;
	st.local.u32 	[%rd4+20], %r21;
	st.local.u32 	[%rd4+24], %r22;
	st.local.u32 	[%rd4+28], %r23;
	add.s32 	%r21080, %r47591, %r12;
	not.b32 	%r21081, %r21080;
	shr.u32 	%r21082, %r21080, 5;
	mov.u32 	%r21083, 7;
	sub.s32 	%r21084, %r21083, %r21082;
	mul.wide.u32 	%rd102, %r21084, 4;
	add.s64 	%rd103, %rd4, %rd102;
	and.b32  	%r21085, %r21081, 31;
	mov.u32 	%r21086, 1;
	shl.b32 	%r21087, %r21086, %r21085;
	ld.local.u32 	%r21088, [%rd103];
	and.b32  	%r21089, %r21087, %r21088;
	setp.ne.s32	%p14, %r21089, 0;
	selp.u32	%r21090, 1, 0, %p14;
	or.b32  	%r21091, %r21090, %r47592;
	add.s32 	%r47593, %r47591, 1;
	shl.b32 	%r47594, %r21091, 1;

BB5_18:
	st.local.u32 	[%rd4], %r16;
	st.local.u32 	[%rd4+4], %r17;
	st.local.u32 	[%rd4+8], %r18;
	st.local.u32 	[%rd4+12], %r19;
	st.local.u32 	[%rd4+16], %r20;
	st.local.u32 	[%rd4+20], %r21;
	st.local.u32 	[%rd4+24], %r22;
	st.local.u32 	[%rd4+28], %r23;
	add.s32 	%r21092, %r47593, %r12;
	not.b32 	%r21093, %r21092;
	shr.u32 	%r21094, %r21092, 5;
	mov.u32 	%r21095, 7;
	sub.s32 	%r21096, %r21095, %r21094;
	mul.wide.u32 	%rd106, %r21096, 4;
	add.s64 	%rd107, %rd4, %rd106;
	and.b32  	%r21097, %r21093, 31;
	mov.u32 	%r21098, 1;
	shl.b32 	%r21099, %r21098, %r21097;
	ld.local.u32 	%r21100, [%rd107];
	and.b32  	%r21101, %r21099, %r21100;
	setp.ne.s32	%p15, %r21101, 0;
	selp.u32	%r21102, 1, 0, %p15;
	or.b32  	%r47599, %r21102, %r47594;
	add.s32 	%r47597, %r47593, 1;

BB5_19:
	setp.lt.u32	%p16, %r13, 4;
	@%p16 bra 	BB5_21;

BB5_20:
	st.local.u32 	[%rd4], %r16;
	st.local.u32 	[%rd4+4], %r17;
	st.local.u32 	[%rd4+8], %r18;
	st.local.u32 	[%rd4+12], %r19;
	st.local.u32 	[%rd4+16], %r20;
	st.local.u32 	[%rd4+20], %r21;
	st.local.u32 	[%rd4+24], %r22;
	st.local.u32 	[%rd4+28], %r23;
	add.s32 	%r21103, %r47597, %r12;
	not.b32 	%r21104, %r21103;
	shr.u32 	%r21105, %r21103, 5;
	mov.u32 	%r21106, 7;
	sub.s32 	%r21107, %r21106, %r21105;
	mul.wide.u32 	%rd108, %r21107, 4;
	add.s64 	%rd109, %rd4, %rd108;
	and.b32  	%r21108, %r21104, 31;
	mov.u32 	%r21109, 1;
	shl.b32 	%r21110, %r21109, %r21108;
	ld.local.u32 	%r21111, [%rd109];
	and.b32  	%r21112, %r21110, %r21111;
	setp.ne.s32	%p17, %r21112, 0;
	selp.u32	%r21113, 1, 0, %p17;
	bfi.b32 	%r21114, %r47599, %r21113, 1, 31;
	add.s32 	%r21115, %r21103, 1;
	not.b32 	%r21116, %r21115;
	st.local.u32 	[%rd4], %r16;
	st.local.u32 	[%rd4+4], %r17;
	st.local.u32 	[%rd4+8], %r18;
	st.local.u32 	[%rd4+12], %r19;
	st.local.u32 	[%rd4+16], %r20;
	st.local.u32 	[%rd4+20], %r21;
	st.local.u32 	[%rd4+24], %r22;
	st.local.u32 	[%rd4+28], %r23;
	shr.u32 	%r21117, %r21115, 5;
	sub.s32 	%r21118, %r21106, %r21117;
	mul.wide.u32 	%rd110, %r21118, 4;
	add.s64 	%rd111, %rd4, %rd110;
	and.b32  	%r21119, %r21116, 31;
	shl.b32 	%r21120, %r21109, %r21119;
	ld.local.u32 	%r21121, [%rd111];
	and.b32  	%r21122, %r21121, %r21120;
	setp.ne.s32	%p18, %r21122, 0;
	selp.u32	%r21123, 1, 0, %p18;
	bfi.b32 	%r21124, %r21114, %r21123, 1, 31;
	add.s32 	%r21125, %r21103, 2;
	not.b32 	%r21126, %r21125;
	st.local.u32 	[%rd4], %r16;
	st.local.u32 	[%rd4+4], %r17;
	st.local.u32 	[%rd4+8], %r18;
	st.local.u32 	[%rd4+12], %r19;
	st.local.u32 	[%rd4+16], %r20;
	st.local.u32 	[%rd4+20], %r21;
	st.local.u32 	[%rd4+24], %r22;
	st.local.u32 	[%rd4+28], %r23;
	shr.u32 	%r21127, %r21125, 5;
	sub.s32 	%r21128, %r21106, %r21127;
	mul.wide.u32 	%rd112, %r21128, 4;
	add.s64 	%rd113, %rd4, %rd112;
	and.b32  	%r21129, %r21126, 31;
	shl.b32 	%r21130, %r21109, %r21129;
	ld.local.u32 	%r21131, [%rd113];
	and.b32  	%r21132, %r21131, %r21130;
	setp.ne.s32	%p19, %r21132, 0;
	selp.u32	%r21133, 1, 0, %p19;
	bfi.b32 	%r21134, %r21124, %r21133, 1, 31;
	add.s32 	%r21135, %r21103, 3;
	not.b32 	%r21136, %r21135;
	st.local.u32 	[%rd4], %r16;
	st.local.u32 	[%rd4+4], %r17;
	st.local.u32 	[%rd4+8], %r18;
	st.local.u32 	[%rd4+12], %r19;
	st.local.u32 	[%rd4+16], %r20;
	st.local.u32 	[%rd4+20], %r21;
	st.local.u32 	[%rd4+24], %r22;
	st.local.u32 	[%rd4+28], %r23;
	shr.u32 	%r21137, %r21135, 5;
	sub.s32 	%r21138, %r21106, %r21137;
	mul.wide.u32 	%rd114, %r21138, 4;
	add.s64 	%rd115, %rd4, %rd114;
	and.b32  	%r21139, %r21136, 31;
	shl.b32 	%r21140, %r21109, %r21139;
	ld.local.u32 	%r21141, [%rd115];
	and.b32  	%r21142, %r21141, %r21140;
	setp.ne.s32	%p20, %r21142, 0;
	selp.u32	%r21143, 1, 0, %p20;
	bfi.b32 	%r47599, %r21134, %r21143, 1, 31;
	add.s32 	%r47597, %r47597, 4;
	setp.lt.u32	%p21, %r47597, %r13;
	@%p21 bra 	BB5_20;

BB5_21:
	mul.lo.s64 	%rd117, %rd3, 200;
	add.s64 	%rd6, %rd116, %rd117;
	setp.eq.s32	%p22, %r47599, 511;
	@%p22 bra 	BB5_1607;
	bra.uni 	BB5_22;

BB5_1607:
	mov.u32 	%r26235, 1;
	shl.b32 	%r26236, %r26235, %r21023;
	add.s32 	%r26237, %r26236, -1;
	mul.lo.s32 	%r26238, %r1, %r26237;
	mul.wide.u32 	%rd124, %r26238, 288;
	add.s64 	%rd125, %rd1, %rd124;
	ld.global.u32 	%r48799, [%rd125+146880];
	ld.global.u32 	%r48798, [%rd125+146884];
	ld.global.u32 	%r48797, [%rd125+146888];
	ld.global.u32 	%r48796, [%rd125+146892];
	ld.global.u32 	%r48795, [%rd125+146896];
	ld.global.u32 	%r48794, [%rd125+146900];
	ld.global.u32 	%r48793, [%rd125+146904];
	ld.global.u32 	%r48792, [%rd125+146908];
	ld.global.u32 	%r49991, [%rd125+146912];
	ld.global.u32 	%r49990, [%rd125+146916];
	ld.global.u32 	%r49989, [%rd125+146920];
	ld.global.u32 	%r49988, [%rd125+146924];
	ld.global.u32 	%r28099, [%rd125+146928];
	ld.global.u32 	%r28100, [%rd125+146932];
	ld.global.u32 	%r28101, [%rd125+146936];
	ld.global.u32 	%r28102, [%rd125+146940];
	ld.global.u32 	%r28103, [%rd125+146944];
	ld.global.u32 	%r28104, [%rd125+146948];
	ld.global.u32 	%r28105, [%rd125+146952];
	ld.global.u32 	%r28106, [%rd125+146956];
	ld.global.u32 	%r28107, [%rd125+146960];
	ld.global.u32 	%r28108, [%rd125+146964];
	ld.global.u32 	%r28109, [%rd125+146968];
	ld.global.u32 	%r49976, [%rd125+146972];
	ld.global.u32 	%r49975, [%rd125+146976];
	ld.global.u32 	%r49974, [%rd125+146980];
	ld.global.u32 	%r49973, [%rd125+146984];
	ld.global.u32 	%r49972, [%rd125+146988];
	ld.global.u32 	%r49971, [%rd125+146992];
	ld.global.u32 	%r49970, [%rd125+146996];
	ld.global.u32 	%r49969, [%rd125+147000];
	ld.global.u32 	%r49968, [%rd125+147004];
	ld.global.u32 	%r49967, [%rd125+147008];
	ld.global.u32 	%r49966, [%rd125+147012];
	ld.global.u32 	%r49965, [%rd125+147016];
	ld.global.u32 	%r49964, [%rd125+147020];
	ld.global.u32 	%r49963, [%rd125+147024];
	ld.global.u32 	%r49962, [%rd125+147028];
	ld.global.u32 	%r49961, [%rd125+147032];
	ld.global.u32 	%r49960, [%rd125+147036];
	ld.global.u32 	%r49959, [%rd125+147040];
	ld.global.u32 	%r49958, [%rd125+147044];
	ld.global.u32 	%r49957, [%rd125+147048];
	ld.global.u32 	%r49956, [%rd125+147052];
	ld.global.u32 	%r49955, [%rd125+147056];
	ld.global.u32 	%r49954, [%rd125+147060];
	ld.global.u32 	%r49953, [%rd125+147064];
	ld.global.u32 	%r49952, [%rd125+147068];
	ld.global.u32 	%r49843, [%rd125+147072];
	ld.global.u32 	%r49842, [%rd125+147076];
	ld.global.u32 	%r49841, [%rd125+147080];
	ld.global.u32 	%r49840, [%rd125+147084];
	ld.global.u32 	%r49839, [%rd125+147088];
	ld.global.u32 	%r49838, [%rd125+147092];
	ld.global.u32 	%r49837, [%rd125+147096];
	ld.global.u32 	%r49836, [%rd125+147100];
	ld.global.u32 	%r49835, [%rd125+147104];
	ld.global.u32 	%r49942, [%rd125+147108];
	ld.global.u32 	%r49941, [%rd125+147112];
	ld.global.u32 	%r49940, [%rd125+147116];
	ld.global.u32 	%r49855, [%rd125+147120];
	ld.global.u32 	%r49854, [%rd125+147124];
	ld.global.u32 	%r49853, [%rd125+147128];
	ld.global.u32 	%r49852, [%rd125+147132];
	ld.global.u32 	%r49851, [%rd125+147136];
	ld.global.u32 	%r49850, [%rd125+147140];
	ld.global.u32 	%r49849, [%rd125+147144];
	ld.global.u32 	%r49848, [%rd125+147148];
	ld.global.u32 	%r49847, [%rd125+147152];
	ld.global.u32 	%r34080, [%rd125+147156];
	ld.global.u32 	%r49929, [%rd125+147160];
	ld.global.u32 	%r49928, [%rd125+147164];
	ld.global.u32 	%r4516, [%rd6];
	ld.global.u32 	%r4517, [%rd6+4];
	ld.global.u32 	%r4518, [%rd6+8];
	ld.global.u32 	%r4519, [%rd6+12];
	ld.global.u32 	%r4520, [%rd6+16];
	ld.global.u32 	%r4521, [%rd6+20];
	ld.global.u32 	%r4522, [%rd6+24];
	ld.global.u32 	%r4523, [%rd6+28];
	ld.global.u32 	%r4524, [%rd6+32];
	ld.global.u32 	%r4525, [%rd6+36];
	ld.global.u32 	%r4526, [%rd6+40];
	ld.global.u32 	%r4527, [%rd6+44];
	ld.global.u32 	%r26557, [%rd6+48];
	ld.global.u32 	%r26558, [%rd6+52];
	ld.global.u32 	%r26559, [%rd6+56];
	ld.global.u32 	%r26560, [%rd6+60];
	ld.global.u32 	%r26561, [%rd6+64];
	ld.global.u32 	%r26562, [%rd6+68];
	ld.global.u32 	%r26563, [%rd6+72];
	ld.global.u32 	%r26564, [%rd6+76];
	ld.global.u32 	%r26565, [%rd6+80];
	ld.global.u32 	%r26566, [%rd6+84];
	ld.global.u32 	%r26567, [%rd6+88];
	ld.global.u32 	%r26568, [%rd6+92];
	ld.global.u32 	%r4540, [%rd6+96];
	ld.global.u32 	%r4541, [%rd6+100];
	ld.global.u32 	%r4542, [%rd6+104];
	ld.global.u32 	%r4543, [%rd6+108];
	ld.global.u32 	%r4544, [%rd6+112];
	ld.global.u32 	%r4545, [%rd6+116];
	ld.global.u32 	%r4546, [%rd6+120];
	ld.global.u32 	%r4547, [%rd6+124];
	ld.global.u32 	%r4548, [%rd6+128];
	ld.global.u32 	%r4549, [%rd6+132];
	ld.global.u32 	%r4550, [%rd6+136];
	ld.global.u32 	%r4551, [%rd6+140];
	ld.global.u32 	%r26845, [%rd6+144];
	ld.global.u32 	%r26846, [%rd6+148];
	ld.global.u32 	%r26847, [%rd6+152];
	ld.global.u32 	%r26848, [%rd6+156];
	ld.global.u32 	%r26849, [%rd6+160];
	ld.global.u32 	%r26850, [%rd6+164];
	ld.global.u32 	%r26851, [%rd6+168];
	ld.global.u32 	%r26852, [%rd6+172];
	ld.global.u32 	%r26853, [%rd6+176];
	ld.global.u32 	%r26854, [%rd6+180];
	ld.global.u32 	%r26855, [%rd6+184];
	ld.global.u32 	%r26856, [%rd6+188];
	ld.global.u8 	%rs40, [%rd6+192];
	setp.ne.s16	%p1752, %rs40, 0;
	@%p1752 bra 	BB5_4430;

	mov.u16 	%rs77, 0;
	setp.ne.s32	%p1753, %r49843, 0;
	@%p1753 bra 	BB5_1612;

	or.b32  	%r26239, %r49842, %r49841;
	or.b32  	%r26240, %r26239, %r49840;
	or.b32  	%r26241, %r26240, %r49839;
	or.b32  	%r26242, %r26241, %r49838;
	or.b32  	%r26243, %r26242, %r49837;
	or.b32  	%r26244, %r26243, %r49836;
	or.b32  	%r26245, %r26244, %r49835;
	or.b32  	%r26246, %r26245, %r49942;
	or.b32  	%r26247, %r26246, %r49941;
	or.b32  	%r26248, %r26247, %r49940;
	or.b32  	%r26249, %r26248, %r49855;
	setp.ne.s32	%p1754, %r26249, 0;
	@%p1754 bra 	BB5_1612;

	or.b32  	%r26250, %r49854, %r49853;
	or.b32  	%r26251, %r26250, %r49852;
	or.b32  	%r26252, %r26251, %r49851;
	or.b32  	%r26253, %r26252, %r49850;
	or.b32  	%r26254, %r26253, %r49849;
	or.b32  	%r26255, %r26254, %r49848;
	or.b32  	%r26256, %r26255, %r49847;
	or.b32  	%r26257, %r26256, %r34080;
	or.b32  	%r26258, %r26257, %r49929;
	setp.ne.s32	%p1755, %r26258, 0;
	@%p1755 bra 	BB5_1612;

	setp.eq.s32	%p1756, %r49928, 0;
	selp.u16	%rs77, 1, 0, %p1756;

BB5_1612:
	mov.u32 	%r26282, 196605;
	mov.u32 	%r26281, 1980301312;
	mov.u32 	%r26280, -1005846526;
	mov.u32 	%r26279, -336330741;
	mov.u32 	%r26278, 1405573306;
	mov.u32 	%r26277, 1598593111;
	mov.u32 	%r26276, 1884444485;
	mov.u32 	%r26275, 2010011731;
	mov.u32 	%r26274, -1571361683;
	mov.u32 	%r26273, 1543969431;
	mov.u32 	%r26272, -92216173;
	mov.u32 	%r26271, 368467651;
	mov.u32 	%r26270, 0;
	setp.ne.s16	%p1757, %rs77, 0;
	@%p1757 bra 	BB5_1613;

	// Callseq Start 154
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r49843;
	st.param.b32	[param0+4], %r49842;
	st.param.b32	[param0+8], %r49841;
	st.param.b32	[param0+12], %r49840;
	st.param.b32	[param0+16], %r49839;
	st.param.b32	[param0+20], %r49838;
	st.param.b32	[param0+24], %r49837;
	st.param.b32	[param0+28], %r49836;
	st.param.b32	[param0+32], %r49835;
	st.param.b32	[param0+36], %r49942;
	st.param.b32	[param0+40], %r49941;
	st.param.b32	[param0+44], %r49940;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r49855;
	st.param.b32	[param1+4], %r49854;
	st.param.b32	[param1+8], %r49853;
	st.param.b32	[param1+12], %r49852;
	st.param.b32	[param1+16], %r49851;
	st.param.b32	[param1+20], %r49850;
	st.param.b32	[param1+24], %r49849;
	st.param.b32	[param1+28], %r49848;
	st.param.b32	[param1+32], %r49847;
	st.param.b32	[param1+36], %r34080;
	st.param.b32	[param1+40], %r49929;
	st.param.b32	[param1+44], %r49928;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r4588, [retval0+0];
	ld.param.b32	%r4589, [retval0+4];
	ld.param.b32	%r4590, [retval0+8];
	ld.param.b32	%r4591, [retval0+12];
	ld.param.b32	%r4592, [retval0+16];
	ld.param.b32	%r4593, [retval0+20];
	ld.param.b32	%r4594, [retval0+24];
	ld.param.b32	%r4595, [retval0+28];
	ld.param.b32	%r4596, [retval0+32];
	ld.param.b32	%r4597, [retval0+36];
	ld.param.b32	%r4598, [retval0+40];
	ld.param.b32	%r4599, [retval0+44];
	
	//{
	}// Callseq End 154
	mov.u32 	%r26285, %r49841;
	mov.u32 	%r26292, %r49942;
	mov.u32 	%r26287, %r49839;
	mov.u32 	%r26294, %r49940;
	mov.u32 	%r26289, %r49837;
	mov.u32 	%r26284, %r49842;
	mov.u32 	%r26291, %r49835;
	mov.u32 	%r26286, %r49840;
	mov.u32 	%r26293, %r49941;
	mov.u32 	%r26288, %r49838;
	mov.u32 	%r26283, %r49843;
	mov.u32 	%r26290, %r49836;
	// inline asm
	add.cc.u32 %r26283, %r26283, %r49855;
addc.cc.u32 %r26284, %r26284, %r49854;
addc.cc.u32 %r26285, %r26285, %r49853;
addc.cc.u32 %r26286, %r26286, %r49852;
addc.cc.u32 %r26287, %r26287, %r49851;
addc.cc.u32 %r26288, %r26288, %r49850;
addc.cc.u32 %r26289, %r26289, %r49849;
addc.cc.u32 %r26290, %r26290, %r49848;
addc.cc.u32 %r26291, %r26291, %r49847;
addc.cc.u32 %r26292, %r26292, %r34080;
addc.cc.u32 %r26293, %r26293, %r49929;
addc.u32 %r26294, %r26294, %r49928;

	// inline asm
	setp.gt.u32	%p1758, %r26294, 436277738;
	@%p1758 bra 	BB5_1636;

	setp.lt.u32	%p1759, %r26294, 436277738;
	@%p1759 bra 	BB5_1637;

	setp.gt.u32	%p1760, %r26293, 964683418;
	@%p1760 bra 	BB5_1636;

	setp.lt.u32	%p1761, %r26293, 964683418;
	@%p1761 bra 	BB5_1637;

	setp.gt.u32	%p1762, %r26292, 1260103606;
	@%p1762 bra 	BB5_1636;

	setp.lt.u32	%p1763, %r26292, 1260103606;
	@%p1763 bra 	BB5_1637;

	setp.gt.u32	%p1764, %r26291, 1129032919;
	@%p1764 bra 	BB5_1636;

	setp.lt.u32	%p1765, %r26291, 1129032919;
	@%p1765 bra 	BB5_1637;

	setp.gt.u32	%p1766, %r26290, 1685539716;
	@%p1766 bra 	BB5_1636;

	setp.lt.u32	%p1767, %r26290, 1685539716;
	@%p1767 bra 	BB5_1637;

	setp.gt.u32	%p1768, %r26289, -209382721;
	@%p1768 bra 	BB5_1636;

	setp.lt.u32	%p1769, %r26289, -209382721;
	@%p1769 bra 	BB5_1637;

	setp.gt.u32	%p1770, %r26288, 1731252896;
	@%p1770 bra 	BB5_1636;

	setp.lt.u32	%p1771, %r26288, 1731252896;
	@%p1771 bra 	BB5_1637;

	setp.gt.u32	%p1772, %r26287, -156174812;
	@%p1772 bra 	BB5_1636;

	setp.lt.u32	%p1773, %r26287, -156174812;
	@%p1773 bra 	BB5_1637;

	setp.gt.u32	%p1774, %r26286, 514588670;
	@%p1774 bra 	BB5_1636;

	setp.lt.u32	%p1775, %r26286, 514588670;
	@%p1775 bra 	BB5_1637;

	setp.gt.u32	%p1776, %r26285, -1319895041;
	@%p1776 bra 	BB5_1636;

	setp.lt.u32	%p1777, %r26285, -1319895041;
	@%p1777 bra 	BB5_1637;

	setp.gt.u32	%p1778, %r26284, -1174470657;
	@%p1778 bra 	BB5_1636;

	setp.lt.u32	%p1779, %r26284, -1174470657;
	setp.lt.u32	%p1780, %r26283, -21845;
	or.pred  	%p1781, %p1779, %p1780;
	@%p1781 bra 	BB5_1637;

BB5_1636:
	mov.u32 	%r26331, -21845;
	mov.u32 	%r26332, -1174470657;
	mov.u32 	%r26333, -1319895041;
	mov.u32 	%r26334, 514588670;
	mov.u32 	%r26335, -156174812;
	mov.u32 	%r26336, 1731252896;
	mov.u32 	%r26337, -209382721;
	mov.u32 	%r26338, 1685539716;
	mov.u32 	%r26339, 1129032919;
	mov.u32 	%r26340, 1260103606;
	mov.u32 	%r26341, 964683418;
	mov.u32 	%r26342, 436277738;
	// inline asm
	sub.cc.u32 %r26283, %r26283, %r26331;
subc.cc.u32 %r26284, %r26284, %r26332;
subc.cc.u32 %r26285, %r26285, %r26333;
subc.cc.u32 %r26286, %r26286, %r26334;
subc.cc.u32 %r26287, %r26287, %r26335;
subc.cc.u32 %r26288, %r26288, %r26336;
subc.cc.u32 %r26289, %r26289, %r26337;
subc.cc.u32 %r26290, %r26290, %r26338;
subc.cc.u32 %r26291, %r26291, %r26339;
subc.cc.u32 %r26292, %r26292, %r26340;
subc.cc.u32 %r26293, %r26293, %r26341;
subc.u32 %r26294, %r26294, %r26342;

	// inline asm

BB5_1637:
	mov.u32 	%r26357, %r49841;
	mov.u32 	%r26364, %r49942;
	mov.u32 	%r26359, %r49839;
	mov.u32 	%r26366, %r49940;
	mov.u32 	%r26361, %r49837;
	mov.u32 	%r26356, %r49842;
	mov.u32 	%r26363, %r49835;
	mov.u32 	%r26358, %r49840;
	mov.u32 	%r26365, %r49941;
	mov.u32 	%r26360, %r49838;
	mov.u32 	%r26355, %r49843;
	mov.u32 	%r26362, %r49836;
	// inline asm
	sub.cc.u32 %r26355, %r26355, %r49855;
subc.cc.u32 %r26356, %r26356, %r49854;
subc.cc.u32 %r26357, %r26357, %r49853;
subc.cc.u32 %r26358, %r26358, %r49852;
subc.cc.u32 %r26359, %r26359, %r49851;
subc.cc.u32 %r26360, %r26360, %r49850;
subc.cc.u32 %r26361, %r26361, %r49849;
subc.cc.u32 %r26362, %r26362, %r49848;
subc.cc.u32 %r26363, %r26363, %r49847;
subc.cc.u32 %r26364, %r26364, %r34080;
subc.cc.u32 %r26365, %r26365, %r49929;
subc.u32 %r26366, %r26366, %r49928;

	// inline asm
	setp.gt.u32	%p1782, %r49940, %r49928;
	@%p1782 bra 	BB5_1660;

	setp.lt.u32	%p1783, %r49940, %r49928;
	@%p1783 bra 	BB5_1659;

	setp.gt.u32	%p1784, %r49941, %r49929;
	@%p1784 bra 	BB5_1660;

	setp.lt.u32	%p1785, %r49941, %r49929;
	@%p1785 bra 	BB5_1659;

	setp.gt.u32	%p1786, %r49942, %r34080;
	@%p1786 bra 	BB5_1660;

	setp.lt.u32	%p1787, %r49942, %r34080;
	@%p1787 bra 	BB5_1659;

	setp.gt.u32	%p1788, %r49835, %r49847;
	@%p1788 bra 	BB5_1660;

	setp.lt.u32	%p1789, %r49835, %r49847;
	@%p1789 bra 	BB5_1659;

	setp.gt.u32	%p1790, %r49836, %r49848;
	@%p1790 bra 	BB5_1660;

	setp.lt.u32	%p1791, %r49836, %r49848;
	@%p1791 bra 	BB5_1659;

	setp.gt.u32	%p1792, %r49837, %r49849;
	@%p1792 bra 	BB5_1660;

	setp.lt.u32	%p1793, %r49837, %r49849;
	@%p1793 bra 	BB5_1659;

	setp.gt.u32	%p1794, %r49838, %r49850;
	@%p1794 bra 	BB5_1660;

	setp.lt.u32	%p1795, %r49838, %r49850;
	@%p1795 bra 	BB5_1659;

	setp.gt.u32	%p1796, %r49839, %r49851;
	@%p1796 bra 	BB5_1660;

	setp.lt.u32	%p1797, %r49839, %r49851;
	@%p1797 bra 	BB5_1659;

	setp.gt.u32	%p1798, %r49840, %r49852;
	@%p1798 bra 	BB5_1660;

	setp.lt.u32	%p1799, %r49840, %r49852;
	@%p1799 bra 	BB5_1659;

	setp.gt.u32	%p1800, %r49841, %r49853;
	@%p1800 bra 	BB5_1660;

	setp.lt.u32	%p1801, %r49841, %r49853;
	@%p1801 bra 	BB5_1659;

	setp.gt.u32	%p1802, %r49842, %r49854;
	@%p1802 bra 	BB5_1660;

	setp.ge.u32	%p1803, %r49842, %r49854;
	setp.ge.u32	%p1804, %r49843, %r49855;
	and.pred  	%p1805, %p1803, %p1804;
	@%p1805 bra 	BB5_1660;

BB5_1659:
	mov.u32 	%r26403, -21845;
	mov.u32 	%r26404, -1174470657;
	mov.u32 	%r26405, -1319895041;
	mov.u32 	%r26406, 514588670;
	mov.u32 	%r26407, -156174812;
	mov.u32 	%r26408, 1731252896;
	mov.u32 	%r26409, -209382721;
	mov.u32 	%r26410, 1685539716;
	mov.u32 	%r26411, 1129032919;
	mov.u32 	%r26412, 1260103606;
	mov.u32 	%r26413, 964683418;
	mov.u32 	%r26414, 436277738;
	// inline asm
	add.cc.u32 %r26355, %r26355, %r26403;
addc.cc.u32 %r26356, %r26356, %r26404;
addc.cc.u32 %r26357, %r26357, %r26405;
addc.cc.u32 %r26358, %r26358, %r26406;
addc.cc.u32 %r26359, %r26359, %r26407;
addc.cc.u32 %r26360, %r26360, %r26408;
addc.cc.u32 %r26361, %r26361, %r26409;
addc.cc.u32 %r26362, %r26362, %r26410;
addc.cc.u32 %r26363, %r26363, %r26411;
addc.cc.u32 %r26364, %r26364, %r26412;
addc.cc.u32 %r26365, %r26365, %r26413;
addc.u32 %r26366, %r26366, %r26414;

	// inline asm

BB5_1660:
	// Callseq Start 155
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r26355;
	st.param.b32	[param0+4], %r26356;
	st.param.b32	[param0+8], %r26357;
	st.param.b32	[param0+12], %r26358;
	st.param.b32	[param0+16], %r26359;
	st.param.b32	[param0+20], %r26360;
	st.param.b32	[param0+24], %r26361;
	st.param.b32	[param0+28], %r26362;
	st.param.b32	[param0+32], %r26363;
	st.param.b32	[param0+36], %r26364;
	st.param.b32	[param0+40], %r26365;
	st.param.b32	[param0+44], %r26366;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r26283;
	st.param.b32	[param1+4], %r26284;
	st.param.b32	[param1+8], %r26285;
	st.param.b32	[param1+12], %r26286;
	st.param.b32	[param1+16], %r26287;
	st.param.b32	[param1+20], %r26288;
	st.param.b32	[param1+24], %r26289;
	st.param.b32	[param1+28], %r26290;
	st.param.b32	[param1+32], %r26291;
	st.param.b32	[param1+36], %r26292;
	st.param.b32	[param1+40], %r26293;
	st.param.b32	[param1+44], %r26294;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r4684, [retval0+0];
	ld.param.b32	%r4685, [retval0+4];
	ld.param.b32	%r4686, [retval0+8];
	ld.param.b32	%r4687, [retval0+12];
	ld.param.b32	%r4688, [retval0+16];
	ld.param.b32	%r4689, [retval0+20];
	ld.param.b32	%r4690, [retval0+24];
	ld.param.b32	%r4691, [retval0+28];
	ld.param.b32	%r4692, [retval0+32];
	ld.param.b32	%r4693, [retval0+36];
	ld.param.b32	%r4694, [retval0+40];
	ld.param.b32	%r4695, [retval0+44];
	
	//{
	}// Callseq End 155
	shl.b32 	%r26427, %r4599, 1;
	shr.u32 	%r26428, %r4598, 31;
	or.b32  	%r48512, %r26428, %r26427;
	shl.b32 	%r26429, %r4598, 1;
	shr.u32 	%r26430, %r4597, 31;
	or.b32  	%r48513, %r26430, %r26429;
	shl.b32 	%r26431, %r4597, 1;
	shr.u32 	%r26432, %r4596, 31;
	or.b32  	%r48514, %r26432, %r26431;
	shl.b32 	%r26433, %r4596, 1;
	shr.u32 	%r26434, %r4595, 31;
	or.b32  	%r48515, %r26434, %r26433;
	shl.b32 	%r26435, %r4595, 1;
	shr.u32 	%r26436, %r4594, 31;
	or.b32  	%r48516, %r26436, %r26435;
	shl.b32 	%r26437, %r4594, 1;
	shr.u32 	%r26438, %r4593, 31;
	or.b32  	%r48517, %r26438, %r26437;
	shl.b32 	%r26439, %r4593, 1;
	shr.u32 	%r26440, %r4592, 31;
	or.b32  	%r48518, %r26440, %r26439;
	shl.b32 	%r26441, %r4592, 1;
	shr.u32 	%r26442, %r4591, 31;
	or.b32  	%r48519, %r26442, %r26441;
	shl.b32 	%r26443, %r4591, 1;
	shr.u32 	%r26444, %r4590, 31;
	or.b32  	%r48520, %r26444, %r26443;
	shl.b32 	%r26445, %r4590, 1;
	shr.u32 	%r26446, %r4589, 31;
	or.b32  	%r48521, %r26446, %r26445;
	shl.b32 	%r26447, %r4589, 1;
	shr.u32 	%r26448, %r4588, 31;
	or.b32  	%r4730, %r26448, %r26447;
	shl.b32 	%r4731, %r4588, 1;
	setp.gt.u32	%p1806, %r48512, 436277738;
	@%p1806 bra 	BB5_1682;

	setp.lt.u32	%p1807, %r48512, 436277738;
	@%p1807 bra 	BB5_1683;

	setp.gt.u32	%p1808, %r48513, 964683418;
	@%p1808 bra 	BB5_1682;

	setp.lt.u32	%p1809, %r48513, 964683418;
	@%p1809 bra 	BB5_1683;

	setp.gt.u32	%p1810, %r48514, 1260103606;
	@%p1810 bra 	BB5_1682;

	setp.lt.u32	%p1811, %r48514, 1260103606;
	@%p1811 bra 	BB5_1683;

	setp.gt.u32	%p1812, %r48515, 1129032919;
	@%p1812 bra 	BB5_1682;

	setp.lt.u32	%p1813, %r48515, 1129032919;
	@%p1813 bra 	BB5_1683;

	setp.gt.u32	%p1814, %r48516, 1685539716;
	@%p1814 bra 	BB5_1682;

	setp.lt.u32	%p1815, %r48516, 1685539716;
	@%p1815 bra 	BB5_1683;

	setp.gt.u32	%p1816, %r48517, -209382721;
	@%p1816 bra 	BB5_1682;

	setp.lt.u32	%p1817, %r48517, -209382721;
	@%p1817 bra 	BB5_1683;

	setp.gt.u32	%p1818, %r48518, 1731252896;
	@%p1818 bra 	BB5_1682;

	setp.lt.u32	%p1819, %r48518, 1731252896;
	@%p1819 bra 	BB5_1683;

	setp.gt.u32	%p1820, %r48519, -156174812;
	@%p1820 bra 	BB5_1682;

	setp.lt.u32	%p1821, %r48519, -156174812;
	@%p1821 bra 	BB5_1683;

	setp.gt.u32	%p1822, %r48520, 514588670;
	@%p1822 bra 	BB5_1682;

	setp.lt.u32	%p1823, %r48520, 514588670;
	@%p1823 bra 	BB5_1683;

	setp.gt.u32	%p1824, %r48521, -1319895041;
	@%p1824 bra 	BB5_1682;

	setp.lt.u32	%p1825, %r48521, -1319895041;
	@%p1825 bra 	BB5_1683;

	setp.gt.u32	%p1826, %r4730, -1174470657;
	@%p1826 bra 	BB5_1682;

	setp.lt.u32	%p1827, %r4730, -1174470657;
	setp.lt.u32	%p1828, %r4731, -21845;
	or.pred  	%p1829, %p1827, %p1828;
	@%p1829 bra 	BB5_1683;

BB5_1682:
	mov.u32 	%r26461, -21845;
	mov.u32 	%r26462, -1174470657;
	mov.u32 	%r26463, -1319895041;
	mov.u32 	%r26464, 514588670;
	mov.u32 	%r26465, -156174812;
	mov.u32 	%r26466, 1731252896;
	mov.u32 	%r26467, -209382721;
	mov.u32 	%r26468, 1685539716;
	mov.u32 	%r26469, 1129032919;
	mov.u32 	%r26470, 1260103606;
	mov.u32 	%r26471, 964683418;
	mov.u32 	%r26472, 436277738;
	// inline asm
	sub.cc.u32 %r4731, %r4731, %r26461;
subc.cc.u32 %r4730, %r4730, %r26462;
subc.cc.u32 %r48521, %r48521, %r26463;
subc.cc.u32 %r48520, %r48520, %r26464;
subc.cc.u32 %r48519, %r48519, %r26465;
subc.cc.u32 %r48518, %r48518, %r26466;
subc.cc.u32 %r48517, %r48517, %r26467;
subc.cc.u32 %r48516, %r48516, %r26468;
subc.cc.u32 %r48515, %r48515, %r26469;
subc.cc.u32 %r48514, %r48514, %r26470;
subc.cc.u32 %r48513, %r48513, %r26471;
subc.u32 %r48512, %r48512, %r26472;

	// inline asm

BB5_1683:
	// Callseq Start 156
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r4516;
	st.param.b32	[param0+4], %r4517;
	st.param.b32	[param0+8], %r4518;
	st.param.b32	[param0+12], %r4519;
	st.param.b32	[param0+16], %r4520;
	st.param.b32	[param0+20], %r4521;
	st.param.b32	[param0+24], %r4522;
	st.param.b32	[param0+28], %r4523;
	st.param.b32	[param0+32], %r4524;
	st.param.b32	[param0+36], %r4525;
	st.param.b32	[param0+40], %r4526;
	st.param.b32	[param0+44], %r4527;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r4684;
	st.param.b32	[param1+4], %r4685;
	st.param.b32	[param1+8], %r4686;
	st.param.b32	[param1+12], %r4687;
	st.param.b32	[param1+16], %r4688;
	st.param.b32	[param1+20], %r4689;
	st.param.b32	[param1+24], %r4690;
	st.param.b32	[param1+28], %r4691;
	st.param.b32	[param1+32], %r4692;
	st.param.b32	[param1+36], %r4693;
	st.param.b32	[param1+40], %r4694;
	st.param.b32	[param1+44], %r4695;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r4756, [retval0+0];
	ld.param.b32	%r4757, [retval0+4];
	ld.param.b32	%r4758, [retval0+8];
	ld.param.b32	%r4759, [retval0+12];
	ld.param.b32	%r4760, [retval0+16];
	ld.param.b32	%r4761, [retval0+20];
	ld.param.b32	%r4762, [retval0+24];
	ld.param.b32	%r4763, [retval0+28];
	ld.param.b32	%r4764, [retval0+32];
	ld.param.b32	%r4765, [retval0+36];
	ld.param.b32	%r4766, [retval0+40];
	ld.param.b32	%r4767, [retval0+44];
	
	//{
	}// Callseq End 156
	// Callseq Start 157
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r26557;
	st.param.b32	[param0+4], %r26558;
	st.param.b32	[param0+8], %r26559;
	st.param.b32	[param0+12], %r26560;
	st.param.b32	[param0+16], %r26561;
	st.param.b32	[param0+20], %r26562;
	st.param.b32	[param0+24], %r26563;
	st.param.b32	[param0+28], %r26564;
	st.param.b32	[param0+32], %r26565;
	st.param.b32	[param0+36], %r26566;
	st.param.b32	[param0+40], %r26567;
	st.param.b32	[param0+44], %r26568;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r4731;
	st.param.b32	[param1+4], %r4730;
	st.param.b32	[param1+8], %r48521;
	st.param.b32	[param1+12], %r48520;
	st.param.b32	[param1+16], %r48519;
	st.param.b32	[param1+20], %r48518;
	st.param.b32	[param1+24], %r48517;
	st.param.b32	[param1+28], %r48516;
	st.param.b32	[param1+32], %r48515;
	st.param.b32	[param1+36], %r48514;
	st.param.b32	[param1+40], %r48513;
	st.param.b32	[param1+44], %r48512;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r4780, [retval0+0];
	ld.param.b32	%r4781, [retval0+4];
	ld.param.b32	%r4782, [retval0+8];
	ld.param.b32	%r4783, [retval0+12];
	ld.param.b32	%r4784, [retval0+16];
	ld.param.b32	%r4785, [retval0+20];
	ld.param.b32	%r4786, [retval0+24];
	ld.param.b32	%r4787, [retval0+28];
	ld.param.b32	%r4788, [retval0+32];
	ld.param.b32	%r4789, [retval0+36];
	ld.param.b32	%r4790, [retval0+40];
	ld.param.b32	%r4791, [retval0+44];
	
	//{
	}// Callseq End 157
	mov.u32 	%r26485, %r4684;
	mov.u32 	%r26492, %r4691;
	mov.u32 	%r26487, %r4686;
	mov.u32 	%r26494, %r4693;
	mov.u32 	%r26489, %r4688;
	mov.u32 	%r26496, %r4695;
	mov.u32 	%r26491, %r4690;
	mov.u32 	%r26486, %r4685;
	mov.u32 	%r26493, %r4692;
	mov.u32 	%r26488, %r4687;
	mov.u32 	%r26495, %r4694;
	mov.u32 	%r26490, %r4689;
	// inline asm
	add.cc.u32 %r26485, %r26485, %r4731;
addc.cc.u32 %r26486, %r26486, %r4730;
addc.cc.u32 %r26487, %r26487, %r48521;
addc.cc.u32 %r26488, %r26488, %r48520;
addc.cc.u32 %r26489, %r26489, %r48519;
addc.cc.u32 %r26490, %r26490, %r48518;
addc.cc.u32 %r26491, %r26491, %r48517;
addc.cc.u32 %r26492, %r26492, %r48516;
addc.cc.u32 %r26493, %r26493, %r48515;
addc.cc.u32 %r26494, %r26494, %r48514;
addc.cc.u32 %r26495, %r26495, %r48513;
addc.u32 %r26496, %r26496, %r48512;

	// inline asm
	setp.gt.u32	%p1830, %r26496, 436277738;
	@%p1830 bra 	BB5_1705;

	setp.lt.u32	%p1831, %r26496, 436277738;
	@%p1831 bra 	BB5_1706;

	setp.gt.u32	%p1832, %r26495, 964683418;
	@%p1832 bra 	BB5_1705;

	setp.lt.u32	%p1833, %r26495, 964683418;
	@%p1833 bra 	BB5_1706;

	setp.gt.u32	%p1834, %r26494, 1260103606;
	@%p1834 bra 	BB5_1705;

	setp.lt.u32	%p1835, %r26494, 1260103606;
	@%p1835 bra 	BB5_1706;

	setp.gt.u32	%p1836, %r26493, 1129032919;
	@%p1836 bra 	BB5_1705;

	setp.lt.u32	%p1837, %r26493, 1129032919;
	@%p1837 bra 	BB5_1706;

	setp.gt.u32	%p1838, %r26492, 1685539716;
	@%p1838 bra 	BB5_1705;

	setp.lt.u32	%p1839, %r26492, 1685539716;
	@%p1839 bra 	BB5_1706;

	setp.gt.u32	%p1840, %r26491, -209382721;
	@%p1840 bra 	BB5_1705;

	setp.lt.u32	%p1841, %r26491, -209382721;
	@%p1841 bra 	BB5_1706;

	setp.gt.u32	%p1842, %r26490, 1731252896;
	@%p1842 bra 	BB5_1705;

	setp.lt.u32	%p1843, %r26490, 1731252896;
	@%p1843 bra 	BB5_1706;

	setp.gt.u32	%p1844, %r26489, -156174812;
	@%p1844 bra 	BB5_1705;

	setp.lt.u32	%p1845, %r26489, -156174812;
	@%p1845 bra 	BB5_1706;

	setp.gt.u32	%p1846, %r26488, 514588670;
	@%p1846 bra 	BB5_1705;

	setp.lt.u32	%p1847, %r26488, 514588670;
	@%p1847 bra 	BB5_1706;

	setp.gt.u32	%p1848, %r26487, -1319895041;
	@%p1848 bra 	BB5_1705;

	setp.lt.u32	%p1849, %r26487, -1319895041;
	@%p1849 bra 	BB5_1706;

	setp.gt.u32	%p1850, %r26486, -1174470657;
	@%p1850 bra 	BB5_1705;

	setp.lt.u32	%p1851, %r26486, -1174470657;
	setp.lt.u32	%p1852, %r26485, -21845;
	or.pred  	%p1853, %p1851, %p1852;
	@%p1853 bra 	BB5_1706;

BB5_1705:
	mov.u32 	%r26533, -21845;
	mov.u32 	%r26534, -1174470657;
	mov.u32 	%r26535, -1319895041;
	mov.u32 	%r26536, 514588670;
	mov.u32 	%r26537, -156174812;
	mov.u32 	%r26538, 1731252896;
	mov.u32 	%r26539, -209382721;
	mov.u32 	%r26540, 1685539716;
	mov.u32 	%r26541, 1129032919;
	mov.u32 	%r26542, 1260103606;
	mov.u32 	%r26543, 964683418;
	mov.u32 	%r26544, 436277738;
	// inline asm
	sub.cc.u32 %r26485, %r26485, %r26533;
subc.cc.u32 %r26486, %r26486, %r26534;
subc.cc.u32 %r26487, %r26487, %r26535;
subc.cc.u32 %r26488, %r26488, %r26536;
subc.cc.u32 %r26489, %r26489, %r26537;
subc.cc.u32 %r26490, %r26490, %r26538;
subc.cc.u32 %r26491, %r26491, %r26539;
subc.cc.u32 %r26492, %r26492, %r26540;
subc.cc.u32 %r26493, %r26493, %r26541;
subc.cc.u32 %r26494, %r26494, %r26542;
subc.cc.u32 %r26495, %r26495, %r26543;
subc.u32 %r26496, %r26496, %r26544;

	// inline asm

BB5_1706:
	// inline asm
	add.cc.u32 %r26557, %r26557, %r4516;
addc.cc.u32 %r26558, %r26558, %r4517;
addc.cc.u32 %r26559, %r26559, %r4518;
addc.cc.u32 %r26560, %r26560, %r4519;
addc.cc.u32 %r26561, %r26561, %r4520;
addc.cc.u32 %r26562, %r26562, %r4521;
addc.cc.u32 %r26563, %r26563, %r4522;
addc.cc.u32 %r26564, %r26564, %r4523;
addc.cc.u32 %r26565, %r26565, %r4524;
addc.cc.u32 %r26566, %r26566, %r4525;
addc.cc.u32 %r26567, %r26567, %r4526;
addc.u32 %r26568, %r26568, %r4527;

	// inline asm
	setp.gt.u32	%p1854, %r26568, 436277738;
	@%p1854 bra 	BB5_1728;

	setp.lt.u32	%p1855, %r26568, 436277738;
	@%p1855 bra 	BB5_1729;

	setp.gt.u32	%p1856, %r26567, 964683418;
	@%p1856 bra 	BB5_1728;

	setp.lt.u32	%p1857, %r26567, 964683418;
	@%p1857 bra 	BB5_1729;

	setp.gt.u32	%p1858, %r26566, 1260103606;
	@%p1858 bra 	BB5_1728;

	setp.lt.u32	%p1859, %r26566, 1260103606;
	@%p1859 bra 	BB5_1729;

	setp.gt.u32	%p1860, %r26565, 1129032919;
	@%p1860 bra 	BB5_1728;

	setp.lt.u32	%p1861, %r26565, 1129032919;
	@%p1861 bra 	BB5_1729;

	setp.gt.u32	%p1862, %r26564, 1685539716;
	@%p1862 bra 	BB5_1728;

	setp.lt.u32	%p1863, %r26564, 1685539716;
	@%p1863 bra 	BB5_1729;

	setp.gt.u32	%p1864, %r26563, -209382721;
	@%p1864 bra 	BB5_1728;

	setp.lt.u32	%p1865, %r26563, -209382721;
	@%p1865 bra 	BB5_1729;

	setp.gt.u32	%p1866, %r26562, 1731252896;
	@%p1866 bra 	BB5_1728;

	setp.lt.u32	%p1867, %r26562, 1731252896;
	@%p1867 bra 	BB5_1729;

	setp.gt.u32	%p1868, %r26561, -156174812;
	@%p1868 bra 	BB5_1728;

	setp.lt.u32	%p1869, %r26561, -156174812;
	@%p1869 bra 	BB5_1729;

	setp.gt.u32	%p1870, %r26560, 514588670;
	@%p1870 bra 	BB5_1728;

	setp.lt.u32	%p1871, %r26560, 514588670;
	@%p1871 bra 	BB5_1729;

	setp.gt.u32	%p1872, %r26559, -1319895041;
	@%p1872 bra 	BB5_1728;

	setp.lt.u32	%p1873, %r26559, -1319895041;
	@%p1873 bra 	BB5_1729;

	setp.gt.u32	%p1874, %r26558, -1174470657;
	@%p1874 bra 	BB5_1728;

	setp.lt.u32	%p1875, %r26558, -1174470657;
	setp.lt.u32	%p1876, %r26557, -21845;
	or.pred  	%p1877, %p1875, %p1876;
	@%p1877 bra 	BB5_1729;

BB5_1728:
	mov.u32 	%r26605, -21845;
	mov.u32 	%r26606, -1174470657;
	mov.u32 	%r26607, -1319895041;
	mov.u32 	%r26608, 514588670;
	mov.u32 	%r26609, -156174812;
	mov.u32 	%r26610, 1731252896;
	mov.u32 	%r26611, -209382721;
	mov.u32 	%r26612, 1685539716;
	mov.u32 	%r26613, 1129032919;
	mov.u32 	%r26614, 1260103606;
	mov.u32 	%r26615, 964683418;
	mov.u32 	%r26616, 436277738;
	// inline asm
	sub.cc.u32 %r26557, %r26557, %r26605;
subc.cc.u32 %r26558, %r26558, %r26606;
subc.cc.u32 %r26559, %r26559, %r26607;
subc.cc.u32 %r26560, %r26560, %r26608;
subc.cc.u32 %r26561, %r26561, %r26609;
subc.cc.u32 %r26562, %r26562, %r26610;
subc.cc.u32 %r26563, %r26563, %r26611;
subc.cc.u32 %r26564, %r26564, %r26612;
subc.cc.u32 %r26565, %r26565, %r26613;
subc.cc.u32 %r26566, %r26566, %r26614;
subc.cc.u32 %r26567, %r26567, %r26615;
subc.u32 %r26568, %r26568, %r26616;

	// inline asm

BB5_1729:
	// Callseq Start 158
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r26557;
	st.param.b32	[param0+4], %r26558;
	st.param.b32	[param0+8], %r26559;
	st.param.b32	[param0+12], %r26560;
	st.param.b32	[param0+16], %r26561;
	st.param.b32	[param0+20], %r26562;
	st.param.b32	[param0+24], %r26563;
	st.param.b32	[param0+28], %r26564;
	st.param.b32	[param0+32], %r26565;
	st.param.b32	[param0+36], %r26566;
	st.param.b32	[param0+40], %r26567;
	st.param.b32	[param0+44], %r26568;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r26485;
	st.param.b32	[param1+4], %r26486;
	st.param.b32	[param1+8], %r26487;
	st.param.b32	[param1+12], %r26488;
	st.param.b32	[param1+16], %r26489;
	st.param.b32	[param1+20], %r26490;
	st.param.b32	[param1+24], %r26491;
	st.param.b32	[param1+28], %r26492;
	st.param.b32	[param1+32], %r26493;
	st.param.b32	[param1+36], %r26494;
	st.param.b32	[param1+40], %r26495;
	st.param.b32	[param1+44], %r26496;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r26653, [retval0+0];
	ld.param.b32	%r26654, [retval0+4];
	ld.param.b32	%r26655, [retval0+8];
	ld.param.b32	%r26656, [retval0+12];
	ld.param.b32	%r26657, [retval0+16];
	ld.param.b32	%r26658, [retval0+20];
	ld.param.b32	%r26659, [retval0+24];
	ld.param.b32	%r26660, [retval0+28];
	ld.param.b32	%r26661, [retval0+32];
	ld.param.b32	%r26662, [retval0+36];
	ld.param.b32	%r26663, [retval0+40];
	ld.param.b32	%r26664, [retval0+44];
	
	//{
	}// Callseq End 158
	mov.u32 	%r48555, %r26657;
	mov.u32 	%r48548, %r26664;
	mov.u32 	%r48553, %r26659;
	mov.u32 	%r48558, %r26654;
	mov.u32 	%r48551, %r26661;
	mov.u32 	%r48556, %r26656;
	mov.u32 	%r48549, %r26663;
	mov.u32 	%r48554, %r26658;
	mov.u32 	%r48559, %r26653;
	mov.u32 	%r48552, %r26660;
	mov.u32 	%r48557, %r26655;
	mov.u32 	%r48550, %r26662;
	// inline asm
	sub.cc.u32 %r48559, %r48559, %r4756;
subc.cc.u32 %r48558, %r48558, %r4757;
subc.cc.u32 %r48557, %r48557, %r4758;
subc.cc.u32 %r48556, %r48556, %r4759;
subc.cc.u32 %r48555, %r48555, %r4760;
subc.cc.u32 %r48554, %r48554, %r4761;
subc.cc.u32 %r48553, %r48553, %r4762;
subc.cc.u32 %r48552, %r48552, %r4763;
subc.cc.u32 %r48551, %r48551, %r4764;
subc.cc.u32 %r48550, %r48550, %r4765;
subc.cc.u32 %r48549, %r48549, %r4766;
subc.u32 %r48548, %r48548, %r4767;

	// inline asm
	setp.gt.u32	%p1878, %r26664, %r4767;
	@%p1878 bra 	BB5_1752;

	setp.lt.u32	%p1879, %r26664, %r4767;
	@%p1879 bra 	BB5_1751;

	setp.gt.u32	%p1880, %r26663, %r4766;
	@%p1880 bra 	BB5_1752;

	setp.lt.u32	%p1881, %r26663, %r4766;
	@%p1881 bra 	BB5_1751;

	setp.gt.u32	%p1882, %r26662, %r4765;
	@%p1882 bra 	BB5_1752;

	setp.lt.u32	%p1883, %r26662, %r4765;
	@%p1883 bra 	BB5_1751;

	setp.gt.u32	%p1884, %r26661, %r4764;
	@%p1884 bra 	BB5_1752;

	setp.lt.u32	%p1885, %r26661, %r4764;
	@%p1885 bra 	BB5_1751;

	setp.gt.u32	%p1886, %r26660, %r4763;
	@%p1886 bra 	BB5_1752;

	setp.lt.u32	%p1887, %r26660, %r4763;
	@%p1887 bra 	BB5_1751;

	setp.gt.u32	%p1888, %r26659, %r4762;
	@%p1888 bra 	BB5_1752;

	setp.lt.u32	%p1889, %r26659, %r4762;
	@%p1889 bra 	BB5_1751;

	setp.gt.u32	%p1890, %r26658, %r4761;
	@%p1890 bra 	BB5_1752;

	setp.lt.u32	%p1891, %r26658, %r4761;
	@%p1891 bra 	BB5_1751;

	setp.gt.u32	%p1892, %r26657, %r4760;
	@%p1892 bra 	BB5_1752;

	setp.lt.u32	%p1893, %r26657, %r4760;
	@%p1893 bra 	BB5_1751;

	setp.gt.u32	%p1894, %r26656, %r4759;
	@%p1894 bra 	BB5_1752;

	setp.lt.u32	%p1895, %r26656, %r4759;
	@%p1895 bra 	BB5_1751;

	setp.gt.u32	%p1896, %r26655, %r4758;
	@%p1896 bra 	BB5_1752;

	setp.lt.u32	%p1897, %r26655, %r4758;
	@%p1897 bra 	BB5_1751;

	setp.gt.u32	%p1898, %r26654, %r4757;
	@%p1898 bra 	BB5_1752;

	setp.ge.u32	%p1899, %r26654, %r4757;
	setp.ge.u32	%p1900, %r26653, %r4756;
	and.pred  	%p1901, %p1899, %p1900;
	@%p1901 bra 	BB5_1752;

BB5_1751:
	mov.u32 	%r26677, -21845;
	mov.u32 	%r26678, -1174470657;
	mov.u32 	%r26679, -1319895041;
	mov.u32 	%r26680, 514588670;
	mov.u32 	%r26681, -156174812;
	mov.u32 	%r26682, 1731252896;
	mov.u32 	%r26683, -209382721;
	mov.u32 	%r26684, 1685539716;
	mov.u32 	%r26685, 1129032919;
	mov.u32 	%r26686, 1260103606;
	mov.u32 	%r26687, 964683418;
	mov.u32 	%r26688, 436277738;
	// inline asm
	add.cc.u32 %r48559, %r48559, %r26677;
addc.cc.u32 %r48558, %r48558, %r26678;
addc.cc.u32 %r48557, %r48557, %r26679;
addc.cc.u32 %r48556, %r48556, %r26680;
addc.cc.u32 %r48555, %r48555, %r26681;
addc.cc.u32 %r48554, %r48554, %r26682;
addc.cc.u32 %r48553, %r48553, %r26683;
addc.cc.u32 %r48552, %r48552, %r26684;
addc.cc.u32 %r48551, %r48551, %r26685;
addc.cc.u32 %r48550, %r48550, %r26686;
addc.cc.u32 %r48549, %r48549, %r26687;
addc.u32 %r48548, %r48548, %r26688;

	// inline asm

BB5_1752:
	mov.u32 	%r48564, %r48552;
	mov.u32 	%r48571, %r48559;
	mov.u32 	%r48566, %r48554;
	mov.u32 	%r48561, %r48549;
	mov.u32 	%r48568, %r48556;
	mov.u32 	%r48563, %r48551;
	mov.u32 	%r48570, %r48558;
	mov.u32 	%r48565, %r48553;
	mov.u32 	%r48560, %r48548;
	mov.u32 	%r48567, %r48555;
	mov.u32 	%r48562, %r48550;
	mov.u32 	%r48569, %r48557;
	// inline asm
	sub.cc.u32 %r48571, %r48571, %r4780;
subc.cc.u32 %r48570, %r48570, %r4781;
subc.cc.u32 %r48569, %r48569, %r4782;
subc.cc.u32 %r48568, %r48568, %r4783;
subc.cc.u32 %r48567, %r48567, %r4784;
subc.cc.u32 %r48566, %r48566, %r4785;
subc.cc.u32 %r48565, %r48565, %r4786;
subc.cc.u32 %r48564, %r48564, %r4787;
subc.cc.u32 %r48563, %r48563, %r4788;
subc.cc.u32 %r48562, %r48562, %r4789;
subc.cc.u32 %r48561, %r48561, %r4790;
subc.u32 %r48560, %r48560, %r4791;

	// inline asm
	setp.gt.u32	%p1902, %r48548, %r4791;
	@%p1902 bra 	BB5_1775;

	setp.lt.u32	%p1903, %r48548, %r4791;
	@%p1903 bra 	BB5_1774;

	setp.gt.u32	%p1904, %r48549, %r4790;
	@%p1904 bra 	BB5_1775;

	setp.lt.u32	%p1905, %r48549, %r4790;
	@%p1905 bra 	BB5_1774;

	setp.gt.u32	%p1906, %r48550, %r4789;
	@%p1906 bra 	BB5_1775;

	setp.lt.u32	%p1907, %r48550, %r4789;
	@%p1907 bra 	BB5_1774;

	setp.gt.u32	%p1908, %r48551, %r4788;
	@%p1908 bra 	BB5_1775;

	setp.lt.u32	%p1909, %r48551, %r4788;
	@%p1909 bra 	BB5_1774;

	setp.gt.u32	%p1910, %r48552, %r4787;
	@%p1910 bra 	BB5_1775;

	setp.lt.u32	%p1911, %r48552, %r4787;
	@%p1911 bra 	BB5_1774;

	setp.gt.u32	%p1912, %r48553, %r4786;
	@%p1912 bra 	BB5_1775;

	setp.lt.u32	%p1913, %r48553, %r4786;
	@%p1913 bra 	BB5_1774;

	setp.gt.u32	%p1914, %r48554, %r4785;
	@%p1914 bra 	BB5_1775;

	setp.lt.u32	%p1915, %r48554, %r4785;
	@%p1915 bra 	BB5_1774;

	setp.gt.u32	%p1916, %r48555, %r4784;
	@%p1916 bra 	BB5_1775;

	setp.lt.u32	%p1917, %r48555, %r4784;
	@%p1917 bra 	BB5_1774;

	setp.gt.u32	%p1918, %r48556, %r4783;
	@%p1918 bra 	BB5_1775;

	setp.lt.u32	%p1919, %r48556, %r4783;
	@%p1919 bra 	BB5_1774;

	setp.gt.u32	%p1920, %r48557, %r4782;
	@%p1920 bra 	BB5_1775;

	setp.lt.u32	%p1921, %r48557, %r4782;
	@%p1921 bra 	BB5_1774;

	setp.gt.u32	%p1922, %r48558, %r4781;
	@%p1922 bra 	BB5_1775;

	setp.ge.u32	%p1923, %r48558, %r4781;
	setp.ge.u32	%p1924, %r48559, %r4780;
	and.pred  	%p1925, %p1923, %p1924;
	@%p1925 bra 	BB5_1775;

BB5_1774:
	mov.u32 	%r26749, -21845;
	mov.u32 	%r26750, -1174470657;
	mov.u32 	%r26751, -1319895041;
	mov.u32 	%r26752, 514588670;
	mov.u32 	%r26753, -156174812;
	mov.u32 	%r26754, 1731252896;
	mov.u32 	%r26755, -209382721;
	mov.u32 	%r26756, 1685539716;
	mov.u32 	%r26757, 1129032919;
	mov.u32 	%r26758, 1260103606;
	mov.u32 	%r26759, 964683418;
	mov.u32 	%r26760, 436277738;
	// inline asm
	add.cc.u32 %r48571, %r48571, %r26749;
addc.cc.u32 %r48570, %r48570, %r26750;
addc.cc.u32 %r48569, %r48569, %r26751;
addc.cc.u32 %r48568, %r48568, %r26752;
addc.cc.u32 %r48567, %r48567, %r26753;
addc.cc.u32 %r48566, %r48566, %r26754;
addc.cc.u32 %r48565, %r48565, %r26755;
addc.cc.u32 %r48564, %r48564, %r26756;
addc.cc.u32 %r48563, %r48563, %r26757;
addc.cc.u32 %r48562, %r48562, %r26758;
addc.cc.u32 %r48561, %r48561, %r26759;
addc.u32 %r48560, %r48560, %r26760;

	// inline asm

BB5_1775:
	mov.u32 	%r48572, %r4767;
	mov.u32 	%r48577, %r4762;
	mov.u32 	%r48582, %r4757;
	mov.u32 	%r48575, %r4764;
	mov.u32 	%r48580, %r4759;
	mov.u32 	%r48573, %r4766;
	mov.u32 	%r48578, %r4761;
	mov.u32 	%r48583, %r4756;
	mov.u32 	%r48576, %r4763;
	mov.u32 	%r48581, %r4758;
	mov.u32 	%r48574, %r4765;
	mov.u32 	%r48579, %r4760;
	// inline asm
	sub.cc.u32 %r48583, %r48583, %r4780;
subc.cc.u32 %r48582, %r48582, %r4781;
subc.cc.u32 %r48581, %r48581, %r4782;
subc.cc.u32 %r48580, %r48580, %r4783;
subc.cc.u32 %r48579, %r48579, %r4784;
subc.cc.u32 %r48578, %r48578, %r4785;
subc.cc.u32 %r48577, %r48577, %r4786;
subc.cc.u32 %r48576, %r48576, %r4787;
subc.cc.u32 %r48575, %r48575, %r4788;
subc.cc.u32 %r48574, %r48574, %r4789;
subc.cc.u32 %r48573, %r48573, %r4790;
subc.u32 %r48572, %r48572, %r4791;

	// inline asm
	setp.gt.u32	%p1926, %r4767, %r4791;
	@%p1926 bra 	BB5_1798;

	setp.lt.u32	%p1927, %r4767, %r4791;
	@%p1927 bra 	BB5_1797;

	setp.gt.u32	%p1928, %r4766, %r4790;
	@%p1928 bra 	BB5_1798;

	setp.lt.u32	%p1929, %r4766, %r4790;
	@%p1929 bra 	BB5_1797;

	setp.gt.u32	%p1930, %r4765, %r4789;
	@%p1930 bra 	BB5_1798;

	setp.lt.u32	%p1931, %r4765, %r4789;
	@%p1931 bra 	BB5_1797;

	setp.gt.u32	%p1932, %r4764, %r4788;
	@%p1932 bra 	BB5_1798;

	setp.lt.u32	%p1933, %r4764, %r4788;
	@%p1933 bra 	BB5_1797;

	setp.gt.u32	%p1934, %r4763, %r4787;
	@%p1934 bra 	BB5_1798;

	setp.lt.u32	%p1935, %r4763, %r4787;
	@%p1935 bra 	BB5_1797;

	setp.gt.u32	%p1936, %r4762, %r4786;
	@%p1936 bra 	BB5_1798;

	setp.lt.u32	%p1937, %r4762, %r4786;
	@%p1937 bra 	BB5_1797;

	setp.gt.u32	%p1938, %r4761, %r4785;
	@%p1938 bra 	BB5_1798;

	setp.lt.u32	%p1939, %r4761, %r4785;
	@%p1939 bra 	BB5_1797;

	setp.gt.u32	%p1940, %r4760, %r4784;
	@%p1940 bra 	BB5_1798;

	setp.lt.u32	%p1941, %r4760, %r4784;
	@%p1941 bra 	BB5_1797;

	setp.gt.u32	%p1942, %r4759, %r4783;
	@%p1942 bra 	BB5_1798;

	setp.lt.u32	%p1943, %r4759, %r4783;
	@%p1943 bra 	BB5_1797;

	setp.gt.u32	%p1944, %r4758, %r4782;
	@%p1944 bra 	BB5_1798;

	setp.lt.u32	%p1945, %r4758, %r4782;
	@%p1945 bra 	BB5_1797;

	setp.gt.u32	%p1946, %r4757, %r4781;
	@%p1946 bra 	BB5_1798;

	setp.ge.u32	%p1947, %r4757, %r4781;
	setp.ge.u32	%p1948, %r4756, %r4780;
	and.pred  	%p1949, %p1947, %p1948;
	@%p1949 bra 	BB5_1798;

BB5_1797:
	mov.u32 	%r26821, -21845;
	mov.u32 	%r26822, -1174470657;
	mov.u32 	%r26823, -1319895041;
	mov.u32 	%r26824, 514588670;
	mov.u32 	%r26825, -156174812;
	mov.u32 	%r26826, 1731252896;
	mov.u32 	%r26827, -209382721;
	mov.u32 	%r26828, 1685539716;
	mov.u32 	%r26829, 1129032919;
	mov.u32 	%r26830, 1260103606;
	mov.u32 	%r26831, 964683418;
	mov.u32 	%r26832, 436277738;
	// inline asm
	add.cc.u32 %r48583, %r48583, %r26821;
addc.cc.u32 %r48582, %r48582, %r26822;
addc.cc.u32 %r48581, %r48581, %r26823;
addc.cc.u32 %r48580, %r48580, %r26824;
addc.cc.u32 %r48579, %r48579, %r26825;
addc.cc.u32 %r48578, %r48578, %r26826;
addc.cc.u32 %r48577, %r48577, %r26827;
addc.cc.u32 %r48576, %r48576, %r26828;
addc.cc.u32 %r48575, %r48575, %r26829;
addc.cc.u32 %r48574, %r48574, %r26830;
addc.cc.u32 %r48573, %r48573, %r26831;
addc.u32 %r48572, %r48572, %r26832;

	// inline asm

BB5_1798:
	// Callseq Start 159
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r4540;
	st.param.b32	[param0+4], %r4541;
	st.param.b32	[param0+8], %r4542;
	st.param.b32	[param0+12], %r4543;
	st.param.b32	[param0+16], %r4544;
	st.param.b32	[param0+20], %r4545;
	st.param.b32	[param0+24], %r4546;
	st.param.b32	[param0+28], %r4547;
	st.param.b32	[param0+32], %r4548;
	st.param.b32	[param0+36], %r4549;
	st.param.b32	[param0+40], %r4550;
	st.param.b32	[param0+44], %r4551;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r49843;
	st.param.b32	[param1+4], %r49842;
	st.param.b32	[param1+8], %r49841;
	st.param.b32	[param1+12], %r49840;
	st.param.b32	[param1+16], %r49839;
	st.param.b32	[param1+20], %r49838;
	st.param.b32	[param1+24], %r49837;
	st.param.b32	[param1+28], %r49836;
	st.param.b32	[param1+32], %r49835;
	st.param.b32	[param1+36], %r49942;
	st.param.b32	[param1+40], %r49941;
	st.param.b32	[param1+44], %r49940;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r5020, [retval0+0];
	ld.param.b32	%r5021, [retval0+4];
	ld.param.b32	%r5022, [retval0+8];
	ld.param.b32	%r5023, [retval0+12];
	ld.param.b32	%r5024, [retval0+16];
	ld.param.b32	%r5025, [retval0+20];
	ld.param.b32	%r5026, [retval0+24];
	ld.param.b32	%r5027, [retval0+28];
	ld.param.b32	%r5028, [retval0+32];
	ld.param.b32	%r5029, [retval0+36];
	ld.param.b32	%r5030, [retval0+40];
	ld.param.b32	%r5031, [retval0+44];
	
	//{
	}// Callseq End 159
	// Callseq Start 160
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r26845;
	st.param.b32	[param0+4], %r26846;
	st.param.b32	[param0+8], %r26847;
	st.param.b32	[param0+12], %r26848;
	st.param.b32	[param0+16], %r26849;
	st.param.b32	[param0+20], %r26850;
	st.param.b32	[param0+24], %r26851;
	st.param.b32	[param0+28], %r26852;
	st.param.b32	[param0+32], %r26853;
	st.param.b32	[param0+36], %r26854;
	st.param.b32	[param0+40], %r26855;
	st.param.b32	[param0+44], %r26856;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r49855;
	st.param.b32	[param1+4], %r49854;
	st.param.b32	[param1+8], %r49853;
	st.param.b32	[param1+12], %r49852;
	st.param.b32	[param1+16], %r49851;
	st.param.b32	[param1+20], %r49850;
	st.param.b32	[param1+24], %r49849;
	st.param.b32	[param1+28], %r49848;
	st.param.b32	[param1+32], %r49847;
	st.param.b32	[param1+36], %r34080;
	st.param.b32	[param1+40], %r49929;
	st.param.b32	[param1+44], %r49928;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r5032, [retval0+0];
	ld.param.b32	%r5033, [retval0+4];
	ld.param.b32	%r5034, [retval0+8];
	ld.param.b32	%r5035, [retval0+12];
	ld.param.b32	%r5036, [retval0+16];
	ld.param.b32	%r5037, [retval0+20];
	ld.param.b32	%r5038, [retval0+24];
	ld.param.b32	%r5039, [retval0+28];
	ld.param.b32	%r5040, [retval0+32];
	ld.param.b32	%r5041, [retval0+36];
	ld.param.b32	%r5042, [retval0+40];
	ld.param.b32	%r5043, [retval0+44];
	
	//{
	}// Callseq End 160
	// inline asm
	add.cc.u32 %r26845, %r26845, %r4540;
addc.cc.u32 %r26846, %r26846, %r4541;
addc.cc.u32 %r26847, %r26847, %r4542;
addc.cc.u32 %r26848, %r26848, %r4543;
addc.cc.u32 %r26849, %r26849, %r4544;
addc.cc.u32 %r26850, %r26850, %r4545;
addc.cc.u32 %r26851, %r26851, %r4546;
addc.cc.u32 %r26852, %r26852, %r4547;
addc.cc.u32 %r26853, %r26853, %r4548;
addc.cc.u32 %r26854, %r26854, %r4549;
addc.cc.u32 %r26855, %r26855, %r4550;
addc.u32 %r26856, %r26856, %r4551;

	// inline asm
	setp.gt.u32	%p1950, %r26856, 436277738;
	@%p1950 bra 	BB5_1820;

	setp.lt.u32	%p1951, %r26856, 436277738;
	@%p1951 bra 	BB5_1821;

	setp.gt.u32	%p1952, %r26855, 964683418;
	@%p1952 bra 	BB5_1820;

	setp.lt.u32	%p1953, %r26855, 964683418;
	@%p1953 bra 	BB5_1821;

	setp.gt.u32	%p1954, %r26854, 1260103606;
	@%p1954 bra 	BB5_1820;

	setp.lt.u32	%p1955, %r26854, 1260103606;
	@%p1955 bra 	BB5_1821;

	setp.gt.u32	%p1956, %r26853, 1129032919;
	@%p1956 bra 	BB5_1820;

	setp.lt.u32	%p1957, %r26853, 1129032919;
	@%p1957 bra 	BB5_1821;

	setp.gt.u32	%p1958, %r26852, 1685539716;
	@%p1958 bra 	BB5_1820;

	setp.lt.u32	%p1959, %r26852, 1685539716;
	@%p1959 bra 	BB5_1821;

	setp.gt.u32	%p1960, %r26851, -209382721;
	@%p1960 bra 	BB5_1820;

	setp.lt.u32	%p1961, %r26851, -209382721;
	@%p1961 bra 	BB5_1821;

	setp.gt.u32	%p1962, %r26850, 1731252896;
	@%p1962 bra 	BB5_1820;

	setp.lt.u32	%p1963, %r26850, 1731252896;
	@%p1963 bra 	BB5_1821;

	setp.gt.u32	%p1964, %r26849, -156174812;
	@%p1964 bra 	BB5_1820;

	setp.lt.u32	%p1965, %r26849, -156174812;
	@%p1965 bra 	BB5_1821;

	setp.gt.u32	%p1966, %r26848, 514588670;
	@%p1966 bra 	BB5_1820;

	setp.lt.u32	%p1967, %r26848, 514588670;
	@%p1967 bra 	BB5_1821;

	setp.gt.u32	%p1968, %r26847, -1319895041;
	@%p1968 bra 	BB5_1820;

	setp.lt.u32	%p1969, %r26847, -1319895041;
	@%p1969 bra 	BB5_1821;

	setp.gt.u32	%p1970, %r26846, -1174470657;
	@%p1970 bra 	BB5_1820;

	setp.lt.u32	%p1971, %r26846, -1174470657;
	setp.lt.u32	%p1972, %r26845, -21845;
	or.pred  	%p1973, %p1971, %p1972;
	@%p1973 bra 	BB5_1821;

BB5_1820:
	mov.u32 	%r26893, -21845;
	mov.u32 	%r26894, -1174470657;
	mov.u32 	%r26895, -1319895041;
	mov.u32 	%r26896, 514588670;
	mov.u32 	%r26897, -156174812;
	mov.u32 	%r26898, 1731252896;
	mov.u32 	%r26899, -209382721;
	mov.u32 	%r26900, 1685539716;
	mov.u32 	%r26901, 1129032919;
	mov.u32 	%r26902, 1260103606;
	mov.u32 	%r26903, 964683418;
	mov.u32 	%r26904, 436277738;
	// inline asm
	sub.cc.u32 %r26845, %r26845, %r26893;
subc.cc.u32 %r26846, %r26846, %r26894;
subc.cc.u32 %r26847, %r26847, %r26895;
subc.cc.u32 %r26848, %r26848, %r26896;
subc.cc.u32 %r26849, %r26849, %r26897;
subc.cc.u32 %r26850, %r26850, %r26898;
subc.cc.u32 %r26851, %r26851, %r26899;
subc.cc.u32 %r26852, %r26852, %r26900;
subc.cc.u32 %r26853, %r26853, %r26901;
subc.cc.u32 %r26854, %r26854, %r26902;
subc.cc.u32 %r26855, %r26855, %r26903;
subc.u32 %r26856, %r26856, %r26904;

	// inline asm

BB5_1821:
	// Callseq Start 161
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r26845;
	st.param.b32	[param0+4], %r26846;
	st.param.b32	[param0+8], %r26847;
	st.param.b32	[param0+12], %r26848;
	st.param.b32	[param0+16], %r26849;
	st.param.b32	[param0+20], %r26850;
	st.param.b32	[param0+24], %r26851;
	st.param.b32	[param0+28], %r26852;
	st.param.b32	[param0+32], %r26853;
	st.param.b32	[param0+36], %r26854;
	st.param.b32	[param0+40], %r26855;
	st.param.b32	[param0+44], %r26856;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r26283;
	st.param.b32	[param1+4], %r26284;
	st.param.b32	[param1+8], %r26285;
	st.param.b32	[param1+12], %r26286;
	st.param.b32	[param1+16], %r26287;
	st.param.b32	[param1+20], %r26288;
	st.param.b32	[param1+24], %r26289;
	st.param.b32	[param1+28], %r26290;
	st.param.b32	[param1+32], %r26291;
	st.param.b32	[param1+36], %r26292;
	st.param.b32	[param1+40], %r26293;
	st.param.b32	[param1+44], %r26294;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r26941, [retval0+0];
	ld.param.b32	%r26942, [retval0+4];
	ld.param.b32	%r26943, [retval0+8];
	ld.param.b32	%r26944, [retval0+12];
	ld.param.b32	%r26945, [retval0+16];
	ld.param.b32	%r26946, [retval0+20];
	ld.param.b32	%r26947, [retval0+24];
	ld.param.b32	%r26948, [retval0+28];
	ld.param.b32	%r26949, [retval0+32];
	ld.param.b32	%r26950, [retval0+36];
	ld.param.b32	%r26951, [retval0+40];
	ld.param.b32	%r26952, [retval0+44];
	
	//{
	}// Callseq End 161
	mov.u32 	%r48603, %r26945;
	mov.u32 	%r48596, %r26952;
	mov.u32 	%r48601, %r26947;
	mov.u32 	%r48606, %r26942;
	mov.u32 	%r48599, %r26949;
	mov.u32 	%r48604, %r26944;
	mov.u32 	%r48597, %r26951;
	mov.u32 	%r48602, %r26946;
	mov.u32 	%r48607, %r26941;
	mov.u32 	%r48600, %r26948;
	mov.u32 	%r48605, %r26943;
	mov.u32 	%r48598, %r26950;
	// inline asm
	sub.cc.u32 %r48607, %r48607, %r5020;
subc.cc.u32 %r48606, %r48606, %r5021;
subc.cc.u32 %r48605, %r48605, %r5022;
subc.cc.u32 %r48604, %r48604, %r5023;
subc.cc.u32 %r48603, %r48603, %r5024;
subc.cc.u32 %r48602, %r48602, %r5025;
subc.cc.u32 %r48601, %r48601, %r5026;
subc.cc.u32 %r48600, %r48600, %r5027;
subc.cc.u32 %r48599, %r48599, %r5028;
subc.cc.u32 %r48598, %r48598, %r5029;
subc.cc.u32 %r48597, %r48597, %r5030;
subc.u32 %r48596, %r48596, %r5031;

	// inline asm
	setp.gt.u32	%p1974, %r26952, %r5031;
	@%p1974 bra 	BB5_1844;

	setp.lt.u32	%p1975, %r26952, %r5031;
	@%p1975 bra 	BB5_1843;

	setp.gt.u32	%p1976, %r26951, %r5030;
	@%p1976 bra 	BB5_1844;

	setp.lt.u32	%p1977, %r26951, %r5030;
	@%p1977 bra 	BB5_1843;

	setp.gt.u32	%p1978, %r26950, %r5029;
	@%p1978 bra 	BB5_1844;

	setp.lt.u32	%p1979, %r26950, %r5029;
	@%p1979 bra 	BB5_1843;

	setp.gt.u32	%p1980, %r26949, %r5028;
	@%p1980 bra 	BB5_1844;

	setp.lt.u32	%p1981, %r26949, %r5028;
	@%p1981 bra 	BB5_1843;

	setp.gt.u32	%p1982, %r26948, %r5027;
	@%p1982 bra 	BB5_1844;

	setp.lt.u32	%p1983, %r26948, %r5027;
	@%p1983 bra 	BB5_1843;

	setp.gt.u32	%p1984, %r26947, %r5026;
	@%p1984 bra 	BB5_1844;

	setp.lt.u32	%p1985, %r26947, %r5026;
	@%p1985 bra 	BB5_1843;

	setp.gt.u32	%p1986, %r26946, %r5025;
	@%p1986 bra 	BB5_1844;

	setp.lt.u32	%p1987, %r26946, %r5025;
	@%p1987 bra 	BB5_1843;

	setp.gt.u32	%p1988, %r26945, %r5024;
	@%p1988 bra 	BB5_1844;

	setp.lt.u32	%p1989, %r26945, %r5024;
	@%p1989 bra 	BB5_1843;

	setp.gt.u32	%p1990, %r26944, %r5023;
	@%p1990 bra 	BB5_1844;

	setp.lt.u32	%p1991, %r26944, %r5023;
	@%p1991 bra 	BB5_1843;

	setp.gt.u32	%p1992, %r26943, %r5022;
	@%p1992 bra 	BB5_1844;

	setp.lt.u32	%p1993, %r26943, %r5022;
	@%p1993 bra 	BB5_1843;

	setp.gt.u32	%p1994, %r26942, %r5021;
	@%p1994 bra 	BB5_1844;

	setp.ge.u32	%p1995, %r26942, %r5021;
	setp.ge.u32	%p1996, %r26941, %r5020;
	and.pred  	%p1997, %p1995, %p1996;
	@%p1997 bra 	BB5_1844;

BB5_1843:
	mov.u32 	%r26965, -21845;
	mov.u32 	%r26966, -1174470657;
	mov.u32 	%r26967, -1319895041;
	mov.u32 	%r26968, 514588670;
	mov.u32 	%r26969, -156174812;
	mov.u32 	%r26970, 1731252896;
	mov.u32 	%r26971, -209382721;
	mov.u32 	%r26972, 1685539716;
	mov.u32 	%r26973, 1129032919;
	mov.u32 	%r26974, 1260103606;
	mov.u32 	%r26975, 964683418;
	mov.u32 	%r26976, 436277738;
	// inline asm
	add.cc.u32 %r48607, %r48607, %r26965;
addc.cc.u32 %r48606, %r48606, %r26966;
addc.cc.u32 %r48605, %r48605, %r26967;
addc.cc.u32 %r48604, %r48604, %r26968;
addc.cc.u32 %r48603, %r48603, %r26969;
addc.cc.u32 %r48602, %r48602, %r26970;
addc.cc.u32 %r48601, %r48601, %r26971;
addc.cc.u32 %r48600, %r48600, %r26972;
addc.cc.u32 %r48599, %r48599, %r26973;
addc.cc.u32 %r48598, %r48598, %r26974;
addc.cc.u32 %r48597, %r48597, %r26975;
addc.u32 %r48596, %r48596, %r26976;

	// inline asm

BB5_1844:
	mov.u32 	%r48612, %r48600;
	mov.u32 	%r48619, %r48607;
	mov.u32 	%r48614, %r48602;
	mov.u32 	%r48609, %r48597;
	mov.u32 	%r48616, %r48604;
	mov.u32 	%r48611, %r48599;
	mov.u32 	%r48618, %r48606;
	mov.u32 	%r48613, %r48601;
	mov.u32 	%r48608, %r48596;
	mov.u32 	%r48615, %r48603;
	mov.u32 	%r48610, %r48598;
	mov.u32 	%r48617, %r48605;
	// inline asm
	sub.cc.u32 %r48619, %r48619, %r5032;
subc.cc.u32 %r48618, %r48618, %r5033;
subc.cc.u32 %r48617, %r48617, %r5034;
subc.cc.u32 %r48616, %r48616, %r5035;
subc.cc.u32 %r48615, %r48615, %r5036;
subc.cc.u32 %r48614, %r48614, %r5037;
subc.cc.u32 %r48613, %r48613, %r5038;
subc.cc.u32 %r48612, %r48612, %r5039;
subc.cc.u32 %r48611, %r48611, %r5040;
subc.cc.u32 %r48610, %r48610, %r5041;
subc.cc.u32 %r48609, %r48609, %r5042;
subc.u32 %r48608, %r48608, %r5043;

	// inline asm
	setp.gt.u32	%p1998, %r48596, %r5043;
	@%p1998 bra 	BB5_1867;

	setp.lt.u32	%p1999, %r48596, %r5043;
	@%p1999 bra 	BB5_1866;

	setp.gt.u32	%p2000, %r48597, %r5042;
	@%p2000 bra 	BB5_1867;

	setp.lt.u32	%p2001, %r48597, %r5042;
	@%p2001 bra 	BB5_1866;

	setp.gt.u32	%p2002, %r48598, %r5041;
	@%p2002 bra 	BB5_1867;

	setp.lt.u32	%p2003, %r48598, %r5041;
	@%p2003 bra 	BB5_1866;

	setp.gt.u32	%p2004, %r48599, %r5040;
	@%p2004 bra 	BB5_1867;

	setp.lt.u32	%p2005, %r48599, %r5040;
	@%p2005 bra 	BB5_1866;

	setp.gt.u32	%p2006, %r48600, %r5039;
	@%p2006 bra 	BB5_1867;

	setp.lt.u32	%p2007, %r48600, %r5039;
	@%p2007 bra 	BB5_1866;

	setp.gt.u32	%p2008, %r48601, %r5038;
	@%p2008 bra 	BB5_1867;

	setp.lt.u32	%p2009, %r48601, %r5038;
	@%p2009 bra 	BB5_1866;

	setp.gt.u32	%p2010, %r48602, %r5037;
	@%p2010 bra 	BB5_1867;

	setp.lt.u32	%p2011, %r48602, %r5037;
	@%p2011 bra 	BB5_1866;

	setp.gt.u32	%p2012, %r48603, %r5036;
	@%p2012 bra 	BB5_1867;

	setp.lt.u32	%p2013, %r48603, %r5036;
	@%p2013 bra 	BB5_1866;

	setp.gt.u32	%p2014, %r48604, %r5035;
	@%p2014 bra 	BB5_1867;

	setp.lt.u32	%p2015, %r48604, %r5035;
	@%p2015 bra 	BB5_1866;

	setp.gt.u32	%p2016, %r48605, %r5034;
	@%p2016 bra 	BB5_1867;

	setp.lt.u32	%p2017, %r48605, %r5034;
	@%p2017 bra 	BB5_1866;

	setp.gt.u32	%p2018, %r48606, %r5033;
	@%p2018 bra 	BB5_1867;

	setp.ge.u32	%p2019, %r48606, %r5033;
	setp.ge.u32	%p2020, %r48607, %r5032;
	and.pred  	%p2021, %p2019, %p2020;
	@%p2021 bra 	BB5_1867;

BB5_1866:
	mov.u32 	%r27037, -21845;
	mov.u32 	%r27038, -1174470657;
	mov.u32 	%r27039, -1319895041;
	mov.u32 	%r27040, 514588670;
	mov.u32 	%r27041, -156174812;
	mov.u32 	%r27042, 1731252896;
	mov.u32 	%r27043, -209382721;
	mov.u32 	%r27044, 1685539716;
	mov.u32 	%r27045, 1129032919;
	mov.u32 	%r27046, 1260103606;
	mov.u32 	%r27047, 964683418;
	mov.u32 	%r27048, 436277738;
	// inline asm
	add.cc.u32 %r48619, %r48619, %r27037;
addc.cc.u32 %r48618, %r48618, %r27038;
addc.cc.u32 %r48617, %r48617, %r27039;
addc.cc.u32 %r48616, %r48616, %r27040;
addc.cc.u32 %r48615, %r48615, %r27041;
addc.cc.u32 %r48614, %r48614, %r27042;
addc.cc.u32 %r48613, %r48613, %r27043;
addc.cc.u32 %r48612, %r48612, %r27044;
addc.cc.u32 %r48611, %r48611, %r27045;
addc.cc.u32 %r48610, %r48610, %r27046;
addc.cc.u32 %r48609, %r48609, %r27047;
addc.u32 %r48608, %r48608, %r27048;

	// inline asm

BB5_1867:
	mov.u32 	%r27064, %r5023;
	mov.u32 	%r27071, %r5030;
	mov.u32 	%r27066, %r5025;
	mov.u32 	%r27061, %r5020;
	mov.u32 	%r27068, %r5027;
	mov.u32 	%r27063, %r5022;
	mov.u32 	%r27070, %r5029;
	mov.u32 	%r27065, %r5024;
	mov.u32 	%r27072, %r5031;
	mov.u32 	%r27067, %r5026;
	mov.u32 	%r27062, %r5021;
	mov.u32 	%r27069, %r5028;
	// inline asm
	sub.cc.u32 %r27061, %r27061, %r5032;
subc.cc.u32 %r27062, %r27062, %r5033;
subc.cc.u32 %r27063, %r27063, %r5034;
subc.cc.u32 %r27064, %r27064, %r5035;
subc.cc.u32 %r27065, %r27065, %r5036;
subc.cc.u32 %r27066, %r27066, %r5037;
subc.cc.u32 %r27067, %r27067, %r5038;
subc.cc.u32 %r27068, %r27068, %r5039;
subc.cc.u32 %r27069, %r27069, %r5040;
subc.cc.u32 %r27070, %r27070, %r5041;
subc.cc.u32 %r27071, %r27071, %r5042;
subc.u32 %r27072, %r27072, %r5043;

	// inline asm
	setp.gt.u32	%p2022, %r5031, %r5043;
	@%p2022 bra 	BB5_1890;

	setp.lt.u32	%p2023, %r5031, %r5043;
	@%p2023 bra 	BB5_1889;

	setp.gt.u32	%p2024, %r5030, %r5042;
	@%p2024 bra 	BB5_1890;

	setp.lt.u32	%p2025, %r5030, %r5042;
	@%p2025 bra 	BB5_1889;

	setp.gt.u32	%p2026, %r5029, %r5041;
	@%p2026 bra 	BB5_1890;

	setp.lt.u32	%p2027, %r5029, %r5041;
	@%p2027 bra 	BB5_1889;

	setp.gt.u32	%p2028, %r5028, %r5040;
	@%p2028 bra 	BB5_1890;

	setp.lt.u32	%p2029, %r5028, %r5040;
	@%p2029 bra 	BB5_1889;

	setp.gt.u32	%p2030, %r5027, %r5039;
	@%p2030 bra 	BB5_1890;

	setp.lt.u32	%p2031, %r5027, %r5039;
	@%p2031 bra 	BB5_1889;

	setp.gt.u32	%p2032, %r5026, %r5038;
	@%p2032 bra 	BB5_1890;

	setp.lt.u32	%p2033, %r5026, %r5038;
	@%p2033 bra 	BB5_1889;

	setp.gt.u32	%p2034, %r5025, %r5037;
	@%p2034 bra 	BB5_1890;

	setp.lt.u32	%p2035, %r5025, %r5037;
	@%p2035 bra 	BB5_1889;

	setp.gt.u32	%p2036, %r5024, %r5036;
	@%p2036 bra 	BB5_1890;

	setp.lt.u32	%p2037, %r5024, %r5036;
	@%p2037 bra 	BB5_1889;

	setp.gt.u32	%p2038, %r5023, %r5035;
	@%p2038 bra 	BB5_1890;

	setp.lt.u32	%p2039, %r5023, %r5035;
	@%p2039 bra 	BB5_1889;

	setp.gt.u32	%p2040, %r5022, %r5034;
	@%p2040 bra 	BB5_1890;

	setp.lt.u32	%p2041, %r5022, %r5034;
	@%p2041 bra 	BB5_1889;

	setp.gt.u32	%p2042, %r5021, %r5033;
	@%p2042 bra 	BB5_1890;

	setp.ge.u32	%p2043, %r5021, %r5033;
	setp.ge.u32	%p2044, %r5020, %r5032;
	and.pred  	%p2045, %p2043, %p2044;
	@%p2045 bra 	BB5_1890;

BB5_1889:
	mov.u32 	%r27109, -21845;
	mov.u32 	%r27110, -1174470657;
	mov.u32 	%r27111, -1319895041;
	mov.u32 	%r27112, 514588670;
	mov.u32 	%r27113, -156174812;
	mov.u32 	%r27114, 1731252896;
	mov.u32 	%r27115, -209382721;
	mov.u32 	%r27116, 1685539716;
	mov.u32 	%r27117, 1129032919;
	mov.u32 	%r27118, 1260103606;
	mov.u32 	%r27119, 964683418;
	mov.u32 	%r27120, 436277738;
	// inline asm
	add.cc.u32 %r27061, %r27061, %r27109;
addc.cc.u32 %r27062, %r27062, %r27110;
addc.cc.u32 %r27063, %r27063, %r27111;
addc.cc.u32 %r27064, %r27064, %r27112;
addc.cc.u32 %r27065, %r27065, %r27113;
addc.cc.u32 %r27066, %r27066, %r27114;
addc.cc.u32 %r27067, %r27067, %r27115;
addc.cc.u32 %r27068, %r27068, %r27116;
addc.cc.u32 %r27069, %r27069, %r27117;
addc.cc.u32 %r27070, %r27070, %r27118;
addc.cc.u32 %r27071, %r27071, %r27119;
addc.u32 %r27072, %r27072, %r27120;

	// inline asm

BB5_1890:
	// Callseq Start 162
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r27061;
	st.param.b32	[param0+4], %r27062;
	st.param.b32	[param0+8], %r27063;
	st.param.b32	[param0+12], %r27064;
	st.param.b32	[param0+16], %r27065;
	st.param.b32	[param0+20], %r27066;
	st.param.b32	[param0+24], %r27067;
	st.param.b32	[param0+28], %r27068;
	st.param.b32	[param0+32], %r27069;
	st.param.b32	[param0+36], %r27070;
	st.param.b32	[param0+40], %r27071;
	st.param.b32	[param0+44], %r27072;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r4684;
	st.param.b32	[param1+4], %r4685;
	st.param.b32	[param1+8], %r4686;
	st.param.b32	[param1+12], %r4687;
	st.param.b32	[param1+16], %r4688;
	st.param.b32	[param1+20], %r4689;
	st.param.b32	[param1+24], %r4690;
	st.param.b32	[param1+28], %r4691;
	st.param.b32	[param1+32], %r4692;
	st.param.b32	[param1+36], %r4693;
	st.param.b32	[param1+40], %r4694;
	st.param.b32	[param1+44], %r4695;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r5224, [retval0+0];
	ld.param.b32	%r5225, [retval0+4];
	ld.param.b32	%r5226, [retval0+8];
	ld.param.b32	%r5227, [retval0+12];
	ld.param.b32	%r5228, [retval0+16];
	ld.param.b32	%r5229, [retval0+20];
	ld.param.b32	%r5230, [retval0+24];
	ld.param.b32	%r5231, [retval0+28];
	ld.param.b32	%r5232, [retval0+32];
	ld.param.b32	%r5233, [retval0+36];
	ld.param.b32	%r5234, [retval0+40];
	ld.param.b32	%r5235, [retval0+44];
	
	//{
	}// Callseq End 162
	// Callseq Start 163
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r48619;
	st.param.b32	[param0+4], %r48618;
	st.param.b32	[param0+8], %r48617;
	st.param.b32	[param0+12], %r48616;
	st.param.b32	[param0+16], %r48615;
	st.param.b32	[param0+20], %r48614;
	st.param.b32	[param0+24], %r48613;
	st.param.b32	[param0+28], %r48612;
	st.param.b32	[param0+32], %r48611;
	st.param.b32	[param0+36], %r48610;
	st.param.b32	[param0+40], %r48609;
	st.param.b32	[param0+44], %r48608;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r4731;
	st.param.b32	[param1+4], %r4730;
	st.param.b32	[param1+8], %r48521;
	st.param.b32	[param1+12], %r48520;
	st.param.b32	[param1+16], %r48519;
	st.param.b32	[param1+20], %r48518;
	st.param.b32	[param1+24], %r48517;
	st.param.b32	[param1+28], %r48516;
	st.param.b32	[param1+32], %r48515;
	st.param.b32	[param1+36], %r48514;
	st.param.b32	[param1+40], %r48513;
	st.param.b32	[param1+44], %r48512;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r5236, [retval0+0];
	ld.param.b32	%r5237, [retval0+4];
	ld.param.b32	%r5238, [retval0+8];
	ld.param.b32	%r5239, [retval0+12];
	ld.param.b32	%r5240, [retval0+16];
	ld.param.b32	%r5241, [retval0+20];
	ld.param.b32	%r5242, [retval0+24];
	ld.param.b32	%r5243, [retval0+28];
	ld.param.b32	%r5244, [retval0+32];
	ld.param.b32	%r5245, [retval0+36];
	ld.param.b32	%r5246, [retval0+40];
	ld.param.b32	%r5247, [retval0+44];
	
	//{
	}// Callseq End 163
	// inline asm
	add.cc.u32 %r48619, %r48619, %r27061;
addc.cc.u32 %r48618, %r48618, %r27062;
addc.cc.u32 %r48617, %r48617, %r27063;
addc.cc.u32 %r48616, %r48616, %r27064;
addc.cc.u32 %r48615, %r48615, %r27065;
addc.cc.u32 %r48614, %r48614, %r27066;
addc.cc.u32 %r48613, %r48613, %r27067;
addc.cc.u32 %r48612, %r48612, %r27068;
addc.cc.u32 %r48611, %r48611, %r27069;
addc.cc.u32 %r48610, %r48610, %r27070;
addc.cc.u32 %r48609, %r48609, %r27071;
addc.u32 %r48608, %r48608, %r27072;

	// inline asm
	setp.gt.u32	%p2046, %r48608, 436277738;
	@%p2046 bra 	BB5_1912;

	setp.lt.u32	%p2047, %r48608, 436277738;
	@%p2047 bra 	BB5_1913;

	setp.gt.u32	%p2048, %r48609, 964683418;
	@%p2048 bra 	BB5_1912;

	setp.lt.u32	%p2049, %r48609, 964683418;
	@%p2049 bra 	BB5_1913;

	setp.gt.u32	%p2050, %r48610, 1260103606;
	@%p2050 bra 	BB5_1912;

	setp.lt.u32	%p2051, %r48610, 1260103606;
	@%p2051 bra 	BB5_1913;

	setp.gt.u32	%p2052, %r48611, 1129032919;
	@%p2052 bra 	BB5_1912;

	setp.lt.u32	%p2053, %r48611, 1129032919;
	@%p2053 bra 	BB5_1913;

	setp.gt.u32	%p2054, %r48612, 1685539716;
	@%p2054 bra 	BB5_1912;

	setp.lt.u32	%p2055, %r48612, 1685539716;
	@%p2055 bra 	BB5_1913;

	setp.gt.u32	%p2056, %r48613, -209382721;
	@%p2056 bra 	BB5_1912;

	setp.lt.u32	%p2057, %r48613, -209382721;
	@%p2057 bra 	BB5_1913;

	setp.gt.u32	%p2058, %r48614, 1731252896;
	@%p2058 bra 	BB5_1912;

	setp.lt.u32	%p2059, %r48614, 1731252896;
	@%p2059 bra 	BB5_1913;

	setp.gt.u32	%p2060, %r48615, -156174812;
	@%p2060 bra 	BB5_1912;

	setp.lt.u32	%p2061, %r48615, -156174812;
	@%p2061 bra 	BB5_1913;

	setp.gt.u32	%p2062, %r48616, 514588670;
	@%p2062 bra 	BB5_1912;

	setp.lt.u32	%p2063, %r48616, 514588670;
	@%p2063 bra 	BB5_1913;

	setp.gt.u32	%p2064, %r48617, -1319895041;
	@%p2064 bra 	BB5_1912;

	setp.lt.u32	%p2065, %r48617, -1319895041;
	@%p2065 bra 	BB5_1913;

	setp.gt.u32	%p2066, %r48618, -1174470657;
	@%p2066 bra 	BB5_1912;

	setp.lt.u32	%p2067, %r48618, -1174470657;
	setp.lt.u32	%p2068, %r48619, -21845;
	or.pred  	%p2069, %p2067, %p2068;
	@%p2069 bra 	BB5_1913;

BB5_1912:
	mov.u32 	%r27181, -21845;
	mov.u32 	%r27182, -1174470657;
	mov.u32 	%r27183, -1319895041;
	mov.u32 	%r27184, 514588670;
	mov.u32 	%r27185, -156174812;
	mov.u32 	%r27186, 1731252896;
	mov.u32 	%r27187, -209382721;
	mov.u32 	%r27188, 1685539716;
	mov.u32 	%r27189, 1129032919;
	mov.u32 	%r27190, 1260103606;
	mov.u32 	%r27191, 964683418;
	mov.u32 	%r27192, 436277738;
	// inline asm
	sub.cc.u32 %r48619, %r48619, %r27181;
subc.cc.u32 %r48618, %r48618, %r27182;
subc.cc.u32 %r48617, %r48617, %r27183;
subc.cc.u32 %r48616, %r48616, %r27184;
subc.cc.u32 %r48615, %r48615, %r27185;
subc.cc.u32 %r48614, %r48614, %r27186;
subc.cc.u32 %r48613, %r48613, %r27187;
subc.cc.u32 %r48612, %r48612, %r27188;
subc.cc.u32 %r48611, %r48611, %r27189;
subc.cc.u32 %r48610, %r48610, %r27190;
subc.cc.u32 %r48609, %r48609, %r27191;
subc.u32 %r48608, %r48608, %r27192;

	// inline asm

BB5_1913:
	// Callseq Start 164
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r48619;
	st.param.b32	[param0+4], %r48618;
	st.param.b32	[param0+8], %r48617;
	st.param.b32	[param0+12], %r48616;
	st.param.b32	[param0+16], %r48615;
	st.param.b32	[param0+20], %r48614;
	st.param.b32	[param0+24], %r48613;
	st.param.b32	[param0+28], %r48612;
	st.param.b32	[param0+32], %r48611;
	st.param.b32	[param0+36], %r48610;
	st.param.b32	[param0+40], %r48609;
	st.param.b32	[param0+44], %r48608;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r26485;
	st.param.b32	[param1+4], %r26486;
	st.param.b32	[param1+8], %r26487;
	st.param.b32	[param1+12], %r26488;
	st.param.b32	[param1+16], %r26489;
	st.param.b32	[param1+20], %r26490;
	st.param.b32	[param1+24], %r26491;
	st.param.b32	[param1+28], %r26492;
	st.param.b32	[param1+32], %r26493;
	st.param.b32	[param1+36], %r26494;
	st.param.b32	[param1+40], %r26495;
	st.param.b32	[param1+44], %r26496;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r27229, [retval0+0];
	ld.param.b32	%r27230, [retval0+4];
	ld.param.b32	%r27231, [retval0+8];
	ld.param.b32	%r27232, [retval0+12];
	ld.param.b32	%r27233, [retval0+16];
	ld.param.b32	%r27234, [retval0+20];
	ld.param.b32	%r27235, [retval0+24];
	ld.param.b32	%r27236, [retval0+28];
	ld.param.b32	%r27237, [retval0+32];
	ld.param.b32	%r27238, [retval0+36];
	ld.param.b32	%r27239, [retval0+40];
	ld.param.b32	%r27240, [retval0+44];
	
	//{
	}// Callseq End 164
	mov.u32 	%r48651, %r27233;
	mov.u32 	%r48644, %r27240;
	mov.u32 	%r48649, %r27235;
	mov.u32 	%r48654, %r27230;
	mov.u32 	%r48647, %r27237;
	mov.u32 	%r48652, %r27232;
	mov.u32 	%r48645, %r27239;
	mov.u32 	%r48650, %r27234;
	mov.u32 	%r48655, %r27229;
	mov.u32 	%r48648, %r27236;
	mov.u32 	%r48653, %r27231;
	mov.u32 	%r48646, %r27238;
	// inline asm
	sub.cc.u32 %r48655, %r48655, %r5224;
subc.cc.u32 %r48654, %r48654, %r5225;
subc.cc.u32 %r48653, %r48653, %r5226;
subc.cc.u32 %r48652, %r48652, %r5227;
subc.cc.u32 %r48651, %r48651, %r5228;
subc.cc.u32 %r48650, %r48650, %r5229;
subc.cc.u32 %r48649, %r48649, %r5230;
subc.cc.u32 %r48648, %r48648, %r5231;
subc.cc.u32 %r48647, %r48647, %r5232;
subc.cc.u32 %r48646, %r48646, %r5233;
subc.cc.u32 %r48645, %r48645, %r5234;
subc.u32 %r48644, %r48644, %r5235;

	// inline asm
	setp.gt.u32	%p2070, %r27240, %r5235;
	@%p2070 bra 	BB5_1936;

	setp.lt.u32	%p2071, %r27240, %r5235;
	@%p2071 bra 	BB5_1935;

	setp.gt.u32	%p2072, %r27239, %r5234;
	@%p2072 bra 	BB5_1936;

	setp.lt.u32	%p2073, %r27239, %r5234;
	@%p2073 bra 	BB5_1935;

	setp.gt.u32	%p2074, %r27238, %r5233;
	@%p2074 bra 	BB5_1936;

	setp.lt.u32	%p2075, %r27238, %r5233;
	@%p2075 bra 	BB5_1935;

	setp.gt.u32	%p2076, %r27237, %r5232;
	@%p2076 bra 	BB5_1936;

	setp.lt.u32	%p2077, %r27237, %r5232;
	@%p2077 bra 	BB5_1935;

	setp.gt.u32	%p2078, %r27236, %r5231;
	@%p2078 bra 	BB5_1936;

	setp.lt.u32	%p2079, %r27236, %r5231;
	@%p2079 bra 	BB5_1935;

	setp.gt.u32	%p2080, %r27235, %r5230;
	@%p2080 bra 	BB5_1936;

	setp.lt.u32	%p2081, %r27235, %r5230;
	@%p2081 bra 	BB5_1935;

	setp.gt.u32	%p2082, %r27234, %r5229;
	@%p2082 bra 	BB5_1936;

	setp.lt.u32	%p2083, %r27234, %r5229;
	@%p2083 bra 	BB5_1935;

	setp.gt.u32	%p2084, %r27233, %r5228;
	@%p2084 bra 	BB5_1936;

	setp.lt.u32	%p2085, %r27233, %r5228;
	@%p2085 bra 	BB5_1935;

	setp.gt.u32	%p2086, %r27232, %r5227;
	@%p2086 bra 	BB5_1936;

	setp.lt.u32	%p2087, %r27232, %r5227;
	@%p2087 bra 	BB5_1935;

	setp.gt.u32	%p2088, %r27231, %r5226;
	@%p2088 bra 	BB5_1936;

	setp.lt.u32	%p2089, %r27231, %r5226;
	@%p2089 bra 	BB5_1935;

	setp.gt.u32	%p2090, %r27230, %r5225;
	@%p2090 bra 	BB5_1936;

	setp.ge.u32	%p2091, %r27230, %r5225;
	setp.ge.u32	%p2092, %r27229, %r5224;
	and.pred  	%p2093, %p2091, %p2092;
	@%p2093 bra 	BB5_1936;

BB5_1935:
	mov.u32 	%r27253, -21845;
	mov.u32 	%r27254, -1174470657;
	mov.u32 	%r27255, -1319895041;
	mov.u32 	%r27256, 514588670;
	mov.u32 	%r27257, -156174812;
	mov.u32 	%r27258, 1731252896;
	mov.u32 	%r27259, -209382721;
	mov.u32 	%r27260, 1685539716;
	mov.u32 	%r27261, 1129032919;
	mov.u32 	%r27262, 1260103606;
	mov.u32 	%r27263, 964683418;
	mov.u32 	%r27264, 436277738;
	// inline asm
	add.cc.u32 %r48655, %r48655, %r27253;
addc.cc.u32 %r48654, %r48654, %r27254;
addc.cc.u32 %r48653, %r48653, %r27255;
addc.cc.u32 %r48652, %r48652, %r27256;
addc.cc.u32 %r48651, %r48651, %r27257;
addc.cc.u32 %r48650, %r48650, %r27258;
addc.cc.u32 %r48649, %r48649, %r27259;
addc.cc.u32 %r48648, %r48648, %r27260;
addc.cc.u32 %r48647, %r48647, %r27261;
addc.cc.u32 %r48646, %r48646, %r27262;
addc.cc.u32 %r48645, %r48645, %r27263;
addc.u32 %r48644, %r48644, %r27264;

	// inline asm

BB5_1936:
	mov.u32 	%r48667, %r48655;
	mov.u32 	%r48662, %r48650;
	mov.u32 	%r48657, %r48645;
	mov.u32 	%r48664, %r48652;
	mov.u32 	%r48659, %r48647;
	mov.u32 	%r48666, %r48654;
	mov.u32 	%r48661, %r48649;
	mov.u32 	%r48656, %r48644;
	mov.u32 	%r48663, %r48651;
	mov.u32 	%r48658, %r48646;
	mov.u32 	%r48665, %r48653;
	mov.u32 	%r48660, %r48648;
	// inline asm
	sub.cc.u32 %r48667, %r48667, %r5236;
subc.cc.u32 %r48666, %r48666, %r5237;
subc.cc.u32 %r48665, %r48665, %r5238;
subc.cc.u32 %r48664, %r48664, %r5239;
subc.cc.u32 %r48663, %r48663, %r5240;
subc.cc.u32 %r48662, %r48662, %r5241;
subc.cc.u32 %r48661, %r48661, %r5242;
subc.cc.u32 %r48660, %r48660, %r5243;
subc.cc.u32 %r48659, %r48659, %r5244;
subc.cc.u32 %r48658, %r48658, %r5245;
subc.cc.u32 %r48657, %r48657, %r5246;
subc.u32 %r48656, %r48656, %r5247;

	// inline asm
	setp.gt.u32	%p2094, %r48644, %r5247;
	@%p2094 bra 	BB5_1959;

	setp.lt.u32	%p2095, %r48644, %r5247;
	@%p2095 bra 	BB5_1958;

	setp.gt.u32	%p2096, %r48645, %r5246;
	@%p2096 bra 	BB5_1959;

	setp.lt.u32	%p2097, %r48645, %r5246;
	@%p2097 bra 	BB5_1958;

	setp.gt.u32	%p2098, %r48646, %r5245;
	@%p2098 bra 	BB5_1959;

	setp.lt.u32	%p2099, %r48646, %r5245;
	@%p2099 bra 	BB5_1958;

	setp.gt.u32	%p2100, %r48647, %r5244;
	@%p2100 bra 	BB5_1959;

	setp.lt.u32	%p2101, %r48647, %r5244;
	@%p2101 bra 	BB5_1958;

	setp.gt.u32	%p2102, %r48648, %r5243;
	@%p2102 bra 	BB5_1959;

	setp.lt.u32	%p2103, %r48648, %r5243;
	@%p2103 bra 	BB5_1958;

	setp.gt.u32	%p2104, %r48649, %r5242;
	@%p2104 bra 	BB5_1959;

	setp.lt.u32	%p2105, %r48649, %r5242;
	@%p2105 bra 	BB5_1958;

	setp.gt.u32	%p2106, %r48650, %r5241;
	@%p2106 bra 	BB5_1959;

	setp.lt.u32	%p2107, %r48650, %r5241;
	@%p2107 bra 	BB5_1958;

	setp.gt.u32	%p2108, %r48651, %r5240;
	@%p2108 bra 	BB5_1959;

	setp.lt.u32	%p2109, %r48651, %r5240;
	@%p2109 bra 	BB5_1958;

	setp.gt.u32	%p2110, %r48652, %r5239;
	@%p2110 bra 	BB5_1959;

	setp.lt.u32	%p2111, %r48652, %r5239;
	@%p2111 bra 	BB5_1958;

	setp.gt.u32	%p2112, %r48653, %r5238;
	@%p2112 bra 	BB5_1959;

	setp.lt.u32	%p2113, %r48653, %r5238;
	@%p2113 bra 	BB5_1958;

	setp.gt.u32	%p2114, %r48654, %r5237;
	@%p2114 bra 	BB5_1959;

	setp.ge.u32	%p2115, %r48654, %r5237;
	setp.ge.u32	%p2116, %r48655, %r5236;
	and.pred  	%p2117, %p2115, %p2116;
	@%p2117 bra 	BB5_1959;

BB5_1958:
	mov.u32 	%r27325, -21845;
	mov.u32 	%r27326, -1174470657;
	mov.u32 	%r27327, -1319895041;
	mov.u32 	%r27328, 514588670;
	mov.u32 	%r27329, -156174812;
	mov.u32 	%r27330, 1731252896;
	mov.u32 	%r27331, -209382721;
	mov.u32 	%r27332, 1685539716;
	mov.u32 	%r27333, 1129032919;
	mov.u32 	%r27334, 1260103606;
	mov.u32 	%r27335, 964683418;
	mov.u32 	%r27336, 436277738;
	// inline asm
	add.cc.u32 %r48667, %r48667, %r27325;
addc.cc.u32 %r48666, %r48666, %r27326;
addc.cc.u32 %r48665, %r48665, %r27327;
addc.cc.u32 %r48664, %r48664, %r27328;
addc.cc.u32 %r48663, %r48663, %r27329;
addc.cc.u32 %r48662, %r48662, %r27330;
addc.cc.u32 %r48661, %r48661, %r27331;
addc.cc.u32 %r48660, %r48660, %r27332;
addc.cc.u32 %r48659, %r48659, %r27333;
addc.cc.u32 %r48658, %r48658, %r27334;
addc.cc.u32 %r48657, %r48657, %r27335;
addc.u32 %r48656, %r48656, %r27336;

	// inline asm

BB5_1959:
	mov.u32 	%r48669, %r5234;
	mov.u32 	%r48674, %r5229;
	mov.u32 	%r48679, %r5224;
	mov.u32 	%r48672, %r5231;
	mov.u32 	%r48677, %r5226;
	mov.u32 	%r48670, %r5233;
	mov.u32 	%r48675, %r5228;
	mov.u32 	%r48668, %r5235;
	mov.u32 	%r48673, %r5230;
	mov.u32 	%r48678, %r5225;
	mov.u32 	%r48671, %r5232;
	mov.u32 	%r48676, %r5227;
	// inline asm
	sub.cc.u32 %r48679, %r48679, %r5236;
subc.cc.u32 %r48678, %r48678, %r5237;
subc.cc.u32 %r48677, %r48677, %r5238;
subc.cc.u32 %r48676, %r48676, %r5239;
subc.cc.u32 %r48675, %r48675, %r5240;
subc.cc.u32 %r48674, %r48674, %r5241;
subc.cc.u32 %r48673, %r48673, %r5242;
subc.cc.u32 %r48672, %r48672, %r5243;
subc.cc.u32 %r48671, %r48671, %r5244;
subc.cc.u32 %r48670, %r48670, %r5245;
subc.cc.u32 %r48669, %r48669, %r5246;
subc.u32 %r48668, %r48668, %r5247;

	// inline asm
	setp.gt.u32	%p2118, %r5235, %r5247;
	@%p2118 bra 	BB5_1982;

	setp.lt.u32	%p2119, %r5235, %r5247;
	@%p2119 bra 	BB5_1981;

	setp.gt.u32	%p2120, %r5234, %r5246;
	@%p2120 bra 	BB5_1982;

	setp.lt.u32	%p2121, %r5234, %r5246;
	@%p2121 bra 	BB5_1981;

	setp.gt.u32	%p2122, %r5233, %r5245;
	@%p2122 bra 	BB5_1982;

	setp.lt.u32	%p2123, %r5233, %r5245;
	@%p2123 bra 	BB5_1981;

	setp.gt.u32	%p2124, %r5232, %r5244;
	@%p2124 bra 	BB5_1982;

	setp.lt.u32	%p2125, %r5232, %r5244;
	@%p2125 bra 	BB5_1981;

	setp.gt.u32	%p2126, %r5231, %r5243;
	@%p2126 bra 	BB5_1982;

	setp.lt.u32	%p2127, %r5231, %r5243;
	@%p2127 bra 	BB5_1981;

	setp.gt.u32	%p2128, %r5230, %r5242;
	@%p2128 bra 	BB5_1982;

	setp.lt.u32	%p2129, %r5230, %r5242;
	@%p2129 bra 	BB5_1981;

	setp.gt.u32	%p2130, %r5229, %r5241;
	@%p2130 bra 	BB5_1982;

	setp.lt.u32	%p2131, %r5229, %r5241;
	@%p2131 bra 	BB5_1981;

	setp.gt.u32	%p2132, %r5228, %r5240;
	@%p2132 bra 	BB5_1982;

	setp.lt.u32	%p2133, %r5228, %r5240;
	@%p2133 bra 	BB5_1981;

	setp.gt.u32	%p2134, %r5227, %r5239;
	@%p2134 bra 	BB5_1982;

	setp.lt.u32	%p2135, %r5227, %r5239;
	@%p2135 bra 	BB5_1981;

	setp.gt.u32	%p2136, %r5226, %r5238;
	@%p2136 bra 	BB5_1982;

	setp.lt.u32	%p2137, %r5226, %r5238;
	@%p2137 bra 	BB5_1981;

	setp.gt.u32	%p2138, %r5225, %r5237;
	@%p2138 bra 	BB5_1982;

	setp.ge.u32	%p2139, %r5225, %r5237;
	setp.ge.u32	%p2140, %r5224, %r5236;
	and.pred  	%p2141, %p2139, %p2140;
	@%p2141 bra 	BB5_1982;

BB5_1981:
	mov.u32 	%r27397, -21845;
	mov.u32 	%r27398, -1174470657;
	mov.u32 	%r27399, -1319895041;
	mov.u32 	%r27400, 514588670;
	mov.u32 	%r27401, -156174812;
	mov.u32 	%r27402, 1731252896;
	mov.u32 	%r27403, -209382721;
	mov.u32 	%r27404, 1685539716;
	mov.u32 	%r27405, 1129032919;
	mov.u32 	%r27406, 1260103606;
	mov.u32 	%r27407, 964683418;
	mov.u32 	%r27408, 436277738;
	// inline asm
	add.cc.u32 %r48679, %r48679, %r27397;
addc.cc.u32 %r48678, %r48678, %r27398;
addc.cc.u32 %r48677, %r48677, %r27399;
addc.cc.u32 %r48676, %r48676, %r27400;
addc.cc.u32 %r48675, %r48675, %r27401;
addc.cc.u32 %r48674, %r48674, %r27402;
addc.cc.u32 %r48673, %r48673, %r27403;
addc.cc.u32 %r48672, %r48672, %r27404;
addc.cc.u32 %r48671, %r48671, %r27405;
addc.cc.u32 %r48670, %r48670, %r27406;
addc.cc.u32 %r48669, %r48669, %r27407;
addc.u32 %r48668, %r48668, %r27408;

	// inline asm

BB5_1982:
	mov.u16 	%rs78, 0;
	setp.ne.s32	%p2142, %r48799, %r48583;
	@%p2142 bra 	BB5_1986;

	setp.ne.s32	%p2143, %r48798, %r48582;
	setp.ne.s32	%p2144, %r48797, %r48581;
	or.pred  	%p2145, %p2143, %p2144;
	setp.ne.s32	%p2146, %r48796, %r48580;
	or.pred  	%p2147, %p2145, %p2146;
	setp.ne.s32	%p2148, %r48795, %r48579;
	or.pred  	%p2149, %p2147, %p2148;
	setp.ne.s32	%p2150, %r48794, %r48578;
	or.pred  	%p2151, %p2149, %p2150;
	setp.ne.s32	%p2152, %r48793, %r48577;
	or.pred  	%p2153, %p2151, %p2152;
	setp.ne.s32	%p2154, %r48792, %r48576;
	or.pred  	%p2155, %p2153, %p2154;
	setp.ne.s32	%p2156, %r49991, %r48575;
	or.pred  	%p2157, %p2155, %p2156;
	setp.ne.s32	%p2158, %r49990, %r48574;
	or.pred  	%p2159, %p2157, %p2158;
	setp.ne.s32	%p2160, %r49989, %r48573;
	or.pred  	%p2161, %p2159, %p2160;
	setp.ne.s32	%p2162, %r49988, %r48572;
	or.pred  	%p2163, %p2161, %p2162;
	setp.ne.s32	%p2164, %r28099, %r48571;
	or.pred  	%p2165, %p2163, %p2164;
	@%p2165 bra 	BB5_1986;

	setp.ne.s32	%p2166, %r28100, %r48570;
	setp.ne.s32	%p2167, %r28101, %r48569;
	or.pred  	%p2168, %p2166, %p2167;
	setp.ne.s32	%p2169, %r28102, %r48568;
	or.pred  	%p2170, %p2168, %p2169;
	setp.ne.s32	%p2171, %r28103, %r48567;
	or.pred  	%p2172, %p2170, %p2171;
	setp.ne.s32	%p2173, %r28104, %r48566;
	or.pred  	%p2174, %p2172, %p2173;
	setp.ne.s32	%p2175, %r28105, %r48565;
	or.pred  	%p2176, %p2174, %p2175;
	setp.ne.s32	%p2177, %r28106, %r48564;
	or.pred  	%p2178, %p2176, %p2177;
	setp.ne.s32	%p2179, %r28107, %r48563;
	or.pred  	%p2180, %p2178, %p2179;
	setp.ne.s32	%p2181, %r28108, %r48562;
	or.pred  	%p2182, %p2180, %p2181;
	setp.ne.s32	%p2183, %r28109, %r48561;
	or.pred  	%p2184, %p2182, %p2183;
	@%p2184 bra 	BB5_1986;

	setp.eq.s32	%p2185, %r49976, %r48560;
	selp.u16	%rs78, 1, 0, %p2185;

BB5_1986:
	setp.eq.s16	%p2186, %rs78, 0;
	@%p2186 bra 	BB5_3165;

	mov.u16 	%rs79, 0;
	setp.ne.s32	%p2187, %r49975, %r48679;
	@%p2187 bra 	BB5_1991;

	setp.ne.s32	%p2188, %r49974, %r48678;
	setp.ne.s32	%p2189, %r49973, %r48677;
	or.pred  	%p2190, %p2188, %p2189;
	setp.ne.s32	%p2191, %r49972, %r48676;
	or.pred  	%p2192, %p2190, %p2191;
	setp.ne.s32	%p2193, %r49971, %r48675;
	or.pred  	%p2194, %p2192, %p2193;
	setp.ne.s32	%p2195, %r49970, %r48674;
	or.pred  	%p2196, %p2194, %p2195;
	setp.ne.s32	%p2197, %r49969, %r48673;
	or.pred  	%p2198, %p2196, %p2197;
	setp.ne.s32	%p2199, %r49968, %r48672;
	or.pred  	%p2200, %p2198, %p2199;
	setp.ne.s32	%p2201, %r49967, %r48671;
	or.pred  	%p2202, %p2200, %p2201;
	setp.ne.s32	%p2203, %r49966, %r48670;
	or.pred  	%p2204, %p2202, %p2203;
	setp.ne.s32	%p2205, %r49965, %r48669;
	or.pred  	%p2206, %p2204, %p2205;
	setp.ne.s32	%p2207, %r49964, %r48668;
	or.pred  	%p2208, %p2206, %p2207;
	setp.ne.s32	%p2209, %r49963, %r48667;
	or.pred  	%p2210, %p2208, %p2209;
	@%p2210 bra 	BB5_1991;

	setp.ne.s32	%p2211, %r49962, %r48666;
	setp.ne.s32	%p2212, %r49961, %r48665;
	or.pred  	%p2213, %p2211, %p2212;
	setp.ne.s32	%p2214, %r49960, %r48664;
	or.pred  	%p2215, %p2213, %p2214;
	setp.ne.s32	%p2216, %r49959, %r48663;
	or.pred  	%p2217, %p2215, %p2216;
	setp.ne.s32	%p2218, %r49958, %r48662;
	or.pred  	%p2219, %p2217, %p2218;
	setp.ne.s32	%p2220, %r49957, %r48661;
	or.pred  	%p2221, %p2219, %p2220;
	setp.ne.s32	%p2222, %r49956, %r48660;
	or.pred  	%p2223, %p2221, %p2222;
	setp.ne.s32	%p2224, %r49955, %r48659;
	or.pred  	%p2225, %p2223, %p2224;
	setp.ne.s32	%p2226, %r49954, %r48658;
	or.pred  	%p2227, %p2225, %p2226;
	setp.ne.s32	%p2228, %r49953, %r48657;
	or.pred  	%p2229, %p2227, %p2228;
	@%p2229 bra 	BB5_1991;

	setp.eq.s32	%p2230, %r49952, %r48656;
	selp.u16	%rs79, 1, 0, %p2230;

BB5_1991:
	setp.eq.s16	%p2231, %rs79, 0;
	@%p2231 bra 	BB5_3165;
	bra.uni 	BB5_1992;

BB5_3165:
	mov.u32 	%r30863, %r48575;
	mov.u32 	%r30856, %r48582;
	mov.u32 	%r30861, %r48577;
	mov.u32 	%r30866, %r48572;
	mov.u32 	%r30859, %r48579;
	mov.u32 	%r30864, %r48574;
	mov.u32 	%r30857, %r48581;
	mov.u32 	%r30862, %r48576;
	mov.u32 	%r30855, %r48583;
	mov.u32 	%r30860, %r48578;
	mov.u32 	%r30865, %r48573;
	mov.u32 	%r30858, %r48580;
	// inline asm
	sub.cc.u32 %r30855, %r30855, %r48799;
subc.cc.u32 %r30856, %r30856, %r48798;
subc.cc.u32 %r30857, %r30857, %r48797;
subc.cc.u32 %r30858, %r30858, %r48796;
subc.cc.u32 %r30859, %r30859, %r48795;
subc.cc.u32 %r30860, %r30860, %r48794;
subc.cc.u32 %r30861, %r30861, %r48793;
subc.cc.u32 %r30862, %r30862, %r48792;
subc.cc.u32 %r30863, %r30863, %r49991;
subc.cc.u32 %r30864, %r30864, %r49990;
subc.cc.u32 %r30865, %r30865, %r49989;
subc.u32 %r30866, %r30866, %r49988;

	// inline asm
	setp.gt.u32	%p3456, %r48572, %r49988;
	@%p3456 bra 	BB5_3188;

	setp.lt.u32	%p3457, %r48572, %r49988;
	@%p3457 bra 	BB5_3187;

	setp.gt.u32	%p3458, %r48573, %r49989;
	@%p3458 bra 	BB5_3188;

	setp.lt.u32	%p3459, %r48573, %r49989;
	@%p3459 bra 	BB5_3187;

	setp.gt.u32	%p3460, %r48574, %r49990;
	@%p3460 bra 	BB5_3188;

	setp.lt.u32	%p3461, %r48574, %r49990;
	@%p3461 bra 	BB5_3187;

	setp.gt.u32	%p3462, %r48575, %r49991;
	@%p3462 bra 	BB5_3188;

	setp.lt.u32	%p3463, %r48575, %r49991;
	@%p3463 bra 	BB5_3187;

	setp.gt.u32	%p3464, %r48576, %r48792;
	@%p3464 bra 	BB5_3188;

	setp.lt.u32	%p3465, %r48576, %r48792;
	@%p3465 bra 	BB5_3187;

	setp.gt.u32	%p3466, %r48577, %r48793;
	@%p3466 bra 	BB5_3188;

	setp.lt.u32	%p3467, %r48577, %r48793;
	@%p3467 bra 	BB5_3187;

	setp.gt.u32	%p3468, %r48578, %r48794;
	@%p3468 bra 	BB5_3188;

	setp.lt.u32	%p3469, %r48578, %r48794;
	@%p3469 bra 	BB5_3187;

	setp.gt.u32	%p3470, %r48579, %r48795;
	@%p3470 bra 	BB5_3188;

	setp.lt.u32	%p3471, %r48579, %r48795;
	@%p3471 bra 	BB5_3187;

	setp.gt.u32	%p3472, %r48580, %r48796;
	@%p3472 bra 	BB5_3188;

	setp.lt.u32	%p3473, %r48580, %r48796;
	@%p3473 bra 	BB5_3187;

	setp.gt.u32	%p3474, %r48581, %r48797;
	@%p3474 bra 	BB5_3188;

	setp.lt.u32	%p3475, %r48581, %r48797;
	@%p3475 bra 	BB5_3187;

	setp.gt.u32	%p3476, %r48582, %r48798;
	@%p3476 bra 	BB5_3188;

	setp.ge.u32	%p3477, %r48582, %r48798;
	setp.ge.u32	%p3478, %r48583, %r48799;
	and.pred  	%p3479, %p3477, %p3478;
	@%p3479 bra 	BB5_3188;

BB5_3187:
	mov.u32 	%r30903, -21845;
	mov.u32 	%r30904, -1174470657;
	mov.u32 	%r30905, -1319895041;
	mov.u32 	%r30906, 514588670;
	mov.u32 	%r30907, -156174812;
	mov.u32 	%r30908, 1731252896;
	mov.u32 	%r30909, -209382721;
	mov.u32 	%r30910, 1685539716;
	mov.u32 	%r30911, 1129032919;
	mov.u32 	%r30912, 1260103606;
	mov.u32 	%r30913, 964683418;
	mov.u32 	%r30914, 436277738;
	// inline asm
	add.cc.u32 %r30855, %r30855, %r30903;
addc.cc.u32 %r30856, %r30856, %r30904;
addc.cc.u32 %r30857, %r30857, %r30905;
addc.cc.u32 %r30858, %r30858, %r30906;
addc.cc.u32 %r30859, %r30859, %r30907;
addc.cc.u32 %r30860, %r30860, %r30908;
addc.cc.u32 %r30861, %r30861, %r30909;
addc.cc.u32 %r30862, %r30862, %r30910;
addc.cc.u32 %r30863, %r30863, %r30911;
addc.cc.u32 %r30864, %r30864, %r30912;
addc.cc.u32 %r30865, %r30865, %r30913;
addc.u32 %r30866, %r30866, %r30914;

	// inline asm

BB5_3188:
	mov.u32 	%r30932, %r48566;
	mov.u32 	%r30937, %r48561;
	mov.u32 	%r30930, %r48568;
	mov.u32 	%r30935, %r48563;
	mov.u32 	%r30928, %r48570;
	mov.u32 	%r30933, %r48565;
	mov.u32 	%r30938, %r48560;
	mov.u32 	%r30931, %r48567;
	mov.u32 	%r30936, %r48562;
	mov.u32 	%r30929, %r48569;
	mov.u32 	%r30934, %r48564;
	mov.u32 	%r30927, %r48571;
	// inline asm
	sub.cc.u32 %r30927, %r30927, %r28099;
subc.cc.u32 %r30928, %r30928, %r28100;
subc.cc.u32 %r30929, %r30929, %r28101;
subc.cc.u32 %r30930, %r30930, %r28102;
subc.cc.u32 %r30931, %r30931, %r28103;
subc.cc.u32 %r30932, %r30932, %r28104;
subc.cc.u32 %r30933, %r30933, %r28105;
subc.cc.u32 %r30934, %r30934, %r28106;
subc.cc.u32 %r30935, %r30935, %r28107;
subc.cc.u32 %r30936, %r30936, %r28108;
subc.cc.u32 %r30937, %r30937, %r28109;
subc.u32 %r30938, %r30938, %r49976;

	// inline asm
	setp.gt.u32	%p3480, %r48560, %r49976;
	@%p3480 bra 	BB5_3211;

	setp.lt.u32	%p3481, %r48560, %r49976;
	@%p3481 bra 	BB5_3210;

	setp.gt.u32	%p3482, %r48561, %r28109;
	@%p3482 bra 	BB5_3211;

	setp.lt.u32	%p3483, %r48561, %r28109;
	@%p3483 bra 	BB5_3210;

	setp.gt.u32	%p3484, %r48562, %r28108;
	@%p3484 bra 	BB5_3211;

	setp.lt.u32	%p3485, %r48562, %r28108;
	@%p3485 bra 	BB5_3210;

	setp.gt.u32	%p3486, %r48563, %r28107;
	@%p3486 bra 	BB5_3211;

	setp.lt.u32	%p3487, %r48563, %r28107;
	@%p3487 bra 	BB5_3210;

	setp.gt.u32	%p3488, %r48564, %r28106;
	@%p3488 bra 	BB5_3211;

	setp.lt.u32	%p3489, %r48564, %r28106;
	@%p3489 bra 	BB5_3210;

	setp.gt.u32	%p3490, %r48565, %r28105;
	@%p3490 bra 	BB5_3211;

	setp.lt.u32	%p3491, %r48565, %r28105;
	@%p3491 bra 	BB5_3210;

	setp.gt.u32	%p3492, %r48566, %r28104;
	@%p3492 bra 	BB5_3211;

	setp.lt.u32	%p3493, %r48566, %r28104;
	@%p3493 bra 	BB5_3210;

	setp.gt.u32	%p3494, %r48567, %r28103;
	@%p3494 bra 	BB5_3211;

	setp.lt.u32	%p3495, %r48567, %r28103;
	@%p3495 bra 	BB5_3210;

	setp.gt.u32	%p3496, %r48568, %r28102;
	@%p3496 bra 	BB5_3211;

	setp.lt.u32	%p3497, %r48568, %r28102;
	@%p3497 bra 	BB5_3210;

	setp.gt.u32	%p3498, %r48569, %r28101;
	@%p3498 bra 	BB5_3211;

	setp.lt.u32	%p3499, %r48569, %r28101;
	@%p3499 bra 	BB5_3210;

	setp.gt.u32	%p3500, %r48570, %r28100;
	@%p3500 bra 	BB5_3211;

	setp.ge.u32	%p3501, %r48570, %r28100;
	setp.ge.u32	%p3502, %r48571, %r28099;
	and.pred  	%p3503, %p3501, %p3502;
	@%p3503 bra 	BB5_3211;

BB5_3210:
	mov.u32 	%r30975, -21845;
	mov.u32 	%r30976, -1174470657;
	mov.u32 	%r30977, -1319895041;
	mov.u32 	%r30978, 514588670;
	mov.u32 	%r30979, -156174812;
	mov.u32 	%r30980, 1731252896;
	mov.u32 	%r30981, -209382721;
	mov.u32 	%r30982, 1685539716;
	mov.u32 	%r30983, 1129032919;
	mov.u32 	%r30984, 1260103606;
	mov.u32 	%r30985, 964683418;
	mov.u32 	%r30986, 436277738;
	// inline asm
	add.cc.u32 %r30927, %r30927, %r30975;
addc.cc.u32 %r30928, %r30928, %r30976;
addc.cc.u32 %r30929, %r30929, %r30977;
addc.cc.u32 %r30930, %r30930, %r30978;
addc.cc.u32 %r30931, %r30931, %r30979;
addc.cc.u32 %r30932, %r30932, %r30980;
addc.cc.u32 %r30933, %r30933, %r30981;
addc.cc.u32 %r30934, %r30934, %r30982;
addc.cc.u32 %r30935, %r30935, %r30983;
addc.cc.u32 %r30936, %r30936, %r30984;
addc.cc.u32 %r30937, %r30937, %r30985;
addc.u32 %r30938, %r30938, %r30986;

	// inline asm

BB5_3211:
	// Callseq Start 181
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r30855;
	st.param.b32	[param0+4], %r30856;
	st.param.b32	[param0+8], %r30857;
	st.param.b32	[param0+12], %r30858;
	st.param.b32	[param0+16], %r30859;
	st.param.b32	[param0+20], %r30860;
	st.param.b32	[param0+24], %r30861;
	st.param.b32	[param0+28], %r30862;
	st.param.b32	[param0+32], %r30863;
	st.param.b32	[param0+36], %r30864;
	st.param.b32	[param0+40], %r30865;
	st.param.b32	[param0+44], %r30866;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r30927;
	st.param.b32	[param1+4], %r30928;
	st.param.b32	[param1+8], %r30929;
	st.param.b32	[param1+12], %r30930;
	st.param.b32	[param1+16], %r30931;
	st.param.b32	[param1+20], %r30932;
	st.param.b32	[param1+24], %r30933;
	st.param.b32	[param1+28], %r30934;
	st.param.b32	[param1+32], %r30935;
	st.param.b32	[param1+36], %r30936;
	st.param.b32	[param1+40], %r30937;
	st.param.b32	[param1+44], %r30938;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r7720, [retval0+0];
	ld.param.b32	%r7721, [retval0+4];
	ld.param.b32	%r7722, [retval0+8];
	ld.param.b32	%r7723, [retval0+12];
	ld.param.b32	%r7724, [retval0+16];
	ld.param.b32	%r7725, [retval0+20];
	ld.param.b32	%r7726, [retval0+24];
	ld.param.b32	%r7727, [retval0+28];
	ld.param.b32	%r7728, [retval0+32];
	ld.param.b32	%r7729, [retval0+36];
	ld.param.b32	%r7730, [retval0+40];
	ld.param.b32	%r7731, [retval0+44];
	
	//{
	}// Callseq End 181
	mov.u32 	%r31008, %r30864;
	mov.u32 	%r31001, %r30857;
	mov.u32 	%r31006, %r30862;
	mov.u32 	%r30999, %r30855;
	mov.u32 	%r31004, %r30860;
	mov.u32 	%r31009, %r30865;
	mov.u32 	%r31002, %r30858;
	mov.u32 	%r31007, %r30863;
	mov.u32 	%r31000, %r30856;
	mov.u32 	%r31005, %r30861;
	mov.u32 	%r31010, %r30866;
	mov.u32 	%r31003, %r30859;
	// inline asm
	add.cc.u32 %r30999, %r30999, %r30927;
addc.cc.u32 %r31000, %r31000, %r30928;
addc.cc.u32 %r31001, %r31001, %r30929;
addc.cc.u32 %r31002, %r31002, %r30930;
addc.cc.u32 %r31003, %r31003, %r30931;
addc.cc.u32 %r31004, %r31004, %r30932;
addc.cc.u32 %r31005, %r31005, %r30933;
addc.cc.u32 %r31006, %r31006, %r30934;
addc.cc.u32 %r31007, %r31007, %r30935;
addc.cc.u32 %r31008, %r31008, %r30936;
addc.cc.u32 %r31009, %r31009, %r30937;
addc.u32 %r31010, %r31010, %r30938;

	// inline asm
	setp.gt.u32	%p3504, %r31010, 436277738;
	@%p3504 bra 	BB5_3233;

	setp.lt.u32	%p3505, %r31010, 436277738;
	@%p3505 bra 	BB5_3234;

	setp.gt.u32	%p3506, %r31009, 964683418;
	@%p3506 bra 	BB5_3233;

	setp.lt.u32	%p3507, %r31009, 964683418;
	@%p3507 bra 	BB5_3234;

	setp.gt.u32	%p3508, %r31008, 1260103606;
	@%p3508 bra 	BB5_3233;

	setp.lt.u32	%p3509, %r31008, 1260103606;
	@%p3509 bra 	BB5_3234;

	setp.gt.u32	%p3510, %r31007, 1129032919;
	@%p3510 bra 	BB5_3233;

	setp.lt.u32	%p3511, %r31007, 1129032919;
	@%p3511 bra 	BB5_3234;

	setp.gt.u32	%p3512, %r31006, 1685539716;
	@%p3512 bra 	BB5_3233;

	setp.lt.u32	%p3513, %r31006, 1685539716;
	@%p3513 bra 	BB5_3234;

	setp.gt.u32	%p3514, %r31005, -209382721;
	@%p3514 bra 	BB5_3233;

	setp.lt.u32	%p3515, %r31005, -209382721;
	@%p3515 bra 	BB5_3234;

	setp.gt.u32	%p3516, %r31004, 1731252896;
	@%p3516 bra 	BB5_3233;

	setp.lt.u32	%p3517, %r31004, 1731252896;
	@%p3517 bra 	BB5_3234;

	setp.gt.u32	%p3518, %r31003, -156174812;
	@%p3518 bra 	BB5_3233;

	setp.lt.u32	%p3519, %r31003, -156174812;
	@%p3519 bra 	BB5_3234;

	setp.gt.u32	%p3520, %r31002, 514588670;
	@%p3520 bra 	BB5_3233;

	setp.lt.u32	%p3521, %r31002, 514588670;
	@%p3521 bra 	BB5_3234;

	setp.gt.u32	%p3522, %r31001, -1319895041;
	@%p3522 bra 	BB5_3233;

	setp.lt.u32	%p3523, %r31001, -1319895041;
	@%p3523 bra 	BB5_3234;

	setp.gt.u32	%p3524, %r31000, -1174470657;
	@%p3524 bra 	BB5_3233;

	setp.lt.u32	%p3525, %r31000, -1174470657;
	setp.lt.u32	%p3526, %r30999, -21845;
	or.pred  	%p3527, %p3525, %p3526;
	@%p3527 bra 	BB5_3234;

BB5_3233:
	mov.u32 	%r31047, -21845;
	mov.u32 	%r31048, -1174470657;
	mov.u32 	%r31049, -1319895041;
	mov.u32 	%r31050, 514588670;
	mov.u32 	%r31051, -156174812;
	mov.u32 	%r31052, 1731252896;
	mov.u32 	%r31053, -209382721;
	mov.u32 	%r31054, 1685539716;
	mov.u32 	%r31055, 1129032919;
	mov.u32 	%r31056, 1260103606;
	mov.u32 	%r31057, 964683418;
	mov.u32 	%r31058, 436277738;
	// inline asm
	sub.cc.u32 %r30999, %r30999, %r31047;
subc.cc.u32 %r31000, %r31000, %r31048;
subc.cc.u32 %r31001, %r31001, %r31049;
subc.cc.u32 %r31002, %r31002, %r31050;
subc.cc.u32 %r31003, %r31003, %r31051;
subc.cc.u32 %r31004, %r31004, %r31052;
subc.cc.u32 %r31005, %r31005, %r31053;
subc.cc.u32 %r31006, %r31006, %r31054;
subc.cc.u32 %r31007, %r31007, %r31055;
subc.cc.u32 %r31008, %r31008, %r31056;
subc.cc.u32 %r31009, %r31009, %r31057;
subc.u32 %r31010, %r31010, %r31058;

	// inline asm

BB5_3234:
	mov.u32 	%r31080, %r30864;
	mov.u32 	%r31073, %r30857;
	mov.u32 	%r31078, %r30862;
	mov.u32 	%r31071, %r30855;
	mov.u32 	%r31076, %r30860;
	mov.u32 	%r31081, %r30865;
	mov.u32 	%r31074, %r30858;
	mov.u32 	%r31079, %r30863;
	mov.u32 	%r31072, %r30856;
	mov.u32 	%r31077, %r30861;
	mov.u32 	%r31082, %r30866;
	mov.u32 	%r31075, %r30859;
	// inline asm
	sub.cc.u32 %r31071, %r31071, %r30927;
subc.cc.u32 %r31072, %r31072, %r30928;
subc.cc.u32 %r31073, %r31073, %r30929;
subc.cc.u32 %r31074, %r31074, %r30930;
subc.cc.u32 %r31075, %r31075, %r30931;
subc.cc.u32 %r31076, %r31076, %r30932;
subc.cc.u32 %r31077, %r31077, %r30933;
subc.cc.u32 %r31078, %r31078, %r30934;
subc.cc.u32 %r31079, %r31079, %r30935;
subc.cc.u32 %r31080, %r31080, %r30936;
subc.cc.u32 %r31081, %r31081, %r30937;
subc.u32 %r31082, %r31082, %r30938;

	// inline asm
	setp.gt.u32	%p3528, %r30866, %r30938;
	@%p3528 bra 	BB5_3257;

	setp.lt.u32	%p3529, %r30866, %r30938;
	@%p3529 bra 	BB5_3256;

	setp.gt.u32	%p3530, %r30865, %r30937;
	@%p3530 bra 	BB5_3257;

	setp.lt.u32	%p3531, %r30865, %r30937;
	@%p3531 bra 	BB5_3256;

	setp.gt.u32	%p3532, %r30864, %r30936;
	@%p3532 bra 	BB5_3257;

	setp.lt.u32	%p3533, %r30864, %r30936;
	@%p3533 bra 	BB5_3256;

	setp.gt.u32	%p3534, %r30863, %r30935;
	@%p3534 bra 	BB5_3257;

	setp.lt.u32	%p3535, %r30863, %r30935;
	@%p3535 bra 	BB5_3256;

	setp.gt.u32	%p3536, %r30862, %r30934;
	@%p3536 bra 	BB5_3257;

	setp.lt.u32	%p3537, %r30862, %r30934;
	@%p3537 bra 	BB5_3256;

	setp.gt.u32	%p3538, %r30861, %r30933;
	@%p3538 bra 	BB5_3257;

	setp.lt.u32	%p3539, %r30861, %r30933;
	@%p3539 bra 	BB5_3256;

	setp.gt.u32	%p3540, %r30860, %r30932;
	@%p3540 bra 	BB5_3257;

	setp.lt.u32	%p3541, %r30860, %r30932;
	@%p3541 bra 	BB5_3256;

	setp.gt.u32	%p3542, %r30859, %r30931;
	@%p3542 bra 	BB5_3257;

	setp.lt.u32	%p3543, %r30859, %r30931;
	@%p3543 bra 	BB5_3256;

	setp.gt.u32	%p3544, %r30858, %r30930;
	@%p3544 bra 	BB5_3257;

	setp.lt.u32	%p3545, %r30858, %r30930;
	@%p3545 bra 	BB5_3256;

	setp.gt.u32	%p3546, %r30857, %r30929;
	@%p3546 bra 	BB5_3257;

	setp.lt.u32	%p3547, %r30857, %r30929;
	@%p3547 bra 	BB5_3256;

	setp.gt.u32	%p3548, %r30856, %r30928;
	@%p3548 bra 	BB5_3257;

	setp.ge.u32	%p3549, %r30856, %r30928;
	setp.ge.u32	%p3550, %r30855, %r30927;
	and.pred  	%p3551, %p3549, %p3550;
	@%p3551 bra 	BB5_3257;

BB5_3256:
	mov.u32 	%r31119, -21845;
	mov.u32 	%r31120, -1174470657;
	mov.u32 	%r31121, -1319895041;
	mov.u32 	%r31122, 514588670;
	mov.u32 	%r31123, -156174812;
	mov.u32 	%r31124, 1731252896;
	mov.u32 	%r31125, -209382721;
	mov.u32 	%r31126, 1685539716;
	mov.u32 	%r31127, 1129032919;
	mov.u32 	%r31128, 1260103606;
	mov.u32 	%r31129, 964683418;
	mov.u32 	%r31130, 436277738;
	// inline asm
	add.cc.u32 %r31071, %r31071, %r31119;
addc.cc.u32 %r31072, %r31072, %r31120;
addc.cc.u32 %r31073, %r31073, %r31121;
addc.cc.u32 %r31074, %r31074, %r31122;
addc.cc.u32 %r31075, %r31075, %r31123;
addc.cc.u32 %r31076, %r31076, %r31124;
addc.cc.u32 %r31077, %r31077, %r31125;
addc.cc.u32 %r31078, %r31078, %r31126;
addc.cc.u32 %r31079, %r31079, %r31127;
addc.cc.u32 %r31080, %r31080, %r31128;
addc.cc.u32 %r31081, %r31081, %r31129;
addc.u32 %r31082, %r31082, %r31130;

	// inline asm

BB5_3257:
	// Callseq Start 182
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r31071;
	st.param.b32	[param0+4], %r31072;
	st.param.b32	[param0+8], %r31073;
	st.param.b32	[param0+12], %r31074;
	st.param.b32	[param0+16], %r31075;
	st.param.b32	[param0+20], %r31076;
	st.param.b32	[param0+24], %r31077;
	st.param.b32	[param0+28], %r31078;
	st.param.b32	[param0+32], %r31079;
	st.param.b32	[param0+36], %r31080;
	st.param.b32	[param0+40], %r31081;
	st.param.b32	[param0+44], %r31082;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r30999;
	st.param.b32	[param1+4], %r31000;
	st.param.b32	[param1+8], %r31001;
	st.param.b32	[param1+12], %r31002;
	st.param.b32	[param1+16], %r31003;
	st.param.b32	[param1+20], %r31004;
	st.param.b32	[param1+24], %r31005;
	st.param.b32	[param1+28], %r31006;
	st.param.b32	[param1+32], %r31007;
	st.param.b32	[param1+36], %r31008;
	st.param.b32	[param1+40], %r31009;
	st.param.b32	[param1+44], %r31010;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r7816, [retval0+0];
	ld.param.b32	%r7817, [retval0+4];
	ld.param.b32	%r7818, [retval0+8];
	ld.param.b32	%r7819, [retval0+12];
	ld.param.b32	%r7820, [retval0+16];
	ld.param.b32	%r7821, [retval0+20];
	ld.param.b32	%r7822, [retval0+24];
	ld.param.b32	%r7823, [retval0+28];
	ld.param.b32	%r7824, [retval0+32];
	ld.param.b32	%r7825, [retval0+36];
	ld.param.b32	%r7826, [retval0+40];
	ld.param.b32	%r7827, [retval0+44];
	
	//{
	}// Callseq End 182
	shl.b32 	%r31143, %r7731, 1;
	shr.u32 	%r31144, %r7730, 31;
	or.b32  	%r49328, %r31144, %r31143;
	shl.b32 	%r31145, %r7730, 1;
	shr.u32 	%r31146, %r7729, 31;
	or.b32  	%r49329, %r31146, %r31145;
	shl.b32 	%r31147, %r7729, 1;
	shr.u32 	%r31148, %r7728, 31;
	or.b32  	%r49330, %r31148, %r31147;
	shl.b32 	%r31149, %r7728, 1;
	shr.u32 	%r31150, %r7727, 31;
	or.b32  	%r49331, %r31150, %r31149;
	shl.b32 	%r31151, %r7727, 1;
	shr.u32 	%r31152, %r7726, 31;
	or.b32  	%r49332, %r31152, %r31151;
	shl.b32 	%r31153, %r7726, 1;
	shr.u32 	%r31154, %r7725, 31;
	or.b32  	%r49333, %r31154, %r31153;
	shl.b32 	%r31155, %r7725, 1;
	shr.u32 	%r31156, %r7724, 31;
	or.b32  	%r49334, %r31156, %r31155;
	shl.b32 	%r31157, %r7724, 1;
	shr.u32 	%r31158, %r7723, 31;
	or.b32  	%r49335, %r31158, %r31157;
	shl.b32 	%r31159, %r7723, 1;
	shr.u32 	%r31160, %r7722, 31;
	or.b32  	%r49336, %r31160, %r31159;
	shl.b32 	%r31161, %r7722, 1;
	shr.u32 	%r31162, %r7721, 31;
	or.b32  	%r49337, %r31162, %r31161;
	shl.b32 	%r31163, %r7721, 1;
	shr.u32 	%r31164, %r7720, 31;
	or.b32  	%r49338, %r31164, %r31163;
	shl.b32 	%r49339, %r7720, 1;
	setp.gt.u32	%p3552, %r49328, 436277738;
	@%p3552 bra 	BB5_3279;

	setp.lt.u32	%p3553, %r49328, 436277738;
	@%p3553 bra 	BB5_3280;

	setp.gt.u32	%p3554, %r49329, 964683418;
	@%p3554 bra 	BB5_3279;

	setp.lt.u32	%p3555, %r49329, 964683418;
	@%p3555 bra 	BB5_3280;

	setp.gt.u32	%p3556, %r49330, 1260103606;
	@%p3556 bra 	BB5_3279;

	setp.lt.u32	%p3557, %r49330, 1260103606;
	@%p3557 bra 	BB5_3280;

	setp.gt.u32	%p3558, %r49331, 1129032919;
	@%p3558 bra 	BB5_3279;

	setp.lt.u32	%p3559, %r49331, 1129032919;
	@%p3559 bra 	BB5_3280;

	setp.gt.u32	%p3560, %r49332, 1685539716;
	@%p3560 bra 	BB5_3279;

	setp.lt.u32	%p3561, %r49332, 1685539716;
	@%p3561 bra 	BB5_3280;

	setp.gt.u32	%p3562, %r49333, -209382721;
	@%p3562 bra 	BB5_3279;

	setp.lt.u32	%p3563, %r49333, -209382721;
	@%p3563 bra 	BB5_3280;

	setp.gt.u32	%p3564, %r49334, 1731252896;
	@%p3564 bra 	BB5_3279;

	setp.lt.u32	%p3565, %r49334, 1731252896;
	@%p3565 bra 	BB5_3280;

	setp.gt.u32	%p3566, %r49335, -156174812;
	@%p3566 bra 	BB5_3279;

	setp.lt.u32	%p3567, %r49335, -156174812;
	@%p3567 bra 	BB5_3280;

	setp.gt.u32	%p3568, %r49336, 514588670;
	@%p3568 bra 	BB5_3279;

	setp.lt.u32	%p3569, %r49336, 514588670;
	@%p3569 bra 	BB5_3280;

	setp.gt.u32	%p3570, %r49337, -1319895041;
	@%p3570 bra 	BB5_3279;

	setp.lt.u32	%p3571, %r49337, -1319895041;
	@%p3571 bra 	BB5_3280;

	setp.gt.u32	%p3572, %r49338, -1174470657;
	@%p3572 bra 	BB5_3279;

	setp.lt.u32	%p3573, %r49338, -1174470657;
	setp.lt.u32	%p3574, %r49339, -21845;
	or.pred  	%p3575, %p3573, %p3574;
	@%p3575 bra 	BB5_3280;

BB5_3279:
	mov.u32 	%r31177, -21845;
	mov.u32 	%r31178, -1174470657;
	mov.u32 	%r31179, -1319895041;
	mov.u32 	%r31180, 514588670;
	mov.u32 	%r31181, -156174812;
	mov.u32 	%r31182, 1731252896;
	mov.u32 	%r31183, -209382721;
	mov.u32 	%r31184, 1685539716;
	mov.u32 	%r31185, 1129032919;
	mov.u32 	%r31186, 1260103606;
	mov.u32 	%r31187, 964683418;
	mov.u32 	%r31188, 436277738;
	// inline asm
	sub.cc.u32 %r49339, %r49339, %r31177;
subc.cc.u32 %r49338, %r49338, %r31178;
subc.cc.u32 %r49337, %r49337, %r31179;
subc.cc.u32 %r49336, %r49336, %r31180;
subc.cc.u32 %r49335, %r49335, %r31181;
subc.cc.u32 %r49334, %r49334, %r31182;
subc.cc.u32 %r49333, %r49333, %r31183;
subc.cc.u32 %r49332, %r49332, %r31184;
subc.cc.u32 %r49331, %r49331, %r31185;
subc.cc.u32 %r49330, %r49330, %r31186;
subc.cc.u32 %r49329, %r49329, %r31187;
subc.u32 %r49328, %r49328, %r31188;

	// inline asm

BB5_3280:
	shr.u32 	%r31201, %r7826, 31;
	shl.b32 	%r31202, %r7827, 1;
	or.b32  	%r49340, %r31201, %r31202;
	shr.u32 	%r31203, %r7825, 31;
	shl.b32 	%r31204, %r7826, 1;
	or.b32  	%r49341, %r31203, %r31204;
	shr.u32 	%r31205, %r7824, 31;
	shl.b32 	%r31206, %r7825, 1;
	or.b32  	%r49342, %r31205, %r31206;
	shr.u32 	%r31207, %r7823, 31;
	shl.b32 	%r31208, %r7824, 1;
	or.b32  	%r49343, %r31207, %r31208;
	shr.u32 	%r31209, %r7822, 31;
	shl.b32 	%r31210, %r7823, 1;
	or.b32  	%r49344, %r31209, %r31210;
	shr.u32 	%r31211, %r7821, 31;
	shl.b32 	%r31212, %r7822, 1;
	or.b32  	%r49345, %r31211, %r31212;
	shr.u32 	%r31213, %r7820, 31;
	shl.b32 	%r31214, %r7821, 1;
	or.b32  	%r49346, %r31213, %r31214;
	shr.u32 	%r31215, %r7819, 31;
	shl.b32 	%r31216, %r7820, 1;
	or.b32  	%r49347, %r31215, %r31216;
	shr.u32 	%r31217, %r7818, 31;
	shl.b32 	%r31218, %r7819, 1;
	or.b32  	%r49348, %r31217, %r31218;
	shr.u32 	%r31219, %r7817, 31;
	shl.b32 	%r31220, %r7818, 1;
	or.b32  	%r49349, %r31219, %r31220;
	shr.u32 	%r31221, %r7816, 31;
	shl.b32 	%r31222, %r7817, 1;
	or.b32  	%r49350, %r31221, %r31222;
	shl.b32 	%r49351, %r7816, 1;
	setp.gt.u32	%p3576, %r49340, 436277738;
	@%p3576 bra 	BB5_3302;

	setp.lt.u32	%p3577, %r49340, 436277738;
	@%p3577 bra 	BB5_3303;

	setp.gt.u32	%p3578, %r49341, 964683418;
	@%p3578 bra 	BB5_3302;

	setp.lt.u32	%p3579, %r49341, 964683418;
	@%p3579 bra 	BB5_3303;

	setp.gt.u32	%p3580, %r49342, 1260103606;
	@%p3580 bra 	BB5_3302;

	setp.lt.u32	%p3581, %r49342, 1260103606;
	@%p3581 bra 	BB5_3303;

	setp.gt.u32	%p3582, %r49343, 1129032919;
	@%p3582 bra 	BB5_3302;

	setp.lt.u32	%p3583, %r49343, 1129032919;
	@%p3583 bra 	BB5_3303;

	setp.gt.u32	%p3584, %r49344, 1685539716;
	@%p3584 bra 	BB5_3302;

	setp.lt.u32	%p3585, %r49344, 1685539716;
	@%p3585 bra 	BB5_3303;

	setp.gt.u32	%p3586, %r49345, -209382721;
	@%p3586 bra 	BB5_3302;

	setp.lt.u32	%p3587, %r49345, -209382721;
	@%p3587 bra 	BB5_3303;

	setp.gt.u32	%p3588, %r49346, 1731252896;
	@%p3588 bra 	BB5_3302;

	setp.lt.u32	%p3589, %r49346, 1731252896;
	@%p3589 bra 	BB5_3303;

	setp.gt.u32	%p3590, %r49347, -156174812;
	@%p3590 bra 	BB5_3302;

	setp.lt.u32	%p3591, %r49347, -156174812;
	@%p3591 bra 	BB5_3303;

	setp.gt.u32	%p3592, %r49348, 514588670;
	@%p3592 bra 	BB5_3302;

	setp.lt.u32	%p3593, %r49348, 514588670;
	@%p3593 bra 	BB5_3303;

	setp.gt.u32	%p3594, %r49349, -1319895041;
	@%p3594 bra 	BB5_3302;

	setp.lt.u32	%p3595, %r49349, -1319895041;
	@%p3595 bra 	BB5_3303;

	setp.gt.u32	%p3596, %r49350, -1174470657;
	@%p3596 bra 	BB5_3302;

	setp.lt.u32	%p3597, %r49350, -1174470657;
	setp.lt.u32	%p3598, %r49351, -21845;
	or.pred  	%p3599, %p3597, %p3598;
	@%p3599 bra 	BB5_3303;

BB5_3302:
	mov.u32 	%r31235, -21845;
	mov.u32 	%r31236, -1174470657;
	mov.u32 	%r31237, -1319895041;
	mov.u32 	%r31238, 514588670;
	mov.u32 	%r31239, -156174812;
	mov.u32 	%r31240, 1731252896;
	mov.u32 	%r31241, -209382721;
	mov.u32 	%r31242, 1685539716;
	mov.u32 	%r31243, 1129032919;
	mov.u32 	%r31244, 1260103606;
	mov.u32 	%r31245, 964683418;
	mov.u32 	%r31246, 436277738;
	// inline asm
	sub.cc.u32 %r49351, %r49351, %r31235;
subc.cc.u32 %r49350, %r49350, %r31236;
subc.cc.u32 %r49349, %r49349, %r31237;
subc.cc.u32 %r49348, %r49348, %r31238;
subc.cc.u32 %r49347, %r49347, %r31239;
subc.cc.u32 %r49346, %r49346, %r31240;
subc.cc.u32 %r49345, %r49345, %r31241;
subc.cc.u32 %r49344, %r49344, %r31242;
subc.cc.u32 %r49343, %r49343, %r31243;
subc.cc.u32 %r49342, %r49342, %r31244;
subc.cc.u32 %r49341, %r49341, %r31245;
subc.u32 %r49340, %r49340, %r31246;

	// inline asm

BB5_3303:
	shr.u32 	%r31259, %r49329, 31;
	shl.b32 	%r31260, %r49328, 1;
	or.b32  	%r49352, %r31259, %r31260;
	shr.u32 	%r31261, %r49330, 31;
	shl.b32 	%r31262, %r49329, 1;
	or.b32  	%r49353, %r31261, %r31262;
	shr.u32 	%r31263, %r49331, 31;
	shl.b32 	%r31264, %r49330, 1;
	or.b32  	%r49354, %r31263, %r31264;
	shr.u32 	%r31265, %r49332, 31;
	shl.b32 	%r31266, %r49331, 1;
	or.b32  	%r49355, %r31265, %r31266;
	shr.u32 	%r31267, %r49333, 31;
	shl.b32 	%r31268, %r49332, 1;
	or.b32  	%r49356, %r31267, %r31268;
	shr.u32 	%r31269, %r49334, 31;
	shl.b32 	%r31270, %r49333, 1;
	or.b32  	%r49357, %r31269, %r31270;
	shr.u32 	%r31271, %r49335, 31;
	shl.b32 	%r31272, %r49334, 1;
	or.b32  	%r49358, %r31271, %r31272;
	shr.u32 	%r31273, %r49336, 31;
	shl.b32 	%r31274, %r49335, 1;
	or.b32  	%r49359, %r31273, %r31274;
	shr.u32 	%r31275, %r49337, 31;
	shl.b32 	%r31276, %r49336, 1;
	or.b32  	%r49360, %r31275, %r31276;
	shr.u32 	%r31277, %r49338, 31;
	shl.b32 	%r31278, %r49337, 1;
	or.b32  	%r49361, %r31277, %r31278;
	shr.u32 	%r31279, %r49339, 31;
	shl.b32 	%r31280, %r49338, 1;
	or.b32  	%r49362, %r31279, %r31280;
	shl.b32 	%r49363, %r49339, 1;
	setp.gt.u32	%p3600, %r49352, 436277738;
	@%p3600 bra 	BB5_3325;

	setp.lt.u32	%p3601, %r49352, 436277738;
	@%p3601 bra 	BB5_3326;

	setp.gt.u32	%p3602, %r49353, 964683418;
	@%p3602 bra 	BB5_3325;

	setp.lt.u32	%p3603, %r49353, 964683418;
	@%p3603 bra 	BB5_3326;

	setp.gt.u32	%p3604, %r49354, 1260103606;
	@%p3604 bra 	BB5_3325;

	setp.lt.u32	%p3605, %r49354, 1260103606;
	@%p3605 bra 	BB5_3326;

	setp.gt.u32	%p3606, %r49355, 1129032919;
	@%p3606 bra 	BB5_3325;

	setp.lt.u32	%p3607, %r49355, 1129032919;
	@%p3607 bra 	BB5_3326;

	setp.gt.u32	%p3608, %r49356, 1685539716;
	@%p3608 bra 	BB5_3325;

	setp.lt.u32	%p3609, %r49356, 1685539716;
	@%p3609 bra 	BB5_3326;

	setp.gt.u32	%p3610, %r49357, -209382721;
	@%p3610 bra 	BB5_3325;

	setp.lt.u32	%p3611, %r49357, -209382721;
	@%p3611 bra 	BB5_3326;

	setp.gt.u32	%p3612, %r49358, 1731252896;
	@%p3612 bra 	BB5_3325;

	setp.lt.u32	%p3613, %r49358, 1731252896;
	@%p3613 bra 	BB5_3326;

	setp.gt.u32	%p3614, %r49359, -156174812;
	@%p3614 bra 	BB5_3325;

	setp.lt.u32	%p3615, %r49359, -156174812;
	@%p3615 bra 	BB5_3326;

	setp.gt.u32	%p3616, %r49360, 514588670;
	@%p3616 bra 	BB5_3325;

	setp.lt.u32	%p3617, %r49360, 514588670;
	@%p3617 bra 	BB5_3326;

	setp.gt.u32	%p3618, %r49361, -1319895041;
	@%p3618 bra 	BB5_3325;

	setp.lt.u32	%p3619, %r49361, -1319895041;
	@%p3619 bra 	BB5_3326;

	setp.gt.u32	%p3620, %r49362, -1174470657;
	@%p3620 bra 	BB5_3325;

	setp.lt.u32	%p3621, %r49362, -1174470657;
	setp.lt.u32	%p3622, %r49363, -21845;
	or.pred  	%p3623, %p3621, %p3622;
	@%p3623 bra 	BB5_3326;

BB5_3325:
	mov.u32 	%r31293, -21845;
	mov.u32 	%r31294, -1174470657;
	mov.u32 	%r31295, -1319895041;
	mov.u32 	%r31296, 514588670;
	mov.u32 	%r31297, -156174812;
	mov.u32 	%r31298, 1731252896;
	mov.u32 	%r31299, -209382721;
	mov.u32 	%r31300, 1685539716;
	mov.u32 	%r31301, 1129032919;
	mov.u32 	%r31302, 1260103606;
	mov.u32 	%r31303, 964683418;
	mov.u32 	%r31304, 436277738;
	// inline asm
	sub.cc.u32 %r49363, %r49363, %r31293;
subc.cc.u32 %r49362, %r49362, %r31294;
subc.cc.u32 %r49361, %r49361, %r31295;
subc.cc.u32 %r49360, %r49360, %r31296;
subc.cc.u32 %r49359, %r49359, %r31297;
subc.cc.u32 %r49358, %r49358, %r31298;
subc.cc.u32 %r49357, %r49357, %r31299;
subc.cc.u32 %r49356, %r49356, %r31300;
subc.cc.u32 %r49355, %r49355, %r31301;
subc.cc.u32 %r49354, %r49354, %r31302;
subc.cc.u32 %r49353, %r49353, %r31303;
subc.u32 %r49352, %r49352, %r31304;

	// inline asm

BB5_3326:
	shr.u32 	%r31317, %r49341, 31;
	shl.b32 	%r31318, %r49340, 1;
	or.b32  	%r49364, %r31317, %r31318;
	shr.u32 	%r31319, %r49342, 31;
	shl.b32 	%r31320, %r49341, 1;
	or.b32  	%r49365, %r31319, %r31320;
	shr.u32 	%r31321, %r49343, 31;
	shl.b32 	%r31322, %r49342, 1;
	or.b32  	%r49366, %r31321, %r31322;
	shr.u32 	%r31323, %r49344, 31;
	shl.b32 	%r31324, %r49343, 1;
	or.b32  	%r49367, %r31323, %r31324;
	shr.u32 	%r31325, %r49345, 31;
	shl.b32 	%r31326, %r49344, 1;
	or.b32  	%r49368, %r31325, %r31326;
	shr.u32 	%r31327, %r49346, 31;
	shl.b32 	%r31328, %r49345, 1;
	or.b32  	%r49369, %r31327, %r31328;
	shr.u32 	%r31329, %r49347, 31;
	shl.b32 	%r31330, %r49346, 1;
	or.b32  	%r49370, %r31329, %r31330;
	shr.u32 	%r31331, %r49348, 31;
	shl.b32 	%r31332, %r49347, 1;
	or.b32  	%r49371, %r31331, %r31332;
	shr.u32 	%r31333, %r49349, 31;
	shl.b32 	%r31334, %r49348, 1;
	or.b32  	%r49372, %r31333, %r31334;
	shr.u32 	%r31335, %r49350, 31;
	shl.b32 	%r31336, %r49349, 1;
	or.b32  	%r49373, %r31335, %r31336;
	shr.u32 	%r31337, %r49351, 31;
	shl.b32 	%r31338, %r49350, 1;
	or.b32  	%r49374, %r31337, %r31338;
	shl.b32 	%r49375, %r49351, 1;
	setp.gt.u32	%p3624, %r49364, 436277738;
	@%p3624 bra 	BB5_3348;

	setp.lt.u32	%p3625, %r49364, 436277738;
	@%p3625 bra 	BB5_3349;

	setp.gt.u32	%p3626, %r49365, 964683418;
	@%p3626 bra 	BB5_3348;

	setp.lt.u32	%p3627, %r49365, 964683418;
	@%p3627 bra 	BB5_3349;

	setp.gt.u32	%p3628, %r49366, 1260103606;
	@%p3628 bra 	BB5_3348;

	setp.lt.u32	%p3629, %r49366, 1260103606;
	@%p3629 bra 	BB5_3349;

	setp.gt.u32	%p3630, %r49367, 1129032919;
	@%p3630 bra 	BB5_3348;

	setp.lt.u32	%p3631, %r49367, 1129032919;
	@%p3631 bra 	BB5_3349;

	setp.gt.u32	%p3632, %r49368, 1685539716;
	@%p3632 bra 	BB5_3348;

	setp.lt.u32	%p3633, %r49368, 1685539716;
	@%p3633 bra 	BB5_3349;

	setp.gt.u32	%p3634, %r49369, -209382721;
	@%p3634 bra 	BB5_3348;

	setp.lt.u32	%p3635, %r49369, -209382721;
	@%p3635 bra 	BB5_3349;

	setp.gt.u32	%p3636, %r49370, 1731252896;
	@%p3636 bra 	BB5_3348;

	setp.lt.u32	%p3637, %r49370, 1731252896;
	@%p3637 bra 	BB5_3349;

	setp.gt.u32	%p3638, %r49371, -156174812;
	@%p3638 bra 	BB5_3348;

	setp.lt.u32	%p3639, %r49371, -156174812;
	@%p3639 bra 	BB5_3349;

	setp.gt.u32	%p3640, %r49372, 514588670;
	@%p3640 bra 	BB5_3348;

	setp.lt.u32	%p3641, %r49372, 514588670;
	@%p3641 bra 	BB5_3349;

	setp.gt.u32	%p3642, %r49373, -1319895041;
	@%p3642 bra 	BB5_3348;

	setp.lt.u32	%p3643, %r49373, -1319895041;
	@%p3643 bra 	BB5_3349;

	setp.gt.u32	%p3644, %r49374, -1174470657;
	@%p3644 bra 	BB5_3348;

	setp.lt.u32	%p3645, %r49374, -1174470657;
	setp.lt.u32	%p3646, %r49375, -21845;
	or.pred  	%p3647, %p3645, %p3646;
	@%p3647 bra 	BB5_3349;

BB5_3348:
	mov.u32 	%r31351, -21845;
	mov.u32 	%r31352, -1174470657;
	mov.u32 	%r31353, -1319895041;
	mov.u32 	%r31354, 514588670;
	mov.u32 	%r31355, -156174812;
	mov.u32 	%r31356, 1731252896;
	mov.u32 	%r31357, -209382721;
	mov.u32 	%r31358, 1685539716;
	mov.u32 	%r31359, 1129032919;
	mov.u32 	%r31360, 1260103606;
	mov.u32 	%r31361, 964683418;
	mov.u32 	%r31362, 436277738;
	// inline asm
	sub.cc.u32 %r49375, %r49375, %r31351;
subc.cc.u32 %r49374, %r49374, %r31352;
subc.cc.u32 %r49373, %r49373, %r31353;
subc.cc.u32 %r49372, %r49372, %r31354;
subc.cc.u32 %r49371, %r49371, %r31355;
subc.cc.u32 %r49370, %r49370, %r31356;
subc.cc.u32 %r49369, %r49369, %r31357;
subc.cc.u32 %r49368, %r49368, %r31358;
subc.cc.u32 %r49367, %r49367, %r31359;
subc.cc.u32 %r49366, %r49366, %r31360;
subc.cc.u32 %r49365, %r49365, %r31361;
subc.u32 %r49364, %r49364, %r31362;

	// inline asm

BB5_3349:
	shr.u32 	%r31375, %r49353, 31;
	shl.b32 	%r31376, %r49352, 1;
	or.b32  	%r49376, %r31375, %r31376;
	shr.u32 	%r31377, %r49354, 31;
	shl.b32 	%r31378, %r49353, 1;
	or.b32  	%r49377, %r31377, %r31378;
	shr.u32 	%r31379, %r49355, 31;
	shl.b32 	%r31380, %r49354, 1;
	or.b32  	%r49378, %r31379, %r31380;
	shr.u32 	%r31381, %r49356, 31;
	shl.b32 	%r31382, %r49355, 1;
	or.b32  	%r49379, %r31381, %r31382;
	shr.u32 	%r31383, %r49357, 31;
	shl.b32 	%r31384, %r49356, 1;
	or.b32  	%r49380, %r31383, %r31384;
	shr.u32 	%r31385, %r49358, 31;
	shl.b32 	%r31386, %r49357, 1;
	or.b32  	%r49381, %r31385, %r31386;
	shr.u32 	%r31387, %r49359, 31;
	shl.b32 	%r31388, %r49358, 1;
	or.b32  	%r49382, %r31387, %r31388;
	shr.u32 	%r31389, %r49360, 31;
	shl.b32 	%r31390, %r49359, 1;
	or.b32  	%r49383, %r31389, %r31390;
	shr.u32 	%r31391, %r49361, 31;
	shl.b32 	%r31392, %r49360, 1;
	or.b32  	%r49384, %r31391, %r31392;
	shr.u32 	%r31393, %r49362, 31;
	shl.b32 	%r31394, %r49361, 1;
	or.b32  	%r49385, %r31393, %r31394;
	shr.u32 	%r31395, %r49363, 31;
	shl.b32 	%r31396, %r49362, 1;
	or.b32  	%r49386, %r31395, %r31396;
	shl.b32 	%r49387, %r49363, 1;
	setp.gt.u32	%p3648, %r49376, 436277738;
	@%p3648 bra 	BB5_3371;

	setp.lt.u32	%p3649, %r49376, 436277738;
	@%p3649 bra 	BB5_3372;

	setp.gt.u32	%p3650, %r49377, 964683418;
	@%p3650 bra 	BB5_3371;

	setp.lt.u32	%p3651, %r49377, 964683418;
	@%p3651 bra 	BB5_3372;

	setp.gt.u32	%p3652, %r49378, 1260103606;
	@%p3652 bra 	BB5_3371;

	setp.lt.u32	%p3653, %r49378, 1260103606;
	@%p3653 bra 	BB5_3372;

	setp.gt.u32	%p3654, %r49379, 1129032919;
	@%p3654 bra 	BB5_3371;

	setp.lt.u32	%p3655, %r49379, 1129032919;
	@%p3655 bra 	BB5_3372;

	setp.gt.u32	%p3656, %r49380, 1685539716;
	@%p3656 bra 	BB5_3371;

	setp.lt.u32	%p3657, %r49380, 1685539716;
	@%p3657 bra 	BB5_3372;

	setp.gt.u32	%p3658, %r49381, -209382721;
	@%p3658 bra 	BB5_3371;

	setp.lt.u32	%p3659, %r49381, -209382721;
	@%p3659 bra 	BB5_3372;

	setp.gt.u32	%p3660, %r49382, 1731252896;
	@%p3660 bra 	BB5_3371;

	setp.lt.u32	%p3661, %r49382, 1731252896;
	@%p3661 bra 	BB5_3372;

	setp.gt.u32	%p3662, %r49383, -156174812;
	@%p3662 bra 	BB5_3371;

	setp.lt.u32	%p3663, %r49383, -156174812;
	@%p3663 bra 	BB5_3372;

	setp.gt.u32	%p3664, %r49384, 514588670;
	@%p3664 bra 	BB5_3371;

	setp.lt.u32	%p3665, %r49384, 514588670;
	@%p3665 bra 	BB5_3372;

	setp.gt.u32	%p3666, %r49385, -1319895041;
	@%p3666 bra 	BB5_3371;

	setp.lt.u32	%p3667, %r49385, -1319895041;
	@%p3667 bra 	BB5_3372;

	setp.gt.u32	%p3668, %r49386, -1174470657;
	@%p3668 bra 	BB5_3371;

	setp.lt.u32	%p3669, %r49386, -1174470657;
	setp.lt.u32	%p3670, %r49387, -21845;
	or.pred  	%p3671, %p3669, %p3670;
	@%p3671 bra 	BB5_3372;

BB5_3371:
	mov.u32 	%r31409, -21845;
	mov.u32 	%r31410, -1174470657;
	mov.u32 	%r31411, -1319895041;
	mov.u32 	%r31412, 514588670;
	mov.u32 	%r31413, -156174812;
	mov.u32 	%r31414, 1731252896;
	mov.u32 	%r31415, -209382721;
	mov.u32 	%r31416, 1685539716;
	mov.u32 	%r31417, 1129032919;
	mov.u32 	%r31418, 1260103606;
	mov.u32 	%r31419, 964683418;
	mov.u32 	%r31420, 436277738;
	// inline asm
	sub.cc.u32 %r49387, %r49387, %r31409;
subc.cc.u32 %r49386, %r49386, %r31410;
subc.cc.u32 %r49385, %r49385, %r31411;
subc.cc.u32 %r49384, %r49384, %r31412;
subc.cc.u32 %r49383, %r49383, %r31413;
subc.cc.u32 %r49382, %r49382, %r31414;
subc.cc.u32 %r49381, %r49381, %r31415;
subc.cc.u32 %r49380, %r49380, %r31416;
subc.cc.u32 %r49379, %r49379, %r31417;
subc.cc.u32 %r49378, %r49378, %r31418;
subc.cc.u32 %r49377, %r49377, %r31419;
subc.u32 %r49376, %r49376, %r31420;

	// inline asm

BB5_3372:
	// Callseq Start 183
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r30855;
	st.param.b32	[param0+4], %r30856;
	st.param.b32	[param0+8], %r30857;
	st.param.b32	[param0+12], %r30858;
	st.param.b32	[param0+16], %r30859;
	st.param.b32	[param0+20], %r30860;
	st.param.b32	[param0+24], %r30861;
	st.param.b32	[param0+28], %r30862;
	st.param.b32	[param0+32], %r30863;
	st.param.b32	[param0+36], %r30864;
	st.param.b32	[param0+40], %r30865;
	st.param.b32	[param0+44], %r30866;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r49375;
	st.param.b32	[param1+4], %r49374;
	st.param.b32	[param1+8], %r49373;
	st.param.b32	[param1+12], %r49372;
	st.param.b32	[param1+16], %r49371;
	st.param.b32	[param1+20], %r49370;
	st.param.b32	[param1+24], %r49369;
	st.param.b32	[param1+28], %r49368;
	st.param.b32	[param1+32], %r49367;
	st.param.b32	[param1+36], %r49366;
	st.param.b32	[param1+40], %r49365;
	st.param.b32	[param1+44], %r49364;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r8032, [retval0+0];
	ld.param.b32	%r8033, [retval0+4];
	ld.param.b32	%r8034, [retval0+8];
	ld.param.b32	%r8035, [retval0+12];
	ld.param.b32	%r8036, [retval0+16];
	ld.param.b32	%r8037, [retval0+20];
	ld.param.b32	%r8038, [retval0+24];
	ld.param.b32	%r8039, [retval0+28];
	ld.param.b32	%r8040, [retval0+32];
	ld.param.b32	%r8041, [retval0+36];
	ld.param.b32	%r8042, [retval0+40];
	ld.param.b32	%r8043, [retval0+44];
	
	//{
	}// Callseq End 183
	// Callseq Start 184
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r30927;
	st.param.b32	[param0+4], %r30928;
	st.param.b32	[param0+8], %r30929;
	st.param.b32	[param0+12], %r30930;
	st.param.b32	[param0+16], %r30931;
	st.param.b32	[param0+20], %r30932;
	st.param.b32	[param0+24], %r30933;
	st.param.b32	[param0+28], %r30934;
	st.param.b32	[param0+32], %r30935;
	st.param.b32	[param0+36], %r30936;
	st.param.b32	[param0+40], %r30937;
	st.param.b32	[param0+44], %r30938;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r49387;
	st.param.b32	[param1+4], %r49386;
	st.param.b32	[param1+8], %r49385;
	st.param.b32	[param1+12], %r49384;
	st.param.b32	[param1+16], %r49383;
	st.param.b32	[param1+20], %r49382;
	st.param.b32	[param1+24], %r49381;
	st.param.b32	[param1+28], %r49380;
	st.param.b32	[param1+32], %r49379;
	st.param.b32	[param1+36], %r49378;
	st.param.b32	[param1+40], %r49377;
	st.param.b32	[param1+44], %r49376;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r8056, [retval0+0];
	ld.param.b32	%r8057, [retval0+4];
	ld.param.b32	%r8058, [retval0+8];
	ld.param.b32	%r8059, [retval0+12];
	ld.param.b32	%r8060, [retval0+16];
	ld.param.b32	%r8061, [retval0+20];
	ld.param.b32	%r8062, [retval0+24];
	ld.param.b32	%r8063, [retval0+28];
	ld.param.b32	%r8064, [retval0+32];
	ld.param.b32	%r8065, [retval0+36];
	ld.param.b32	%r8066, [retval0+40];
	ld.param.b32	%r8067, [retval0+44];
	
	//{
	}// Callseq End 184
	mov.u32 	%r31434, %r49374;
	mov.u32 	%r31439, %r49369;
	mov.u32 	%r31444, %r49364;
	mov.u32 	%r31437, %r49371;
	mov.u32 	%r31442, %r49366;
	mov.u32 	%r31435, %r49373;
	mov.u32 	%r31440, %r49368;
	mov.u32 	%r31433, %r49375;
	mov.u32 	%r31438, %r49370;
	mov.u32 	%r31443, %r49365;
	mov.u32 	%r31436, %r49372;
	mov.u32 	%r31441, %r49367;
	// inline asm
	add.cc.u32 %r31433, %r31433, %r49387;
addc.cc.u32 %r31434, %r31434, %r49386;
addc.cc.u32 %r31435, %r31435, %r49385;
addc.cc.u32 %r31436, %r31436, %r49384;
addc.cc.u32 %r31437, %r31437, %r49383;
addc.cc.u32 %r31438, %r31438, %r49382;
addc.cc.u32 %r31439, %r31439, %r49381;
addc.cc.u32 %r31440, %r31440, %r49380;
addc.cc.u32 %r31441, %r31441, %r49379;
addc.cc.u32 %r31442, %r31442, %r49378;
addc.cc.u32 %r31443, %r31443, %r49377;
addc.u32 %r31444, %r31444, %r49376;

	// inline asm
	setp.gt.u32	%p3672, %r31444, 436277738;
	@%p3672 bra 	BB5_3394;

	setp.lt.u32	%p3673, %r31444, 436277738;
	@%p3673 bra 	BB5_3395;

	setp.gt.u32	%p3674, %r31443, 964683418;
	@%p3674 bra 	BB5_3394;

	setp.lt.u32	%p3675, %r31443, 964683418;
	@%p3675 bra 	BB5_3395;

	setp.gt.u32	%p3676, %r31442, 1260103606;
	@%p3676 bra 	BB5_3394;

	setp.lt.u32	%p3677, %r31442, 1260103606;
	@%p3677 bra 	BB5_3395;

	setp.gt.u32	%p3678, %r31441, 1129032919;
	@%p3678 bra 	BB5_3394;

	setp.lt.u32	%p3679, %r31441, 1129032919;
	@%p3679 bra 	BB5_3395;

	setp.gt.u32	%p3680, %r31440, 1685539716;
	@%p3680 bra 	BB5_3394;

	setp.lt.u32	%p3681, %r31440, 1685539716;
	@%p3681 bra 	BB5_3395;

	setp.gt.u32	%p3682, %r31439, -209382721;
	@%p3682 bra 	BB5_3394;

	setp.lt.u32	%p3683, %r31439, -209382721;
	@%p3683 bra 	BB5_3395;

	setp.gt.u32	%p3684, %r31438, 1731252896;
	@%p3684 bra 	BB5_3394;

	setp.lt.u32	%p3685, %r31438, 1731252896;
	@%p3685 bra 	BB5_3395;

	setp.gt.u32	%p3686, %r31437, -156174812;
	@%p3686 bra 	BB5_3394;

	setp.lt.u32	%p3687, %r31437, -156174812;
	@%p3687 bra 	BB5_3395;

	setp.gt.u32	%p3688, %r31436, 514588670;
	@%p3688 bra 	BB5_3394;

	setp.lt.u32	%p3689, %r31436, 514588670;
	@%p3689 bra 	BB5_3395;

	setp.gt.u32	%p3690, %r31435, -1319895041;
	@%p3690 bra 	BB5_3394;

	setp.lt.u32	%p3691, %r31435, -1319895041;
	@%p3691 bra 	BB5_3395;

	setp.gt.u32	%p3692, %r31434, -1174470657;
	@%p3692 bra 	BB5_3394;

	setp.lt.u32	%p3693, %r31434, -1174470657;
	setp.lt.u32	%p3694, %r31433, -21845;
	or.pred  	%p3695, %p3693, %p3694;
	@%p3695 bra 	BB5_3395;

BB5_3394:
	mov.u32 	%r31481, -21845;
	mov.u32 	%r31482, -1174470657;
	mov.u32 	%r31483, -1319895041;
	mov.u32 	%r31484, 514588670;
	mov.u32 	%r31485, -156174812;
	mov.u32 	%r31486, 1731252896;
	mov.u32 	%r31487, -209382721;
	mov.u32 	%r31488, 1685539716;
	mov.u32 	%r31489, 1129032919;
	mov.u32 	%r31490, 1260103606;
	mov.u32 	%r31491, 964683418;
	mov.u32 	%r31492, 436277738;
	// inline asm
	sub.cc.u32 %r31433, %r31433, %r31481;
subc.cc.u32 %r31434, %r31434, %r31482;
subc.cc.u32 %r31435, %r31435, %r31483;
subc.cc.u32 %r31436, %r31436, %r31484;
subc.cc.u32 %r31437, %r31437, %r31485;
subc.cc.u32 %r31438, %r31438, %r31486;
subc.cc.u32 %r31439, %r31439, %r31487;
subc.cc.u32 %r31440, %r31440, %r31488;
subc.cc.u32 %r31441, %r31441, %r31489;
subc.cc.u32 %r31442, %r31442, %r31490;
subc.cc.u32 %r31443, %r31443, %r31491;
subc.u32 %r31444, %r31444, %r31492;

	// inline asm

BB5_3395:
	mov.u32 	%r31512, %r30934;
	mov.u32 	%r31505, %r30927;
	mov.u32 	%r31510, %r30932;
	mov.u32 	%r31515, %r30937;
	mov.u32 	%r31508, %r30930;
	mov.u32 	%r31513, %r30935;
	mov.u32 	%r31506, %r30928;
	mov.u32 	%r31511, %r30933;
	mov.u32 	%r31516, %r30938;
	mov.u32 	%r31509, %r30931;
	mov.u32 	%r31514, %r30936;
	mov.u32 	%r31507, %r30929;
	// inline asm
	add.cc.u32 %r31505, %r31505, %r30855;
addc.cc.u32 %r31506, %r31506, %r30856;
addc.cc.u32 %r31507, %r31507, %r30857;
addc.cc.u32 %r31508, %r31508, %r30858;
addc.cc.u32 %r31509, %r31509, %r30859;
addc.cc.u32 %r31510, %r31510, %r30860;
addc.cc.u32 %r31511, %r31511, %r30861;
addc.cc.u32 %r31512, %r31512, %r30862;
addc.cc.u32 %r31513, %r31513, %r30863;
addc.cc.u32 %r31514, %r31514, %r30864;
addc.cc.u32 %r31515, %r31515, %r30865;
addc.u32 %r31516, %r31516, %r30866;

	// inline asm
	setp.gt.u32	%p3696, %r31516, 436277738;
	@%p3696 bra 	BB5_3417;

	setp.lt.u32	%p3697, %r31516, 436277738;
	@%p3697 bra 	BB5_3418;

	setp.gt.u32	%p3698, %r31515, 964683418;
	@%p3698 bra 	BB5_3417;

	setp.lt.u32	%p3699, %r31515, 964683418;
	@%p3699 bra 	BB5_3418;

	setp.gt.u32	%p3700, %r31514, 1260103606;
	@%p3700 bra 	BB5_3417;

	setp.lt.u32	%p3701, %r31514, 1260103606;
	@%p3701 bra 	BB5_3418;

	setp.gt.u32	%p3702, %r31513, 1129032919;
	@%p3702 bra 	BB5_3417;

	setp.lt.u32	%p3703, %r31513, 1129032919;
	@%p3703 bra 	BB5_3418;

	setp.gt.u32	%p3704, %r31512, 1685539716;
	@%p3704 bra 	BB5_3417;

	setp.lt.u32	%p3705, %r31512, 1685539716;
	@%p3705 bra 	BB5_3418;

	setp.gt.u32	%p3706, %r31511, -209382721;
	@%p3706 bra 	BB5_3417;

	setp.lt.u32	%p3707, %r31511, -209382721;
	@%p3707 bra 	BB5_3418;

	setp.gt.u32	%p3708, %r31510, 1731252896;
	@%p3708 bra 	BB5_3417;

	setp.lt.u32	%p3709, %r31510, 1731252896;
	@%p3709 bra 	BB5_3418;

	setp.gt.u32	%p3710, %r31509, -156174812;
	@%p3710 bra 	BB5_3417;

	setp.lt.u32	%p3711, %r31509, -156174812;
	@%p3711 bra 	BB5_3418;

	setp.gt.u32	%p3712, %r31508, 514588670;
	@%p3712 bra 	BB5_3417;

	setp.lt.u32	%p3713, %r31508, 514588670;
	@%p3713 bra 	BB5_3418;

	setp.gt.u32	%p3714, %r31507, -1319895041;
	@%p3714 bra 	BB5_3417;

	setp.lt.u32	%p3715, %r31507, -1319895041;
	@%p3715 bra 	BB5_3418;

	setp.gt.u32	%p3716, %r31506, -1174470657;
	@%p3716 bra 	BB5_3417;

	setp.lt.u32	%p3717, %r31506, -1174470657;
	setp.lt.u32	%p3718, %r31505, -21845;
	or.pred  	%p3719, %p3717, %p3718;
	@%p3719 bra 	BB5_3418;

BB5_3417:
	mov.u32 	%r31553, -21845;
	mov.u32 	%r31554, -1174470657;
	mov.u32 	%r31555, -1319895041;
	mov.u32 	%r31556, 514588670;
	mov.u32 	%r31557, -156174812;
	mov.u32 	%r31558, 1731252896;
	mov.u32 	%r31559, -209382721;
	mov.u32 	%r31560, 1685539716;
	mov.u32 	%r31561, 1129032919;
	mov.u32 	%r31562, 1260103606;
	mov.u32 	%r31563, 964683418;
	mov.u32 	%r31564, 436277738;
	// inline asm
	sub.cc.u32 %r31505, %r31505, %r31553;
subc.cc.u32 %r31506, %r31506, %r31554;
subc.cc.u32 %r31507, %r31507, %r31555;
subc.cc.u32 %r31508, %r31508, %r31556;
subc.cc.u32 %r31509, %r31509, %r31557;
subc.cc.u32 %r31510, %r31510, %r31558;
subc.cc.u32 %r31511, %r31511, %r31559;
subc.cc.u32 %r31512, %r31512, %r31560;
subc.cc.u32 %r31513, %r31513, %r31561;
subc.cc.u32 %r31514, %r31514, %r31562;
subc.cc.u32 %r31515, %r31515, %r31563;
subc.u32 %r31516, %r31516, %r31564;

	// inline asm

BB5_3418:
	// Callseq Start 185
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r31505;
	st.param.b32	[param0+4], %r31506;
	st.param.b32	[param0+8], %r31507;
	st.param.b32	[param0+12], %r31508;
	st.param.b32	[param0+16], %r31509;
	st.param.b32	[param0+20], %r31510;
	st.param.b32	[param0+24], %r31511;
	st.param.b32	[param0+28], %r31512;
	st.param.b32	[param0+32], %r31513;
	st.param.b32	[param0+36], %r31514;
	st.param.b32	[param0+40], %r31515;
	st.param.b32	[param0+44], %r31516;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r31433;
	st.param.b32	[param1+4], %r31434;
	st.param.b32	[param1+8], %r31435;
	st.param.b32	[param1+12], %r31436;
	st.param.b32	[param1+16], %r31437;
	st.param.b32	[param1+20], %r31438;
	st.param.b32	[param1+24], %r31439;
	st.param.b32	[param1+28], %r31440;
	st.param.b32	[param1+32], %r31441;
	st.param.b32	[param1+36], %r31442;
	st.param.b32	[param1+40], %r31443;
	st.param.b32	[param1+44], %r31444;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r31601, [retval0+0];
	ld.param.b32	%r31602, [retval0+4];
	ld.param.b32	%r31603, [retval0+8];
	ld.param.b32	%r31604, [retval0+12];
	ld.param.b32	%r31605, [retval0+16];
	ld.param.b32	%r31606, [retval0+20];
	ld.param.b32	%r31607, [retval0+24];
	ld.param.b32	%r31608, [retval0+28];
	ld.param.b32	%r31609, [retval0+32];
	ld.param.b32	%r31610, [retval0+36];
	ld.param.b32	%r31611, [retval0+40];
	ld.param.b32	%r31612, [retval0+44];
	
	//{
	}// Callseq End 185
	mov.u32 	%r49419, %r31605;
	mov.u32 	%r49412, %r31612;
	mov.u32 	%r49417, %r31607;
	mov.u32 	%r49422, %r31602;
	mov.u32 	%r49415, %r31609;
	mov.u32 	%r49420, %r31604;
	mov.u32 	%r49413, %r31611;
	mov.u32 	%r49418, %r31606;
	mov.u32 	%r49423, %r31601;
	mov.u32 	%r49416, %r31608;
	mov.u32 	%r49421, %r31603;
	mov.u32 	%r49414, %r31610;
	// inline asm
	sub.cc.u32 %r49423, %r49423, %r8032;
subc.cc.u32 %r49422, %r49422, %r8033;
subc.cc.u32 %r49421, %r49421, %r8034;
subc.cc.u32 %r49420, %r49420, %r8035;
subc.cc.u32 %r49419, %r49419, %r8036;
subc.cc.u32 %r49418, %r49418, %r8037;
subc.cc.u32 %r49417, %r49417, %r8038;
subc.cc.u32 %r49416, %r49416, %r8039;
subc.cc.u32 %r49415, %r49415, %r8040;
subc.cc.u32 %r49414, %r49414, %r8041;
subc.cc.u32 %r49413, %r49413, %r8042;
subc.u32 %r49412, %r49412, %r8043;

	// inline asm
	setp.gt.u32	%p3720, %r31612, %r8043;
	@%p3720 bra 	BB5_3441;

	setp.lt.u32	%p3721, %r31612, %r8043;
	@%p3721 bra 	BB5_3440;

	setp.gt.u32	%p3722, %r31611, %r8042;
	@%p3722 bra 	BB5_3441;

	setp.lt.u32	%p3723, %r31611, %r8042;
	@%p3723 bra 	BB5_3440;

	setp.gt.u32	%p3724, %r31610, %r8041;
	@%p3724 bra 	BB5_3441;

	setp.lt.u32	%p3725, %r31610, %r8041;
	@%p3725 bra 	BB5_3440;

	setp.gt.u32	%p3726, %r31609, %r8040;
	@%p3726 bra 	BB5_3441;

	setp.lt.u32	%p3727, %r31609, %r8040;
	@%p3727 bra 	BB5_3440;

	setp.gt.u32	%p3728, %r31608, %r8039;
	@%p3728 bra 	BB5_3441;

	setp.lt.u32	%p3729, %r31608, %r8039;
	@%p3729 bra 	BB5_3440;

	setp.gt.u32	%p3730, %r31607, %r8038;
	@%p3730 bra 	BB5_3441;

	setp.lt.u32	%p3731, %r31607, %r8038;
	@%p3731 bra 	BB5_3440;

	setp.gt.u32	%p3732, %r31606, %r8037;
	@%p3732 bra 	BB5_3441;

	setp.lt.u32	%p3733, %r31606, %r8037;
	@%p3733 bra 	BB5_3440;

	setp.gt.u32	%p3734, %r31605, %r8036;
	@%p3734 bra 	BB5_3441;

	setp.lt.u32	%p3735, %r31605, %r8036;
	@%p3735 bra 	BB5_3440;

	setp.gt.u32	%p3736, %r31604, %r8035;
	@%p3736 bra 	BB5_3441;

	setp.lt.u32	%p3737, %r31604, %r8035;
	@%p3737 bra 	BB5_3440;

	setp.gt.u32	%p3738, %r31603, %r8034;
	@%p3738 bra 	BB5_3441;

	setp.lt.u32	%p3739, %r31603, %r8034;
	@%p3739 bra 	BB5_3440;

	setp.gt.u32	%p3740, %r31602, %r8033;
	@%p3740 bra 	BB5_3441;

	setp.ge.u32	%p3741, %r31602, %r8033;
	setp.ge.u32	%p3742, %r31601, %r8032;
	and.pred  	%p3743, %p3741, %p3742;
	@%p3743 bra 	BB5_3441;

BB5_3440:
	mov.u32 	%r31625, -21845;
	mov.u32 	%r31626, -1174470657;
	mov.u32 	%r31627, -1319895041;
	mov.u32 	%r31628, 514588670;
	mov.u32 	%r31629, -156174812;
	mov.u32 	%r31630, 1731252896;
	mov.u32 	%r31631, -209382721;
	mov.u32 	%r31632, 1685539716;
	mov.u32 	%r31633, 1129032919;
	mov.u32 	%r31634, 1260103606;
	mov.u32 	%r31635, 964683418;
	mov.u32 	%r31636, 436277738;
	// inline asm
	add.cc.u32 %r49423, %r49423, %r31625;
addc.cc.u32 %r49422, %r49422, %r31626;
addc.cc.u32 %r49421, %r49421, %r31627;
addc.cc.u32 %r49420, %r49420, %r31628;
addc.cc.u32 %r49419, %r49419, %r31629;
addc.cc.u32 %r49418, %r49418, %r31630;
addc.cc.u32 %r49417, %r49417, %r31631;
addc.cc.u32 %r49416, %r49416, %r31632;
addc.cc.u32 %r49415, %r49415, %r31633;
addc.cc.u32 %r49414, %r49414, %r31634;
addc.cc.u32 %r49413, %r49413, %r31635;
addc.u32 %r49412, %r49412, %r31636;

	// inline asm

BB5_3441:
	mov.u32 	%r31660, %r49412;
	mov.u32 	%r31653, %r49419;
	mov.u32 	%r31658, %r49414;
	mov.u32 	%r31651, %r49421;
	mov.u32 	%r31656, %r49416;
	mov.u32 	%r31649, %r49423;
	mov.u32 	%r31654, %r49418;
	mov.u32 	%r31659, %r49413;
	mov.u32 	%r31652, %r49420;
	mov.u32 	%r31657, %r49415;
	mov.u32 	%r31650, %r49422;
	mov.u32 	%r31655, %r49417;
	// inline asm
	sub.cc.u32 %r31649, %r31649, %r8056;
subc.cc.u32 %r31650, %r31650, %r8057;
subc.cc.u32 %r31651, %r31651, %r8058;
subc.cc.u32 %r31652, %r31652, %r8059;
subc.cc.u32 %r31653, %r31653, %r8060;
subc.cc.u32 %r31654, %r31654, %r8061;
subc.cc.u32 %r31655, %r31655, %r8062;
subc.cc.u32 %r31656, %r31656, %r8063;
subc.cc.u32 %r31657, %r31657, %r8064;
subc.cc.u32 %r31658, %r31658, %r8065;
subc.cc.u32 %r31659, %r31659, %r8066;
subc.u32 %r31660, %r31660, %r8067;

	// inline asm
	setp.gt.u32	%p3744, %r49412, %r8067;
	@%p3744 bra 	BB5_3464;

	setp.lt.u32	%p3745, %r49412, %r8067;
	@%p3745 bra 	BB5_3463;

	setp.gt.u32	%p3746, %r49413, %r8066;
	@%p3746 bra 	BB5_3464;

	setp.lt.u32	%p3747, %r49413, %r8066;
	@%p3747 bra 	BB5_3463;

	setp.gt.u32	%p3748, %r49414, %r8065;
	@%p3748 bra 	BB5_3464;

	setp.lt.u32	%p3749, %r49414, %r8065;
	@%p3749 bra 	BB5_3463;

	setp.gt.u32	%p3750, %r49415, %r8064;
	@%p3750 bra 	BB5_3464;

	setp.lt.u32	%p3751, %r49415, %r8064;
	@%p3751 bra 	BB5_3463;

	setp.gt.u32	%p3752, %r49416, %r8063;
	@%p3752 bra 	BB5_3464;

	setp.lt.u32	%p3753, %r49416, %r8063;
	@%p3753 bra 	BB5_3463;

	setp.gt.u32	%p3754, %r49417, %r8062;
	@%p3754 bra 	BB5_3464;

	setp.lt.u32	%p3755, %r49417, %r8062;
	@%p3755 bra 	BB5_3463;

	setp.gt.u32	%p3756, %r49418, %r8061;
	@%p3756 bra 	BB5_3464;

	setp.lt.u32	%p3757, %r49418, %r8061;
	@%p3757 bra 	BB5_3463;

	setp.gt.u32	%p3758, %r49419, %r8060;
	@%p3758 bra 	BB5_3464;

	setp.lt.u32	%p3759, %r49419, %r8060;
	@%p3759 bra 	BB5_3463;

	setp.gt.u32	%p3760, %r49420, %r8059;
	@%p3760 bra 	BB5_3464;

	setp.lt.u32	%p3761, %r49420, %r8059;
	@%p3761 bra 	BB5_3463;

	setp.gt.u32	%p3762, %r49421, %r8058;
	@%p3762 bra 	BB5_3464;

	setp.lt.u32	%p3763, %r49421, %r8058;
	@%p3763 bra 	BB5_3463;

	setp.gt.u32	%p3764, %r49422, %r8057;
	@%p3764 bra 	BB5_3464;

	setp.ge.u32	%p3765, %r49422, %r8057;
	setp.ge.u32	%p3766, %r49423, %r8056;
	and.pred  	%p3767, %p3765, %p3766;
	@%p3767 bra 	BB5_3464;

BB5_3463:
	mov.u32 	%r31697, -21845;
	mov.u32 	%r31698, -1174470657;
	mov.u32 	%r31699, -1319895041;
	mov.u32 	%r31700, 514588670;
	mov.u32 	%r31701, -156174812;
	mov.u32 	%r31702, 1731252896;
	mov.u32 	%r31703, -209382721;
	mov.u32 	%r31704, 1685539716;
	mov.u32 	%r31705, 1129032919;
	mov.u32 	%r31706, 1260103606;
	mov.u32 	%r31707, 964683418;
	mov.u32 	%r31708, 436277738;
	// inline asm
	add.cc.u32 %r31649, %r31649, %r31697;
addc.cc.u32 %r31650, %r31650, %r31698;
addc.cc.u32 %r31651, %r31651, %r31699;
addc.cc.u32 %r31652, %r31652, %r31700;
addc.cc.u32 %r31653, %r31653, %r31701;
addc.cc.u32 %r31654, %r31654, %r31702;
addc.cc.u32 %r31655, %r31655, %r31703;
addc.cc.u32 %r31656, %r31656, %r31704;
addc.cc.u32 %r31657, %r31657, %r31705;
addc.cc.u32 %r31658, %r31658, %r31706;
addc.cc.u32 %r31659, %r31659, %r31707;
addc.u32 %r31660, %r31660, %r31708;

	// inline asm

BB5_3464:
	mov.u32 	%r49445, %r8034;
	mov.u32 	%r49438, %r8041;
	mov.u32 	%r49443, %r8036;
	mov.u32 	%r49436, %r8043;
	mov.u32 	%r49441, %r8038;
	mov.u32 	%r49446, %r8033;
	mov.u32 	%r49439, %r8040;
	mov.u32 	%r49444, %r8035;
	mov.u32 	%r49437, %r8042;
	mov.u32 	%r49442, %r8037;
	mov.u32 	%r49447, %r8032;
	mov.u32 	%r49440, %r8039;
	// inline asm
	sub.cc.u32 %r49447, %r49447, %r8056;
subc.cc.u32 %r49446, %r49446, %r8057;
subc.cc.u32 %r49445, %r49445, %r8058;
subc.cc.u32 %r49444, %r49444, %r8059;
subc.cc.u32 %r49443, %r49443, %r8060;
subc.cc.u32 %r49442, %r49442, %r8061;
subc.cc.u32 %r49441, %r49441, %r8062;
subc.cc.u32 %r49440, %r49440, %r8063;
subc.cc.u32 %r49439, %r49439, %r8064;
subc.cc.u32 %r49438, %r49438, %r8065;
subc.cc.u32 %r49437, %r49437, %r8066;
subc.u32 %r49436, %r49436, %r8067;

	// inline asm
	setp.gt.u32	%p3768, %r8043, %r8067;
	@%p3768 bra 	BB5_3487;

	setp.lt.u32	%p3769, %r8043, %r8067;
	@%p3769 bra 	BB5_3486;

	setp.gt.u32	%p3770, %r8042, %r8066;
	@%p3770 bra 	BB5_3487;

	setp.lt.u32	%p3771, %r8042, %r8066;
	@%p3771 bra 	BB5_3486;

	setp.gt.u32	%p3772, %r8041, %r8065;
	@%p3772 bra 	BB5_3487;

	setp.lt.u32	%p3773, %r8041, %r8065;
	@%p3773 bra 	BB5_3486;

	setp.gt.u32	%p3774, %r8040, %r8064;
	@%p3774 bra 	BB5_3487;

	setp.lt.u32	%p3775, %r8040, %r8064;
	@%p3775 bra 	BB5_3486;

	setp.gt.u32	%p3776, %r8039, %r8063;
	@%p3776 bra 	BB5_3487;

	setp.lt.u32	%p3777, %r8039, %r8063;
	@%p3777 bra 	BB5_3486;

	setp.gt.u32	%p3778, %r8038, %r8062;
	@%p3778 bra 	BB5_3487;

	setp.lt.u32	%p3779, %r8038, %r8062;
	@%p3779 bra 	BB5_3486;

	setp.gt.u32	%p3780, %r8037, %r8061;
	@%p3780 bra 	BB5_3487;

	setp.lt.u32	%p3781, %r8037, %r8061;
	@%p3781 bra 	BB5_3486;

	setp.gt.u32	%p3782, %r8036, %r8060;
	@%p3782 bra 	BB5_3487;

	setp.lt.u32	%p3783, %r8036, %r8060;
	@%p3783 bra 	BB5_3486;

	setp.gt.u32	%p3784, %r8035, %r8059;
	@%p3784 bra 	BB5_3487;

	setp.lt.u32	%p3785, %r8035, %r8059;
	@%p3785 bra 	BB5_3486;

	setp.gt.u32	%p3786, %r8034, %r8058;
	@%p3786 bra 	BB5_3487;

	setp.lt.u32	%p3787, %r8034, %r8058;
	@%p3787 bra 	BB5_3486;

	setp.gt.u32	%p3788, %r8033, %r8057;
	@%p3788 bra 	BB5_3487;

	setp.ge.u32	%p3789, %r8033, %r8057;
	setp.ge.u32	%p3790, %r8032, %r8056;
	and.pred  	%p3791, %p3789, %p3790;
	@%p3791 bra 	BB5_3487;

BB5_3486:
	mov.u32 	%r31769, -21845;
	mov.u32 	%r31770, -1174470657;
	mov.u32 	%r31771, -1319895041;
	mov.u32 	%r31772, 514588670;
	mov.u32 	%r31773, -156174812;
	mov.u32 	%r31774, 1731252896;
	mov.u32 	%r31775, -209382721;
	mov.u32 	%r31776, 1685539716;
	mov.u32 	%r31777, 1129032919;
	mov.u32 	%r31778, 1260103606;
	mov.u32 	%r31779, 964683418;
	mov.u32 	%r31780, 436277738;
	// inline asm
	add.cc.u32 %r49447, %r49447, %r31769;
addc.cc.u32 %r49446, %r49446, %r31770;
addc.cc.u32 %r49445, %r49445, %r31771;
addc.cc.u32 %r49444, %r49444, %r31772;
addc.cc.u32 %r49443, %r49443, %r31773;
addc.cc.u32 %r49442, %r49442, %r31774;
addc.cc.u32 %r49441, %r49441, %r31775;
addc.cc.u32 %r49440, %r49440, %r31776;
addc.cc.u32 %r49439, %r49439, %r31777;
addc.cc.u32 %r49438, %r49438, %r31778;
addc.cc.u32 %r49437, %r49437, %r31779;
addc.u32 %r49436, %r49436, %r31780;

	// inline asm

BB5_3487:
	mov.u32 	%r31794, %r48678;
	mov.u32 	%r31799, %r48673;
	mov.u32 	%r31804, %r48668;
	mov.u32 	%r31797, %r48675;
	mov.u32 	%r31802, %r48670;
	mov.u32 	%r31795, %r48677;
	mov.u32 	%r31800, %r48672;
	mov.u32 	%r31793, %r48679;
	mov.u32 	%r31798, %r48674;
	mov.u32 	%r31803, %r48669;
	mov.u32 	%r31796, %r48676;
	mov.u32 	%r31801, %r48671;
	// inline asm
	sub.cc.u32 %r31793, %r31793, %r49975;
subc.cc.u32 %r31794, %r31794, %r49974;
subc.cc.u32 %r31795, %r31795, %r49973;
subc.cc.u32 %r31796, %r31796, %r49972;
subc.cc.u32 %r31797, %r31797, %r49971;
subc.cc.u32 %r31798, %r31798, %r49970;
subc.cc.u32 %r31799, %r31799, %r49969;
subc.cc.u32 %r31800, %r31800, %r49968;
subc.cc.u32 %r31801, %r31801, %r49967;
subc.cc.u32 %r31802, %r31802, %r49966;
subc.cc.u32 %r31803, %r31803, %r49965;
subc.u32 %r31804, %r31804, %r49964;

	// inline asm
	setp.gt.u32	%p3792, %r48668, %r49964;
	@%p3792 bra 	BB5_3510;

	setp.lt.u32	%p3793, %r48668, %r49964;
	@%p3793 bra 	BB5_3509;

	setp.gt.u32	%p3794, %r48669, %r49965;
	@%p3794 bra 	BB5_3510;

	setp.lt.u32	%p3795, %r48669, %r49965;
	@%p3795 bra 	BB5_3509;

	setp.gt.u32	%p3796, %r48670, %r49966;
	@%p3796 bra 	BB5_3510;

	setp.lt.u32	%p3797, %r48670, %r49966;
	@%p3797 bra 	BB5_3509;

	setp.gt.u32	%p3798, %r48671, %r49967;
	@%p3798 bra 	BB5_3510;

	setp.lt.u32	%p3799, %r48671, %r49967;
	@%p3799 bra 	BB5_3509;

	setp.gt.u32	%p3800, %r48672, %r49968;
	@%p3800 bra 	BB5_3510;

	setp.lt.u32	%p3801, %r48672, %r49968;
	@%p3801 bra 	BB5_3509;

	setp.gt.u32	%p3802, %r48673, %r49969;
	@%p3802 bra 	BB5_3510;

	setp.lt.u32	%p3803, %r48673, %r49969;
	@%p3803 bra 	BB5_3509;

	setp.gt.u32	%p3804, %r48674, %r49970;
	@%p3804 bra 	BB5_3510;

	setp.lt.u32	%p3805, %r48674, %r49970;
	@%p3805 bra 	BB5_3509;

	setp.gt.u32	%p3806, %r48675, %r49971;
	@%p3806 bra 	BB5_3510;

	setp.lt.u32	%p3807, %r48675, %r49971;
	@%p3807 bra 	BB5_3509;

	setp.gt.u32	%p3808, %r48676, %r49972;
	@%p3808 bra 	BB5_3510;

	setp.lt.u32	%p3809, %r48676, %r49972;
	@%p3809 bra 	BB5_3509;

	setp.gt.u32	%p3810, %r48677, %r49973;
	@%p3810 bra 	BB5_3510;

	setp.lt.u32	%p3811, %r48677, %r49973;
	@%p3811 bra 	BB5_3509;

	setp.gt.u32	%p3812, %r48678, %r49974;
	@%p3812 bra 	BB5_3510;

	setp.ge.u32	%p3813, %r48678, %r49974;
	setp.ge.u32	%p3814, %r48679, %r49975;
	and.pred  	%p3815, %p3813, %p3814;
	@%p3815 bra 	BB5_3510;

BB5_3509:
	mov.u32 	%r31841, -21845;
	mov.u32 	%r31842, -1174470657;
	mov.u32 	%r31843, -1319895041;
	mov.u32 	%r31844, 514588670;
	mov.u32 	%r31845, -156174812;
	mov.u32 	%r31846, 1731252896;
	mov.u32 	%r31847, -209382721;
	mov.u32 	%r31848, 1685539716;
	mov.u32 	%r31849, 1129032919;
	mov.u32 	%r31850, 1260103606;
	mov.u32 	%r31851, 964683418;
	mov.u32 	%r31852, 436277738;
	// inline asm
	add.cc.u32 %r31793, %r31793, %r31841;
addc.cc.u32 %r31794, %r31794, %r31842;
addc.cc.u32 %r31795, %r31795, %r31843;
addc.cc.u32 %r31796, %r31796, %r31844;
addc.cc.u32 %r31797, %r31797, %r31845;
addc.cc.u32 %r31798, %r31798, %r31846;
addc.cc.u32 %r31799, %r31799, %r31847;
addc.cc.u32 %r31800, %r31800, %r31848;
addc.cc.u32 %r31801, %r31801, %r31849;
addc.cc.u32 %r31802, %r31802, %r31850;
addc.cc.u32 %r31803, %r31803, %r31851;
addc.u32 %r31804, %r31804, %r31852;

	// inline asm

BB5_3510:
	mov.u32 	%r31868, %r48664;
	mov.u32 	%r31873, %r48659;
	mov.u32 	%r31866, %r48666;
	mov.u32 	%r31871, %r48661;
	mov.u32 	%r31876, %r48656;
	mov.u32 	%r31869, %r48663;
	mov.u32 	%r31874, %r48658;
	mov.u32 	%r31867, %r48665;
	mov.u32 	%r31872, %r48660;
	mov.u32 	%r31865, %r48667;
	mov.u32 	%r31870, %r48662;
	mov.u32 	%r31875, %r48657;
	// inline asm
	sub.cc.u32 %r31865, %r31865, %r49963;
subc.cc.u32 %r31866, %r31866, %r49962;
subc.cc.u32 %r31867, %r31867, %r49961;
subc.cc.u32 %r31868, %r31868, %r49960;
subc.cc.u32 %r31869, %r31869, %r49959;
subc.cc.u32 %r31870, %r31870, %r49958;
subc.cc.u32 %r31871, %r31871, %r49957;
subc.cc.u32 %r31872, %r31872, %r49956;
subc.cc.u32 %r31873, %r31873, %r49955;
subc.cc.u32 %r31874, %r31874, %r49954;
subc.cc.u32 %r31875, %r31875, %r49953;
subc.u32 %r31876, %r31876, %r49952;

	// inline asm
	setp.gt.u32	%p3816, %r48656, %r49952;
	@%p3816 bra 	BB5_3533;

	setp.lt.u32	%p3817, %r48656, %r49952;
	@%p3817 bra 	BB5_3532;

	setp.gt.u32	%p3818, %r48657, %r49953;
	@%p3818 bra 	BB5_3533;

	setp.lt.u32	%p3819, %r48657, %r49953;
	@%p3819 bra 	BB5_3532;

	setp.gt.u32	%p3820, %r48658, %r49954;
	@%p3820 bra 	BB5_3533;

	setp.lt.u32	%p3821, %r48658, %r49954;
	@%p3821 bra 	BB5_3532;

	setp.gt.u32	%p3822, %r48659, %r49955;
	@%p3822 bra 	BB5_3533;

	setp.lt.u32	%p3823, %r48659, %r49955;
	@%p3823 bra 	BB5_3532;

	setp.gt.u32	%p3824, %r48660, %r49956;
	@%p3824 bra 	BB5_3533;

	setp.lt.u32	%p3825, %r48660, %r49956;
	@%p3825 bra 	BB5_3532;

	setp.gt.u32	%p3826, %r48661, %r49957;
	@%p3826 bra 	BB5_3533;

	setp.lt.u32	%p3827, %r48661, %r49957;
	@%p3827 bra 	BB5_3532;

	setp.gt.u32	%p3828, %r48662, %r49958;
	@%p3828 bra 	BB5_3533;

	setp.lt.u32	%p3829, %r48662, %r49958;
	@%p3829 bra 	BB5_3532;

	setp.gt.u32	%p3830, %r48663, %r49959;
	@%p3830 bra 	BB5_3533;

	setp.lt.u32	%p3831, %r48663, %r49959;
	@%p3831 bra 	BB5_3532;

	setp.gt.u32	%p3832, %r48664, %r49960;
	@%p3832 bra 	BB5_3533;

	setp.lt.u32	%p3833, %r48664, %r49960;
	@%p3833 bra 	BB5_3532;

	setp.gt.u32	%p3834, %r48665, %r49961;
	@%p3834 bra 	BB5_3533;

	setp.lt.u32	%p3835, %r48665, %r49961;
	@%p3835 bra 	BB5_3532;

	setp.gt.u32	%p3836, %r48666, %r49962;
	@%p3836 bra 	BB5_3533;

	setp.ge.u32	%p3837, %r48666, %r49962;
	setp.ge.u32	%p3838, %r48667, %r49963;
	and.pred  	%p3839, %p3837, %p3838;
	@%p3839 bra 	BB5_3533;

BB5_3532:
	mov.u32 	%r31913, -21845;
	mov.u32 	%r31914, -1174470657;
	mov.u32 	%r31915, -1319895041;
	mov.u32 	%r31916, 514588670;
	mov.u32 	%r31917, -156174812;
	mov.u32 	%r31918, 1731252896;
	mov.u32 	%r31919, -209382721;
	mov.u32 	%r31920, 1685539716;
	mov.u32 	%r31921, 1129032919;
	mov.u32 	%r31922, 1260103606;
	mov.u32 	%r31923, 964683418;
	mov.u32 	%r31924, 436277738;
	// inline asm
	add.cc.u32 %r31865, %r31865, %r31913;
addc.cc.u32 %r31866, %r31866, %r31914;
addc.cc.u32 %r31867, %r31867, %r31915;
addc.cc.u32 %r31868, %r31868, %r31916;
addc.cc.u32 %r31869, %r31869, %r31917;
addc.cc.u32 %r31870, %r31870, %r31918;
addc.cc.u32 %r31871, %r31871, %r31919;
addc.cc.u32 %r31872, %r31872, %r31920;
addc.cc.u32 %r31873, %r31873, %r31921;
addc.cc.u32 %r31874, %r31874, %r31922;
addc.cc.u32 %r31875, %r31875, %r31923;
addc.u32 %r31876, %r31876, %r31924;

	// inline asm

BB5_3533:
	shr.u32 	%r31937, %r31803, 31;
	shl.b32 	%r31938, %r31804, 1;
	or.b32  	%r49472, %r31937, %r31938;
	shr.u32 	%r31939, %r31802, 31;
	shl.b32 	%r31940, %r31803, 1;
	or.b32  	%r49473, %r31939, %r31940;
	shr.u32 	%r31941, %r31801, 31;
	shl.b32 	%r31942, %r31802, 1;
	or.b32  	%r49474, %r31941, %r31942;
	shr.u32 	%r31943, %r31800, 31;
	shl.b32 	%r31944, %r31801, 1;
	or.b32  	%r49475, %r31943, %r31944;
	shr.u32 	%r31945, %r31799, 31;
	shl.b32 	%r31946, %r31800, 1;
	or.b32  	%r49476, %r31945, %r31946;
	shr.u32 	%r31947, %r31798, 31;
	shl.b32 	%r31948, %r31799, 1;
	or.b32  	%r49477, %r31947, %r31948;
	shr.u32 	%r31949, %r31797, 31;
	shl.b32 	%r31950, %r31798, 1;
	or.b32  	%r49478, %r31949, %r31950;
	shr.u32 	%r31951, %r31796, 31;
	shl.b32 	%r31952, %r31797, 1;
	or.b32  	%r49479, %r31951, %r31952;
	shr.u32 	%r31953, %r31795, 31;
	shl.b32 	%r31954, %r31796, 1;
	or.b32  	%r49480, %r31953, %r31954;
	shr.u32 	%r31955, %r31794, 31;
	shl.b32 	%r31956, %r31795, 1;
	or.b32  	%r49481, %r31955, %r31956;
	shr.u32 	%r31957, %r31793, 31;
	shl.b32 	%r31958, %r31794, 1;
	or.b32  	%r49482, %r31957, %r31958;
	shl.b32 	%r49483, %r31793, 1;
	setp.gt.u32	%p3840, %r49472, 436277738;
	@%p3840 bra 	BB5_3555;

	setp.lt.u32	%p3841, %r49472, 436277738;
	@%p3841 bra 	BB5_3556;

	setp.gt.u32	%p3842, %r49473, 964683418;
	@%p3842 bra 	BB5_3555;

	setp.lt.u32	%p3843, %r49473, 964683418;
	@%p3843 bra 	BB5_3556;

	setp.gt.u32	%p3844, %r49474, 1260103606;
	@%p3844 bra 	BB5_3555;

	setp.lt.u32	%p3845, %r49474, 1260103606;
	@%p3845 bra 	BB5_3556;

	setp.gt.u32	%p3846, %r49475, 1129032919;
	@%p3846 bra 	BB5_3555;

	setp.lt.u32	%p3847, %r49475, 1129032919;
	@%p3847 bra 	BB5_3556;

	setp.gt.u32	%p3848, %r49476, 1685539716;
	@%p3848 bra 	BB5_3555;

	setp.lt.u32	%p3849, %r49476, 1685539716;
	@%p3849 bra 	BB5_3556;

	setp.gt.u32	%p3850, %r49477, -209382721;
	@%p3850 bra 	BB5_3555;

	setp.lt.u32	%p3851, %r49477, -209382721;
	@%p3851 bra 	BB5_3556;

	setp.gt.u32	%p3852, %r49478, 1731252896;
	@%p3852 bra 	BB5_3555;

	setp.lt.u32	%p3853, %r49478, 1731252896;
	@%p3853 bra 	BB5_3556;

	setp.gt.u32	%p3854, %r49479, -156174812;
	@%p3854 bra 	BB5_3555;

	setp.lt.u32	%p3855, %r49479, -156174812;
	@%p3855 bra 	BB5_3556;

	setp.gt.u32	%p3856, %r49480, 514588670;
	@%p3856 bra 	BB5_3555;

	setp.lt.u32	%p3857, %r49480, 514588670;
	@%p3857 bra 	BB5_3556;

	setp.gt.u32	%p3858, %r49481, -1319895041;
	@%p3858 bra 	BB5_3555;

	setp.lt.u32	%p3859, %r49481, -1319895041;
	@%p3859 bra 	BB5_3556;

	setp.gt.u32	%p3860, %r49482, -1174470657;
	@%p3860 bra 	BB5_3555;

	setp.lt.u32	%p3861, %r49482, -1174470657;
	setp.lt.u32	%p3862, %r49483, -21845;
	or.pred  	%p3863, %p3861, %p3862;
	@%p3863 bra 	BB5_3556;

BB5_3555:
	mov.u32 	%r31971, -21845;
	mov.u32 	%r31972, -1174470657;
	mov.u32 	%r31973, -1319895041;
	mov.u32 	%r31974, 514588670;
	mov.u32 	%r31975, -156174812;
	mov.u32 	%r31976, 1731252896;
	mov.u32 	%r31977, -209382721;
	mov.u32 	%r31978, 1685539716;
	mov.u32 	%r31979, 1129032919;
	mov.u32 	%r31980, 1260103606;
	mov.u32 	%r31981, 964683418;
	mov.u32 	%r31982, 436277738;
	// inline asm
	sub.cc.u32 %r49483, %r49483, %r31971;
subc.cc.u32 %r49482, %r49482, %r31972;
subc.cc.u32 %r49481, %r49481, %r31973;
subc.cc.u32 %r49480, %r49480, %r31974;
subc.cc.u32 %r49479, %r49479, %r31975;
subc.cc.u32 %r49478, %r49478, %r31976;
subc.cc.u32 %r49477, %r49477, %r31977;
subc.cc.u32 %r49476, %r49476, %r31978;
subc.cc.u32 %r49475, %r49475, %r31979;
subc.cc.u32 %r49474, %r49474, %r31980;
subc.cc.u32 %r49473, %r49473, %r31981;
subc.u32 %r49472, %r49472, %r31982;

	// inline asm

BB5_3556:
	shr.u32 	%r31995, %r31875, 31;
	shl.b32 	%r31996, %r31876, 1;
	or.b32  	%r49484, %r31995, %r31996;
	shr.u32 	%r31997, %r31874, 31;
	shl.b32 	%r31998, %r31875, 1;
	or.b32  	%r49485, %r31997, %r31998;
	shr.u32 	%r31999, %r31873, 31;
	shl.b32 	%r32000, %r31874, 1;
	or.b32  	%r49486, %r31999, %r32000;
	shr.u32 	%r32001, %r31872, 31;
	shl.b32 	%r32002, %r31873, 1;
	or.b32  	%r49487, %r32001, %r32002;
	shr.u32 	%r32003, %r31871, 31;
	shl.b32 	%r32004, %r31872, 1;
	or.b32  	%r49488, %r32003, %r32004;
	shr.u32 	%r32005, %r31870, 31;
	shl.b32 	%r32006, %r31871, 1;
	or.b32  	%r49489, %r32005, %r32006;
	shr.u32 	%r32007, %r31869, 31;
	shl.b32 	%r32008, %r31870, 1;
	or.b32  	%r49490, %r32007, %r32008;
	shr.u32 	%r32009, %r31868, 31;
	shl.b32 	%r32010, %r31869, 1;
	or.b32  	%r49491, %r32009, %r32010;
	shr.u32 	%r32011, %r31867, 31;
	shl.b32 	%r32012, %r31868, 1;
	or.b32  	%r49492, %r32011, %r32012;
	shr.u32 	%r32013, %r31866, 31;
	shl.b32 	%r32014, %r31867, 1;
	or.b32  	%r49493, %r32013, %r32014;
	shr.u32 	%r32015, %r31865, 31;
	shl.b32 	%r32016, %r31866, 1;
	or.b32  	%r49494, %r32015, %r32016;
	shl.b32 	%r49495, %r31865, 1;
	setp.gt.u32	%p3864, %r49484, 436277738;
	@%p3864 bra 	BB5_3578;

	setp.lt.u32	%p3865, %r49484, 436277738;
	@%p3865 bra 	BB5_3579;

	setp.gt.u32	%p3866, %r49485, 964683418;
	@%p3866 bra 	BB5_3578;

	setp.lt.u32	%p3867, %r49485, 964683418;
	@%p3867 bra 	BB5_3579;

	setp.gt.u32	%p3868, %r49486, 1260103606;
	@%p3868 bra 	BB5_3578;

	setp.lt.u32	%p3869, %r49486, 1260103606;
	@%p3869 bra 	BB5_3579;

	setp.gt.u32	%p3870, %r49487, 1129032919;
	@%p3870 bra 	BB5_3578;

	setp.lt.u32	%p3871, %r49487, 1129032919;
	@%p3871 bra 	BB5_3579;

	setp.gt.u32	%p3872, %r49488, 1685539716;
	@%p3872 bra 	BB5_3578;

	setp.lt.u32	%p3873, %r49488, 1685539716;
	@%p3873 bra 	BB5_3579;

	setp.gt.u32	%p3874, %r49489, -209382721;
	@%p3874 bra 	BB5_3578;

	setp.lt.u32	%p3875, %r49489, -209382721;
	@%p3875 bra 	BB5_3579;

	setp.gt.u32	%p3876, %r49490, 1731252896;
	@%p3876 bra 	BB5_3578;

	setp.lt.u32	%p3877, %r49490, 1731252896;
	@%p3877 bra 	BB5_3579;

	setp.gt.u32	%p3878, %r49491, -156174812;
	@%p3878 bra 	BB5_3578;

	setp.lt.u32	%p3879, %r49491, -156174812;
	@%p3879 bra 	BB5_3579;

	setp.gt.u32	%p3880, %r49492, 514588670;
	@%p3880 bra 	BB5_3578;

	setp.lt.u32	%p3881, %r49492, 514588670;
	@%p3881 bra 	BB5_3579;

	setp.gt.u32	%p3882, %r49493, -1319895041;
	@%p3882 bra 	BB5_3578;

	setp.lt.u32	%p3883, %r49493, -1319895041;
	@%p3883 bra 	BB5_3579;

	setp.gt.u32	%p3884, %r49494, -1174470657;
	@%p3884 bra 	BB5_3578;

	setp.lt.u32	%p3885, %r49494, -1174470657;
	setp.lt.u32	%p3886, %r49495, -21845;
	or.pred  	%p3887, %p3885, %p3886;
	@%p3887 bra 	BB5_3579;

BB5_3578:
	mov.u32 	%r32029, -21845;
	mov.u32 	%r32030, -1174470657;
	mov.u32 	%r32031, -1319895041;
	mov.u32 	%r32032, 514588670;
	mov.u32 	%r32033, -156174812;
	mov.u32 	%r32034, 1731252896;
	mov.u32 	%r32035, -209382721;
	mov.u32 	%r32036, 1685539716;
	mov.u32 	%r32037, 1129032919;
	mov.u32 	%r32038, 1260103606;
	mov.u32 	%r32039, 964683418;
	mov.u32 	%r32040, 436277738;
	// inline asm
	sub.cc.u32 %r49495, %r49495, %r32029;
subc.cc.u32 %r49494, %r49494, %r32030;
subc.cc.u32 %r49493, %r49493, %r32031;
subc.cc.u32 %r49492, %r49492, %r32032;
subc.cc.u32 %r49491, %r49491, %r32033;
subc.cc.u32 %r49490, %r49490, %r32034;
subc.cc.u32 %r49489, %r49489, %r32035;
subc.cc.u32 %r49488, %r49488, %r32036;
subc.cc.u32 %r49487, %r49487, %r32037;
subc.cc.u32 %r49486, %r49486, %r32038;
subc.cc.u32 %r49485, %r49485, %r32039;
subc.u32 %r49484, %r49484, %r32040;

	// inline asm

BB5_3579:
	// Callseq Start 186
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r48799;
	st.param.b32	[param0+4], %r48798;
	st.param.b32	[param0+8], %r48797;
	st.param.b32	[param0+12], %r48796;
	st.param.b32	[param0+16], %r48795;
	st.param.b32	[param0+20], %r48794;
	st.param.b32	[param0+24], %r48793;
	st.param.b32	[param0+28], %r48792;
	st.param.b32	[param0+32], %r49991;
	st.param.b32	[param0+36], %r49990;
	st.param.b32	[param0+40], %r49989;
	st.param.b32	[param0+44], %r49988;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r49375;
	st.param.b32	[param1+4], %r49374;
	st.param.b32	[param1+8], %r49373;
	st.param.b32	[param1+12], %r49372;
	st.param.b32	[param1+16], %r49371;
	st.param.b32	[param1+20], %r49370;
	st.param.b32	[param1+24], %r49369;
	st.param.b32	[param1+28], %r49368;
	st.param.b32	[param1+32], %r49367;
	st.param.b32	[param1+36], %r49366;
	st.param.b32	[param1+40], %r49365;
	st.param.b32	[param1+44], %r49364;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r8440, [retval0+0];
	ld.param.b32	%r8441, [retval0+4];
	ld.param.b32	%r8442, [retval0+8];
	ld.param.b32	%r8443, [retval0+12];
	ld.param.b32	%r8444, [retval0+16];
	ld.param.b32	%r8445, [retval0+20];
	ld.param.b32	%r8446, [retval0+24];
	ld.param.b32	%r8447, [retval0+28];
	ld.param.b32	%r8448, [retval0+32];
	ld.param.b32	%r8449, [retval0+36];
	ld.param.b32	%r8450, [retval0+40];
	ld.param.b32	%r8451, [retval0+44];
	
	//{
	}// Callseq End 186
	// Callseq Start 187
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r28099;
	st.param.b32	[param0+4], %r28100;
	st.param.b32	[param0+8], %r28101;
	st.param.b32	[param0+12], %r28102;
	st.param.b32	[param0+16], %r28103;
	st.param.b32	[param0+20], %r28104;
	st.param.b32	[param0+24], %r28105;
	st.param.b32	[param0+28], %r28106;
	st.param.b32	[param0+32], %r28107;
	st.param.b32	[param0+36], %r28108;
	st.param.b32	[param0+40], %r28109;
	st.param.b32	[param0+44], %r49976;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r49387;
	st.param.b32	[param1+4], %r49386;
	st.param.b32	[param1+8], %r49385;
	st.param.b32	[param1+12], %r49384;
	st.param.b32	[param1+16], %r49383;
	st.param.b32	[param1+20], %r49382;
	st.param.b32	[param1+24], %r49381;
	st.param.b32	[param1+28], %r49380;
	st.param.b32	[param1+32], %r49379;
	st.param.b32	[param1+36], %r49378;
	st.param.b32	[param1+40], %r49377;
	st.param.b32	[param1+44], %r49376;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r8452, [retval0+0];
	ld.param.b32	%r8453, [retval0+4];
	ld.param.b32	%r8454, [retval0+8];
	ld.param.b32	%r8455, [retval0+12];
	ld.param.b32	%r8456, [retval0+16];
	ld.param.b32	%r8457, [retval0+20];
	ld.param.b32	%r8458, [retval0+24];
	ld.param.b32	%r8459, [retval0+28];
	ld.param.b32	%r8460, [retval0+32];
	ld.param.b32	%r8461, [retval0+36];
	ld.param.b32	%r8462, [retval0+40];
	ld.param.b32	%r8463, [retval0+44];
	
	//{
	}// Callseq End 187
	// inline asm
	add.cc.u32 %r28099, %r28099, %r48799;
addc.cc.u32 %r28100, %r28100, %r48798;
addc.cc.u32 %r28101, %r28101, %r48797;
addc.cc.u32 %r28102, %r28102, %r48796;
addc.cc.u32 %r28103, %r28103, %r48795;
addc.cc.u32 %r28104, %r28104, %r48794;
addc.cc.u32 %r28105, %r28105, %r48793;
addc.cc.u32 %r28106, %r28106, %r48792;
addc.cc.u32 %r28107, %r28107, %r49991;
addc.cc.u32 %r28108, %r28108, %r49990;
addc.cc.u32 %r28109, %r28109, %r49989;
addc.u32 %r49976, %r49976, %r49988;

	// inline asm
	setp.gt.u32	%p3888, %r49976, 436277738;
	@%p3888 bra 	BB5_3601;

	setp.lt.u32	%p3889, %r49976, 436277738;
	@%p3889 bra 	BB5_3602;

	setp.gt.u32	%p3890, %r28109, 964683418;
	@%p3890 bra 	BB5_3601;

	setp.lt.u32	%p3891, %r28109, 964683418;
	@%p3891 bra 	BB5_3602;

	setp.gt.u32	%p3892, %r28108, 1260103606;
	@%p3892 bra 	BB5_3601;

	setp.lt.u32	%p3893, %r28108, 1260103606;
	@%p3893 bra 	BB5_3602;

	setp.gt.u32	%p3894, %r28107, 1129032919;
	@%p3894 bra 	BB5_3601;

	setp.lt.u32	%p3895, %r28107, 1129032919;
	@%p3895 bra 	BB5_3602;

	setp.gt.u32	%p3896, %r28106, 1685539716;
	@%p3896 bra 	BB5_3601;

	setp.lt.u32	%p3897, %r28106, 1685539716;
	@%p3897 bra 	BB5_3602;

	setp.gt.u32	%p3898, %r28105, -209382721;
	@%p3898 bra 	BB5_3601;

	setp.lt.u32	%p3899, %r28105, -209382721;
	@%p3899 bra 	BB5_3602;

	setp.gt.u32	%p3900, %r28104, 1731252896;
	@%p3900 bra 	BB5_3601;

	setp.lt.u32	%p3901, %r28104, 1731252896;
	@%p3901 bra 	BB5_3602;

	setp.gt.u32	%p3902, %r28103, -156174812;
	@%p3902 bra 	BB5_3601;

	setp.lt.u32	%p3903, %r28103, -156174812;
	@%p3903 bra 	BB5_3602;

	setp.gt.u32	%p3904, %r28102, 514588670;
	@%p3904 bra 	BB5_3601;

	setp.lt.u32	%p3905, %r28102, 514588670;
	@%p3905 bra 	BB5_3602;

	setp.gt.u32	%p3906, %r28101, -1319895041;
	@%p3906 bra 	BB5_3601;

	setp.lt.u32	%p3907, %r28101, -1319895041;
	@%p3907 bra 	BB5_3602;

	setp.gt.u32	%p3908, %r28100, -1174470657;
	@%p3908 bra 	BB5_3601;

	setp.lt.u32	%p3909, %r28100, -1174470657;
	setp.lt.u32	%p3910, %r28099, -21845;
	or.pred  	%p3911, %p3909, %p3910;
	@%p3911 bra 	BB5_3602;

BB5_3601:
	mov.u32 	%r32101, -21845;
	mov.u32 	%r32102, -1174470657;
	mov.u32 	%r32103, -1319895041;
	mov.u32 	%r32104, 514588670;
	mov.u32 	%r32105, -156174812;
	mov.u32 	%r32106, 1731252896;
	mov.u32 	%r32107, -209382721;
	mov.u32 	%r32108, 1685539716;
	mov.u32 	%r32109, 1129032919;
	mov.u32 	%r32110, 1260103606;
	mov.u32 	%r32111, 964683418;
	mov.u32 	%r32112, 436277738;
	// inline asm
	sub.cc.u32 %r28099, %r28099, %r32101;
subc.cc.u32 %r28100, %r28100, %r32102;
subc.cc.u32 %r28101, %r28101, %r32103;
subc.cc.u32 %r28102, %r28102, %r32104;
subc.cc.u32 %r28103, %r28103, %r32105;
subc.cc.u32 %r28104, %r28104, %r32106;
subc.cc.u32 %r28105, %r28105, %r32107;
subc.cc.u32 %r28106, %r28106, %r32108;
subc.cc.u32 %r28107, %r28107, %r32109;
subc.cc.u32 %r28108, %r28108, %r32110;
subc.cc.u32 %r28109, %r28109, %r32111;
subc.u32 %r49976, %r49976, %r32112;

	// inline asm

BB5_3602:
	// Callseq Start 188
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r28099;
	st.param.b32	[param0+4], %r28100;
	st.param.b32	[param0+8], %r28101;
	st.param.b32	[param0+12], %r28102;
	st.param.b32	[param0+16], %r28103;
	st.param.b32	[param0+20], %r28104;
	st.param.b32	[param0+24], %r28105;
	st.param.b32	[param0+28], %r28106;
	st.param.b32	[param0+32], %r28107;
	st.param.b32	[param0+36], %r28108;
	st.param.b32	[param0+40], %r28109;
	st.param.b32	[param0+44], %r49976;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r31433;
	st.param.b32	[param1+4], %r31434;
	st.param.b32	[param1+8], %r31435;
	st.param.b32	[param1+12], %r31436;
	st.param.b32	[param1+16], %r31437;
	st.param.b32	[param1+20], %r31438;
	st.param.b32	[param1+24], %r31439;
	st.param.b32	[param1+28], %r31440;
	st.param.b32	[param1+32], %r31441;
	st.param.b32	[param1+36], %r31442;
	st.param.b32	[param1+40], %r31443;
	st.param.b32	[param1+44], %r31444;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r32149, [retval0+0];
	ld.param.b32	%r32150, [retval0+4];
	ld.param.b32	%r32151, [retval0+8];
	ld.param.b32	%r32152, [retval0+12];
	ld.param.b32	%r32153, [retval0+16];
	ld.param.b32	%r32154, [retval0+20];
	ld.param.b32	%r32155, [retval0+24];
	ld.param.b32	%r32156, [retval0+28];
	ld.param.b32	%r32157, [retval0+32];
	ld.param.b32	%r32158, [retval0+36];
	ld.param.b32	%r32159, [retval0+40];
	ld.param.b32	%r32160, [retval0+44];
	
	//{
	}// Callseq End 188
	mov.u32 	%r49518, %r32150;
	mov.u32 	%r49511, %r32157;
	mov.u32 	%r49516, %r32152;
	mov.u32 	%r49509, %r32159;
	mov.u32 	%r49514, %r32154;
	mov.u32 	%r49519, %r32149;
	mov.u32 	%r49512, %r32156;
	mov.u32 	%r49517, %r32151;
	mov.u32 	%r49510, %r32158;
	mov.u32 	%r49515, %r32153;
	mov.u32 	%r49508, %r32160;
	mov.u32 	%r49513, %r32155;
	// inline asm
	sub.cc.u32 %r49519, %r49519, %r8440;
subc.cc.u32 %r49518, %r49518, %r8441;
subc.cc.u32 %r49517, %r49517, %r8442;
subc.cc.u32 %r49516, %r49516, %r8443;
subc.cc.u32 %r49515, %r49515, %r8444;
subc.cc.u32 %r49514, %r49514, %r8445;
subc.cc.u32 %r49513, %r49513, %r8446;
subc.cc.u32 %r49512, %r49512, %r8447;
subc.cc.u32 %r49511, %r49511, %r8448;
subc.cc.u32 %r49510, %r49510, %r8449;
subc.cc.u32 %r49509, %r49509, %r8450;
subc.u32 %r49508, %r49508, %r8451;

	// inline asm
	setp.gt.u32	%p3912, %r32160, %r8451;
	@%p3912 bra 	BB5_3625;

	setp.lt.u32	%p3913, %r32160, %r8451;
	@%p3913 bra 	BB5_3624;

	setp.gt.u32	%p3914, %r32159, %r8450;
	@%p3914 bra 	BB5_3625;

	setp.lt.u32	%p3915, %r32159, %r8450;
	@%p3915 bra 	BB5_3624;

	setp.gt.u32	%p3916, %r32158, %r8449;
	@%p3916 bra 	BB5_3625;

	setp.lt.u32	%p3917, %r32158, %r8449;
	@%p3917 bra 	BB5_3624;

	setp.gt.u32	%p3918, %r32157, %r8448;
	@%p3918 bra 	BB5_3625;

	setp.lt.u32	%p3919, %r32157, %r8448;
	@%p3919 bra 	BB5_3624;

	setp.gt.u32	%p3920, %r32156, %r8447;
	@%p3920 bra 	BB5_3625;

	setp.lt.u32	%p3921, %r32156, %r8447;
	@%p3921 bra 	BB5_3624;

	setp.gt.u32	%p3922, %r32155, %r8446;
	@%p3922 bra 	BB5_3625;

	setp.lt.u32	%p3923, %r32155, %r8446;
	@%p3923 bra 	BB5_3624;

	setp.gt.u32	%p3924, %r32154, %r8445;
	@%p3924 bra 	BB5_3625;

	setp.lt.u32	%p3925, %r32154, %r8445;
	@%p3925 bra 	BB5_3624;

	setp.gt.u32	%p3926, %r32153, %r8444;
	@%p3926 bra 	BB5_3625;

	setp.lt.u32	%p3927, %r32153, %r8444;
	@%p3927 bra 	BB5_3624;

	setp.gt.u32	%p3928, %r32152, %r8443;
	@%p3928 bra 	BB5_3625;

	setp.lt.u32	%p3929, %r32152, %r8443;
	@%p3929 bra 	BB5_3624;

	setp.gt.u32	%p3930, %r32151, %r8442;
	@%p3930 bra 	BB5_3625;

	setp.lt.u32	%p3931, %r32151, %r8442;
	@%p3931 bra 	BB5_3624;

	setp.gt.u32	%p3932, %r32150, %r8441;
	@%p3932 bra 	BB5_3625;

	setp.ge.u32	%p3933, %r32150, %r8441;
	setp.ge.u32	%p3934, %r32149, %r8440;
	and.pred  	%p3935, %p3933, %p3934;
	@%p3935 bra 	BB5_3625;

BB5_3624:
	mov.u32 	%r32173, -21845;
	mov.u32 	%r32174, -1174470657;
	mov.u32 	%r32175, -1319895041;
	mov.u32 	%r32176, 514588670;
	mov.u32 	%r32177, -156174812;
	mov.u32 	%r32178, 1731252896;
	mov.u32 	%r32179, -209382721;
	mov.u32 	%r32180, 1685539716;
	mov.u32 	%r32181, 1129032919;
	mov.u32 	%r32182, 1260103606;
	mov.u32 	%r32183, 964683418;
	mov.u32 	%r32184, 436277738;
	// inline asm
	add.cc.u32 %r49519, %r49519, %r32173;
addc.cc.u32 %r49518, %r49518, %r32174;
addc.cc.u32 %r49517, %r49517, %r32175;
addc.cc.u32 %r49516, %r49516, %r32176;
addc.cc.u32 %r49515, %r49515, %r32177;
addc.cc.u32 %r49514, %r49514, %r32178;
addc.cc.u32 %r49513, %r49513, %r32179;
addc.cc.u32 %r49512, %r49512, %r32180;
addc.cc.u32 %r49511, %r49511, %r32181;
addc.cc.u32 %r49510, %r49510, %r32182;
addc.cc.u32 %r49509, %r49509, %r32183;
addc.u32 %r49508, %r49508, %r32184;

	// inline asm

BB5_3625:
	mov.u32 	%r49530, %r49518;
	mov.u32 	%r49525, %r49513;
	mov.u32 	%r49520, %r49508;
	mov.u32 	%r49527, %r49515;
	mov.u32 	%r49522, %r49510;
	mov.u32 	%r49529, %r49517;
	mov.u32 	%r49524, %r49512;
	mov.u32 	%r49531, %r49519;
	mov.u32 	%r49526, %r49514;
	mov.u32 	%r49521, %r49509;
	mov.u32 	%r49528, %r49516;
	mov.u32 	%r49523, %r49511;
	// inline asm
	sub.cc.u32 %r49531, %r49531, %r8452;
subc.cc.u32 %r49530, %r49530, %r8453;
subc.cc.u32 %r49529, %r49529, %r8454;
subc.cc.u32 %r49528, %r49528, %r8455;
subc.cc.u32 %r49527, %r49527, %r8456;
subc.cc.u32 %r49526, %r49526, %r8457;
subc.cc.u32 %r49525, %r49525, %r8458;
subc.cc.u32 %r49524, %r49524, %r8459;
subc.cc.u32 %r49523, %r49523, %r8460;
subc.cc.u32 %r49522, %r49522, %r8461;
subc.cc.u32 %r49521, %r49521, %r8462;
subc.u32 %r49520, %r49520, %r8463;

	// inline asm
	setp.gt.u32	%p3936, %r49508, %r8463;
	@%p3936 bra 	BB5_3648;

	setp.lt.u32	%p3937, %r49508, %r8463;
	@%p3937 bra 	BB5_3647;

	setp.gt.u32	%p3938, %r49509, %r8462;
	@%p3938 bra 	BB5_3648;

	setp.lt.u32	%p3939, %r49509, %r8462;
	@%p3939 bra 	BB5_3647;

	setp.gt.u32	%p3940, %r49510, %r8461;
	@%p3940 bra 	BB5_3648;

	setp.lt.u32	%p3941, %r49510, %r8461;
	@%p3941 bra 	BB5_3647;

	setp.gt.u32	%p3942, %r49511, %r8460;
	@%p3942 bra 	BB5_3648;

	setp.lt.u32	%p3943, %r49511, %r8460;
	@%p3943 bra 	BB5_3647;

	setp.gt.u32	%p3944, %r49512, %r8459;
	@%p3944 bra 	BB5_3648;

	setp.lt.u32	%p3945, %r49512, %r8459;
	@%p3945 bra 	BB5_3647;

	setp.gt.u32	%p3946, %r49513, %r8458;
	@%p3946 bra 	BB5_3648;

	setp.lt.u32	%p3947, %r49513, %r8458;
	@%p3947 bra 	BB5_3647;

	setp.gt.u32	%p3948, %r49514, %r8457;
	@%p3948 bra 	BB5_3648;

	setp.lt.u32	%p3949, %r49514, %r8457;
	@%p3949 bra 	BB5_3647;

	setp.gt.u32	%p3950, %r49515, %r8456;
	@%p3950 bra 	BB5_3648;

	setp.lt.u32	%p3951, %r49515, %r8456;
	@%p3951 bra 	BB5_3647;

	setp.gt.u32	%p3952, %r49516, %r8455;
	@%p3952 bra 	BB5_3648;

	setp.lt.u32	%p3953, %r49516, %r8455;
	@%p3953 bra 	BB5_3647;

	setp.gt.u32	%p3954, %r49517, %r8454;
	@%p3954 bra 	BB5_3648;

	setp.lt.u32	%p3955, %r49517, %r8454;
	@%p3955 bra 	BB5_3647;

	setp.gt.u32	%p3956, %r49518, %r8453;
	@%p3956 bra 	BB5_3648;

	setp.ge.u32	%p3957, %r49518, %r8453;
	setp.ge.u32	%p3958, %r49519, %r8452;
	and.pred  	%p3959, %p3957, %p3958;
	@%p3959 bra 	BB5_3648;

BB5_3647:
	mov.u32 	%r32245, -21845;
	mov.u32 	%r32246, -1174470657;
	mov.u32 	%r32247, -1319895041;
	mov.u32 	%r32248, 514588670;
	mov.u32 	%r32249, -156174812;
	mov.u32 	%r32250, 1731252896;
	mov.u32 	%r32251, -209382721;
	mov.u32 	%r32252, 1685539716;
	mov.u32 	%r32253, 1129032919;
	mov.u32 	%r32254, 1260103606;
	mov.u32 	%r32255, 964683418;
	mov.u32 	%r32256, 436277738;
	// inline asm
	add.cc.u32 %r49531, %r49531, %r32245;
addc.cc.u32 %r49530, %r49530, %r32246;
addc.cc.u32 %r49529, %r49529, %r32247;
addc.cc.u32 %r49528, %r49528, %r32248;
addc.cc.u32 %r49527, %r49527, %r32249;
addc.cc.u32 %r49526, %r49526, %r32250;
addc.cc.u32 %r49525, %r49525, %r32251;
addc.cc.u32 %r49524, %r49524, %r32252;
addc.cc.u32 %r49523, %r49523, %r32253;
addc.cc.u32 %r49522, %r49522, %r32254;
addc.cc.u32 %r49521, %r49521, %r32255;
addc.u32 %r49520, %r49520, %r32256;

	// inline asm

BB5_3648:
	mov.u32 	%r49539, %r8444;
	mov.u32 	%r49532, %r8451;
	mov.u32 	%r49537, %r8446;
	mov.u32 	%r49542, %r8441;
	mov.u32 	%r49535, %r8448;
	mov.u32 	%r49540, %r8443;
	mov.u32 	%r49533, %r8450;
	mov.u32 	%r49538, %r8445;
	mov.u32 	%r49543, %r8440;
	mov.u32 	%r49536, %r8447;
	mov.u32 	%r49541, %r8442;
	mov.u32 	%r49534, %r8449;
	// inline asm
	sub.cc.u32 %r49543, %r49543, %r8452;
subc.cc.u32 %r49542, %r49542, %r8453;
subc.cc.u32 %r49541, %r49541, %r8454;
subc.cc.u32 %r49540, %r49540, %r8455;
subc.cc.u32 %r49539, %r49539, %r8456;
subc.cc.u32 %r49538, %r49538, %r8457;
subc.cc.u32 %r49537, %r49537, %r8458;
subc.cc.u32 %r49536, %r49536, %r8459;
subc.cc.u32 %r49535, %r49535, %r8460;
subc.cc.u32 %r49534, %r49534, %r8461;
subc.cc.u32 %r49533, %r49533, %r8462;
subc.u32 %r49532, %r49532, %r8463;

	// inline asm
	setp.gt.u32	%p3960, %r8451, %r8463;
	@%p3960 bra 	BB5_3671;

	setp.lt.u32	%p3961, %r8451, %r8463;
	@%p3961 bra 	BB5_3670;

	setp.gt.u32	%p3962, %r8450, %r8462;
	@%p3962 bra 	BB5_3671;

	setp.lt.u32	%p3963, %r8450, %r8462;
	@%p3963 bra 	BB5_3670;

	setp.gt.u32	%p3964, %r8449, %r8461;
	@%p3964 bra 	BB5_3671;

	setp.lt.u32	%p3965, %r8449, %r8461;
	@%p3965 bra 	BB5_3670;

	setp.gt.u32	%p3966, %r8448, %r8460;
	@%p3966 bra 	BB5_3671;

	setp.lt.u32	%p3967, %r8448, %r8460;
	@%p3967 bra 	BB5_3670;

	setp.gt.u32	%p3968, %r8447, %r8459;
	@%p3968 bra 	BB5_3671;

	setp.lt.u32	%p3969, %r8447, %r8459;
	@%p3969 bra 	BB5_3670;

	setp.gt.u32	%p3970, %r8446, %r8458;
	@%p3970 bra 	BB5_3671;

	setp.lt.u32	%p3971, %r8446, %r8458;
	@%p3971 bra 	BB5_3670;

	setp.gt.u32	%p3972, %r8445, %r8457;
	@%p3972 bra 	BB5_3671;

	setp.lt.u32	%p3973, %r8445, %r8457;
	@%p3973 bra 	BB5_3670;

	setp.gt.u32	%p3974, %r8444, %r8456;
	@%p3974 bra 	BB5_3671;

	setp.lt.u32	%p3975, %r8444, %r8456;
	@%p3975 bra 	BB5_3670;

	setp.gt.u32	%p3976, %r8443, %r8455;
	@%p3976 bra 	BB5_3671;

	setp.lt.u32	%p3977, %r8443, %r8455;
	@%p3977 bra 	BB5_3670;

	setp.gt.u32	%p3978, %r8442, %r8454;
	@%p3978 bra 	BB5_3671;

	setp.lt.u32	%p3979, %r8442, %r8454;
	@%p3979 bra 	BB5_3670;

	setp.gt.u32	%p3980, %r8441, %r8453;
	@%p3980 bra 	BB5_3671;

	setp.ge.u32	%p3981, %r8441, %r8453;
	setp.ge.u32	%p3982, %r8440, %r8452;
	and.pred  	%p3983, %p3981, %p3982;
	@%p3983 bra 	BB5_3671;

BB5_3670:
	mov.u32 	%r32317, -21845;
	mov.u32 	%r32318, -1174470657;
	mov.u32 	%r32319, -1319895041;
	mov.u32 	%r32320, 514588670;
	mov.u32 	%r32321, -156174812;
	mov.u32 	%r32322, 1731252896;
	mov.u32 	%r32323, -209382721;
	mov.u32 	%r32324, 1685539716;
	mov.u32 	%r32325, 1129032919;
	mov.u32 	%r32326, 1260103606;
	mov.u32 	%r32327, 964683418;
	mov.u32 	%r32328, 436277738;
	// inline asm
	add.cc.u32 %r49543, %r49543, %r32317;
addc.cc.u32 %r49542, %r49542, %r32318;
addc.cc.u32 %r49541, %r49541, %r32319;
addc.cc.u32 %r49540, %r49540, %r32320;
addc.cc.u32 %r49539, %r49539, %r32321;
addc.cc.u32 %r49538, %r49538, %r32322;
addc.cc.u32 %r49537, %r49537, %r32323;
addc.cc.u32 %r49536, %r49536, %r32324;
addc.cc.u32 %r49535, %r49535, %r32325;
addc.cc.u32 %r49534, %r49534, %r32326;
addc.cc.u32 %r49533, %r49533, %r32327;
addc.u32 %r49532, %r49532, %r32328;

	// inline asm

BB5_3671:
	// Callseq Start 189
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r49483;
	st.param.b32	[param0+4], %r49482;
	st.param.b32	[param0+8], %r49481;
	st.param.b32	[param0+12], %r49480;
	st.param.b32	[param0+16], %r49479;
	st.param.b32	[param0+20], %r49478;
	st.param.b32	[param0+24], %r49477;
	st.param.b32	[param0+28], %r49476;
	st.param.b32	[param0+32], %r49475;
	st.param.b32	[param0+36], %r49474;
	st.param.b32	[param0+40], %r49473;
	st.param.b32	[param0+44], %r49472;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r49495;
	st.param.b32	[param1+4], %r49494;
	st.param.b32	[param1+8], %r49493;
	st.param.b32	[param1+12], %r49492;
	st.param.b32	[param1+16], %r49491;
	st.param.b32	[param1+20], %r49490;
	st.param.b32	[param1+24], %r49489;
	st.param.b32	[param1+28], %r49488;
	st.param.b32	[param1+32], %r49487;
	st.param.b32	[param1+36], %r49486;
	st.param.b32	[param1+40], %r49485;
	st.param.b32	[param1+44], %r49484;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r8668, [retval0+0];
	ld.param.b32	%r8669, [retval0+4];
	ld.param.b32	%r8670, [retval0+8];
	ld.param.b32	%r8671, [retval0+12];
	ld.param.b32	%r8672, [retval0+16];
	ld.param.b32	%r8673, [retval0+20];
	ld.param.b32	%r8674, [retval0+24];
	ld.param.b32	%r8675, [retval0+28];
	ld.param.b32	%r8676, [retval0+32];
	ld.param.b32	%r8677, [retval0+36];
	ld.param.b32	%r8678, [retval0+40];
	ld.param.b32	%r8679, [retval0+44];
	
	//{
	}// Callseq End 189
	mov.u32 	%r32352, %r49472;
	mov.u32 	%r32345, %r49479;
	mov.u32 	%r32350, %r49474;
	mov.u32 	%r32343, %r49481;
	mov.u32 	%r32348, %r49476;
	mov.u32 	%r32341, %r49483;
	mov.u32 	%r32346, %r49478;
	mov.u32 	%r32351, %r49473;
	mov.u32 	%r32344, %r49480;
	mov.u32 	%r32349, %r49475;
	mov.u32 	%r32342, %r49482;
	mov.u32 	%r32347, %r49477;
	// inline asm
	add.cc.u32 %r32341, %r32341, %r49495;
addc.cc.u32 %r32342, %r32342, %r49494;
addc.cc.u32 %r32343, %r32343, %r49493;
addc.cc.u32 %r32344, %r32344, %r49492;
addc.cc.u32 %r32345, %r32345, %r49491;
addc.cc.u32 %r32346, %r32346, %r49490;
addc.cc.u32 %r32347, %r32347, %r49489;
addc.cc.u32 %r32348, %r32348, %r49488;
addc.cc.u32 %r32349, %r32349, %r49487;
addc.cc.u32 %r32350, %r32350, %r49486;
addc.cc.u32 %r32351, %r32351, %r49485;
addc.u32 %r32352, %r32352, %r49484;

	// inline asm
	setp.gt.u32	%p3984, %r32352, 436277738;
	@%p3984 bra 	BB5_3693;

	setp.lt.u32	%p3985, %r32352, 436277738;
	@%p3985 bra 	BB5_3694;

	setp.gt.u32	%p3986, %r32351, 964683418;
	@%p3986 bra 	BB5_3693;

	setp.lt.u32	%p3987, %r32351, 964683418;
	@%p3987 bra 	BB5_3694;

	setp.gt.u32	%p3988, %r32350, 1260103606;
	@%p3988 bra 	BB5_3693;

	setp.lt.u32	%p3989, %r32350, 1260103606;
	@%p3989 bra 	BB5_3694;

	setp.gt.u32	%p3990, %r32349, 1129032919;
	@%p3990 bra 	BB5_3693;

	setp.lt.u32	%p3991, %r32349, 1129032919;
	@%p3991 bra 	BB5_3694;

	setp.gt.u32	%p3992, %r32348, 1685539716;
	@%p3992 bra 	BB5_3693;

	setp.lt.u32	%p3993, %r32348, 1685539716;
	@%p3993 bra 	BB5_3694;

	setp.gt.u32	%p3994, %r32347, -209382721;
	@%p3994 bra 	BB5_3693;

	setp.lt.u32	%p3995, %r32347, -209382721;
	@%p3995 bra 	BB5_3694;

	setp.gt.u32	%p3996, %r32346, 1731252896;
	@%p3996 bra 	BB5_3693;

	setp.lt.u32	%p3997, %r32346, 1731252896;
	@%p3997 bra 	BB5_3694;

	setp.gt.u32	%p3998, %r32345, -156174812;
	@%p3998 bra 	BB5_3693;

	setp.lt.u32	%p3999, %r32345, -156174812;
	@%p3999 bra 	BB5_3694;

	setp.gt.u32	%p4000, %r32344, 514588670;
	@%p4000 bra 	BB5_3693;

	setp.lt.u32	%p4001, %r32344, 514588670;
	@%p4001 bra 	BB5_3694;

	setp.gt.u32	%p4002, %r32343, -1319895041;
	@%p4002 bra 	BB5_3693;

	setp.lt.u32	%p4003, %r32343, -1319895041;
	@%p4003 bra 	BB5_3694;

	setp.gt.u32	%p4004, %r32342, -1174470657;
	@%p4004 bra 	BB5_3693;

	setp.lt.u32	%p4005, %r32342, -1174470657;
	setp.lt.u32	%p4006, %r32341, -21845;
	or.pred  	%p4007, %p4005, %p4006;
	@%p4007 bra 	BB5_3694;

BB5_3693:
	mov.u32 	%r32389, -21845;
	mov.u32 	%r32390, -1174470657;
	mov.u32 	%r32391, -1319895041;
	mov.u32 	%r32392, 514588670;
	mov.u32 	%r32393, -156174812;
	mov.u32 	%r32394, 1731252896;
	mov.u32 	%r32395, -209382721;
	mov.u32 	%r32396, 1685539716;
	mov.u32 	%r32397, 1129032919;
	mov.u32 	%r32398, 1260103606;
	mov.u32 	%r32399, 964683418;
	mov.u32 	%r32400, 436277738;
	// inline asm
	sub.cc.u32 %r32341, %r32341, %r32389;
subc.cc.u32 %r32342, %r32342, %r32390;
subc.cc.u32 %r32343, %r32343, %r32391;
subc.cc.u32 %r32344, %r32344, %r32392;
subc.cc.u32 %r32345, %r32345, %r32393;
subc.cc.u32 %r32346, %r32346, %r32394;
subc.cc.u32 %r32347, %r32347, %r32395;
subc.cc.u32 %r32348, %r32348, %r32396;
subc.cc.u32 %r32349, %r32349, %r32397;
subc.cc.u32 %r32350, %r32350, %r32398;
subc.cc.u32 %r32351, %r32351, %r32399;
subc.u32 %r32352, %r32352, %r32400;

	// inline asm

BB5_3694:
	mov.u32 	%r32424, %r49472;
	mov.u32 	%r32417, %r49479;
	mov.u32 	%r32422, %r49474;
	mov.u32 	%r32415, %r49481;
	mov.u32 	%r32420, %r49476;
	mov.u32 	%r32413, %r49483;
	mov.u32 	%r32418, %r49478;
	mov.u32 	%r32423, %r49473;
	mov.u32 	%r32416, %r49480;
	mov.u32 	%r32421, %r49475;
	mov.u32 	%r32414, %r49482;
	mov.u32 	%r32419, %r49477;
	// inline asm
	sub.cc.u32 %r32413, %r32413, %r49495;
subc.cc.u32 %r32414, %r32414, %r49494;
subc.cc.u32 %r32415, %r32415, %r49493;
subc.cc.u32 %r32416, %r32416, %r49492;
subc.cc.u32 %r32417, %r32417, %r49491;
subc.cc.u32 %r32418, %r32418, %r49490;
subc.cc.u32 %r32419, %r32419, %r49489;
subc.cc.u32 %r32420, %r32420, %r49488;
subc.cc.u32 %r32421, %r32421, %r49487;
subc.cc.u32 %r32422, %r32422, %r49486;
subc.cc.u32 %r32423, %r32423, %r49485;
subc.u32 %r32424, %r32424, %r49484;

	// inline asm
	setp.gt.u32	%p4008, %r49472, %r49484;
	@%p4008 bra 	BB5_3717;

	setp.lt.u32	%p4009, %r49472, %r49484;
	@%p4009 bra 	BB5_3716;

	setp.gt.u32	%p4010, %r49473, %r49485;
	@%p4010 bra 	BB5_3717;

	setp.lt.u32	%p4011, %r49473, %r49485;
	@%p4011 bra 	BB5_3716;

	setp.gt.u32	%p4012, %r49474, %r49486;
	@%p4012 bra 	BB5_3717;

	setp.lt.u32	%p4013, %r49474, %r49486;
	@%p4013 bra 	BB5_3716;

	setp.gt.u32	%p4014, %r49475, %r49487;
	@%p4014 bra 	BB5_3717;

	setp.lt.u32	%p4015, %r49475, %r49487;
	@%p4015 bra 	BB5_3716;

	setp.gt.u32	%p4016, %r49476, %r49488;
	@%p4016 bra 	BB5_3717;

	setp.lt.u32	%p4017, %r49476, %r49488;
	@%p4017 bra 	BB5_3716;

	setp.gt.u32	%p4018, %r49477, %r49489;
	@%p4018 bra 	BB5_3717;

	setp.lt.u32	%p4019, %r49477, %r49489;
	@%p4019 bra 	BB5_3716;

	setp.gt.u32	%p4020, %r49478, %r49490;
	@%p4020 bra 	BB5_3717;

	setp.lt.u32	%p4021, %r49478, %r49490;
	@%p4021 bra 	BB5_3716;

	setp.gt.u32	%p4022, %r49479, %r49491;
	@%p4022 bra 	BB5_3717;

	setp.lt.u32	%p4023, %r49479, %r49491;
	@%p4023 bra 	BB5_3716;

	setp.gt.u32	%p4024, %r49480, %r49492;
	@%p4024 bra 	BB5_3717;

	setp.lt.u32	%p4025, %r49480, %r49492;
	@%p4025 bra 	BB5_3716;

	setp.gt.u32	%p4026, %r49481, %r49493;
	@%p4026 bra 	BB5_3717;

	setp.lt.u32	%p4027, %r49481, %r49493;
	@%p4027 bra 	BB5_3716;

	setp.gt.u32	%p4028, %r49482, %r49494;
	@%p4028 bra 	BB5_3717;

	setp.ge.u32	%p4029, %r49482, %r49494;
	setp.ge.u32	%p4030, %r49483, %r49495;
	and.pred  	%p4031, %p4029, %p4030;
	@%p4031 bra 	BB5_3717;

BB5_3716:
	mov.u32 	%r32461, -21845;
	mov.u32 	%r32462, -1174470657;
	mov.u32 	%r32463, -1319895041;
	mov.u32 	%r32464, 514588670;
	mov.u32 	%r32465, -156174812;
	mov.u32 	%r32466, 1731252896;
	mov.u32 	%r32467, -209382721;
	mov.u32 	%r32468, 1685539716;
	mov.u32 	%r32469, 1129032919;
	mov.u32 	%r32470, 1260103606;
	mov.u32 	%r32471, 964683418;
	mov.u32 	%r32472, 436277738;
	// inline asm
	add.cc.u32 %r32413, %r32413, %r32461;
addc.cc.u32 %r32414, %r32414, %r32462;
addc.cc.u32 %r32415, %r32415, %r32463;
addc.cc.u32 %r32416, %r32416, %r32464;
addc.cc.u32 %r32417, %r32417, %r32465;
addc.cc.u32 %r32418, %r32418, %r32466;
addc.cc.u32 %r32419, %r32419, %r32467;
addc.cc.u32 %r32420, %r32420, %r32468;
addc.cc.u32 %r32421, %r32421, %r32469;
addc.cc.u32 %r32422, %r32422, %r32470;
addc.cc.u32 %r32423, %r32423, %r32471;
addc.u32 %r32424, %r32424, %r32472;

	// inline asm

BB5_3717:
	// Callseq Start 190
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r32413;
	st.param.b32	[param0+4], %r32414;
	st.param.b32	[param0+8], %r32415;
	st.param.b32	[param0+12], %r32416;
	st.param.b32	[param0+16], %r32417;
	st.param.b32	[param0+20], %r32418;
	st.param.b32	[param0+24], %r32419;
	st.param.b32	[param0+28], %r32420;
	st.param.b32	[param0+32], %r32421;
	st.param.b32	[param0+36], %r32422;
	st.param.b32	[param0+40], %r32423;
	st.param.b32	[param0+44], %r32424;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r32341;
	st.param.b32	[param1+4], %r32342;
	st.param.b32	[param1+8], %r32343;
	st.param.b32	[param1+12], %r32344;
	st.param.b32	[param1+16], %r32345;
	st.param.b32	[param1+20], %r32346;
	st.param.b32	[param1+24], %r32347;
	st.param.b32	[param1+28], %r32348;
	st.param.b32	[param1+32], %r32349;
	st.param.b32	[param1+36], %r32350;
	st.param.b32	[param1+40], %r32351;
	st.param.b32	[param1+44], %r32352;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r8764, [retval0+0];
	ld.param.b32	%r8765, [retval0+4];
	ld.param.b32	%r8766, [retval0+8];
	ld.param.b32	%r8767, [retval0+12];
	ld.param.b32	%r8768, [retval0+16];
	ld.param.b32	%r8769, [retval0+20];
	ld.param.b32	%r8770, [retval0+24];
	ld.param.b32	%r8771, [retval0+28];
	ld.param.b32	%r8772, [retval0+32];
	ld.param.b32	%r8773, [retval0+36];
	ld.param.b32	%r8774, [retval0+40];
	ld.param.b32	%r8775, [retval0+44];
	
	//{
	}// Callseq End 190
	shl.b32 	%r32485, %r8679, 1;
	shr.u32 	%r32486, %r8678, 31;
	or.b32  	%r49568, %r32486, %r32485;
	shl.b32 	%r32487, %r8678, 1;
	shr.u32 	%r32488, %r8677, 31;
	or.b32  	%r49569, %r32488, %r32487;
	shl.b32 	%r32489, %r8677, 1;
	shr.u32 	%r32490, %r8676, 31;
	or.b32  	%r49570, %r32490, %r32489;
	shl.b32 	%r32491, %r8676, 1;
	shr.u32 	%r32492, %r8675, 31;
	or.b32  	%r49571, %r32492, %r32491;
	shl.b32 	%r32493, %r8675, 1;
	shr.u32 	%r32494, %r8674, 31;
	or.b32  	%r49572, %r32494, %r32493;
	shl.b32 	%r32495, %r8674, 1;
	shr.u32 	%r32496, %r8673, 31;
	or.b32  	%r49573, %r32496, %r32495;
	shl.b32 	%r32497, %r8673, 1;
	shr.u32 	%r32498, %r8672, 31;
	or.b32  	%r49574, %r32498, %r32497;
	shl.b32 	%r32499, %r8672, 1;
	shr.u32 	%r32500, %r8671, 31;
	or.b32  	%r49575, %r32500, %r32499;
	shl.b32 	%r32501, %r8671, 1;
	shr.u32 	%r32502, %r8670, 31;
	or.b32  	%r49576, %r32502, %r32501;
	shl.b32 	%r32503, %r8670, 1;
	shr.u32 	%r32504, %r8669, 31;
	or.b32  	%r49577, %r32504, %r32503;
	shl.b32 	%r32505, %r8669, 1;
	shr.u32 	%r32506, %r8668, 31;
	or.b32  	%r49578, %r32506, %r32505;
	shl.b32 	%r49579, %r8668, 1;
	setp.gt.u32	%p4032, %r49568, 436277738;
	@%p4032 bra 	BB5_3739;

	setp.lt.u32	%p4033, %r49568, 436277738;
	@%p4033 bra 	BB5_3740;

	setp.gt.u32	%p4034, %r49569, 964683418;
	@%p4034 bra 	BB5_3739;

	setp.lt.u32	%p4035, %r49569, 964683418;
	@%p4035 bra 	BB5_3740;

	setp.gt.u32	%p4036, %r49570, 1260103606;
	@%p4036 bra 	BB5_3739;

	setp.lt.u32	%p4037, %r49570, 1260103606;
	@%p4037 bra 	BB5_3740;

	setp.gt.u32	%p4038, %r49571, 1129032919;
	@%p4038 bra 	BB5_3739;

	setp.lt.u32	%p4039, %r49571, 1129032919;
	@%p4039 bra 	BB5_3740;

	setp.gt.u32	%p4040, %r49572, 1685539716;
	@%p4040 bra 	BB5_3739;

	setp.lt.u32	%p4041, %r49572, 1685539716;
	@%p4041 bra 	BB5_3740;

	setp.gt.u32	%p4042, %r49573, -209382721;
	@%p4042 bra 	BB5_3739;

	setp.lt.u32	%p4043, %r49573, -209382721;
	@%p4043 bra 	BB5_3740;

	setp.gt.u32	%p4044, %r49574, 1731252896;
	@%p4044 bra 	BB5_3739;

	setp.lt.u32	%p4045, %r49574, 1731252896;
	@%p4045 bra 	BB5_3740;

	setp.gt.u32	%p4046, %r49575, -156174812;
	@%p4046 bra 	BB5_3739;

	setp.lt.u32	%p4047, %r49575, -156174812;
	@%p4047 bra 	BB5_3740;

	setp.gt.u32	%p4048, %r49576, 514588670;
	@%p4048 bra 	BB5_3739;

	setp.lt.u32	%p4049, %r49576, 514588670;
	@%p4049 bra 	BB5_3740;

	setp.gt.u32	%p4050, %r49577, -1319895041;
	@%p4050 bra 	BB5_3739;

	setp.lt.u32	%p4051, %r49577, -1319895041;
	@%p4051 bra 	BB5_3740;

	setp.gt.u32	%p4052, %r49578, -1174470657;
	@%p4052 bra 	BB5_3739;

	setp.lt.u32	%p4053, %r49578, -1174470657;
	setp.lt.u32	%p4054, %r49579, -21845;
	or.pred  	%p4055, %p4053, %p4054;
	@%p4055 bra 	BB5_3740;

BB5_3739:
	mov.u32 	%r32519, -21845;
	mov.u32 	%r32520, -1174470657;
	mov.u32 	%r32521, -1319895041;
	mov.u32 	%r32522, 514588670;
	mov.u32 	%r32523, -156174812;
	mov.u32 	%r32524, 1731252896;
	mov.u32 	%r32525, -209382721;
	mov.u32 	%r32526, 1685539716;
	mov.u32 	%r32527, 1129032919;
	mov.u32 	%r32528, 1260103606;
	mov.u32 	%r32529, 964683418;
	mov.u32 	%r32530, 436277738;
	// inline asm
	sub.cc.u32 %r49579, %r49579, %r32519;
subc.cc.u32 %r49578, %r49578, %r32520;
subc.cc.u32 %r49577, %r49577, %r32521;
subc.cc.u32 %r49576, %r49576, %r32522;
subc.cc.u32 %r49575, %r49575, %r32523;
subc.cc.u32 %r49574, %r49574, %r32524;
subc.cc.u32 %r49573, %r49573, %r32525;
subc.cc.u32 %r49572, %r49572, %r32526;
subc.cc.u32 %r49571, %r49571, %r32527;
subc.cc.u32 %r49570, %r49570, %r32528;
subc.cc.u32 %r49569, %r49569, %r32529;
subc.u32 %r49568, %r49568, %r32530;

	// inline asm

BB5_3740:
	mov.u32 	%r49591, %r8764;
	mov.u32 	%r49584, %r8771;
	mov.u32 	%r49589, %r8766;
	mov.u32 	%r49582, %r8773;
	mov.u32 	%r49587, %r8768;
	mov.u32 	%r49580, %r8775;
	mov.u32 	%r49585, %r8770;
	mov.u32 	%r49590, %r8765;
	mov.u32 	%r49583, %r8772;
	mov.u32 	%r49588, %r8767;
	mov.u32 	%r49581, %r8774;
	mov.u32 	%r49586, %r8769;
	// inline asm
	sub.cc.u32 %r49591, %r49591, %r49447;
subc.cc.u32 %r49590, %r49590, %r49446;
subc.cc.u32 %r49589, %r49589, %r49445;
subc.cc.u32 %r49588, %r49588, %r49444;
subc.cc.u32 %r49587, %r49587, %r49443;
subc.cc.u32 %r49586, %r49586, %r49442;
subc.cc.u32 %r49585, %r49585, %r49441;
subc.cc.u32 %r49584, %r49584, %r49440;
subc.cc.u32 %r49583, %r49583, %r49439;
subc.cc.u32 %r49582, %r49582, %r49438;
subc.cc.u32 %r49581, %r49581, %r49437;
subc.u32 %r49580, %r49580, %r49436;

	// inline asm
	setp.gt.u32	%p4056, %r8775, %r49436;
	@%p4056 bra 	BB5_3763;

	setp.lt.u32	%p4057, %r8775, %r49436;
	@%p4057 bra 	BB5_3762;

	setp.gt.u32	%p4058, %r8774, %r49437;
	@%p4058 bra 	BB5_3763;

	setp.lt.u32	%p4059, %r8774, %r49437;
	@%p4059 bra 	BB5_3762;

	setp.gt.u32	%p4060, %r8773, %r49438;
	@%p4060 bra 	BB5_3763;

	setp.lt.u32	%p4061, %r8773, %r49438;
	@%p4061 bra 	BB5_3762;

	setp.gt.u32	%p4062, %r8772, %r49439;
	@%p4062 bra 	BB5_3763;

	setp.lt.u32	%p4063, %r8772, %r49439;
	@%p4063 bra 	BB5_3762;

	setp.gt.u32	%p4064, %r8771, %r49440;
	@%p4064 bra 	BB5_3763;

	setp.lt.u32	%p4065, %r8771, %r49440;
	@%p4065 bra 	BB5_3762;

	setp.gt.u32	%p4066, %r8770, %r49441;
	@%p4066 bra 	BB5_3763;

	setp.lt.u32	%p4067, %r8770, %r49441;
	@%p4067 bra 	BB5_3762;

	setp.gt.u32	%p4068, %r8769, %r49442;
	@%p4068 bra 	BB5_3763;

	setp.lt.u32	%p4069, %r8769, %r49442;
	@%p4069 bra 	BB5_3762;

	setp.gt.u32	%p4070, %r8768, %r49443;
	@%p4070 bra 	BB5_3763;

	setp.lt.u32	%p4071, %r8768, %r49443;
	@%p4071 bra 	BB5_3762;

	setp.gt.u32	%p4072, %r8767, %r49444;
	@%p4072 bra 	BB5_3763;

	setp.lt.u32	%p4073, %r8767, %r49444;
	@%p4073 bra 	BB5_3762;

	setp.gt.u32	%p4074, %r8766, %r49445;
	@%p4074 bra 	BB5_3763;

	setp.lt.u32	%p4075, %r8766, %r49445;
	@%p4075 bra 	BB5_3762;

	setp.gt.u32	%p4076, %r8765, %r49446;
	@%p4076 bra 	BB5_3763;

	setp.ge.u32	%p4077, %r8765, %r49446;
	setp.ge.u32	%p4078, %r8764, %r49447;
	and.pred  	%p4079, %p4077, %p4078;
	@%p4079 bra 	BB5_3763;

BB5_3762:
	mov.u32 	%r32591, -21845;
	mov.u32 	%r32592, -1174470657;
	mov.u32 	%r32593, -1319895041;
	mov.u32 	%r32594, 514588670;
	mov.u32 	%r32595, -156174812;
	mov.u32 	%r32596, 1731252896;
	mov.u32 	%r32597, -209382721;
	mov.u32 	%r32598, 1685539716;
	mov.u32 	%r32599, 1129032919;
	mov.u32 	%r32600, 1260103606;
	mov.u32 	%r32601, 964683418;
	mov.u32 	%r32602, 436277738;
	// inline asm
	add.cc.u32 %r49591, %r49591, %r32591;
addc.cc.u32 %r49590, %r49590, %r32592;
addc.cc.u32 %r49589, %r49589, %r32593;
addc.cc.u32 %r49588, %r49588, %r32594;
addc.cc.u32 %r49587, %r49587, %r32595;
addc.cc.u32 %r49586, %r49586, %r32596;
addc.cc.u32 %r49585, %r49585, %r32597;
addc.cc.u32 %r49584, %r49584, %r32598;
addc.cc.u32 %r49583, %r49583, %r32599;
addc.cc.u32 %r49582, %r49582, %r32600;
addc.cc.u32 %r49581, %r49581, %r32601;
addc.u32 %r49580, %r49580, %r32602;

	// inline asm

BB5_3763:
	mov.u32 	%r49594, %r49570;
	mov.u32 	%r49601, %r49577;
	mov.u32 	%r49596, %r49572;
	mov.u32 	%r49603, %r49579;
	mov.u32 	%r49598, %r49574;
	mov.u32 	%r49593, %r49569;
	mov.u32 	%r49600, %r49576;
	mov.u32 	%r49595, %r49571;
	mov.u32 	%r49602, %r49578;
	mov.u32 	%r49597, %r49573;
	mov.u32 	%r49592, %r49568;
	mov.u32 	%r49599, %r49575;
	// inline asm
	sub.cc.u32 %r49603, %r49603, %r31649;
subc.cc.u32 %r49602, %r49602, %r31650;
subc.cc.u32 %r49601, %r49601, %r31651;
subc.cc.u32 %r49600, %r49600, %r31652;
subc.cc.u32 %r49599, %r49599, %r31653;
subc.cc.u32 %r49598, %r49598, %r31654;
subc.cc.u32 %r49597, %r49597, %r31655;
subc.cc.u32 %r49596, %r49596, %r31656;
subc.cc.u32 %r49595, %r49595, %r31657;
subc.cc.u32 %r49594, %r49594, %r31658;
subc.cc.u32 %r49593, %r49593, %r31659;
subc.u32 %r49592, %r49592, %r31660;

	// inline asm
	setp.gt.u32	%p4080, %r49568, %r31660;
	@%p4080 bra 	BB5_3786;

	setp.lt.u32	%p4081, %r49568, %r31660;
	@%p4081 bra 	BB5_3785;

	setp.gt.u32	%p4082, %r49569, %r31659;
	@%p4082 bra 	BB5_3786;

	setp.lt.u32	%p4083, %r49569, %r31659;
	@%p4083 bra 	BB5_3785;

	setp.gt.u32	%p4084, %r49570, %r31658;
	@%p4084 bra 	BB5_3786;

	setp.lt.u32	%p4085, %r49570, %r31658;
	@%p4085 bra 	BB5_3785;

	setp.gt.u32	%p4086, %r49571, %r31657;
	@%p4086 bra 	BB5_3786;

	setp.lt.u32	%p4087, %r49571, %r31657;
	@%p4087 bra 	BB5_3785;

	setp.gt.u32	%p4088, %r49572, %r31656;
	@%p4088 bra 	BB5_3786;

	setp.lt.u32	%p4089, %r49572, %r31656;
	@%p4089 bra 	BB5_3785;

	setp.gt.u32	%p4090, %r49573, %r31655;
	@%p4090 bra 	BB5_3786;

	setp.lt.u32	%p4091, %r49573, %r31655;
	@%p4091 bra 	BB5_3785;

	setp.gt.u32	%p4092, %r49574, %r31654;
	@%p4092 bra 	BB5_3786;

	setp.lt.u32	%p4093, %r49574, %r31654;
	@%p4093 bra 	BB5_3785;

	setp.gt.u32	%p4094, %r49575, %r31653;
	@%p4094 bra 	BB5_3786;

	setp.lt.u32	%p4095, %r49575, %r31653;
	@%p4095 bra 	BB5_3785;

	setp.gt.u32	%p4096, %r49576, %r31652;
	@%p4096 bra 	BB5_3786;

	setp.lt.u32	%p4097, %r49576, %r31652;
	@%p4097 bra 	BB5_3785;

	setp.gt.u32	%p4098, %r49577, %r31651;
	@%p4098 bra 	BB5_3786;

	setp.lt.u32	%p4099, %r49577, %r31651;
	@%p4099 bra 	BB5_3785;

	setp.gt.u32	%p4100, %r49578, %r31650;
	@%p4100 bra 	BB5_3786;

	setp.ge.u32	%p4101, %r49578, %r31650;
	setp.ge.u32	%p4102, %r49579, %r31649;
	and.pred  	%p4103, %p4101, %p4102;
	@%p4103 bra 	BB5_3786;

BB5_3785:
	mov.u32 	%r32663, -21845;
	mov.u32 	%r32664, -1174470657;
	mov.u32 	%r32665, -1319895041;
	mov.u32 	%r32666, 514588670;
	mov.u32 	%r32667, -156174812;
	mov.u32 	%r32668, 1731252896;
	mov.u32 	%r32669, -209382721;
	mov.u32 	%r32670, 1685539716;
	mov.u32 	%r32671, 1129032919;
	mov.u32 	%r32672, 1260103606;
	mov.u32 	%r32673, 964683418;
	mov.u32 	%r32674, 436277738;
	// inline asm
	add.cc.u32 %r49603, %r49603, %r32663;
addc.cc.u32 %r49602, %r49602, %r32664;
addc.cc.u32 %r49601, %r49601, %r32665;
addc.cc.u32 %r49600, %r49600, %r32666;
addc.cc.u32 %r49599, %r49599, %r32667;
addc.cc.u32 %r49598, %r49598, %r32668;
addc.cc.u32 %r49597, %r49597, %r32669;
addc.cc.u32 %r49596, %r49596, %r32670;
addc.cc.u32 %r49595, %r49595, %r32671;
addc.cc.u32 %r49594, %r49594, %r32672;
addc.cc.u32 %r49593, %r49593, %r32673;
addc.u32 %r49592, %r49592, %r32674;

	// inline asm

BB5_3786:
	shr.u32 	%r32687, %r49533, 31;
	shl.b32 	%r32688, %r49532, 1;
	or.b32  	%r49604, %r32687, %r32688;
	shr.u32 	%r32689, %r49534, 31;
	shl.b32 	%r32690, %r49533, 1;
	or.b32  	%r49605, %r32689, %r32690;
	shr.u32 	%r32691, %r49535, 31;
	shl.b32 	%r32692, %r49534, 1;
	or.b32  	%r49606, %r32691, %r32692;
	shr.u32 	%r32693, %r49536, 31;
	shl.b32 	%r32694, %r49535, 1;
	or.b32  	%r49607, %r32693, %r32694;
	shr.u32 	%r32695, %r49537, 31;
	shl.b32 	%r32696, %r49536, 1;
	or.b32  	%r49608, %r32695, %r32696;
	shr.u32 	%r32697, %r49538, 31;
	shl.b32 	%r32698, %r49537, 1;
	or.b32  	%r49609, %r32697, %r32698;
	shr.u32 	%r32699, %r49539, 31;
	shl.b32 	%r32700, %r49538, 1;
	or.b32  	%r49610, %r32699, %r32700;
	shr.u32 	%r32701, %r49540, 31;
	shl.b32 	%r32702, %r49539, 1;
	or.b32  	%r49611, %r32701, %r32702;
	shr.u32 	%r32703, %r49541, 31;
	shl.b32 	%r32704, %r49540, 1;
	or.b32  	%r49612, %r32703, %r32704;
	shr.u32 	%r32705, %r49542, 31;
	shl.b32 	%r32706, %r49541, 1;
	or.b32  	%r49613, %r32705, %r32706;
	shr.u32 	%r32707, %r49543, 31;
	shl.b32 	%r32708, %r49542, 1;
	or.b32  	%r49614, %r32707, %r32708;
	shl.b32 	%r49615, %r49543, 1;
	setp.gt.u32	%p4104, %r49604, 436277738;
	@%p4104 bra 	BB5_3808;

	setp.lt.u32	%p4105, %r49604, 436277738;
	@%p4105 bra 	BB5_3809;

	setp.gt.u32	%p4106, %r49605, 964683418;
	@%p4106 bra 	BB5_3808;

	setp.lt.u32	%p4107, %r49605, 964683418;
	@%p4107 bra 	BB5_3809;

	setp.gt.u32	%p4108, %r49606, 1260103606;
	@%p4108 bra 	BB5_3808;

	setp.lt.u32	%p4109, %r49606, 1260103606;
	@%p4109 bra 	BB5_3809;

	setp.gt.u32	%p4110, %r49607, 1129032919;
	@%p4110 bra 	BB5_3808;

	setp.lt.u32	%p4111, %r49607, 1129032919;
	@%p4111 bra 	BB5_3809;

	setp.gt.u32	%p4112, %r49608, 1685539716;
	@%p4112 bra 	BB5_3808;

	setp.lt.u32	%p4113, %r49608, 1685539716;
	@%p4113 bra 	BB5_3809;

	setp.gt.u32	%p4114, %r49609, -209382721;
	@%p4114 bra 	BB5_3808;

	setp.lt.u32	%p4115, %r49609, -209382721;
	@%p4115 bra 	BB5_3809;

	setp.gt.u32	%p4116, %r49610, 1731252896;
	@%p4116 bra 	BB5_3808;

	setp.lt.u32	%p4117, %r49610, 1731252896;
	@%p4117 bra 	BB5_3809;

	setp.gt.u32	%p4118, %r49611, -156174812;
	@%p4118 bra 	BB5_3808;

	setp.lt.u32	%p4119, %r49611, -156174812;
	@%p4119 bra 	BB5_3809;

	setp.gt.u32	%p4120, %r49612, 514588670;
	@%p4120 bra 	BB5_3808;

	setp.lt.u32	%p4121, %r49612, 514588670;
	@%p4121 bra 	BB5_3809;

	setp.gt.u32	%p4122, %r49613, -1319895041;
	@%p4122 bra 	BB5_3808;

	setp.lt.u32	%p4123, %r49613, -1319895041;
	@%p4123 bra 	BB5_3809;

	setp.gt.u32	%p4124, %r49614, -1174470657;
	@%p4124 bra 	BB5_3808;

	setp.lt.u32	%p4125, %r49614, -1174470657;
	setp.lt.u32	%p4126, %r49615, -21845;
	or.pred  	%p4127, %p4125, %p4126;
	@%p4127 bra 	BB5_3809;

BB5_3808:
	mov.u32 	%r32721, -21845;
	mov.u32 	%r32722, -1174470657;
	mov.u32 	%r32723, -1319895041;
	mov.u32 	%r32724, 514588670;
	mov.u32 	%r32725, -156174812;
	mov.u32 	%r32726, 1731252896;
	mov.u32 	%r32727, -209382721;
	mov.u32 	%r32728, 1685539716;
	mov.u32 	%r32729, 1129032919;
	mov.u32 	%r32730, 1260103606;
	mov.u32 	%r32731, 964683418;
	mov.u32 	%r32732, 436277738;
	// inline asm
	sub.cc.u32 %r49615, %r49615, %r32721;
subc.cc.u32 %r49614, %r49614, %r32722;
subc.cc.u32 %r49613, %r49613, %r32723;
subc.cc.u32 %r49612, %r49612, %r32724;
subc.cc.u32 %r49611, %r49611, %r32725;
subc.cc.u32 %r49610, %r49610, %r32726;
subc.cc.u32 %r49609, %r49609, %r32727;
subc.cc.u32 %r49608, %r49608, %r32728;
subc.cc.u32 %r49607, %r49607, %r32729;
subc.cc.u32 %r49606, %r49606, %r32730;
subc.cc.u32 %r49605, %r49605, %r32731;
subc.u32 %r49604, %r49604, %r32732;

	// inline asm

BB5_3809:
	shr.u32 	%r32745, %r49521, 31;
	shl.b32 	%r32746, %r49520, 1;
	or.b32  	%r49616, %r32745, %r32746;
	shr.u32 	%r32747, %r49522, 31;
	shl.b32 	%r32748, %r49521, 1;
	or.b32  	%r49617, %r32747, %r32748;
	shr.u32 	%r32749, %r49523, 31;
	shl.b32 	%r32750, %r49522, 1;
	or.b32  	%r49618, %r32749, %r32750;
	shr.u32 	%r32751, %r49524, 31;
	shl.b32 	%r32752, %r49523, 1;
	or.b32  	%r49619, %r32751, %r32752;
	shr.u32 	%r32753, %r49525, 31;
	shl.b32 	%r32754, %r49524, 1;
	or.b32  	%r49620, %r32753, %r32754;
	shr.u32 	%r32755, %r49526, 31;
	shl.b32 	%r32756, %r49525, 1;
	or.b32  	%r49621, %r32755, %r32756;
	shr.u32 	%r32757, %r49527, 31;
	shl.b32 	%r32758, %r49526, 1;
	or.b32  	%r49622, %r32757, %r32758;
	shr.u32 	%r32759, %r49528, 31;
	shl.b32 	%r32760, %r49527, 1;
	or.b32  	%r49623, %r32759, %r32760;
	shr.u32 	%r32761, %r49529, 31;
	shl.b32 	%r32762, %r49528, 1;
	or.b32  	%r49624, %r32761, %r32762;
	shr.u32 	%r32763, %r49530, 31;
	shl.b32 	%r32764, %r49529, 1;
	or.b32  	%r49625, %r32763, %r32764;
	shr.u32 	%r32765, %r49531, 31;
	shl.b32 	%r32766, %r49530, 1;
	or.b32  	%r49626, %r32765, %r32766;
	shl.b32 	%r49627, %r49531, 1;
	setp.gt.u32	%p4128, %r49616, 436277738;
	@%p4128 bra 	BB5_3831;

	setp.lt.u32	%p4129, %r49616, 436277738;
	@%p4129 bra 	BB5_3832;

	setp.gt.u32	%p4130, %r49617, 964683418;
	@%p4130 bra 	BB5_3831;

	setp.lt.u32	%p4131, %r49617, 964683418;
	@%p4131 bra 	BB5_3832;

	setp.gt.u32	%p4132, %r49618, 1260103606;
	@%p4132 bra 	BB5_3831;

	setp.lt.u32	%p4133, %r49618, 1260103606;
	@%p4133 bra 	BB5_3832;

	setp.gt.u32	%p4134, %r49619, 1129032919;
	@%p4134 bra 	BB5_3831;

	setp.lt.u32	%p4135, %r49619, 1129032919;
	@%p4135 bra 	BB5_3832;

	setp.gt.u32	%p4136, %r49620, 1685539716;
	@%p4136 bra 	BB5_3831;

	setp.lt.u32	%p4137, %r49620, 1685539716;
	@%p4137 bra 	BB5_3832;

	setp.gt.u32	%p4138, %r49621, -209382721;
	@%p4138 bra 	BB5_3831;

	setp.lt.u32	%p4139, %r49621, -209382721;
	@%p4139 bra 	BB5_3832;

	setp.gt.u32	%p4140, %r49622, 1731252896;
	@%p4140 bra 	BB5_3831;

	setp.lt.u32	%p4141, %r49622, 1731252896;
	@%p4141 bra 	BB5_3832;

	setp.gt.u32	%p4142, %r49623, -156174812;
	@%p4142 bra 	BB5_3831;

	setp.lt.u32	%p4143, %r49623, -156174812;
	@%p4143 bra 	BB5_3832;

	setp.gt.u32	%p4144, %r49624, 514588670;
	@%p4144 bra 	BB5_3831;

	setp.lt.u32	%p4145, %r49624, 514588670;
	@%p4145 bra 	BB5_3832;

	setp.gt.u32	%p4146, %r49625, -1319895041;
	@%p4146 bra 	BB5_3831;

	setp.lt.u32	%p4147, %r49625, -1319895041;
	@%p4147 bra 	BB5_3832;

	setp.gt.u32	%p4148, %r49626, -1174470657;
	@%p4148 bra 	BB5_3831;

	setp.lt.u32	%p4149, %r49626, -1174470657;
	setp.lt.u32	%p4150, %r49627, -21845;
	or.pred  	%p4151, %p4149, %p4150;
	@%p4151 bra 	BB5_3832;

BB5_3831:
	mov.u32 	%r32779, -21845;
	mov.u32 	%r32780, -1174470657;
	mov.u32 	%r32781, -1319895041;
	mov.u32 	%r32782, 514588670;
	mov.u32 	%r32783, -156174812;
	mov.u32 	%r32784, 1731252896;
	mov.u32 	%r32785, -209382721;
	mov.u32 	%r32786, 1685539716;
	mov.u32 	%r32787, 1129032919;
	mov.u32 	%r32788, 1260103606;
	mov.u32 	%r32789, 964683418;
	mov.u32 	%r32790, 436277738;
	// inline asm
	sub.cc.u32 %r49627, %r49627, %r32779;
subc.cc.u32 %r49626, %r49626, %r32780;
subc.cc.u32 %r49625, %r49625, %r32781;
subc.cc.u32 %r49624, %r49624, %r32782;
subc.cc.u32 %r49623, %r49623, %r32783;
subc.cc.u32 %r49622, %r49622, %r32784;
subc.cc.u32 %r49621, %r49621, %r32785;
subc.cc.u32 %r49620, %r49620, %r32786;
subc.cc.u32 %r49619, %r49619, %r32787;
subc.cc.u32 %r49618, %r49618, %r32788;
subc.cc.u32 %r49617, %r49617, %r32789;
subc.u32 %r49616, %r49616, %r32790;

	// inline asm

BB5_3832:
	mov.u32 	%r48799, %r49591;
	mov.u32 	%r48794, %r49586;
	mov.u32 	%r49989, %r49581;
	mov.u32 	%r48796, %r49588;
	mov.u32 	%r49991, %r49583;
	mov.u32 	%r48798, %r49590;
	mov.u32 	%r48793, %r49585;
	mov.u32 	%r49988, %r49580;
	mov.u32 	%r48795, %r49587;
	mov.u32 	%r49990, %r49582;
	mov.u32 	%r48797, %r49589;
	mov.u32 	%r48792, %r49584;
	// inline asm
	sub.cc.u32 %r48799, %r48799, %r49615;
subc.cc.u32 %r48798, %r48798, %r49614;
subc.cc.u32 %r48797, %r48797, %r49613;
subc.cc.u32 %r48796, %r48796, %r49612;
subc.cc.u32 %r48795, %r48795, %r49611;
subc.cc.u32 %r48794, %r48794, %r49610;
subc.cc.u32 %r48793, %r48793, %r49609;
subc.cc.u32 %r48792, %r48792, %r49608;
subc.cc.u32 %r49991, %r49991, %r49607;
subc.cc.u32 %r49990, %r49990, %r49606;
subc.cc.u32 %r49989, %r49989, %r49605;
subc.u32 %r49988, %r49988, %r49604;

	// inline asm
	setp.gt.u32	%p4152, %r49580, %r49604;
	@%p4152 bra 	BB5_3855;

	setp.lt.u32	%p4153, %r49580, %r49604;
	@%p4153 bra 	BB5_3854;

	setp.gt.u32	%p4154, %r49581, %r49605;
	@%p4154 bra 	BB5_3855;

	setp.lt.u32	%p4155, %r49581, %r49605;
	@%p4155 bra 	BB5_3854;

	setp.gt.u32	%p4156, %r49582, %r49606;
	@%p4156 bra 	BB5_3855;

	setp.lt.u32	%p4157, %r49582, %r49606;
	@%p4157 bra 	BB5_3854;

	setp.gt.u32	%p4158, %r49583, %r49607;
	@%p4158 bra 	BB5_3855;

	setp.lt.u32	%p4159, %r49583, %r49607;
	@%p4159 bra 	BB5_3854;

	setp.gt.u32	%p4160, %r49584, %r49608;
	@%p4160 bra 	BB5_3855;

	setp.lt.u32	%p4161, %r49584, %r49608;
	@%p4161 bra 	BB5_3854;

	setp.gt.u32	%p4162, %r49585, %r49609;
	@%p4162 bra 	BB5_3855;

	setp.lt.u32	%p4163, %r49585, %r49609;
	@%p4163 bra 	BB5_3854;

	setp.gt.u32	%p4164, %r49586, %r49610;
	@%p4164 bra 	BB5_3855;

	setp.lt.u32	%p4165, %r49586, %r49610;
	@%p4165 bra 	BB5_3854;

	setp.gt.u32	%p4166, %r49587, %r49611;
	@%p4166 bra 	BB5_3855;

	setp.lt.u32	%p4167, %r49587, %r49611;
	@%p4167 bra 	BB5_3854;

	setp.gt.u32	%p4168, %r49588, %r49612;
	@%p4168 bra 	BB5_3855;

	setp.lt.u32	%p4169, %r49588, %r49612;
	@%p4169 bra 	BB5_3854;

	setp.gt.u32	%p4170, %r49589, %r49613;
	@%p4170 bra 	BB5_3855;

	setp.lt.u32	%p4171, %r49589, %r49613;
	@%p4171 bra 	BB5_3854;

	setp.gt.u32	%p4172, %r49590, %r49614;
	@%p4172 bra 	BB5_3855;

	setp.ge.u32	%p4173, %r49590, %r49614;
	setp.ge.u32	%p4174, %r49591, %r49615;
	and.pred  	%p4175, %p4173, %p4174;
	@%p4175 bra 	BB5_3855;

BB5_3854:
	mov.u32 	%r32851, -21845;
	mov.u32 	%r32852, -1174470657;
	mov.u32 	%r32853, -1319895041;
	mov.u32 	%r32854, 514588670;
	mov.u32 	%r32855, -156174812;
	mov.u32 	%r32856, 1731252896;
	mov.u32 	%r32857, -209382721;
	mov.u32 	%r32858, 1685539716;
	mov.u32 	%r32859, 1129032919;
	mov.u32 	%r32860, 1260103606;
	mov.u32 	%r32861, 964683418;
	mov.u32 	%r32862, 436277738;
	// inline asm
	add.cc.u32 %r48799, %r48799, %r32851;
addc.cc.u32 %r48798, %r48798, %r32852;
addc.cc.u32 %r48797, %r48797, %r32853;
addc.cc.u32 %r48796, %r48796, %r32854;
addc.cc.u32 %r48795, %r48795, %r32855;
addc.cc.u32 %r48794, %r48794, %r32856;
addc.cc.u32 %r48793, %r48793, %r32857;
addc.cc.u32 %r48792, %r48792, %r32858;
addc.cc.u32 %r49991, %r49991, %r32859;
addc.cc.u32 %r49990, %r49990, %r32860;
addc.cc.u32 %r49989, %r49989, %r32861;
addc.u32 %r49988, %r49988, %r32862;

	// inline asm

BB5_3855:
	mov.u32 	%r28109, %r49593;
	mov.u32 	%r28102, %r49600;
	mov.u32 	%r28107, %r49595;
	mov.u32 	%r28100, %r49602;
	mov.u32 	%r28105, %r49597;
	mov.u32 	%r49976, %r49592;
	mov.u32 	%r28103, %r49599;
	mov.u32 	%r28108, %r49594;
	mov.u32 	%r28101, %r49601;
	mov.u32 	%r28106, %r49596;
	mov.u32 	%r28099, %r49603;
	mov.u32 	%r28104, %r49598;
	// inline asm
	sub.cc.u32 %r28099, %r28099, %r49627;
subc.cc.u32 %r28100, %r28100, %r49626;
subc.cc.u32 %r28101, %r28101, %r49625;
subc.cc.u32 %r28102, %r28102, %r49624;
subc.cc.u32 %r28103, %r28103, %r49623;
subc.cc.u32 %r28104, %r28104, %r49622;
subc.cc.u32 %r28105, %r28105, %r49621;
subc.cc.u32 %r28106, %r28106, %r49620;
subc.cc.u32 %r28107, %r28107, %r49619;
subc.cc.u32 %r28108, %r28108, %r49618;
subc.cc.u32 %r28109, %r28109, %r49617;
subc.u32 %r49976, %r49976, %r49616;

	// inline asm
	setp.gt.u32	%p4176, %r49592, %r49616;
	@%p4176 bra 	BB5_3878;

	setp.lt.u32	%p4177, %r49592, %r49616;
	@%p4177 bra 	BB5_3877;

	setp.gt.u32	%p4178, %r49593, %r49617;
	@%p4178 bra 	BB5_3878;

	setp.lt.u32	%p4179, %r49593, %r49617;
	@%p4179 bra 	BB5_3877;

	setp.gt.u32	%p4180, %r49594, %r49618;
	@%p4180 bra 	BB5_3878;

	setp.lt.u32	%p4181, %r49594, %r49618;
	@%p4181 bra 	BB5_3877;

	setp.gt.u32	%p4182, %r49595, %r49619;
	@%p4182 bra 	BB5_3878;

	setp.lt.u32	%p4183, %r49595, %r49619;
	@%p4183 bra 	BB5_3877;

	setp.gt.u32	%p4184, %r49596, %r49620;
	@%p4184 bra 	BB5_3878;

	setp.lt.u32	%p4185, %r49596, %r49620;
	@%p4185 bra 	BB5_3877;

	setp.gt.u32	%p4186, %r49597, %r49621;
	@%p4186 bra 	BB5_3878;

	setp.lt.u32	%p4187, %r49597, %r49621;
	@%p4187 bra 	BB5_3877;

	setp.gt.u32	%p4188, %r49598, %r49622;
	@%p4188 bra 	BB5_3878;

	setp.lt.u32	%p4189, %r49598, %r49622;
	@%p4189 bra 	BB5_3877;

	setp.gt.u32	%p4190, %r49599, %r49623;
	@%p4190 bra 	BB5_3878;

	setp.lt.u32	%p4191, %r49599, %r49623;
	@%p4191 bra 	BB5_3877;

	setp.gt.u32	%p4192, %r49600, %r49624;
	@%p4192 bra 	BB5_3878;

	setp.lt.u32	%p4193, %r49600, %r49624;
	@%p4193 bra 	BB5_3877;

	setp.gt.u32	%p4194, %r49601, %r49625;
	@%p4194 bra 	BB5_3878;

	setp.lt.u32	%p4195, %r49601, %r49625;
	@%p4195 bra 	BB5_3877;

	setp.gt.u32	%p4196, %r49602, %r49626;
	@%p4196 bra 	BB5_3878;

	setp.ge.u32	%p4197, %r49602, %r49626;
	setp.ge.u32	%p4198, %r49603, %r49627;
	and.pred  	%p4199, %p4197, %p4198;
	@%p4199 bra 	BB5_3878;

BB5_3877:
	mov.u32 	%r32923, -21845;
	mov.u32 	%r32924, -1174470657;
	mov.u32 	%r32925, -1319895041;
	mov.u32 	%r32926, 514588670;
	mov.u32 	%r32927, -156174812;
	mov.u32 	%r32928, 1731252896;
	mov.u32 	%r32929, -209382721;
	mov.u32 	%r32930, 1685539716;
	mov.u32 	%r32931, 1129032919;
	mov.u32 	%r32932, 1260103606;
	mov.u32 	%r32933, 964683418;
	mov.u32 	%r32934, 436277738;
	// inline asm
	add.cc.u32 %r28099, %r28099, %r32923;
addc.cc.u32 %r28100, %r28100, %r32924;
addc.cc.u32 %r28101, %r28101, %r32925;
addc.cc.u32 %r28102, %r28102, %r32926;
addc.cc.u32 %r28103, %r28103, %r32927;
addc.cc.u32 %r28104, %r28104, %r32928;
addc.cc.u32 %r28105, %r28105, %r32929;
addc.cc.u32 %r28106, %r28106, %r32930;
addc.cc.u32 %r28107, %r28107, %r32931;
addc.cc.u32 %r28108, %r28108, %r32932;
addc.cc.u32 %r28109, %r28109, %r32933;
addc.u32 %r49976, %r49976, %r32934;

	// inline asm

BB5_3878:
	// Callseq Start 191
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r49975;
	st.param.b32	[param0+4], %r49974;
	st.param.b32	[param0+8], %r49973;
	st.param.b32	[param0+12], %r49972;
	st.param.b32	[param0+16], %r49971;
	st.param.b32	[param0+20], %r49970;
	st.param.b32	[param0+24], %r49969;
	st.param.b32	[param0+28], %r49968;
	st.param.b32	[param0+32], %r49967;
	st.param.b32	[param0+36], %r49966;
	st.param.b32	[param0+40], %r49965;
	st.param.b32	[param0+44], %r49964;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r49447;
	st.param.b32	[param1+4], %r49446;
	st.param.b32	[param1+8], %r49445;
	st.param.b32	[param1+12], %r49444;
	st.param.b32	[param1+16], %r49443;
	st.param.b32	[param1+20], %r49442;
	st.param.b32	[param1+24], %r49441;
	st.param.b32	[param1+28], %r49440;
	st.param.b32	[param1+32], %r49439;
	st.param.b32	[param1+36], %r49438;
	st.param.b32	[param1+40], %r49437;
	st.param.b32	[param1+44], %r49436;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r9040, [retval0+0];
	ld.param.b32	%r9041, [retval0+4];
	ld.param.b32	%r9042, [retval0+8];
	ld.param.b32	%r9043, [retval0+12];
	ld.param.b32	%r9044, [retval0+16];
	ld.param.b32	%r9045, [retval0+20];
	ld.param.b32	%r9046, [retval0+24];
	ld.param.b32	%r9047, [retval0+28];
	ld.param.b32	%r9048, [retval0+32];
	ld.param.b32	%r9049, [retval0+36];
	ld.param.b32	%r9050, [retval0+40];
	ld.param.b32	%r9051, [retval0+44];
	
	//{
	}// Callseq End 191
	// Callseq Start 192
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r49963;
	st.param.b32	[param0+4], %r49962;
	st.param.b32	[param0+8], %r49961;
	st.param.b32	[param0+12], %r49960;
	st.param.b32	[param0+16], %r49959;
	st.param.b32	[param0+20], %r49958;
	st.param.b32	[param0+24], %r49957;
	st.param.b32	[param0+28], %r49956;
	st.param.b32	[param0+32], %r49955;
	st.param.b32	[param0+36], %r49954;
	st.param.b32	[param0+40], %r49953;
	st.param.b32	[param0+44], %r49952;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r31649;
	st.param.b32	[param1+4], %r31650;
	st.param.b32	[param1+8], %r31651;
	st.param.b32	[param1+12], %r31652;
	st.param.b32	[param1+16], %r31653;
	st.param.b32	[param1+20], %r31654;
	st.param.b32	[param1+24], %r31655;
	st.param.b32	[param1+28], %r31656;
	st.param.b32	[param1+32], %r31657;
	st.param.b32	[param1+36], %r31658;
	st.param.b32	[param1+40], %r31659;
	st.param.b32	[param1+44], %r31660;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r9052, [retval0+0];
	ld.param.b32	%r9053, [retval0+4];
	ld.param.b32	%r9054, [retval0+8];
	ld.param.b32	%r9055, [retval0+12];
	ld.param.b32	%r9056, [retval0+16];
	ld.param.b32	%r9057, [retval0+20];
	ld.param.b32	%r9058, [retval0+24];
	ld.param.b32	%r9059, [retval0+28];
	ld.param.b32	%r9060, [retval0+32];
	ld.param.b32	%r9061, [retval0+36];
	ld.param.b32	%r9062, [retval0+40];
	ld.param.b32	%r9063, [retval0+44];
	
	//{
	}// Callseq End 192
	// inline asm
	add.cc.u32 %r49447, %r49447, %r31649;
addc.cc.u32 %r49446, %r49446, %r31650;
addc.cc.u32 %r49445, %r49445, %r31651;
addc.cc.u32 %r49444, %r49444, %r31652;
addc.cc.u32 %r49443, %r49443, %r31653;
addc.cc.u32 %r49442, %r49442, %r31654;
addc.cc.u32 %r49441, %r49441, %r31655;
addc.cc.u32 %r49440, %r49440, %r31656;
addc.cc.u32 %r49439, %r49439, %r31657;
addc.cc.u32 %r49438, %r49438, %r31658;
addc.cc.u32 %r49437, %r49437, %r31659;
addc.u32 %r49436, %r49436, %r31660;

	// inline asm
	setp.gt.u32	%p4200, %r49436, 436277738;
	@%p4200 bra 	BB5_3900;

	setp.lt.u32	%p4201, %r49436, 436277738;
	@%p4201 bra 	BB5_3901;

	setp.gt.u32	%p4202, %r49437, 964683418;
	@%p4202 bra 	BB5_3900;

	setp.lt.u32	%p4203, %r49437, 964683418;
	@%p4203 bra 	BB5_3901;

	setp.gt.u32	%p4204, %r49438, 1260103606;
	@%p4204 bra 	BB5_3900;

	setp.lt.u32	%p4205, %r49438, 1260103606;
	@%p4205 bra 	BB5_3901;

	setp.gt.u32	%p4206, %r49439, 1129032919;
	@%p4206 bra 	BB5_3900;

	setp.lt.u32	%p4207, %r49439, 1129032919;
	@%p4207 bra 	BB5_3901;

	setp.gt.u32	%p4208, %r49440, 1685539716;
	@%p4208 bra 	BB5_3900;

	setp.lt.u32	%p4209, %r49440, 1685539716;
	@%p4209 bra 	BB5_3901;

	setp.gt.u32	%p4210, %r49441, -209382721;
	@%p4210 bra 	BB5_3900;

	setp.lt.u32	%p4211, %r49441, -209382721;
	@%p4211 bra 	BB5_3901;

	setp.gt.u32	%p4212, %r49442, 1731252896;
	@%p4212 bra 	BB5_3900;

	setp.lt.u32	%p4213, %r49442, 1731252896;
	@%p4213 bra 	BB5_3901;

	setp.gt.u32	%p4214, %r49443, -156174812;
	@%p4214 bra 	BB5_3900;

	setp.lt.u32	%p4215, %r49443, -156174812;
	@%p4215 bra 	BB5_3901;

	setp.gt.u32	%p4216, %r49444, 514588670;
	@%p4216 bra 	BB5_3900;

	setp.lt.u32	%p4217, %r49444, 514588670;
	@%p4217 bra 	BB5_3901;

	setp.gt.u32	%p4218, %r49445, -1319895041;
	@%p4218 bra 	BB5_3900;

	setp.lt.u32	%p4219, %r49445, -1319895041;
	@%p4219 bra 	BB5_3901;

	setp.gt.u32	%p4220, %r49446, -1174470657;
	@%p4220 bra 	BB5_3900;

	setp.lt.u32	%p4221, %r49446, -1174470657;
	setp.lt.u32	%p4222, %r49447, -21845;
	or.pred  	%p4223, %p4221, %p4222;
	@%p4223 bra 	BB5_3901;

BB5_3900:
	mov.u32 	%r32995, -21845;
	mov.u32 	%r32996, -1174470657;
	mov.u32 	%r32997, -1319895041;
	mov.u32 	%r32998, 514588670;
	mov.u32 	%r32999, -156174812;
	mov.u32 	%r33000, 1731252896;
	mov.u32 	%r33001, -209382721;
	mov.u32 	%r33002, 1685539716;
	mov.u32 	%r33003, 1129032919;
	mov.u32 	%r33004, 1260103606;
	mov.u32 	%r33005, 964683418;
	mov.u32 	%r33006, 436277738;
	// inline asm
	sub.cc.u32 %r49447, %r49447, %r32995;
subc.cc.u32 %r49446, %r49446, %r32996;
subc.cc.u32 %r49445, %r49445, %r32997;
subc.cc.u32 %r49444, %r49444, %r32998;
subc.cc.u32 %r49443, %r49443, %r32999;
subc.cc.u32 %r49442, %r49442, %r33000;
subc.cc.u32 %r49441, %r49441, %r33001;
subc.cc.u32 %r49440, %r49440, %r33002;
subc.cc.u32 %r49439, %r49439, %r33003;
subc.cc.u32 %r49438, %r49438, %r33004;
subc.cc.u32 %r49437, %r49437, %r33005;
subc.u32 %r49436, %r49436, %r33006;

	// inline asm

BB5_3901:
	// inline asm
	add.cc.u32 %r49963, %r49963, %r49975;
addc.cc.u32 %r49962, %r49962, %r49974;
addc.cc.u32 %r49961, %r49961, %r49973;
addc.cc.u32 %r49960, %r49960, %r49972;
addc.cc.u32 %r49959, %r49959, %r49971;
addc.cc.u32 %r49958, %r49958, %r49970;
addc.cc.u32 %r49957, %r49957, %r49969;
addc.cc.u32 %r49956, %r49956, %r49968;
addc.cc.u32 %r49955, %r49955, %r49967;
addc.cc.u32 %r49954, %r49954, %r49966;
addc.cc.u32 %r49953, %r49953, %r49965;
addc.u32 %r49952, %r49952, %r49964;

	// inline asm
	setp.gt.u32	%p4224, %r49952, 436277738;
	@%p4224 bra 	BB5_3923;

	setp.lt.u32	%p4225, %r49952, 436277738;
	@%p4225 bra 	BB5_3924;

	setp.gt.u32	%p4226, %r49953, 964683418;
	@%p4226 bra 	BB5_3923;

	setp.lt.u32	%p4227, %r49953, 964683418;
	@%p4227 bra 	BB5_3924;

	setp.gt.u32	%p4228, %r49954, 1260103606;
	@%p4228 bra 	BB5_3923;

	setp.lt.u32	%p4229, %r49954, 1260103606;
	@%p4229 bra 	BB5_3924;

	setp.gt.u32	%p4230, %r49955, 1129032919;
	@%p4230 bra 	BB5_3923;

	setp.lt.u32	%p4231, %r49955, 1129032919;
	@%p4231 bra 	BB5_3924;

	setp.gt.u32	%p4232, %r49956, 1685539716;
	@%p4232 bra 	BB5_3923;

	setp.lt.u32	%p4233, %r49956, 1685539716;
	@%p4233 bra 	BB5_3924;

	setp.gt.u32	%p4234, %r49957, -209382721;
	@%p4234 bra 	BB5_3923;

	setp.lt.u32	%p4235, %r49957, -209382721;
	@%p4235 bra 	BB5_3924;

	setp.gt.u32	%p4236, %r49958, 1731252896;
	@%p4236 bra 	BB5_3923;

	setp.lt.u32	%p4237, %r49958, 1731252896;
	@%p4237 bra 	BB5_3924;

	setp.gt.u32	%p4238, %r49959, -156174812;
	@%p4238 bra 	BB5_3923;

	setp.lt.u32	%p4239, %r49959, -156174812;
	@%p4239 bra 	BB5_3924;

	setp.gt.u32	%p4240, %r49960, 514588670;
	@%p4240 bra 	BB5_3923;

	setp.lt.u32	%p4241, %r49960, 514588670;
	@%p4241 bra 	BB5_3924;

	setp.gt.u32	%p4242, %r49961, -1319895041;
	@%p4242 bra 	BB5_3923;

	setp.lt.u32	%p4243, %r49961, -1319895041;
	@%p4243 bra 	BB5_3924;

	setp.gt.u32	%p4244, %r49962, -1174470657;
	@%p4244 bra 	BB5_3923;

	setp.lt.u32	%p4245, %r49962, -1174470657;
	setp.lt.u32	%p4246, %r49963, -21845;
	or.pred  	%p4247, %p4245, %p4246;
	@%p4247 bra 	BB5_3924;

BB5_3923:
	mov.u32 	%r33067, -21845;
	mov.u32 	%r33068, -1174470657;
	mov.u32 	%r33069, -1319895041;
	mov.u32 	%r33070, 514588670;
	mov.u32 	%r33071, -156174812;
	mov.u32 	%r33072, 1731252896;
	mov.u32 	%r33073, -209382721;
	mov.u32 	%r33074, 1685539716;
	mov.u32 	%r33075, 1129032919;
	mov.u32 	%r33076, 1260103606;
	mov.u32 	%r33077, 964683418;
	mov.u32 	%r33078, 436277738;
	// inline asm
	sub.cc.u32 %r49963, %r49963, %r33067;
subc.cc.u32 %r49962, %r49962, %r33068;
subc.cc.u32 %r49961, %r49961, %r33069;
subc.cc.u32 %r49960, %r49960, %r33070;
subc.cc.u32 %r49959, %r49959, %r33071;
subc.cc.u32 %r49958, %r49958, %r33072;
subc.cc.u32 %r49957, %r49957, %r33073;
subc.cc.u32 %r49956, %r49956, %r33074;
subc.cc.u32 %r49955, %r49955, %r33075;
subc.cc.u32 %r49954, %r49954, %r33076;
subc.cc.u32 %r49953, %r49953, %r33077;
subc.u32 %r49952, %r49952, %r33078;

	// inline asm

BB5_3924:
	// Callseq Start 193
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r49963;
	st.param.b32	[param0+4], %r49962;
	st.param.b32	[param0+8], %r49961;
	st.param.b32	[param0+12], %r49960;
	st.param.b32	[param0+16], %r49959;
	st.param.b32	[param0+20], %r49958;
	st.param.b32	[param0+24], %r49957;
	st.param.b32	[param0+28], %r49956;
	st.param.b32	[param0+32], %r49955;
	st.param.b32	[param0+36], %r49954;
	st.param.b32	[param0+40], %r49953;
	st.param.b32	[param0+44], %r49952;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r49447;
	st.param.b32	[param1+4], %r49446;
	st.param.b32	[param1+8], %r49445;
	st.param.b32	[param1+12], %r49444;
	st.param.b32	[param1+16], %r49443;
	st.param.b32	[param1+20], %r49442;
	st.param.b32	[param1+24], %r49441;
	st.param.b32	[param1+28], %r49440;
	st.param.b32	[param1+32], %r49439;
	st.param.b32	[param1+36], %r49438;
	st.param.b32	[param1+40], %r49437;
	st.param.b32	[param1+44], %r49436;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r33115, [retval0+0];
	ld.param.b32	%r33116, [retval0+4];
	ld.param.b32	%r33117, [retval0+8];
	ld.param.b32	%r33118, [retval0+12];
	ld.param.b32	%r33119, [retval0+16];
	ld.param.b32	%r33120, [retval0+20];
	ld.param.b32	%r33121, [retval0+24];
	ld.param.b32	%r33122, [retval0+28];
	ld.param.b32	%r33123, [retval0+32];
	ld.param.b32	%r33124, [retval0+36];
	ld.param.b32	%r33125, [retval0+40];
	ld.param.b32	%r33126, [retval0+44];
	
	//{
	}// Callseq End 193
	mov.u32 	%r49677, %r33125;
	mov.u32 	%r49682, %r33120;
	mov.u32 	%r49687, %r33115;
	mov.u32 	%r49680, %r33122;
	mov.u32 	%r49685, %r33117;
	mov.u32 	%r49678, %r33124;
	mov.u32 	%r49683, %r33119;
	mov.u32 	%r49676, %r33126;
	mov.u32 	%r49681, %r33121;
	mov.u32 	%r49686, %r33116;
	mov.u32 	%r49679, %r33123;
	mov.u32 	%r49684, %r33118;
	// inline asm
	sub.cc.u32 %r49687, %r49687, %r9040;
subc.cc.u32 %r49686, %r49686, %r9041;
subc.cc.u32 %r49685, %r49685, %r9042;
subc.cc.u32 %r49684, %r49684, %r9043;
subc.cc.u32 %r49683, %r49683, %r9044;
subc.cc.u32 %r49682, %r49682, %r9045;
subc.cc.u32 %r49681, %r49681, %r9046;
subc.cc.u32 %r49680, %r49680, %r9047;
subc.cc.u32 %r49679, %r49679, %r9048;
subc.cc.u32 %r49678, %r49678, %r9049;
subc.cc.u32 %r49677, %r49677, %r9050;
subc.u32 %r49676, %r49676, %r9051;

	// inline asm
	setp.gt.u32	%p4248, %r33126, %r9051;
	@%p4248 bra 	BB5_3947;

	setp.lt.u32	%p4249, %r33126, %r9051;
	@%p4249 bra 	BB5_3946;

	setp.gt.u32	%p4250, %r33125, %r9050;
	@%p4250 bra 	BB5_3947;

	setp.lt.u32	%p4251, %r33125, %r9050;
	@%p4251 bra 	BB5_3946;

	setp.gt.u32	%p4252, %r33124, %r9049;
	@%p4252 bra 	BB5_3947;

	setp.lt.u32	%p4253, %r33124, %r9049;
	@%p4253 bra 	BB5_3946;

	setp.gt.u32	%p4254, %r33123, %r9048;
	@%p4254 bra 	BB5_3947;

	setp.lt.u32	%p4255, %r33123, %r9048;
	@%p4255 bra 	BB5_3946;

	setp.gt.u32	%p4256, %r33122, %r9047;
	@%p4256 bra 	BB5_3947;

	setp.lt.u32	%p4257, %r33122, %r9047;
	@%p4257 bra 	BB5_3946;

	setp.gt.u32	%p4258, %r33121, %r9046;
	@%p4258 bra 	BB5_3947;

	setp.lt.u32	%p4259, %r33121, %r9046;
	@%p4259 bra 	BB5_3946;

	setp.gt.u32	%p4260, %r33120, %r9045;
	@%p4260 bra 	BB5_3947;

	setp.lt.u32	%p4261, %r33120, %r9045;
	@%p4261 bra 	BB5_3946;

	setp.gt.u32	%p4262, %r33119, %r9044;
	@%p4262 bra 	BB5_3947;

	setp.lt.u32	%p4263, %r33119, %r9044;
	@%p4263 bra 	BB5_3946;

	setp.gt.u32	%p4264, %r33118, %r9043;
	@%p4264 bra 	BB5_3947;

	setp.lt.u32	%p4265, %r33118, %r9043;
	@%p4265 bra 	BB5_3946;

	setp.gt.u32	%p4266, %r33117, %r9042;
	@%p4266 bra 	BB5_3947;

	setp.lt.u32	%p4267, %r33117, %r9042;
	@%p4267 bra 	BB5_3946;

	setp.gt.u32	%p4268, %r33116, %r9041;
	@%p4268 bra 	BB5_3947;

	setp.ge.u32	%p4269, %r33116, %r9041;
	setp.ge.u32	%p4270, %r33115, %r9040;
	and.pred  	%p4271, %p4269, %p4270;
	@%p4271 bra 	BB5_3947;

BB5_3946:
	mov.u32 	%r33139, -21845;
	mov.u32 	%r33140, -1174470657;
	mov.u32 	%r33141, -1319895041;
	mov.u32 	%r33142, 514588670;
	mov.u32 	%r33143, -156174812;
	mov.u32 	%r33144, 1731252896;
	mov.u32 	%r33145, -209382721;
	mov.u32 	%r33146, 1685539716;
	mov.u32 	%r33147, 1129032919;
	mov.u32 	%r33148, 1260103606;
	mov.u32 	%r33149, 964683418;
	mov.u32 	%r33150, 436277738;
	// inline asm
	add.cc.u32 %r49687, %r49687, %r33139;
addc.cc.u32 %r49686, %r49686, %r33140;
addc.cc.u32 %r49685, %r49685, %r33141;
addc.cc.u32 %r49684, %r49684, %r33142;
addc.cc.u32 %r49683, %r49683, %r33143;
addc.cc.u32 %r49682, %r49682, %r33144;
addc.cc.u32 %r49681, %r49681, %r33145;
addc.cc.u32 %r49680, %r49680, %r33146;
addc.cc.u32 %r49679, %r49679, %r33147;
addc.cc.u32 %r49678, %r49678, %r33148;
addc.cc.u32 %r49677, %r49677, %r33149;
addc.u32 %r49676, %r49676, %r33150;

	// inline asm

BB5_3947:
	mov.u32 	%r33172, %r49678;
	mov.u32 	%r33165, %r49685;
	mov.u32 	%r33170, %r49680;
	mov.u32 	%r33163, %r49687;
	mov.u32 	%r33168, %r49682;
	mov.u32 	%r33173, %r49677;
	mov.u32 	%r33166, %r49684;
	mov.u32 	%r33171, %r49679;
	mov.u32 	%r33164, %r49686;
	mov.u32 	%r33169, %r49681;
	mov.u32 	%r33174, %r49676;
	mov.u32 	%r33167, %r49683;
	// inline asm
	sub.cc.u32 %r33163, %r33163, %r9052;
subc.cc.u32 %r33164, %r33164, %r9053;
subc.cc.u32 %r33165, %r33165, %r9054;
subc.cc.u32 %r33166, %r33166, %r9055;
subc.cc.u32 %r33167, %r33167, %r9056;
subc.cc.u32 %r33168, %r33168, %r9057;
subc.cc.u32 %r33169, %r33169, %r9058;
subc.cc.u32 %r33170, %r33170, %r9059;
subc.cc.u32 %r33171, %r33171, %r9060;
subc.cc.u32 %r33172, %r33172, %r9061;
subc.cc.u32 %r33173, %r33173, %r9062;
subc.u32 %r33174, %r33174, %r9063;

	// inline asm
	setp.gt.u32	%p4272, %r49676, %r9063;
	@%p4272 bra 	BB5_3970;

	setp.lt.u32	%p4273, %r49676, %r9063;
	@%p4273 bra 	BB5_3969;

	setp.gt.u32	%p4274, %r49677, %r9062;
	@%p4274 bra 	BB5_3970;

	setp.lt.u32	%p4275, %r49677, %r9062;
	@%p4275 bra 	BB5_3969;

	setp.gt.u32	%p4276, %r49678, %r9061;
	@%p4276 bra 	BB5_3970;

	setp.lt.u32	%p4277, %r49678, %r9061;
	@%p4277 bra 	BB5_3969;

	setp.gt.u32	%p4278, %r49679, %r9060;
	@%p4278 bra 	BB5_3970;

	setp.lt.u32	%p4279, %r49679, %r9060;
	@%p4279 bra 	BB5_3969;

	setp.gt.u32	%p4280, %r49680, %r9059;
	@%p4280 bra 	BB5_3970;

	setp.lt.u32	%p4281, %r49680, %r9059;
	@%p4281 bra 	BB5_3969;

	setp.gt.u32	%p4282, %r49681, %r9058;
	@%p4282 bra 	BB5_3970;

	setp.lt.u32	%p4283, %r49681, %r9058;
	@%p4283 bra 	BB5_3969;

	setp.gt.u32	%p4284, %r49682, %r9057;
	@%p4284 bra 	BB5_3970;

	setp.lt.u32	%p4285, %r49682, %r9057;
	@%p4285 bra 	BB5_3969;

	setp.gt.u32	%p4286, %r49683, %r9056;
	@%p4286 bra 	BB5_3970;

	setp.lt.u32	%p4287, %r49683, %r9056;
	@%p4287 bra 	BB5_3969;

	setp.gt.u32	%p4288, %r49684, %r9055;
	@%p4288 bra 	BB5_3970;

	setp.lt.u32	%p4289, %r49684, %r9055;
	@%p4289 bra 	BB5_3969;

	setp.gt.u32	%p4290, %r49685, %r9054;
	@%p4290 bra 	BB5_3970;

	setp.lt.u32	%p4291, %r49685, %r9054;
	@%p4291 bra 	BB5_3969;

	setp.gt.u32	%p4292, %r49686, %r9053;
	@%p4292 bra 	BB5_3970;

	setp.ge.u32	%p4293, %r49686, %r9053;
	setp.ge.u32	%p4294, %r49687, %r9052;
	and.pred  	%p4295, %p4293, %p4294;
	@%p4295 bra 	BB5_3970;

BB5_3969:
	mov.u32 	%r33211, -21845;
	mov.u32 	%r33212, -1174470657;
	mov.u32 	%r33213, -1319895041;
	mov.u32 	%r33214, 514588670;
	mov.u32 	%r33215, -156174812;
	mov.u32 	%r33216, 1731252896;
	mov.u32 	%r33217, -209382721;
	mov.u32 	%r33218, 1685539716;
	mov.u32 	%r33219, 1129032919;
	mov.u32 	%r33220, 1260103606;
	mov.u32 	%r33221, 964683418;
	mov.u32 	%r33222, 436277738;
	// inline asm
	add.cc.u32 %r33163, %r33163, %r33211;
addc.cc.u32 %r33164, %r33164, %r33212;
addc.cc.u32 %r33165, %r33165, %r33213;
addc.cc.u32 %r33166, %r33166, %r33214;
addc.cc.u32 %r33167, %r33167, %r33215;
addc.cc.u32 %r33168, %r33168, %r33216;
addc.cc.u32 %r33169, %r33169, %r33217;
addc.cc.u32 %r33170, %r33170, %r33218;
addc.cc.u32 %r33171, %r33171, %r33219;
addc.cc.u32 %r33172, %r33172, %r33220;
addc.cc.u32 %r33173, %r33173, %r33221;
addc.u32 %r33174, %r33174, %r33222;

	// inline asm

BB5_3970:
	mov.u32 	%r33246, %r9051;
	mov.u32 	%r33241, %r9046;
	mov.u32 	%r33236, %r9041;
	mov.u32 	%r33243, %r9048;
	mov.u32 	%r33238, %r9043;
	mov.u32 	%r33245, %r9050;
	mov.u32 	%r33240, %r9045;
	mov.u32 	%r33235, %r9040;
	mov.u32 	%r33242, %r9047;
	mov.u32 	%r33237, %r9042;
	mov.u32 	%r33244, %r9049;
	mov.u32 	%r33239, %r9044;
	// inline asm
	sub.cc.u32 %r33235, %r33235, %r9052;
subc.cc.u32 %r33236, %r33236, %r9053;
subc.cc.u32 %r33237, %r33237, %r9054;
subc.cc.u32 %r33238, %r33238, %r9055;
subc.cc.u32 %r33239, %r33239, %r9056;
subc.cc.u32 %r33240, %r33240, %r9057;
subc.cc.u32 %r33241, %r33241, %r9058;
subc.cc.u32 %r33242, %r33242, %r9059;
subc.cc.u32 %r33243, %r33243, %r9060;
subc.cc.u32 %r33244, %r33244, %r9061;
subc.cc.u32 %r33245, %r33245, %r9062;
subc.u32 %r33246, %r33246, %r9063;

	// inline asm
	setp.gt.u32	%p4296, %r9051, %r9063;
	@%p4296 bra 	BB5_3993;

	setp.lt.u32	%p4297, %r9051, %r9063;
	@%p4297 bra 	BB5_3992;

	setp.gt.u32	%p4298, %r9050, %r9062;
	@%p4298 bra 	BB5_3993;

	setp.lt.u32	%p4299, %r9050, %r9062;
	@%p4299 bra 	BB5_3992;

	setp.gt.u32	%p4300, %r9049, %r9061;
	@%p4300 bra 	BB5_3993;

	setp.lt.u32	%p4301, %r9049, %r9061;
	@%p4301 bra 	BB5_3992;

	setp.gt.u32	%p4302, %r9048, %r9060;
	@%p4302 bra 	BB5_3993;

	setp.lt.u32	%p4303, %r9048, %r9060;
	@%p4303 bra 	BB5_3992;

	setp.gt.u32	%p4304, %r9047, %r9059;
	@%p4304 bra 	BB5_3993;

	setp.lt.u32	%p4305, %r9047, %r9059;
	@%p4305 bra 	BB5_3992;

	setp.gt.u32	%p4306, %r9046, %r9058;
	@%p4306 bra 	BB5_3993;

	setp.lt.u32	%p4307, %r9046, %r9058;
	@%p4307 bra 	BB5_3992;

	setp.gt.u32	%p4308, %r9045, %r9057;
	@%p4308 bra 	BB5_3993;

	setp.lt.u32	%p4309, %r9045, %r9057;
	@%p4309 bra 	BB5_3992;

	setp.gt.u32	%p4310, %r9044, %r9056;
	@%p4310 bra 	BB5_3993;

	setp.lt.u32	%p4311, %r9044, %r9056;
	@%p4311 bra 	BB5_3992;

	setp.gt.u32	%p4312, %r9043, %r9055;
	@%p4312 bra 	BB5_3993;

	setp.lt.u32	%p4313, %r9043, %r9055;
	@%p4313 bra 	BB5_3992;

	setp.gt.u32	%p4314, %r9042, %r9054;
	@%p4314 bra 	BB5_3993;

	setp.lt.u32	%p4315, %r9042, %r9054;
	@%p4315 bra 	BB5_3992;

	setp.gt.u32	%p4316, %r9041, %r9053;
	@%p4316 bra 	BB5_3993;

	setp.ge.u32	%p4317, %r9041, %r9053;
	setp.ge.u32	%p4318, %r9040, %r9052;
	and.pred  	%p4319, %p4317, %p4318;
	@%p4319 bra 	BB5_3993;

BB5_3992:
	mov.u32 	%r33283, -21845;
	mov.u32 	%r33284, -1174470657;
	mov.u32 	%r33285, -1319895041;
	mov.u32 	%r33286, 514588670;
	mov.u32 	%r33287, -156174812;
	mov.u32 	%r33288, 1731252896;
	mov.u32 	%r33289, -209382721;
	mov.u32 	%r33290, 1685539716;
	mov.u32 	%r33291, 1129032919;
	mov.u32 	%r33292, 1260103606;
	mov.u32 	%r33293, 964683418;
	mov.u32 	%r33294, 436277738;
	// inline asm
	add.cc.u32 %r33235, %r33235, %r33283;
addc.cc.u32 %r33236, %r33236, %r33284;
addc.cc.u32 %r33237, %r33237, %r33285;
addc.cc.u32 %r33238, %r33238, %r33286;
addc.cc.u32 %r33239, %r33239, %r33287;
addc.cc.u32 %r33240, %r33240, %r33288;
addc.cc.u32 %r33241, %r33241, %r33289;
addc.cc.u32 %r33242, %r33242, %r33290;
addc.cc.u32 %r33243, %r33243, %r33291;
addc.cc.u32 %r33244, %r33244, %r33292;
addc.cc.u32 %r33245, %r33245, %r33293;
addc.u32 %r33246, %r33246, %r33294;

	// inline asm

BB5_3993:
	shr.u32 	%r33307, %r33245, 31;
	shl.b32 	%r33308, %r33246, 1;
	or.b32  	%r49712, %r33307, %r33308;
	shr.u32 	%r33309, %r33244, 31;
	shl.b32 	%r33310, %r33245, 1;
	or.b32  	%r49713, %r33309, %r33310;
	shr.u32 	%r33311, %r33243, 31;
	shl.b32 	%r33312, %r33244, 1;
	or.b32  	%r49714, %r33311, %r33312;
	shr.u32 	%r33313, %r33242, 31;
	shl.b32 	%r33314, %r33243, 1;
	or.b32  	%r49715, %r33313, %r33314;
	shr.u32 	%r33315, %r33241, 31;
	shl.b32 	%r33316, %r33242, 1;
	or.b32  	%r49716, %r33315, %r33316;
	shr.u32 	%r33317, %r33240, 31;
	shl.b32 	%r33318, %r33241, 1;
	or.b32  	%r49717, %r33317, %r33318;
	shr.u32 	%r33319, %r33239, 31;
	shl.b32 	%r33320, %r33240, 1;
	or.b32  	%r49718, %r33319, %r33320;
	shr.u32 	%r33321, %r33238, 31;
	shl.b32 	%r33322, %r33239, 1;
	or.b32  	%r49719, %r33321, %r33322;
	shr.u32 	%r33323, %r33237, 31;
	shl.b32 	%r33324, %r33238, 1;
	or.b32  	%r49720, %r33323, %r33324;
	shr.u32 	%r33325, %r33236, 31;
	shl.b32 	%r33326, %r33237, 1;
	or.b32  	%r49721, %r33325, %r33326;
	shr.u32 	%r33327, %r33235, 31;
	shl.b32 	%r33328, %r33236, 1;
	or.b32  	%r49722, %r33327, %r33328;
	shl.b32 	%r49723, %r33235, 1;
	setp.gt.u32	%p4320, %r49712, 436277738;
	@%p4320 bra 	BB5_4015;

	setp.lt.u32	%p4321, %r49712, 436277738;
	@%p4321 bra 	BB5_4016;

	setp.gt.u32	%p4322, %r49713, 964683418;
	@%p4322 bra 	BB5_4015;

	setp.lt.u32	%p4323, %r49713, 964683418;
	@%p4323 bra 	BB5_4016;

	setp.gt.u32	%p4324, %r49714, 1260103606;
	@%p4324 bra 	BB5_4015;

	setp.lt.u32	%p4325, %r49714, 1260103606;
	@%p4325 bra 	BB5_4016;

	setp.gt.u32	%p4326, %r49715, 1129032919;
	@%p4326 bra 	BB5_4015;

	setp.lt.u32	%p4327, %r49715, 1129032919;
	@%p4327 bra 	BB5_4016;

	setp.gt.u32	%p4328, %r49716, 1685539716;
	@%p4328 bra 	BB5_4015;

	setp.lt.u32	%p4329, %r49716, 1685539716;
	@%p4329 bra 	BB5_4016;

	setp.gt.u32	%p4330, %r49717, -209382721;
	@%p4330 bra 	BB5_4015;

	setp.lt.u32	%p4331, %r49717, -209382721;
	@%p4331 bra 	BB5_4016;

	setp.gt.u32	%p4332, %r49718, 1731252896;
	@%p4332 bra 	BB5_4015;

	setp.lt.u32	%p4333, %r49718, 1731252896;
	@%p4333 bra 	BB5_4016;

	setp.gt.u32	%p4334, %r49719, -156174812;
	@%p4334 bra 	BB5_4015;

	setp.lt.u32	%p4335, %r49719, -156174812;
	@%p4335 bra 	BB5_4016;

	setp.gt.u32	%p4336, %r49720, 514588670;
	@%p4336 bra 	BB5_4015;

	setp.lt.u32	%p4337, %r49720, 514588670;
	@%p4337 bra 	BB5_4016;

	setp.gt.u32	%p4338, %r49721, -1319895041;
	@%p4338 bra 	BB5_4015;

	setp.lt.u32	%p4339, %r49721, -1319895041;
	@%p4339 bra 	BB5_4016;

	setp.gt.u32	%p4340, %r49722, -1174470657;
	@%p4340 bra 	BB5_4015;

	setp.lt.u32	%p4341, %r49722, -1174470657;
	setp.lt.u32	%p4342, %r49723, -21845;
	or.pred  	%p4343, %p4341, %p4342;
	@%p4343 bra 	BB5_4016;

BB5_4015:
	mov.u32 	%r33341, -21845;
	mov.u32 	%r33342, -1174470657;
	mov.u32 	%r33343, -1319895041;
	mov.u32 	%r33344, 514588670;
	mov.u32 	%r33345, -156174812;
	mov.u32 	%r33346, 1731252896;
	mov.u32 	%r33347, -209382721;
	mov.u32 	%r33348, 1685539716;
	mov.u32 	%r33349, 1129032919;
	mov.u32 	%r33350, 1260103606;
	mov.u32 	%r33351, 964683418;
	mov.u32 	%r33352, 436277738;
	// inline asm
	sub.cc.u32 %r49723, %r49723, %r33341;
subc.cc.u32 %r49722, %r49722, %r33342;
subc.cc.u32 %r49721, %r49721, %r33343;
subc.cc.u32 %r49720, %r49720, %r33344;
subc.cc.u32 %r49719, %r49719, %r33345;
subc.cc.u32 %r49718, %r49718, %r33346;
subc.cc.u32 %r49717, %r49717, %r33347;
subc.cc.u32 %r49716, %r49716, %r33348;
subc.cc.u32 %r49715, %r49715, %r33349;
subc.cc.u32 %r49714, %r49714, %r33350;
subc.cc.u32 %r49713, %r49713, %r33351;
subc.u32 %r49712, %r49712, %r33352;

	// inline asm

BB5_4016:
	shr.u32 	%r33365, %r33173, 31;
	shl.b32 	%r33366, %r33174, 1;
	or.b32  	%r49724, %r33365, %r33366;
	shr.u32 	%r33367, %r33172, 31;
	shl.b32 	%r33368, %r33173, 1;
	or.b32  	%r49725, %r33367, %r33368;
	shr.u32 	%r33369, %r33171, 31;
	shl.b32 	%r33370, %r33172, 1;
	or.b32  	%r49726, %r33369, %r33370;
	shr.u32 	%r33371, %r33170, 31;
	shl.b32 	%r33372, %r33171, 1;
	or.b32  	%r49727, %r33371, %r33372;
	shr.u32 	%r33373, %r33169, 31;
	shl.b32 	%r33374, %r33170, 1;
	or.b32  	%r49728, %r33373, %r33374;
	shr.u32 	%r33375, %r33168, 31;
	shl.b32 	%r33376, %r33169, 1;
	or.b32  	%r49729, %r33375, %r33376;
	shr.u32 	%r33377, %r33167, 31;
	shl.b32 	%r33378, %r33168, 1;
	or.b32  	%r49730, %r33377, %r33378;
	shr.u32 	%r33379, %r33166, 31;
	shl.b32 	%r33380, %r33167, 1;
	or.b32  	%r49731, %r33379, %r33380;
	shr.u32 	%r33381, %r33165, 31;
	shl.b32 	%r33382, %r33166, 1;
	or.b32  	%r49732, %r33381, %r33382;
	shr.u32 	%r33383, %r33164, 31;
	shl.b32 	%r33384, %r33165, 1;
	or.b32  	%r49733, %r33383, %r33384;
	shr.u32 	%r33385, %r33163, 31;
	shl.b32 	%r33386, %r33164, 1;
	or.b32  	%r49734, %r33385, %r33386;
	shl.b32 	%r49735, %r33163, 1;
	setp.gt.u32	%p4344, %r49724, 436277738;
	@%p4344 bra 	BB5_4038;

	setp.lt.u32	%p4345, %r49724, 436277738;
	@%p4345 bra 	BB5_4039;

	setp.gt.u32	%p4346, %r49725, 964683418;
	@%p4346 bra 	BB5_4038;

	setp.lt.u32	%p4347, %r49725, 964683418;
	@%p4347 bra 	BB5_4039;

	setp.gt.u32	%p4348, %r49726, 1260103606;
	@%p4348 bra 	BB5_4038;

	setp.lt.u32	%p4349, %r49726, 1260103606;
	@%p4349 bra 	BB5_4039;

	setp.gt.u32	%p4350, %r49727, 1129032919;
	@%p4350 bra 	BB5_4038;

	setp.lt.u32	%p4351, %r49727, 1129032919;
	@%p4351 bra 	BB5_4039;

	setp.gt.u32	%p4352, %r49728, 1685539716;
	@%p4352 bra 	BB5_4038;

	setp.lt.u32	%p4353, %r49728, 1685539716;
	@%p4353 bra 	BB5_4039;

	setp.gt.u32	%p4354, %r49729, -209382721;
	@%p4354 bra 	BB5_4038;

	setp.lt.u32	%p4355, %r49729, -209382721;
	@%p4355 bra 	BB5_4039;

	setp.gt.u32	%p4356, %r49730, 1731252896;
	@%p4356 bra 	BB5_4038;

	setp.lt.u32	%p4357, %r49730, 1731252896;
	@%p4357 bra 	BB5_4039;

	setp.gt.u32	%p4358, %r49731, -156174812;
	@%p4358 bra 	BB5_4038;

	setp.lt.u32	%p4359, %r49731, -156174812;
	@%p4359 bra 	BB5_4039;

	setp.gt.u32	%p4360, %r49732, 514588670;
	@%p4360 bra 	BB5_4038;

	setp.lt.u32	%p4361, %r49732, 514588670;
	@%p4361 bra 	BB5_4039;

	setp.gt.u32	%p4362, %r49733, -1319895041;
	@%p4362 bra 	BB5_4038;

	setp.lt.u32	%p4363, %r49733, -1319895041;
	@%p4363 bra 	BB5_4039;

	setp.gt.u32	%p4364, %r49734, -1174470657;
	@%p4364 bra 	BB5_4038;

	setp.lt.u32	%p4365, %r49734, -1174470657;
	setp.lt.u32	%p4366, %r49735, -21845;
	or.pred  	%p4367, %p4365, %p4366;
	@%p4367 bra 	BB5_4039;

BB5_4038:
	mov.u32 	%r33399, -21845;
	mov.u32 	%r33400, -1174470657;
	mov.u32 	%r33401, -1319895041;
	mov.u32 	%r33402, 514588670;
	mov.u32 	%r33403, -156174812;
	mov.u32 	%r33404, 1731252896;
	mov.u32 	%r33405, -209382721;
	mov.u32 	%r33406, 1685539716;
	mov.u32 	%r33407, 1129032919;
	mov.u32 	%r33408, 1260103606;
	mov.u32 	%r33409, 964683418;
	mov.u32 	%r33410, 436277738;
	// inline asm
	sub.cc.u32 %r49735, %r49735, %r33399;
subc.cc.u32 %r49734, %r49734, %r33400;
subc.cc.u32 %r49733, %r49733, %r33401;
subc.cc.u32 %r49732, %r49732, %r33402;
subc.cc.u32 %r49731, %r49731, %r33403;
subc.cc.u32 %r49730, %r49730, %r33404;
subc.cc.u32 %r49729, %r49729, %r33405;
subc.cc.u32 %r49728, %r49728, %r33406;
subc.cc.u32 %r49727, %r49727, %r33407;
subc.cc.u32 %r49726, %r49726, %r33408;
subc.cc.u32 %r49725, %r49725, %r33409;
subc.u32 %r49724, %r49724, %r33410;

	// inline asm

BB5_4039:
	mov.u32 	%r33430, %r49536;
	mov.u32 	%r33423, %r49543;
	mov.u32 	%r33428, %r49538;
	mov.u32 	%r33433, %r49533;
	mov.u32 	%r33426, %r49540;
	mov.u32 	%r33431, %r49535;
	mov.u32 	%r33424, %r49542;
	mov.u32 	%r33429, %r49537;
	mov.u32 	%r33434, %r49532;
	mov.u32 	%r33427, %r49539;
	mov.u32 	%r33432, %r49534;
	mov.u32 	%r33425, %r49541;
	// inline asm
	sub.cc.u32 %r33423, %r33423, %r48799;
subc.cc.u32 %r33424, %r33424, %r48798;
subc.cc.u32 %r33425, %r33425, %r48797;
subc.cc.u32 %r33426, %r33426, %r48796;
subc.cc.u32 %r33427, %r33427, %r48795;
subc.cc.u32 %r33428, %r33428, %r48794;
subc.cc.u32 %r33429, %r33429, %r48793;
subc.cc.u32 %r33430, %r33430, %r48792;
subc.cc.u32 %r33431, %r33431, %r49991;
subc.cc.u32 %r33432, %r33432, %r49990;
subc.cc.u32 %r33433, %r33433, %r49989;
subc.u32 %r33434, %r33434, %r49988;

	// inline asm
	setp.gt.u32	%p4368, %r49532, %r49988;
	@%p4368 bra 	BB5_4062;

	setp.lt.u32	%p4369, %r49532, %r49988;
	@%p4369 bra 	BB5_4061;

	setp.gt.u32	%p4370, %r49533, %r49989;
	@%p4370 bra 	BB5_4062;

	setp.lt.u32	%p4371, %r49533, %r49989;
	@%p4371 bra 	BB5_4061;

	setp.gt.u32	%p4372, %r49534, %r49990;
	@%p4372 bra 	BB5_4062;

	setp.lt.u32	%p4373, %r49534, %r49990;
	@%p4373 bra 	BB5_4061;

	setp.gt.u32	%p4374, %r49535, %r49991;
	@%p4374 bra 	BB5_4062;

	setp.lt.u32	%p4375, %r49535, %r49991;
	@%p4375 bra 	BB5_4061;

	setp.gt.u32	%p4376, %r49536, %r48792;
	@%p4376 bra 	BB5_4062;

	setp.lt.u32	%p4377, %r49536, %r48792;
	@%p4377 bra 	BB5_4061;

	setp.gt.u32	%p4378, %r49537, %r48793;
	@%p4378 bra 	BB5_4062;

	setp.lt.u32	%p4379, %r49537, %r48793;
	@%p4379 bra 	BB5_4061;

	setp.gt.u32	%p4380, %r49538, %r48794;
	@%p4380 bra 	BB5_4062;

	setp.lt.u32	%p4381, %r49538, %r48794;
	@%p4381 bra 	BB5_4061;

	setp.gt.u32	%p4382, %r49539, %r48795;
	@%p4382 bra 	BB5_4062;

	setp.lt.u32	%p4383, %r49539, %r48795;
	@%p4383 bra 	BB5_4061;

	setp.gt.u32	%p4384, %r49540, %r48796;
	@%p4384 bra 	BB5_4062;

	setp.lt.u32	%p4385, %r49540, %r48796;
	@%p4385 bra 	BB5_4061;

	setp.gt.u32	%p4386, %r49541, %r48797;
	@%p4386 bra 	BB5_4062;

	setp.lt.u32	%p4387, %r49541, %r48797;
	@%p4387 bra 	BB5_4061;

	setp.gt.u32	%p4388, %r49542, %r48798;
	@%p4388 bra 	BB5_4062;

	setp.ge.u32	%p4389, %r49542, %r48798;
	setp.ge.u32	%p4390, %r49543, %r48799;
	and.pred  	%p4391, %p4389, %p4390;
	@%p4391 bra 	BB5_4062;

BB5_4061:
	mov.u32 	%r33471, -21845;
	mov.u32 	%r33472, -1174470657;
	mov.u32 	%r33473, -1319895041;
	mov.u32 	%r33474, 514588670;
	mov.u32 	%r33475, -156174812;
	mov.u32 	%r33476, 1731252896;
	mov.u32 	%r33477, -209382721;
	mov.u32 	%r33478, 1685539716;
	mov.u32 	%r33479, 1129032919;
	mov.u32 	%r33480, 1260103606;
	mov.u32 	%r33481, 964683418;
	mov.u32 	%r33482, 436277738;
	// inline asm
	add.cc.u32 %r33423, %r33423, %r33471;
addc.cc.u32 %r33424, %r33424, %r33472;
addc.cc.u32 %r33425, %r33425, %r33473;
addc.cc.u32 %r33426, %r33426, %r33474;
addc.cc.u32 %r33427, %r33427, %r33475;
addc.cc.u32 %r33428, %r33428, %r33476;
addc.cc.u32 %r33429, %r33429, %r33477;
addc.cc.u32 %r33430, %r33430, %r33478;
addc.cc.u32 %r33431, %r33431, %r33479;
addc.cc.u32 %r33432, %r33432, %r33480;
addc.cc.u32 %r33433, %r33433, %r33481;
addc.u32 %r33434, %r33434, %r33482;

	// inline asm

BB5_4062:
	mov.u32 	%r49755, %r49527;
	mov.u32 	%r49750, %r49522;
	mov.u32 	%r49757, %r49529;
	mov.u32 	%r49752, %r49524;
	mov.u32 	%r49759, %r49531;
	mov.u32 	%r49754, %r49526;
	mov.u32 	%r49749, %r49521;
	mov.u32 	%r49756, %r49528;
	mov.u32 	%r49751, %r49523;
	mov.u32 	%r49758, %r49530;
	mov.u32 	%r49753, %r49525;
	mov.u32 	%r49748, %r49520;
	// inline asm
	sub.cc.u32 %r49759, %r49759, %r28099;
subc.cc.u32 %r49758, %r49758, %r28100;
subc.cc.u32 %r49757, %r49757, %r28101;
subc.cc.u32 %r49756, %r49756, %r28102;
subc.cc.u32 %r49755, %r49755, %r28103;
subc.cc.u32 %r49754, %r49754, %r28104;
subc.cc.u32 %r49753, %r49753, %r28105;
subc.cc.u32 %r49752, %r49752, %r28106;
subc.cc.u32 %r49751, %r49751, %r28107;
subc.cc.u32 %r49750, %r49750, %r28108;
subc.cc.u32 %r49749, %r49749, %r28109;
subc.u32 %r49748, %r49748, %r49976;

	// inline asm
	setp.gt.u32	%p4392, %r49520, %r49976;
	@%p4392 bra 	BB5_4085;

	setp.lt.u32	%p4393, %r49520, %r49976;
	@%p4393 bra 	BB5_4084;

	setp.gt.u32	%p4394, %r49521, %r28109;
	@%p4394 bra 	BB5_4085;

	setp.lt.u32	%p4395, %r49521, %r28109;
	@%p4395 bra 	BB5_4084;

	setp.gt.u32	%p4396, %r49522, %r28108;
	@%p4396 bra 	BB5_4085;

	setp.lt.u32	%p4397, %r49522, %r28108;
	@%p4397 bra 	BB5_4084;

	setp.gt.u32	%p4398, %r49523, %r28107;
	@%p4398 bra 	BB5_4085;

	setp.lt.u32	%p4399, %r49523, %r28107;
	@%p4399 bra 	BB5_4084;

	setp.gt.u32	%p4400, %r49524, %r28106;
	@%p4400 bra 	BB5_4085;

	setp.lt.u32	%p4401, %r49524, %r28106;
	@%p4401 bra 	BB5_4084;

	setp.gt.u32	%p4402, %r49525, %r28105;
	@%p4402 bra 	BB5_4085;

	setp.lt.u32	%p4403, %r49525, %r28105;
	@%p4403 bra 	BB5_4084;

	setp.gt.u32	%p4404, %r49526, %r28104;
	@%p4404 bra 	BB5_4085;

	setp.lt.u32	%p4405, %r49526, %r28104;
	@%p4405 bra 	BB5_4084;

	setp.gt.u32	%p4406, %r49527, %r28103;
	@%p4406 bra 	BB5_4085;

	setp.lt.u32	%p4407, %r49527, %r28103;
	@%p4407 bra 	BB5_4084;

	setp.gt.u32	%p4408, %r49528, %r28102;
	@%p4408 bra 	BB5_4085;

	setp.lt.u32	%p4409, %r49528, %r28102;
	@%p4409 bra 	BB5_4084;

	setp.gt.u32	%p4410, %r49529, %r28101;
	@%p4410 bra 	BB5_4085;

	setp.lt.u32	%p4411, %r49529, %r28101;
	@%p4411 bra 	BB5_4084;

	setp.gt.u32	%p4412, %r49530, %r28100;
	@%p4412 bra 	BB5_4085;

	setp.ge.u32	%p4413, %r49530, %r28100;
	setp.ge.u32	%p4414, %r49531, %r28099;
	and.pred  	%p4415, %p4413, %p4414;
	@%p4415 bra 	BB5_4085;

BB5_4084:
	mov.u32 	%r33543, -21845;
	mov.u32 	%r33544, -1174470657;
	mov.u32 	%r33545, -1319895041;
	mov.u32 	%r33546, 514588670;
	mov.u32 	%r33547, -156174812;
	mov.u32 	%r33548, 1731252896;
	mov.u32 	%r33549, -209382721;
	mov.u32 	%r33550, 1685539716;
	mov.u32 	%r33551, 1129032919;
	mov.u32 	%r33552, 1260103606;
	mov.u32 	%r33553, 964683418;
	mov.u32 	%r33554, 436277738;
	// inline asm
	add.cc.u32 %r49759, %r49759, %r33543;
addc.cc.u32 %r49758, %r49758, %r33544;
addc.cc.u32 %r49757, %r49757, %r33545;
addc.cc.u32 %r49756, %r49756, %r33546;
addc.cc.u32 %r49755, %r49755, %r33547;
addc.cc.u32 %r49754, %r49754, %r33548;
addc.cc.u32 %r49753, %r49753, %r33549;
addc.cc.u32 %r49752, %r49752, %r33550;
addc.cc.u32 %r49751, %r49751, %r33551;
addc.cc.u32 %r49750, %r49750, %r33552;
addc.cc.u32 %r49749, %r49749, %r33553;
addc.u32 %r49748, %r49748, %r33554;

	// inline asm

BB5_4085:
	// Callseq Start 194
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r33423;
	st.param.b32	[param0+4], %r33424;
	st.param.b32	[param0+8], %r33425;
	st.param.b32	[param0+12], %r33426;
	st.param.b32	[param0+16], %r33427;
	st.param.b32	[param0+20], %r33428;
	st.param.b32	[param0+24], %r33429;
	st.param.b32	[param0+28], %r33430;
	st.param.b32	[param0+32], %r33431;
	st.param.b32	[param0+36], %r33432;
	st.param.b32	[param0+40], %r33433;
	st.param.b32	[param0+44], %r33434;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r49483;
	st.param.b32	[param1+4], %r49482;
	st.param.b32	[param1+8], %r49481;
	st.param.b32	[param1+12], %r49480;
	st.param.b32	[param1+16], %r49479;
	st.param.b32	[param1+20], %r49478;
	st.param.b32	[param1+24], %r49477;
	st.param.b32	[param1+28], %r49476;
	st.param.b32	[param1+32], %r49475;
	st.param.b32	[param1+36], %r49474;
	st.param.b32	[param1+40], %r49473;
	st.param.b32	[param1+44], %r49472;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r9436, [retval0+0];
	ld.param.b32	%r9437, [retval0+4];
	ld.param.b32	%r9438, [retval0+8];
	ld.param.b32	%r9439, [retval0+12];
	ld.param.b32	%r9440, [retval0+16];
	ld.param.b32	%r9441, [retval0+20];
	ld.param.b32	%r9442, [retval0+24];
	ld.param.b32	%r9443, [retval0+28];
	ld.param.b32	%r9444, [retval0+32];
	ld.param.b32	%r9445, [retval0+36];
	ld.param.b32	%r9446, [retval0+40];
	ld.param.b32	%r9447, [retval0+44];
	
	//{
	}// Callseq End 194
	// Callseq Start 195
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r49759;
	st.param.b32	[param0+4], %r49758;
	st.param.b32	[param0+8], %r49757;
	st.param.b32	[param0+12], %r49756;
	st.param.b32	[param0+16], %r49755;
	st.param.b32	[param0+20], %r49754;
	st.param.b32	[param0+24], %r49753;
	st.param.b32	[param0+28], %r49752;
	st.param.b32	[param0+32], %r49751;
	st.param.b32	[param0+36], %r49750;
	st.param.b32	[param0+40], %r49749;
	st.param.b32	[param0+44], %r49748;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r49495;
	st.param.b32	[param1+4], %r49494;
	st.param.b32	[param1+8], %r49493;
	st.param.b32	[param1+12], %r49492;
	st.param.b32	[param1+16], %r49491;
	st.param.b32	[param1+20], %r49490;
	st.param.b32	[param1+24], %r49489;
	st.param.b32	[param1+28], %r49488;
	st.param.b32	[param1+32], %r49487;
	st.param.b32	[param1+36], %r49486;
	st.param.b32	[param1+40], %r49485;
	st.param.b32	[param1+44], %r49484;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r9448, [retval0+0];
	ld.param.b32	%r9449, [retval0+4];
	ld.param.b32	%r9450, [retval0+8];
	ld.param.b32	%r9451, [retval0+12];
	ld.param.b32	%r9452, [retval0+16];
	ld.param.b32	%r9453, [retval0+20];
	ld.param.b32	%r9454, [retval0+24];
	ld.param.b32	%r9455, [retval0+28];
	ld.param.b32	%r9456, [retval0+32];
	ld.param.b32	%r9457, [retval0+36];
	ld.param.b32	%r9458, [retval0+40];
	ld.param.b32	%r9459, [retval0+44];
	
	//{
	}// Callseq End 195
	// inline asm
	add.cc.u32 %r49759, %r49759, %r33423;
addc.cc.u32 %r49758, %r49758, %r33424;
addc.cc.u32 %r49757, %r49757, %r33425;
addc.cc.u32 %r49756, %r49756, %r33426;
addc.cc.u32 %r49755, %r49755, %r33427;
addc.cc.u32 %r49754, %r49754, %r33428;
addc.cc.u32 %r49753, %r49753, %r33429;
addc.cc.u32 %r49752, %r49752, %r33430;
addc.cc.u32 %r49751, %r49751, %r33431;
addc.cc.u32 %r49750, %r49750, %r33432;
addc.cc.u32 %r49749, %r49749, %r33433;
addc.u32 %r49748, %r49748, %r33434;

	// inline asm
	setp.gt.u32	%p4416, %r49748, 436277738;
	@%p4416 bra 	BB5_4107;

	setp.lt.u32	%p4417, %r49748, 436277738;
	@%p4417 bra 	BB5_4108;

	setp.gt.u32	%p4418, %r49749, 964683418;
	@%p4418 bra 	BB5_4107;

	setp.lt.u32	%p4419, %r49749, 964683418;
	@%p4419 bra 	BB5_4108;

	setp.gt.u32	%p4420, %r49750, 1260103606;
	@%p4420 bra 	BB5_4107;

	setp.lt.u32	%p4421, %r49750, 1260103606;
	@%p4421 bra 	BB5_4108;

	setp.gt.u32	%p4422, %r49751, 1129032919;
	@%p4422 bra 	BB5_4107;

	setp.lt.u32	%p4423, %r49751, 1129032919;
	@%p4423 bra 	BB5_4108;

	setp.gt.u32	%p4424, %r49752, 1685539716;
	@%p4424 bra 	BB5_4107;

	setp.lt.u32	%p4425, %r49752, 1685539716;
	@%p4425 bra 	BB5_4108;

	setp.gt.u32	%p4426, %r49753, -209382721;
	@%p4426 bra 	BB5_4107;

	setp.lt.u32	%p4427, %r49753, -209382721;
	@%p4427 bra 	BB5_4108;

	setp.gt.u32	%p4428, %r49754, 1731252896;
	@%p4428 bra 	BB5_4107;

	setp.lt.u32	%p4429, %r49754, 1731252896;
	@%p4429 bra 	BB5_4108;

	setp.gt.u32	%p4430, %r49755, -156174812;
	@%p4430 bra 	BB5_4107;

	setp.lt.u32	%p4431, %r49755, -156174812;
	@%p4431 bra 	BB5_4108;

	setp.gt.u32	%p4432, %r49756, 514588670;
	@%p4432 bra 	BB5_4107;

	setp.lt.u32	%p4433, %r49756, 514588670;
	@%p4433 bra 	BB5_4108;

	setp.gt.u32	%p4434, %r49757, -1319895041;
	@%p4434 bra 	BB5_4107;

	setp.lt.u32	%p4435, %r49757, -1319895041;
	@%p4435 bra 	BB5_4108;

	setp.gt.u32	%p4436, %r49758, -1174470657;
	@%p4436 bra 	BB5_4107;

	setp.lt.u32	%p4437, %r49758, -1174470657;
	setp.lt.u32	%p4438, %r49759, -21845;
	or.pred  	%p4439, %p4437, %p4438;
	@%p4439 bra 	BB5_4108;

BB5_4107:
	mov.u32 	%r33615, -21845;
	mov.u32 	%r33616, -1174470657;
	mov.u32 	%r33617, -1319895041;
	mov.u32 	%r33618, 514588670;
	mov.u32 	%r33619, -156174812;
	mov.u32 	%r33620, 1731252896;
	mov.u32 	%r33621, -209382721;
	mov.u32 	%r33622, 1685539716;
	mov.u32 	%r33623, 1129032919;
	mov.u32 	%r33624, 1260103606;
	mov.u32 	%r33625, 964683418;
	mov.u32 	%r33626, 436277738;
	// inline asm
	sub.cc.u32 %r49759, %r49759, %r33615;
subc.cc.u32 %r49758, %r49758, %r33616;
subc.cc.u32 %r49757, %r49757, %r33617;
subc.cc.u32 %r49756, %r49756, %r33618;
subc.cc.u32 %r49755, %r49755, %r33619;
subc.cc.u32 %r49754, %r49754, %r33620;
subc.cc.u32 %r49753, %r49753, %r33621;
subc.cc.u32 %r49752, %r49752, %r33622;
subc.cc.u32 %r49751, %r49751, %r33623;
subc.cc.u32 %r49750, %r49750, %r33624;
subc.cc.u32 %r49749, %r49749, %r33625;
subc.u32 %r49748, %r49748, %r33626;

	// inline asm

BB5_4108:
	// Callseq Start 196
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r49759;
	st.param.b32	[param0+4], %r49758;
	st.param.b32	[param0+8], %r49757;
	st.param.b32	[param0+12], %r49756;
	st.param.b32	[param0+16], %r49755;
	st.param.b32	[param0+20], %r49754;
	st.param.b32	[param0+24], %r49753;
	st.param.b32	[param0+28], %r49752;
	st.param.b32	[param0+32], %r49751;
	st.param.b32	[param0+36], %r49750;
	st.param.b32	[param0+40], %r49749;
	st.param.b32	[param0+44], %r49748;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r32341;
	st.param.b32	[param1+4], %r32342;
	st.param.b32	[param1+8], %r32343;
	st.param.b32	[param1+12], %r32344;
	st.param.b32	[param1+16], %r32345;
	st.param.b32	[param1+20], %r32346;
	st.param.b32	[param1+24], %r32347;
	st.param.b32	[param1+28], %r32348;
	st.param.b32	[param1+32], %r32349;
	st.param.b32	[param1+36], %r32350;
	st.param.b32	[param1+40], %r32351;
	st.param.b32	[param1+44], %r32352;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r33663, [retval0+0];
	ld.param.b32	%r33664, [retval0+4];
	ld.param.b32	%r33665, [retval0+8];
	ld.param.b32	%r33666, [retval0+12];
	ld.param.b32	%r33667, [retval0+16];
	ld.param.b32	%r33668, [retval0+20];
	ld.param.b32	%r33669, [retval0+24];
	ld.param.b32	%r33670, [retval0+28];
	ld.param.b32	%r33671, [retval0+32];
	ld.param.b32	%r33672, [retval0+36];
	ld.param.b32	%r33673, [retval0+40];
	ld.param.b32	%r33674, [retval0+44];
	
	//{
	}// Callseq End 196
	mov.u32 	%r49783, %r33663;
	mov.u32 	%r49776, %r33670;
	mov.u32 	%r49781, %r33665;
	mov.u32 	%r49774, %r33672;
	mov.u32 	%r49779, %r33667;
	mov.u32 	%r49772, %r33674;
	mov.u32 	%r49777, %r33669;
	mov.u32 	%r49782, %r33664;
	mov.u32 	%r49775, %r33671;
	mov.u32 	%r49780, %r33666;
	mov.u32 	%r49773, %r33673;
	mov.u32 	%r49778, %r33668;
	// inline asm
	sub.cc.u32 %r49783, %r49783, %r9436;
subc.cc.u32 %r49782, %r49782, %r9437;
subc.cc.u32 %r49781, %r49781, %r9438;
subc.cc.u32 %r49780, %r49780, %r9439;
subc.cc.u32 %r49779, %r49779, %r9440;
subc.cc.u32 %r49778, %r49778, %r9441;
subc.cc.u32 %r49777, %r49777, %r9442;
subc.cc.u32 %r49776, %r49776, %r9443;
subc.cc.u32 %r49775, %r49775, %r9444;
subc.cc.u32 %r49774, %r49774, %r9445;
subc.cc.u32 %r49773, %r49773, %r9446;
subc.u32 %r49772, %r49772, %r9447;

	// inline asm
	setp.gt.u32	%p4440, %r33674, %r9447;
	@%p4440 bra 	BB5_4131;

	setp.lt.u32	%p4441, %r33674, %r9447;
	@%p4441 bra 	BB5_4130;

	setp.gt.u32	%p4442, %r33673, %r9446;
	@%p4442 bra 	BB5_4131;

	setp.lt.u32	%p4443, %r33673, %r9446;
	@%p4443 bra 	BB5_4130;

	setp.gt.u32	%p4444, %r33672, %r9445;
	@%p4444 bra 	BB5_4131;

	setp.lt.u32	%p4445, %r33672, %r9445;
	@%p4445 bra 	BB5_4130;

	setp.gt.u32	%p4446, %r33671, %r9444;
	@%p4446 bra 	BB5_4131;

	setp.lt.u32	%p4447, %r33671, %r9444;
	@%p4447 bra 	BB5_4130;

	setp.gt.u32	%p4448, %r33670, %r9443;
	@%p4448 bra 	BB5_4131;

	setp.lt.u32	%p4449, %r33670, %r9443;
	@%p4449 bra 	BB5_4130;

	setp.gt.u32	%p4450, %r33669, %r9442;
	@%p4450 bra 	BB5_4131;

	setp.lt.u32	%p4451, %r33669, %r9442;
	@%p4451 bra 	BB5_4130;

	setp.gt.u32	%p4452, %r33668, %r9441;
	@%p4452 bra 	BB5_4131;

	setp.lt.u32	%p4453, %r33668, %r9441;
	@%p4453 bra 	BB5_4130;

	setp.gt.u32	%p4454, %r33667, %r9440;
	@%p4454 bra 	BB5_4131;

	setp.lt.u32	%p4455, %r33667, %r9440;
	@%p4455 bra 	BB5_4130;

	setp.gt.u32	%p4456, %r33666, %r9439;
	@%p4456 bra 	BB5_4131;

	setp.lt.u32	%p4457, %r33666, %r9439;
	@%p4457 bra 	BB5_4130;

	setp.gt.u32	%p4458, %r33665, %r9438;
	@%p4458 bra 	BB5_4131;

	setp.lt.u32	%p4459, %r33665, %r9438;
	@%p4459 bra 	BB5_4130;

	setp.gt.u32	%p4460, %r33664, %r9437;
	@%p4460 bra 	BB5_4131;

	setp.ge.u32	%p4461, %r33664, %r9437;
	setp.ge.u32	%p4462, %r33663, %r9436;
	and.pred  	%p4463, %p4461, %p4462;
	@%p4463 bra 	BB5_4131;

BB5_4130:
	mov.u32 	%r33687, -21845;
	mov.u32 	%r33688, -1174470657;
	mov.u32 	%r33689, -1319895041;
	mov.u32 	%r33690, 514588670;
	mov.u32 	%r33691, -156174812;
	mov.u32 	%r33692, 1731252896;
	mov.u32 	%r33693, -209382721;
	mov.u32 	%r33694, 1685539716;
	mov.u32 	%r33695, 1129032919;
	mov.u32 	%r33696, 1260103606;
	mov.u32 	%r33697, 964683418;
	mov.u32 	%r33698, 436277738;
	// inline asm
	add.cc.u32 %r49783, %r49783, %r33687;
addc.cc.u32 %r49782, %r49782, %r33688;
addc.cc.u32 %r49781, %r49781, %r33689;
addc.cc.u32 %r49780, %r49780, %r33690;
addc.cc.u32 %r49779, %r49779, %r33691;
addc.cc.u32 %r49778, %r49778, %r33692;
addc.cc.u32 %r49777, %r49777, %r33693;
addc.cc.u32 %r49776, %r49776, %r33694;
addc.cc.u32 %r49775, %r49775, %r33695;
addc.cc.u32 %r49774, %r49774, %r33696;
addc.cc.u32 %r49773, %r49773, %r33697;
addc.u32 %r49772, %r49772, %r33698;

	// inline asm

BB5_4131:
	mov.u32 	%r49784, %r49772;
	mov.u32 	%r49791, %r49779;
	mov.u32 	%r49786, %r49774;
	mov.u32 	%r49793, %r49781;
	mov.u32 	%r49788, %r49776;
	mov.u32 	%r49795, %r49783;
	mov.u32 	%r49790, %r49778;
	mov.u32 	%r49785, %r49773;
	mov.u32 	%r49792, %r49780;
	mov.u32 	%r49787, %r49775;
	mov.u32 	%r49794, %r49782;
	mov.u32 	%r49789, %r49777;
	// inline asm
	sub.cc.u32 %r49795, %r49795, %r9448;
subc.cc.u32 %r49794, %r49794, %r9449;
subc.cc.u32 %r49793, %r49793, %r9450;
subc.cc.u32 %r49792, %r49792, %r9451;
subc.cc.u32 %r49791, %r49791, %r9452;
subc.cc.u32 %r49790, %r49790, %r9453;
subc.cc.u32 %r49789, %r49789, %r9454;
subc.cc.u32 %r49788, %r49788, %r9455;
subc.cc.u32 %r49787, %r49787, %r9456;
subc.cc.u32 %r49786, %r49786, %r9457;
subc.cc.u32 %r49785, %r49785, %r9458;
subc.u32 %r49784, %r49784, %r9459;

	// inline asm
	setp.gt.u32	%p4464, %r49772, %r9459;
	@%p4464 bra 	BB5_4154;

	setp.lt.u32	%p4465, %r49772, %r9459;
	@%p4465 bra 	BB5_4153;

	setp.gt.u32	%p4466, %r49773, %r9458;
	@%p4466 bra 	BB5_4154;

	setp.lt.u32	%p4467, %r49773, %r9458;
	@%p4467 bra 	BB5_4153;

	setp.gt.u32	%p4468, %r49774, %r9457;
	@%p4468 bra 	BB5_4154;

	setp.lt.u32	%p4469, %r49774, %r9457;
	@%p4469 bra 	BB5_4153;

	setp.gt.u32	%p4470, %r49775, %r9456;
	@%p4470 bra 	BB5_4154;

	setp.lt.u32	%p4471, %r49775, %r9456;
	@%p4471 bra 	BB5_4153;

	setp.gt.u32	%p4472, %r49776, %r9455;
	@%p4472 bra 	BB5_4154;

	setp.lt.u32	%p4473, %r49776, %r9455;
	@%p4473 bra 	BB5_4153;

	setp.gt.u32	%p4474, %r49777, %r9454;
	@%p4474 bra 	BB5_4154;

	setp.lt.u32	%p4475, %r49777, %r9454;
	@%p4475 bra 	BB5_4153;

	setp.gt.u32	%p4476, %r49778, %r9453;
	@%p4476 bra 	BB5_4154;

	setp.lt.u32	%p4477, %r49778, %r9453;
	@%p4477 bra 	BB5_4153;

	setp.gt.u32	%p4478, %r49779, %r9452;
	@%p4478 bra 	BB5_4154;

	setp.lt.u32	%p4479, %r49779, %r9452;
	@%p4479 bra 	BB5_4153;

	setp.gt.u32	%p4480, %r49780, %r9451;
	@%p4480 bra 	BB5_4154;

	setp.lt.u32	%p4481, %r49780, %r9451;
	@%p4481 bra 	BB5_4153;

	setp.gt.u32	%p4482, %r49781, %r9450;
	@%p4482 bra 	BB5_4154;

	setp.lt.u32	%p4483, %r49781, %r9450;
	@%p4483 bra 	BB5_4153;

	setp.gt.u32	%p4484, %r49782, %r9449;
	@%p4484 bra 	BB5_4154;

	setp.ge.u32	%p4485, %r49782, %r9449;
	setp.ge.u32	%p4486, %r49783, %r9448;
	and.pred  	%p4487, %p4485, %p4486;
	@%p4487 bra 	BB5_4154;

BB5_4153:
	mov.u32 	%r33759, -21845;
	mov.u32 	%r33760, -1174470657;
	mov.u32 	%r33761, -1319895041;
	mov.u32 	%r33762, 514588670;
	mov.u32 	%r33763, -156174812;
	mov.u32 	%r33764, 1731252896;
	mov.u32 	%r33765, -209382721;
	mov.u32 	%r33766, 1685539716;
	mov.u32 	%r33767, 1129032919;
	mov.u32 	%r33768, 1260103606;
	mov.u32 	%r33769, 964683418;
	mov.u32 	%r33770, 436277738;
	// inline asm
	add.cc.u32 %r49795, %r49795, %r33759;
addc.cc.u32 %r49794, %r49794, %r33760;
addc.cc.u32 %r49793, %r49793, %r33761;
addc.cc.u32 %r49792, %r49792, %r33762;
addc.cc.u32 %r49791, %r49791, %r33763;
addc.cc.u32 %r49790, %r49790, %r33764;
addc.cc.u32 %r49789, %r49789, %r33765;
addc.cc.u32 %r49788, %r49788, %r33766;
addc.cc.u32 %r49787, %r49787, %r33767;
addc.cc.u32 %r49786, %r49786, %r33768;
addc.cc.u32 %r49785, %r49785, %r33769;
addc.u32 %r49784, %r49784, %r33770;

	// inline asm

BB5_4154:
	mov.u32 	%r49801, %r9442;
	mov.u32 	%r49806, %r9437;
	mov.u32 	%r49799, %r9444;
	mov.u32 	%r49804, %r9439;
	mov.u32 	%r49797, %r9446;
	mov.u32 	%r49802, %r9441;
	mov.u32 	%r49807, %r9436;
	mov.u32 	%r49800, %r9443;
	mov.u32 	%r49805, %r9438;
	mov.u32 	%r49798, %r9445;
	mov.u32 	%r49803, %r9440;
	mov.u32 	%r49796, %r9447;
	// inline asm
	sub.cc.u32 %r49807, %r49807, %r9448;
subc.cc.u32 %r49806, %r49806, %r9449;
subc.cc.u32 %r49805, %r49805, %r9450;
subc.cc.u32 %r49804, %r49804, %r9451;
subc.cc.u32 %r49803, %r49803, %r9452;
subc.cc.u32 %r49802, %r49802, %r9453;
subc.cc.u32 %r49801, %r49801, %r9454;
subc.cc.u32 %r49800, %r49800, %r9455;
subc.cc.u32 %r49799, %r49799, %r9456;
subc.cc.u32 %r49798, %r49798, %r9457;
subc.cc.u32 %r49797, %r49797, %r9458;
subc.u32 %r49796, %r49796, %r9459;

	// inline asm
	setp.gt.u32	%p4488, %r9447, %r9459;
	@%p4488 bra 	BB5_4177;

	setp.lt.u32	%p4489, %r9447, %r9459;
	@%p4489 bra 	BB5_4176;

	setp.gt.u32	%p4490, %r9446, %r9458;
	@%p4490 bra 	BB5_4177;

	setp.lt.u32	%p4491, %r9446, %r9458;
	@%p4491 bra 	BB5_4176;

	setp.gt.u32	%p4492, %r9445, %r9457;
	@%p4492 bra 	BB5_4177;

	setp.lt.u32	%p4493, %r9445, %r9457;
	@%p4493 bra 	BB5_4176;

	setp.gt.u32	%p4494, %r9444, %r9456;
	@%p4494 bra 	BB5_4177;

	setp.lt.u32	%p4495, %r9444, %r9456;
	@%p4495 bra 	BB5_4176;

	setp.gt.u32	%p4496, %r9443, %r9455;
	@%p4496 bra 	BB5_4177;

	setp.lt.u32	%p4497, %r9443, %r9455;
	@%p4497 bra 	BB5_4176;

	setp.gt.u32	%p4498, %r9442, %r9454;
	@%p4498 bra 	BB5_4177;

	setp.lt.u32	%p4499, %r9442, %r9454;
	@%p4499 bra 	BB5_4176;

	setp.gt.u32	%p4500, %r9441, %r9453;
	@%p4500 bra 	BB5_4177;

	setp.lt.u32	%p4501, %r9441, %r9453;
	@%p4501 bra 	BB5_4176;

	setp.gt.u32	%p4502, %r9440, %r9452;
	@%p4502 bra 	BB5_4177;

	setp.lt.u32	%p4503, %r9440, %r9452;
	@%p4503 bra 	BB5_4176;

	setp.gt.u32	%p4504, %r9439, %r9451;
	@%p4504 bra 	BB5_4177;

	setp.lt.u32	%p4505, %r9439, %r9451;
	@%p4505 bra 	BB5_4176;

	setp.gt.u32	%p4506, %r9438, %r9450;
	@%p4506 bra 	BB5_4177;

	setp.lt.u32	%p4507, %r9438, %r9450;
	@%p4507 bra 	BB5_4176;

	setp.gt.u32	%p4508, %r9437, %r9449;
	@%p4508 bra 	BB5_4177;

	setp.ge.u32	%p4509, %r9437, %r9449;
	setp.ge.u32	%p4510, %r9436, %r9448;
	and.pred  	%p4511, %p4509, %p4510;
	@%p4511 bra 	BB5_4177;

BB5_4176:
	mov.u32 	%r33831, -21845;
	mov.u32 	%r33832, -1174470657;
	mov.u32 	%r33833, -1319895041;
	mov.u32 	%r33834, 514588670;
	mov.u32 	%r33835, -156174812;
	mov.u32 	%r33836, 1731252896;
	mov.u32 	%r33837, -209382721;
	mov.u32 	%r33838, 1685539716;
	mov.u32 	%r33839, 1129032919;
	mov.u32 	%r33840, 1260103606;
	mov.u32 	%r33841, 964683418;
	mov.u32 	%r33842, 436277738;
	// inline asm
	add.cc.u32 %r49807, %r49807, %r33831;
addc.cc.u32 %r49806, %r49806, %r33832;
addc.cc.u32 %r49805, %r49805, %r33833;
addc.cc.u32 %r49804, %r49804, %r33834;
addc.cc.u32 %r49803, %r49803, %r33835;
addc.cc.u32 %r49802, %r49802, %r33836;
addc.cc.u32 %r49801, %r49801, %r33837;
addc.cc.u32 %r49800, %r49800, %r33838;
addc.cc.u32 %r49799, %r49799, %r33839;
addc.cc.u32 %r49798, %r49798, %r33840;
addc.cc.u32 %r49797, %r49797, %r33841;
addc.u32 %r49796, %r49796, %r33842;

	// inline asm

BB5_4177:
	mov.u32 	%r49970, %r49802;
	mov.u32 	%r49965, %r49797;
	mov.u32 	%r49972, %r49804;
	mov.u32 	%r49967, %r49799;
	mov.u32 	%r49974, %r49806;
	mov.u32 	%r49969, %r49801;
	mov.u32 	%r49964, %r49796;
	mov.u32 	%r49971, %r49803;
	mov.u32 	%r49966, %r49798;
	mov.u32 	%r49973, %r49805;
	mov.u32 	%r49968, %r49800;
	mov.u32 	%r49975, %r49807;
	// inline asm
	sub.cc.u32 %r49975, %r49975, %r49723;
subc.cc.u32 %r49974, %r49974, %r49722;
subc.cc.u32 %r49973, %r49973, %r49721;
subc.cc.u32 %r49972, %r49972, %r49720;
subc.cc.u32 %r49971, %r49971, %r49719;
subc.cc.u32 %r49970, %r49970, %r49718;
subc.cc.u32 %r49969, %r49969, %r49717;
subc.cc.u32 %r49968, %r49968, %r49716;
subc.cc.u32 %r49967, %r49967, %r49715;
subc.cc.u32 %r49966, %r49966, %r49714;
subc.cc.u32 %r49965, %r49965, %r49713;
subc.u32 %r49964, %r49964, %r49712;

	// inline asm
	setp.gt.u32	%p4512, %r49796, %r49712;
	@%p4512 bra 	BB5_4200;

	setp.lt.u32	%p4513, %r49796, %r49712;
	@%p4513 bra 	BB5_4199;

	setp.gt.u32	%p4514, %r49797, %r49713;
	@%p4514 bra 	BB5_4200;

	setp.lt.u32	%p4515, %r49797, %r49713;
	@%p4515 bra 	BB5_4199;

	setp.gt.u32	%p4516, %r49798, %r49714;
	@%p4516 bra 	BB5_4200;

	setp.lt.u32	%p4517, %r49798, %r49714;
	@%p4517 bra 	BB5_4199;

	setp.gt.u32	%p4518, %r49799, %r49715;
	@%p4518 bra 	BB5_4200;

	setp.lt.u32	%p4519, %r49799, %r49715;
	@%p4519 bra 	BB5_4199;

	setp.gt.u32	%p4520, %r49800, %r49716;
	@%p4520 bra 	BB5_4200;

	setp.lt.u32	%p4521, %r49800, %r49716;
	@%p4521 bra 	BB5_4199;

	setp.gt.u32	%p4522, %r49801, %r49717;
	@%p4522 bra 	BB5_4200;

	setp.lt.u32	%p4523, %r49801, %r49717;
	@%p4523 bra 	BB5_4199;

	setp.gt.u32	%p4524, %r49802, %r49718;
	@%p4524 bra 	BB5_4200;

	setp.lt.u32	%p4525, %r49802, %r49718;
	@%p4525 bra 	BB5_4199;

	setp.gt.u32	%p4526, %r49803, %r49719;
	@%p4526 bra 	BB5_4200;

	setp.lt.u32	%p4527, %r49803, %r49719;
	@%p4527 bra 	BB5_4199;

	setp.gt.u32	%p4528, %r49804, %r49720;
	@%p4528 bra 	BB5_4200;

	setp.lt.u32	%p4529, %r49804, %r49720;
	@%p4529 bra 	BB5_4199;

	setp.gt.u32	%p4530, %r49805, %r49721;
	@%p4530 bra 	BB5_4200;

	setp.lt.u32	%p4531, %r49805, %r49721;
	@%p4531 bra 	BB5_4199;

	setp.gt.u32	%p4532, %r49806, %r49722;
	@%p4532 bra 	BB5_4200;

	setp.ge.u32	%p4533, %r49806, %r49722;
	setp.ge.u32	%p4534, %r49807, %r49723;
	and.pred  	%p4535, %p4533, %p4534;
	@%p4535 bra 	BB5_4200;

BB5_4199:
	mov.u32 	%r33903, -21845;
	mov.u32 	%r33904, -1174470657;
	mov.u32 	%r33905, -1319895041;
	mov.u32 	%r33906, 514588670;
	mov.u32 	%r33907, -156174812;
	mov.u32 	%r33908, 1731252896;
	mov.u32 	%r33909, -209382721;
	mov.u32 	%r33910, 1685539716;
	mov.u32 	%r33911, 1129032919;
	mov.u32 	%r33912, 1260103606;
	mov.u32 	%r33913, 964683418;
	mov.u32 	%r33914, 436277738;
	// inline asm
	add.cc.u32 %r49975, %r49975, %r33903;
addc.cc.u32 %r49974, %r49974, %r33904;
addc.cc.u32 %r49973, %r49973, %r33905;
addc.cc.u32 %r49972, %r49972, %r33906;
addc.cc.u32 %r49971, %r49971, %r33907;
addc.cc.u32 %r49970, %r49970, %r33908;
addc.cc.u32 %r49969, %r49969, %r33909;
addc.cc.u32 %r49968, %r49968, %r33910;
addc.cc.u32 %r49967, %r49967, %r33911;
addc.cc.u32 %r49966, %r49966, %r33912;
addc.cc.u32 %r49965, %r49965, %r33913;
addc.u32 %r49964, %r49964, %r33914;

	// inline asm

BB5_4200:
	mov.u32 	%r49956, %r49788;
	mov.u32 	%r49963, %r49795;
	mov.u32 	%r49958, %r49790;
	mov.u32 	%r49953, %r49785;
	mov.u32 	%r49960, %r49792;
	mov.u32 	%r49955, %r49787;
	mov.u32 	%r49962, %r49794;
	mov.u32 	%r49957, %r49789;
	mov.u32 	%r49952, %r49784;
	mov.u32 	%r49959, %r49791;
	mov.u32 	%r49954, %r49786;
	mov.u32 	%r49961, %r49793;
	// inline asm
	sub.cc.u32 %r49963, %r49963, %r49735;
subc.cc.u32 %r49962, %r49962, %r49734;
subc.cc.u32 %r49961, %r49961, %r49733;
subc.cc.u32 %r49960, %r49960, %r49732;
subc.cc.u32 %r49959, %r49959, %r49731;
subc.cc.u32 %r49958, %r49958, %r49730;
subc.cc.u32 %r49957, %r49957, %r49729;
subc.cc.u32 %r49956, %r49956, %r49728;
subc.cc.u32 %r49955, %r49955, %r49727;
subc.cc.u32 %r49954, %r49954, %r49726;
subc.cc.u32 %r49953, %r49953, %r49725;
subc.u32 %r49952, %r49952, %r49724;

	// inline asm
	setp.gt.u32	%p4536, %r49784, %r49724;
	@%p4536 bra 	BB5_4223;

	setp.lt.u32	%p4537, %r49784, %r49724;
	@%p4537 bra 	BB5_4222;

	setp.gt.u32	%p4538, %r49785, %r49725;
	@%p4538 bra 	BB5_4223;

	setp.lt.u32	%p4539, %r49785, %r49725;
	@%p4539 bra 	BB5_4222;

	setp.gt.u32	%p4540, %r49786, %r49726;
	@%p4540 bra 	BB5_4223;

	setp.lt.u32	%p4541, %r49786, %r49726;
	@%p4541 bra 	BB5_4222;

	setp.gt.u32	%p4542, %r49787, %r49727;
	@%p4542 bra 	BB5_4223;

	setp.lt.u32	%p4543, %r49787, %r49727;
	@%p4543 bra 	BB5_4222;

	setp.gt.u32	%p4544, %r49788, %r49728;
	@%p4544 bra 	BB5_4223;

	setp.lt.u32	%p4545, %r49788, %r49728;
	@%p4545 bra 	BB5_4222;

	setp.gt.u32	%p4546, %r49789, %r49729;
	@%p4546 bra 	BB5_4223;

	setp.lt.u32	%p4547, %r49789, %r49729;
	@%p4547 bra 	BB5_4222;

	setp.gt.u32	%p4548, %r49790, %r49730;
	@%p4548 bra 	BB5_4223;

	setp.lt.u32	%p4549, %r49790, %r49730;
	@%p4549 bra 	BB5_4222;

	setp.gt.u32	%p4550, %r49791, %r49731;
	@%p4550 bra 	BB5_4223;

	setp.lt.u32	%p4551, %r49791, %r49731;
	@%p4551 bra 	BB5_4222;

	setp.gt.u32	%p4552, %r49792, %r49732;
	@%p4552 bra 	BB5_4223;

	setp.lt.u32	%p4553, %r49792, %r49732;
	@%p4553 bra 	BB5_4222;

	setp.gt.u32	%p4554, %r49793, %r49733;
	@%p4554 bra 	BB5_4223;

	setp.lt.u32	%p4555, %r49793, %r49733;
	@%p4555 bra 	BB5_4222;

	setp.gt.u32	%p4556, %r49794, %r49734;
	@%p4556 bra 	BB5_4223;

	setp.ge.u32	%p4557, %r49794, %r49734;
	setp.ge.u32	%p4558, %r49795, %r49735;
	and.pred  	%p4559, %p4557, %p4558;
	@%p4559 bra 	BB5_4223;

BB5_4222:
	mov.u32 	%r33975, -21845;
	mov.u32 	%r33976, -1174470657;
	mov.u32 	%r33977, -1319895041;
	mov.u32 	%r33978, 514588670;
	mov.u32 	%r33979, -156174812;
	mov.u32 	%r33980, 1731252896;
	mov.u32 	%r33981, -209382721;
	mov.u32 	%r33982, 1685539716;
	mov.u32 	%r33983, 1129032919;
	mov.u32 	%r33984, 1260103606;
	mov.u32 	%r33985, 964683418;
	mov.u32 	%r33986, 436277738;
	// inline asm
	add.cc.u32 %r49963, %r49963, %r33975;
addc.cc.u32 %r49962, %r49962, %r33976;
addc.cc.u32 %r49961, %r49961, %r33977;
addc.cc.u32 %r49960, %r49960, %r33978;
addc.cc.u32 %r49959, %r49959, %r33979;
addc.cc.u32 %r49958, %r49958, %r33980;
addc.cc.u32 %r49957, %r49957, %r33981;
addc.cc.u32 %r49956, %r49956, %r33982;
addc.cc.u32 %r49955, %r49955, %r33983;
addc.cc.u32 %r49954, %r49954, %r33984;
addc.cc.u32 %r49953, %r49953, %r33985;
addc.u32 %r49952, %r49952, %r33986;

	// inline asm

BB5_4223:
	// inline asm
	add.cc.u32 %r49843, %r49843, %r30855;
addc.cc.u32 %r49842, %r49842, %r30856;
addc.cc.u32 %r49841, %r49841, %r30857;
addc.cc.u32 %r49840, %r49840, %r30858;
addc.cc.u32 %r49839, %r49839, %r30859;
addc.cc.u32 %r49838, %r49838, %r30860;
addc.cc.u32 %r49837, %r49837, %r30861;
addc.cc.u32 %r49836, %r49836, %r30862;
addc.cc.u32 %r49835, %r49835, %r30863;
addc.cc.u32 %r49942, %r49942, %r30864;
addc.cc.u32 %r49941, %r49941, %r30865;
addc.u32 %r49940, %r49940, %r30866;

	// inline asm
	setp.gt.u32	%p4560, %r49940, 436277738;
	@%p4560 bra 	BB5_4245;

	setp.lt.u32	%p4561, %r49940, 436277738;
	@%p4561 bra 	BB5_4246;

	setp.gt.u32	%p4562, %r49941, 964683418;
	@%p4562 bra 	BB5_4245;

	setp.lt.u32	%p4563, %r49941, 964683418;
	@%p4563 bra 	BB5_4246;

	setp.gt.u32	%p4564, %r49942, 1260103606;
	@%p4564 bra 	BB5_4245;

	setp.lt.u32	%p4565, %r49942, 1260103606;
	@%p4565 bra 	BB5_4246;

	setp.gt.u32	%p4566, %r49835, 1129032919;
	@%p4566 bra 	BB5_4245;

	setp.lt.u32	%p4567, %r49835, 1129032919;
	@%p4567 bra 	BB5_4246;

	setp.gt.u32	%p4568, %r49836, 1685539716;
	@%p4568 bra 	BB5_4245;

	setp.lt.u32	%p4569, %r49836, 1685539716;
	@%p4569 bra 	BB5_4246;

	setp.gt.u32	%p4570, %r49837, -209382721;
	@%p4570 bra 	BB5_4245;

	setp.lt.u32	%p4571, %r49837, -209382721;
	@%p4571 bra 	BB5_4246;

	setp.gt.u32	%p4572, %r49838, 1731252896;
	@%p4572 bra 	BB5_4245;

	setp.lt.u32	%p4573, %r49838, 1731252896;
	@%p4573 bra 	BB5_4246;

	setp.gt.u32	%p4574, %r49839, -156174812;
	@%p4574 bra 	BB5_4245;

	setp.lt.u32	%p4575, %r49839, -156174812;
	@%p4575 bra 	BB5_4246;

	setp.gt.u32	%p4576, %r49840, 514588670;
	@%p4576 bra 	BB5_4245;

	setp.lt.u32	%p4577, %r49840, 514588670;
	@%p4577 bra 	BB5_4246;

	setp.gt.u32	%p4578, %r49841, -1319895041;
	@%p4578 bra 	BB5_4245;

	setp.lt.u32	%p4579, %r49841, -1319895041;
	@%p4579 bra 	BB5_4246;

	setp.gt.u32	%p4580, %r49842, -1174470657;
	@%p4580 bra 	BB5_4245;

	setp.lt.u32	%p4581, %r49842, -1174470657;
	setp.lt.u32	%p4582, %r49843, -21845;
	or.pred  	%p4583, %p4581, %p4582;
	@%p4583 bra 	BB5_4246;

BB5_4245:
	mov.u32 	%r34047, -21845;
	mov.u32 	%r34048, -1174470657;
	mov.u32 	%r34049, -1319895041;
	mov.u32 	%r34050, 514588670;
	mov.u32 	%r34051, -156174812;
	mov.u32 	%r34052, 1731252896;
	mov.u32 	%r34053, -209382721;
	mov.u32 	%r34054, 1685539716;
	mov.u32 	%r34055, 1129032919;
	mov.u32 	%r34056, 1260103606;
	mov.u32 	%r34057, 964683418;
	mov.u32 	%r34058, 436277738;
	// inline asm
	sub.cc.u32 %r49843, %r49843, %r34047;
subc.cc.u32 %r49842, %r49842, %r34048;
subc.cc.u32 %r49841, %r49841, %r34049;
subc.cc.u32 %r49840, %r49840, %r34050;
subc.cc.u32 %r49839, %r49839, %r34051;
subc.cc.u32 %r49838, %r49838, %r34052;
subc.cc.u32 %r49837, %r49837, %r34053;
subc.cc.u32 %r49836, %r49836, %r34054;
subc.cc.u32 %r49835, %r49835, %r34055;
subc.cc.u32 %r49942, %r49942, %r34056;
subc.cc.u32 %r49941, %r49941, %r34057;
subc.u32 %r49940, %r49940, %r34058;

	// inline asm

BB5_4246:
	// inline asm
	add.cc.u32 %r49855, %r49855, %r30927;
addc.cc.u32 %r49854, %r49854, %r30928;
addc.cc.u32 %r49853, %r49853, %r30929;
addc.cc.u32 %r49852, %r49852, %r30930;
addc.cc.u32 %r49851, %r49851, %r30931;
addc.cc.u32 %r49850, %r49850, %r30932;
addc.cc.u32 %r49849, %r49849, %r30933;
addc.cc.u32 %r49848, %r49848, %r30934;
addc.cc.u32 %r49847, %r49847, %r30935;
addc.cc.u32 %r34080, %r34080, %r30936;
addc.cc.u32 %r49929, %r49929, %r30937;
addc.u32 %r49928, %r49928, %r30938;

	// inline asm
	setp.gt.u32	%p4584, %r49928, 436277738;
	@%p4584 bra 	BB5_4268;

	setp.lt.u32	%p4585, %r49928, 436277738;
	@%p4585 bra 	BB5_4269;

	setp.gt.u32	%p4586, %r49929, 964683418;
	@%p4586 bra 	BB5_4268;

	setp.lt.u32	%p4587, %r49929, 964683418;
	@%p4587 bra 	BB5_4269;

	setp.gt.u32	%p4588, %r34080, 1260103606;
	@%p4588 bra 	BB5_4268;

	setp.lt.u32	%p4589, %r34080, 1260103606;
	@%p4589 bra 	BB5_4269;

	setp.gt.u32	%p4590, %r49847, 1129032919;
	@%p4590 bra 	BB5_4268;

	setp.lt.u32	%p4591, %r49847, 1129032919;
	@%p4591 bra 	BB5_4269;

	setp.gt.u32	%p4592, %r49848, 1685539716;
	@%p4592 bra 	BB5_4268;

	setp.lt.u32	%p4593, %r49848, 1685539716;
	@%p4593 bra 	BB5_4269;

	setp.gt.u32	%p4594, %r49849, -209382721;
	@%p4594 bra 	BB5_4268;

	setp.lt.u32	%p4595, %r49849, -209382721;
	@%p4595 bra 	BB5_4269;

	setp.gt.u32	%p4596, %r49850, 1731252896;
	@%p4596 bra 	BB5_4268;

	setp.lt.u32	%p4597, %r49850, 1731252896;
	@%p4597 bra 	BB5_4269;

	setp.gt.u32	%p4598, %r49851, -156174812;
	@%p4598 bra 	BB5_4268;

	setp.lt.u32	%p4599, %r49851, -156174812;
	@%p4599 bra 	BB5_4269;

	setp.gt.u32	%p4600, %r49852, 514588670;
	@%p4600 bra 	BB5_4268;

	setp.lt.u32	%p4601, %r49852, 514588670;
	@%p4601 bra 	BB5_4269;

	setp.gt.u32	%p4602, %r49853, -1319895041;
	@%p4602 bra 	BB5_4268;

	setp.lt.u32	%p4603, %r49853, -1319895041;
	@%p4603 bra 	BB5_4269;

	setp.gt.u32	%p4604, %r49854, -1174470657;
	@%p4604 bra 	BB5_4268;

	setp.lt.u32	%p4605, %r49854, -1174470657;
	setp.lt.u32	%p4606, %r49855, -21845;
	or.pred  	%p4607, %p4605, %p4606;
	@%p4607 bra 	BB5_4269;

BB5_4268:
	mov.u32 	%r34119, -21845;
	mov.u32 	%r34120, -1174470657;
	mov.u32 	%r34121, -1319895041;
	mov.u32 	%r34122, 514588670;
	mov.u32 	%r34123, -156174812;
	mov.u32 	%r34124, 1731252896;
	mov.u32 	%r34125, -209382721;
	mov.u32 	%r34126, 1685539716;
	mov.u32 	%r34127, 1129032919;
	mov.u32 	%r34128, 1260103606;
	mov.u32 	%r34129, 964683418;
	mov.u32 	%r34130, 436277738;
	// inline asm
	sub.cc.u32 %r49855, %r49855, %r34119;
subc.cc.u32 %r49854, %r49854, %r34120;
subc.cc.u32 %r49853, %r49853, %r34121;
subc.cc.u32 %r49852, %r49852, %r34122;
subc.cc.u32 %r49851, %r49851, %r34123;
subc.cc.u32 %r49850, %r49850, %r34124;
subc.cc.u32 %r49849, %r49849, %r34125;
subc.cc.u32 %r49848, %r49848, %r34126;
subc.cc.u32 %r49847, %r49847, %r34127;
subc.cc.u32 %r34080, %r34080, %r34128;
subc.cc.u32 %r49929, %r49929, %r34129;
subc.u32 %r49928, %r49928, %r34130;

	// inline asm

BB5_4269:
	// Callseq Start 197
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r49843;
	st.param.b32	[param0+4], %r49842;
	st.param.b32	[param0+8], %r49841;
	st.param.b32	[param0+12], %r49840;
	st.param.b32	[param0+16], %r49839;
	st.param.b32	[param0+20], %r49838;
	st.param.b32	[param0+24], %r49837;
	st.param.b32	[param0+28], %r49836;
	st.param.b32	[param0+32], %r49835;
	st.param.b32	[param0+36], %r49942;
	st.param.b32	[param0+40], %r49941;
	st.param.b32	[param0+44], %r49940;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r49855;
	st.param.b32	[param1+4], %r49854;
	st.param.b32	[param1+8], %r49853;
	st.param.b32	[param1+12], %r49852;
	st.param.b32	[param1+16], %r49851;
	st.param.b32	[param1+20], %r49850;
	st.param.b32	[param1+24], %r49849;
	st.param.b32	[param1+28], %r49848;
	st.param.b32	[param1+32], %r49847;
	st.param.b32	[param1+36], %r34080;
	st.param.b32	[param1+40], %r49929;
	st.param.b32	[param1+44], %r49928;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r9784, [retval0+0];
	ld.param.b32	%r9785, [retval0+4];
	ld.param.b32	%r9786, [retval0+8];
	ld.param.b32	%r9787, [retval0+12];
	ld.param.b32	%r9788, [retval0+16];
	ld.param.b32	%r9789, [retval0+20];
	ld.param.b32	%r9790, [retval0+24];
	ld.param.b32	%r9791, [retval0+28];
	ld.param.b32	%r9792, [retval0+32];
	ld.param.b32	%r9793, [retval0+36];
	ld.param.b32	%r9794, [retval0+40];
	ld.param.b32	%r9795, [retval0+44];
	
	//{
	}// Callseq End 197
	mov.u32 	%r34154, %r49940;
	mov.u32 	%r34147, %r49839;
	mov.u32 	%r34152, %r49942;
	mov.u32 	%r34145, %r49841;
	mov.u32 	%r34150, %r49836;
	mov.u32 	%r34143, %r49843;
	mov.u32 	%r34148, %r49838;
	mov.u32 	%r34153, %r49941;
	mov.u32 	%r34146, %r49840;
	mov.u32 	%r34151, %r49835;
	mov.u32 	%r34144, %r49842;
	mov.u32 	%r34149, %r49837;
	// inline asm
	add.cc.u32 %r34143, %r34143, %r49855;
addc.cc.u32 %r34144, %r34144, %r49854;
addc.cc.u32 %r34145, %r34145, %r49853;
addc.cc.u32 %r34146, %r34146, %r49852;
addc.cc.u32 %r34147, %r34147, %r49851;
addc.cc.u32 %r34148, %r34148, %r49850;
addc.cc.u32 %r34149, %r34149, %r49849;
addc.cc.u32 %r34150, %r34150, %r49848;
addc.cc.u32 %r34151, %r34151, %r49847;
addc.cc.u32 %r34152, %r34152, %r34080;
addc.cc.u32 %r34153, %r34153, %r49929;
addc.u32 %r34154, %r34154, %r49928;

	// inline asm
	setp.gt.u32	%p4608, %r34154, 436277738;
	@%p4608 bra 	BB5_4291;

	setp.lt.u32	%p4609, %r34154, 436277738;
	@%p4609 bra 	BB5_4292;

	setp.gt.u32	%p4610, %r34153, 964683418;
	@%p4610 bra 	BB5_4291;

	setp.lt.u32	%p4611, %r34153, 964683418;
	@%p4611 bra 	BB5_4292;

	setp.gt.u32	%p4612, %r34152, 1260103606;
	@%p4612 bra 	BB5_4291;

	setp.lt.u32	%p4613, %r34152, 1260103606;
	@%p4613 bra 	BB5_4292;

	setp.gt.u32	%p4614, %r34151, 1129032919;
	@%p4614 bra 	BB5_4291;

	setp.lt.u32	%p4615, %r34151, 1129032919;
	@%p4615 bra 	BB5_4292;

	setp.gt.u32	%p4616, %r34150, 1685539716;
	@%p4616 bra 	BB5_4291;

	setp.lt.u32	%p4617, %r34150, 1685539716;
	@%p4617 bra 	BB5_4292;

	setp.gt.u32	%p4618, %r34149, -209382721;
	@%p4618 bra 	BB5_4291;

	setp.lt.u32	%p4619, %r34149, -209382721;
	@%p4619 bra 	BB5_4292;

	setp.gt.u32	%p4620, %r34148, 1731252896;
	@%p4620 bra 	BB5_4291;

	setp.lt.u32	%p4621, %r34148, 1731252896;
	@%p4621 bra 	BB5_4292;

	setp.gt.u32	%p4622, %r34147, -156174812;
	@%p4622 bra 	BB5_4291;

	setp.lt.u32	%p4623, %r34147, -156174812;
	@%p4623 bra 	BB5_4292;

	setp.gt.u32	%p4624, %r34146, 514588670;
	@%p4624 bra 	BB5_4291;

	setp.lt.u32	%p4625, %r34146, 514588670;
	@%p4625 bra 	BB5_4292;

	setp.gt.u32	%p4626, %r34145, -1319895041;
	@%p4626 bra 	BB5_4291;

	setp.lt.u32	%p4627, %r34145, -1319895041;
	@%p4627 bra 	BB5_4292;

	setp.gt.u32	%p4628, %r34144, -1174470657;
	@%p4628 bra 	BB5_4291;

	setp.lt.u32	%p4629, %r34144, -1174470657;
	setp.lt.u32	%p4630, %r34143, -21845;
	or.pred  	%p4631, %p4629, %p4630;
	@%p4631 bra 	BB5_4292;

BB5_4291:
	mov.u32 	%r34191, -21845;
	mov.u32 	%r34192, -1174470657;
	mov.u32 	%r34193, -1319895041;
	mov.u32 	%r34194, 514588670;
	mov.u32 	%r34195, -156174812;
	mov.u32 	%r34196, 1731252896;
	mov.u32 	%r34197, -209382721;
	mov.u32 	%r34198, 1685539716;
	mov.u32 	%r34199, 1129032919;
	mov.u32 	%r34200, 1260103606;
	mov.u32 	%r34201, 964683418;
	mov.u32 	%r34202, 436277738;
	// inline asm
	sub.cc.u32 %r34143, %r34143, %r34191;
subc.cc.u32 %r34144, %r34144, %r34192;
subc.cc.u32 %r34145, %r34145, %r34193;
subc.cc.u32 %r34146, %r34146, %r34194;
subc.cc.u32 %r34147, %r34147, %r34195;
subc.cc.u32 %r34148, %r34148, %r34196;
subc.cc.u32 %r34149, %r34149, %r34197;
subc.cc.u32 %r34150, %r34150, %r34198;
subc.cc.u32 %r34151, %r34151, %r34199;
subc.cc.u32 %r34152, %r34152, %r34200;
subc.cc.u32 %r34153, %r34153, %r34201;
subc.u32 %r34154, %r34154, %r34202;

	// inline asm

BB5_4292:
	mov.u32 	%r34226, %r49940;
	mov.u32 	%r34219, %r49839;
	mov.u32 	%r34224, %r49942;
	mov.u32 	%r34217, %r49841;
	mov.u32 	%r34222, %r49836;
	mov.u32 	%r34215, %r49843;
	mov.u32 	%r34220, %r49838;
	mov.u32 	%r34225, %r49941;
	mov.u32 	%r34218, %r49840;
	mov.u32 	%r34223, %r49835;
	mov.u32 	%r34216, %r49842;
	mov.u32 	%r34221, %r49837;
	// inline asm
	sub.cc.u32 %r34215, %r34215, %r49855;
subc.cc.u32 %r34216, %r34216, %r49854;
subc.cc.u32 %r34217, %r34217, %r49853;
subc.cc.u32 %r34218, %r34218, %r49852;
subc.cc.u32 %r34219, %r34219, %r49851;
subc.cc.u32 %r34220, %r34220, %r49850;
subc.cc.u32 %r34221, %r34221, %r49849;
subc.cc.u32 %r34222, %r34222, %r49848;
subc.cc.u32 %r34223, %r34223, %r49847;
subc.cc.u32 %r34224, %r34224, %r34080;
subc.cc.u32 %r34225, %r34225, %r49929;
subc.u32 %r34226, %r34226, %r49928;

	// inline asm
	setp.gt.u32	%p4632, %r49940, %r49928;
	@%p4632 bra 	BB5_4315;

	setp.lt.u32	%p4633, %r49940, %r49928;
	@%p4633 bra 	BB5_4314;

	setp.gt.u32	%p4634, %r49941, %r49929;
	@%p4634 bra 	BB5_4315;

	setp.lt.u32	%p4635, %r49941, %r49929;
	@%p4635 bra 	BB5_4314;

	setp.gt.u32	%p4636, %r49942, %r34080;
	@%p4636 bra 	BB5_4315;

	setp.lt.u32	%p4637, %r49942, %r34080;
	@%p4637 bra 	BB5_4314;

	setp.gt.u32	%p4638, %r49835, %r49847;
	@%p4638 bra 	BB5_4315;

	setp.lt.u32	%p4639, %r49835, %r49847;
	@%p4639 bra 	BB5_4314;

	setp.gt.u32	%p4640, %r49836, %r49848;
	@%p4640 bra 	BB5_4315;

	setp.lt.u32	%p4641, %r49836, %r49848;
	@%p4641 bra 	BB5_4314;

	setp.gt.u32	%p4642, %r49837, %r49849;
	@%p4642 bra 	BB5_4315;

	setp.lt.u32	%p4643, %r49837, %r49849;
	@%p4643 bra 	BB5_4314;

	setp.gt.u32	%p4644, %r49838, %r49850;
	@%p4644 bra 	BB5_4315;

	setp.lt.u32	%p4645, %r49838, %r49850;
	@%p4645 bra 	BB5_4314;

	setp.gt.u32	%p4646, %r49839, %r49851;
	@%p4646 bra 	BB5_4315;

	setp.lt.u32	%p4647, %r49839, %r49851;
	@%p4647 bra 	BB5_4314;

	setp.gt.u32	%p4648, %r49840, %r49852;
	@%p4648 bra 	BB5_4315;

	setp.lt.u32	%p4649, %r49840, %r49852;
	@%p4649 bra 	BB5_4314;

	setp.gt.u32	%p4650, %r49841, %r49853;
	@%p4650 bra 	BB5_4315;

	setp.lt.u32	%p4651, %r49841, %r49853;
	@%p4651 bra 	BB5_4314;

	setp.gt.u32	%p4652, %r49842, %r49854;
	@%p4652 bra 	BB5_4315;

	setp.ge.u32	%p4653, %r49842, %r49854;
	setp.ge.u32	%p4654, %r49843, %r49855;
	and.pred  	%p4655, %p4653, %p4654;
	@%p4655 bra 	BB5_4315;

BB5_4314:
	mov.u32 	%r34263, -21845;
	mov.u32 	%r34264, -1174470657;
	mov.u32 	%r34265, -1319895041;
	mov.u32 	%r34266, 514588670;
	mov.u32 	%r34267, -156174812;
	mov.u32 	%r34268, 1731252896;
	mov.u32 	%r34269, -209382721;
	mov.u32 	%r34270, 1685539716;
	mov.u32 	%r34271, 1129032919;
	mov.u32 	%r34272, 1260103606;
	mov.u32 	%r34273, 964683418;
	mov.u32 	%r34274, 436277738;
	// inline asm
	add.cc.u32 %r34215, %r34215, %r34263;
addc.cc.u32 %r34216, %r34216, %r34264;
addc.cc.u32 %r34217, %r34217, %r34265;
addc.cc.u32 %r34218, %r34218, %r34266;
addc.cc.u32 %r34219, %r34219, %r34267;
addc.cc.u32 %r34220, %r34220, %r34268;
addc.cc.u32 %r34221, %r34221, %r34269;
addc.cc.u32 %r34222, %r34222, %r34270;
addc.cc.u32 %r34223, %r34223, %r34271;
addc.cc.u32 %r34224, %r34224, %r34272;
addc.cc.u32 %r34225, %r34225, %r34273;
addc.u32 %r34226, %r34226, %r34274;

	// inline asm

BB5_4315:
	// Callseq Start 198
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r34215;
	st.param.b32	[param0+4], %r34216;
	st.param.b32	[param0+8], %r34217;
	st.param.b32	[param0+12], %r34218;
	st.param.b32	[param0+16], %r34219;
	st.param.b32	[param0+20], %r34220;
	st.param.b32	[param0+24], %r34221;
	st.param.b32	[param0+28], %r34222;
	st.param.b32	[param0+32], %r34223;
	st.param.b32	[param0+36], %r34224;
	st.param.b32	[param0+40], %r34225;
	st.param.b32	[param0+44], %r34226;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r34143;
	st.param.b32	[param1+4], %r34144;
	st.param.b32	[param1+8], %r34145;
	st.param.b32	[param1+12], %r34146;
	st.param.b32	[param1+16], %r34147;
	st.param.b32	[param1+20], %r34148;
	st.param.b32	[param1+24], %r34149;
	st.param.b32	[param1+28], %r34150;
	st.param.b32	[param1+32], %r34151;
	st.param.b32	[param1+36], %r34152;
	st.param.b32	[param1+40], %r34153;
	st.param.b32	[param1+44], %r34154;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r9880, [retval0+0];
	ld.param.b32	%r9881, [retval0+4];
	ld.param.b32	%r9882, [retval0+8];
	ld.param.b32	%r9883, [retval0+12];
	ld.param.b32	%r9884, [retval0+16];
	ld.param.b32	%r9885, [retval0+20];
	ld.param.b32	%r9886, [retval0+24];
	ld.param.b32	%r9887, [retval0+28];
	ld.param.b32	%r9888, [retval0+32];
	ld.param.b32	%r9889, [retval0+36];
	ld.param.b32	%r9890, [retval0+40];
	ld.param.b32	%r9891, [retval0+44];
	
	//{
	}// Callseq End 198
	shl.b32 	%r34287, %r9795, 1;
	shr.u32 	%r34288, %r9794, 31;
	or.b32  	%r49880, %r34288, %r34287;
	shl.b32 	%r34289, %r9794, 1;
	shr.u32 	%r34290, %r9793, 31;
	or.b32  	%r49881, %r34290, %r34289;
	shl.b32 	%r34291, %r9793, 1;
	shr.u32 	%r34292, %r9792, 31;
	or.b32  	%r49882, %r34292, %r34291;
	shl.b32 	%r34293, %r9792, 1;
	shr.u32 	%r34294, %r9791, 31;
	or.b32  	%r49883, %r34294, %r34293;
	shl.b32 	%r34295, %r9791, 1;
	shr.u32 	%r34296, %r9790, 31;
	or.b32  	%r49884, %r34296, %r34295;
	shl.b32 	%r34297, %r9790, 1;
	shr.u32 	%r34298, %r9789, 31;
	or.b32  	%r49885, %r34298, %r34297;
	shl.b32 	%r34299, %r9789, 1;
	shr.u32 	%r34300, %r9788, 31;
	or.b32  	%r49886, %r34300, %r34299;
	shl.b32 	%r34301, %r9788, 1;
	shr.u32 	%r34302, %r9787, 31;
	or.b32  	%r49887, %r34302, %r34301;
	shl.b32 	%r34303, %r9787, 1;
	shr.u32 	%r34304, %r9786, 31;
	or.b32  	%r49888, %r34304, %r34303;
	shl.b32 	%r34305, %r9786, 1;
	shr.u32 	%r34306, %r9785, 31;
	or.b32  	%r49889, %r34306, %r34305;
	shl.b32 	%r34307, %r9785, 1;
	shr.u32 	%r34308, %r9784, 31;
	or.b32  	%r49890, %r34308, %r34307;
	shl.b32 	%r49891, %r9784, 1;
	setp.gt.u32	%p4656, %r49880, 436277738;
	@%p4656 bra 	BB5_4337;

	setp.lt.u32	%p4657, %r49880, 436277738;
	@%p4657 bra 	BB5_4338;

	setp.gt.u32	%p4658, %r49881, 964683418;
	@%p4658 bra 	BB5_4337;

	setp.lt.u32	%p4659, %r49881, 964683418;
	@%p4659 bra 	BB5_4338;

	setp.gt.u32	%p4660, %r49882, 1260103606;
	@%p4660 bra 	BB5_4337;

	setp.lt.u32	%p4661, %r49882, 1260103606;
	@%p4661 bra 	BB5_4338;

	setp.gt.u32	%p4662, %r49883, 1129032919;
	@%p4662 bra 	BB5_4337;

	setp.lt.u32	%p4663, %r49883, 1129032919;
	@%p4663 bra 	BB5_4338;

	setp.gt.u32	%p4664, %r49884, 1685539716;
	@%p4664 bra 	BB5_4337;

	setp.lt.u32	%p4665, %r49884, 1685539716;
	@%p4665 bra 	BB5_4338;

	setp.gt.u32	%p4666, %r49885, -209382721;
	@%p4666 bra 	BB5_4337;

	setp.lt.u32	%p4667, %r49885, -209382721;
	@%p4667 bra 	BB5_4338;

	setp.gt.u32	%p4668, %r49886, 1731252896;
	@%p4668 bra 	BB5_4337;

	setp.lt.u32	%p4669, %r49886, 1731252896;
	@%p4669 bra 	BB5_4338;

	setp.gt.u32	%p4670, %r49887, -156174812;
	@%p4670 bra 	BB5_4337;

	setp.lt.u32	%p4671, %r49887, -156174812;
	@%p4671 bra 	BB5_4338;

	setp.gt.u32	%p4672, %r49888, 514588670;
	@%p4672 bra 	BB5_4337;

	setp.lt.u32	%p4673, %r49888, 514588670;
	@%p4673 bra 	BB5_4338;

	setp.gt.u32	%p4674, %r49889, -1319895041;
	@%p4674 bra 	BB5_4337;

	setp.lt.u32	%p4675, %r49889, -1319895041;
	@%p4675 bra 	BB5_4338;

	setp.gt.u32	%p4676, %r49890, -1174470657;
	@%p4676 bra 	BB5_4337;

	setp.lt.u32	%p4677, %r49890, -1174470657;
	setp.lt.u32	%p4678, %r49891, -21845;
	or.pred  	%p4679, %p4677, %p4678;
	@%p4679 bra 	BB5_4338;

BB5_4337:
	mov.u32 	%r34321, -21845;
	mov.u32 	%r34322, -1174470657;
	mov.u32 	%r34323, -1319895041;
	mov.u32 	%r34324, 514588670;
	mov.u32 	%r34325, -156174812;
	mov.u32 	%r34326, 1731252896;
	mov.u32 	%r34327, -209382721;
	mov.u32 	%r34328, 1685539716;
	mov.u32 	%r34329, 1129032919;
	mov.u32 	%r34330, 1260103606;
	mov.u32 	%r34331, 964683418;
	mov.u32 	%r34332, 436277738;
	// inline asm
	sub.cc.u32 %r49891, %r49891, %r34321;
subc.cc.u32 %r49890, %r49890, %r34322;
subc.cc.u32 %r49889, %r49889, %r34323;
subc.cc.u32 %r49888, %r49888, %r34324;
subc.cc.u32 %r49887, %r49887, %r34325;
subc.cc.u32 %r49886, %r49886, %r34326;
subc.cc.u32 %r49885, %r49885, %r34327;
subc.cc.u32 %r49884, %r49884, %r34328;
subc.cc.u32 %r49883, %r49883, %r34329;
subc.cc.u32 %r49882, %r49882, %r34330;
subc.cc.u32 %r49881, %r49881, %r34331;
subc.u32 %r49880, %r49880, %r34332;

	// inline asm

BB5_4338:
	mov.u32 	%r49900, %r9883;
	mov.u32 	%r49893, %r9890;
	mov.u32 	%r49898, %r9885;
	mov.u32 	%r49903, %r9880;
	mov.u32 	%r49896, %r9887;
	mov.u32 	%r49901, %r9882;
	mov.u32 	%r49894, %r9889;
	mov.u32 	%r49899, %r9884;
	mov.u32 	%r49892, %r9891;
	mov.u32 	%r49897, %r9886;
	mov.u32 	%r49902, %r9881;
	mov.u32 	%r49895, %r9888;
	// inline asm
	sub.cc.u32 %r49903, %r49903, %r4684;
subc.cc.u32 %r49902, %r49902, %r4685;
subc.cc.u32 %r49901, %r49901, %r4686;
subc.cc.u32 %r49900, %r49900, %r4687;
subc.cc.u32 %r49899, %r49899, %r4688;
subc.cc.u32 %r49898, %r49898, %r4689;
subc.cc.u32 %r49897, %r49897, %r4690;
subc.cc.u32 %r49896, %r49896, %r4691;
subc.cc.u32 %r49895, %r49895, %r4692;
subc.cc.u32 %r49894, %r49894, %r4693;
subc.cc.u32 %r49893, %r49893, %r4694;
subc.u32 %r49892, %r49892, %r4695;

	// inline asm
	setp.gt.u32	%p4680, %r9891, %r4695;
	@%p4680 bra 	BB5_4361;

	setp.lt.u32	%p4681, %r9891, %r4695;
	@%p4681 bra 	BB5_4360;

	setp.gt.u32	%p4682, %r9890, %r4694;
	@%p4682 bra 	BB5_4361;

	setp.lt.u32	%p4683, %r9890, %r4694;
	@%p4683 bra 	BB5_4360;

	setp.gt.u32	%p4684, %r9889, %r4693;
	@%p4684 bra 	BB5_4361;

	setp.lt.u32	%p4685, %r9889, %r4693;
	@%p4685 bra 	BB5_4360;

	setp.gt.u32	%p4686, %r9888, %r4692;
	@%p4686 bra 	BB5_4361;

	setp.lt.u32	%p4687, %r9888, %r4692;
	@%p4687 bra 	BB5_4360;

	setp.gt.u32	%p4688, %r9887, %r4691;
	@%p4688 bra 	BB5_4361;

	setp.lt.u32	%p4689, %r9887, %r4691;
	@%p4689 bra 	BB5_4360;

	setp.gt.u32	%p4690, %r9886, %r4690;
	@%p4690 bra 	BB5_4361;

	setp.lt.u32	%p4691, %r9886, %r4690;
	@%p4691 bra 	BB5_4360;

	setp.gt.u32	%p4692, %r9885, %r4689;
	@%p4692 bra 	BB5_4361;

	setp.lt.u32	%p4693, %r9885, %r4689;
	@%p4693 bra 	BB5_4360;

	setp.gt.u32	%p4694, %r9884, %r4688;
	@%p4694 bra 	BB5_4361;

	setp.lt.u32	%p4695, %r9884, %r4688;
	@%p4695 bra 	BB5_4360;

	setp.gt.u32	%p4696, %r9883, %r4687;
	@%p4696 bra 	BB5_4361;

	setp.lt.u32	%p4697, %r9883, %r4687;
	@%p4697 bra 	BB5_4360;

	setp.gt.u32	%p4698, %r9882, %r4686;
	@%p4698 bra 	BB5_4361;

	setp.lt.u32	%p4699, %r9882, %r4686;
	@%p4699 bra 	BB5_4360;

	setp.gt.u32	%p4700, %r9881, %r4685;
	@%p4700 bra 	BB5_4361;

	setp.ge.u32	%p4701, %r9881, %r4685;
	setp.ge.u32	%p4702, %r9880, %r4684;
	and.pred  	%p4703, %p4701, %p4702;
	@%p4703 bra 	BB5_4361;

BB5_4360:
	mov.u32 	%r34393, -21845;
	mov.u32 	%r34394, -1174470657;
	mov.u32 	%r34395, -1319895041;
	mov.u32 	%r34396, 514588670;
	mov.u32 	%r34397, -156174812;
	mov.u32 	%r34398, 1731252896;
	mov.u32 	%r34399, -209382721;
	mov.u32 	%r34400, 1685539716;
	mov.u32 	%r34401, 1129032919;
	mov.u32 	%r34402, 1260103606;
	mov.u32 	%r34403, 964683418;
	mov.u32 	%r34404, 436277738;
	// inline asm
	add.cc.u32 %r49903, %r49903, %r34393;
addc.cc.u32 %r49902, %r49902, %r34394;
addc.cc.u32 %r49901, %r49901, %r34395;
addc.cc.u32 %r49900, %r49900, %r34396;
addc.cc.u32 %r49899, %r49899, %r34397;
addc.cc.u32 %r49898, %r49898, %r34398;
addc.cc.u32 %r49897, %r49897, %r34399;
addc.cc.u32 %r49896, %r49896, %r34400;
addc.cc.u32 %r49895, %r49895, %r34401;
addc.cc.u32 %r49894, %r49894, %r34402;
addc.cc.u32 %r49893, %r49893, %r34403;
addc.u32 %r49892, %r49892, %r34404;

	// inline asm

BB5_4361:
	mov.u32 	%r49904, %r49880;
	mov.u32 	%r49911, %r49887;
	mov.u32 	%r49906, %r49882;
	mov.u32 	%r49913, %r49889;
	mov.u32 	%r49908, %r49884;
	mov.u32 	%r49915, %r49891;
	mov.u32 	%r49910, %r49886;
	mov.u32 	%r49905, %r49881;
	mov.u32 	%r49912, %r49888;
	mov.u32 	%r49907, %r49883;
	mov.u32 	%r49914, %r49890;
	mov.u32 	%r49909, %r49885;
	// inline asm
	sub.cc.u32 %r49915, %r49915, %r4731;
subc.cc.u32 %r49914, %r49914, %r4730;
subc.cc.u32 %r49913, %r49913, %r48521;
subc.cc.u32 %r49912, %r49912, %r48520;
subc.cc.u32 %r49911, %r49911, %r48519;
subc.cc.u32 %r49910, %r49910, %r48518;
subc.cc.u32 %r49909, %r49909, %r48517;
subc.cc.u32 %r49908, %r49908, %r48516;
subc.cc.u32 %r49907, %r49907, %r48515;
subc.cc.u32 %r49906, %r49906, %r48514;
subc.cc.u32 %r49905, %r49905, %r48513;
subc.u32 %r49904, %r49904, %r48512;

	// inline asm
	setp.gt.u32	%p4704, %r49880, %r48512;
	@%p4704 bra 	BB5_4384;

	setp.lt.u32	%p4705, %r49880, %r48512;
	@%p4705 bra 	BB5_4383;

	setp.gt.u32	%p4706, %r49881, %r48513;
	@%p4706 bra 	BB5_4384;

	setp.lt.u32	%p4707, %r49881, %r48513;
	@%p4707 bra 	BB5_4383;

	setp.gt.u32	%p4708, %r49882, %r48514;
	@%p4708 bra 	BB5_4384;

	setp.lt.u32	%p4709, %r49882, %r48514;
	@%p4709 bra 	BB5_4383;

	setp.gt.u32	%p4710, %r49883, %r48515;
	@%p4710 bra 	BB5_4384;

	setp.lt.u32	%p4711, %r49883, %r48515;
	@%p4711 bra 	BB5_4383;

	setp.gt.u32	%p4712, %r49884, %r48516;
	@%p4712 bra 	BB5_4384;

	setp.lt.u32	%p4713, %r49884, %r48516;
	@%p4713 bra 	BB5_4383;

	setp.gt.u32	%p4714, %r49885, %r48517;
	@%p4714 bra 	BB5_4384;

	setp.lt.u32	%p4715, %r49885, %r48517;
	@%p4715 bra 	BB5_4383;

	setp.gt.u32	%p4716, %r49886, %r48518;
	@%p4716 bra 	BB5_4384;

	setp.lt.u32	%p4717, %r49886, %r48518;
	@%p4717 bra 	BB5_4383;

	setp.gt.u32	%p4718, %r49887, %r48519;
	@%p4718 bra 	BB5_4384;

	setp.lt.u32	%p4719, %r49887, %r48519;
	@%p4719 bra 	BB5_4383;

	setp.gt.u32	%p4720, %r49888, %r48520;
	@%p4720 bra 	BB5_4384;

	setp.lt.u32	%p4721, %r49888, %r48520;
	@%p4721 bra 	BB5_4383;

	setp.gt.u32	%p4722, %r49889, %r48521;
	@%p4722 bra 	BB5_4384;

	setp.lt.u32	%p4723, %r49889, %r48521;
	@%p4723 bra 	BB5_4383;

	setp.gt.u32	%p4724, %r49890, %r4730;
	@%p4724 bra 	BB5_4384;

	setp.ge.u32	%p4725, %r49890, %r4730;
	setp.ge.u32	%p4726, %r49891, %r4731;
	and.pred  	%p4727, %p4725, %p4726;
	@%p4727 bra 	BB5_4384;

BB5_4383:
	mov.u32 	%r34465, -21845;
	mov.u32 	%r34466, -1174470657;
	mov.u32 	%r34467, -1319895041;
	mov.u32 	%r34468, 514588670;
	mov.u32 	%r34469, -156174812;
	mov.u32 	%r34470, 1731252896;
	mov.u32 	%r34471, -209382721;
	mov.u32 	%r34472, 1685539716;
	mov.u32 	%r34473, 1129032919;
	mov.u32 	%r34474, 1260103606;
	mov.u32 	%r34475, 964683418;
	mov.u32 	%r34476, 436277738;
	// inline asm
	add.cc.u32 %r49915, %r49915, %r34465;
addc.cc.u32 %r49914, %r49914, %r34466;
addc.cc.u32 %r49913, %r49913, %r34467;
addc.cc.u32 %r49912, %r49912, %r34468;
addc.cc.u32 %r49911, %r49911, %r34469;
addc.cc.u32 %r49910, %r49910, %r34470;
addc.cc.u32 %r49909, %r49909, %r34471;
addc.cc.u32 %r49908, %r49908, %r34472;
addc.cc.u32 %r49907, %r49907, %r34473;
addc.cc.u32 %r49906, %r49906, %r34474;
addc.cc.u32 %r49905, %r49905, %r34475;
addc.u32 %r49904, %r49904, %r34476;

	// inline asm

BB5_4384:
	mov.u32 	%r49942, %r49894;
	mov.u32 	%r49841, %r49901;
	mov.u32 	%r49836, %r49896;
	mov.u32 	%r49843, %r49903;
	mov.u32 	%r49838, %r49898;
	mov.u32 	%r49941, %r49893;
	mov.u32 	%r49840, %r49900;
	mov.u32 	%r49835, %r49895;
	mov.u32 	%r49842, %r49902;
	mov.u32 	%r49837, %r49897;
	mov.u32 	%r49940, %r49892;
	mov.u32 	%r49839, %r49899;
	// inline asm
	sub.cc.u32 %r49843, %r49843, %r7816;
subc.cc.u32 %r49842, %r49842, %r7817;
subc.cc.u32 %r49841, %r49841, %r7818;
subc.cc.u32 %r49840, %r49840, %r7819;
subc.cc.u32 %r49839, %r49839, %r7820;
subc.cc.u32 %r49838, %r49838, %r7821;
subc.cc.u32 %r49837, %r49837, %r7822;
subc.cc.u32 %r49836, %r49836, %r7823;
subc.cc.u32 %r49835, %r49835, %r7824;
subc.cc.u32 %r49942, %r49942, %r7825;
subc.cc.u32 %r49941, %r49941, %r7826;
subc.u32 %r49940, %r49940, %r7827;

	// inline asm
	setp.gt.u32	%p4728, %r49892, %r7827;
	@%p4728 bra 	BB5_4407;

	setp.lt.u32	%p4729, %r49892, %r7827;
	@%p4729 bra 	BB5_4406;

	setp.gt.u32	%p4730, %r49893, %r7826;
	@%p4730 bra 	BB5_4407;

	setp.lt.u32	%p4731, %r49893, %r7826;
	@%p4731 bra 	BB5_4406;

	setp.gt.u32	%p4732, %r49894, %r7825;
	@%p4732 bra 	BB5_4407;

	setp.lt.u32	%p4733, %r49894, %r7825;
	@%p4733 bra 	BB5_4406;

	setp.gt.u32	%p4734, %r49895, %r7824;
	@%p4734 bra 	BB5_4407;

	setp.lt.u32	%p4735, %r49895, %r7824;
	@%p4735 bra 	BB5_4406;

	setp.gt.u32	%p4736, %r49896, %r7823;
	@%p4736 bra 	BB5_4407;

	setp.lt.u32	%p4737, %r49896, %r7823;
	@%p4737 bra 	BB5_4406;

	setp.gt.u32	%p4738, %r49897, %r7822;
	@%p4738 bra 	BB5_4407;

	setp.lt.u32	%p4739, %r49897, %r7822;
	@%p4739 bra 	BB5_4406;

	setp.gt.u32	%p4740, %r49898, %r7821;
	@%p4740 bra 	BB5_4407;

	setp.lt.u32	%p4741, %r49898, %r7821;
	@%p4741 bra 	BB5_4406;

	setp.gt.u32	%p4742, %r49899, %r7820;
	@%p4742 bra 	BB5_4407;

	setp.lt.u32	%p4743, %r49899, %r7820;
	@%p4743 bra 	BB5_4406;

	setp.gt.u32	%p4744, %r49900, %r7819;
	@%p4744 bra 	BB5_4407;

	setp.lt.u32	%p4745, %r49900, %r7819;
	@%p4745 bra 	BB5_4406;

	setp.gt.u32	%p4746, %r49901, %r7818;
	@%p4746 bra 	BB5_4407;

	setp.lt.u32	%p4747, %r49901, %r7818;
	@%p4747 bra 	BB5_4406;

	setp.gt.u32	%p4748, %r49902, %r7817;
	@%p4748 bra 	BB5_4407;

	setp.ge.u32	%p4749, %r49902, %r7817;
	setp.ge.u32	%p4750, %r49903, %r7816;
	and.pred  	%p4751, %p4749, %p4750;
	@%p4751 bra 	BB5_4407;

BB5_4406:
	mov.u32 	%r34537, -21845;
	mov.u32 	%r34538, -1174470657;
	mov.u32 	%r34539, -1319895041;
	mov.u32 	%r34540, 514588670;
	mov.u32 	%r34541, -156174812;
	mov.u32 	%r34542, 1731252896;
	mov.u32 	%r34543, -209382721;
	mov.u32 	%r34544, 1685539716;
	mov.u32 	%r34545, 1129032919;
	mov.u32 	%r34546, 1260103606;
	mov.u32 	%r34547, 964683418;
	mov.u32 	%r34548, 436277738;
	// inline asm
	add.cc.u32 %r49843, %r49843, %r34537;
addc.cc.u32 %r49842, %r49842, %r34538;
addc.cc.u32 %r49841, %r49841, %r34539;
addc.cc.u32 %r49840, %r49840, %r34540;
addc.cc.u32 %r49839, %r49839, %r34541;
addc.cc.u32 %r49838, %r49838, %r34542;
addc.cc.u32 %r49837, %r49837, %r34543;
addc.cc.u32 %r49836, %r49836, %r34544;
addc.cc.u32 %r49835, %r49835, %r34545;
addc.cc.u32 %r49942, %r49942, %r34546;
addc.cc.u32 %r49941, %r49941, %r34547;
addc.u32 %r49940, %r49940, %r34548;

	// inline asm

BB5_4407:
	mov.u32 	%r49855, %r49915;
	mov.u32 	%r49850, %r49910;
	mov.u32 	%r49929, %r49905;
	mov.u32 	%r49852, %r49912;
	mov.u32 	%r49847, %r49907;
	mov.u32 	%r49854, %r49914;
	mov.u32 	%r49849, %r49909;
	mov.u32 	%r49928, %r49904;
	mov.u32 	%r49851, %r49911;
	mov.u32 	%r34080, %r49906;
	mov.u32 	%r49853, %r49913;
	mov.u32 	%r49848, %r49908;
	// inline asm
	sub.cc.u32 %r49855, %r49855, %r49339;
subc.cc.u32 %r49854, %r49854, %r49338;
subc.cc.u32 %r49853, %r49853, %r49337;
subc.cc.u32 %r49852, %r49852, %r49336;
subc.cc.u32 %r49851, %r49851, %r49335;
subc.cc.u32 %r49850, %r49850, %r49334;
subc.cc.u32 %r49849, %r49849, %r49333;
subc.cc.u32 %r49848, %r49848, %r49332;
subc.cc.u32 %r49847, %r49847, %r49331;
subc.cc.u32 %r34080, %r34080, %r49330;
subc.cc.u32 %r49929, %r49929, %r49329;
subc.u32 %r49928, %r49928, %r49328;

	// inline asm
	setp.gt.u32	%p4752, %r49904, %r49328;
	@%p4752 bra 	BB5_4430;

	setp.lt.u32	%p4753, %r49904, %r49328;
	@%p4753 bra 	BB5_4429;

	setp.gt.u32	%p4754, %r49905, %r49329;
	@%p4754 bra 	BB5_4430;

	setp.lt.u32	%p4755, %r49905, %r49329;
	@%p4755 bra 	BB5_4429;

	setp.gt.u32	%p4756, %r49906, %r49330;
	@%p4756 bra 	BB5_4430;

	setp.lt.u32	%p4757, %r49906, %r49330;
	@%p4757 bra 	BB5_4429;

	setp.gt.u32	%p4758, %r49907, %r49331;
	@%p4758 bra 	BB5_4430;

	setp.lt.u32	%p4759, %r49907, %r49331;
	@%p4759 bra 	BB5_4429;

	setp.gt.u32	%p4760, %r49908, %r49332;
	@%p4760 bra 	BB5_4430;

	setp.lt.u32	%p4761, %r49908, %r49332;
	@%p4761 bra 	BB5_4429;

	setp.gt.u32	%p4762, %r49909, %r49333;
	@%p4762 bra 	BB5_4430;

	setp.lt.u32	%p4763, %r49909, %r49333;
	@%p4763 bra 	BB5_4429;

	setp.gt.u32	%p4764, %r49910, %r49334;
	@%p4764 bra 	BB5_4430;

	setp.lt.u32	%p4765, %r49910, %r49334;
	@%p4765 bra 	BB5_4429;

	setp.gt.u32	%p4766, %r49911, %r49335;
	@%p4766 bra 	BB5_4430;

	setp.lt.u32	%p4767, %r49911, %r49335;
	@%p4767 bra 	BB5_4429;

	setp.gt.u32	%p4768, %r49912, %r49336;
	@%p4768 bra 	BB5_4430;

	setp.lt.u32	%p4769, %r49912, %r49336;
	@%p4769 bra 	BB5_4429;

	setp.gt.u32	%p4770, %r49913, %r49337;
	@%p4770 bra 	BB5_4430;

	setp.lt.u32	%p4771, %r49913, %r49337;
	@%p4771 bra 	BB5_4429;

	setp.gt.u32	%p4772, %r49914, %r49338;
	@%p4772 bra 	BB5_4430;

	setp.ge.u32	%p4773, %r49914, %r49338;
	setp.ge.u32	%p4774, %r49915, %r49339;
	and.pred  	%p4775, %p4773, %p4774;
	@%p4775 bra 	BB5_4430;

BB5_4429:
	mov.u32 	%r34609, -21845;
	mov.u32 	%r34610, -1174470657;
	mov.u32 	%r34611, -1319895041;
	mov.u32 	%r34612, 514588670;
	mov.u32 	%r34613, -156174812;
	mov.u32 	%r34614, 1731252896;
	mov.u32 	%r34615, -209382721;
	mov.u32 	%r34616, 1685539716;
	mov.u32 	%r34617, 1129032919;
	mov.u32 	%r34618, 1260103606;
	mov.u32 	%r34619, 964683418;
	mov.u32 	%r34620, 436277738;
	// inline asm
	add.cc.u32 %r49855, %r49855, %r34609;
addc.cc.u32 %r49854, %r49854, %r34610;
addc.cc.u32 %r49853, %r49853, %r34611;
addc.cc.u32 %r49852, %r49852, %r34612;
addc.cc.u32 %r49851, %r49851, %r34613;
addc.cc.u32 %r49850, %r49850, %r34614;
addc.cc.u32 %r49849, %r49849, %r34615;
addc.cc.u32 %r49848, %r49848, %r34616;
addc.cc.u32 %r49847, %r49847, %r34617;
addc.cc.u32 %r34080, %r34080, %r34618;
addc.cc.u32 %r49929, %r49929, %r34619;
addc.u32 %r49928, %r49928, %r34620;

	// inline asm
	bra.uni 	BB5_4430;

BB5_22:
	setp.eq.s32	%p23, %r47599, 0;
	@%p23 bra 	BB5_4431;

	add.s32 	%r21144, %r47599, -1;
	cvt.u64.u32	%rd118, %r21144;
	mov.u32 	%r21149, 1;
	shl.b32 	%r21150, %r21149, %r21023;
	add.s32 	%r21151, %r21150, -1;
	mul.lo.s32 	%r21152, %r1, %r21151;
	cvt.u64.u32	%rd119, %r21152;
	add.s64 	%rd120, %rd118, %rd119;
	mul.lo.s64 	%rd122, %rd120, 288;
	add.s64 	%rd7, %rd1, %rd122;
	ld.global.u32 	%r47911, [%rd7];
	ld.global.u32 	%r47910, [%rd7+4];
	ld.global.u32 	%r47909, [%rd7+8];
	ld.global.u32 	%r47908, [%rd7+12];
	ld.global.u32 	%r47907, [%rd7+16];
	ld.global.u32 	%r47906, [%rd7+20];
	ld.global.u32 	%r47905, [%rd7+24];
	ld.global.u32 	%r47904, [%rd7+28];
	ld.global.u32 	%r47903, [%rd7+32];
	ld.global.u32 	%r22950, [%rd7+36];
	ld.global.u32 	%r22951, [%rd7+40];
	ld.global.u32 	%r22952, [%rd7+44];
	ld.global.u32 	%r24795, [%rd7+48];
	ld.global.u32 	%r24796, [%rd7+52];
	ld.global.u32 	%r24797, [%rd7+56];
	ld.global.u32 	%r24798, [%rd7+60];
	ld.global.u32 	%r24799, [%rd7+64];
	ld.global.u32 	%r24800, [%rd7+68];
	ld.global.u32 	%r24801, [%rd7+72];
	ld.global.u32 	%r24802, [%rd7+76];
	ld.global.u32 	%r24803, [%rd7+80];
	ld.global.u32 	%r24804, [%rd7+84];
	ld.global.u32 	%r24805, [%rd7+88];
	ld.global.u32 	%r24806, [%rd7+92];
	ld.global.u32 	%r48440, [%rd7+96];
	ld.global.u32 	%r48441, [%rd7+100];
	ld.global.u32 	%r48442, [%rd7+104];
	ld.global.u32 	%r48443, [%rd7+108];
	ld.global.u32 	%r48444, [%rd7+112];
	ld.global.u32 	%r48445, [%rd7+116];
	ld.global.u32 	%r48446, [%rd7+120];
	ld.global.u32 	%r48447, [%rd7+124];
	ld.global.u32 	%r48448, [%rd7+128];
	ld.global.u32 	%r48449, [%rd7+132];
	ld.global.u32 	%r48450, [%rd7+136];
	ld.global.u32 	%r48451, [%rd7+140];
	ld.global.u32 	%r23561, [%rd7+144];
	ld.global.u32 	%r23562, [%rd7+148];
	ld.global.u32 	%r23563, [%rd7+152];
	ld.global.u32 	%r23564, [%rd7+156];
	ld.global.u32 	%r23565, [%rd7+160];
	ld.global.u32 	%r23566, [%rd7+164];
	ld.global.u32 	%r23567, [%rd7+168];
	ld.global.u32 	%r23568, [%rd7+172];
	ld.global.u32 	%r23569, [%rd7+176];
	ld.global.u32 	%r23570, [%rd7+180];
	ld.global.u32 	%r23571, [%rd7+184];
	ld.global.u32 	%r23572, [%rd7+188];
	ld.global.u32 	%r48464, [%rd7+192];
	ld.global.u32 	%r48465, [%rd7+196];
	ld.global.u32 	%r48466, [%rd7+200];
	ld.global.u32 	%r48467, [%rd7+204];
	ld.global.u32 	%r48468, [%rd7+208];
	ld.global.u32 	%r48469, [%rd7+212];
	ld.global.u32 	%r48470, [%rd7+216];
	ld.global.u32 	%r48471, [%rd7+220];
	ld.global.u32 	%r48472, [%rd7+224];
	ld.global.u32 	%r48473, [%rd7+228];
	ld.global.u32 	%r48474, [%rd7+232];
	ld.global.u32 	%r48475, [%rd7+236];
	ld.global.u32 	%r48476, [%rd7+240];
	ld.global.u32 	%r48477, [%rd7+244];
	ld.global.u32 	%r48478, [%rd7+248];
	ld.global.u32 	%r48479, [%rd7+252];
	ld.global.u32 	%r48480, [%rd7+256];
	ld.global.u32 	%r48481, [%rd7+260];
	ld.global.u32 	%r48482, [%rd7+264];
	ld.global.u32 	%r48483, [%rd7+268];
	ld.global.u32 	%r48484, [%rd7+272];
	ld.global.u32 	%r48485, [%rd7+276];
	ld.global.u32 	%r48486, [%rd7+280];
	ld.global.u32 	%r48487, [%rd7+284];
	ld.global.u32 	%r112, [%rd6];
	ld.global.u32 	%r113, [%rd6+4];
	ld.global.u32 	%r114, [%rd6+8];
	ld.global.u32 	%r115, [%rd6+12];
	ld.global.u32 	%r116, [%rd6+16];
	ld.global.u32 	%r117, [%rd6+20];
	ld.global.u32 	%r118, [%rd6+24];
	ld.global.u32 	%r119, [%rd6+28];
	ld.global.u32 	%r120, [%rd6+32];
	ld.global.u32 	%r121, [%rd6+36];
	ld.global.u32 	%r122, [%rd6+40];
	ld.global.u32 	%r123, [%rd6+44];
	ld.global.u32 	%r21471, [%rd6+48];
	ld.global.u32 	%r21472, [%rd6+52];
	ld.global.u32 	%r21473, [%rd6+56];
	ld.global.u32 	%r21474, [%rd6+60];
	ld.global.u32 	%r21475, [%rd6+64];
	ld.global.u32 	%r21476, [%rd6+68];
	ld.global.u32 	%r21477, [%rd6+72];
	ld.global.u32 	%r21478, [%rd6+76];
	ld.global.u32 	%r21479, [%rd6+80];
	ld.global.u32 	%r21480, [%rd6+84];
	ld.global.u32 	%r21481, [%rd6+88];
	ld.global.u32 	%r21482, [%rd6+92];
	ld.global.u32 	%r136, [%rd6+96];
	ld.global.u32 	%r137, [%rd6+100];
	ld.global.u32 	%r138, [%rd6+104];
	ld.global.u32 	%r139, [%rd6+108];
	ld.global.u32 	%r140, [%rd6+112];
	ld.global.u32 	%r141, [%rd6+116];
	ld.global.u32 	%r142, [%rd6+120];
	ld.global.u32 	%r143, [%rd6+124];
	ld.global.u32 	%r144, [%rd6+128];
	ld.global.u32 	%r145, [%rd6+132];
	ld.global.u32 	%r146, [%rd6+136];
	ld.global.u32 	%r147, [%rd6+140];
	ld.global.u32 	%r21759, [%rd6+144];
	ld.global.u32 	%r21760, [%rd6+148];
	ld.global.u32 	%r21761, [%rd6+152];
	ld.global.u32 	%r21762, [%rd6+156];
	ld.global.u32 	%r21763, [%rd6+160];
	ld.global.u32 	%r21764, [%rd6+164];
	ld.global.u32 	%r21765, [%rd6+168];
	ld.global.u32 	%r21766, [%rd6+172];
	ld.global.u32 	%r21767, [%rd6+176];
	ld.global.u32 	%r21768, [%rd6+180];
	ld.global.u32 	%r21769, [%rd6+184];
	ld.global.u32 	%r21770, [%rd6+188];
	ld.global.u8 	%rs30, [%rd6+192];
	setp.ne.s16	%p24, %rs30, 0;
	@%p24 bra 	BB5_1606;

	mov.u16 	%rs74, 0;
	setp.ne.s32	%p25, %r48464, 0;
	@%p25 bra 	BB5_28;

	or.b32  	%r21153, %r48465, %r48466;
	or.b32  	%r21154, %r21153, %r48467;
	or.b32  	%r21155, %r21154, %r48468;
	or.b32  	%r21156, %r21155, %r48469;
	or.b32  	%r21157, %r21156, %r48470;
	or.b32  	%r21158, %r21157, %r48471;
	or.b32  	%r21159, %r21158, %r48472;
	or.b32  	%r21160, %r21159, %r48473;
	or.b32  	%r21161, %r21160, %r48474;
	or.b32  	%r21162, %r21161, %r48475;
	or.b32  	%r21163, %r21162, %r48476;
	setp.ne.s32	%p26, %r21163, 0;
	@%p26 bra 	BB5_28;

	or.b32  	%r21164, %r48477, %r48478;
	or.b32  	%r21165, %r21164, %r48479;
	or.b32  	%r21166, %r21165, %r48480;
	or.b32  	%r21167, %r21166, %r48481;
	or.b32  	%r21168, %r21167, %r48482;
	or.b32  	%r21169, %r21168, %r48483;
	or.b32  	%r21170, %r21169, %r48484;
	or.b32  	%r21171, %r21170, %r48485;
	or.b32  	%r21172, %r21171, %r48486;
	setp.ne.s32	%p27, %r21172, 0;
	@%p27 bra 	BB5_28;

	setp.eq.s32	%p28, %r48487, 0;
	selp.u16	%rs74, 1, 0, %p28;

BB5_28:
	mov.u32 	%r21196, 0;
	mov.u32 	%r21184, 368467651;
	mov.u32 	%r21183, -92216173;
	mov.u32 	%r21182, 1543969431;
	mov.u32 	%r21181, -1571361683;
	mov.u32 	%r21180, 2010011731;
	mov.u32 	%r21179, 1884444485;
	mov.u32 	%r21178, 1598593111;
	mov.u32 	%r21177, 1405573306;
	mov.u32 	%r21176, -336330741;
	mov.u32 	%r21175, -1005846526;
	mov.u32 	%r21174, 1980301312;
	mov.u32 	%r21173, 196605;
	setp.ne.s16	%p29, %rs74, 0;
	@%p29 bra 	BB5_29;

	// Callseq Start 82
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r48464;
	st.param.b32	[param0+4], %r48465;
	st.param.b32	[param0+8], %r48466;
	st.param.b32	[param0+12], %r48467;
	st.param.b32	[param0+16], %r48468;
	st.param.b32	[param0+20], %r48469;
	st.param.b32	[param0+24], %r48470;
	st.param.b32	[param0+28], %r48471;
	st.param.b32	[param0+32], %r48472;
	st.param.b32	[param0+36], %r48473;
	st.param.b32	[param0+40], %r48474;
	st.param.b32	[param0+44], %r48475;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r48476;
	st.param.b32	[param1+4], %r48477;
	st.param.b32	[param1+8], %r48478;
	st.param.b32	[param1+12], %r48479;
	st.param.b32	[param1+16], %r48480;
	st.param.b32	[param1+20], %r48481;
	st.param.b32	[param1+24], %r48482;
	st.param.b32	[param1+28], %r48483;
	st.param.b32	[param1+32], %r48484;
	st.param.b32	[param1+36], %r48485;
	st.param.b32	[param1+40], %r48486;
	st.param.b32	[param1+44], %r48487;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r184, [retval0+0];
	ld.param.b32	%r185, [retval0+4];
	ld.param.b32	%r186, [retval0+8];
	ld.param.b32	%r187, [retval0+12];
	ld.param.b32	%r188, [retval0+16];
	ld.param.b32	%r189, [retval0+20];
	ld.param.b32	%r190, [retval0+24];
	ld.param.b32	%r191, [retval0+28];
	ld.param.b32	%r192, [retval0+32];
	ld.param.b32	%r193, [retval0+36];
	ld.param.b32	%r194, [retval0+40];
	ld.param.b32	%r195, [retval0+44];
	
	//{
	}// Callseq End 82
	mov.u32 	%r21200, %r48467;
	mov.u32 	%r21207, %r48474;
	mov.u32 	%r21202, %r48469;
	mov.u32 	%r21197, %r48464;
	mov.u32 	%r21204, %r48471;
	mov.u32 	%r21199, %r48466;
	mov.u32 	%r21206, %r48473;
	mov.u32 	%r21201, %r48468;
	mov.u32 	%r21208, %r48475;
	mov.u32 	%r21203, %r48470;
	mov.u32 	%r21198, %r48465;
	mov.u32 	%r21205, %r48472;
	// inline asm
	add.cc.u32 %r21197, %r21197, %r48476;
addc.cc.u32 %r21198, %r21198, %r48477;
addc.cc.u32 %r21199, %r21199, %r48478;
addc.cc.u32 %r21200, %r21200, %r48479;
addc.cc.u32 %r21201, %r21201, %r48480;
addc.cc.u32 %r21202, %r21202, %r48481;
addc.cc.u32 %r21203, %r21203, %r48482;
addc.cc.u32 %r21204, %r21204, %r48483;
addc.cc.u32 %r21205, %r21205, %r48484;
addc.cc.u32 %r21206, %r21206, %r48485;
addc.cc.u32 %r21207, %r21207, %r48486;
addc.u32 %r21208, %r21208, %r48487;

	// inline asm
	setp.gt.u32	%p30, %r21208, 436277738;
	@%p30 bra 	BB5_52;

	setp.lt.u32	%p31, %r21208, 436277738;
	@%p31 bra 	BB5_53;

	setp.gt.u32	%p32, %r21207, 964683418;
	@%p32 bra 	BB5_52;

	setp.lt.u32	%p33, %r21207, 964683418;
	@%p33 bra 	BB5_53;

	setp.gt.u32	%p34, %r21206, 1260103606;
	@%p34 bra 	BB5_52;

	setp.lt.u32	%p35, %r21206, 1260103606;
	@%p35 bra 	BB5_53;

	setp.gt.u32	%p36, %r21205, 1129032919;
	@%p36 bra 	BB5_52;

	setp.lt.u32	%p37, %r21205, 1129032919;
	@%p37 bra 	BB5_53;

	setp.gt.u32	%p38, %r21204, 1685539716;
	@%p38 bra 	BB5_52;

	setp.lt.u32	%p39, %r21204, 1685539716;
	@%p39 bra 	BB5_53;

	setp.gt.u32	%p40, %r21203, -209382721;
	@%p40 bra 	BB5_52;

	setp.lt.u32	%p41, %r21203, -209382721;
	@%p41 bra 	BB5_53;

	setp.gt.u32	%p42, %r21202, 1731252896;
	@%p42 bra 	BB5_52;

	setp.lt.u32	%p43, %r21202, 1731252896;
	@%p43 bra 	BB5_53;

	setp.gt.u32	%p44, %r21201, -156174812;
	@%p44 bra 	BB5_52;

	setp.lt.u32	%p45, %r21201, -156174812;
	@%p45 bra 	BB5_53;

	setp.gt.u32	%p46, %r21200, 514588670;
	@%p46 bra 	BB5_52;

	setp.lt.u32	%p47, %r21200, 514588670;
	@%p47 bra 	BB5_53;

	setp.gt.u32	%p48, %r21199, -1319895041;
	@%p48 bra 	BB5_52;

	setp.lt.u32	%p49, %r21199, -1319895041;
	@%p49 bra 	BB5_53;

	setp.gt.u32	%p50, %r21198, -1174470657;
	@%p50 bra 	BB5_52;

	setp.lt.u32	%p51, %r21198, -1174470657;
	setp.lt.u32	%p52, %r21197, -21845;
	or.pred  	%p53, %p51, %p52;
	@%p53 bra 	BB5_53;

BB5_52:
	mov.u32 	%r21245, -21845;
	mov.u32 	%r21246, -1174470657;
	mov.u32 	%r21247, -1319895041;
	mov.u32 	%r21248, 514588670;
	mov.u32 	%r21249, -156174812;
	mov.u32 	%r21250, 1731252896;
	mov.u32 	%r21251, -209382721;
	mov.u32 	%r21252, 1685539716;
	mov.u32 	%r21253, 1129032919;
	mov.u32 	%r21254, 1260103606;
	mov.u32 	%r21255, 964683418;
	mov.u32 	%r21256, 436277738;
	// inline asm
	sub.cc.u32 %r21197, %r21197, %r21245;
subc.cc.u32 %r21198, %r21198, %r21246;
subc.cc.u32 %r21199, %r21199, %r21247;
subc.cc.u32 %r21200, %r21200, %r21248;
subc.cc.u32 %r21201, %r21201, %r21249;
subc.cc.u32 %r21202, %r21202, %r21250;
subc.cc.u32 %r21203, %r21203, %r21251;
subc.cc.u32 %r21204, %r21204, %r21252;
subc.cc.u32 %r21205, %r21205, %r21253;
subc.cc.u32 %r21206, %r21206, %r21254;
subc.cc.u32 %r21207, %r21207, %r21255;
subc.u32 %r21208, %r21208, %r21256;

	// inline asm

BB5_53:
	mov.u32 	%r21272, %r48467;
	mov.u32 	%r21279, %r48474;
	mov.u32 	%r21274, %r48469;
	mov.u32 	%r21269, %r48464;
	mov.u32 	%r21276, %r48471;
	mov.u32 	%r21271, %r48466;
	mov.u32 	%r21278, %r48473;
	mov.u32 	%r21273, %r48468;
	mov.u32 	%r21280, %r48475;
	mov.u32 	%r21275, %r48470;
	mov.u32 	%r21270, %r48465;
	mov.u32 	%r21277, %r48472;
	// inline asm
	sub.cc.u32 %r21269, %r21269, %r48476;
subc.cc.u32 %r21270, %r21270, %r48477;
subc.cc.u32 %r21271, %r21271, %r48478;
subc.cc.u32 %r21272, %r21272, %r48479;
subc.cc.u32 %r21273, %r21273, %r48480;
subc.cc.u32 %r21274, %r21274, %r48481;
subc.cc.u32 %r21275, %r21275, %r48482;
subc.cc.u32 %r21276, %r21276, %r48483;
subc.cc.u32 %r21277, %r21277, %r48484;
subc.cc.u32 %r21278, %r21278, %r48485;
subc.cc.u32 %r21279, %r21279, %r48486;
subc.u32 %r21280, %r21280, %r48487;

	// inline asm
	setp.gt.u32	%p54, %r48475, %r48487;
	@%p54 bra 	BB5_76;

	setp.lt.u32	%p55, %r48475, %r48487;
	@%p55 bra 	BB5_75;

	setp.gt.u32	%p56, %r48474, %r48486;
	@%p56 bra 	BB5_76;

	setp.lt.u32	%p57, %r48474, %r48486;
	@%p57 bra 	BB5_75;

	setp.gt.u32	%p58, %r48473, %r48485;
	@%p58 bra 	BB5_76;

	setp.lt.u32	%p59, %r48473, %r48485;
	@%p59 bra 	BB5_75;

	setp.gt.u32	%p60, %r48472, %r48484;
	@%p60 bra 	BB5_76;

	setp.lt.u32	%p61, %r48472, %r48484;
	@%p61 bra 	BB5_75;

	setp.gt.u32	%p62, %r48471, %r48483;
	@%p62 bra 	BB5_76;

	setp.lt.u32	%p63, %r48471, %r48483;
	@%p63 bra 	BB5_75;

	setp.gt.u32	%p64, %r48470, %r48482;
	@%p64 bra 	BB5_76;

	setp.lt.u32	%p65, %r48470, %r48482;
	@%p65 bra 	BB5_75;

	setp.gt.u32	%p66, %r48469, %r48481;
	@%p66 bra 	BB5_76;

	setp.lt.u32	%p67, %r48469, %r48481;
	@%p67 bra 	BB5_75;

	setp.gt.u32	%p68, %r48468, %r48480;
	@%p68 bra 	BB5_76;

	setp.lt.u32	%p69, %r48468, %r48480;
	@%p69 bra 	BB5_75;

	setp.gt.u32	%p70, %r48467, %r48479;
	@%p70 bra 	BB5_76;

	setp.lt.u32	%p71, %r48467, %r48479;
	@%p71 bra 	BB5_75;

	setp.gt.u32	%p72, %r48466, %r48478;
	@%p72 bra 	BB5_76;

	setp.lt.u32	%p73, %r48466, %r48478;
	@%p73 bra 	BB5_75;

	setp.gt.u32	%p74, %r48465, %r48477;
	@%p74 bra 	BB5_76;

	setp.ge.u32	%p75, %r48465, %r48477;
	setp.ge.u32	%p76, %r48464, %r48476;
	and.pred  	%p77, %p75, %p76;
	@%p77 bra 	BB5_76;

BB5_75:
	mov.u32 	%r21317, -21845;
	mov.u32 	%r21318, -1174470657;
	mov.u32 	%r21319, -1319895041;
	mov.u32 	%r21320, 514588670;
	mov.u32 	%r21321, -156174812;
	mov.u32 	%r21322, 1731252896;
	mov.u32 	%r21323, -209382721;
	mov.u32 	%r21324, 1685539716;
	mov.u32 	%r21325, 1129032919;
	mov.u32 	%r21326, 1260103606;
	mov.u32 	%r21327, 964683418;
	mov.u32 	%r21328, 436277738;
	// inline asm
	add.cc.u32 %r21269, %r21269, %r21317;
addc.cc.u32 %r21270, %r21270, %r21318;
addc.cc.u32 %r21271, %r21271, %r21319;
addc.cc.u32 %r21272, %r21272, %r21320;
addc.cc.u32 %r21273, %r21273, %r21321;
addc.cc.u32 %r21274, %r21274, %r21322;
addc.cc.u32 %r21275, %r21275, %r21323;
addc.cc.u32 %r21276, %r21276, %r21324;
addc.cc.u32 %r21277, %r21277, %r21325;
addc.cc.u32 %r21278, %r21278, %r21326;
addc.cc.u32 %r21279, %r21279, %r21327;
addc.u32 %r21280, %r21280, %r21328;

	// inline asm

BB5_76:
	// Callseq Start 83
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r21269;
	st.param.b32	[param0+4], %r21270;
	st.param.b32	[param0+8], %r21271;
	st.param.b32	[param0+12], %r21272;
	st.param.b32	[param0+16], %r21273;
	st.param.b32	[param0+20], %r21274;
	st.param.b32	[param0+24], %r21275;
	st.param.b32	[param0+28], %r21276;
	st.param.b32	[param0+32], %r21277;
	st.param.b32	[param0+36], %r21278;
	st.param.b32	[param0+40], %r21279;
	st.param.b32	[param0+44], %r21280;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r21197;
	st.param.b32	[param1+4], %r21198;
	st.param.b32	[param1+8], %r21199;
	st.param.b32	[param1+12], %r21200;
	st.param.b32	[param1+16], %r21201;
	st.param.b32	[param1+20], %r21202;
	st.param.b32	[param1+24], %r21203;
	st.param.b32	[param1+28], %r21204;
	st.param.b32	[param1+32], %r21205;
	st.param.b32	[param1+36], %r21206;
	st.param.b32	[param1+40], %r21207;
	st.param.b32	[param1+44], %r21208;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r280, [retval0+0];
	ld.param.b32	%r281, [retval0+4];
	ld.param.b32	%r282, [retval0+8];
	ld.param.b32	%r283, [retval0+12];
	ld.param.b32	%r284, [retval0+16];
	ld.param.b32	%r285, [retval0+20];
	ld.param.b32	%r286, [retval0+24];
	ld.param.b32	%r287, [retval0+28];
	ld.param.b32	%r288, [retval0+32];
	ld.param.b32	%r289, [retval0+36];
	ld.param.b32	%r290, [retval0+40];
	ld.param.b32	%r291, [retval0+44];
	
	//{
	}// Callseq End 83
	shl.b32 	%r21341, %r195, 1;
	shr.u32 	%r21342, %r194, 31;
	or.b32  	%r47624, %r21342, %r21341;
	shl.b32 	%r21343, %r194, 1;
	shr.u32 	%r21344, %r193, 31;
	or.b32  	%r47625, %r21344, %r21343;
	shl.b32 	%r21345, %r193, 1;
	shr.u32 	%r21346, %r192, 31;
	or.b32  	%r47626, %r21346, %r21345;
	shl.b32 	%r21347, %r192, 1;
	shr.u32 	%r21348, %r191, 31;
	or.b32  	%r47627, %r21348, %r21347;
	shl.b32 	%r21349, %r191, 1;
	shr.u32 	%r21350, %r190, 31;
	or.b32  	%r47628, %r21350, %r21349;
	shl.b32 	%r21351, %r190, 1;
	shr.u32 	%r21352, %r189, 31;
	or.b32  	%r47629, %r21352, %r21351;
	shl.b32 	%r21353, %r189, 1;
	shr.u32 	%r21354, %r188, 31;
	or.b32  	%r47630, %r21354, %r21353;
	shl.b32 	%r21355, %r188, 1;
	shr.u32 	%r21356, %r187, 31;
	or.b32  	%r47631, %r21356, %r21355;
	shl.b32 	%r21357, %r187, 1;
	shr.u32 	%r21358, %r186, 31;
	or.b32  	%r47632, %r21358, %r21357;
	shl.b32 	%r21359, %r186, 1;
	shr.u32 	%r21360, %r185, 31;
	or.b32  	%r47633, %r21360, %r21359;
	shl.b32 	%r21361, %r185, 1;
	shr.u32 	%r21362, %r184, 31;
	or.b32  	%r47634, %r21362, %r21361;
	shl.b32 	%r47635, %r184, 1;
	setp.gt.u32	%p78, %r47624, 436277738;
	@%p78 bra 	BB5_98;

	setp.lt.u32	%p79, %r47624, 436277738;
	@%p79 bra 	BB5_99;

	setp.gt.u32	%p80, %r47625, 964683418;
	@%p80 bra 	BB5_98;

	setp.lt.u32	%p81, %r47625, 964683418;
	@%p81 bra 	BB5_99;

	setp.gt.u32	%p82, %r47626, 1260103606;
	@%p82 bra 	BB5_98;

	setp.lt.u32	%p83, %r47626, 1260103606;
	@%p83 bra 	BB5_99;

	setp.gt.u32	%p84, %r47627, 1129032919;
	@%p84 bra 	BB5_98;

	setp.lt.u32	%p85, %r47627, 1129032919;
	@%p85 bra 	BB5_99;

	setp.gt.u32	%p86, %r47628, 1685539716;
	@%p86 bra 	BB5_98;

	setp.lt.u32	%p87, %r47628, 1685539716;
	@%p87 bra 	BB5_99;

	setp.gt.u32	%p88, %r47629, -209382721;
	@%p88 bra 	BB5_98;

	setp.lt.u32	%p89, %r47629, -209382721;
	@%p89 bra 	BB5_99;

	setp.gt.u32	%p90, %r47630, 1731252896;
	@%p90 bra 	BB5_98;

	setp.lt.u32	%p91, %r47630, 1731252896;
	@%p91 bra 	BB5_99;

	setp.gt.u32	%p92, %r47631, -156174812;
	@%p92 bra 	BB5_98;

	setp.lt.u32	%p93, %r47631, -156174812;
	@%p93 bra 	BB5_99;

	setp.gt.u32	%p94, %r47632, 514588670;
	@%p94 bra 	BB5_98;

	setp.lt.u32	%p95, %r47632, 514588670;
	@%p95 bra 	BB5_99;

	setp.gt.u32	%p96, %r47633, -1319895041;
	@%p96 bra 	BB5_98;

	setp.lt.u32	%p97, %r47633, -1319895041;
	@%p97 bra 	BB5_99;

	setp.gt.u32	%p98, %r47634, -1174470657;
	@%p98 bra 	BB5_98;

	setp.lt.u32	%p99, %r47634, -1174470657;
	setp.lt.u32	%p100, %r47635, -21845;
	or.pred  	%p101, %p99, %p100;
	@%p101 bra 	BB5_99;

BB5_98:
	mov.u32 	%r21375, -21845;
	mov.u32 	%r21376, -1174470657;
	mov.u32 	%r21377, -1319895041;
	mov.u32 	%r21378, 514588670;
	mov.u32 	%r21379, -156174812;
	mov.u32 	%r21380, 1731252896;
	mov.u32 	%r21381, -209382721;
	mov.u32 	%r21382, 1685539716;
	mov.u32 	%r21383, 1129032919;
	mov.u32 	%r21384, 1260103606;
	mov.u32 	%r21385, 964683418;
	mov.u32 	%r21386, 436277738;
	// inline asm
	sub.cc.u32 %r47635, %r47635, %r21375;
subc.cc.u32 %r47634, %r47634, %r21376;
subc.cc.u32 %r47633, %r47633, %r21377;
subc.cc.u32 %r47632, %r47632, %r21378;
subc.cc.u32 %r47631, %r47631, %r21379;
subc.cc.u32 %r47630, %r47630, %r21380;
subc.cc.u32 %r47629, %r47629, %r21381;
subc.cc.u32 %r47628, %r47628, %r21382;
subc.cc.u32 %r47627, %r47627, %r21383;
subc.cc.u32 %r47626, %r47626, %r21384;
subc.cc.u32 %r47625, %r47625, %r21385;
subc.u32 %r47624, %r47624, %r21386;

	// inline asm

BB5_99:
	// Callseq Start 84
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r112;
	st.param.b32	[param0+4], %r113;
	st.param.b32	[param0+8], %r114;
	st.param.b32	[param0+12], %r115;
	st.param.b32	[param0+16], %r116;
	st.param.b32	[param0+20], %r117;
	st.param.b32	[param0+24], %r118;
	st.param.b32	[param0+28], %r119;
	st.param.b32	[param0+32], %r120;
	st.param.b32	[param0+36], %r121;
	st.param.b32	[param0+40], %r122;
	st.param.b32	[param0+44], %r123;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r280;
	st.param.b32	[param1+4], %r281;
	st.param.b32	[param1+8], %r282;
	st.param.b32	[param1+12], %r283;
	st.param.b32	[param1+16], %r284;
	st.param.b32	[param1+20], %r285;
	st.param.b32	[param1+24], %r286;
	st.param.b32	[param1+28], %r287;
	st.param.b32	[param1+32], %r288;
	st.param.b32	[param1+36], %r289;
	st.param.b32	[param1+40], %r290;
	st.param.b32	[param1+44], %r291;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r388, [retval0+0];
	ld.param.b32	%r389, [retval0+4];
	ld.param.b32	%r390, [retval0+8];
	ld.param.b32	%r391, [retval0+12];
	ld.param.b32	%r392, [retval0+16];
	ld.param.b32	%r393, [retval0+20];
	ld.param.b32	%r394, [retval0+24];
	ld.param.b32	%r395, [retval0+28];
	ld.param.b32	%r396, [retval0+32];
	ld.param.b32	%r397, [retval0+36];
	ld.param.b32	%r398, [retval0+40];
	ld.param.b32	%r399, [retval0+44];
	
	//{
	}// Callseq End 84
	// Callseq Start 85
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r21471;
	st.param.b32	[param0+4], %r21472;
	st.param.b32	[param0+8], %r21473;
	st.param.b32	[param0+12], %r21474;
	st.param.b32	[param0+16], %r21475;
	st.param.b32	[param0+20], %r21476;
	st.param.b32	[param0+24], %r21477;
	st.param.b32	[param0+28], %r21478;
	st.param.b32	[param0+32], %r21479;
	st.param.b32	[param0+36], %r21480;
	st.param.b32	[param0+40], %r21481;
	st.param.b32	[param0+44], %r21482;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r47635;
	st.param.b32	[param1+4], %r47634;
	st.param.b32	[param1+8], %r47633;
	st.param.b32	[param1+12], %r47632;
	st.param.b32	[param1+16], %r47631;
	st.param.b32	[param1+20], %r47630;
	st.param.b32	[param1+24], %r47629;
	st.param.b32	[param1+28], %r47628;
	st.param.b32	[param1+32], %r47627;
	st.param.b32	[param1+36], %r47626;
	st.param.b32	[param1+40], %r47625;
	st.param.b32	[param1+44], %r47624;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r412, [retval0+0];
	ld.param.b32	%r413, [retval0+4];
	ld.param.b32	%r414, [retval0+8];
	ld.param.b32	%r415, [retval0+12];
	ld.param.b32	%r416, [retval0+16];
	ld.param.b32	%r417, [retval0+20];
	ld.param.b32	%r418, [retval0+24];
	ld.param.b32	%r419, [retval0+28];
	ld.param.b32	%r420, [retval0+32];
	ld.param.b32	%r421, [retval0+36];
	ld.param.b32	%r422, [retval0+40];
	ld.param.b32	%r423, [retval0+44];
	
	//{
	}// Callseq End 85
	mov.u32 	%r21400, %r281;
	mov.u32 	%r21407, %r288;
	mov.u32 	%r21402, %r283;
	mov.u32 	%r21409, %r290;
	mov.u32 	%r21404, %r285;
	mov.u32 	%r21399, %r280;
	mov.u32 	%r21406, %r287;
	mov.u32 	%r21401, %r282;
	mov.u32 	%r21408, %r289;
	mov.u32 	%r21403, %r284;
	mov.u32 	%r21410, %r291;
	mov.u32 	%r21405, %r286;
	// inline asm
	add.cc.u32 %r21399, %r21399, %r47635;
addc.cc.u32 %r21400, %r21400, %r47634;
addc.cc.u32 %r21401, %r21401, %r47633;
addc.cc.u32 %r21402, %r21402, %r47632;
addc.cc.u32 %r21403, %r21403, %r47631;
addc.cc.u32 %r21404, %r21404, %r47630;
addc.cc.u32 %r21405, %r21405, %r47629;
addc.cc.u32 %r21406, %r21406, %r47628;
addc.cc.u32 %r21407, %r21407, %r47627;
addc.cc.u32 %r21408, %r21408, %r47626;
addc.cc.u32 %r21409, %r21409, %r47625;
addc.u32 %r21410, %r21410, %r47624;

	// inline asm
	setp.gt.u32	%p102, %r21410, 436277738;
	@%p102 bra 	BB5_121;

	setp.lt.u32	%p103, %r21410, 436277738;
	@%p103 bra 	BB5_122;

	setp.gt.u32	%p104, %r21409, 964683418;
	@%p104 bra 	BB5_121;

	setp.lt.u32	%p105, %r21409, 964683418;
	@%p105 bra 	BB5_122;

	setp.gt.u32	%p106, %r21408, 1260103606;
	@%p106 bra 	BB5_121;

	setp.lt.u32	%p107, %r21408, 1260103606;
	@%p107 bra 	BB5_122;

	setp.gt.u32	%p108, %r21407, 1129032919;
	@%p108 bra 	BB5_121;

	setp.lt.u32	%p109, %r21407, 1129032919;
	@%p109 bra 	BB5_122;

	setp.gt.u32	%p110, %r21406, 1685539716;
	@%p110 bra 	BB5_121;

	setp.lt.u32	%p111, %r21406, 1685539716;
	@%p111 bra 	BB5_122;

	setp.gt.u32	%p112, %r21405, -209382721;
	@%p112 bra 	BB5_121;

	setp.lt.u32	%p113, %r21405, -209382721;
	@%p113 bra 	BB5_122;

	setp.gt.u32	%p114, %r21404, 1731252896;
	@%p114 bra 	BB5_121;

	setp.lt.u32	%p115, %r21404, 1731252896;
	@%p115 bra 	BB5_122;

	setp.gt.u32	%p116, %r21403, -156174812;
	@%p116 bra 	BB5_121;

	setp.lt.u32	%p117, %r21403, -156174812;
	@%p117 bra 	BB5_122;

	setp.gt.u32	%p118, %r21402, 514588670;
	@%p118 bra 	BB5_121;

	setp.lt.u32	%p119, %r21402, 514588670;
	@%p119 bra 	BB5_122;

	setp.gt.u32	%p120, %r21401, -1319895041;
	@%p120 bra 	BB5_121;

	setp.lt.u32	%p121, %r21401, -1319895041;
	@%p121 bra 	BB5_122;

	setp.gt.u32	%p122, %r21400, -1174470657;
	@%p122 bra 	BB5_121;

	setp.lt.u32	%p123, %r21400, -1174470657;
	setp.lt.u32	%p124, %r21399, -21845;
	or.pred  	%p125, %p123, %p124;
	@%p125 bra 	BB5_122;

BB5_121:
	mov.u32 	%r21447, -21845;
	mov.u32 	%r21448, -1174470657;
	mov.u32 	%r21449, -1319895041;
	mov.u32 	%r21450, 514588670;
	mov.u32 	%r21451, -156174812;
	mov.u32 	%r21452, 1731252896;
	mov.u32 	%r21453, -209382721;
	mov.u32 	%r21454, 1685539716;
	mov.u32 	%r21455, 1129032919;
	mov.u32 	%r21456, 1260103606;
	mov.u32 	%r21457, 964683418;
	mov.u32 	%r21458, 436277738;
	// inline asm
	sub.cc.u32 %r21399, %r21399, %r21447;
subc.cc.u32 %r21400, %r21400, %r21448;
subc.cc.u32 %r21401, %r21401, %r21449;
subc.cc.u32 %r21402, %r21402, %r21450;
subc.cc.u32 %r21403, %r21403, %r21451;
subc.cc.u32 %r21404, %r21404, %r21452;
subc.cc.u32 %r21405, %r21405, %r21453;
subc.cc.u32 %r21406, %r21406, %r21454;
subc.cc.u32 %r21407, %r21407, %r21455;
subc.cc.u32 %r21408, %r21408, %r21456;
subc.cc.u32 %r21409, %r21409, %r21457;
subc.u32 %r21410, %r21410, %r21458;

	// inline asm

BB5_122:
	// inline asm
	add.cc.u32 %r21471, %r21471, %r112;
addc.cc.u32 %r21472, %r21472, %r113;
addc.cc.u32 %r21473, %r21473, %r114;
addc.cc.u32 %r21474, %r21474, %r115;
addc.cc.u32 %r21475, %r21475, %r116;
addc.cc.u32 %r21476, %r21476, %r117;
addc.cc.u32 %r21477, %r21477, %r118;
addc.cc.u32 %r21478, %r21478, %r119;
addc.cc.u32 %r21479, %r21479, %r120;
addc.cc.u32 %r21480, %r21480, %r121;
addc.cc.u32 %r21481, %r21481, %r122;
addc.u32 %r21482, %r21482, %r123;

	// inline asm
	setp.gt.u32	%p126, %r21482, 436277738;
	@%p126 bra 	BB5_144;

	setp.lt.u32	%p127, %r21482, 436277738;
	@%p127 bra 	BB5_145;

	setp.gt.u32	%p128, %r21481, 964683418;
	@%p128 bra 	BB5_144;

	setp.lt.u32	%p129, %r21481, 964683418;
	@%p129 bra 	BB5_145;

	setp.gt.u32	%p130, %r21480, 1260103606;
	@%p130 bra 	BB5_144;

	setp.lt.u32	%p131, %r21480, 1260103606;
	@%p131 bra 	BB5_145;

	setp.gt.u32	%p132, %r21479, 1129032919;
	@%p132 bra 	BB5_144;

	setp.lt.u32	%p133, %r21479, 1129032919;
	@%p133 bra 	BB5_145;

	setp.gt.u32	%p134, %r21478, 1685539716;
	@%p134 bra 	BB5_144;

	setp.lt.u32	%p135, %r21478, 1685539716;
	@%p135 bra 	BB5_145;

	setp.gt.u32	%p136, %r21477, -209382721;
	@%p136 bra 	BB5_144;

	setp.lt.u32	%p137, %r21477, -209382721;
	@%p137 bra 	BB5_145;

	setp.gt.u32	%p138, %r21476, 1731252896;
	@%p138 bra 	BB5_144;

	setp.lt.u32	%p139, %r21476, 1731252896;
	@%p139 bra 	BB5_145;

	setp.gt.u32	%p140, %r21475, -156174812;
	@%p140 bra 	BB5_144;

	setp.lt.u32	%p141, %r21475, -156174812;
	@%p141 bra 	BB5_145;

	setp.gt.u32	%p142, %r21474, 514588670;
	@%p142 bra 	BB5_144;

	setp.lt.u32	%p143, %r21474, 514588670;
	@%p143 bra 	BB5_145;

	setp.gt.u32	%p144, %r21473, -1319895041;
	@%p144 bra 	BB5_144;

	setp.lt.u32	%p145, %r21473, -1319895041;
	@%p145 bra 	BB5_145;

	setp.gt.u32	%p146, %r21472, -1174470657;
	@%p146 bra 	BB5_144;

	setp.lt.u32	%p147, %r21472, -1174470657;
	setp.lt.u32	%p148, %r21471, -21845;
	or.pred  	%p149, %p147, %p148;
	@%p149 bra 	BB5_145;

BB5_144:
	mov.u32 	%r21519, -21845;
	mov.u32 	%r21520, -1174470657;
	mov.u32 	%r21521, -1319895041;
	mov.u32 	%r21522, 514588670;
	mov.u32 	%r21523, -156174812;
	mov.u32 	%r21524, 1731252896;
	mov.u32 	%r21525, -209382721;
	mov.u32 	%r21526, 1685539716;
	mov.u32 	%r21527, 1129032919;
	mov.u32 	%r21528, 1260103606;
	mov.u32 	%r21529, 964683418;
	mov.u32 	%r21530, 436277738;
	// inline asm
	sub.cc.u32 %r21471, %r21471, %r21519;
subc.cc.u32 %r21472, %r21472, %r21520;
subc.cc.u32 %r21473, %r21473, %r21521;
subc.cc.u32 %r21474, %r21474, %r21522;
subc.cc.u32 %r21475, %r21475, %r21523;
subc.cc.u32 %r21476, %r21476, %r21524;
subc.cc.u32 %r21477, %r21477, %r21525;
subc.cc.u32 %r21478, %r21478, %r21526;
subc.cc.u32 %r21479, %r21479, %r21527;
subc.cc.u32 %r21480, %r21480, %r21528;
subc.cc.u32 %r21481, %r21481, %r21529;
subc.u32 %r21482, %r21482, %r21530;

	// inline asm

BB5_145:
	// Callseq Start 86
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r21471;
	st.param.b32	[param0+4], %r21472;
	st.param.b32	[param0+8], %r21473;
	st.param.b32	[param0+12], %r21474;
	st.param.b32	[param0+16], %r21475;
	st.param.b32	[param0+20], %r21476;
	st.param.b32	[param0+24], %r21477;
	st.param.b32	[param0+28], %r21478;
	st.param.b32	[param0+32], %r21479;
	st.param.b32	[param0+36], %r21480;
	st.param.b32	[param0+40], %r21481;
	st.param.b32	[param0+44], %r21482;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r21399;
	st.param.b32	[param1+4], %r21400;
	st.param.b32	[param1+8], %r21401;
	st.param.b32	[param1+12], %r21402;
	st.param.b32	[param1+16], %r21403;
	st.param.b32	[param1+20], %r21404;
	st.param.b32	[param1+24], %r21405;
	st.param.b32	[param1+28], %r21406;
	st.param.b32	[param1+32], %r21407;
	st.param.b32	[param1+36], %r21408;
	st.param.b32	[param1+40], %r21409;
	st.param.b32	[param1+44], %r21410;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r21567, [retval0+0];
	ld.param.b32	%r21568, [retval0+4];
	ld.param.b32	%r21569, [retval0+8];
	ld.param.b32	%r21570, [retval0+12];
	ld.param.b32	%r21571, [retval0+16];
	ld.param.b32	%r21572, [retval0+20];
	ld.param.b32	%r21573, [retval0+24];
	ld.param.b32	%r21574, [retval0+28];
	ld.param.b32	%r21575, [retval0+32];
	ld.param.b32	%r21576, [retval0+36];
	ld.param.b32	%r21577, [retval0+40];
	ld.param.b32	%r21578, [retval0+44];
	
	//{
	}// Callseq End 86
	mov.u32 	%r47669, %r21569;
	mov.u32 	%r47662, %r21576;
	mov.u32 	%r47667, %r21571;
	mov.u32 	%r47660, %r21578;
	mov.u32 	%r47665, %r21573;
	mov.u32 	%r47670, %r21568;
	mov.u32 	%r47663, %r21575;
	mov.u32 	%r47668, %r21570;
	mov.u32 	%r47661, %r21577;
	mov.u32 	%r47666, %r21572;
	mov.u32 	%r47671, %r21567;
	mov.u32 	%r47664, %r21574;
	// inline asm
	sub.cc.u32 %r47671, %r47671, %r388;
subc.cc.u32 %r47670, %r47670, %r389;
subc.cc.u32 %r47669, %r47669, %r390;
subc.cc.u32 %r47668, %r47668, %r391;
subc.cc.u32 %r47667, %r47667, %r392;
subc.cc.u32 %r47666, %r47666, %r393;
subc.cc.u32 %r47665, %r47665, %r394;
subc.cc.u32 %r47664, %r47664, %r395;
subc.cc.u32 %r47663, %r47663, %r396;
subc.cc.u32 %r47662, %r47662, %r397;
subc.cc.u32 %r47661, %r47661, %r398;
subc.u32 %r47660, %r47660, %r399;

	// inline asm
	setp.gt.u32	%p150, %r21578, %r399;
	@%p150 bra 	BB5_168;

	setp.lt.u32	%p151, %r21578, %r399;
	@%p151 bra 	BB5_167;

	setp.gt.u32	%p152, %r21577, %r398;
	@%p152 bra 	BB5_168;

	setp.lt.u32	%p153, %r21577, %r398;
	@%p153 bra 	BB5_167;

	setp.gt.u32	%p154, %r21576, %r397;
	@%p154 bra 	BB5_168;

	setp.lt.u32	%p155, %r21576, %r397;
	@%p155 bra 	BB5_167;

	setp.gt.u32	%p156, %r21575, %r396;
	@%p156 bra 	BB5_168;

	setp.lt.u32	%p157, %r21575, %r396;
	@%p157 bra 	BB5_167;

	setp.gt.u32	%p158, %r21574, %r395;
	@%p158 bra 	BB5_168;

	setp.lt.u32	%p159, %r21574, %r395;
	@%p159 bra 	BB5_167;

	setp.gt.u32	%p160, %r21573, %r394;
	@%p160 bra 	BB5_168;

	setp.lt.u32	%p161, %r21573, %r394;
	@%p161 bra 	BB5_167;

	setp.gt.u32	%p162, %r21572, %r393;
	@%p162 bra 	BB5_168;

	setp.lt.u32	%p163, %r21572, %r393;
	@%p163 bra 	BB5_167;

	setp.gt.u32	%p164, %r21571, %r392;
	@%p164 bra 	BB5_168;

	setp.lt.u32	%p165, %r21571, %r392;
	@%p165 bra 	BB5_167;

	setp.gt.u32	%p166, %r21570, %r391;
	@%p166 bra 	BB5_168;

	setp.lt.u32	%p167, %r21570, %r391;
	@%p167 bra 	BB5_167;

	setp.gt.u32	%p168, %r21569, %r390;
	@%p168 bra 	BB5_168;

	setp.lt.u32	%p169, %r21569, %r390;
	@%p169 bra 	BB5_167;

	setp.gt.u32	%p170, %r21568, %r389;
	@%p170 bra 	BB5_168;

	setp.ge.u32	%p171, %r21568, %r389;
	setp.ge.u32	%p172, %r21567, %r388;
	and.pred  	%p173, %p171, %p172;
	@%p173 bra 	BB5_168;

BB5_167:
	mov.u32 	%r21591, -21845;
	mov.u32 	%r21592, -1174470657;
	mov.u32 	%r21593, -1319895041;
	mov.u32 	%r21594, 514588670;
	mov.u32 	%r21595, -156174812;
	mov.u32 	%r21596, 1731252896;
	mov.u32 	%r21597, -209382721;
	mov.u32 	%r21598, 1685539716;
	mov.u32 	%r21599, 1129032919;
	mov.u32 	%r21600, 1260103606;
	mov.u32 	%r21601, 964683418;
	mov.u32 	%r21602, 436277738;
	// inline asm
	add.cc.u32 %r47671, %r47671, %r21591;
addc.cc.u32 %r47670, %r47670, %r21592;
addc.cc.u32 %r47669, %r47669, %r21593;
addc.cc.u32 %r47668, %r47668, %r21594;
addc.cc.u32 %r47667, %r47667, %r21595;
addc.cc.u32 %r47666, %r47666, %r21596;
addc.cc.u32 %r47665, %r47665, %r21597;
addc.cc.u32 %r47664, %r47664, %r21598;
addc.cc.u32 %r47663, %r47663, %r21599;
addc.cc.u32 %r47662, %r47662, %r21600;
addc.cc.u32 %r47661, %r47661, %r21601;
addc.u32 %r47660, %r47660, %r21602;

	// inline asm

BB5_168:
	mov.u32 	%r47672, %r47660;
	mov.u32 	%r47679, %r47667;
	mov.u32 	%r47674, %r47662;
	mov.u32 	%r47681, %r47669;
	mov.u32 	%r47676, %r47664;
	mov.u32 	%r47683, %r47671;
	mov.u32 	%r47678, %r47666;
	mov.u32 	%r47673, %r47661;
	mov.u32 	%r47680, %r47668;
	mov.u32 	%r47675, %r47663;
	mov.u32 	%r47682, %r47670;
	mov.u32 	%r47677, %r47665;
	// inline asm
	sub.cc.u32 %r47683, %r47683, %r412;
subc.cc.u32 %r47682, %r47682, %r413;
subc.cc.u32 %r47681, %r47681, %r414;
subc.cc.u32 %r47680, %r47680, %r415;
subc.cc.u32 %r47679, %r47679, %r416;
subc.cc.u32 %r47678, %r47678, %r417;
subc.cc.u32 %r47677, %r47677, %r418;
subc.cc.u32 %r47676, %r47676, %r419;
subc.cc.u32 %r47675, %r47675, %r420;
subc.cc.u32 %r47674, %r47674, %r421;
subc.cc.u32 %r47673, %r47673, %r422;
subc.u32 %r47672, %r47672, %r423;

	// inline asm
	setp.gt.u32	%p174, %r47660, %r423;
	@%p174 bra 	BB5_191;

	setp.lt.u32	%p175, %r47660, %r423;
	@%p175 bra 	BB5_190;

	setp.gt.u32	%p176, %r47661, %r422;
	@%p176 bra 	BB5_191;

	setp.lt.u32	%p177, %r47661, %r422;
	@%p177 bra 	BB5_190;

	setp.gt.u32	%p178, %r47662, %r421;
	@%p178 bra 	BB5_191;

	setp.lt.u32	%p179, %r47662, %r421;
	@%p179 bra 	BB5_190;

	setp.gt.u32	%p180, %r47663, %r420;
	@%p180 bra 	BB5_191;

	setp.lt.u32	%p181, %r47663, %r420;
	@%p181 bra 	BB5_190;

	setp.gt.u32	%p182, %r47664, %r419;
	@%p182 bra 	BB5_191;

	setp.lt.u32	%p183, %r47664, %r419;
	@%p183 bra 	BB5_190;

	setp.gt.u32	%p184, %r47665, %r418;
	@%p184 bra 	BB5_191;

	setp.lt.u32	%p185, %r47665, %r418;
	@%p185 bra 	BB5_190;

	setp.gt.u32	%p186, %r47666, %r417;
	@%p186 bra 	BB5_191;

	setp.lt.u32	%p187, %r47666, %r417;
	@%p187 bra 	BB5_190;

	setp.gt.u32	%p188, %r47667, %r416;
	@%p188 bra 	BB5_191;

	setp.lt.u32	%p189, %r47667, %r416;
	@%p189 bra 	BB5_190;

	setp.gt.u32	%p190, %r47668, %r415;
	@%p190 bra 	BB5_191;

	setp.lt.u32	%p191, %r47668, %r415;
	@%p191 bra 	BB5_190;

	setp.gt.u32	%p192, %r47669, %r414;
	@%p192 bra 	BB5_191;

	setp.lt.u32	%p193, %r47669, %r414;
	@%p193 bra 	BB5_190;

	setp.gt.u32	%p194, %r47670, %r413;
	@%p194 bra 	BB5_191;

	setp.ge.u32	%p195, %r47670, %r413;
	setp.ge.u32	%p196, %r47671, %r412;
	and.pred  	%p197, %p195, %p196;
	@%p197 bra 	BB5_191;

BB5_190:
	mov.u32 	%r21663, -21845;
	mov.u32 	%r21664, -1174470657;
	mov.u32 	%r21665, -1319895041;
	mov.u32 	%r21666, 514588670;
	mov.u32 	%r21667, -156174812;
	mov.u32 	%r21668, 1731252896;
	mov.u32 	%r21669, -209382721;
	mov.u32 	%r21670, 1685539716;
	mov.u32 	%r21671, 1129032919;
	mov.u32 	%r21672, 1260103606;
	mov.u32 	%r21673, 964683418;
	mov.u32 	%r21674, 436277738;
	// inline asm
	add.cc.u32 %r47683, %r47683, %r21663;
addc.cc.u32 %r47682, %r47682, %r21664;
addc.cc.u32 %r47681, %r47681, %r21665;
addc.cc.u32 %r47680, %r47680, %r21666;
addc.cc.u32 %r47679, %r47679, %r21667;
addc.cc.u32 %r47678, %r47678, %r21668;
addc.cc.u32 %r47677, %r47677, %r21669;
addc.cc.u32 %r47676, %r47676, %r21670;
addc.cc.u32 %r47675, %r47675, %r21671;
addc.cc.u32 %r47674, %r47674, %r21672;
addc.cc.u32 %r47673, %r47673, %r21673;
addc.u32 %r47672, %r47672, %r21674;

	// inline asm

BB5_191:
	mov.u32 	%r47693, %r390;
	mov.u32 	%r47686, %r397;
	mov.u32 	%r47691, %r392;
	mov.u32 	%r47684, %r399;
	mov.u32 	%r47689, %r394;
	mov.u32 	%r47694, %r389;
	mov.u32 	%r47687, %r396;
	mov.u32 	%r47692, %r391;
	mov.u32 	%r47685, %r398;
	mov.u32 	%r47690, %r393;
	mov.u32 	%r47695, %r388;
	mov.u32 	%r47688, %r395;
	// inline asm
	sub.cc.u32 %r47695, %r47695, %r412;
subc.cc.u32 %r47694, %r47694, %r413;
subc.cc.u32 %r47693, %r47693, %r414;
subc.cc.u32 %r47692, %r47692, %r415;
subc.cc.u32 %r47691, %r47691, %r416;
subc.cc.u32 %r47690, %r47690, %r417;
subc.cc.u32 %r47689, %r47689, %r418;
subc.cc.u32 %r47688, %r47688, %r419;
subc.cc.u32 %r47687, %r47687, %r420;
subc.cc.u32 %r47686, %r47686, %r421;
subc.cc.u32 %r47685, %r47685, %r422;
subc.u32 %r47684, %r47684, %r423;

	// inline asm
	setp.gt.u32	%p198, %r399, %r423;
	@%p198 bra 	BB5_214;

	setp.lt.u32	%p199, %r399, %r423;
	@%p199 bra 	BB5_213;

	setp.gt.u32	%p200, %r398, %r422;
	@%p200 bra 	BB5_214;

	setp.lt.u32	%p201, %r398, %r422;
	@%p201 bra 	BB5_213;

	setp.gt.u32	%p202, %r397, %r421;
	@%p202 bra 	BB5_214;

	setp.lt.u32	%p203, %r397, %r421;
	@%p203 bra 	BB5_213;

	setp.gt.u32	%p204, %r396, %r420;
	@%p204 bra 	BB5_214;

	setp.lt.u32	%p205, %r396, %r420;
	@%p205 bra 	BB5_213;

	setp.gt.u32	%p206, %r395, %r419;
	@%p206 bra 	BB5_214;

	setp.lt.u32	%p207, %r395, %r419;
	@%p207 bra 	BB5_213;

	setp.gt.u32	%p208, %r394, %r418;
	@%p208 bra 	BB5_214;

	setp.lt.u32	%p209, %r394, %r418;
	@%p209 bra 	BB5_213;

	setp.gt.u32	%p210, %r393, %r417;
	@%p210 bra 	BB5_214;

	setp.lt.u32	%p211, %r393, %r417;
	@%p211 bra 	BB5_213;

	setp.gt.u32	%p212, %r392, %r416;
	@%p212 bra 	BB5_214;

	setp.lt.u32	%p213, %r392, %r416;
	@%p213 bra 	BB5_213;

	setp.gt.u32	%p214, %r391, %r415;
	@%p214 bra 	BB5_214;

	setp.lt.u32	%p215, %r391, %r415;
	@%p215 bra 	BB5_213;

	setp.gt.u32	%p216, %r390, %r414;
	@%p216 bra 	BB5_214;

	setp.lt.u32	%p217, %r390, %r414;
	@%p217 bra 	BB5_213;

	setp.gt.u32	%p218, %r389, %r413;
	@%p218 bra 	BB5_214;

	setp.ge.u32	%p219, %r389, %r413;
	setp.ge.u32	%p220, %r388, %r412;
	and.pred  	%p221, %p219, %p220;
	@%p221 bra 	BB5_214;

BB5_213:
	mov.u32 	%r21735, -21845;
	mov.u32 	%r21736, -1174470657;
	mov.u32 	%r21737, -1319895041;
	mov.u32 	%r21738, 514588670;
	mov.u32 	%r21739, -156174812;
	mov.u32 	%r21740, 1731252896;
	mov.u32 	%r21741, -209382721;
	mov.u32 	%r21742, 1685539716;
	mov.u32 	%r21743, 1129032919;
	mov.u32 	%r21744, 1260103606;
	mov.u32 	%r21745, 964683418;
	mov.u32 	%r21746, 436277738;
	// inline asm
	add.cc.u32 %r47695, %r47695, %r21735;
addc.cc.u32 %r47694, %r47694, %r21736;
addc.cc.u32 %r47693, %r47693, %r21737;
addc.cc.u32 %r47692, %r47692, %r21738;
addc.cc.u32 %r47691, %r47691, %r21739;
addc.cc.u32 %r47690, %r47690, %r21740;
addc.cc.u32 %r47689, %r47689, %r21741;
addc.cc.u32 %r47688, %r47688, %r21742;
addc.cc.u32 %r47687, %r47687, %r21743;
addc.cc.u32 %r47686, %r47686, %r21744;
addc.cc.u32 %r47685, %r47685, %r21745;
addc.u32 %r47684, %r47684, %r21746;

	// inline asm

BB5_214:
	// Callseq Start 87
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r136;
	st.param.b32	[param0+4], %r137;
	st.param.b32	[param0+8], %r138;
	st.param.b32	[param0+12], %r139;
	st.param.b32	[param0+16], %r140;
	st.param.b32	[param0+20], %r141;
	st.param.b32	[param0+24], %r142;
	st.param.b32	[param0+28], %r143;
	st.param.b32	[param0+32], %r144;
	st.param.b32	[param0+36], %r145;
	st.param.b32	[param0+40], %r146;
	st.param.b32	[param0+44], %r147;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r48464;
	st.param.b32	[param1+4], %r48465;
	st.param.b32	[param1+8], %r48466;
	st.param.b32	[param1+12], %r48467;
	st.param.b32	[param1+16], %r48468;
	st.param.b32	[param1+20], %r48469;
	st.param.b32	[param1+24], %r48470;
	st.param.b32	[param1+28], %r48471;
	st.param.b32	[param1+32], %r48472;
	st.param.b32	[param1+36], %r48473;
	st.param.b32	[param1+40], %r48474;
	st.param.b32	[param1+44], %r48475;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r652, [retval0+0];
	ld.param.b32	%r653, [retval0+4];
	ld.param.b32	%r654, [retval0+8];
	ld.param.b32	%r655, [retval0+12];
	ld.param.b32	%r656, [retval0+16];
	ld.param.b32	%r657, [retval0+20];
	ld.param.b32	%r658, [retval0+24];
	ld.param.b32	%r659, [retval0+28];
	ld.param.b32	%r660, [retval0+32];
	ld.param.b32	%r661, [retval0+36];
	ld.param.b32	%r662, [retval0+40];
	ld.param.b32	%r663, [retval0+44];
	
	//{
	}// Callseq End 87
	// Callseq Start 88
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r21759;
	st.param.b32	[param0+4], %r21760;
	st.param.b32	[param0+8], %r21761;
	st.param.b32	[param0+12], %r21762;
	st.param.b32	[param0+16], %r21763;
	st.param.b32	[param0+20], %r21764;
	st.param.b32	[param0+24], %r21765;
	st.param.b32	[param0+28], %r21766;
	st.param.b32	[param0+32], %r21767;
	st.param.b32	[param0+36], %r21768;
	st.param.b32	[param0+40], %r21769;
	st.param.b32	[param0+44], %r21770;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r48476;
	st.param.b32	[param1+4], %r48477;
	st.param.b32	[param1+8], %r48478;
	st.param.b32	[param1+12], %r48479;
	st.param.b32	[param1+16], %r48480;
	st.param.b32	[param1+20], %r48481;
	st.param.b32	[param1+24], %r48482;
	st.param.b32	[param1+28], %r48483;
	st.param.b32	[param1+32], %r48484;
	st.param.b32	[param1+36], %r48485;
	st.param.b32	[param1+40], %r48486;
	st.param.b32	[param1+44], %r48487;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r664, [retval0+0];
	ld.param.b32	%r665, [retval0+4];
	ld.param.b32	%r666, [retval0+8];
	ld.param.b32	%r667, [retval0+12];
	ld.param.b32	%r668, [retval0+16];
	ld.param.b32	%r669, [retval0+20];
	ld.param.b32	%r670, [retval0+24];
	ld.param.b32	%r671, [retval0+28];
	ld.param.b32	%r672, [retval0+32];
	ld.param.b32	%r673, [retval0+36];
	ld.param.b32	%r674, [retval0+40];
	ld.param.b32	%r675, [retval0+44];
	
	//{
	}// Callseq End 88
	// inline asm
	add.cc.u32 %r21759, %r21759, %r136;
addc.cc.u32 %r21760, %r21760, %r137;
addc.cc.u32 %r21761, %r21761, %r138;
addc.cc.u32 %r21762, %r21762, %r139;
addc.cc.u32 %r21763, %r21763, %r140;
addc.cc.u32 %r21764, %r21764, %r141;
addc.cc.u32 %r21765, %r21765, %r142;
addc.cc.u32 %r21766, %r21766, %r143;
addc.cc.u32 %r21767, %r21767, %r144;
addc.cc.u32 %r21768, %r21768, %r145;
addc.cc.u32 %r21769, %r21769, %r146;
addc.u32 %r21770, %r21770, %r147;

	// inline asm
	setp.gt.u32	%p222, %r21770, 436277738;
	@%p222 bra 	BB5_236;

	setp.lt.u32	%p223, %r21770, 436277738;
	@%p223 bra 	BB5_237;

	setp.gt.u32	%p224, %r21769, 964683418;
	@%p224 bra 	BB5_236;

	setp.lt.u32	%p225, %r21769, 964683418;
	@%p225 bra 	BB5_237;

	setp.gt.u32	%p226, %r21768, 1260103606;
	@%p226 bra 	BB5_236;

	setp.lt.u32	%p227, %r21768, 1260103606;
	@%p227 bra 	BB5_237;

	setp.gt.u32	%p228, %r21767, 1129032919;
	@%p228 bra 	BB5_236;

	setp.lt.u32	%p229, %r21767, 1129032919;
	@%p229 bra 	BB5_237;

	setp.gt.u32	%p230, %r21766, 1685539716;
	@%p230 bra 	BB5_236;

	setp.lt.u32	%p231, %r21766, 1685539716;
	@%p231 bra 	BB5_237;

	setp.gt.u32	%p232, %r21765, -209382721;
	@%p232 bra 	BB5_236;

	setp.lt.u32	%p233, %r21765, -209382721;
	@%p233 bra 	BB5_237;

	setp.gt.u32	%p234, %r21764, 1731252896;
	@%p234 bra 	BB5_236;

	setp.lt.u32	%p235, %r21764, 1731252896;
	@%p235 bra 	BB5_237;

	setp.gt.u32	%p236, %r21763, -156174812;
	@%p236 bra 	BB5_236;

	setp.lt.u32	%p237, %r21763, -156174812;
	@%p237 bra 	BB5_237;

	setp.gt.u32	%p238, %r21762, 514588670;
	@%p238 bra 	BB5_236;

	setp.lt.u32	%p239, %r21762, 514588670;
	@%p239 bra 	BB5_237;

	setp.gt.u32	%p240, %r21761, -1319895041;
	@%p240 bra 	BB5_236;

	setp.lt.u32	%p241, %r21761, -1319895041;
	@%p241 bra 	BB5_237;

	setp.gt.u32	%p242, %r21760, -1174470657;
	@%p242 bra 	BB5_236;

	setp.lt.u32	%p243, %r21760, -1174470657;
	setp.lt.u32	%p244, %r21759, -21845;
	or.pred  	%p245, %p243, %p244;
	@%p245 bra 	BB5_237;

BB5_236:
	mov.u32 	%r21807, -21845;
	mov.u32 	%r21808, -1174470657;
	mov.u32 	%r21809, -1319895041;
	mov.u32 	%r21810, 514588670;
	mov.u32 	%r21811, -156174812;
	mov.u32 	%r21812, 1731252896;
	mov.u32 	%r21813, -209382721;
	mov.u32 	%r21814, 1685539716;
	mov.u32 	%r21815, 1129032919;
	mov.u32 	%r21816, 1260103606;
	mov.u32 	%r21817, 964683418;
	mov.u32 	%r21818, 436277738;
	// inline asm
	sub.cc.u32 %r21759, %r21759, %r21807;
subc.cc.u32 %r21760, %r21760, %r21808;
subc.cc.u32 %r21761, %r21761, %r21809;
subc.cc.u32 %r21762, %r21762, %r21810;
subc.cc.u32 %r21763, %r21763, %r21811;
subc.cc.u32 %r21764, %r21764, %r21812;
subc.cc.u32 %r21765, %r21765, %r21813;
subc.cc.u32 %r21766, %r21766, %r21814;
subc.cc.u32 %r21767, %r21767, %r21815;
subc.cc.u32 %r21768, %r21768, %r21816;
subc.cc.u32 %r21769, %r21769, %r21817;
subc.u32 %r21770, %r21770, %r21818;

	// inline asm

BB5_237:
	// Callseq Start 89
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r21759;
	st.param.b32	[param0+4], %r21760;
	st.param.b32	[param0+8], %r21761;
	st.param.b32	[param0+12], %r21762;
	st.param.b32	[param0+16], %r21763;
	st.param.b32	[param0+20], %r21764;
	st.param.b32	[param0+24], %r21765;
	st.param.b32	[param0+28], %r21766;
	st.param.b32	[param0+32], %r21767;
	st.param.b32	[param0+36], %r21768;
	st.param.b32	[param0+40], %r21769;
	st.param.b32	[param0+44], %r21770;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r21197;
	st.param.b32	[param1+4], %r21198;
	st.param.b32	[param1+8], %r21199;
	st.param.b32	[param1+12], %r21200;
	st.param.b32	[param1+16], %r21201;
	st.param.b32	[param1+20], %r21202;
	st.param.b32	[param1+24], %r21203;
	st.param.b32	[param1+28], %r21204;
	st.param.b32	[param1+32], %r21205;
	st.param.b32	[param1+36], %r21206;
	st.param.b32	[param1+40], %r21207;
	st.param.b32	[param1+44], %r21208;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r21855, [retval0+0];
	ld.param.b32	%r21856, [retval0+4];
	ld.param.b32	%r21857, [retval0+8];
	ld.param.b32	%r21858, [retval0+12];
	ld.param.b32	%r21859, [retval0+16];
	ld.param.b32	%r21860, [retval0+20];
	ld.param.b32	%r21861, [retval0+24];
	ld.param.b32	%r21862, [retval0+28];
	ld.param.b32	%r21863, [retval0+32];
	ld.param.b32	%r21864, [retval0+36];
	ld.param.b32	%r21865, [retval0+40];
	ld.param.b32	%r21866, [retval0+44];
	
	//{
	}// Callseq End 89
	mov.u32 	%r47717, %r21857;
	mov.u32 	%r47710, %r21864;
	mov.u32 	%r47715, %r21859;
	mov.u32 	%r47708, %r21866;
	mov.u32 	%r47713, %r21861;
	mov.u32 	%r47718, %r21856;
	mov.u32 	%r47711, %r21863;
	mov.u32 	%r47716, %r21858;
	mov.u32 	%r47709, %r21865;
	mov.u32 	%r47714, %r21860;
	mov.u32 	%r47719, %r21855;
	mov.u32 	%r47712, %r21862;
	// inline asm
	sub.cc.u32 %r47719, %r47719, %r652;
subc.cc.u32 %r47718, %r47718, %r653;
subc.cc.u32 %r47717, %r47717, %r654;
subc.cc.u32 %r47716, %r47716, %r655;
subc.cc.u32 %r47715, %r47715, %r656;
subc.cc.u32 %r47714, %r47714, %r657;
subc.cc.u32 %r47713, %r47713, %r658;
subc.cc.u32 %r47712, %r47712, %r659;
subc.cc.u32 %r47711, %r47711, %r660;
subc.cc.u32 %r47710, %r47710, %r661;
subc.cc.u32 %r47709, %r47709, %r662;
subc.u32 %r47708, %r47708, %r663;

	// inline asm
	setp.gt.u32	%p246, %r21866, %r663;
	@%p246 bra 	BB5_260;

	setp.lt.u32	%p247, %r21866, %r663;
	@%p247 bra 	BB5_259;

	setp.gt.u32	%p248, %r21865, %r662;
	@%p248 bra 	BB5_260;

	setp.lt.u32	%p249, %r21865, %r662;
	@%p249 bra 	BB5_259;

	setp.gt.u32	%p250, %r21864, %r661;
	@%p250 bra 	BB5_260;

	setp.lt.u32	%p251, %r21864, %r661;
	@%p251 bra 	BB5_259;

	setp.gt.u32	%p252, %r21863, %r660;
	@%p252 bra 	BB5_260;

	setp.lt.u32	%p253, %r21863, %r660;
	@%p253 bra 	BB5_259;

	setp.gt.u32	%p254, %r21862, %r659;
	@%p254 bra 	BB5_260;

	setp.lt.u32	%p255, %r21862, %r659;
	@%p255 bra 	BB5_259;

	setp.gt.u32	%p256, %r21861, %r658;
	@%p256 bra 	BB5_260;

	setp.lt.u32	%p257, %r21861, %r658;
	@%p257 bra 	BB5_259;

	setp.gt.u32	%p258, %r21860, %r657;
	@%p258 bra 	BB5_260;

	setp.lt.u32	%p259, %r21860, %r657;
	@%p259 bra 	BB5_259;

	setp.gt.u32	%p260, %r21859, %r656;
	@%p260 bra 	BB5_260;

	setp.lt.u32	%p261, %r21859, %r656;
	@%p261 bra 	BB5_259;

	setp.gt.u32	%p262, %r21858, %r655;
	@%p262 bra 	BB5_260;

	setp.lt.u32	%p263, %r21858, %r655;
	@%p263 bra 	BB5_259;

	setp.gt.u32	%p264, %r21857, %r654;
	@%p264 bra 	BB5_260;

	setp.lt.u32	%p265, %r21857, %r654;
	@%p265 bra 	BB5_259;

	setp.gt.u32	%p266, %r21856, %r653;
	@%p266 bra 	BB5_260;

	setp.ge.u32	%p267, %r21856, %r653;
	setp.ge.u32	%p268, %r21855, %r652;
	and.pred  	%p269, %p267, %p268;
	@%p269 bra 	BB5_260;

BB5_259:
	mov.u32 	%r21879, -21845;
	mov.u32 	%r21880, -1174470657;
	mov.u32 	%r21881, -1319895041;
	mov.u32 	%r21882, 514588670;
	mov.u32 	%r21883, -156174812;
	mov.u32 	%r21884, 1731252896;
	mov.u32 	%r21885, -209382721;
	mov.u32 	%r21886, 1685539716;
	mov.u32 	%r21887, 1129032919;
	mov.u32 	%r21888, 1260103606;
	mov.u32 	%r21889, 964683418;
	mov.u32 	%r21890, 436277738;
	// inline asm
	add.cc.u32 %r47719, %r47719, %r21879;
addc.cc.u32 %r47718, %r47718, %r21880;
addc.cc.u32 %r47717, %r47717, %r21881;
addc.cc.u32 %r47716, %r47716, %r21882;
addc.cc.u32 %r47715, %r47715, %r21883;
addc.cc.u32 %r47714, %r47714, %r21884;
addc.cc.u32 %r47713, %r47713, %r21885;
addc.cc.u32 %r47712, %r47712, %r21886;
addc.cc.u32 %r47711, %r47711, %r21887;
addc.cc.u32 %r47710, %r47710, %r21888;
addc.cc.u32 %r47709, %r47709, %r21889;
addc.u32 %r47708, %r47708, %r21890;

	// inline asm

BB5_260:
	mov.u32 	%r47720, %r47708;
	mov.u32 	%r47727, %r47715;
	mov.u32 	%r47722, %r47710;
	mov.u32 	%r47729, %r47717;
	mov.u32 	%r47724, %r47712;
	mov.u32 	%r47731, %r47719;
	mov.u32 	%r47726, %r47714;
	mov.u32 	%r47721, %r47709;
	mov.u32 	%r47728, %r47716;
	mov.u32 	%r47723, %r47711;
	mov.u32 	%r47730, %r47718;
	mov.u32 	%r47725, %r47713;
	// inline asm
	sub.cc.u32 %r47731, %r47731, %r664;
subc.cc.u32 %r47730, %r47730, %r665;
subc.cc.u32 %r47729, %r47729, %r666;
subc.cc.u32 %r47728, %r47728, %r667;
subc.cc.u32 %r47727, %r47727, %r668;
subc.cc.u32 %r47726, %r47726, %r669;
subc.cc.u32 %r47725, %r47725, %r670;
subc.cc.u32 %r47724, %r47724, %r671;
subc.cc.u32 %r47723, %r47723, %r672;
subc.cc.u32 %r47722, %r47722, %r673;
subc.cc.u32 %r47721, %r47721, %r674;
subc.u32 %r47720, %r47720, %r675;

	// inline asm
	setp.gt.u32	%p270, %r47708, %r675;
	@%p270 bra 	BB5_283;

	setp.lt.u32	%p271, %r47708, %r675;
	@%p271 bra 	BB5_282;

	setp.gt.u32	%p272, %r47709, %r674;
	@%p272 bra 	BB5_283;

	setp.lt.u32	%p273, %r47709, %r674;
	@%p273 bra 	BB5_282;

	setp.gt.u32	%p274, %r47710, %r673;
	@%p274 bra 	BB5_283;

	setp.lt.u32	%p275, %r47710, %r673;
	@%p275 bra 	BB5_282;

	setp.gt.u32	%p276, %r47711, %r672;
	@%p276 bra 	BB5_283;

	setp.lt.u32	%p277, %r47711, %r672;
	@%p277 bra 	BB5_282;

	setp.gt.u32	%p278, %r47712, %r671;
	@%p278 bra 	BB5_283;

	setp.lt.u32	%p279, %r47712, %r671;
	@%p279 bra 	BB5_282;

	setp.gt.u32	%p280, %r47713, %r670;
	@%p280 bra 	BB5_283;

	setp.lt.u32	%p281, %r47713, %r670;
	@%p281 bra 	BB5_282;

	setp.gt.u32	%p282, %r47714, %r669;
	@%p282 bra 	BB5_283;

	setp.lt.u32	%p283, %r47714, %r669;
	@%p283 bra 	BB5_282;

	setp.gt.u32	%p284, %r47715, %r668;
	@%p284 bra 	BB5_283;

	setp.lt.u32	%p285, %r47715, %r668;
	@%p285 bra 	BB5_282;

	setp.gt.u32	%p286, %r47716, %r667;
	@%p286 bra 	BB5_283;

	setp.lt.u32	%p287, %r47716, %r667;
	@%p287 bra 	BB5_282;

	setp.gt.u32	%p288, %r47717, %r666;
	@%p288 bra 	BB5_283;

	setp.lt.u32	%p289, %r47717, %r666;
	@%p289 bra 	BB5_282;

	setp.gt.u32	%p290, %r47718, %r665;
	@%p290 bra 	BB5_283;

	setp.ge.u32	%p291, %r47718, %r665;
	setp.ge.u32	%p292, %r47719, %r664;
	and.pred  	%p293, %p291, %p292;
	@%p293 bra 	BB5_283;

BB5_282:
	mov.u32 	%r21951, -21845;
	mov.u32 	%r21952, -1174470657;
	mov.u32 	%r21953, -1319895041;
	mov.u32 	%r21954, 514588670;
	mov.u32 	%r21955, -156174812;
	mov.u32 	%r21956, 1731252896;
	mov.u32 	%r21957, -209382721;
	mov.u32 	%r21958, 1685539716;
	mov.u32 	%r21959, 1129032919;
	mov.u32 	%r21960, 1260103606;
	mov.u32 	%r21961, 964683418;
	mov.u32 	%r21962, 436277738;
	// inline asm
	add.cc.u32 %r47731, %r47731, %r21951;
addc.cc.u32 %r47730, %r47730, %r21952;
addc.cc.u32 %r47729, %r47729, %r21953;
addc.cc.u32 %r47728, %r47728, %r21954;
addc.cc.u32 %r47727, %r47727, %r21955;
addc.cc.u32 %r47726, %r47726, %r21956;
addc.cc.u32 %r47725, %r47725, %r21957;
addc.cc.u32 %r47724, %r47724, %r21958;
addc.cc.u32 %r47723, %r47723, %r21959;
addc.cc.u32 %r47722, %r47722, %r21960;
addc.cc.u32 %r47721, %r47721, %r21961;
addc.u32 %r47720, %r47720, %r21962;

	// inline asm

BB5_283:
	mov.u32 	%r21981, %r658;
	mov.u32 	%r21976, %r653;
	mov.u32 	%r21983, %r660;
	mov.u32 	%r21978, %r655;
	mov.u32 	%r21985, %r662;
	mov.u32 	%r21980, %r657;
	mov.u32 	%r21975, %r652;
	mov.u32 	%r21982, %r659;
	mov.u32 	%r21977, %r654;
	mov.u32 	%r21984, %r661;
	mov.u32 	%r21979, %r656;
	mov.u32 	%r21986, %r663;
	// inline asm
	sub.cc.u32 %r21975, %r21975, %r664;
subc.cc.u32 %r21976, %r21976, %r665;
subc.cc.u32 %r21977, %r21977, %r666;
subc.cc.u32 %r21978, %r21978, %r667;
subc.cc.u32 %r21979, %r21979, %r668;
subc.cc.u32 %r21980, %r21980, %r669;
subc.cc.u32 %r21981, %r21981, %r670;
subc.cc.u32 %r21982, %r21982, %r671;
subc.cc.u32 %r21983, %r21983, %r672;
subc.cc.u32 %r21984, %r21984, %r673;
subc.cc.u32 %r21985, %r21985, %r674;
subc.u32 %r21986, %r21986, %r675;

	// inline asm
	setp.gt.u32	%p294, %r663, %r675;
	@%p294 bra 	BB5_306;

	setp.lt.u32	%p295, %r663, %r675;
	@%p295 bra 	BB5_305;

	setp.gt.u32	%p296, %r662, %r674;
	@%p296 bra 	BB5_306;

	setp.lt.u32	%p297, %r662, %r674;
	@%p297 bra 	BB5_305;

	setp.gt.u32	%p298, %r661, %r673;
	@%p298 bra 	BB5_306;

	setp.lt.u32	%p299, %r661, %r673;
	@%p299 bra 	BB5_305;

	setp.gt.u32	%p300, %r660, %r672;
	@%p300 bra 	BB5_306;

	setp.lt.u32	%p301, %r660, %r672;
	@%p301 bra 	BB5_305;

	setp.gt.u32	%p302, %r659, %r671;
	@%p302 bra 	BB5_306;

	setp.lt.u32	%p303, %r659, %r671;
	@%p303 bra 	BB5_305;

	setp.gt.u32	%p304, %r658, %r670;
	@%p304 bra 	BB5_306;

	setp.lt.u32	%p305, %r658, %r670;
	@%p305 bra 	BB5_305;

	setp.gt.u32	%p306, %r657, %r669;
	@%p306 bra 	BB5_306;

	setp.lt.u32	%p307, %r657, %r669;
	@%p307 bra 	BB5_305;

	setp.gt.u32	%p308, %r656, %r668;
	@%p308 bra 	BB5_306;

	setp.lt.u32	%p309, %r656, %r668;
	@%p309 bra 	BB5_305;

	setp.gt.u32	%p310, %r655, %r667;
	@%p310 bra 	BB5_306;

	setp.lt.u32	%p311, %r655, %r667;
	@%p311 bra 	BB5_305;

	setp.gt.u32	%p312, %r654, %r666;
	@%p312 bra 	BB5_306;

	setp.lt.u32	%p313, %r654, %r666;
	@%p313 bra 	BB5_305;

	setp.gt.u32	%p314, %r653, %r665;
	@%p314 bra 	BB5_306;

	setp.ge.u32	%p315, %r653, %r665;
	setp.ge.u32	%p316, %r652, %r664;
	and.pred  	%p317, %p315, %p316;
	@%p317 bra 	BB5_306;

BB5_305:
	mov.u32 	%r22023, -21845;
	mov.u32 	%r22024, -1174470657;
	mov.u32 	%r22025, -1319895041;
	mov.u32 	%r22026, 514588670;
	mov.u32 	%r22027, -156174812;
	mov.u32 	%r22028, 1731252896;
	mov.u32 	%r22029, -209382721;
	mov.u32 	%r22030, 1685539716;
	mov.u32 	%r22031, 1129032919;
	mov.u32 	%r22032, 1260103606;
	mov.u32 	%r22033, 964683418;
	mov.u32 	%r22034, 436277738;
	// inline asm
	add.cc.u32 %r21975, %r21975, %r22023;
addc.cc.u32 %r21976, %r21976, %r22024;
addc.cc.u32 %r21977, %r21977, %r22025;
addc.cc.u32 %r21978, %r21978, %r22026;
addc.cc.u32 %r21979, %r21979, %r22027;
addc.cc.u32 %r21980, %r21980, %r22028;
addc.cc.u32 %r21981, %r21981, %r22029;
addc.cc.u32 %r21982, %r21982, %r22030;
addc.cc.u32 %r21983, %r21983, %r22031;
addc.cc.u32 %r21984, %r21984, %r22032;
addc.cc.u32 %r21985, %r21985, %r22033;
addc.u32 %r21986, %r21986, %r22034;

	// inline asm

BB5_306:
	// Callseq Start 90
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r21975;
	st.param.b32	[param0+4], %r21976;
	st.param.b32	[param0+8], %r21977;
	st.param.b32	[param0+12], %r21978;
	st.param.b32	[param0+16], %r21979;
	st.param.b32	[param0+20], %r21980;
	st.param.b32	[param0+24], %r21981;
	st.param.b32	[param0+28], %r21982;
	st.param.b32	[param0+32], %r21983;
	st.param.b32	[param0+36], %r21984;
	st.param.b32	[param0+40], %r21985;
	st.param.b32	[param0+44], %r21986;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r280;
	st.param.b32	[param1+4], %r281;
	st.param.b32	[param1+8], %r282;
	st.param.b32	[param1+12], %r283;
	st.param.b32	[param1+16], %r284;
	st.param.b32	[param1+20], %r285;
	st.param.b32	[param1+24], %r286;
	st.param.b32	[param1+28], %r287;
	st.param.b32	[param1+32], %r288;
	st.param.b32	[param1+36], %r289;
	st.param.b32	[param1+40], %r290;
	st.param.b32	[param1+44], %r291;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r856, [retval0+0];
	ld.param.b32	%r857, [retval0+4];
	ld.param.b32	%r858, [retval0+8];
	ld.param.b32	%r859, [retval0+12];
	ld.param.b32	%r860, [retval0+16];
	ld.param.b32	%r861, [retval0+20];
	ld.param.b32	%r862, [retval0+24];
	ld.param.b32	%r863, [retval0+28];
	ld.param.b32	%r864, [retval0+32];
	ld.param.b32	%r865, [retval0+36];
	ld.param.b32	%r866, [retval0+40];
	ld.param.b32	%r867, [retval0+44];
	
	//{
	}// Callseq End 90
	// Callseq Start 91
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r47731;
	st.param.b32	[param0+4], %r47730;
	st.param.b32	[param0+8], %r47729;
	st.param.b32	[param0+12], %r47728;
	st.param.b32	[param0+16], %r47727;
	st.param.b32	[param0+20], %r47726;
	st.param.b32	[param0+24], %r47725;
	st.param.b32	[param0+28], %r47724;
	st.param.b32	[param0+32], %r47723;
	st.param.b32	[param0+36], %r47722;
	st.param.b32	[param0+40], %r47721;
	st.param.b32	[param0+44], %r47720;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r47635;
	st.param.b32	[param1+4], %r47634;
	st.param.b32	[param1+8], %r47633;
	st.param.b32	[param1+12], %r47632;
	st.param.b32	[param1+16], %r47631;
	st.param.b32	[param1+20], %r47630;
	st.param.b32	[param1+24], %r47629;
	st.param.b32	[param1+28], %r47628;
	st.param.b32	[param1+32], %r47627;
	st.param.b32	[param1+36], %r47626;
	st.param.b32	[param1+40], %r47625;
	st.param.b32	[param1+44], %r47624;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r868, [retval0+0];
	ld.param.b32	%r869, [retval0+4];
	ld.param.b32	%r870, [retval0+8];
	ld.param.b32	%r871, [retval0+12];
	ld.param.b32	%r872, [retval0+16];
	ld.param.b32	%r873, [retval0+20];
	ld.param.b32	%r874, [retval0+24];
	ld.param.b32	%r875, [retval0+28];
	ld.param.b32	%r876, [retval0+32];
	ld.param.b32	%r877, [retval0+36];
	ld.param.b32	%r878, [retval0+40];
	ld.param.b32	%r879, [retval0+44];
	
	//{
	}// Callseq End 91
	// inline asm
	add.cc.u32 %r47731, %r47731, %r21975;
addc.cc.u32 %r47730, %r47730, %r21976;
addc.cc.u32 %r47729, %r47729, %r21977;
addc.cc.u32 %r47728, %r47728, %r21978;
addc.cc.u32 %r47727, %r47727, %r21979;
addc.cc.u32 %r47726, %r47726, %r21980;
addc.cc.u32 %r47725, %r47725, %r21981;
addc.cc.u32 %r47724, %r47724, %r21982;
addc.cc.u32 %r47723, %r47723, %r21983;
addc.cc.u32 %r47722, %r47722, %r21984;
addc.cc.u32 %r47721, %r47721, %r21985;
addc.u32 %r47720, %r47720, %r21986;

	// inline asm
	setp.gt.u32	%p318, %r47720, 436277738;
	@%p318 bra 	BB5_328;

	setp.lt.u32	%p319, %r47720, 436277738;
	@%p319 bra 	BB5_329;

	setp.gt.u32	%p320, %r47721, 964683418;
	@%p320 bra 	BB5_328;

	setp.lt.u32	%p321, %r47721, 964683418;
	@%p321 bra 	BB5_329;

	setp.gt.u32	%p322, %r47722, 1260103606;
	@%p322 bra 	BB5_328;

	setp.lt.u32	%p323, %r47722, 1260103606;
	@%p323 bra 	BB5_329;

	setp.gt.u32	%p324, %r47723, 1129032919;
	@%p324 bra 	BB5_328;

	setp.lt.u32	%p325, %r47723, 1129032919;
	@%p325 bra 	BB5_329;

	setp.gt.u32	%p326, %r47724, 1685539716;
	@%p326 bra 	BB5_328;

	setp.lt.u32	%p327, %r47724, 1685539716;
	@%p327 bra 	BB5_329;

	setp.gt.u32	%p328, %r47725, -209382721;
	@%p328 bra 	BB5_328;

	setp.lt.u32	%p329, %r47725, -209382721;
	@%p329 bra 	BB5_329;

	setp.gt.u32	%p330, %r47726, 1731252896;
	@%p330 bra 	BB5_328;

	setp.lt.u32	%p331, %r47726, 1731252896;
	@%p331 bra 	BB5_329;

	setp.gt.u32	%p332, %r47727, -156174812;
	@%p332 bra 	BB5_328;

	setp.lt.u32	%p333, %r47727, -156174812;
	@%p333 bra 	BB5_329;

	setp.gt.u32	%p334, %r47728, 514588670;
	@%p334 bra 	BB5_328;

	setp.lt.u32	%p335, %r47728, 514588670;
	@%p335 bra 	BB5_329;

	setp.gt.u32	%p336, %r47729, -1319895041;
	@%p336 bra 	BB5_328;

	setp.lt.u32	%p337, %r47729, -1319895041;
	@%p337 bra 	BB5_329;

	setp.gt.u32	%p338, %r47730, -1174470657;
	@%p338 bra 	BB5_328;

	setp.lt.u32	%p339, %r47730, -1174470657;
	setp.lt.u32	%p340, %r47731, -21845;
	or.pred  	%p341, %p339, %p340;
	@%p341 bra 	BB5_329;

BB5_328:
	mov.u32 	%r22095, -21845;
	mov.u32 	%r22096, -1174470657;
	mov.u32 	%r22097, -1319895041;
	mov.u32 	%r22098, 514588670;
	mov.u32 	%r22099, -156174812;
	mov.u32 	%r22100, 1731252896;
	mov.u32 	%r22101, -209382721;
	mov.u32 	%r22102, 1685539716;
	mov.u32 	%r22103, 1129032919;
	mov.u32 	%r22104, 1260103606;
	mov.u32 	%r22105, 964683418;
	mov.u32 	%r22106, 436277738;
	// inline asm
	sub.cc.u32 %r47731, %r47731, %r22095;
subc.cc.u32 %r47730, %r47730, %r22096;
subc.cc.u32 %r47729, %r47729, %r22097;
subc.cc.u32 %r47728, %r47728, %r22098;
subc.cc.u32 %r47727, %r47727, %r22099;
subc.cc.u32 %r47726, %r47726, %r22100;
subc.cc.u32 %r47725, %r47725, %r22101;
subc.cc.u32 %r47724, %r47724, %r22102;
subc.cc.u32 %r47723, %r47723, %r22103;
subc.cc.u32 %r47722, %r47722, %r22104;
subc.cc.u32 %r47721, %r47721, %r22105;
subc.u32 %r47720, %r47720, %r22106;

	// inline asm

BB5_329:
	// Callseq Start 92
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r47731;
	st.param.b32	[param0+4], %r47730;
	st.param.b32	[param0+8], %r47729;
	st.param.b32	[param0+12], %r47728;
	st.param.b32	[param0+16], %r47727;
	st.param.b32	[param0+20], %r47726;
	st.param.b32	[param0+24], %r47725;
	st.param.b32	[param0+28], %r47724;
	st.param.b32	[param0+32], %r47723;
	st.param.b32	[param0+36], %r47722;
	st.param.b32	[param0+40], %r47721;
	st.param.b32	[param0+44], %r47720;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r21399;
	st.param.b32	[param1+4], %r21400;
	st.param.b32	[param1+8], %r21401;
	st.param.b32	[param1+12], %r21402;
	st.param.b32	[param1+16], %r21403;
	st.param.b32	[param1+20], %r21404;
	st.param.b32	[param1+24], %r21405;
	st.param.b32	[param1+28], %r21406;
	st.param.b32	[param1+32], %r21407;
	st.param.b32	[param1+36], %r21408;
	st.param.b32	[param1+40], %r21409;
	st.param.b32	[param1+44], %r21410;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r22143, [retval0+0];
	ld.param.b32	%r22144, [retval0+4];
	ld.param.b32	%r22145, [retval0+8];
	ld.param.b32	%r22146, [retval0+12];
	ld.param.b32	%r22147, [retval0+16];
	ld.param.b32	%r22148, [retval0+20];
	ld.param.b32	%r22149, [retval0+24];
	ld.param.b32	%r22150, [retval0+28];
	ld.param.b32	%r22151, [retval0+32];
	ld.param.b32	%r22152, [retval0+36];
	ld.param.b32	%r22153, [retval0+40];
	ld.param.b32	%r22154, [retval0+44];
	
	//{
	}// Callseq End 92
	mov.u32 	%r47765, %r22145;
	mov.u32 	%r47758, %r22152;
	mov.u32 	%r47763, %r22147;
	mov.u32 	%r47756, %r22154;
	mov.u32 	%r47761, %r22149;
	mov.u32 	%r47766, %r22144;
	mov.u32 	%r47759, %r22151;
	mov.u32 	%r47764, %r22146;
	mov.u32 	%r47757, %r22153;
	mov.u32 	%r47762, %r22148;
	mov.u32 	%r47767, %r22143;
	mov.u32 	%r47760, %r22150;
	// inline asm
	sub.cc.u32 %r47767, %r47767, %r856;
subc.cc.u32 %r47766, %r47766, %r857;
subc.cc.u32 %r47765, %r47765, %r858;
subc.cc.u32 %r47764, %r47764, %r859;
subc.cc.u32 %r47763, %r47763, %r860;
subc.cc.u32 %r47762, %r47762, %r861;
subc.cc.u32 %r47761, %r47761, %r862;
subc.cc.u32 %r47760, %r47760, %r863;
subc.cc.u32 %r47759, %r47759, %r864;
subc.cc.u32 %r47758, %r47758, %r865;
subc.cc.u32 %r47757, %r47757, %r866;
subc.u32 %r47756, %r47756, %r867;

	// inline asm
	setp.gt.u32	%p342, %r22154, %r867;
	@%p342 bra 	BB5_352;

	setp.lt.u32	%p343, %r22154, %r867;
	@%p343 bra 	BB5_351;

	setp.gt.u32	%p344, %r22153, %r866;
	@%p344 bra 	BB5_352;

	setp.lt.u32	%p345, %r22153, %r866;
	@%p345 bra 	BB5_351;

	setp.gt.u32	%p346, %r22152, %r865;
	@%p346 bra 	BB5_352;

	setp.lt.u32	%p347, %r22152, %r865;
	@%p347 bra 	BB5_351;

	setp.gt.u32	%p348, %r22151, %r864;
	@%p348 bra 	BB5_352;

	setp.lt.u32	%p349, %r22151, %r864;
	@%p349 bra 	BB5_351;

	setp.gt.u32	%p350, %r22150, %r863;
	@%p350 bra 	BB5_352;

	setp.lt.u32	%p351, %r22150, %r863;
	@%p351 bra 	BB5_351;

	setp.gt.u32	%p352, %r22149, %r862;
	@%p352 bra 	BB5_352;

	setp.lt.u32	%p353, %r22149, %r862;
	@%p353 bra 	BB5_351;

	setp.gt.u32	%p354, %r22148, %r861;
	@%p354 bra 	BB5_352;

	setp.lt.u32	%p355, %r22148, %r861;
	@%p355 bra 	BB5_351;

	setp.gt.u32	%p356, %r22147, %r860;
	@%p356 bra 	BB5_352;

	setp.lt.u32	%p357, %r22147, %r860;
	@%p357 bra 	BB5_351;

	setp.gt.u32	%p358, %r22146, %r859;
	@%p358 bra 	BB5_352;

	setp.lt.u32	%p359, %r22146, %r859;
	@%p359 bra 	BB5_351;

	setp.gt.u32	%p360, %r22145, %r858;
	@%p360 bra 	BB5_352;

	setp.lt.u32	%p361, %r22145, %r858;
	@%p361 bra 	BB5_351;

	setp.gt.u32	%p362, %r22144, %r857;
	@%p362 bra 	BB5_352;

	setp.ge.u32	%p363, %r22144, %r857;
	setp.ge.u32	%p364, %r22143, %r856;
	and.pred  	%p365, %p363, %p364;
	@%p365 bra 	BB5_352;

BB5_351:
	mov.u32 	%r22167, -21845;
	mov.u32 	%r22168, -1174470657;
	mov.u32 	%r22169, -1319895041;
	mov.u32 	%r22170, 514588670;
	mov.u32 	%r22171, -156174812;
	mov.u32 	%r22172, 1731252896;
	mov.u32 	%r22173, -209382721;
	mov.u32 	%r22174, 1685539716;
	mov.u32 	%r22175, 1129032919;
	mov.u32 	%r22176, 1260103606;
	mov.u32 	%r22177, 964683418;
	mov.u32 	%r22178, 436277738;
	// inline asm
	add.cc.u32 %r47767, %r47767, %r22167;
addc.cc.u32 %r47766, %r47766, %r22168;
addc.cc.u32 %r47765, %r47765, %r22169;
addc.cc.u32 %r47764, %r47764, %r22170;
addc.cc.u32 %r47763, %r47763, %r22171;
addc.cc.u32 %r47762, %r47762, %r22172;
addc.cc.u32 %r47761, %r47761, %r22173;
addc.cc.u32 %r47760, %r47760, %r22174;
addc.cc.u32 %r47759, %r47759, %r22175;
addc.cc.u32 %r47758, %r47758, %r22176;
addc.cc.u32 %r47757, %r47757, %r22177;
addc.u32 %r47756, %r47756, %r22178;

	// inline asm

BB5_352:
	mov.u32 	%r47770, %r47758;
	mov.u32 	%r47777, %r47765;
	mov.u32 	%r47772, %r47760;
	mov.u32 	%r47779, %r47767;
	mov.u32 	%r47774, %r47762;
	mov.u32 	%r47769, %r47757;
	mov.u32 	%r47776, %r47764;
	mov.u32 	%r47771, %r47759;
	mov.u32 	%r47778, %r47766;
	mov.u32 	%r47773, %r47761;
	mov.u32 	%r47768, %r47756;
	mov.u32 	%r47775, %r47763;
	// inline asm
	sub.cc.u32 %r47779, %r47779, %r868;
subc.cc.u32 %r47778, %r47778, %r869;
subc.cc.u32 %r47777, %r47777, %r870;
subc.cc.u32 %r47776, %r47776, %r871;
subc.cc.u32 %r47775, %r47775, %r872;
subc.cc.u32 %r47774, %r47774, %r873;
subc.cc.u32 %r47773, %r47773, %r874;
subc.cc.u32 %r47772, %r47772, %r875;
subc.cc.u32 %r47771, %r47771, %r876;
subc.cc.u32 %r47770, %r47770, %r877;
subc.cc.u32 %r47769, %r47769, %r878;
subc.u32 %r47768, %r47768, %r879;

	// inline asm
	setp.gt.u32	%p366, %r47756, %r879;
	@%p366 bra 	BB5_375;

	setp.lt.u32	%p367, %r47756, %r879;
	@%p367 bra 	BB5_374;

	setp.gt.u32	%p368, %r47757, %r878;
	@%p368 bra 	BB5_375;

	setp.lt.u32	%p369, %r47757, %r878;
	@%p369 bra 	BB5_374;

	setp.gt.u32	%p370, %r47758, %r877;
	@%p370 bra 	BB5_375;

	setp.lt.u32	%p371, %r47758, %r877;
	@%p371 bra 	BB5_374;

	setp.gt.u32	%p372, %r47759, %r876;
	@%p372 bra 	BB5_375;

	setp.lt.u32	%p373, %r47759, %r876;
	@%p373 bra 	BB5_374;

	setp.gt.u32	%p374, %r47760, %r875;
	@%p374 bra 	BB5_375;

	setp.lt.u32	%p375, %r47760, %r875;
	@%p375 bra 	BB5_374;

	setp.gt.u32	%p376, %r47761, %r874;
	@%p376 bra 	BB5_375;

	setp.lt.u32	%p377, %r47761, %r874;
	@%p377 bra 	BB5_374;

	setp.gt.u32	%p378, %r47762, %r873;
	@%p378 bra 	BB5_375;

	setp.lt.u32	%p379, %r47762, %r873;
	@%p379 bra 	BB5_374;

	setp.gt.u32	%p380, %r47763, %r872;
	@%p380 bra 	BB5_375;

	setp.lt.u32	%p381, %r47763, %r872;
	@%p381 bra 	BB5_374;

	setp.gt.u32	%p382, %r47764, %r871;
	@%p382 bra 	BB5_375;

	setp.lt.u32	%p383, %r47764, %r871;
	@%p383 bra 	BB5_374;

	setp.gt.u32	%p384, %r47765, %r870;
	@%p384 bra 	BB5_375;

	setp.lt.u32	%p385, %r47765, %r870;
	@%p385 bra 	BB5_374;

	setp.gt.u32	%p386, %r47766, %r869;
	@%p386 bra 	BB5_375;

	setp.ge.u32	%p387, %r47766, %r869;
	setp.ge.u32	%p388, %r47767, %r868;
	and.pred  	%p389, %p387, %p388;
	@%p389 bra 	BB5_375;

BB5_374:
	mov.u32 	%r22239, -21845;
	mov.u32 	%r22240, -1174470657;
	mov.u32 	%r22241, -1319895041;
	mov.u32 	%r22242, 514588670;
	mov.u32 	%r22243, -156174812;
	mov.u32 	%r22244, 1731252896;
	mov.u32 	%r22245, -209382721;
	mov.u32 	%r22246, 1685539716;
	mov.u32 	%r22247, 1129032919;
	mov.u32 	%r22248, 1260103606;
	mov.u32 	%r22249, 964683418;
	mov.u32 	%r22250, 436277738;
	// inline asm
	add.cc.u32 %r47779, %r47779, %r22239;
addc.cc.u32 %r47778, %r47778, %r22240;
addc.cc.u32 %r47777, %r47777, %r22241;
addc.cc.u32 %r47776, %r47776, %r22242;
addc.cc.u32 %r47775, %r47775, %r22243;
addc.cc.u32 %r47774, %r47774, %r22244;
addc.cc.u32 %r47773, %r47773, %r22245;
addc.cc.u32 %r47772, %r47772, %r22246;
addc.cc.u32 %r47771, %r47771, %r22247;
addc.cc.u32 %r47770, %r47770, %r22248;
addc.cc.u32 %r47769, %r47769, %r22249;
addc.u32 %r47768, %r47768, %r22250;

	// inline asm

BB5_375:
	mov.u32 	%r47790, %r857;
	mov.u32 	%r47783, %r864;
	mov.u32 	%r47788, %r859;
	mov.u32 	%r47781, %r866;
	mov.u32 	%r47786, %r861;
	mov.u32 	%r47791, %r856;
	mov.u32 	%r47784, %r863;
	mov.u32 	%r47789, %r858;
	mov.u32 	%r47782, %r865;
	mov.u32 	%r47787, %r860;
	mov.u32 	%r47780, %r867;
	mov.u32 	%r47785, %r862;
	// inline asm
	sub.cc.u32 %r47791, %r47791, %r868;
subc.cc.u32 %r47790, %r47790, %r869;
subc.cc.u32 %r47789, %r47789, %r870;
subc.cc.u32 %r47788, %r47788, %r871;
subc.cc.u32 %r47787, %r47787, %r872;
subc.cc.u32 %r47786, %r47786, %r873;
subc.cc.u32 %r47785, %r47785, %r874;
subc.cc.u32 %r47784, %r47784, %r875;
subc.cc.u32 %r47783, %r47783, %r876;
subc.cc.u32 %r47782, %r47782, %r877;
subc.cc.u32 %r47781, %r47781, %r878;
subc.u32 %r47780, %r47780, %r879;

	// inline asm
	setp.gt.u32	%p390, %r867, %r879;
	@%p390 bra 	BB5_398;

	setp.lt.u32	%p391, %r867, %r879;
	@%p391 bra 	BB5_397;

	setp.gt.u32	%p392, %r866, %r878;
	@%p392 bra 	BB5_398;

	setp.lt.u32	%p393, %r866, %r878;
	@%p393 bra 	BB5_397;

	setp.gt.u32	%p394, %r865, %r877;
	@%p394 bra 	BB5_398;

	setp.lt.u32	%p395, %r865, %r877;
	@%p395 bra 	BB5_397;

	setp.gt.u32	%p396, %r864, %r876;
	@%p396 bra 	BB5_398;

	setp.lt.u32	%p397, %r864, %r876;
	@%p397 bra 	BB5_397;

	setp.gt.u32	%p398, %r863, %r875;
	@%p398 bra 	BB5_398;

	setp.lt.u32	%p399, %r863, %r875;
	@%p399 bra 	BB5_397;

	setp.gt.u32	%p400, %r862, %r874;
	@%p400 bra 	BB5_398;

	setp.lt.u32	%p401, %r862, %r874;
	@%p401 bra 	BB5_397;

	setp.gt.u32	%p402, %r861, %r873;
	@%p402 bra 	BB5_398;

	setp.lt.u32	%p403, %r861, %r873;
	@%p403 bra 	BB5_397;

	setp.gt.u32	%p404, %r860, %r872;
	@%p404 bra 	BB5_398;

	setp.lt.u32	%p405, %r860, %r872;
	@%p405 bra 	BB5_397;

	setp.gt.u32	%p406, %r859, %r871;
	@%p406 bra 	BB5_398;

	setp.lt.u32	%p407, %r859, %r871;
	@%p407 bra 	BB5_397;

	setp.gt.u32	%p408, %r858, %r870;
	@%p408 bra 	BB5_398;

	setp.lt.u32	%p409, %r858, %r870;
	@%p409 bra 	BB5_397;

	setp.gt.u32	%p410, %r857, %r869;
	@%p410 bra 	BB5_398;

	setp.ge.u32	%p411, %r857, %r869;
	setp.ge.u32	%p412, %r856, %r868;
	and.pred  	%p413, %p411, %p412;
	@%p413 bra 	BB5_398;

BB5_397:
	mov.u32 	%r22311, -21845;
	mov.u32 	%r22312, -1174470657;
	mov.u32 	%r22313, -1319895041;
	mov.u32 	%r22314, 514588670;
	mov.u32 	%r22315, -156174812;
	mov.u32 	%r22316, 1731252896;
	mov.u32 	%r22317, -209382721;
	mov.u32 	%r22318, 1685539716;
	mov.u32 	%r22319, 1129032919;
	mov.u32 	%r22320, 1260103606;
	mov.u32 	%r22321, 964683418;
	mov.u32 	%r22322, 436277738;
	// inline asm
	add.cc.u32 %r47791, %r47791, %r22311;
addc.cc.u32 %r47790, %r47790, %r22312;
addc.cc.u32 %r47789, %r47789, %r22313;
addc.cc.u32 %r47788, %r47788, %r22314;
addc.cc.u32 %r47787, %r47787, %r22315;
addc.cc.u32 %r47786, %r47786, %r22316;
addc.cc.u32 %r47785, %r47785, %r22317;
addc.cc.u32 %r47784, %r47784, %r22318;
addc.cc.u32 %r47783, %r47783, %r22319;
addc.cc.u32 %r47782, %r47782, %r22320;
addc.cc.u32 %r47781, %r47781, %r22321;
addc.u32 %r47780, %r47780, %r22322;

	// inline asm

BB5_398:
	mov.u16 	%rs75, 0;
	setp.ne.s32	%p414, %r47911, %r47695;
	@%p414 bra 	BB5_402;

	setp.ne.s32	%p415, %r47910, %r47694;
	setp.ne.s32	%p416, %r47909, %r47693;
	or.pred  	%p417, %p415, %p416;
	setp.ne.s32	%p418, %r47908, %r47692;
	or.pred  	%p419, %p417, %p418;
	setp.ne.s32	%p420, %r47907, %r47691;
	or.pred  	%p421, %p419, %p420;
	setp.ne.s32	%p422, %r47906, %r47690;
	or.pred  	%p423, %p421, %p422;
	setp.ne.s32	%p424, %r47905, %r47689;
	or.pred  	%p425, %p423, %p424;
	setp.ne.s32	%p426, %r47904, %r47688;
	or.pred  	%p427, %p425, %p426;
	setp.ne.s32	%p428, %r47903, %r47687;
	or.pred  	%p429, %p427, %p428;
	setp.ne.s32	%p430, %r22950, %r47686;
	or.pred  	%p431, %p429, %p430;
	setp.ne.s32	%p432, %r22951, %r47685;
	or.pred  	%p433, %p431, %p432;
	setp.ne.s32	%p434, %r22952, %r47684;
	or.pred  	%p435, %p433, %p434;
	setp.ne.s32	%p436, %r24795, %r47683;
	or.pred  	%p437, %p435, %p436;
	@%p437 bra 	BB5_402;

	setp.ne.s32	%p438, %r24796, %r47682;
	setp.ne.s32	%p439, %r24797, %r47681;
	or.pred  	%p440, %p438, %p439;
	setp.ne.s32	%p441, %r24798, %r47680;
	or.pred  	%p442, %p440, %p441;
	setp.ne.s32	%p443, %r24799, %r47679;
	or.pred  	%p444, %p442, %p443;
	setp.ne.s32	%p445, %r24800, %r47678;
	or.pred  	%p446, %p444, %p445;
	setp.ne.s32	%p447, %r24801, %r47677;
	or.pred  	%p448, %p446, %p447;
	setp.ne.s32	%p449, %r24802, %r47676;
	or.pred  	%p450, %p448, %p449;
	setp.ne.s32	%p451, %r24803, %r47675;
	or.pred  	%p452, %p450, %p451;
	setp.ne.s32	%p453, %r24804, %r47674;
	or.pred  	%p454, %p452, %p453;
	setp.ne.s32	%p455, %r24805, %r47673;
	or.pred  	%p456, %p454, %p455;
	@%p456 bra 	BB5_402;

	setp.eq.s32	%p457, %r24806, %r47672;
	selp.u16	%rs75, 1, 0, %p457;

BB5_402:
	setp.eq.s16	%p458, %rs75, 0;
	@%p458 bra 	BB5_984;

	mov.u16 	%rs76, 0;
	setp.ne.s32	%p459, %r48440, %r47791;
	@%p459 bra 	BB5_407;

	setp.ne.s32	%p460, %r48441, %r47790;
	setp.ne.s32	%p461, %r48442, %r47789;
	or.pred  	%p462, %p460, %p461;
	setp.ne.s32	%p463, %r48443, %r47788;
	or.pred  	%p464, %p462, %p463;
	setp.ne.s32	%p465, %r48444, %r47787;
	or.pred  	%p466, %p464, %p465;
	setp.ne.s32	%p467, %r48445, %r47786;
	or.pred  	%p468, %p466, %p467;
	setp.ne.s32	%p469, %r48446, %r47785;
	or.pred  	%p470, %p468, %p469;
	setp.ne.s32	%p471, %r48447, %r47784;
	or.pred  	%p472, %p470, %p471;
	setp.ne.s32	%p473, %r48448, %r47783;
	or.pred  	%p474, %p472, %p473;
	setp.ne.s32	%p475, %r48449, %r47782;
	or.pred  	%p476, %p474, %p475;
	setp.ne.s32	%p477, %r48450, %r47781;
	or.pred  	%p478, %p476, %p477;
	setp.ne.s32	%p479, %r48451, %r47780;
	or.pred  	%p480, %p478, %p479;
	setp.ne.s32	%p481, %r23561, %r47779;
	or.pred  	%p482, %p480, %p481;
	@%p482 bra 	BB5_407;

	setp.ne.s32	%p483, %r23562, %r47778;
	setp.ne.s32	%p484, %r23563, %r47777;
	or.pred  	%p485, %p483, %p484;
	setp.ne.s32	%p486, %r23564, %r47776;
	or.pred  	%p487, %p485, %p486;
	setp.ne.s32	%p488, %r23565, %r47775;
	or.pred  	%p489, %p487, %p488;
	setp.ne.s32	%p490, %r23566, %r47774;
	or.pred  	%p491, %p489, %p490;
	setp.ne.s32	%p492, %r23567, %r47773;
	or.pred  	%p493, %p491, %p492;
	setp.ne.s32	%p494, %r23568, %r47772;
	or.pred  	%p495, %p493, %p494;
	setp.ne.s32	%p496, %r23569, %r47771;
	or.pred  	%p497, %p495, %p496;
	setp.ne.s32	%p498, %r23570, %r47770;
	or.pred  	%p499, %p497, %p498;
	setp.ne.s32	%p500, %r23571, %r47769;
	or.pred  	%p501, %p499, %p500;
	@%p501 bra 	BB5_407;

	setp.eq.s32	%p502, %r23572, %r47768;
	selp.u16	%rs76, 1, 0, %p502;

BB5_407:
	setp.eq.s16	%p503, %rs76, 0;
	@%p503 bra 	BB5_984;
	bra.uni 	BB5_408;

BB5_984:
	// Callseq Start 122
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r47695;
	st.param.b32	[param0+4], %r47694;
	st.param.b32	[param0+8], %r47693;
	st.param.b32	[param0+12], %r47692;
	st.param.b32	[param0+16], %r47691;
	st.param.b32	[param0+20], %r47690;
	st.param.b32	[param0+24], %r47689;
	st.param.b32	[param0+28], %r47688;
	st.param.b32	[param0+32], %r47687;
	st.param.b32	[param0+36], %r47686;
	st.param.b32	[param0+40], %r47685;
	st.param.b32	[param0+44], %r47684;
	st.param.b32	[param0+48], %r47683;
	st.param.b32	[param0+52], %r47682;
	st.param.b32	[param0+56], %r47681;
	st.param.b32	[param0+60], %r47680;
	st.param.b32	[param0+64], %r47679;
	st.param.b32	[param0+68], %r47678;
	st.param.b32	[param0+72], %r47677;
	st.param.b32	[param0+76], %r47676;
	st.param.b32	[param0+80], %r47675;
	st.param.b32	[param0+84], %r47674;
	st.param.b32	[param0+88], %r47673;
	st.param.b32	[param0+92], %r47672;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r47911;
	st.param.b32	[param1+4], %r47910;
	st.param.b32	[param1+8], %r47909;
	st.param.b32	[param1+12], %r47908;
	st.param.b32	[param1+16], %r47907;
	st.param.b32	[param1+20], %r47906;
	st.param.b32	[param1+24], %r47905;
	st.param.b32	[param1+28], %r47904;
	st.param.b32	[param1+32], %r47903;
	st.param.b32	[param1+36], %r22950;
	st.param.b32	[param1+40], %r22951;
	st.param.b32	[param1+44], %r22952;
	st.param.b32	[param1+48], %r24795;
	st.param.b32	[param1+52], %r24796;
	st.param.b32	[param1+56], %r24797;
	st.param.b32	[param1+60], %r24798;
	st.param.b32	[param1+64], %r24799;
	st.param.b32	[param1+68], %r24800;
	st.param.b32	[param1+72], %r24801;
	st.param.b32	[param1+76], %r24802;
	st.param.b32	[param1+80], %r24803;
	st.param.b32	[param1+84], %r24804;
	st.param.b32	[param1+88], %r24805;
	st.param.b32	[param1+92], %r24806;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r2632, [retval0+0];
	ld.param.b32	%r2633, [retval0+4];
	ld.param.b32	%r2634, [retval0+8];
	ld.param.b32	%r2635, [retval0+12];
	ld.param.b32	%r2636, [retval0+16];
	ld.param.b32	%r2637, [retval0+20];
	ld.param.b32	%r2638, [retval0+24];
	ld.param.b32	%r2639, [retval0+28];
	ld.param.b32	%r2640, [retval0+32];
	ld.param.b32	%r2641, [retval0+36];
	ld.param.b32	%r2642, [retval0+40];
	ld.param.b32	%r2643, [retval0+44];
	ld.param.b32	%r2656, [retval0+48];
	ld.param.b32	%r2657, [retval0+52];
	ld.param.b32	%r2658, [retval0+56];
	ld.param.b32	%r2659, [retval0+60];
	ld.param.b32	%r2660, [retval0+64];
	ld.param.b32	%r2661, [retval0+68];
	ld.param.b32	%r2662, [retval0+72];
	ld.param.b32	%r2663, [retval0+76];
	ld.param.b32	%r2664, [retval0+80];
	ld.param.b32	%r2665, [retval0+84];
	ld.param.b32	%r2666, [retval0+88];
	ld.param.b32	%r2667, [retval0+92];
	
	//{
	}// Callseq End 122
	// Callseq Start 123
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r2632;
	st.param.b32	[param0+4], %r2633;
	st.param.b32	[param0+8], %r2634;
	st.param.b32	[param0+12], %r2635;
	st.param.b32	[param0+16], %r2636;
	st.param.b32	[param0+20], %r2637;
	st.param.b32	[param0+24], %r2638;
	st.param.b32	[param0+28], %r2639;
	st.param.b32	[param0+32], %r2640;
	st.param.b32	[param0+36], %r2641;
	st.param.b32	[param0+40], %r2642;
	st.param.b32	[param0+44], %r2643;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r2656;
	st.param.b32	[param1+4], %r2657;
	st.param.b32	[param1+8], %r2658;
	st.param.b32	[param1+12], %r2659;
	st.param.b32	[param1+16], %r2660;
	st.param.b32	[param1+20], %r2661;
	st.param.b32	[param1+24], %r2662;
	st.param.b32	[param1+28], %r2663;
	st.param.b32	[param1+32], %r2664;
	st.param.b32	[param1+36], %r2665;
	st.param.b32	[param1+40], %r2666;
	st.param.b32	[param1+44], %r2667;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r2680, [retval0+0];
	ld.param.b32	%r2681, [retval0+4];
	ld.param.b32	%r2682, [retval0+8];
	ld.param.b32	%r2683, [retval0+12];
	ld.param.b32	%r2684, [retval0+16];
	ld.param.b32	%r2685, [retval0+20];
	ld.param.b32	%r2686, [retval0+24];
	ld.param.b32	%r2687, [retval0+28];
	ld.param.b32	%r2688, [retval0+32];
	ld.param.b32	%r2689, [retval0+36];
	ld.param.b32	%r2690, [retval0+40];
	ld.param.b32	%r2691, [retval0+44];
	
	//{
	}// Callseq End 123
	mov.u32 	%r24215, %r2638;
	mov.u32 	%r24210, %r2633;
	mov.u32 	%r24217, %r2640;
	mov.u32 	%r24212, %r2635;
	mov.u32 	%r24219, %r2642;
	mov.u32 	%r24214, %r2637;
	mov.u32 	%r24209, %r2632;
	mov.u32 	%r24216, %r2639;
	mov.u32 	%r24211, %r2634;
	mov.u32 	%r24218, %r2641;
	mov.u32 	%r24213, %r2636;
	mov.u32 	%r24220, %r2643;
	// inline asm
	add.cc.u32 %r24209, %r24209, %r2656;
addc.cc.u32 %r24210, %r24210, %r2657;
addc.cc.u32 %r24211, %r24211, %r2658;
addc.cc.u32 %r24212, %r24212, %r2659;
addc.cc.u32 %r24213, %r24213, %r2660;
addc.cc.u32 %r24214, %r24214, %r2661;
addc.cc.u32 %r24215, %r24215, %r2662;
addc.cc.u32 %r24216, %r24216, %r2663;
addc.cc.u32 %r24217, %r24217, %r2664;
addc.cc.u32 %r24218, %r24218, %r2665;
addc.cc.u32 %r24219, %r24219, %r2666;
addc.u32 %r24220, %r24220, %r2667;

	// inline asm
	setp.gt.u32	%p1104, %r24220, 436277738;
	@%p1104 bra 	BB5_1006;

	setp.lt.u32	%p1105, %r24220, 436277738;
	@%p1105 bra 	BB5_1007;

	setp.gt.u32	%p1106, %r24219, 964683418;
	@%p1106 bra 	BB5_1006;

	setp.lt.u32	%p1107, %r24219, 964683418;
	@%p1107 bra 	BB5_1007;

	setp.gt.u32	%p1108, %r24218, 1260103606;
	@%p1108 bra 	BB5_1006;

	setp.lt.u32	%p1109, %r24218, 1260103606;
	@%p1109 bra 	BB5_1007;

	setp.gt.u32	%p1110, %r24217, 1129032919;
	@%p1110 bra 	BB5_1006;

	setp.lt.u32	%p1111, %r24217, 1129032919;
	@%p1111 bra 	BB5_1007;

	setp.gt.u32	%p1112, %r24216, 1685539716;
	@%p1112 bra 	BB5_1006;

	setp.lt.u32	%p1113, %r24216, 1685539716;
	@%p1113 bra 	BB5_1007;

	setp.gt.u32	%p1114, %r24215, -209382721;
	@%p1114 bra 	BB5_1006;

	setp.lt.u32	%p1115, %r24215, -209382721;
	@%p1115 bra 	BB5_1007;

	setp.gt.u32	%p1116, %r24214, 1731252896;
	@%p1116 bra 	BB5_1006;

	setp.lt.u32	%p1117, %r24214, 1731252896;
	@%p1117 bra 	BB5_1007;

	setp.gt.u32	%p1118, %r24213, -156174812;
	@%p1118 bra 	BB5_1006;

	setp.lt.u32	%p1119, %r24213, -156174812;
	@%p1119 bra 	BB5_1007;

	setp.gt.u32	%p1120, %r24212, 514588670;
	@%p1120 bra 	BB5_1006;

	setp.lt.u32	%p1121, %r24212, 514588670;
	@%p1121 bra 	BB5_1007;

	setp.gt.u32	%p1122, %r24211, -1319895041;
	@%p1122 bra 	BB5_1006;

	setp.lt.u32	%p1123, %r24211, -1319895041;
	@%p1123 bra 	BB5_1007;

	setp.gt.u32	%p1124, %r24210, -1174470657;
	@%p1124 bra 	BB5_1006;

	setp.lt.u32	%p1125, %r24210, -1174470657;
	setp.lt.u32	%p1126, %r24209, -21845;
	or.pred  	%p1127, %p1125, %p1126;
	@%p1127 bra 	BB5_1007;

BB5_1006:
	mov.u32 	%r24257, -21845;
	mov.u32 	%r24258, -1174470657;
	mov.u32 	%r24259, -1319895041;
	mov.u32 	%r24260, 514588670;
	mov.u32 	%r24261, -156174812;
	mov.u32 	%r24262, 1731252896;
	mov.u32 	%r24263, -209382721;
	mov.u32 	%r24264, 1685539716;
	mov.u32 	%r24265, 1129032919;
	mov.u32 	%r24266, 1260103606;
	mov.u32 	%r24267, 964683418;
	mov.u32 	%r24268, 436277738;
	// inline asm
	sub.cc.u32 %r24209, %r24209, %r24257;
subc.cc.u32 %r24210, %r24210, %r24258;
subc.cc.u32 %r24211, %r24211, %r24259;
subc.cc.u32 %r24212, %r24212, %r24260;
subc.cc.u32 %r24213, %r24213, %r24261;
subc.cc.u32 %r24214, %r24214, %r24262;
subc.cc.u32 %r24215, %r24215, %r24263;
subc.cc.u32 %r24216, %r24216, %r24264;
subc.cc.u32 %r24217, %r24217, %r24265;
subc.cc.u32 %r24218, %r24218, %r24266;
subc.cc.u32 %r24219, %r24219, %r24267;
subc.u32 %r24220, %r24220, %r24268;

	// inline asm

BB5_1007:
	mov.u32 	%r24287, %r2638;
	mov.u32 	%r24282, %r2633;
	mov.u32 	%r24289, %r2640;
	mov.u32 	%r24284, %r2635;
	mov.u32 	%r24291, %r2642;
	mov.u32 	%r24286, %r2637;
	mov.u32 	%r24281, %r2632;
	mov.u32 	%r24288, %r2639;
	mov.u32 	%r24283, %r2634;
	mov.u32 	%r24290, %r2641;
	mov.u32 	%r24285, %r2636;
	mov.u32 	%r24292, %r2643;
	// inline asm
	sub.cc.u32 %r24281, %r24281, %r2656;
subc.cc.u32 %r24282, %r24282, %r2657;
subc.cc.u32 %r24283, %r24283, %r2658;
subc.cc.u32 %r24284, %r24284, %r2659;
subc.cc.u32 %r24285, %r24285, %r2660;
subc.cc.u32 %r24286, %r24286, %r2661;
subc.cc.u32 %r24287, %r24287, %r2662;
subc.cc.u32 %r24288, %r24288, %r2663;
subc.cc.u32 %r24289, %r24289, %r2664;
subc.cc.u32 %r24290, %r24290, %r2665;
subc.cc.u32 %r24291, %r24291, %r2666;
subc.u32 %r24292, %r24292, %r2667;

	// inline asm
	setp.gt.u32	%p1128, %r2643, %r2667;
	@%p1128 bra 	BB5_1030;

	setp.lt.u32	%p1129, %r2643, %r2667;
	@%p1129 bra 	BB5_1029;

	setp.gt.u32	%p1130, %r2642, %r2666;
	@%p1130 bra 	BB5_1030;

	setp.lt.u32	%p1131, %r2642, %r2666;
	@%p1131 bra 	BB5_1029;

	setp.gt.u32	%p1132, %r2641, %r2665;
	@%p1132 bra 	BB5_1030;

	setp.lt.u32	%p1133, %r2641, %r2665;
	@%p1133 bra 	BB5_1029;

	setp.gt.u32	%p1134, %r2640, %r2664;
	@%p1134 bra 	BB5_1030;

	setp.lt.u32	%p1135, %r2640, %r2664;
	@%p1135 bra 	BB5_1029;

	setp.gt.u32	%p1136, %r2639, %r2663;
	@%p1136 bra 	BB5_1030;

	setp.lt.u32	%p1137, %r2639, %r2663;
	@%p1137 bra 	BB5_1029;

	setp.gt.u32	%p1138, %r2638, %r2662;
	@%p1138 bra 	BB5_1030;

	setp.lt.u32	%p1139, %r2638, %r2662;
	@%p1139 bra 	BB5_1029;

	setp.gt.u32	%p1140, %r2637, %r2661;
	@%p1140 bra 	BB5_1030;

	setp.lt.u32	%p1141, %r2637, %r2661;
	@%p1141 bra 	BB5_1029;

	setp.gt.u32	%p1142, %r2636, %r2660;
	@%p1142 bra 	BB5_1030;

	setp.lt.u32	%p1143, %r2636, %r2660;
	@%p1143 bra 	BB5_1029;

	setp.gt.u32	%p1144, %r2635, %r2659;
	@%p1144 bra 	BB5_1030;

	setp.lt.u32	%p1145, %r2635, %r2659;
	@%p1145 bra 	BB5_1029;

	setp.gt.u32	%p1146, %r2634, %r2658;
	@%p1146 bra 	BB5_1030;

	setp.lt.u32	%p1147, %r2634, %r2658;
	@%p1147 bra 	BB5_1029;

	setp.gt.u32	%p1148, %r2633, %r2657;
	@%p1148 bra 	BB5_1030;

	setp.ge.u32	%p1149, %r2633, %r2657;
	setp.ge.u32	%p1150, %r2632, %r2656;
	and.pred  	%p1151, %p1149, %p1150;
	@%p1151 bra 	BB5_1030;

BB5_1029:
	mov.u32 	%r24329, -21845;
	mov.u32 	%r24330, -1174470657;
	mov.u32 	%r24331, -1319895041;
	mov.u32 	%r24332, 514588670;
	mov.u32 	%r24333, -156174812;
	mov.u32 	%r24334, 1731252896;
	mov.u32 	%r24335, -209382721;
	mov.u32 	%r24336, 1685539716;
	mov.u32 	%r24337, 1129032919;
	mov.u32 	%r24338, 1260103606;
	mov.u32 	%r24339, 964683418;
	mov.u32 	%r24340, 436277738;
	// inline asm
	add.cc.u32 %r24281, %r24281, %r24329;
addc.cc.u32 %r24282, %r24282, %r24330;
addc.cc.u32 %r24283, %r24283, %r24331;
addc.cc.u32 %r24284, %r24284, %r24332;
addc.cc.u32 %r24285, %r24285, %r24333;
addc.cc.u32 %r24286, %r24286, %r24334;
addc.cc.u32 %r24287, %r24287, %r24335;
addc.cc.u32 %r24288, %r24288, %r24336;
addc.cc.u32 %r24289, %r24289, %r24337;
addc.cc.u32 %r24290, %r24290, %r24338;
addc.cc.u32 %r24291, %r24291, %r24339;
addc.u32 %r24292, %r24292, %r24340;

	// inline asm

BB5_1030:
	// Callseq Start 124
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r24281;
	st.param.b32	[param0+4], %r24282;
	st.param.b32	[param0+8], %r24283;
	st.param.b32	[param0+12], %r24284;
	st.param.b32	[param0+16], %r24285;
	st.param.b32	[param0+20], %r24286;
	st.param.b32	[param0+24], %r24287;
	st.param.b32	[param0+28], %r24288;
	st.param.b32	[param0+32], %r24289;
	st.param.b32	[param0+36], %r24290;
	st.param.b32	[param0+40], %r24291;
	st.param.b32	[param0+44], %r24292;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r24209;
	st.param.b32	[param1+4], %r24210;
	st.param.b32	[param1+8], %r24211;
	st.param.b32	[param1+12], %r24212;
	st.param.b32	[param1+16], %r24213;
	st.param.b32	[param1+20], %r24214;
	st.param.b32	[param1+24], %r24215;
	st.param.b32	[param1+28], %r24216;
	st.param.b32	[param1+32], %r24217;
	st.param.b32	[param1+36], %r24218;
	st.param.b32	[param1+40], %r24219;
	st.param.b32	[param1+44], %r24220;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r2800, [retval0+0];
	ld.param.b32	%r2801, [retval0+4];
	ld.param.b32	%r2802, [retval0+8];
	ld.param.b32	%r2803, [retval0+12];
	ld.param.b32	%r2804, [retval0+16];
	ld.param.b32	%r2805, [retval0+20];
	ld.param.b32	%r2806, [retval0+24];
	ld.param.b32	%r2807, [retval0+28];
	ld.param.b32	%r2808, [retval0+32];
	ld.param.b32	%r2809, [retval0+36];
	ld.param.b32	%r2810, [retval0+40];
	ld.param.b32	%r2811, [retval0+44];
	
	//{
	}// Callseq End 124
	shl.b32 	%r24353, %r2691, 1;
	shr.u32 	%r24354, %r2690, 31;
	or.b32  	%r48116, %r24354, %r24353;
	shl.b32 	%r24355, %r2690, 1;
	shr.u32 	%r24356, %r2689, 31;
	or.b32  	%r48117, %r24356, %r24355;
	shl.b32 	%r24357, %r2689, 1;
	shr.u32 	%r24358, %r2688, 31;
	or.b32  	%r48118, %r24358, %r24357;
	shl.b32 	%r24359, %r2688, 1;
	shr.u32 	%r24360, %r2687, 31;
	or.b32  	%r48119, %r24360, %r24359;
	shl.b32 	%r24361, %r2687, 1;
	shr.u32 	%r24362, %r2686, 31;
	or.b32  	%r48120, %r24362, %r24361;
	shl.b32 	%r24363, %r2686, 1;
	shr.u32 	%r24364, %r2685, 31;
	or.b32  	%r48121, %r24364, %r24363;
	shl.b32 	%r24365, %r2685, 1;
	shr.u32 	%r24366, %r2684, 31;
	or.b32  	%r48122, %r24366, %r24365;
	shl.b32 	%r24367, %r2684, 1;
	shr.u32 	%r24368, %r2683, 31;
	or.b32  	%r48123, %r24368, %r24367;
	shl.b32 	%r24369, %r2683, 1;
	shr.u32 	%r24370, %r2682, 31;
	or.b32  	%r48124, %r24370, %r24369;
	shl.b32 	%r24371, %r2682, 1;
	shr.u32 	%r24372, %r2681, 31;
	or.b32  	%r48125, %r24372, %r24371;
	shl.b32 	%r24373, %r2681, 1;
	shr.u32 	%r24374, %r2680, 31;
	or.b32  	%r48126, %r24374, %r24373;
	shl.b32 	%r48127, %r2680, 1;
	setp.gt.u32	%p1152, %r48116, 436277738;
	@%p1152 bra 	BB5_1052;

	setp.lt.u32	%p1153, %r48116, 436277738;
	@%p1153 bra 	BB5_1053;

	setp.gt.u32	%p1154, %r48117, 964683418;
	@%p1154 bra 	BB5_1052;

	setp.lt.u32	%p1155, %r48117, 964683418;
	@%p1155 bra 	BB5_1053;

	setp.gt.u32	%p1156, %r48118, 1260103606;
	@%p1156 bra 	BB5_1052;

	setp.lt.u32	%p1157, %r48118, 1260103606;
	@%p1157 bra 	BB5_1053;

	setp.gt.u32	%p1158, %r48119, 1129032919;
	@%p1158 bra 	BB5_1052;

	setp.lt.u32	%p1159, %r48119, 1129032919;
	@%p1159 bra 	BB5_1053;

	setp.gt.u32	%p1160, %r48120, 1685539716;
	@%p1160 bra 	BB5_1052;

	setp.lt.u32	%p1161, %r48120, 1685539716;
	@%p1161 bra 	BB5_1053;

	setp.gt.u32	%p1162, %r48121, -209382721;
	@%p1162 bra 	BB5_1052;

	setp.lt.u32	%p1163, %r48121, -209382721;
	@%p1163 bra 	BB5_1053;

	setp.gt.u32	%p1164, %r48122, 1731252896;
	@%p1164 bra 	BB5_1052;

	setp.lt.u32	%p1165, %r48122, 1731252896;
	@%p1165 bra 	BB5_1053;

	setp.gt.u32	%p1166, %r48123, -156174812;
	@%p1166 bra 	BB5_1052;

	setp.lt.u32	%p1167, %r48123, -156174812;
	@%p1167 bra 	BB5_1053;

	setp.gt.u32	%p1168, %r48124, 514588670;
	@%p1168 bra 	BB5_1052;

	setp.lt.u32	%p1169, %r48124, 514588670;
	@%p1169 bra 	BB5_1053;

	setp.gt.u32	%p1170, %r48125, -1319895041;
	@%p1170 bra 	BB5_1052;

	setp.lt.u32	%p1171, %r48125, -1319895041;
	@%p1171 bra 	BB5_1053;

	setp.gt.u32	%p1172, %r48126, -1174470657;
	@%p1172 bra 	BB5_1052;

	setp.lt.u32	%p1173, %r48126, -1174470657;
	setp.lt.u32	%p1174, %r48127, -21845;
	or.pred  	%p1175, %p1173, %p1174;
	@%p1175 bra 	BB5_1053;

BB5_1052:
	mov.u32 	%r24387, -21845;
	mov.u32 	%r24388, -1174470657;
	mov.u32 	%r24389, -1319895041;
	mov.u32 	%r24390, 514588670;
	mov.u32 	%r24391, -156174812;
	mov.u32 	%r24392, 1731252896;
	mov.u32 	%r24393, -209382721;
	mov.u32 	%r24394, 1685539716;
	mov.u32 	%r24395, 1129032919;
	mov.u32 	%r24396, 1260103606;
	mov.u32 	%r24397, 964683418;
	mov.u32 	%r24398, 436277738;
	// inline asm
	sub.cc.u32 %r48127, %r48127, %r24387;
subc.cc.u32 %r48126, %r48126, %r24388;
subc.cc.u32 %r48125, %r48125, %r24389;
subc.cc.u32 %r48124, %r48124, %r24390;
subc.cc.u32 %r48123, %r48123, %r24391;
subc.cc.u32 %r48122, %r48122, %r24392;
subc.cc.u32 %r48121, %r48121, %r24393;
subc.cc.u32 %r48120, %r48120, %r24394;
subc.cc.u32 %r48119, %r48119, %r24395;
subc.cc.u32 %r48118, %r48118, %r24396;
subc.cc.u32 %r48117, %r48117, %r24397;
subc.u32 %r48116, %r48116, %r24398;

	// inline asm

BB5_1053:
	// Callseq Start 125
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r2800;
	st.param.b32	[param0+4], %r2801;
	st.param.b32	[param0+8], %r2802;
	st.param.b32	[param0+12], %r2803;
	st.param.b32	[param0+16], %r2804;
	st.param.b32	[param0+20], %r2805;
	st.param.b32	[param0+24], %r2806;
	st.param.b32	[param0+28], %r2807;
	st.param.b32	[param0+32], %r2808;
	st.param.b32	[param0+36], %r2809;
	st.param.b32	[param0+40], %r2810;
	st.param.b32	[param0+44], %r2811;
	st.param.b32	[param0+48], %r48127;
	st.param.b32	[param0+52], %r48126;
	st.param.b32	[param0+56], %r48125;
	st.param.b32	[param0+60], %r48124;
	st.param.b32	[param0+64], %r48123;
	st.param.b32	[param0+68], %r48122;
	st.param.b32	[param0+72], %r48121;
	st.param.b32	[param0+76], %r48120;
	st.param.b32	[param0+80], %r48119;
	st.param.b32	[param0+84], %r48118;
	st.param.b32	[param0+88], %r48117;
	st.param.b32	[param0+92], %r48116;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_double, 
	(
	param0
	);
	ld.param.b32	%r24447, [retval0+0];
	ld.param.b32	%r24448, [retval0+4];
	ld.param.b32	%r24449, [retval0+8];
	ld.param.b32	%r24450, [retval0+12];
	ld.param.b32	%r24451, [retval0+16];
	ld.param.b32	%r24452, [retval0+20];
	ld.param.b32	%r24453, [retval0+24];
	ld.param.b32	%r24454, [retval0+28];
	ld.param.b32	%r24455, [retval0+32];
	ld.param.b32	%r24456, [retval0+36];
	ld.param.b32	%r24457, [retval0+40];
	ld.param.b32	%r24458, [retval0+44];
	ld.param.b32	%r24459, [retval0+48];
	ld.param.b32	%r24460, [retval0+52];
	ld.param.b32	%r24461, [retval0+56];
	ld.param.b32	%r24462, [retval0+60];
	ld.param.b32	%r24463, [retval0+64];
	ld.param.b32	%r24464, [retval0+68];
	ld.param.b32	%r24465, [retval0+72];
	ld.param.b32	%r24466, [retval0+76];
	ld.param.b32	%r24467, [retval0+80];
	ld.param.b32	%r24468, [retval0+84];
	ld.param.b32	%r24469, [retval0+88];
	ld.param.b32	%r24470, [retval0+92];
	
	//{
	}// Callseq End 125
	// Callseq Start 126
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r24447;
	st.param.b32	[param0+4], %r24448;
	st.param.b32	[param0+8], %r24449;
	st.param.b32	[param0+12], %r24450;
	st.param.b32	[param0+16], %r24451;
	st.param.b32	[param0+20], %r24452;
	st.param.b32	[param0+24], %r24453;
	st.param.b32	[param0+28], %r24454;
	st.param.b32	[param0+32], %r24455;
	st.param.b32	[param0+36], %r24456;
	st.param.b32	[param0+40], %r24457;
	st.param.b32	[param0+44], %r24458;
	st.param.b32	[param0+48], %r24459;
	st.param.b32	[param0+52], %r24460;
	st.param.b32	[param0+56], %r24461;
	st.param.b32	[param0+60], %r24462;
	st.param.b32	[param0+64], %r24463;
	st.param.b32	[param0+68], %r24464;
	st.param.b32	[param0+72], %r24465;
	st.param.b32	[param0+76], %r24466;
	st.param.b32	[param0+80], %r24467;
	st.param.b32	[param0+84], %r24468;
	st.param.b32	[param0+88], %r24469;
	st.param.b32	[param0+92], %r24470;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_double, 
	(
	param0
	);
	ld.param.b32	%r24435, [retval0+0];
	ld.param.b32	%r24436, [retval0+4];
	ld.param.b32	%r24437, [retval0+8];
	ld.param.b32	%r24438, [retval0+12];
	ld.param.b32	%r24439, [retval0+16];
	ld.param.b32	%r24440, [retval0+20];
	ld.param.b32	%r24441, [retval0+24];
	ld.param.b32	%r24442, [retval0+28];
	ld.param.b32	%r24443, [retval0+32];
	ld.param.b32	%r24444, [retval0+36];
	ld.param.b32	%r24445, [retval0+40];
	ld.param.b32	%r24446, [retval0+44];
	ld.param.b32	%r24423, [retval0+48];
	ld.param.b32	%r24424, [retval0+52];
	ld.param.b32	%r24425, [retval0+56];
	ld.param.b32	%r24426, [retval0+60];
	ld.param.b32	%r24427, [retval0+64];
	ld.param.b32	%r24428, [retval0+68];
	ld.param.b32	%r24429, [retval0+72];
	ld.param.b32	%r24430, [retval0+76];
	ld.param.b32	%r24431, [retval0+80];
	ld.param.b32	%r24432, [retval0+84];
	ld.param.b32	%r24433, [retval0+88];
	ld.param.b32	%r24434, [retval0+92];
	
	//{
	}// Callseq End 126
	// Callseq Start 127
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r2632;
	st.param.b32	[param0+4], %r2633;
	st.param.b32	[param0+8], %r2634;
	st.param.b32	[param0+12], %r2635;
	st.param.b32	[param0+16], %r2636;
	st.param.b32	[param0+20], %r2637;
	st.param.b32	[param0+24], %r2638;
	st.param.b32	[param0+28], %r2639;
	st.param.b32	[param0+32], %r2640;
	st.param.b32	[param0+36], %r2641;
	st.param.b32	[param0+40], %r2642;
	st.param.b32	[param0+44], %r2643;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r24435;
	st.param.b32	[param1+4], %r24436;
	st.param.b32	[param1+8], %r24437;
	st.param.b32	[param1+12], %r24438;
	st.param.b32	[param1+16], %r24439;
	st.param.b32	[param1+20], %r24440;
	st.param.b32	[param1+24], %r24441;
	st.param.b32	[param1+28], %r24442;
	st.param.b32	[param1+32], %r24443;
	st.param.b32	[param1+36], %r24444;
	st.param.b32	[param1+40], %r24445;
	st.param.b32	[param1+44], %r24446;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r2884, [retval0+0];
	ld.param.b32	%r2885, [retval0+4];
	ld.param.b32	%r2886, [retval0+8];
	ld.param.b32	%r2887, [retval0+12];
	ld.param.b32	%r2888, [retval0+16];
	ld.param.b32	%r2889, [retval0+20];
	ld.param.b32	%r2890, [retval0+24];
	ld.param.b32	%r2891, [retval0+28];
	ld.param.b32	%r2892, [retval0+32];
	ld.param.b32	%r2893, [retval0+36];
	ld.param.b32	%r2894, [retval0+40];
	ld.param.b32	%r2895, [retval0+44];
	
	//{
	}// Callseq End 127
	// Callseq Start 128
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r2656;
	st.param.b32	[param0+4], %r2657;
	st.param.b32	[param0+8], %r2658;
	st.param.b32	[param0+12], %r2659;
	st.param.b32	[param0+16], %r2660;
	st.param.b32	[param0+20], %r2661;
	st.param.b32	[param0+24], %r2662;
	st.param.b32	[param0+28], %r2663;
	st.param.b32	[param0+32], %r2664;
	st.param.b32	[param0+36], %r2665;
	st.param.b32	[param0+40], %r2666;
	st.param.b32	[param0+44], %r2667;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r24423;
	st.param.b32	[param1+4], %r24424;
	st.param.b32	[param1+8], %r24425;
	st.param.b32	[param1+12], %r24426;
	st.param.b32	[param1+16], %r24427;
	st.param.b32	[param1+20], %r24428;
	st.param.b32	[param1+24], %r24429;
	st.param.b32	[param1+28], %r24430;
	st.param.b32	[param1+32], %r24431;
	st.param.b32	[param1+36], %r24432;
	st.param.b32	[param1+40], %r24433;
	st.param.b32	[param1+44], %r24434;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r2908, [retval0+0];
	ld.param.b32	%r2909, [retval0+4];
	ld.param.b32	%r2910, [retval0+8];
	ld.param.b32	%r2911, [retval0+12];
	ld.param.b32	%r2912, [retval0+16];
	ld.param.b32	%r2913, [retval0+20];
	ld.param.b32	%r2914, [retval0+24];
	ld.param.b32	%r2915, [retval0+28];
	ld.param.b32	%r2916, [retval0+32];
	ld.param.b32	%r2917, [retval0+36];
	ld.param.b32	%r2918, [retval0+40];
	ld.param.b32	%r2919, [retval0+44];
	
	//{
	}// Callseq End 128
	mov.u32 	%r24417, %r24441;
	mov.u32 	%r24412, %r24436;
	mov.u32 	%r24419, %r24443;
	mov.u32 	%r24414, %r24438;
	mov.u32 	%r24421, %r24445;
	mov.u32 	%r24416, %r24440;
	mov.u32 	%r24411, %r24435;
	mov.u32 	%r24418, %r24442;
	mov.u32 	%r24413, %r24437;
	mov.u32 	%r24420, %r24444;
	mov.u32 	%r24415, %r24439;
	mov.u32 	%r24422, %r24446;
	// inline asm
	add.cc.u32 %r24411, %r24411, %r24423;
addc.cc.u32 %r24412, %r24412, %r24424;
addc.cc.u32 %r24413, %r24413, %r24425;
addc.cc.u32 %r24414, %r24414, %r24426;
addc.cc.u32 %r24415, %r24415, %r24427;
addc.cc.u32 %r24416, %r24416, %r24428;
addc.cc.u32 %r24417, %r24417, %r24429;
addc.cc.u32 %r24418, %r24418, %r24430;
addc.cc.u32 %r24419, %r24419, %r24431;
addc.cc.u32 %r24420, %r24420, %r24432;
addc.cc.u32 %r24421, %r24421, %r24433;
addc.u32 %r24422, %r24422, %r24434;

	// inline asm
	setp.gt.u32	%p1176, %r24422, 436277738;
	@%p1176 bra 	BB5_1075;

	setp.lt.u32	%p1177, %r24422, 436277738;
	@%p1177 bra 	BB5_1076;

	setp.gt.u32	%p1178, %r24421, 964683418;
	@%p1178 bra 	BB5_1075;

	setp.lt.u32	%p1179, %r24421, 964683418;
	@%p1179 bra 	BB5_1076;

	setp.gt.u32	%p1180, %r24420, 1260103606;
	@%p1180 bra 	BB5_1075;

	setp.lt.u32	%p1181, %r24420, 1260103606;
	@%p1181 bra 	BB5_1076;

	setp.gt.u32	%p1182, %r24419, 1129032919;
	@%p1182 bra 	BB5_1075;

	setp.lt.u32	%p1183, %r24419, 1129032919;
	@%p1183 bra 	BB5_1076;

	setp.gt.u32	%p1184, %r24418, 1685539716;
	@%p1184 bra 	BB5_1075;

	setp.lt.u32	%p1185, %r24418, 1685539716;
	@%p1185 bra 	BB5_1076;

	setp.gt.u32	%p1186, %r24417, -209382721;
	@%p1186 bra 	BB5_1075;

	setp.lt.u32	%p1187, %r24417, -209382721;
	@%p1187 bra 	BB5_1076;

	setp.gt.u32	%p1188, %r24416, 1731252896;
	@%p1188 bra 	BB5_1075;

	setp.lt.u32	%p1189, %r24416, 1731252896;
	@%p1189 bra 	BB5_1076;

	setp.gt.u32	%p1190, %r24415, -156174812;
	@%p1190 bra 	BB5_1075;

	setp.lt.u32	%p1191, %r24415, -156174812;
	@%p1191 bra 	BB5_1076;

	setp.gt.u32	%p1192, %r24414, 514588670;
	@%p1192 bra 	BB5_1075;

	setp.lt.u32	%p1193, %r24414, 514588670;
	@%p1193 bra 	BB5_1076;

	setp.gt.u32	%p1194, %r24413, -1319895041;
	@%p1194 bra 	BB5_1075;

	setp.lt.u32	%p1195, %r24413, -1319895041;
	@%p1195 bra 	BB5_1076;

	setp.gt.u32	%p1196, %r24412, -1174470657;
	@%p1196 bra 	BB5_1075;

	setp.lt.u32	%p1197, %r24412, -1174470657;
	setp.lt.u32	%p1198, %r24411, -21845;
	or.pred  	%p1199, %p1197, %p1198;
	@%p1199 bra 	BB5_1076;

BB5_1075:
	mov.u32 	%r24483, -21845;
	mov.u32 	%r24484, -1174470657;
	mov.u32 	%r24485, -1319895041;
	mov.u32 	%r24486, 514588670;
	mov.u32 	%r24487, -156174812;
	mov.u32 	%r24488, 1731252896;
	mov.u32 	%r24489, -209382721;
	mov.u32 	%r24490, 1685539716;
	mov.u32 	%r24491, 1129032919;
	mov.u32 	%r24492, 1260103606;
	mov.u32 	%r24493, 964683418;
	mov.u32 	%r24494, 436277738;
	// inline asm
	sub.cc.u32 %r24411, %r24411, %r24483;
subc.cc.u32 %r24412, %r24412, %r24484;
subc.cc.u32 %r24413, %r24413, %r24485;
subc.cc.u32 %r24414, %r24414, %r24486;
subc.cc.u32 %r24415, %r24415, %r24487;
subc.cc.u32 %r24416, %r24416, %r24488;
subc.cc.u32 %r24417, %r24417, %r24489;
subc.cc.u32 %r24418, %r24418, %r24490;
subc.cc.u32 %r24419, %r24419, %r24491;
subc.cc.u32 %r24420, %r24420, %r24492;
subc.cc.u32 %r24421, %r24421, %r24493;
subc.u32 %r24422, %r24422, %r24494;

	// inline asm

BB5_1076:
	mov.u32 	%r24508, %r2657;
	mov.u32 	%r24515, %r2664;
	mov.u32 	%r24510, %r2659;
	mov.u32 	%r24517, %r2666;
	mov.u32 	%r24512, %r2661;
	mov.u32 	%r24507, %r2656;
	mov.u32 	%r24514, %r2663;
	mov.u32 	%r24509, %r2658;
	mov.u32 	%r24516, %r2665;
	mov.u32 	%r24511, %r2660;
	mov.u32 	%r24518, %r2667;
	mov.u32 	%r24513, %r2662;
	// inline asm
	add.cc.u32 %r24507, %r24507, %r2632;
addc.cc.u32 %r24508, %r24508, %r2633;
addc.cc.u32 %r24509, %r24509, %r2634;
addc.cc.u32 %r24510, %r24510, %r2635;
addc.cc.u32 %r24511, %r24511, %r2636;
addc.cc.u32 %r24512, %r24512, %r2637;
addc.cc.u32 %r24513, %r24513, %r2638;
addc.cc.u32 %r24514, %r24514, %r2639;
addc.cc.u32 %r24515, %r24515, %r2640;
addc.cc.u32 %r24516, %r24516, %r2641;
addc.cc.u32 %r24517, %r24517, %r2642;
addc.u32 %r24518, %r24518, %r2643;

	// inline asm
	setp.gt.u32	%p1200, %r24518, 436277738;
	@%p1200 bra 	BB5_1098;

	setp.lt.u32	%p1201, %r24518, 436277738;
	@%p1201 bra 	BB5_1099;

	setp.gt.u32	%p1202, %r24517, 964683418;
	@%p1202 bra 	BB5_1098;

	setp.lt.u32	%p1203, %r24517, 964683418;
	@%p1203 bra 	BB5_1099;

	setp.gt.u32	%p1204, %r24516, 1260103606;
	@%p1204 bra 	BB5_1098;

	setp.lt.u32	%p1205, %r24516, 1260103606;
	@%p1205 bra 	BB5_1099;

	setp.gt.u32	%p1206, %r24515, 1129032919;
	@%p1206 bra 	BB5_1098;

	setp.lt.u32	%p1207, %r24515, 1129032919;
	@%p1207 bra 	BB5_1099;

	setp.gt.u32	%p1208, %r24514, 1685539716;
	@%p1208 bra 	BB5_1098;

	setp.lt.u32	%p1209, %r24514, 1685539716;
	@%p1209 bra 	BB5_1099;

	setp.gt.u32	%p1210, %r24513, -209382721;
	@%p1210 bra 	BB5_1098;

	setp.lt.u32	%p1211, %r24513, -209382721;
	@%p1211 bra 	BB5_1099;

	setp.gt.u32	%p1212, %r24512, 1731252896;
	@%p1212 bra 	BB5_1098;

	setp.lt.u32	%p1213, %r24512, 1731252896;
	@%p1213 bra 	BB5_1099;

	setp.gt.u32	%p1214, %r24511, -156174812;
	@%p1214 bra 	BB5_1098;

	setp.lt.u32	%p1215, %r24511, -156174812;
	@%p1215 bra 	BB5_1099;

	setp.gt.u32	%p1216, %r24510, 514588670;
	@%p1216 bra 	BB5_1098;

	setp.lt.u32	%p1217, %r24510, 514588670;
	@%p1217 bra 	BB5_1099;

	setp.gt.u32	%p1218, %r24509, -1319895041;
	@%p1218 bra 	BB5_1098;

	setp.lt.u32	%p1219, %r24509, -1319895041;
	@%p1219 bra 	BB5_1099;

	setp.gt.u32	%p1220, %r24508, -1174470657;
	@%p1220 bra 	BB5_1098;

	setp.lt.u32	%p1221, %r24508, -1174470657;
	setp.lt.u32	%p1222, %r24507, -21845;
	or.pred  	%p1223, %p1221, %p1222;
	@%p1223 bra 	BB5_1099;

BB5_1098:
	mov.u32 	%r24555, -21845;
	mov.u32 	%r24556, -1174470657;
	mov.u32 	%r24557, -1319895041;
	mov.u32 	%r24558, 514588670;
	mov.u32 	%r24559, -156174812;
	mov.u32 	%r24560, 1731252896;
	mov.u32 	%r24561, -209382721;
	mov.u32 	%r24562, 1685539716;
	mov.u32 	%r24563, 1129032919;
	mov.u32 	%r24564, 1260103606;
	mov.u32 	%r24565, 964683418;
	mov.u32 	%r24566, 436277738;
	// inline asm
	sub.cc.u32 %r24507, %r24507, %r24555;
subc.cc.u32 %r24508, %r24508, %r24556;
subc.cc.u32 %r24509, %r24509, %r24557;
subc.cc.u32 %r24510, %r24510, %r24558;
subc.cc.u32 %r24511, %r24511, %r24559;
subc.cc.u32 %r24512, %r24512, %r24560;
subc.cc.u32 %r24513, %r24513, %r24561;
subc.cc.u32 %r24514, %r24514, %r24562;
subc.cc.u32 %r24515, %r24515, %r24563;
subc.cc.u32 %r24516, %r24516, %r24564;
subc.cc.u32 %r24517, %r24517, %r24565;
subc.u32 %r24518, %r24518, %r24566;

	// inline asm

BB5_1099:
	// Callseq Start 129
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r24507;
	st.param.b32	[param0+4], %r24508;
	st.param.b32	[param0+8], %r24509;
	st.param.b32	[param0+12], %r24510;
	st.param.b32	[param0+16], %r24511;
	st.param.b32	[param0+20], %r24512;
	st.param.b32	[param0+24], %r24513;
	st.param.b32	[param0+28], %r24514;
	st.param.b32	[param0+32], %r24515;
	st.param.b32	[param0+36], %r24516;
	st.param.b32	[param0+40], %r24517;
	st.param.b32	[param0+44], %r24518;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r24411;
	st.param.b32	[param1+4], %r24412;
	st.param.b32	[param1+8], %r24413;
	st.param.b32	[param1+12], %r24414;
	st.param.b32	[param1+16], %r24415;
	st.param.b32	[param1+20], %r24416;
	st.param.b32	[param1+24], %r24417;
	st.param.b32	[param1+28], %r24418;
	st.param.b32	[param1+32], %r24419;
	st.param.b32	[param1+36], %r24420;
	st.param.b32	[param1+40], %r24421;
	st.param.b32	[param1+44], %r24422;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r24603, [retval0+0];
	ld.param.b32	%r24604, [retval0+4];
	ld.param.b32	%r24605, [retval0+8];
	ld.param.b32	%r24606, [retval0+12];
	ld.param.b32	%r24607, [retval0+16];
	ld.param.b32	%r24608, [retval0+20];
	ld.param.b32	%r24609, [retval0+24];
	ld.param.b32	%r24610, [retval0+28];
	ld.param.b32	%r24611, [retval0+32];
	ld.param.b32	%r24612, [retval0+36];
	ld.param.b32	%r24613, [retval0+40];
	ld.param.b32	%r24614, [retval0+44];
	
	//{
	}// Callseq End 129
	mov.u32 	%r48162, %r24604;
	mov.u32 	%r48155, %r24611;
	mov.u32 	%r48160, %r24606;
	mov.u32 	%r48153, %r24613;
	mov.u32 	%r48158, %r24608;
	mov.u32 	%r48163, %r24603;
	mov.u32 	%r48156, %r24610;
	mov.u32 	%r48161, %r24605;
	mov.u32 	%r48154, %r24612;
	mov.u32 	%r48159, %r24607;
	mov.u32 	%r48152, %r24614;
	mov.u32 	%r48157, %r24609;
	// inline asm
	sub.cc.u32 %r48163, %r48163, %r2884;
subc.cc.u32 %r48162, %r48162, %r2885;
subc.cc.u32 %r48161, %r48161, %r2886;
subc.cc.u32 %r48160, %r48160, %r2887;
subc.cc.u32 %r48159, %r48159, %r2888;
subc.cc.u32 %r48158, %r48158, %r2889;
subc.cc.u32 %r48157, %r48157, %r2890;
subc.cc.u32 %r48156, %r48156, %r2891;
subc.cc.u32 %r48155, %r48155, %r2892;
subc.cc.u32 %r48154, %r48154, %r2893;
subc.cc.u32 %r48153, %r48153, %r2894;
subc.u32 %r48152, %r48152, %r2895;

	// inline asm
	setp.gt.u32	%p1224, %r24614, %r2895;
	@%p1224 bra 	BB5_1122;

	setp.lt.u32	%p1225, %r24614, %r2895;
	@%p1225 bra 	BB5_1121;

	setp.gt.u32	%p1226, %r24613, %r2894;
	@%p1226 bra 	BB5_1122;

	setp.lt.u32	%p1227, %r24613, %r2894;
	@%p1227 bra 	BB5_1121;

	setp.gt.u32	%p1228, %r24612, %r2893;
	@%p1228 bra 	BB5_1122;

	setp.lt.u32	%p1229, %r24612, %r2893;
	@%p1229 bra 	BB5_1121;

	setp.gt.u32	%p1230, %r24611, %r2892;
	@%p1230 bra 	BB5_1122;

	setp.lt.u32	%p1231, %r24611, %r2892;
	@%p1231 bra 	BB5_1121;

	setp.gt.u32	%p1232, %r24610, %r2891;
	@%p1232 bra 	BB5_1122;

	setp.lt.u32	%p1233, %r24610, %r2891;
	@%p1233 bra 	BB5_1121;

	setp.gt.u32	%p1234, %r24609, %r2890;
	@%p1234 bra 	BB5_1122;

	setp.lt.u32	%p1235, %r24609, %r2890;
	@%p1235 bra 	BB5_1121;

	setp.gt.u32	%p1236, %r24608, %r2889;
	@%p1236 bra 	BB5_1122;

	setp.lt.u32	%p1237, %r24608, %r2889;
	@%p1237 bra 	BB5_1121;

	setp.gt.u32	%p1238, %r24607, %r2888;
	@%p1238 bra 	BB5_1122;

	setp.lt.u32	%p1239, %r24607, %r2888;
	@%p1239 bra 	BB5_1121;

	setp.gt.u32	%p1240, %r24606, %r2887;
	@%p1240 bra 	BB5_1122;

	setp.lt.u32	%p1241, %r24606, %r2887;
	@%p1241 bra 	BB5_1121;

	setp.gt.u32	%p1242, %r24605, %r2886;
	@%p1242 bra 	BB5_1122;

	setp.lt.u32	%p1243, %r24605, %r2886;
	@%p1243 bra 	BB5_1121;

	setp.gt.u32	%p1244, %r24604, %r2885;
	@%p1244 bra 	BB5_1122;

	setp.ge.u32	%p1245, %r24604, %r2885;
	setp.ge.u32	%p1246, %r24603, %r2884;
	and.pred  	%p1247, %p1245, %p1246;
	@%p1247 bra 	BB5_1122;

BB5_1121:
	mov.u32 	%r24627, -21845;
	mov.u32 	%r24628, -1174470657;
	mov.u32 	%r24629, -1319895041;
	mov.u32 	%r24630, 514588670;
	mov.u32 	%r24631, -156174812;
	mov.u32 	%r24632, 1731252896;
	mov.u32 	%r24633, -209382721;
	mov.u32 	%r24634, 1685539716;
	mov.u32 	%r24635, 1129032919;
	mov.u32 	%r24636, 1260103606;
	mov.u32 	%r24637, 964683418;
	mov.u32 	%r24638, 436277738;
	// inline asm
	add.cc.u32 %r48163, %r48163, %r24627;
addc.cc.u32 %r48162, %r48162, %r24628;
addc.cc.u32 %r48161, %r48161, %r24629;
addc.cc.u32 %r48160, %r48160, %r24630;
addc.cc.u32 %r48159, %r48159, %r24631;
addc.cc.u32 %r48158, %r48158, %r24632;
addc.cc.u32 %r48157, %r48157, %r24633;
addc.cc.u32 %r48156, %r48156, %r24634;
addc.cc.u32 %r48155, %r48155, %r24635;
addc.cc.u32 %r48154, %r48154, %r24636;
addc.cc.u32 %r48153, %r48153, %r24637;
addc.u32 %r48152, %r48152, %r24638;

	// inline asm

BB5_1122:
	mov.u32 	%r24654, %r48160;
	mov.u32 	%r24659, %r48155;
	mov.u32 	%r24652, %r48162;
	mov.u32 	%r24657, %r48157;
	mov.u32 	%r24662, %r48152;
	mov.u32 	%r24655, %r48159;
	mov.u32 	%r24660, %r48154;
	mov.u32 	%r24653, %r48161;
	mov.u32 	%r24658, %r48156;
	mov.u32 	%r24651, %r48163;
	mov.u32 	%r24656, %r48158;
	mov.u32 	%r24661, %r48153;
	// inline asm
	sub.cc.u32 %r24651, %r24651, %r2908;
subc.cc.u32 %r24652, %r24652, %r2909;
subc.cc.u32 %r24653, %r24653, %r2910;
subc.cc.u32 %r24654, %r24654, %r2911;
subc.cc.u32 %r24655, %r24655, %r2912;
subc.cc.u32 %r24656, %r24656, %r2913;
subc.cc.u32 %r24657, %r24657, %r2914;
subc.cc.u32 %r24658, %r24658, %r2915;
subc.cc.u32 %r24659, %r24659, %r2916;
subc.cc.u32 %r24660, %r24660, %r2917;
subc.cc.u32 %r24661, %r24661, %r2918;
subc.u32 %r24662, %r24662, %r2919;

	// inline asm
	setp.gt.u32	%p1248, %r48152, %r2919;
	@%p1248 bra 	BB5_1145;

	setp.lt.u32	%p1249, %r48152, %r2919;
	@%p1249 bra 	BB5_1144;

	setp.gt.u32	%p1250, %r48153, %r2918;
	@%p1250 bra 	BB5_1145;

	setp.lt.u32	%p1251, %r48153, %r2918;
	@%p1251 bra 	BB5_1144;

	setp.gt.u32	%p1252, %r48154, %r2917;
	@%p1252 bra 	BB5_1145;

	setp.lt.u32	%p1253, %r48154, %r2917;
	@%p1253 bra 	BB5_1144;

	setp.gt.u32	%p1254, %r48155, %r2916;
	@%p1254 bra 	BB5_1145;

	setp.lt.u32	%p1255, %r48155, %r2916;
	@%p1255 bra 	BB5_1144;

	setp.gt.u32	%p1256, %r48156, %r2915;
	@%p1256 bra 	BB5_1145;

	setp.lt.u32	%p1257, %r48156, %r2915;
	@%p1257 bra 	BB5_1144;

	setp.gt.u32	%p1258, %r48157, %r2914;
	@%p1258 bra 	BB5_1145;

	setp.lt.u32	%p1259, %r48157, %r2914;
	@%p1259 bra 	BB5_1144;

	setp.gt.u32	%p1260, %r48158, %r2913;
	@%p1260 bra 	BB5_1145;

	setp.lt.u32	%p1261, %r48158, %r2913;
	@%p1261 bra 	BB5_1144;

	setp.gt.u32	%p1262, %r48159, %r2912;
	@%p1262 bra 	BB5_1145;

	setp.lt.u32	%p1263, %r48159, %r2912;
	@%p1263 bra 	BB5_1144;

	setp.gt.u32	%p1264, %r48160, %r2911;
	@%p1264 bra 	BB5_1145;

	setp.lt.u32	%p1265, %r48160, %r2911;
	@%p1265 bra 	BB5_1144;

	setp.gt.u32	%p1266, %r48161, %r2910;
	@%p1266 bra 	BB5_1145;

	setp.lt.u32	%p1267, %r48161, %r2910;
	@%p1267 bra 	BB5_1144;

	setp.gt.u32	%p1268, %r48162, %r2909;
	@%p1268 bra 	BB5_1145;

	setp.ge.u32	%p1269, %r48162, %r2909;
	setp.ge.u32	%p1270, %r48163, %r2908;
	and.pred  	%p1271, %p1269, %p1270;
	@%p1271 bra 	BB5_1145;

BB5_1144:
	mov.u32 	%r24699, -21845;
	mov.u32 	%r24700, -1174470657;
	mov.u32 	%r24701, -1319895041;
	mov.u32 	%r24702, 514588670;
	mov.u32 	%r24703, -156174812;
	mov.u32 	%r24704, 1731252896;
	mov.u32 	%r24705, -209382721;
	mov.u32 	%r24706, 1685539716;
	mov.u32 	%r24707, 1129032919;
	mov.u32 	%r24708, 1260103606;
	mov.u32 	%r24709, 964683418;
	mov.u32 	%r24710, 436277738;
	// inline asm
	add.cc.u32 %r24651, %r24651, %r24699;
addc.cc.u32 %r24652, %r24652, %r24700;
addc.cc.u32 %r24653, %r24653, %r24701;
addc.cc.u32 %r24654, %r24654, %r24702;
addc.cc.u32 %r24655, %r24655, %r24703;
addc.cc.u32 %r24656, %r24656, %r24704;
addc.cc.u32 %r24657, %r24657, %r24705;
addc.cc.u32 %r24658, %r24658, %r24706;
addc.cc.u32 %r24659, %r24659, %r24707;
addc.cc.u32 %r24660, %r24660, %r24708;
addc.cc.u32 %r24661, %r24661, %r24709;
addc.u32 %r24662, %r24662, %r24710;

	// inline asm

BB5_1145:
	mov.u32 	%r48177, %r2894;
	mov.u32 	%r48182, %r2889;
	mov.u32 	%r48187, %r2884;
	mov.u32 	%r48180, %r2891;
	mov.u32 	%r48185, %r2886;
	mov.u32 	%r48178, %r2893;
	mov.u32 	%r48183, %r2888;
	mov.u32 	%r48176, %r2895;
	mov.u32 	%r48181, %r2890;
	mov.u32 	%r48186, %r2885;
	mov.u32 	%r48179, %r2892;
	mov.u32 	%r48184, %r2887;
	// inline asm
	sub.cc.u32 %r48187, %r48187, %r2908;
subc.cc.u32 %r48186, %r48186, %r2909;
subc.cc.u32 %r48185, %r48185, %r2910;
subc.cc.u32 %r48184, %r48184, %r2911;
subc.cc.u32 %r48183, %r48183, %r2912;
subc.cc.u32 %r48182, %r48182, %r2913;
subc.cc.u32 %r48181, %r48181, %r2914;
subc.cc.u32 %r48180, %r48180, %r2915;
subc.cc.u32 %r48179, %r48179, %r2916;
subc.cc.u32 %r48178, %r48178, %r2917;
subc.cc.u32 %r48177, %r48177, %r2918;
subc.u32 %r48176, %r48176, %r2919;

	// inline asm
	setp.gt.u32	%p1272, %r2895, %r2919;
	@%p1272 bra 	BB5_1168;

	setp.lt.u32	%p1273, %r2895, %r2919;
	@%p1273 bra 	BB5_1167;

	setp.gt.u32	%p1274, %r2894, %r2918;
	@%p1274 bra 	BB5_1168;

	setp.lt.u32	%p1275, %r2894, %r2918;
	@%p1275 bra 	BB5_1167;

	setp.gt.u32	%p1276, %r2893, %r2917;
	@%p1276 bra 	BB5_1168;

	setp.lt.u32	%p1277, %r2893, %r2917;
	@%p1277 bra 	BB5_1167;

	setp.gt.u32	%p1278, %r2892, %r2916;
	@%p1278 bra 	BB5_1168;

	setp.lt.u32	%p1279, %r2892, %r2916;
	@%p1279 bra 	BB5_1167;

	setp.gt.u32	%p1280, %r2891, %r2915;
	@%p1280 bra 	BB5_1168;

	setp.lt.u32	%p1281, %r2891, %r2915;
	@%p1281 bra 	BB5_1167;

	setp.gt.u32	%p1282, %r2890, %r2914;
	@%p1282 bra 	BB5_1168;

	setp.lt.u32	%p1283, %r2890, %r2914;
	@%p1283 bra 	BB5_1167;

	setp.gt.u32	%p1284, %r2889, %r2913;
	@%p1284 bra 	BB5_1168;

	setp.lt.u32	%p1285, %r2889, %r2913;
	@%p1285 bra 	BB5_1167;

	setp.gt.u32	%p1286, %r2888, %r2912;
	@%p1286 bra 	BB5_1168;

	setp.lt.u32	%p1287, %r2888, %r2912;
	@%p1287 bra 	BB5_1167;

	setp.gt.u32	%p1288, %r2887, %r2911;
	@%p1288 bra 	BB5_1168;

	setp.lt.u32	%p1289, %r2887, %r2911;
	@%p1289 bra 	BB5_1167;

	setp.gt.u32	%p1290, %r2886, %r2910;
	@%p1290 bra 	BB5_1168;

	setp.lt.u32	%p1291, %r2886, %r2910;
	@%p1291 bra 	BB5_1167;

	setp.gt.u32	%p1292, %r2885, %r2909;
	@%p1292 bra 	BB5_1168;

	setp.ge.u32	%p1293, %r2885, %r2909;
	setp.ge.u32	%p1294, %r2884, %r2908;
	and.pred  	%p1295, %p1293, %p1294;
	@%p1295 bra 	BB5_1168;

BB5_1167:
	mov.u32 	%r24771, -21845;
	mov.u32 	%r24772, -1174470657;
	mov.u32 	%r24773, -1319895041;
	mov.u32 	%r24774, 514588670;
	mov.u32 	%r24775, -156174812;
	mov.u32 	%r24776, 1731252896;
	mov.u32 	%r24777, -209382721;
	mov.u32 	%r24778, 1685539716;
	mov.u32 	%r24779, 1129032919;
	mov.u32 	%r24780, 1260103606;
	mov.u32 	%r24781, 964683418;
	mov.u32 	%r24782, 436277738;
	// inline asm
	add.cc.u32 %r48187, %r48187, %r24771;
addc.cc.u32 %r48186, %r48186, %r24772;
addc.cc.u32 %r48185, %r48185, %r24773;
addc.cc.u32 %r48184, %r48184, %r24774;
addc.cc.u32 %r48183, %r48183, %r24775;
addc.cc.u32 %r48182, %r48182, %r24776;
addc.cc.u32 %r48181, %r48181, %r24777;
addc.cc.u32 %r48180, %r48180, %r24778;
addc.cc.u32 %r48179, %r48179, %r24779;
addc.cc.u32 %r48178, %r48178, %r24780;
addc.cc.u32 %r48177, %r48177, %r24781;
addc.u32 %r48176, %r48176, %r24782;

	// inline asm

BB5_1168:
	// Callseq Start 130
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r47791;
	st.param.b32	[param0+4], %r47790;
	st.param.b32	[param0+8], %r47789;
	st.param.b32	[param0+12], %r47788;
	st.param.b32	[param0+16], %r47787;
	st.param.b32	[param0+20], %r47786;
	st.param.b32	[param0+24], %r47785;
	st.param.b32	[param0+28], %r47784;
	st.param.b32	[param0+32], %r47783;
	st.param.b32	[param0+36], %r47782;
	st.param.b32	[param0+40], %r47781;
	st.param.b32	[param0+44], %r47780;
	st.param.b32	[param0+48], %r47779;
	st.param.b32	[param0+52], %r47778;
	st.param.b32	[param0+56], %r47777;
	st.param.b32	[param0+60], %r47776;
	st.param.b32	[param0+64], %r47775;
	st.param.b32	[param0+68], %r47774;
	st.param.b32	[param0+72], %r47773;
	st.param.b32	[param0+76], %r47772;
	st.param.b32	[param0+80], %r47771;
	st.param.b32	[param0+84], %r47770;
	st.param.b32	[param0+88], %r47769;
	st.param.b32	[param0+92], %r47768;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r48440;
	st.param.b32	[param1+4], %r48441;
	st.param.b32	[param1+8], %r48442;
	st.param.b32	[param1+12], %r48443;
	st.param.b32	[param1+16], %r48444;
	st.param.b32	[param1+20], %r48445;
	st.param.b32	[param1+24], %r48446;
	st.param.b32	[param1+28], %r48447;
	st.param.b32	[param1+32], %r48448;
	st.param.b32	[param1+36], %r48449;
	st.param.b32	[param1+40], %r48450;
	st.param.b32	[param1+44], %r48451;
	st.param.b32	[param1+48], %r23561;
	st.param.b32	[param1+52], %r23562;
	st.param.b32	[param1+56], %r23563;
	st.param.b32	[param1+60], %r23564;
	st.param.b32	[param1+64], %r23565;
	st.param.b32	[param1+68], %r23566;
	st.param.b32	[param1+72], %r23567;
	st.param.b32	[param1+76], %r23568;
	st.param.b32	[param1+80], %r23569;
	st.param.b32	[param1+84], %r23570;
	st.param.b32	[param1+88], %r23571;
	st.param.b32	[param1+92], %r23572;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r24831, [retval0+0];
	ld.param.b32	%r24832, [retval0+4];
	ld.param.b32	%r24833, [retval0+8];
	ld.param.b32	%r24834, [retval0+12];
	ld.param.b32	%r24835, [retval0+16];
	ld.param.b32	%r24836, [retval0+20];
	ld.param.b32	%r24837, [retval0+24];
	ld.param.b32	%r24838, [retval0+28];
	ld.param.b32	%r24839, [retval0+32];
	ld.param.b32	%r24840, [retval0+36];
	ld.param.b32	%r24841, [retval0+40];
	ld.param.b32	%r24842, [retval0+44];
	ld.param.b32	%r24843, [retval0+48];
	ld.param.b32	%r24844, [retval0+52];
	ld.param.b32	%r24845, [retval0+56];
	ld.param.b32	%r24846, [retval0+60];
	ld.param.b32	%r24847, [retval0+64];
	ld.param.b32	%r24848, [retval0+68];
	ld.param.b32	%r24849, [retval0+72];
	ld.param.b32	%r24850, [retval0+76];
	ld.param.b32	%r24851, [retval0+80];
	ld.param.b32	%r24852, [retval0+84];
	ld.param.b32	%r24853, [retval0+88];
	ld.param.b32	%r24854, [retval0+92];
	
	//{
	}// Callseq End 130
	// Callseq Start 131
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r24831;
	st.param.b32	[param0+4], %r24832;
	st.param.b32	[param0+8], %r24833;
	st.param.b32	[param0+12], %r24834;
	st.param.b32	[param0+16], %r24835;
	st.param.b32	[param0+20], %r24836;
	st.param.b32	[param0+24], %r24837;
	st.param.b32	[param0+28], %r24838;
	st.param.b32	[param0+32], %r24839;
	st.param.b32	[param0+36], %r24840;
	st.param.b32	[param0+40], %r24841;
	st.param.b32	[param0+44], %r24842;
	st.param.b32	[param0+48], %r24843;
	st.param.b32	[param0+52], %r24844;
	st.param.b32	[param0+56], %r24845;
	st.param.b32	[param0+60], %r24846;
	st.param.b32	[param0+64], %r24847;
	st.param.b32	[param0+68], %r24848;
	st.param.b32	[param0+72], %r24849;
	st.param.b32	[param0+76], %r24850;
	st.param.b32	[param0+80], %r24851;
	st.param.b32	[param0+84], %r24852;
	st.param.b32	[param0+88], %r24853;
	st.param.b32	[param0+92], %r24854;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_double, 
	(
	param0
	);
	ld.param.b32	%r3148, [retval0+0];
	ld.param.b32	%r3149, [retval0+4];
	ld.param.b32	%r3150, [retval0+8];
	ld.param.b32	%r3151, [retval0+12];
	ld.param.b32	%r3152, [retval0+16];
	ld.param.b32	%r3153, [retval0+20];
	ld.param.b32	%r3154, [retval0+24];
	ld.param.b32	%r3155, [retval0+28];
	ld.param.b32	%r3156, [retval0+32];
	ld.param.b32	%r3157, [retval0+36];
	ld.param.b32	%r3158, [retval0+40];
	ld.param.b32	%r3159, [retval0+44];
	ld.param.b32	%r3160, [retval0+48];
	ld.param.b32	%r3161, [retval0+52];
	ld.param.b32	%r3162, [retval0+56];
	ld.param.b32	%r3163, [retval0+60];
	ld.param.b32	%r3164, [retval0+64];
	ld.param.b32	%r3165, [retval0+68];
	ld.param.b32	%r3166, [retval0+72];
	ld.param.b32	%r3167, [retval0+76];
	ld.param.b32	%r3168, [retval0+80];
	ld.param.b32	%r3169, [retval0+84];
	ld.param.b32	%r3170, [retval0+88];
	ld.param.b32	%r3171, [retval0+92];
	
	//{
	}// Callseq End 131
	// Callseq Start 132
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r47911;
	st.param.b32	[param0+4], %r47910;
	st.param.b32	[param0+8], %r47909;
	st.param.b32	[param0+12], %r47908;
	st.param.b32	[param0+16], %r47907;
	st.param.b32	[param0+20], %r47906;
	st.param.b32	[param0+24], %r47905;
	st.param.b32	[param0+28], %r47904;
	st.param.b32	[param0+32], %r47903;
	st.param.b32	[param0+36], %r22950;
	st.param.b32	[param0+40], %r22951;
	st.param.b32	[param0+44], %r22952;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r24435;
	st.param.b32	[param1+4], %r24436;
	st.param.b32	[param1+8], %r24437;
	st.param.b32	[param1+12], %r24438;
	st.param.b32	[param1+16], %r24439;
	st.param.b32	[param1+20], %r24440;
	st.param.b32	[param1+24], %r24441;
	st.param.b32	[param1+28], %r24442;
	st.param.b32	[param1+32], %r24443;
	st.param.b32	[param1+36], %r24444;
	st.param.b32	[param1+40], %r24445;
	st.param.b32	[param1+44], %r24446;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r3172, [retval0+0];
	ld.param.b32	%r3173, [retval0+4];
	ld.param.b32	%r3174, [retval0+8];
	ld.param.b32	%r3175, [retval0+12];
	ld.param.b32	%r3176, [retval0+16];
	ld.param.b32	%r3177, [retval0+20];
	ld.param.b32	%r3178, [retval0+24];
	ld.param.b32	%r3179, [retval0+28];
	ld.param.b32	%r3180, [retval0+32];
	ld.param.b32	%r3181, [retval0+36];
	ld.param.b32	%r3182, [retval0+40];
	ld.param.b32	%r3183, [retval0+44];
	
	//{
	}// Callseq End 132
	// Callseq Start 133
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r24795;
	st.param.b32	[param0+4], %r24796;
	st.param.b32	[param0+8], %r24797;
	st.param.b32	[param0+12], %r24798;
	st.param.b32	[param0+16], %r24799;
	st.param.b32	[param0+20], %r24800;
	st.param.b32	[param0+24], %r24801;
	st.param.b32	[param0+28], %r24802;
	st.param.b32	[param0+32], %r24803;
	st.param.b32	[param0+36], %r24804;
	st.param.b32	[param0+40], %r24805;
	st.param.b32	[param0+44], %r24806;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r24423;
	st.param.b32	[param1+4], %r24424;
	st.param.b32	[param1+8], %r24425;
	st.param.b32	[param1+12], %r24426;
	st.param.b32	[param1+16], %r24427;
	st.param.b32	[param1+20], %r24428;
	st.param.b32	[param1+24], %r24429;
	st.param.b32	[param1+28], %r24430;
	st.param.b32	[param1+32], %r24431;
	st.param.b32	[param1+36], %r24432;
	st.param.b32	[param1+40], %r24433;
	st.param.b32	[param1+44], %r24434;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r3184, [retval0+0];
	ld.param.b32	%r3185, [retval0+4];
	ld.param.b32	%r3186, [retval0+8];
	ld.param.b32	%r3187, [retval0+12];
	ld.param.b32	%r3188, [retval0+16];
	ld.param.b32	%r3189, [retval0+20];
	ld.param.b32	%r3190, [retval0+24];
	ld.param.b32	%r3191, [retval0+28];
	ld.param.b32	%r3192, [retval0+32];
	ld.param.b32	%r3193, [retval0+36];
	ld.param.b32	%r3194, [retval0+40];
	ld.param.b32	%r3195, [retval0+44];
	
	//{
	}// Callseq End 133
	// inline asm
	add.cc.u32 %r24795, %r24795, %r47911;
addc.cc.u32 %r24796, %r24796, %r47910;
addc.cc.u32 %r24797, %r24797, %r47909;
addc.cc.u32 %r24798, %r24798, %r47908;
addc.cc.u32 %r24799, %r24799, %r47907;
addc.cc.u32 %r24800, %r24800, %r47906;
addc.cc.u32 %r24801, %r24801, %r47905;
addc.cc.u32 %r24802, %r24802, %r47904;
addc.cc.u32 %r24803, %r24803, %r47903;
addc.cc.u32 %r24804, %r24804, %r22950;
addc.cc.u32 %r24805, %r24805, %r22951;
addc.u32 %r24806, %r24806, %r22952;

	// inline asm
	setp.gt.u32	%p1296, %r24806, 436277738;
	@%p1296 bra 	BB5_1190;

	setp.lt.u32	%p1297, %r24806, 436277738;
	@%p1297 bra 	BB5_1191;

	setp.gt.u32	%p1298, %r24805, 964683418;
	@%p1298 bra 	BB5_1190;

	setp.lt.u32	%p1299, %r24805, 964683418;
	@%p1299 bra 	BB5_1191;

	setp.gt.u32	%p1300, %r24804, 1260103606;
	@%p1300 bra 	BB5_1190;

	setp.lt.u32	%p1301, %r24804, 1260103606;
	@%p1301 bra 	BB5_1191;

	setp.gt.u32	%p1302, %r24803, 1129032919;
	@%p1302 bra 	BB5_1190;

	setp.lt.u32	%p1303, %r24803, 1129032919;
	@%p1303 bra 	BB5_1191;

	setp.gt.u32	%p1304, %r24802, 1685539716;
	@%p1304 bra 	BB5_1190;

	setp.lt.u32	%p1305, %r24802, 1685539716;
	@%p1305 bra 	BB5_1191;

	setp.gt.u32	%p1306, %r24801, -209382721;
	@%p1306 bra 	BB5_1190;

	setp.lt.u32	%p1307, %r24801, -209382721;
	@%p1307 bra 	BB5_1191;

	setp.gt.u32	%p1308, %r24800, 1731252896;
	@%p1308 bra 	BB5_1190;

	setp.lt.u32	%p1309, %r24800, 1731252896;
	@%p1309 bra 	BB5_1191;

	setp.gt.u32	%p1310, %r24799, -156174812;
	@%p1310 bra 	BB5_1190;

	setp.lt.u32	%p1311, %r24799, -156174812;
	@%p1311 bra 	BB5_1191;

	setp.gt.u32	%p1312, %r24798, 514588670;
	@%p1312 bra 	BB5_1190;

	setp.lt.u32	%p1313, %r24798, 514588670;
	@%p1313 bra 	BB5_1191;

	setp.gt.u32	%p1314, %r24797, -1319895041;
	@%p1314 bra 	BB5_1190;

	setp.lt.u32	%p1315, %r24797, -1319895041;
	@%p1315 bra 	BB5_1191;

	setp.gt.u32	%p1316, %r24796, -1174470657;
	@%p1316 bra 	BB5_1190;

	setp.lt.u32	%p1317, %r24796, -1174470657;
	setp.lt.u32	%p1318, %r24795, -21845;
	or.pred  	%p1319, %p1317, %p1318;
	@%p1319 bra 	BB5_1191;

BB5_1190:
	mov.u32 	%r24867, -21845;
	mov.u32 	%r24868, -1174470657;
	mov.u32 	%r24869, -1319895041;
	mov.u32 	%r24870, 514588670;
	mov.u32 	%r24871, -156174812;
	mov.u32 	%r24872, 1731252896;
	mov.u32 	%r24873, -209382721;
	mov.u32 	%r24874, 1685539716;
	mov.u32 	%r24875, 1129032919;
	mov.u32 	%r24876, 1260103606;
	mov.u32 	%r24877, 964683418;
	mov.u32 	%r24878, 436277738;
	// inline asm
	sub.cc.u32 %r24795, %r24795, %r24867;
subc.cc.u32 %r24796, %r24796, %r24868;
subc.cc.u32 %r24797, %r24797, %r24869;
subc.cc.u32 %r24798, %r24798, %r24870;
subc.cc.u32 %r24799, %r24799, %r24871;
subc.cc.u32 %r24800, %r24800, %r24872;
subc.cc.u32 %r24801, %r24801, %r24873;
subc.cc.u32 %r24802, %r24802, %r24874;
subc.cc.u32 %r24803, %r24803, %r24875;
subc.cc.u32 %r24804, %r24804, %r24876;
subc.cc.u32 %r24805, %r24805, %r24877;
subc.u32 %r24806, %r24806, %r24878;

	// inline asm

BB5_1191:
	// Callseq Start 134
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r24795;
	st.param.b32	[param0+4], %r24796;
	st.param.b32	[param0+8], %r24797;
	st.param.b32	[param0+12], %r24798;
	st.param.b32	[param0+16], %r24799;
	st.param.b32	[param0+20], %r24800;
	st.param.b32	[param0+24], %r24801;
	st.param.b32	[param0+28], %r24802;
	st.param.b32	[param0+32], %r24803;
	st.param.b32	[param0+36], %r24804;
	st.param.b32	[param0+40], %r24805;
	st.param.b32	[param0+44], %r24806;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r24411;
	st.param.b32	[param1+4], %r24412;
	st.param.b32	[param1+8], %r24413;
	st.param.b32	[param1+12], %r24414;
	st.param.b32	[param1+16], %r24415;
	st.param.b32	[param1+20], %r24416;
	st.param.b32	[param1+24], %r24417;
	st.param.b32	[param1+28], %r24418;
	st.param.b32	[param1+32], %r24419;
	st.param.b32	[param1+36], %r24420;
	st.param.b32	[param1+40], %r24421;
	st.param.b32	[param1+44], %r24422;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r24915, [retval0+0];
	ld.param.b32	%r24916, [retval0+4];
	ld.param.b32	%r24917, [retval0+8];
	ld.param.b32	%r24918, [retval0+12];
	ld.param.b32	%r24919, [retval0+16];
	ld.param.b32	%r24920, [retval0+20];
	ld.param.b32	%r24921, [retval0+24];
	ld.param.b32	%r24922, [retval0+28];
	ld.param.b32	%r24923, [retval0+32];
	ld.param.b32	%r24924, [retval0+36];
	ld.param.b32	%r24925, [retval0+40];
	ld.param.b32	%r24926, [retval0+44];
	
	//{
	}// Callseq End 134
	mov.u32 	%r48208, %r24918;
	mov.u32 	%r48201, %r24925;
	mov.u32 	%r48206, %r24920;
	mov.u32 	%r48211, %r24915;
	mov.u32 	%r48204, %r24922;
	mov.u32 	%r48209, %r24917;
	mov.u32 	%r48202, %r24924;
	mov.u32 	%r48207, %r24919;
	mov.u32 	%r48200, %r24926;
	mov.u32 	%r48205, %r24921;
	mov.u32 	%r48210, %r24916;
	mov.u32 	%r48203, %r24923;
	// inline asm
	sub.cc.u32 %r48211, %r48211, %r3172;
subc.cc.u32 %r48210, %r48210, %r3173;
subc.cc.u32 %r48209, %r48209, %r3174;
subc.cc.u32 %r48208, %r48208, %r3175;
subc.cc.u32 %r48207, %r48207, %r3176;
subc.cc.u32 %r48206, %r48206, %r3177;
subc.cc.u32 %r48205, %r48205, %r3178;
subc.cc.u32 %r48204, %r48204, %r3179;
subc.cc.u32 %r48203, %r48203, %r3180;
subc.cc.u32 %r48202, %r48202, %r3181;
subc.cc.u32 %r48201, %r48201, %r3182;
subc.u32 %r48200, %r48200, %r3183;

	// inline asm
	setp.gt.u32	%p1320, %r24926, %r3183;
	@%p1320 bra 	BB5_1214;

	setp.lt.u32	%p1321, %r24926, %r3183;
	@%p1321 bra 	BB5_1213;

	setp.gt.u32	%p1322, %r24925, %r3182;
	@%p1322 bra 	BB5_1214;

	setp.lt.u32	%p1323, %r24925, %r3182;
	@%p1323 bra 	BB5_1213;

	setp.gt.u32	%p1324, %r24924, %r3181;
	@%p1324 bra 	BB5_1214;

	setp.lt.u32	%p1325, %r24924, %r3181;
	@%p1325 bra 	BB5_1213;

	setp.gt.u32	%p1326, %r24923, %r3180;
	@%p1326 bra 	BB5_1214;

	setp.lt.u32	%p1327, %r24923, %r3180;
	@%p1327 bra 	BB5_1213;

	setp.gt.u32	%p1328, %r24922, %r3179;
	@%p1328 bra 	BB5_1214;

	setp.lt.u32	%p1329, %r24922, %r3179;
	@%p1329 bra 	BB5_1213;

	setp.gt.u32	%p1330, %r24921, %r3178;
	@%p1330 bra 	BB5_1214;

	setp.lt.u32	%p1331, %r24921, %r3178;
	@%p1331 bra 	BB5_1213;

	setp.gt.u32	%p1332, %r24920, %r3177;
	@%p1332 bra 	BB5_1214;

	setp.lt.u32	%p1333, %r24920, %r3177;
	@%p1333 bra 	BB5_1213;

	setp.gt.u32	%p1334, %r24919, %r3176;
	@%p1334 bra 	BB5_1214;

	setp.lt.u32	%p1335, %r24919, %r3176;
	@%p1335 bra 	BB5_1213;

	setp.gt.u32	%p1336, %r24918, %r3175;
	@%p1336 bra 	BB5_1214;

	setp.lt.u32	%p1337, %r24918, %r3175;
	@%p1337 bra 	BB5_1213;

	setp.gt.u32	%p1338, %r24917, %r3174;
	@%p1338 bra 	BB5_1214;

	setp.lt.u32	%p1339, %r24917, %r3174;
	@%p1339 bra 	BB5_1213;

	setp.gt.u32	%p1340, %r24916, %r3173;
	@%p1340 bra 	BB5_1214;

	setp.ge.u32	%p1341, %r24916, %r3173;
	setp.ge.u32	%p1342, %r24915, %r3172;
	and.pred  	%p1343, %p1341, %p1342;
	@%p1343 bra 	BB5_1214;

BB5_1213:
	mov.u32 	%r24939, -21845;
	mov.u32 	%r24940, -1174470657;
	mov.u32 	%r24941, -1319895041;
	mov.u32 	%r24942, 514588670;
	mov.u32 	%r24943, -156174812;
	mov.u32 	%r24944, 1731252896;
	mov.u32 	%r24945, -209382721;
	mov.u32 	%r24946, 1685539716;
	mov.u32 	%r24947, 1129032919;
	mov.u32 	%r24948, 1260103606;
	mov.u32 	%r24949, 964683418;
	mov.u32 	%r24950, 436277738;
	// inline asm
	add.cc.u32 %r48211, %r48211, %r24939;
addc.cc.u32 %r48210, %r48210, %r24940;
addc.cc.u32 %r48209, %r48209, %r24941;
addc.cc.u32 %r48208, %r48208, %r24942;
addc.cc.u32 %r48207, %r48207, %r24943;
addc.cc.u32 %r48206, %r48206, %r24944;
addc.cc.u32 %r48205, %r48205, %r24945;
addc.cc.u32 %r48204, %r48204, %r24946;
addc.cc.u32 %r48203, %r48203, %r24947;
addc.cc.u32 %r48202, %r48202, %r24948;
addc.cc.u32 %r48201, %r48201, %r24949;
addc.u32 %r48200, %r48200, %r24950;

	// inline asm

BB5_1214:
	mov.u32 	%r24969, %r48205;
	mov.u32 	%r24974, %r48200;
	mov.u32 	%r24967, %r48207;
	mov.u32 	%r24972, %r48202;
	mov.u32 	%r24965, %r48209;
	mov.u32 	%r24970, %r48204;
	mov.u32 	%r24963, %r48211;
	mov.u32 	%r24968, %r48206;
	mov.u32 	%r24973, %r48201;
	mov.u32 	%r24966, %r48208;
	mov.u32 	%r24971, %r48203;
	mov.u32 	%r24964, %r48210;
	// inline asm
	sub.cc.u32 %r24963, %r24963, %r3184;
subc.cc.u32 %r24964, %r24964, %r3185;
subc.cc.u32 %r24965, %r24965, %r3186;
subc.cc.u32 %r24966, %r24966, %r3187;
subc.cc.u32 %r24967, %r24967, %r3188;
subc.cc.u32 %r24968, %r24968, %r3189;
subc.cc.u32 %r24969, %r24969, %r3190;
subc.cc.u32 %r24970, %r24970, %r3191;
subc.cc.u32 %r24971, %r24971, %r3192;
subc.cc.u32 %r24972, %r24972, %r3193;
subc.cc.u32 %r24973, %r24973, %r3194;
subc.u32 %r24974, %r24974, %r3195;

	// inline asm
	setp.gt.u32	%p1344, %r48200, %r3195;
	@%p1344 bra 	BB5_1237;

	setp.lt.u32	%p1345, %r48200, %r3195;
	@%p1345 bra 	BB5_1236;

	setp.gt.u32	%p1346, %r48201, %r3194;
	@%p1346 bra 	BB5_1237;

	setp.lt.u32	%p1347, %r48201, %r3194;
	@%p1347 bra 	BB5_1236;

	setp.gt.u32	%p1348, %r48202, %r3193;
	@%p1348 bra 	BB5_1237;

	setp.lt.u32	%p1349, %r48202, %r3193;
	@%p1349 bra 	BB5_1236;

	setp.gt.u32	%p1350, %r48203, %r3192;
	@%p1350 bra 	BB5_1237;

	setp.lt.u32	%p1351, %r48203, %r3192;
	@%p1351 bra 	BB5_1236;

	setp.gt.u32	%p1352, %r48204, %r3191;
	@%p1352 bra 	BB5_1237;

	setp.lt.u32	%p1353, %r48204, %r3191;
	@%p1353 bra 	BB5_1236;

	setp.gt.u32	%p1354, %r48205, %r3190;
	@%p1354 bra 	BB5_1237;

	setp.lt.u32	%p1355, %r48205, %r3190;
	@%p1355 bra 	BB5_1236;

	setp.gt.u32	%p1356, %r48206, %r3189;
	@%p1356 bra 	BB5_1237;

	setp.lt.u32	%p1357, %r48206, %r3189;
	@%p1357 bra 	BB5_1236;

	setp.gt.u32	%p1358, %r48207, %r3188;
	@%p1358 bra 	BB5_1237;

	setp.lt.u32	%p1359, %r48207, %r3188;
	@%p1359 bra 	BB5_1236;

	setp.gt.u32	%p1360, %r48208, %r3187;
	@%p1360 bra 	BB5_1237;

	setp.lt.u32	%p1361, %r48208, %r3187;
	@%p1361 bra 	BB5_1236;

	setp.gt.u32	%p1362, %r48209, %r3186;
	@%p1362 bra 	BB5_1237;

	setp.lt.u32	%p1363, %r48209, %r3186;
	@%p1363 bra 	BB5_1236;

	setp.gt.u32	%p1364, %r48210, %r3185;
	@%p1364 bra 	BB5_1237;

	setp.ge.u32	%p1365, %r48210, %r3185;
	setp.ge.u32	%p1366, %r48211, %r3184;
	and.pred  	%p1367, %p1365, %p1366;
	@%p1367 bra 	BB5_1237;

BB5_1236:
	mov.u32 	%r25011, -21845;
	mov.u32 	%r25012, -1174470657;
	mov.u32 	%r25013, -1319895041;
	mov.u32 	%r25014, 514588670;
	mov.u32 	%r25015, -156174812;
	mov.u32 	%r25016, 1731252896;
	mov.u32 	%r25017, -209382721;
	mov.u32 	%r25018, 1685539716;
	mov.u32 	%r25019, 1129032919;
	mov.u32 	%r25020, 1260103606;
	mov.u32 	%r25021, 964683418;
	mov.u32 	%r25022, 436277738;
	// inline asm
	add.cc.u32 %r24963, %r24963, %r25011;
addc.cc.u32 %r24964, %r24964, %r25012;
addc.cc.u32 %r24965, %r24965, %r25013;
addc.cc.u32 %r24966, %r24966, %r25014;
addc.cc.u32 %r24967, %r24967, %r25015;
addc.cc.u32 %r24968, %r24968, %r25016;
addc.cc.u32 %r24969, %r24969, %r25017;
addc.cc.u32 %r24970, %r24970, %r25018;
addc.cc.u32 %r24971, %r24971, %r25019;
addc.cc.u32 %r24972, %r24972, %r25020;
addc.cc.u32 %r24973, %r24973, %r25021;
addc.u32 %r24974, %r24974, %r25022;

	// inline asm

BB5_1237:
	mov.u32 	%r25039, %r3176;
	mov.u32 	%r25046, %r3183;
	mov.u32 	%r25041, %r3178;
	mov.u32 	%r25036, %r3173;
	mov.u32 	%r25043, %r3180;
	mov.u32 	%r25038, %r3175;
	mov.u32 	%r25045, %r3182;
	mov.u32 	%r25040, %r3177;
	mov.u32 	%r25035, %r3172;
	mov.u32 	%r25042, %r3179;
	mov.u32 	%r25037, %r3174;
	mov.u32 	%r25044, %r3181;
	// inline asm
	sub.cc.u32 %r25035, %r25035, %r3184;
subc.cc.u32 %r25036, %r25036, %r3185;
subc.cc.u32 %r25037, %r25037, %r3186;
subc.cc.u32 %r25038, %r25038, %r3187;
subc.cc.u32 %r25039, %r25039, %r3188;
subc.cc.u32 %r25040, %r25040, %r3189;
subc.cc.u32 %r25041, %r25041, %r3190;
subc.cc.u32 %r25042, %r25042, %r3191;
subc.cc.u32 %r25043, %r25043, %r3192;
subc.cc.u32 %r25044, %r25044, %r3193;
subc.cc.u32 %r25045, %r25045, %r3194;
subc.u32 %r25046, %r25046, %r3195;

	// inline asm
	setp.gt.u32	%p1368, %r3183, %r3195;
	@%p1368 bra 	BB5_1260;

	setp.lt.u32	%p1369, %r3183, %r3195;
	@%p1369 bra 	BB5_1259;

	setp.gt.u32	%p1370, %r3182, %r3194;
	@%p1370 bra 	BB5_1260;

	setp.lt.u32	%p1371, %r3182, %r3194;
	@%p1371 bra 	BB5_1259;

	setp.gt.u32	%p1372, %r3181, %r3193;
	@%p1372 bra 	BB5_1260;

	setp.lt.u32	%p1373, %r3181, %r3193;
	@%p1373 bra 	BB5_1259;

	setp.gt.u32	%p1374, %r3180, %r3192;
	@%p1374 bra 	BB5_1260;

	setp.lt.u32	%p1375, %r3180, %r3192;
	@%p1375 bra 	BB5_1259;

	setp.gt.u32	%p1376, %r3179, %r3191;
	@%p1376 bra 	BB5_1260;

	setp.lt.u32	%p1377, %r3179, %r3191;
	@%p1377 bra 	BB5_1259;

	setp.gt.u32	%p1378, %r3178, %r3190;
	@%p1378 bra 	BB5_1260;

	setp.lt.u32	%p1379, %r3178, %r3190;
	@%p1379 bra 	BB5_1259;

	setp.gt.u32	%p1380, %r3177, %r3189;
	@%p1380 bra 	BB5_1260;

	setp.lt.u32	%p1381, %r3177, %r3189;
	@%p1381 bra 	BB5_1259;

	setp.gt.u32	%p1382, %r3176, %r3188;
	@%p1382 bra 	BB5_1260;

	setp.lt.u32	%p1383, %r3176, %r3188;
	@%p1383 bra 	BB5_1259;

	setp.gt.u32	%p1384, %r3175, %r3187;
	@%p1384 bra 	BB5_1260;

	setp.lt.u32	%p1385, %r3175, %r3187;
	@%p1385 bra 	BB5_1259;

	setp.gt.u32	%p1386, %r3174, %r3186;
	@%p1386 bra 	BB5_1260;

	setp.lt.u32	%p1387, %r3174, %r3186;
	@%p1387 bra 	BB5_1259;

	setp.gt.u32	%p1388, %r3173, %r3185;
	@%p1388 bra 	BB5_1260;

	setp.ge.u32	%p1389, %r3173, %r3185;
	setp.ge.u32	%p1390, %r3172, %r3184;
	and.pred  	%p1391, %p1389, %p1390;
	@%p1391 bra 	BB5_1260;

BB5_1259:
	mov.u32 	%r25083, -21845;
	mov.u32 	%r25084, -1174470657;
	mov.u32 	%r25085, -1319895041;
	mov.u32 	%r25086, 514588670;
	mov.u32 	%r25087, -156174812;
	mov.u32 	%r25088, 1731252896;
	mov.u32 	%r25089, -209382721;
	mov.u32 	%r25090, 1685539716;
	mov.u32 	%r25091, 1129032919;
	mov.u32 	%r25092, 1260103606;
	mov.u32 	%r25093, 964683418;
	mov.u32 	%r25094, 436277738;
	// inline asm
	add.cc.u32 %r25035, %r25035, %r25083;
addc.cc.u32 %r25036, %r25036, %r25084;
addc.cc.u32 %r25037, %r25037, %r25085;
addc.cc.u32 %r25038, %r25038, %r25086;
addc.cc.u32 %r25039, %r25039, %r25087;
addc.cc.u32 %r25040, %r25040, %r25088;
addc.cc.u32 %r25041, %r25041, %r25089;
addc.cc.u32 %r25042, %r25042, %r25090;
addc.cc.u32 %r25043, %r25043, %r25091;
addc.cc.u32 %r25044, %r25044, %r25092;
addc.cc.u32 %r25045, %r25045, %r25093;
addc.u32 %r25046, %r25046, %r25094;

	// inline asm

BB5_1260:
	// Callseq Start 135
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r3148;
	st.param.b32	[param0+4], %r3149;
	st.param.b32	[param0+8], %r3150;
	st.param.b32	[param0+12], %r3151;
	st.param.b32	[param0+16], %r3152;
	st.param.b32	[param0+20], %r3153;
	st.param.b32	[param0+24], %r3154;
	st.param.b32	[param0+28], %r3155;
	st.param.b32	[param0+32], %r3156;
	st.param.b32	[param0+36], %r3157;
	st.param.b32	[param0+40], %r3158;
	st.param.b32	[param0+44], %r3159;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r3160;
	st.param.b32	[param1+4], %r3161;
	st.param.b32	[param1+8], %r3162;
	st.param.b32	[param1+12], %r3163;
	st.param.b32	[param1+16], %r3164;
	st.param.b32	[param1+20], %r3165;
	st.param.b32	[param1+24], %r3166;
	st.param.b32	[param1+28], %r3167;
	st.param.b32	[param1+32], %r3168;
	st.param.b32	[param1+36], %r3169;
	st.param.b32	[param1+40], %r3170;
	st.param.b32	[param1+44], %r3171;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r3448, [retval0+0];
	ld.param.b32	%r3449, [retval0+4];
	ld.param.b32	%r3450, [retval0+8];
	ld.param.b32	%r3451, [retval0+12];
	ld.param.b32	%r3452, [retval0+16];
	ld.param.b32	%r3453, [retval0+20];
	ld.param.b32	%r3454, [retval0+24];
	ld.param.b32	%r3455, [retval0+28];
	ld.param.b32	%r3456, [retval0+32];
	ld.param.b32	%r3457, [retval0+36];
	ld.param.b32	%r3458, [retval0+40];
	ld.param.b32	%r3459, [retval0+44];
	
	//{
	}// Callseq End 135
	mov.u32 	%r25109, %r3150;
	mov.u32 	%r25116, %r3157;
	mov.u32 	%r25111, %r3152;
	mov.u32 	%r25118, %r3159;
	mov.u32 	%r25113, %r3154;
	mov.u32 	%r25108, %r3149;
	mov.u32 	%r25115, %r3156;
	mov.u32 	%r25110, %r3151;
	mov.u32 	%r25117, %r3158;
	mov.u32 	%r25112, %r3153;
	mov.u32 	%r25107, %r3148;
	mov.u32 	%r25114, %r3155;
	// inline asm
	add.cc.u32 %r25107, %r25107, %r3160;
addc.cc.u32 %r25108, %r25108, %r3161;
addc.cc.u32 %r25109, %r25109, %r3162;
addc.cc.u32 %r25110, %r25110, %r3163;
addc.cc.u32 %r25111, %r25111, %r3164;
addc.cc.u32 %r25112, %r25112, %r3165;
addc.cc.u32 %r25113, %r25113, %r3166;
addc.cc.u32 %r25114, %r25114, %r3167;
addc.cc.u32 %r25115, %r25115, %r3168;
addc.cc.u32 %r25116, %r25116, %r3169;
addc.cc.u32 %r25117, %r25117, %r3170;
addc.u32 %r25118, %r25118, %r3171;

	// inline asm
	setp.gt.u32	%p1392, %r25118, 436277738;
	@%p1392 bra 	BB5_1282;

	setp.lt.u32	%p1393, %r25118, 436277738;
	@%p1393 bra 	BB5_1283;

	setp.gt.u32	%p1394, %r25117, 964683418;
	@%p1394 bra 	BB5_1282;

	setp.lt.u32	%p1395, %r25117, 964683418;
	@%p1395 bra 	BB5_1283;

	setp.gt.u32	%p1396, %r25116, 1260103606;
	@%p1396 bra 	BB5_1282;

	setp.lt.u32	%p1397, %r25116, 1260103606;
	@%p1397 bra 	BB5_1283;

	setp.gt.u32	%p1398, %r25115, 1129032919;
	@%p1398 bra 	BB5_1282;

	setp.lt.u32	%p1399, %r25115, 1129032919;
	@%p1399 bra 	BB5_1283;

	setp.gt.u32	%p1400, %r25114, 1685539716;
	@%p1400 bra 	BB5_1282;

	setp.lt.u32	%p1401, %r25114, 1685539716;
	@%p1401 bra 	BB5_1283;

	setp.gt.u32	%p1402, %r25113, -209382721;
	@%p1402 bra 	BB5_1282;

	setp.lt.u32	%p1403, %r25113, -209382721;
	@%p1403 bra 	BB5_1283;

	setp.gt.u32	%p1404, %r25112, 1731252896;
	@%p1404 bra 	BB5_1282;

	setp.lt.u32	%p1405, %r25112, 1731252896;
	@%p1405 bra 	BB5_1283;

	setp.gt.u32	%p1406, %r25111, -156174812;
	@%p1406 bra 	BB5_1282;

	setp.lt.u32	%p1407, %r25111, -156174812;
	@%p1407 bra 	BB5_1283;

	setp.gt.u32	%p1408, %r25110, 514588670;
	@%p1408 bra 	BB5_1282;

	setp.lt.u32	%p1409, %r25110, 514588670;
	@%p1409 bra 	BB5_1283;

	setp.gt.u32	%p1410, %r25109, -1319895041;
	@%p1410 bra 	BB5_1282;

	setp.lt.u32	%p1411, %r25109, -1319895041;
	@%p1411 bra 	BB5_1283;

	setp.gt.u32	%p1412, %r25108, -1174470657;
	@%p1412 bra 	BB5_1282;

	setp.lt.u32	%p1413, %r25108, -1174470657;
	setp.lt.u32	%p1414, %r25107, -21845;
	or.pred  	%p1415, %p1413, %p1414;
	@%p1415 bra 	BB5_1283;

BB5_1282:
	mov.u32 	%r25155, -21845;
	mov.u32 	%r25156, -1174470657;
	mov.u32 	%r25157, -1319895041;
	mov.u32 	%r25158, 514588670;
	mov.u32 	%r25159, -156174812;
	mov.u32 	%r25160, 1731252896;
	mov.u32 	%r25161, -209382721;
	mov.u32 	%r25162, 1685539716;
	mov.u32 	%r25163, 1129032919;
	mov.u32 	%r25164, 1260103606;
	mov.u32 	%r25165, 964683418;
	mov.u32 	%r25166, 436277738;
	// inline asm
	sub.cc.u32 %r25107, %r25107, %r25155;
subc.cc.u32 %r25108, %r25108, %r25156;
subc.cc.u32 %r25109, %r25109, %r25157;
subc.cc.u32 %r25110, %r25110, %r25158;
subc.cc.u32 %r25111, %r25111, %r25159;
subc.cc.u32 %r25112, %r25112, %r25160;
subc.cc.u32 %r25113, %r25113, %r25161;
subc.cc.u32 %r25114, %r25114, %r25162;
subc.cc.u32 %r25115, %r25115, %r25163;
subc.cc.u32 %r25116, %r25116, %r25164;
subc.cc.u32 %r25117, %r25117, %r25165;
subc.u32 %r25118, %r25118, %r25166;

	// inline asm

BB5_1283:
	mov.u32 	%r25181, %r3150;
	mov.u32 	%r25188, %r3157;
	mov.u32 	%r25183, %r3152;
	mov.u32 	%r25190, %r3159;
	mov.u32 	%r25185, %r3154;
	mov.u32 	%r25180, %r3149;
	mov.u32 	%r25187, %r3156;
	mov.u32 	%r25182, %r3151;
	mov.u32 	%r25189, %r3158;
	mov.u32 	%r25184, %r3153;
	mov.u32 	%r25179, %r3148;
	mov.u32 	%r25186, %r3155;
	// inline asm
	sub.cc.u32 %r25179, %r25179, %r3160;
subc.cc.u32 %r25180, %r25180, %r3161;
subc.cc.u32 %r25181, %r25181, %r3162;
subc.cc.u32 %r25182, %r25182, %r3163;
subc.cc.u32 %r25183, %r25183, %r3164;
subc.cc.u32 %r25184, %r25184, %r3165;
subc.cc.u32 %r25185, %r25185, %r3166;
subc.cc.u32 %r25186, %r25186, %r3167;
subc.cc.u32 %r25187, %r25187, %r3168;
subc.cc.u32 %r25188, %r25188, %r3169;
subc.cc.u32 %r25189, %r25189, %r3170;
subc.u32 %r25190, %r25190, %r3171;

	// inline asm
	setp.gt.u32	%p1416, %r3159, %r3171;
	@%p1416 bra 	BB5_1306;

	setp.lt.u32	%p1417, %r3159, %r3171;
	@%p1417 bra 	BB5_1305;

	setp.gt.u32	%p1418, %r3158, %r3170;
	@%p1418 bra 	BB5_1306;

	setp.lt.u32	%p1419, %r3158, %r3170;
	@%p1419 bra 	BB5_1305;

	setp.gt.u32	%p1420, %r3157, %r3169;
	@%p1420 bra 	BB5_1306;

	setp.lt.u32	%p1421, %r3157, %r3169;
	@%p1421 bra 	BB5_1305;

	setp.gt.u32	%p1422, %r3156, %r3168;
	@%p1422 bra 	BB5_1306;

	setp.lt.u32	%p1423, %r3156, %r3168;
	@%p1423 bra 	BB5_1305;

	setp.gt.u32	%p1424, %r3155, %r3167;
	@%p1424 bra 	BB5_1306;

	setp.lt.u32	%p1425, %r3155, %r3167;
	@%p1425 bra 	BB5_1305;

	setp.gt.u32	%p1426, %r3154, %r3166;
	@%p1426 bra 	BB5_1306;

	setp.lt.u32	%p1427, %r3154, %r3166;
	@%p1427 bra 	BB5_1305;

	setp.gt.u32	%p1428, %r3153, %r3165;
	@%p1428 bra 	BB5_1306;

	setp.lt.u32	%p1429, %r3153, %r3165;
	@%p1429 bra 	BB5_1305;

	setp.gt.u32	%p1430, %r3152, %r3164;
	@%p1430 bra 	BB5_1306;

	setp.lt.u32	%p1431, %r3152, %r3164;
	@%p1431 bra 	BB5_1305;

	setp.gt.u32	%p1432, %r3151, %r3163;
	@%p1432 bra 	BB5_1306;

	setp.lt.u32	%p1433, %r3151, %r3163;
	@%p1433 bra 	BB5_1305;

	setp.gt.u32	%p1434, %r3150, %r3162;
	@%p1434 bra 	BB5_1306;

	setp.lt.u32	%p1435, %r3150, %r3162;
	@%p1435 bra 	BB5_1305;

	setp.gt.u32	%p1436, %r3149, %r3161;
	@%p1436 bra 	BB5_1306;

	setp.ge.u32	%p1437, %r3149, %r3161;
	setp.ge.u32	%p1438, %r3148, %r3160;
	and.pred  	%p1439, %p1437, %p1438;
	@%p1439 bra 	BB5_1306;

BB5_1305:
	mov.u32 	%r25227, -21845;
	mov.u32 	%r25228, -1174470657;
	mov.u32 	%r25229, -1319895041;
	mov.u32 	%r25230, 514588670;
	mov.u32 	%r25231, -156174812;
	mov.u32 	%r25232, 1731252896;
	mov.u32 	%r25233, -209382721;
	mov.u32 	%r25234, 1685539716;
	mov.u32 	%r25235, 1129032919;
	mov.u32 	%r25236, 1260103606;
	mov.u32 	%r25237, 964683418;
	mov.u32 	%r25238, 436277738;
	// inline asm
	add.cc.u32 %r25179, %r25179, %r25227;
addc.cc.u32 %r25180, %r25180, %r25228;
addc.cc.u32 %r25181, %r25181, %r25229;
addc.cc.u32 %r25182, %r25182, %r25230;
addc.cc.u32 %r25183, %r25183, %r25231;
addc.cc.u32 %r25184, %r25184, %r25232;
addc.cc.u32 %r25185, %r25185, %r25233;
addc.cc.u32 %r25186, %r25186, %r25234;
addc.cc.u32 %r25187, %r25187, %r25235;
addc.cc.u32 %r25188, %r25188, %r25236;
addc.cc.u32 %r25189, %r25189, %r25237;
addc.u32 %r25190, %r25190, %r25238;

	// inline asm

BB5_1306:
	// Callseq Start 136
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r25179;
	st.param.b32	[param0+4], %r25180;
	st.param.b32	[param0+8], %r25181;
	st.param.b32	[param0+12], %r25182;
	st.param.b32	[param0+16], %r25183;
	st.param.b32	[param0+20], %r25184;
	st.param.b32	[param0+24], %r25185;
	st.param.b32	[param0+28], %r25186;
	st.param.b32	[param0+32], %r25187;
	st.param.b32	[param0+36], %r25188;
	st.param.b32	[param0+40], %r25189;
	st.param.b32	[param0+44], %r25190;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r25107;
	st.param.b32	[param1+4], %r25108;
	st.param.b32	[param1+8], %r25109;
	st.param.b32	[param1+12], %r25110;
	st.param.b32	[param1+16], %r25111;
	st.param.b32	[param1+20], %r25112;
	st.param.b32	[param1+24], %r25113;
	st.param.b32	[param1+28], %r25114;
	st.param.b32	[param1+32], %r25115;
	st.param.b32	[param1+36], %r25116;
	st.param.b32	[param1+40], %r25117;
	st.param.b32	[param1+44], %r25118;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r3544, [retval0+0];
	ld.param.b32	%r3545, [retval0+4];
	ld.param.b32	%r3546, [retval0+8];
	ld.param.b32	%r3547, [retval0+12];
	ld.param.b32	%r3548, [retval0+16];
	ld.param.b32	%r3549, [retval0+20];
	ld.param.b32	%r3550, [retval0+24];
	ld.param.b32	%r3551, [retval0+28];
	ld.param.b32	%r3552, [retval0+32];
	ld.param.b32	%r3553, [retval0+36];
	ld.param.b32	%r3554, [retval0+40];
	ld.param.b32	%r3555, [retval0+44];
	
	//{
	}// Callseq End 136
	shl.b32 	%r25251, %r3459, 1;
	shr.u32 	%r25252, %r3458, 31;
	or.b32  	%r48260, %r25252, %r25251;
	shl.b32 	%r25253, %r3458, 1;
	shr.u32 	%r25254, %r3457, 31;
	or.b32  	%r48261, %r25254, %r25253;
	shl.b32 	%r25255, %r3457, 1;
	shr.u32 	%r25256, %r3456, 31;
	or.b32  	%r48262, %r25256, %r25255;
	shl.b32 	%r25257, %r3456, 1;
	shr.u32 	%r25258, %r3455, 31;
	or.b32  	%r48263, %r25258, %r25257;
	shl.b32 	%r25259, %r3455, 1;
	shr.u32 	%r25260, %r3454, 31;
	or.b32  	%r48264, %r25260, %r25259;
	shl.b32 	%r25261, %r3454, 1;
	shr.u32 	%r25262, %r3453, 31;
	or.b32  	%r48265, %r25262, %r25261;
	shl.b32 	%r25263, %r3453, 1;
	shr.u32 	%r25264, %r3452, 31;
	or.b32  	%r48266, %r25264, %r25263;
	shl.b32 	%r25265, %r3452, 1;
	shr.u32 	%r25266, %r3451, 31;
	or.b32  	%r48267, %r25266, %r25265;
	shl.b32 	%r25267, %r3451, 1;
	shr.u32 	%r25268, %r3450, 31;
	or.b32  	%r48268, %r25268, %r25267;
	shl.b32 	%r25269, %r3450, 1;
	shr.u32 	%r25270, %r3449, 31;
	or.b32  	%r48269, %r25270, %r25269;
	shl.b32 	%r25271, %r3449, 1;
	shr.u32 	%r25272, %r3448, 31;
	or.b32  	%r48270, %r25272, %r25271;
	shl.b32 	%r48271, %r3448, 1;
	setp.gt.u32	%p1440, %r48260, 436277738;
	@%p1440 bra 	BB5_1328;

	setp.lt.u32	%p1441, %r48260, 436277738;
	@%p1441 bra 	BB5_1329;

	setp.gt.u32	%p1442, %r48261, 964683418;
	@%p1442 bra 	BB5_1328;

	setp.lt.u32	%p1443, %r48261, 964683418;
	@%p1443 bra 	BB5_1329;

	setp.gt.u32	%p1444, %r48262, 1260103606;
	@%p1444 bra 	BB5_1328;

	setp.lt.u32	%p1445, %r48262, 1260103606;
	@%p1445 bra 	BB5_1329;

	setp.gt.u32	%p1446, %r48263, 1129032919;
	@%p1446 bra 	BB5_1328;

	setp.lt.u32	%p1447, %r48263, 1129032919;
	@%p1447 bra 	BB5_1329;

	setp.gt.u32	%p1448, %r48264, 1685539716;
	@%p1448 bra 	BB5_1328;

	setp.lt.u32	%p1449, %r48264, 1685539716;
	@%p1449 bra 	BB5_1329;

	setp.gt.u32	%p1450, %r48265, -209382721;
	@%p1450 bra 	BB5_1328;

	setp.lt.u32	%p1451, %r48265, -209382721;
	@%p1451 bra 	BB5_1329;

	setp.gt.u32	%p1452, %r48266, 1731252896;
	@%p1452 bra 	BB5_1328;

	setp.lt.u32	%p1453, %r48266, 1731252896;
	@%p1453 bra 	BB5_1329;

	setp.gt.u32	%p1454, %r48267, -156174812;
	@%p1454 bra 	BB5_1328;

	setp.lt.u32	%p1455, %r48267, -156174812;
	@%p1455 bra 	BB5_1329;

	setp.gt.u32	%p1456, %r48268, 514588670;
	@%p1456 bra 	BB5_1328;

	setp.lt.u32	%p1457, %r48268, 514588670;
	@%p1457 bra 	BB5_1329;

	setp.gt.u32	%p1458, %r48269, -1319895041;
	@%p1458 bra 	BB5_1328;

	setp.lt.u32	%p1459, %r48269, -1319895041;
	@%p1459 bra 	BB5_1329;

	setp.gt.u32	%p1460, %r48270, -1174470657;
	@%p1460 bra 	BB5_1328;

	setp.lt.u32	%p1461, %r48270, -1174470657;
	setp.lt.u32	%p1462, %r48271, -21845;
	or.pred  	%p1463, %p1461, %p1462;
	@%p1463 bra 	BB5_1329;

BB5_1328:
	mov.u32 	%r25285, -21845;
	mov.u32 	%r25286, -1174470657;
	mov.u32 	%r25287, -1319895041;
	mov.u32 	%r25288, 514588670;
	mov.u32 	%r25289, -156174812;
	mov.u32 	%r25290, 1731252896;
	mov.u32 	%r25291, -209382721;
	mov.u32 	%r25292, 1685539716;
	mov.u32 	%r25293, 1129032919;
	mov.u32 	%r25294, 1260103606;
	mov.u32 	%r25295, 964683418;
	mov.u32 	%r25296, 436277738;
	// inline asm
	sub.cc.u32 %r48271, %r48271, %r25285;
subc.cc.u32 %r48270, %r48270, %r25286;
subc.cc.u32 %r48269, %r48269, %r25287;
subc.cc.u32 %r48268, %r48268, %r25288;
subc.cc.u32 %r48267, %r48267, %r25289;
subc.cc.u32 %r48266, %r48266, %r25290;
subc.cc.u32 %r48265, %r48265, %r25291;
subc.cc.u32 %r48264, %r48264, %r25292;
subc.cc.u32 %r48263, %r48263, %r25293;
subc.cc.u32 %r48262, %r48262, %r25294;
subc.cc.u32 %r48261, %r48261, %r25295;
subc.u32 %r48260, %r48260, %r25296;

	// inline asm

BB5_1329:
	// Callseq Start 137
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r3544;
	st.param.b32	[param0+4], %r3545;
	st.param.b32	[param0+8], %r3546;
	st.param.b32	[param0+12], %r3547;
	st.param.b32	[param0+16], %r3548;
	st.param.b32	[param0+20], %r3549;
	st.param.b32	[param0+24], %r3550;
	st.param.b32	[param0+28], %r3551;
	st.param.b32	[param0+32], %r3552;
	st.param.b32	[param0+36], %r3553;
	st.param.b32	[param0+40], %r3554;
	st.param.b32	[param0+44], %r3555;
	st.param.b32	[param0+48], %r48271;
	st.param.b32	[param0+52], %r48270;
	st.param.b32	[param0+56], %r48269;
	st.param.b32	[param0+60], %r48268;
	st.param.b32	[param0+64], %r48267;
	st.param.b32	[param0+68], %r48266;
	st.param.b32	[param0+72], %r48265;
	st.param.b32	[param0+76], %r48264;
	st.param.b32	[param0+80], %r48263;
	st.param.b32	[param0+84], %r48262;
	st.param.b32	[param0+88], %r48261;
	st.param.b32	[param0+92], %r48260;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r48187;
	st.param.b32	[param1+4], %r48186;
	st.param.b32	[param1+8], %r48185;
	st.param.b32	[param1+12], %r48184;
	st.param.b32	[param1+16], %r48183;
	st.param.b32	[param1+20], %r48182;
	st.param.b32	[param1+24], %r48181;
	st.param.b32	[param1+28], %r48180;
	st.param.b32	[param1+32], %r48179;
	st.param.b32	[param1+36], %r48178;
	st.param.b32	[param1+40], %r48177;
	st.param.b32	[param1+44], %r48176;
	st.param.b32	[param1+48], %r24651;
	st.param.b32	[param1+52], %r24652;
	st.param.b32	[param1+56], %r24653;
	st.param.b32	[param1+60], %r24654;
	st.param.b32	[param1+64], %r24655;
	st.param.b32	[param1+68], %r24656;
	st.param.b32	[param1+72], %r24657;
	st.param.b32	[param1+76], %r24658;
	st.param.b32	[param1+80], %r24659;
	st.param.b32	[param1+84], %r24660;
	st.param.b32	[param1+88], %r24661;
	st.param.b32	[param1+92], %r24662;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r25345, [retval0+0];
	ld.param.b32	%r25346, [retval0+4];
	ld.param.b32	%r25347, [retval0+8];
	ld.param.b32	%r25348, [retval0+12];
	ld.param.b32	%r25349, [retval0+16];
	ld.param.b32	%r25350, [retval0+20];
	ld.param.b32	%r25351, [retval0+24];
	ld.param.b32	%r25352, [retval0+28];
	ld.param.b32	%r25353, [retval0+32];
	ld.param.b32	%r25354, [retval0+36];
	ld.param.b32	%r25355, [retval0+40];
	ld.param.b32	%r25356, [retval0+44];
	ld.param.b32	%r25357, [retval0+48];
	ld.param.b32	%r25358, [retval0+52];
	ld.param.b32	%r25359, [retval0+56];
	ld.param.b32	%r25360, [retval0+60];
	ld.param.b32	%r25361, [retval0+64];
	ld.param.b32	%r25362, [retval0+68];
	ld.param.b32	%r25363, [retval0+72];
	ld.param.b32	%r25364, [retval0+76];
	ld.param.b32	%r25365, [retval0+80];
	ld.param.b32	%r25366, [retval0+84];
	ld.param.b32	%r25367, [retval0+88];
	ld.param.b32	%r25368, [retval0+92];
	
	//{
	}// Callseq End 137
	// Callseq Start 138
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r25035;
	st.param.b32	[param0+4], %r25036;
	st.param.b32	[param0+8], %r25037;
	st.param.b32	[param0+12], %r25038;
	st.param.b32	[param0+16], %r25039;
	st.param.b32	[param0+20], %r25040;
	st.param.b32	[param0+24], %r25041;
	st.param.b32	[param0+28], %r25042;
	st.param.b32	[param0+32], %r25043;
	st.param.b32	[param0+36], %r25044;
	st.param.b32	[param0+40], %r25045;
	st.param.b32	[param0+44], %r25046;
	st.param.b32	[param0+48], %r24963;
	st.param.b32	[param0+52], %r24964;
	st.param.b32	[param0+56], %r24965;
	st.param.b32	[param0+60], %r24966;
	st.param.b32	[param0+64], %r24967;
	st.param.b32	[param0+68], %r24968;
	st.param.b32	[param0+72], %r24969;
	st.param.b32	[param0+76], %r24970;
	st.param.b32	[param0+80], %r24971;
	st.param.b32	[param0+84], %r24972;
	st.param.b32	[param0+88], %r24973;
	st.param.b32	[param0+92], %r24974;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_double, 
	(
	param0
	);
	ld.param.b32	%r25369, [retval0+0];
	ld.param.b32	%r25370, [retval0+4];
	ld.param.b32	%r25371, [retval0+8];
	ld.param.b32	%r25372, [retval0+12];
	ld.param.b32	%r25373, [retval0+16];
	ld.param.b32	%r25374, [retval0+20];
	ld.param.b32	%r25375, [retval0+24];
	ld.param.b32	%r25376, [retval0+28];
	ld.param.b32	%r25377, [retval0+32];
	ld.param.b32	%r25378, [retval0+36];
	ld.param.b32	%r25379, [retval0+40];
	ld.param.b32	%r25380, [retval0+44];
	ld.param.b32	%r25381, [retval0+48];
	ld.param.b32	%r25382, [retval0+52];
	ld.param.b32	%r25383, [retval0+56];
	ld.param.b32	%r25384, [retval0+60];
	ld.param.b32	%r25385, [retval0+64];
	ld.param.b32	%r25386, [retval0+68];
	ld.param.b32	%r25387, [retval0+72];
	ld.param.b32	%r25388, [retval0+76];
	ld.param.b32	%r25389, [retval0+80];
	ld.param.b32	%r25390, [retval0+84];
	ld.param.b32	%r25391, [retval0+88];
	ld.param.b32	%r25392, [retval0+92];
	
	//{
	}// Callseq End 138
	// Callseq Start 139
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r25345;
	st.param.b32	[param0+4], %r25346;
	st.param.b32	[param0+8], %r25347;
	st.param.b32	[param0+12], %r25348;
	st.param.b32	[param0+16], %r25349;
	st.param.b32	[param0+20], %r25350;
	st.param.b32	[param0+24], %r25351;
	st.param.b32	[param0+28], %r25352;
	st.param.b32	[param0+32], %r25353;
	st.param.b32	[param0+36], %r25354;
	st.param.b32	[param0+40], %r25355;
	st.param.b32	[param0+44], %r25356;
	st.param.b32	[param0+48], %r25357;
	st.param.b32	[param0+52], %r25358;
	st.param.b32	[param0+56], %r25359;
	st.param.b32	[param0+60], %r25360;
	st.param.b32	[param0+64], %r25361;
	st.param.b32	[param0+68], %r25362;
	st.param.b32	[param0+72], %r25363;
	st.param.b32	[param0+76], %r25364;
	st.param.b32	[param0+80], %r25365;
	st.param.b32	[param0+84], %r25366;
	st.param.b32	[param0+88], %r25367;
	st.param.b32	[param0+92], %r25368;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r25369;
	st.param.b32	[param1+4], %r25370;
	st.param.b32	[param1+8], %r25371;
	st.param.b32	[param1+12], %r25372;
	st.param.b32	[param1+16], %r25373;
	st.param.b32	[param1+20], %r25374;
	st.param.b32	[param1+24], %r25375;
	st.param.b32	[param1+28], %r25376;
	st.param.b32	[param1+32], %r25377;
	st.param.b32	[param1+36], %r25378;
	st.param.b32	[param1+40], %r25379;
	st.param.b32	[param1+44], %r25380;
	st.param.b32	[param1+48], %r25381;
	st.param.b32	[param1+52], %r25382;
	st.param.b32	[param1+56], %r25383;
	st.param.b32	[param1+60], %r25384;
	st.param.b32	[param1+64], %r25385;
	st.param.b32	[param1+68], %r25386;
	st.param.b32	[param1+72], %r25387;
	st.param.b32	[param1+76], %r25388;
	st.param.b32	[param1+80], %r25389;
	st.param.b32	[param1+84], %r25390;
	st.param.b32	[param1+88], %r25391;
	st.param.b32	[param1+92], %r25392;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r47911, [retval0+0];
	ld.param.b32	%r47910, [retval0+4];
	ld.param.b32	%r47909, [retval0+8];
	ld.param.b32	%r47908, [retval0+12];
	ld.param.b32	%r47907, [retval0+16];
	ld.param.b32	%r47906, [retval0+20];
	ld.param.b32	%r47905, [retval0+24];
	ld.param.b32	%r47904, [retval0+28];
	ld.param.b32	%r47903, [retval0+32];
	ld.param.b32	%r22950, [retval0+36];
	ld.param.b32	%r22951, [retval0+40];
	ld.param.b32	%r22952, [retval0+44];
	ld.param.b32	%r24795, [retval0+48];
	ld.param.b32	%r24796, [retval0+52];
	ld.param.b32	%r24797, [retval0+56];
	ld.param.b32	%r24798, [retval0+60];
	ld.param.b32	%r24799, [retval0+64];
	ld.param.b32	%r24800, [retval0+68];
	ld.param.b32	%r24801, [retval0+72];
	ld.param.b32	%r24802, [retval0+76];
	ld.param.b32	%r24803, [retval0+80];
	ld.param.b32	%r24804, [retval0+84];
	ld.param.b32	%r24805, [retval0+88];
	ld.param.b32	%r24806, [retval0+92];
	
	//{
	}// Callseq End 139
	// Callseq Start 140
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r48440;
	st.param.b32	[param0+4], %r48441;
	st.param.b32	[param0+8], %r48442;
	st.param.b32	[param0+12], %r48443;
	st.param.b32	[param0+16], %r48444;
	st.param.b32	[param0+20], %r48445;
	st.param.b32	[param0+24], %r48446;
	st.param.b32	[param0+28], %r48447;
	st.param.b32	[param0+32], %r48448;
	st.param.b32	[param0+36], %r48449;
	st.param.b32	[param0+40], %r48450;
	st.param.b32	[param0+44], %r48451;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r48187;
	st.param.b32	[param1+4], %r48186;
	st.param.b32	[param1+8], %r48185;
	st.param.b32	[param1+12], %r48184;
	st.param.b32	[param1+16], %r48183;
	st.param.b32	[param1+20], %r48182;
	st.param.b32	[param1+24], %r48181;
	st.param.b32	[param1+28], %r48180;
	st.param.b32	[param1+32], %r48179;
	st.param.b32	[param1+36], %r48178;
	st.param.b32	[param1+40], %r48177;
	st.param.b32	[param1+44], %r48176;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r3616, [retval0+0];
	ld.param.b32	%r3617, [retval0+4];
	ld.param.b32	%r3618, [retval0+8];
	ld.param.b32	%r3619, [retval0+12];
	ld.param.b32	%r3620, [retval0+16];
	ld.param.b32	%r3621, [retval0+20];
	ld.param.b32	%r3622, [retval0+24];
	ld.param.b32	%r3623, [retval0+28];
	ld.param.b32	%r3624, [retval0+32];
	ld.param.b32	%r3625, [retval0+36];
	ld.param.b32	%r3626, [retval0+40];
	ld.param.b32	%r3627, [retval0+44];
	
	//{
	}// Callseq End 140
	// Callseq Start 141
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r23561;
	st.param.b32	[param0+4], %r23562;
	st.param.b32	[param0+8], %r23563;
	st.param.b32	[param0+12], %r23564;
	st.param.b32	[param0+16], %r23565;
	st.param.b32	[param0+20], %r23566;
	st.param.b32	[param0+24], %r23567;
	st.param.b32	[param0+28], %r23568;
	st.param.b32	[param0+32], %r23569;
	st.param.b32	[param0+36], %r23570;
	st.param.b32	[param0+40], %r23571;
	st.param.b32	[param0+44], %r23572;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r24651;
	st.param.b32	[param1+4], %r24652;
	st.param.b32	[param1+8], %r24653;
	st.param.b32	[param1+12], %r24654;
	st.param.b32	[param1+16], %r24655;
	st.param.b32	[param1+20], %r24656;
	st.param.b32	[param1+24], %r24657;
	st.param.b32	[param1+28], %r24658;
	st.param.b32	[param1+32], %r24659;
	st.param.b32	[param1+36], %r24660;
	st.param.b32	[param1+40], %r24661;
	st.param.b32	[param1+44], %r24662;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r3628, [retval0+0];
	ld.param.b32	%r3629, [retval0+4];
	ld.param.b32	%r3630, [retval0+8];
	ld.param.b32	%r3631, [retval0+12];
	ld.param.b32	%r3632, [retval0+16];
	ld.param.b32	%r3633, [retval0+20];
	ld.param.b32	%r3634, [retval0+24];
	ld.param.b32	%r3635, [retval0+28];
	ld.param.b32	%r3636, [retval0+32];
	ld.param.b32	%r3637, [retval0+36];
	ld.param.b32	%r3638, [retval0+40];
	ld.param.b32	%r3639, [retval0+44];
	
	//{
	}// Callseq End 141
	// inline asm
	add.cc.u32 %r48187, %r48187, %r24651;
addc.cc.u32 %r48186, %r48186, %r24652;
addc.cc.u32 %r48185, %r48185, %r24653;
addc.cc.u32 %r48184, %r48184, %r24654;
addc.cc.u32 %r48183, %r48183, %r24655;
addc.cc.u32 %r48182, %r48182, %r24656;
addc.cc.u32 %r48181, %r48181, %r24657;
addc.cc.u32 %r48180, %r48180, %r24658;
addc.cc.u32 %r48179, %r48179, %r24659;
addc.cc.u32 %r48178, %r48178, %r24660;
addc.cc.u32 %r48177, %r48177, %r24661;
addc.u32 %r48176, %r48176, %r24662;

	// inline asm
	setp.gt.u32	%p1464, %r48176, 436277738;
	@%p1464 bra 	BB5_1351;

	setp.lt.u32	%p1465, %r48176, 436277738;
	@%p1465 bra 	BB5_1352;

	setp.gt.u32	%p1466, %r48177, 964683418;
	@%p1466 bra 	BB5_1351;

	setp.lt.u32	%p1467, %r48177, 964683418;
	@%p1467 bra 	BB5_1352;

	setp.gt.u32	%p1468, %r48178, 1260103606;
	@%p1468 bra 	BB5_1351;

	setp.lt.u32	%p1469, %r48178, 1260103606;
	@%p1469 bra 	BB5_1352;

	setp.gt.u32	%p1470, %r48179, 1129032919;
	@%p1470 bra 	BB5_1351;

	setp.lt.u32	%p1471, %r48179, 1129032919;
	@%p1471 bra 	BB5_1352;

	setp.gt.u32	%p1472, %r48180, 1685539716;
	@%p1472 bra 	BB5_1351;

	setp.lt.u32	%p1473, %r48180, 1685539716;
	@%p1473 bra 	BB5_1352;

	setp.gt.u32	%p1474, %r48181, -209382721;
	@%p1474 bra 	BB5_1351;

	setp.lt.u32	%p1475, %r48181, -209382721;
	@%p1475 bra 	BB5_1352;

	setp.gt.u32	%p1476, %r48182, 1731252896;
	@%p1476 bra 	BB5_1351;

	setp.lt.u32	%p1477, %r48182, 1731252896;
	@%p1477 bra 	BB5_1352;

	setp.gt.u32	%p1478, %r48183, -156174812;
	@%p1478 bra 	BB5_1351;

	setp.lt.u32	%p1479, %r48183, -156174812;
	@%p1479 bra 	BB5_1352;

	setp.gt.u32	%p1480, %r48184, 514588670;
	@%p1480 bra 	BB5_1351;

	setp.lt.u32	%p1481, %r48184, 514588670;
	@%p1481 bra 	BB5_1352;

	setp.gt.u32	%p1482, %r48185, -1319895041;
	@%p1482 bra 	BB5_1351;

	setp.lt.u32	%p1483, %r48185, -1319895041;
	@%p1483 bra 	BB5_1352;

	setp.gt.u32	%p1484, %r48186, -1174470657;
	@%p1484 bra 	BB5_1351;

	setp.lt.u32	%p1485, %r48186, -1174470657;
	setp.lt.u32	%p1486, %r48187, -21845;
	or.pred  	%p1487, %p1485, %p1486;
	@%p1487 bra 	BB5_1352;

BB5_1351:
	mov.u32 	%r25405, -21845;
	mov.u32 	%r25406, -1174470657;
	mov.u32 	%r25407, -1319895041;
	mov.u32 	%r25408, 514588670;
	mov.u32 	%r25409, -156174812;
	mov.u32 	%r25410, 1731252896;
	mov.u32 	%r25411, -209382721;
	mov.u32 	%r25412, 1685539716;
	mov.u32 	%r25413, 1129032919;
	mov.u32 	%r25414, 1260103606;
	mov.u32 	%r25415, 964683418;
	mov.u32 	%r25416, 436277738;
	// inline asm
	sub.cc.u32 %r48187, %r48187, %r25405;
subc.cc.u32 %r48186, %r48186, %r25406;
subc.cc.u32 %r48185, %r48185, %r25407;
subc.cc.u32 %r48184, %r48184, %r25408;
subc.cc.u32 %r48183, %r48183, %r25409;
subc.cc.u32 %r48182, %r48182, %r25410;
subc.cc.u32 %r48181, %r48181, %r25411;
subc.cc.u32 %r48180, %r48180, %r25412;
subc.cc.u32 %r48179, %r48179, %r25413;
subc.cc.u32 %r48178, %r48178, %r25414;
subc.cc.u32 %r48177, %r48177, %r25415;
subc.u32 %r48176, %r48176, %r25416;

	// inline asm

BB5_1352:
	// inline asm
	add.cc.u32 %r23561, %r23561, %r48440;
addc.cc.u32 %r23562, %r23562, %r48441;
addc.cc.u32 %r23563, %r23563, %r48442;
addc.cc.u32 %r23564, %r23564, %r48443;
addc.cc.u32 %r23565, %r23565, %r48444;
addc.cc.u32 %r23566, %r23566, %r48445;
addc.cc.u32 %r23567, %r23567, %r48446;
addc.cc.u32 %r23568, %r23568, %r48447;
addc.cc.u32 %r23569, %r23569, %r48448;
addc.cc.u32 %r23570, %r23570, %r48449;
addc.cc.u32 %r23571, %r23571, %r48450;
addc.u32 %r23572, %r23572, %r48451;

	// inline asm
	setp.gt.u32	%p1488, %r23572, 436277738;
	@%p1488 bra 	BB5_1374;

	setp.lt.u32	%p1489, %r23572, 436277738;
	@%p1489 bra 	BB5_1375;

	setp.gt.u32	%p1490, %r23571, 964683418;
	@%p1490 bra 	BB5_1374;

	setp.lt.u32	%p1491, %r23571, 964683418;
	@%p1491 bra 	BB5_1375;

	setp.gt.u32	%p1492, %r23570, 1260103606;
	@%p1492 bra 	BB5_1374;

	setp.lt.u32	%p1493, %r23570, 1260103606;
	@%p1493 bra 	BB5_1375;

	setp.gt.u32	%p1494, %r23569, 1129032919;
	@%p1494 bra 	BB5_1374;

	setp.lt.u32	%p1495, %r23569, 1129032919;
	@%p1495 bra 	BB5_1375;

	setp.gt.u32	%p1496, %r23568, 1685539716;
	@%p1496 bra 	BB5_1374;

	setp.lt.u32	%p1497, %r23568, 1685539716;
	@%p1497 bra 	BB5_1375;

	setp.gt.u32	%p1498, %r23567, -209382721;
	@%p1498 bra 	BB5_1374;

	setp.lt.u32	%p1499, %r23567, -209382721;
	@%p1499 bra 	BB5_1375;

	setp.gt.u32	%p1500, %r23566, 1731252896;
	@%p1500 bra 	BB5_1374;

	setp.lt.u32	%p1501, %r23566, 1731252896;
	@%p1501 bra 	BB5_1375;

	setp.gt.u32	%p1502, %r23565, -156174812;
	@%p1502 bra 	BB5_1374;

	setp.lt.u32	%p1503, %r23565, -156174812;
	@%p1503 bra 	BB5_1375;

	setp.gt.u32	%p1504, %r23564, 514588670;
	@%p1504 bra 	BB5_1374;

	setp.lt.u32	%p1505, %r23564, 514588670;
	@%p1505 bra 	BB5_1375;

	setp.gt.u32	%p1506, %r23563, -1319895041;
	@%p1506 bra 	BB5_1374;

	setp.lt.u32	%p1507, %r23563, -1319895041;
	@%p1507 bra 	BB5_1375;

	setp.gt.u32	%p1508, %r23562, -1174470657;
	@%p1508 bra 	BB5_1374;

	setp.lt.u32	%p1509, %r23562, -1174470657;
	setp.lt.u32	%p1510, %r23561, -21845;
	or.pred  	%p1511, %p1509, %p1510;
	@%p1511 bra 	BB5_1375;

BB5_1374:
	mov.u32 	%r25477, -21845;
	mov.u32 	%r25478, -1174470657;
	mov.u32 	%r25479, -1319895041;
	mov.u32 	%r25480, 514588670;
	mov.u32 	%r25481, -156174812;
	mov.u32 	%r25482, 1731252896;
	mov.u32 	%r25483, -209382721;
	mov.u32 	%r25484, 1685539716;
	mov.u32 	%r25485, 1129032919;
	mov.u32 	%r25486, 1260103606;
	mov.u32 	%r25487, 964683418;
	mov.u32 	%r25488, 436277738;
	// inline asm
	sub.cc.u32 %r23561, %r23561, %r25477;
subc.cc.u32 %r23562, %r23562, %r25478;
subc.cc.u32 %r23563, %r23563, %r25479;
subc.cc.u32 %r23564, %r23564, %r25480;
subc.cc.u32 %r23565, %r23565, %r25481;
subc.cc.u32 %r23566, %r23566, %r25482;
subc.cc.u32 %r23567, %r23567, %r25483;
subc.cc.u32 %r23568, %r23568, %r25484;
subc.cc.u32 %r23569, %r23569, %r25485;
subc.cc.u32 %r23570, %r23570, %r25486;
subc.cc.u32 %r23571, %r23571, %r25487;
subc.u32 %r23572, %r23572, %r25488;

	// inline asm

BB5_1375:
	// Callseq Start 142
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r23561;
	st.param.b32	[param0+4], %r23562;
	st.param.b32	[param0+8], %r23563;
	st.param.b32	[param0+12], %r23564;
	st.param.b32	[param0+16], %r23565;
	st.param.b32	[param0+20], %r23566;
	st.param.b32	[param0+24], %r23567;
	st.param.b32	[param0+28], %r23568;
	st.param.b32	[param0+32], %r23569;
	st.param.b32	[param0+36], %r23570;
	st.param.b32	[param0+40], %r23571;
	st.param.b32	[param0+44], %r23572;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r48187;
	st.param.b32	[param1+4], %r48186;
	st.param.b32	[param1+8], %r48185;
	st.param.b32	[param1+12], %r48184;
	st.param.b32	[param1+16], %r48183;
	st.param.b32	[param1+20], %r48182;
	st.param.b32	[param1+24], %r48181;
	st.param.b32	[param1+28], %r48180;
	st.param.b32	[param1+32], %r48179;
	st.param.b32	[param1+36], %r48178;
	st.param.b32	[param1+40], %r48177;
	st.param.b32	[param1+44], %r48176;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r25525, [retval0+0];
	ld.param.b32	%r25526, [retval0+4];
	ld.param.b32	%r25527, [retval0+8];
	ld.param.b32	%r25528, [retval0+12];
	ld.param.b32	%r25529, [retval0+16];
	ld.param.b32	%r25530, [retval0+20];
	ld.param.b32	%r25531, [retval0+24];
	ld.param.b32	%r25532, [retval0+28];
	ld.param.b32	%r25533, [retval0+32];
	ld.param.b32	%r25534, [retval0+36];
	ld.param.b32	%r25535, [retval0+40];
	ld.param.b32	%r25536, [retval0+44];
	
	//{
	}// Callseq End 142
	mov.u32 	%r48307, %r25525;
	mov.u32 	%r48300, %r25532;
	mov.u32 	%r48305, %r25527;
	mov.u32 	%r48298, %r25534;
	mov.u32 	%r48303, %r25529;
	mov.u32 	%r48296, %r25536;
	mov.u32 	%r48301, %r25531;
	mov.u32 	%r48306, %r25526;
	mov.u32 	%r48299, %r25533;
	mov.u32 	%r48304, %r25528;
	mov.u32 	%r48297, %r25535;
	mov.u32 	%r48302, %r25530;
	// inline asm
	sub.cc.u32 %r48307, %r48307, %r3616;
subc.cc.u32 %r48306, %r48306, %r3617;
subc.cc.u32 %r48305, %r48305, %r3618;
subc.cc.u32 %r48304, %r48304, %r3619;
subc.cc.u32 %r48303, %r48303, %r3620;
subc.cc.u32 %r48302, %r48302, %r3621;
subc.cc.u32 %r48301, %r48301, %r3622;
subc.cc.u32 %r48300, %r48300, %r3623;
subc.cc.u32 %r48299, %r48299, %r3624;
subc.cc.u32 %r48298, %r48298, %r3625;
subc.cc.u32 %r48297, %r48297, %r3626;
subc.u32 %r48296, %r48296, %r3627;

	// inline asm
	setp.gt.u32	%p1512, %r25536, %r3627;
	@%p1512 bra 	BB5_1398;

	setp.lt.u32	%p1513, %r25536, %r3627;
	@%p1513 bra 	BB5_1397;

	setp.gt.u32	%p1514, %r25535, %r3626;
	@%p1514 bra 	BB5_1398;

	setp.lt.u32	%p1515, %r25535, %r3626;
	@%p1515 bra 	BB5_1397;

	setp.gt.u32	%p1516, %r25534, %r3625;
	@%p1516 bra 	BB5_1398;

	setp.lt.u32	%p1517, %r25534, %r3625;
	@%p1517 bra 	BB5_1397;

	setp.gt.u32	%p1518, %r25533, %r3624;
	@%p1518 bra 	BB5_1398;

	setp.lt.u32	%p1519, %r25533, %r3624;
	@%p1519 bra 	BB5_1397;

	setp.gt.u32	%p1520, %r25532, %r3623;
	@%p1520 bra 	BB5_1398;

	setp.lt.u32	%p1521, %r25532, %r3623;
	@%p1521 bra 	BB5_1397;

	setp.gt.u32	%p1522, %r25531, %r3622;
	@%p1522 bra 	BB5_1398;

	setp.lt.u32	%p1523, %r25531, %r3622;
	@%p1523 bra 	BB5_1397;

	setp.gt.u32	%p1524, %r25530, %r3621;
	@%p1524 bra 	BB5_1398;

	setp.lt.u32	%p1525, %r25530, %r3621;
	@%p1525 bra 	BB5_1397;

	setp.gt.u32	%p1526, %r25529, %r3620;
	@%p1526 bra 	BB5_1398;

	setp.lt.u32	%p1527, %r25529, %r3620;
	@%p1527 bra 	BB5_1397;

	setp.gt.u32	%p1528, %r25528, %r3619;
	@%p1528 bra 	BB5_1398;

	setp.lt.u32	%p1529, %r25528, %r3619;
	@%p1529 bra 	BB5_1397;

	setp.gt.u32	%p1530, %r25527, %r3618;
	@%p1530 bra 	BB5_1398;

	setp.lt.u32	%p1531, %r25527, %r3618;
	@%p1531 bra 	BB5_1397;

	setp.gt.u32	%p1532, %r25526, %r3617;
	@%p1532 bra 	BB5_1398;

	setp.ge.u32	%p1533, %r25526, %r3617;
	setp.ge.u32	%p1534, %r25525, %r3616;
	and.pred  	%p1535, %p1533, %p1534;
	@%p1535 bra 	BB5_1398;

BB5_1397:
	mov.u32 	%r25549, -21845;
	mov.u32 	%r25550, -1174470657;
	mov.u32 	%r25551, -1319895041;
	mov.u32 	%r25552, 514588670;
	mov.u32 	%r25553, -156174812;
	mov.u32 	%r25554, 1731252896;
	mov.u32 	%r25555, -209382721;
	mov.u32 	%r25556, 1685539716;
	mov.u32 	%r25557, 1129032919;
	mov.u32 	%r25558, 1260103606;
	mov.u32 	%r25559, 964683418;
	mov.u32 	%r25560, 436277738;
	// inline asm
	add.cc.u32 %r48307, %r48307, %r25549;
addc.cc.u32 %r48306, %r48306, %r25550;
addc.cc.u32 %r48305, %r48305, %r25551;
addc.cc.u32 %r48304, %r48304, %r25552;
addc.cc.u32 %r48303, %r48303, %r25553;
addc.cc.u32 %r48302, %r48302, %r25554;
addc.cc.u32 %r48301, %r48301, %r25555;
addc.cc.u32 %r48300, %r48300, %r25556;
addc.cc.u32 %r48299, %r48299, %r25557;
addc.cc.u32 %r48298, %r48298, %r25558;
addc.cc.u32 %r48297, %r48297, %r25559;
addc.u32 %r48296, %r48296, %r25560;

	// inline asm

BB5_1398:
	mov.u32 	%r25580, %r48300;
	mov.u32 	%r25573, %r48307;
	mov.u32 	%r25578, %r48302;
	mov.u32 	%r25583, %r48297;
	mov.u32 	%r25576, %r48304;
	mov.u32 	%r25581, %r48299;
	mov.u32 	%r25574, %r48306;
	mov.u32 	%r25579, %r48301;
	mov.u32 	%r25584, %r48296;
	mov.u32 	%r25577, %r48303;
	mov.u32 	%r25582, %r48298;
	mov.u32 	%r25575, %r48305;
	// inline asm
	sub.cc.u32 %r25573, %r25573, %r3628;
subc.cc.u32 %r25574, %r25574, %r3629;
subc.cc.u32 %r25575, %r25575, %r3630;
subc.cc.u32 %r25576, %r25576, %r3631;
subc.cc.u32 %r25577, %r25577, %r3632;
subc.cc.u32 %r25578, %r25578, %r3633;
subc.cc.u32 %r25579, %r25579, %r3634;
subc.cc.u32 %r25580, %r25580, %r3635;
subc.cc.u32 %r25581, %r25581, %r3636;
subc.cc.u32 %r25582, %r25582, %r3637;
subc.cc.u32 %r25583, %r25583, %r3638;
subc.u32 %r25584, %r25584, %r3639;

	// inline asm
	setp.gt.u32	%p1536, %r48296, %r3639;
	@%p1536 bra 	BB5_1421;

	setp.lt.u32	%p1537, %r48296, %r3639;
	@%p1537 bra 	BB5_1420;

	setp.gt.u32	%p1538, %r48297, %r3638;
	@%p1538 bra 	BB5_1421;

	setp.lt.u32	%p1539, %r48297, %r3638;
	@%p1539 bra 	BB5_1420;

	setp.gt.u32	%p1540, %r48298, %r3637;
	@%p1540 bra 	BB5_1421;

	setp.lt.u32	%p1541, %r48298, %r3637;
	@%p1541 bra 	BB5_1420;

	setp.gt.u32	%p1542, %r48299, %r3636;
	@%p1542 bra 	BB5_1421;

	setp.lt.u32	%p1543, %r48299, %r3636;
	@%p1543 bra 	BB5_1420;

	setp.gt.u32	%p1544, %r48300, %r3635;
	@%p1544 bra 	BB5_1421;

	setp.lt.u32	%p1545, %r48300, %r3635;
	@%p1545 bra 	BB5_1420;

	setp.gt.u32	%p1546, %r48301, %r3634;
	@%p1546 bra 	BB5_1421;

	setp.lt.u32	%p1547, %r48301, %r3634;
	@%p1547 bra 	BB5_1420;

	setp.gt.u32	%p1548, %r48302, %r3633;
	@%p1548 bra 	BB5_1421;

	setp.lt.u32	%p1549, %r48302, %r3633;
	@%p1549 bra 	BB5_1420;

	setp.gt.u32	%p1550, %r48303, %r3632;
	@%p1550 bra 	BB5_1421;

	setp.lt.u32	%p1551, %r48303, %r3632;
	@%p1551 bra 	BB5_1420;

	setp.gt.u32	%p1552, %r48304, %r3631;
	@%p1552 bra 	BB5_1421;

	setp.lt.u32	%p1553, %r48304, %r3631;
	@%p1553 bra 	BB5_1420;

	setp.gt.u32	%p1554, %r48305, %r3630;
	@%p1554 bra 	BB5_1421;

	setp.lt.u32	%p1555, %r48305, %r3630;
	@%p1555 bra 	BB5_1420;

	setp.gt.u32	%p1556, %r48306, %r3629;
	@%p1556 bra 	BB5_1421;

	setp.ge.u32	%p1557, %r48306, %r3629;
	setp.ge.u32	%p1558, %r48307, %r3628;
	and.pred  	%p1559, %p1557, %p1558;
	@%p1559 bra 	BB5_1421;

BB5_1420:
	mov.u32 	%r25621, -21845;
	mov.u32 	%r25622, -1174470657;
	mov.u32 	%r25623, -1319895041;
	mov.u32 	%r25624, 514588670;
	mov.u32 	%r25625, -156174812;
	mov.u32 	%r25626, 1731252896;
	mov.u32 	%r25627, -209382721;
	mov.u32 	%r25628, 1685539716;
	mov.u32 	%r25629, 1129032919;
	mov.u32 	%r25630, 1260103606;
	mov.u32 	%r25631, 964683418;
	mov.u32 	%r25632, 436277738;
	// inline asm
	add.cc.u32 %r25573, %r25573, %r25621;
addc.cc.u32 %r25574, %r25574, %r25622;
addc.cc.u32 %r25575, %r25575, %r25623;
addc.cc.u32 %r25576, %r25576, %r25624;
addc.cc.u32 %r25577, %r25577, %r25625;
addc.cc.u32 %r25578, %r25578, %r25626;
addc.cc.u32 %r25579, %r25579, %r25627;
addc.cc.u32 %r25580, %r25580, %r25628;
addc.cc.u32 %r25581, %r25581, %r25629;
addc.cc.u32 %r25582, %r25582, %r25630;
addc.cc.u32 %r25583, %r25583, %r25631;
addc.u32 %r25584, %r25584, %r25632;

	// inline asm

BB5_1421:
	mov.u32 	%r25646, %r3617;
	mov.u32 	%r25653, %r3624;
	mov.u32 	%r25648, %r3619;
	mov.u32 	%r25655, %r3626;
	mov.u32 	%r25650, %r3621;
	mov.u32 	%r25645, %r3616;
	mov.u32 	%r25652, %r3623;
	mov.u32 	%r25647, %r3618;
	mov.u32 	%r25654, %r3625;
	mov.u32 	%r25649, %r3620;
	mov.u32 	%r25656, %r3627;
	mov.u32 	%r25651, %r3622;
	// inline asm
	sub.cc.u32 %r25645, %r25645, %r3628;
subc.cc.u32 %r25646, %r25646, %r3629;
subc.cc.u32 %r25647, %r25647, %r3630;
subc.cc.u32 %r25648, %r25648, %r3631;
subc.cc.u32 %r25649, %r25649, %r3632;
subc.cc.u32 %r25650, %r25650, %r3633;
subc.cc.u32 %r25651, %r25651, %r3634;
subc.cc.u32 %r25652, %r25652, %r3635;
subc.cc.u32 %r25653, %r25653, %r3636;
subc.cc.u32 %r25654, %r25654, %r3637;
subc.cc.u32 %r25655, %r25655, %r3638;
subc.u32 %r25656, %r25656, %r3639;

	// inline asm
	setp.gt.u32	%p1560, %r3627, %r3639;
	@%p1560 bra 	BB5_1444;

	setp.lt.u32	%p1561, %r3627, %r3639;
	@%p1561 bra 	BB5_1443;

	setp.gt.u32	%p1562, %r3626, %r3638;
	@%p1562 bra 	BB5_1444;

	setp.lt.u32	%p1563, %r3626, %r3638;
	@%p1563 bra 	BB5_1443;

	setp.gt.u32	%p1564, %r3625, %r3637;
	@%p1564 bra 	BB5_1444;

	setp.lt.u32	%p1565, %r3625, %r3637;
	@%p1565 bra 	BB5_1443;

	setp.gt.u32	%p1566, %r3624, %r3636;
	@%p1566 bra 	BB5_1444;

	setp.lt.u32	%p1567, %r3624, %r3636;
	@%p1567 bra 	BB5_1443;

	setp.gt.u32	%p1568, %r3623, %r3635;
	@%p1568 bra 	BB5_1444;

	setp.lt.u32	%p1569, %r3623, %r3635;
	@%p1569 bra 	BB5_1443;

	setp.gt.u32	%p1570, %r3622, %r3634;
	@%p1570 bra 	BB5_1444;

	setp.lt.u32	%p1571, %r3622, %r3634;
	@%p1571 bra 	BB5_1443;

	setp.gt.u32	%p1572, %r3621, %r3633;
	@%p1572 bra 	BB5_1444;

	setp.lt.u32	%p1573, %r3621, %r3633;
	@%p1573 bra 	BB5_1443;

	setp.gt.u32	%p1574, %r3620, %r3632;
	@%p1574 bra 	BB5_1444;

	setp.lt.u32	%p1575, %r3620, %r3632;
	@%p1575 bra 	BB5_1443;

	setp.gt.u32	%p1576, %r3619, %r3631;
	@%p1576 bra 	BB5_1444;

	setp.lt.u32	%p1577, %r3619, %r3631;
	@%p1577 bra 	BB5_1443;

	setp.gt.u32	%p1578, %r3618, %r3630;
	@%p1578 bra 	BB5_1444;

	setp.lt.u32	%p1579, %r3618, %r3630;
	@%p1579 bra 	BB5_1443;

	setp.gt.u32	%p1580, %r3617, %r3629;
	@%p1580 bra 	BB5_1444;

	setp.ge.u32	%p1581, %r3617, %r3629;
	setp.ge.u32	%p1582, %r3616, %r3628;
	and.pred  	%p1583, %p1581, %p1582;
	@%p1583 bra 	BB5_1444;

BB5_1443:
	mov.u32 	%r25693, -21845;
	mov.u32 	%r25694, -1174470657;
	mov.u32 	%r25695, -1319895041;
	mov.u32 	%r25696, 514588670;
	mov.u32 	%r25697, -156174812;
	mov.u32 	%r25698, 1731252896;
	mov.u32 	%r25699, -209382721;
	mov.u32 	%r25700, 1685539716;
	mov.u32 	%r25701, 1129032919;
	mov.u32 	%r25702, 1260103606;
	mov.u32 	%r25703, 964683418;
	mov.u32 	%r25704, 436277738;
	// inline asm
	add.cc.u32 %r25645, %r25645, %r25693;
addc.cc.u32 %r25646, %r25646, %r25694;
addc.cc.u32 %r25647, %r25647, %r25695;
addc.cc.u32 %r25648, %r25648, %r25696;
addc.cc.u32 %r25649, %r25649, %r25697;
addc.cc.u32 %r25650, %r25650, %r25698;
addc.cc.u32 %r25651, %r25651, %r25699;
addc.cc.u32 %r25652, %r25652, %r25700;
addc.cc.u32 %r25653, %r25653, %r25701;
addc.cc.u32 %r25654, %r25654, %r25702;
addc.cc.u32 %r25655, %r25655, %r25703;
addc.u32 %r25656, %r25656, %r25704;

	// inline asm

BB5_1444:
	// Callseq Start 143
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r25645;
	st.param.b32	[param0+4], %r25646;
	st.param.b32	[param0+8], %r25647;
	st.param.b32	[param0+12], %r25648;
	st.param.b32	[param0+16], %r25649;
	st.param.b32	[param0+20], %r25650;
	st.param.b32	[param0+24], %r25651;
	st.param.b32	[param0+28], %r25652;
	st.param.b32	[param0+32], %r25653;
	st.param.b32	[param0+36], %r25654;
	st.param.b32	[param0+40], %r25655;
	st.param.b32	[param0+44], %r25656;
	st.param.b32	[param0+48], %r25573;
	st.param.b32	[param0+52], %r25574;
	st.param.b32	[param0+56], %r25575;
	st.param.b32	[param0+60], %r25576;
	st.param.b32	[param0+64], %r25577;
	st.param.b32	[param0+68], %r25578;
	st.param.b32	[param0+72], %r25579;
	st.param.b32	[param0+76], %r25580;
	st.param.b32	[param0+80], %r25581;
	st.param.b32	[param0+84], %r25582;
	st.param.b32	[param0+88], %r25583;
	st.param.b32	[param0+92], %r25584;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_double, 
	(
	param0
	);
	ld.param.b32	%r3880, [retval0+0];
	ld.param.b32	%r3881, [retval0+4];
	ld.param.b32	%r3882, [retval0+8];
	ld.param.b32	%r3883, [retval0+12];
	ld.param.b32	%r3884, [retval0+16];
	ld.param.b32	%r3885, [retval0+20];
	ld.param.b32	%r3886, [retval0+24];
	ld.param.b32	%r3887, [retval0+28];
	ld.param.b32	%r3888, [retval0+32];
	ld.param.b32	%r3889, [retval0+36];
	ld.param.b32	%r3890, [retval0+40];
	ld.param.b32	%r3891, [retval0+44];
	ld.param.b32	%r3892, [retval0+48];
	ld.param.b32	%r3893, [retval0+52];
	ld.param.b32	%r3894, [retval0+56];
	ld.param.b32	%r3895, [retval0+60];
	ld.param.b32	%r3896, [retval0+64];
	ld.param.b32	%r3897, [retval0+68];
	ld.param.b32	%r3898, [retval0+72];
	ld.param.b32	%r3899, [retval0+76];
	ld.param.b32	%r3900, [retval0+80];
	ld.param.b32	%r3901, [retval0+84];
	ld.param.b32	%r3902, [retval0+88];
	ld.param.b32	%r3903, [retval0+92];
	
	//{
	}// Callseq End 143
	// Callseq Start 144
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r25035;
	st.param.b32	[param0+4], %r25036;
	st.param.b32	[param0+8], %r25037;
	st.param.b32	[param0+12], %r25038;
	st.param.b32	[param0+16], %r25039;
	st.param.b32	[param0+20], %r25040;
	st.param.b32	[param0+24], %r25041;
	st.param.b32	[param0+28], %r25042;
	st.param.b32	[param0+32], %r25043;
	st.param.b32	[param0+36], %r25044;
	st.param.b32	[param0+40], %r25045;
	st.param.b32	[param0+44], %r25046;
	st.param.b32	[param0+48], %r24963;
	st.param.b32	[param0+52], %r24964;
	st.param.b32	[param0+56], %r24965;
	st.param.b32	[param0+60], %r24966;
	st.param.b32	[param0+64], %r24967;
	st.param.b32	[param0+68], %r24968;
	st.param.b32	[param0+72], %r24969;
	st.param.b32	[param0+76], %r24970;
	st.param.b32	[param0+80], %r24971;
	st.param.b32	[param0+84], %r24972;
	st.param.b32	[param0+88], %r24973;
	st.param.b32	[param0+92], %r24974;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r47911;
	st.param.b32	[param1+4], %r47910;
	st.param.b32	[param1+8], %r47909;
	st.param.b32	[param1+12], %r47908;
	st.param.b32	[param1+16], %r47907;
	st.param.b32	[param1+20], %r47906;
	st.param.b32	[param1+24], %r47905;
	st.param.b32	[param1+28], %r47904;
	st.param.b32	[param1+32], %r47903;
	st.param.b32	[param1+36], %r22950;
	st.param.b32	[param1+40], %r22951;
	st.param.b32	[param1+44], %r22952;
	st.param.b32	[param1+48], %r24795;
	st.param.b32	[param1+52], %r24796;
	st.param.b32	[param1+56], %r24797;
	st.param.b32	[param1+60], %r24798;
	st.param.b32	[param1+64], %r24799;
	st.param.b32	[param1+68], %r24800;
	st.param.b32	[param1+72], %r24801;
	st.param.b32	[param1+76], %r24802;
	st.param.b32	[param1+80], %r24803;
	st.param.b32	[param1+84], %r24804;
	st.param.b32	[param1+88], %r24805;
	st.param.b32	[param1+92], %r24806;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r25729, [retval0+0];
	ld.param.b32	%r25730, [retval0+4];
	ld.param.b32	%r25731, [retval0+8];
	ld.param.b32	%r25732, [retval0+12];
	ld.param.b32	%r25733, [retval0+16];
	ld.param.b32	%r25734, [retval0+20];
	ld.param.b32	%r25735, [retval0+24];
	ld.param.b32	%r25736, [retval0+28];
	ld.param.b32	%r25737, [retval0+32];
	ld.param.b32	%r25738, [retval0+36];
	ld.param.b32	%r25739, [retval0+40];
	ld.param.b32	%r25740, [retval0+44];
	ld.param.b32	%r25717, [retval0+48];
	ld.param.b32	%r25718, [retval0+52];
	ld.param.b32	%r25719, [retval0+56];
	ld.param.b32	%r25720, [retval0+60];
	ld.param.b32	%r25721, [retval0+64];
	ld.param.b32	%r25722, [retval0+68];
	ld.param.b32	%r25723, [retval0+72];
	ld.param.b32	%r25724, [retval0+76];
	ld.param.b32	%r25725, [retval0+80];
	ld.param.b32	%r25726, [retval0+84];
	ld.param.b32	%r25727, [retval0+88];
	ld.param.b32	%r25728, [retval0+92];
	
	//{
	}// Callseq End 144
	// Callseq Start 145
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r25729;
	st.param.b32	[param0+4], %r25730;
	st.param.b32	[param0+8], %r25731;
	st.param.b32	[param0+12], %r25732;
	st.param.b32	[param0+16], %r25733;
	st.param.b32	[param0+20], %r25734;
	st.param.b32	[param0+24], %r25735;
	st.param.b32	[param0+28], %r25736;
	st.param.b32	[param0+32], %r25737;
	st.param.b32	[param0+36], %r25738;
	st.param.b32	[param0+40], %r25739;
	st.param.b32	[param0+44], %r25740;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r3148;
	st.param.b32	[param1+4], %r3149;
	st.param.b32	[param1+8], %r3150;
	st.param.b32	[param1+12], %r3151;
	st.param.b32	[param1+16], %r3152;
	st.param.b32	[param1+20], %r3153;
	st.param.b32	[param1+24], %r3154;
	st.param.b32	[param1+28], %r3155;
	st.param.b32	[param1+32], %r3156;
	st.param.b32	[param1+36], %r3157;
	st.param.b32	[param1+40], %r3158;
	st.param.b32	[param1+44], %r3159;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r3904, [retval0+0];
	ld.param.b32	%r3905, [retval0+4];
	ld.param.b32	%r3906, [retval0+8];
	ld.param.b32	%r3907, [retval0+12];
	ld.param.b32	%r3908, [retval0+16];
	ld.param.b32	%r3909, [retval0+20];
	ld.param.b32	%r3910, [retval0+24];
	ld.param.b32	%r3911, [retval0+28];
	ld.param.b32	%r3912, [retval0+32];
	ld.param.b32	%r3913, [retval0+36];
	ld.param.b32	%r3914, [retval0+40];
	ld.param.b32	%r3915, [retval0+44];
	
	//{
	}// Callseq End 145
	// Callseq Start 146
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r25717;
	st.param.b32	[param0+4], %r25718;
	st.param.b32	[param0+8], %r25719;
	st.param.b32	[param0+12], %r25720;
	st.param.b32	[param0+16], %r25721;
	st.param.b32	[param0+20], %r25722;
	st.param.b32	[param0+24], %r25723;
	st.param.b32	[param0+28], %r25724;
	st.param.b32	[param0+32], %r25725;
	st.param.b32	[param0+36], %r25726;
	st.param.b32	[param0+40], %r25727;
	st.param.b32	[param0+44], %r25728;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r3160;
	st.param.b32	[param1+4], %r3161;
	st.param.b32	[param1+8], %r3162;
	st.param.b32	[param1+12], %r3163;
	st.param.b32	[param1+16], %r3164;
	st.param.b32	[param1+20], %r3165;
	st.param.b32	[param1+24], %r3166;
	st.param.b32	[param1+28], %r3167;
	st.param.b32	[param1+32], %r3168;
	st.param.b32	[param1+36], %r3169;
	st.param.b32	[param1+40], %r3170;
	st.param.b32	[param1+44], %r3171;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r3916, [retval0+0];
	ld.param.b32	%r3917, [retval0+4];
	ld.param.b32	%r3918, [retval0+8];
	ld.param.b32	%r3919, [retval0+12];
	ld.param.b32	%r3920, [retval0+16];
	ld.param.b32	%r3921, [retval0+20];
	ld.param.b32	%r3922, [retval0+24];
	ld.param.b32	%r3923, [retval0+28];
	ld.param.b32	%r3924, [retval0+32];
	ld.param.b32	%r3925, [retval0+36];
	ld.param.b32	%r3926, [retval0+40];
	ld.param.b32	%r3927, [retval0+44];
	
	//{
	}// Callseq End 146
	// inline asm
	add.cc.u32 %r25717, %r25717, %r25729;
addc.cc.u32 %r25718, %r25718, %r25730;
addc.cc.u32 %r25719, %r25719, %r25731;
addc.cc.u32 %r25720, %r25720, %r25732;
addc.cc.u32 %r25721, %r25721, %r25733;
addc.cc.u32 %r25722, %r25722, %r25734;
addc.cc.u32 %r25723, %r25723, %r25735;
addc.cc.u32 %r25724, %r25724, %r25736;
addc.cc.u32 %r25725, %r25725, %r25737;
addc.cc.u32 %r25726, %r25726, %r25738;
addc.cc.u32 %r25727, %r25727, %r25739;
addc.u32 %r25728, %r25728, %r25740;

	// inline asm
	setp.gt.u32	%p1584, %r25728, 436277738;
	@%p1584 bra 	BB5_1466;

	setp.lt.u32	%p1585, %r25728, 436277738;
	@%p1585 bra 	BB5_1467;

	setp.gt.u32	%p1586, %r25727, 964683418;
	@%p1586 bra 	BB5_1466;

	setp.lt.u32	%p1587, %r25727, 964683418;
	@%p1587 bra 	BB5_1467;

	setp.gt.u32	%p1588, %r25726, 1260103606;
	@%p1588 bra 	BB5_1466;

	setp.lt.u32	%p1589, %r25726, 1260103606;
	@%p1589 bra 	BB5_1467;

	setp.gt.u32	%p1590, %r25725, 1129032919;
	@%p1590 bra 	BB5_1466;

	setp.lt.u32	%p1591, %r25725, 1129032919;
	@%p1591 bra 	BB5_1467;

	setp.gt.u32	%p1592, %r25724, 1685539716;
	@%p1592 bra 	BB5_1466;

	setp.lt.u32	%p1593, %r25724, 1685539716;
	@%p1593 bra 	BB5_1467;

	setp.gt.u32	%p1594, %r25723, -209382721;
	@%p1594 bra 	BB5_1466;

	setp.lt.u32	%p1595, %r25723, -209382721;
	@%p1595 bra 	BB5_1467;

	setp.gt.u32	%p1596, %r25722, 1731252896;
	@%p1596 bra 	BB5_1466;

	setp.lt.u32	%p1597, %r25722, 1731252896;
	@%p1597 bra 	BB5_1467;

	setp.gt.u32	%p1598, %r25721, -156174812;
	@%p1598 bra 	BB5_1466;

	setp.lt.u32	%p1599, %r25721, -156174812;
	@%p1599 bra 	BB5_1467;

	setp.gt.u32	%p1600, %r25720, 514588670;
	@%p1600 bra 	BB5_1466;

	setp.lt.u32	%p1601, %r25720, 514588670;
	@%p1601 bra 	BB5_1467;

	setp.gt.u32	%p1602, %r25719, -1319895041;
	@%p1602 bra 	BB5_1466;

	setp.lt.u32	%p1603, %r25719, -1319895041;
	@%p1603 bra 	BB5_1467;

	setp.gt.u32	%p1604, %r25718, -1174470657;
	@%p1604 bra 	BB5_1466;

	setp.lt.u32	%p1605, %r25718, -1174470657;
	setp.lt.u32	%p1606, %r25717, -21845;
	or.pred  	%p1607, %p1605, %p1606;
	@%p1607 bra 	BB5_1467;

BB5_1466:
	mov.u32 	%r25765, -21845;
	mov.u32 	%r25766, -1174470657;
	mov.u32 	%r25767, -1319895041;
	mov.u32 	%r25768, 514588670;
	mov.u32 	%r25769, -156174812;
	mov.u32 	%r25770, 1731252896;
	mov.u32 	%r25771, -209382721;
	mov.u32 	%r25772, 1685539716;
	mov.u32 	%r25773, 1129032919;
	mov.u32 	%r25774, 1260103606;
	mov.u32 	%r25775, 964683418;
	mov.u32 	%r25776, 436277738;
	// inline asm
	sub.cc.u32 %r25717, %r25717, %r25765;
subc.cc.u32 %r25718, %r25718, %r25766;
subc.cc.u32 %r25719, %r25719, %r25767;
subc.cc.u32 %r25720, %r25720, %r25768;
subc.cc.u32 %r25721, %r25721, %r25769;
subc.cc.u32 %r25722, %r25722, %r25770;
subc.cc.u32 %r25723, %r25723, %r25771;
subc.cc.u32 %r25724, %r25724, %r25772;
subc.cc.u32 %r25725, %r25725, %r25773;
subc.cc.u32 %r25726, %r25726, %r25774;
subc.cc.u32 %r25727, %r25727, %r25775;
subc.u32 %r25728, %r25728, %r25776;

	// inline asm

BB5_1467:
	// Callseq Start 147
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r25717;
	st.param.b32	[param0+4], %r25718;
	st.param.b32	[param0+8], %r25719;
	st.param.b32	[param0+12], %r25720;
	st.param.b32	[param0+16], %r25721;
	st.param.b32	[param0+20], %r25722;
	st.param.b32	[param0+24], %r25723;
	st.param.b32	[param0+28], %r25724;
	st.param.b32	[param0+32], %r25725;
	st.param.b32	[param0+36], %r25726;
	st.param.b32	[param0+40], %r25727;
	st.param.b32	[param0+44], %r25728;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r25107;
	st.param.b32	[param1+4], %r25108;
	st.param.b32	[param1+8], %r25109;
	st.param.b32	[param1+12], %r25110;
	st.param.b32	[param1+16], %r25111;
	st.param.b32	[param1+20], %r25112;
	st.param.b32	[param1+24], %r25113;
	st.param.b32	[param1+28], %r25114;
	st.param.b32	[param1+32], %r25115;
	st.param.b32	[param1+36], %r25116;
	st.param.b32	[param1+40], %r25117;
	st.param.b32	[param1+44], %r25118;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r25813, [retval0+0];
	ld.param.b32	%r25814, [retval0+4];
	ld.param.b32	%r25815, [retval0+8];
	ld.param.b32	%r25816, [retval0+12];
	ld.param.b32	%r25817, [retval0+16];
	ld.param.b32	%r25818, [retval0+20];
	ld.param.b32	%r25819, [retval0+24];
	ld.param.b32	%r25820, [retval0+28];
	ld.param.b32	%r25821, [retval0+32];
	ld.param.b32	%r25822, [retval0+36];
	ld.param.b32	%r25823, [retval0+40];
	ld.param.b32	%r25824, [retval0+44];
	
	//{
	}// Callseq End 147
	mov.u32 	%r48355, %r25813;
	mov.u32 	%r48348, %r25820;
	mov.u32 	%r48353, %r25815;
	mov.u32 	%r48346, %r25822;
	mov.u32 	%r48351, %r25817;
	mov.u32 	%r48344, %r25824;
	mov.u32 	%r48349, %r25819;
	mov.u32 	%r48354, %r25814;
	mov.u32 	%r48347, %r25821;
	mov.u32 	%r48352, %r25816;
	mov.u32 	%r48345, %r25823;
	mov.u32 	%r48350, %r25818;
	// inline asm
	sub.cc.u32 %r48355, %r48355, %r3904;
subc.cc.u32 %r48354, %r48354, %r3905;
subc.cc.u32 %r48353, %r48353, %r3906;
subc.cc.u32 %r48352, %r48352, %r3907;
subc.cc.u32 %r48351, %r48351, %r3908;
subc.cc.u32 %r48350, %r48350, %r3909;
subc.cc.u32 %r48349, %r48349, %r3910;
subc.cc.u32 %r48348, %r48348, %r3911;
subc.cc.u32 %r48347, %r48347, %r3912;
subc.cc.u32 %r48346, %r48346, %r3913;
subc.cc.u32 %r48345, %r48345, %r3914;
subc.u32 %r48344, %r48344, %r3915;

	// inline asm
	setp.gt.u32	%p1608, %r25824, %r3915;
	@%p1608 bra 	BB5_1490;

	setp.lt.u32	%p1609, %r25824, %r3915;
	@%p1609 bra 	BB5_1489;

	setp.gt.u32	%p1610, %r25823, %r3914;
	@%p1610 bra 	BB5_1490;

	setp.lt.u32	%p1611, %r25823, %r3914;
	@%p1611 bra 	BB5_1489;

	setp.gt.u32	%p1612, %r25822, %r3913;
	@%p1612 bra 	BB5_1490;

	setp.lt.u32	%p1613, %r25822, %r3913;
	@%p1613 bra 	BB5_1489;

	setp.gt.u32	%p1614, %r25821, %r3912;
	@%p1614 bra 	BB5_1490;

	setp.lt.u32	%p1615, %r25821, %r3912;
	@%p1615 bra 	BB5_1489;

	setp.gt.u32	%p1616, %r25820, %r3911;
	@%p1616 bra 	BB5_1490;

	setp.lt.u32	%p1617, %r25820, %r3911;
	@%p1617 bra 	BB5_1489;

	setp.gt.u32	%p1618, %r25819, %r3910;
	@%p1618 bra 	BB5_1490;

	setp.lt.u32	%p1619, %r25819, %r3910;
	@%p1619 bra 	BB5_1489;

	setp.gt.u32	%p1620, %r25818, %r3909;
	@%p1620 bra 	BB5_1490;

	setp.lt.u32	%p1621, %r25818, %r3909;
	@%p1621 bra 	BB5_1489;

	setp.gt.u32	%p1622, %r25817, %r3908;
	@%p1622 bra 	BB5_1490;

	setp.lt.u32	%p1623, %r25817, %r3908;
	@%p1623 bra 	BB5_1489;

	setp.gt.u32	%p1624, %r25816, %r3907;
	@%p1624 bra 	BB5_1490;

	setp.lt.u32	%p1625, %r25816, %r3907;
	@%p1625 bra 	BB5_1489;

	setp.gt.u32	%p1626, %r25815, %r3906;
	@%p1626 bra 	BB5_1490;

	setp.lt.u32	%p1627, %r25815, %r3906;
	@%p1627 bra 	BB5_1489;

	setp.gt.u32	%p1628, %r25814, %r3905;
	@%p1628 bra 	BB5_1490;

	setp.ge.u32	%p1629, %r25814, %r3905;
	setp.ge.u32	%p1630, %r25813, %r3904;
	and.pred  	%p1631, %p1629, %p1630;
	@%p1631 bra 	BB5_1490;

BB5_1489:
	mov.u32 	%r25837, -21845;
	mov.u32 	%r25838, -1174470657;
	mov.u32 	%r25839, -1319895041;
	mov.u32 	%r25840, 514588670;
	mov.u32 	%r25841, -156174812;
	mov.u32 	%r25842, 1731252896;
	mov.u32 	%r25843, -209382721;
	mov.u32 	%r25844, 1685539716;
	mov.u32 	%r25845, 1129032919;
	mov.u32 	%r25846, 1260103606;
	mov.u32 	%r25847, 964683418;
	mov.u32 	%r25848, 436277738;
	// inline asm
	add.cc.u32 %r48355, %r48355, %r25837;
addc.cc.u32 %r48354, %r48354, %r25838;
addc.cc.u32 %r48353, %r48353, %r25839;
addc.cc.u32 %r48352, %r48352, %r25840;
addc.cc.u32 %r48351, %r48351, %r25841;
addc.cc.u32 %r48350, %r48350, %r25842;
addc.cc.u32 %r48349, %r48349, %r25843;
addc.cc.u32 %r48348, %r48348, %r25844;
addc.cc.u32 %r48347, %r48347, %r25845;
addc.cc.u32 %r48346, %r48346, %r25846;
addc.cc.u32 %r48345, %r48345, %r25847;
addc.u32 %r48344, %r48344, %r25848;

	// inline asm

BB5_1490:
	mov.u32 	%r25864, %r48352;
	mov.u32 	%r25869, %r48347;
	mov.u32 	%r25862, %r48354;
	mov.u32 	%r25867, %r48349;
	mov.u32 	%r25872, %r48344;
	mov.u32 	%r25865, %r48351;
	mov.u32 	%r25870, %r48346;
	mov.u32 	%r25863, %r48353;
	mov.u32 	%r25868, %r48348;
	mov.u32 	%r25861, %r48355;
	mov.u32 	%r25866, %r48350;
	mov.u32 	%r25871, %r48345;
	// inline asm
	sub.cc.u32 %r25861, %r25861, %r3916;
subc.cc.u32 %r25862, %r25862, %r3917;
subc.cc.u32 %r25863, %r25863, %r3918;
subc.cc.u32 %r25864, %r25864, %r3919;
subc.cc.u32 %r25865, %r25865, %r3920;
subc.cc.u32 %r25866, %r25866, %r3921;
subc.cc.u32 %r25867, %r25867, %r3922;
subc.cc.u32 %r25868, %r25868, %r3923;
subc.cc.u32 %r25869, %r25869, %r3924;
subc.cc.u32 %r25870, %r25870, %r3925;
subc.cc.u32 %r25871, %r25871, %r3926;
subc.u32 %r25872, %r25872, %r3927;

	// inline asm
	setp.gt.u32	%p1632, %r48344, %r3927;
	@%p1632 bra 	BB5_1513;

	setp.lt.u32	%p1633, %r48344, %r3927;
	@%p1633 bra 	BB5_1512;

	setp.gt.u32	%p1634, %r48345, %r3926;
	@%p1634 bra 	BB5_1513;

	setp.lt.u32	%p1635, %r48345, %r3926;
	@%p1635 bra 	BB5_1512;

	setp.gt.u32	%p1636, %r48346, %r3925;
	@%p1636 bra 	BB5_1513;

	setp.lt.u32	%p1637, %r48346, %r3925;
	@%p1637 bra 	BB5_1512;

	setp.gt.u32	%p1638, %r48347, %r3924;
	@%p1638 bra 	BB5_1513;

	setp.lt.u32	%p1639, %r48347, %r3924;
	@%p1639 bra 	BB5_1512;

	setp.gt.u32	%p1640, %r48348, %r3923;
	@%p1640 bra 	BB5_1513;

	setp.lt.u32	%p1641, %r48348, %r3923;
	@%p1641 bra 	BB5_1512;

	setp.gt.u32	%p1642, %r48349, %r3922;
	@%p1642 bra 	BB5_1513;

	setp.lt.u32	%p1643, %r48349, %r3922;
	@%p1643 bra 	BB5_1512;

	setp.gt.u32	%p1644, %r48350, %r3921;
	@%p1644 bra 	BB5_1513;

	setp.lt.u32	%p1645, %r48350, %r3921;
	@%p1645 bra 	BB5_1512;

	setp.gt.u32	%p1646, %r48351, %r3920;
	@%p1646 bra 	BB5_1513;

	setp.lt.u32	%p1647, %r48351, %r3920;
	@%p1647 bra 	BB5_1512;

	setp.gt.u32	%p1648, %r48352, %r3919;
	@%p1648 bra 	BB5_1513;

	setp.lt.u32	%p1649, %r48352, %r3919;
	@%p1649 bra 	BB5_1512;

	setp.gt.u32	%p1650, %r48353, %r3918;
	@%p1650 bra 	BB5_1513;

	setp.lt.u32	%p1651, %r48353, %r3918;
	@%p1651 bra 	BB5_1512;

	setp.gt.u32	%p1652, %r48354, %r3917;
	@%p1652 bra 	BB5_1513;

	setp.ge.u32	%p1653, %r48354, %r3917;
	setp.ge.u32	%p1654, %r48355, %r3916;
	and.pred  	%p1655, %p1653, %p1654;
	@%p1655 bra 	BB5_1513;

BB5_1512:
	mov.u32 	%r25909, -21845;
	mov.u32 	%r25910, -1174470657;
	mov.u32 	%r25911, -1319895041;
	mov.u32 	%r25912, 514588670;
	mov.u32 	%r25913, -156174812;
	mov.u32 	%r25914, 1731252896;
	mov.u32 	%r25915, -209382721;
	mov.u32 	%r25916, 1685539716;
	mov.u32 	%r25917, 1129032919;
	mov.u32 	%r25918, 1260103606;
	mov.u32 	%r25919, 964683418;
	mov.u32 	%r25920, 436277738;
	// inline asm
	add.cc.u32 %r25861, %r25861, %r25909;
addc.cc.u32 %r25862, %r25862, %r25910;
addc.cc.u32 %r25863, %r25863, %r25911;
addc.cc.u32 %r25864, %r25864, %r25912;
addc.cc.u32 %r25865, %r25865, %r25913;
addc.cc.u32 %r25866, %r25866, %r25914;
addc.cc.u32 %r25867, %r25867, %r25915;
addc.cc.u32 %r25868, %r25868, %r25916;
addc.cc.u32 %r25869, %r25869, %r25917;
addc.cc.u32 %r25870, %r25870, %r25918;
addc.cc.u32 %r25871, %r25871, %r25919;
addc.u32 %r25872, %r25872, %r25920;

	// inline asm

BB5_1513:
	mov.u32 	%r25935, %r3906;
	mov.u32 	%r25942, %r3913;
	mov.u32 	%r25937, %r3908;
	mov.u32 	%r25944, %r3915;
	mov.u32 	%r25939, %r3910;
	mov.u32 	%r25934, %r3905;
	mov.u32 	%r25941, %r3912;
	mov.u32 	%r25936, %r3907;
	mov.u32 	%r25943, %r3914;
	mov.u32 	%r25938, %r3909;
	mov.u32 	%r25933, %r3904;
	mov.u32 	%r25940, %r3911;
	// inline asm
	sub.cc.u32 %r25933, %r25933, %r3916;
subc.cc.u32 %r25934, %r25934, %r3917;
subc.cc.u32 %r25935, %r25935, %r3918;
subc.cc.u32 %r25936, %r25936, %r3919;
subc.cc.u32 %r25937, %r25937, %r3920;
subc.cc.u32 %r25938, %r25938, %r3921;
subc.cc.u32 %r25939, %r25939, %r3922;
subc.cc.u32 %r25940, %r25940, %r3923;
subc.cc.u32 %r25941, %r25941, %r3924;
subc.cc.u32 %r25942, %r25942, %r3925;
subc.cc.u32 %r25943, %r25943, %r3926;
subc.u32 %r25944, %r25944, %r3927;

	// inline asm
	setp.gt.u32	%p1656, %r3915, %r3927;
	@%p1656 bra 	BB5_1536;

	setp.lt.u32	%p1657, %r3915, %r3927;
	@%p1657 bra 	BB5_1535;

	setp.gt.u32	%p1658, %r3914, %r3926;
	@%p1658 bra 	BB5_1536;

	setp.lt.u32	%p1659, %r3914, %r3926;
	@%p1659 bra 	BB5_1535;

	setp.gt.u32	%p1660, %r3913, %r3925;
	@%p1660 bra 	BB5_1536;

	setp.lt.u32	%p1661, %r3913, %r3925;
	@%p1661 bra 	BB5_1535;

	setp.gt.u32	%p1662, %r3912, %r3924;
	@%p1662 bra 	BB5_1536;

	setp.lt.u32	%p1663, %r3912, %r3924;
	@%p1663 bra 	BB5_1535;

	setp.gt.u32	%p1664, %r3911, %r3923;
	@%p1664 bra 	BB5_1536;

	setp.lt.u32	%p1665, %r3911, %r3923;
	@%p1665 bra 	BB5_1535;

	setp.gt.u32	%p1666, %r3910, %r3922;
	@%p1666 bra 	BB5_1536;

	setp.lt.u32	%p1667, %r3910, %r3922;
	@%p1667 bra 	BB5_1535;

	setp.gt.u32	%p1668, %r3909, %r3921;
	@%p1668 bra 	BB5_1536;

	setp.lt.u32	%p1669, %r3909, %r3921;
	@%p1669 bra 	BB5_1535;

	setp.gt.u32	%p1670, %r3908, %r3920;
	@%p1670 bra 	BB5_1536;

	setp.lt.u32	%p1671, %r3908, %r3920;
	@%p1671 bra 	BB5_1535;

	setp.gt.u32	%p1672, %r3907, %r3919;
	@%p1672 bra 	BB5_1536;

	setp.lt.u32	%p1673, %r3907, %r3919;
	@%p1673 bra 	BB5_1535;

	setp.gt.u32	%p1674, %r3906, %r3918;
	@%p1674 bra 	BB5_1536;

	setp.lt.u32	%p1675, %r3906, %r3918;
	@%p1675 bra 	BB5_1535;

	setp.gt.u32	%p1676, %r3905, %r3917;
	@%p1676 bra 	BB5_1536;

	setp.ge.u32	%p1677, %r3905, %r3917;
	setp.ge.u32	%p1678, %r3904, %r3916;
	and.pred  	%p1679, %p1677, %p1678;
	@%p1679 bra 	BB5_1536;

BB5_1535:
	mov.u32 	%r25981, -21845;
	mov.u32 	%r25982, -1174470657;
	mov.u32 	%r25983, -1319895041;
	mov.u32 	%r25984, 514588670;
	mov.u32 	%r25985, -156174812;
	mov.u32 	%r25986, 1731252896;
	mov.u32 	%r25987, -209382721;
	mov.u32 	%r25988, 1685539716;
	mov.u32 	%r25989, 1129032919;
	mov.u32 	%r25990, 1260103606;
	mov.u32 	%r25991, 964683418;
	mov.u32 	%r25992, 436277738;
	// inline asm
	add.cc.u32 %r25933, %r25933, %r25981;
addc.cc.u32 %r25934, %r25934, %r25982;
addc.cc.u32 %r25935, %r25935, %r25983;
addc.cc.u32 %r25936, %r25936, %r25984;
addc.cc.u32 %r25937, %r25937, %r25985;
addc.cc.u32 %r25938, %r25938, %r25986;
addc.cc.u32 %r25939, %r25939, %r25987;
addc.cc.u32 %r25940, %r25940, %r25988;
addc.cc.u32 %r25941, %r25941, %r25989;
addc.cc.u32 %r25942, %r25942, %r25990;
addc.cc.u32 %r25943, %r25943, %r25991;
addc.u32 %r25944, %r25944, %r25992;

	// inline asm

BB5_1536:
	// Callseq Start 148
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r25933;
	st.param.b32	[param0+4], %r25934;
	st.param.b32	[param0+8], %r25935;
	st.param.b32	[param0+12], %r25936;
	st.param.b32	[param0+16], %r25937;
	st.param.b32	[param0+20], %r25938;
	st.param.b32	[param0+24], %r25939;
	st.param.b32	[param0+28], %r25940;
	st.param.b32	[param0+32], %r25941;
	st.param.b32	[param0+36], %r25942;
	st.param.b32	[param0+40], %r25943;
	st.param.b32	[param0+44], %r25944;
	st.param.b32	[param0+48], %r25861;
	st.param.b32	[param0+52], %r25862;
	st.param.b32	[param0+56], %r25863;
	st.param.b32	[param0+60], %r25864;
	st.param.b32	[param0+64], %r25865;
	st.param.b32	[param0+68], %r25866;
	st.param.b32	[param0+72], %r25867;
	st.param.b32	[param0+76], %r25868;
	st.param.b32	[param0+80], %r25869;
	st.param.b32	[param0+84], %r25870;
	st.param.b32	[param0+88], %r25871;
	st.param.b32	[param0+92], %r25872;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r3880;
	st.param.b32	[param1+4], %r3881;
	st.param.b32	[param1+8], %r3882;
	st.param.b32	[param1+12], %r3883;
	st.param.b32	[param1+16], %r3884;
	st.param.b32	[param1+20], %r3885;
	st.param.b32	[param1+24], %r3886;
	st.param.b32	[param1+28], %r3887;
	st.param.b32	[param1+32], %r3888;
	st.param.b32	[param1+36], %r3889;
	st.param.b32	[param1+40], %r3890;
	st.param.b32	[param1+44], %r3891;
	st.param.b32	[param1+48], %r3892;
	st.param.b32	[param1+52], %r3893;
	st.param.b32	[param1+56], %r3894;
	st.param.b32	[param1+60], %r3895;
	st.param.b32	[param1+64], %r3896;
	st.param.b32	[param1+68], %r3897;
	st.param.b32	[param1+72], %r3898;
	st.param.b32	[param1+76], %r3899;
	st.param.b32	[param1+80], %r3900;
	st.param.b32	[param1+84], %r3901;
	st.param.b32	[param1+88], %r3902;
	st.param.b32	[param1+92], %r3903;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r48440, [retval0+0];
	ld.param.b32	%r48441, [retval0+4];
	ld.param.b32	%r48442, [retval0+8];
	ld.param.b32	%r48443, [retval0+12];
	ld.param.b32	%r48444, [retval0+16];
	ld.param.b32	%r48445, [retval0+20];
	ld.param.b32	%r48446, [retval0+24];
	ld.param.b32	%r48447, [retval0+28];
	ld.param.b32	%r48448, [retval0+32];
	ld.param.b32	%r48449, [retval0+36];
	ld.param.b32	%r48450, [retval0+40];
	ld.param.b32	%r48451, [retval0+44];
	ld.param.b32	%r23561, [retval0+48];
	ld.param.b32	%r23562, [retval0+52];
	ld.param.b32	%r23563, [retval0+56];
	ld.param.b32	%r23564, [retval0+60];
	ld.param.b32	%r23565, [retval0+64];
	ld.param.b32	%r23566, [retval0+68];
	ld.param.b32	%r23567, [retval0+72];
	ld.param.b32	%r23568, [retval0+76];
	ld.param.b32	%r23569, [retval0+80];
	ld.param.b32	%r23570, [retval0+84];
	ld.param.b32	%r23571, [retval0+88];
	ld.param.b32	%r23572, [retval0+92];
	
	//{
	}// Callseq End 148
	// Callseq Start 149
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r48464;
	st.param.b32	[param0+4], %r48465;
	st.param.b32	[param0+8], %r48466;
	st.param.b32	[param0+12], %r48467;
	st.param.b32	[param0+16], %r48468;
	st.param.b32	[param0+20], %r48469;
	st.param.b32	[param0+24], %r48470;
	st.param.b32	[param0+28], %r48471;
	st.param.b32	[param0+32], %r48472;
	st.param.b32	[param0+36], %r48473;
	st.param.b32	[param0+40], %r48474;
	st.param.b32	[param0+44], %r48475;
	st.param.b32	[param0+48], %r48476;
	st.param.b32	[param0+52], %r48477;
	st.param.b32	[param0+56], %r48478;
	st.param.b32	[param0+60], %r48479;
	st.param.b32	[param0+64], %r48480;
	st.param.b32	[param0+68], %r48481;
	st.param.b32	[param0+72], %r48482;
	st.param.b32	[param0+76], %r48483;
	st.param.b32	[param0+80], %r48484;
	st.param.b32	[param0+84], %r48485;
	st.param.b32	[param0+88], %r48486;
	st.param.b32	[param0+92], %r48487;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r2632;
	st.param.b32	[param1+4], %r2633;
	st.param.b32	[param1+8], %r2634;
	st.param.b32	[param1+12], %r2635;
	st.param.b32	[param1+16], %r2636;
	st.param.b32	[param1+20], %r2637;
	st.param.b32	[param1+24], %r2638;
	st.param.b32	[param1+28], %r2639;
	st.param.b32	[param1+32], %r2640;
	st.param.b32	[param1+36], %r2641;
	st.param.b32	[param1+40], %r2642;
	st.param.b32	[param1+44], %r2643;
	st.param.b32	[param1+48], %r2656;
	st.param.b32	[param1+52], %r2657;
	st.param.b32	[param1+56], %r2658;
	st.param.b32	[param1+60], %r2659;
	st.param.b32	[param1+64], %r2660;
	st.param.b32	[param1+68], %r2661;
	st.param.b32	[param1+72], %r2662;
	st.param.b32	[param1+76], %r2663;
	st.param.b32	[param1+80], %r2664;
	st.param.b32	[param1+84], %r2665;
	st.param.b32	[param1+88], %r2666;
	st.param.b32	[param1+92], %r2667;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_add, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r4132, [retval0+0];
	ld.param.b32	%r4133, [retval0+4];
	ld.param.b32	%r4134, [retval0+8];
	ld.param.b32	%r4135, [retval0+12];
	ld.param.b32	%r4136, [retval0+16];
	ld.param.b32	%r4137, [retval0+20];
	ld.param.b32	%r4138, [retval0+24];
	ld.param.b32	%r4139, [retval0+28];
	ld.param.b32	%r4140, [retval0+32];
	ld.param.b32	%r4141, [retval0+36];
	ld.param.b32	%r4142, [retval0+40];
	ld.param.b32	%r4143, [retval0+44];
	ld.param.b32	%r4144, [retval0+48];
	ld.param.b32	%r4145, [retval0+52];
	ld.param.b32	%r4146, [retval0+56];
	ld.param.b32	%r4147, [retval0+60];
	ld.param.b32	%r4148, [retval0+64];
	ld.param.b32	%r4149, [retval0+68];
	ld.param.b32	%r4150, [retval0+72];
	ld.param.b32	%r4151, [retval0+76];
	ld.param.b32	%r4152, [retval0+80];
	ld.param.b32	%r4153, [retval0+84];
	ld.param.b32	%r4154, [retval0+88];
	ld.param.b32	%r4155, [retval0+92];
	
	//{
	}// Callseq End 149
	// Callseq Start 150
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r4132;
	st.param.b32	[param0+4], %r4133;
	st.param.b32	[param0+8], %r4134;
	st.param.b32	[param0+12], %r4135;
	st.param.b32	[param0+16], %r4136;
	st.param.b32	[param0+20], %r4137;
	st.param.b32	[param0+24], %r4138;
	st.param.b32	[param0+28], %r4139;
	st.param.b32	[param0+32], %r4140;
	st.param.b32	[param0+36], %r4141;
	st.param.b32	[param0+40], %r4142;
	st.param.b32	[param0+44], %r4143;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r4144;
	st.param.b32	[param1+4], %r4145;
	st.param.b32	[param1+8], %r4146;
	st.param.b32	[param1+12], %r4147;
	st.param.b32	[param1+16], %r4148;
	st.param.b32	[param1+20], %r4149;
	st.param.b32	[param1+24], %r4150;
	st.param.b32	[param1+28], %r4151;
	st.param.b32	[param1+32], %r4152;
	st.param.b32	[param1+36], %r4153;
	st.param.b32	[param1+40], %r4154;
	st.param.b32	[param1+44], %r4155;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r4156, [retval0+0];
	ld.param.b32	%r4157, [retval0+4];
	ld.param.b32	%r4158, [retval0+8];
	ld.param.b32	%r4159, [retval0+12];
	ld.param.b32	%r4160, [retval0+16];
	ld.param.b32	%r4161, [retval0+20];
	ld.param.b32	%r4162, [retval0+24];
	ld.param.b32	%r4163, [retval0+28];
	ld.param.b32	%r4164, [retval0+32];
	ld.param.b32	%r4165, [retval0+36];
	ld.param.b32	%r4166, [retval0+40];
	ld.param.b32	%r4167, [retval0+44];
	
	//{
	}// Callseq End 150
	mov.u32 	%r26009, %r4136;
	mov.u32 	%r26016, %r4143;
	mov.u32 	%r26011, %r4138;
	mov.u32 	%r26006, %r4133;
	mov.u32 	%r26013, %r4140;
	mov.u32 	%r26008, %r4135;
	mov.u32 	%r26015, %r4142;
	mov.u32 	%r26010, %r4137;
	mov.u32 	%r26005, %r4132;
	mov.u32 	%r26012, %r4139;
	mov.u32 	%r26007, %r4134;
	mov.u32 	%r26014, %r4141;
	// inline asm
	add.cc.u32 %r26005, %r26005, %r4144;
addc.cc.u32 %r26006, %r26006, %r4145;
addc.cc.u32 %r26007, %r26007, %r4146;
addc.cc.u32 %r26008, %r26008, %r4147;
addc.cc.u32 %r26009, %r26009, %r4148;
addc.cc.u32 %r26010, %r26010, %r4149;
addc.cc.u32 %r26011, %r26011, %r4150;
addc.cc.u32 %r26012, %r26012, %r4151;
addc.cc.u32 %r26013, %r26013, %r4152;
addc.cc.u32 %r26014, %r26014, %r4153;
addc.cc.u32 %r26015, %r26015, %r4154;
addc.u32 %r26016, %r26016, %r4155;

	// inline asm
	setp.gt.u32	%p1680, %r26016, 436277738;
	@%p1680 bra 	BB5_1558;

	setp.lt.u32	%p1681, %r26016, 436277738;
	@%p1681 bra 	BB5_1559;

	setp.gt.u32	%p1682, %r26015, 964683418;
	@%p1682 bra 	BB5_1558;

	setp.lt.u32	%p1683, %r26015, 964683418;
	@%p1683 bra 	BB5_1559;

	setp.gt.u32	%p1684, %r26014, 1260103606;
	@%p1684 bra 	BB5_1558;

	setp.lt.u32	%p1685, %r26014, 1260103606;
	@%p1685 bra 	BB5_1559;

	setp.gt.u32	%p1686, %r26013, 1129032919;
	@%p1686 bra 	BB5_1558;

	setp.lt.u32	%p1687, %r26013, 1129032919;
	@%p1687 bra 	BB5_1559;

	setp.gt.u32	%p1688, %r26012, 1685539716;
	@%p1688 bra 	BB5_1558;

	setp.lt.u32	%p1689, %r26012, 1685539716;
	@%p1689 bra 	BB5_1559;

	setp.gt.u32	%p1690, %r26011, -209382721;
	@%p1690 bra 	BB5_1558;

	setp.lt.u32	%p1691, %r26011, -209382721;
	@%p1691 bra 	BB5_1559;

	setp.gt.u32	%p1692, %r26010, 1731252896;
	@%p1692 bra 	BB5_1558;

	setp.lt.u32	%p1693, %r26010, 1731252896;
	@%p1693 bra 	BB5_1559;

	setp.gt.u32	%p1694, %r26009, -156174812;
	@%p1694 bra 	BB5_1558;

	setp.lt.u32	%p1695, %r26009, -156174812;
	@%p1695 bra 	BB5_1559;

	setp.gt.u32	%p1696, %r26008, 514588670;
	@%p1696 bra 	BB5_1558;

	setp.lt.u32	%p1697, %r26008, 514588670;
	@%p1697 bra 	BB5_1559;

	setp.gt.u32	%p1698, %r26007, -1319895041;
	@%p1698 bra 	BB5_1558;

	setp.lt.u32	%p1699, %r26007, -1319895041;
	@%p1699 bra 	BB5_1559;

	setp.gt.u32	%p1700, %r26006, -1174470657;
	@%p1700 bra 	BB5_1558;

	setp.lt.u32	%p1701, %r26006, -1174470657;
	setp.lt.u32	%p1702, %r26005, -21845;
	or.pred  	%p1703, %p1701, %p1702;
	@%p1703 bra 	BB5_1559;

BB5_1558:
	mov.u32 	%r26053, -21845;
	mov.u32 	%r26054, -1174470657;
	mov.u32 	%r26055, -1319895041;
	mov.u32 	%r26056, 514588670;
	mov.u32 	%r26057, -156174812;
	mov.u32 	%r26058, 1731252896;
	mov.u32 	%r26059, -209382721;
	mov.u32 	%r26060, 1685539716;
	mov.u32 	%r26061, 1129032919;
	mov.u32 	%r26062, 1260103606;
	mov.u32 	%r26063, 964683418;
	mov.u32 	%r26064, 436277738;
	// inline asm
	sub.cc.u32 %r26005, %r26005, %r26053;
subc.cc.u32 %r26006, %r26006, %r26054;
subc.cc.u32 %r26007, %r26007, %r26055;
subc.cc.u32 %r26008, %r26008, %r26056;
subc.cc.u32 %r26009, %r26009, %r26057;
subc.cc.u32 %r26010, %r26010, %r26058;
subc.cc.u32 %r26011, %r26011, %r26059;
subc.cc.u32 %r26012, %r26012, %r26060;
subc.cc.u32 %r26013, %r26013, %r26061;
subc.cc.u32 %r26014, %r26014, %r26062;
subc.cc.u32 %r26015, %r26015, %r26063;
subc.u32 %r26016, %r26016, %r26064;

	// inline asm

BB5_1559:
	mov.u32 	%r26081, %r4136;
	mov.u32 	%r26088, %r4143;
	mov.u32 	%r26083, %r4138;
	mov.u32 	%r26078, %r4133;
	mov.u32 	%r26085, %r4140;
	mov.u32 	%r26080, %r4135;
	mov.u32 	%r26087, %r4142;
	mov.u32 	%r26082, %r4137;
	mov.u32 	%r26077, %r4132;
	mov.u32 	%r26084, %r4139;
	mov.u32 	%r26079, %r4134;
	mov.u32 	%r26086, %r4141;
	// inline asm
	sub.cc.u32 %r26077, %r26077, %r4144;
subc.cc.u32 %r26078, %r26078, %r4145;
subc.cc.u32 %r26079, %r26079, %r4146;
subc.cc.u32 %r26080, %r26080, %r4147;
subc.cc.u32 %r26081, %r26081, %r4148;
subc.cc.u32 %r26082, %r26082, %r4149;
subc.cc.u32 %r26083, %r26083, %r4150;
subc.cc.u32 %r26084, %r26084, %r4151;
subc.cc.u32 %r26085, %r26085, %r4152;
subc.cc.u32 %r26086, %r26086, %r4153;
subc.cc.u32 %r26087, %r26087, %r4154;
subc.u32 %r26088, %r26088, %r4155;

	// inline asm
	setp.gt.u32	%p1704, %r4143, %r4155;
	@%p1704 bra 	BB5_1582;

	setp.lt.u32	%p1705, %r4143, %r4155;
	@%p1705 bra 	BB5_1581;

	setp.gt.u32	%p1706, %r4142, %r4154;
	@%p1706 bra 	BB5_1582;

	setp.lt.u32	%p1707, %r4142, %r4154;
	@%p1707 bra 	BB5_1581;

	setp.gt.u32	%p1708, %r4141, %r4153;
	@%p1708 bra 	BB5_1582;

	setp.lt.u32	%p1709, %r4141, %r4153;
	@%p1709 bra 	BB5_1581;

	setp.gt.u32	%p1710, %r4140, %r4152;
	@%p1710 bra 	BB5_1582;

	setp.lt.u32	%p1711, %r4140, %r4152;
	@%p1711 bra 	BB5_1581;

	setp.gt.u32	%p1712, %r4139, %r4151;
	@%p1712 bra 	BB5_1582;

	setp.lt.u32	%p1713, %r4139, %r4151;
	@%p1713 bra 	BB5_1581;

	setp.gt.u32	%p1714, %r4138, %r4150;
	@%p1714 bra 	BB5_1582;

	setp.lt.u32	%p1715, %r4138, %r4150;
	@%p1715 bra 	BB5_1581;

	setp.gt.u32	%p1716, %r4137, %r4149;
	@%p1716 bra 	BB5_1582;

	setp.lt.u32	%p1717, %r4137, %r4149;
	@%p1717 bra 	BB5_1581;

	setp.gt.u32	%p1718, %r4136, %r4148;
	@%p1718 bra 	BB5_1582;

	setp.lt.u32	%p1719, %r4136, %r4148;
	@%p1719 bra 	BB5_1581;

	setp.gt.u32	%p1720, %r4135, %r4147;
	@%p1720 bra 	BB5_1582;

	setp.lt.u32	%p1721, %r4135, %r4147;
	@%p1721 bra 	BB5_1581;

	setp.gt.u32	%p1722, %r4134, %r4146;
	@%p1722 bra 	BB5_1582;

	setp.lt.u32	%p1723, %r4134, %r4146;
	@%p1723 bra 	BB5_1581;

	setp.gt.u32	%p1724, %r4133, %r4145;
	@%p1724 bra 	BB5_1582;

	setp.ge.u32	%p1725, %r4133, %r4145;
	setp.ge.u32	%p1726, %r4132, %r4144;
	and.pred  	%p1727, %p1725, %p1726;
	@%p1727 bra 	BB5_1582;

BB5_1581:
	mov.u32 	%r26125, -21845;
	mov.u32 	%r26126, -1174470657;
	mov.u32 	%r26127, -1319895041;
	mov.u32 	%r26128, 514588670;
	mov.u32 	%r26129, -156174812;
	mov.u32 	%r26130, 1731252896;
	mov.u32 	%r26131, -209382721;
	mov.u32 	%r26132, 1685539716;
	mov.u32 	%r26133, 1129032919;
	mov.u32 	%r26134, 1260103606;
	mov.u32 	%r26135, 964683418;
	mov.u32 	%r26136, 436277738;
	// inline asm
	add.cc.u32 %r26077, %r26077, %r26125;
addc.cc.u32 %r26078, %r26078, %r26126;
addc.cc.u32 %r26079, %r26079, %r26127;
addc.cc.u32 %r26080, %r26080, %r26128;
addc.cc.u32 %r26081, %r26081, %r26129;
addc.cc.u32 %r26082, %r26082, %r26130;
addc.cc.u32 %r26083, %r26083, %r26131;
addc.cc.u32 %r26084, %r26084, %r26132;
addc.cc.u32 %r26085, %r26085, %r26133;
addc.cc.u32 %r26086, %r26086, %r26134;
addc.cc.u32 %r26087, %r26087, %r26135;
addc.u32 %r26088, %r26088, %r26136;

	// inline asm

BB5_1582:
	// Callseq Start 151
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r26077;
	st.param.b32	[param0+4], %r26078;
	st.param.b32	[param0+8], %r26079;
	st.param.b32	[param0+12], %r26080;
	st.param.b32	[param0+16], %r26081;
	st.param.b32	[param0+20], %r26082;
	st.param.b32	[param0+24], %r26083;
	st.param.b32	[param0+28], %r26084;
	st.param.b32	[param0+32], %r26085;
	st.param.b32	[param0+36], %r26086;
	st.param.b32	[param0+40], %r26087;
	st.param.b32	[param0+44], %r26088;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r26005;
	st.param.b32	[param1+4], %r26006;
	st.param.b32	[param1+8], %r26007;
	st.param.b32	[param1+12], %r26008;
	st.param.b32	[param1+16], %r26009;
	st.param.b32	[param1+20], %r26010;
	st.param.b32	[param1+24], %r26011;
	st.param.b32	[param1+28], %r26012;
	st.param.b32	[param1+32], %r26013;
	st.param.b32	[param1+36], %r26014;
	st.param.b32	[param1+40], %r26015;
	st.param.b32	[param1+44], %r26016;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r4276, [retval0+0];
	ld.param.b32	%r4277, [retval0+4];
	ld.param.b32	%r4278, [retval0+8];
	ld.param.b32	%r4279, [retval0+12];
	ld.param.b32	%r4280, [retval0+16];
	ld.param.b32	%r4281, [retval0+20];
	ld.param.b32	%r4282, [retval0+24];
	ld.param.b32	%r4283, [retval0+28];
	ld.param.b32	%r4284, [retval0+32];
	ld.param.b32	%r4285, [retval0+36];
	ld.param.b32	%r4286, [retval0+40];
	ld.param.b32	%r4287, [retval0+44];
	
	//{
	}// Callseq End 151
	shl.b32 	%r26149, %r4167, 1;
	shr.u32 	%r26150, %r4166, 31;
	or.b32  	%r48404, %r26150, %r26149;
	shl.b32 	%r26151, %r4166, 1;
	shr.u32 	%r26152, %r4165, 31;
	or.b32  	%r48405, %r26152, %r26151;
	shl.b32 	%r26153, %r4165, 1;
	shr.u32 	%r26154, %r4164, 31;
	or.b32  	%r48406, %r26154, %r26153;
	shl.b32 	%r26155, %r4164, 1;
	shr.u32 	%r26156, %r4163, 31;
	or.b32  	%r48407, %r26156, %r26155;
	shl.b32 	%r26157, %r4163, 1;
	shr.u32 	%r26158, %r4162, 31;
	or.b32  	%r48408, %r26158, %r26157;
	shl.b32 	%r26159, %r4162, 1;
	shr.u32 	%r26160, %r4161, 31;
	or.b32  	%r48409, %r26160, %r26159;
	shl.b32 	%r26161, %r4161, 1;
	shr.u32 	%r26162, %r4160, 31;
	or.b32  	%r48410, %r26162, %r26161;
	shl.b32 	%r26163, %r4160, 1;
	shr.u32 	%r26164, %r4159, 31;
	or.b32  	%r48411, %r26164, %r26163;
	shl.b32 	%r26165, %r4159, 1;
	shr.u32 	%r26166, %r4158, 31;
	or.b32  	%r48412, %r26166, %r26165;
	shl.b32 	%r26167, %r4158, 1;
	shr.u32 	%r26168, %r4157, 31;
	or.b32  	%r48413, %r26168, %r26167;
	shl.b32 	%r26169, %r4157, 1;
	shr.u32 	%r26170, %r4156, 31;
	or.b32  	%r48414, %r26170, %r26169;
	shl.b32 	%r48415, %r4156, 1;
	setp.gt.u32	%p1728, %r48404, 436277738;
	@%p1728 bra 	BB5_1604;

	setp.lt.u32	%p1729, %r48404, 436277738;
	@%p1729 bra 	BB5_1605;

	setp.gt.u32	%p1730, %r48405, 964683418;
	@%p1730 bra 	BB5_1604;

	setp.lt.u32	%p1731, %r48405, 964683418;
	@%p1731 bra 	BB5_1605;

	setp.gt.u32	%p1732, %r48406, 1260103606;
	@%p1732 bra 	BB5_1604;

	setp.lt.u32	%p1733, %r48406, 1260103606;
	@%p1733 bra 	BB5_1605;

	setp.gt.u32	%p1734, %r48407, 1129032919;
	@%p1734 bra 	BB5_1604;

	setp.lt.u32	%p1735, %r48407, 1129032919;
	@%p1735 bra 	BB5_1605;

	setp.gt.u32	%p1736, %r48408, 1685539716;
	@%p1736 bra 	BB5_1604;

	setp.lt.u32	%p1737, %r48408, 1685539716;
	@%p1737 bra 	BB5_1605;

	setp.gt.u32	%p1738, %r48409, -209382721;
	@%p1738 bra 	BB5_1604;

	setp.lt.u32	%p1739, %r48409, -209382721;
	@%p1739 bra 	BB5_1605;

	setp.gt.u32	%p1740, %r48410, 1731252896;
	@%p1740 bra 	BB5_1604;

	setp.lt.u32	%p1741, %r48410, 1731252896;
	@%p1741 bra 	BB5_1605;

	setp.gt.u32	%p1742, %r48411, -156174812;
	@%p1742 bra 	BB5_1604;

	setp.lt.u32	%p1743, %r48411, -156174812;
	@%p1743 bra 	BB5_1605;

	setp.gt.u32	%p1744, %r48412, 514588670;
	@%p1744 bra 	BB5_1604;

	setp.lt.u32	%p1745, %r48412, 514588670;
	@%p1745 bra 	BB5_1605;

	setp.gt.u32	%p1746, %r48413, -1319895041;
	@%p1746 bra 	BB5_1604;

	setp.lt.u32	%p1747, %r48413, -1319895041;
	@%p1747 bra 	BB5_1605;

	setp.gt.u32	%p1748, %r48414, -1174470657;
	@%p1748 bra 	BB5_1604;

	setp.lt.u32	%p1749, %r48414, -1174470657;
	setp.lt.u32	%p1750, %r48415, -21845;
	or.pred  	%p1751, %p1749, %p1750;
	@%p1751 bra 	BB5_1605;

BB5_1604:
	mov.u32 	%r26183, -21845;
	mov.u32 	%r26184, -1174470657;
	mov.u32 	%r26185, -1319895041;
	mov.u32 	%r26186, 514588670;
	mov.u32 	%r26187, -156174812;
	mov.u32 	%r26188, 1731252896;
	mov.u32 	%r26189, -209382721;
	mov.u32 	%r26190, 1685539716;
	mov.u32 	%r26191, 1129032919;
	mov.u32 	%r26192, 1260103606;
	mov.u32 	%r26193, 964683418;
	mov.u32 	%r26194, 436277738;
	// inline asm
	sub.cc.u32 %r48415, %r48415, %r26183;
subc.cc.u32 %r48414, %r48414, %r26184;
subc.cc.u32 %r48413, %r48413, %r26185;
subc.cc.u32 %r48412, %r48412, %r26186;
subc.cc.u32 %r48411, %r48411, %r26187;
subc.cc.u32 %r48410, %r48410, %r26188;
subc.cc.u32 %r48409, %r48409, %r26189;
subc.cc.u32 %r48408, %r48408, %r26190;
subc.cc.u32 %r48407, %r48407, %r26191;
subc.cc.u32 %r48406, %r48406, %r26192;
subc.cc.u32 %r48405, %r48405, %r26193;
subc.u32 %r48404, %r48404, %r26194;

	// inline asm

BB5_1605:
	// Callseq Start 152
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r4276;
	st.param.b32	[param0+4], %r4277;
	st.param.b32	[param0+8], %r4278;
	st.param.b32	[param0+12], %r4279;
	st.param.b32	[param0+16], %r4280;
	st.param.b32	[param0+20], %r4281;
	st.param.b32	[param0+24], %r4282;
	st.param.b32	[param0+28], %r4283;
	st.param.b32	[param0+32], %r4284;
	st.param.b32	[param0+36], %r4285;
	st.param.b32	[param0+40], %r4286;
	st.param.b32	[param0+44], %r4287;
	st.param.b32	[param0+48], %r48415;
	st.param.b32	[param0+52], %r48414;
	st.param.b32	[param0+56], %r48413;
	st.param.b32	[param0+60], %r48412;
	st.param.b32	[param0+64], %r48411;
	st.param.b32	[param0+68], %r48410;
	st.param.b32	[param0+72], %r48409;
	st.param.b32	[param0+76], %r48408;
	st.param.b32	[param0+80], %r48407;
	st.param.b32	[param0+84], %r48406;
	st.param.b32	[param0+88], %r48405;
	st.param.b32	[param0+92], %r48404;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r280;
	st.param.b32	[param1+4], %r281;
	st.param.b32	[param1+8], %r282;
	st.param.b32	[param1+12], %r283;
	st.param.b32	[param1+16], %r284;
	st.param.b32	[param1+20], %r285;
	st.param.b32	[param1+24], %r286;
	st.param.b32	[param1+28], %r287;
	st.param.b32	[param1+32], %r288;
	st.param.b32	[param1+36], %r289;
	st.param.b32	[param1+40], %r290;
	st.param.b32	[param1+44], %r291;
	st.param.b32	[param1+48], %r47635;
	st.param.b32	[param1+52], %r47634;
	st.param.b32	[param1+56], %r47633;
	st.param.b32	[param1+60], %r47632;
	st.param.b32	[param1+64], %r47631;
	st.param.b32	[param1+68], %r47630;
	st.param.b32	[param1+72], %r47629;
	st.param.b32	[param1+76], %r47628;
	st.param.b32	[param1+80], %r47627;
	st.param.b32	[param1+84], %r47626;
	st.param.b32	[param1+88], %r47625;
	st.param.b32	[param1+92], %r47624;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r26207, [retval0+0];
	ld.param.b32	%r26208, [retval0+4];
	ld.param.b32	%r26209, [retval0+8];
	ld.param.b32	%r26210, [retval0+12];
	ld.param.b32	%r26211, [retval0+16];
	ld.param.b32	%r26212, [retval0+20];
	ld.param.b32	%r26213, [retval0+24];
	ld.param.b32	%r26214, [retval0+28];
	ld.param.b32	%r26215, [retval0+32];
	ld.param.b32	%r26216, [retval0+36];
	ld.param.b32	%r26217, [retval0+40];
	ld.param.b32	%r26218, [retval0+44];
	ld.param.b32	%r26219, [retval0+48];
	ld.param.b32	%r26220, [retval0+52];
	ld.param.b32	%r26221, [retval0+56];
	ld.param.b32	%r26222, [retval0+60];
	ld.param.b32	%r26223, [retval0+64];
	ld.param.b32	%r26224, [retval0+68];
	ld.param.b32	%r26225, [retval0+72];
	ld.param.b32	%r26226, [retval0+76];
	ld.param.b32	%r26227, [retval0+80];
	ld.param.b32	%r26228, [retval0+84];
	ld.param.b32	%r26229, [retval0+88];
	ld.param.b32	%r26230, [retval0+92];
	
	//{
	}// Callseq End 152
	// Callseq Start 153
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r26207;
	st.param.b32	[param0+4], %r26208;
	st.param.b32	[param0+8], %r26209;
	st.param.b32	[param0+12], %r26210;
	st.param.b32	[param0+16], %r26211;
	st.param.b32	[param0+20], %r26212;
	st.param.b32	[param0+24], %r26213;
	st.param.b32	[param0+28], %r26214;
	st.param.b32	[param0+32], %r26215;
	st.param.b32	[param0+36], %r26216;
	st.param.b32	[param0+40], %r26217;
	st.param.b32	[param0+44], %r26218;
	st.param.b32	[param0+48], %r26219;
	st.param.b32	[param0+52], %r26220;
	st.param.b32	[param0+56], %r26221;
	st.param.b32	[param0+60], %r26222;
	st.param.b32	[param0+64], %r26223;
	st.param.b32	[param0+68], %r26224;
	st.param.b32	[param0+72], %r26225;
	st.param.b32	[param0+76], %r26226;
	st.param.b32	[param0+80], %r26227;
	st.param.b32	[param0+84], %r26228;
	st.param.b32	[param0+88], %r26229;
	st.param.b32	[param0+92], %r26230;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r2800;
	st.param.b32	[param1+4], %r2801;
	st.param.b32	[param1+8], %r2802;
	st.param.b32	[param1+12], %r2803;
	st.param.b32	[param1+16], %r2804;
	st.param.b32	[param1+20], %r2805;
	st.param.b32	[param1+24], %r2806;
	st.param.b32	[param1+28], %r2807;
	st.param.b32	[param1+32], %r2808;
	st.param.b32	[param1+36], %r2809;
	st.param.b32	[param1+40], %r2810;
	st.param.b32	[param1+44], %r2811;
	st.param.b32	[param1+48], %r48127;
	st.param.b32	[param1+52], %r48126;
	st.param.b32	[param1+56], %r48125;
	st.param.b32	[param1+60], %r48124;
	st.param.b32	[param1+64], %r48123;
	st.param.b32	[param1+68], %r48122;
	st.param.b32	[param1+72], %r48121;
	st.param.b32	[param1+76], %r48120;
	st.param.b32	[param1+80], %r48119;
	st.param.b32	[param1+84], %r48118;
	st.param.b32	[param1+88], %r48117;
	st.param.b32	[param1+92], %r48116;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r48464, [retval0+0];
	ld.param.b32	%r48465, [retval0+4];
	ld.param.b32	%r48466, [retval0+8];
	ld.param.b32	%r48467, [retval0+12];
	ld.param.b32	%r48468, [retval0+16];
	ld.param.b32	%r48469, [retval0+20];
	ld.param.b32	%r48470, [retval0+24];
	ld.param.b32	%r48471, [retval0+28];
	ld.param.b32	%r48472, [retval0+32];
	ld.param.b32	%r48473, [retval0+36];
	ld.param.b32	%r48474, [retval0+40];
	ld.param.b32	%r48475, [retval0+44];
	ld.param.b32	%r48476, [retval0+48];
	ld.param.b32	%r48477, [retval0+52];
	ld.param.b32	%r48478, [retval0+56];
	ld.param.b32	%r48479, [retval0+60];
	ld.param.b32	%r48480, [retval0+64];
	ld.param.b32	%r48481, [retval0+68];
	ld.param.b32	%r48482, [retval0+72];
	ld.param.b32	%r48483, [retval0+76];
	ld.param.b32	%r48484, [retval0+80];
	ld.param.b32	%r48485, [retval0+84];
	ld.param.b32	%r48486, [retval0+88];
	ld.param.b32	%r48487, [retval0+92];
	
	//{
	}// Callseq End 153
	bra.uni 	BB5_1606;

BB5_1613:
	mov.u32 	%r49928, %r26270;
	mov.u32 	%r49929, %r26270;
	mov.u32 	%r34080, %r26270;
	mov.u32 	%r49847, %r26270;
	mov.u32 	%r49848, %r26270;
	mov.u32 	%r49849, %r26270;
	mov.u32 	%r49850, %r26270;
	mov.u32 	%r49851, %r26270;
	mov.u32 	%r49852, %r26270;
	mov.u32 	%r49853, %r26270;
	mov.u32 	%r49854, %r26270;
	mov.u32 	%r49855, %r26270;
	mov.u32 	%r49940, %r26271;
	mov.u32 	%r49941, %r26272;
	mov.u32 	%r49942, %r26273;
	mov.u32 	%r49835, %r26274;
	mov.u32 	%r49836, %r26275;
	mov.u32 	%r49837, %r26276;
	mov.u32 	%r49838, %r26277;
	mov.u32 	%r49839, %r26278;
	mov.u32 	%r49840, %r26279;
	mov.u32 	%r49841, %r26280;
	mov.u32 	%r49842, %r26281;
	mov.u32 	%r49843, %r26282;
	mov.u32 	%r49952, %r26856;
	mov.u32 	%r49953, %r26855;
	mov.u32 	%r49954, %r26854;
	mov.u32 	%r49955, %r26853;
	mov.u32 	%r49956, %r26852;
	mov.u32 	%r49957, %r26851;
	mov.u32 	%r49958, %r26850;
	mov.u32 	%r49959, %r26849;
	mov.u32 	%r49960, %r26848;
	mov.u32 	%r49961, %r26847;
	mov.u32 	%r49962, %r26846;
	mov.u32 	%r49963, %r26845;
	mov.u32 	%r49964, %r4551;
	mov.u32 	%r49965, %r4550;
	mov.u32 	%r49966, %r4549;
	mov.u32 	%r49967, %r4548;
	mov.u32 	%r49968, %r4547;
	mov.u32 	%r49969, %r4546;
	mov.u32 	%r49970, %r4545;
	mov.u32 	%r49971, %r4544;
	mov.u32 	%r49972, %r4543;
	mov.u32 	%r49973, %r4542;
	mov.u32 	%r49974, %r4541;
	mov.u32 	%r49975, %r4540;
	mov.u32 	%r49976, %r26568;
	mov.u32 	%r28109, %r26567;
	mov.u32 	%r28108, %r26566;
	mov.u32 	%r28107, %r26565;
	mov.u32 	%r28106, %r26564;
	mov.u32 	%r28105, %r26563;
	mov.u32 	%r28104, %r26562;
	mov.u32 	%r28103, %r26561;
	mov.u32 	%r28102, %r26560;
	mov.u32 	%r28101, %r26559;
	mov.u32 	%r28100, %r26558;
	mov.u32 	%r28099, %r26557;
	mov.u32 	%r49988, %r4527;
	mov.u32 	%r49989, %r4526;
	mov.u32 	%r49990, %r4525;
	mov.u32 	%r49991, %r4524;
	mov.u32 	%r48792, %r4523;
	mov.u32 	%r48793, %r4522;
	mov.u32 	%r48794, %r4521;
	mov.u32 	%r48795, %r4520;
	mov.u32 	%r48796, %r4519;
	mov.u32 	%r48797, %r4518;
	mov.u32 	%r48798, %r4517;
	mov.u32 	%r48799, %r4516;

BB5_4430:
	st.global.u32 	[%rd125+146880], %r48799;
	st.global.u32 	[%rd125+146884], %r48798;
	st.global.u32 	[%rd125+146888], %r48797;
	st.global.u32 	[%rd125+146892], %r48796;
	st.global.u32 	[%rd125+146896], %r48795;
	st.global.u32 	[%rd125+146900], %r48794;
	st.global.u32 	[%rd125+146904], %r48793;
	st.global.u32 	[%rd125+146908], %r48792;
	st.global.u32 	[%rd125+146912], %r49991;
	st.global.u32 	[%rd125+146916], %r49990;
	st.global.u32 	[%rd125+146920], %r49989;
	st.global.u32 	[%rd125+146924], %r49988;
	st.global.u32 	[%rd125+146928], %r28099;
	st.global.u32 	[%rd125+146932], %r28100;
	st.global.u32 	[%rd125+146936], %r28101;
	st.global.u32 	[%rd125+146940], %r28102;
	st.global.u32 	[%rd125+146944], %r28103;
	st.global.u32 	[%rd125+146948], %r28104;
	st.global.u32 	[%rd125+146952], %r28105;
	st.global.u32 	[%rd125+146956], %r28106;
	st.global.u32 	[%rd125+146960], %r28107;
	st.global.u32 	[%rd125+146964], %r28108;
	st.global.u32 	[%rd125+146968], %r28109;
	st.global.u32 	[%rd125+146972], %r49976;
	st.global.u32 	[%rd125+146976], %r49975;
	st.global.u32 	[%rd125+146980], %r49974;
	st.global.u32 	[%rd125+146984], %r49973;
	st.global.u32 	[%rd125+146988], %r49972;
	st.global.u32 	[%rd125+146992], %r49971;
	st.global.u32 	[%rd125+146996], %r49970;
	st.global.u32 	[%rd125+147000], %r49969;
	st.global.u32 	[%rd125+147004], %r49968;
	st.global.u32 	[%rd125+147008], %r49967;
	st.global.u32 	[%rd125+147012], %r49966;
	st.global.u32 	[%rd125+147016], %r49965;
	st.global.u32 	[%rd125+147020], %r49964;
	st.global.u32 	[%rd125+147024], %r49963;
	st.global.u32 	[%rd125+147028], %r49962;
	st.global.u32 	[%rd125+147032], %r49961;
	st.global.u32 	[%rd125+147036], %r49960;
	st.global.u32 	[%rd125+147040], %r49959;
	st.global.u32 	[%rd125+147044], %r49958;
	st.global.u32 	[%rd125+147048], %r49957;
	st.global.u32 	[%rd125+147052], %r49956;
	st.global.u32 	[%rd125+147056], %r49955;
	st.global.u32 	[%rd125+147060], %r49954;
	st.global.u32 	[%rd125+147064], %r49953;
	st.global.u32 	[%rd125+147068], %r49952;
	st.global.u32 	[%rd125+147072], %r49843;
	st.global.u32 	[%rd125+147076], %r49842;
	st.global.u32 	[%rd125+147080], %r49841;
	st.global.u32 	[%rd125+147084], %r49840;
	st.global.u32 	[%rd125+147088], %r49839;
	st.global.u32 	[%rd125+147092], %r49838;
	st.global.u32 	[%rd125+147096], %r49837;
	st.global.u32 	[%rd125+147100], %r49836;
	st.global.u32 	[%rd125+147104], %r49835;
	st.global.u32 	[%rd125+147108], %r49942;
	st.global.u32 	[%rd125+147112], %r49941;
	st.global.u32 	[%rd125+147116], %r49940;
	st.global.u32 	[%rd125+147120], %r49855;
	st.global.u32 	[%rd125+147124], %r49854;
	st.global.u32 	[%rd125+147128], %r49853;
	st.global.u32 	[%rd125+147132], %r49852;
	st.global.u32 	[%rd125+147136], %r49851;
	st.global.u32 	[%rd125+147140], %r49850;
	st.global.u32 	[%rd125+147144], %r49849;
	st.global.u32 	[%rd125+147148], %r49848;
	st.global.u32 	[%rd125+147152], %r49847;
	st.global.u32 	[%rd125+147156], %r34080;
	st.global.u32 	[%rd125+147160], %r49929;
	st.global.u32 	[%rd125+147164], %r49928;
	bra.uni 	BB5_4431;

BB5_29:
	mov.u32 	%r47911, %r112;
	mov.u32 	%r47910, %r113;
	mov.u32 	%r47909, %r114;
	mov.u32 	%r47908, %r115;
	mov.u32 	%r47907, %r116;
	mov.u32 	%r47906, %r117;
	mov.u32 	%r47905, %r118;
	mov.u32 	%r47904, %r119;
	mov.u32 	%r47903, %r120;
	mov.u32 	%r22950, %r121;
	mov.u32 	%r22951, %r122;
	mov.u32 	%r22952, %r123;
	mov.u32 	%r24795, %r21471;
	mov.u32 	%r24796, %r21472;
	mov.u32 	%r24797, %r21473;
	mov.u32 	%r24798, %r21474;
	mov.u32 	%r24799, %r21475;
	mov.u32 	%r24800, %r21476;
	mov.u32 	%r24801, %r21477;
	mov.u32 	%r24802, %r21478;
	mov.u32 	%r24803, %r21479;
	mov.u32 	%r24804, %r21480;
	mov.u32 	%r24805, %r21481;
	mov.u32 	%r24806, %r21482;
	mov.u32 	%r48440, %r136;
	mov.u32 	%r48441, %r137;
	mov.u32 	%r48442, %r138;
	mov.u32 	%r48443, %r139;
	mov.u32 	%r48444, %r140;
	mov.u32 	%r48445, %r141;
	mov.u32 	%r48446, %r142;
	mov.u32 	%r48447, %r143;
	mov.u32 	%r48448, %r144;
	mov.u32 	%r48449, %r145;
	mov.u32 	%r48450, %r146;
	mov.u32 	%r48451, %r147;
	mov.u32 	%r23561, %r21759;
	mov.u32 	%r23562, %r21760;
	mov.u32 	%r23563, %r21761;
	mov.u32 	%r23564, %r21762;
	mov.u32 	%r23565, %r21763;
	mov.u32 	%r23566, %r21764;
	mov.u32 	%r23567, %r21765;
	mov.u32 	%r23568, %r21766;
	mov.u32 	%r23569, %r21767;
	mov.u32 	%r23570, %r21768;
	mov.u32 	%r23571, %r21769;
	mov.u32 	%r23572, %r21770;
	mov.u32 	%r48464, %r21173;
	mov.u32 	%r48465, %r21174;
	mov.u32 	%r48466, %r21175;
	mov.u32 	%r48467, %r21176;
	mov.u32 	%r48468, %r21177;
	mov.u32 	%r48469, %r21178;
	mov.u32 	%r48470, %r21179;
	mov.u32 	%r48471, %r21180;
	mov.u32 	%r48472, %r21181;
	mov.u32 	%r48473, %r21182;
	mov.u32 	%r48474, %r21183;
	mov.u32 	%r48475, %r21184;
	mov.u32 	%r48476, %r21196;
	mov.u32 	%r48477, %r21196;
	mov.u32 	%r48478, %r21196;
	mov.u32 	%r48479, %r21196;
	mov.u32 	%r48480, %r21196;
	mov.u32 	%r48481, %r21196;
	mov.u32 	%r48482, %r21196;
	mov.u32 	%r48483, %r21196;
	mov.u32 	%r48484, %r21196;
	mov.u32 	%r48485, %r21196;
	mov.u32 	%r48486, %r21196;
	mov.u32 	%r48487, %r21196;
	bra.uni 	BB5_1606;

BB5_1992:
	// Callseq Start 165
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r48799;
	st.param.b32	[param0+4], %r48798;
	st.param.b32	[param0+8], %r48797;
	st.param.b32	[param0+12], %r48796;
	st.param.b32	[param0+16], %r48795;
	st.param.b32	[param0+20], %r48794;
	st.param.b32	[param0+24], %r48793;
	st.param.b32	[param0+28], %r48792;
	st.param.b32	[param0+32], %r49991;
	st.param.b32	[param0+36], %r49990;
	st.param.b32	[param0+40], %r49989;
	st.param.b32	[param0+44], %r49988;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r28099;
	st.param.b32	[param1+4], %r28100;
	st.param.b32	[param1+8], %r28101;
	st.param.b32	[param1+12], %r28102;
	st.param.b32	[param1+16], %r28103;
	st.param.b32	[param1+20], %r28104;
	st.param.b32	[param1+24], %r28105;
	st.param.b32	[param1+28], %r28106;
	st.param.b32	[param1+32], %r28107;
	st.param.b32	[param1+36], %r28108;
	st.param.b32	[param1+40], %r28109;
	st.param.b32	[param1+44], %r49976;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r5428, [retval0+0];
	ld.param.b32	%r5429, [retval0+4];
	ld.param.b32	%r5430, [retval0+8];
	ld.param.b32	%r5431, [retval0+12];
	ld.param.b32	%r5432, [retval0+16];
	ld.param.b32	%r5433, [retval0+20];
	ld.param.b32	%r5434, [retval0+24];
	ld.param.b32	%r5435, [retval0+28];
	ld.param.b32	%r5436, [retval0+32];
	ld.param.b32	%r5437, [retval0+36];
	ld.param.b32	%r5438, [retval0+40];
	ld.param.b32	%r5439, [retval0+44];
	
	//{
	}// Callseq End 165
	mov.u32 	%r27426, %r48794;
	mov.u32 	%r27421, %r48799;
	mov.u32 	%r27428, %r48792;
	mov.u32 	%r27423, %r48797;
	mov.u32 	%r27430, %r49990;
	mov.u32 	%r27425, %r48795;
	mov.u32 	%r27432, %r49988;
	mov.u32 	%r27427, %r48793;
	mov.u32 	%r27422, %r48798;
	mov.u32 	%r27429, %r49991;
	mov.u32 	%r27424, %r48796;
	mov.u32 	%r27431, %r49989;
	// inline asm
	add.cc.u32 %r27421, %r27421, %r28099;
addc.cc.u32 %r27422, %r27422, %r28100;
addc.cc.u32 %r27423, %r27423, %r28101;
addc.cc.u32 %r27424, %r27424, %r28102;
addc.cc.u32 %r27425, %r27425, %r28103;
addc.cc.u32 %r27426, %r27426, %r28104;
addc.cc.u32 %r27427, %r27427, %r28105;
addc.cc.u32 %r27428, %r27428, %r28106;
addc.cc.u32 %r27429, %r27429, %r28107;
addc.cc.u32 %r27430, %r27430, %r28108;
addc.cc.u32 %r27431, %r27431, %r28109;
addc.u32 %r27432, %r27432, %r49976;

	// inline asm
	setp.gt.u32	%p2232, %r27432, 436277738;
	@%p2232 bra 	BB5_2014;

	setp.lt.u32	%p2233, %r27432, 436277738;
	@%p2233 bra 	BB5_2015;

	setp.gt.u32	%p2234, %r27431, 964683418;
	@%p2234 bra 	BB5_2014;

	setp.lt.u32	%p2235, %r27431, 964683418;
	@%p2235 bra 	BB5_2015;

	setp.gt.u32	%p2236, %r27430, 1260103606;
	@%p2236 bra 	BB5_2014;

	setp.lt.u32	%p2237, %r27430, 1260103606;
	@%p2237 bra 	BB5_2015;

	setp.gt.u32	%p2238, %r27429, 1129032919;
	@%p2238 bra 	BB5_2014;

	setp.lt.u32	%p2239, %r27429, 1129032919;
	@%p2239 bra 	BB5_2015;

	setp.gt.u32	%p2240, %r27428, 1685539716;
	@%p2240 bra 	BB5_2014;

	setp.lt.u32	%p2241, %r27428, 1685539716;
	@%p2241 bra 	BB5_2015;

	setp.gt.u32	%p2242, %r27427, -209382721;
	@%p2242 bra 	BB5_2014;

	setp.lt.u32	%p2243, %r27427, -209382721;
	@%p2243 bra 	BB5_2015;

	setp.gt.u32	%p2244, %r27426, 1731252896;
	@%p2244 bra 	BB5_2014;

	setp.lt.u32	%p2245, %r27426, 1731252896;
	@%p2245 bra 	BB5_2015;

	setp.gt.u32	%p2246, %r27425, -156174812;
	@%p2246 bra 	BB5_2014;

	setp.lt.u32	%p2247, %r27425, -156174812;
	@%p2247 bra 	BB5_2015;

	setp.gt.u32	%p2248, %r27424, 514588670;
	@%p2248 bra 	BB5_2014;

	setp.lt.u32	%p2249, %r27424, 514588670;
	@%p2249 bra 	BB5_2015;

	setp.gt.u32	%p2250, %r27423, -1319895041;
	@%p2250 bra 	BB5_2014;

	setp.lt.u32	%p2251, %r27423, -1319895041;
	@%p2251 bra 	BB5_2015;

	setp.gt.u32	%p2252, %r27422, -1174470657;
	@%p2252 bra 	BB5_2014;

	setp.lt.u32	%p2253, %r27422, -1174470657;
	setp.lt.u32	%p2254, %r27421, -21845;
	or.pred  	%p2255, %p2253, %p2254;
	@%p2255 bra 	BB5_2015;

BB5_2014:
	mov.u32 	%r27469, -21845;
	mov.u32 	%r27470, -1174470657;
	mov.u32 	%r27471, -1319895041;
	mov.u32 	%r27472, 514588670;
	mov.u32 	%r27473, -156174812;
	mov.u32 	%r27474, 1731252896;
	mov.u32 	%r27475, -209382721;
	mov.u32 	%r27476, 1685539716;
	mov.u32 	%r27477, 1129032919;
	mov.u32 	%r27478, 1260103606;
	mov.u32 	%r27479, 964683418;
	mov.u32 	%r27480, 436277738;
	// inline asm
	sub.cc.u32 %r27421, %r27421, %r27469;
subc.cc.u32 %r27422, %r27422, %r27470;
subc.cc.u32 %r27423, %r27423, %r27471;
subc.cc.u32 %r27424, %r27424, %r27472;
subc.cc.u32 %r27425, %r27425, %r27473;
subc.cc.u32 %r27426, %r27426, %r27474;
subc.cc.u32 %r27427, %r27427, %r27475;
subc.cc.u32 %r27428, %r27428, %r27476;
subc.cc.u32 %r27429, %r27429, %r27477;
subc.cc.u32 %r27430, %r27430, %r27478;
subc.cc.u32 %r27431, %r27431, %r27479;
subc.u32 %r27432, %r27432, %r27480;

	// inline asm

BB5_2015:
	mov.u32 	%r27498, %r48794;
	mov.u32 	%r27493, %r48799;
	mov.u32 	%r27500, %r48792;
	mov.u32 	%r27495, %r48797;
	mov.u32 	%r27502, %r49990;
	mov.u32 	%r27497, %r48795;
	mov.u32 	%r27504, %r49988;
	mov.u32 	%r27499, %r48793;
	mov.u32 	%r27494, %r48798;
	mov.u32 	%r27501, %r49991;
	mov.u32 	%r27496, %r48796;
	mov.u32 	%r27503, %r49989;
	// inline asm
	sub.cc.u32 %r27493, %r27493, %r28099;
subc.cc.u32 %r27494, %r27494, %r28100;
subc.cc.u32 %r27495, %r27495, %r28101;
subc.cc.u32 %r27496, %r27496, %r28102;
subc.cc.u32 %r27497, %r27497, %r28103;
subc.cc.u32 %r27498, %r27498, %r28104;
subc.cc.u32 %r27499, %r27499, %r28105;
subc.cc.u32 %r27500, %r27500, %r28106;
subc.cc.u32 %r27501, %r27501, %r28107;
subc.cc.u32 %r27502, %r27502, %r28108;
subc.cc.u32 %r27503, %r27503, %r28109;
subc.u32 %r27504, %r27504, %r49976;

	// inline asm
	setp.gt.u32	%p2256, %r49988, %r49976;
	@%p2256 bra 	BB5_2038;

	setp.lt.u32	%p2257, %r49988, %r49976;
	@%p2257 bra 	BB5_2037;

	setp.gt.u32	%p2258, %r49989, %r28109;
	@%p2258 bra 	BB5_2038;

	setp.lt.u32	%p2259, %r49989, %r28109;
	@%p2259 bra 	BB5_2037;

	setp.gt.u32	%p2260, %r49990, %r28108;
	@%p2260 bra 	BB5_2038;

	setp.lt.u32	%p2261, %r49990, %r28108;
	@%p2261 bra 	BB5_2037;

	setp.gt.u32	%p2262, %r49991, %r28107;
	@%p2262 bra 	BB5_2038;

	setp.lt.u32	%p2263, %r49991, %r28107;
	@%p2263 bra 	BB5_2037;

	setp.gt.u32	%p2264, %r48792, %r28106;
	@%p2264 bra 	BB5_2038;

	setp.lt.u32	%p2265, %r48792, %r28106;
	@%p2265 bra 	BB5_2037;

	setp.gt.u32	%p2266, %r48793, %r28105;
	@%p2266 bra 	BB5_2038;

	setp.lt.u32	%p2267, %r48793, %r28105;
	@%p2267 bra 	BB5_2037;

	setp.gt.u32	%p2268, %r48794, %r28104;
	@%p2268 bra 	BB5_2038;

	setp.lt.u32	%p2269, %r48794, %r28104;
	@%p2269 bra 	BB5_2037;

	setp.gt.u32	%p2270, %r48795, %r28103;
	@%p2270 bra 	BB5_2038;

	setp.lt.u32	%p2271, %r48795, %r28103;
	@%p2271 bra 	BB5_2037;

	setp.gt.u32	%p2272, %r48796, %r28102;
	@%p2272 bra 	BB5_2038;

	setp.lt.u32	%p2273, %r48796, %r28102;
	@%p2273 bra 	BB5_2037;

	setp.gt.u32	%p2274, %r48797, %r28101;
	@%p2274 bra 	BB5_2038;

	setp.lt.u32	%p2275, %r48797, %r28101;
	@%p2275 bra 	BB5_2037;

	setp.gt.u32	%p2276, %r48798, %r28100;
	@%p2276 bra 	BB5_2038;

	setp.ge.u32	%p2277, %r48798, %r28100;
	setp.ge.u32	%p2278, %r48799, %r28099;
	and.pred  	%p2279, %p2277, %p2278;
	@%p2279 bra 	BB5_2038;

BB5_2037:
	mov.u32 	%r27541, -21845;
	mov.u32 	%r27542, -1174470657;
	mov.u32 	%r27543, -1319895041;
	mov.u32 	%r27544, 514588670;
	mov.u32 	%r27545, -156174812;
	mov.u32 	%r27546, 1731252896;
	mov.u32 	%r27547, -209382721;
	mov.u32 	%r27548, 1685539716;
	mov.u32 	%r27549, 1129032919;
	mov.u32 	%r27550, 1260103606;
	mov.u32 	%r27551, 964683418;
	mov.u32 	%r27552, 436277738;
	// inline asm
	add.cc.u32 %r27493, %r27493, %r27541;
addc.cc.u32 %r27494, %r27494, %r27542;
addc.cc.u32 %r27495, %r27495, %r27543;
addc.cc.u32 %r27496, %r27496, %r27544;
addc.cc.u32 %r27497, %r27497, %r27545;
addc.cc.u32 %r27498, %r27498, %r27546;
addc.cc.u32 %r27499, %r27499, %r27547;
addc.cc.u32 %r27500, %r27500, %r27548;
addc.cc.u32 %r27501, %r27501, %r27549;
addc.cc.u32 %r27502, %r27502, %r27550;
addc.cc.u32 %r27503, %r27503, %r27551;
addc.u32 %r27504, %r27504, %r27552;

	// inline asm

BB5_2038:
	// Callseq Start 166
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r27493;
	st.param.b32	[param0+4], %r27494;
	st.param.b32	[param0+8], %r27495;
	st.param.b32	[param0+12], %r27496;
	st.param.b32	[param0+16], %r27497;
	st.param.b32	[param0+20], %r27498;
	st.param.b32	[param0+24], %r27499;
	st.param.b32	[param0+28], %r27500;
	st.param.b32	[param0+32], %r27501;
	st.param.b32	[param0+36], %r27502;
	st.param.b32	[param0+40], %r27503;
	st.param.b32	[param0+44], %r27504;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r27421;
	st.param.b32	[param1+4], %r27422;
	st.param.b32	[param1+8], %r27423;
	st.param.b32	[param1+12], %r27424;
	st.param.b32	[param1+16], %r27425;
	st.param.b32	[param1+20], %r27426;
	st.param.b32	[param1+24], %r27427;
	st.param.b32	[param1+28], %r27428;
	st.param.b32	[param1+32], %r27429;
	st.param.b32	[param1+36], %r27430;
	st.param.b32	[param1+40], %r27431;
	st.param.b32	[param1+44], %r27432;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r5524, [retval0+0];
	ld.param.b32	%r5525, [retval0+4];
	ld.param.b32	%r5526, [retval0+8];
	ld.param.b32	%r5527, [retval0+12];
	ld.param.b32	%r5528, [retval0+16];
	ld.param.b32	%r5529, [retval0+20];
	ld.param.b32	%r5530, [retval0+24];
	ld.param.b32	%r5531, [retval0+28];
	ld.param.b32	%r5532, [retval0+32];
	ld.param.b32	%r5533, [retval0+36];
	ld.param.b32	%r5534, [retval0+40];
	ld.param.b32	%r5535, [retval0+44];
	
	//{
	}// Callseq End 166
	shl.b32 	%r27565, %r5439, 1;
	shr.u32 	%r27566, %r5438, 31;
	or.b32  	%r48704, %r27566, %r27565;
	shl.b32 	%r27567, %r5438, 1;
	shr.u32 	%r27568, %r5437, 31;
	or.b32  	%r48705, %r27568, %r27567;
	shl.b32 	%r27569, %r5437, 1;
	shr.u32 	%r27570, %r5436, 31;
	or.b32  	%r48706, %r27570, %r27569;
	shl.b32 	%r27571, %r5436, 1;
	shr.u32 	%r27572, %r5435, 31;
	or.b32  	%r48707, %r27572, %r27571;
	shl.b32 	%r27573, %r5435, 1;
	shr.u32 	%r27574, %r5434, 31;
	or.b32  	%r48708, %r27574, %r27573;
	shl.b32 	%r27575, %r5434, 1;
	shr.u32 	%r27576, %r5433, 31;
	or.b32  	%r48709, %r27576, %r27575;
	shl.b32 	%r27577, %r5433, 1;
	shr.u32 	%r27578, %r5432, 31;
	or.b32  	%r48710, %r27578, %r27577;
	shl.b32 	%r27579, %r5432, 1;
	shr.u32 	%r27580, %r5431, 31;
	or.b32  	%r48711, %r27580, %r27579;
	shl.b32 	%r27581, %r5431, 1;
	shr.u32 	%r27582, %r5430, 31;
	or.b32  	%r48712, %r27582, %r27581;
	shl.b32 	%r27583, %r5430, 1;
	shr.u32 	%r27584, %r5429, 31;
	or.b32  	%r48713, %r27584, %r27583;
	shl.b32 	%r27585, %r5429, 1;
	shr.u32 	%r27586, %r5428, 31;
	or.b32  	%r48714, %r27586, %r27585;
	shl.b32 	%r48715, %r5428, 1;
	setp.gt.u32	%p2280, %r48704, 436277738;
	@%p2280 bra 	BB5_2060;

	setp.lt.u32	%p2281, %r48704, 436277738;
	@%p2281 bra 	BB5_2061;

	setp.gt.u32	%p2282, %r48705, 964683418;
	@%p2282 bra 	BB5_2060;

	setp.lt.u32	%p2283, %r48705, 964683418;
	@%p2283 bra 	BB5_2061;

	setp.gt.u32	%p2284, %r48706, 1260103606;
	@%p2284 bra 	BB5_2060;

	setp.lt.u32	%p2285, %r48706, 1260103606;
	@%p2285 bra 	BB5_2061;

	setp.gt.u32	%p2286, %r48707, 1129032919;
	@%p2286 bra 	BB5_2060;

	setp.lt.u32	%p2287, %r48707, 1129032919;
	@%p2287 bra 	BB5_2061;

	setp.gt.u32	%p2288, %r48708, 1685539716;
	@%p2288 bra 	BB5_2060;

	setp.lt.u32	%p2289, %r48708, 1685539716;
	@%p2289 bra 	BB5_2061;

	setp.gt.u32	%p2290, %r48709, -209382721;
	@%p2290 bra 	BB5_2060;

	setp.lt.u32	%p2291, %r48709, -209382721;
	@%p2291 bra 	BB5_2061;

	setp.gt.u32	%p2292, %r48710, 1731252896;
	@%p2292 bra 	BB5_2060;

	setp.lt.u32	%p2293, %r48710, 1731252896;
	@%p2293 bra 	BB5_2061;

	setp.gt.u32	%p2294, %r48711, -156174812;
	@%p2294 bra 	BB5_2060;

	setp.lt.u32	%p2295, %r48711, -156174812;
	@%p2295 bra 	BB5_2061;

	setp.gt.u32	%p2296, %r48712, 514588670;
	@%p2296 bra 	BB5_2060;

	setp.lt.u32	%p2297, %r48712, 514588670;
	@%p2297 bra 	BB5_2061;

	setp.gt.u32	%p2298, %r48713, -1319895041;
	@%p2298 bra 	BB5_2060;

	setp.lt.u32	%p2299, %r48713, -1319895041;
	@%p2299 bra 	BB5_2061;

	setp.gt.u32	%p2300, %r48714, -1174470657;
	@%p2300 bra 	BB5_2060;

	setp.lt.u32	%p2301, %r48714, -1174470657;
	setp.lt.u32	%p2302, %r48715, -21845;
	or.pred  	%p2303, %p2301, %p2302;
	@%p2303 bra 	BB5_2061;

BB5_2060:
	mov.u32 	%r27599, -21845;
	mov.u32 	%r27600, -1174470657;
	mov.u32 	%r27601, -1319895041;
	mov.u32 	%r27602, 514588670;
	mov.u32 	%r27603, -156174812;
	mov.u32 	%r27604, 1731252896;
	mov.u32 	%r27605, -209382721;
	mov.u32 	%r27606, 1685539716;
	mov.u32 	%r27607, 1129032919;
	mov.u32 	%r27608, 1260103606;
	mov.u32 	%r27609, 964683418;
	mov.u32 	%r27610, 436277738;
	// inline asm
	sub.cc.u32 %r48715, %r48715, %r27599;
subc.cc.u32 %r48714, %r48714, %r27600;
subc.cc.u32 %r48713, %r48713, %r27601;
subc.cc.u32 %r48712, %r48712, %r27602;
subc.cc.u32 %r48711, %r48711, %r27603;
subc.cc.u32 %r48710, %r48710, %r27604;
subc.cc.u32 %r48709, %r48709, %r27605;
subc.cc.u32 %r48708, %r48708, %r27606;
subc.cc.u32 %r48707, %r48707, %r27607;
subc.cc.u32 %r48706, %r48706, %r27608;
subc.cc.u32 %r48705, %r48705, %r27609;
subc.u32 %r48704, %r48704, %r27610;

	// inline asm

BB5_2061:
	// Callseq Start 167
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r49975;
	st.param.b32	[param0+4], %r49974;
	st.param.b32	[param0+8], %r49973;
	st.param.b32	[param0+12], %r49972;
	st.param.b32	[param0+16], %r49971;
	st.param.b32	[param0+20], %r49970;
	st.param.b32	[param0+24], %r49969;
	st.param.b32	[param0+28], %r49968;
	st.param.b32	[param0+32], %r49967;
	st.param.b32	[param0+36], %r49966;
	st.param.b32	[param0+40], %r49965;
	st.param.b32	[param0+44], %r49964;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r49963;
	st.param.b32	[param1+4], %r49962;
	st.param.b32	[param1+8], %r49961;
	st.param.b32	[param1+12], %r49960;
	st.param.b32	[param1+16], %r49959;
	st.param.b32	[param1+20], %r49958;
	st.param.b32	[param1+24], %r49957;
	st.param.b32	[param1+28], %r49956;
	st.param.b32	[param1+32], %r49955;
	st.param.b32	[param1+36], %r49954;
	st.param.b32	[param1+40], %r49953;
	st.param.b32	[param1+44], %r49952;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r5596, [retval0+0];
	ld.param.b32	%r5597, [retval0+4];
	ld.param.b32	%r5598, [retval0+8];
	ld.param.b32	%r5599, [retval0+12];
	ld.param.b32	%r5600, [retval0+16];
	ld.param.b32	%r5601, [retval0+20];
	ld.param.b32	%r5602, [retval0+24];
	ld.param.b32	%r5603, [retval0+28];
	ld.param.b32	%r5604, [retval0+32];
	ld.param.b32	%r5605, [retval0+36];
	ld.param.b32	%r5606, [retval0+40];
	ld.param.b32	%r5607, [retval0+44];
	
	//{
	}// Callseq End 167
	mov.u32 	%r27623, %r49975;
	mov.u32 	%r27630, %r49968;
	mov.u32 	%r27625, %r49973;
	mov.u32 	%r27632, %r49966;
	mov.u32 	%r27627, %r49971;
	mov.u32 	%r27634, %r49964;
	mov.u32 	%r27629, %r49969;
	mov.u32 	%r27624, %r49974;
	mov.u32 	%r27631, %r49967;
	mov.u32 	%r27626, %r49972;
	mov.u32 	%r27633, %r49965;
	mov.u32 	%r27628, %r49970;
	// inline asm
	add.cc.u32 %r27623, %r27623, %r49963;
addc.cc.u32 %r27624, %r27624, %r49962;
addc.cc.u32 %r27625, %r27625, %r49961;
addc.cc.u32 %r27626, %r27626, %r49960;
addc.cc.u32 %r27627, %r27627, %r49959;
addc.cc.u32 %r27628, %r27628, %r49958;
addc.cc.u32 %r27629, %r27629, %r49957;
addc.cc.u32 %r27630, %r27630, %r49956;
addc.cc.u32 %r27631, %r27631, %r49955;
addc.cc.u32 %r27632, %r27632, %r49954;
addc.cc.u32 %r27633, %r27633, %r49953;
addc.u32 %r27634, %r27634, %r49952;

	// inline asm
	setp.gt.u32	%p2304, %r27634, 436277738;
	@%p2304 bra 	BB5_2083;

	setp.lt.u32	%p2305, %r27634, 436277738;
	@%p2305 bra 	BB5_2084;

	setp.gt.u32	%p2306, %r27633, 964683418;
	@%p2306 bra 	BB5_2083;

	setp.lt.u32	%p2307, %r27633, 964683418;
	@%p2307 bra 	BB5_2084;

	setp.gt.u32	%p2308, %r27632, 1260103606;
	@%p2308 bra 	BB5_2083;

	setp.lt.u32	%p2309, %r27632, 1260103606;
	@%p2309 bra 	BB5_2084;

	setp.gt.u32	%p2310, %r27631, 1129032919;
	@%p2310 bra 	BB5_2083;

	setp.lt.u32	%p2311, %r27631, 1129032919;
	@%p2311 bra 	BB5_2084;

	setp.gt.u32	%p2312, %r27630, 1685539716;
	@%p2312 bra 	BB5_2083;

	setp.lt.u32	%p2313, %r27630, 1685539716;
	@%p2313 bra 	BB5_2084;

	setp.gt.u32	%p2314, %r27629, -209382721;
	@%p2314 bra 	BB5_2083;

	setp.lt.u32	%p2315, %r27629, -209382721;
	@%p2315 bra 	BB5_2084;

	setp.gt.u32	%p2316, %r27628, 1731252896;
	@%p2316 bra 	BB5_2083;

	setp.lt.u32	%p2317, %r27628, 1731252896;
	@%p2317 bra 	BB5_2084;

	setp.gt.u32	%p2318, %r27627, -156174812;
	@%p2318 bra 	BB5_2083;

	setp.lt.u32	%p2319, %r27627, -156174812;
	@%p2319 bra 	BB5_2084;

	setp.gt.u32	%p2320, %r27626, 514588670;
	@%p2320 bra 	BB5_2083;

	setp.lt.u32	%p2321, %r27626, 514588670;
	@%p2321 bra 	BB5_2084;

	setp.gt.u32	%p2322, %r27625, -1319895041;
	@%p2322 bra 	BB5_2083;

	setp.lt.u32	%p2323, %r27625, -1319895041;
	@%p2323 bra 	BB5_2084;

	setp.gt.u32	%p2324, %r27624, -1174470657;
	@%p2324 bra 	BB5_2083;

	setp.lt.u32	%p2325, %r27624, -1174470657;
	setp.lt.u32	%p2326, %r27623, -21845;
	or.pred  	%p2327, %p2325, %p2326;
	@%p2327 bra 	BB5_2084;

BB5_2083:
	mov.u32 	%r27671, -21845;
	mov.u32 	%r27672, -1174470657;
	mov.u32 	%r27673, -1319895041;
	mov.u32 	%r27674, 514588670;
	mov.u32 	%r27675, -156174812;
	mov.u32 	%r27676, 1731252896;
	mov.u32 	%r27677, -209382721;
	mov.u32 	%r27678, 1685539716;
	mov.u32 	%r27679, 1129032919;
	mov.u32 	%r27680, 1260103606;
	mov.u32 	%r27681, 964683418;
	mov.u32 	%r27682, 436277738;
	// inline asm
	sub.cc.u32 %r27623, %r27623, %r27671;
subc.cc.u32 %r27624, %r27624, %r27672;
subc.cc.u32 %r27625, %r27625, %r27673;
subc.cc.u32 %r27626, %r27626, %r27674;
subc.cc.u32 %r27627, %r27627, %r27675;
subc.cc.u32 %r27628, %r27628, %r27676;
subc.cc.u32 %r27629, %r27629, %r27677;
subc.cc.u32 %r27630, %r27630, %r27678;
subc.cc.u32 %r27631, %r27631, %r27679;
subc.cc.u32 %r27632, %r27632, %r27680;
subc.cc.u32 %r27633, %r27633, %r27681;
subc.u32 %r27634, %r27634, %r27682;

	// inline asm

BB5_2084:
	mov.u32 	%r27695, %r49975;
	mov.u32 	%r27702, %r49968;
	mov.u32 	%r27697, %r49973;
	mov.u32 	%r27704, %r49966;
	mov.u32 	%r27699, %r49971;
	mov.u32 	%r27706, %r49964;
	mov.u32 	%r27701, %r49969;
	mov.u32 	%r27696, %r49974;
	mov.u32 	%r27703, %r49967;
	mov.u32 	%r27698, %r49972;
	mov.u32 	%r27705, %r49965;
	mov.u32 	%r27700, %r49970;
	// inline asm
	sub.cc.u32 %r27695, %r27695, %r49963;
subc.cc.u32 %r27696, %r27696, %r49962;
subc.cc.u32 %r27697, %r27697, %r49961;
subc.cc.u32 %r27698, %r27698, %r49960;
subc.cc.u32 %r27699, %r27699, %r49959;
subc.cc.u32 %r27700, %r27700, %r49958;
subc.cc.u32 %r27701, %r27701, %r49957;
subc.cc.u32 %r27702, %r27702, %r49956;
subc.cc.u32 %r27703, %r27703, %r49955;
subc.cc.u32 %r27704, %r27704, %r49954;
subc.cc.u32 %r27705, %r27705, %r49953;
subc.u32 %r27706, %r27706, %r49952;

	// inline asm
	setp.gt.u32	%p2328, %r49964, %r49952;
	@%p2328 bra 	BB5_2107;

	setp.lt.u32	%p2329, %r49964, %r49952;
	@%p2329 bra 	BB5_2106;

	setp.gt.u32	%p2330, %r49965, %r49953;
	@%p2330 bra 	BB5_2107;

	setp.lt.u32	%p2331, %r49965, %r49953;
	@%p2331 bra 	BB5_2106;

	setp.gt.u32	%p2332, %r49966, %r49954;
	@%p2332 bra 	BB5_2107;

	setp.lt.u32	%p2333, %r49966, %r49954;
	@%p2333 bra 	BB5_2106;

	setp.gt.u32	%p2334, %r49967, %r49955;
	@%p2334 bra 	BB5_2107;

	setp.lt.u32	%p2335, %r49967, %r49955;
	@%p2335 bra 	BB5_2106;

	setp.gt.u32	%p2336, %r49968, %r49956;
	@%p2336 bra 	BB5_2107;

	setp.lt.u32	%p2337, %r49968, %r49956;
	@%p2337 bra 	BB5_2106;

	setp.gt.u32	%p2338, %r49969, %r49957;
	@%p2338 bra 	BB5_2107;

	setp.lt.u32	%p2339, %r49969, %r49957;
	@%p2339 bra 	BB5_2106;

	setp.gt.u32	%p2340, %r49970, %r49958;
	@%p2340 bra 	BB5_2107;

	setp.lt.u32	%p2341, %r49970, %r49958;
	@%p2341 bra 	BB5_2106;

	setp.gt.u32	%p2342, %r49971, %r49959;
	@%p2342 bra 	BB5_2107;

	setp.lt.u32	%p2343, %r49971, %r49959;
	@%p2343 bra 	BB5_2106;

	setp.gt.u32	%p2344, %r49972, %r49960;
	@%p2344 bra 	BB5_2107;

	setp.lt.u32	%p2345, %r49972, %r49960;
	@%p2345 bra 	BB5_2106;

	setp.gt.u32	%p2346, %r49973, %r49961;
	@%p2346 bra 	BB5_2107;

	setp.lt.u32	%p2347, %r49973, %r49961;
	@%p2347 bra 	BB5_2106;

	setp.gt.u32	%p2348, %r49974, %r49962;
	@%p2348 bra 	BB5_2107;

	setp.ge.u32	%p2349, %r49974, %r49962;
	setp.ge.u32	%p2350, %r49975, %r49963;
	and.pred  	%p2351, %p2349, %p2350;
	@%p2351 bra 	BB5_2107;

BB5_2106:
	mov.u32 	%r27743, -21845;
	mov.u32 	%r27744, -1174470657;
	mov.u32 	%r27745, -1319895041;
	mov.u32 	%r27746, 514588670;
	mov.u32 	%r27747, -156174812;
	mov.u32 	%r27748, 1731252896;
	mov.u32 	%r27749, -209382721;
	mov.u32 	%r27750, 1685539716;
	mov.u32 	%r27751, 1129032919;
	mov.u32 	%r27752, 1260103606;
	mov.u32 	%r27753, 964683418;
	mov.u32 	%r27754, 436277738;
	// inline asm
	add.cc.u32 %r27695, %r27695, %r27743;
addc.cc.u32 %r27696, %r27696, %r27744;
addc.cc.u32 %r27697, %r27697, %r27745;
addc.cc.u32 %r27698, %r27698, %r27746;
addc.cc.u32 %r27699, %r27699, %r27747;
addc.cc.u32 %r27700, %r27700, %r27748;
addc.cc.u32 %r27701, %r27701, %r27749;
addc.cc.u32 %r27702, %r27702, %r27750;
addc.cc.u32 %r27703, %r27703, %r27751;
addc.cc.u32 %r27704, %r27704, %r27752;
addc.cc.u32 %r27705, %r27705, %r27753;
addc.u32 %r27706, %r27706, %r27754;

	// inline asm

BB5_2107:
	// Callseq Start 168
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r27695;
	st.param.b32	[param0+4], %r27696;
	st.param.b32	[param0+8], %r27697;
	st.param.b32	[param0+12], %r27698;
	st.param.b32	[param0+16], %r27699;
	st.param.b32	[param0+20], %r27700;
	st.param.b32	[param0+24], %r27701;
	st.param.b32	[param0+28], %r27702;
	st.param.b32	[param0+32], %r27703;
	st.param.b32	[param0+36], %r27704;
	st.param.b32	[param0+40], %r27705;
	st.param.b32	[param0+44], %r27706;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r27623;
	st.param.b32	[param1+4], %r27624;
	st.param.b32	[param1+8], %r27625;
	st.param.b32	[param1+12], %r27626;
	st.param.b32	[param1+16], %r27627;
	st.param.b32	[param1+20], %r27628;
	st.param.b32	[param1+24], %r27629;
	st.param.b32	[param1+28], %r27630;
	st.param.b32	[param1+32], %r27631;
	st.param.b32	[param1+36], %r27632;
	st.param.b32	[param1+40], %r27633;
	st.param.b32	[param1+44], %r27634;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r5680, [retval0+0];
	ld.param.b32	%r5681, [retval0+4];
	ld.param.b32	%r5682, [retval0+8];
	ld.param.b32	%r5683, [retval0+12];
	ld.param.b32	%r5684, [retval0+16];
	ld.param.b32	%r5685, [retval0+20];
	ld.param.b32	%r5686, [retval0+24];
	ld.param.b32	%r5687, [retval0+28];
	ld.param.b32	%r5688, [retval0+32];
	ld.param.b32	%r5689, [retval0+36];
	ld.param.b32	%r5690, [retval0+40];
	ld.param.b32	%r5691, [retval0+44];
	
	//{
	}// Callseq End 168
	shl.b32 	%r27767, %r5607, 1;
	shr.u32 	%r27768, %r5606, 31;
	or.b32  	%r48740, %r27768, %r27767;
	shl.b32 	%r27769, %r5606, 1;
	shr.u32 	%r27770, %r5605, 31;
	or.b32  	%r48741, %r27770, %r27769;
	shl.b32 	%r27771, %r5605, 1;
	shr.u32 	%r27772, %r5604, 31;
	or.b32  	%r48742, %r27772, %r27771;
	shl.b32 	%r27773, %r5604, 1;
	shr.u32 	%r27774, %r5603, 31;
	or.b32  	%r48743, %r27774, %r27773;
	shl.b32 	%r27775, %r5603, 1;
	shr.u32 	%r27776, %r5602, 31;
	or.b32  	%r48744, %r27776, %r27775;
	shl.b32 	%r27777, %r5602, 1;
	shr.u32 	%r27778, %r5601, 31;
	or.b32  	%r48745, %r27778, %r27777;
	shl.b32 	%r27779, %r5601, 1;
	shr.u32 	%r27780, %r5600, 31;
	or.b32  	%r48746, %r27780, %r27779;
	shl.b32 	%r27781, %r5600, 1;
	shr.u32 	%r27782, %r5599, 31;
	or.b32  	%r48747, %r27782, %r27781;
	shl.b32 	%r27783, %r5599, 1;
	shr.u32 	%r27784, %r5598, 31;
	or.b32  	%r48748, %r27784, %r27783;
	shl.b32 	%r27785, %r5598, 1;
	shr.u32 	%r27786, %r5597, 31;
	or.b32  	%r48749, %r27786, %r27785;
	shl.b32 	%r27787, %r5597, 1;
	shr.u32 	%r27788, %r5596, 31;
	or.b32  	%r48750, %r27788, %r27787;
	shl.b32 	%r48751, %r5596, 1;
	setp.gt.u32	%p2352, %r48740, 436277738;
	@%p2352 bra 	BB5_2129;

	setp.lt.u32	%p2353, %r48740, 436277738;
	@%p2353 bra 	BB5_2130;

	setp.gt.u32	%p2354, %r48741, 964683418;
	@%p2354 bra 	BB5_2129;

	setp.lt.u32	%p2355, %r48741, 964683418;
	@%p2355 bra 	BB5_2130;

	setp.gt.u32	%p2356, %r48742, 1260103606;
	@%p2356 bra 	BB5_2129;

	setp.lt.u32	%p2357, %r48742, 1260103606;
	@%p2357 bra 	BB5_2130;

	setp.gt.u32	%p2358, %r48743, 1129032919;
	@%p2358 bra 	BB5_2129;

	setp.lt.u32	%p2359, %r48743, 1129032919;
	@%p2359 bra 	BB5_2130;

	setp.gt.u32	%p2360, %r48744, 1685539716;
	@%p2360 bra 	BB5_2129;

	setp.lt.u32	%p2361, %r48744, 1685539716;
	@%p2361 bra 	BB5_2130;

	setp.gt.u32	%p2362, %r48745, -209382721;
	@%p2362 bra 	BB5_2129;

	setp.lt.u32	%p2363, %r48745, -209382721;
	@%p2363 bra 	BB5_2130;

	setp.gt.u32	%p2364, %r48746, 1731252896;
	@%p2364 bra 	BB5_2129;

	setp.lt.u32	%p2365, %r48746, 1731252896;
	@%p2365 bra 	BB5_2130;

	setp.gt.u32	%p2366, %r48747, -156174812;
	@%p2366 bra 	BB5_2129;

	setp.lt.u32	%p2367, %r48747, -156174812;
	@%p2367 bra 	BB5_2130;

	setp.gt.u32	%p2368, %r48748, 514588670;
	@%p2368 bra 	BB5_2129;

	setp.lt.u32	%p2369, %r48748, 514588670;
	@%p2369 bra 	BB5_2130;

	setp.gt.u32	%p2370, %r48749, -1319895041;
	@%p2370 bra 	BB5_2129;

	setp.lt.u32	%p2371, %r48749, -1319895041;
	@%p2371 bra 	BB5_2130;

	setp.gt.u32	%p2372, %r48750, -1174470657;
	@%p2372 bra 	BB5_2129;

	setp.lt.u32	%p2373, %r48750, -1174470657;
	setp.lt.u32	%p2374, %r48751, -21845;
	or.pred  	%p2375, %p2373, %p2374;
	@%p2375 bra 	BB5_2130;

BB5_2129:
	mov.u32 	%r27801, -21845;
	mov.u32 	%r27802, -1174470657;
	mov.u32 	%r27803, -1319895041;
	mov.u32 	%r27804, 514588670;
	mov.u32 	%r27805, -156174812;
	mov.u32 	%r27806, 1731252896;
	mov.u32 	%r27807, -209382721;
	mov.u32 	%r27808, 1685539716;
	mov.u32 	%r27809, 1129032919;
	mov.u32 	%r27810, 1260103606;
	mov.u32 	%r27811, 964683418;
	mov.u32 	%r27812, 436277738;
	// inline asm
	sub.cc.u32 %r48751, %r48751, %r27801;
subc.cc.u32 %r48750, %r48750, %r27802;
subc.cc.u32 %r48749, %r48749, %r27803;
subc.cc.u32 %r48748, %r48748, %r27804;
subc.cc.u32 %r48747, %r48747, %r27805;
subc.cc.u32 %r48746, %r48746, %r27806;
subc.cc.u32 %r48745, %r48745, %r27807;
subc.cc.u32 %r48744, %r48744, %r27808;
subc.cc.u32 %r48743, %r48743, %r27809;
subc.cc.u32 %r48742, %r48742, %r27810;
subc.cc.u32 %r48741, %r48741, %r27811;
subc.u32 %r48740, %r48740, %r27812;

	// inline asm

BB5_2130:
	// Callseq Start 169
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r5680;
	st.param.b32	[param0+4], %r5681;
	st.param.b32	[param0+8], %r5682;
	st.param.b32	[param0+12], %r5683;
	st.param.b32	[param0+16], %r5684;
	st.param.b32	[param0+20], %r5685;
	st.param.b32	[param0+24], %r5686;
	st.param.b32	[param0+28], %r5687;
	st.param.b32	[param0+32], %r5688;
	st.param.b32	[param0+36], %r5689;
	st.param.b32	[param0+40], %r5690;
	st.param.b32	[param0+44], %r5691;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r48751;
	st.param.b32	[param1+4], %r48750;
	st.param.b32	[param1+8], %r48749;
	st.param.b32	[param1+12], %r48748;
	st.param.b32	[param1+16], %r48747;
	st.param.b32	[param1+20], %r48746;
	st.param.b32	[param1+24], %r48745;
	st.param.b32	[param1+28], %r48744;
	st.param.b32	[param1+32], %r48743;
	st.param.b32	[param1+36], %r48742;
	st.param.b32	[param1+40], %r48741;
	st.param.b32	[param1+44], %r48740;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r5740, [retval0+0];
	ld.param.b32	%r5741, [retval0+4];
	ld.param.b32	%r5742, [retval0+8];
	ld.param.b32	%r5743, [retval0+12];
	ld.param.b32	%r5744, [retval0+16];
	ld.param.b32	%r5745, [retval0+20];
	ld.param.b32	%r5746, [retval0+24];
	ld.param.b32	%r5747, [retval0+28];
	ld.param.b32	%r5748, [retval0+32];
	ld.param.b32	%r5749, [retval0+36];
	ld.param.b32	%r5750, [retval0+40];
	ld.param.b32	%r5751, [retval0+44];
	
	//{
	}// Callseq End 169
	mov.u32 	%r27830, %r5685;
	mov.u32 	%r27825, %r5680;
	mov.u32 	%r27832, %r5687;
	mov.u32 	%r27827, %r5682;
	mov.u32 	%r27834, %r5689;
	mov.u32 	%r27829, %r5684;
	mov.u32 	%r27836, %r5691;
	mov.u32 	%r27831, %r5686;
	mov.u32 	%r27826, %r5681;
	mov.u32 	%r27833, %r5688;
	mov.u32 	%r27828, %r5683;
	mov.u32 	%r27835, %r5690;
	// inline asm
	add.cc.u32 %r27825, %r27825, %r48751;
addc.cc.u32 %r27826, %r27826, %r48750;
addc.cc.u32 %r27827, %r27827, %r48749;
addc.cc.u32 %r27828, %r27828, %r48748;
addc.cc.u32 %r27829, %r27829, %r48747;
addc.cc.u32 %r27830, %r27830, %r48746;
addc.cc.u32 %r27831, %r27831, %r48745;
addc.cc.u32 %r27832, %r27832, %r48744;
addc.cc.u32 %r27833, %r27833, %r48743;
addc.cc.u32 %r27834, %r27834, %r48742;
addc.cc.u32 %r27835, %r27835, %r48741;
addc.u32 %r27836, %r27836, %r48740;

	// inline asm
	setp.gt.u32	%p2376, %r27836, 436277738;
	@%p2376 bra 	BB5_2152;

	setp.lt.u32	%p2377, %r27836, 436277738;
	@%p2377 bra 	BB5_2153;

	setp.gt.u32	%p2378, %r27835, 964683418;
	@%p2378 bra 	BB5_2152;

	setp.lt.u32	%p2379, %r27835, 964683418;
	@%p2379 bra 	BB5_2153;

	setp.gt.u32	%p2380, %r27834, 1260103606;
	@%p2380 bra 	BB5_2152;

	setp.lt.u32	%p2381, %r27834, 1260103606;
	@%p2381 bra 	BB5_2153;

	setp.gt.u32	%p2382, %r27833, 1129032919;
	@%p2382 bra 	BB5_2152;

	setp.lt.u32	%p2383, %r27833, 1129032919;
	@%p2383 bra 	BB5_2153;

	setp.gt.u32	%p2384, %r27832, 1685539716;
	@%p2384 bra 	BB5_2152;

	setp.lt.u32	%p2385, %r27832, 1685539716;
	@%p2385 bra 	BB5_2153;

	setp.gt.u32	%p2386, %r27831, -209382721;
	@%p2386 bra 	BB5_2152;

	setp.lt.u32	%p2387, %r27831, -209382721;
	@%p2387 bra 	BB5_2153;

	setp.gt.u32	%p2388, %r27830, 1731252896;
	@%p2388 bra 	BB5_2152;

	setp.lt.u32	%p2389, %r27830, 1731252896;
	@%p2389 bra 	BB5_2153;

	setp.gt.u32	%p2390, %r27829, -156174812;
	@%p2390 bra 	BB5_2152;

	setp.lt.u32	%p2391, %r27829, -156174812;
	@%p2391 bra 	BB5_2153;

	setp.gt.u32	%p2392, %r27828, 514588670;
	@%p2392 bra 	BB5_2152;

	setp.lt.u32	%p2393, %r27828, 514588670;
	@%p2393 bra 	BB5_2153;

	setp.gt.u32	%p2394, %r27827, -1319895041;
	@%p2394 bra 	BB5_2152;

	setp.lt.u32	%p2395, %r27827, -1319895041;
	@%p2395 bra 	BB5_2153;

	setp.gt.u32	%p2396, %r27826, -1174470657;
	@%p2396 bra 	BB5_2152;

	setp.lt.u32	%p2397, %r27826, -1174470657;
	setp.lt.u32	%p2398, %r27825, -21845;
	or.pred  	%p2399, %p2397, %p2398;
	@%p2399 bra 	BB5_2153;

BB5_2152:
	mov.u32 	%r27873, -21845;
	mov.u32 	%r27874, -1174470657;
	mov.u32 	%r27875, -1319895041;
	mov.u32 	%r27876, 514588670;
	mov.u32 	%r27877, -156174812;
	mov.u32 	%r27878, 1731252896;
	mov.u32 	%r27879, -209382721;
	mov.u32 	%r27880, 1685539716;
	mov.u32 	%r27881, 1129032919;
	mov.u32 	%r27882, 1260103606;
	mov.u32 	%r27883, 964683418;
	mov.u32 	%r27884, 436277738;
	// inline asm
	sub.cc.u32 %r27825, %r27825, %r27873;
subc.cc.u32 %r27826, %r27826, %r27874;
subc.cc.u32 %r27827, %r27827, %r27875;
subc.cc.u32 %r27828, %r27828, %r27876;
subc.cc.u32 %r27829, %r27829, %r27877;
subc.cc.u32 %r27830, %r27830, %r27878;
subc.cc.u32 %r27831, %r27831, %r27879;
subc.cc.u32 %r27832, %r27832, %r27880;
subc.cc.u32 %r27833, %r27833, %r27881;
subc.cc.u32 %r27834, %r27834, %r27882;
subc.cc.u32 %r27835, %r27835, %r27883;
subc.u32 %r27836, %r27836, %r27884;

	// inline asm

BB5_2153:
	mov.u32 	%r27902, %r5685;
	mov.u32 	%r27897, %r5680;
	mov.u32 	%r27904, %r5687;
	mov.u32 	%r27899, %r5682;
	mov.u32 	%r27906, %r5689;
	mov.u32 	%r27901, %r5684;
	mov.u32 	%r27908, %r5691;
	mov.u32 	%r27903, %r5686;
	mov.u32 	%r27898, %r5681;
	mov.u32 	%r27905, %r5688;
	mov.u32 	%r27900, %r5683;
	mov.u32 	%r27907, %r5690;
	// inline asm
	sub.cc.u32 %r27897, %r27897, %r48751;
subc.cc.u32 %r27898, %r27898, %r48750;
subc.cc.u32 %r27899, %r27899, %r48749;
subc.cc.u32 %r27900, %r27900, %r48748;
subc.cc.u32 %r27901, %r27901, %r48747;
subc.cc.u32 %r27902, %r27902, %r48746;
subc.cc.u32 %r27903, %r27903, %r48745;
subc.cc.u32 %r27904, %r27904, %r48744;
subc.cc.u32 %r27905, %r27905, %r48743;
subc.cc.u32 %r27906, %r27906, %r48742;
subc.cc.u32 %r27907, %r27907, %r48741;
subc.u32 %r27908, %r27908, %r48740;

	// inline asm
	setp.gt.u32	%p2400, %r5691, %r48740;
	@%p2400 bra 	BB5_2176;

	setp.lt.u32	%p2401, %r5691, %r48740;
	@%p2401 bra 	BB5_2175;

	setp.gt.u32	%p2402, %r5690, %r48741;
	@%p2402 bra 	BB5_2176;

	setp.lt.u32	%p2403, %r5690, %r48741;
	@%p2403 bra 	BB5_2175;

	setp.gt.u32	%p2404, %r5689, %r48742;
	@%p2404 bra 	BB5_2176;

	setp.lt.u32	%p2405, %r5689, %r48742;
	@%p2405 bra 	BB5_2175;

	setp.gt.u32	%p2406, %r5688, %r48743;
	@%p2406 bra 	BB5_2176;

	setp.lt.u32	%p2407, %r5688, %r48743;
	@%p2407 bra 	BB5_2175;

	setp.gt.u32	%p2408, %r5687, %r48744;
	@%p2408 bra 	BB5_2176;

	setp.lt.u32	%p2409, %r5687, %r48744;
	@%p2409 bra 	BB5_2175;

	setp.gt.u32	%p2410, %r5686, %r48745;
	@%p2410 bra 	BB5_2176;

	setp.lt.u32	%p2411, %r5686, %r48745;
	@%p2411 bra 	BB5_2175;

	setp.gt.u32	%p2412, %r5685, %r48746;
	@%p2412 bra 	BB5_2176;

	setp.lt.u32	%p2413, %r5685, %r48746;
	@%p2413 bra 	BB5_2175;

	setp.gt.u32	%p2414, %r5684, %r48747;
	@%p2414 bra 	BB5_2176;

	setp.lt.u32	%p2415, %r5684, %r48747;
	@%p2415 bra 	BB5_2175;

	setp.gt.u32	%p2416, %r5683, %r48748;
	@%p2416 bra 	BB5_2176;

	setp.lt.u32	%p2417, %r5683, %r48748;
	@%p2417 bra 	BB5_2175;

	setp.gt.u32	%p2418, %r5682, %r48749;
	@%p2418 bra 	BB5_2176;

	setp.lt.u32	%p2419, %r5682, %r48749;
	@%p2419 bra 	BB5_2175;

	setp.gt.u32	%p2420, %r5681, %r48750;
	@%p2420 bra 	BB5_2176;

	setp.ge.u32	%p2421, %r5681, %r48750;
	setp.ge.u32	%p2422, %r5680, %r48751;
	and.pred  	%p2423, %p2421, %p2422;
	@%p2423 bra 	BB5_2176;

BB5_2175:
	mov.u32 	%r27945, -21845;
	mov.u32 	%r27946, -1174470657;
	mov.u32 	%r27947, -1319895041;
	mov.u32 	%r27948, 514588670;
	mov.u32 	%r27949, -156174812;
	mov.u32 	%r27950, 1731252896;
	mov.u32 	%r27951, -209382721;
	mov.u32 	%r27952, 1685539716;
	mov.u32 	%r27953, 1129032919;
	mov.u32 	%r27954, 1260103606;
	mov.u32 	%r27955, 964683418;
	mov.u32 	%r27956, 436277738;
	// inline asm
	add.cc.u32 %r27897, %r27897, %r27945;
addc.cc.u32 %r27898, %r27898, %r27946;
addc.cc.u32 %r27899, %r27899, %r27947;
addc.cc.u32 %r27900, %r27900, %r27948;
addc.cc.u32 %r27901, %r27901, %r27949;
addc.cc.u32 %r27902, %r27902, %r27950;
addc.cc.u32 %r27903, %r27903, %r27951;
addc.cc.u32 %r27904, %r27904, %r27952;
addc.cc.u32 %r27905, %r27905, %r27953;
addc.cc.u32 %r27906, %r27906, %r27954;
addc.cc.u32 %r27907, %r27907, %r27955;
addc.u32 %r27908, %r27908, %r27956;

	// inline asm

BB5_2176:
	// Callseq Start 170
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r27897;
	st.param.b32	[param0+4], %r27898;
	st.param.b32	[param0+8], %r27899;
	st.param.b32	[param0+12], %r27900;
	st.param.b32	[param0+16], %r27901;
	st.param.b32	[param0+20], %r27902;
	st.param.b32	[param0+24], %r27903;
	st.param.b32	[param0+28], %r27904;
	st.param.b32	[param0+32], %r27905;
	st.param.b32	[param0+36], %r27906;
	st.param.b32	[param0+40], %r27907;
	st.param.b32	[param0+44], %r27908;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r27825;
	st.param.b32	[param1+4], %r27826;
	st.param.b32	[param1+8], %r27827;
	st.param.b32	[param1+12], %r27828;
	st.param.b32	[param1+16], %r27829;
	st.param.b32	[param1+20], %r27830;
	st.param.b32	[param1+24], %r27831;
	st.param.b32	[param1+28], %r27832;
	st.param.b32	[param1+32], %r27833;
	st.param.b32	[param1+36], %r27834;
	st.param.b32	[param1+40], %r27835;
	st.param.b32	[param1+44], %r27836;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r5824, [retval0+0];
	ld.param.b32	%r5825, [retval0+4];
	ld.param.b32	%r5826, [retval0+8];
	ld.param.b32	%r5827, [retval0+12];
	ld.param.b32	%r5828, [retval0+16];
	ld.param.b32	%r5829, [retval0+20];
	ld.param.b32	%r5830, [retval0+24];
	ld.param.b32	%r5831, [retval0+28];
	ld.param.b32	%r5832, [retval0+32];
	ld.param.b32	%r5833, [retval0+36];
	ld.param.b32	%r5834, [retval0+40];
	ld.param.b32	%r5835, [retval0+44];
	
	//{
	}// Callseq End 170
	shl.b32 	%r27969, %r5751, 1;
	shr.u32 	%r27970, %r5750, 31;
	or.b32  	%r48776, %r27970, %r27969;
	shl.b32 	%r27971, %r5750, 1;
	shr.u32 	%r27972, %r5749, 31;
	or.b32  	%r48777, %r27972, %r27971;
	shl.b32 	%r27973, %r5749, 1;
	shr.u32 	%r27974, %r5748, 31;
	or.b32  	%r48778, %r27974, %r27973;
	shl.b32 	%r27975, %r5748, 1;
	shr.u32 	%r27976, %r5747, 31;
	or.b32  	%r48779, %r27976, %r27975;
	shl.b32 	%r27977, %r5747, 1;
	shr.u32 	%r27978, %r5746, 31;
	or.b32  	%r48780, %r27978, %r27977;
	shl.b32 	%r27979, %r5746, 1;
	shr.u32 	%r27980, %r5745, 31;
	or.b32  	%r48781, %r27980, %r27979;
	shl.b32 	%r27981, %r5745, 1;
	shr.u32 	%r27982, %r5744, 31;
	or.b32  	%r48782, %r27982, %r27981;
	shl.b32 	%r27983, %r5744, 1;
	shr.u32 	%r27984, %r5743, 31;
	or.b32  	%r48783, %r27984, %r27983;
	shl.b32 	%r27985, %r5743, 1;
	shr.u32 	%r27986, %r5742, 31;
	or.b32  	%r48784, %r27986, %r27985;
	shl.b32 	%r27987, %r5742, 1;
	shr.u32 	%r27988, %r5741, 31;
	or.b32  	%r48785, %r27988, %r27987;
	shl.b32 	%r27989, %r5741, 1;
	shr.u32 	%r27990, %r5740, 31;
	or.b32  	%r48786, %r27990, %r27989;
	shl.b32 	%r48787, %r5740, 1;
	setp.gt.u32	%p2424, %r48776, 436277738;
	@%p2424 bra 	BB5_2198;

	setp.lt.u32	%p2425, %r48776, 436277738;
	@%p2425 bra 	BB5_2199;

	setp.gt.u32	%p2426, %r48777, 964683418;
	@%p2426 bra 	BB5_2198;

	setp.lt.u32	%p2427, %r48777, 964683418;
	@%p2427 bra 	BB5_2199;

	setp.gt.u32	%p2428, %r48778, 1260103606;
	@%p2428 bra 	BB5_2198;

	setp.lt.u32	%p2429, %r48778, 1260103606;
	@%p2429 bra 	BB5_2199;

	setp.gt.u32	%p2430, %r48779, 1129032919;
	@%p2430 bra 	BB5_2198;

	setp.lt.u32	%p2431, %r48779, 1129032919;
	@%p2431 bra 	BB5_2199;

	setp.gt.u32	%p2432, %r48780, 1685539716;
	@%p2432 bra 	BB5_2198;

	setp.lt.u32	%p2433, %r48780, 1685539716;
	@%p2433 bra 	BB5_2199;

	setp.gt.u32	%p2434, %r48781, -209382721;
	@%p2434 bra 	BB5_2198;

	setp.lt.u32	%p2435, %r48781, -209382721;
	@%p2435 bra 	BB5_2199;

	setp.gt.u32	%p2436, %r48782, 1731252896;
	@%p2436 bra 	BB5_2198;

	setp.lt.u32	%p2437, %r48782, 1731252896;
	@%p2437 bra 	BB5_2199;

	setp.gt.u32	%p2438, %r48783, -156174812;
	@%p2438 bra 	BB5_2198;

	setp.lt.u32	%p2439, %r48783, -156174812;
	@%p2439 bra 	BB5_2199;

	setp.gt.u32	%p2440, %r48784, 514588670;
	@%p2440 bra 	BB5_2198;

	setp.lt.u32	%p2441, %r48784, 514588670;
	@%p2441 bra 	BB5_2199;

	setp.gt.u32	%p2442, %r48785, -1319895041;
	@%p2442 bra 	BB5_2198;

	setp.lt.u32	%p2443, %r48785, -1319895041;
	@%p2443 bra 	BB5_2199;

	setp.gt.u32	%p2444, %r48786, -1174470657;
	@%p2444 bra 	BB5_2198;

	setp.lt.u32	%p2445, %r48786, -1174470657;
	setp.lt.u32	%p2446, %r48787, -21845;
	or.pred  	%p2447, %p2445, %p2446;
	@%p2447 bra 	BB5_2199;

BB5_2198:
	mov.u32 	%r28003, -21845;
	mov.u32 	%r28004, -1174470657;
	mov.u32 	%r28005, -1319895041;
	mov.u32 	%r28006, 514588670;
	mov.u32 	%r28007, -156174812;
	mov.u32 	%r28008, 1731252896;
	mov.u32 	%r28009, -209382721;
	mov.u32 	%r28010, 1685539716;
	mov.u32 	%r28011, 1129032919;
	mov.u32 	%r28012, 1260103606;
	mov.u32 	%r28013, 964683418;
	mov.u32 	%r28014, 436277738;
	// inline asm
	sub.cc.u32 %r48787, %r48787, %r28003;
subc.cc.u32 %r48786, %r48786, %r28004;
subc.cc.u32 %r48785, %r48785, %r28005;
subc.cc.u32 %r48784, %r48784, %r28006;
subc.cc.u32 %r48783, %r48783, %r28007;
subc.cc.u32 %r48782, %r48782, %r28008;
subc.cc.u32 %r48781, %r48781, %r28009;
subc.cc.u32 %r48780, %r48780, %r28010;
subc.cc.u32 %r48779, %r48779, %r28011;
subc.cc.u32 %r48778, %r48778, %r28012;
subc.cc.u32 %r48777, %r48777, %r28013;
subc.u32 %r48776, %r48776, %r28014;

	// inline asm

BB5_2199:
	// inline asm
	add.cc.u32 %r48799, %r48799, %r5680;
addc.cc.u32 %r48798, %r48798, %r5681;
addc.cc.u32 %r48797, %r48797, %r5682;
addc.cc.u32 %r48796, %r48796, %r5683;
addc.cc.u32 %r48795, %r48795, %r5684;
addc.cc.u32 %r48794, %r48794, %r5685;
addc.cc.u32 %r48793, %r48793, %r5686;
addc.cc.u32 %r48792, %r48792, %r5687;
addc.cc.u32 %r49991, %r49991, %r5688;
addc.cc.u32 %r49990, %r49990, %r5689;
addc.cc.u32 %r49989, %r49989, %r5690;
addc.u32 %r49988, %r49988, %r5691;

	// inline asm
	setp.gt.u32	%p2448, %r49988, 436277738;
	@%p2448 bra 	BB5_2221;

	setp.lt.u32	%p2449, %r49988, 436277738;
	@%p2449 bra 	BB5_2222;

	setp.gt.u32	%p2450, %r49989, 964683418;
	@%p2450 bra 	BB5_2221;

	setp.lt.u32	%p2451, %r49989, 964683418;
	@%p2451 bra 	BB5_2222;

	setp.gt.u32	%p2452, %r49990, 1260103606;
	@%p2452 bra 	BB5_2221;

	setp.lt.u32	%p2453, %r49990, 1260103606;
	@%p2453 bra 	BB5_2222;

	setp.gt.u32	%p2454, %r49991, 1129032919;
	@%p2454 bra 	BB5_2221;

	setp.lt.u32	%p2455, %r49991, 1129032919;
	@%p2455 bra 	BB5_2222;

	setp.gt.u32	%p2456, %r48792, 1685539716;
	@%p2456 bra 	BB5_2221;

	setp.lt.u32	%p2457, %r48792, 1685539716;
	@%p2457 bra 	BB5_2222;

	setp.gt.u32	%p2458, %r48793, -209382721;
	@%p2458 bra 	BB5_2221;

	setp.lt.u32	%p2459, %r48793, -209382721;
	@%p2459 bra 	BB5_2222;

	setp.gt.u32	%p2460, %r48794, 1731252896;
	@%p2460 bra 	BB5_2221;

	setp.lt.u32	%p2461, %r48794, 1731252896;
	@%p2461 bra 	BB5_2222;

	setp.gt.u32	%p2462, %r48795, -156174812;
	@%p2462 bra 	BB5_2221;

	setp.lt.u32	%p2463, %r48795, -156174812;
	@%p2463 bra 	BB5_2222;

	setp.gt.u32	%p2464, %r48796, 514588670;
	@%p2464 bra 	BB5_2221;

	setp.lt.u32	%p2465, %r48796, 514588670;
	@%p2465 bra 	BB5_2222;

	setp.gt.u32	%p2466, %r48797, -1319895041;
	@%p2466 bra 	BB5_2221;

	setp.lt.u32	%p2467, %r48797, -1319895041;
	@%p2467 bra 	BB5_2222;

	setp.gt.u32	%p2468, %r48798, -1174470657;
	@%p2468 bra 	BB5_2221;

	setp.lt.u32	%p2469, %r48798, -1174470657;
	setp.lt.u32	%p2470, %r48799, -21845;
	or.pred  	%p2471, %p2469, %p2470;
	@%p2471 bra 	BB5_2222;

BB5_2221:
	mov.u32 	%r28075, -21845;
	mov.u32 	%r28076, -1174470657;
	mov.u32 	%r28077, -1319895041;
	mov.u32 	%r28078, 514588670;
	mov.u32 	%r28079, -156174812;
	mov.u32 	%r28080, 1731252896;
	mov.u32 	%r28081, -209382721;
	mov.u32 	%r28082, 1685539716;
	mov.u32 	%r28083, 1129032919;
	mov.u32 	%r28084, 1260103606;
	mov.u32 	%r28085, 964683418;
	mov.u32 	%r28086, 436277738;
	// inline asm
	sub.cc.u32 %r48799, %r48799, %r28075;
subc.cc.u32 %r48798, %r48798, %r28076;
subc.cc.u32 %r48797, %r48797, %r28077;
subc.cc.u32 %r48796, %r48796, %r28078;
subc.cc.u32 %r48795, %r48795, %r28079;
subc.cc.u32 %r48794, %r48794, %r28080;
subc.cc.u32 %r48793, %r48793, %r28081;
subc.cc.u32 %r48792, %r48792, %r28082;
subc.cc.u32 %r49991, %r49991, %r28083;
subc.cc.u32 %r49990, %r49990, %r28084;
subc.cc.u32 %r49989, %r49989, %r28085;
subc.u32 %r49988, %r49988, %r28086;

	// inline asm

BB5_2222:
	// inline asm
	add.cc.u32 %r28099, %r28099, %r48751;
addc.cc.u32 %r28100, %r28100, %r48750;
addc.cc.u32 %r28101, %r28101, %r48749;
addc.cc.u32 %r28102, %r28102, %r48748;
addc.cc.u32 %r28103, %r28103, %r48747;
addc.cc.u32 %r28104, %r28104, %r48746;
addc.cc.u32 %r28105, %r28105, %r48745;
addc.cc.u32 %r28106, %r28106, %r48744;
addc.cc.u32 %r28107, %r28107, %r48743;
addc.cc.u32 %r28108, %r28108, %r48742;
addc.cc.u32 %r28109, %r28109, %r48741;
addc.u32 %r49976, %r49976, %r48740;

	// inline asm
	setp.gt.u32	%p2472, %r49976, 436277738;
	@%p2472 bra 	BB5_2244;

	setp.lt.u32	%p2473, %r49976, 436277738;
	@%p2473 bra 	BB5_2245;

	setp.gt.u32	%p2474, %r28109, 964683418;
	@%p2474 bra 	BB5_2244;

	setp.lt.u32	%p2475, %r28109, 964683418;
	@%p2475 bra 	BB5_2245;

	setp.gt.u32	%p2476, %r28108, 1260103606;
	@%p2476 bra 	BB5_2244;

	setp.lt.u32	%p2477, %r28108, 1260103606;
	@%p2477 bra 	BB5_2245;

	setp.gt.u32	%p2478, %r28107, 1129032919;
	@%p2478 bra 	BB5_2244;

	setp.lt.u32	%p2479, %r28107, 1129032919;
	@%p2479 bra 	BB5_2245;

	setp.gt.u32	%p2480, %r28106, 1685539716;
	@%p2480 bra 	BB5_2244;

	setp.lt.u32	%p2481, %r28106, 1685539716;
	@%p2481 bra 	BB5_2245;

	setp.gt.u32	%p2482, %r28105, -209382721;
	@%p2482 bra 	BB5_2244;

	setp.lt.u32	%p2483, %r28105, -209382721;
	@%p2483 bra 	BB5_2245;

	setp.gt.u32	%p2484, %r28104, 1731252896;
	@%p2484 bra 	BB5_2244;

	setp.lt.u32	%p2485, %r28104, 1731252896;
	@%p2485 bra 	BB5_2245;

	setp.gt.u32	%p2486, %r28103, -156174812;
	@%p2486 bra 	BB5_2244;

	setp.lt.u32	%p2487, %r28103, -156174812;
	@%p2487 bra 	BB5_2245;

	setp.gt.u32	%p2488, %r28102, 514588670;
	@%p2488 bra 	BB5_2244;

	setp.lt.u32	%p2489, %r28102, 514588670;
	@%p2489 bra 	BB5_2245;

	setp.gt.u32	%p2490, %r28101, -1319895041;
	@%p2490 bra 	BB5_2244;

	setp.lt.u32	%p2491, %r28101, -1319895041;
	@%p2491 bra 	BB5_2245;

	setp.gt.u32	%p2492, %r28100, -1174470657;
	@%p2492 bra 	BB5_2244;

	setp.lt.u32	%p2493, %r28100, -1174470657;
	setp.lt.u32	%p2494, %r28099, -21845;
	or.pred  	%p2495, %p2493, %p2494;
	@%p2495 bra 	BB5_2245;

BB5_2244:
	mov.u32 	%r28147, -21845;
	mov.u32 	%r28148, -1174470657;
	mov.u32 	%r28149, -1319895041;
	mov.u32 	%r28150, 514588670;
	mov.u32 	%r28151, -156174812;
	mov.u32 	%r28152, 1731252896;
	mov.u32 	%r28153, -209382721;
	mov.u32 	%r28154, 1685539716;
	mov.u32 	%r28155, 1129032919;
	mov.u32 	%r28156, 1260103606;
	mov.u32 	%r28157, 964683418;
	mov.u32 	%r28158, 436277738;
	// inline asm
	sub.cc.u32 %r28099, %r28099, %r28147;
subc.cc.u32 %r28100, %r28100, %r28148;
subc.cc.u32 %r28101, %r28101, %r28149;
subc.cc.u32 %r28102, %r28102, %r28150;
subc.cc.u32 %r28103, %r28103, %r28151;
subc.cc.u32 %r28104, %r28104, %r28152;
subc.cc.u32 %r28105, %r28105, %r28153;
subc.cc.u32 %r28106, %r28106, %r28154;
subc.cc.u32 %r28107, %r28107, %r28155;
subc.cc.u32 %r28108, %r28108, %r28156;
subc.cc.u32 %r28109, %r28109, %r28157;
subc.u32 %r49976, %r49976, %r28158;

	// inline asm

BB5_2245:
	// Callseq Start 171
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r48799;
	st.param.b32	[param0+4], %r48798;
	st.param.b32	[param0+8], %r48797;
	st.param.b32	[param0+12], %r48796;
	st.param.b32	[param0+16], %r48795;
	st.param.b32	[param0+20], %r48794;
	st.param.b32	[param0+24], %r48793;
	st.param.b32	[param0+28], %r48792;
	st.param.b32	[param0+32], %r49991;
	st.param.b32	[param0+36], %r49990;
	st.param.b32	[param0+40], %r49989;
	st.param.b32	[param0+44], %r49988;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r28099;
	st.param.b32	[param1+4], %r28100;
	st.param.b32	[param1+8], %r28101;
	st.param.b32	[param1+12], %r28102;
	st.param.b32	[param1+16], %r28103;
	st.param.b32	[param1+20], %r28104;
	st.param.b32	[param1+24], %r28105;
	st.param.b32	[param1+28], %r28106;
	st.param.b32	[param1+32], %r28107;
	st.param.b32	[param1+36], %r28108;
	st.param.b32	[param1+40], %r28109;
	st.param.b32	[param1+44], %r49976;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r5944, [retval0+0];
	ld.param.b32	%r5945, [retval0+4];
	ld.param.b32	%r5946, [retval0+8];
	ld.param.b32	%r5947, [retval0+12];
	ld.param.b32	%r5948, [retval0+16];
	ld.param.b32	%r5949, [retval0+20];
	ld.param.b32	%r5950, [retval0+24];
	ld.param.b32	%r5951, [retval0+28];
	ld.param.b32	%r5952, [retval0+32];
	ld.param.b32	%r5953, [retval0+36];
	ld.param.b32	%r5954, [retval0+40];
	ld.param.b32	%r5955, [retval0+44];
	
	//{
	}// Callseq End 171
	mov.u32 	%r28182, %r49988;
	mov.u32 	%r28175, %r48795;
	mov.u32 	%r28180, %r49990;
	mov.u32 	%r28173, %r48797;
	mov.u32 	%r28178, %r48792;
	mov.u32 	%r28171, %r48799;
	mov.u32 	%r28176, %r48794;
	mov.u32 	%r28181, %r49989;
	mov.u32 	%r28174, %r48796;
	mov.u32 	%r28179, %r49991;
	mov.u32 	%r28172, %r48798;
	mov.u32 	%r28177, %r48793;
	// inline asm
	add.cc.u32 %r28171, %r28171, %r28099;
addc.cc.u32 %r28172, %r28172, %r28100;
addc.cc.u32 %r28173, %r28173, %r28101;
addc.cc.u32 %r28174, %r28174, %r28102;
addc.cc.u32 %r28175, %r28175, %r28103;
addc.cc.u32 %r28176, %r28176, %r28104;
addc.cc.u32 %r28177, %r28177, %r28105;
addc.cc.u32 %r28178, %r28178, %r28106;
addc.cc.u32 %r28179, %r28179, %r28107;
addc.cc.u32 %r28180, %r28180, %r28108;
addc.cc.u32 %r28181, %r28181, %r28109;
addc.u32 %r28182, %r28182, %r49976;

	// inline asm
	setp.gt.u32	%p2496, %r28182, 436277738;
	@%p2496 bra 	BB5_2267;

	setp.lt.u32	%p2497, %r28182, 436277738;
	@%p2497 bra 	BB5_2268;

	setp.gt.u32	%p2498, %r28181, 964683418;
	@%p2498 bra 	BB5_2267;

	setp.lt.u32	%p2499, %r28181, 964683418;
	@%p2499 bra 	BB5_2268;

	setp.gt.u32	%p2500, %r28180, 1260103606;
	@%p2500 bra 	BB5_2267;

	setp.lt.u32	%p2501, %r28180, 1260103606;
	@%p2501 bra 	BB5_2268;

	setp.gt.u32	%p2502, %r28179, 1129032919;
	@%p2502 bra 	BB5_2267;

	setp.lt.u32	%p2503, %r28179, 1129032919;
	@%p2503 bra 	BB5_2268;

	setp.gt.u32	%p2504, %r28178, 1685539716;
	@%p2504 bra 	BB5_2267;

	setp.lt.u32	%p2505, %r28178, 1685539716;
	@%p2505 bra 	BB5_2268;

	setp.gt.u32	%p2506, %r28177, -209382721;
	@%p2506 bra 	BB5_2267;

	setp.lt.u32	%p2507, %r28177, -209382721;
	@%p2507 bra 	BB5_2268;

	setp.gt.u32	%p2508, %r28176, 1731252896;
	@%p2508 bra 	BB5_2267;

	setp.lt.u32	%p2509, %r28176, 1731252896;
	@%p2509 bra 	BB5_2268;

	setp.gt.u32	%p2510, %r28175, -156174812;
	@%p2510 bra 	BB5_2267;

	setp.lt.u32	%p2511, %r28175, -156174812;
	@%p2511 bra 	BB5_2268;

	setp.gt.u32	%p2512, %r28174, 514588670;
	@%p2512 bra 	BB5_2267;

	setp.lt.u32	%p2513, %r28174, 514588670;
	@%p2513 bra 	BB5_2268;

	setp.gt.u32	%p2514, %r28173, -1319895041;
	@%p2514 bra 	BB5_2267;

	setp.lt.u32	%p2515, %r28173, -1319895041;
	@%p2515 bra 	BB5_2268;

	setp.gt.u32	%p2516, %r28172, -1174470657;
	@%p2516 bra 	BB5_2267;

	setp.lt.u32	%p2517, %r28172, -1174470657;
	setp.lt.u32	%p2518, %r28171, -21845;
	or.pred  	%p2519, %p2517, %p2518;
	@%p2519 bra 	BB5_2268;

BB5_2267:
	mov.u32 	%r28219, -21845;
	mov.u32 	%r28220, -1174470657;
	mov.u32 	%r28221, -1319895041;
	mov.u32 	%r28222, 514588670;
	mov.u32 	%r28223, -156174812;
	mov.u32 	%r28224, 1731252896;
	mov.u32 	%r28225, -209382721;
	mov.u32 	%r28226, 1685539716;
	mov.u32 	%r28227, 1129032919;
	mov.u32 	%r28228, 1260103606;
	mov.u32 	%r28229, 964683418;
	mov.u32 	%r28230, 436277738;
	// inline asm
	sub.cc.u32 %r28171, %r28171, %r28219;
subc.cc.u32 %r28172, %r28172, %r28220;
subc.cc.u32 %r28173, %r28173, %r28221;
subc.cc.u32 %r28174, %r28174, %r28222;
subc.cc.u32 %r28175, %r28175, %r28223;
subc.cc.u32 %r28176, %r28176, %r28224;
subc.cc.u32 %r28177, %r28177, %r28225;
subc.cc.u32 %r28178, %r28178, %r28226;
subc.cc.u32 %r28179, %r28179, %r28227;
subc.cc.u32 %r28180, %r28180, %r28228;
subc.cc.u32 %r28181, %r28181, %r28229;
subc.u32 %r28182, %r28182, %r28230;

	// inline asm

BB5_2268:
	mov.u32 	%r28254, %r49988;
	mov.u32 	%r28247, %r48795;
	mov.u32 	%r28252, %r49990;
	mov.u32 	%r28245, %r48797;
	mov.u32 	%r28250, %r48792;
	mov.u32 	%r28243, %r48799;
	mov.u32 	%r28248, %r48794;
	mov.u32 	%r28253, %r49989;
	mov.u32 	%r28246, %r48796;
	mov.u32 	%r28251, %r49991;
	mov.u32 	%r28244, %r48798;
	mov.u32 	%r28249, %r48793;
	// inline asm
	sub.cc.u32 %r28243, %r28243, %r28099;
subc.cc.u32 %r28244, %r28244, %r28100;
subc.cc.u32 %r28245, %r28245, %r28101;
subc.cc.u32 %r28246, %r28246, %r28102;
subc.cc.u32 %r28247, %r28247, %r28103;
subc.cc.u32 %r28248, %r28248, %r28104;
subc.cc.u32 %r28249, %r28249, %r28105;
subc.cc.u32 %r28250, %r28250, %r28106;
subc.cc.u32 %r28251, %r28251, %r28107;
subc.cc.u32 %r28252, %r28252, %r28108;
subc.cc.u32 %r28253, %r28253, %r28109;
subc.u32 %r28254, %r28254, %r49976;

	// inline asm
	setp.gt.u32	%p2520, %r49988, %r49976;
	@%p2520 bra 	BB5_2291;

	setp.lt.u32	%p2521, %r49988, %r49976;
	@%p2521 bra 	BB5_2290;

	setp.gt.u32	%p2522, %r49989, %r28109;
	@%p2522 bra 	BB5_2291;

	setp.lt.u32	%p2523, %r49989, %r28109;
	@%p2523 bra 	BB5_2290;

	setp.gt.u32	%p2524, %r49990, %r28108;
	@%p2524 bra 	BB5_2291;

	setp.lt.u32	%p2525, %r49990, %r28108;
	@%p2525 bra 	BB5_2290;

	setp.gt.u32	%p2526, %r49991, %r28107;
	@%p2526 bra 	BB5_2291;

	setp.lt.u32	%p2527, %r49991, %r28107;
	@%p2527 bra 	BB5_2290;

	setp.gt.u32	%p2528, %r48792, %r28106;
	@%p2528 bra 	BB5_2291;

	setp.lt.u32	%p2529, %r48792, %r28106;
	@%p2529 bra 	BB5_2290;

	setp.gt.u32	%p2530, %r48793, %r28105;
	@%p2530 bra 	BB5_2291;

	setp.lt.u32	%p2531, %r48793, %r28105;
	@%p2531 bra 	BB5_2290;

	setp.gt.u32	%p2532, %r48794, %r28104;
	@%p2532 bra 	BB5_2291;

	setp.lt.u32	%p2533, %r48794, %r28104;
	@%p2533 bra 	BB5_2290;

	setp.gt.u32	%p2534, %r48795, %r28103;
	@%p2534 bra 	BB5_2291;

	setp.lt.u32	%p2535, %r48795, %r28103;
	@%p2535 bra 	BB5_2290;

	setp.gt.u32	%p2536, %r48796, %r28102;
	@%p2536 bra 	BB5_2291;

	setp.lt.u32	%p2537, %r48796, %r28102;
	@%p2537 bra 	BB5_2290;

	setp.gt.u32	%p2538, %r48797, %r28101;
	@%p2538 bra 	BB5_2291;

	setp.lt.u32	%p2539, %r48797, %r28101;
	@%p2539 bra 	BB5_2290;

	setp.gt.u32	%p2540, %r48798, %r28100;
	@%p2540 bra 	BB5_2291;

	setp.ge.u32	%p2541, %r48798, %r28100;
	setp.ge.u32	%p2542, %r48799, %r28099;
	and.pred  	%p2543, %p2541, %p2542;
	@%p2543 bra 	BB5_2291;

BB5_2290:
	mov.u32 	%r28291, -21845;
	mov.u32 	%r28292, -1174470657;
	mov.u32 	%r28293, -1319895041;
	mov.u32 	%r28294, 514588670;
	mov.u32 	%r28295, -156174812;
	mov.u32 	%r28296, 1731252896;
	mov.u32 	%r28297, -209382721;
	mov.u32 	%r28298, 1685539716;
	mov.u32 	%r28299, 1129032919;
	mov.u32 	%r28300, 1260103606;
	mov.u32 	%r28301, 964683418;
	mov.u32 	%r28302, 436277738;
	// inline asm
	add.cc.u32 %r28243, %r28243, %r28291;
addc.cc.u32 %r28244, %r28244, %r28292;
addc.cc.u32 %r28245, %r28245, %r28293;
addc.cc.u32 %r28246, %r28246, %r28294;
addc.cc.u32 %r28247, %r28247, %r28295;
addc.cc.u32 %r28248, %r28248, %r28296;
addc.cc.u32 %r28249, %r28249, %r28297;
addc.cc.u32 %r28250, %r28250, %r28298;
addc.cc.u32 %r28251, %r28251, %r28299;
addc.cc.u32 %r28252, %r28252, %r28300;
addc.cc.u32 %r28253, %r28253, %r28301;
addc.u32 %r28254, %r28254, %r28302;

	// inline asm

BB5_2291:
	// Callseq Start 172
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r28243;
	st.param.b32	[param0+4], %r28244;
	st.param.b32	[param0+8], %r28245;
	st.param.b32	[param0+12], %r28246;
	st.param.b32	[param0+16], %r28247;
	st.param.b32	[param0+20], %r28248;
	st.param.b32	[param0+24], %r28249;
	st.param.b32	[param0+28], %r28250;
	st.param.b32	[param0+32], %r28251;
	st.param.b32	[param0+36], %r28252;
	st.param.b32	[param0+40], %r28253;
	st.param.b32	[param0+44], %r28254;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r28171;
	st.param.b32	[param1+4], %r28172;
	st.param.b32	[param1+8], %r28173;
	st.param.b32	[param1+12], %r28174;
	st.param.b32	[param1+16], %r28175;
	st.param.b32	[param1+20], %r28176;
	st.param.b32	[param1+24], %r28177;
	st.param.b32	[param1+28], %r28178;
	st.param.b32	[param1+32], %r28179;
	st.param.b32	[param1+36], %r28180;
	st.param.b32	[param1+40], %r28181;
	st.param.b32	[param1+44], %r28182;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r6028, [retval0+0];
	ld.param.b32	%r6029, [retval0+4];
	ld.param.b32	%r6030, [retval0+8];
	ld.param.b32	%r6031, [retval0+12];
	ld.param.b32	%r6032, [retval0+16];
	ld.param.b32	%r6033, [retval0+20];
	ld.param.b32	%r6034, [retval0+24];
	ld.param.b32	%r6035, [retval0+28];
	ld.param.b32	%r6036, [retval0+32];
	ld.param.b32	%r6037, [retval0+36];
	ld.param.b32	%r6038, [retval0+40];
	ld.param.b32	%r6039, [retval0+44];
	
	//{
	}// Callseq End 172
	shl.b32 	%r28315, %r5955, 1;
	shr.u32 	%r28316, %r5954, 31;
	or.b32  	%r48836, %r28316, %r28315;
	shl.b32 	%r28317, %r5954, 1;
	shr.u32 	%r28318, %r5953, 31;
	or.b32  	%r48837, %r28318, %r28317;
	shl.b32 	%r28319, %r5953, 1;
	shr.u32 	%r28320, %r5952, 31;
	or.b32  	%r48838, %r28320, %r28319;
	shl.b32 	%r28321, %r5952, 1;
	shr.u32 	%r28322, %r5951, 31;
	or.b32  	%r48839, %r28322, %r28321;
	shl.b32 	%r28323, %r5951, 1;
	shr.u32 	%r28324, %r5950, 31;
	or.b32  	%r48840, %r28324, %r28323;
	shl.b32 	%r28325, %r5950, 1;
	shr.u32 	%r28326, %r5949, 31;
	or.b32  	%r48841, %r28326, %r28325;
	shl.b32 	%r28327, %r5949, 1;
	shr.u32 	%r28328, %r5948, 31;
	or.b32  	%r48842, %r28328, %r28327;
	shl.b32 	%r28329, %r5948, 1;
	shr.u32 	%r28330, %r5947, 31;
	or.b32  	%r48843, %r28330, %r28329;
	shl.b32 	%r28331, %r5947, 1;
	shr.u32 	%r28332, %r5946, 31;
	or.b32  	%r48844, %r28332, %r28331;
	shl.b32 	%r28333, %r5946, 1;
	shr.u32 	%r28334, %r5945, 31;
	or.b32  	%r48845, %r28334, %r28333;
	shl.b32 	%r28335, %r5945, 1;
	shr.u32 	%r28336, %r5944, 31;
	or.b32  	%r48846, %r28336, %r28335;
	shl.b32 	%r48847, %r5944, 1;
	setp.gt.u32	%p2544, %r48836, 436277738;
	@%p2544 bra 	BB5_2313;

	setp.lt.u32	%p2545, %r48836, 436277738;
	@%p2545 bra 	BB5_2314;

	setp.gt.u32	%p2546, %r48837, 964683418;
	@%p2546 bra 	BB5_2313;

	setp.lt.u32	%p2547, %r48837, 964683418;
	@%p2547 bra 	BB5_2314;

	setp.gt.u32	%p2548, %r48838, 1260103606;
	@%p2548 bra 	BB5_2313;

	setp.lt.u32	%p2549, %r48838, 1260103606;
	@%p2549 bra 	BB5_2314;

	setp.gt.u32	%p2550, %r48839, 1129032919;
	@%p2550 bra 	BB5_2313;

	setp.lt.u32	%p2551, %r48839, 1129032919;
	@%p2551 bra 	BB5_2314;

	setp.gt.u32	%p2552, %r48840, 1685539716;
	@%p2552 bra 	BB5_2313;

	setp.lt.u32	%p2553, %r48840, 1685539716;
	@%p2553 bra 	BB5_2314;

	setp.gt.u32	%p2554, %r48841, -209382721;
	@%p2554 bra 	BB5_2313;

	setp.lt.u32	%p2555, %r48841, -209382721;
	@%p2555 bra 	BB5_2314;

	setp.gt.u32	%p2556, %r48842, 1731252896;
	@%p2556 bra 	BB5_2313;

	setp.lt.u32	%p2557, %r48842, 1731252896;
	@%p2557 bra 	BB5_2314;

	setp.gt.u32	%p2558, %r48843, -156174812;
	@%p2558 bra 	BB5_2313;

	setp.lt.u32	%p2559, %r48843, -156174812;
	@%p2559 bra 	BB5_2314;

	setp.gt.u32	%p2560, %r48844, 514588670;
	@%p2560 bra 	BB5_2313;

	setp.lt.u32	%p2561, %r48844, 514588670;
	@%p2561 bra 	BB5_2314;

	setp.gt.u32	%p2562, %r48845, -1319895041;
	@%p2562 bra 	BB5_2313;

	setp.lt.u32	%p2563, %r48845, -1319895041;
	@%p2563 bra 	BB5_2314;

	setp.gt.u32	%p2564, %r48846, -1174470657;
	@%p2564 bra 	BB5_2313;

	setp.lt.u32	%p2565, %r48846, -1174470657;
	setp.lt.u32	%p2566, %r48847, -21845;
	or.pred  	%p2567, %p2565, %p2566;
	@%p2567 bra 	BB5_2314;

BB5_2313:
	mov.u32 	%r28349, -21845;
	mov.u32 	%r28350, -1174470657;
	mov.u32 	%r28351, -1319895041;
	mov.u32 	%r28352, 514588670;
	mov.u32 	%r28353, -156174812;
	mov.u32 	%r28354, 1731252896;
	mov.u32 	%r28355, -209382721;
	mov.u32 	%r28356, 1685539716;
	mov.u32 	%r28357, 1129032919;
	mov.u32 	%r28358, 1260103606;
	mov.u32 	%r28359, 964683418;
	mov.u32 	%r28360, 436277738;
	// inline asm
	sub.cc.u32 %r48847, %r48847, %r28349;
subc.cc.u32 %r48846, %r48846, %r28350;
subc.cc.u32 %r48845, %r48845, %r28351;
subc.cc.u32 %r48844, %r48844, %r28352;
subc.cc.u32 %r48843, %r48843, %r28353;
subc.cc.u32 %r48842, %r48842, %r28354;
subc.cc.u32 %r48841, %r48841, %r28355;
subc.cc.u32 %r48840, %r48840, %r28356;
subc.cc.u32 %r48839, %r48839, %r28357;
subc.cc.u32 %r48838, %r48838, %r28358;
subc.cc.u32 %r48837, %r48837, %r28359;
subc.u32 %r48836, %r48836, %r28360;

	// inline asm

BB5_2314:
	mov.u32 	%r48856, %r6031;
	mov.u32 	%r48849, %r6038;
	mov.u32 	%r48854, %r6033;
	mov.u32 	%r48859, %r6028;
	mov.u32 	%r48852, %r6035;
	mov.u32 	%r48857, %r6030;
	mov.u32 	%r48850, %r6037;
	mov.u32 	%r48855, %r6032;
	mov.u32 	%r48848, %r6039;
	mov.u32 	%r48853, %r6034;
	mov.u32 	%r48858, %r6029;
	mov.u32 	%r48851, %r6036;
	// inline asm
	sub.cc.u32 %r48859, %r48859, %r5524;
subc.cc.u32 %r48858, %r48858, %r5525;
subc.cc.u32 %r48857, %r48857, %r5526;
subc.cc.u32 %r48856, %r48856, %r5527;
subc.cc.u32 %r48855, %r48855, %r5528;
subc.cc.u32 %r48854, %r48854, %r5529;
subc.cc.u32 %r48853, %r48853, %r5530;
subc.cc.u32 %r48852, %r48852, %r5531;
subc.cc.u32 %r48851, %r48851, %r5532;
subc.cc.u32 %r48850, %r48850, %r5533;
subc.cc.u32 %r48849, %r48849, %r5534;
subc.u32 %r48848, %r48848, %r5535;

	// inline asm
	setp.gt.u32	%p2568, %r6039, %r5535;
	@%p2568 bra 	BB5_2337;

	setp.lt.u32	%p2569, %r6039, %r5535;
	@%p2569 bra 	BB5_2336;

	setp.gt.u32	%p2570, %r6038, %r5534;
	@%p2570 bra 	BB5_2337;

	setp.lt.u32	%p2571, %r6038, %r5534;
	@%p2571 bra 	BB5_2336;

	setp.gt.u32	%p2572, %r6037, %r5533;
	@%p2572 bra 	BB5_2337;

	setp.lt.u32	%p2573, %r6037, %r5533;
	@%p2573 bra 	BB5_2336;

	setp.gt.u32	%p2574, %r6036, %r5532;
	@%p2574 bra 	BB5_2337;

	setp.lt.u32	%p2575, %r6036, %r5532;
	@%p2575 bra 	BB5_2336;

	setp.gt.u32	%p2576, %r6035, %r5531;
	@%p2576 bra 	BB5_2337;

	setp.lt.u32	%p2577, %r6035, %r5531;
	@%p2577 bra 	BB5_2336;

	setp.gt.u32	%p2578, %r6034, %r5530;
	@%p2578 bra 	BB5_2337;

	setp.lt.u32	%p2579, %r6034, %r5530;
	@%p2579 bra 	BB5_2336;

	setp.gt.u32	%p2580, %r6033, %r5529;
	@%p2580 bra 	BB5_2337;

	setp.lt.u32	%p2581, %r6033, %r5529;
	@%p2581 bra 	BB5_2336;

	setp.gt.u32	%p2582, %r6032, %r5528;
	@%p2582 bra 	BB5_2337;

	setp.lt.u32	%p2583, %r6032, %r5528;
	@%p2583 bra 	BB5_2336;

	setp.gt.u32	%p2584, %r6031, %r5527;
	@%p2584 bra 	BB5_2337;

	setp.lt.u32	%p2585, %r6031, %r5527;
	@%p2585 bra 	BB5_2336;

	setp.gt.u32	%p2586, %r6030, %r5526;
	@%p2586 bra 	BB5_2337;

	setp.lt.u32	%p2587, %r6030, %r5526;
	@%p2587 bra 	BB5_2336;

	setp.gt.u32	%p2588, %r6029, %r5525;
	@%p2588 bra 	BB5_2337;

	setp.ge.u32	%p2589, %r6029, %r5525;
	setp.ge.u32	%p2590, %r6028, %r5524;
	and.pred  	%p2591, %p2589, %p2590;
	@%p2591 bra 	BB5_2337;

BB5_2336:
	mov.u32 	%r28421, -21845;
	mov.u32 	%r28422, -1174470657;
	mov.u32 	%r28423, -1319895041;
	mov.u32 	%r28424, 514588670;
	mov.u32 	%r28425, -156174812;
	mov.u32 	%r28426, 1731252896;
	mov.u32 	%r28427, -209382721;
	mov.u32 	%r28428, 1685539716;
	mov.u32 	%r28429, 1129032919;
	mov.u32 	%r28430, 1260103606;
	mov.u32 	%r28431, 964683418;
	mov.u32 	%r28432, 436277738;
	// inline asm
	add.cc.u32 %r48859, %r48859, %r28421;
addc.cc.u32 %r48858, %r48858, %r28422;
addc.cc.u32 %r48857, %r48857, %r28423;
addc.cc.u32 %r48856, %r48856, %r28424;
addc.cc.u32 %r48855, %r48855, %r28425;
addc.cc.u32 %r48854, %r48854, %r28426;
addc.cc.u32 %r48853, %r48853, %r28427;
addc.cc.u32 %r48852, %r48852, %r28428;
addc.cc.u32 %r48851, %r48851, %r28429;
addc.cc.u32 %r48850, %r48850, %r28430;
addc.cc.u32 %r48849, %r48849, %r28431;
addc.u32 %r48848, %r48848, %r28432;

	// inline asm

BB5_2337:
	mov.u32 	%r48865, %r48841;
	mov.u32 	%r48860, %r48836;
	mov.u32 	%r48867, %r48843;
	mov.u32 	%r48862, %r48838;
	mov.u32 	%r48869, %r48845;
	mov.u32 	%r48864, %r48840;
	mov.u32 	%r48871, %r48847;
	mov.u32 	%r48866, %r48842;
	mov.u32 	%r48861, %r48837;
	mov.u32 	%r48868, %r48844;
	mov.u32 	%r48863, %r48839;
	mov.u32 	%r48870, %r48846;
	// inline asm
	sub.cc.u32 %r48871, %r48871, %r48715;
subc.cc.u32 %r48870, %r48870, %r48714;
subc.cc.u32 %r48869, %r48869, %r48713;
subc.cc.u32 %r48868, %r48868, %r48712;
subc.cc.u32 %r48867, %r48867, %r48711;
subc.cc.u32 %r48866, %r48866, %r48710;
subc.cc.u32 %r48865, %r48865, %r48709;
subc.cc.u32 %r48864, %r48864, %r48708;
subc.cc.u32 %r48863, %r48863, %r48707;
subc.cc.u32 %r48862, %r48862, %r48706;
subc.cc.u32 %r48861, %r48861, %r48705;
subc.u32 %r48860, %r48860, %r48704;

	// inline asm
	setp.gt.u32	%p2592, %r48836, %r48704;
	@%p2592 bra 	BB5_2360;

	setp.lt.u32	%p2593, %r48836, %r48704;
	@%p2593 bra 	BB5_2359;

	setp.gt.u32	%p2594, %r48837, %r48705;
	@%p2594 bra 	BB5_2360;

	setp.lt.u32	%p2595, %r48837, %r48705;
	@%p2595 bra 	BB5_2359;

	setp.gt.u32	%p2596, %r48838, %r48706;
	@%p2596 bra 	BB5_2360;

	setp.lt.u32	%p2597, %r48838, %r48706;
	@%p2597 bra 	BB5_2359;

	setp.gt.u32	%p2598, %r48839, %r48707;
	@%p2598 bra 	BB5_2360;

	setp.lt.u32	%p2599, %r48839, %r48707;
	@%p2599 bra 	BB5_2359;

	setp.gt.u32	%p2600, %r48840, %r48708;
	@%p2600 bra 	BB5_2360;

	setp.lt.u32	%p2601, %r48840, %r48708;
	@%p2601 bra 	BB5_2359;

	setp.gt.u32	%p2602, %r48841, %r48709;
	@%p2602 bra 	BB5_2360;

	setp.lt.u32	%p2603, %r48841, %r48709;
	@%p2603 bra 	BB5_2359;

	setp.gt.u32	%p2604, %r48842, %r48710;
	@%p2604 bra 	BB5_2360;

	setp.lt.u32	%p2605, %r48842, %r48710;
	@%p2605 bra 	BB5_2359;

	setp.gt.u32	%p2606, %r48843, %r48711;
	@%p2606 bra 	BB5_2360;

	setp.lt.u32	%p2607, %r48843, %r48711;
	@%p2607 bra 	BB5_2359;

	setp.gt.u32	%p2608, %r48844, %r48712;
	@%p2608 bra 	BB5_2360;

	setp.lt.u32	%p2609, %r48844, %r48712;
	@%p2609 bra 	BB5_2359;

	setp.gt.u32	%p2610, %r48845, %r48713;
	@%p2610 bra 	BB5_2360;

	setp.lt.u32	%p2611, %r48845, %r48713;
	@%p2611 bra 	BB5_2359;

	setp.gt.u32	%p2612, %r48846, %r48714;
	@%p2612 bra 	BB5_2360;

	setp.ge.u32	%p2613, %r48846, %r48714;
	setp.ge.u32	%p2614, %r48847, %r48715;
	and.pred  	%p2615, %p2613, %p2614;
	@%p2615 bra 	BB5_2360;

BB5_2359:
	mov.u32 	%r28493, -21845;
	mov.u32 	%r28494, -1174470657;
	mov.u32 	%r28495, -1319895041;
	mov.u32 	%r28496, 514588670;
	mov.u32 	%r28497, -156174812;
	mov.u32 	%r28498, 1731252896;
	mov.u32 	%r28499, -209382721;
	mov.u32 	%r28500, 1685539716;
	mov.u32 	%r28501, 1129032919;
	mov.u32 	%r28502, 1260103606;
	mov.u32 	%r28503, 964683418;
	mov.u32 	%r28504, 436277738;
	// inline asm
	add.cc.u32 %r48871, %r48871, %r28493;
addc.cc.u32 %r48870, %r48870, %r28494;
addc.cc.u32 %r48869, %r48869, %r28495;
addc.cc.u32 %r48868, %r48868, %r28496;
addc.cc.u32 %r48867, %r48867, %r28497;
addc.cc.u32 %r48866, %r48866, %r28498;
addc.cc.u32 %r48865, %r48865, %r28499;
addc.cc.u32 %r48864, %r48864, %r28500;
addc.cc.u32 %r48863, %r48863, %r28501;
addc.cc.u32 %r48862, %r48862, %r28502;
addc.cc.u32 %r48861, %r48861, %r28503;
addc.u32 %r48860, %r48860, %r28504;

	// inline asm

BB5_2360:
	mov.u32 	%r28526, %r48850;
	mov.u32 	%r28519, %r48857;
	mov.u32 	%r28524, %r48852;
	mov.u32 	%r28517, %r48859;
	mov.u32 	%r28522, %r48854;
	mov.u32 	%r28527, %r48849;
	mov.u32 	%r28520, %r48856;
	mov.u32 	%r28525, %r48851;
	mov.u32 	%r28518, %r48858;
	mov.u32 	%r28523, %r48853;
	mov.u32 	%r28528, %r48848;
	mov.u32 	%r28521, %r48855;
	// inline asm
	sub.cc.u32 %r28517, %r28517, %r5824;
subc.cc.u32 %r28518, %r28518, %r5825;
subc.cc.u32 %r28519, %r28519, %r5826;
subc.cc.u32 %r28520, %r28520, %r5827;
subc.cc.u32 %r28521, %r28521, %r5828;
subc.cc.u32 %r28522, %r28522, %r5829;
subc.cc.u32 %r28523, %r28523, %r5830;
subc.cc.u32 %r28524, %r28524, %r5831;
subc.cc.u32 %r28525, %r28525, %r5832;
subc.cc.u32 %r28526, %r28526, %r5833;
subc.cc.u32 %r28527, %r28527, %r5834;
subc.u32 %r28528, %r28528, %r5835;

	// inline asm
	setp.gt.u32	%p2616, %r48848, %r5835;
	@%p2616 bra 	BB5_2383;

	setp.lt.u32	%p2617, %r48848, %r5835;
	@%p2617 bra 	BB5_2382;

	setp.gt.u32	%p2618, %r48849, %r5834;
	@%p2618 bra 	BB5_2383;

	setp.lt.u32	%p2619, %r48849, %r5834;
	@%p2619 bra 	BB5_2382;

	setp.gt.u32	%p2620, %r48850, %r5833;
	@%p2620 bra 	BB5_2383;

	setp.lt.u32	%p2621, %r48850, %r5833;
	@%p2621 bra 	BB5_2382;

	setp.gt.u32	%p2622, %r48851, %r5832;
	@%p2622 bra 	BB5_2383;

	setp.lt.u32	%p2623, %r48851, %r5832;
	@%p2623 bra 	BB5_2382;

	setp.gt.u32	%p2624, %r48852, %r5831;
	@%p2624 bra 	BB5_2383;

	setp.lt.u32	%p2625, %r48852, %r5831;
	@%p2625 bra 	BB5_2382;

	setp.gt.u32	%p2626, %r48853, %r5830;
	@%p2626 bra 	BB5_2383;

	setp.lt.u32	%p2627, %r48853, %r5830;
	@%p2627 bra 	BB5_2382;

	setp.gt.u32	%p2628, %r48854, %r5829;
	@%p2628 bra 	BB5_2383;

	setp.lt.u32	%p2629, %r48854, %r5829;
	@%p2629 bra 	BB5_2382;

	setp.gt.u32	%p2630, %r48855, %r5828;
	@%p2630 bra 	BB5_2383;

	setp.lt.u32	%p2631, %r48855, %r5828;
	@%p2631 bra 	BB5_2382;

	setp.gt.u32	%p2632, %r48856, %r5827;
	@%p2632 bra 	BB5_2383;

	setp.lt.u32	%p2633, %r48856, %r5827;
	@%p2633 bra 	BB5_2382;

	setp.gt.u32	%p2634, %r48857, %r5826;
	@%p2634 bra 	BB5_2383;

	setp.lt.u32	%p2635, %r48857, %r5826;
	@%p2635 bra 	BB5_2382;

	setp.gt.u32	%p2636, %r48858, %r5825;
	@%p2636 bra 	BB5_2383;

	setp.ge.u32	%p2637, %r48858, %r5825;
	setp.ge.u32	%p2638, %r48859, %r5824;
	and.pred  	%p2639, %p2637, %p2638;
	@%p2639 bra 	BB5_2383;

BB5_2382:
	mov.u32 	%r28565, -21845;
	mov.u32 	%r28566, -1174470657;
	mov.u32 	%r28567, -1319895041;
	mov.u32 	%r28568, 514588670;
	mov.u32 	%r28569, -156174812;
	mov.u32 	%r28570, 1731252896;
	mov.u32 	%r28571, -209382721;
	mov.u32 	%r28572, 1685539716;
	mov.u32 	%r28573, 1129032919;
	mov.u32 	%r28574, 1260103606;
	mov.u32 	%r28575, 964683418;
	mov.u32 	%r28576, 436277738;
	// inline asm
	add.cc.u32 %r28517, %r28517, %r28565;
addc.cc.u32 %r28518, %r28518, %r28566;
addc.cc.u32 %r28519, %r28519, %r28567;
addc.cc.u32 %r28520, %r28520, %r28568;
addc.cc.u32 %r28521, %r28521, %r28569;
addc.cc.u32 %r28522, %r28522, %r28570;
addc.cc.u32 %r28523, %r28523, %r28571;
addc.cc.u32 %r28524, %r28524, %r28572;
addc.cc.u32 %r28525, %r28525, %r28573;
addc.cc.u32 %r28526, %r28526, %r28574;
addc.cc.u32 %r28527, %r28527, %r28575;
addc.u32 %r28528, %r28528, %r28576;

	// inline asm

BB5_2383:
	mov.u32 	%r28589, %r48871;
	mov.u32 	%r28594, %r48866;
	mov.u32 	%r28599, %r48861;
	mov.u32 	%r28592, %r48868;
	mov.u32 	%r28597, %r48863;
	mov.u32 	%r28590, %r48870;
	mov.u32 	%r28595, %r48865;
	mov.u32 	%r28600, %r48860;
	mov.u32 	%r28593, %r48867;
	mov.u32 	%r28598, %r48862;
	mov.u32 	%r28591, %r48869;
	mov.u32 	%r28596, %r48864;
	// inline asm
	sub.cc.u32 %r28589, %r28589, %r48787;
subc.cc.u32 %r28590, %r28590, %r48786;
subc.cc.u32 %r28591, %r28591, %r48785;
subc.cc.u32 %r28592, %r28592, %r48784;
subc.cc.u32 %r28593, %r28593, %r48783;
subc.cc.u32 %r28594, %r28594, %r48782;
subc.cc.u32 %r28595, %r28595, %r48781;
subc.cc.u32 %r28596, %r28596, %r48780;
subc.cc.u32 %r28597, %r28597, %r48779;
subc.cc.u32 %r28598, %r28598, %r48778;
subc.cc.u32 %r28599, %r28599, %r48777;
subc.u32 %r28600, %r28600, %r48776;

	// inline asm
	setp.gt.u32	%p2640, %r48860, %r48776;
	@%p2640 bra 	BB5_2406;

	setp.lt.u32	%p2641, %r48860, %r48776;
	@%p2641 bra 	BB5_2405;

	setp.gt.u32	%p2642, %r48861, %r48777;
	@%p2642 bra 	BB5_2406;

	setp.lt.u32	%p2643, %r48861, %r48777;
	@%p2643 bra 	BB5_2405;

	setp.gt.u32	%p2644, %r48862, %r48778;
	@%p2644 bra 	BB5_2406;

	setp.lt.u32	%p2645, %r48862, %r48778;
	@%p2645 bra 	BB5_2405;

	setp.gt.u32	%p2646, %r48863, %r48779;
	@%p2646 bra 	BB5_2406;

	setp.lt.u32	%p2647, %r48863, %r48779;
	@%p2647 bra 	BB5_2405;

	setp.gt.u32	%p2648, %r48864, %r48780;
	@%p2648 bra 	BB5_2406;

	setp.lt.u32	%p2649, %r48864, %r48780;
	@%p2649 bra 	BB5_2405;

	setp.gt.u32	%p2650, %r48865, %r48781;
	@%p2650 bra 	BB5_2406;

	setp.lt.u32	%p2651, %r48865, %r48781;
	@%p2651 bra 	BB5_2405;

	setp.gt.u32	%p2652, %r48866, %r48782;
	@%p2652 bra 	BB5_2406;

	setp.lt.u32	%p2653, %r48866, %r48782;
	@%p2653 bra 	BB5_2405;

	setp.gt.u32	%p2654, %r48867, %r48783;
	@%p2654 bra 	BB5_2406;

	setp.lt.u32	%p2655, %r48867, %r48783;
	@%p2655 bra 	BB5_2405;

	setp.gt.u32	%p2656, %r48868, %r48784;
	@%p2656 bra 	BB5_2406;

	setp.lt.u32	%p2657, %r48868, %r48784;
	@%p2657 bra 	BB5_2405;

	setp.gt.u32	%p2658, %r48869, %r48785;
	@%p2658 bra 	BB5_2406;

	setp.lt.u32	%p2659, %r48869, %r48785;
	@%p2659 bra 	BB5_2405;

	setp.gt.u32	%p2660, %r48870, %r48786;
	@%p2660 bra 	BB5_2406;

	setp.ge.u32	%p2661, %r48870, %r48786;
	setp.ge.u32	%p2662, %r48871, %r48787;
	and.pred  	%p2663, %p2661, %p2662;
	@%p2663 bra 	BB5_2406;

BB5_2405:
	mov.u32 	%r28637, -21845;
	mov.u32 	%r28638, -1174470657;
	mov.u32 	%r28639, -1319895041;
	mov.u32 	%r28640, 514588670;
	mov.u32 	%r28641, -156174812;
	mov.u32 	%r28642, 1731252896;
	mov.u32 	%r28643, -209382721;
	mov.u32 	%r28644, 1685539716;
	mov.u32 	%r28645, 1129032919;
	mov.u32 	%r28646, 1260103606;
	mov.u32 	%r28647, 964683418;
	mov.u32 	%r28648, 436277738;
	// inline asm
	add.cc.u32 %r28589, %r28589, %r28637;
addc.cc.u32 %r28590, %r28590, %r28638;
addc.cc.u32 %r28591, %r28591, %r28639;
addc.cc.u32 %r28592, %r28592, %r28640;
addc.cc.u32 %r28593, %r28593, %r28641;
addc.cc.u32 %r28594, %r28594, %r28642;
addc.cc.u32 %r28595, %r28595, %r28643;
addc.cc.u32 %r28596, %r28596, %r28644;
addc.cc.u32 %r28597, %r28597, %r28645;
addc.cc.u32 %r28598, %r28598, %r28646;
addc.cc.u32 %r28599, %r28599, %r28647;
addc.u32 %r28600, %r28600, %r28648;

	// inline asm

BB5_2406:
	shr.u32 	%r28661, %r28527, 31;
	shl.b32 	%r28662, %r28528, 1;
	or.b32  	%r48896, %r28661, %r28662;
	shr.u32 	%r28663, %r28526, 31;
	shl.b32 	%r28664, %r28527, 1;
	or.b32  	%r48897, %r28663, %r28664;
	shr.u32 	%r28665, %r28525, 31;
	shl.b32 	%r28666, %r28526, 1;
	or.b32  	%r48898, %r28665, %r28666;
	shr.u32 	%r28667, %r28524, 31;
	shl.b32 	%r28668, %r28525, 1;
	or.b32  	%r48899, %r28667, %r28668;
	shr.u32 	%r28669, %r28523, 31;
	shl.b32 	%r28670, %r28524, 1;
	or.b32  	%r48900, %r28669, %r28670;
	shr.u32 	%r28671, %r28522, 31;
	shl.b32 	%r28672, %r28523, 1;
	or.b32  	%r48901, %r28671, %r28672;
	shr.u32 	%r28673, %r28521, 31;
	shl.b32 	%r28674, %r28522, 1;
	or.b32  	%r48902, %r28673, %r28674;
	shr.u32 	%r28675, %r28520, 31;
	shl.b32 	%r28676, %r28521, 1;
	or.b32  	%r48903, %r28675, %r28676;
	shr.u32 	%r28677, %r28519, 31;
	shl.b32 	%r28678, %r28520, 1;
	or.b32  	%r48904, %r28677, %r28678;
	shr.u32 	%r28679, %r28518, 31;
	shl.b32 	%r28680, %r28519, 1;
	or.b32  	%r48905, %r28679, %r28680;
	shr.u32 	%r28681, %r28517, 31;
	shl.b32 	%r28682, %r28518, 1;
	or.b32  	%r48906, %r28681, %r28682;
	shl.b32 	%r48907, %r28517, 1;
	setp.gt.u32	%p2664, %r48896, 436277738;
	@%p2664 bra 	BB5_2428;

	setp.lt.u32	%p2665, %r48896, 436277738;
	@%p2665 bra 	BB5_2429;

	setp.gt.u32	%p2666, %r48897, 964683418;
	@%p2666 bra 	BB5_2428;

	setp.lt.u32	%p2667, %r48897, 964683418;
	@%p2667 bra 	BB5_2429;

	setp.gt.u32	%p2668, %r48898, 1260103606;
	@%p2668 bra 	BB5_2428;

	setp.lt.u32	%p2669, %r48898, 1260103606;
	@%p2669 bra 	BB5_2429;

	setp.gt.u32	%p2670, %r48899, 1129032919;
	@%p2670 bra 	BB5_2428;

	setp.lt.u32	%p2671, %r48899, 1129032919;
	@%p2671 bra 	BB5_2429;

	setp.gt.u32	%p2672, %r48900, 1685539716;
	@%p2672 bra 	BB5_2428;

	setp.lt.u32	%p2673, %r48900, 1685539716;
	@%p2673 bra 	BB5_2429;

	setp.gt.u32	%p2674, %r48901, -209382721;
	@%p2674 bra 	BB5_2428;

	setp.lt.u32	%p2675, %r48901, -209382721;
	@%p2675 bra 	BB5_2429;

	setp.gt.u32	%p2676, %r48902, 1731252896;
	@%p2676 bra 	BB5_2428;

	setp.lt.u32	%p2677, %r48902, 1731252896;
	@%p2677 bra 	BB5_2429;

	setp.gt.u32	%p2678, %r48903, -156174812;
	@%p2678 bra 	BB5_2428;

	setp.lt.u32	%p2679, %r48903, -156174812;
	@%p2679 bra 	BB5_2429;

	setp.gt.u32	%p2680, %r48904, 514588670;
	@%p2680 bra 	BB5_2428;

	setp.lt.u32	%p2681, %r48904, 514588670;
	@%p2681 bra 	BB5_2429;

	setp.gt.u32	%p2682, %r48905, -1319895041;
	@%p2682 bra 	BB5_2428;

	setp.lt.u32	%p2683, %r48905, -1319895041;
	@%p2683 bra 	BB5_2429;

	setp.gt.u32	%p2684, %r48906, -1174470657;
	@%p2684 bra 	BB5_2428;

	setp.lt.u32	%p2685, %r48906, -1174470657;
	setp.lt.u32	%p2686, %r48907, -21845;
	or.pred  	%p2687, %p2685, %p2686;
	@%p2687 bra 	BB5_2429;

BB5_2428:
	mov.u32 	%r28695, -21845;
	mov.u32 	%r28696, -1174470657;
	mov.u32 	%r28697, -1319895041;
	mov.u32 	%r28698, 514588670;
	mov.u32 	%r28699, -156174812;
	mov.u32 	%r28700, 1731252896;
	mov.u32 	%r28701, -209382721;
	mov.u32 	%r28702, 1685539716;
	mov.u32 	%r28703, 1129032919;
	mov.u32 	%r28704, 1260103606;
	mov.u32 	%r28705, 964683418;
	mov.u32 	%r28706, 436277738;
	// inline asm
	sub.cc.u32 %r48907, %r48907, %r28695;
subc.cc.u32 %r48906, %r48906, %r28696;
subc.cc.u32 %r48905, %r48905, %r28697;
subc.cc.u32 %r48904, %r48904, %r28698;
subc.cc.u32 %r48903, %r48903, %r28699;
subc.cc.u32 %r48902, %r48902, %r28700;
subc.cc.u32 %r48901, %r48901, %r28701;
subc.cc.u32 %r48900, %r48900, %r28702;
subc.cc.u32 %r48899, %r48899, %r28703;
subc.cc.u32 %r48898, %r48898, %r28704;
subc.cc.u32 %r48897, %r48897, %r28705;
subc.u32 %r48896, %r48896, %r28706;

	// inline asm

BB5_2429:
	shr.u32 	%r28719, %r28599, 31;
	shl.b32 	%r28720, %r28600, 1;
	or.b32  	%r48908, %r28719, %r28720;
	shr.u32 	%r28721, %r28598, 31;
	shl.b32 	%r28722, %r28599, 1;
	or.b32  	%r48909, %r28721, %r28722;
	shr.u32 	%r28723, %r28597, 31;
	shl.b32 	%r28724, %r28598, 1;
	or.b32  	%r48910, %r28723, %r28724;
	shr.u32 	%r28725, %r28596, 31;
	shl.b32 	%r28726, %r28597, 1;
	or.b32  	%r48911, %r28725, %r28726;
	shr.u32 	%r28727, %r28595, 31;
	shl.b32 	%r28728, %r28596, 1;
	or.b32  	%r48912, %r28727, %r28728;
	shr.u32 	%r28729, %r28594, 31;
	shl.b32 	%r28730, %r28595, 1;
	or.b32  	%r48913, %r28729, %r28730;
	shr.u32 	%r28731, %r28593, 31;
	shl.b32 	%r28732, %r28594, 1;
	or.b32  	%r48914, %r28731, %r28732;
	shr.u32 	%r28733, %r28592, 31;
	shl.b32 	%r28734, %r28593, 1;
	or.b32  	%r48915, %r28733, %r28734;
	shr.u32 	%r28735, %r28591, 31;
	shl.b32 	%r28736, %r28592, 1;
	or.b32  	%r48916, %r28735, %r28736;
	shr.u32 	%r28737, %r28590, 31;
	shl.b32 	%r28738, %r28591, 1;
	or.b32  	%r48917, %r28737, %r28738;
	shr.u32 	%r28739, %r28589, 31;
	shl.b32 	%r28740, %r28590, 1;
	or.b32  	%r48918, %r28739, %r28740;
	shl.b32 	%r48919, %r28589, 1;
	setp.gt.u32	%p2688, %r48908, 436277738;
	@%p2688 bra 	BB5_2451;

	setp.lt.u32	%p2689, %r48908, 436277738;
	@%p2689 bra 	BB5_2452;

	setp.gt.u32	%p2690, %r48909, 964683418;
	@%p2690 bra 	BB5_2451;

	setp.lt.u32	%p2691, %r48909, 964683418;
	@%p2691 bra 	BB5_2452;

	setp.gt.u32	%p2692, %r48910, 1260103606;
	@%p2692 bra 	BB5_2451;

	setp.lt.u32	%p2693, %r48910, 1260103606;
	@%p2693 bra 	BB5_2452;

	setp.gt.u32	%p2694, %r48911, 1129032919;
	@%p2694 bra 	BB5_2451;

	setp.lt.u32	%p2695, %r48911, 1129032919;
	@%p2695 bra 	BB5_2452;

	setp.gt.u32	%p2696, %r48912, 1685539716;
	@%p2696 bra 	BB5_2451;

	setp.lt.u32	%p2697, %r48912, 1685539716;
	@%p2697 bra 	BB5_2452;

	setp.gt.u32	%p2698, %r48913, -209382721;
	@%p2698 bra 	BB5_2451;

	setp.lt.u32	%p2699, %r48913, -209382721;
	@%p2699 bra 	BB5_2452;

	setp.gt.u32	%p2700, %r48914, 1731252896;
	@%p2700 bra 	BB5_2451;

	setp.lt.u32	%p2701, %r48914, 1731252896;
	@%p2701 bra 	BB5_2452;

	setp.gt.u32	%p2702, %r48915, -156174812;
	@%p2702 bra 	BB5_2451;

	setp.lt.u32	%p2703, %r48915, -156174812;
	@%p2703 bra 	BB5_2452;

	setp.gt.u32	%p2704, %r48916, 514588670;
	@%p2704 bra 	BB5_2451;

	setp.lt.u32	%p2705, %r48916, 514588670;
	@%p2705 bra 	BB5_2452;

	setp.gt.u32	%p2706, %r48917, -1319895041;
	@%p2706 bra 	BB5_2451;

	setp.lt.u32	%p2707, %r48917, -1319895041;
	@%p2707 bra 	BB5_2452;

	setp.gt.u32	%p2708, %r48918, -1174470657;
	@%p2708 bra 	BB5_2451;

	setp.lt.u32	%p2709, %r48918, -1174470657;
	setp.lt.u32	%p2710, %r48919, -21845;
	or.pred  	%p2711, %p2709, %p2710;
	@%p2711 bra 	BB5_2452;

BB5_2451:
	mov.u32 	%r28753, -21845;
	mov.u32 	%r28754, -1174470657;
	mov.u32 	%r28755, -1319895041;
	mov.u32 	%r28756, 514588670;
	mov.u32 	%r28757, -156174812;
	mov.u32 	%r28758, 1731252896;
	mov.u32 	%r28759, -209382721;
	mov.u32 	%r28760, 1685539716;
	mov.u32 	%r28761, 1129032919;
	mov.u32 	%r28762, 1260103606;
	mov.u32 	%r28763, 964683418;
	mov.u32 	%r28764, 436277738;
	// inline asm
	sub.cc.u32 %r48919, %r48919, %r28753;
subc.cc.u32 %r48918, %r48918, %r28754;
subc.cc.u32 %r48917, %r48917, %r28755;
subc.cc.u32 %r48916, %r48916, %r28756;
subc.cc.u32 %r48915, %r48915, %r28757;
subc.cc.u32 %r48914, %r48914, %r28758;
subc.cc.u32 %r48913, %r48913, %r28759;
subc.cc.u32 %r48912, %r48912, %r28760;
subc.cc.u32 %r48911, %r48911, %r28761;
subc.cc.u32 %r48910, %r48910, %r28762;
subc.cc.u32 %r48909, %r48909, %r28763;
subc.u32 %r48908, %r48908, %r28764;

	// inline asm

BB5_2452:
	shr.u32 	%r28777, %r5534, 31;
	shl.b32 	%r28778, %r5535, 1;
	or.b32  	%r28904, %r28777, %r28778;
	shr.u32 	%r28779, %r5533, 31;
	shl.b32 	%r28780, %r5534, 1;
	or.b32  	%r28903, %r28779, %r28780;
	shr.u32 	%r28781, %r5532, 31;
	shl.b32 	%r28782, %r5533, 1;
	or.b32  	%r28902, %r28781, %r28782;
	shr.u32 	%r28783, %r5531, 31;
	shl.b32 	%r28784, %r5532, 1;
	or.b32  	%r28901, %r28783, %r28784;
	shr.u32 	%r28785, %r5530, 31;
	shl.b32 	%r28786, %r5531, 1;
	or.b32  	%r28900, %r28785, %r28786;
	shr.u32 	%r28787, %r5529, 31;
	shl.b32 	%r28788, %r5530, 1;
	or.b32  	%r28899, %r28787, %r28788;
	shr.u32 	%r28789, %r5528, 31;
	shl.b32 	%r28790, %r5529, 1;
	or.b32  	%r28898, %r28789, %r28790;
	shr.u32 	%r28791, %r5527, 31;
	shl.b32 	%r28792, %r5528, 1;
	or.b32  	%r28897, %r28791, %r28792;
	shr.u32 	%r28793, %r5526, 31;
	shl.b32 	%r28794, %r5527, 1;
	or.b32  	%r28896, %r28793, %r28794;
	shr.u32 	%r28795, %r5525, 31;
	shl.b32 	%r28796, %r5526, 1;
	or.b32  	%r28895, %r28795, %r28796;
	shr.u32 	%r28797, %r5524, 31;
	shl.b32 	%r28798, %r5525, 1;
	or.b32  	%r28894, %r28797, %r28798;
	shl.b32 	%r28893, %r5524, 1;
	setp.gt.u32	%p2712, %r28904, 436277738;
	@%p2712 bra 	BB5_2474;

	setp.lt.u32	%p2713, %r28904, 436277738;
	@%p2713 bra 	BB5_2475;

	setp.gt.u32	%p2714, %r28903, 964683418;
	@%p2714 bra 	BB5_2474;

	setp.lt.u32	%p2715, %r28903, 964683418;
	@%p2715 bra 	BB5_2475;

	setp.gt.u32	%p2716, %r28902, 1260103606;
	@%p2716 bra 	BB5_2474;

	setp.lt.u32	%p2717, %r28902, 1260103606;
	@%p2717 bra 	BB5_2475;

	setp.gt.u32	%p2718, %r28901, 1129032919;
	@%p2718 bra 	BB5_2474;

	setp.lt.u32	%p2719, %r28901, 1129032919;
	@%p2719 bra 	BB5_2475;

	setp.gt.u32	%p2720, %r28900, 1685539716;
	@%p2720 bra 	BB5_2474;

	setp.lt.u32	%p2721, %r28900, 1685539716;
	@%p2721 bra 	BB5_2475;

	setp.gt.u32	%p2722, %r28899, -209382721;
	@%p2722 bra 	BB5_2474;

	setp.lt.u32	%p2723, %r28899, -209382721;
	@%p2723 bra 	BB5_2475;

	setp.gt.u32	%p2724, %r28898, 1731252896;
	@%p2724 bra 	BB5_2474;

	setp.lt.u32	%p2725, %r28898, 1731252896;
	@%p2725 bra 	BB5_2475;

	setp.gt.u32	%p2726, %r28897, -156174812;
	@%p2726 bra 	BB5_2474;

	setp.lt.u32	%p2727, %r28897, -156174812;
	@%p2727 bra 	BB5_2475;

	setp.gt.u32	%p2728, %r28896, 514588670;
	@%p2728 bra 	BB5_2474;

	setp.lt.u32	%p2729, %r28896, 514588670;
	@%p2729 bra 	BB5_2475;

	setp.gt.u32	%p2730, %r28895, -1319895041;
	@%p2730 bra 	BB5_2474;

	setp.lt.u32	%p2731, %r28895, -1319895041;
	@%p2731 bra 	BB5_2475;

	setp.gt.u32	%p2732, %r28894, -1174470657;
	@%p2732 bra 	BB5_2474;

	setp.lt.u32	%p2733, %r28894, -1174470657;
	setp.lt.u32	%p2734, %r28893, -21845;
	or.pred  	%p2735, %p2733, %p2734;
	@%p2735 bra 	BB5_2475;

BB5_2474:
	mov.u32 	%r28811, -21845;
	mov.u32 	%r28812, -1174470657;
	mov.u32 	%r28813, -1319895041;
	mov.u32 	%r28814, 514588670;
	mov.u32 	%r28815, -156174812;
	mov.u32 	%r28816, 1731252896;
	mov.u32 	%r28817, -209382721;
	mov.u32 	%r28818, 1685539716;
	mov.u32 	%r28819, 1129032919;
	mov.u32 	%r28820, 1260103606;
	mov.u32 	%r28821, 964683418;
	mov.u32 	%r28822, 436277738;
	// inline asm
	sub.cc.u32 %r28893, %r28893, %r28811;
subc.cc.u32 %r28894, %r28894, %r28812;
subc.cc.u32 %r28895, %r28895, %r28813;
subc.cc.u32 %r28896, %r28896, %r28814;
subc.cc.u32 %r28897, %r28897, %r28815;
subc.cc.u32 %r28898, %r28898, %r28816;
subc.cc.u32 %r28899, %r28899, %r28817;
subc.cc.u32 %r28900, %r28900, %r28818;
subc.cc.u32 %r28901, %r28901, %r28819;
subc.cc.u32 %r28902, %r28902, %r28820;
subc.cc.u32 %r28903, %r28903, %r28821;
subc.u32 %r28904, %r28904, %r28822;

	// inline asm

BB5_2475:
	shr.u32 	%r28835, %r48705, 31;
	shl.b32 	%r28836, %r48704, 1;
	or.b32  	%r28976, %r28835, %r28836;
	shr.u32 	%r28837, %r48706, 31;
	shl.b32 	%r28838, %r48705, 1;
	or.b32  	%r28975, %r28837, %r28838;
	shr.u32 	%r28839, %r48707, 31;
	shl.b32 	%r28840, %r48706, 1;
	or.b32  	%r28974, %r28839, %r28840;
	shr.u32 	%r28841, %r48708, 31;
	shl.b32 	%r28842, %r48707, 1;
	or.b32  	%r28973, %r28841, %r28842;
	shr.u32 	%r28843, %r48709, 31;
	shl.b32 	%r28844, %r48708, 1;
	or.b32  	%r28972, %r28843, %r28844;
	shr.u32 	%r28845, %r48710, 31;
	shl.b32 	%r28846, %r48709, 1;
	or.b32  	%r28971, %r28845, %r28846;
	shr.u32 	%r28847, %r48711, 31;
	shl.b32 	%r28848, %r48710, 1;
	or.b32  	%r28970, %r28847, %r28848;
	shr.u32 	%r28849, %r48712, 31;
	shl.b32 	%r28850, %r48711, 1;
	or.b32  	%r28969, %r28849, %r28850;
	shr.u32 	%r28851, %r48713, 31;
	shl.b32 	%r28852, %r48712, 1;
	or.b32  	%r28968, %r28851, %r28852;
	shr.u32 	%r28853, %r48714, 31;
	shl.b32 	%r28854, %r48713, 1;
	or.b32  	%r28967, %r28853, %r28854;
	shr.u32 	%r28855, %r48715, 31;
	shl.b32 	%r28856, %r48714, 1;
	or.b32  	%r28966, %r28855, %r28856;
	shl.b32 	%r28965, %r48715, 1;
	setp.gt.u32	%p2736, %r28976, 436277738;
	@%p2736 bra 	BB5_2497;

	setp.lt.u32	%p2737, %r28976, 436277738;
	@%p2737 bra 	BB5_2498;

	setp.gt.u32	%p2738, %r28975, 964683418;
	@%p2738 bra 	BB5_2497;

	setp.lt.u32	%p2739, %r28975, 964683418;
	@%p2739 bra 	BB5_2498;

	setp.gt.u32	%p2740, %r28974, 1260103606;
	@%p2740 bra 	BB5_2497;

	setp.lt.u32	%p2741, %r28974, 1260103606;
	@%p2741 bra 	BB5_2498;

	setp.gt.u32	%p2742, %r28973, 1129032919;
	@%p2742 bra 	BB5_2497;

	setp.lt.u32	%p2743, %r28973, 1129032919;
	@%p2743 bra 	BB5_2498;

	setp.gt.u32	%p2744, %r28972, 1685539716;
	@%p2744 bra 	BB5_2497;

	setp.lt.u32	%p2745, %r28972, 1685539716;
	@%p2745 bra 	BB5_2498;

	setp.gt.u32	%p2746, %r28971, -209382721;
	@%p2746 bra 	BB5_2497;

	setp.lt.u32	%p2747, %r28971, -209382721;
	@%p2747 bra 	BB5_2498;

	setp.gt.u32	%p2748, %r28970, 1731252896;
	@%p2748 bra 	BB5_2497;

	setp.lt.u32	%p2749, %r28970, 1731252896;
	@%p2749 bra 	BB5_2498;

	setp.gt.u32	%p2750, %r28969, -156174812;
	@%p2750 bra 	BB5_2497;

	setp.lt.u32	%p2751, %r28969, -156174812;
	@%p2751 bra 	BB5_2498;

	setp.gt.u32	%p2752, %r28968, 514588670;
	@%p2752 bra 	BB5_2497;

	setp.lt.u32	%p2753, %r28968, 514588670;
	@%p2753 bra 	BB5_2498;

	setp.gt.u32	%p2754, %r28967, -1319895041;
	@%p2754 bra 	BB5_2497;

	setp.lt.u32	%p2755, %r28967, -1319895041;
	@%p2755 bra 	BB5_2498;

	setp.gt.u32	%p2756, %r28966, -1174470657;
	@%p2756 bra 	BB5_2497;

	setp.lt.u32	%p2757, %r28966, -1174470657;
	setp.lt.u32	%p2758, %r28965, -21845;
	or.pred  	%p2759, %p2757, %p2758;
	@%p2759 bra 	BB5_2498;

BB5_2497:
	mov.u32 	%r28869, -21845;
	mov.u32 	%r28870, -1174470657;
	mov.u32 	%r28871, -1319895041;
	mov.u32 	%r28872, 514588670;
	mov.u32 	%r28873, -156174812;
	mov.u32 	%r28874, 1731252896;
	mov.u32 	%r28875, -209382721;
	mov.u32 	%r28876, 1685539716;
	mov.u32 	%r28877, 1129032919;
	mov.u32 	%r28878, 1260103606;
	mov.u32 	%r28879, 964683418;
	mov.u32 	%r28880, 436277738;
	// inline asm
	sub.cc.u32 %r28965, %r28965, %r28869;
subc.cc.u32 %r28966, %r28966, %r28870;
subc.cc.u32 %r28967, %r28967, %r28871;
subc.cc.u32 %r28968, %r28968, %r28872;
subc.cc.u32 %r28969, %r28969, %r28873;
subc.cc.u32 %r28970, %r28970, %r28874;
subc.cc.u32 %r28971, %r28971, %r28875;
subc.cc.u32 %r28972, %r28972, %r28876;
subc.cc.u32 %r28973, %r28973, %r28877;
subc.cc.u32 %r28974, %r28974, %r28878;
subc.cc.u32 %r28975, %r28975, %r28879;
subc.u32 %r28976, %r28976, %r28880;

	// inline asm

BB5_2498:
	// inline asm
	add.cc.u32 %r28893, %r28893, %r5524;
addc.cc.u32 %r28894, %r28894, %r5525;
addc.cc.u32 %r28895, %r28895, %r5526;
addc.cc.u32 %r28896, %r28896, %r5527;
addc.cc.u32 %r28897, %r28897, %r5528;
addc.cc.u32 %r28898, %r28898, %r5529;
addc.cc.u32 %r28899, %r28899, %r5530;
addc.cc.u32 %r28900, %r28900, %r5531;
addc.cc.u32 %r28901, %r28901, %r5532;
addc.cc.u32 %r28902, %r28902, %r5533;
addc.cc.u32 %r28903, %r28903, %r5534;
addc.u32 %r28904, %r28904, %r5535;

	// inline asm
	setp.gt.u32	%p2760, %r28904, 436277738;
	@%p2760 bra 	BB5_2520;

	setp.lt.u32	%p2761, %r28904, 436277738;
	@%p2761 bra 	BB5_2521;

	setp.gt.u32	%p2762, %r28903, 964683418;
	@%p2762 bra 	BB5_2520;

	setp.lt.u32	%p2763, %r28903, 964683418;
	@%p2763 bra 	BB5_2521;

	setp.gt.u32	%p2764, %r28902, 1260103606;
	@%p2764 bra 	BB5_2520;

	setp.lt.u32	%p2765, %r28902, 1260103606;
	@%p2765 bra 	BB5_2521;

	setp.gt.u32	%p2766, %r28901, 1129032919;
	@%p2766 bra 	BB5_2520;

	setp.lt.u32	%p2767, %r28901, 1129032919;
	@%p2767 bra 	BB5_2521;

	setp.gt.u32	%p2768, %r28900, 1685539716;
	@%p2768 bra 	BB5_2520;

	setp.lt.u32	%p2769, %r28900, 1685539716;
	@%p2769 bra 	BB5_2521;

	setp.gt.u32	%p2770, %r28899, -209382721;
	@%p2770 bra 	BB5_2520;

	setp.lt.u32	%p2771, %r28899, -209382721;
	@%p2771 bra 	BB5_2521;

	setp.gt.u32	%p2772, %r28898, 1731252896;
	@%p2772 bra 	BB5_2520;

	setp.lt.u32	%p2773, %r28898, 1731252896;
	@%p2773 bra 	BB5_2521;

	setp.gt.u32	%p2774, %r28897, -156174812;
	@%p2774 bra 	BB5_2520;

	setp.lt.u32	%p2775, %r28897, -156174812;
	@%p2775 bra 	BB5_2521;

	setp.gt.u32	%p2776, %r28896, 514588670;
	@%p2776 bra 	BB5_2520;

	setp.lt.u32	%p2777, %r28896, 514588670;
	@%p2777 bra 	BB5_2521;

	setp.gt.u32	%p2778, %r28895, -1319895041;
	@%p2778 bra 	BB5_2520;

	setp.lt.u32	%p2779, %r28895, -1319895041;
	@%p2779 bra 	BB5_2521;

	setp.gt.u32	%p2780, %r28894, -1174470657;
	@%p2780 bra 	BB5_2520;

	setp.lt.u32	%p2781, %r28894, -1174470657;
	setp.lt.u32	%p2782, %r28893, -21845;
	or.pred  	%p2783, %p2781, %p2782;
	@%p2783 bra 	BB5_2521;

BB5_2520:
	mov.u32 	%r28941, -21845;
	mov.u32 	%r28942, -1174470657;
	mov.u32 	%r28943, -1319895041;
	mov.u32 	%r28944, 514588670;
	mov.u32 	%r28945, -156174812;
	mov.u32 	%r28946, 1731252896;
	mov.u32 	%r28947, -209382721;
	mov.u32 	%r28948, 1685539716;
	mov.u32 	%r28949, 1129032919;
	mov.u32 	%r28950, 1260103606;
	mov.u32 	%r28951, 964683418;
	mov.u32 	%r28952, 436277738;
	// inline asm
	sub.cc.u32 %r28893, %r28893, %r28941;
subc.cc.u32 %r28894, %r28894, %r28942;
subc.cc.u32 %r28895, %r28895, %r28943;
subc.cc.u32 %r28896, %r28896, %r28944;
subc.cc.u32 %r28897, %r28897, %r28945;
subc.cc.u32 %r28898, %r28898, %r28946;
subc.cc.u32 %r28899, %r28899, %r28947;
subc.cc.u32 %r28900, %r28900, %r28948;
subc.cc.u32 %r28901, %r28901, %r28949;
subc.cc.u32 %r28902, %r28902, %r28950;
subc.cc.u32 %r28903, %r28903, %r28951;
subc.u32 %r28904, %r28904, %r28952;

	// inline asm

BB5_2521:
	// inline asm
	add.cc.u32 %r28965, %r28965, %r48715;
addc.cc.u32 %r28966, %r28966, %r48714;
addc.cc.u32 %r28967, %r28967, %r48713;
addc.cc.u32 %r28968, %r28968, %r48712;
addc.cc.u32 %r28969, %r28969, %r48711;
addc.cc.u32 %r28970, %r28970, %r48710;
addc.cc.u32 %r28971, %r28971, %r48709;
addc.cc.u32 %r28972, %r28972, %r48708;
addc.cc.u32 %r28973, %r28973, %r48707;
addc.cc.u32 %r28974, %r28974, %r48706;
addc.cc.u32 %r28975, %r28975, %r48705;
addc.u32 %r28976, %r28976, %r48704;

	// inline asm
	setp.gt.u32	%p2784, %r28976, 436277738;
	@%p2784 bra 	BB5_2543;

	setp.lt.u32	%p2785, %r28976, 436277738;
	@%p2785 bra 	BB5_2544;

	setp.gt.u32	%p2786, %r28975, 964683418;
	@%p2786 bra 	BB5_2543;

	setp.lt.u32	%p2787, %r28975, 964683418;
	@%p2787 bra 	BB5_2544;

	setp.gt.u32	%p2788, %r28974, 1260103606;
	@%p2788 bra 	BB5_2543;

	setp.lt.u32	%p2789, %r28974, 1260103606;
	@%p2789 bra 	BB5_2544;

	setp.gt.u32	%p2790, %r28973, 1129032919;
	@%p2790 bra 	BB5_2543;

	setp.lt.u32	%p2791, %r28973, 1129032919;
	@%p2791 bra 	BB5_2544;

	setp.gt.u32	%p2792, %r28972, 1685539716;
	@%p2792 bra 	BB5_2543;

	setp.lt.u32	%p2793, %r28972, 1685539716;
	@%p2793 bra 	BB5_2544;

	setp.gt.u32	%p2794, %r28971, -209382721;
	@%p2794 bra 	BB5_2543;

	setp.lt.u32	%p2795, %r28971, -209382721;
	@%p2795 bra 	BB5_2544;

	setp.gt.u32	%p2796, %r28970, 1731252896;
	@%p2796 bra 	BB5_2543;

	setp.lt.u32	%p2797, %r28970, 1731252896;
	@%p2797 bra 	BB5_2544;

	setp.gt.u32	%p2798, %r28969, -156174812;
	@%p2798 bra 	BB5_2543;

	setp.lt.u32	%p2799, %r28969, -156174812;
	@%p2799 bra 	BB5_2544;

	setp.gt.u32	%p2800, %r28968, 514588670;
	@%p2800 bra 	BB5_2543;

	setp.lt.u32	%p2801, %r28968, 514588670;
	@%p2801 bra 	BB5_2544;

	setp.gt.u32	%p2802, %r28967, -1319895041;
	@%p2802 bra 	BB5_2543;

	setp.lt.u32	%p2803, %r28967, -1319895041;
	@%p2803 bra 	BB5_2544;

	setp.gt.u32	%p2804, %r28966, -1174470657;
	@%p2804 bra 	BB5_2543;

	setp.lt.u32	%p2805, %r28966, -1174470657;
	setp.lt.u32	%p2806, %r28965, -21845;
	or.pred  	%p2807, %p2805, %p2806;
	@%p2807 bra 	BB5_2544;

BB5_2543:
	mov.u32 	%r29013, -21845;
	mov.u32 	%r29014, -1174470657;
	mov.u32 	%r29015, -1319895041;
	mov.u32 	%r29016, 514588670;
	mov.u32 	%r29017, -156174812;
	mov.u32 	%r29018, 1731252896;
	mov.u32 	%r29019, -209382721;
	mov.u32 	%r29020, 1685539716;
	mov.u32 	%r29021, 1129032919;
	mov.u32 	%r29022, 1260103606;
	mov.u32 	%r29023, 964683418;
	mov.u32 	%r29024, 436277738;
	// inline asm
	sub.cc.u32 %r28965, %r28965, %r29013;
subc.cc.u32 %r28966, %r28966, %r29014;
subc.cc.u32 %r28967, %r28967, %r29015;
subc.cc.u32 %r28968, %r28968, %r29016;
subc.cc.u32 %r28969, %r28969, %r29017;
subc.cc.u32 %r28970, %r28970, %r29018;
subc.cc.u32 %r28971, %r28971, %r29019;
subc.cc.u32 %r28972, %r28972, %r29020;
subc.cc.u32 %r28973, %r28973, %r29021;
subc.cc.u32 %r28974, %r28974, %r29022;
subc.cc.u32 %r28975, %r28975, %r29023;
subc.u32 %r28976, %r28976, %r29024;

	// inline asm

BB5_2544:
	// Callseq Start 173
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r28893;
	st.param.b32	[param0+4], %r28894;
	st.param.b32	[param0+8], %r28895;
	st.param.b32	[param0+12], %r28896;
	st.param.b32	[param0+16], %r28897;
	st.param.b32	[param0+20], %r28898;
	st.param.b32	[param0+24], %r28899;
	st.param.b32	[param0+28], %r28900;
	st.param.b32	[param0+32], %r28901;
	st.param.b32	[param0+36], %r28902;
	st.param.b32	[param0+40], %r28903;
	st.param.b32	[param0+44], %r28904;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r28965;
	st.param.b32	[param1+4], %r28966;
	st.param.b32	[param1+8], %r28967;
	st.param.b32	[param1+12], %r28968;
	st.param.b32	[param1+16], %r28969;
	st.param.b32	[param1+20], %r28970;
	st.param.b32	[param1+24], %r28971;
	st.param.b32	[param1+28], %r28972;
	st.param.b32	[param1+32], %r28973;
	st.param.b32	[param1+36], %r28974;
	st.param.b32	[param1+40], %r28975;
	st.param.b32	[param1+44], %r28976;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r6496, [retval0+0];
	ld.param.b32	%r6497, [retval0+4];
	ld.param.b32	%r6498, [retval0+8];
	ld.param.b32	%r6499, [retval0+12];
	ld.param.b32	%r6500, [retval0+16];
	ld.param.b32	%r6501, [retval0+20];
	ld.param.b32	%r6502, [retval0+24];
	ld.param.b32	%r6503, [retval0+28];
	ld.param.b32	%r6504, [retval0+32];
	ld.param.b32	%r6505, [retval0+36];
	ld.param.b32	%r6506, [retval0+40];
	ld.param.b32	%r6507, [retval0+44];
	
	//{
	}// Callseq End 173
	mov.u32 	%r29045, %r28901;
	mov.u32 	%r29038, %r28894;
	mov.u32 	%r29043, %r28899;
	mov.u32 	%r29048, %r28904;
	mov.u32 	%r29041, %r28897;
	mov.u32 	%r29046, %r28902;
	mov.u32 	%r29039, %r28895;
	mov.u32 	%r29044, %r28900;
	mov.u32 	%r29037, %r28893;
	mov.u32 	%r29042, %r28898;
	mov.u32 	%r29047, %r28903;
	mov.u32 	%r29040, %r28896;
	// inline asm
	add.cc.u32 %r29037, %r29037, %r28965;
addc.cc.u32 %r29038, %r29038, %r28966;
addc.cc.u32 %r29039, %r29039, %r28967;
addc.cc.u32 %r29040, %r29040, %r28968;
addc.cc.u32 %r29041, %r29041, %r28969;
addc.cc.u32 %r29042, %r29042, %r28970;
addc.cc.u32 %r29043, %r29043, %r28971;
addc.cc.u32 %r29044, %r29044, %r28972;
addc.cc.u32 %r29045, %r29045, %r28973;
addc.cc.u32 %r29046, %r29046, %r28974;
addc.cc.u32 %r29047, %r29047, %r28975;
addc.u32 %r29048, %r29048, %r28976;

	// inline asm
	setp.gt.u32	%p2808, %r29048, 436277738;
	@%p2808 bra 	BB5_2566;

	setp.lt.u32	%p2809, %r29048, 436277738;
	@%p2809 bra 	BB5_2567;

	setp.gt.u32	%p2810, %r29047, 964683418;
	@%p2810 bra 	BB5_2566;

	setp.lt.u32	%p2811, %r29047, 964683418;
	@%p2811 bra 	BB5_2567;

	setp.gt.u32	%p2812, %r29046, 1260103606;
	@%p2812 bra 	BB5_2566;

	setp.lt.u32	%p2813, %r29046, 1260103606;
	@%p2813 bra 	BB5_2567;

	setp.gt.u32	%p2814, %r29045, 1129032919;
	@%p2814 bra 	BB5_2566;

	setp.lt.u32	%p2815, %r29045, 1129032919;
	@%p2815 bra 	BB5_2567;

	setp.gt.u32	%p2816, %r29044, 1685539716;
	@%p2816 bra 	BB5_2566;

	setp.lt.u32	%p2817, %r29044, 1685539716;
	@%p2817 bra 	BB5_2567;

	setp.gt.u32	%p2818, %r29043, -209382721;
	@%p2818 bra 	BB5_2566;

	setp.lt.u32	%p2819, %r29043, -209382721;
	@%p2819 bra 	BB5_2567;

	setp.gt.u32	%p2820, %r29042, 1731252896;
	@%p2820 bra 	BB5_2566;

	setp.lt.u32	%p2821, %r29042, 1731252896;
	@%p2821 bra 	BB5_2567;

	setp.gt.u32	%p2822, %r29041, -156174812;
	@%p2822 bra 	BB5_2566;

	setp.lt.u32	%p2823, %r29041, -156174812;
	@%p2823 bra 	BB5_2567;

	setp.gt.u32	%p2824, %r29040, 514588670;
	@%p2824 bra 	BB5_2566;

	setp.lt.u32	%p2825, %r29040, 514588670;
	@%p2825 bra 	BB5_2567;

	setp.gt.u32	%p2826, %r29039, -1319895041;
	@%p2826 bra 	BB5_2566;

	setp.lt.u32	%p2827, %r29039, -1319895041;
	@%p2827 bra 	BB5_2567;

	setp.gt.u32	%p2828, %r29038, -1174470657;
	@%p2828 bra 	BB5_2566;

	setp.lt.u32	%p2829, %r29038, -1174470657;
	setp.lt.u32	%p2830, %r29037, -21845;
	or.pred  	%p2831, %p2829, %p2830;
	@%p2831 bra 	BB5_2567;

BB5_2566:
	mov.u32 	%r29085, -21845;
	mov.u32 	%r29086, -1174470657;
	mov.u32 	%r29087, -1319895041;
	mov.u32 	%r29088, 514588670;
	mov.u32 	%r29089, -156174812;
	mov.u32 	%r29090, 1731252896;
	mov.u32 	%r29091, -209382721;
	mov.u32 	%r29092, 1685539716;
	mov.u32 	%r29093, 1129032919;
	mov.u32 	%r29094, 1260103606;
	mov.u32 	%r29095, 964683418;
	mov.u32 	%r29096, 436277738;
	// inline asm
	sub.cc.u32 %r29037, %r29037, %r29085;
subc.cc.u32 %r29038, %r29038, %r29086;
subc.cc.u32 %r29039, %r29039, %r29087;
subc.cc.u32 %r29040, %r29040, %r29088;
subc.cc.u32 %r29041, %r29041, %r29089;
subc.cc.u32 %r29042, %r29042, %r29090;
subc.cc.u32 %r29043, %r29043, %r29091;
subc.cc.u32 %r29044, %r29044, %r29092;
subc.cc.u32 %r29045, %r29045, %r29093;
subc.cc.u32 %r29046, %r29046, %r29094;
subc.cc.u32 %r29047, %r29047, %r29095;
subc.u32 %r29048, %r29048, %r29096;

	// inline asm

BB5_2567:
	mov.u32 	%r29117, %r28901;
	mov.u32 	%r29110, %r28894;
	mov.u32 	%r29115, %r28899;
	mov.u32 	%r29120, %r28904;
	mov.u32 	%r29113, %r28897;
	mov.u32 	%r29118, %r28902;
	mov.u32 	%r29111, %r28895;
	mov.u32 	%r29116, %r28900;
	mov.u32 	%r29109, %r28893;
	mov.u32 	%r29114, %r28898;
	mov.u32 	%r29119, %r28903;
	mov.u32 	%r29112, %r28896;
	// inline asm
	sub.cc.u32 %r29109, %r29109, %r28965;
subc.cc.u32 %r29110, %r29110, %r28966;
subc.cc.u32 %r29111, %r29111, %r28967;
subc.cc.u32 %r29112, %r29112, %r28968;
subc.cc.u32 %r29113, %r29113, %r28969;
subc.cc.u32 %r29114, %r29114, %r28970;
subc.cc.u32 %r29115, %r29115, %r28971;
subc.cc.u32 %r29116, %r29116, %r28972;
subc.cc.u32 %r29117, %r29117, %r28973;
subc.cc.u32 %r29118, %r29118, %r28974;
subc.cc.u32 %r29119, %r29119, %r28975;
subc.u32 %r29120, %r29120, %r28976;

	// inline asm
	setp.gt.u32	%p2832, %r28904, %r28976;
	@%p2832 bra 	BB5_2590;

	setp.lt.u32	%p2833, %r28904, %r28976;
	@%p2833 bra 	BB5_2589;

	setp.gt.u32	%p2834, %r28903, %r28975;
	@%p2834 bra 	BB5_2590;

	setp.lt.u32	%p2835, %r28903, %r28975;
	@%p2835 bra 	BB5_2589;

	setp.gt.u32	%p2836, %r28902, %r28974;
	@%p2836 bra 	BB5_2590;

	setp.lt.u32	%p2837, %r28902, %r28974;
	@%p2837 bra 	BB5_2589;

	setp.gt.u32	%p2838, %r28901, %r28973;
	@%p2838 bra 	BB5_2590;

	setp.lt.u32	%p2839, %r28901, %r28973;
	@%p2839 bra 	BB5_2589;

	setp.gt.u32	%p2840, %r28900, %r28972;
	@%p2840 bra 	BB5_2590;

	setp.lt.u32	%p2841, %r28900, %r28972;
	@%p2841 bra 	BB5_2589;

	setp.gt.u32	%p2842, %r28899, %r28971;
	@%p2842 bra 	BB5_2590;

	setp.lt.u32	%p2843, %r28899, %r28971;
	@%p2843 bra 	BB5_2589;

	setp.gt.u32	%p2844, %r28898, %r28970;
	@%p2844 bra 	BB5_2590;

	setp.lt.u32	%p2845, %r28898, %r28970;
	@%p2845 bra 	BB5_2589;

	setp.gt.u32	%p2846, %r28897, %r28969;
	@%p2846 bra 	BB5_2590;

	setp.lt.u32	%p2847, %r28897, %r28969;
	@%p2847 bra 	BB5_2589;

	setp.gt.u32	%p2848, %r28896, %r28968;
	@%p2848 bra 	BB5_2590;

	setp.lt.u32	%p2849, %r28896, %r28968;
	@%p2849 bra 	BB5_2589;

	setp.gt.u32	%p2850, %r28895, %r28967;
	@%p2850 bra 	BB5_2590;

	setp.lt.u32	%p2851, %r28895, %r28967;
	@%p2851 bra 	BB5_2589;

	setp.gt.u32	%p2852, %r28894, %r28966;
	@%p2852 bra 	BB5_2590;

	setp.ge.u32	%p2853, %r28894, %r28966;
	setp.ge.u32	%p2854, %r28893, %r28965;
	and.pred  	%p2855, %p2853, %p2854;
	@%p2855 bra 	BB5_2590;

BB5_2589:
	mov.u32 	%r29157, -21845;
	mov.u32 	%r29158, -1174470657;
	mov.u32 	%r29159, -1319895041;
	mov.u32 	%r29160, 514588670;
	mov.u32 	%r29161, -156174812;
	mov.u32 	%r29162, 1731252896;
	mov.u32 	%r29163, -209382721;
	mov.u32 	%r29164, 1685539716;
	mov.u32 	%r29165, 1129032919;
	mov.u32 	%r29166, 1260103606;
	mov.u32 	%r29167, 964683418;
	mov.u32 	%r29168, 436277738;
	// inline asm
	add.cc.u32 %r29109, %r29109, %r29157;
addc.cc.u32 %r29110, %r29110, %r29158;
addc.cc.u32 %r29111, %r29111, %r29159;
addc.cc.u32 %r29112, %r29112, %r29160;
addc.cc.u32 %r29113, %r29113, %r29161;
addc.cc.u32 %r29114, %r29114, %r29162;
addc.cc.u32 %r29115, %r29115, %r29163;
addc.cc.u32 %r29116, %r29116, %r29164;
addc.cc.u32 %r29117, %r29117, %r29165;
addc.cc.u32 %r29118, %r29118, %r29166;
addc.cc.u32 %r29119, %r29119, %r29167;
addc.u32 %r29120, %r29120, %r29168;

	// inline asm

BB5_2590:
	// Callseq Start 174
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r29109;
	st.param.b32	[param0+4], %r29110;
	st.param.b32	[param0+8], %r29111;
	st.param.b32	[param0+12], %r29112;
	st.param.b32	[param0+16], %r29113;
	st.param.b32	[param0+20], %r29114;
	st.param.b32	[param0+24], %r29115;
	st.param.b32	[param0+28], %r29116;
	st.param.b32	[param0+32], %r29117;
	st.param.b32	[param0+36], %r29118;
	st.param.b32	[param0+40], %r29119;
	st.param.b32	[param0+44], %r29120;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r29037;
	st.param.b32	[param1+4], %r29038;
	st.param.b32	[param1+8], %r29039;
	st.param.b32	[param1+12], %r29040;
	st.param.b32	[param1+16], %r29041;
	st.param.b32	[param1+20], %r29042;
	st.param.b32	[param1+24], %r29043;
	st.param.b32	[param1+28], %r29044;
	st.param.b32	[param1+32], %r29045;
	st.param.b32	[param1+36], %r29046;
	st.param.b32	[param1+40], %r29047;
	st.param.b32	[param1+44], %r29048;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r6592, [retval0+0];
	ld.param.b32	%r6593, [retval0+4];
	ld.param.b32	%r6594, [retval0+8];
	ld.param.b32	%r6595, [retval0+12];
	ld.param.b32	%r6596, [retval0+16];
	ld.param.b32	%r6597, [retval0+20];
	ld.param.b32	%r6598, [retval0+24];
	ld.param.b32	%r6599, [retval0+28];
	ld.param.b32	%r6600, [retval0+32];
	ld.param.b32	%r6601, [retval0+36];
	ld.param.b32	%r6602, [retval0+40];
	ld.param.b32	%r6603, [retval0+44];
	
	//{
	}// Callseq End 174
	shl.b32 	%r29181, %r6507, 1;
	shr.u32 	%r29182, %r6506, 31;
	or.b32  	%r48992, %r29182, %r29181;
	shl.b32 	%r29183, %r6506, 1;
	shr.u32 	%r29184, %r6505, 31;
	or.b32  	%r48993, %r29184, %r29183;
	shl.b32 	%r29185, %r6505, 1;
	shr.u32 	%r29186, %r6504, 31;
	or.b32  	%r48994, %r29186, %r29185;
	shl.b32 	%r29187, %r6504, 1;
	shr.u32 	%r29188, %r6503, 31;
	or.b32  	%r48995, %r29188, %r29187;
	shl.b32 	%r29189, %r6503, 1;
	shr.u32 	%r29190, %r6502, 31;
	or.b32  	%r48996, %r29190, %r29189;
	shl.b32 	%r29191, %r6502, 1;
	shr.u32 	%r29192, %r6501, 31;
	or.b32  	%r48997, %r29192, %r29191;
	shl.b32 	%r29193, %r6501, 1;
	shr.u32 	%r29194, %r6500, 31;
	or.b32  	%r48998, %r29194, %r29193;
	shl.b32 	%r29195, %r6500, 1;
	shr.u32 	%r29196, %r6499, 31;
	or.b32  	%r48999, %r29196, %r29195;
	shl.b32 	%r29197, %r6499, 1;
	shr.u32 	%r29198, %r6498, 31;
	or.b32  	%r49000, %r29198, %r29197;
	shl.b32 	%r29199, %r6498, 1;
	shr.u32 	%r29200, %r6497, 31;
	or.b32  	%r49001, %r29200, %r29199;
	shl.b32 	%r29201, %r6497, 1;
	shr.u32 	%r29202, %r6496, 31;
	or.b32  	%r49002, %r29202, %r29201;
	shl.b32 	%r49003, %r6496, 1;
	setp.gt.u32	%p2856, %r48992, 436277738;
	@%p2856 bra 	BB5_2612;

	setp.lt.u32	%p2857, %r48992, 436277738;
	@%p2857 bra 	BB5_2613;

	setp.gt.u32	%p2858, %r48993, 964683418;
	@%p2858 bra 	BB5_2612;

	setp.lt.u32	%p2859, %r48993, 964683418;
	@%p2859 bra 	BB5_2613;

	setp.gt.u32	%p2860, %r48994, 1260103606;
	@%p2860 bra 	BB5_2612;

	setp.lt.u32	%p2861, %r48994, 1260103606;
	@%p2861 bra 	BB5_2613;

	setp.gt.u32	%p2862, %r48995, 1129032919;
	@%p2862 bra 	BB5_2612;

	setp.lt.u32	%p2863, %r48995, 1129032919;
	@%p2863 bra 	BB5_2613;

	setp.gt.u32	%p2864, %r48996, 1685539716;
	@%p2864 bra 	BB5_2612;

	setp.lt.u32	%p2865, %r48996, 1685539716;
	@%p2865 bra 	BB5_2613;

	setp.gt.u32	%p2866, %r48997, -209382721;
	@%p2866 bra 	BB5_2612;

	setp.lt.u32	%p2867, %r48997, -209382721;
	@%p2867 bra 	BB5_2613;

	setp.gt.u32	%p2868, %r48998, 1731252896;
	@%p2868 bra 	BB5_2612;

	setp.lt.u32	%p2869, %r48998, 1731252896;
	@%p2869 bra 	BB5_2613;

	setp.gt.u32	%p2870, %r48999, -156174812;
	@%p2870 bra 	BB5_2612;

	setp.lt.u32	%p2871, %r48999, -156174812;
	@%p2871 bra 	BB5_2613;

	setp.gt.u32	%p2872, %r49000, 514588670;
	@%p2872 bra 	BB5_2612;

	setp.lt.u32	%p2873, %r49000, 514588670;
	@%p2873 bra 	BB5_2613;

	setp.gt.u32	%p2874, %r49001, -1319895041;
	@%p2874 bra 	BB5_2612;

	setp.lt.u32	%p2875, %r49001, -1319895041;
	@%p2875 bra 	BB5_2613;

	setp.gt.u32	%p2876, %r49002, -1174470657;
	@%p2876 bra 	BB5_2612;

	setp.lt.u32	%p2877, %r49002, -1174470657;
	setp.lt.u32	%p2878, %r49003, -21845;
	or.pred  	%p2879, %p2877, %p2878;
	@%p2879 bra 	BB5_2613;

BB5_2612:
	mov.u32 	%r29215, -21845;
	mov.u32 	%r29216, -1174470657;
	mov.u32 	%r29217, -1319895041;
	mov.u32 	%r29218, 514588670;
	mov.u32 	%r29219, -156174812;
	mov.u32 	%r29220, 1731252896;
	mov.u32 	%r29221, -209382721;
	mov.u32 	%r29222, 1685539716;
	mov.u32 	%r29223, 1129032919;
	mov.u32 	%r29224, 1260103606;
	mov.u32 	%r29225, 964683418;
	mov.u32 	%r29226, 436277738;
	// inline asm
	sub.cc.u32 %r49003, %r49003, %r29215;
subc.cc.u32 %r49002, %r49002, %r29216;
subc.cc.u32 %r49001, %r49001, %r29217;
subc.cc.u32 %r49000, %r49000, %r29218;
subc.cc.u32 %r48999, %r48999, %r29219;
subc.cc.u32 %r48998, %r48998, %r29220;
subc.cc.u32 %r48997, %r48997, %r29221;
subc.cc.u32 %r48996, %r48996, %r29222;
subc.cc.u32 %r48995, %r48995, %r29223;
subc.cc.u32 %r48994, %r48994, %r29224;
subc.cc.u32 %r48993, %r48993, %r29225;
subc.u32 %r48992, %r48992, %r29226;

	// inline asm

BB5_2613:
	// Callseq Start 175
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r49975;
	st.param.b32	[param0+4], %r49974;
	st.param.b32	[param0+8], %r49973;
	st.param.b32	[param0+12], %r49972;
	st.param.b32	[param0+16], %r49971;
	st.param.b32	[param0+20], %r49970;
	st.param.b32	[param0+24], %r49969;
	st.param.b32	[param0+28], %r49968;
	st.param.b32	[param0+32], %r49967;
	st.param.b32	[param0+36], %r49966;
	st.param.b32	[param0+40], %r49965;
	st.param.b32	[param0+44], %r49964;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r49843;
	st.param.b32	[param1+4], %r49842;
	st.param.b32	[param1+8], %r49841;
	st.param.b32	[param1+12], %r49840;
	st.param.b32	[param1+16], %r49839;
	st.param.b32	[param1+20], %r49838;
	st.param.b32	[param1+24], %r49837;
	st.param.b32	[param1+28], %r49836;
	st.param.b32	[param1+32], %r49835;
	st.param.b32	[param1+36], %r49942;
	st.param.b32	[param1+40], %r49941;
	st.param.b32	[param1+44], %r49940;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r6640, [retval0+0];
	ld.param.b32	%r6641, [retval0+4];
	ld.param.b32	%r6642, [retval0+8];
	ld.param.b32	%r6643, [retval0+12];
	ld.param.b32	%r6644, [retval0+16];
	ld.param.b32	%r6645, [retval0+20];
	ld.param.b32	%r6646, [retval0+24];
	ld.param.b32	%r6647, [retval0+28];
	ld.param.b32	%r6648, [retval0+32];
	ld.param.b32	%r6649, [retval0+36];
	ld.param.b32	%r6650, [retval0+40];
	ld.param.b32	%r6651, [retval0+44];
	
	//{
	}// Callseq End 175
	// Callseq Start 176
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r49963;
	st.param.b32	[param0+4], %r49962;
	st.param.b32	[param0+8], %r49961;
	st.param.b32	[param0+12], %r49960;
	st.param.b32	[param0+16], %r49959;
	st.param.b32	[param0+20], %r49958;
	st.param.b32	[param0+24], %r49957;
	st.param.b32	[param0+28], %r49956;
	st.param.b32	[param0+32], %r49955;
	st.param.b32	[param0+36], %r49954;
	st.param.b32	[param0+40], %r49953;
	st.param.b32	[param0+44], %r49952;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r49855;
	st.param.b32	[param1+4], %r49854;
	st.param.b32	[param1+8], %r49853;
	st.param.b32	[param1+12], %r49852;
	st.param.b32	[param1+16], %r49851;
	st.param.b32	[param1+20], %r49850;
	st.param.b32	[param1+24], %r49849;
	st.param.b32	[param1+28], %r49848;
	st.param.b32	[param1+32], %r49847;
	st.param.b32	[param1+36], %r34080;
	st.param.b32	[param1+40], %r49929;
	st.param.b32	[param1+44], %r49928;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r6652, [retval0+0];
	ld.param.b32	%r6653, [retval0+4];
	ld.param.b32	%r6654, [retval0+8];
	ld.param.b32	%r6655, [retval0+12];
	ld.param.b32	%r6656, [retval0+16];
	ld.param.b32	%r6657, [retval0+20];
	ld.param.b32	%r6658, [retval0+24];
	ld.param.b32	%r6659, [retval0+28];
	ld.param.b32	%r6660, [retval0+32];
	ld.param.b32	%r6661, [retval0+36];
	ld.param.b32	%r6662, [retval0+40];
	ld.param.b32	%r6663, [retval0+44];
	
	//{
	}// Callseq End 176
	// inline asm
	add.cc.u32 %r49963, %r49963, %r49975;
addc.cc.u32 %r49962, %r49962, %r49974;
addc.cc.u32 %r49961, %r49961, %r49973;
addc.cc.u32 %r49960, %r49960, %r49972;
addc.cc.u32 %r49959, %r49959, %r49971;
addc.cc.u32 %r49958, %r49958, %r49970;
addc.cc.u32 %r49957, %r49957, %r49969;
addc.cc.u32 %r49956, %r49956, %r49968;
addc.cc.u32 %r49955, %r49955, %r49967;
addc.cc.u32 %r49954, %r49954, %r49966;
addc.cc.u32 %r49953, %r49953, %r49965;
addc.u32 %r49952, %r49952, %r49964;

	// inline asm
	setp.gt.u32	%p2880, %r49952, 436277738;
	@%p2880 bra 	BB5_2635;

	setp.lt.u32	%p2881, %r49952, 436277738;
	@%p2881 bra 	BB5_2636;

	setp.gt.u32	%p2882, %r49953, 964683418;
	@%p2882 bra 	BB5_2635;

	setp.lt.u32	%p2883, %r49953, 964683418;
	@%p2883 bra 	BB5_2636;

	setp.gt.u32	%p2884, %r49954, 1260103606;
	@%p2884 bra 	BB5_2635;

	setp.lt.u32	%p2885, %r49954, 1260103606;
	@%p2885 bra 	BB5_2636;

	setp.gt.u32	%p2886, %r49955, 1129032919;
	@%p2886 bra 	BB5_2635;

	setp.lt.u32	%p2887, %r49955, 1129032919;
	@%p2887 bra 	BB5_2636;

	setp.gt.u32	%p2888, %r49956, 1685539716;
	@%p2888 bra 	BB5_2635;

	setp.lt.u32	%p2889, %r49956, 1685539716;
	@%p2889 bra 	BB5_2636;

	setp.gt.u32	%p2890, %r49957, -209382721;
	@%p2890 bra 	BB5_2635;

	setp.lt.u32	%p2891, %r49957, -209382721;
	@%p2891 bra 	BB5_2636;

	setp.gt.u32	%p2892, %r49958, 1731252896;
	@%p2892 bra 	BB5_2635;

	setp.lt.u32	%p2893, %r49958, 1731252896;
	@%p2893 bra 	BB5_2636;

	setp.gt.u32	%p2894, %r49959, -156174812;
	@%p2894 bra 	BB5_2635;

	setp.lt.u32	%p2895, %r49959, -156174812;
	@%p2895 bra 	BB5_2636;

	setp.gt.u32	%p2896, %r49960, 514588670;
	@%p2896 bra 	BB5_2635;

	setp.lt.u32	%p2897, %r49960, 514588670;
	@%p2897 bra 	BB5_2636;

	setp.gt.u32	%p2898, %r49961, -1319895041;
	@%p2898 bra 	BB5_2635;

	setp.lt.u32	%p2899, %r49961, -1319895041;
	@%p2899 bra 	BB5_2636;

	setp.gt.u32	%p2900, %r49962, -1174470657;
	@%p2900 bra 	BB5_2635;

	setp.lt.u32	%p2901, %r49962, -1174470657;
	setp.lt.u32	%p2902, %r49963, -21845;
	or.pred  	%p2903, %p2901, %p2902;
	@%p2903 bra 	BB5_2636;

BB5_2635:
	mov.u32 	%r29287, -21845;
	mov.u32 	%r29288, -1174470657;
	mov.u32 	%r29289, -1319895041;
	mov.u32 	%r29290, 514588670;
	mov.u32 	%r29291, -156174812;
	mov.u32 	%r29292, 1731252896;
	mov.u32 	%r29293, -209382721;
	mov.u32 	%r29294, 1685539716;
	mov.u32 	%r29295, 1129032919;
	mov.u32 	%r29296, 1260103606;
	mov.u32 	%r29297, 964683418;
	mov.u32 	%r29298, 436277738;
	// inline asm
	sub.cc.u32 %r49963, %r49963, %r29287;
subc.cc.u32 %r49962, %r49962, %r29288;
subc.cc.u32 %r49961, %r49961, %r29289;
subc.cc.u32 %r49960, %r49960, %r29290;
subc.cc.u32 %r49959, %r49959, %r29291;
subc.cc.u32 %r49958, %r49958, %r29292;
subc.cc.u32 %r49957, %r49957, %r29293;
subc.cc.u32 %r49956, %r49956, %r29294;
subc.cc.u32 %r49955, %r49955, %r29295;
subc.cc.u32 %r49954, %r49954, %r29296;
subc.cc.u32 %r49953, %r49953, %r29297;
subc.u32 %r49952, %r49952, %r29298;

	// inline asm

BB5_2636:
	// Callseq Start 177
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r49963;
	st.param.b32	[param0+4], %r49962;
	st.param.b32	[param0+8], %r49961;
	st.param.b32	[param0+12], %r49960;
	st.param.b32	[param0+16], %r49959;
	st.param.b32	[param0+20], %r49958;
	st.param.b32	[param0+24], %r49957;
	st.param.b32	[param0+28], %r49956;
	st.param.b32	[param0+32], %r49955;
	st.param.b32	[param0+36], %r49954;
	st.param.b32	[param0+40], %r49953;
	st.param.b32	[param0+44], %r49952;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r26283;
	st.param.b32	[param1+4], %r26284;
	st.param.b32	[param1+8], %r26285;
	st.param.b32	[param1+12], %r26286;
	st.param.b32	[param1+16], %r26287;
	st.param.b32	[param1+20], %r26288;
	st.param.b32	[param1+24], %r26289;
	st.param.b32	[param1+28], %r26290;
	st.param.b32	[param1+32], %r26291;
	st.param.b32	[param1+36], %r26292;
	st.param.b32	[param1+40], %r26293;
	st.param.b32	[param1+44], %r26294;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r29335, [retval0+0];
	ld.param.b32	%r29336, [retval0+4];
	ld.param.b32	%r29337, [retval0+8];
	ld.param.b32	%r29338, [retval0+12];
	ld.param.b32	%r29339, [retval0+16];
	ld.param.b32	%r29340, [retval0+20];
	ld.param.b32	%r29341, [retval0+24];
	ld.param.b32	%r29342, [retval0+28];
	ld.param.b32	%r29343, [retval0+32];
	ld.param.b32	%r29344, [retval0+36];
	ld.param.b32	%r29345, [retval0+40];
	ld.param.b32	%r29346, [retval0+44];
	
	//{
	}// Callseq End 177
	mov.u32 	%r49025, %r29337;
	mov.u32 	%r49018, %r29344;
	mov.u32 	%r49023, %r29339;
	mov.u32 	%r49016, %r29346;
	mov.u32 	%r49021, %r29341;
	mov.u32 	%r49026, %r29336;
	mov.u32 	%r49019, %r29343;
	mov.u32 	%r49024, %r29338;
	mov.u32 	%r49017, %r29345;
	mov.u32 	%r49022, %r29340;
	mov.u32 	%r49027, %r29335;
	mov.u32 	%r49020, %r29342;
	// inline asm
	sub.cc.u32 %r49027, %r49027, %r6640;
subc.cc.u32 %r49026, %r49026, %r6641;
subc.cc.u32 %r49025, %r49025, %r6642;
subc.cc.u32 %r49024, %r49024, %r6643;
subc.cc.u32 %r49023, %r49023, %r6644;
subc.cc.u32 %r49022, %r49022, %r6645;
subc.cc.u32 %r49021, %r49021, %r6646;
subc.cc.u32 %r49020, %r49020, %r6647;
subc.cc.u32 %r49019, %r49019, %r6648;
subc.cc.u32 %r49018, %r49018, %r6649;
subc.cc.u32 %r49017, %r49017, %r6650;
subc.u32 %r49016, %r49016, %r6651;

	// inline asm
	setp.gt.u32	%p2904, %r29346, %r6651;
	@%p2904 bra 	BB5_2659;

	setp.lt.u32	%p2905, %r29346, %r6651;
	@%p2905 bra 	BB5_2658;

	setp.gt.u32	%p2906, %r29345, %r6650;
	@%p2906 bra 	BB5_2659;

	setp.lt.u32	%p2907, %r29345, %r6650;
	@%p2907 bra 	BB5_2658;

	setp.gt.u32	%p2908, %r29344, %r6649;
	@%p2908 bra 	BB5_2659;

	setp.lt.u32	%p2909, %r29344, %r6649;
	@%p2909 bra 	BB5_2658;

	setp.gt.u32	%p2910, %r29343, %r6648;
	@%p2910 bra 	BB5_2659;

	setp.lt.u32	%p2911, %r29343, %r6648;
	@%p2911 bra 	BB5_2658;

	setp.gt.u32	%p2912, %r29342, %r6647;
	@%p2912 bra 	BB5_2659;

	setp.lt.u32	%p2913, %r29342, %r6647;
	@%p2913 bra 	BB5_2658;

	setp.gt.u32	%p2914, %r29341, %r6646;
	@%p2914 bra 	BB5_2659;

	setp.lt.u32	%p2915, %r29341, %r6646;
	@%p2915 bra 	BB5_2658;

	setp.gt.u32	%p2916, %r29340, %r6645;
	@%p2916 bra 	BB5_2659;

	setp.lt.u32	%p2917, %r29340, %r6645;
	@%p2917 bra 	BB5_2658;

	setp.gt.u32	%p2918, %r29339, %r6644;
	@%p2918 bra 	BB5_2659;

	setp.lt.u32	%p2919, %r29339, %r6644;
	@%p2919 bra 	BB5_2658;

	setp.gt.u32	%p2920, %r29338, %r6643;
	@%p2920 bra 	BB5_2659;

	setp.lt.u32	%p2921, %r29338, %r6643;
	@%p2921 bra 	BB5_2658;

	setp.gt.u32	%p2922, %r29337, %r6642;
	@%p2922 bra 	BB5_2659;

	setp.lt.u32	%p2923, %r29337, %r6642;
	@%p2923 bra 	BB5_2658;

	setp.gt.u32	%p2924, %r29336, %r6641;
	@%p2924 bra 	BB5_2659;

	setp.ge.u32	%p2925, %r29336, %r6641;
	setp.ge.u32	%p2926, %r29335, %r6640;
	and.pred  	%p2927, %p2925, %p2926;
	@%p2927 bra 	BB5_2659;

BB5_2658:
	mov.u32 	%r29359, -21845;
	mov.u32 	%r29360, -1174470657;
	mov.u32 	%r29361, -1319895041;
	mov.u32 	%r29362, 514588670;
	mov.u32 	%r29363, -156174812;
	mov.u32 	%r29364, 1731252896;
	mov.u32 	%r29365, -209382721;
	mov.u32 	%r29366, 1685539716;
	mov.u32 	%r29367, 1129032919;
	mov.u32 	%r29368, 1260103606;
	mov.u32 	%r29369, 964683418;
	mov.u32 	%r29370, 436277738;
	// inline asm
	add.cc.u32 %r49027, %r49027, %r29359;
addc.cc.u32 %r49026, %r49026, %r29360;
addc.cc.u32 %r49025, %r49025, %r29361;
addc.cc.u32 %r49024, %r49024, %r29362;
addc.cc.u32 %r49023, %r49023, %r29363;
addc.cc.u32 %r49022, %r49022, %r29364;
addc.cc.u32 %r49021, %r49021, %r29365;
addc.cc.u32 %r49020, %r49020, %r29366;
addc.cc.u32 %r49019, %r49019, %r29367;
addc.cc.u32 %r49018, %r49018, %r29368;
addc.cc.u32 %r49017, %r49017, %r29369;
addc.u32 %r49016, %r49016, %r29370;

	// inline asm

BB5_2659:
	mov.u32 	%r29388, %r49022;
	mov.u32 	%r29393, %r49017;
	mov.u32 	%r29386, %r49024;
	mov.u32 	%r29391, %r49019;
	mov.u32 	%r29384, %r49026;
	mov.u32 	%r29389, %r49021;
	mov.u32 	%r29394, %r49016;
	mov.u32 	%r29387, %r49023;
	mov.u32 	%r29392, %r49018;
	mov.u32 	%r29385, %r49025;
	mov.u32 	%r29390, %r49020;
	mov.u32 	%r29383, %r49027;
	// inline asm
	sub.cc.u32 %r29383, %r29383, %r6652;
subc.cc.u32 %r29384, %r29384, %r6653;
subc.cc.u32 %r29385, %r29385, %r6654;
subc.cc.u32 %r29386, %r29386, %r6655;
subc.cc.u32 %r29387, %r29387, %r6656;
subc.cc.u32 %r29388, %r29388, %r6657;
subc.cc.u32 %r29389, %r29389, %r6658;
subc.cc.u32 %r29390, %r29390, %r6659;
subc.cc.u32 %r29391, %r29391, %r6660;
subc.cc.u32 %r29392, %r29392, %r6661;
subc.cc.u32 %r29393, %r29393, %r6662;
subc.u32 %r29394, %r29394, %r6663;

	// inline asm
	setp.gt.u32	%p2928, %r49016, %r6663;
	@%p2928 bra 	BB5_2682;

	setp.lt.u32	%p2929, %r49016, %r6663;
	@%p2929 bra 	BB5_2681;

	setp.gt.u32	%p2930, %r49017, %r6662;
	@%p2930 bra 	BB5_2682;

	setp.lt.u32	%p2931, %r49017, %r6662;
	@%p2931 bra 	BB5_2681;

	setp.gt.u32	%p2932, %r49018, %r6661;
	@%p2932 bra 	BB5_2682;

	setp.lt.u32	%p2933, %r49018, %r6661;
	@%p2933 bra 	BB5_2681;

	setp.gt.u32	%p2934, %r49019, %r6660;
	@%p2934 bra 	BB5_2682;

	setp.lt.u32	%p2935, %r49019, %r6660;
	@%p2935 bra 	BB5_2681;

	setp.gt.u32	%p2936, %r49020, %r6659;
	@%p2936 bra 	BB5_2682;

	setp.lt.u32	%p2937, %r49020, %r6659;
	@%p2937 bra 	BB5_2681;

	setp.gt.u32	%p2938, %r49021, %r6658;
	@%p2938 bra 	BB5_2682;

	setp.lt.u32	%p2939, %r49021, %r6658;
	@%p2939 bra 	BB5_2681;

	setp.gt.u32	%p2940, %r49022, %r6657;
	@%p2940 bra 	BB5_2682;

	setp.lt.u32	%p2941, %r49022, %r6657;
	@%p2941 bra 	BB5_2681;

	setp.gt.u32	%p2942, %r49023, %r6656;
	@%p2942 bra 	BB5_2682;

	setp.lt.u32	%p2943, %r49023, %r6656;
	@%p2943 bra 	BB5_2681;

	setp.gt.u32	%p2944, %r49024, %r6655;
	@%p2944 bra 	BB5_2682;

	setp.lt.u32	%p2945, %r49024, %r6655;
	@%p2945 bra 	BB5_2681;

	setp.gt.u32	%p2946, %r49025, %r6654;
	@%p2946 bra 	BB5_2682;

	setp.lt.u32	%p2947, %r49025, %r6654;
	@%p2947 bra 	BB5_2681;

	setp.gt.u32	%p2948, %r49026, %r6653;
	@%p2948 bra 	BB5_2682;

	setp.ge.u32	%p2949, %r49026, %r6653;
	setp.ge.u32	%p2950, %r49027, %r6652;
	and.pred  	%p2951, %p2949, %p2950;
	@%p2951 bra 	BB5_2682;

BB5_2681:
	mov.u32 	%r29431, -21845;
	mov.u32 	%r29432, -1174470657;
	mov.u32 	%r29433, -1319895041;
	mov.u32 	%r29434, 514588670;
	mov.u32 	%r29435, -156174812;
	mov.u32 	%r29436, 1731252896;
	mov.u32 	%r29437, -209382721;
	mov.u32 	%r29438, 1685539716;
	mov.u32 	%r29439, 1129032919;
	mov.u32 	%r29440, 1260103606;
	mov.u32 	%r29441, 964683418;
	mov.u32 	%r29442, 436277738;
	// inline asm
	add.cc.u32 %r29383, %r29383, %r29431;
addc.cc.u32 %r29384, %r29384, %r29432;
addc.cc.u32 %r29385, %r29385, %r29433;
addc.cc.u32 %r29386, %r29386, %r29434;
addc.cc.u32 %r29387, %r29387, %r29435;
addc.cc.u32 %r29388, %r29388, %r29436;
addc.cc.u32 %r29389, %r29389, %r29437;
addc.cc.u32 %r29390, %r29390, %r29438;
addc.cc.u32 %r29391, %r29391, %r29439;
addc.cc.u32 %r29392, %r29392, %r29440;
addc.cc.u32 %r29393, %r29393, %r29441;
addc.u32 %r29394, %r29394, %r29442;

	// inline asm

BB5_2682:
	mov.u32 	%r29460, %r6645;
	mov.u32 	%r29455, %r6640;
	mov.u32 	%r29462, %r6647;
	mov.u32 	%r29457, %r6642;
	mov.u32 	%r29464, %r6649;
	mov.u32 	%r29459, %r6644;
	mov.u32 	%r29466, %r6651;
	mov.u32 	%r29461, %r6646;
	mov.u32 	%r29456, %r6641;
	mov.u32 	%r29463, %r6648;
	mov.u32 	%r29458, %r6643;
	mov.u32 	%r29465, %r6650;
	// inline asm
	sub.cc.u32 %r29455, %r29455, %r6652;
subc.cc.u32 %r29456, %r29456, %r6653;
subc.cc.u32 %r29457, %r29457, %r6654;
subc.cc.u32 %r29458, %r29458, %r6655;
subc.cc.u32 %r29459, %r29459, %r6656;
subc.cc.u32 %r29460, %r29460, %r6657;
subc.cc.u32 %r29461, %r29461, %r6658;
subc.cc.u32 %r29462, %r29462, %r6659;
subc.cc.u32 %r29463, %r29463, %r6660;
subc.cc.u32 %r29464, %r29464, %r6661;
subc.cc.u32 %r29465, %r29465, %r6662;
subc.u32 %r29466, %r29466, %r6663;

	// inline asm
	setp.gt.u32	%p2952, %r6651, %r6663;
	@%p2952 bra 	BB5_2705;

	setp.lt.u32	%p2953, %r6651, %r6663;
	@%p2953 bra 	BB5_2704;

	setp.gt.u32	%p2954, %r6650, %r6662;
	@%p2954 bra 	BB5_2705;

	setp.lt.u32	%p2955, %r6650, %r6662;
	@%p2955 bra 	BB5_2704;

	setp.gt.u32	%p2956, %r6649, %r6661;
	@%p2956 bra 	BB5_2705;

	setp.lt.u32	%p2957, %r6649, %r6661;
	@%p2957 bra 	BB5_2704;

	setp.gt.u32	%p2958, %r6648, %r6660;
	@%p2958 bra 	BB5_2705;

	setp.lt.u32	%p2959, %r6648, %r6660;
	@%p2959 bra 	BB5_2704;

	setp.gt.u32	%p2960, %r6647, %r6659;
	@%p2960 bra 	BB5_2705;

	setp.lt.u32	%p2961, %r6647, %r6659;
	@%p2961 bra 	BB5_2704;

	setp.gt.u32	%p2962, %r6646, %r6658;
	@%p2962 bra 	BB5_2705;

	setp.lt.u32	%p2963, %r6646, %r6658;
	@%p2963 bra 	BB5_2704;

	setp.gt.u32	%p2964, %r6645, %r6657;
	@%p2964 bra 	BB5_2705;

	setp.lt.u32	%p2965, %r6645, %r6657;
	@%p2965 bra 	BB5_2704;

	setp.gt.u32	%p2966, %r6644, %r6656;
	@%p2966 bra 	BB5_2705;

	setp.lt.u32	%p2967, %r6644, %r6656;
	@%p2967 bra 	BB5_2704;

	setp.gt.u32	%p2968, %r6643, %r6655;
	@%p2968 bra 	BB5_2705;

	setp.lt.u32	%p2969, %r6643, %r6655;
	@%p2969 bra 	BB5_2704;

	setp.gt.u32	%p2970, %r6642, %r6654;
	@%p2970 bra 	BB5_2705;

	setp.lt.u32	%p2971, %r6642, %r6654;
	@%p2971 bra 	BB5_2704;

	setp.gt.u32	%p2972, %r6641, %r6653;
	@%p2972 bra 	BB5_2705;

	setp.ge.u32	%p2973, %r6641, %r6653;
	setp.ge.u32	%p2974, %r6640, %r6652;
	and.pred  	%p2975, %p2973, %p2974;
	@%p2975 bra 	BB5_2705;

BB5_2704:
	mov.u32 	%r29503, -21845;
	mov.u32 	%r29504, -1174470657;
	mov.u32 	%r29505, -1319895041;
	mov.u32 	%r29506, 514588670;
	mov.u32 	%r29507, -156174812;
	mov.u32 	%r29508, 1731252896;
	mov.u32 	%r29509, -209382721;
	mov.u32 	%r29510, 1685539716;
	mov.u32 	%r29511, 1129032919;
	mov.u32 	%r29512, 1260103606;
	mov.u32 	%r29513, 964683418;
	mov.u32 	%r29514, 436277738;
	// inline asm
	add.cc.u32 %r29455, %r29455, %r29503;
addc.cc.u32 %r29456, %r29456, %r29504;
addc.cc.u32 %r29457, %r29457, %r29505;
addc.cc.u32 %r29458, %r29458, %r29506;
addc.cc.u32 %r29459, %r29459, %r29507;
addc.cc.u32 %r29460, %r29460, %r29508;
addc.cc.u32 %r29461, %r29461, %r29509;
addc.cc.u32 %r29462, %r29462, %r29510;
addc.cc.u32 %r29463, %r29463, %r29511;
addc.cc.u32 %r29464, %r29464, %r29512;
addc.cc.u32 %r29465, %r29465, %r29513;
addc.u32 %r29466, %r29466, %r29514;

	// inline asm

BB5_2705:
	shr.u32 	%r29527, %r29465, 31;
	shl.b32 	%r29528, %r29466, 1;
	or.b32  	%r49940, %r29527, %r29528;
	shr.u32 	%r29529, %r29464, 31;
	shl.b32 	%r29530, %r29465, 1;
	or.b32  	%r49941, %r29529, %r29530;
	shr.u32 	%r29531, %r29463, 31;
	shl.b32 	%r29532, %r29464, 1;
	or.b32  	%r49942, %r29531, %r29532;
	shr.u32 	%r29533, %r29462, 31;
	shl.b32 	%r29534, %r29463, 1;
	or.b32  	%r49835, %r29533, %r29534;
	shr.u32 	%r29535, %r29461, 31;
	shl.b32 	%r29536, %r29462, 1;
	or.b32  	%r49836, %r29535, %r29536;
	shr.u32 	%r29537, %r29460, 31;
	shl.b32 	%r29538, %r29461, 1;
	or.b32  	%r49837, %r29537, %r29538;
	shr.u32 	%r29539, %r29459, 31;
	shl.b32 	%r29540, %r29460, 1;
	or.b32  	%r49838, %r29539, %r29540;
	shr.u32 	%r29541, %r29458, 31;
	shl.b32 	%r29542, %r29459, 1;
	or.b32  	%r49839, %r29541, %r29542;
	shr.u32 	%r29543, %r29457, 31;
	shl.b32 	%r29544, %r29458, 1;
	or.b32  	%r49840, %r29543, %r29544;
	shr.u32 	%r29545, %r29456, 31;
	shl.b32 	%r29546, %r29457, 1;
	or.b32  	%r49841, %r29545, %r29546;
	shr.u32 	%r29547, %r29455, 31;
	shl.b32 	%r29548, %r29456, 1;
	or.b32  	%r49842, %r29547, %r29548;
	shl.b32 	%r49843, %r29455, 1;
	setp.gt.u32	%p2976, %r49940, 436277738;
	@%p2976 bra 	BB5_2727;

	setp.lt.u32	%p2977, %r49940, 436277738;
	@%p2977 bra 	BB5_2728;

	setp.gt.u32	%p2978, %r49941, 964683418;
	@%p2978 bra 	BB5_2727;

	setp.lt.u32	%p2979, %r49941, 964683418;
	@%p2979 bra 	BB5_2728;

	setp.gt.u32	%p2980, %r49942, 1260103606;
	@%p2980 bra 	BB5_2727;

	setp.lt.u32	%p2981, %r49942, 1260103606;
	@%p2981 bra 	BB5_2728;

	setp.gt.u32	%p2982, %r49835, 1129032919;
	@%p2982 bra 	BB5_2727;

	setp.lt.u32	%p2983, %r49835, 1129032919;
	@%p2983 bra 	BB5_2728;

	setp.gt.u32	%p2984, %r49836, 1685539716;
	@%p2984 bra 	BB5_2727;

	setp.lt.u32	%p2985, %r49836, 1685539716;
	@%p2985 bra 	BB5_2728;

	setp.gt.u32	%p2986, %r49837, -209382721;
	@%p2986 bra 	BB5_2727;

	setp.lt.u32	%p2987, %r49837, -209382721;
	@%p2987 bra 	BB5_2728;

	setp.gt.u32	%p2988, %r49838, 1731252896;
	@%p2988 bra 	BB5_2727;

	setp.lt.u32	%p2989, %r49838, 1731252896;
	@%p2989 bra 	BB5_2728;

	setp.gt.u32	%p2990, %r49839, -156174812;
	@%p2990 bra 	BB5_2727;

	setp.lt.u32	%p2991, %r49839, -156174812;
	@%p2991 bra 	BB5_2728;

	setp.gt.u32	%p2992, %r49840, 514588670;
	@%p2992 bra 	BB5_2727;

	setp.lt.u32	%p2993, %r49840, 514588670;
	@%p2993 bra 	BB5_2728;

	setp.gt.u32	%p2994, %r49841, -1319895041;
	@%p2994 bra 	BB5_2727;

	setp.lt.u32	%p2995, %r49841, -1319895041;
	@%p2995 bra 	BB5_2728;

	setp.gt.u32	%p2996, %r49842, -1174470657;
	@%p2996 bra 	BB5_2727;

	setp.lt.u32	%p2997, %r49842, -1174470657;
	setp.lt.u32	%p2998, %r49843, -21845;
	or.pred  	%p2999, %p2997, %p2998;
	@%p2999 bra 	BB5_2728;

BB5_2727:
	mov.u32 	%r29561, -21845;
	mov.u32 	%r29562, -1174470657;
	mov.u32 	%r29563, -1319895041;
	mov.u32 	%r29564, 514588670;
	mov.u32 	%r29565, -156174812;
	mov.u32 	%r29566, 1731252896;
	mov.u32 	%r29567, -209382721;
	mov.u32 	%r29568, 1685539716;
	mov.u32 	%r29569, 1129032919;
	mov.u32 	%r29570, 1260103606;
	mov.u32 	%r29571, 964683418;
	mov.u32 	%r29572, 436277738;
	// inline asm
	sub.cc.u32 %r49843, %r49843, %r29561;
subc.cc.u32 %r49842, %r49842, %r29562;
subc.cc.u32 %r49841, %r49841, %r29563;
subc.cc.u32 %r49840, %r49840, %r29564;
subc.cc.u32 %r49839, %r49839, %r29565;
subc.cc.u32 %r49838, %r49838, %r29566;
subc.cc.u32 %r49837, %r49837, %r29567;
subc.cc.u32 %r49836, %r49836, %r29568;
subc.cc.u32 %r49835, %r49835, %r29569;
subc.cc.u32 %r49942, %r49942, %r29570;
subc.cc.u32 %r49941, %r49941, %r29571;
subc.u32 %r49940, %r49940, %r29572;

	// inline asm

BB5_2728:
	shr.u32 	%r29585, %r29393, 31;
	shl.b32 	%r29586, %r29394, 1;
	or.b32  	%r49928, %r29585, %r29586;
	shr.u32 	%r29587, %r29392, 31;
	shl.b32 	%r29588, %r29393, 1;
	or.b32  	%r49929, %r29587, %r29588;
	shr.u32 	%r29589, %r29391, 31;
	shl.b32 	%r29590, %r29392, 1;
	or.b32  	%r34080, %r29589, %r29590;
	shr.u32 	%r29591, %r29390, 31;
	shl.b32 	%r29592, %r29391, 1;
	or.b32  	%r49847, %r29591, %r29592;
	shr.u32 	%r29593, %r29389, 31;
	shl.b32 	%r29594, %r29390, 1;
	or.b32  	%r49848, %r29593, %r29594;
	shr.u32 	%r29595, %r29388, 31;
	shl.b32 	%r29596, %r29389, 1;
	or.b32  	%r49849, %r29595, %r29596;
	shr.u32 	%r29597, %r29387, 31;
	shl.b32 	%r29598, %r29388, 1;
	or.b32  	%r49850, %r29597, %r29598;
	shr.u32 	%r29599, %r29386, 31;
	shl.b32 	%r29600, %r29387, 1;
	or.b32  	%r49851, %r29599, %r29600;
	shr.u32 	%r29601, %r29385, 31;
	shl.b32 	%r29602, %r29386, 1;
	or.b32  	%r49852, %r29601, %r29602;
	shr.u32 	%r29603, %r29384, 31;
	shl.b32 	%r29604, %r29385, 1;
	or.b32  	%r49853, %r29603, %r29604;
	shr.u32 	%r29605, %r29383, 31;
	shl.b32 	%r29606, %r29384, 1;
	or.b32  	%r49854, %r29605, %r29606;
	shl.b32 	%r49855, %r29383, 1;
	setp.gt.u32	%p3000, %r49928, 436277738;
	@%p3000 bra 	BB5_2750;

	setp.lt.u32	%p3001, %r49928, 436277738;
	@%p3001 bra 	BB5_2751;

	setp.gt.u32	%p3002, %r49929, 964683418;
	@%p3002 bra 	BB5_2750;

	setp.lt.u32	%p3003, %r49929, 964683418;
	@%p3003 bra 	BB5_2751;

	setp.gt.u32	%p3004, %r34080, 1260103606;
	@%p3004 bra 	BB5_2750;

	setp.lt.u32	%p3005, %r34080, 1260103606;
	@%p3005 bra 	BB5_2751;

	setp.gt.u32	%p3006, %r49847, 1129032919;
	@%p3006 bra 	BB5_2750;

	setp.lt.u32	%p3007, %r49847, 1129032919;
	@%p3007 bra 	BB5_2751;

	setp.gt.u32	%p3008, %r49848, 1685539716;
	@%p3008 bra 	BB5_2750;

	setp.lt.u32	%p3009, %r49848, 1685539716;
	@%p3009 bra 	BB5_2751;

	setp.gt.u32	%p3010, %r49849, -209382721;
	@%p3010 bra 	BB5_2750;

	setp.lt.u32	%p3011, %r49849, -209382721;
	@%p3011 bra 	BB5_2751;

	setp.gt.u32	%p3012, %r49850, 1731252896;
	@%p3012 bra 	BB5_2750;

	setp.lt.u32	%p3013, %r49850, 1731252896;
	@%p3013 bra 	BB5_2751;

	setp.gt.u32	%p3014, %r49851, -156174812;
	@%p3014 bra 	BB5_2750;

	setp.lt.u32	%p3015, %r49851, -156174812;
	@%p3015 bra 	BB5_2751;

	setp.gt.u32	%p3016, %r49852, 514588670;
	@%p3016 bra 	BB5_2750;

	setp.lt.u32	%p3017, %r49852, 514588670;
	@%p3017 bra 	BB5_2751;

	setp.gt.u32	%p3018, %r49853, -1319895041;
	@%p3018 bra 	BB5_2750;

	setp.lt.u32	%p3019, %r49853, -1319895041;
	@%p3019 bra 	BB5_2751;

	setp.gt.u32	%p3020, %r49854, -1174470657;
	@%p3020 bra 	BB5_2750;

	setp.lt.u32	%p3021, %r49854, -1174470657;
	setp.lt.u32	%p3022, %r49855, -21845;
	or.pred  	%p3023, %p3021, %p3022;
	@%p3023 bra 	BB5_2751;

BB5_2750:
	mov.u32 	%r29619, -21845;
	mov.u32 	%r29620, -1174470657;
	mov.u32 	%r29621, -1319895041;
	mov.u32 	%r29622, 514588670;
	mov.u32 	%r29623, -156174812;
	mov.u32 	%r29624, 1731252896;
	mov.u32 	%r29625, -209382721;
	mov.u32 	%r29626, 1685539716;
	mov.u32 	%r29627, 1129032919;
	mov.u32 	%r29628, 1260103606;
	mov.u32 	%r29629, 964683418;
	mov.u32 	%r29630, 436277738;
	// inline asm
	sub.cc.u32 %r49855, %r49855, %r29619;
subc.cc.u32 %r49854, %r49854, %r29620;
subc.cc.u32 %r49853, %r49853, %r29621;
subc.cc.u32 %r49852, %r49852, %r29622;
subc.cc.u32 %r49851, %r49851, %r29623;
subc.cc.u32 %r49850, %r49850, %r29624;
subc.cc.u32 %r49849, %r49849, %r29625;
subc.cc.u32 %r49848, %r49848, %r29626;
subc.cc.u32 %r49847, %r49847, %r29627;
subc.cc.u32 %r34080, %r34080, %r29628;
subc.cc.u32 %r49929, %r49929, %r29629;
subc.u32 %r49928, %r49928, %r29630;

	// inline asm

BB5_2751:
	mov.u32 	%r49079, %r6600;
	mov.u32 	%r49084, %r6595;
	mov.u32 	%r49077, %r6602;
	mov.u32 	%r49082, %r6597;
	mov.u32 	%r49087, %r6592;
	mov.u32 	%r49080, %r6599;
	mov.u32 	%r49085, %r6594;
	mov.u32 	%r49078, %r6601;
	mov.u32 	%r49083, %r6596;
	mov.u32 	%r49076, %r6603;
	mov.u32 	%r49081, %r6598;
	mov.u32 	%r49086, %r6593;
	// inline asm
	sub.cc.u32 %r49087, %r49087, %r48907;
subc.cc.u32 %r49086, %r49086, %r48906;
subc.cc.u32 %r49085, %r49085, %r48905;
subc.cc.u32 %r49084, %r49084, %r48904;
subc.cc.u32 %r49083, %r49083, %r48903;
subc.cc.u32 %r49082, %r49082, %r48902;
subc.cc.u32 %r49081, %r49081, %r48901;
subc.cc.u32 %r49080, %r49080, %r48900;
subc.cc.u32 %r49079, %r49079, %r48899;
subc.cc.u32 %r49078, %r49078, %r48898;
subc.cc.u32 %r49077, %r49077, %r48897;
subc.u32 %r49076, %r49076, %r48896;

	// inline asm
	setp.gt.u32	%p3024, %r6603, %r48896;
	@%p3024 bra 	BB5_2774;

	setp.lt.u32	%p3025, %r6603, %r48896;
	@%p3025 bra 	BB5_2773;

	setp.gt.u32	%p3026, %r6602, %r48897;
	@%p3026 bra 	BB5_2774;

	setp.lt.u32	%p3027, %r6602, %r48897;
	@%p3027 bra 	BB5_2773;

	setp.gt.u32	%p3028, %r6601, %r48898;
	@%p3028 bra 	BB5_2774;

	setp.lt.u32	%p3029, %r6601, %r48898;
	@%p3029 bra 	BB5_2773;

	setp.gt.u32	%p3030, %r6600, %r48899;
	@%p3030 bra 	BB5_2774;

	setp.lt.u32	%p3031, %r6600, %r48899;
	@%p3031 bra 	BB5_2773;

	setp.gt.u32	%p3032, %r6599, %r48900;
	@%p3032 bra 	BB5_2774;

	setp.lt.u32	%p3033, %r6599, %r48900;
	@%p3033 bra 	BB5_2773;

	setp.gt.u32	%p3034, %r6598, %r48901;
	@%p3034 bra 	BB5_2774;

	setp.lt.u32	%p3035, %r6598, %r48901;
	@%p3035 bra 	BB5_2773;

	setp.gt.u32	%p3036, %r6597, %r48902;
	@%p3036 bra 	BB5_2774;

	setp.lt.u32	%p3037, %r6597, %r48902;
	@%p3037 bra 	BB5_2773;

	setp.gt.u32	%p3038, %r6596, %r48903;
	@%p3038 bra 	BB5_2774;

	setp.lt.u32	%p3039, %r6596, %r48903;
	@%p3039 bra 	BB5_2773;

	setp.gt.u32	%p3040, %r6595, %r48904;
	@%p3040 bra 	BB5_2774;

	setp.lt.u32	%p3041, %r6595, %r48904;
	@%p3041 bra 	BB5_2773;

	setp.gt.u32	%p3042, %r6594, %r48905;
	@%p3042 bra 	BB5_2774;

	setp.lt.u32	%p3043, %r6594, %r48905;
	@%p3043 bra 	BB5_2773;

	setp.gt.u32	%p3044, %r6593, %r48906;
	@%p3044 bra 	BB5_2774;

	setp.ge.u32	%p3045, %r6593, %r48906;
	setp.ge.u32	%p3046, %r6592, %r48907;
	and.pred  	%p3047, %p3045, %p3046;
	@%p3047 bra 	BB5_2774;

BB5_2773:
	mov.u32 	%r29691, -21845;
	mov.u32 	%r29692, -1174470657;
	mov.u32 	%r29693, -1319895041;
	mov.u32 	%r29694, 514588670;
	mov.u32 	%r29695, -156174812;
	mov.u32 	%r29696, 1731252896;
	mov.u32 	%r29697, -209382721;
	mov.u32 	%r29698, 1685539716;
	mov.u32 	%r29699, 1129032919;
	mov.u32 	%r29700, 1260103606;
	mov.u32 	%r29701, 964683418;
	mov.u32 	%r29702, 436277738;
	// inline asm
	add.cc.u32 %r49087, %r49087, %r29691;
addc.cc.u32 %r49086, %r49086, %r29692;
addc.cc.u32 %r49085, %r49085, %r29693;
addc.cc.u32 %r49084, %r49084, %r29694;
addc.cc.u32 %r49083, %r49083, %r29695;
addc.cc.u32 %r49082, %r49082, %r29696;
addc.cc.u32 %r49081, %r49081, %r29697;
addc.cc.u32 %r49080, %r49080, %r29698;
addc.cc.u32 %r49079, %r49079, %r29699;
addc.cc.u32 %r49078, %r49078, %r29700;
addc.cc.u32 %r49077, %r49077, %r29701;
addc.u32 %r49076, %r49076, %r29702;

	// inline asm

BB5_2774:
	mov.u32 	%r49098, %r49002;
	mov.u32 	%r49093, %r48997;
	mov.u32 	%r49088, %r48992;
	mov.u32 	%r49095, %r48999;
	mov.u32 	%r49090, %r48994;
	mov.u32 	%r49097, %r49001;
	mov.u32 	%r49092, %r48996;
	mov.u32 	%r49099, %r49003;
	mov.u32 	%r49094, %r48998;
	mov.u32 	%r49089, %r48993;
	mov.u32 	%r49096, %r49000;
	mov.u32 	%r49091, %r48995;
	// inline asm
	sub.cc.u32 %r49099, %r49099, %r48919;
subc.cc.u32 %r49098, %r49098, %r48918;
subc.cc.u32 %r49097, %r49097, %r48917;
subc.cc.u32 %r49096, %r49096, %r48916;
subc.cc.u32 %r49095, %r49095, %r48915;
subc.cc.u32 %r49094, %r49094, %r48914;
subc.cc.u32 %r49093, %r49093, %r48913;
subc.cc.u32 %r49092, %r49092, %r48912;
subc.cc.u32 %r49091, %r49091, %r48911;
subc.cc.u32 %r49090, %r49090, %r48910;
subc.cc.u32 %r49089, %r49089, %r48909;
subc.u32 %r49088, %r49088, %r48908;

	// inline asm
	setp.gt.u32	%p3048, %r48992, %r48908;
	@%p3048 bra 	BB5_2797;

	setp.lt.u32	%p3049, %r48992, %r48908;
	@%p3049 bra 	BB5_2796;

	setp.gt.u32	%p3050, %r48993, %r48909;
	@%p3050 bra 	BB5_2797;

	setp.lt.u32	%p3051, %r48993, %r48909;
	@%p3051 bra 	BB5_2796;

	setp.gt.u32	%p3052, %r48994, %r48910;
	@%p3052 bra 	BB5_2797;

	setp.lt.u32	%p3053, %r48994, %r48910;
	@%p3053 bra 	BB5_2796;

	setp.gt.u32	%p3054, %r48995, %r48911;
	@%p3054 bra 	BB5_2797;

	setp.lt.u32	%p3055, %r48995, %r48911;
	@%p3055 bra 	BB5_2796;

	setp.gt.u32	%p3056, %r48996, %r48912;
	@%p3056 bra 	BB5_2797;

	setp.lt.u32	%p3057, %r48996, %r48912;
	@%p3057 bra 	BB5_2796;

	setp.gt.u32	%p3058, %r48997, %r48913;
	@%p3058 bra 	BB5_2797;

	setp.lt.u32	%p3059, %r48997, %r48913;
	@%p3059 bra 	BB5_2796;

	setp.gt.u32	%p3060, %r48998, %r48914;
	@%p3060 bra 	BB5_2797;

	setp.lt.u32	%p3061, %r48998, %r48914;
	@%p3061 bra 	BB5_2796;

	setp.gt.u32	%p3062, %r48999, %r48915;
	@%p3062 bra 	BB5_2797;

	setp.lt.u32	%p3063, %r48999, %r48915;
	@%p3063 bra 	BB5_2796;

	setp.gt.u32	%p3064, %r49000, %r48916;
	@%p3064 bra 	BB5_2797;

	setp.lt.u32	%p3065, %r49000, %r48916;
	@%p3065 bra 	BB5_2796;

	setp.gt.u32	%p3066, %r49001, %r48917;
	@%p3066 bra 	BB5_2797;

	setp.lt.u32	%p3067, %r49001, %r48917;
	@%p3067 bra 	BB5_2796;

	setp.gt.u32	%p3068, %r49002, %r48918;
	@%p3068 bra 	BB5_2797;

	setp.ge.u32	%p3069, %r49002, %r48918;
	setp.ge.u32	%p3070, %r49003, %r48919;
	and.pred  	%p3071, %p3069, %p3070;
	@%p3071 bra 	BB5_2797;

BB5_2796:
	mov.u32 	%r29763, -21845;
	mov.u32 	%r29764, -1174470657;
	mov.u32 	%r29765, -1319895041;
	mov.u32 	%r29766, 514588670;
	mov.u32 	%r29767, -156174812;
	mov.u32 	%r29768, 1731252896;
	mov.u32 	%r29769, -209382721;
	mov.u32 	%r29770, 1685539716;
	mov.u32 	%r29771, 1129032919;
	mov.u32 	%r29772, 1260103606;
	mov.u32 	%r29773, 964683418;
	mov.u32 	%r29774, 436277738;
	// inline asm
	add.cc.u32 %r49099, %r49099, %r29763;
addc.cc.u32 %r49098, %r49098, %r29764;
addc.cc.u32 %r49097, %r49097, %r29765;
addc.cc.u32 %r49096, %r49096, %r29766;
addc.cc.u32 %r49095, %r49095, %r29767;
addc.cc.u32 %r49094, %r49094, %r29768;
addc.cc.u32 %r49093, %r49093, %r29769;
addc.cc.u32 %r49092, %r49092, %r29770;
addc.cc.u32 %r49091, %r49091, %r29771;
addc.cc.u32 %r49090, %r49090, %r29772;
addc.cc.u32 %r49089, %r49089, %r29773;
addc.u32 %r49088, %r49088, %r29774;

	// inline asm

BB5_2797:
	mov.u32 	%r48794, %r49082;
	mov.u32 	%r49989, %r49077;
	mov.u32 	%r48796, %r49084;
	mov.u32 	%r49991, %r49079;
	mov.u32 	%r48798, %r49086;
	mov.u32 	%r48793, %r49081;
	mov.u32 	%r49988, %r49076;
	mov.u32 	%r48795, %r49083;
	mov.u32 	%r49990, %r49078;
	mov.u32 	%r48797, %r49085;
	mov.u32 	%r48792, %r49080;
	mov.u32 	%r48799, %r49087;
	// inline asm
	sub.cc.u32 %r48799, %r48799, %r48907;
subc.cc.u32 %r48798, %r48798, %r48906;
subc.cc.u32 %r48797, %r48797, %r48905;
subc.cc.u32 %r48796, %r48796, %r48904;
subc.cc.u32 %r48795, %r48795, %r48903;
subc.cc.u32 %r48794, %r48794, %r48902;
subc.cc.u32 %r48793, %r48793, %r48901;
subc.cc.u32 %r48792, %r48792, %r48900;
subc.cc.u32 %r49991, %r49991, %r48899;
subc.cc.u32 %r49990, %r49990, %r48898;
subc.cc.u32 %r49989, %r49989, %r48897;
subc.u32 %r49988, %r49988, %r48896;

	// inline asm
	setp.gt.u32	%p3072, %r49076, %r48896;
	@%p3072 bra 	BB5_2820;

	setp.lt.u32	%p3073, %r49076, %r48896;
	@%p3073 bra 	BB5_2819;

	setp.gt.u32	%p3074, %r49077, %r48897;
	@%p3074 bra 	BB5_2820;

	setp.lt.u32	%p3075, %r49077, %r48897;
	@%p3075 bra 	BB5_2819;

	setp.gt.u32	%p3076, %r49078, %r48898;
	@%p3076 bra 	BB5_2820;

	setp.lt.u32	%p3077, %r49078, %r48898;
	@%p3077 bra 	BB5_2819;

	setp.gt.u32	%p3078, %r49079, %r48899;
	@%p3078 bra 	BB5_2820;

	setp.lt.u32	%p3079, %r49079, %r48899;
	@%p3079 bra 	BB5_2819;

	setp.gt.u32	%p3080, %r49080, %r48900;
	@%p3080 bra 	BB5_2820;

	setp.lt.u32	%p3081, %r49080, %r48900;
	@%p3081 bra 	BB5_2819;

	setp.gt.u32	%p3082, %r49081, %r48901;
	@%p3082 bra 	BB5_2820;

	setp.lt.u32	%p3083, %r49081, %r48901;
	@%p3083 bra 	BB5_2819;

	setp.gt.u32	%p3084, %r49082, %r48902;
	@%p3084 bra 	BB5_2820;

	setp.lt.u32	%p3085, %r49082, %r48902;
	@%p3085 bra 	BB5_2819;

	setp.gt.u32	%p3086, %r49083, %r48903;
	@%p3086 bra 	BB5_2820;

	setp.lt.u32	%p3087, %r49083, %r48903;
	@%p3087 bra 	BB5_2819;

	setp.gt.u32	%p3088, %r49084, %r48904;
	@%p3088 bra 	BB5_2820;

	setp.lt.u32	%p3089, %r49084, %r48904;
	@%p3089 bra 	BB5_2819;

	setp.gt.u32	%p3090, %r49085, %r48905;
	@%p3090 bra 	BB5_2820;

	setp.lt.u32	%p3091, %r49085, %r48905;
	@%p3091 bra 	BB5_2819;

	setp.gt.u32	%p3092, %r49086, %r48906;
	@%p3092 bra 	BB5_2820;

	setp.ge.u32	%p3093, %r49086, %r48906;
	setp.ge.u32	%p3094, %r49087, %r48907;
	and.pred  	%p3095, %p3093, %p3094;
	@%p3095 bra 	BB5_2820;

BB5_2819:
	mov.u32 	%r29835, -21845;
	mov.u32 	%r29836, -1174470657;
	mov.u32 	%r29837, -1319895041;
	mov.u32 	%r29838, 514588670;
	mov.u32 	%r29839, -156174812;
	mov.u32 	%r29840, 1731252896;
	mov.u32 	%r29841, -209382721;
	mov.u32 	%r29842, 1685539716;
	mov.u32 	%r29843, 1129032919;
	mov.u32 	%r29844, 1260103606;
	mov.u32 	%r29845, 964683418;
	mov.u32 	%r29846, 436277738;
	// inline asm
	add.cc.u32 %r48799, %r48799, %r29835;
addc.cc.u32 %r48798, %r48798, %r29836;
addc.cc.u32 %r48797, %r48797, %r29837;
addc.cc.u32 %r48796, %r48796, %r29838;
addc.cc.u32 %r48795, %r48795, %r29839;
addc.cc.u32 %r48794, %r48794, %r29840;
addc.cc.u32 %r48793, %r48793, %r29841;
addc.cc.u32 %r48792, %r48792, %r29842;
addc.cc.u32 %r49991, %r49991, %r29843;
addc.cc.u32 %r49990, %r49990, %r29844;
addc.cc.u32 %r49989, %r49989, %r29845;
addc.u32 %r49988, %r49988, %r29846;

	// inline asm

BB5_2820:
	mov.u32 	%r28107, %r49091;
	mov.u32 	%r28100, %r49098;
	mov.u32 	%r28105, %r49093;
	mov.u32 	%r49976, %r49088;
	mov.u32 	%r28103, %r49095;
	mov.u32 	%r28108, %r49090;
	mov.u32 	%r28101, %r49097;
	mov.u32 	%r28106, %r49092;
	mov.u32 	%r28099, %r49099;
	mov.u32 	%r28104, %r49094;
	mov.u32 	%r28109, %r49089;
	mov.u32 	%r28102, %r49096;
	// inline asm
	sub.cc.u32 %r28099, %r28099, %r48919;
subc.cc.u32 %r28100, %r28100, %r48918;
subc.cc.u32 %r28101, %r28101, %r48917;
subc.cc.u32 %r28102, %r28102, %r48916;
subc.cc.u32 %r28103, %r28103, %r48915;
subc.cc.u32 %r28104, %r28104, %r48914;
subc.cc.u32 %r28105, %r28105, %r48913;
subc.cc.u32 %r28106, %r28106, %r48912;
subc.cc.u32 %r28107, %r28107, %r48911;
subc.cc.u32 %r28108, %r28108, %r48910;
subc.cc.u32 %r28109, %r28109, %r48909;
subc.u32 %r49976, %r49976, %r48908;

	// inline asm
	setp.gt.u32	%p3096, %r49088, %r48908;
	@%p3096 bra 	BB5_2843;

	setp.lt.u32	%p3097, %r49088, %r48908;
	@%p3097 bra 	BB5_2842;

	setp.gt.u32	%p3098, %r49089, %r48909;
	@%p3098 bra 	BB5_2843;

	setp.lt.u32	%p3099, %r49089, %r48909;
	@%p3099 bra 	BB5_2842;

	setp.gt.u32	%p3100, %r49090, %r48910;
	@%p3100 bra 	BB5_2843;

	setp.lt.u32	%p3101, %r49090, %r48910;
	@%p3101 bra 	BB5_2842;

	setp.gt.u32	%p3102, %r49091, %r48911;
	@%p3102 bra 	BB5_2843;

	setp.lt.u32	%p3103, %r49091, %r48911;
	@%p3103 bra 	BB5_2842;

	setp.gt.u32	%p3104, %r49092, %r48912;
	@%p3104 bra 	BB5_2843;

	setp.lt.u32	%p3105, %r49092, %r48912;
	@%p3105 bra 	BB5_2842;

	setp.gt.u32	%p3106, %r49093, %r48913;
	@%p3106 bra 	BB5_2843;

	setp.lt.u32	%p3107, %r49093, %r48913;
	@%p3107 bra 	BB5_2842;

	setp.gt.u32	%p3108, %r49094, %r48914;
	@%p3108 bra 	BB5_2843;

	setp.lt.u32	%p3109, %r49094, %r48914;
	@%p3109 bra 	BB5_2842;

	setp.gt.u32	%p3110, %r49095, %r48915;
	@%p3110 bra 	BB5_2843;

	setp.lt.u32	%p3111, %r49095, %r48915;
	@%p3111 bra 	BB5_2842;

	setp.gt.u32	%p3112, %r49096, %r48916;
	@%p3112 bra 	BB5_2843;

	setp.lt.u32	%p3113, %r49096, %r48916;
	@%p3113 bra 	BB5_2842;

	setp.gt.u32	%p3114, %r49097, %r48917;
	@%p3114 bra 	BB5_2843;

	setp.lt.u32	%p3115, %r49097, %r48917;
	@%p3115 bra 	BB5_2842;

	setp.gt.u32	%p3116, %r49098, %r48918;
	@%p3116 bra 	BB5_2843;

	setp.ge.u32	%p3117, %r49098, %r48918;
	setp.ge.u32	%p3118, %r49099, %r48919;
	and.pred  	%p3119, %p3117, %p3118;
	@%p3119 bra 	BB5_2843;

BB5_2842:
	mov.u32 	%r29907, -21845;
	mov.u32 	%r29908, -1174470657;
	mov.u32 	%r29909, -1319895041;
	mov.u32 	%r29910, 514588670;
	mov.u32 	%r29911, -156174812;
	mov.u32 	%r29912, 1731252896;
	mov.u32 	%r29913, -209382721;
	mov.u32 	%r29914, 1685539716;
	mov.u32 	%r29915, 1129032919;
	mov.u32 	%r29916, 1260103606;
	mov.u32 	%r29917, 964683418;
	mov.u32 	%r29918, 436277738;
	// inline asm
	add.cc.u32 %r28099, %r28099, %r29907;
addc.cc.u32 %r28100, %r28100, %r29908;
addc.cc.u32 %r28101, %r28101, %r29909;
addc.cc.u32 %r28102, %r28102, %r29910;
addc.cc.u32 %r28103, %r28103, %r29911;
addc.cc.u32 %r28104, %r28104, %r29912;
addc.cc.u32 %r28105, %r28105, %r29913;
addc.cc.u32 %r28106, %r28106, %r29914;
addc.cc.u32 %r28107, %r28107, %r29915;
addc.cc.u32 %r28108, %r28108, %r29916;
addc.cc.u32 %r28109, %r28109, %r29917;
addc.u32 %r49976, %r49976, %r29918;

	// inline asm

BB5_2843:
	shr.u32 	%r29931, %r5834, 31;
	shl.b32 	%r29932, %r5835, 1;
	or.b32  	%r49124, %r29931, %r29932;
	shr.u32 	%r29933, %r5833, 31;
	shl.b32 	%r29934, %r5834, 1;
	or.b32  	%r49125, %r29933, %r29934;
	shr.u32 	%r29935, %r5832, 31;
	shl.b32 	%r29936, %r5833, 1;
	or.b32  	%r49126, %r29935, %r29936;
	shr.u32 	%r29937, %r5831, 31;
	shl.b32 	%r29938, %r5832, 1;
	or.b32  	%r49127, %r29937, %r29938;
	shr.u32 	%r29939, %r5830, 31;
	shl.b32 	%r29940, %r5831, 1;
	or.b32  	%r49128, %r29939, %r29940;
	shr.u32 	%r29941, %r5829, 31;
	shl.b32 	%r29942, %r5830, 1;
	or.b32  	%r49129, %r29941, %r29942;
	shr.u32 	%r29943, %r5828, 31;
	shl.b32 	%r29944, %r5829, 1;
	or.b32  	%r49130, %r29943, %r29944;
	shr.u32 	%r29945, %r5827, 31;
	shl.b32 	%r29946, %r5828, 1;
	or.b32  	%r49131, %r29945, %r29946;
	shr.u32 	%r29947, %r5826, 31;
	shl.b32 	%r29948, %r5827, 1;
	or.b32  	%r49132, %r29947, %r29948;
	shr.u32 	%r29949, %r5825, 31;
	shl.b32 	%r29950, %r5826, 1;
	or.b32  	%r49133, %r29949, %r29950;
	shr.u32 	%r29951, %r5824, 31;
	shl.b32 	%r29952, %r5825, 1;
	or.b32  	%r49134, %r29951, %r29952;
	shl.b32 	%r49135, %r5824, 1;
	setp.gt.u32	%p3120, %r49124, 436277738;
	@%p3120 bra 	BB5_2865;

	setp.lt.u32	%p3121, %r49124, 436277738;
	@%p3121 bra 	BB5_2866;

	setp.gt.u32	%p3122, %r49125, 964683418;
	@%p3122 bra 	BB5_2865;

	setp.lt.u32	%p3123, %r49125, 964683418;
	@%p3123 bra 	BB5_2866;

	setp.gt.u32	%p3124, %r49126, 1260103606;
	@%p3124 bra 	BB5_2865;

	setp.lt.u32	%p3125, %r49126, 1260103606;
	@%p3125 bra 	BB5_2866;

	setp.gt.u32	%p3126, %r49127, 1129032919;
	@%p3126 bra 	BB5_2865;

	setp.lt.u32	%p3127, %r49127, 1129032919;
	@%p3127 bra 	BB5_2866;

	setp.gt.u32	%p3128, %r49128, 1685539716;
	@%p3128 bra 	BB5_2865;

	setp.lt.u32	%p3129, %r49128, 1685539716;
	@%p3129 bra 	BB5_2866;

	setp.gt.u32	%p3130, %r49129, -209382721;
	@%p3130 bra 	BB5_2865;

	setp.lt.u32	%p3131, %r49129, -209382721;
	@%p3131 bra 	BB5_2866;

	setp.gt.u32	%p3132, %r49130, 1731252896;
	@%p3132 bra 	BB5_2865;

	setp.lt.u32	%p3133, %r49130, 1731252896;
	@%p3133 bra 	BB5_2866;

	setp.gt.u32	%p3134, %r49131, -156174812;
	@%p3134 bra 	BB5_2865;

	setp.lt.u32	%p3135, %r49131, -156174812;
	@%p3135 bra 	BB5_2866;

	setp.gt.u32	%p3136, %r49132, 514588670;
	@%p3136 bra 	BB5_2865;

	setp.lt.u32	%p3137, %r49132, 514588670;
	@%p3137 bra 	BB5_2866;

	setp.gt.u32	%p3138, %r49133, -1319895041;
	@%p3138 bra 	BB5_2865;

	setp.lt.u32	%p3139, %r49133, -1319895041;
	@%p3139 bra 	BB5_2866;

	setp.gt.u32	%p3140, %r49134, -1174470657;
	@%p3140 bra 	BB5_2865;

	setp.lt.u32	%p3141, %r49134, -1174470657;
	setp.lt.u32	%p3142, %r49135, -21845;
	or.pred  	%p3143, %p3141, %p3142;
	@%p3143 bra 	BB5_2866;

BB5_2865:
	mov.u32 	%r29965, -21845;
	mov.u32 	%r29966, -1174470657;
	mov.u32 	%r29967, -1319895041;
	mov.u32 	%r29968, 514588670;
	mov.u32 	%r29969, -156174812;
	mov.u32 	%r29970, 1731252896;
	mov.u32 	%r29971, -209382721;
	mov.u32 	%r29972, 1685539716;
	mov.u32 	%r29973, 1129032919;
	mov.u32 	%r29974, 1260103606;
	mov.u32 	%r29975, 964683418;
	mov.u32 	%r29976, 436277738;
	// inline asm
	sub.cc.u32 %r49135, %r49135, %r29965;
subc.cc.u32 %r49134, %r49134, %r29966;
subc.cc.u32 %r49133, %r49133, %r29967;
subc.cc.u32 %r49132, %r49132, %r29968;
subc.cc.u32 %r49131, %r49131, %r29969;
subc.cc.u32 %r49130, %r49130, %r29970;
subc.cc.u32 %r49129, %r49129, %r29971;
subc.cc.u32 %r49128, %r49128, %r29972;
subc.cc.u32 %r49127, %r49127, %r29973;
subc.cc.u32 %r49126, %r49126, %r29974;
subc.cc.u32 %r49125, %r49125, %r29975;
subc.u32 %r49124, %r49124, %r29976;

	// inline asm

BB5_2866:
	shr.u32 	%r29989, %r48777, 31;
	shl.b32 	%r29990, %r48776, 1;
	or.b32  	%r49136, %r29989, %r29990;
	shr.u32 	%r29991, %r48778, 31;
	shl.b32 	%r29992, %r48777, 1;
	or.b32  	%r49137, %r29991, %r29992;
	shr.u32 	%r29993, %r48779, 31;
	shl.b32 	%r29994, %r48778, 1;
	or.b32  	%r49138, %r29993, %r29994;
	shr.u32 	%r29995, %r48780, 31;
	shl.b32 	%r29996, %r48779, 1;
	or.b32  	%r49139, %r29995, %r29996;
	shr.u32 	%r29997, %r48781, 31;
	shl.b32 	%r29998, %r48780, 1;
	or.b32  	%r49140, %r29997, %r29998;
	shr.u32 	%r29999, %r48782, 31;
	shl.b32 	%r30000, %r48781, 1;
	or.b32  	%r49141, %r29999, %r30000;
	shr.u32 	%r30001, %r48783, 31;
	shl.b32 	%r30002, %r48782, 1;
	or.b32  	%r49142, %r30001, %r30002;
	shr.u32 	%r30003, %r48784, 31;
	shl.b32 	%r30004, %r48783, 1;
	or.b32  	%r49143, %r30003, %r30004;
	shr.u32 	%r30005, %r48785, 31;
	shl.b32 	%r30006, %r48784, 1;
	or.b32  	%r49144, %r30005, %r30006;
	shr.u32 	%r30007, %r48786, 31;
	shl.b32 	%r30008, %r48785, 1;
	or.b32  	%r49145, %r30007, %r30008;
	shr.u32 	%r30009, %r48787, 31;
	shl.b32 	%r30010, %r48786, 1;
	or.b32  	%r49146, %r30009, %r30010;
	shl.b32 	%r49147, %r48787, 1;
	setp.gt.u32	%p3144, %r49136, 436277738;
	@%p3144 bra 	BB5_2888;

	setp.lt.u32	%p3145, %r49136, 436277738;
	@%p3145 bra 	BB5_2889;

	setp.gt.u32	%p3146, %r49137, 964683418;
	@%p3146 bra 	BB5_2888;

	setp.lt.u32	%p3147, %r49137, 964683418;
	@%p3147 bra 	BB5_2889;

	setp.gt.u32	%p3148, %r49138, 1260103606;
	@%p3148 bra 	BB5_2888;

	setp.lt.u32	%p3149, %r49138, 1260103606;
	@%p3149 bra 	BB5_2889;

	setp.gt.u32	%p3150, %r49139, 1129032919;
	@%p3150 bra 	BB5_2888;

	setp.lt.u32	%p3151, %r49139, 1129032919;
	@%p3151 bra 	BB5_2889;

	setp.gt.u32	%p3152, %r49140, 1685539716;
	@%p3152 bra 	BB5_2888;

	setp.lt.u32	%p3153, %r49140, 1685539716;
	@%p3153 bra 	BB5_2889;

	setp.gt.u32	%p3154, %r49141, -209382721;
	@%p3154 bra 	BB5_2888;

	setp.lt.u32	%p3155, %r49141, -209382721;
	@%p3155 bra 	BB5_2889;

	setp.gt.u32	%p3156, %r49142, 1731252896;
	@%p3156 bra 	BB5_2888;

	setp.lt.u32	%p3157, %r49142, 1731252896;
	@%p3157 bra 	BB5_2889;

	setp.gt.u32	%p3158, %r49143, -156174812;
	@%p3158 bra 	BB5_2888;

	setp.lt.u32	%p3159, %r49143, -156174812;
	@%p3159 bra 	BB5_2889;

	setp.gt.u32	%p3160, %r49144, 514588670;
	@%p3160 bra 	BB5_2888;

	setp.lt.u32	%p3161, %r49144, 514588670;
	@%p3161 bra 	BB5_2889;

	setp.gt.u32	%p3162, %r49145, -1319895041;
	@%p3162 bra 	BB5_2888;

	setp.lt.u32	%p3163, %r49145, -1319895041;
	@%p3163 bra 	BB5_2889;

	setp.gt.u32	%p3164, %r49146, -1174470657;
	@%p3164 bra 	BB5_2888;

	setp.lt.u32	%p3165, %r49146, -1174470657;
	setp.lt.u32	%p3166, %r49147, -21845;
	or.pred  	%p3167, %p3165, %p3166;
	@%p3167 bra 	BB5_2889;

BB5_2888:
	mov.u32 	%r30023, -21845;
	mov.u32 	%r30024, -1174470657;
	mov.u32 	%r30025, -1319895041;
	mov.u32 	%r30026, 514588670;
	mov.u32 	%r30027, -156174812;
	mov.u32 	%r30028, 1731252896;
	mov.u32 	%r30029, -209382721;
	mov.u32 	%r30030, 1685539716;
	mov.u32 	%r30031, 1129032919;
	mov.u32 	%r30032, 1260103606;
	mov.u32 	%r30033, 964683418;
	mov.u32 	%r30034, 436277738;
	// inline asm
	sub.cc.u32 %r49147, %r49147, %r30023;
subc.cc.u32 %r49146, %r49146, %r30024;
subc.cc.u32 %r49145, %r49145, %r30025;
subc.cc.u32 %r49144, %r49144, %r30026;
subc.cc.u32 %r49143, %r49143, %r30027;
subc.cc.u32 %r49142, %r49142, %r30028;
subc.cc.u32 %r49141, %r49141, %r30029;
subc.cc.u32 %r49140, %r49140, %r30030;
subc.cc.u32 %r49139, %r49139, %r30031;
subc.cc.u32 %r49138, %r49138, %r30032;
subc.cc.u32 %r49137, %r49137, %r30033;
subc.u32 %r49136, %r49136, %r30034;

	// inline asm

BB5_2889:
	shr.u32 	%r30047, %r49125, 31;
	shl.b32 	%r30048, %r49124, 1;
	or.b32  	%r49148, %r30047, %r30048;
	shr.u32 	%r30049, %r49126, 31;
	shl.b32 	%r30050, %r49125, 1;
	or.b32  	%r49149, %r30049, %r30050;
	shr.u32 	%r30051, %r49127, 31;
	shl.b32 	%r30052, %r49126, 1;
	or.b32  	%r49150, %r30051, %r30052;
	shr.u32 	%r30053, %r49128, 31;
	shl.b32 	%r30054, %r49127, 1;
	or.b32  	%r49151, %r30053, %r30054;
	shr.u32 	%r30055, %r49129, 31;
	shl.b32 	%r30056, %r49128, 1;
	or.b32  	%r49152, %r30055, %r30056;
	shr.u32 	%r30057, %r49130, 31;
	shl.b32 	%r30058, %r49129, 1;
	or.b32  	%r49153, %r30057, %r30058;
	shr.u32 	%r30059, %r49131, 31;
	shl.b32 	%r30060, %r49130, 1;
	or.b32  	%r49154, %r30059, %r30060;
	shr.u32 	%r30061, %r49132, 31;
	shl.b32 	%r30062, %r49131, 1;
	or.b32  	%r49155, %r30061, %r30062;
	shr.u32 	%r30063, %r49133, 31;
	shl.b32 	%r30064, %r49132, 1;
	or.b32  	%r49156, %r30063, %r30064;
	shr.u32 	%r30065, %r49134, 31;
	shl.b32 	%r30066, %r49133, 1;
	or.b32  	%r49157, %r30065, %r30066;
	shr.u32 	%r30067, %r49135, 31;
	shl.b32 	%r30068, %r49134, 1;
	or.b32  	%r49158, %r30067, %r30068;
	shl.b32 	%r49159, %r49135, 1;
	setp.gt.u32	%p3168, %r49148, 436277738;
	@%p3168 bra 	BB5_2911;

	setp.lt.u32	%p3169, %r49148, 436277738;
	@%p3169 bra 	BB5_2912;

	setp.gt.u32	%p3170, %r49149, 964683418;
	@%p3170 bra 	BB5_2911;

	setp.lt.u32	%p3171, %r49149, 964683418;
	@%p3171 bra 	BB5_2912;

	setp.gt.u32	%p3172, %r49150, 1260103606;
	@%p3172 bra 	BB5_2911;

	setp.lt.u32	%p3173, %r49150, 1260103606;
	@%p3173 bra 	BB5_2912;

	setp.gt.u32	%p3174, %r49151, 1129032919;
	@%p3174 bra 	BB5_2911;

	setp.lt.u32	%p3175, %r49151, 1129032919;
	@%p3175 bra 	BB5_2912;

	setp.gt.u32	%p3176, %r49152, 1685539716;
	@%p3176 bra 	BB5_2911;

	setp.lt.u32	%p3177, %r49152, 1685539716;
	@%p3177 bra 	BB5_2912;

	setp.gt.u32	%p3178, %r49153, -209382721;
	@%p3178 bra 	BB5_2911;

	setp.lt.u32	%p3179, %r49153, -209382721;
	@%p3179 bra 	BB5_2912;

	setp.gt.u32	%p3180, %r49154, 1731252896;
	@%p3180 bra 	BB5_2911;

	setp.lt.u32	%p3181, %r49154, 1731252896;
	@%p3181 bra 	BB5_2912;

	setp.gt.u32	%p3182, %r49155, -156174812;
	@%p3182 bra 	BB5_2911;

	setp.lt.u32	%p3183, %r49155, -156174812;
	@%p3183 bra 	BB5_2912;

	setp.gt.u32	%p3184, %r49156, 514588670;
	@%p3184 bra 	BB5_2911;

	setp.lt.u32	%p3185, %r49156, 514588670;
	@%p3185 bra 	BB5_2912;

	setp.gt.u32	%p3186, %r49157, -1319895041;
	@%p3186 bra 	BB5_2911;

	setp.lt.u32	%p3187, %r49157, -1319895041;
	@%p3187 bra 	BB5_2912;

	setp.gt.u32	%p3188, %r49158, -1174470657;
	@%p3188 bra 	BB5_2911;

	setp.lt.u32	%p3189, %r49158, -1174470657;
	setp.lt.u32	%p3190, %r49159, -21845;
	or.pred  	%p3191, %p3189, %p3190;
	@%p3191 bra 	BB5_2912;

BB5_2911:
	mov.u32 	%r30081, -21845;
	mov.u32 	%r30082, -1174470657;
	mov.u32 	%r30083, -1319895041;
	mov.u32 	%r30084, 514588670;
	mov.u32 	%r30085, -156174812;
	mov.u32 	%r30086, 1731252896;
	mov.u32 	%r30087, -209382721;
	mov.u32 	%r30088, 1685539716;
	mov.u32 	%r30089, 1129032919;
	mov.u32 	%r30090, 1260103606;
	mov.u32 	%r30091, 964683418;
	mov.u32 	%r30092, 436277738;
	// inline asm
	sub.cc.u32 %r49159, %r49159, %r30081;
subc.cc.u32 %r49158, %r49158, %r30082;
subc.cc.u32 %r49157, %r49157, %r30083;
subc.cc.u32 %r49156, %r49156, %r30084;
subc.cc.u32 %r49155, %r49155, %r30085;
subc.cc.u32 %r49154, %r49154, %r30086;
subc.cc.u32 %r49153, %r49153, %r30087;
subc.cc.u32 %r49152, %r49152, %r30088;
subc.cc.u32 %r49151, %r49151, %r30089;
subc.cc.u32 %r49150, %r49150, %r30090;
subc.cc.u32 %r49149, %r49149, %r30091;
subc.u32 %r49148, %r49148, %r30092;

	// inline asm

BB5_2912:
	shr.u32 	%r30105, %r49137, 31;
	shl.b32 	%r30106, %r49136, 1;
	or.b32  	%r49160, %r30105, %r30106;
	shr.u32 	%r30107, %r49138, 31;
	shl.b32 	%r30108, %r49137, 1;
	or.b32  	%r49161, %r30107, %r30108;
	shr.u32 	%r30109, %r49139, 31;
	shl.b32 	%r30110, %r49138, 1;
	or.b32  	%r49162, %r30109, %r30110;
	shr.u32 	%r30111, %r49140, 31;
	shl.b32 	%r30112, %r49139, 1;
	or.b32  	%r49163, %r30111, %r30112;
	shr.u32 	%r30113, %r49141, 31;
	shl.b32 	%r30114, %r49140, 1;
	or.b32  	%r49164, %r30113, %r30114;
	shr.u32 	%r30115, %r49142, 31;
	shl.b32 	%r30116, %r49141, 1;
	or.b32  	%r49165, %r30115, %r30116;
	shr.u32 	%r30117, %r49143, 31;
	shl.b32 	%r30118, %r49142, 1;
	or.b32  	%r49166, %r30117, %r30118;
	shr.u32 	%r30119, %r49144, 31;
	shl.b32 	%r30120, %r49143, 1;
	or.b32  	%r49167, %r30119, %r30120;
	shr.u32 	%r30121, %r49145, 31;
	shl.b32 	%r30122, %r49144, 1;
	or.b32  	%r49168, %r30121, %r30122;
	shr.u32 	%r30123, %r49146, 31;
	shl.b32 	%r30124, %r49145, 1;
	or.b32  	%r49169, %r30123, %r30124;
	shr.u32 	%r30125, %r49147, 31;
	shl.b32 	%r30126, %r49146, 1;
	or.b32  	%r49170, %r30125, %r30126;
	shl.b32 	%r49171, %r49147, 1;
	setp.gt.u32	%p3192, %r49160, 436277738;
	@%p3192 bra 	BB5_2934;

	setp.lt.u32	%p3193, %r49160, 436277738;
	@%p3193 bra 	BB5_2935;

	setp.gt.u32	%p3194, %r49161, 964683418;
	@%p3194 bra 	BB5_2934;

	setp.lt.u32	%p3195, %r49161, 964683418;
	@%p3195 bra 	BB5_2935;

	setp.gt.u32	%p3196, %r49162, 1260103606;
	@%p3196 bra 	BB5_2934;

	setp.lt.u32	%p3197, %r49162, 1260103606;
	@%p3197 bra 	BB5_2935;

	setp.gt.u32	%p3198, %r49163, 1129032919;
	@%p3198 bra 	BB5_2934;

	setp.lt.u32	%p3199, %r49163, 1129032919;
	@%p3199 bra 	BB5_2935;

	setp.gt.u32	%p3200, %r49164, 1685539716;
	@%p3200 bra 	BB5_2934;

	setp.lt.u32	%p3201, %r49164, 1685539716;
	@%p3201 bra 	BB5_2935;

	setp.gt.u32	%p3202, %r49165, -209382721;
	@%p3202 bra 	BB5_2934;

	setp.lt.u32	%p3203, %r49165, -209382721;
	@%p3203 bra 	BB5_2935;

	setp.gt.u32	%p3204, %r49166, 1731252896;
	@%p3204 bra 	BB5_2934;

	setp.lt.u32	%p3205, %r49166, 1731252896;
	@%p3205 bra 	BB5_2935;

	setp.gt.u32	%p3206, %r49167, -156174812;
	@%p3206 bra 	BB5_2934;

	setp.lt.u32	%p3207, %r49167, -156174812;
	@%p3207 bra 	BB5_2935;

	setp.gt.u32	%p3208, %r49168, 514588670;
	@%p3208 bra 	BB5_2934;

	setp.lt.u32	%p3209, %r49168, 514588670;
	@%p3209 bra 	BB5_2935;

	setp.gt.u32	%p3210, %r49169, -1319895041;
	@%p3210 bra 	BB5_2934;

	setp.lt.u32	%p3211, %r49169, -1319895041;
	@%p3211 bra 	BB5_2935;

	setp.gt.u32	%p3212, %r49170, -1174470657;
	@%p3212 bra 	BB5_2934;

	setp.lt.u32	%p3213, %r49170, -1174470657;
	setp.lt.u32	%p3214, %r49171, -21845;
	or.pred  	%p3215, %p3213, %p3214;
	@%p3215 bra 	BB5_2935;

BB5_2934:
	mov.u32 	%r30139, -21845;
	mov.u32 	%r30140, -1174470657;
	mov.u32 	%r30141, -1319895041;
	mov.u32 	%r30142, 514588670;
	mov.u32 	%r30143, -156174812;
	mov.u32 	%r30144, 1731252896;
	mov.u32 	%r30145, -209382721;
	mov.u32 	%r30146, 1685539716;
	mov.u32 	%r30147, 1129032919;
	mov.u32 	%r30148, 1260103606;
	mov.u32 	%r30149, 964683418;
	mov.u32 	%r30150, 436277738;
	// inline asm
	sub.cc.u32 %r49171, %r49171, %r30139;
subc.cc.u32 %r49170, %r49170, %r30140;
subc.cc.u32 %r49169, %r49169, %r30141;
subc.cc.u32 %r49168, %r49168, %r30142;
subc.cc.u32 %r49167, %r49167, %r30143;
subc.cc.u32 %r49166, %r49166, %r30144;
subc.cc.u32 %r49165, %r49165, %r30145;
subc.cc.u32 %r49164, %r49164, %r30146;
subc.cc.u32 %r49163, %r49163, %r30147;
subc.cc.u32 %r49162, %r49162, %r30148;
subc.cc.u32 %r49161, %r49161, %r30149;
subc.u32 %r49160, %r49160, %r30150;

	// inline asm

BB5_2935:
	shr.u32 	%r30163, %r49149, 31;
	shl.b32 	%r30164, %r49148, 1;
	or.b32  	%r49172, %r30163, %r30164;
	shr.u32 	%r30165, %r49150, 31;
	shl.b32 	%r30166, %r49149, 1;
	or.b32  	%r49173, %r30165, %r30166;
	shr.u32 	%r30167, %r49151, 31;
	shl.b32 	%r30168, %r49150, 1;
	or.b32  	%r49174, %r30167, %r30168;
	shr.u32 	%r30169, %r49152, 31;
	shl.b32 	%r30170, %r49151, 1;
	or.b32  	%r49175, %r30169, %r30170;
	shr.u32 	%r30171, %r49153, 31;
	shl.b32 	%r30172, %r49152, 1;
	or.b32  	%r49176, %r30171, %r30172;
	shr.u32 	%r30173, %r49154, 31;
	shl.b32 	%r30174, %r49153, 1;
	or.b32  	%r49177, %r30173, %r30174;
	shr.u32 	%r30175, %r49155, 31;
	shl.b32 	%r30176, %r49154, 1;
	or.b32  	%r49178, %r30175, %r30176;
	shr.u32 	%r30177, %r49156, 31;
	shl.b32 	%r30178, %r49155, 1;
	or.b32  	%r49179, %r30177, %r30178;
	shr.u32 	%r30179, %r49157, 31;
	shl.b32 	%r30180, %r49156, 1;
	or.b32  	%r49180, %r30179, %r30180;
	shr.u32 	%r30181, %r49158, 31;
	shl.b32 	%r30182, %r49157, 1;
	or.b32  	%r49181, %r30181, %r30182;
	shr.u32 	%r30183, %r49159, 31;
	shl.b32 	%r30184, %r49158, 1;
	or.b32  	%r49182, %r30183, %r30184;
	shl.b32 	%r49183, %r49159, 1;
	setp.gt.u32	%p3216, %r49172, 436277738;
	@%p3216 bra 	BB5_2957;

	setp.lt.u32	%p3217, %r49172, 436277738;
	@%p3217 bra 	BB5_2958;

	setp.gt.u32	%p3218, %r49173, 964683418;
	@%p3218 bra 	BB5_2957;

	setp.lt.u32	%p3219, %r49173, 964683418;
	@%p3219 bra 	BB5_2958;

	setp.gt.u32	%p3220, %r49174, 1260103606;
	@%p3220 bra 	BB5_2957;

	setp.lt.u32	%p3221, %r49174, 1260103606;
	@%p3221 bra 	BB5_2958;

	setp.gt.u32	%p3222, %r49175, 1129032919;
	@%p3222 bra 	BB5_2957;

	setp.lt.u32	%p3223, %r49175, 1129032919;
	@%p3223 bra 	BB5_2958;

	setp.gt.u32	%p3224, %r49176, 1685539716;
	@%p3224 bra 	BB5_2957;

	setp.lt.u32	%p3225, %r49176, 1685539716;
	@%p3225 bra 	BB5_2958;

	setp.gt.u32	%p3226, %r49177, -209382721;
	@%p3226 bra 	BB5_2957;

	setp.lt.u32	%p3227, %r49177, -209382721;
	@%p3227 bra 	BB5_2958;

	setp.gt.u32	%p3228, %r49178, 1731252896;
	@%p3228 bra 	BB5_2957;

	setp.lt.u32	%p3229, %r49178, 1731252896;
	@%p3229 bra 	BB5_2958;

	setp.gt.u32	%p3230, %r49179, -156174812;
	@%p3230 bra 	BB5_2957;

	setp.lt.u32	%p3231, %r49179, -156174812;
	@%p3231 bra 	BB5_2958;

	setp.gt.u32	%p3232, %r49180, 514588670;
	@%p3232 bra 	BB5_2957;

	setp.lt.u32	%p3233, %r49180, 514588670;
	@%p3233 bra 	BB5_2958;

	setp.gt.u32	%p3234, %r49181, -1319895041;
	@%p3234 bra 	BB5_2957;

	setp.lt.u32	%p3235, %r49181, -1319895041;
	@%p3235 bra 	BB5_2958;

	setp.gt.u32	%p3236, %r49182, -1174470657;
	@%p3236 bra 	BB5_2957;

	setp.lt.u32	%p3237, %r49182, -1174470657;
	setp.lt.u32	%p3238, %r49183, -21845;
	or.pred  	%p3239, %p3237, %p3238;
	@%p3239 bra 	BB5_2958;

BB5_2957:
	mov.u32 	%r30197, -21845;
	mov.u32 	%r30198, -1174470657;
	mov.u32 	%r30199, -1319895041;
	mov.u32 	%r30200, 514588670;
	mov.u32 	%r30201, -156174812;
	mov.u32 	%r30202, 1731252896;
	mov.u32 	%r30203, -209382721;
	mov.u32 	%r30204, 1685539716;
	mov.u32 	%r30205, 1129032919;
	mov.u32 	%r30206, 1260103606;
	mov.u32 	%r30207, 964683418;
	mov.u32 	%r30208, 436277738;
	// inline asm
	sub.cc.u32 %r49183, %r49183, %r30197;
subc.cc.u32 %r49182, %r49182, %r30198;
subc.cc.u32 %r49181, %r49181, %r30199;
subc.cc.u32 %r49180, %r49180, %r30200;
subc.cc.u32 %r49179, %r49179, %r30201;
subc.cc.u32 %r49178, %r49178, %r30202;
subc.cc.u32 %r49177, %r49177, %r30203;
subc.cc.u32 %r49176, %r49176, %r30204;
subc.cc.u32 %r49175, %r49175, %r30205;
subc.cc.u32 %r49174, %r49174, %r30206;
subc.cc.u32 %r49173, %r49173, %r30207;
subc.u32 %r49172, %r49172, %r30208;

	// inline asm

BB5_2958:
	shr.u32 	%r30221, %r49161, 31;
	shl.b32 	%r30222, %r49160, 1;
	or.b32  	%r49184, %r30221, %r30222;
	shr.u32 	%r30223, %r49162, 31;
	shl.b32 	%r30224, %r49161, 1;
	or.b32  	%r49185, %r30223, %r30224;
	shr.u32 	%r30225, %r49163, 31;
	shl.b32 	%r30226, %r49162, 1;
	or.b32  	%r49186, %r30225, %r30226;
	shr.u32 	%r30227, %r49164, 31;
	shl.b32 	%r30228, %r49163, 1;
	or.b32  	%r49187, %r30227, %r30228;
	shr.u32 	%r30229, %r49165, 31;
	shl.b32 	%r30230, %r49164, 1;
	or.b32  	%r49188, %r30229, %r30230;
	shr.u32 	%r30231, %r49166, 31;
	shl.b32 	%r30232, %r49165, 1;
	or.b32  	%r49189, %r30231, %r30232;
	shr.u32 	%r30233, %r49167, 31;
	shl.b32 	%r30234, %r49166, 1;
	or.b32  	%r49190, %r30233, %r30234;
	shr.u32 	%r30235, %r49168, 31;
	shl.b32 	%r30236, %r49167, 1;
	or.b32  	%r49191, %r30235, %r30236;
	shr.u32 	%r30237, %r49169, 31;
	shl.b32 	%r30238, %r49168, 1;
	or.b32  	%r49192, %r30237, %r30238;
	shr.u32 	%r30239, %r49170, 31;
	shl.b32 	%r30240, %r49169, 1;
	or.b32  	%r49193, %r30239, %r30240;
	shr.u32 	%r30241, %r49171, 31;
	shl.b32 	%r30242, %r49170, 1;
	or.b32  	%r49194, %r30241, %r30242;
	shl.b32 	%r49195, %r49171, 1;
	setp.gt.u32	%p3240, %r49184, 436277738;
	@%p3240 bra 	BB5_2980;

	setp.lt.u32	%p3241, %r49184, 436277738;
	@%p3241 bra 	BB5_2981;

	setp.gt.u32	%p3242, %r49185, 964683418;
	@%p3242 bra 	BB5_2980;

	setp.lt.u32	%p3243, %r49185, 964683418;
	@%p3243 bra 	BB5_2981;

	setp.gt.u32	%p3244, %r49186, 1260103606;
	@%p3244 bra 	BB5_2980;

	setp.lt.u32	%p3245, %r49186, 1260103606;
	@%p3245 bra 	BB5_2981;

	setp.gt.u32	%p3246, %r49187, 1129032919;
	@%p3246 bra 	BB5_2980;

	setp.lt.u32	%p3247, %r49187, 1129032919;
	@%p3247 bra 	BB5_2981;

	setp.gt.u32	%p3248, %r49188, 1685539716;
	@%p3248 bra 	BB5_2980;

	setp.lt.u32	%p3249, %r49188, 1685539716;
	@%p3249 bra 	BB5_2981;

	setp.gt.u32	%p3250, %r49189, -209382721;
	@%p3250 bra 	BB5_2980;

	setp.lt.u32	%p3251, %r49189, -209382721;
	@%p3251 bra 	BB5_2981;

	setp.gt.u32	%p3252, %r49190, 1731252896;
	@%p3252 bra 	BB5_2980;

	setp.lt.u32	%p3253, %r49190, 1731252896;
	@%p3253 bra 	BB5_2981;

	setp.gt.u32	%p3254, %r49191, -156174812;
	@%p3254 bra 	BB5_2980;

	setp.lt.u32	%p3255, %r49191, -156174812;
	@%p3255 bra 	BB5_2981;

	setp.gt.u32	%p3256, %r49192, 514588670;
	@%p3256 bra 	BB5_2980;

	setp.lt.u32	%p3257, %r49192, 514588670;
	@%p3257 bra 	BB5_2981;

	setp.gt.u32	%p3258, %r49193, -1319895041;
	@%p3258 bra 	BB5_2980;

	setp.lt.u32	%p3259, %r49193, -1319895041;
	@%p3259 bra 	BB5_2981;

	setp.gt.u32	%p3260, %r49194, -1174470657;
	@%p3260 bra 	BB5_2980;

	setp.lt.u32	%p3261, %r49194, -1174470657;
	setp.lt.u32	%p3262, %r49195, -21845;
	or.pred  	%p3263, %p3261, %p3262;
	@%p3263 bra 	BB5_2981;

BB5_2980:
	mov.u32 	%r30255, -21845;
	mov.u32 	%r30256, -1174470657;
	mov.u32 	%r30257, -1319895041;
	mov.u32 	%r30258, 514588670;
	mov.u32 	%r30259, -156174812;
	mov.u32 	%r30260, 1731252896;
	mov.u32 	%r30261, -209382721;
	mov.u32 	%r30262, 1685539716;
	mov.u32 	%r30263, 1129032919;
	mov.u32 	%r30264, 1260103606;
	mov.u32 	%r30265, 964683418;
	mov.u32 	%r30266, 436277738;
	// inline asm
	sub.cc.u32 %r49195, %r49195, %r30255;
subc.cc.u32 %r49194, %r49194, %r30256;
subc.cc.u32 %r49193, %r49193, %r30257;
subc.cc.u32 %r49192, %r49192, %r30258;
subc.cc.u32 %r49191, %r49191, %r30259;
subc.cc.u32 %r49190, %r49190, %r30260;
subc.cc.u32 %r49189, %r49189, %r30261;
subc.cc.u32 %r49188, %r49188, %r30262;
subc.cc.u32 %r49187, %r49187, %r30263;
subc.cc.u32 %r49186, %r49186, %r30264;
subc.cc.u32 %r49185, %r49185, %r30265;
subc.u32 %r49184, %r49184, %r30266;

	// inline asm

BB5_2981:
	mov.u32 	%r30290, %r48896;
	mov.u32 	%r30283, %r48903;
	mov.u32 	%r30288, %r48898;
	mov.u32 	%r30281, %r48905;
	mov.u32 	%r30286, %r48900;
	mov.u32 	%r30279, %r48907;
	mov.u32 	%r30284, %r48902;
	mov.u32 	%r30289, %r48897;
	mov.u32 	%r30282, %r48904;
	mov.u32 	%r30287, %r48899;
	mov.u32 	%r30280, %r48906;
	mov.u32 	%r30285, %r48901;
	// inline asm
	sub.cc.u32 %r30279, %r30279, %r48799;
subc.cc.u32 %r30280, %r30280, %r48798;
subc.cc.u32 %r30281, %r30281, %r48797;
subc.cc.u32 %r30282, %r30282, %r48796;
subc.cc.u32 %r30283, %r30283, %r48795;
subc.cc.u32 %r30284, %r30284, %r48794;
subc.cc.u32 %r30285, %r30285, %r48793;
subc.cc.u32 %r30286, %r30286, %r48792;
subc.cc.u32 %r30287, %r30287, %r49991;
subc.cc.u32 %r30288, %r30288, %r49990;
subc.cc.u32 %r30289, %r30289, %r49989;
subc.u32 %r30290, %r30290, %r49988;

	// inline asm
	setp.gt.u32	%p3264, %r48896, %r49988;
	@%p3264 bra 	BB5_3004;

	setp.lt.u32	%p3265, %r48896, %r49988;
	@%p3265 bra 	BB5_3003;

	setp.gt.u32	%p3266, %r48897, %r49989;
	@%p3266 bra 	BB5_3004;

	setp.lt.u32	%p3267, %r48897, %r49989;
	@%p3267 bra 	BB5_3003;

	setp.gt.u32	%p3268, %r48898, %r49990;
	@%p3268 bra 	BB5_3004;

	setp.lt.u32	%p3269, %r48898, %r49990;
	@%p3269 bra 	BB5_3003;

	setp.gt.u32	%p3270, %r48899, %r49991;
	@%p3270 bra 	BB5_3004;

	setp.lt.u32	%p3271, %r48899, %r49991;
	@%p3271 bra 	BB5_3003;

	setp.gt.u32	%p3272, %r48900, %r48792;
	@%p3272 bra 	BB5_3004;

	setp.lt.u32	%p3273, %r48900, %r48792;
	@%p3273 bra 	BB5_3003;

	setp.gt.u32	%p3274, %r48901, %r48793;
	@%p3274 bra 	BB5_3004;

	setp.lt.u32	%p3275, %r48901, %r48793;
	@%p3275 bra 	BB5_3003;

	setp.gt.u32	%p3276, %r48902, %r48794;
	@%p3276 bra 	BB5_3004;

	setp.lt.u32	%p3277, %r48902, %r48794;
	@%p3277 bra 	BB5_3003;

	setp.gt.u32	%p3278, %r48903, %r48795;
	@%p3278 bra 	BB5_3004;

	setp.lt.u32	%p3279, %r48903, %r48795;
	@%p3279 bra 	BB5_3003;

	setp.gt.u32	%p3280, %r48904, %r48796;
	@%p3280 bra 	BB5_3004;

	setp.lt.u32	%p3281, %r48904, %r48796;
	@%p3281 bra 	BB5_3003;

	setp.gt.u32	%p3282, %r48905, %r48797;
	@%p3282 bra 	BB5_3004;

	setp.lt.u32	%p3283, %r48905, %r48797;
	@%p3283 bra 	BB5_3003;

	setp.gt.u32	%p3284, %r48906, %r48798;
	@%p3284 bra 	BB5_3004;

	setp.ge.u32	%p3285, %r48906, %r48798;
	setp.ge.u32	%p3286, %r48907, %r48799;
	and.pred  	%p3287, %p3285, %p3286;
	@%p3287 bra 	BB5_3004;

BB5_3003:
	mov.u32 	%r30327, -21845;
	mov.u32 	%r30328, -1174470657;
	mov.u32 	%r30329, -1319895041;
	mov.u32 	%r30330, 514588670;
	mov.u32 	%r30331, -156174812;
	mov.u32 	%r30332, 1731252896;
	mov.u32 	%r30333, -209382721;
	mov.u32 	%r30334, 1685539716;
	mov.u32 	%r30335, 1129032919;
	mov.u32 	%r30336, 1260103606;
	mov.u32 	%r30337, 964683418;
	mov.u32 	%r30338, 436277738;
	// inline asm
	add.cc.u32 %r30279, %r30279, %r30327;
addc.cc.u32 %r30280, %r30280, %r30328;
addc.cc.u32 %r30281, %r30281, %r30329;
addc.cc.u32 %r30282, %r30282, %r30330;
addc.cc.u32 %r30283, %r30283, %r30331;
addc.cc.u32 %r30284, %r30284, %r30332;
addc.cc.u32 %r30285, %r30285, %r30333;
addc.cc.u32 %r30286, %r30286, %r30334;
addc.cc.u32 %r30287, %r30287, %r30335;
addc.cc.u32 %r30288, %r30288, %r30336;
addc.cc.u32 %r30289, %r30289, %r30337;
addc.u32 %r30290, %r30290, %r30338;

	// inline asm

BB5_3004:
	mov.u32 	%r49210, %r48910;
	mov.u32 	%r49217, %r48917;
	mov.u32 	%r49212, %r48912;
	mov.u32 	%r49219, %r48919;
	mov.u32 	%r49214, %r48914;
	mov.u32 	%r49209, %r48909;
	mov.u32 	%r49216, %r48916;
	mov.u32 	%r49211, %r48911;
	mov.u32 	%r49218, %r48918;
	mov.u32 	%r49213, %r48913;
	mov.u32 	%r49208, %r48908;
	mov.u32 	%r49215, %r48915;
	// inline asm
	sub.cc.u32 %r49219, %r49219, %r28099;
subc.cc.u32 %r49218, %r49218, %r28100;
subc.cc.u32 %r49217, %r49217, %r28101;
subc.cc.u32 %r49216, %r49216, %r28102;
subc.cc.u32 %r49215, %r49215, %r28103;
subc.cc.u32 %r49214, %r49214, %r28104;
subc.cc.u32 %r49213, %r49213, %r28105;
subc.cc.u32 %r49212, %r49212, %r28106;
subc.cc.u32 %r49211, %r49211, %r28107;
subc.cc.u32 %r49210, %r49210, %r28108;
subc.cc.u32 %r49209, %r49209, %r28109;
subc.u32 %r49208, %r49208, %r49976;

	// inline asm
	setp.gt.u32	%p3288, %r48908, %r49976;
	@%p3288 bra 	BB5_3027;

	setp.lt.u32	%p3289, %r48908, %r49976;
	@%p3289 bra 	BB5_3026;

	setp.gt.u32	%p3290, %r48909, %r28109;
	@%p3290 bra 	BB5_3027;

	setp.lt.u32	%p3291, %r48909, %r28109;
	@%p3291 bra 	BB5_3026;

	setp.gt.u32	%p3292, %r48910, %r28108;
	@%p3292 bra 	BB5_3027;

	setp.lt.u32	%p3293, %r48910, %r28108;
	@%p3293 bra 	BB5_3026;

	setp.gt.u32	%p3294, %r48911, %r28107;
	@%p3294 bra 	BB5_3027;

	setp.lt.u32	%p3295, %r48911, %r28107;
	@%p3295 bra 	BB5_3026;

	setp.gt.u32	%p3296, %r48912, %r28106;
	@%p3296 bra 	BB5_3027;

	setp.lt.u32	%p3297, %r48912, %r28106;
	@%p3297 bra 	BB5_3026;

	setp.gt.u32	%p3298, %r48913, %r28105;
	@%p3298 bra 	BB5_3027;

	setp.lt.u32	%p3299, %r48913, %r28105;
	@%p3299 bra 	BB5_3026;

	setp.gt.u32	%p3300, %r48914, %r28104;
	@%p3300 bra 	BB5_3027;

	setp.lt.u32	%p3301, %r48914, %r28104;
	@%p3301 bra 	BB5_3026;

	setp.gt.u32	%p3302, %r48915, %r28103;
	@%p3302 bra 	BB5_3027;

	setp.lt.u32	%p3303, %r48915, %r28103;
	@%p3303 bra 	BB5_3026;

	setp.gt.u32	%p3304, %r48916, %r28102;
	@%p3304 bra 	BB5_3027;

	setp.lt.u32	%p3305, %r48916, %r28102;
	@%p3305 bra 	BB5_3026;

	setp.gt.u32	%p3306, %r48917, %r28101;
	@%p3306 bra 	BB5_3027;

	setp.lt.u32	%p3307, %r48917, %r28101;
	@%p3307 bra 	BB5_3026;

	setp.gt.u32	%p3308, %r48918, %r28100;
	@%p3308 bra 	BB5_3027;

	setp.ge.u32	%p3309, %r48918, %r28100;
	setp.ge.u32	%p3310, %r48919, %r28099;
	and.pred  	%p3311, %p3309, %p3310;
	@%p3311 bra 	BB5_3027;

BB5_3026:
	mov.u32 	%r30399, -21845;
	mov.u32 	%r30400, -1174470657;
	mov.u32 	%r30401, -1319895041;
	mov.u32 	%r30402, 514588670;
	mov.u32 	%r30403, -156174812;
	mov.u32 	%r30404, 1731252896;
	mov.u32 	%r30405, -209382721;
	mov.u32 	%r30406, 1685539716;
	mov.u32 	%r30407, 1129032919;
	mov.u32 	%r30408, 1260103606;
	mov.u32 	%r30409, 964683418;
	mov.u32 	%r30410, 436277738;
	// inline asm
	add.cc.u32 %r49219, %r49219, %r30399;
addc.cc.u32 %r49218, %r49218, %r30400;
addc.cc.u32 %r49217, %r49217, %r30401;
addc.cc.u32 %r49216, %r49216, %r30402;
addc.cc.u32 %r49215, %r49215, %r30403;
addc.cc.u32 %r49214, %r49214, %r30404;
addc.cc.u32 %r49213, %r49213, %r30405;
addc.cc.u32 %r49212, %r49212, %r30406;
addc.cc.u32 %r49211, %r49211, %r30407;
addc.cc.u32 %r49210, %r49210, %r30408;
addc.cc.u32 %r49209, %r49209, %r30409;
addc.u32 %r49208, %r49208, %r30410;

	// inline asm

BB5_3027:
	// Callseq Start 178
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r30279;
	st.param.b32	[param0+4], %r30280;
	st.param.b32	[param0+8], %r30281;
	st.param.b32	[param0+12], %r30282;
	st.param.b32	[param0+16], %r30283;
	st.param.b32	[param0+20], %r30284;
	st.param.b32	[param0+24], %r30285;
	st.param.b32	[param0+28], %r30286;
	st.param.b32	[param0+32], %r30287;
	st.param.b32	[param0+36], %r30288;
	st.param.b32	[param0+40], %r30289;
	st.param.b32	[param0+44], %r30290;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r28893;
	st.param.b32	[param1+4], %r28894;
	st.param.b32	[param1+8], %r28895;
	st.param.b32	[param1+12], %r28896;
	st.param.b32	[param1+16], %r28897;
	st.param.b32	[param1+20], %r28898;
	st.param.b32	[param1+24], %r28899;
	st.param.b32	[param1+28], %r28900;
	st.param.b32	[param1+32], %r28901;
	st.param.b32	[param1+36], %r28902;
	st.param.b32	[param1+40], %r28903;
	st.param.b32	[param1+44], %r28904;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r7360, [retval0+0];
	ld.param.b32	%r7361, [retval0+4];
	ld.param.b32	%r7362, [retval0+8];
	ld.param.b32	%r7363, [retval0+12];
	ld.param.b32	%r7364, [retval0+16];
	ld.param.b32	%r7365, [retval0+20];
	ld.param.b32	%r7366, [retval0+24];
	ld.param.b32	%r7367, [retval0+28];
	ld.param.b32	%r7368, [retval0+32];
	ld.param.b32	%r7369, [retval0+36];
	ld.param.b32	%r7370, [retval0+40];
	ld.param.b32	%r7371, [retval0+44];
	
	//{
	}// Callseq End 178
	// Callseq Start 179
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r49219;
	st.param.b32	[param0+4], %r49218;
	st.param.b32	[param0+8], %r49217;
	st.param.b32	[param0+12], %r49216;
	st.param.b32	[param0+16], %r49215;
	st.param.b32	[param0+20], %r49214;
	st.param.b32	[param0+24], %r49213;
	st.param.b32	[param0+28], %r49212;
	st.param.b32	[param0+32], %r49211;
	st.param.b32	[param0+36], %r49210;
	st.param.b32	[param0+40], %r49209;
	st.param.b32	[param0+44], %r49208;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r28965;
	st.param.b32	[param1+4], %r28966;
	st.param.b32	[param1+8], %r28967;
	st.param.b32	[param1+12], %r28968;
	st.param.b32	[param1+16], %r28969;
	st.param.b32	[param1+20], %r28970;
	st.param.b32	[param1+24], %r28971;
	st.param.b32	[param1+28], %r28972;
	st.param.b32	[param1+32], %r28973;
	st.param.b32	[param1+36], %r28974;
	st.param.b32	[param1+40], %r28975;
	st.param.b32	[param1+44], %r28976;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r7372, [retval0+0];
	ld.param.b32	%r7373, [retval0+4];
	ld.param.b32	%r7374, [retval0+8];
	ld.param.b32	%r7375, [retval0+12];
	ld.param.b32	%r7376, [retval0+16];
	ld.param.b32	%r7377, [retval0+20];
	ld.param.b32	%r7378, [retval0+24];
	ld.param.b32	%r7379, [retval0+28];
	ld.param.b32	%r7380, [retval0+32];
	ld.param.b32	%r7381, [retval0+36];
	ld.param.b32	%r7382, [retval0+40];
	ld.param.b32	%r7383, [retval0+44];
	
	//{
	}// Callseq End 179
	// inline asm
	add.cc.u32 %r49219, %r49219, %r30279;
addc.cc.u32 %r49218, %r49218, %r30280;
addc.cc.u32 %r49217, %r49217, %r30281;
addc.cc.u32 %r49216, %r49216, %r30282;
addc.cc.u32 %r49215, %r49215, %r30283;
addc.cc.u32 %r49214, %r49214, %r30284;
addc.cc.u32 %r49213, %r49213, %r30285;
addc.cc.u32 %r49212, %r49212, %r30286;
addc.cc.u32 %r49211, %r49211, %r30287;
addc.cc.u32 %r49210, %r49210, %r30288;
addc.cc.u32 %r49209, %r49209, %r30289;
addc.u32 %r49208, %r49208, %r30290;

	// inline asm
	setp.gt.u32	%p3312, %r49208, 436277738;
	@%p3312 bra 	BB5_3049;

	setp.lt.u32	%p3313, %r49208, 436277738;
	@%p3313 bra 	BB5_3050;

	setp.gt.u32	%p3314, %r49209, 964683418;
	@%p3314 bra 	BB5_3049;

	setp.lt.u32	%p3315, %r49209, 964683418;
	@%p3315 bra 	BB5_3050;

	setp.gt.u32	%p3316, %r49210, 1260103606;
	@%p3316 bra 	BB5_3049;

	setp.lt.u32	%p3317, %r49210, 1260103606;
	@%p3317 bra 	BB5_3050;

	setp.gt.u32	%p3318, %r49211, 1129032919;
	@%p3318 bra 	BB5_3049;

	setp.lt.u32	%p3319, %r49211, 1129032919;
	@%p3319 bra 	BB5_3050;

	setp.gt.u32	%p3320, %r49212, 1685539716;
	@%p3320 bra 	BB5_3049;

	setp.lt.u32	%p3321, %r49212, 1685539716;
	@%p3321 bra 	BB5_3050;

	setp.gt.u32	%p3322, %r49213, -209382721;
	@%p3322 bra 	BB5_3049;

	setp.lt.u32	%p3323, %r49213, -209382721;
	@%p3323 bra 	BB5_3050;

	setp.gt.u32	%p3324, %r49214, 1731252896;
	@%p3324 bra 	BB5_3049;

	setp.lt.u32	%p3325, %r49214, 1731252896;
	@%p3325 bra 	BB5_3050;

	setp.gt.u32	%p3326, %r49215, -156174812;
	@%p3326 bra 	BB5_3049;

	setp.lt.u32	%p3327, %r49215, -156174812;
	@%p3327 bra 	BB5_3050;

	setp.gt.u32	%p3328, %r49216, 514588670;
	@%p3328 bra 	BB5_3049;

	setp.lt.u32	%p3329, %r49216, 514588670;
	@%p3329 bra 	BB5_3050;

	setp.gt.u32	%p3330, %r49217, -1319895041;
	@%p3330 bra 	BB5_3049;

	setp.lt.u32	%p3331, %r49217, -1319895041;
	@%p3331 bra 	BB5_3050;

	setp.gt.u32	%p3332, %r49218, -1174470657;
	@%p3332 bra 	BB5_3049;

	setp.lt.u32	%p3333, %r49218, -1174470657;
	setp.lt.u32	%p3334, %r49219, -21845;
	or.pred  	%p3335, %p3333, %p3334;
	@%p3335 bra 	BB5_3050;

BB5_3049:
	mov.u32 	%r30471, -21845;
	mov.u32 	%r30472, -1174470657;
	mov.u32 	%r30473, -1319895041;
	mov.u32 	%r30474, 514588670;
	mov.u32 	%r30475, -156174812;
	mov.u32 	%r30476, 1731252896;
	mov.u32 	%r30477, -209382721;
	mov.u32 	%r30478, 1685539716;
	mov.u32 	%r30479, 1129032919;
	mov.u32 	%r30480, 1260103606;
	mov.u32 	%r30481, 964683418;
	mov.u32 	%r30482, 436277738;
	// inline asm
	sub.cc.u32 %r49219, %r49219, %r30471;
subc.cc.u32 %r49218, %r49218, %r30472;
subc.cc.u32 %r49217, %r49217, %r30473;
subc.cc.u32 %r49216, %r49216, %r30474;
subc.cc.u32 %r49215, %r49215, %r30475;
subc.cc.u32 %r49214, %r49214, %r30476;
subc.cc.u32 %r49213, %r49213, %r30477;
subc.cc.u32 %r49212, %r49212, %r30478;
subc.cc.u32 %r49211, %r49211, %r30479;
subc.cc.u32 %r49210, %r49210, %r30480;
subc.cc.u32 %r49209, %r49209, %r30481;
subc.u32 %r49208, %r49208, %r30482;

	// inline asm

BB5_3050:
	// Callseq Start 180
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r49219;
	st.param.b32	[param0+4], %r49218;
	st.param.b32	[param0+8], %r49217;
	st.param.b32	[param0+12], %r49216;
	st.param.b32	[param0+16], %r49215;
	st.param.b32	[param0+20], %r49214;
	st.param.b32	[param0+24], %r49213;
	st.param.b32	[param0+28], %r49212;
	st.param.b32	[param0+32], %r49211;
	st.param.b32	[param0+36], %r49210;
	st.param.b32	[param0+40], %r49209;
	st.param.b32	[param0+44], %r49208;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r29037;
	st.param.b32	[param1+4], %r29038;
	st.param.b32	[param1+8], %r29039;
	st.param.b32	[param1+12], %r29040;
	st.param.b32	[param1+16], %r29041;
	st.param.b32	[param1+20], %r29042;
	st.param.b32	[param1+24], %r29043;
	st.param.b32	[param1+28], %r29044;
	st.param.b32	[param1+32], %r29045;
	st.param.b32	[param1+36], %r29046;
	st.param.b32	[param1+40], %r29047;
	st.param.b32	[param1+44], %r29048;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r30519, [retval0+0];
	ld.param.b32	%r30520, [retval0+4];
	ld.param.b32	%r30521, [retval0+8];
	ld.param.b32	%r30522, [retval0+12];
	ld.param.b32	%r30523, [retval0+16];
	ld.param.b32	%r30524, [retval0+20];
	ld.param.b32	%r30525, [retval0+24];
	ld.param.b32	%r30526, [retval0+28];
	ld.param.b32	%r30527, [retval0+32];
	ld.param.b32	%r30528, [retval0+36];
	ld.param.b32	%r30529, [retval0+40];
	ld.param.b32	%r30530, [retval0+44];
	
	//{
	}// Callseq End 180
	mov.u32 	%r49238, %r30524;
	mov.u32 	%r49243, %r30519;
	mov.u32 	%r49236, %r30526;
	mov.u32 	%r49241, %r30521;
	mov.u32 	%r49234, %r30528;
	mov.u32 	%r49239, %r30523;
	mov.u32 	%r49232, %r30530;
	mov.u32 	%r49237, %r30525;
	mov.u32 	%r49242, %r30520;
	mov.u32 	%r49235, %r30527;
	mov.u32 	%r49240, %r30522;
	mov.u32 	%r49233, %r30529;
	// inline asm
	sub.cc.u32 %r49243, %r49243, %r7360;
subc.cc.u32 %r49242, %r49242, %r7361;
subc.cc.u32 %r49241, %r49241, %r7362;
subc.cc.u32 %r49240, %r49240, %r7363;
subc.cc.u32 %r49239, %r49239, %r7364;
subc.cc.u32 %r49238, %r49238, %r7365;
subc.cc.u32 %r49237, %r49237, %r7366;
subc.cc.u32 %r49236, %r49236, %r7367;
subc.cc.u32 %r49235, %r49235, %r7368;
subc.cc.u32 %r49234, %r49234, %r7369;
subc.cc.u32 %r49233, %r49233, %r7370;
subc.u32 %r49232, %r49232, %r7371;

	// inline asm
	setp.gt.u32	%p3336, %r30530, %r7371;
	@%p3336 bra 	BB5_3073;

	setp.lt.u32	%p3337, %r30530, %r7371;
	@%p3337 bra 	BB5_3072;

	setp.gt.u32	%p3338, %r30529, %r7370;
	@%p3338 bra 	BB5_3073;

	setp.lt.u32	%p3339, %r30529, %r7370;
	@%p3339 bra 	BB5_3072;

	setp.gt.u32	%p3340, %r30528, %r7369;
	@%p3340 bra 	BB5_3073;

	setp.lt.u32	%p3341, %r30528, %r7369;
	@%p3341 bra 	BB5_3072;

	setp.gt.u32	%p3342, %r30527, %r7368;
	@%p3342 bra 	BB5_3073;

	setp.lt.u32	%p3343, %r30527, %r7368;
	@%p3343 bra 	BB5_3072;

	setp.gt.u32	%p3344, %r30526, %r7367;
	@%p3344 bra 	BB5_3073;

	setp.lt.u32	%p3345, %r30526, %r7367;
	@%p3345 bra 	BB5_3072;

	setp.gt.u32	%p3346, %r30525, %r7366;
	@%p3346 bra 	BB5_3073;

	setp.lt.u32	%p3347, %r30525, %r7366;
	@%p3347 bra 	BB5_3072;

	setp.gt.u32	%p3348, %r30524, %r7365;
	@%p3348 bra 	BB5_3073;

	setp.lt.u32	%p3349, %r30524, %r7365;
	@%p3349 bra 	BB5_3072;

	setp.gt.u32	%p3350, %r30523, %r7364;
	@%p3350 bra 	BB5_3073;

	setp.lt.u32	%p3351, %r30523, %r7364;
	@%p3351 bra 	BB5_3072;

	setp.gt.u32	%p3352, %r30522, %r7363;
	@%p3352 bra 	BB5_3073;

	setp.lt.u32	%p3353, %r30522, %r7363;
	@%p3353 bra 	BB5_3072;

	setp.gt.u32	%p3354, %r30521, %r7362;
	@%p3354 bra 	BB5_3073;

	setp.lt.u32	%p3355, %r30521, %r7362;
	@%p3355 bra 	BB5_3072;

	setp.gt.u32	%p3356, %r30520, %r7361;
	@%p3356 bra 	BB5_3073;

	setp.ge.u32	%p3357, %r30520, %r7361;
	setp.ge.u32	%p3358, %r30519, %r7360;
	and.pred  	%p3359, %p3357, %p3358;
	@%p3359 bra 	BB5_3073;

BB5_3072:
	mov.u32 	%r30543, -21845;
	mov.u32 	%r30544, -1174470657;
	mov.u32 	%r30545, -1319895041;
	mov.u32 	%r30546, 514588670;
	mov.u32 	%r30547, -156174812;
	mov.u32 	%r30548, 1731252896;
	mov.u32 	%r30549, -209382721;
	mov.u32 	%r30550, 1685539716;
	mov.u32 	%r30551, 1129032919;
	mov.u32 	%r30552, 1260103606;
	mov.u32 	%r30553, 964683418;
	mov.u32 	%r30554, 436277738;
	// inline asm
	add.cc.u32 %r49243, %r49243, %r30543;
addc.cc.u32 %r49242, %r49242, %r30544;
addc.cc.u32 %r49241, %r49241, %r30545;
addc.cc.u32 %r49240, %r49240, %r30546;
addc.cc.u32 %r49239, %r49239, %r30547;
addc.cc.u32 %r49238, %r49238, %r30548;
addc.cc.u32 %r49237, %r49237, %r30549;
addc.cc.u32 %r49236, %r49236, %r30550;
addc.cc.u32 %r49235, %r49235, %r30551;
addc.cc.u32 %r49234, %r49234, %r30552;
addc.cc.u32 %r49233, %r49233, %r30553;
addc.u32 %r49232, %r49232, %r30554;

	// inline asm

BB5_3073:
	mov.u32 	%r49246, %r49234;
	mov.u32 	%r49253, %r49241;
	mov.u32 	%r49248, %r49236;
	mov.u32 	%r49255, %r49243;
	mov.u32 	%r49250, %r49238;
	mov.u32 	%r49245, %r49233;
	mov.u32 	%r49252, %r49240;
	mov.u32 	%r49247, %r49235;
	mov.u32 	%r49254, %r49242;
	mov.u32 	%r49249, %r49237;
	mov.u32 	%r49244, %r49232;
	mov.u32 	%r49251, %r49239;
	// inline asm
	sub.cc.u32 %r49255, %r49255, %r7372;
subc.cc.u32 %r49254, %r49254, %r7373;
subc.cc.u32 %r49253, %r49253, %r7374;
subc.cc.u32 %r49252, %r49252, %r7375;
subc.cc.u32 %r49251, %r49251, %r7376;
subc.cc.u32 %r49250, %r49250, %r7377;
subc.cc.u32 %r49249, %r49249, %r7378;
subc.cc.u32 %r49248, %r49248, %r7379;
subc.cc.u32 %r49247, %r49247, %r7380;
subc.cc.u32 %r49246, %r49246, %r7381;
subc.cc.u32 %r49245, %r49245, %r7382;
subc.u32 %r49244, %r49244, %r7383;

	// inline asm
	setp.gt.u32	%p3360, %r49232, %r7383;
	@%p3360 bra 	BB5_3096;

	setp.lt.u32	%p3361, %r49232, %r7383;
	@%p3361 bra 	BB5_3095;

	setp.gt.u32	%p3362, %r49233, %r7382;
	@%p3362 bra 	BB5_3096;

	setp.lt.u32	%p3363, %r49233, %r7382;
	@%p3363 bra 	BB5_3095;

	setp.gt.u32	%p3364, %r49234, %r7381;
	@%p3364 bra 	BB5_3096;

	setp.lt.u32	%p3365, %r49234, %r7381;
	@%p3365 bra 	BB5_3095;

	setp.gt.u32	%p3366, %r49235, %r7380;
	@%p3366 bra 	BB5_3096;

	setp.lt.u32	%p3367, %r49235, %r7380;
	@%p3367 bra 	BB5_3095;

	setp.gt.u32	%p3368, %r49236, %r7379;
	@%p3368 bra 	BB5_3096;

	setp.lt.u32	%p3369, %r49236, %r7379;
	@%p3369 bra 	BB5_3095;

	setp.gt.u32	%p3370, %r49237, %r7378;
	@%p3370 bra 	BB5_3096;

	setp.lt.u32	%p3371, %r49237, %r7378;
	@%p3371 bra 	BB5_3095;

	setp.gt.u32	%p3372, %r49238, %r7377;
	@%p3372 bra 	BB5_3096;

	setp.lt.u32	%p3373, %r49238, %r7377;
	@%p3373 bra 	BB5_3095;

	setp.gt.u32	%p3374, %r49239, %r7376;
	@%p3374 bra 	BB5_3096;

	setp.lt.u32	%p3375, %r49239, %r7376;
	@%p3375 bra 	BB5_3095;

	setp.gt.u32	%p3376, %r49240, %r7375;
	@%p3376 bra 	BB5_3096;

	setp.lt.u32	%p3377, %r49240, %r7375;
	@%p3377 bra 	BB5_3095;

	setp.gt.u32	%p3378, %r49241, %r7374;
	@%p3378 bra 	BB5_3096;

	setp.lt.u32	%p3379, %r49241, %r7374;
	@%p3379 bra 	BB5_3095;

	setp.gt.u32	%p3380, %r49242, %r7373;
	@%p3380 bra 	BB5_3096;

	setp.ge.u32	%p3381, %r49242, %r7373;
	setp.ge.u32	%p3382, %r49243, %r7372;
	and.pred  	%p3383, %p3381, %p3382;
	@%p3383 bra 	BB5_3096;

BB5_3095:
	mov.u32 	%r30615, -21845;
	mov.u32 	%r30616, -1174470657;
	mov.u32 	%r30617, -1319895041;
	mov.u32 	%r30618, 514588670;
	mov.u32 	%r30619, -156174812;
	mov.u32 	%r30620, 1731252896;
	mov.u32 	%r30621, -209382721;
	mov.u32 	%r30622, 1685539716;
	mov.u32 	%r30623, 1129032919;
	mov.u32 	%r30624, 1260103606;
	mov.u32 	%r30625, 964683418;
	mov.u32 	%r30626, 436277738;
	// inline asm
	add.cc.u32 %r49255, %r49255, %r30615;
addc.cc.u32 %r49254, %r49254, %r30616;
addc.cc.u32 %r49253, %r49253, %r30617;
addc.cc.u32 %r49252, %r49252, %r30618;
addc.cc.u32 %r49251, %r49251, %r30619;
addc.cc.u32 %r49250, %r49250, %r30620;
addc.cc.u32 %r49249, %r49249, %r30621;
addc.cc.u32 %r49248, %r49248, %r30622;
addc.cc.u32 %r49247, %r49247, %r30623;
addc.cc.u32 %r49246, %r49246, %r30624;
addc.cc.u32 %r49245, %r49245, %r30625;
addc.u32 %r49244, %r49244, %r30626;

	// inline asm

BB5_3096:
	mov.u32 	%r49259, %r7368;
	mov.u32 	%r49264, %r7363;
	mov.u32 	%r49257, %r7370;
	mov.u32 	%r49262, %r7365;
	mov.u32 	%r49267, %r7360;
	mov.u32 	%r49260, %r7367;
	mov.u32 	%r49265, %r7362;
	mov.u32 	%r49258, %r7369;
	mov.u32 	%r49263, %r7364;
	mov.u32 	%r49256, %r7371;
	mov.u32 	%r49261, %r7366;
	mov.u32 	%r49266, %r7361;
	// inline asm
	sub.cc.u32 %r49267, %r49267, %r7372;
subc.cc.u32 %r49266, %r49266, %r7373;
subc.cc.u32 %r49265, %r49265, %r7374;
subc.cc.u32 %r49264, %r49264, %r7375;
subc.cc.u32 %r49263, %r49263, %r7376;
subc.cc.u32 %r49262, %r49262, %r7377;
subc.cc.u32 %r49261, %r49261, %r7378;
subc.cc.u32 %r49260, %r49260, %r7379;
subc.cc.u32 %r49259, %r49259, %r7380;
subc.cc.u32 %r49258, %r49258, %r7381;
subc.cc.u32 %r49257, %r49257, %r7382;
subc.u32 %r49256, %r49256, %r7383;

	// inline asm
	setp.gt.u32	%p3384, %r7371, %r7383;
	@%p3384 bra 	BB5_3119;

	setp.lt.u32	%p3385, %r7371, %r7383;
	@%p3385 bra 	BB5_3118;

	setp.gt.u32	%p3386, %r7370, %r7382;
	@%p3386 bra 	BB5_3119;

	setp.lt.u32	%p3387, %r7370, %r7382;
	@%p3387 bra 	BB5_3118;

	setp.gt.u32	%p3388, %r7369, %r7381;
	@%p3388 bra 	BB5_3119;

	setp.lt.u32	%p3389, %r7369, %r7381;
	@%p3389 bra 	BB5_3118;

	setp.gt.u32	%p3390, %r7368, %r7380;
	@%p3390 bra 	BB5_3119;

	setp.lt.u32	%p3391, %r7368, %r7380;
	@%p3391 bra 	BB5_3118;

	setp.gt.u32	%p3392, %r7367, %r7379;
	@%p3392 bra 	BB5_3119;

	setp.lt.u32	%p3393, %r7367, %r7379;
	@%p3393 bra 	BB5_3118;

	setp.gt.u32	%p3394, %r7366, %r7378;
	@%p3394 bra 	BB5_3119;

	setp.lt.u32	%p3395, %r7366, %r7378;
	@%p3395 bra 	BB5_3118;

	setp.gt.u32	%p3396, %r7365, %r7377;
	@%p3396 bra 	BB5_3119;

	setp.lt.u32	%p3397, %r7365, %r7377;
	@%p3397 bra 	BB5_3118;

	setp.gt.u32	%p3398, %r7364, %r7376;
	@%p3398 bra 	BB5_3119;

	setp.lt.u32	%p3399, %r7364, %r7376;
	@%p3399 bra 	BB5_3118;

	setp.gt.u32	%p3400, %r7363, %r7375;
	@%p3400 bra 	BB5_3119;

	setp.lt.u32	%p3401, %r7363, %r7375;
	@%p3401 bra 	BB5_3118;

	setp.gt.u32	%p3402, %r7362, %r7374;
	@%p3402 bra 	BB5_3119;

	setp.lt.u32	%p3403, %r7362, %r7374;
	@%p3403 bra 	BB5_3118;

	setp.gt.u32	%p3404, %r7361, %r7373;
	@%p3404 bra 	BB5_3119;

	setp.ge.u32	%p3405, %r7361, %r7373;
	setp.ge.u32	%p3406, %r7360, %r7372;
	and.pred  	%p3407, %p3405, %p3406;
	@%p3407 bra 	BB5_3119;

BB5_3118:
	mov.u32 	%r30687, -21845;
	mov.u32 	%r30688, -1174470657;
	mov.u32 	%r30689, -1319895041;
	mov.u32 	%r30690, 514588670;
	mov.u32 	%r30691, -156174812;
	mov.u32 	%r30692, 1731252896;
	mov.u32 	%r30693, -209382721;
	mov.u32 	%r30694, 1685539716;
	mov.u32 	%r30695, 1129032919;
	mov.u32 	%r30696, 1260103606;
	mov.u32 	%r30697, 964683418;
	mov.u32 	%r30698, 436277738;
	// inline asm
	add.cc.u32 %r49267, %r49267, %r30687;
addc.cc.u32 %r49266, %r49266, %r30688;
addc.cc.u32 %r49265, %r49265, %r30689;
addc.cc.u32 %r49264, %r49264, %r30690;
addc.cc.u32 %r49263, %r49263, %r30691;
addc.cc.u32 %r49262, %r49262, %r30692;
addc.cc.u32 %r49261, %r49261, %r30693;
addc.cc.u32 %r49260, %r49260, %r30694;
addc.cc.u32 %r49259, %r49259, %r30695;
addc.cc.u32 %r49258, %r49258, %r30696;
addc.cc.u32 %r49257, %r49257, %r30697;
addc.u32 %r49256, %r49256, %r30698;

	// inline asm

BB5_3119:
	mov.u32 	%r49972, %r49264;
	mov.u32 	%r49967, %r49259;
	mov.u32 	%r49974, %r49266;
	mov.u32 	%r49969, %r49261;
	mov.u32 	%r49964, %r49256;
	mov.u32 	%r49971, %r49263;
	mov.u32 	%r49966, %r49258;
	mov.u32 	%r49973, %r49265;
	mov.u32 	%r49968, %r49260;
	mov.u32 	%r49975, %r49267;
	mov.u32 	%r49970, %r49262;
	mov.u32 	%r49965, %r49257;
	// inline asm
	sub.cc.u32 %r49975, %r49975, %r49183;
subc.cc.u32 %r49974, %r49974, %r49182;
subc.cc.u32 %r49973, %r49973, %r49181;
subc.cc.u32 %r49972, %r49972, %r49180;
subc.cc.u32 %r49971, %r49971, %r49179;
subc.cc.u32 %r49970, %r49970, %r49178;
subc.cc.u32 %r49969, %r49969, %r49177;
subc.cc.u32 %r49968, %r49968, %r49176;
subc.cc.u32 %r49967, %r49967, %r49175;
subc.cc.u32 %r49966, %r49966, %r49174;
subc.cc.u32 %r49965, %r49965, %r49173;
subc.u32 %r49964, %r49964, %r49172;

	// inline asm
	setp.gt.u32	%p3408, %r49256, %r49172;
	@%p3408 bra 	BB5_3142;

	setp.lt.u32	%p3409, %r49256, %r49172;
	@%p3409 bra 	BB5_3141;

	setp.gt.u32	%p3410, %r49257, %r49173;
	@%p3410 bra 	BB5_3142;

	setp.lt.u32	%p3411, %r49257, %r49173;
	@%p3411 bra 	BB5_3141;

	setp.gt.u32	%p3412, %r49258, %r49174;
	@%p3412 bra 	BB5_3142;

	setp.lt.u32	%p3413, %r49258, %r49174;
	@%p3413 bra 	BB5_3141;

	setp.gt.u32	%p3414, %r49259, %r49175;
	@%p3414 bra 	BB5_3142;

	setp.lt.u32	%p3415, %r49259, %r49175;
	@%p3415 bra 	BB5_3141;

	setp.gt.u32	%p3416, %r49260, %r49176;
	@%p3416 bra 	BB5_3142;

	setp.lt.u32	%p3417, %r49260, %r49176;
	@%p3417 bra 	BB5_3141;

	setp.gt.u32	%p3418, %r49261, %r49177;
	@%p3418 bra 	BB5_3142;

	setp.lt.u32	%p3419, %r49261, %r49177;
	@%p3419 bra 	BB5_3141;

	setp.gt.u32	%p3420, %r49262, %r49178;
	@%p3420 bra 	BB5_3142;

	setp.lt.u32	%p3421, %r49262, %r49178;
	@%p3421 bra 	BB5_3141;

	setp.gt.u32	%p3422, %r49263, %r49179;
	@%p3422 bra 	BB5_3142;

	setp.lt.u32	%p3423, %r49263, %r49179;
	@%p3423 bra 	BB5_3141;

	setp.gt.u32	%p3424, %r49264, %r49180;
	@%p3424 bra 	BB5_3142;

	setp.lt.u32	%p3425, %r49264, %r49180;
	@%p3425 bra 	BB5_3141;

	setp.gt.u32	%p3426, %r49265, %r49181;
	@%p3426 bra 	BB5_3142;

	setp.lt.u32	%p3427, %r49265, %r49181;
	@%p3427 bra 	BB5_3141;

	setp.gt.u32	%p3428, %r49266, %r49182;
	@%p3428 bra 	BB5_3142;

	setp.ge.u32	%p3429, %r49266, %r49182;
	setp.ge.u32	%p3430, %r49267, %r49183;
	and.pred  	%p3431, %p3429, %p3430;
	@%p3431 bra 	BB5_3142;

BB5_3141:
	mov.u32 	%r30759, -21845;
	mov.u32 	%r30760, -1174470657;
	mov.u32 	%r30761, -1319895041;
	mov.u32 	%r30762, 514588670;
	mov.u32 	%r30763, -156174812;
	mov.u32 	%r30764, 1731252896;
	mov.u32 	%r30765, -209382721;
	mov.u32 	%r30766, 1685539716;
	mov.u32 	%r30767, 1129032919;
	mov.u32 	%r30768, 1260103606;
	mov.u32 	%r30769, 964683418;
	mov.u32 	%r30770, 436277738;
	// inline asm
	add.cc.u32 %r49975, %r49975, %r30759;
addc.cc.u32 %r49974, %r49974, %r30760;
addc.cc.u32 %r49973, %r49973, %r30761;
addc.cc.u32 %r49972, %r49972, %r30762;
addc.cc.u32 %r49971, %r49971, %r30763;
addc.cc.u32 %r49970, %r49970, %r30764;
addc.cc.u32 %r49969, %r49969, %r30765;
addc.cc.u32 %r49968, %r49968, %r30766;
addc.cc.u32 %r49967, %r49967, %r30767;
addc.cc.u32 %r49966, %r49966, %r30768;
addc.cc.u32 %r49965, %r49965, %r30769;
addc.u32 %r49964, %r49964, %r30770;

	// inline asm

BB5_3142:
	mov.u32 	%r49958, %r49250;
	mov.u32 	%r49953, %r49245;
	mov.u32 	%r49960, %r49252;
	mov.u32 	%r49955, %r49247;
	mov.u32 	%r49962, %r49254;
	mov.u32 	%r49957, %r49249;
	mov.u32 	%r49952, %r49244;
	mov.u32 	%r49959, %r49251;
	mov.u32 	%r49954, %r49246;
	mov.u32 	%r49961, %r49253;
	mov.u32 	%r49956, %r49248;
	mov.u32 	%r49963, %r49255;
	// inline asm
	sub.cc.u32 %r49963, %r49963, %r49195;
subc.cc.u32 %r49962, %r49962, %r49194;
subc.cc.u32 %r49961, %r49961, %r49193;
subc.cc.u32 %r49960, %r49960, %r49192;
subc.cc.u32 %r49959, %r49959, %r49191;
subc.cc.u32 %r49958, %r49958, %r49190;
subc.cc.u32 %r49957, %r49957, %r49189;
subc.cc.u32 %r49956, %r49956, %r49188;
subc.cc.u32 %r49955, %r49955, %r49187;
subc.cc.u32 %r49954, %r49954, %r49186;
subc.cc.u32 %r49953, %r49953, %r49185;
subc.u32 %r49952, %r49952, %r49184;

	// inline asm
	setp.gt.u32	%p3432, %r49244, %r49184;
	@%p3432 bra 	BB5_4430;

	setp.lt.u32	%p3433, %r49244, %r49184;
	@%p3433 bra 	BB5_3164;

	setp.gt.u32	%p3434, %r49245, %r49185;
	@%p3434 bra 	BB5_4430;

	setp.lt.u32	%p3435, %r49245, %r49185;
	@%p3435 bra 	BB5_3164;

	setp.gt.u32	%p3436, %r49246, %r49186;
	@%p3436 bra 	BB5_4430;

	setp.lt.u32	%p3437, %r49246, %r49186;
	@%p3437 bra 	BB5_3164;

	setp.gt.u32	%p3438, %r49247, %r49187;
	@%p3438 bra 	BB5_4430;

	setp.lt.u32	%p3439, %r49247, %r49187;
	@%p3439 bra 	BB5_3164;

	setp.gt.u32	%p3440, %r49248, %r49188;
	@%p3440 bra 	BB5_4430;

	setp.lt.u32	%p3441, %r49248, %r49188;
	@%p3441 bra 	BB5_3164;

	setp.gt.u32	%p3442, %r49249, %r49189;
	@%p3442 bra 	BB5_4430;

	setp.lt.u32	%p3443, %r49249, %r49189;
	@%p3443 bra 	BB5_3164;

	setp.gt.u32	%p3444, %r49250, %r49190;
	@%p3444 bra 	BB5_4430;

	setp.lt.u32	%p3445, %r49250, %r49190;
	@%p3445 bra 	BB5_3164;

	setp.gt.u32	%p3446, %r49251, %r49191;
	@%p3446 bra 	BB5_4430;

	setp.lt.u32	%p3447, %r49251, %r49191;
	@%p3447 bra 	BB5_3164;

	setp.gt.u32	%p3448, %r49252, %r49192;
	@%p3448 bra 	BB5_4430;

	setp.lt.u32	%p3449, %r49252, %r49192;
	@%p3449 bra 	BB5_3164;

	setp.gt.u32	%p3450, %r49253, %r49193;
	@%p3450 bra 	BB5_4430;

	setp.lt.u32	%p3451, %r49253, %r49193;
	@%p3451 bra 	BB5_3164;

	setp.gt.u32	%p3452, %r49254, %r49194;
	@%p3452 bra 	BB5_4430;

	setp.ge.u32	%p3453, %r49254, %r49194;
	setp.ge.u32	%p3454, %r49255, %r49195;
	and.pred  	%p3455, %p3453, %p3454;
	@%p3455 bra 	BB5_4430;

BB5_3164:
	mov.u32 	%r30831, -21845;
	mov.u32 	%r30832, -1174470657;
	mov.u32 	%r30833, -1319895041;
	mov.u32 	%r30834, 514588670;
	mov.u32 	%r30835, -156174812;
	mov.u32 	%r30836, 1731252896;
	mov.u32 	%r30837, -209382721;
	mov.u32 	%r30838, 1685539716;
	mov.u32 	%r30839, 1129032919;
	mov.u32 	%r30840, 1260103606;
	mov.u32 	%r30841, 964683418;
	mov.u32 	%r30842, 436277738;
	// inline asm
	add.cc.u32 %r49963, %r49963, %r30831;
addc.cc.u32 %r49962, %r49962, %r30832;
addc.cc.u32 %r49961, %r49961, %r30833;
addc.cc.u32 %r49960, %r49960, %r30834;
addc.cc.u32 %r49959, %r49959, %r30835;
addc.cc.u32 %r49958, %r49958, %r30836;
addc.cc.u32 %r49957, %r49957, %r30837;
addc.cc.u32 %r49956, %r49956, %r30838;
addc.cc.u32 %r49955, %r49955, %r30839;
addc.cc.u32 %r49954, %r49954, %r30840;
addc.cc.u32 %r49953, %r49953, %r30841;
addc.u32 %r49952, %r49952, %r30842;

	// inline asm
	bra.uni 	BB5_4430;

BB5_408:
	// Callseq Start 93
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r47911;
	st.param.b32	[param0+4], %r47910;
	st.param.b32	[param0+8], %r47909;
	st.param.b32	[param0+12], %r47908;
	st.param.b32	[param0+16], %r47907;
	st.param.b32	[param0+20], %r47906;
	st.param.b32	[param0+24], %r47905;
	st.param.b32	[param0+28], %r47904;
	st.param.b32	[param0+32], %r47903;
	st.param.b32	[param0+36], %r22950;
	st.param.b32	[param0+40], %r22951;
	st.param.b32	[param0+44], %r22952;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r24795;
	st.param.b32	[param1+4], %r24796;
	st.param.b32	[param1+8], %r24797;
	st.param.b32	[param1+12], %r24798;
	st.param.b32	[param1+16], %r24799;
	st.param.b32	[param1+20], %r24800;
	st.param.b32	[param1+24], %r24801;
	st.param.b32	[param1+28], %r24802;
	st.param.b32	[param1+32], %r24803;
	st.param.b32	[param1+36], %r24804;
	st.param.b32	[param1+40], %r24805;
	st.param.b32	[param1+44], %r24806;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r1084, [retval0+0];
	ld.param.b32	%r1085, [retval0+4];
	ld.param.b32	%r1086, [retval0+8];
	ld.param.b32	%r1087, [retval0+12];
	ld.param.b32	%r1088, [retval0+16];
	ld.param.b32	%r1089, [retval0+20];
	ld.param.b32	%r1090, [retval0+24];
	ld.param.b32	%r1091, [retval0+28];
	ld.param.b32	%r1092, [retval0+32];
	ld.param.b32	%r1093, [retval0+36];
	ld.param.b32	%r1094, [retval0+40];
	ld.param.b32	%r1095, [retval0+44];
	
	//{
	}// Callseq End 93
	mov.u32 	%r22341, %r47905;
	mov.u32 	%r22336, %r47910;
	mov.u32 	%r22343, %r47903;
	mov.u32 	%r22338, %r47908;
	mov.u32 	%r22345, %r22951;
	mov.u32 	%r22340, %r47906;
	mov.u32 	%r22335, %r47911;
	mov.u32 	%r22342, %r47904;
	mov.u32 	%r22337, %r47909;
	mov.u32 	%r22344, %r22950;
	mov.u32 	%r22339, %r47907;
	mov.u32 	%r22346, %r22952;
	// inline asm
	add.cc.u32 %r22335, %r22335, %r24795;
addc.cc.u32 %r22336, %r22336, %r24796;
addc.cc.u32 %r22337, %r22337, %r24797;
addc.cc.u32 %r22338, %r22338, %r24798;
addc.cc.u32 %r22339, %r22339, %r24799;
addc.cc.u32 %r22340, %r22340, %r24800;
addc.cc.u32 %r22341, %r22341, %r24801;
addc.cc.u32 %r22342, %r22342, %r24802;
addc.cc.u32 %r22343, %r22343, %r24803;
addc.cc.u32 %r22344, %r22344, %r24804;
addc.cc.u32 %r22345, %r22345, %r24805;
addc.u32 %r22346, %r22346, %r24806;

	// inline asm
	setp.gt.u32	%p504, %r22346, 436277738;
	@%p504 bra 	BB5_430;

	setp.lt.u32	%p505, %r22346, 436277738;
	@%p505 bra 	BB5_431;

	setp.gt.u32	%p506, %r22345, 964683418;
	@%p506 bra 	BB5_430;

	setp.lt.u32	%p507, %r22345, 964683418;
	@%p507 bra 	BB5_431;

	setp.gt.u32	%p508, %r22344, 1260103606;
	@%p508 bra 	BB5_430;

	setp.lt.u32	%p509, %r22344, 1260103606;
	@%p509 bra 	BB5_431;

	setp.gt.u32	%p510, %r22343, 1129032919;
	@%p510 bra 	BB5_430;

	setp.lt.u32	%p511, %r22343, 1129032919;
	@%p511 bra 	BB5_431;

	setp.gt.u32	%p512, %r22342, 1685539716;
	@%p512 bra 	BB5_430;

	setp.lt.u32	%p513, %r22342, 1685539716;
	@%p513 bra 	BB5_431;

	setp.gt.u32	%p514, %r22341, -209382721;
	@%p514 bra 	BB5_430;

	setp.lt.u32	%p515, %r22341, -209382721;
	@%p515 bra 	BB5_431;

	setp.gt.u32	%p516, %r22340, 1731252896;
	@%p516 bra 	BB5_430;

	setp.lt.u32	%p517, %r22340, 1731252896;
	@%p517 bra 	BB5_431;

	setp.gt.u32	%p518, %r22339, -156174812;
	@%p518 bra 	BB5_430;

	setp.lt.u32	%p519, %r22339, -156174812;
	@%p519 bra 	BB5_431;

	setp.gt.u32	%p520, %r22338, 514588670;
	@%p520 bra 	BB5_430;

	setp.lt.u32	%p521, %r22338, 514588670;
	@%p521 bra 	BB5_431;

	setp.gt.u32	%p522, %r22337, -1319895041;
	@%p522 bra 	BB5_430;

	setp.lt.u32	%p523, %r22337, -1319895041;
	@%p523 bra 	BB5_431;

	setp.gt.u32	%p524, %r22336, -1174470657;
	@%p524 bra 	BB5_430;

	setp.lt.u32	%p525, %r22336, -1174470657;
	setp.lt.u32	%p526, %r22335, -21845;
	or.pred  	%p527, %p525, %p526;
	@%p527 bra 	BB5_431;

BB5_430:
	mov.u32 	%r22383, -21845;
	mov.u32 	%r22384, -1174470657;
	mov.u32 	%r22385, -1319895041;
	mov.u32 	%r22386, 514588670;
	mov.u32 	%r22387, -156174812;
	mov.u32 	%r22388, 1731252896;
	mov.u32 	%r22389, -209382721;
	mov.u32 	%r22390, 1685539716;
	mov.u32 	%r22391, 1129032919;
	mov.u32 	%r22392, 1260103606;
	mov.u32 	%r22393, 964683418;
	mov.u32 	%r22394, 436277738;
	// inline asm
	sub.cc.u32 %r22335, %r22335, %r22383;
subc.cc.u32 %r22336, %r22336, %r22384;
subc.cc.u32 %r22337, %r22337, %r22385;
subc.cc.u32 %r22338, %r22338, %r22386;
subc.cc.u32 %r22339, %r22339, %r22387;
subc.cc.u32 %r22340, %r22340, %r22388;
subc.cc.u32 %r22341, %r22341, %r22389;
subc.cc.u32 %r22342, %r22342, %r22390;
subc.cc.u32 %r22343, %r22343, %r22391;
subc.cc.u32 %r22344, %r22344, %r22392;
subc.cc.u32 %r22345, %r22345, %r22393;
subc.u32 %r22346, %r22346, %r22394;

	// inline asm

BB5_431:
	mov.u32 	%r22413, %r47905;
	mov.u32 	%r22408, %r47910;
	mov.u32 	%r22415, %r47903;
	mov.u32 	%r22410, %r47908;
	mov.u32 	%r22417, %r22951;
	mov.u32 	%r22412, %r47906;
	mov.u32 	%r22407, %r47911;
	mov.u32 	%r22414, %r47904;
	mov.u32 	%r22409, %r47909;
	mov.u32 	%r22416, %r22950;
	mov.u32 	%r22411, %r47907;
	mov.u32 	%r22418, %r22952;
	// inline asm
	sub.cc.u32 %r22407, %r22407, %r24795;
subc.cc.u32 %r22408, %r22408, %r24796;
subc.cc.u32 %r22409, %r22409, %r24797;
subc.cc.u32 %r22410, %r22410, %r24798;
subc.cc.u32 %r22411, %r22411, %r24799;
subc.cc.u32 %r22412, %r22412, %r24800;
subc.cc.u32 %r22413, %r22413, %r24801;
subc.cc.u32 %r22414, %r22414, %r24802;
subc.cc.u32 %r22415, %r22415, %r24803;
subc.cc.u32 %r22416, %r22416, %r24804;
subc.cc.u32 %r22417, %r22417, %r24805;
subc.u32 %r22418, %r22418, %r24806;

	// inline asm
	setp.gt.u32	%p528, %r22952, %r24806;
	@%p528 bra 	BB5_454;

	setp.lt.u32	%p529, %r22952, %r24806;
	@%p529 bra 	BB5_453;

	setp.gt.u32	%p530, %r22951, %r24805;
	@%p530 bra 	BB5_454;

	setp.lt.u32	%p531, %r22951, %r24805;
	@%p531 bra 	BB5_453;

	setp.gt.u32	%p532, %r22950, %r24804;
	@%p532 bra 	BB5_454;

	setp.lt.u32	%p533, %r22950, %r24804;
	@%p533 bra 	BB5_453;

	setp.gt.u32	%p534, %r47903, %r24803;
	@%p534 bra 	BB5_454;

	setp.lt.u32	%p535, %r47903, %r24803;
	@%p535 bra 	BB5_453;

	setp.gt.u32	%p536, %r47904, %r24802;
	@%p536 bra 	BB5_454;

	setp.lt.u32	%p537, %r47904, %r24802;
	@%p537 bra 	BB5_453;

	setp.gt.u32	%p538, %r47905, %r24801;
	@%p538 bra 	BB5_454;

	setp.lt.u32	%p539, %r47905, %r24801;
	@%p539 bra 	BB5_453;

	setp.gt.u32	%p540, %r47906, %r24800;
	@%p540 bra 	BB5_454;

	setp.lt.u32	%p541, %r47906, %r24800;
	@%p541 bra 	BB5_453;

	setp.gt.u32	%p542, %r47907, %r24799;
	@%p542 bra 	BB5_454;

	setp.lt.u32	%p543, %r47907, %r24799;
	@%p543 bra 	BB5_453;

	setp.gt.u32	%p544, %r47908, %r24798;
	@%p544 bra 	BB5_454;

	setp.lt.u32	%p545, %r47908, %r24798;
	@%p545 bra 	BB5_453;

	setp.gt.u32	%p546, %r47909, %r24797;
	@%p546 bra 	BB5_454;

	setp.lt.u32	%p547, %r47909, %r24797;
	@%p547 bra 	BB5_453;

	setp.gt.u32	%p548, %r47910, %r24796;
	@%p548 bra 	BB5_454;

	setp.ge.u32	%p549, %r47910, %r24796;
	setp.ge.u32	%p550, %r47911, %r24795;
	and.pred  	%p551, %p549, %p550;
	@%p551 bra 	BB5_454;

BB5_453:
	mov.u32 	%r22455, -21845;
	mov.u32 	%r22456, -1174470657;
	mov.u32 	%r22457, -1319895041;
	mov.u32 	%r22458, 514588670;
	mov.u32 	%r22459, -156174812;
	mov.u32 	%r22460, 1731252896;
	mov.u32 	%r22461, -209382721;
	mov.u32 	%r22462, 1685539716;
	mov.u32 	%r22463, 1129032919;
	mov.u32 	%r22464, 1260103606;
	mov.u32 	%r22465, 964683418;
	mov.u32 	%r22466, 436277738;
	// inline asm
	add.cc.u32 %r22407, %r22407, %r22455;
addc.cc.u32 %r22408, %r22408, %r22456;
addc.cc.u32 %r22409, %r22409, %r22457;
addc.cc.u32 %r22410, %r22410, %r22458;
addc.cc.u32 %r22411, %r22411, %r22459;
addc.cc.u32 %r22412, %r22412, %r22460;
addc.cc.u32 %r22413, %r22413, %r22461;
addc.cc.u32 %r22414, %r22414, %r22462;
addc.cc.u32 %r22415, %r22415, %r22463;
addc.cc.u32 %r22416, %r22416, %r22464;
addc.cc.u32 %r22417, %r22417, %r22465;
addc.u32 %r22418, %r22418, %r22466;

	// inline asm

BB5_454:
	// Callseq Start 94
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r22407;
	st.param.b32	[param0+4], %r22408;
	st.param.b32	[param0+8], %r22409;
	st.param.b32	[param0+12], %r22410;
	st.param.b32	[param0+16], %r22411;
	st.param.b32	[param0+20], %r22412;
	st.param.b32	[param0+24], %r22413;
	st.param.b32	[param0+28], %r22414;
	st.param.b32	[param0+32], %r22415;
	st.param.b32	[param0+36], %r22416;
	st.param.b32	[param0+40], %r22417;
	st.param.b32	[param0+44], %r22418;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r22335;
	st.param.b32	[param1+4], %r22336;
	st.param.b32	[param1+8], %r22337;
	st.param.b32	[param1+12], %r22338;
	st.param.b32	[param1+16], %r22339;
	st.param.b32	[param1+20], %r22340;
	st.param.b32	[param1+24], %r22341;
	st.param.b32	[param1+28], %r22342;
	st.param.b32	[param1+32], %r22343;
	st.param.b32	[param1+36], %r22344;
	st.param.b32	[param1+40], %r22345;
	st.param.b32	[param1+44], %r22346;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r1180, [retval0+0];
	ld.param.b32	%r1181, [retval0+4];
	ld.param.b32	%r1182, [retval0+8];
	ld.param.b32	%r1183, [retval0+12];
	ld.param.b32	%r1184, [retval0+16];
	ld.param.b32	%r1185, [retval0+20];
	ld.param.b32	%r1186, [retval0+24];
	ld.param.b32	%r1187, [retval0+28];
	ld.param.b32	%r1188, [retval0+32];
	ld.param.b32	%r1189, [retval0+36];
	ld.param.b32	%r1190, [retval0+40];
	ld.param.b32	%r1191, [retval0+44];
	
	//{
	}// Callseq End 94
	shl.b32 	%r22479, %r1095, 1;
	shr.u32 	%r22480, %r1094, 31;
	or.b32  	%r47816, %r22480, %r22479;
	shl.b32 	%r22481, %r1094, 1;
	shr.u32 	%r22482, %r1093, 31;
	or.b32  	%r47817, %r22482, %r22481;
	shl.b32 	%r22483, %r1093, 1;
	shr.u32 	%r22484, %r1092, 31;
	or.b32  	%r47818, %r22484, %r22483;
	shl.b32 	%r22485, %r1092, 1;
	shr.u32 	%r22486, %r1091, 31;
	or.b32  	%r47819, %r22486, %r22485;
	shl.b32 	%r22487, %r1091, 1;
	shr.u32 	%r22488, %r1090, 31;
	or.b32  	%r47820, %r22488, %r22487;
	shl.b32 	%r22489, %r1090, 1;
	shr.u32 	%r22490, %r1089, 31;
	or.b32  	%r47821, %r22490, %r22489;
	shl.b32 	%r22491, %r1089, 1;
	shr.u32 	%r22492, %r1088, 31;
	or.b32  	%r47822, %r22492, %r22491;
	shl.b32 	%r22493, %r1088, 1;
	shr.u32 	%r22494, %r1087, 31;
	or.b32  	%r47823, %r22494, %r22493;
	shl.b32 	%r22495, %r1087, 1;
	shr.u32 	%r22496, %r1086, 31;
	or.b32  	%r47824, %r22496, %r22495;
	shl.b32 	%r22497, %r1086, 1;
	shr.u32 	%r22498, %r1085, 31;
	or.b32  	%r47825, %r22498, %r22497;
	shl.b32 	%r22499, %r1085, 1;
	shr.u32 	%r22500, %r1084, 31;
	or.b32  	%r47826, %r22500, %r22499;
	shl.b32 	%r47827, %r1084, 1;
	setp.gt.u32	%p552, %r47816, 436277738;
	@%p552 bra 	BB5_476;

	setp.lt.u32	%p553, %r47816, 436277738;
	@%p553 bra 	BB5_477;

	setp.gt.u32	%p554, %r47817, 964683418;
	@%p554 bra 	BB5_476;

	setp.lt.u32	%p555, %r47817, 964683418;
	@%p555 bra 	BB5_477;

	setp.gt.u32	%p556, %r47818, 1260103606;
	@%p556 bra 	BB5_476;

	setp.lt.u32	%p557, %r47818, 1260103606;
	@%p557 bra 	BB5_477;

	setp.gt.u32	%p558, %r47819, 1129032919;
	@%p558 bra 	BB5_476;

	setp.lt.u32	%p559, %r47819, 1129032919;
	@%p559 bra 	BB5_477;

	setp.gt.u32	%p560, %r47820, 1685539716;
	@%p560 bra 	BB5_476;

	setp.lt.u32	%p561, %r47820, 1685539716;
	@%p561 bra 	BB5_477;

	setp.gt.u32	%p562, %r47821, -209382721;
	@%p562 bra 	BB5_476;

	setp.lt.u32	%p563, %r47821, -209382721;
	@%p563 bra 	BB5_477;

	setp.gt.u32	%p564, %r47822, 1731252896;
	@%p564 bra 	BB5_476;

	setp.lt.u32	%p565, %r47822, 1731252896;
	@%p565 bra 	BB5_477;

	setp.gt.u32	%p566, %r47823, -156174812;
	@%p566 bra 	BB5_476;

	setp.lt.u32	%p567, %r47823, -156174812;
	@%p567 bra 	BB5_477;

	setp.gt.u32	%p568, %r47824, 514588670;
	@%p568 bra 	BB5_476;

	setp.lt.u32	%p569, %r47824, 514588670;
	@%p569 bra 	BB5_477;

	setp.gt.u32	%p570, %r47825, -1319895041;
	@%p570 bra 	BB5_476;

	setp.lt.u32	%p571, %r47825, -1319895041;
	@%p571 bra 	BB5_477;

	setp.gt.u32	%p572, %r47826, -1174470657;
	@%p572 bra 	BB5_476;

	setp.lt.u32	%p573, %r47826, -1174470657;
	setp.lt.u32	%p574, %r47827, -21845;
	or.pred  	%p575, %p573, %p574;
	@%p575 bra 	BB5_477;

BB5_476:
	mov.u32 	%r22513, -21845;
	mov.u32 	%r22514, -1174470657;
	mov.u32 	%r22515, -1319895041;
	mov.u32 	%r22516, 514588670;
	mov.u32 	%r22517, -156174812;
	mov.u32 	%r22518, 1731252896;
	mov.u32 	%r22519, -209382721;
	mov.u32 	%r22520, 1685539716;
	mov.u32 	%r22521, 1129032919;
	mov.u32 	%r22522, 1260103606;
	mov.u32 	%r22523, 964683418;
	mov.u32 	%r22524, 436277738;
	// inline asm
	sub.cc.u32 %r47827, %r47827, %r22513;
subc.cc.u32 %r47826, %r47826, %r22514;
subc.cc.u32 %r47825, %r47825, %r22515;
subc.cc.u32 %r47824, %r47824, %r22516;
subc.cc.u32 %r47823, %r47823, %r22517;
subc.cc.u32 %r47822, %r47822, %r22518;
subc.cc.u32 %r47821, %r47821, %r22519;
subc.cc.u32 %r47820, %r47820, %r22520;
subc.cc.u32 %r47819, %r47819, %r22521;
subc.cc.u32 %r47818, %r47818, %r22522;
subc.cc.u32 %r47817, %r47817, %r22523;
subc.u32 %r47816, %r47816, %r22524;

	// inline asm

BB5_477:
	// Callseq Start 95
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r48440;
	st.param.b32	[param0+4], %r48441;
	st.param.b32	[param0+8], %r48442;
	st.param.b32	[param0+12], %r48443;
	st.param.b32	[param0+16], %r48444;
	st.param.b32	[param0+20], %r48445;
	st.param.b32	[param0+24], %r48446;
	st.param.b32	[param0+28], %r48447;
	st.param.b32	[param0+32], %r48448;
	st.param.b32	[param0+36], %r48449;
	st.param.b32	[param0+40], %r48450;
	st.param.b32	[param0+44], %r48451;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r23561;
	st.param.b32	[param1+4], %r23562;
	st.param.b32	[param1+8], %r23563;
	st.param.b32	[param1+12], %r23564;
	st.param.b32	[param1+16], %r23565;
	st.param.b32	[param1+20], %r23566;
	st.param.b32	[param1+24], %r23567;
	st.param.b32	[param1+28], %r23568;
	st.param.b32	[param1+32], %r23569;
	st.param.b32	[param1+36], %r23570;
	st.param.b32	[param1+40], %r23571;
	st.param.b32	[param1+44], %r23572;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r1276, [retval0+0];
	ld.param.b32	%r1277, [retval0+4];
	ld.param.b32	%r1278, [retval0+8];
	ld.param.b32	%r1279, [retval0+12];
	ld.param.b32	%r1280, [retval0+16];
	ld.param.b32	%r1281, [retval0+20];
	ld.param.b32	%r1282, [retval0+24];
	ld.param.b32	%r1283, [retval0+28];
	ld.param.b32	%r1284, [retval0+32];
	ld.param.b32	%r1285, [retval0+36];
	ld.param.b32	%r1286, [retval0+40];
	ld.param.b32	%r1287, [retval0+44];
	
	//{
	}// Callseq End 95
	mov.u32 	%r22538, %r48441;
	mov.u32 	%r22545, %r48448;
	mov.u32 	%r22540, %r48443;
	mov.u32 	%r22547, %r48450;
	mov.u32 	%r22542, %r48445;
	mov.u32 	%r22537, %r48440;
	mov.u32 	%r22544, %r48447;
	mov.u32 	%r22539, %r48442;
	mov.u32 	%r22546, %r48449;
	mov.u32 	%r22541, %r48444;
	mov.u32 	%r22548, %r48451;
	mov.u32 	%r22543, %r48446;
	// inline asm
	add.cc.u32 %r22537, %r22537, %r23561;
addc.cc.u32 %r22538, %r22538, %r23562;
addc.cc.u32 %r22539, %r22539, %r23563;
addc.cc.u32 %r22540, %r22540, %r23564;
addc.cc.u32 %r22541, %r22541, %r23565;
addc.cc.u32 %r22542, %r22542, %r23566;
addc.cc.u32 %r22543, %r22543, %r23567;
addc.cc.u32 %r22544, %r22544, %r23568;
addc.cc.u32 %r22545, %r22545, %r23569;
addc.cc.u32 %r22546, %r22546, %r23570;
addc.cc.u32 %r22547, %r22547, %r23571;
addc.u32 %r22548, %r22548, %r23572;

	// inline asm
	setp.gt.u32	%p576, %r22548, 436277738;
	@%p576 bra 	BB5_499;

	setp.lt.u32	%p577, %r22548, 436277738;
	@%p577 bra 	BB5_500;

	setp.gt.u32	%p578, %r22547, 964683418;
	@%p578 bra 	BB5_499;

	setp.lt.u32	%p579, %r22547, 964683418;
	@%p579 bra 	BB5_500;

	setp.gt.u32	%p580, %r22546, 1260103606;
	@%p580 bra 	BB5_499;

	setp.lt.u32	%p581, %r22546, 1260103606;
	@%p581 bra 	BB5_500;

	setp.gt.u32	%p582, %r22545, 1129032919;
	@%p582 bra 	BB5_499;

	setp.lt.u32	%p583, %r22545, 1129032919;
	@%p583 bra 	BB5_500;

	setp.gt.u32	%p584, %r22544, 1685539716;
	@%p584 bra 	BB5_499;

	setp.lt.u32	%p585, %r22544, 1685539716;
	@%p585 bra 	BB5_500;

	setp.gt.u32	%p586, %r22543, -209382721;
	@%p586 bra 	BB5_499;

	setp.lt.u32	%p587, %r22543, -209382721;
	@%p587 bra 	BB5_500;

	setp.gt.u32	%p588, %r22542, 1731252896;
	@%p588 bra 	BB5_499;

	setp.lt.u32	%p589, %r22542, 1731252896;
	@%p589 bra 	BB5_500;

	setp.gt.u32	%p590, %r22541, -156174812;
	@%p590 bra 	BB5_499;

	setp.lt.u32	%p591, %r22541, -156174812;
	@%p591 bra 	BB5_500;

	setp.gt.u32	%p592, %r22540, 514588670;
	@%p592 bra 	BB5_499;

	setp.lt.u32	%p593, %r22540, 514588670;
	@%p593 bra 	BB5_500;

	setp.gt.u32	%p594, %r22539, -1319895041;
	@%p594 bra 	BB5_499;

	setp.lt.u32	%p595, %r22539, -1319895041;
	@%p595 bra 	BB5_500;

	setp.gt.u32	%p596, %r22538, -1174470657;
	@%p596 bra 	BB5_499;

	setp.lt.u32	%p597, %r22538, -1174470657;
	setp.lt.u32	%p598, %r22537, -21845;
	or.pred  	%p599, %p597, %p598;
	@%p599 bra 	BB5_500;

BB5_499:
	mov.u32 	%r22585, -21845;
	mov.u32 	%r22586, -1174470657;
	mov.u32 	%r22587, -1319895041;
	mov.u32 	%r22588, 514588670;
	mov.u32 	%r22589, -156174812;
	mov.u32 	%r22590, 1731252896;
	mov.u32 	%r22591, -209382721;
	mov.u32 	%r22592, 1685539716;
	mov.u32 	%r22593, 1129032919;
	mov.u32 	%r22594, 1260103606;
	mov.u32 	%r22595, 964683418;
	mov.u32 	%r22596, 436277738;
	// inline asm
	sub.cc.u32 %r22537, %r22537, %r22585;
subc.cc.u32 %r22538, %r22538, %r22586;
subc.cc.u32 %r22539, %r22539, %r22587;
subc.cc.u32 %r22540, %r22540, %r22588;
subc.cc.u32 %r22541, %r22541, %r22589;
subc.cc.u32 %r22542, %r22542, %r22590;
subc.cc.u32 %r22543, %r22543, %r22591;
subc.cc.u32 %r22544, %r22544, %r22592;
subc.cc.u32 %r22545, %r22545, %r22593;
subc.cc.u32 %r22546, %r22546, %r22594;
subc.cc.u32 %r22547, %r22547, %r22595;
subc.u32 %r22548, %r22548, %r22596;

	// inline asm

BB5_500:
	mov.u32 	%r22610, %r48441;
	mov.u32 	%r22617, %r48448;
	mov.u32 	%r22612, %r48443;
	mov.u32 	%r22619, %r48450;
	mov.u32 	%r22614, %r48445;
	mov.u32 	%r22609, %r48440;
	mov.u32 	%r22616, %r48447;
	mov.u32 	%r22611, %r48442;
	mov.u32 	%r22618, %r48449;
	mov.u32 	%r22613, %r48444;
	mov.u32 	%r22620, %r48451;
	mov.u32 	%r22615, %r48446;
	// inline asm
	sub.cc.u32 %r22609, %r22609, %r23561;
subc.cc.u32 %r22610, %r22610, %r23562;
subc.cc.u32 %r22611, %r22611, %r23563;
subc.cc.u32 %r22612, %r22612, %r23564;
subc.cc.u32 %r22613, %r22613, %r23565;
subc.cc.u32 %r22614, %r22614, %r23566;
subc.cc.u32 %r22615, %r22615, %r23567;
subc.cc.u32 %r22616, %r22616, %r23568;
subc.cc.u32 %r22617, %r22617, %r23569;
subc.cc.u32 %r22618, %r22618, %r23570;
subc.cc.u32 %r22619, %r22619, %r23571;
subc.u32 %r22620, %r22620, %r23572;

	// inline asm
	setp.gt.u32	%p600, %r48451, %r23572;
	@%p600 bra 	BB5_523;

	setp.lt.u32	%p601, %r48451, %r23572;
	@%p601 bra 	BB5_522;

	setp.gt.u32	%p602, %r48450, %r23571;
	@%p602 bra 	BB5_523;

	setp.lt.u32	%p603, %r48450, %r23571;
	@%p603 bra 	BB5_522;

	setp.gt.u32	%p604, %r48449, %r23570;
	@%p604 bra 	BB5_523;

	setp.lt.u32	%p605, %r48449, %r23570;
	@%p605 bra 	BB5_522;

	setp.gt.u32	%p606, %r48448, %r23569;
	@%p606 bra 	BB5_523;

	setp.lt.u32	%p607, %r48448, %r23569;
	@%p607 bra 	BB5_522;

	setp.gt.u32	%p608, %r48447, %r23568;
	@%p608 bra 	BB5_523;

	setp.lt.u32	%p609, %r48447, %r23568;
	@%p609 bra 	BB5_522;

	setp.gt.u32	%p610, %r48446, %r23567;
	@%p610 bra 	BB5_523;

	setp.lt.u32	%p611, %r48446, %r23567;
	@%p611 bra 	BB5_522;

	setp.gt.u32	%p612, %r48445, %r23566;
	@%p612 bra 	BB5_523;

	setp.lt.u32	%p613, %r48445, %r23566;
	@%p613 bra 	BB5_522;

	setp.gt.u32	%p614, %r48444, %r23565;
	@%p614 bra 	BB5_523;

	setp.lt.u32	%p615, %r48444, %r23565;
	@%p615 bra 	BB5_522;

	setp.gt.u32	%p616, %r48443, %r23564;
	@%p616 bra 	BB5_523;

	setp.lt.u32	%p617, %r48443, %r23564;
	@%p617 bra 	BB5_522;

	setp.gt.u32	%p618, %r48442, %r23563;
	@%p618 bra 	BB5_523;

	setp.lt.u32	%p619, %r48442, %r23563;
	@%p619 bra 	BB5_522;

	setp.gt.u32	%p620, %r48441, %r23562;
	@%p620 bra 	BB5_523;

	setp.ge.u32	%p621, %r48441, %r23562;
	setp.ge.u32	%p622, %r48440, %r23561;
	and.pred  	%p623, %p621, %p622;
	@%p623 bra 	BB5_523;

BB5_522:
	mov.u32 	%r22657, -21845;
	mov.u32 	%r22658, -1174470657;
	mov.u32 	%r22659, -1319895041;
	mov.u32 	%r22660, 514588670;
	mov.u32 	%r22661, -156174812;
	mov.u32 	%r22662, 1731252896;
	mov.u32 	%r22663, -209382721;
	mov.u32 	%r22664, 1685539716;
	mov.u32 	%r22665, 1129032919;
	mov.u32 	%r22666, 1260103606;
	mov.u32 	%r22667, 964683418;
	mov.u32 	%r22668, 436277738;
	// inline asm
	add.cc.u32 %r22609, %r22609, %r22657;
addc.cc.u32 %r22610, %r22610, %r22658;
addc.cc.u32 %r22611, %r22611, %r22659;
addc.cc.u32 %r22612, %r22612, %r22660;
addc.cc.u32 %r22613, %r22613, %r22661;
addc.cc.u32 %r22614, %r22614, %r22662;
addc.cc.u32 %r22615, %r22615, %r22663;
addc.cc.u32 %r22616, %r22616, %r22664;
addc.cc.u32 %r22617, %r22617, %r22665;
addc.cc.u32 %r22618, %r22618, %r22666;
addc.cc.u32 %r22619, %r22619, %r22667;
addc.u32 %r22620, %r22620, %r22668;

	// inline asm

BB5_523:
	// Callseq Start 96
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r22609;
	st.param.b32	[param0+4], %r22610;
	st.param.b32	[param0+8], %r22611;
	st.param.b32	[param0+12], %r22612;
	st.param.b32	[param0+16], %r22613;
	st.param.b32	[param0+20], %r22614;
	st.param.b32	[param0+24], %r22615;
	st.param.b32	[param0+28], %r22616;
	st.param.b32	[param0+32], %r22617;
	st.param.b32	[param0+36], %r22618;
	st.param.b32	[param0+40], %r22619;
	st.param.b32	[param0+44], %r22620;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r22537;
	st.param.b32	[param1+4], %r22538;
	st.param.b32	[param1+8], %r22539;
	st.param.b32	[param1+12], %r22540;
	st.param.b32	[param1+16], %r22541;
	st.param.b32	[param1+20], %r22542;
	st.param.b32	[param1+24], %r22543;
	st.param.b32	[param1+28], %r22544;
	st.param.b32	[param1+32], %r22545;
	st.param.b32	[param1+36], %r22546;
	st.param.b32	[param1+40], %r22547;
	st.param.b32	[param1+44], %r22548;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r1372, [retval0+0];
	ld.param.b32	%r1373, [retval0+4];
	ld.param.b32	%r1374, [retval0+8];
	ld.param.b32	%r1375, [retval0+12];
	ld.param.b32	%r1376, [retval0+16];
	ld.param.b32	%r1377, [retval0+20];
	ld.param.b32	%r1378, [retval0+24];
	ld.param.b32	%r1379, [retval0+28];
	ld.param.b32	%r1380, [retval0+32];
	ld.param.b32	%r1381, [retval0+36];
	ld.param.b32	%r1382, [retval0+40];
	ld.param.b32	%r1383, [retval0+44];
	
	//{
	}// Callseq End 96
	shl.b32 	%r22681, %r1287, 1;
	shr.u32 	%r22682, %r1286, 31;
	or.b32  	%r47852, %r22682, %r22681;
	shl.b32 	%r22683, %r1286, 1;
	shr.u32 	%r22684, %r1285, 31;
	or.b32  	%r47853, %r22684, %r22683;
	shl.b32 	%r22685, %r1285, 1;
	shr.u32 	%r22686, %r1284, 31;
	or.b32  	%r47854, %r22686, %r22685;
	shl.b32 	%r22687, %r1284, 1;
	shr.u32 	%r22688, %r1283, 31;
	or.b32  	%r47855, %r22688, %r22687;
	shl.b32 	%r22689, %r1283, 1;
	shr.u32 	%r22690, %r1282, 31;
	or.b32  	%r47856, %r22690, %r22689;
	shl.b32 	%r22691, %r1282, 1;
	shr.u32 	%r22692, %r1281, 31;
	or.b32  	%r47857, %r22692, %r22691;
	shl.b32 	%r22693, %r1281, 1;
	shr.u32 	%r22694, %r1280, 31;
	or.b32  	%r47858, %r22694, %r22693;
	shl.b32 	%r22695, %r1280, 1;
	shr.u32 	%r22696, %r1279, 31;
	or.b32  	%r47859, %r22696, %r22695;
	shl.b32 	%r22697, %r1279, 1;
	shr.u32 	%r22698, %r1278, 31;
	or.b32  	%r47860, %r22698, %r22697;
	shl.b32 	%r22699, %r1278, 1;
	shr.u32 	%r22700, %r1277, 31;
	or.b32  	%r47861, %r22700, %r22699;
	shl.b32 	%r22701, %r1277, 1;
	shr.u32 	%r22702, %r1276, 31;
	or.b32  	%r47862, %r22702, %r22701;
	shl.b32 	%r47863, %r1276, 1;
	setp.gt.u32	%p624, %r47852, 436277738;
	@%p624 bra 	BB5_545;

	setp.lt.u32	%p625, %r47852, 436277738;
	@%p625 bra 	BB5_546;

	setp.gt.u32	%p626, %r47853, 964683418;
	@%p626 bra 	BB5_545;

	setp.lt.u32	%p627, %r47853, 964683418;
	@%p627 bra 	BB5_546;

	setp.gt.u32	%p628, %r47854, 1260103606;
	@%p628 bra 	BB5_545;

	setp.lt.u32	%p629, %r47854, 1260103606;
	@%p629 bra 	BB5_546;

	setp.gt.u32	%p630, %r47855, 1129032919;
	@%p630 bra 	BB5_545;

	setp.lt.u32	%p631, %r47855, 1129032919;
	@%p631 bra 	BB5_546;

	setp.gt.u32	%p632, %r47856, 1685539716;
	@%p632 bra 	BB5_545;

	setp.lt.u32	%p633, %r47856, 1685539716;
	@%p633 bra 	BB5_546;

	setp.gt.u32	%p634, %r47857, -209382721;
	@%p634 bra 	BB5_545;

	setp.lt.u32	%p635, %r47857, -209382721;
	@%p635 bra 	BB5_546;

	setp.gt.u32	%p636, %r47858, 1731252896;
	@%p636 bra 	BB5_545;

	setp.lt.u32	%p637, %r47858, 1731252896;
	@%p637 bra 	BB5_546;

	setp.gt.u32	%p638, %r47859, -156174812;
	@%p638 bra 	BB5_545;

	setp.lt.u32	%p639, %r47859, -156174812;
	@%p639 bra 	BB5_546;

	setp.gt.u32	%p640, %r47860, 514588670;
	@%p640 bra 	BB5_545;

	setp.lt.u32	%p641, %r47860, 514588670;
	@%p641 bra 	BB5_546;

	setp.gt.u32	%p642, %r47861, -1319895041;
	@%p642 bra 	BB5_545;

	setp.lt.u32	%p643, %r47861, -1319895041;
	@%p643 bra 	BB5_546;

	setp.gt.u32	%p644, %r47862, -1174470657;
	@%p644 bra 	BB5_545;

	setp.lt.u32	%p645, %r47862, -1174470657;
	setp.lt.u32	%p646, %r47863, -21845;
	or.pred  	%p647, %p645, %p646;
	@%p647 bra 	BB5_546;

BB5_545:
	mov.u32 	%r22715, -21845;
	mov.u32 	%r22716, -1174470657;
	mov.u32 	%r22717, -1319895041;
	mov.u32 	%r22718, 514588670;
	mov.u32 	%r22719, -156174812;
	mov.u32 	%r22720, 1731252896;
	mov.u32 	%r22721, -209382721;
	mov.u32 	%r22722, 1685539716;
	mov.u32 	%r22723, 1129032919;
	mov.u32 	%r22724, 1260103606;
	mov.u32 	%r22725, 964683418;
	mov.u32 	%r22726, 436277738;
	// inline asm
	sub.cc.u32 %r47863, %r47863, %r22715;
subc.cc.u32 %r47862, %r47862, %r22716;
subc.cc.u32 %r47861, %r47861, %r22717;
subc.cc.u32 %r47860, %r47860, %r22718;
subc.cc.u32 %r47859, %r47859, %r22719;
subc.cc.u32 %r47858, %r47858, %r22720;
subc.cc.u32 %r47857, %r47857, %r22721;
subc.cc.u32 %r47856, %r47856, %r22722;
subc.cc.u32 %r47855, %r47855, %r22723;
subc.cc.u32 %r47854, %r47854, %r22724;
subc.cc.u32 %r47853, %r47853, %r22725;
subc.u32 %r47852, %r47852, %r22726;

	// inline asm

BB5_546:
	// Callseq Start 97
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r1372;
	st.param.b32	[param0+4], %r1373;
	st.param.b32	[param0+8], %r1374;
	st.param.b32	[param0+12], %r1375;
	st.param.b32	[param0+16], %r1376;
	st.param.b32	[param0+20], %r1377;
	st.param.b32	[param0+24], %r1378;
	st.param.b32	[param0+28], %r1379;
	st.param.b32	[param0+32], %r1380;
	st.param.b32	[param0+36], %r1381;
	st.param.b32	[param0+40], %r1382;
	st.param.b32	[param0+44], %r1383;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r47863;
	st.param.b32	[param1+4], %r47862;
	st.param.b32	[param1+8], %r47861;
	st.param.b32	[param1+12], %r47860;
	st.param.b32	[param1+16], %r47859;
	st.param.b32	[param1+20], %r47858;
	st.param.b32	[param1+24], %r47857;
	st.param.b32	[param1+28], %r47856;
	st.param.b32	[param1+32], %r47855;
	st.param.b32	[param1+36], %r47854;
	st.param.b32	[param1+40], %r47853;
	st.param.b32	[param1+44], %r47852;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r1432, [retval0+0];
	ld.param.b32	%r1433, [retval0+4];
	ld.param.b32	%r1434, [retval0+8];
	ld.param.b32	%r1435, [retval0+12];
	ld.param.b32	%r1436, [retval0+16];
	ld.param.b32	%r1437, [retval0+20];
	ld.param.b32	%r1438, [retval0+24];
	ld.param.b32	%r1439, [retval0+28];
	ld.param.b32	%r1440, [retval0+32];
	ld.param.b32	%r1441, [retval0+36];
	ld.param.b32	%r1442, [retval0+40];
	ld.param.b32	%r1443, [retval0+44];
	
	//{
	}// Callseq End 97
	mov.u32 	%r22744, %r1377;
	mov.u32 	%r22739, %r1372;
	mov.u32 	%r22746, %r1379;
	mov.u32 	%r22741, %r1374;
	mov.u32 	%r22748, %r1381;
	mov.u32 	%r22743, %r1376;
	mov.u32 	%r22750, %r1383;
	mov.u32 	%r22745, %r1378;
	mov.u32 	%r22740, %r1373;
	mov.u32 	%r22747, %r1380;
	mov.u32 	%r22742, %r1375;
	mov.u32 	%r22749, %r1382;
	// inline asm
	add.cc.u32 %r22739, %r22739, %r47863;
addc.cc.u32 %r22740, %r22740, %r47862;
addc.cc.u32 %r22741, %r22741, %r47861;
addc.cc.u32 %r22742, %r22742, %r47860;
addc.cc.u32 %r22743, %r22743, %r47859;
addc.cc.u32 %r22744, %r22744, %r47858;
addc.cc.u32 %r22745, %r22745, %r47857;
addc.cc.u32 %r22746, %r22746, %r47856;
addc.cc.u32 %r22747, %r22747, %r47855;
addc.cc.u32 %r22748, %r22748, %r47854;
addc.cc.u32 %r22749, %r22749, %r47853;
addc.u32 %r22750, %r22750, %r47852;

	// inline asm
	setp.gt.u32	%p648, %r22750, 436277738;
	@%p648 bra 	BB5_568;

	setp.lt.u32	%p649, %r22750, 436277738;
	@%p649 bra 	BB5_569;

	setp.gt.u32	%p650, %r22749, 964683418;
	@%p650 bra 	BB5_568;

	setp.lt.u32	%p651, %r22749, 964683418;
	@%p651 bra 	BB5_569;

	setp.gt.u32	%p652, %r22748, 1260103606;
	@%p652 bra 	BB5_568;

	setp.lt.u32	%p653, %r22748, 1260103606;
	@%p653 bra 	BB5_569;

	setp.gt.u32	%p654, %r22747, 1129032919;
	@%p654 bra 	BB5_568;

	setp.lt.u32	%p655, %r22747, 1129032919;
	@%p655 bra 	BB5_569;

	setp.gt.u32	%p656, %r22746, 1685539716;
	@%p656 bra 	BB5_568;

	setp.lt.u32	%p657, %r22746, 1685539716;
	@%p657 bra 	BB5_569;

	setp.gt.u32	%p658, %r22745, -209382721;
	@%p658 bra 	BB5_568;

	setp.lt.u32	%p659, %r22745, -209382721;
	@%p659 bra 	BB5_569;

	setp.gt.u32	%p660, %r22744, 1731252896;
	@%p660 bra 	BB5_568;

	setp.lt.u32	%p661, %r22744, 1731252896;
	@%p661 bra 	BB5_569;

	setp.gt.u32	%p662, %r22743, -156174812;
	@%p662 bra 	BB5_568;

	setp.lt.u32	%p663, %r22743, -156174812;
	@%p663 bra 	BB5_569;

	setp.gt.u32	%p664, %r22742, 514588670;
	@%p664 bra 	BB5_568;

	setp.lt.u32	%p665, %r22742, 514588670;
	@%p665 bra 	BB5_569;

	setp.gt.u32	%p666, %r22741, -1319895041;
	@%p666 bra 	BB5_568;

	setp.lt.u32	%p667, %r22741, -1319895041;
	@%p667 bra 	BB5_569;

	setp.gt.u32	%p668, %r22740, -1174470657;
	@%p668 bra 	BB5_568;

	setp.lt.u32	%p669, %r22740, -1174470657;
	setp.lt.u32	%p670, %r22739, -21845;
	or.pred  	%p671, %p669, %p670;
	@%p671 bra 	BB5_569;

BB5_568:
	mov.u32 	%r22787, -21845;
	mov.u32 	%r22788, -1174470657;
	mov.u32 	%r22789, -1319895041;
	mov.u32 	%r22790, 514588670;
	mov.u32 	%r22791, -156174812;
	mov.u32 	%r22792, 1731252896;
	mov.u32 	%r22793, -209382721;
	mov.u32 	%r22794, 1685539716;
	mov.u32 	%r22795, 1129032919;
	mov.u32 	%r22796, 1260103606;
	mov.u32 	%r22797, 964683418;
	mov.u32 	%r22798, 436277738;
	// inline asm
	sub.cc.u32 %r22739, %r22739, %r22787;
subc.cc.u32 %r22740, %r22740, %r22788;
subc.cc.u32 %r22741, %r22741, %r22789;
subc.cc.u32 %r22742, %r22742, %r22790;
subc.cc.u32 %r22743, %r22743, %r22791;
subc.cc.u32 %r22744, %r22744, %r22792;
subc.cc.u32 %r22745, %r22745, %r22793;
subc.cc.u32 %r22746, %r22746, %r22794;
subc.cc.u32 %r22747, %r22747, %r22795;
subc.cc.u32 %r22748, %r22748, %r22796;
subc.cc.u32 %r22749, %r22749, %r22797;
subc.u32 %r22750, %r22750, %r22798;

	// inline asm

BB5_569:
	mov.u32 	%r22816, %r1377;
	mov.u32 	%r22811, %r1372;
	mov.u32 	%r22818, %r1379;
	mov.u32 	%r22813, %r1374;
	mov.u32 	%r22820, %r1381;
	mov.u32 	%r22815, %r1376;
	mov.u32 	%r22822, %r1383;
	mov.u32 	%r22817, %r1378;
	mov.u32 	%r22812, %r1373;
	mov.u32 	%r22819, %r1380;
	mov.u32 	%r22814, %r1375;
	mov.u32 	%r22821, %r1382;
	// inline asm
	sub.cc.u32 %r22811, %r22811, %r47863;
subc.cc.u32 %r22812, %r22812, %r47862;
subc.cc.u32 %r22813, %r22813, %r47861;
subc.cc.u32 %r22814, %r22814, %r47860;
subc.cc.u32 %r22815, %r22815, %r47859;
subc.cc.u32 %r22816, %r22816, %r47858;
subc.cc.u32 %r22817, %r22817, %r47857;
subc.cc.u32 %r22818, %r22818, %r47856;
subc.cc.u32 %r22819, %r22819, %r47855;
subc.cc.u32 %r22820, %r22820, %r47854;
subc.cc.u32 %r22821, %r22821, %r47853;
subc.u32 %r22822, %r22822, %r47852;

	// inline asm
	setp.gt.u32	%p672, %r1383, %r47852;
	@%p672 bra 	BB5_592;

	setp.lt.u32	%p673, %r1383, %r47852;
	@%p673 bra 	BB5_591;

	setp.gt.u32	%p674, %r1382, %r47853;
	@%p674 bra 	BB5_592;

	setp.lt.u32	%p675, %r1382, %r47853;
	@%p675 bra 	BB5_591;

	setp.gt.u32	%p676, %r1381, %r47854;
	@%p676 bra 	BB5_592;

	setp.lt.u32	%p677, %r1381, %r47854;
	@%p677 bra 	BB5_591;

	setp.gt.u32	%p678, %r1380, %r47855;
	@%p678 bra 	BB5_592;

	setp.lt.u32	%p679, %r1380, %r47855;
	@%p679 bra 	BB5_591;

	setp.gt.u32	%p680, %r1379, %r47856;
	@%p680 bra 	BB5_592;

	setp.lt.u32	%p681, %r1379, %r47856;
	@%p681 bra 	BB5_591;

	setp.gt.u32	%p682, %r1378, %r47857;
	@%p682 bra 	BB5_592;

	setp.lt.u32	%p683, %r1378, %r47857;
	@%p683 bra 	BB5_591;

	setp.gt.u32	%p684, %r1377, %r47858;
	@%p684 bra 	BB5_592;

	setp.lt.u32	%p685, %r1377, %r47858;
	@%p685 bra 	BB5_591;

	setp.gt.u32	%p686, %r1376, %r47859;
	@%p686 bra 	BB5_592;

	setp.lt.u32	%p687, %r1376, %r47859;
	@%p687 bra 	BB5_591;

	setp.gt.u32	%p688, %r1375, %r47860;
	@%p688 bra 	BB5_592;

	setp.lt.u32	%p689, %r1375, %r47860;
	@%p689 bra 	BB5_591;

	setp.gt.u32	%p690, %r1374, %r47861;
	@%p690 bra 	BB5_592;

	setp.lt.u32	%p691, %r1374, %r47861;
	@%p691 bra 	BB5_591;

	setp.gt.u32	%p692, %r1373, %r47862;
	@%p692 bra 	BB5_592;

	setp.ge.u32	%p693, %r1373, %r47862;
	setp.ge.u32	%p694, %r1372, %r47863;
	and.pred  	%p695, %p693, %p694;
	@%p695 bra 	BB5_592;

BB5_591:
	mov.u32 	%r22859, -21845;
	mov.u32 	%r22860, -1174470657;
	mov.u32 	%r22861, -1319895041;
	mov.u32 	%r22862, 514588670;
	mov.u32 	%r22863, -156174812;
	mov.u32 	%r22864, 1731252896;
	mov.u32 	%r22865, -209382721;
	mov.u32 	%r22866, 1685539716;
	mov.u32 	%r22867, 1129032919;
	mov.u32 	%r22868, 1260103606;
	mov.u32 	%r22869, 964683418;
	mov.u32 	%r22870, 436277738;
	// inline asm
	add.cc.u32 %r22811, %r22811, %r22859;
addc.cc.u32 %r22812, %r22812, %r22860;
addc.cc.u32 %r22813, %r22813, %r22861;
addc.cc.u32 %r22814, %r22814, %r22862;
addc.cc.u32 %r22815, %r22815, %r22863;
addc.cc.u32 %r22816, %r22816, %r22864;
addc.cc.u32 %r22817, %r22817, %r22865;
addc.cc.u32 %r22818, %r22818, %r22866;
addc.cc.u32 %r22819, %r22819, %r22867;
addc.cc.u32 %r22820, %r22820, %r22868;
addc.cc.u32 %r22821, %r22821, %r22869;
addc.u32 %r22822, %r22822, %r22870;

	// inline asm

BB5_592:
	// Callseq Start 98
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r22811;
	st.param.b32	[param0+4], %r22812;
	st.param.b32	[param0+8], %r22813;
	st.param.b32	[param0+12], %r22814;
	st.param.b32	[param0+16], %r22815;
	st.param.b32	[param0+20], %r22816;
	st.param.b32	[param0+24], %r22817;
	st.param.b32	[param0+28], %r22818;
	st.param.b32	[param0+32], %r22819;
	st.param.b32	[param0+36], %r22820;
	st.param.b32	[param0+40], %r22821;
	st.param.b32	[param0+44], %r22822;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r22739;
	st.param.b32	[param1+4], %r22740;
	st.param.b32	[param1+8], %r22741;
	st.param.b32	[param1+12], %r22742;
	st.param.b32	[param1+16], %r22743;
	st.param.b32	[param1+20], %r22744;
	st.param.b32	[param1+24], %r22745;
	st.param.b32	[param1+28], %r22746;
	st.param.b32	[param1+32], %r22747;
	st.param.b32	[param1+36], %r22748;
	st.param.b32	[param1+40], %r22749;
	st.param.b32	[param1+44], %r22750;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r1528, [retval0+0];
	ld.param.b32	%r1529, [retval0+4];
	ld.param.b32	%r1530, [retval0+8];
	ld.param.b32	%r1531, [retval0+12];
	ld.param.b32	%r1532, [retval0+16];
	ld.param.b32	%r1533, [retval0+20];
	ld.param.b32	%r1534, [retval0+24];
	ld.param.b32	%r1535, [retval0+28];
	ld.param.b32	%r1536, [retval0+32];
	ld.param.b32	%r1537, [retval0+36];
	ld.param.b32	%r1538, [retval0+40];
	ld.param.b32	%r1539, [retval0+44];
	
	//{
	}// Callseq End 98
	shl.b32 	%r22883, %r1443, 1;
	shr.u32 	%r22884, %r1442, 31;
	or.b32  	%r47888, %r22884, %r22883;
	shl.b32 	%r22885, %r1442, 1;
	shr.u32 	%r22886, %r1441, 31;
	or.b32  	%r47889, %r22886, %r22885;
	shl.b32 	%r22887, %r1441, 1;
	shr.u32 	%r22888, %r1440, 31;
	or.b32  	%r47890, %r22888, %r22887;
	shl.b32 	%r22889, %r1440, 1;
	shr.u32 	%r22890, %r1439, 31;
	or.b32  	%r47891, %r22890, %r22889;
	shl.b32 	%r22891, %r1439, 1;
	shr.u32 	%r22892, %r1438, 31;
	or.b32  	%r47892, %r22892, %r22891;
	shl.b32 	%r22893, %r1438, 1;
	shr.u32 	%r22894, %r1437, 31;
	or.b32  	%r47893, %r22894, %r22893;
	shl.b32 	%r22895, %r1437, 1;
	shr.u32 	%r22896, %r1436, 31;
	or.b32  	%r47894, %r22896, %r22895;
	shl.b32 	%r22897, %r1436, 1;
	shr.u32 	%r22898, %r1435, 31;
	or.b32  	%r47895, %r22898, %r22897;
	shl.b32 	%r22899, %r1435, 1;
	shr.u32 	%r22900, %r1434, 31;
	or.b32  	%r47896, %r22900, %r22899;
	shl.b32 	%r22901, %r1434, 1;
	shr.u32 	%r22902, %r1433, 31;
	or.b32  	%r47897, %r22902, %r22901;
	shl.b32 	%r22903, %r1433, 1;
	shr.u32 	%r22904, %r1432, 31;
	or.b32  	%r47898, %r22904, %r22903;
	shl.b32 	%r47899, %r1432, 1;
	setp.gt.u32	%p696, %r47888, 436277738;
	@%p696 bra 	BB5_614;

	setp.lt.u32	%p697, %r47888, 436277738;
	@%p697 bra 	BB5_615;

	setp.gt.u32	%p698, %r47889, 964683418;
	@%p698 bra 	BB5_614;

	setp.lt.u32	%p699, %r47889, 964683418;
	@%p699 bra 	BB5_615;

	setp.gt.u32	%p700, %r47890, 1260103606;
	@%p700 bra 	BB5_614;

	setp.lt.u32	%p701, %r47890, 1260103606;
	@%p701 bra 	BB5_615;

	setp.gt.u32	%p702, %r47891, 1129032919;
	@%p702 bra 	BB5_614;

	setp.lt.u32	%p703, %r47891, 1129032919;
	@%p703 bra 	BB5_615;

	setp.gt.u32	%p704, %r47892, 1685539716;
	@%p704 bra 	BB5_614;

	setp.lt.u32	%p705, %r47892, 1685539716;
	@%p705 bra 	BB5_615;

	setp.gt.u32	%p706, %r47893, -209382721;
	@%p706 bra 	BB5_614;

	setp.lt.u32	%p707, %r47893, -209382721;
	@%p707 bra 	BB5_615;

	setp.gt.u32	%p708, %r47894, 1731252896;
	@%p708 bra 	BB5_614;

	setp.lt.u32	%p709, %r47894, 1731252896;
	@%p709 bra 	BB5_615;

	setp.gt.u32	%p710, %r47895, -156174812;
	@%p710 bra 	BB5_614;

	setp.lt.u32	%p711, %r47895, -156174812;
	@%p711 bra 	BB5_615;

	setp.gt.u32	%p712, %r47896, 514588670;
	@%p712 bra 	BB5_614;

	setp.lt.u32	%p713, %r47896, 514588670;
	@%p713 bra 	BB5_615;

	setp.gt.u32	%p714, %r47897, -1319895041;
	@%p714 bra 	BB5_614;

	setp.lt.u32	%p715, %r47897, -1319895041;
	@%p715 bra 	BB5_615;

	setp.gt.u32	%p716, %r47898, -1174470657;
	@%p716 bra 	BB5_614;

	setp.lt.u32	%p717, %r47898, -1174470657;
	setp.lt.u32	%p718, %r47899, -21845;
	or.pred  	%p719, %p717, %p718;
	@%p719 bra 	BB5_615;

BB5_614:
	mov.u32 	%r22917, -21845;
	mov.u32 	%r22918, -1174470657;
	mov.u32 	%r22919, -1319895041;
	mov.u32 	%r22920, 514588670;
	mov.u32 	%r22921, -156174812;
	mov.u32 	%r22922, 1731252896;
	mov.u32 	%r22923, -209382721;
	mov.u32 	%r22924, 1685539716;
	mov.u32 	%r22925, 1129032919;
	mov.u32 	%r22926, 1260103606;
	mov.u32 	%r22927, 964683418;
	mov.u32 	%r22928, 436277738;
	// inline asm
	sub.cc.u32 %r47899, %r47899, %r22917;
subc.cc.u32 %r47898, %r47898, %r22918;
subc.cc.u32 %r47897, %r47897, %r22919;
subc.cc.u32 %r47896, %r47896, %r22920;
subc.cc.u32 %r47895, %r47895, %r22921;
subc.cc.u32 %r47894, %r47894, %r22922;
subc.cc.u32 %r47893, %r47893, %r22923;
subc.cc.u32 %r47892, %r47892, %r22924;
subc.cc.u32 %r47891, %r47891, %r22925;
subc.cc.u32 %r47890, %r47890, %r22926;
subc.cc.u32 %r47889, %r47889, %r22927;
subc.u32 %r47888, %r47888, %r22928;

	// inline asm

BB5_615:
	// inline asm
	add.cc.u32 %r47911, %r47911, %r1372;
addc.cc.u32 %r47910, %r47910, %r1373;
addc.cc.u32 %r47909, %r47909, %r1374;
addc.cc.u32 %r47908, %r47908, %r1375;
addc.cc.u32 %r47907, %r47907, %r1376;
addc.cc.u32 %r47906, %r47906, %r1377;
addc.cc.u32 %r47905, %r47905, %r1378;
addc.cc.u32 %r47904, %r47904, %r1379;
addc.cc.u32 %r47903, %r47903, %r1380;
addc.cc.u32 %r22950, %r22950, %r1381;
addc.cc.u32 %r22951, %r22951, %r1382;
addc.u32 %r22952, %r22952, %r1383;

	// inline asm
	setp.gt.u32	%p720, %r22952, 436277738;
	@%p720 bra 	BB5_637;

	setp.lt.u32	%p721, %r22952, 436277738;
	@%p721 bra 	BB5_638;

	setp.gt.u32	%p722, %r22951, 964683418;
	@%p722 bra 	BB5_637;

	setp.lt.u32	%p723, %r22951, 964683418;
	@%p723 bra 	BB5_638;

	setp.gt.u32	%p724, %r22950, 1260103606;
	@%p724 bra 	BB5_637;

	setp.lt.u32	%p725, %r22950, 1260103606;
	@%p725 bra 	BB5_638;

	setp.gt.u32	%p726, %r47903, 1129032919;
	@%p726 bra 	BB5_637;

	setp.lt.u32	%p727, %r47903, 1129032919;
	@%p727 bra 	BB5_638;

	setp.gt.u32	%p728, %r47904, 1685539716;
	@%p728 bra 	BB5_637;

	setp.lt.u32	%p729, %r47904, 1685539716;
	@%p729 bra 	BB5_638;

	setp.gt.u32	%p730, %r47905, -209382721;
	@%p730 bra 	BB5_637;

	setp.lt.u32	%p731, %r47905, -209382721;
	@%p731 bra 	BB5_638;

	setp.gt.u32	%p732, %r47906, 1731252896;
	@%p732 bra 	BB5_637;

	setp.lt.u32	%p733, %r47906, 1731252896;
	@%p733 bra 	BB5_638;

	setp.gt.u32	%p734, %r47907, -156174812;
	@%p734 bra 	BB5_637;

	setp.lt.u32	%p735, %r47907, -156174812;
	@%p735 bra 	BB5_638;

	setp.gt.u32	%p736, %r47908, 514588670;
	@%p736 bra 	BB5_637;

	setp.lt.u32	%p737, %r47908, 514588670;
	@%p737 bra 	BB5_638;

	setp.gt.u32	%p738, %r47909, -1319895041;
	@%p738 bra 	BB5_637;

	setp.lt.u32	%p739, %r47909, -1319895041;
	@%p739 bra 	BB5_638;

	setp.gt.u32	%p740, %r47910, -1174470657;
	@%p740 bra 	BB5_637;

	setp.lt.u32	%p741, %r47910, -1174470657;
	setp.lt.u32	%p742, %r47911, -21845;
	or.pred  	%p743, %p741, %p742;
	@%p743 bra 	BB5_638;

BB5_637:
	mov.u32 	%r22989, -21845;
	mov.u32 	%r22990, -1174470657;
	mov.u32 	%r22991, -1319895041;
	mov.u32 	%r22992, 514588670;
	mov.u32 	%r22993, -156174812;
	mov.u32 	%r22994, 1731252896;
	mov.u32 	%r22995, -209382721;
	mov.u32 	%r22996, 1685539716;
	mov.u32 	%r22997, 1129032919;
	mov.u32 	%r22998, 1260103606;
	mov.u32 	%r22999, 964683418;
	mov.u32 	%r23000, 436277738;
	// inline asm
	sub.cc.u32 %r47911, %r47911, %r22989;
subc.cc.u32 %r47910, %r47910, %r22990;
subc.cc.u32 %r47909, %r47909, %r22991;
subc.cc.u32 %r47908, %r47908, %r22992;
subc.cc.u32 %r47907, %r47907, %r22993;
subc.cc.u32 %r47906, %r47906, %r22994;
subc.cc.u32 %r47905, %r47905, %r22995;
subc.cc.u32 %r47904, %r47904, %r22996;
subc.cc.u32 %r47903, %r47903, %r22997;
subc.cc.u32 %r22950, %r22950, %r22998;
subc.cc.u32 %r22951, %r22951, %r22999;
subc.u32 %r22952, %r22952, %r23000;

	// inline asm

BB5_638:
	// inline asm
	add.cc.u32 %r24795, %r24795, %r47863;
addc.cc.u32 %r24796, %r24796, %r47862;
addc.cc.u32 %r24797, %r24797, %r47861;
addc.cc.u32 %r24798, %r24798, %r47860;
addc.cc.u32 %r24799, %r24799, %r47859;
addc.cc.u32 %r24800, %r24800, %r47858;
addc.cc.u32 %r24801, %r24801, %r47857;
addc.cc.u32 %r24802, %r24802, %r47856;
addc.cc.u32 %r24803, %r24803, %r47855;
addc.cc.u32 %r24804, %r24804, %r47854;
addc.cc.u32 %r24805, %r24805, %r47853;
addc.u32 %r24806, %r24806, %r47852;

	// inline asm
	setp.gt.u32	%p744, %r24806, 436277738;
	@%p744 bra 	BB5_660;

	setp.lt.u32	%p745, %r24806, 436277738;
	@%p745 bra 	BB5_661;

	setp.gt.u32	%p746, %r24805, 964683418;
	@%p746 bra 	BB5_660;

	setp.lt.u32	%p747, %r24805, 964683418;
	@%p747 bra 	BB5_661;

	setp.gt.u32	%p748, %r24804, 1260103606;
	@%p748 bra 	BB5_660;

	setp.lt.u32	%p749, %r24804, 1260103606;
	@%p749 bra 	BB5_661;

	setp.gt.u32	%p750, %r24803, 1129032919;
	@%p750 bra 	BB5_660;

	setp.lt.u32	%p751, %r24803, 1129032919;
	@%p751 bra 	BB5_661;

	setp.gt.u32	%p752, %r24802, 1685539716;
	@%p752 bra 	BB5_660;

	setp.lt.u32	%p753, %r24802, 1685539716;
	@%p753 bra 	BB5_661;

	setp.gt.u32	%p754, %r24801, -209382721;
	@%p754 bra 	BB5_660;

	setp.lt.u32	%p755, %r24801, -209382721;
	@%p755 bra 	BB5_661;

	setp.gt.u32	%p756, %r24800, 1731252896;
	@%p756 bra 	BB5_660;

	setp.lt.u32	%p757, %r24800, 1731252896;
	@%p757 bra 	BB5_661;

	setp.gt.u32	%p758, %r24799, -156174812;
	@%p758 bra 	BB5_660;

	setp.lt.u32	%p759, %r24799, -156174812;
	@%p759 bra 	BB5_661;

	setp.gt.u32	%p760, %r24798, 514588670;
	@%p760 bra 	BB5_660;

	setp.lt.u32	%p761, %r24798, 514588670;
	@%p761 bra 	BB5_661;

	setp.gt.u32	%p762, %r24797, -1319895041;
	@%p762 bra 	BB5_660;

	setp.lt.u32	%p763, %r24797, -1319895041;
	@%p763 bra 	BB5_661;

	setp.gt.u32	%p764, %r24796, -1174470657;
	@%p764 bra 	BB5_660;

	setp.lt.u32	%p765, %r24796, -1174470657;
	setp.lt.u32	%p766, %r24795, -21845;
	or.pred  	%p767, %p765, %p766;
	@%p767 bra 	BB5_661;

BB5_660:
	mov.u32 	%r23061, -21845;
	mov.u32 	%r23062, -1174470657;
	mov.u32 	%r23063, -1319895041;
	mov.u32 	%r23064, 514588670;
	mov.u32 	%r23065, -156174812;
	mov.u32 	%r23066, 1731252896;
	mov.u32 	%r23067, -209382721;
	mov.u32 	%r23068, 1685539716;
	mov.u32 	%r23069, 1129032919;
	mov.u32 	%r23070, 1260103606;
	mov.u32 	%r23071, 964683418;
	mov.u32 	%r23072, 436277738;
	// inline asm
	sub.cc.u32 %r24795, %r24795, %r23061;
subc.cc.u32 %r24796, %r24796, %r23062;
subc.cc.u32 %r24797, %r24797, %r23063;
subc.cc.u32 %r24798, %r24798, %r23064;
subc.cc.u32 %r24799, %r24799, %r23065;
subc.cc.u32 %r24800, %r24800, %r23066;
subc.cc.u32 %r24801, %r24801, %r23067;
subc.cc.u32 %r24802, %r24802, %r23068;
subc.cc.u32 %r24803, %r24803, %r23069;
subc.cc.u32 %r24804, %r24804, %r23070;
subc.cc.u32 %r24805, %r24805, %r23071;
subc.u32 %r24806, %r24806, %r23072;

	// inline asm

BB5_661:
	// Callseq Start 99
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r47911;
	st.param.b32	[param0+4], %r47910;
	st.param.b32	[param0+8], %r47909;
	st.param.b32	[param0+12], %r47908;
	st.param.b32	[param0+16], %r47907;
	st.param.b32	[param0+20], %r47906;
	st.param.b32	[param0+24], %r47905;
	st.param.b32	[param0+28], %r47904;
	st.param.b32	[param0+32], %r47903;
	st.param.b32	[param0+36], %r22950;
	st.param.b32	[param0+40], %r22951;
	st.param.b32	[param0+44], %r22952;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r24795;
	st.param.b32	[param1+4], %r24796;
	st.param.b32	[param1+8], %r24797;
	st.param.b32	[param1+12], %r24798;
	st.param.b32	[param1+16], %r24799;
	st.param.b32	[param1+20], %r24800;
	st.param.b32	[param1+24], %r24801;
	st.param.b32	[param1+28], %r24802;
	st.param.b32	[param1+32], %r24803;
	st.param.b32	[param1+36], %r24804;
	st.param.b32	[param1+40], %r24805;
	st.param.b32	[param1+44], %r24806;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r1648, [retval0+0];
	ld.param.b32	%r1649, [retval0+4];
	ld.param.b32	%r1650, [retval0+8];
	ld.param.b32	%r1651, [retval0+12];
	ld.param.b32	%r1652, [retval0+16];
	ld.param.b32	%r1653, [retval0+20];
	ld.param.b32	%r1654, [retval0+24];
	ld.param.b32	%r1655, [retval0+28];
	ld.param.b32	%r1656, [retval0+32];
	ld.param.b32	%r1657, [retval0+36];
	ld.param.b32	%r1658, [retval0+40];
	ld.param.b32	%r1659, [retval0+44];
	
	//{
	}// Callseq End 99
	mov.u32 	%r23094, %r22950;
	mov.u32 	%r23087, %r47909;
	mov.u32 	%r23092, %r47904;
	mov.u32 	%r23085, %r47911;
	mov.u32 	%r23090, %r47906;
	mov.u32 	%r23095, %r22951;
	mov.u32 	%r23088, %r47908;
	mov.u32 	%r23093, %r47903;
	mov.u32 	%r23086, %r47910;
	mov.u32 	%r23091, %r47905;
	mov.u32 	%r23096, %r22952;
	mov.u32 	%r23089, %r47907;
	// inline asm
	add.cc.u32 %r23085, %r23085, %r24795;
addc.cc.u32 %r23086, %r23086, %r24796;
addc.cc.u32 %r23087, %r23087, %r24797;
addc.cc.u32 %r23088, %r23088, %r24798;
addc.cc.u32 %r23089, %r23089, %r24799;
addc.cc.u32 %r23090, %r23090, %r24800;
addc.cc.u32 %r23091, %r23091, %r24801;
addc.cc.u32 %r23092, %r23092, %r24802;
addc.cc.u32 %r23093, %r23093, %r24803;
addc.cc.u32 %r23094, %r23094, %r24804;
addc.cc.u32 %r23095, %r23095, %r24805;
addc.u32 %r23096, %r23096, %r24806;

	// inline asm
	setp.gt.u32	%p768, %r23096, 436277738;
	@%p768 bra 	BB5_683;

	setp.lt.u32	%p769, %r23096, 436277738;
	@%p769 bra 	BB5_684;

	setp.gt.u32	%p770, %r23095, 964683418;
	@%p770 bra 	BB5_683;

	setp.lt.u32	%p771, %r23095, 964683418;
	@%p771 bra 	BB5_684;

	setp.gt.u32	%p772, %r23094, 1260103606;
	@%p772 bra 	BB5_683;

	setp.lt.u32	%p773, %r23094, 1260103606;
	@%p773 bra 	BB5_684;

	setp.gt.u32	%p774, %r23093, 1129032919;
	@%p774 bra 	BB5_683;

	setp.lt.u32	%p775, %r23093, 1129032919;
	@%p775 bra 	BB5_684;

	setp.gt.u32	%p776, %r23092, 1685539716;
	@%p776 bra 	BB5_683;

	setp.lt.u32	%p777, %r23092, 1685539716;
	@%p777 bra 	BB5_684;

	setp.gt.u32	%p778, %r23091, -209382721;
	@%p778 bra 	BB5_683;

	setp.lt.u32	%p779, %r23091, -209382721;
	@%p779 bra 	BB5_684;

	setp.gt.u32	%p780, %r23090, 1731252896;
	@%p780 bra 	BB5_683;

	setp.lt.u32	%p781, %r23090, 1731252896;
	@%p781 bra 	BB5_684;

	setp.gt.u32	%p782, %r23089, -156174812;
	@%p782 bra 	BB5_683;

	setp.lt.u32	%p783, %r23089, -156174812;
	@%p783 bra 	BB5_684;

	setp.gt.u32	%p784, %r23088, 514588670;
	@%p784 bra 	BB5_683;

	setp.lt.u32	%p785, %r23088, 514588670;
	@%p785 bra 	BB5_684;

	setp.gt.u32	%p786, %r23087, -1319895041;
	@%p786 bra 	BB5_683;

	setp.lt.u32	%p787, %r23087, -1319895041;
	@%p787 bra 	BB5_684;

	setp.gt.u32	%p788, %r23086, -1174470657;
	@%p788 bra 	BB5_683;

	setp.lt.u32	%p789, %r23086, -1174470657;
	setp.lt.u32	%p790, %r23085, -21845;
	or.pred  	%p791, %p789, %p790;
	@%p791 bra 	BB5_684;

BB5_683:
	mov.u32 	%r23133, -21845;
	mov.u32 	%r23134, -1174470657;
	mov.u32 	%r23135, -1319895041;
	mov.u32 	%r23136, 514588670;
	mov.u32 	%r23137, -156174812;
	mov.u32 	%r23138, 1731252896;
	mov.u32 	%r23139, -209382721;
	mov.u32 	%r23140, 1685539716;
	mov.u32 	%r23141, 1129032919;
	mov.u32 	%r23142, 1260103606;
	mov.u32 	%r23143, 964683418;
	mov.u32 	%r23144, 436277738;
	// inline asm
	sub.cc.u32 %r23085, %r23085, %r23133;
subc.cc.u32 %r23086, %r23086, %r23134;
subc.cc.u32 %r23087, %r23087, %r23135;
subc.cc.u32 %r23088, %r23088, %r23136;
subc.cc.u32 %r23089, %r23089, %r23137;
subc.cc.u32 %r23090, %r23090, %r23138;
subc.cc.u32 %r23091, %r23091, %r23139;
subc.cc.u32 %r23092, %r23092, %r23140;
subc.cc.u32 %r23093, %r23093, %r23141;
subc.cc.u32 %r23094, %r23094, %r23142;
subc.cc.u32 %r23095, %r23095, %r23143;
subc.u32 %r23096, %r23096, %r23144;

	// inline asm

BB5_684:
	mov.u32 	%r23166, %r22950;
	mov.u32 	%r23159, %r47909;
	mov.u32 	%r23164, %r47904;
	mov.u32 	%r23157, %r47911;
	mov.u32 	%r23162, %r47906;
	mov.u32 	%r23167, %r22951;
	mov.u32 	%r23160, %r47908;
	mov.u32 	%r23165, %r47903;
	mov.u32 	%r23158, %r47910;
	mov.u32 	%r23163, %r47905;
	mov.u32 	%r23168, %r22952;
	mov.u32 	%r23161, %r47907;
	// inline asm
	sub.cc.u32 %r23157, %r23157, %r24795;
subc.cc.u32 %r23158, %r23158, %r24796;
subc.cc.u32 %r23159, %r23159, %r24797;
subc.cc.u32 %r23160, %r23160, %r24798;
subc.cc.u32 %r23161, %r23161, %r24799;
subc.cc.u32 %r23162, %r23162, %r24800;
subc.cc.u32 %r23163, %r23163, %r24801;
subc.cc.u32 %r23164, %r23164, %r24802;
subc.cc.u32 %r23165, %r23165, %r24803;
subc.cc.u32 %r23166, %r23166, %r24804;
subc.cc.u32 %r23167, %r23167, %r24805;
subc.u32 %r23168, %r23168, %r24806;

	// inline asm
	setp.gt.u32	%p792, %r22952, %r24806;
	@%p792 bra 	BB5_707;

	setp.lt.u32	%p793, %r22952, %r24806;
	@%p793 bra 	BB5_706;

	setp.gt.u32	%p794, %r22951, %r24805;
	@%p794 bra 	BB5_707;

	setp.lt.u32	%p795, %r22951, %r24805;
	@%p795 bra 	BB5_706;

	setp.gt.u32	%p796, %r22950, %r24804;
	@%p796 bra 	BB5_707;

	setp.lt.u32	%p797, %r22950, %r24804;
	@%p797 bra 	BB5_706;

	setp.gt.u32	%p798, %r47903, %r24803;
	@%p798 bra 	BB5_707;

	setp.lt.u32	%p799, %r47903, %r24803;
	@%p799 bra 	BB5_706;

	setp.gt.u32	%p800, %r47904, %r24802;
	@%p800 bra 	BB5_707;

	setp.lt.u32	%p801, %r47904, %r24802;
	@%p801 bra 	BB5_706;

	setp.gt.u32	%p802, %r47905, %r24801;
	@%p802 bra 	BB5_707;

	setp.lt.u32	%p803, %r47905, %r24801;
	@%p803 bra 	BB5_706;

	setp.gt.u32	%p804, %r47906, %r24800;
	@%p804 bra 	BB5_707;

	setp.lt.u32	%p805, %r47906, %r24800;
	@%p805 bra 	BB5_706;

	setp.gt.u32	%p806, %r47907, %r24799;
	@%p806 bra 	BB5_707;

	setp.lt.u32	%p807, %r47907, %r24799;
	@%p807 bra 	BB5_706;

	setp.gt.u32	%p808, %r47908, %r24798;
	@%p808 bra 	BB5_707;

	setp.lt.u32	%p809, %r47908, %r24798;
	@%p809 bra 	BB5_706;

	setp.gt.u32	%p810, %r47909, %r24797;
	@%p810 bra 	BB5_707;

	setp.lt.u32	%p811, %r47909, %r24797;
	@%p811 bra 	BB5_706;

	setp.gt.u32	%p812, %r47910, %r24796;
	@%p812 bra 	BB5_707;

	setp.ge.u32	%p813, %r47910, %r24796;
	setp.ge.u32	%p814, %r47911, %r24795;
	and.pred  	%p815, %p813, %p814;
	@%p815 bra 	BB5_707;

BB5_706:
	mov.u32 	%r23205, -21845;
	mov.u32 	%r23206, -1174470657;
	mov.u32 	%r23207, -1319895041;
	mov.u32 	%r23208, 514588670;
	mov.u32 	%r23209, -156174812;
	mov.u32 	%r23210, 1731252896;
	mov.u32 	%r23211, -209382721;
	mov.u32 	%r23212, 1685539716;
	mov.u32 	%r23213, 1129032919;
	mov.u32 	%r23214, 1260103606;
	mov.u32 	%r23215, 964683418;
	mov.u32 	%r23216, 436277738;
	// inline asm
	add.cc.u32 %r23157, %r23157, %r23205;
addc.cc.u32 %r23158, %r23158, %r23206;
addc.cc.u32 %r23159, %r23159, %r23207;
addc.cc.u32 %r23160, %r23160, %r23208;
addc.cc.u32 %r23161, %r23161, %r23209;
addc.cc.u32 %r23162, %r23162, %r23210;
addc.cc.u32 %r23163, %r23163, %r23211;
addc.cc.u32 %r23164, %r23164, %r23212;
addc.cc.u32 %r23165, %r23165, %r23213;
addc.cc.u32 %r23166, %r23166, %r23214;
addc.cc.u32 %r23167, %r23167, %r23215;
addc.u32 %r23168, %r23168, %r23216;

	// inline asm

BB5_707:
	// Callseq Start 100
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r23157;
	st.param.b32	[param0+4], %r23158;
	st.param.b32	[param0+8], %r23159;
	st.param.b32	[param0+12], %r23160;
	st.param.b32	[param0+16], %r23161;
	st.param.b32	[param0+20], %r23162;
	st.param.b32	[param0+24], %r23163;
	st.param.b32	[param0+28], %r23164;
	st.param.b32	[param0+32], %r23165;
	st.param.b32	[param0+36], %r23166;
	st.param.b32	[param0+40], %r23167;
	st.param.b32	[param0+44], %r23168;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r23085;
	st.param.b32	[param1+4], %r23086;
	st.param.b32	[param1+8], %r23087;
	st.param.b32	[param1+12], %r23088;
	st.param.b32	[param1+16], %r23089;
	st.param.b32	[param1+20], %r23090;
	st.param.b32	[param1+24], %r23091;
	st.param.b32	[param1+28], %r23092;
	st.param.b32	[param1+32], %r23093;
	st.param.b32	[param1+36], %r23094;
	st.param.b32	[param1+40], %r23095;
	st.param.b32	[param1+44], %r23096;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r1744, [retval0+0];
	ld.param.b32	%r1745, [retval0+4];
	ld.param.b32	%r1746, [retval0+8];
	ld.param.b32	%r1747, [retval0+12];
	ld.param.b32	%r1748, [retval0+16];
	ld.param.b32	%r1749, [retval0+20];
	ld.param.b32	%r1750, [retval0+24];
	ld.param.b32	%r1751, [retval0+28];
	ld.param.b32	%r1752, [retval0+32];
	ld.param.b32	%r1753, [retval0+36];
	ld.param.b32	%r1754, [retval0+40];
	ld.param.b32	%r1755, [retval0+44];
	
	//{
	}// Callseq End 100
	shl.b32 	%r23229, %r1659, 1;
	shr.u32 	%r23230, %r1658, 31;
	or.b32  	%r47948, %r23230, %r23229;
	shl.b32 	%r23231, %r1658, 1;
	shr.u32 	%r23232, %r1657, 31;
	or.b32  	%r47949, %r23232, %r23231;
	shl.b32 	%r23233, %r1657, 1;
	shr.u32 	%r23234, %r1656, 31;
	or.b32  	%r47950, %r23234, %r23233;
	shl.b32 	%r23235, %r1656, 1;
	shr.u32 	%r23236, %r1655, 31;
	or.b32  	%r47951, %r23236, %r23235;
	shl.b32 	%r23237, %r1655, 1;
	shr.u32 	%r23238, %r1654, 31;
	or.b32  	%r47952, %r23238, %r23237;
	shl.b32 	%r23239, %r1654, 1;
	shr.u32 	%r23240, %r1653, 31;
	or.b32  	%r47953, %r23240, %r23239;
	shl.b32 	%r23241, %r1653, 1;
	shr.u32 	%r23242, %r1652, 31;
	or.b32  	%r47954, %r23242, %r23241;
	shl.b32 	%r23243, %r1652, 1;
	shr.u32 	%r23244, %r1651, 31;
	or.b32  	%r47955, %r23244, %r23243;
	shl.b32 	%r23245, %r1651, 1;
	shr.u32 	%r23246, %r1650, 31;
	or.b32  	%r47956, %r23246, %r23245;
	shl.b32 	%r23247, %r1650, 1;
	shr.u32 	%r23248, %r1649, 31;
	or.b32  	%r47957, %r23248, %r23247;
	shl.b32 	%r23249, %r1649, 1;
	shr.u32 	%r23250, %r1648, 31;
	or.b32  	%r47958, %r23250, %r23249;
	shl.b32 	%r47959, %r1648, 1;
	setp.gt.u32	%p816, %r47948, 436277738;
	@%p816 bra 	BB5_729;

	setp.lt.u32	%p817, %r47948, 436277738;
	@%p817 bra 	BB5_730;

	setp.gt.u32	%p818, %r47949, 964683418;
	@%p818 bra 	BB5_729;

	setp.lt.u32	%p819, %r47949, 964683418;
	@%p819 bra 	BB5_730;

	setp.gt.u32	%p820, %r47950, 1260103606;
	@%p820 bra 	BB5_729;

	setp.lt.u32	%p821, %r47950, 1260103606;
	@%p821 bra 	BB5_730;

	setp.gt.u32	%p822, %r47951, 1129032919;
	@%p822 bra 	BB5_729;

	setp.lt.u32	%p823, %r47951, 1129032919;
	@%p823 bra 	BB5_730;

	setp.gt.u32	%p824, %r47952, 1685539716;
	@%p824 bra 	BB5_729;

	setp.lt.u32	%p825, %r47952, 1685539716;
	@%p825 bra 	BB5_730;

	setp.gt.u32	%p826, %r47953, -209382721;
	@%p826 bra 	BB5_729;

	setp.lt.u32	%p827, %r47953, -209382721;
	@%p827 bra 	BB5_730;

	setp.gt.u32	%p828, %r47954, 1731252896;
	@%p828 bra 	BB5_729;

	setp.lt.u32	%p829, %r47954, 1731252896;
	@%p829 bra 	BB5_730;

	setp.gt.u32	%p830, %r47955, -156174812;
	@%p830 bra 	BB5_729;

	setp.lt.u32	%p831, %r47955, -156174812;
	@%p831 bra 	BB5_730;

	setp.gt.u32	%p832, %r47956, 514588670;
	@%p832 bra 	BB5_729;

	setp.lt.u32	%p833, %r47956, 514588670;
	@%p833 bra 	BB5_730;

	setp.gt.u32	%p834, %r47957, -1319895041;
	@%p834 bra 	BB5_729;

	setp.lt.u32	%p835, %r47957, -1319895041;
	@%p835 bra 	BB5_730;

	setp.gt.u32	%p836, %r47958, -1174470657;
	@%p836 bra 	BB5_729;

	setp.lt.u32	%p837, %r47958, -1174470657;
	setp.lt.u32	%p838, %r47959, -21845;
	or.pred  	%p839, %p837, %p838;
	@%p839 bra 	BB5_730;

BB5_729:
	mov.u32 	%r23263, -21845;
	mov.u32 	%r23264, -1174470657;
	mov.u32 	%r23265, -1319895041;
	mov.u32 	%r23266, 514588670;
	mov.u32 	%r23267, -156174812;
	mov.u32 	%r23268, 1731252896;
	mov.u32 	%r23269, -209382721;
	mov.u32 	%r23270, 1685539716;
	mov.u32 	%r23271, 1129032919;
	mov.u32 	%r23272, 1260103606;
	mov.u32 	%r23273, 964683418;
	mov.u32 	%r23274, 436277738;
	// inline asm
	sub.cc.u32 %r47959, %r47959, %r23263;
subc.cc.u32 %r47958, %r47958, %r23264;
subc.cc.u32 %r47957, %r47957, %r23265;
subc.cc.u32 %r47956, %r47956, %r23266;
subc.cc.u32 %r47955, %r47955, %r23267;
subc.cc.u32 %r47954, %r47954, %r23268;
subc.cc.u32 %r47953, %r47953, %r23269;
subc.cc.u32 %r47952, %r47952, %r23270;
subc.cc.u32 %r47951, %r47951, %r23271;
subc.cc.u32 %r47950, %r47950, %r23272;
subc.cc.u32 %r47949, %r47949, %r23273;
subc.u32 %r47948, %r47948, %r23274;

	// inline asm

BB5_730:
	// Callseq Start 101
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r1744;
	st.param.b32	[param0+4], %r1745;
	st.param.b32	[param0+8], %r1746;
	st.param.b32	[param0+12], %r1747;
	st.param.b32	[param0+16], %r1748;
	st.param.b32	[param0+20], %r1749;
	st.param.b32	[param0+24], %r1750;
	st.param.b32	[param0+28], %r1751;
	st.param.b32	[param0+32], %r1752;
	st.param.b32	[param0+36], %r1753;
	st.param.b32	[param0+40], %r1754;
	st.param.b32	[param0+44], %r1755;
	st.param.b32	[param0+48], %r47959;
	st.param.b32	[param0+52], %r47958;
	st.param.b32	[param0+56], %r47957;
	st.param.b32	[param0+60], %r47956;
	st.param.b32	[param0+64], %r47955;
	st.param.b32	[param0+68], %r47954;
	st.param.b32	[param0+72], %r47953;
	st.param.b32	[param0+76], %r47952;
	st.param.b32	[param0+80], %r47951;
	st.param.b32	[param0+84], %r47950;
	st.param.b32	[param0+88], %r47949;
	st.param.b32	[param0+92], %r47948;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r1180;
	st.param.b32	[param1+4], %r1181;
	st.param.b32	[param1+8], %r1182;
	st.param.b32	[param1+12], %r1183;
	st.param.b32	[param1+16], %r1184;
	st.param.b32	[param1+20], %r1185;
	st.param.b32	[param1+24], %r1186;
	st.param.b32	[param1+28], %r1187;
	st.param.b32	[param1+32], %r1188;
	st.param.b32	[param1+36], %r1189;
	st.param.b32	[param1+40], %r1190;
	st.param.b32	[param1+44], %r1191;
	st.param.b32	[param1+48], %r47827;
	st.param.b32	[param1+52], %r47826;
	st.param.b32	[param1+56], %r47825;
	st.param.b32	[param1+60], %r47824;
	st.param.b32	[param1+64], %r47823;
	st.param.b32	[param1+68], %r47822;
	st.param.b32	[param1+72], %r47821;
	st.param.b32	[param1+76], %r47820;
	st.param.b32	[param1+80], %r47819;
	st.param.b32	[param1+84], %r47818;
	st.param.b32	[param1+88], %r47817;
	st.param.b32	[param1+92], %r47816;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r23323, [retval0+0];
	ld.param.b32	%r23324, [retval0+4];
	ld.param.b32	%r23325, [retval0+8];
	ld.param.b32	%r23326, [retval0+12];
	ld.param.b32	%r23327, [retval0+16];
	ld.param.b32	%r23328, [retval0+20];
	ld.param.b32	%r23329, [retval0+24];
	ld.param.b32	%r23330, [retval0+28];
	ld.param.b32	%r23331, [retval0+32];
	ld.param.b32	%r23332, [retval0+36];
	ld.param.b32	%r23333, [retval0+40];
	ld.param.b32	%r23334, [retval0+44];
	ld.param.b32	%r23335, [retval0+48];
	ld.param.b32	%r23336, [retval0+52];
	ld.param.b32	%r23337, [retval0+56];
	ld.param.b32	%r23338, [retval0+60];
	ld.param.b32	%r23339, [retval0+64];
	ld.param.b32	%r23340, [retval0+68];
	ld.param.b32	%r23341, [retval0+72];
	ld.param.b32	%r23342, [retval0+76];
	ld.param.b32	%r23343, [retval0+80];
	ld.param.b32	%r23344, [retval0+84];
	ld.param.b32	%r23345, [retval0+88];
	ld.param.b32	%r23346, [retval0+92];
	
	//{
	}// Callseq End 101
	// Callseq Start 102
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r23323;
	st.param.b32	[param0+4], %r23324;
	st.param.b32	[param0+8], %r23325;
	st.param.b32	[param0+12], %r23326;
	st.param.b32	[param0+16], %r23327;
	st.param.b32	[param0+20], %r23328;
	st.param.b32	[param0+24], %r23329;
	st.param.b32	[param0+28], %r23330;
	st.param.b32	[param0+32], %r23331;
	st.param.b32	[param0+36], %r23332;
	st.param.b32	[param0+40], %r23333;
	st.param.b32	[param0+44], %r23334;
	st.param.b32	[param0+48], %r23335;
	st.param.b32	[param0+52], %r23336;
	st.param.b32	[param0+56], %r23337;
	st.param.b32	[param0+60], %r23338;
	st.param.b32	[param0+64], %r23339;
	st.param.b32	[param0+68], %r23340;
	st.param.b32	[param0+72], %r23341;
	st.param.b32	[param0+76], %r23342;
	st.param.b32	[param0+80], %r23343;
	st.param.b32	[param0+84], %r23344;
	st.param.b32	[param0+88], %r23345;
	st.param.b32	[param0+92], %r23346;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r1528;
	st.param.b32	[param1+4], %r1529;
	st.param.b32	[param1+8], %r1530;
	st.param.b32	[param1+12], %r1531;
	st.param.b32	[param1+16], %r1532;
	st.param.b32	[param1+20], %r1533;
	st.param.b32	[param1+24], %r1534;
	st.param.b32	[param1+28], %r1535;
	st.param.b32	[param1+32], %r1536;
	st.param.b32	[param1+36], %r1537;
	st.param.b32	[param1+40], %r1538;
	st.param.b32	[param1+44], %r1539;
	st.param.b32	[param1+48], %r47899;
	st.param.b32	[param1+52], %r47898;
	st.param.b32	[param1+56], %r47897;
	st.param.b32	[param1+60], %r47896;
	st.param.b32	[param1+64], %r47895;
	st.param.b32	[param1+68], %r47894;
	st.param.b32	[param1+72], %r47893;
	st.param.b32	[param1+76], %r47892;
	st.param.b32	[param1+80], %r47891;
	st.param.b32	[param1+84], %r47890;
	st.param.b32	[param1+88], %r47889;
	st.param.b32	[param1+92], %r47888;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r23347, [retval0+0];
	ld.param.b32	%r23348, [retval0+4];
	ld.param.b32	%r23349, [retval0+8];
	ld.param.b32	%r23350, [retval0+12];
	ld.param.b32	%r23351, [retval0+16];
	ld.param.b32	%r23352, [retval0+20];
	ld.param.b32	%r23353, [retval0+24];
	ld.param.b32	%r23354, [retval0+28];
	ld.param.b32	%r23355, [retval0+32];
	ld.param.b32	%r23356, [retval0+36];
	ld.param.b32	%r23357, [retval0+40];
	ld.param.b32	%r23358, [retval0+44];
	ld.param.b32	%r23359, [retval0+48];
	ld.param.b32	%r23360, [retval0+52];
	ld.param.b32	%r23361, [retval0+56];
	ld.param.b32	%r23362, [retval0+60];
	ld.param.b32	%r23363, [retval0+64];
	ld.param.b32	%r23364, [retval0+68];
	ld.param.b32	%r23365, [retval0+72];
	ld.param.b32	%r23366, [retval0+76];
	ld.param.b32	%r23367, [retval0+80];
	ld.param.b32	%r23368, [retval0+84];
	ld.param.b32	%r23369, [retval0+88];
	ld.param.b32	%r23370, [retval0+92];
	
	//{
	}// Callseq End 102
	// Callseq Start 103
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r23347;
	st.param.b32	[param0+4], %r23348;
	st.param.b32	[param0+8], %r23349;
	st.param.b32	[param0+12], %r23350;
	st.param.b32	[param0+16], %r23351;
	st.param.b32	[param0+20], %r23352;
	st.param.b32	[param0+24], %r23353;
	st.param.b32	[param0+28], %r23354;
	st.param.b32	[param0+32], %r23355;
	st.param.b32	[param0+36], %r23356;
	st.param.b32	[param0+40], %r23357;
	st.param.b32	[param0+44], %r23358;
	st.param.b32	[param0+48], %r23359;
	st.param.b32	[param0+52], %r23360;
	st.param.b32	[param0+56], %r23361;
	st.param.b32	[param0+60], %r23362;
	st.param.b32	[param0+64], %r23363;
	st.param.b32	[param0+68], %r23364;
	st.param.b32	[param0+72], %r23365;
	st.param.b32	[param0+76], %r23366;
	st.param.b32	[param0+80], %r23367;
	st.param.b32	[param0+84], %r23368;
	st.param.b32	[param0+88], %r23369;
	st.param.b32	[param0+92], %r23370;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_double, 
	(
	param0
	);
	ld.param.b32	%r1816, [retval0+0];
	ld.param.b32	%r1817, [retval0+4];
	ld.param.b32	%r1818, [retval0+8];
	ld.param.b32	%r1819, [retval0+12];
	ld.param.b32	%r1820, [retval0+16];
	ld.param.b32	%r1821, [retval0+20];
	ld.param.b32	%r1822, [retval0+24];
	ld.param.b32	%r1823, [retval0+28];
	ld.param.b32	%r1824, [retval0+32];
	ld.param.b32	%r1825, [retval0+36];
	ld.param.b32	%r1826, [retval0+40];
	ld.param.b32	%r1827, [retval0+44];
	ld.param.b32	%r1828, [retval0+48];
	ld.param.b32	%r1829, [retval0+52];
	ld.param.b32	%r1830, [retval0+56];
	ld.param.b32	%r1831, [retval0+60];
	ld.param.b32	%r1832, [retval0+64];
	ld.param.b32	%r1833, [retval0+68];
	ld.param.b32	%r1834, [retval0+72];
	ld.param.b32	%r1835, [retval0+76];
	ld.param.b32	%r1836, [retval0+80];
	ld.param.b32	%r1837, [retval0+84];
	ld.param.b32	%r1838, [retval0+88];
	ld.param.b32	%r1839, [retval0+92];
	
	//{
	}// Callseq End 103
	// Callseq Start 104
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r1180;
	st.param.b32	[param0+4], %r1181;
	st.param.b32	[param0+8], %r1182;
	st.param.b32	[param0+12], %r1183;
	st.param.b32	[param0+16], %r1184;
	st.param.b32	[param0+20], %r1185;
	st.param.b32	[param0+24], %r1186;
	st.param.b32	[param0+28], %r1187;
	st.param.b32	[param0+32], %r1188;
	st.param.b32	[param0+36], %r1189;
	st.param.b32	[param0+40], %r1190;
	st.param.b32	[param0+44], %r1191;
	st.param.b32	[param0+48], %r47827;
	st.param.b32	[param0+52], %r47826;
	st.param.b32	[param0+56], %r47825;
	st.param.b32	[param0+60], %r47824;
	st.param.b32	[param0+64], %r47823;
	st.param.b32	[param0+68], %r47822;
	st.param.b32	[param0+72], %r47821;
	st.param.b32	[param0+76], %r47820;
	st.param.b32	[param0+80], %r47819;
	st.param.b32	[param0+84], %r47818;
	st.param.b32	[param0+88], %r47817;
	st.param.b32	[param0+92], %r47816;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_double, 
	(
	param0
	);
	ld.param.b32	%r23371, [retval0+0];
	ld.param.b32	%r23372, [retval0+4];
	ld.param.b32	%r23373, [retval0+8];
	ld.param.b32	%r23374, [retval0+12];
	ld.param.b32	%r23375, [retval0+16];
	ld.param.b32	%r23376, [retval0+20];
	ld.param.b32	%r23377, [retval0+24];
	ld.param.b32	%r23378, [retval0+28];
	ld.param.b32	%r23379, [retval0+32];
	ld.param.b32	%r23380, [retval0+36];
	ld.param.b32	%r23381, [retval0+40];
	ld.param.b32	%r23382, [retval0+44];
	ld.param.b32	%r23383, [retval0+48];
	ld.param.b32	%r23384, [retval0+52];
	ld.param.b32	%r23385, [retval0+56];
	ld.param.b32	%r23386, [retval0+60];
	ld.param.b32	%r23387, [retval0+64];
	ld.param.b32	%r23388, [retval0+68];
	ld.param.b32	%r23389, [retval0+72];
	ld.param.b32	%r23390, [retval0+76];
	ld.param.b32	%r23391, [retval0+80];
	ld.param.b32	%r23392, [retval0+84];
	ld.param.b32	%r23393, [retval0+88];
	ld.param.b32	%r23394, [retval0+92];
	
	//{
	}// Callseq End 104
	// Callseq Start 105
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r23371;
	st.param.b32	[param0+4], %r23372;
	st.param.b32	[param0+8], %r23373;
	st.param.b32	[param0+12], %r23374;
	st.param.b32	[param0+16], %r23375;
	st.param.b32	[param0+20], %r23376;
	st.param.b32	[param0+24], %r23377;
	st.param.b32	[param0+28], %r23378;
	st.param.b32	[param0+32], %r23379;
	st.param.b32	[param0+36], %r23380;
	st.param.b32	[param0+40], %r23381;
	st.param.b32	[param0+44], %r23382;
	st.param.b32	[param0+48], %r23383;
	st.param.b32	[param0+52], %r23384;
	st.param.b32	[param0+56], %r23385;
	st.param.b32	[param0+60], %r23386;
	st.param.b32	[param0+64], %r23387;
	st.param.b32	[param0+68], %r23388;
	st.param.b32	[param0+72], %r23389;
	st.param.b32	[param0+76], %r23390;
	st.param.b32	[param0+80], %r23391;
	st.param.b32	[param0+84], %r23392;
	st.param.b32	[param0+88], %r23393;
	st.param.b32	[param0+92], %r23394;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r1180;
	st.param.b32	[param1+4], %r1181;
	st.param.b32	[param1+8], %r1182;
	st.param.b32	[param1+12], %r1183;
	st.param.b32	[param1+16], %r1184;
	st.param.b32	[param1+20], %r1185;
	st.param.b32	[param1+24], %r1186;
	st.param.b32	[param1+28], %r1187;
	st.param.b32	[param1+32], %r1188;
	st.param.b32	[param1+36], %r1189;
	st.param.b32	[param1+40], %r1190;
	st.param.b32	[param1+44], %r1191;
	st.param.b32	[param1+48], %r47827;
	st.param.b32	[param1+52], %r47826;
	st.param.b32	[param1+56], %r47825;
	st.param.b32	[param1+60], %r47824;
	st.param.b32	[param1+64], %r47823;
	st.param.b32	[param1+68], %r47822;
	st.param.b32	[param1+72], %r47821;
	st.param.b32	[param1+76], %r47820;
	st.param.b32	[param1+80], %r47819;
	st.param.b32	[param1+84], %r47818;
	st.param.b32	[param1+88], %r47817;
	st.param.b32	[param1+92], %r47816;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_add, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r1840, [retval0+0];
	ld.param.b32	%r1841, [retval0+4];
	ld.param.b32	%r1842, [retval0+8];
	ld.param.b32	%r1843, [retval0+12];
	ld.param.b32	%r1844, [retval0+16];
	ld.param.b32	%r1845, [retval0+20];
	ld.param.b32	%r1846, [retval0+24];
	ld.param.b32	%r1847, [retval0+28];
	ld.param.b32	%r1848, [retval0+32];
	ld.param.b32	%r1849, [retval0+36];
	ld.param.b32	%r1850, [retval0+40];
	ld.param.b32	%r1851, [retval0+44];
	ld.param.b32	%r1864, [retval0+48];
	ld.param.b32	%r1865, [retval0+52];
	ld.param.b32	%r1866, [retval0+56];
	ld.param.b32	%r1867, [retval0+60];
	ld.param.b32	%r1868, [retval0+64];
	ld.param.b32	%r1869, [retval0+68];
	ld.param.b32	%r1870, [retval0+72];
	ld.param.b32	%r1871, [retval0+76];
	ld.param.b32	%r1872, [retval0+80];
	ld.param.b32	%r1873, [retval0+84];
	ld.param.b32	%r1874, [retval0+88];
	ld.param.b32	%r1875, [retval0+92];
	
	//{
	}// Callseq End 105
	// Callseq Start 106
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r1840;
	st.param.b32	[param0+4], %r1841;
	st.param.b32	[param0+8], %r1842;
	st.param.b32	[param0+12], %r1843;
	st.param.b32	[param0+16], %r1844;
	st.param.b32	[param0+20], %r1845;
	st.param.b32	[param0+24], %r1846;
	st.param.b32	[param0+28], %r1847;
	st.param.b32	[param0+32], %r1848;
	st.param.b32	[param0+36], %r1849;
	st.param.b32	[param0+40], %r1850;
	st.param.b32	[param0+44], %r1851;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r1864;
	st.param.b32	[param1+4], %r1865;
	st.param.b32	[param1+8], %r1866;
	st.param.b32	[param1+12], %r1867;
	st.param.b32	[param1+16], %r1868;
	st.param.b32	[param1+20], %r1869;
	st.param.b32	[param1+24], %r1870;
	st.param.b32	[param1+28], %r1871;
	st.param.b32	[param1+32], %r1872;
	st.param.b32	[param1+36], %r1873;
	st.param.b32	[param1+40], %r1874;
	st.param.b32	[param1+44], %r1875;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r1888, [retval0+0];
	ld.param.b32	%r1889, [retval0+4];
	ld.param.b32	%r1890, [retval0+8];
	ld.param.b32	%r1891, [retval0+12];
	ld.param.b32	%r1892, [retval0+16];
	ld.param.b32	%r1893, [retval0+20];
	ld.param.b32	%r1894, [retval0+24];
	ld.param.b32	%r1895, [retval0+28];
	ld.param.b32	%r1896, [retval0+32];
	ld.param.b32	%r1897, [retval0+36];
	ld.param.b32	%r1898, [retval0+40];
	ld.param.b32	%r1899, [retval0+44];
	
	//{
	}// Callseq End 106
	mov.u32 	%r23291, %r1844;
	mov.u32 	%r23298, %r1851;
	mov.u32 	%r23293, %r1846;
	mov.u32 	%r23288, %r1841;
	mov.u32 	%r23295, %r1848;
	mov.u32 	%r23290, %r1843;
	mov.u32 	%r23297, %r1850;
	mov.u32 	%r23292, %r1845;
	mov.u32 	%r23287, %r1840;
	mov.u32 	%r23294, %r1847;
	mov.u32 	%r23289, %r1842;
	mov.u32 	%r23296, %r1849;
	// inline asm
	add.cc.u32 %r23287, %r23287, %r1864;
addc.cc.u32 %r23288, %r23288, %r1865;
addc.cc.u32 %r23289, %r23289, %r1866;
addc.cc.u32 %r23290, %r23290, %r1867;
addc.cc.u32 %r23291, %r23291, %r1868;
addc.cc.u32 %r23292, %r23292, %r1869;
addc.cc.u32 %r23293, %r23293, %r1870;
addc.cc.u32 %r23294, %r23294, %r1871;
addc.cc.u32 %r23295, %r23295, %r1872;
addc.cc.u32 %r23296, %r23296, %r1873;
addc.cc.u32 %r23297, %r23297, %r1874;
addc.u32 %r23298, %r23298, %r1875;

	// inline asm
	setp.gt.u32	%p840, %r23298, 436277738;
	@%p840 bra 	BB5_752;

	setp.lt.u32	%p841, %r23298, 436277738;
	@%p841 bra 	BB5_753;

	setp.gt.u32	%p842, %r23297, 964683418;
	@%p842 bra 	BB5_752;

	setp.lt.u32	%p843, %r23297, 964683418;
	@%p843 bra 	BB5_753;

	setp.gt.u32	%p844, %r23296, 1260103606;
	@%p844 bra 	BB5_752;

	setp.lt.u32	%p845, %r23296, 1260103606;
	@%p845 bra 	BB5_753;

	setp.gt.u32	%p846, %r23295, 1129032919;
	@%p846 bra 	BB5_752;

	setp.lt.u32	%p847, %r23295, 1129032919;
	@%p847 bra 	BB5_753;

	setp.gt.u32	%p848, %r23294, 1685539716;
	@%p848 bra 	BB5_752;

	setp.lt.u32	%p849, %r23294, 1685539716;
	@%p849 bra 	BB5_753;

	setp.gt.u32	%p850, %r23293, -209382721;
	@%p850 bra 	BB5_752;

	setp.lt.u32	%p851, %r23293, -209382721;
	@%p851 bra 	BB5_753;

	setp.gt.u32	%p852, %r23292, 1731252896;
	@%p852 bra 	BB5_752;

	setp.lt.u32	%p853, %r23292, 1731252896;
	@%p853 bra 	BB5_753;

	setp.gt.u32	%p854, %r23291, -156174812;
	@%p854 bra 	BB5_752;

	setp.lt.u32	%p855, %r23291, -156174812;
	@%p855 bra 	BB5_753;

	setp.gt.u32	%p856, %r23290, 514588670;
	@%p856 bra 	BB5_752;

	setp.lt.u32	%p857, %r23290, 514588670;
	@%p857 bra 	BB5_753;

	setp.gt.u32	%p858, %r23289, -1319895041;
	@%p858 bra 	BB5_752;

	setp.lt.u32	%p859, %r23289, -1319895041;
	@%p859 bra 	BB5_753;

	setp.gt.u32	%p860, %r23288, -1174470657;
	@%p860 bra 	BB5_752;

	setp.lt.u32	%p861, %r23288, -1174470657;
	setp.lt.u32	%p862, %r23287, -21845;
	or.pred  	%p863, %p861, %p862;
	@%p863 bra 	BB5_753;

BB5_752:
	mov.u32 	%r23407, -21845;
	mov.u32 	%r23408, -1174470657;
	mov.u32 	%r23409, -1319895041;
	mov.u32 	%r23410, 514588670;
	mov.u32 	%r23411, -156174812;
	mov.u32 	%r23412, 1731252896;
	mov.u32 	%r23413, -209382721;
	mov.u32 	%r23414, 1685539716;
	mov.u32 	%r23415, 1129032919;
	mov.u32 	%r23416, 1260103606;
	mov.u32 	%r23417, 964683418;
	mov.u32 	%r23418, 436277738;
	// inline asm
	sub.cc.u32 %r23287, %r23287, %r23407;
subc.cc.u32 %r23288, %r23288, %r23408;
subc.cc.u32 %r23289, %r23289, %r23409;
subc.cc.u32 %r23290, %r23290, %r23410;
subc.cc.u32 %r23291, %r23291, %r23411;
subc.cc.u32 %r23292, %r23292, %r23412;
subc.cc.u32 %r23293, %r23293, %r23413;
subc.cc.u32 %r23294, %r23294, %r23414;
subc.cc.u32 %r23295, %r23295, %r23415;
subc.cc.u32 %r23296, %r23296, %r23416;
subc.cc.u32 %r23297, %r23297, %r23417;
subc.u32 %r23298, %r23298, %r23418;

	// inline asm

BB5_753:
	mov.u32 	%r23435, %r1844;
	mov.u32 	%r23442, %r1851;
	mov.u32 	%r23437, %r1846;
	mov.u32 	%r23432, %r1841;
	mov.u32 	%r23439, %r1848;
	mov.u32 	%r23434, %r1843;
	mov.u32 	%r23441, %r1850;
	mov.u32 	%r23436, %r1845;
	mov.u32 	%r23431, %r1840;
	mov.u32 	%r23438, %r1847;
	mov.u32 	%r23433, %r1842;
	mov.u32 	%r23440, %r1849;
	// inline asm
	sub.cc.u32 %r23431, %r23431, %r1864;
subc.cc.u32 %r23432, %r23432, %r1865;
subc.cc.u32 %r23433, %r23433, %r1866;
subc.cc.u32 %r23434, %r23434, %r1867;
subc.cc.u32 %r23435, %r23435, %r1868;
subc.cc.u32 %r23436, %r23436, %r1869;
subc.cc.u32 %r23437, %r23437, %r1870;
subc.cc.u32 %r23438, %r23438, %r1871;
subc.cc.u32 %r23439, %r23439, %r1872;
subc.cc.u32 %r23440, %r23440, %r1873;
subc.cc.u32 %r23441, %r23441, %r1874;
subc.u32 %r23442, %r23442, %r1875;

	// inline asm
	setp.gt.u32	%p864, %r1851, %r1875;
	@%p864 bra 	BB5_776;

	setp.lt.u32	%p865, %r1851, %r1875;
	@%p865 bra 	BB5_775;

	setp.gt.u32	%p866, %r1850, %r1874;
	@%p866 bra 	BB5_776;

	setp.lt.u32	%p867, %r1850, %r1874;
	@%p867 bra 	BB5_775;

	setp.gt.u32	%p868, %r1849, %r1873;
	@%p868 bra 	BB5_776;

	setp.lt.u32	%p869, %r1849, %r1873;
	@%p869 bra 	BB5_775;

	setp.gt.u32	%p870, %r1848, %r1872;
	@%p870 bra 	BB5_776;

	setp.lt.u32	%p871, %r1848, %r1872;
	@%p871 bra 	BB5_775;

	setp.gt.u32	%p872, %r1847, %r1871;
	@%p872 bra 	BB5_776;

	setp.lt.u32	%p873, %r1847, %r1871;
	@%p873 bra 	BB5_775;

	setp.gt.u32	%p874, %r1846, %r1870;
	@%p874 bra 	BB5_776;

	setp.lt.u32	%p875, %r1846, %r1870;
	@%p875 bra 	BB5_775;

	setp.gt.u32	%p876, %r1845, %r1869;
	@%p876 bra 	BB5_776;

	setp.lt.u32	%p877, %r1845, %r1869;
	@%p877 bra 	BB5_775;

	setp.gt.u32	%p878, %r1844, %r1868;
	@%p878 bra 	BB5_776;

	setp.lt.u32	%p879, %r1844, %r1868;
	@%p879 bra 	BB5_775;

	setp.gt.u32	%p880, %r1843, %r1867;
	@%p880 bra 	BB5_776;

	setp.lt.u32	%p881, %r1843, %r1867;
	@%p881 bra 	BB5_775;

	setp.gt.u32	%p882, %r1842, %r1866;
	@%p882 bra 	BB5_776;

	setp.lt.u32	%p883, %r1842, %r1866;
	@%p883 bra 	BB5_775;

	setp.gt.u32	%p884, %r1841, %r1865;
	@%p884 bra 	BB5_776;

	setp.ge.u32	%p885, %r1841, %r1865;
	setp.ge.u32	%p886, %r1840, %r1864;
	and.pred  	%p887, %p885, %p886;
	@%p887 bra 	BB5_776;

BB5_775:
	mov.u32 	%r23479, -21845;
	mov.u32 	%r23480, -1174470657;
	mov.u32 	%r23481, -1319895041;
	mov.u32 	%r23482, 514588670;
	mov.u32 	%r23483, -156174812;
	mov.u32 	%r23484, 1731252896;
	mov.u32 	%r23485, -209382721;
	mov.u32 	%r23486, 1685539716;
	mov.u32 	%r23487, 1129032919;
	mov.u32 	%r23488, 1260103606;
	mov.u32 	%r23489, 964683418;
	mov.u32 	%r23490, 436277738;
	// inline asm
	add.cc.u32 %r23431, %r23431, %r23479;
addc.cc.u32 %r23432, %r23432, %r23480;
addc.cc.u32 %r23433, %r23433, %r23481;
addc.cc.u32 %r23434, %r23434, %r23482;
addc.cc.u32 %r23435, %r23435, %r23483;
addc.cc.u32 %r23436, %r23436, %r23484;
addc.cc.u32 %r23437, %r23437, %r23485;
addc.cc.u32 %r23438, %r23438, %r23486;
addc.cc.u32 %r23439, %r23439, %r23487;
addc.cc.u32 %r23440, %r23440, %r23488;
addc.cc.u32 %r23441, %r23441, %r23489;
addc.u32 %r23442, %r23442, %r23490;

	// inline asm

BB5_776:
	// Callseq Start 107
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r23431;
	st.param.b32	[param0+4], %r23432;
	st.param.b32	[param0+8], %r23433;
	st.param.b32	[param0+12], %r23434;
	st.param.b32	[param0+16], %r23435;
	st.param.b32	[param0+20], %r23436;
	st.param.b32	[param0+24], %r23437;
	st.param.b32	[param0+28], %r23438;
	st.param.b32	[param0+32], %r23439;
	st.param.b32	[param0+36], %r23440;
	st.param.b32	[param0+40], %r23441;
	st.param.b32	[param0+44], %r23442;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r23287;
	st.param.b32	[param1+4], %r23288;
	st.param.b32	[param1+8], %r23289;
	st.param.b32	[param1+12], %r23290;
	st.param.b32	[param1+16], %r23291;
	st.param.b32	[param1+20], %r23292;
	st.param.b32	[param1+24], %r23293;
	st.param.b32	[param1+28], %r23294;
	st.param.b32	[param1+32], %r23295;
	st.param.b32	[param1+36], %r23296;
	st.param.b32	[param1+40], %r23297;
	st.param.b32	[param1+44], %r23298;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r1984, [retval0+0];
	ld.param.b32	%r1985, [retval0+4];
	ld.param.b32	%r1986, [retval0+8];
	ld.param.b32	%r1987, [retval0+12];
	ld.param.b32	%r1988, [retval0+16];
	ld.param.b32	%r1989, [retval0+20];
	ld.param.b32	%r1990, [retval0+24];
	ld.param.b32	%r1991, [retval0+28];
	ld.param.b32	%r1992, [retval0+32];
	ld.param.b32	%r1993, [retval0+36];
	ld.param.b32	%r1994, [retval0+40];
	ld.param.b32	%r1995, [retval0+44];
	
	//{
	}// Callseq End 107
	shl.b32 	%r23503, %r1899, 1;
	shr.u32 	%r23504, %r1898, 31;
	or.b32  	%r47984, %r23504, %r23503;
	shl.b32 	%r23505, %r1898, 1;
	shr.u32 	%r23506, %r1897, 31;
	or.b32  	%r47985, %r23506, %r23505;
	shl.b32 	%r23507, %r1897, 1;
	shr.u32 	%r23508, %r1896, 31;
	or.b32  	%r47986, %r23508, %r23507;
	shl.b32 	%r23509, %r1896, 1;
	shr.u32 	%r23510, %r1895, 31;
	or.b32  	%r47987, %r23510, %r23509;
	shl.b32 	%r23511, %r1895, 1;
	shr.u32 	%r23512, %r1894, 31;
	or.b32  	%r47988, %r23512, %r23511;
	shl.b32 	%r23513, %r1894, 1;
	shr.u32 	%r23514, %r1893, 31;
	or.b32  	%r47989, %r23514, %r23513;
	shl.b32 	%r23515, %r1893, 1;
	shr.u32 	%r23516, %r1892, 31;
	or.b32  	%r47990, %r23516, %r23515;
	shl.b32 	%r23517, %r1892, 1;
	shr.u32 	%r23518, %r1891, 31;
	or.b32  	%r47991, %r23518, %r23517;
	shl.b32 	%r23519, %r1891, 1;
	shr.u32 	%r23520, %r1890, 31;
	or.b32  	%r47992, %r23520, %r23519;
	shl.b32 	%r23521, %r1890, 1;
	shr.u32 	%r23522, %r1889, 31;
	or.b32  	%r47993, %r23522, %r23521;
	shl.b32 	%r23523, %r1889, 1;
	shr.u32 	%r23524, %r1888, 31;
	or.b32  	%r47994, %r23524, %r23523;
	shl.b32 	%r47995, %r1888, 1;
	setp.gt.u32	%p888, %r47984, 436277738;
	@%p888 bra 	BB5_798;

	setp.lt.u32	%p889, %r47984, 436277738;
	@%p889 bra 	BB5_799;

	setp.gt.u32	%p890, %r47985, 964683418;
	@%p890 bra 	BB5_798;

	setp.lt.u32	%p891, %r47985, 964683418;
	@%p891 bra 	BB5_799;

	setp.gt.u32	%p892, %r47986, 1260103606;
	@%p892 bra 	BB5_798;

	setp.lt.u32	%p893, %r47986, 1260103606;
	@%p893 bra 	BB5_799;

	setp.gt.u32	%p894, %r47987, 1129032919;
	@%p894 bra 	BB5_798;

	setp.lt.u32	%p895, %r47987, 1129032919;
	@%p895 bra 	BB5_799;

	setp.gt.u32	%p896, %r47988, 1685539716;
	@%p896 bra 	BB5_798;

	setp.lt.u32	%p897, %r47988, 1685539716;
	@%p897 bra 	BB5_799;

	setp.gt.u32	%p898, %r47989, -209382721;
	@%p898 bra 	BB5_798;

	setp.lt.u32	%p899, %r47989, -209382721;
	@%p899 bra 	BB5_799;

	setp.gt.u32	%p900, %r47990, 1731252896;
	@%p900 bra 	BB5_798;

	setp.lt.u32	%p901, %r47990, 1731252896;
	@%p901 bra 	BB5_799;

	setp.gt.u32	%p902, %r47991, -156174812;
	@%p902 bra 	BB5_798;

	setp.lt.u32	%p903, %r47991, -156174812;
	@%p903 bra 	BB5_799;

	setp.gt.u32	%p904, %r47992, 514588670;
	@%p904 bra 	BB5_798;

	setp.lt.u32	%p905, %r47992, 514588670;
	@%p905 bra 	BB5_799;

	setp.gt.u32	%p906, %r47993, -1319895041;
	@%p906 bra 	BB5_798;

	setp.lt.u32	%p907, %r47993, -1319895041;
	@%p907 bra 	BB5_799;

	setp.gt.u32	%p908, %r47994, -1174470657;
	@%p908 bra 	BB5_798;

	setp.lt.u32	%p909, %r47994, -1174470657;
	setp.lt.u32	%p910, %r47995, -21845;
	or.pred  	%p911, %p909, %p910;
	@%p911 bra 	BB5_799;

BB5_798:
	mov.u32 	%r23537, -21845;
	mov.u32 	%r23538, -1174470657;
	mov.u32 	%r23539, -1319895041;
	mov.u32 	%r23540, 514588670;
	mov.u32 	%r23541, -156174812;
	mov.u32 	%r23542, 1731252896;
	mov.u32 	%r23543, -209382721;
	mov.u32 	%r23544, 1685539716;
	mov.u32 	%r23545, 1129032919;
	mov.u32 	%r23546, 1260103606;
	mov.u32 	%r23547, 964683418;
	mov.u32 	%r23548, 436277738;
	// inline asm
	sub.cc.u32 %r47995, %r47995, %r23537;
subc.cc.u32 %r47994, %r47994, %r23538;
subc.cc.u32 %r47993, %r47993, %r23539;
subc.cc.u32 %r47992, %r47992, %r23540;
subc.cc.u32 %r47991, %r47991, %r23541;
subc.cc.u32 %r47990, %r47990, %r23542;
subc.cc.u32 %r47989, %r47989, %r23543;
subc.cc.u32 %r47988, %r47988, %r23544;
subc.cc.u32 %r47987, %r47987, %r23545;
subc.cc.u32 %r47986, %r47986, %r23546;
subc.cc.u32 %r47985, %r47985, %r23547;
subc.u32 %r47984, %r47984, %r23548;

	// inline asm

BB5_799:
	// Callseq Start 108
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r48440;
	st.param.b32	[param0+4], %r48441;
	st.param.b32	[param0+8], %r48442;
	st.param.b32	[param0+12], %r48443;
	st.param.b32	[param0+16], %r48444;
	st.param.b32	[param0+20], %r48445;
	st.param.b32	[param0+24], %r48446;
	st.param.b32	[param0+28], %r48447;
	st.param.b32	[param0+32], %r48448;
	st.param.b32	[param0+36], %r48449;
	st.param.b32	[param0+40], %r48450;
	st.param.b32	[param0+44], %r48451;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r48464;
	st.param.b32	[param1+4], %r48465;
	st.param.b32	[param1+8], %r48466;
	st.param.b32	[param1+12], %r48467;
	st.param.b32	[param1+16], %r48468;
	st.param.b32	[param1+20], %r48469;
	st.param.b32	[param1+24], %r48470;
	st.param.b32	[param1+28], %r48471;
	st.param.b32	[param1+32], %r48472;
	st.param.b32	[param1+36], %r48473;
	st.param.b32	[param1+40], %r48474;
	st.param.b32	[param1+44], %r48475;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r2080, [retval0+0];
	ld.param.b32	%r2081, [retval0+4];
	ld.param.b32	%r2082, [retval0+8];
	ld.param.b32	%r2083, [retval0+12];
	ld.param.b32	%r2084, [retval0+16];
	ld.param.b32	%r2085, [retval0+20];
	ld.param.b32	%r2086, [retval0+24];
	ld.param.b32	%r2087, [retval0+28];
	ld.param.b32	%r2088, [retval0+32];
	ld.param.b32	%r2089, [retval0+36];
	ld.param.b32	%r2090, [retval0+40];
	ld.param.b32	%r2091, [retval0+44];
	
	//{
	}// Callseq End 108
	// Callseq Start 109
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r23561;
	st.param.b32	[param0+4], %r23562;
	st.param.b32	[param0+8], %r23563;
	st.param.b32	[param0+12], %r23564;
	st.param.b32	[param0+16], %r23565;
	st.param.b32	[param0+20], %r23566;
	st.param.b32	[param0+24], %r23567;
	st.param.b32	[param0+28], %r23568;
	st.param.b32	[param0+32], %r23569;
	st.param.b32	[param0+36], %r23570;
	st.param.b32	[param0+40], %r23571;
	st.param.b32	[param0+44], %r23572;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r48476;
	st.param.b32	[param1+4], %r48477;
	st.param.b32	[param1+8], %r48478;
	st.param.b32	[param1+12], %r48479;
	st.param.b32	[param1+16], %r48480;
	st.param.b32	[param1+20], %r48481;
	st.param.b32	[param1+24], %r48482;
	st.param.b32	[param1+28], %r48483;
	st.param.b32	[param1+32], %r48484;
	st.param.b32	[param1+36], %r48485;
	st.param.b32	[param1+40], %r48486;
	st.param.b32	[param1+44], %r48487;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r2092, [retval0+0];
	ld.param.b32	%r2093, [retval0+4];
	ld.param.b32	%r2094, [retval0+8];
	ld.param.b32	%r2095, [retval0+12];
	ld.param.b32	%r2096, [retval0+16];
	ld.param.b32	%r2097, [retval0+20];
	ld.param.b32	%r2098, [retval0+24];
	ld.param.b32	%r2099, [retval0+28];
	ld.param.b32	%r2100, [retval0+32];
	ld.param.b32	%r2101, [retval0+36];
	ld.param.b32	%r2102, [retval0+40];
	ld.param.b32	%r2103, [retval0+44];
	
	//{
	}// Callseq End 109
	// inline asm
	add.cc.u32 %r23561, %r23561, %r48440;
addc.cc.u32 %r23562, %r23562, %r48441;
addc.cc.u32 %r23563, %r23563, %r48442;
addc.cc.u32 %r23564, %r23564, %r48443;
addc.cc.u32 %r23565, %r23565, %r48444;
addc.cc.u32 %r23566, %r23566, %r48445;
addc.cc.u32 %r23567, %r23567, %r48446;
addc.cc.u32 %r23568, %r23568, %r48447;
addc.cc.u32 %r23569, %r23569, %r48448;
addc.cc.u32 %r23570, %r23570, %r48449;
addc.cc.u32 %r23571, %r23571, %r48450;
addc.u32 %r23572, %r23572, %r48451;

	// inline asm
	setp.gt.u32	%p912, %r23572, 436277738;
	@%p912 bra 	BB5_821;

	setp.lt.u32	%p913, %r23572, 436277738;
	@%p913 bra 	BB5_822;

	setp.gt.u32	%p914, %r23571, 964683418;
	@%p914 bra 	BB5_821;

	setp.lt.u32	%p915, %r23571, 964683418;
	@%p915 bra 	BB5_822;

	setp.gt.u32	%p916, %r23570, 1260103606;
	@%p916 bra 	BB5_821;

	setp.lt.u32	%p917, %r23570, 1260103606;
	@%p917 bra 	BB5_822;

	setp.gt.u32	%p918, %r23569, 1129032919;
	@%p918 bra 	BB5_821;

	setp.lt.u32	%p919, %r23569, 1129032919;
	@%p919 bra 	BB5_822;

	setp.gt.u32	%p920, %r23568, 1685539716;
	@%p920 bra 	BB5_821;

	setp.lt.u32	%p921, %r23568, 1685539716;
	@%p921 bra 	BB5_822;

	setp.gt.u32	%p922, %r23567, -209382721;
	@%p922 bra 	BB5_821;

	setp.lt.u32	%p923, %r23567, -209382721;
	@%p923 bra 	BB5_822;

	setp.gt.u32	%p924, %r23566, 1731252896;
	@%p924 bra 	BB5_821;

	setp.lt.u32	%p925, %r23566, 1731252896;
	@%p925 bra 	BB5_822;

	setp.gt.u32	%p926, %r23565, -156174812;
	@%p926 bra 	BB5_821;

	setp.lt.u32	%p927, %r23565, -156174812;
	@%p927 bra 	BB5_822;

	setp.gt.u32	%p928, %r23564, 514588670;
	@%p928 bra 	BB5_821;

	setp.lt.u32	%p929, %r23564, 514588670;
	@%p929 bra 	BB5_822;

	setp.gt.u32	%p930, %r23563, -1319895041;
	@%p930 bra 	BB5_821;

	setp.lt.u32	%p931, %r23563, -1319895041;
	@%p931 bra 	BB5_822;

	setp.gt.u32	%p932, %r23562, -1174470657;
	@%p932 bra 	BB5_821;

	setp.lt.u32	%p933, %r23562, -1174470657;
	setp.lt.u32	%p934, %r23561, -21845;
	or.pred  	%p935, %p933, %p934;
	@%p935 bra 	BB5_822;

BB5_821:
	mov.u32 	%r23609, -21845;
	mov.u32 	%r23610, -1174470657;
	mov.u32 	%r23611, -1319895041;
	mov.u32 	%r23612, 514588670;
	mov.u32 	%r23613, -156174812;
	mov.u32 	%r23614, 1731252896;
	mov.u32 	%r23615, -209382721;
	mov.u32 	%r23616, 1685539716;
	mov.u32 	%r23617, 1129032919;
	mov.u32 	%r23618, 1260103606;
	mov.u32 	%r23619, 964683418;
	mov.u32 	%r23620, 436277738;
	// inline asm
	sub.cc.u32 %r23561, %r23561, %r23609;
subc.cc.u32 %r23562, %r23562, %r23610;
subc.cc.u32 %r23563, %r23563, %r23611;
subc.cc.u32 %r23564, %r23564, %r23612;
subc.cc.u32 %r23565, %r23565, %r23613;
subc.cc.u32 %r23566, %r23566, %r23614;
subc.cc.u32 %r23567, %r23567, %r23615;
subc.cc.u32 %r23568, %r23568, %r23616;
subc.cc.u32 %r23569, %r23569, %r23617;
subc.cc.u32 %r23570, %r23570, %r23618;
subc.cc.u32 %r23571, %r23571, %r23619;
subc.u32 %r23572, %r23572, %r23620;

	// inline asm

BB5_822:
	// Callseq Start 110
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r23561;
	st.param.b32	[param0+4], %r23562;
	st.param.b32	[param0+8], %r23563;
	st.param.b32	[param0+12], %r23564;
	st.param.b32	[param0+16], %r23565;
	st.param.b32	[param0+20], %r23566;
	st.param.b32	[param0+24], %r23567;
	st.param.b32	[param0+28], %r23568;
	st.param.b32	[param0+32], %r23569;
	st.param.b32	[param0+36], %r23570;
	st.param.b32	[param0+40], %r23571;
	st.param.b32	[param0+44], %r23572;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r21197;
	st.param.b32	[param1+4], %r21198;
	st.param.b32	[param1+8], %r21199;
	st.param.b32	[param1+12], %r21200;
	st.param.b32	[param1+16], %r21201;
	st.param.b32	[param1+20], %r21202;
	st.param.b32	[param1+24], %r21203;
	st.param.b32	[param1+28], %r21204;
	st.param.b32	[param1+32], %r21205;
	st.param.b32	[param1+36], %r21206;
	st.param.b32	[param1+40], %r21207;
	st.param.b32	[param1+44], %r21208;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r23657, [retval0+0];
	ld.param.b32	%r23658, [retval0+4];
	ld.param.b32	%r23659, [retval0+8];
	ld.param.b32	%r23660, [retval0+12];
	ld.param.b32	%r23661, [retval0+16];
	ld.param.b32	%r23662, [retval0+20];
	ld.param.b32	%r23663, [retval0+24];
	ld.param.b32	%r23664, [retval0+28];
	ld.param.b32	%r23665, [retval0+32];
	ld.param.b32	%r23666, [retval0+36];
	ld.param.b32	%r23667, [retval0+40];
	ld.param.b32	%r23668, [retval0+44];
	
	//{
	}// Callseq End 110
	mov.u32 	%r48019, %r23657;
	mov.u32 	%r48012, %r23664;
	mov.u32 	%r48017, %r23659;
	mov.u32 	%r48010, %r23666;
	mov.u32 	%r48015, %r23661;
	mov.u32 	%r48008, %r23668;
	mov.u32 	%r48013, %r23663;
	mov.u32 	%r48018, %r23658;
	mov.u32 	%r48011, %r23665;
	mov.u32 	%r48016, %r23660;
	mov.u32 	%r48009, %r23667;
	mov.u32 	%r48014, %r23662;
	// inline asm
	sub.cc.u32 %r48019, %r48019, %r2080;
subc.cc.u32 %r48018, %r48018, %r2081;
subc.cc.u32 %r48017, %r48017, %r2082;
subc.cc.u32 %r48016, %r48016, %r2083;
subc.cc.u32 %r48015, %r48015, %r2084;
subc.cc.u32 %r48014, %r48014, %r2085;
subc.cc.u32 %r48013, %r48013, %r2086;
subc.cc.u32 %r48012, %r48012, %r2087;
subc.cc.u32 %r48011, %r48011, %r2088;
subc.cc.u32 %r48010, %r48010, %r2089;
subc.cc.u32 %r48009, %r48009, %r2090;
subc.u32 %r48008, %r48008, %r2091;

	// inline asm
	setp.gt.u32	%p936, %r23668, %r2091;
	@%p936 bra 	BB5_845;

	setp.lt.u32	%p937, %r23668, %r2091;
	@%p937 bra 	BB5_844;

	setp.gt.u32	%p938, %r23667, %r2090;
	@%p938 bra 	BB5_845;

	setp.lt.u32	%p939, %r23667, %r2090;
	@%p939 bra 	BB5_844;

	setp.gt.u32	%p940, %r23666, %r2089;
	@%p940 bra 	BB5_845;

	setp.lt.u32	%p941, %r23666, %r2089;
	@%p941 bra 	BB5_844;

	setp.gt.u32	%p942, %r23665, %r2088;
	@%p942 bra 	BB5_845;

	setp.lt.u32	%p943, %r23665, %r2088;
	@%p943 bra 	BB5_844;

	setp.gt.u32	%p944, %r23664, %r2087;
	@%p944 bra 	BB5_845;

	setp.lt.u32	%p945, %r23664, %r2087;
	@%p945 bra 	BB5_844;

	setp.gt.u32	%p946, %r23663, %r2086;
	@%p946 bra 	BB5_845;

	setp.lt.u32	%p947, %r23663, %r2086;
	@%p947 bra 	BB5_844;

	setp.gt.u32	%p948, %r23662, %r2085;
	@%p948 bra 	BB5_845;

	setp.lt.u32	%p949, %r23662, %r2085;
	@%p949 bra 	BB5_844;

	setp.gt.u32	%p950, %r23661, %r2084;
	@%p950 bra 	BB5_845;

	setp.lt.u32	%p951, %r23661, %r2084;
	@%p951 bra 	BB5_844;

	setp.gt.u32	%p952, %r23660, %r2083;
	@%p952 bra 	BB5_845;

	setp.lt.u32	%p953, %r23660, %r2083;
	@%p953 bra 	BB5_844;

	setp.gt.u32	%p954, %r23659, %r2082;
	@%p954 bra 	BB5_845;

	setp.lt.u32	%p955, %r23659, %r2082;
	@%p955 bra 	BB5_844;

	setp.gt.u32	%p956, %r23658, %r2081;
	@%p956 bra 	BB5_845;

	setp.ge.u32	%p957, %r23658, %r2081;
	setp.ge.u32	%p958, %r23657, %r2080;
	and.pred  	%p959, %p957, %p958;
	@%p959 bra 	BB5_845;

BB5_844:
	mov.u32 	%r23681, -21845;
	mov.u32 	%r23682, -1174470657;
	mov.u32 	%r23683, -1319895041;
	mov.u32 	%r23684, 514588670;
	mov.u32 	%r23685, -156174812;
	mov.u32 	%r23686, 1731252896;
	mov.u32 	%r23687, -209382721;
	mov.u32 	%r23688, 1685539716;
	mov.u32 	%r23689, 1129032919;
	mov.u32 	%r23690, 1260103606;
	mov.u32 	%r23691, 964683418;
	mov.u32 	%r23692, 436277738;
	// inline asm
	add.cc.u32 %r48019, %r48019, %r23681;
addc.cc.u32 %r48018, %r48018, %r23682;
addc.cc.u32 %r48017, %r48017, %r23683;
addc.cc.u32 %r48016, %r48016, %r23684;
addc.cc.u32 %r48015, %r48015, %r23685;
addc.cc.u32 %r48014, %r48014, %r23686;
addc.cc.u32 %r48013, %r48013, %r23687;
addc.cc.u32 %r48012, %r48012, %r23688;
addc.cc.u32 %r48011, %r48011, %r23689;
addc.cc.u32 %r48010, %r48010, %r23690;
addc.cc.u32 %r48009, %r48009, %r23691;
addc.u32 %r48008, %r48008, %r23692;

	// inline asm

BB5_845:
	mov.u32 	%r23714, %r48010;
	mov.u32 	%r23707, %r48017;
	mov.u32 	%r23712, %r48012;
	mov.u32 	%r23705, %r48019;
	mov.u32 	%r23710, %r48014;
	mov.u32 	%r23715, %r48009;
	mov.u32 	%r23708, %r48016;
	mov.u32 	%r23713, %r48011;
	mov.u32 	%r23706, %r48018;
	mov.u32 	%r23711, %r48013;
	mov.u32 	%r23716, %r48008;
	mov.u32 	%r23709, %r48015;
	// inline asm
	sub.cc.u32 %r23705, %r23705, %r2092;
subc.cc.u32 %r23706, %r23706, %r2093;
subc.cc.u32 %r23707, %r23707, %r2094;
subc.cc.u32 %r23708, %r23708, %r2095;
subc.cc.u32 %r23709, %r23709, %r2096;
subc.cc.u32 %r23710, %r23710, %r2097;
subc.cc.u32 %r23711, %r23711, %r2098;
subc.cc.u32 %r23712, %r23712, %r2099;
subc.cc.u32 %r23713, %r23713, %r2100;
subc.cc.u32 %r23714, %r23714, %r2101;
subc.cc.u32 %r23715, %r23715, %r2102;
subc.u32 %r23716, %r23716, %r2103;

	// inline asm
	setp.gt.u32	%p960, %r48008, %r2103;
	@%p960 bra 	BB5_868;

	setp.lt.u32	%p961, %r48008, %r2103;
	@%p961 bra 	BB5_867;

	setp.gt.u32	%p962, %r48009, %r2102;
	@%p962 bra 	BB5_868;

	setp.lt.u32	%p963, %r48009, %r2102;
	@%p963 bra 	BB5_867;

	setp.gt.u32	%p964, %r48010, %r2101;
	@%p964 bra 	BB5_868;

	setp.lt.u32	%p965, %r48010, %r2101;
	@%p965 bra 	BB5_867;

	setp.gt.u32	%p966, %r48011, %r2100;
	@%p966 bra 	BB5_868;

	setp.lt.u32	%p967, %r48011, %r2100;
	@%p967 bra 	BB5_867;

	setp.gt.u32	%p968, %r48012, %r2099;
	@%p968 bra 	BB5_868;

	setp.lt.u32	%p969, %r48012, %r2099;
	@%p969 bra 	BB5_867;

	setp.gt.u32	%p970, %r48013, %r2098;
	@%p970 bra 	BB5_868;

	setp.lt.u32	%p971, %r48013, %r2098;
	@%p971 bra 	BB5_867;

	setp.gt.u32	%p972, %r48014, %r2097;
	@%p972 bra 	BB5_868;

	setp.lt.u32	%p973, %r48014, %r2097;
	@%p973 bra 	BB5_867;

	setp.gt.u32	%p974, %r48015, %r2096;
	@%p974 bra 	BB5_868;

	setp.lt.u32	%p975, %r48015, %r2096;
	@%p975 bra 	BB5_867;

	setp.gt.u32	%p976, %r48016, %r2095;
	@%p976 bra 	BB5_868;

	setp.lt.u32	%p977, %r48016, %r2095;
	@%p977 bra 	BB5_867;

	setp.gt.u32	%p978, %r48017, %r2094;
	@%p978 bra 	BB5_868;

	setp.lt.u32	%p979, %r48017, %r2094;
	@%p979 bra 	BB5_867;

	setp.gt.u32	%p980, %r48018, %r2093;
	@%p980 bra 	BB5_868;

	setp.ge.u32	%p981, %r48018, %r2093;
	setp.ge.u32	%p982, %r48019, %r2092;
	and.pred  	%p983, %p981, %p982;
	@%p983 bra 	BB5_868;

BB5_867:
	mov.u32 	%r23753, -21845;
	mov.u32 	%r23754, -1174470657;
	mov.u32 	%r23755, -1319895041;
	mov.u32 	%r23756, 514588670;
	mov.u32 	%r23757, -156174812;
	mov.u32 	%r23758, 1731252896;
	mov.u32 	%r23759, -209382721;
	mov.u32 	%r23760, 1685539716;
	mov.u32 	%r23761, 1129032919;
	mov.u32 	%r23762, 1260103606;
	mov.u32 	%r23763, 964683418;
	mov.u32 	%r23764, 436277738;
	// inline asm
	add.cc.u32 %r23705, %r23705, %r23753;
addc.cc.u32 %r23706, %r23706, %r23754;
addc.cc.u32 %r23707, %r23707, %r23755;
addc.cc.u32 %r23708, %r23708, %r23756;
addc.cc.u32 %r23709, %r23709, %r23757;
addc.cc.u32 %r23710, %r23710, %r23758;
addc.cc.u32 %r23711, %r23711, %r23759;
addc.cc.u32 %r23712, %r23712, %r23760;
addc.cc.u32 %r23713, %r23713, %r23761;
addc.cc.u32 %r23714, %r23714, %r23762;
addc.cc.u32 %r23715, %r23715, %r23763;
addc.u32 %r23716, %r23716, %r23764;

	// inline asm

BB5_868:
	mov.u32 	%r23778, %r2081;
	mov.u32 	%r23785, %r2088;
	mov.u32 	%r23780, %r2083;
	mov.u32 	%r23787, %r2090;
	mov.u32 	%r23782, %r2085;
	mov.u32 	%r23777, %r2080;
	mov.u32 	%r23784, %r2087;
	mov.u32 	%r23779, %r2082;
	mov.u32 	%r23786, %r2089;
	mov.u32 	%r23781, %r2084;
	mov.u32 	%r23788, %r2091;
	mov.u32 	%r23783, %r2086;
	// inline asm
	sub.cc.u32 %r23777, %r23777, %r2092;
subc.cc.u32 %r23778, %r23778, %r2093;
subc.cc.u32 %r23779, %r23779, %r2094;
subc.cc.u32 %r23780, %r23780, %r2095;
subc.cc.u32 %r23781, %r23781, %r2096;
subc.cc.u32 %r23782, %r23782, %r2097;
subc.cc.u32 %r23783, %r23783, %r2098;
subc.cc.u32 %r23784, %r23784, %r2099;
subc.cc.u32 %r23785, %r23785, %r2100;
subc.cc.u32 %r23786, %r23786, %r2101;
subc.cc.u32 %r23787, %r23787, %r2102;
subc.u32 %r23788, %r23788, %r2103;

	// inline asm
	setp.gt.u32	%p984, %r2091, %r2103;
	@%p984 bra 	BB5_891;

	setp.lt.u32	%p985, %r2091, %r2103;
	@%p985 bra 	BB5_890;

	setp.gt.u32	%p986, %r2090, %r2102;
	@%p986 bra 	BB5_891;

	setp.lt.u32	%p987, %r2090, %r2102;
	@%p987 bra 	BB5_890;

	setp.gt.u32	%p988, %r2089, %r2101;
	@%p988 bra 	BB5_891;

	setp.lt.u32	%p989, %r2089, %r2101;
	@%p989 bra 	BB5_890;

	setp.gt.u32	%p990, %r2088, %r2100;
	@%p990 bra 	BB5_891;

	setp.lt.u32	%p991, %r2088, %r2100;
	@%p991 bra 	BB5_890;

	setp.gt.u32	%p992, %r2087, %r2099;
	@%p992 bra 	BB5_891;

	setp.lt.u32	%p993, %r2087, %r2099;
	@%p993 bra 	BB5_890;

	setp.gt.u32	%p994, %r2086, %r2098;
	@%p994 bra 	BB5_891;

	setp.lt.u32	%p995, %r2086, %r2098;
	@%p995 bra 	BB5_890;

	setp.gt.u32	%p996, %r2085, %r2097;
	@%p996 bra 	BB5_891;

	setp.lt.u32	%p997, %r2085, %r2097;
	@%p997 bra 	BB5_890;

	setp.gt.u32	%p998, %r2084, %r2096;
	@%p998 bra 	BB5_891;

	setp.lt.u32	%p999, %r2084, %r2096;
	@%p999 bra 	BB5_890;

	setp.gt.u32	%p1000, %r2083, %r2095;
	@%p1000 bra 	BB5_891;

	setp.lt.u32	%p1001, %r2083, %r2095;
	@%p1001 bra 	BB5_890;

	setp.gt.u32	%p1002, %r2082, %r2094;
	@%p1002 bra 	BB5_891;

	setp.lt.u32	%p1003, %r2082, %r2094;
	@%p1003 bra 	BB5_890;

	setp.gt.u32	%p1004, %r2081, %r2093;
	@%p1004 bra 	BB5_891;

	setp.ge.u32	%p1005, %r2081, %r2093;
	setp.ge.u32	%p1006, %r2080, %r2092;
	and.pred  	%p1007, %p1005, %p1006;
	@%p1007 bra 	BB5_891;

BB5_890:
	mov.u32 	%r23825, -21845;
	mov.u32 	%r23826, -1174470657;
	mov.u32 	%r23827, -1319895041;
	mov.u32 	%r23828, 514588670;
	mov.u32 	%r23829, -156174812;
	mov.u32 	%r23830, 1731252896;
	mov.u32 	%r23831, -209382721;
	mov.u32 	%r23832, 1685539716;
	mov.u32 	%r23833, 1129032919;
	mov.u32 	%r23834, 1260103606;
	mov.u32 	%r23835, 964683418;
	mov.u32 	%r23836, 436277738;
	// inline asm
	add.cc.u32 %r23777, %r23777, %r23825;
addc.cc.u32 %r23778, %r23778, %r23826;
addc.cc.u32 %r23779, %r23779, %r23827;
addc.cc.u32 %r23780, %r23780, %r23828;
addc.cc.u32 %r23781, %r23781, %r23829;
addc.cc.u32 %r23782, %r23782, %r23830;
addc.cc.u32 %r23783, %r23783, %r23831;
addc.cc.u32 %r23784, %r23784, %r23832;
addc.cc.u32 %r23785, %r23785, %r23833;
addc.cc.u32 %r23786, %r23786, %r23834;
addc.cc.u32 %r23787, %r23787, %r23835;
addc.u32 %r23788, %r23788, %r23836;

	// inline asm

BB5_891:
	// Callseq Start 111
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r23777;
	st.param.b32	[param0+4], %r23778;
	st.param.b32	[param0+8], %r23779;
	st.param.b32	[param0+12], %r23780;
	st.param.b32	[param0+16], %r23781;
	st.param.b32	[param0+20], %r23782;
	st.param.b32	[param0+24], %r23783;
	st.param.b32	[param0+28], %r23784;
	st.param.b32	[param0+32], %r23785;
	st.param.b32	[param0+36], %r23786;
	st.param.b32	[param0+40], %r23787;
	st.param.b32	[param0+44], %r23788;
	st.param.b32	[param0+48], %r23705;
	st.param.b32	[param0+52], %r23706;
	st.param.b32	[param0+56], %r23707;
	st.param.b32	[param0+60], %r23708;
	st.param.b32	[param0+64], %r23709;
	st.param.b32	[param0+68], %r23710;
	st.param.b32	[param0+72], %r23711;
	st.param.b32	[param0+76], %r23712;
	st.param.b32	[param0+80], %r23713;
	st.param.b32	[param0+84], %r23714;
	st.param.b32	[param0+88], %r23715;
	st.param.b32	[param0+92], %r23716;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_double, 
	(
	param0
	);
	ld.param.b32	%r48464, [retval0+0];
	ld.param.b32	%r48465, [retval0+4];
	ld.param.b32	%r48466, [retval0+8];
	ld.param.b32	%r48467, [retval0+12];
	ld.param.b32	%r48468, [retval0+16];
	ld.param.b32	%r48469, [retval0+20];
	ld.param.b32	%r48470, [retval0+24];
	ld.param.b32	%r48471, [retval0+28];
	ld.param.b32	%r48472, [retval0+32];
	ld.param.b32	%r48473, [retval0+36];
	ld.param.b32	%r48474, [retval0+40];
	ld.param.b32	%r48475, [retval0+44];
	ld.param.b32	%r48476, [retval0+48];
	ld.param.b32	%r48477, [retval0+52];
	ld.param.b32	%r48478, [retval0+56];
	ld.param.b32	%r48479, [retval0+60];
	ld.param.b32	%r48480, [retval0+64];
	ld.param.b32	%r48481, [retval0+68];
	ld.param.b32	%r48482, [retval0+72];
	ld.param.b32	%r48483, [retval0+76];
	ld.param.b32	%r48484, [retval0+80];
	ld.param.b32	%r48485, [retval0+84];
	ld.param.b32	%r48486, [retval0+88];
	ld.param.b32	%r48487, [retval0+92];
	
	//{
	}// Callseq End 111
	// Callseq Start 112
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r1984;
	st.param.b32	[param0+4], %r1985;
	st.param.b32	[param0+8], %r1986;
	st.param.b32	[param0+12], %r1987;
	st.param.b32	[param0+16], %r1988;
	st.param.b32	[param0+20], %r1989;
	st.param.b32	[param0+24], %r1990;
	st.param.b32	[param0+28], %r1991;
	st.param.b32	[param0+32], %r1992;
	st.param.b32	[param0+36], %r1993;
	st.param.b32	[param0+40], %r1994;
	st.param.b32	[param0+44], %r1995;
	st.param.b32	[param0+48], %r47995;
	st.param.b32	[param0+52], %r47994;
	st.param.b32	[param0+56], %r47993;
	st.param.b32	[param0+60], %r47992;
	st.param.b32	[param0+64], %r47991;
	st.param.b32	[param0+68], %r47990;
	st.param.b32	[param0+72], %r47989;
	st.param.b32	[param0+76], %r47988;
	st.param.b32	[param0+80], %r47987;
	st.param.b32	[param0+84], %r47986;
	st.param.b32	[param0+88], %r47985;
	st.param.b32	[param0+92], %r47984;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r1816;
	st.param.b32	[param1+4], %r1817;
	st.param.b32	[param1+8], %r1818;
	st.param.b32	[param1+12], %r1819;
	st.param.b32	[param1+16], %r1820;
	st.param.b32	[param1+20], %r1821;
	st.param.b32	[param1+24], %r1822;
	st.param.b32	[param1+28], %r1823;
	st.param.b32	[param1+32], %r1824;
	st.param.b32	[param1+36], %r1825;
	st.param.b32	[param1+40], %r1826;
	st.param.b32	[param1+44], %r1827;
	st.param.b32	[param1+48], %r1828;
	st.param.b32	[param1+52], %r1829;
	st.param.b32	[param1+56], %r1830;
	st.param.b32	[param1+60], %r1831;
	st.param.b32	[param1+64], %r1832;
	st.param.b32	[param1+68], %r1833;
	st.param.b32	[param1+72], %r1834;
	st.param.b32	[param1+76], %r1835;
	st.param.b32	[param1+80], %r1836;
	st.param.b32	[param1+84], %r1837;
	st.param.b32	[param1+88], %r1838;
	st.param.b32	[param1+92], %r1839;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r23885, [retval0+0];
	ld.param.b32	%r23886, [retval0+4];
	ld.param.b32	%r23887, [retval0+8];
	ld.param.b32	%r23888, [retval0+12];
	ld.param.b32	%r23889, [retval0+16];
	ld.param.b32	%r23890, [retval0+20];
	ld.param.b32	%r23891, [retval0+24];
	ld.param.b32	%r23892, [retval0+28];
	ld.param.b32	%r23893, [retval0+32];
	ld.param.b32	%r23894, [retval0+36];
	ld.param.b32	%r23895, [retval0+40];
	ld.param.b32	%r23896, [retval0+44];
	ld.param.b32	%r23897, [retval0+48];
	ld.param.b32	%r23898, [retval0+52];
	ld.param.b32	%r23899, [retval0+56];
	ld.param.b32	%r23900, [retval0+60];
	ld.param.b32	%r23901, [retval0+64];
	ld.param.b32	%r23902, [retval0+68];
	ld.param.b32	%r23903, [retval0+72];
	ld.param.b32	%r23904, [retval0+76];
	ld.param.b32	%r23905, [retval0+80];
	ld.param.b32	%r23906, [retval0+84];
	ld.param.b32	%r23907, [retval0+88];
	ld.param.b32	%r23908, [retval0+92];
	
	//{
	}// Callseq End 112
	// Callseq Start 113
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r23885;
	st.param.b32	[param0+4], %r23886;
	st.param.b32	[param0+8], %r23887;
	st.param.b32	[param0+12], %r23888;
	st.param.b32	[param0+16], %r23889;
	st.param.b32	[param0+20], %r23890;
	st.param.b32	[param0+24], %r23891;
	st.param.b32	[param0+28], %r23892;
	st.param.b32	[param0+32], %r23893;
	st.param.b32	[param0+36], %r23894;
	st.param.b32	[param0+40], %r23895;
	st.param.b32	[param0+44], %r23896;
	st.param.b32	[param0+48], %r23897;
	st.param.b32	[param0+52], %r23898;
	st.param.b32	[param0+56], %r23899;
	st.param.b32	[param0+60], %r23900;
	st.param.b32	[param0+64], %r23901;
	st.param.b32	[param0+68], %r23902;
	st.param.b32	[param0+72], %r23903;
	st.param.b32	[param0+76], %r23904;
	st.param.b32	[param0+80], %r23905;
	st.param.b32	[param0+84], %r23906;
	st.param.b32	[param0+88], %r23907;
	st.param.b32	[param0+92], %r23908;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r1816;
	st.param.b32	[param1+4], %r1817;
	st.param.b32	[param1+8], %r1818;
	st.param.b32	[param1+12], %r1819;
	st.param.b32	[param1+16], %r1820;
	st.param.b32	[param1+20], %r1821;
	st.param.b32	[param1+24], %r1822;
	st.param.b32	[param1+28], %r1823;
	st.param.b32	[param1+32], %r1824;
	st.param.b32	[param1+36], %r1825;
	st.param.b32	[param1+40], %r1826;
	st.param.b32	[param1+44], %r1827;
	st.param.b32	[param1+48], %r1828;
	st.param.b32	[param1+52], %r1829;
	st.param.b32	[param1+56], %r1830;
	st.param.b32	[param1+60], %r1831;
	st.param.b32	[param1+64], %r1832;
	st.param.b32	[param1+68], %r1833;
	st.param.b32	[param1+72], %r1834;
	st.param.b32	[param1+76], %r1835;
	st.param.b32	[param1+80], %r1836;
	st.param.b32	[param1+84], %r1837;
	st.param.b32	[param1+88], %r1838;
	st.param.b32	[param1+92], %r1839;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r47911, [retval0+0];
	ld.param.b32	%r47910, [retval0+4];
	ld.param.b32	%r47909, [retval0+8];
	ld.param.b32	%r47908, [retval0+12];
	ld.param.b32	%r47907, [retval0+16];
	ld.param.b32	%r47906, [retval0+20];
	ld.param.b32	%r47905, [retval0+24];
	ld.param.b32	%r47904, [retval0+28];
	ld.param.b32	%r47903, [retval0+32];
	ld.param.b32	%r22950, [retval0+36];
	ld.param.b32	%r22951, [retval0+40];
	ld.param.b32	%r22952, [retval0+44];
	ld.param.b32	%r24795, [retval0+48];
	ld.param.b32	%r24796, [retval0+52];
	ld.param.b32	%r24797, [retval0+56];
	ld.param.b32	%r24798, [retval0+60];
	ld.param.b32	%r24799, [retval0+64];
	ld.param.b32	%r24800, [retval0+68];
	ld.param.b32	%r24801, [retval0+72];
	ld.param.b32	%r24802, [retval0+76];
	ld.param.b32	%r24803, [retval0+80];
	ld.param.b32	%r24804, [retval0+84];
	ld.param.b32	%r24805, [retval0+88];
	ld.param.b32	%r24806, [retval0+92];
	
	//{
	}// Callseq End 113
	// Callseq Start 114
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r1528;
	st.param.b32	[param0+4], %r1529;
	st.param.b32	[param0+8], %r1530;
	st.param.b32	[param0+12], %r1531;
	st.param.b32	[param0+16], %r1532;
	st.param.b32	[param0+20], %r1533;
	st.param.b32	[param0+24], %r1534;
	st.param.b32	[param0+28], %r1535;
	st.param.b32	[param0+32], %r1536;
	st.param.b32	[param0+36], %r1537;
	st.param.b32	[param0+40], %r1538;
	st.param.b32	[param0+44], %r1539;
	st.param.b32	[param0+48], %r47899;
	st.param.b32	[param0+52], %r47898;
	st.param.b32	[param0+56], %r47897;
	st.param.b32	[param0+60], %r47896;
	st.param.b32	[param0+64], %r47895;
	st.param.b32	[param0+68], %r47894;
	st.param.b32	[param0+72], %r47893;
	st.param.b32	[param0+76], %r47892;
	st.param.b32	[param0+80], %r47891;
	st.param.b32	[param0+84], %r47890;
	st.param.b32	[param0+88], %r47889;
	st.param.b32	[param0+92], %r47888;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_double, 
	(
	param0
	);
	ld.param.b32	%r23909, [retval0+0];
	ld.param.b32	%r23910, [retval0+4];
	ld.param.b32	%r23911, [retval0+8];
	ld.param.b32	%r23912, [retval0+12];
	ld.param.b32	%r23913, [retval0+16];
	ld.param.b32	%r23914, [retval0+20];
	ld.param.b32	%r23915, [retval0+24];
	ld.param.b32	%r23916, [retval0+28];
	ld.param.b32	%r23917, [retval0+32];
	ld.param.b32	%r23918, [retval0+36];
	ld.param.b32	%r23919, [retval0+40];
	ld.param.b32	%r23920, [retval0+44];
	ld.param.b32	%r23921, [retval0+48];
	ld.param.b32	%r23922, [retval0+52];
	ld.param.b32	%r23923, [retval0+56];
	ld.param.b32	%r23924, [retval0+60];
	ld.param.b32	%r23925, [retval0+64];
	ld.param.b32	%r23926, [retval0+68];
	ld.param.b32	%r23927, [retval0+72];
	ld.param.b32	%r23928, [retval0+76];
	ld.param.b32	%r23929, [retval0+80];
	ld.param.b32	%r23930, [retval0+84];
	ld.param.b32	%r23931, [retval0+88];
	ld.param.b32	%r23932, [retval0+92];
	
	//{
	}// Callseq End 114
	// Callseq Start 115
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r23909;
	st.param.b32	[param0+4], %r23910;
	st.param.b32	[param0+8], %r23911;
	st.param.b32	[param0+12], %r23912;
	st.param.b32	[param0+16], %r23913;
	st.param.b32	[param0+20], %r23914;
	st.param.b32	[param0+24], %r23915;
	st.param.b32	[param0+28], %r23916;
	st.param.b32	[param0+32], %r23917;
	st.param.b32	[param0+36], %r23918;
	st.param.b32	[param0+40], %r23919;
	st.param.b32	[param0+44], %r23920;
	st.param.b32	[param0+48], %r23921;
	st.param.b32	[param0+52], %r23922;
	st.param.b32	[param0+56], %r23923;
	st.param.b32	[param0+60], %r23924;
	st.param.b32	[param0+64], %r23925;
	st.param.b32	[param0+68], %r23926;
	st.param.b32	[param0+72], %r23927;
	st.param.b32	[param0+76], %r23928;
	st.param.b32	[param0+80], %r23929;
	st.param.b32	[param0+84], %r23930;
	st.param.b32	[param0+88], %r23931;
	st.param.b32	[param0+92], %r23932;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_double, 
	(
	param0
	);
	ld.param.b32	%r23933, [retval0+0];
	ld.param.b32	%r23934, [retval0+4];
	ld.param.b32	%r23935, [retval0+8];
	ld.param.b32	%r23936, [retval0+12];
	ld.param.b32	%r23937, [retval0+16];
	ld.param.b32	%r23938, [retval0+20];
	ld.param.b32	%r23939, [retval0+24];
	ld.param.b32	%r23940, [retval0+28];
	ld.param.b32	%r23941, [retval0+32];
	ld.param.b32	%r23942, [retval0+36];
	ld.param.b32	%r23943, [retval0+40];
	ld.param.b32	%r23944, [retval0+44];
	ld.param.b32	%r23945, [retval0+48];
	ld.param.b32	%r23946, [retval0+52];
	ld.param.b32	%r23947, [retval0+56];
	ld.param.b32	%r23948, [retval0+60];
	ld.param.b32	%r23949, [retval0+64];
	ld.param.b32	%r23950, [retval0+68];
	ld.param.b32	%r23951, [retval0+72];
	ld.param.b32	%r23952, [retval0+76];
	ld.param.b32	%r23953, [retval0+80];
	ld.param.b32	%r23954, [retval0+84];
	ld.param.b32	%r23955, [retval0+88];
	ld.param.b32	%r23956, [retval0+92];
	
	//{
	}// Callseq End 115
	// Callseq Start 116
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r23933;
	st.param.b32	[param0+4], %r23934;
	st.param.b32	[param0+8], %r23935;
	st.param.b32	[param0+12], %r23936;
	st.param.b32	[param0+16], %r23937;
	st.param.b32	[param0+20], %r23938;
	st.param.b32	[param0+24], %r23939;
	st.param.b32	[param0+28], %r23940;
	st.param.b32	[param0+32], %r23941;
	st.param.b32	[param0+36], %r23942;
	st.param.b32	[param0+40], %r23943;
	st.param.b32	[param0+44], %r23944;
	st.param.b32	[param0+48], %r23945;
	st.param.b32	[param0+52], %r23946;
	st.param.b32	[param0+56], %r23947;
	st.param.b32	[param0+60], %r23948;
	st.param.b32	[param0+64], %r23949;
	st.param.b32	[param0+68], %r23950;
	st.param.b32	[param0+72], %r23951;
	st.param.b32	[param0+76], %r23952;
	st.param.b32	[param0+80], %r23953;
	st.param.b32	[param0+84], %r23954;
	st.param.b32	[param0+88], %r23955;
	st.param.b32	[param0+92], %r23956;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_double, 
	(
	param0
	);
	ld.param.b32	%r2308, [retval0+0];
	ld.param.b32	%r2309, [retval0+4];
	ld.param.b32	%r2310, [retval0+8];
	ld.param.b32	%r2311, [retval0+12];
	ld.param.b32	%r2312, [retval0+16];
	ld.param.b32	%r2313, [retval0+20];
	ld.param.b32	%r2314, [retval0+24];
	ld.param.b32	%r2315, [retval0+28];
	ld.param.b32	%r2316, [retval0+32];
	ld.param.b32	%r2317, [retval0+36];
	ld.param.b32	%r2318, [retval0+40];
	ld.param.b32	%r2319, [retval0+44];
	ld.param.b32	%r2320, [retval0+48];
	ld.param.b32	%r2321, [retval0+52];
	ld.param.b32	%r2322, [retval0+56];
	ld.param.b32	%r2323, [retval0+60];
	ld.param.b32	%r2324, [retval0+64];
	ld.param.b32	%r2325, [retval0+68];
	ld.param.b32	%r2326, [retval0+72];
	ld.param.b32	%r2327, [retval0+76];
	ld.param.b32	%r2328, [retval0+80];
	ld.param.b32	%r2329, [retval0+84];
	ld.param.b32	%r2330, [retval0+88];
	ld.param.b32	%r2331, [retval0+92];
	
	//{
	}// Callseq End 116
	// Callseq Start 117
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r1816;
	st.param.b32	[param0+4], %r1817;
	st.param.b32	[param0+8], %r1818;
	st.param.b32	[param0+12], %r1819;
	st.param.b32	[param0+16], %r1820;
	st.param.b32	[param0+20], %r1821;
	st.param.b32	[param0+24], %r1822;
	st.param.b32	[param0+28], %r1823;
	st.param.b32	[param0+32], %r1824;
	st.param.b32	[param0+36], %r1825;
	st.param.b32	[param0+40], %r1826;
	st.param.b32	[param0+44], %r1827;
	st.param.b32	[param0+48], %r1828;
	st.param.b32	[param0+52], %r1829;
	st.param.b32	[param0+56], %r1830;
	st.param.b32	[param0+60], %r1831;
	st.param.b32	[param0+64], %r1832;
	st.param.b32	[param0+68], %r1833;
	st.param.b32	[param0+72], %r1834;
	st.param.b32	[param0+76], %r1835;
	st.param.b32	[param0+80], %r1836;
	st.param.b32	[param0+84], %r1837;
	st.param.b32	[param0+88], %r1838;
	st.param.b32	[param0+92], %r1839;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r47911;
	st.param.b32	[param1+4], %r47910;
	st.param.b32	[param1+8], %r47909;
	st.param.b32	[param1+12], %r47908;
	st.param.b32	[param1+16], %r47907;
	st.param.b32	[param1+20], %r47906;
	st.param.b32	[param1+24], %r47905;
	st.param.b32	[param1+28], %r47904;
	st.param.b32	[param1+32], %r47903;
	st.param.b32	[param1+36], %r22950;
	st.param.b32	[param1+40], %r22951;
	st.param.b32	[param1+44], %r22952;
	st.param.b32	[param1+48], %r24795;
	st.param.b32	[param1+52], %r24796;
	st.param.b32	[param1+56], %r24797;
	st.param.b32	[param1+60], %r24798;
	st.param.b32	[param1+64], %r24799;
	st.param.b32	[param1+68], %r24800;
	st.param.b32	[param1+72], %r24801;
	st.param.b32	[param1+76], %r24802;
	st.param.b32	[param1+80], %r24803;
	st.param.b32	[param1+84], %r24804;
	st.param.b32	[param1+88], %r24805;
	st.param.b32	[param1+92], %r24806;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r23861, [retval0+0];
	ld.param.b32	%r23862, [retval0+4];
	ld.param.b32	%r23863, [retval0+8];
	ld.param.b32	%r23864, [retval0+12];
	ld.param.b32	%r23865, [retval0+16];
	ld.param.b32	%r23866, [retval0+20];
	ld.param.b32	%r23867, [retval0+24];
	ld.param.b32	%r23868, [retval0+28];
	ld.param.b32	%r23869, [retval0+32];
	ld.param.b32	%r23870, [retval0+36];
	ld.param.b32	%r23871, [retval0+40];
	ld.param.b32	%r23872, [retval0+44];
	ld.param.b32	%r23849, [retval0+48];
	ld.param.b32	%r23850, [retval0+52];
	ld.param.b32	%r23851, [retval0+56];
	ld.param.b32	%r23852, [retval0+60];
	ld.param.b32	%r23853, [retval0+64];
	ld.param.b32	%r23854, [retval0+68];
	ld.param.b32	%r23855, [retval0+72];
	ld.param.b32	%r23856, [retval0+76];
	ld.param.b32	%r23857, [retval0+80];
	ld.param.b32	%r23858, [retval0+84];
	ld.param.b32	%r23859, [retval0+88];
	ld.param.b32	%r23860, [retval0+92];
	
	//{
	}// Callseq End 117
	// Callseq Start 118
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r23861;
	st.param.b32	[param0+4], %r23862;
	st.param.b32	[param0+8], %r23863;
	st.param.b32	[param0+12], %r23864;
	st.param.b32	[param0+16], %r23865;
	st.param.b32	[param0+20], %r23866;
	st.param.b32	[param0+24], %r23867;
	st.param.b32	[param0+28], %r23868;
	st.param.b32	[param0+32], %r23869;
	st.param.b32	[param0+36], %r23870;
	st.param.b32	[param0+40], %r23871;
	st.param.b32	[param0+44], %r23872;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r1840;
	st.param.b32	[param1+4], %r1841;
	st.param.b32	[param1+8], %r1842;
	st.param.b32	[param1+12], %r1843;
	st.param.b32	[param1+16], %r1844;
	st.param.b32	[param1+20], %r1845;
	st.param.b32	[param1+24], %r1846;
	st.param.b32	[param1+28], %r1847;
	st.param.b32	[param1+32], %r1848;
	st.param.b32	[param1+36], %r1849;
	st.param.b32	[param1+40], %r1850;
	st.param.b32	[param1+44], %r1851;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r2356, [retval0+0];
	ld.param.b32	%r2357, [retval0+4];
	ld.param.b32	%r2358, [retval0+8];
	ld.param.b32	%r2359, [retval0+12];
	ld.param.b32	%r2360, [retval0+16];
	ld.param.b32	%r2361, [retval0+20];
	ld.param.b32	%r2362, [retval0+24];
	ld.param.b32	%r2363, [retval0+28];
	ld.param.b32	%r2364, [retval0+32];
	ld.param.b32	%r2365, [retval0+36];
	ld.param.b32	%r2366, [retval0+40];
	ld.param.b32	%r2367, [retval0+44];
	
	//{
	}// Callseq End 118
	// Callseq Start 119
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r23849;
	st.param.b32	[param0+4], %r23850;
	st.param.b32	[param0+8], %r23851;
	st.param.b32	[param0+12], %r23852;
	st.param.b32	[param0+16], %r23853;
	st.param.b32	[param0+20], %r23854;
	st.param.b32	[param0+24], %r23855;
	st.param.b32	[param0+28], %r23856;
	st.param.b32	[param0+32], %r23857;
	st.param.b32	[param0+36], %r23858;
	st.param.b32	[param0+40], %r23859;
	st.param.b32	[param0+44], %r23860;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r1864;
	st.param.b32	[param1+4], %r1865;
	st.param.b32	[param1+8], %r1866;
	st.param.b32	[param1+12], %r1867;
	st.param.b32	[param1+16], %r1868;
	st.param.b32	[param1+20], %r1869;
	st.param.b32	[param1+24], %r1870;
	st.param.b32	[param1+28], %r1871;
	st.param.b32	[param1+32], %r1872;
	st.param.b32	[param1+36], %r1873;
	st.param.b32	[param1+40], %r1874;
	st.param.b32	[param1+44], %r1875;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r2368, [retval0+0];
	ld.param.b32	%r2369, [retval0+4];
	ld.param.b32	%r2370, [retval0+8];
	ld.param.b32	%r2371, [retval0+12];
	ld.param.b32	%r2372, [retval0+16];
	ld.param.b32	%r2373, [retval0+20];
	ld.param.b32	%r2374, [retval0+24];
	ld.param.b32	%r2375, [retval0+28];
	ld.param.b32	%r2376, [retval0+32];
	ld.param.b32	%r2377, [retval0+36];
	ld.param.b32	%r2378, [retval0+40];
	ld.param.b32	%r2379, [retval0+44];
	
	//{
	}// Callseq End 119
	// inline asm
	add.cc.u32 %r23849, %r23849, %r23861;
addc.cc.u32 %r23850, %r23850, %r23862;
addc.cc.u32 %r23851, %r23851, %r23863;
addc.cc.u32 %r23852, %r23852, %r23864;
addc.cc.u32 %r23853, %r23853, %r23865;
addc.cc.u32 %r23854, %r23854, %r23866;
addc.cc.u32 %r23855, %r23855, %r23867;
addc.cc.u32 %r23856, %r23856, %r23868;
addc.cc.u32 %r23857, %r23857, %r23869;
addc.cc.u32 %r23858, %r23858, %r23870;
addc.cc.u32 %r23859, %r23859, %r23871;
addc.u32 %r23860, %r23860, %r23872;

	// inline asm
	setp.gt.u32	%p1008, %r23860, 436277738;
	@%p1008 bra 	BB5_913;

	setp.lt.u32	%p1009, %r23860, 436277738;
	@%p1009 bra 	BB5_914;

	setp.gt.u32	%p1010, %r23859, 964683418;
	@%p1010 bra 	BB5_913;

	setp.lt.u32	%p1011, %r23859, 964683418;
	@%p1011 bra 	BB5_914;

	setp.gt.u32	%p1012, %r23858, 1260103606;
	@%p1012 bra 	BB5_913;

	setp.lt.u32	%p1013, %r23858, 1260103606;
	@%p1013 bra 	BB5_914;

	setp.gt.u32	%p1014, %r23857, 1129032919;
	@%p1014 bra 	BB5_913;

	setp.lt.u32	%p1015, %r23857, 1129032919;
	@%p1015 bra 	BB5_914;

	setp.gt.u32	%p1016, %r23856, 1685539716;
	@%p1016 bra 	BB5_913;

	setp.lt.u32	%p1017, %r23856, 1685539716;
	@%p1017 bra 	BB5_914;

	setp.gt.u32	%p1018, %r23855, -209382721;
	@%p1018 bra 	BB5_913;

	setp.lt.u32	%p1019, %r23855, -209382721;
	@%p1019 bra 	BB5_914;

	setp.gt.u32	%p1020, %r23854, 1731252896;
	@%p1020 bra 	BB5_913;

	setp.lt.u32	%p1021, %r23854, 1731252896;
	@%p1021 bra 	BB5_914;

	setp.gt.u32	%p1022, %r23853, -156174812;
	@%p1022 bra 	BB5_913;

	setp.lt.u32	%p1023, %r23853, -156174812;
	@%p1023 bra 	BB5_914;

	setp.gt.u32	%p1024, %r23852, 514588670;
	@%p1024 bra 	BB5_913;

	setp.lt.u32	%p1025, %r23852, 514588670;
	@%p1025 bra 	BB5_914;

	setp.gt.u32	%p1026, %r23851, -1319895041;
	@%p1026 bra 	BB5_913;

	setp.lt.u32	%p1027, %r23851, -1319895041;
	@%p1027 bra 	BB5_914;

	setp.gt.u32	%p1028, %r23850, -1174470657;
	@%p1028 bra 	BB5_913;

	setp.lt.u32	%p1029, %r23850, -1174470657;
	setp.lt.u32	%p1030, %r23849, -21845;
	or.pred  	%p1031, %p1029, %p1030;
	@%p1031 bra 	BB5_914;

BB5_913:
	mov.u32 	%r23969, -21845;
	mov.u32 	%r23970, -1174470657;
	mov.u32 	%r23971, -1319895041;
	mov.u32 	%r23972, 514588670;
	mov.u32 	%r23973, -156174812;
	mov.u32 	%r23974, 1731252896;
	mov.u32 	%r23975, -209382721;
	mov.u32 	%r23976, 1685539716;
	mov.u32 	%r23977, 1129032919;
	mov.u32 	%r23978, 1260103606;
	mov.u32 	%r23979, 964683418;
	mov.u32 	%r23980, 436277738;
	// inline asm
	sub.cc.u32 %r23849, %r23849, %r23969;
subc.cc.u32 %r23850, %r23850, %r23970;
subc.cc.u32 %r23851, %r23851, %r23971;
subc.cc.u32 %r23852, %r23852, %r23972;
subc.cc.u32 %r23853, %r23853, %r23973;
subc.cc.u32 %r23854, %r23854, %r23974;
subc.cc.u32 %r23855, %r23855, %r23975;
subc.cc.u32 %r23856, %r23856, %r23976;
subc.cc.u32 %r23857, %r23857, %r23977;
subc.cc.u32 %r23858, %r23858, %r23978;
subc.cc.u32 %r23859, %r23859, %r23979;
subc.u32 %r23860, %r23860, %r23980;

	// inline asm

BB5_914:
	// Callseq Start 120
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r23849;
	st.param.b32	[param0+4], %r23850;
	st.param.b32	[param0+8], %r23851;
	st.param.b32	[param0+12], %r23852;
	st.param.b32	[param0+16], %r23853;
	st.param.b32	[param0+20], %r23854;
	st.param.b32	[param0+24], %r23855;
	st.param.b32	[param0+28], %r23856;
	st.param.b32	[param0+32], %r23857;
	st.param.b32	[param0+36], %r23858;
	st.param.b32	[param0+40], %r23859;
	st.param.b32	[param0+44], %r23860;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r23287;
	st.param.b32	[param1+4], %r23288;
	st.param.b32	[param1+8], %r23289;
	st.param.b32	[param1+12], %r23290;
	st.param.b32	[param1+16], %r23291;
	st.param.b32	[param1+20], %r23292;
	st.param.b32	[param1+24], %r23293;
	st.param.b32	[param1+28], %r23294;
	st.param.b32	[param1+32], %r23295;
	st.param.b32	[param1+36], %r23296;
	st.param.b32	[param1+40], %r23297;
	st.param.b32	[param1+44], %r23298;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r24017, [retval0+0];
	ld.param.b32	%r24018, [retval0+4];
	ld.param.b32	%r24019, [retval0+8];
	ld.param.b32	%r24020, [retval0+12];
	ld.param.b32	%r24021, [retval0+16];
	ld.param.b32	%r24022, [retval0+20];
	ld.param.b32	%r24023, [retval0+24];
	ld.param.b32	%r24024, [retval0+28];
	ld.param.b32	%r24025, [retval0+32];
	ld.param.b32	%r24026, [retval0+36];
	ld.param.b32	%r24027, [retval0+40];
	ld.param.b32	%r24028, [retval0+44];
	
	//{
	}// Callseq End 120
	mov.u32 	%r48063, %r24021;
	mov.u32 	%r48056, %r24028;
	mov.u32 	%r48061, %r24023;
	mov.u32 	%r48066, %r24018;
	mov.u32 	%r48059, %r24025;
	mov.u32 	%r48064, %r24020;
	mov.u32 	%r48057, %r24027;
	mov.u32 	%r48062, %r24022;
	mov.u32 	%r48067, %r24017;
	mov.u32 	%r48060, %r24024;
	mov.u32 	%r48065, %r24019;
	mov.u32 	%r48058, %r24026;
	// inline asm
	sub.cc.u32 %r48067, %r48067, %r2356;
subc.cc.u32 %r48066, %r48066, %r2357;
subc.cc.u32 %r48065, %r48065, %r2358;
subc.cc.u32 %r48064, %r48064, %r2359;
subc.cc.u32 %r48063, %r48063, %r2360;
subc.cc.u32 %r48062, %r48062, %r2361;
subc.cc.u32 %r48061, %r48061, %r2362;
subc.cc.u32 %r48060, %r48060, %r2363;
subc.cc.u32 %r48059, %r48059, %r2364;
subc.cc.u32 %r48058, %r48058, %r2365;
subc.cc.u32 %r48057, %r48057, %r2366;
subc.u32 %r48056, %r48056, %r2367;

	// inline asm
	setp.gt.u32	%p1032, %r24028, %r2367;
	@%p1032 bra 	BB5_937;

	setp.lt.u32	%p1033, %r24028, %r2367;
	@%p1033 bra 	BB5_936;

	setp.gt.u32	%p1034, %r24027, %r2366;
	@%p1034 bra 	BB5_937;

	setp.lt.u32	%p1035, %r24027, %r2366;
	@%p1035 bra 	BB5_936;

	setp.gt.u32	%p1036, %r24026, %r2365;
	@%p1036 bra 	BB5_937;

	setp.lt.u32	%p1037, %r24026, %r2365;
	@%p1037 bra 	BB5_936;

	setp.gt.u32	%p1038, %r24025, %r2364;
	@%p1038 bra 	BB5_937;

	setp.lt.u32	%p1039, %r24025, %r2364;
	@%p1039 bra 	BB5_936;

	setp.gt.u32	%p1040, %r24024, %r2363;
	@%p1040 bra 	BB5_937;

	setp.lt.u32	%p1041, %r24024, %r2363;
	@%p1041 bra 	BB5_936;

	setp.gt.u32	%p1042, %r24023, %r2362;
	@%p1042 bra 	BB5_937;

	setp.lt.u32	%p1043, %r24023, %r2362;
	@%p1043 bra 	BB5_936;

	setp.gt.u32	%p1044, %r24022, %r2361;
	@%p1044 bra 	BB5_937;

	setp.lt.u32	%p1045, %r24022, %r2361;
	@%p1045 bra 	BB5_936;

	setp.gt.u32	%p1046, %r24021, %r2360;
	@%p1046 bra 	BB5_937;

	setp.lt.u32	%p1047, %r24021, %r2360;
	@%p1047 bra 	BB5_936;

	setp.gt.u32	%p1048, %r24020, %r2359;
	@%p1048 bra 	BB5_937;

	setp.lt.u32	%p1049, %r24020, %r2359;
	@%p1049 bra 	BB5_936;

	setp.gt.u32	%p1050, %r24019, %r2358;
	@%p1050 bra 	BB5_937;

	setp.lt.u32	%p1051, %r24019, %r2358;
	@%p1051 bra 	BB5_936;

	setp.gt.u32	%p1052, %r24018, %r2357;
	@%p1052 bra 	BB5_937;

	setp.ge.u32	%p1053, %r24018, %r2357;
	setp.ge.u32	%p1054, %r24017, %r2356;
	and.pred  	%p1055, %p1053, %p1054;
	@%p1055 bra 	BB5_937;

BB5_936:
	mov.u32 	%r24041, -21845;
	mov.u32 	%r24042, -1174470657;
	mov.u32 	%r24043, -1319895041;
	mov.u32 	%r24044, 514588670;
	mov.u32 	%r24045, -156174812;
	mov.u32 	%r24046, 1731252896;
	mov.u32 	%r24047, -209382721;
	mov.u32 	%r24048, 1685539716;
	mov.u32 	%r24049, 1129032919;
	mov.u32 	%r24050, 1260103606;
	mov.u32 	%r24051, 964683418;
	mov.u32 	%r24052, 436277738;
	// inline asm
	add.cc.u32 %r48067, %r48067, %r24041;
addc.cc.u32 %r48066, %r48066, %r24042;
addc.cc.u32 %r48065, %r48065, %r24043;
addc.cc.u32 %r48064, %r48064, %r24044;
addc.cc.u32 %r48063, %r48063, %r24045;
addc.cc.u32 %r48062, %r48062, %r24046;
addc.cc.u32 %r48061, %r48061, %r24047;
addc.cc.u32 %r48060, %r48060, %r24048;
addc.cc.u32 %r48059, %r48059, %r24049;
addc.cc.u32 %r48058, %r48058, %r24050;
addc.cc.u32 %r48057, %r48057, %r24051;
addc.u32 %r48056, %r48056, %r24052;

	// inline asm

BB5_937:
	mov.u32 	%r24075, %r48057;
	mov.u32 	%r24068, %r48064;
	mov.u32 	%r24073, %r48059;
	mov.u32 	%r24066, %r48066;
	mov.u32 	%r24071, %r48061;
	mov.u32 	%r24076, %r48056;
	mov.u32 	%r24069, %r48063;
	mov.u32 	%r24074, %r48058;
	mov.u32 	%r24067, %r48065;
	mov.u32 	%r24072, %r48060;
	mov.u32 	%r24065, %r48067;
	mov.u32 	%r24070, %r48062;
	// inline asm
	sub.cc.u32 %r24065, %r24065, %r2368;
subc.cc.u32 %r24066, %r24066, %r2369;
subc.cc.u32 %r24067, %r24067, %r2370;
subc.cc.u32 %r24068, %r24068, %r2371;
subc.cc.u32 %r24069, %r24069, %r2372;
subc.cc.u32 %r24070, %r24070, %r2373;
subc.cc.u32 %r24071, %r24071, %r2374;
subc.cc.u32 %r24072, %r24072, %r2375;
subc.cc.u32 %r24073, %r24073, %r2376;
subc.cc.u32 %r24074, %r24074, %r2377;
subc.cc.u32 %r24075, %r24075, %r2378;
subc.u32 %r24076, %r24076, %r2379;

	// inline asm
	setp.gt.u32	%p1056, %r48056, %r2379;
	@%p1056 bra 	BB5_960;

	setp.lt.u32	%p1057, %r48056, %r2379;
	@%p1057 bra 	BB5_959;

	setp.gt.u32	%p1058, %r48057, %r2378;
	@%p1058 bra 	BB5_960;

	setp.lt.u32	%p1059, %r48057, %r2378;
	@%p1059 bra 	BB5_959;

	setp.gt.u32	%p1060, %r48058, %r2377;
	@%p1060 bra 	BB5_960;

	setp.lt.u32	%p1061, %r48058, %r2377;
	@%p1061 bra 	BB5_959;

	setp.gt.u32	%p1062, %r48059, %r2376;
	@%p1062 bra 	BB5_960;

	setp.lt.u32	%p1063, %r48059, %r2376;
	@%p1063 bra 	BB5_959;

	setp.gt.u32	%p1064, %r48060, %r2375;
	@%p1064 bra 	BB5_960;

	setp.lt.u32	%p1065, %r48060, %r2375;
	@%p1065 bra 	BB5_959;

	setp.gt.u32	%p1066, %r48061, %r2374;
	@%p1066 bra 	BB5_960;

	setp.lt.u32	%p1067, %r48061, %r2374;
	@%p1067 bra 	BB5_959;

	setp.gt.u32	%p1068, %r48062, %r2373;
	@%p1068 bra 	BB5_960;

	setp.lt.u32	%p1069, %r48062, %r2373;
	@%p1069 bra 	BB5_959;

	setp.gt.u32	%p1070, %r48063, %r2372;
	@%p1070 bra 	BB5_960;

	setp.lt.u32	%p1071, %r48063, %r2372;
	@%p1071 bra 	BB5_959;

	setp.gt.u32	%p1072, %r48064, %r2371;
	@%p1072 bra 	BB5_960;

	setp.lt.u32	%p1073, %r48064, %r2371;
	@%p1073 bra 	BB5_959;

	setp.gt.u32	%p1074, %r48065, %r2370;
	@%p1074 bra 	BB5_960;

	setp.lt.u32	%p1075, %r48065, %r2370;
	@%p1075 bra 	BB5_959;

	setp.gt.u32	%p1076, %r48066, %r2369;
	@%p1076 bra 	BB5_960;

	setp.ge.u32	%p1077, %r48066, %r2369;
	setp.ge.u32	%p1078, %r48067, %r2368;
	and.pred  	%p1079, %p1077, %p1078;
	@%p1079 bra 	BB5_960;

BB5_959:
	mov.u32 	%r24113, -21845;
	mov.u32 	%r24114, -1174470657;
	mov.u32 	%r24115, -1319895041;
	mov.u32 	%r24116, 514588670;
	mov.u32 	%r24117, -156174812;
	mov.u32 	%r24118, 1731252896;
	mov.u32 	%r24119, -209382721;
	mov.u32 	%r24120, 1685539716;
	mov.u32 	%r24121, 1129032919;
	mov.u32 	%r24122, 1260103606;
	mov.u32 	%r24123, 964683418;
	mov.u32 	%r24124, 436277738;
	// inline asm
	add.cc.u32 %r24065, %r24065, %r24113;
addc.cc.u32 %r24066, %r24066, %r24114;
addc.cc.u32 %r24067, %r24067, %r24115;
addc.cc.u32 %r24068, %r24068, %r24116;
addc.cc.u32 %r24069, %r24069, %r24117;
addc.cc.u32 %r24070, %r24070, %r24118;
addc.cc.u32 %r24071, %r24071, %r24119;
addc.cc.u32 %r24072, %r24072, %r24120;
addc.cc.u32 %r24073, %r24073, %r24121;
addc.cc.u32 %r24074, %r24074, %r24122;
addc.cc.u32 %r24075, %r24075, %r24123;
addc.u32 %r24076, %r24076, %r24124;

	// inline asm

BB5_960:
	mov.u32 	%r24137, %r2356;
	mov.u32 	%r24144, %r2363;
	mov.u32 	%r24139, %r2358;
	mov.u32 	%r24146, %r2365;
	mov.u32 	%r24141, %r2360;
	mov.u32 	%r24148, %r2367;
	mov.u32 	%r24143, %r2362;
	mov.u32 	%r24138, %r2357;
	mov.u32 	%r24145, %r2364;
	mov.u32 	%r24140, %r2359;
	mov.u32 	%r24147, %r2366;
	mov.u32 	%r24142, %r2361;
	// inline asm
	sub.cc.u32 %r24137, %r24137, %r2368;
subc.cc.u32 %r24138, %r24138, %r2369;
subc.cc.u32 %r24139, %r24139, %r2370;
subc.cc.u32 %r24140, %r24140, %r2371;
subc.cc.u32 %r24141, %r24141, %r2372;
subc.cc.u32 %r24142, %r24142, %r2373;
subc.cc.u32 %r24143, %r24143, %r2374;
subc.cc.u32 %r24144, %r24144, %r2375;
subc.cc.u32 %r24145, %r24145, %r2376;
subc.cc.u32 %r24146, %r24146, %r2377;
subc.cc.u32 %r24147, %r24147, %r2378;
subc.u32 %r24148, %r24148, %r2379;

	// inline asm
	setp.gt.u32	%p1080, %r2367, %r2379;
	@%p1080 bra 	BB5_983;

	setp.lt.u32	%p1081, %r2367, %r2379;
	@%p1081 bra 	BB5_982;

	setp.gt.u32	%p1082, %r2366, %r2378;
	@%p1082 bra 	BB5_983;

	setp.lt.u32	%p1083, %r2366, %r2378;
	@%p1083 bra 	BB5_982;

	setp.gt.u32	%p1084, %r2365, %r2377;
	@%p1084 bra 	BB5_983;

	setp.lt.u32	%p1085, %r2365, %r2377;
	@%p1085 bra 	BB5_982;

	setp.gt.u32	%p1086, %r2364, %r2376;
	@%p1086 bra 	BB5_983;

	setp.lt.u32	%p1087, %r2364, %r2376;
	@%p1087 bra 	BB5_982;

	setp.gt.u32	%p1088, %r2363, %r2375;
	@%p1088 bra 	BB5_983;

	setp.lt.u32	%p1089, %r2363, %r2375;
	@%p1089 bra 	BB5_982;

	setp.gt.u32	%p1090, %r2362, %r2374;
	@%p1090 bra 	BB5_983;

	setp.lt.u32	%p1091, %r2362, %r2374;
	@%p1091 bra 	BB5_982;

	setp.gt.u32	%p1092, %r2361, %r2373;
	@%p1092 bra 	BB5_983;

	setp.lt.u32	%p1093, %r2361, %r2373;
	@%p1093 bra 	BB5_982;

	setp.gt.u32	%p1094, %r2360, %r2372;
	@%p1094 bra 	BB5_983;

	setp.lt.u32	%p1095, %r2360, %r2372;
	@%p1095 bra 	BB5_982;

	setp.gt.u32	%p1096, %r2359, %r2371;
	@%p1096 bra 	BB5_983;

	setp.lt.u32	%p1097, %r2359, %r2371;
	@%p1097 bra 	BB5_982;

	setp.gt.u32	%p1098, %r2358, %r2370;
	@%p1098 bra 	BB5_983;

	setp.lt.u32	%p1099, %r2358, %r2370;
	@%p1099 bra 	BB5_982;

	setp.gt.u32	%p1100, %r2357, %r2369;
	@%p1100 bra 	BB5_983;

	setp.ge.u32	%p1101, %r2357, %r2369;
	setp.ge.u32	%p1102, %r2356, %r2368;
	and.pred  	%p1103, %p1101, %p1102;
	@%p1103 bra 	BB5_983;

BB5_982:
	mov.u32 	%r24185, -21845;
	mov.u32 	%r24186, -1174470657;
	mov.u32 	%r24187, -1319895041;
	mov.u32 	%r24188, 514588670;
	mov.u32 	%r24189, -156174812;
	mov.u32 	%r24190, 1731252896;
	mov.u32 	%r24191, -209382721;
	mov.u32 	%r24192, 1685539716;
	mov.u32 	%r24193, 1129032919;
	mov.u32 	%r24194, 1260103606;
	mov.u32 	%r24195, 964683418;
	mov.u32 	%r24196, 436277738;
	// inline asm
	add.cc.u32 %r24137, %r24137, %r24185;
addc.cc.u32 %r24138, %r24138, %r24186;
addc.cc.u32 %r24139, %r24139, %r24187;
addc.cc.u32 %r24140, %r24140, %r24188;
addc.cc.u32 %r24141, %r24141, %r24189;
addc.cc.u32 %r24142, %r24142, %r24190;
addc.cc.u32 %r24143, %r24143, %r24191;
addc.cc.u32 %r24144, %r24144, %r24192;
addc.cc.u32 %r24145, %r24145, %r24193;
addc.cc.u32 %r24146, %r24146, %r24194;
addc.cc.u32 %r24147, %r24147, %r24195;
addc.u32 %r24148, %r24148, %r24196;

	// inline asm

BB5_983:
	// Callseq Start 121
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r24137;
	st.param.b32	[param0+4], %r24138;
	st.param.b32	[param0+8], %r24139;
	st.param.b32	[param0+12], %r24140;
	st.param.b32	[param0+16], %r24141;
	st.param.b32	[param0+20], %r24142;
	st.param.b32	[param0+24], %r24143;
	st.param.b32	[param0+28], %r24144;
	st.param.b32	[param0+32], %r24145;
	st.param.b32	[param0+36], %r24146;
	st.param.b32	[param0+40], %r24147;
	st.param.b32	[param0+44], %r24148;
	st.param.b32	[param0+48], %r24065;
	st.param.b32	[param0+52], %r24066;
	st.param.b32	[param0+56], %r24067;
	st.param.b32	[param0+60], %r24068;
	st.param.b32	[param0+64], %r24069;
	st.param.b32	[param0+68], %r24070;
	st.param.b32	[param0+72], %r24071;
	st.param.b32	[param0+76], %r24072;
	st.param.b32	[param0+80], %r24073;
	st.param.b32	[param0+84], %r24074;
	st.param.b32	[param0+88], %r24075;
	st.param.b32	[param0+92], %r24076;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r2308;
	st.param.b32	[param1+4], %r2309;
	st.param.b32	[param1+8], %r2310;
	st.param.b32	[param1+12], %r2311;
	st.param.b32	[param1+16], %r2312;
	st.param.b32	[param1+20], %r2313;
	st.param.b32	[param1+24], %r2314;
	st.param.b32	[param1+28], %r2315;
	st.param.b32	[param1+32], %r2316;
	st.param.b32	[param1+36], %r2317;
	st.param.b32	[param1+40], %r2318;
	st.param.b32	[param1+44], %r2319;
	st.param.b32	[param1+48], %r2320;
	st.param.b32	[param1+52], %r2321;
	st.param.b32	[param1+56], %r2322;
	st.param.b32	[param1+60], %r2323;
	st.param.b32	[param1+64], %r2324;
	st.param.b32	[param1+68], %r2325;
	st.param.b32	[param1+72], %r2326;
	st.param.b32	[param1+76], %r2327;
	st.param.b32	[param1+80], %r2328;
	st.param.b32	[param1+84], %r2329;
	st.param.b32	[param1+88], %r2330;
	st.param.b32	[param1+92], %r2331;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r48440, [retval0+0];
	ld.param.b32	%r48441, [retval0+4];
	ld.param.b32	%r48442, [retval0+8];
	ld.param.b32	%r48443, [retval0+12];
	ld.param.b32	%r48444, [retval0+16];
	ld.param.b32	%r48445, [retval0+20];
	ld.param.b32	%r48446, [retval0+24];
	ld.param.b32	%r48447, [retval0+28];
	ld.param.b32	%r48448, [retval0+32];
	ld.param.b32	%r48449, [retval0+36];
	ld.param.b32	%r48450, [retval0+40];
	ld.param.b32	%r48451, [retval0+44];
	ld.param.b32	%r23561, [retval0+48];
	ld.param.b32	%r23562, [retval0+52];
	ld.param.b32	%r23563, [retval0+56];
	ld.param.b32	%r23564, [retval0+60];
	ld.param.b32	%r23565, [retval0+64];
	ld.param.b32	%r23566, [retval0+68];
	ld.param.b32	%r23567, [retval0+72];
	ld.param.b32	%r23568, [retval0+76];
	ld.param.b32	%r23569, [retval0+80];
	ld.param.b32	%r23570, [retval0+84];
	ld.param.b32	%r23571, [retval0+88];
	ld.param.b32	%r23572, [retval0+92];
	
	//{
	}// Callseq End 121

BB5_1606:
	st.global.u32 	[%rd7], %r47911;
	st.global.u32 	[%rd7+4], %r47910;
	st.global.u32 	[%rd7+8], %r47909;
	st.global.u32 	[%rd7+12], %r47908;
	st.global.u32 	[%rd7+16], %r47907;
	st.global.u32 	[%rd7+20], %r47906;
	st.global.u32 	[%rd7+24], %r47905;
	st.global.u32 	[%rd7+28], %r47904;
	st.global.u32 	[%rd7+32], %r47903;
	st.global.u32 	[%rd7+36], %r22950;
	st.global.u32 	[%rd7+40], %r22951;
	st.global.u32 	[%rd7+44], %r22952;
	st.global.u32 	[%rd7+48], %r24795;
	st.global.u32 	[%rd7+52], %r24796;
	st.global.u32 	[%rd7+56], %r24797;
	st.global.u32 	[%rd7+60], %r24798;
	st.global.u32 	[%rd7+64], %r24799;
	st.global.u32 	[%rd7+68], %r24800;
	st.global.u32 	[%rd7+72], %r24801;
	st.global.u32 	[%rd7+76], %r24802;
	st.global.u32 	[%rd7+80], %r24803;
	st.global.u32 	[%rd7+84], %r24804;
	st.global.u32 	[%rd7+88], %r24805;
	st.global.u32 	[%rd7+92], %r24806;
	st.global.u32 	[%rd7+96], %r48440;
	st.global.u32 	[%rd7+100], %r48441;
	st.global.u32 	[%rd7+104], %r48442;
	st.global.u32 	[%rd7+108], %r48443;
	st.global.u32 	[%rd7+112], %r48444;
	st.global.u32 	[%rd7+116], %r48445;
	st.global.u32 	[%rd7+120], %r48446;
	st.global.u32 	[%rd7+124], %r48447;
	st.global.u32 	[%rd7+128], %r48448;
	st.global.u32 	[%rd7+132], %r48449;
	st.global.u32 	[%rd7+136], %r48450;
	st.global.u32 	[%rd7+140], %r48451;
	st.global.u32 	[%rd7+144], %r23561;
	st.global.u32 	[%rd7+148], %r23562;
	st.global.u32 	[%rd7+152], %r23563;
	st.global.u32 	[%rd7+156], %r23564;
	st.global.u32 	[%rd7+160], %r23565;
	st.global.u32 	[%rd7+164], %r23566;
	st.global.u32 	[%rd7+168], %r23567;
	st.global.u32 	[%rd7+172], %r23568;
	st.global.u32 	[%rd7+176], %r23569;
	st.global.u32 	[%rd7+180], %r23570;
	st.global.u32 	[%rd7+184], %r23571;
	st.global.u32 	[%rd7+188], %r23572;
	st.global.u32 	[%rd7+192], %r48464;
	st.global.u32 	[%rd7+196], %r48465;
	st.global.u32 	[%rd7+200], %r48466;
	st.global.u32 	[%rd7+204], %r48467;
	st.global.u32 	[%rd7+208], %r48468;
	st.global.u32 	[%rd7+212], %r48469;
	st.global.u32 	[%rd7+216], %r48470;
	st.global.u32 	[%rd7+220], %r48471;
	st.global.u32 	[%rd7+224], %r48472;
	st.global.u32 	[%rd7+228], %r48473;
	st.global.u32 	[%rd7+232], %r48474;
	st.global.u32 	[%rd7+236], %r48475;
	st.global.u32 	[%rd7+240], %r48476;
	st.global.u32 	[%rd7+244], %r48477;
	st.global.u32 	[%rd7+248], %r48478;
	st.global.u32 	[%rd7+252], %r48479;
	st.global.u32 	[%rd7+256], %r48480;
	st.global.u32 	[%rd7+260], %r48481;
	st.global.u32 	[%rd7+264], %r48482;
	st.global.u32 	[%rd7+268], %r48483;
	st.global.u32 	[%rd7+272], %r48484;
	st.global.u32 	[%rd7+276], %r48485;
	st.global.u32 	[%rd7+280], %r48486;
	st.global.u32 	[%rd7+284], %r48487;

BB5_4431:
	cvt.u32.u64	%r34641, %rd3;
	add.s32 	%r47590, %r34641, 1;
	setp.lt.u32	%p4776, %r47590, %r11;
	@%p4776 bra 	BB5_12;

BB5_4432:
	mov.u32 	%r34858, 1;
	shl.b32 	%r34859, %r34858, %r21023;
	add.s32 	%r50000, %r34859, -2;
	add.s32 	%r34864, %r34859, -1;
	mul.lo.s32 	%r34865, %r1, %r34864;
	cvt.u64.u32	%rd9, %r34865;
	mov.u32 	%r51165, 0;
	mov.u32 	%r51200, 368467651;
	mov.u32 	%r51199, -92216173;
	mov.u32 	%r51198, 1543969431;
	mov.u32 	%r51197, -1571361683;
	mov.u32 	%r51196, 2010011731;
	mov.u32 	%r51195, 1884444485;
	mov.u32 	%r51194, 1598593111;
	mov.u32 	%r51193, 1405573306;
	mov.u32 	%r51192, -336330741;
	mov.u32 	%r51191, -1005846526;
	mov.u32 	%r51190, 1980301312;
	mov.u32 	%r51189, 196605;
	setp.lt.s32	%p4777, %r50000, 0;
	@%p4777 bra 	BB5_4433;

	mov.u32 	%r51166, %r51165;
	mov.u32 	%r51167, %r51165;
	mov.u32 	%r51168, %r51165;
	mov.u32 	%r51169, %r51165;
	mov.u32 	%r51170, %r51165;
	mov.u32 	%r51171, %r51165;
	mov.u32 	%r51172, %r51165;
	mov.u32 	%r51173, %r51165;
	mov.u32 	%r51174, %r51165;
	mov.u32 	%r51175, %r51165;
	mov.u32 	%r51176, %r51165;
	mov.u32 	%r51177, %r51165;
	mov.u32 	%r51178, %r51165;
	mov.u32 	%r51179, %r51165;
	mov.u32 	%r51180, %r51165;
	mov.u32 	%r51181, %r51165;
	mov.u32 	%r51182, %r51165;
	mov.u32 	%r51183, %r51165;
	mov.u32 	%r51184, %r51165;
	mov.u32 	%r51185, %r51165;
	mov.u32 	%r51186, %r51165;
	mov.u32 	%r51187, %r51165;
	mov.u32 	%r51188, %r51165;
	mov.u32 	%r51201, %r51165;
	mov.u32 	%r51202, %r51165;
	mov.u32 	%r51203, %r51165;
	mov.u32 	%r51204, %r51165;
	mov.u32 	%r51205, %r51165;
	mov.u32 	%r51206, %r51165;
	mov.u32 	%r51207, %r51165;
	mov.u32 	%r51208, %r51165;
	mov.u32 	%r51209, %r51165;
	mov.u32 	%r51210, %r51165;
	mov.u32 	%r51211, %r51165;
	mov.u32 	%r51212, %r51165;
	mov.u32 	%r51213, %r51165;
	mov.u32 	%r51214, %r51165;
	mov.u32 	%r51215, %r51165;
	mov.u32 	%r51216, %r51165;
	mov.u32 	%r51217, %r51165;
	mov.u32 	%r51218, %r51165;
	mov.u32 	%r51219, %r51165;
	mov.u32 	%r51220, %r51165;
	mov.u32 	%r51221, %r51165;
	mov.u32 	%r51222, %r51165;
	mov.u32 	%r51223, %r51165;
	mov.u32 	%r51224, %r51165;
	mov.u32 	%r51225, %r51165;
	mov.u32 	%r51226, %r51165;
	mov.u32 	%r51227, %r51165;
	mov.u32 	%r51228, %r51165;
	mov.u32 	%r51229, %r51165;
	mov.u32 	%r51230, %r51165;
	mov.u32 	%r51231, %r51165;
	mov.u32 	%r51232, %r51165;
	mov.u32 	%r51233, %r51165;
	mov.u32 	%r51234, %r51165;
	mov.u32 	%r51235, %r51165;
	mov.u32 	%r51236, %r51165;
	mov.u32 	%r52257, %r51165;
	mov.u32 	%r52258, %r51165;
	mov.u32 	%r52259, %r51165;
	mov.u32 	%r52260, %r51165;
	mov.u32 	%r52261, %r51165;
	mov.u32 	%r52262, %r51165;
	mov.u32 	%r52263, %r51165;
	mov.u32 	%r52264, %r51165;
	mov.u32 	%r52265, %r51165;
	mov.u32 	%r52266, %r51165;
	mov.u32 	%r52267, %r51165;
	mov.u32 	%r52268, %r51165;
	mov.u32 	%r52269, %r51165;
	mov.u32 	%r52270, %r51165;
	mov.u32 	%r52271, %r51165;
	mov.u32 	%r52272, %r51165;
	mov.u32 	%r52273, %r51165;
	mov.u32 	%r52274, %r51165;
	mov.u32 	%r52275, %r51165;
	mov.u32 	%r52276, %r51165;
	mov.u32 	%r52277, %r51165;
	mov.u32 	%r52278, %r51165;
	mov.u32 	%r52279, %r51165;
	mov.u32 	%r52280, %r51165;
	mov.u32 	%r52281, %r51189;
	mov.u32 	%r52282, %r51190;
	mov.u32 	%r52283, %r51191;
	mov.u32 	%r52284, %r51192;
	mov.u32 	%r52285, %r51193;
	mov.u32 	%r52286, %r51194;
	mov.u32 	%r52287, %r51195;
	mov.u32 	%r52288, %r51196;
	mov.u32 	%r52289, %r51197;
	mov.u32 	%r52290, %r51198;
	mov.u32 	%r52291, %r51199;
	mov.u32 	%r52292, %r51200;
	mov.u32 	%r52293, %r51165;
	mov.u32 	%r52294, %r51165;
	mov.u32 	%r52295, %r51165;
	mov.u32 	%r52296, %r51165;
	mov.u32 	%r52297, %r51165;
	mov.u32 	%r52298, %r51165;
	mov.u32 	%r52299, %r51165;
	mov.u32 	%r52300, %r51165;
	mov.u32 	%r52301, %r51165;
	mov.u32 	%r52302, %r51165;
	mov.u32 	%r52303, %r51165;
	mov.u32 	%r52304, %r51165;
	mov.u32 	%r52305, %r51165;
	mov.u32 	%r52306, %r51165;
	mov.u32 	%r52307, %r51165;
	mov.u32 	%r52308, %r51165;
	mov.u32 	%r52309, %r51165;
	mov.u32 	%r52310, %r51165;
	mov.u32 	%r52311, %r51165;
	mov.u32 	%r52312, %r51165;
	mov.u32 	%r52313, %r51165;
	mov.u32 	%r52314, %r51165;
	mov.u32 	%r52315, %r51165;
	mov.u32 	%r52316, %r51165;
	mov.u32 	%r52317, %r51165;
	mov.u32 	%r52318, %r51165;
	mov.u32 	%r52319, %r51165;
	mov.u32 	%r52320, %r51165;
	mov.u32 	%r52321, %r51165;
	mov.u32 	%r52322, %r51165;
	mov.u32 	%r52323, %r51165;
	mov.u32 	%r52324, %r51165;
	mov.u32 	%r52325, %r51165;
	mov.u32 	%r52326, %r51165;
	mov.u32 	%r52327, %r51165;
	mov.u32 	%r52328, %r51165;

BB5_4435:
	mov.u32 	%r10290, %r52328;
	mov.u32 	%r10289, %r52327;
	mov.u32 	%r10288, %r52326;
	mov.u32 	%r10287, %r52325;
	mov.u32 	%r10286, %r52324;
	mov.u32 	%r10285, %r52323;
	mov.u32 	%r10284, %r52322;
	mov.u32 	%r10283, %r52321;
	mov.u32 	%r10282, %r52320;
	mov.u32 	%r10281, %r52319;
	mov.u32 	%r10280, %r52318;
	mov.u32 	%r10279, %r52317;
	mov.u32 	%r10278, %r52316;
	mov.u32 	%r10277, %r52315;
	mov.u32 	%r10276, %r52314;
	mov.u32 	%r10275, %r52313;
	mov.u32 	%r10274, %r52312;
	mov.u32 	%r10273, %r52311;
	mov.u32 	%r10272, %r52310;
	mov.u32 	%r10271, %r52309;
	mov.u32 	%r10270, %r52308;
	mov.u32 	%r10269, %r52307;
	mov.u32 	%r10268, %r52306;
	mov.u32 	%r10267, %r52305;
	mov.u32 	%r10266, %r52304;
	mov.u32 	%r10265, %r52303;
	mov.u32 	%r10264, %r52302;
	mov.u32 	%r10263, %r52301;
	mov.u32 	%r10262, %r52300;
	mov.u32 	%r10261, %r52299;
	mov.u32 	%r10260, %r52298;
	mov.u32 	%r10259, %r52297;
	mov.u32 	%r10258, %r52296;
	mov.u32 	%r10257, %r52295;
	mov.u32 	%r10256, %r52294;
	mov.u32 	%r10255, %r52293;
	mov.u32 	%r10254, %r52292;
	mov.u32 	%r10253, %r52291;
	mov.u32 	%r10252, %r52290;
	mov.u32 	%r10251, %r52289;
	mov.u32 	%r10250, %r52288;
	mov.u32 	%r10249, %r52287;
	mov.u32 	%r10248, %r52286;
	mov.u32 	%r10247, %r52285;
	mov.u32 	%r10246, %r52284;
	mov.u32 	%r10245, %r52283;
	mov.u32 	%r10244, %r52282;
	mov.u32 	%r10243, %r52281;
	mov.u32 	%r10242, %r52280;
	mov.u32 	%r10241, %r52279;
	mov.u32 	%r10240, %r52278;
	mov.u32 	%r10239, %r52277;
	mov.u32 	%r10238, %r52276;
	mov.u32 	%r10237, %r52275;
	mov.u32 	%r10236, %r52274;
	mov.u32 	%r10235, %r52273;
	mov.u32 	%r10234, %r52272;
	mov.u32 	%r10233, %r52271;
	mov.u32 	%r10232, %r52270;
	mov.u32 	%r10231, %r52269;
	mov.u32 	%r10230, %r52268;
	mov.u32 	%r10229, %r52267;
	mov.u32 	%r10228, %r52266;
	mov.u32 	%r10227, %r52265;
	mov.u32 	%r10226, %r52264;
	mov.u32 	%r10225, %r52263;
	mov.u32 	%r10224, %r52262;
	mov.u32 	%r10223, %r52261;
	mov.u32 	%r10222, %r52260;
	mov.u32 	%r10221, %r52259;
	mov.u32 	%r10220, %r52258;
	mov.u32 	%r10219, %r52257;
	mov.u32 	%r10146, %r50000;
	cvt.s64.s32	%rd129, %r10146;
	add.s64 	%rd130, %rd129, %rd9;
	mul.lo.s64 	%rd131, %rd130, 288;
	add.s64 	%rd132, %rd1, %rd131;
	ld.global.u32 	%r10291, [%rd132];
	ld.global.u32 	%r10292, [%rd132+4];
	ld.global.u32 	%r10293, [%rd132+8];
	ld.global.u32 	%r10294, [%rd132+12];
	ld.global.u32 	%r10295, [%rd132+16];
	ld.global.u32 	%r10296, [%rd132+20];
	ld.global.u32 	%r10297, [%rd132+24];
	ld.global.u32 	%r10298, [%rd132+28];
	ld.global.u32 	%r10299, [%rd132+32];
	ld.global.u32 	%r10300, [%rd132+36];
	ld.global.u32 	%r10301, [%rd132+40];
	ld.global.u32 	%r10302, [%rd132+44];
	ld.global.u32 	%r35742, [%rd132+48];
	ld.global.u32 	%r35743, [%rd132+52];
	ld.global.u32 	%r35744, [%rd132+56];
	ld.global.u32 	%r35745, [%rd132+60];
	ld.global.u32 	%r35746, [%rd132+64];
	ld.global.u32 	%r35747, [%rd132+68];
	ld.global.u32 	%r35748, [%rd132+72];
	ld.global.u32 	%r35749, [%rd132+76];
	ld.global.u32 	%r35750, [%rd132+80];
	ld.global.u32 	%r35751, [%rd132+84];
	ld.global.u32 	%r35752, [%rd132+88];
	ld.global.u32 	%r35753, [%rd132+92];
	ld.global.u32 	%r10315, [%rd132+96];
	ld.global.u32 	%r10316, [%rd132+100];
	ld.global.u32 	%r10317, [%rd132+104];
	ld.global.u32 	%r10318, [%rd132+108];
	ld.global.u32 	%r10319, [%rd132+112];
	ld.global.u32 	%r10320, [%rd132+116];
	ld.global.u32 	%r10321, [%rd132+120];
	ld.global.u32 	%r10322, [%rd132+124];
	ld.global.u32 	%r10323, [%rd132+128];
	ld.global.u32 	%r10324, [%rd132+132];
	ld.global.u32 	%r10325, [%rd132+136];
	ld.global.u32 	%r10326, [%rd132+140];
	ld.global.u32 	%r36606, [%rd132+144];
	ld.global.u32 	%r36607, [%rd132+148];
	ld.global.u32 	%r36608, [%rd132+152];
	ld.global.u32 	%r36609, [%rd132+156];
	ld.global.u32 	%r36610, [%rd132+160];
	ld.global.u32 	%r36611, [%rd132+164];
	ld.global.u32 	%r36612, [%rd132+168];
	ld.global.u32 	%r36613, [%rd132+172];
	ld.global.u32 	%r36614, [%rd132+176];
	ld.global.u32 	%r36615, [%rd132+180];
	ld.global.u32 	%r36616, [%rd132+184];
	ld.global.u32 	%r36617, [%rd132+188];
	ld.global.u32 	%r10339, [%rd132+192];
	ld.global.u32 	%r10340, [%rd132+196];
	ld.global.u32 	%r10341, [%rd132+200];
	ld.global.u32 	%r10342, [%rd132+204];
	ld.global.u32 	%r10343, [%rd132+208];
	ld.global.u32 	%r10344, [%rd132+212];
	ld.global.u32 	%r10345, [%rd132+216];
	ld.global.u32 	%r10346, [%rd132+220];
	ld.global.u32 	%r10347, [%rd132+224];
	ld.global.u32 	%r10348, [%rd132+228];
	ld.global.u32 	%r10349, [%rd132+232];
	ld.global.u32 	%r10350, [%rd132+236];
	ld.global.u32 	%r10351, [%rd132+240];
	ld.global.u32 	%r10352, [%rd132+244];
	ld.global.u32 	%r10353, [%rd132+248];
	ld.global.u32 	%r10354, [%rd132+252];
	ld.global.u32 	%r10355, [%rd132+256];
	ld.global.u32 	%r10356, [%rd132+260];
	ld.global.u32 	%r10357, [%rd132+264];
	ld.global.u32 	%r10358, [%rd132+268];
	ld.global.u32 	%r10359, [%rd132+272];
	ld.global.u32 	%r10360, [%rd132+276];
	ld.global.u32 	%r10361, [%rd132+280];
	ld.global.u32 	%r10362, [%rd132+284];
	mov.u16 	%rs80, 0;
	setp.ne.s32	%p4778, %r51213, 0;
	@%p4778 bra 	BB5_4439;

	or.b32  	%r34866, %r51223, %r51224;
	or.b32  	%r34867, %r34866, %r51222;
	or.b32  	%r34868, %r34867, %r51221;
	or.b32  	%r34869, %r34868, %r51220;
	or.b32  	%r34870, %r34869, %r51219;
	or.b32  	%r34871, %r34870, %r51218;
	or.b32  	%r34872, %r34871, %r51217;
	or.b32  	%r34873, %r34872, %r51216;
	or.b32  	%r34874, %r34873, %r51215;
	or.b32  	%r34875, %r34874, %r51214;
	or.b32  	%r34876, %r34875, %r51225;
	setp.ne.s32	%p4779, %r34876, 0;
	@%p4779 bra 	BB5_4439;

	or.b32  	%r34877, %r51234, %r51235;
	or.b32  	%r34878, %r34877, %r51233;
	or.b32  	%r34879, %r34878, %r51232;
	or.b32  	%r34880, %r34879, %r51231;
	or.b32  	%r34881, %r34880, %r51230;
	or.b32  	%r34882, %r34881, %r51229;
	or.b32  	%r34883, %r34882, %r51228;
	or.b32  	%r34884, %r34883, %r51227;
	or.b32  	%r34885, %r34884, %r51226;
	setp.ne.s32	%p4780, %r34885, 0;
	@%p4780 bra 	BB5_4439;

	setp.eq.s32	%p4781, %r51236, 0;
	selp.u16	%rs80, 1, 0, %p4781;

BB5_4439:
	setp.ne.s16	%p4782, %rs80, 0;
	@%p4782 bra 	BB5_4440;

	mov.u16 	%rs81, 0;
	setp.ne.s32	%p4783, %r10339, 0;
	@%p4783 bra 	BB5_4445;

	or.b32  	%r34886, %r10340, %r10341;
	or.b32  	%r34887, %r34886, %r10342;
	or.b32  	%r34888, %r34887, %r10343;
	or.b32  	%r34889, %r34888, %r10344;
	or.b32  	%r34890, %r34889, %r10345;
	or.b32  	%r34891, %r34890, %r10346;
	or.b32  	%r34892, %r34891, %r10347;
	or.b32  	%r34893, %r34892, %r10348;
	or.b32  	%r34894, %r34893, %r10349;
	or.b32  	%r34895, %r34894, %r10350;
	or.b32  	%r34896, %r34895, %r10351;
	setp.ne.s32	%p4784, %r34896, 0;
	@%p4784 bra 	BB5_4445;

	or.b32  	%r34897, %r10352, %r10353;
	or.b32  	%r34898, %r34897, %r10354;
	or.b32  	%r34899, %r34898, %r10355;
	or.b32  	%r34900, %r34899, %r10356;
	or.b32  	%r34901, %r34900, %r10357;
	or.b32  	%r34902, %r34901, %r10358;
	or.b32  	%r34903, %r34902, %r10359;
	or.b32  	%r34904, %r34903, %r10360;
	or.b32  	%r34905, %r34904, %r10361;
	setp.ne.s32	%p4785, %r34905, 0;
	@%p4785 bra 	BB5_4445;

	setp.eq.s32	%p4786, %r10362, 0;
	selp.u16	%rs81, 1, 0, %p4786;

BB5_4445:
	setp.ne.s16	%p4787, %rs81, 0;
	@%p4787 bra 	BB5_6435;

	// Callseq Start 199
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r51213;
	st.param.b32	[param0+4], %r51214;
	st.param.b32	[param0+8], %r51215;
	st.param.b32	[param0+12], %r51216;
	st.param.b32	[param0+16], %r51217;
	st.param.b32	[param0+20], %r51218;
	st.param.b32	[param0+24], %r51219;
	st.param.b32	[param0+28], %r51220;
	st.param.b32	[param0+32], %r51221;
	st.param.b32	[param0+36], %r51222;
	st.param.b32	[param0+40], %r51223;
	st.param.b32	[param0+44], %r51224;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r51225;
	st.param.b32	[param1+4], %r51226;
	st.param.b32	[param1+8], %r51227;
	st.param.b32	[param1+12], %r51228;
	st.param.b32	[param1+16], %r51229;
	st.param.b32	[param1+20], %r51230;
	st.param.b32	[param1+24], %r51231;
	st.param.b32	[param1+28], %r51232;
	st.param.b32	[param1+32], %r51233;
	st.param.b32	[param1+36], %r51234;
	st.param.b32	[param1+40], %r51235;
	st.param.b32	[param1+44], %r51236;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r10387, [retval0+0];
	ld.param.b32	%r10388, [retval0+4];
	ld.param.b32	%r10389, [retval0+8];
	ld.param.b32	%r10390, [retval0+12];
	ld.param.b32	%r10391, [retval0+16];
	ld.param.b32	%r10392, [retval0+20];
	ld.param.b32	%r10393, [retval0+24];
	ld.param.b32	%r10394, [retval0+28];
	ld.param.b32	%r10395, [retval0+32];
	ld.param.b32	%r10396, [retval0+36];
	ld.param.b32	%r10397, [retval0+40];
	ld.param.b32	%r10398, [retval0+44];
	
	//{
	}// Callseq End 199
	mov.u32 	%r34912, %r51219;
	mov.u32 	%r34907, %r51214;
	mov.u32 	%r34914, %r51221;
	mov.u32 	%r34909, %r51216;
	mov.u32 	%r34916, %r51223;
	mov.u32 	%r34911, %r51218;
	mov.u32 	%r34906, %r51213;
	mov.u32 	%r34913, %r51220;
	mov.u32 	%r34908, %r51215;
	mov.u32 	%r34915, %r51222;
	mov.u32 	%r34910, %r51217;
	mov.u32 	%r34917, %r51224;
	// inline asm
	add.cc.u32 %r34906, %r34906, %r51225;
addc.cc.u32 %r34907, %r34907, %r51226;
addc.cc.u32 %r34908, %r34908, %r51227;
addc.cc.u32 %r34909, %r34909, %r51228;
addc.cc.u32 %r34910, %r34910, %r51229;
addc.cc.u32 %r34911, %r34911, %r51230;
addc.cc.u32 %r34912, %r34912, %r51231;
addc.cc.u32 %r34913, %r34913, %r51232;
addc.cc.u32 %r34914, %r34914, %r51233;
addc.cc.u32 %r34915, %r34915, %r51234;
addc.cc.u32 %r34916, %r34916, %r51235;
addc.u32 %r34917, %r34917, %r51236;

	// inline asm
	setp.gt.u32	%p4788, %r34917, 436277738;
	@%p4788 bra 	BB5_4468;

	setp.lt.u32	%p4789, %r34917, 436277738;
	@%p4789 bra 	BB5_4469;

	setp.gt.u32	%p4790, %r34916, 964683418;
	@%p4790 bra 	BB5_4468;

	setp.lt.u32	%p4791, %r34916, 964683418;
	@%p4791 bra 	BB5_4469;

	setp.gt.u32	%p4792, %r34915, 1260103606;
	@%p4792 bra 	BB5_4468;

	setp.lt.u32	%p4793, %r34915, 1260103606;
	@%p4793 bra 	BB5_4469;

	setp.gt.u32	%p4794, %r34914, 1129032919;
	@%p4794 bra 	BB5_4468;

	setp.lt.u32	%p4795, %r34914, 1129032919;
	@%p4795 bra 	BB5_4469;

	setp.gt.u32	%p4796, %r34913, 1685539716;
	@%p4796 bra 	BB5_4468;

	setp.lt.u32	%p4797, %r34913, 1685539716;
	@%p4797 bra 	BB5_4469;

	setp.gt.u32	%p4798, %r34912, -209382721;
	@%p4798 bra 	BB5_4468;

	setp.lt.u32	%p4799, %r34912, -209382721;
	@%p4799 bra 	BB5_4469;

	setp.gt.u32	%p4800, %r34911, 1731252896;
	@%p4800 bra 	BB5_4468;

	setp.lt.u32	%p4801, %r34911, 1731252896;
	@%p4801 bra 	BB5_4469;

	setp.gt.u32	%p4802, %r34910, -156174812;
	@%p4802 bra 	BB5_4468;

	setp.lt.u32	%p4803, %r34910, -156174812;
	@%p4803 bra 	BB5_4469;

	setp.gt.u32	%p4804, %r34909, 514588670;
	@%p4804 bra 	BB5_4468;

	setp.lt.u32	%p4805, %r34909, 514588670;
	@%p4805 bra 	BB5_4469;

	setp.gt.u32	%p4806, %r34908, -1319895041;
	@%p4806 bra 	BB5_4468;

	setp.lt.u32	%p4807, %r34908, -1319895041;
	@%p4807 bra 	BB5_4469;

	setp.gt.u32	%p4808, %r34907, -1174470657;
	@%p4808 bra 	BB5_4468;

	setp.lt.u32	%p4809, %r34907, -1174470657;
	setp.lt.u32	%p4810, %r34906, -21845;
	or.pred  	%p4811, %p4809, %p4810;
	@%p4811 bra 	BB5_4469;

BB5_4468:
	mov.u32 	%r34954, -21845;
	mov.u32 	%r34955, -1174470657;
	mov.u32 	%r34956, -1319895041;
	mov.u32 	%r34957, 514588670;
	mov.u32 	%r34958, -156174812;
	mov.u32 	%r34959, 1731252896;
	mov.u32 	%r34960, -209382721;
	mov.u32 	%r34961, 1685539716;
	mov.u32 	%r34962, 1129032919;
	mov.u32 	%r34963, 1260103606;
	mov.u32 	%r34964, 964683418;
	mov.u32 	%r34965, 436277738;
	// inline asm
	sub.cc.u32 %r34906, %r34906, %r34954;
subc.cc.u32 %r34907, %r34907, %r34955;
subc.cc.u32 %r34908, %r34908, %r34956;
subc.cc.u32 %r34909, %r34909, %r34957;
subc.cc.u32 %r34910, %r34910, %r34958;
subc.cc.u32 %r34911, %r34911, %r34959;
subc.cc.u32 %r34912, %r34912, %r34960;
subc.cc.u32 %r34913, %r34913, %r34961;
subc.cc.u32 %r34914, %r34914, %r34962;
subc.cc.u32 %r34915, %r34915, %r34963;
subc.cc.u32 %r34916, %r34916, %r34964;
subc.u32 %r34917, %r34917, %r34965;

	// inline asm

BB5_4469:
	mov.u32 	%r34984, %r51219;
	mov.u32 	%r34979, %r51214;
	mov.u32 	%r34986, %r51221;
	mov.u32 	%r34981, %r51216;
	mov.u32 	%r34988, %r51223;
	mov.u32 	%r34983, %r51218;
	mov.u32 	%r34978, %r51213;
	mov.u32 	%r34985, %r51220;
	mov.u32 	%r34980, %r51215;
	mov.u32 	%r34987, %r51222;
	mov.u32 	%r34982, %r51217;
	mov.u32 	%r34989, %r51224;
	// inline asm
	sub.cc.u32 %r34978, %r34978, %r51225;
subc.cc.u32 %r34979, %r34979, %r51226;
subc.cc.u32 %r34980, %r34980, %r51227;
subc.cc.u32 %r34981, %r34981, %r51228;
subc.cc.u32 %r34982, %r34982, %r51229;
subc.cc.u32 %r34983, %r34983, %r51230;
subc.cc.u32 %r34984, %r34984, %r51231;
subc.cc.u32 %r34985, %r34985, %r51232;
subc.cc.u32 %r34986, %r34986, %r51233;
subc.cc.u32 %r34987, %r34987, %r51234;
subc.cc.u32 %r34988, %r34988, %r51235;
subc.u32 %r34989, %r34989, %r51236;

	// inline asm
	setp.gt.u32	%p4812, %r51224, %r51236;
	@%p4812 bra 	BB5_4492;

	setp.lt.u32	%p4813, %r51224, %r51236;
	@%p4813 bra 	BB5_4491;

	setp.gt.u32	%p4814, %r51223, %r51235;
	@%p4814 bra 	BB5_4492;

	setp.lt.u32	%p4815, %r51223, %r51235;
	@%p4815 bra 	BB5_4491;

	setp.gt.u32	%p4816, %r51222, %r51234;
	@%p4816 bra 	BB5_4492;

	setp.lt.u32	%p4817, %r51222, %r51234;
	@%p4817 bra 	BB5_4491;

	setp.gt.u32	%p4818, %r51221, %r51233;
	@%p4818 bra 	BB5_4492;

	setp.lt.u32	%p4819, %r51221, %r51233;
	@%p4819 bra 	BB5_4491;

	setp.gt.u32	%p4820, %r51220, %r51232;
	@%p4820 bra 	BB5_4492;

	setp.lt.u32	%p4821, %r51220, %r51232;
	@%p4821 bra 	BB5_4491;

	setp.gt.u32	%p4822, %r51219, %r51231;
	@%p4822 bra 	BB5_4492;

	setp.lt.u32	%p4823, %r51219, %r51231;
	@%p4823 bra 	BB5_4491;

	setp.gt.u32	%p4824, %r51218, %r51230;
	@%p4824 bra 	BB5_4492;

	setp.lt.u32	%p4825, %r51218, %r51230;
	@%p4825 bra 	BB5_4491;

	setp.gt.u32	%p4826, %r51217, %r51229;
	@%p4826 bra 	BB5_4492;

	setp.lt.u32	%p4827, %r51217, %r51229;
	@%p4827 bra 	BB5_4491;

	setp.gt.u32	%p4828, %r51216, %r51228;
	@%p4828 bra 	BB5_4492;

	setp.lt.u32	%p4829, %r51216, %r51228;
	@%p4829 bra 	BB5_4491;

	setp.gt.u32	%p4830, %r51215, %r51227;
	@%p4830 bra 	BB5_4492;

	setp.lt.u32	%p4831, %r51215, %r51227;
	@%p4831 bra 	BB5_4491;

	setp.gt.u32	%p4832, %r51214, %r51226;
	@%p4832 bra 	BB5_4492;

	setp.ge.u32	%p4833, %r51214, %r51226;
	setp.ge.u32	%p4834, %r51213, %r51225;
	and.pred  	%p4835, %p4833, %p4834;
	@%p4835 bra 	BB5_4492;

BB5_4491:
	mov.u32 	%r35026, -21845;
	mov.u32 	%r35027, -1174470657;
	mov.u32 	%r35028, -1319895041;
	mov.u32 	%r35029, 514588670;
	mov.u32 	%r35030, -156174812;
	mov.u32 	%r35031, 1731252896;
	mov.u32 	%r35032, -209382721;
	mov.u32 	%r35033, 1685539716;
	mov.u32 	%r35034, 1129032919;
	mov.u32 	%r35035, 1260103606;
	mov.u32 	%r35036, 964683418;
	mov.u32 	%r35037, 436277738;
	// inline asm
	add.cc.u32 %r34978, %r34978, %r35026;
addc.cc.u32 %r34979, %r34979, %r35027;
addc.cc.u32 %r34980, %r34980, %r35028;
addc.cc.u32 %r34981, %r34981, %r35029;
addc.cc.u32 %r34982, %r34982, %r35030;
addc.cc.u32 %r34983, %r34983, %r35031;
addc.cc.u32 %r34984, %r34984, %r35032;
addc.cc.u32 %r34985, %r34985, %r35033;
addc.cc.u32 %r34986, %r34986, %r35034;
addc.cc.u32 %r34987, %r34987, %r35035;
addc.cc.u32 %r34988, %r34988, %r35036;
addc.u32 %r34989, %r34989, %r35037;

	// inline asm

BB5_4492:
	// Callseq Start 200
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r34978;
	st.param.b32	[param0+4], %r34979;
	st.param.b32	[param0+8], %r34980;
	st.param.b32	[param0+12], %r34981;
	st.param.b32	[param0+16], %r34982;
	st.param.b32	[param0+20], %r34983;
	st.param.b32	[param0+24], %r34984;
	st.param.b32	[param0+28], %r34985;
	st.param.b32	[param0+32], %r34986;
	st.param.b32	[param0+36], %r34987;
	st.param.b32	[param0+40], %r34988;
	st.param.b32	[param0+44], %r34989;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r34906;
	st.param.b32	[param1+4], %r34907;
	st.param.b32	[param1+8], %r34908;
	st.param.b32	[param1+12], %r34909;
	st.param.b32	[param1+16], %r34910;
	st.param.b32	[param1+20], %r34911;
	st.param.b32	[param1+24], %r34912;
	st.param.b32	[param1+28], %r34913;
	st.param.b32	[param1+32], %r34914;
	st.param.b32	[param1+36], %r34915;
	st.param.b32	[param1+40], %r34916;
	st.param.b32	[param1+44], %r34917;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r10483, [retval0+0];
	ld.param.b32	%r10484, [retval0+4];
	ld.param.b32	%r10485, [retval0+8];
	ld.param.b32	%r10486, [retval0+12];
	ld.param.b32	%r10487, [retval0+16];
	ld.param.b32	%r10488, [retval0+20];
	ld.param.b32	%r10489, [retval0+24];
	ld.param.b32	%r10490, [retval0+28];
	ld.param.b32	%r10491, [retval0+32];
	ld.param.b32	%r10492, [retval0+36];
	ld.param.b32	%r10493, [retval0+40];
	ld.param.b32	%r10494, [retval0+44];
	
	//{
	}// Callseq End 200
	shl.b32 	%r35050, %r10398, 1;
	shr.u32 	%r35051, %r10397, 31;
	or.b32  	%r50169, %r35051, %r35050;
	shl.b32 	%r35052, %r10397, 1;
	shr.u32 	%r35053, %r10396, 31;
	or.b32  	%r50170, %r35053, %r35052;
	shl.b32 	%r35054, %r10396, 1;
	shr.u32 	%r35055, %r10395, 31;
	or.b32  	%r50171, %r35055, %r35054;
	shl.b32 	%r35056, %r10395, 1;
	shr.u32 	%r35057, %r10394, 31;
	or.b32  	%r50172, %r35057, %r35056;
	shl.b32 	%r35058, %r10394, 1;
	shr.u32 	%r35059, %r10393, 31;
	or.b32  	%r50173, %r35059, %r35058;
	shl.b32 	%r35060, %r10393, 1;
	shr.u32 	%r35061, %r10392, 31;
	or.b32  	%r50174, %r35061, %r35060;
	shl.b32 	%r35062, %r10392, 1;
	shr.u32 	%r35063, %r10391, 31;
	or.b32  	%r50175, %r35063, %r35062;
	shl.b32 	%r35064, %r10391, 1;
	shr.u32 	%r35065, %r10390, 31;
	or.b32  	%r50176, %r35065, %r35064;
	shl.b32 	%r35066, %r10390, 1;
	shr.u32 	%r35067, %r10389, 31;
	or.b32  	%r50177, %r35067, %r35066;
	shl.b32 	%r35068, %r10389, 1;
	shr.u32 	%r35069, %r10388, 31;
	or.b32  	%r50178, %r35069, %r35068;
	shl.b32 	%r35070, %r10388, 1;
	shr.u32 	%r35071, %r10387, 31;
	or.b32  	%r50179, %r35071, %r35070;
	shl.b32 	%r50180, %r10387, 1;
	setp.gt.u32	%p4836, %r50169, 436277738;
	@%p4836 bra 	BB5_4514;

	setp.lt.u32	%p4837, %r50169, 436277738;
	@%p4837 bra 	BB5_4515;

	setp.gt.u32	%p4838, %r50170, 964683418;
	@%p4838 bra 	BB5_4514;

	setp.lt.u32	%p4839, %r50170, 964683418;
	@%p4839 bra 	BB5_4515;

	setp.gt.u32	%p4840, %r50171, 1260103606;
	@%p4840 bra 	BB5_4514;

	setp.lt.u32	%p4841, %r50171, 1260103606;
	@%p4841 bra 	BB5_4515;

	setp.gt.u32	%p4842, %r50172, 1129032919;
	@%p4842 bra 	BB5_4514;

	setp.lt.u32	%p4843, %r50172, 1129032919;
	@%p4843 bra 	BB5_4515;

	setp.gt.u32	%p4844, %r50173, 1685539716;
	@%p4844 bra 	BB5_4514;

	setp.lt.u32	%p4845, %r50173, 1685539716;
	@%p4845 bra 	BB5_4515;

	setp.gt.u32	%p4846, %r50174, -209382721;
	@%p4846 bra 	BB5_4514;

	setp.lt.u32	%p4847, %r50174, -209382721;
	@%p4847 bra 	BB5_4515;

	setp.gt.u32	%p4848, %r50175, 1731252896;
	@%p4848 bra 	BB5_4514;

	setp.lt.u32	%p4849, %r50175, 1731252896;
	@%p4849 bra 	BB5_4515;

	setp.gt.u32	%p4850, %r50176, -156174812;
	@%p4850 bra 	BB5_4514;

	setp.lt.u32	%p4851, %r50176, -156174812;
	@%p4851 bra 	BB5_4515;

	setp.gt.u32	%p4852, %r50177, 514588670;
	@%p4852 bra 	BB5_4514;

	setp.lt.u32	%p4853, %r50177, 514588670;
	@%p4853 bra 	BB5_4515;

	setp.gt.u32	%p4854, %r50178, -1319895041;
	@%p4854 bra 	BB5_4514;

	setp.lt.u32	%p4855, %r50178, -1319895041;
	@%p4855 bra 	BB5_4515;

	setp.gt.u32	%p4856, %r50179, -1174470657;
	@%p4856 bra 	BB5_4514;

	setp.lt.u32	%p4857, %r50179, -1174470657;
	setp.lt.u32	%p4858, %r50180, -21845;
	or.pred  	%p4859, %p4857, %p4858;
	@%p4859 bra 	BB5_4515;

BB5_4514:
	mov.u32 	%r35084, -21845;
	mov.u32 	%r35085, -1174470657;
	mov.u32 	%r35086, -1319895041;
	mov.u32 	%r35087, 514588670;
	mov.u32 	%r35088, -156174812;
	mov.u32 	%r35089, 1731252896;
	mov.u32 	%r35090, -209382721;
	mov.u32 	%r35091, 1685539716;
	mov.u32 	%r35092, 1129032919;
	mov.u32 	%r35093, 1260103606;
	mov.u32 	%r35094, 964683418;
	mov.u32 	%r35095, 436277738;
	// inline asm
	sub.cc.u32 %r50180, %r50180, %r35084;
subc.cc.u32 %r50179, %r50179, %r35085;
subc.cc.u32 %r50178, %r50178, %r35086;
subc.cc.u32 %r50177, %r50177, %r35087;
subc.cc.u32 %r50176, %r50176, %r35088;
subc.cc.u32 %r50175, %r50175, %r35089;
subc.cc.u32 %r50174, %r50174, %r35090;
subc.cc.u32 %r50173, %r50173, %r35091;
subc.cc.u32 %r50172, %r50172, %r35092;
subc.cc.u32 %r50171, %r50171, %r35093;
subc.cc.u32 %r50170, %r50170, %r35094;
subc.u32 %r50169, %r50169, %r35095;

	// inline asm

BB5_4515:
	// Callseq Start 201
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r10339;
	st.param.b32	[param0+4], %r10340;
	st.param.b32	[param0+8], %r10341;
	st.param.b32	[param0+12], %r10342;
	st.param.b32	[param0+16], %r10343;
	st.param.b32	[param0+20], %r10344;
	st.param.b32	[param0+24], %r10345;
	st.param.b32	[param0+28], %r10346;
	st.param.b32	[param0+32], %r10347;
	st.param.b32	[param0+36], %r10348;
	st.param.b32	[param0+40], %r10349;
	st.param.b32	[param0+44], %r10350;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r10351;
	st.param.b32	[param1+4], %r10352;
	st.param.b32	[param1+8], %r10353;
	st.param.b32	[param1+12], %r10354;
	st.param.b32	[param1+16], %r10355;
	st.param.b32	[param1+20], %r10356;
	st.param.b32	[param1+24], %r10357;
	st.param.b32	[param1+28], %r10358;
	st.param.b32	[param1+32], %r10359;
	st.param.b32	[param1+36], %r10360;
	st.param.b32	[param1+40], %r10361;
	st.param.b32	[param1+44], %r10362;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r10579, [retval0+0];
	ld.param.b32	%r10580, [retval0+4];
	ld.param.b32	%r10581, [retval0+8];
	ld.param.b32	%r10582, [retval0+12];
	ld.param.b32	%r10583, [retval0+16];
	ld.param.b32	%r10584, [retval0+20];
	ld.param.b32	%r10585, [retval0+24];
	ld.param.b32	%r10586, [retval0+28];
	ld.param.b32	%r10587, [retval0+32];
	ld.param.b32	%r10588, [retval0+36];
	ld.param.b32	%r10589, [retval0+40];
	ld.param.b32	%r10590, [retval0+44];
	
	//{
	}// Callseq End 201
	mov.u32 	%r35117, %r10348;
	mov.u32 	%r35112, %r10343;
	mov.u32 	%r35119, %r10350;
	mov.u32 	%r35114, %r10345;
	mov.u32 	%r35109, %r10340;
	mov.u32 	%r35116, %r10347;
	mov.u32 	%r35111, %r10342;
	mov.u32 	%r35118, %r10349;
	mov.u32 	%r35113, %r10344;
	mov.u32 	%r35108, %r10339;
	mov.u32 	%r35115, %r10346;
	mov.u32 	%r35110, %r10341;
	// inline asm
	add.cc.u32 %r35108, %r35108, %r10351;
addc.cc.u32 %r35109, %r35109, %r10352;
addc.cc.u32 %r35110, %r35110, %r10353;
addc.cc.u32 %r35111, %r35111, %r10354;
addc.cc.u32 %r35112, %r35112, %r10355;
addc.cc.u32 %r35113, %r35113, %r10356;
addc.cc.u32 %r35114, %r35114, %r10357;
addc.cc.u32 %r35115, %r35115, %r10358;
addc.cc.u32 %r35116, %r35116, %r10359;
addc.cc.u32 %r35117, %r35117, %r10360;
addc.cc.u32 %r35118, %r35118, %r10361;
addc.u32 %r35119, %r35119, %r10362;

	// inline asm
	setp.gt.u32	%p4860, %r35119, 436277738;
	@%p4860 bra 	BB5_4537;

	setp.lt.u32	%p4861, %r35119, 436277738;
	@%p4861 bra 	BB5_4538;

	setp.gt.u32	%p4862, %r35118, 964683418;
	@%p4862 bra 	BB5_4537;

	setp.lt.u32	%p4863, %r35118, 964683418;
	@%p4863 bra 	BB5_4538;

	setp.gt.u32	%p4864, %r35117, 1260103606;
	@%p4864 bra 	BB5_4537;

	setp.lt.u32	%p4865, %r35117, 1260103606;
	@%p4865 bra 	BB5_4538;

	setp.gt.u32	%p4866, %r35116, 1129032919;
	@%p4866 bra 	BB5_4537;

	setp.lt.u32	%p4867, %r35116, 1129032919;
	@%p4867 bra 	BB5_4538;

	setp.gt.u32	%p4868, %r35115, 1685539716;
	@%p4868 bra 	BB5_4537;

	setp.lt.u32	%p4869, %r35115, 1685539716;
	@%p4869 bra 	BB5_4538;

	setp.gt.u32	%p4870, %r35114, -209382721;
	@%p4870 bra 	BB5_4537;

	setp.lt.u32	%p4871, %r35114, -209382721;
	@%p4871 bra 	BB5_4538;

	setp.gt.u32	%p4872, %r35113, 1731252896;
	@%p4872 bra 	BB5_4537;

	setp.lt.u32	%p4873, %r35113, 1731252896;
	@%p4873 bra 	BB5_4538;

	setp.gt.u32	%p4874, %r35112, -156174812;
	@%p4874 bra 	BB5_4537;

	setp.lt.u32	%p4875, %r35112, -156174812;
	@%p4875 bra 	BB5_4538;

	setp.gt.u32	%p4876, %r35111, 514588670;
	@%p4876 bra 	BB5_4537;

	setp.lt.u32	%p4877, %r35111, 514588670;
	@%p4877 bra 	BB5_4538;

	setp.gt.u32	%p4878, %r35110, -1319895041;
	@%p4878 bra 	BB5_4537;

	setp.lt.u32	%p4879, %r35110, -1319895041;
	@%p4879 bra 	BB5_4538;

	setp.gt.u32	%p4880, %r35109, -1174470657;
	@%p4880 bra 	BB5_4537;

	setp.lt.u32	%p4881, %r35109, -1174470657;
	setp.lt.u32	%p4882, %r35108, -21845;
	or.pred  	%p4883, %p4881, %p4882;
	@%p4883 bra 	BB5_4538;

BB5_4537:
	mov.u32 	%r35156, -21845;
	mov.u32 	%r35157, -1174470657;
	mov.u32 	%r35158, -1319895041;
	mov.u32 	%r35159, 514588670;
	mov.u32 	%r35160, -156174812;
	mov.u32 	%r35161, 1731252896;
	mov.u32 	%r35162, -209382721;
	mov.u32 	%r35163, 1685539716;
	mov.u32 	%r35164, 1129032919;
	mov.u32 	%r35165, 1260103606;
	mov.u32 	%r35166, 964683418;
	mov.u32 	%r35167, 436277738;
	// inline asm
	sub.cc.u32 %r35108, %r35108, %r35156;
subc.cc.u32 %r35109, %r35109, %r35157;
subc.cc.u32 %r35110, %r35110, %r35158;
subc.cc.u32 %r35111, %r35111, %r35159;
subc.cc.u32 %r35112, %r35112, %r35160;
subc.cc.u32 %r35113, %r35113, %r35161;
subc.cc.u32 %r35114, %r35114, %r35162;
subc.cc.u32 %r35115, %r35115, %r35163;
subc.cc.u32 %r35116, %r35116, %r35164;
subc.cc.u32 %r35117, %r35117, %r35165;
subc.cc.u32 %r35118, %r35118, %r35166;
subc.u32 %r35119, %r35119, %r35167;

	// inline asm

BB5_4538:
	mov.u32 	%r35189, %r10348;
	mov.u32 	%r35184, %r10343;
	mov.u32 	%r35191, %r10350;
	mov.u32 	%r35186, %r10345;
	mov.u32 	%r35181, %r10340;
	mov.u32 	%r35188, %r10347;
	mov.u32 	%r35183, %r10342;
	mov.u32 	%r35190, %r10349;
	mov.u32 	%r35185, %r10344;
	mov.u32 	%r35180, %r10339;
	mov.u32 	%r35187, %r10346;
	mov.u32 	%r35182, %r10341;
	// inline asm
	sub.cc.u32 %r35180, %r35180, %r10351;
subc.cc.u32 %r35181, %r35181, %r10352;
subc.cc.u32 %r35182, %r35182, %r10353;
subc.cc.u32 %r35183, %r35183, %r10354;
subc.cc.u32 %r35184, %r35184, %r10355;
subc.cc.u32 %r35185, %r35185, %r10356;
subc.cc.u32 %r35186, %r35186, %r10357;
subc.cc.u32 %r35187, %r35187, %r10358;
subc.cc.u32 %r35188, %r35188, %r10359;
subc.cc.u32 %r35189, %r35189, %r10360;
subc.cc.u32 %r35190, %r35190, %r10361;
subc.u32 %r35191, %r35191, %r10362;

	// inline asm
	setp.gt.u32	%p4884, %r10350, %r10362;
	@%p4884 bra 	BB5_4561;

	setp.lt.u32	%p4885, %r10350, %r10362;
	@%p4885 bra 	BB5_4560;

	setp.gt.u32	%p4886, %r10349, %r10361;
	@%p4886 bra 	BB5_4561;

	setp.lt.u32	%p4887, %r10349, %r10361;
	@%p4887 bra 	BB5_4560;

	setp.gt.u32	%p4888, %r10348, %r10360;
	@%p4888 bra 	BB5_4561;

	setp.lt.u32	%p4889, %r10348, %r10360;
	@%p4889 bra 	BB5_4560;

	setp.gt.u32	%p4890, %r10347, %r10359;
	@%p4890 bra 	BB5_4561;

	setp.lt.u32	%p4891, %r10347, %r10359;
	@%p4891 bra 	BB5_4560;

	setp.gt.u32	%p4892, %r10346, %r10358;
	@%p4892 bra 	BB5_4561;

	setp.lt.u32	%p4893, %r10346, %r10358;
	@%p4893 bra 	BB5_4560;

	setp.gt.u32	%p4894, %r10345, %r10357;
	@%p4894 bra 	BB5_4561;

	setp.lt.u32	%p4895, %r10345, %r10357;
	@%p4895 bra 	BB5_4560;

	setp.gt.u32	%p4896, %r10344, %r10356;
	@%p4896 bra 	BB5_4561;

	setp.lt.u32	%p4897, %r10344, %r10356;
	@%p4897 bra 	BB5_4560;

	setp.gt.u32	%p4898, %r10343, %r10355;
	@%p4898 bra 	BB5_4561;

	setp.lt.u32	%p4899, %r10343, %r10355;
	@%p4899 bra 	BB5_4560;

	setp.gt.u32	%p4900, %r10342, %r10354;
	@%p4900 bra 	BB5_4561;

	setp.lt.u32	%p4901, %r10342, %r10354;
	@%p4901 bra 	BB5_4560;

	setp.gt.u32	%p4902, %r10341, %r10353;
	@%p4902 bra 	BB5_4561;

	setp.lt.u32	%p4903, %r10341, %r10353;
	@%p4903 bra 	BB5_4560;

	setp.gt.u32	%p4904, %r10340, %r10352;
	@%p4904 bra 	BB5_4561;

	setp.ge.u32	%p4905, %r10340, %r10352;
	setp.ge.u32	%p4906, %r10339, %r10351;
	and.pred  	%p4907, %p4905, %p4906;
	@%p4907 bra 	BB5_4561;

BB5_4560:
	mov.u32 	%r35228, -21845;
	mov.u32 	%r35229, -1174470657;
	mov.u32 	%r35230, -1319895041;
	mov.u32 	%r35231, 514588670;
	mov.u32 	%r35232, -156174812;
	mov.u32 	%r35233, 1731252896;
	mov.u32 	%r35234, -209382721;
	mov.u32 	%r35235, 1685539716;
	mov.u32 	%r35236, 1129032919;
	mov.u32 	%r35237, 1260103606;
	mov.u32 	%r35238, 964683418;
	mov.u32 	%r35239, 436277738;
	// inline asm
	add.cc.u32 %r35180, %r35180, %r35228;
addc.cc.u32 %r35181, %r35181, %r35229;
addc.cc.u32 %r35182, %r35182, %r35230;
addc.cc.u32 %r35183, %r35183, %r35231;
addc.cc.u32 %r35184, %r35184, %r35232;
addc.cc.u32 %r35185, %r35185, %r35233;
addc.cc.u32 %r35186, %r35186, %r35234;
addc.cc.u32 %r35187, %r35187, %r35235;
addc.cc.u32 %r35188, %r35188, %r35236;
addc.cc.u32 %r35189, %r35189, %r35237;
addc.cc.u32 %r35190, %r35190, %r35238;
addc.u32 %r35191, %r35191, %r35239;

	// inline asm

BB5_4561:
	// Callseq Start 202
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r35180;
	st.param.b32	[param0+4], %r35181;
	st.param.b32	[param0+8], %r35182;
	st.param.b32	[param0+12], %r35183;
	st.param.b32	[param0+16], %r35184;
	st.param.b32	[param0+20], %r35185;
	st.param.b32	[param0+24], %r35186;
	st.param.b32	[param0+28], %r35187;
	st.param.b32	[param0+32], %r35188;
	st.param.b32	[param0+36], %r35189;
	st.param.b32	[param0+40], %r35190;
	st.param.b32	[param0+44], %r35191;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r35108;
	st.param.b32	[param1+4], %r35109;
	st.param.b32	[param1+8], %r35110;
	st.param.b32	[param1+12], %r35111;
	st.param.b32	[param1+16], %r35112;
	st.param.b32	[param1+20], %r35113;
	st.param.b32	[param1+24], %r35114;
	st.param.b32	[param1+28], %r35115;
	st.param.b32	[param1+32], %r35116;
	st.param.b32	[param1+36], %r35117;
	st.param.b32	[param1+40], %r35118;
	st.param.b32	[param1+44], %r35119;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r10675, [retval0+0];
	ld.param.b32	%r10676, [retval0+4];
	ld.param.b32	%r10677, [retval0+8];
	ld.param.b32	%r10678, [retval0+12];
	ld.param.b32	%r10679, [retval0+16];
	ld.param.b32	%r10680, [retval0+20];
	ld.param.b32	%r10681, [retval0+24];
	ld.param.b32	%r10682, [retval0+28];
	ld.param.b32	%r10683, [retval0+32];
	ld.param.b32	%r10684, [retval0+36];
	ld.param.b32	%r10685, [retval0+40];
	ld.param.b32	%r10686, [retval0+44];
	
	//{
	}// Callseq End 202
	shl.b32 	%r35252, %r10590, 1;
	shr.u32 	%r35253, %r10589, 31;
	or.b32  	%r50205, %r35253, %r35252;
	shl.b32 	%r35254, %r10589, 1;
	shr.u32 	%r35255, %r10588, 31;
	or.b32  	%r50206, %r35255, %r35254;
	shl.b32 	%r35256, %r10588, 1;
	shr.u32 	%r35257, %r10587, 31;
	or.b32  	%r50207, %r35257, %r35256;
	shl.b32 	%r35258, %r10587, 1;
	shr.u32 	%r35259, %r10586, 31;
	or.b32  	%r50208, %r35259, %r35258;
	shl.b32 	%r35260, %r10586, 1;
	shr.u32 	%r35261, %r10585, 31;
	or.b32  	%r50209, %r35261, %r35260;
	shl.b32 	%r35262, %r10585, 1;
	shr.u32 	%r35263, %r10584, 31;
	or.b32  	%r50210, %r35263, %r35262;
	shl.b32 	%r35264, %r10584, 1;
	shr.u32 	%r35265, %r10583, 31;
	or.b32  	%r50211, %r35265, %r35264;
	shl.b32 	%r35266, %r10583, 1;
	shr.u32 	%r35267, %r10582, 31;
	or.b32  	%r50212, %r35267, %r35266;
	shl.b32 	%r35268, %r10582, 1;
	shr.u32 	%r35269, %r10581, 31;
	or.b32  	%r50213, %r35269, %r35268;
	shl.b32 	%r35270, %r10581, 1;
	shr.u32 	%r35271, %r10580, 31;
	or.b32  	%r50214, %r35271, %r35270;
	shl.b32 	%r35272, %r10580, 1;
	shr.u32 	%r35273, %r10579, 31;
	or.b32  	%r50215, %r35273, %r35272;
	shl.b32 	%r50216, %r10579, 1;
	setp.gt.u32	%p4908, %r50205, 436277738;
	@%p4908 bra 	BB5_4583;

	setp.lt.u32	%p4909, %r50205, 436277738;
	@%p4909 bra 	BB5_4584;

	setp.gt.u32	%p4910, %r50206, 964683418;
	@%p4910 bra 	BB5_4583;

	setp.lt.u32	%p4911, %r50206, 964683418;
	@%p4911 bra 	BB5_4584;

	setp.gt.u32	%p4912, %r50207, 1260103606;
	@%p4912 bra 	BB5_4583;

	setp.lt.u32	%p4913, %r50207, 1260103606;
	@%p4913 bra 	BB5_4584;

	setp.gt.u32	%p4914, %r50208, 1129032919;
	@%p4914 bra 	BB5_4583;

	setp.lt.u32	%p4915, %r50208, 1129032919;
	@%p4915 bra 	BB5_4584;

	setp.gt.u32	%p4916, %r50209, 1685539716;
	@%p4916 bra 	BB5_4583;

	setp.lt.u32	%p4917, %r50209, 1685539716;
	@%p4917 bra 	BB5_4584;

	setp.gt.u32	%p4918, %r50210, -209382721;
	@%p4918 bra 	BB5_4583;

	setp.lt.u32	%p4919, %r50210, -209382721;
	@%p4919 bra 	BB5_4584;

	setp.gt.u32	%p4920, %r50211, 1731252896;
	@%p4920 bra 	BB5_4583;

	setp.lt.u32	%p4921, %r50211, 1731252896;
	@%p4921 bra 	BB5_4584;

	setp.gt.u32	%p4922, %r50212, -156174812;
	@%p4922 bra 	BB5_4583;

	setp.lt.u32	%p4923, %r50212, -156174812;
	@%p4923 bra 	BB5_4584;

	setp.gt.u32	%p4924, %r50213, 514588670;
	@%p4924 bra 	BB5_4583;

	setp.lt.u32	%p4925, %r50213, 514588670;
	@%p4925 bra 	BB5_4584;

	setp.gt.u32	%p4926, %r50214, -1319895041;
	@%p4926 bra 	BB5_4583;

	setp.lt.u32	%p4927, %r50214, -1319895041;
	@%p4927 bra 	BB5_4584;

	setp.gt.u32	%p4928, %r50215, -1174470657;
	@%p4928 bra 	BB5_4583;

	setp.lt.u32	%p4929, %r50215, -1174470657;
	setp.lt.u32	%p4930, %r50216, -21845;
	or.pred  	%p4931, %p4929, %p4930;
	@%p4931 bra 	BB5_4584;

BB5_4583:
	mov.u32 	%r35286, -21845;
	mov.u32 	%r35287, -1174470657;
	mov.u32 	%r35288, -1319895041;
	mov.u32 	%r35289, 514588670;
	mov.u32 	%r35290, -156174812;
	mov.u32 	%r35291, 1731252896;
	mov.u32 	%r35292, -209382721;
	mov.u32 	%r35293, 1685539716;
	mov.u32 	%r35294, 1129032919;
	mov.u32 	%r35295, 1260103606;
	mov.u32 	%r35296, 964683418;
	mov.u32 	%r35297, 436277738;
	// inline asm
	sub.cc.u32 %r50216, %r50216, %r35286;
subc.cc.u32 %r50215, %r50215, %r35287;
subc.cc.u32 %r50214, %r50214, %r35288;
subc.cc.u32 %r50213, %r50213, %r35289;
subc.cc.u32 %r50212, %r50212, %r35290;
subc.cc.u32 %r50211, %r50211, %r35291;
subc.cc.u32 %r50210, %r50210, %r35292;
subc.cc.u32 %r50209, %r50209, %r35293;
subc.cc.u32 %r50208, %r50208, %r35294;
subc.cc.u32 %r50207, %r50207, %r35295;
subc.cc.u32 %r50206, %r50206, %r35296;
subc.u32 %r50205, %r50205, %r35297;

	// inline asm

BB5_4584:
	// Callseq Start 203
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r51165;
	st.param.b32	[param0+4], %r51166;
	st.param.b32	[param0+8], %r51167;
	st.param.b32	[param0+12], %r51168;
	st.param.b32	[param0+16], %r51169;
	st.param.b32	[param0+20], %r51170;
	st.param.b32	[param0+24], %r51171;
	st.param.b32	[param0+28], %r51172;
	st.param.b32	[param0+32], %r51173;
	st.param.b32	[param0+36], %r51174;
	st.param.b32	[param0+40], %r51175;
	st.param.b32	[param0+44], %r51176;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r10675;
	st.param.b32	[param1+4], %r10676;
	st.param.b32	[param1+8], %r10677;
	st.param.b32	[param1+12], %r10678;
	st.param.b32	[param1+16], %r10679;
	st.param.b32	[param1+20], %r10680;
	st.param.b32	[param1+24], %r10681;
	st.param.b32	[param1+28], %r10682;
	st.param.b32	[param1+32], %r10683;
	st.param.b32	[param1+36], %r10684;
	st.param.b32	[param1+40], %r10685;
	st.param.b32	[param1+44], %r10686;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r10795, [retval0+0];
	ld.param.b32	%r10796, [retval0+4];
	ld.param.b32	%r10797, [retval0+8];
	ld.param.b32	%r10798, [retval0+12];
	ld.param.b32	%r10799, [retval0+16];
	ld.param.b32	%r10800, [retval0+20];
	ld.param.b32	%r10801, [retval0+24];
	ld.param.b32	%r10802, [retval0+28];
	ld.param.b32	%r10803, [retval0+32];
	ld.param.b32	%r10804, [retval0+36];
	ld.param.b32	%r10805, [retval0+40];
	ld.param.b32	%r10806, [retval0+44];
	
	//{
	}// Callseq End 203
	// Callseq Start 204
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r51177;
	st.param.b32	[param0+4], %r51178;
	st.param.b32	[param0+8], %r51179;
	st.param.b32	[param0+12], %r51180;
	st.param.b32	[param0+16], %r51181;
	st.param.b32	[param0+20], %r51182;
	st.param.b32	[param0+24], %r51183;
	st.param.b32	[param0+28], %r51184;
	st.param.b32	[param0+32], %r51185;
	st.param.b32	[param0+36], %r51186;
	st.param.b32	[param0+40], %r51187;
	st.param.b32	[param0+44], %r51188;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r50216;
	st.param.b32	[param1+4], %r50215;
	st.param.b32	[param1+8], %r50214;
	st.param.b32	[param1+12], %r50213;
	st.param.b32	[param1+16], %r50212;
	st.param.b32	[param1+20], %r50211;
	st.param.b32	[param1+24], %r50210;
	st.param.b32	[param1+28], %r50209;
	st.param.b32	[param1+32], %r50208;
	st.param.b32	[param1+36], %r50207;
	st.param.b32	[param1+40], %r50206;
	st.param.b32	[param1+44], %r50205;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r10831, [retval0+0];
	ld.param.b32	%r10832, [retval0+4];
	ld.param.b32	%r10833, [retval0+8];
	ld.param.b32	%r10834, [retval0+12];
	ld.param.b32	%r10835, [retval0+16];
	ld.param.b32	%r10836, [retval0+20];
	ld.param.b32	%r10837, [retval0+24];
	ld.param.b32	%r10838, [retval0+28];
	ld.param.b32	%r10839, [retval0+32];
	ld.param.b32	%r10840, [retval0+36];
	ld.param.b32	%r10841, [retval0+40];
	ld.param.b32	%r10842, [retval0+44];
	
	//{
	}// Callseq End 204
	mov.u32 	%r35313, %r10678;
	mov.u32 	%r35320, %r10685;
	mov.u32 	%r35315, %r10680;
	mov.u32 	%r35310, %r10675;
	mov.u32 	%r35317, %r10682;
	mov.u32 	%r35312, %r10677;
	mov.u32 	%r35319, %r10684;
	mov.u32 	%r35314, %r10679;
	mov.u32 	%r35321, %r10686;
	mov.u32 	%r35316, %r10681;
	mov.u32 	%r35311, %r10676;
	mov.u32 	%r35318, %r10683;
	// inline asm
	add.cc.u32 %r35310, %r35310, %r50216;
addc.cc.u32 %r35311, %r35311, %r50215;
addc.cc.u32 %r35312, %r35312, %r50214;
addc.cc.u32 %r35313, %r35313, %r50213;
addc.cc.u32 %r35314, %r35314, %r50212;
addc.cc.u32 %r35315, %r35315, %r50211;
addc.cc.u32 %r35316, %r35316, %r50210;
addc.cc.u32 %r35317, %r35317, %r50209;
addc.cc.u32 %r35318, %r35318, %r50208;
addc.cc.u32 %r35319, %r35319, %r50207;
addc.cc.u32 %r35320, %r35320, %r50206;
addc.u32 %r35321, %r35321, %r50205;

	// inline asm
	setp.gt.u32	%p4932, %r35321, 436277738;
	@%p4932 bra 	BB5_4606;

	setp.lt.u32	%p4933, %r35321, 436277738;
	@%p4933 bra 	BB5_4607;

	setp.gt.u32	%p4934, %r35320, 964683418;
	@%p4934 bra 	BB5_4606;

	setp.lt.u32	%p4935, %r35320, 964683418;
	@%p4935 bra 	BB5_4607;

	setp.gt.u32	%p4936, %r35319, 1260103606;
	@%p4936 bra 	BB5_4606;

	setp.lt.u32	%p4937, %r35319, 1260103606;
	@%p4937 bra 	BB5_4607;

	setp.gt.u32	%p4938, %r35318, 1129032919;
	@%p4938 bra 	BB5_4606;

	setp.lt.u32	%p4939, %r35318, 1129032919;
	@%p4939 bra 	BB5_4607;

	setp.gt.u32	%p4940, %r35317, 1685539716;
	@%p4940 bra 	BB5_4606;

	setp.lt.u32	%p4941, %r35317, 1685539716;
	@%p4941 bra 	BB5_4607;

	setp.gt.u32	%p4942, %r35316, -209382721;
	@%p4942 bra 	BB5_4606;

	setp.lt.u32	%p4943, %r35316, -209382721;
	@%p4943 bra 	BB5_4607;

	setp.gt.u32	%p4944, %r35315, 1731252896;
	@%p4944 bra 	BB5_4606;

	setp.lt.u32	%p4945, %r35315, 1731252896;
	@%p4945 bra 	BB5_4607;

	setp.gt.u32	%p4946, %r35314, -156174812;
	@%p4946 bra 	BB5_4606;

	setp.lt.u32	%p4947, %r35314, -156174812;
	@%p4947 bra 	BB5_4607;

	setp.gt.u32	%p4948, %r35313, 514588670;
	@%p4948 bra 	BB5_4606;

	setp.lt.u32	%p4949, %r35313, 514588670;
	@%p4949 bra 	BB5_4607;

	setp.gt.u32	%p4950, %r35312, -1319895041;
	@%p4950 bra 	BB5_4606;

	setp.lt.u32	%p4951, %r35312, -1319895041;
	@%p4951 bra 	BB5_4607;

	setp.gt.u32	%p4952, %r35311, -1174470657;
	@%p4952 bra 	BB5_4606;

	setp.lt.u32	%p4953, %r35311, -1174470657;
	setp.lt.u32	%p4954, %r35310, -21845;
	or.pred  	%p4955, %p4953, %p4954;
	@%p4955 bra 	BB5_4607;

BB5_4606:
	mov.u32 	%r35358, -21845;
	mov.u32 	%r35359, -1174470657;
	mov.u32 	%r35360, -1319895041;
	mov.u32 	%r35361, 514588670;
	mov.u32 	%r35362, -156174812;
	mov.u32 	%r35363, 1731252896;
	mov.u32 	%r35364, -209382721;
	mov.u32 	%r35365, 1685539716;
	mov.u32 	%r35366, 1129032919;
	mov.u32 	%r35367, 1260103606;
	mov.u32 	%r35368, 964683418;
	mov.u32 	%r35369, 436277738;
	// inline asm
	sub.cc.u32 %r35310, %r35310, %r35358;
subc.cc.u32 %r35311, %r35311, %r35359;
subc.cc.u32 %r35312, %r35312, %r35360;
subc.cc.u32 %r35313, %r35313, %r35361;
subc.cc.u32 %r35314, %r35314, %r35362;
subc.cc.u32 %r35315, %r35315, %r35363;
subc.cc.u32 %r35316, %r35316, %r35364;
subc.cc.u32 %r35317, %r35317, %r35365;
subc.cc.u32 %r35318, %r35318, %r35366;
subc.cc.u32 %r35319, %r35319, %r35367;
subc.cc.u32 %r35320, %r35320, %r35368;
subc.u32 %r35321, %r35321, %r35369;

	// inline asm

BB5_4607:
	mov.u32 	%r35386, %r51181;
	mov.u32 	%r35393, %r51188;
	mov.u32 	%r35388, %r51183;
	mov.u32 	%r35383, %r51178;
	mov.u32 	%r35390, %r51185;
	mov.u32 	%r35385, %r51180;
	mov.u32 	%r35392, %r51187;
	mov.u32 	%r35387, %r51182;
	mov.u32 	%r35382, %r51177;
	mov.u32 	%r35389, %r51184;
	mov.u32 	%r35384, %r51179;
	mov.u32 	%r35391, %r51186;
	// inline asm
	add.cc.u32 %r35382, %r35382, %r51165;
addc.cc.u32 %r35383, %r35383, %r51166;
addc.cc.u32 %r35384, %r35384, %r51167;
addc.cc.u32 %r35385, %r35385, %r51168;
addc.cc.u32 %r35386, %r35386, %r51169;
addc.cc.u32 %r35387, %r35387, %r51170;
addc.cc.u32 %r35388, %r35388, %r51171;
addc.cc.u32 %r35389, %r35389, %r51172;
addc.cc.u32 %r35390, %r35390, %r51173;
addc.cc.u32 %r35391, %r35391, %r51174;
addc.cc.u32 %r35392, %r35392, %r51175;
addc.u32 %r35393, %r35393, %r51176;

	// inline asm
	setp.gt.u32	%p4956, %r35393, 436277738;
	@%p4956 bra 	BB5_4629;

	setp.lt.u32	%p4957, %r35393, 436277738;
	@%p4957 bra 	BB5_4630;

	setp.gt.u32	%p4958, %r35392, 964683418;
	@%p4958 bra 	BB5_4629;

	setp.lt.u32	%p4959, %r35392, 964683418;
	@%p4959 bra 	BB5_4630;

	setp.gt.u32	%p4960, %r35391, 1260103606;
	@%p4960 bra 	BB5_4629;

	setp.lt.u32	%p4961, %r35391, 1260103606;
	@%p4961 bra 	BB5_4630;

	setp.gt.u32	%p4962, %r35390, 1129032919;
	@%p4962 bra 	BB5_4629;

	setp.lt.u32	%p4963, %r35390, 1129032919;
	@%p4963 bra 	BB5_4630;

	setp.gt.u32	%p4964, %r35389, 1685539716;
	@%p4964 bra 	BB5_4629;

	setp.lt.u32	%p4965, %r35389, 1685539716;
	@%p4965 bra 	BB5_4630;

	setp.gt.u32	%p4966, %r35388, -209382721;
	@%p4966 bra 	BB5_4629;

	setp.lt.u32	%p4967, %r35388, -209382721;
	@%p4967 bra 	BB5_4630;

	setp.gt.u32	%p4968, %r35387, 1731252896;
	@%p4968 bra 	BB5_4629;

	setp.lt.u32	%p4969, %r35387, 1731252896;
	@%p4969 bra 	BB5_4630;

	setp.gt.u32	%p4970, %r35386, -156174812;
	@%p4970 bra 	BB5_4629;

	setp.lt.u32	%p4971, %r35386, -156174812;
	@%p4971 bra 	BB5_4630;

	setp.gt.u32	%p4972, %r35385, 514588670;
	@%p4972 bra 	BB5_4629;

	setp.lt.u32	%p4973, %r35385, 514588670;
	@%p4973 bra 	BB5_4630;

	setp.gt.u32	%p4974, %r35384, -1319895041;
	@%p4974 bra 	BB5_4629;

	setp.lt.u32	%p4975, %r35384, -1319895041;
	@%p4975 bra 	BB5_4630;

	setp.gt.u32	%p4976, %r35383, -1174470657;
	@%p4976 bra 	BB5_4629;

	setp.lt.u32	%p4977, %r35383, -1174470657;
	setp.lt.u32	%p4978, %r35382, -21845;
	or.pred  	%p4979, %p4977, %p4978;
	@%p4979 bra 	BB5_4630;

BB5_4629:
	mov.u32 	%r35430, -21845;
	mov.u32 	%r35431, -1174470657;
	mov.u32 	%r35432, -1319895041;
	mov.u32 	%r35433, 514588670;
	mov.u32 	%r35434, -156174812;
	mov.u32 	%r35435, 1731252896;
	mov.u32 	%r35436, -209382721;
	mov.u32 	%r35437, 1685539716;
	mov.u32 	%r35438, 1129032919;
	mov.u32 	%r35439, 1260103606;
	mov.u32 	%r35440, 964683418;
	mov.u32 	%r35441, 436277738;
	// inline asm
	sub.cc.u32 %r35382, %r35382, %r35430;
subc.cc.u32 %r35383, %r35383, %r35431;
subc.cc.u32 %r35384, %r35384, %r35432;
subc.cc.u32 %r35385, %r35385, %r35433;
subc.cc.u32 %r35386, %r35386, %r35434;
subc.cc.u32 %r35387, %r35387, %r35435;
subc.cc.u32 %r35388, %r35388, %r35436;
subc.cc.u32 %r35389, %r35389, %r35437;
subc.cc.u32 %r35390, %r35390, %r35438;
subc.cc.u32 %r35391, %r35391, %r35439;
subc.cc.u32 %r35392, %r35392, %r35440;
subc.u32 %r35393, %r35393, %r35441;

	// inline asm

BB5_4630:
	// Callseq Start 205
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r35382;
	st.param.b32	[param0+4], %r35383;
	st.param.b32	[param0+8], %r35384;
	st.param.b32	[param0+12], %r35385;
	st.param.b32	[param0+16], %r35386;
	st.param.b32	[param0+20], %r35387;
	st.param.b32	[param0+24], %r35388;
	st.param.b32	[param0+28], %r35389;
	st.param.b32	[param0+32], %r35390;
	st.param.b32	[param0+36], %r35391;
	st.param.b32	[param0+40], %r35392;
	st.param.b32	[param0+44], %r35393;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r35310;
	st.param.b32	[param1+4], %r35311;
	st.param.b32	[param1+8], %r35312;
	st.param.b32	[param1+12], %r35313;
	st.param.b32	[param1+16], %r35314;
	st.param.b32	[param1+20], %r35315;
	st.param.b32	[param1+24], %r35316;
	st.param.b32	[param1+28], %r35317;
	st.param.b32	[param1+32], %r35318;
	st.param.b32	[param1+36], %r35319;
	st.param.b32	[param1+40], %r35320;
	st.param.b32	[param1+44], %r35321;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r35478, [retval0+0];
	ld.param.b32	%r35479, [retval0+4];
	ld.param.b32	%r35480, [retval0+8];
	ld.param.b32	%r35481, [retval0+12];
	ld.param.b32	%r35482, [retval0+16];
	ld.param.b32	%r35483, [retval0+20];
	ld.param.b32	%r35484, [retval0+24];
	ld.param.b32	%r35485, [retval0+28];
	ld.param.b32	%r35486, [retval0+32];
	ld.param.b32	%r35487, [retval0+36];
	ld.param.b32	%r35488, [retval0+40];
	ld.param.b32	%r35489, [retval0+44];
	
	//{
	}// Callseq End 205
	mov.u32 	%r50252, %r35478;
	mov.u32 	%r50245, %r35485;
	mov.u32 	%r50250, %r35480;
	mov.u32 	%r50243, %r35487;
	mov.u32 	%r50248, %r35482;
	mov.u32 	%r50241, %r35489;
	mov.u32 	%r50246, %r35484;
	mov.u32 	%r50251, %r35479;
	mov.u32 	%r50244, %r35486;
	mov.u32 	%r50249, %r35481;
	mov.u32 	%r50242, %r35488;
	mov.u32 	%r50247, %r35483;
	// inline asm
	sub.cc.u32 %r50252, %r50252, %r10795;
subc.cc.u32 %r50251, %r50251, %r10796;
subc.cc.u32 %r50250, %r50250, %r10797;
subc.cc.u32 %r50249, %r50249, %r10798;
subc.cc.u32 %r50248, %r50248, %r10799;
subc.cc.u32 %r50247, %r50247, %r10800;
subc.cc.u32 %r50246, %r50246, %r10801;
subc.cc.u32 %r50245, %r50245, %r10802;
subc.cc.u32 %r50244, %r50244, %r10803;
subc.cc.u32 %r50243, %r50243, %r10804;
subc.cc.u32 %r50242, %r50242, %r10805;
subc.u32 %r50241, %r50241, %r10806;

	// inline asm
	setp.gt.u32	%p4980, %r35489, %r10806;
	@%p4980 bra 	BB5_4653;

	setp.lt.u32	%p4981, %r35489, %r10806;
	@%p4981 bra 	BB5_4652;

	setp.gt.u32	%p4982, %r35488, %r10805;
	@%p4982 bra 	BB5_4653;

	setp.lt.u32	%p4983, %r35488, %r10805;
	@%p4983 bra 	BB5_4652;

	setp.gt.u32	%p4984, %r35487, %r10804;
	@%p4984 bra 	BB5_4653;

	setp.lt.u32	%p4985, %r35487, %r10804;
	@%p4985 bra 	BB5_4652;

	setp.gt.u32	%p4986, %r35486, %r10803;
	@%p4986 bra 	BB5_4653;

	setp.lt.u32	%p4987, %r35486, %r10803;
	@%p4987 bra 	BB5_4652;

	setp.gt.u32	%p4988, %r35485, %r10802;
	@%p4988 bra 	BB5_4653;

	setp.lt.u32	%p4989, %r35485, %r10802;
	@%p4989 bra 	BB5_4652;

	setp.gt.u32	%p4990, %r35484, %r10801;
	@%p4990 bra 	BB5_4653;

	setp.lt.u32	%p4991, %r35484, %r10801;
	@%p4991 bra 	BB5_4652;

	setp.gt.u32	%p4992, %r35483, %r10800;
	@%p4992 bra 	BB5_4653;

	setp.lt.u32	%p4993, %r35483, %r10800;
	@%p4993 bra 	BB5_4652;

	setp.gt.u32	%p4994, %r35482, %r10799;
	@%p4994 bra 	BB5_4653;

	setp.lt.u32	%p4995, %r35482, %r10799;
	@%p4995 bra 	BB5_4652;

	setp.gt.u32	%p4996, %r35481, %r10798;
	@%p4996 bra 	BB5_4653;

	setp.lt.u32	%p4997, %r35481, %r10798;
	@%p4997 bra 	BB5_4652;

	setp.gt.u32	%p4998, %r35480, %r10797;
	@%p4998 bra 	BB5_4653;

	setp.lt.u32	%p4999, %r35480, %r10797;
	@%p4999 bra 	BB5_4652;

	setp.gt.u32	%p5000, %r35479, %r10796;
	@%p5000 bra 	BB5_4653;

	setp.ge.u32	%p5001, %r35479, %r10796;
	setp.ge.u32	%p5002, %r35478, %r10795;
	and.pred  	%p5003, %p5001, %p5002;
	@%p5003 bra 	BB5_4653;

BB5_4652:
	mov.u32 	%r35502, -21845;
	mov.u32 	%r35503, -1174470657;
	mov.u32 	%r35504, -1319895041;
	mov.u32 	%r35505, 514588670;
	mov.u32 	%r35506, -156174812;
	mov.u32 	%r35507, 1731252896;
	mov.u32 	%r35508, -209382721;
	mov.u32 	%r35509, 1685539716;
	mov.u32 	%r35510, 1129032919;
	mov.u32 	%r35511, 1260103606;
	mov.u32 	%r35512, 964683418;
	mov.u32 	%r35513, 436277738;
	// inline asm
	add.cc.u32 %r50252, %r50252, %r35502;
addc.cc.u32 %r50251, %r50251, %r35503;
addc.cc.u32 %r50250, %r50250, %r35504;
addc.cc.u32 %r50249, %r50249, %r35505;
addc.cc.u32 %r50248, %r50248, %r35506;
addc.cc.u32 %r50247, %r50247, %r35507;
addc.cc.u32 %r50246, %r50246, %r35508;
addc.cc.u32 %r50245, %r50245, %r35509;
addc.cc.u32 %r50244, %r50244, %r35510;
addc.cc.u32 %r50243, %r50243, %r35511;
addc.cc.u32 %r50242, %r50242, %r35512;
addc.u32 %r50241, %r50241, %r35513;

	// inline asm

BB5_4653:
	mov.u32 	%r50262, %r50250;
	mov.u32 	%r50257, %r50245;
	mov.u32 	%r50264, %r50252;
	mov.u32 	%r50259, %r50247;
	mov.u32 	%r50254, %r50242;
	mov.u32 	%r50261, %r50249;
	mov.u32 	%r50256, %r50244;
	mov.u32 	%r50263, %r50251;
	mov.u32 	%r50258, %r50246;
	mov.u32 	%r50253, %r50241;
	mov.u32 	%r50260, %r50248;
	mov.u32 	%r50255, %r50243;
	// inline asm
	sub.cc.u32 %r50264, %r50264, %r10831;
subc.cc.u32 %r50263, %r50263, %r10832;
subc.cc.u32 %r50262, %r50262, %r10833;
subc.cc.u32 %r50261, %r50261, %r10834;
subc.cc.u32 %r50260, %r50260, %r10835;
subc.cc.u32 %r50259, %r50259, %r10836;
subc.cc.u32 %r50258, %r50258, %r10837;
subc.cc.u32 %r50257, %r50257, %r10838;
subc.cc.u32 %r50256, %r50256, %r10839;
subc.cc.u32 %r50255, %r50255, %r10840;
subc.cc.u32 %r50254, %r50254, %r10841;
subc.u32 %r50253, %r50253, %r10842;

	// inline asm
	setp.gt.u32	%p5004, %r50241, %r10842;
	@%p5004 bra 	BB5_4676;

	setp.lt.u32	%p5005, %r50241, %r10842;
	@%p5005 bra 	BB5_4675;

	setp.gt.u32	%p5006, %r50242, %r10841;
	@%p5006 bra 	BB5_4676;

	setp.lt.u32	%p5007, %r50242, %r10841;
	@%p5007 bra 	BB5_4675;

	setp.gt.u32	%p5008, %r50243, %r10840;
	@%p5008 bra 	BB5_4676;

	setp.lt.u32	%p5009, %r50243, %r10840;
	@%p5009 bra 	BB5_4675;

	setp.gt.u32	%p5010, %r50244, %r10839;
	@%p5010 bra 	BB5_4676;

	setp.lt.u32	%p5011, %r50244, %r10839;
	@%p5011 bra 	BB5_4675;

	setp.gt.u32	%p5012, %r50245, %r10838;
	@%p5012 bra 	BB5_4676;

	setp.lt.u32	%p5013, %r50245, %r10838;
	@%p5013 bra 	BB5_4675;

	setp.gt.u32	%p5014, %r50246, %r10837;
	@%p5014 bra 	BB5_4676;

	setp.lt.u32	%p5015, %r50246, %r10837;
	@%p5015 bra 	BB5_4675;

	setp.gt.u32	%p5016, %r50247, %r10836;
	@%p5016 bra 	BB5_4676;

	setp.lt.u32	%p5017, %r50247, %r10836;
	@%p5017 bra 	BB5_4675;

	setp.gt.u32	%p5018, %r50248, %r10835;
	@%p5018 bra 	BB5_4676;

	setp.lt.u32	%p5019, %r50248, %r10835;
	@%p5019 bra 	BB5_4675;

	setp.gt.u32	%p5020, %r50249, %r10834;
	@%p5020 bra 	BB5_4676;

	setp.lt.u32	%p5021, %r50249, %r10834;
	@%p5021 bra 	BB5_4675;

	setp.gt.u32	%p5022, %r50250, %r10833;
	@%p5022 bra 	BB5_4676;

	setp.lt.u32	%p5023, %r50250, %r10833;
	@%p5023 bra 	BB5_4675;

	setp.gt.u32	%p5024, %r50251, %r10832;
	@%p5024 bra 	BB5_4676;

	setp.ge.u32	%p5025, %r50251, %r10832;
	setp.ge.u32	%p5026, %r50252, %r10831;
	and.pred  	%p5027, %p5025, %p5026;
	@%p5027 bra 	BB5_4676;

BB5_4675:
	mov.u32 	%r35574, -21845;
	mov.u32 	%r35575, -1174470657;
	mov.u32 	%r35576, -1319895041;
	mov.u32 	%r35577, 514588670;
	mov.u32 	%r35578, -156174812;
	mov.u32 	%r35579, 1731252896;
	mov.u32 	%r35580, -209382721;
	mov.u32 	%r35581, 1685539716;
	mov.u32 	%r35582, 1129032919;
	mov.u32 	%r35583, 1260103606;
	mov.u32 	%r35584, 964683418;
	mov.u32 	%r35585, 436277738;
	// inline asm
	add.cc.u32 %r50264, %r50264, %r35574;
addc.cc.u32 %r50263, %r50263, %r35575;
addc.cc.u32 %r50262, %r50262, %r35576;
addc.cc.u32 %r50261, %r50261, %r35577;
addc.cc.u32 %r50260, %r50260, %r35578;
addc.cc.u32 %r50259, %r50259, %r35579;
addc.cc.u32 %r50258, %r50258, %r35580;
addc.cc.u32 %r50257, %r50257, %r35581;
addc.cc.u32 %r50256, %r50256, %r35582;
addc.cc.u32 %r50255, %r50255, %r35583;
addc.cc.u32 %r50254, %r50254, %r35584;
addc.u32 %r50253, %r50253, %r35585;

	// inline asm

BB5_4676:
	mov.u32 	%r50272, %r10799;
	mov.u32 	%r50265, %r10806;
	mov.u32 	%r50270, %r10801;
	mov.u32 	%r50275, %r10796;
	mov.u32 	%r50268, %r10803;
	mov.u32 	%r50273, %r10798;
	mov.u32 	%r50266, %r10805;
	mov.u32 	%r50271, %r10800;
	mov.u32 	%r50276, %r10795;
	mov.u32 	%r50269, %r10802;
	mov.u32 	%r50274, %r10797;
	mov.u32 	%r50267, %r10804;
	// inline asm
	sub.cc.u32 %r50276, %r50276, %r10831;
subc.cc.u32 %r50275, %r50275, %r10832;
subc.cc.u32 %r50274, %r50274, %r10833;
subc.cc.u32 %r50273, %r50273, %r10834;
subc.cc.u32 %r50272, %r50272, %r10835;
subc.cc.u32 %r50271, %r50271, %r10836;
subc.cc.u32 %r50270, %r50270, %r10837;
subc.cc.u32 %r50269, %r50269, %r10838;
subc.cc.u32 %r50268, %r50268, %r10839;
subc.cc.u32 %r50267, %r50267, %r10840;
subc.cc.u32 %r50266, %r50266, %r10841;
subc.u32 %r50265, %r50265, %r10842;

	// inline asm
	setp.gt.u32	%p5028, %r10806, %r10842;
	@%p5028 bra 	BB5_4699;

	setp.lt.u32	%p5029, %r10806, %r10842;
	@%p5029 bra 	BB5_4698;

	setp.gt.u32	%p5030, %r10805, %r10841;
	@%p5030 bra 	BB5_4699;

	setp.lt.u32	%p5031, %r10805, %r10841;
	@%p5031 bra 	BB5_4698;

	setp.gt.u32	%p5032, %r10804, %r10840;
	@%p5032 bra 	BB5_4699;

	setp.lt.u32	%p5033, %r10804, %r10840;
	@%p5033 bra 	BB5_4698;

	setp.gt.u32	%p5034, %r10803, %r10839;
	@%p5034 bra 	BB5_4699;

	setp.lt.u32	%p5035, %r10803, %r10839;
	@%p5035 bra 	BB5_4698;

	setp.gt.u32	%p5036, %r10802, %r10838;
	@%p5036 bra 	BB5_4699;

	setp.lt.u32	%p5037, %r10802, %r10838;
	@%p5037 bra 	BB5_4698;

	setp.gt.u32	%p5038, %r10801, %r10837;
	@%p5038 bra 	BB5_4699;

	setp.lt.u32	%p5039, %r10801, %r10837;
	@%p5039 bra 	BB5_4698;

	setp.gt.u32	%p5040, %r10800, %r10836;
	@%p5040 bra 	BB5_4699;

	setp.lt.u32	%p5041, %r10800, %r10836;
	@%p5041 bra 	BB5_4698;

	setp.gt.u32	%p5042, %r10799, %r10835;
	@%p5042 bra 	BB5_4699;

	setp.lt.u32	%p5043, %r10799, %r10835;
	@%p5043 bra 	BB5_4698;

	setp.gt.u32	%p5044, %r10798, %r10834;
	@%p5044 bra 	BB5_4699;

	setp.lt.u32	%p5045, %r10798, %r10834;
	@%p5045 bra 	BB5_4698;

	setp.gt.u32	%p5046, %r10797, %r10833;
	@%p5046 bra 	BB5_4699;

	setp.lt.u32	%p5047, %r10797, %r10833;
	@%p5047 bra 	BB5_4698;

	setp.gt.u32	%p5048, %r10796, %r10832;
	@%p5048 bra 	BB5_4699;

	setp.ge.u32	%p5049, %r10796, %r10832;
	setp.ge.u32	%p5050, %r10795, %r10831;
	and.pred  	%p5051, %p5049, %p5050;
	@%p5051 bra 	BB5_4699;

BB5_4698:
	mov.u32 	%r35646, -21845;
	mov.u32 	%r35647, -1174470657;
	mov.u32 	%r35648, -1319895041;
	mov.u32 	%r35649, 514588670;
	mov.u32 	%r35650, -156174812;
	mov.u32 	%r35651, 1731252896;
	mov.u32 	%r35652, -209382721;
	mov.u32 	%r35653, 1685539716;
	mov.u32 	%r35654, 1129032919;
	mov.u32 	%r35655, 1260103606;
	mov.u32 	%r35656, 964683418;
	mov.u32 	%r35657, 436277738;
	// inline asm
	add.cc.u32 %r50276, %r50276, %r35646;
addc.cc.u32 %r50275, %r50275, %r35647;
addc.cc.u32 %r50274, %r50274, %r35648;
addc.cc.u32 %r50273, %r50273, %r35649;
addc.cc.u32 %r50272, %r50272, %r35650;
addc.cc.u32 %r50271, %r50271, %r35651;
addc.cc.u32 %r50270, %r50270, %r35652;
addc.cc.u32 %r50269, %r50269, %r35653;
addc.cc.u32 %r50268, %r50268, %r35654;
addc.cc.u32 %r50267, %r50267, %r35655;
addc.cc.u32 %r50266, %r50266, %r35656;
addc.u32 %r50265, %r50265, %r35657;

	// inline asm

BB5_4699:
	// Callseq Start 206
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r10291;
	st.param.b32	[param0+4], %r10292;
	st.param.b32	[param0+8], %r10293;
	st.param.b32	[param0+12], %r10294;
	st.param.b32	[param0+16], %r10295;
	st.param.b32	[param0+20], %r10296;
	st.param.b32	[param0+24], %r10297;
	st.param.b32	[param0+28], %r10298;
	st.param.b32	[param0+32], %r10299;
	st.param.b32	[param0+36], %r10300;
	st.param.b32	[param0+40], %r10301;
	st.param.b32	[param0+44], %r10302;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r10483;
	st.param.b32	[param1+4], %r10484;
	st.param.b32	[param1+8], %r10485;
	st.param.b32	[param1+12], %r10486;
	st.param.b32	[param1+16], %r10487;
	st.param.b32	[param1+20], %r10488;
	st.param.b32	[param1+24], %r10489;
	st.param.b32	[param1+28], %r10490;
	st.param.b32	[param1+32], %r10491;
	st.param.b32	[param1+36], %r10492;
	st.param.b32	[param1+40], %r10493;
	st.param.b32	[param1+44], %r10494;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r11083, [retval0+0];
	ld.param.b32	%r11084, [retval0+4];
	ld.param.b32	%r11085, [retval0+8];
	ld.param.b32	%r11086, [retval0+12];
	ld.param.b32	%r11087, [retval0+16];
	ld.param.b32	%r11088, [retval0+20];
	ld.param.b32	%r11089, [retval0+24];
	ld.param.b32	%r11090, [retval0+28];
	ld.param.b32	%r11091, [retval0+32];
	ld.param.b32	%r11092, [retval0+36];
	ld.param.b32	%r11093, [retval0+40];
	ld.param.b32	%r11094, [retval0+44];
	
	//{
	}// Callseq End 206
	// Callseq Start 207
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r35742;
	st.param.b32	[param0+4], %r35743;
	st.param.b32	[param0+8], %r35744;
	st.param.b32	[param0+12], %r35745;
	st.param.b32	[param0+16], %r35746;
	st.param.b32	[param0+20], %r35747;
	st.param.b32	[param0+24], %r35748;
	st.param.b32	[param0+28], %r35749;
	st.param.b32	[param0+32], %r35750;
	st.param.b32	[param0+36], %r35751;
	st.param.b32	[param0+40], %r35752;
	st.param.b32	[param0+44], %r35753;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r50180;
	st.param.b32	[param1+4], %r50179;
	st.param.b32	[param1+8], %r50178;
	st.param.b32	[param1+12], %r50177;
	st.param.b32	[param1+16], %r50176;
	st.param.b32	[param1+20], %r50175;
	st.param.b32	[param1+24], %r50174;
	st.param.b32	[param1+28], %r50173;
	st.param.b32	[param1+32], %r50172;
	st.param.b32	[param1+36], %r50171;
	st.param.b32	[param1+40], %r50170;
	st.param.b32	[param1+44], %r50169;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r11107, [retval0+0];
	ld.param.b32	%r11108, [retval0+4];
	ld.param.b32	%r11109, [retval0+8];
	ld.param.b32	%r11110, [retval0+12];
	ld.param.b32	%r11111, [retval0+16];
	ld.param.b32	%r11112, [retval0+20];
	ld.param.b32	%r11113, [retval0+24];
	ld.param.b32	%r11114, [retval0+28];
	ld.param.b32	%r11115, [retval0+32];
	ld.param.b32	%r11116, [retval0+36];
	ld.param.b32	%r11117, [retval0+40];
	ld.param.b32	%r11118, [retval0+44];
	
	//{
	}// Callseq End 207
	mov.u32 	%r35673, %r10486;
	mov.u32 	%r35680, %r10493;
	mov.u32 	%r35675, %r10488;
	mov.u32 	%r35670, %r10483;
	mov.u32 	%r35677, %r10490;
	mov.u32 	%r35672, %r10485;
	mov.u32 	%r35679, %r10492;
	mov.u32 	%r35674, %r10487;
	mov.u32 	%r35681, %r10494;
	mov.u32 	%r35676, %r10489;
	mov.u32 	%r35671, %r10484;
	mov.u32 	%r35678, %r10491;
	// inline asm
	add.cc.u32 %r35670, %r35670, %r50180;
addc.cc.u32 %r35671, %r35671, %r50179;
addc.cc.u32 %r35672, %r35672, %r50178;
addc.cc.u32 %r35673, %r35673, %r50177;
addc.cc.u32 %r35674, %r35674, %r50176;
addc.cc.u32 %r35675, %r35675, %r50175;
addc.cc.u32 %r35676, %r35676, %r50174;
addc.cc.u32 %r35677, %r35677, %r50173;
addc.cc.u32 %r35678, %r35678, %r50172;
addc.cc.u32 %r35679, %r35679, %r50171;
addc.cc.u32 %r35680, %r35680, %r50170;
addc.u32 %r35681, %r35681, %r50169;

	// inline asm
	setp.gt.u32	%p5052, %r35681, 436277738;
	@%p5052 bra 	BB5_4721;

	setp.lt.u32	%p5053, %r35681, 436277738;
	@%p5053 bra 	BB5_4722;

	setp.gt.u32	%p5054, %r35680, 964683418;
	@%p5054 bra 	BB5_4721;

	setp.lt.u32	%p5055, %r35680, 964683418;
	@%p5055 bra 	BB5_4722;

	setp.gt.u32	%p5056, %r35679, 1260103606;
	@%p5056 bra 	BB5_4721;

	setp.lt.u32	%p5057, %r35679, 1260103606;
	@%p5057 bra 	BB5_4722;

	setp.gt.u32	%p5058, %r35678, 1129032919;
	@%p5058 bra 	BB5_4721;

	setp.lt.u32	%p5059, %r35678, 1129032919;
	@%p5059 bra 	BB5_4722;

	setp.gt.u32	%p5060, %r35677, 1685539716;
	@%p5060 bra 	BB5_4721;

	setp.lt.u32	%p5061, %r35677, 1685539716;
	@%p5061 bra 	BB5_4722;

	setp.gt.u32	%p5062, %r35676, -209382721;
	@%p5062 bra 	BB5_4721;

	setp.lt.u32	%p5063, %r35676, -209382721;
	@%p5063 bra 	BB5_4722;

	setp.gt.u32	%p5064, %r35675, 1731252896;
	@%p5064 bra 	BB5_4721;

	setp.lt.u32	%p5065, %r35675, 1731252896;
	@%p5065 bra 	BB5_4722;

	setp.gt.u32	%p5066, %r35674, -156174812;
	@%p5066 bra 	BB5_4721;

	setp.lt.u32	%p5067, %r35674, -156174812;
	@%p5067 bra 	BB5_4722;

	setp.gt.u32	%p5068, %r35673, 514588670;
	@%p5068 bra 	BB5_4721;

	setp.lt.u32	%p5069, %r35673, 514588670;
	@%p5069 bra 	BB5_4722;

	setp.gt.u32	%p5070, %r35672, -1319895041;
	@%p5070 bra 	BB5_4721;

	setp.lt.u32	%p5071, %r35672, -1319895041;
	@%p5071 bra 	BB5_4722;

	setp.gt.u32	%p5072, %r35671, -1174470657;
	@%p5072 bra 	BB5_4721;

	setp.lt.u32	%p5073, %r35671, -1174470657;
	setp.lt.u32	%p5074, %r35670, -21845;
	or.pred  	%p5075, %p5073, %p5074;
	@%p5075 bra 	BB5_4722;

BB5_4721:
	mov.u32 	%r35718, -21845;
	mov.u32 	%r35719, -1174470657;
	mov.u32 	%r35720, -1319895041;
	mov.u32 	%r35721, 514588670;
	mov.u32 	%r35722, -156174812;
	mov.u32 	%r35723, 1731252896;
	mov.u32 	%r35724, -209382721;
	mov.u32 	%r35725, 1685539716;
	mov.u32 	%r35726, 1129032919;
	mov.u32 	%r35727, 1260103606;
	mov.u32 	%r35728, 964683418;
	mov.u32 	%r35729, 436277738;
	// inline asm
	sub.cc.u32 %r35670, %r35670, %r35718;
subc.cc.u32 %r35671, %r35671, %r35719;
subc.cc.u32 %r35672, %r35672, %r35720;
subc.cc.u32 %r35673, %r35673, %r35721;
subc.cc.u32 %r35674, %r35674, %r35722;
subc.cc.u32 %r35675, %r35675, %r35723;
subc.cc.u32 %r35676, %r35676, %r35724;
subc.cc.u32 %r35677, %r35677, %r35725;
subc.cc.u32 %r35678, %r35678, %r35726;
subc.cc.u32 %r35679, %r35679, %r35727;
subc.cc.u32 %r35680, %r35680, %r35728;
subc.u32 %r35681, %r35681, %r35729;

	// inline asm

BB5_4722:
	// inline asm
	add.cc.u32 %r35742, %r35742, %r10291;
addc.cc.u32 %r35743, %r35743, %r10292;
addc.cc.u32 %r35744, %r35744, %r10293;
addc.cc.u32 %r35745, %r35745, %r10294;
addc.cc.u32 %r35746, %r35746, %r10295;
addc.cc.u32 %r35747, %r35747, %r10296;
addc.cc.u32 %r35748, %r35748, %r10297;
addc.cc.u32 %r35749, %r35749, %r10298;
addc.cc.u32 %r35750, %r35750, %r10299;
addc.cc.u32 %r35751, %r35751, %r10300;
addc.cc.u32 %r35752, %r35752, %r10301;
addc.u32 %r35753, %r35753, %r10302;

	// inline asm
	setp.gt.u32	%p5076, %r35753, 436277738;
	@%p5076 bra 	BB5_4744;

	setp.lt.u32	%p5077, %r35753, 436277738;
	@%p5077 bra 	BB5_4745;

	setp.gt.u32	%p5078, %r35752, 964683418;
	@%p5078 bra 	BB5_4744;

	setp.lt.u32	%p5079, %r35752, 964683418;
	@%p5079 bra 	BB5_4745;

	setp.gt.u32	%p5080, %r35751, 1260103606;
	@%p5080 bra 	BB5_4744;

	setp.lt.u32	%p5081, %r35751, 1260103606;
	@%p5081 bra 	BB5_4745;

	setp.gt.u32	%p5082, %r35750, 1129032919;
	@%p5082 bra 	BB5_4744;

	setp.lt.u32	%p5083, %r35750, 1129032919;
	@%p5083 bra 	BB5_4745;

	setp.gt.u32	%p5084, %r35749, 1685539716;
	@%p5084 bra 	BB5_4744;

	setp.lt.u32	%p5085, %r35749, 1685539716;
	@%p5085 bra 	BB5_4745;

	setp.gt.u32	%p5086, %r35748, -209382721;
	@%p5086 bra 	BB5_4744;

	setp.lt.u32	%p5087, %r35748, -209382721;
	@%p5087 bra 	BB5_4745;

	setp.gt.u32	%p5088, %r35747, 1731252896;
	@%p5088 bra 	BB5_4744;

	setp.lt.u32	%p5089, %r35747, 1731252896;
	@%p5089 bra 	BB5_4745;

	setp.gt.u32	%p5090, %r35746, -156174812;
	@%p5090 bra 	BB5_4744;

	setp.lt.u32	%p5091, %r35746, -156174812;
	@%p5091 bra 	BB5_4745;

	setp.gt.u32	%p5092, %r35745, 514588670;
	@%p5092 bra 	BB5_4744;

	setp.lt.u32	%p5093, %r35745, 514588670;
	@%p5093 bra 	BB5_4745;

	setp.gt.u32	%p5094, %r35744, -1319895041;
	@%p5094 bra 	BB5_4744;

	setp.lt.u32	%p5095, %r35744, -1319895041;
	@%p5095 bra 	BB5_4745;

	setp.gt.u32	%p5096, %r35743, -1174470657;
	@%p5096 bra 	BB5_4744;

	setp.lt.u32	%p5097, %r35743, -1174470657;
	setp.lt.u32	%p5098, %r35742, -21845;
	or.pred  	%p5099, %p5097, %p5098;
	@%p5099 bra 	BB5_4745;

BB5_4744:
	mov.u32 	%r35790, -21845;
	mov.u32 	%r35791, -1174470657;
	mov.u32 	%r35792, -1319895041;
	mov.u32 	%r35793, 514588670;
	mov.u32 	%r35794, -156174812;
	mov.u32 	%r35795, 1731252896;
	mov.u32 	%r35796, -209382721;
	mov.u32 	%r35797, 1685539716;
	mov.u32 	%r35798, 1129032919;
	mov.u32 	%r35799, 1260103606;
	mov.u32 	%r35800, 964683418;
	mov.u32 	%r35801, 436277738;
	// inline asm
	sub.cc.u32 %r35742, %r35742, %r35790;
subc.cc.u32 %r35743, %r35743, %r35791;
subc.cc.u32 %r35744, %r35744, %r35792;
subc.cc.u32 %r35745, %r35745, %r35793;
subc.cc.u32 %r35746, %r35746, %r35794;
subc.cc.u32 %r35747, %r35747, %r35795;
subc.cc.u32 %r35748, %r35748, %r35796;
subc.cc.u32 %r35749, %r35749, %r35797;
subc.cc.u32 %r35750, %r35750, %r35798;
subc.cc.u32 %r35751, %r35751, %r35799;
subc.cc.u32 %r35752, %r35752, %r35800;
subc.u32 %r35753, %r35753, %r35801;

	// inline asm

BB5_4745:
	// Callseq Start 208
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r35742;
	st.param.b32	[param0+4], %r35743;
	st.param.b32	[param0+8], %r35744;
	st.param.b32	[param0+12], %r35745;
	st.param.b32	[param0+16], %r35746;
	st.param.b32	[param0+20], %r35747;
	st.param.b32	[param0+24], %r35748;
	st.param.b32	[param0+28], %r35749;
	st.param.b32	[param0+32], %r35750;
	st.param.b32	[param0+36], %r35751;
	st.param.b32	[param0+40], %r35752;
	st.param.b32	[param0+44], %r35753;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r35670;
	st.param.b32	[param1+4], %r35671;
	st.param.b32	[param1+8], %r35672;
	st.param.b32	[param1+12], %r35673;
	st.param.b32	[param1+16], %r35674;
	st.param.b32	[param1+20], %r35675;
	st.param.b32	[param1+24], %r35676;
	st.param.b32	[param1+28], %r35677;
	st.param.b32	[param1+32], %r35678;
	st.param.b32	[param1+36], %r35679;
	st.param.b32	[param1+40], %r35680;
	st.param.b32	[param1+44], %r35681;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r35838, [retval0+0];
	ld.param.b32	%r35839, [retval0+4];
	ld.param.b32	%r35840, [retval0+8];
	ld.param.b32	%r35841, [retval0+12];
	ld.param.b32	%r35842, [retval0+16];
	ld.param.b32	%r35843, [retval0+20];
	ld.param.b32	%r35844, [retval0+24];
	ld.param.b32	%r35845, [retval0+28];
	ld.param.b32	%r35846, [retval0+32];
	ld.param.b32	%r35847, [retval0+36];
	ld.param.b32	%r35848, [retval0+40];
	ld.param.b32	%r35849, [retval0+44];
	
	//{
	}// Callseq End 208
	mov.u32 	%r50306, %r35844;
	mov.u32 	%r50311, %r35839;
	mov.u32 	%r50304, %r35846;
	mov.u32 	%r50309, %r35841;
	mov.u32 	%r50302, %r35848;
	mov.u32 	%r50307, %r35843;
	mov.u32 	%r50312, %r35838;
	mov.u32 	%r50305, %r35845;
	mov.u32 	%r50310, %r35840;
	mov.u32 	%r50303, %r35847;
	mov.u32 	%r50308, %r35842;
	mov.u32 	%r50301, %r35849;
	// inline asm
	sub.cc.u32 %r50312, %r50312, %r11083;
subc.cc.u32 %r50311, %r50311, %r11084;
subc.cc.u32 %r50310, %r50310, %r11085;
subc.cc.u32 %r50309, %r50309, %r11086;
subc.cc.u32 %r50308, %r50308, %r11087;
subc.cc.u32 %r50307, %r50307, %r11088;
subc.cc.u32 %r50306, %r50306, %r11089;
subc.cc.u32 %r50305, %r50305, %r11090;
subc.cc.u32 %r50304, %r50304, %r11091;
subc.cc.u32 %r50303, %r50303, %r11092;
subc.cc.u32 %r50302, %r50302, %r11093;
subc.u32 %r50301, %r50301, %r11094;

	// inline asm
	setp.gt.u32	%p5100, %r35849, %r11094;
	@%p5100 bra 	BB5_4768;

	setp.lt.u32	%p5101, %r35849, %r11094;
	@%p5101 bra 	BB5_4767;

	setp.gt.u32	%p5102, %r35848, %r11093;
	@%p5102 bra 	BB5_4768;

	setp.lt.u32	%p5103, %r35848, %r11093;
	@%p5103 bra 	BB5_4767;

	setp.gt.u32	%p5104, %r35847, %r11092;
	@%p5104 bra 	BB5_4768;

	setp.lt.u32	%p5105, %r35847, %r11092;
	@%p5105 bra 	BB5_4767;

	setp.gt.u32	%p5106, %r35846, %r11091;
	@%p5106 bra 	BB5_4768;

	setp.lt.u32	%p5107, %r35846, %r11091;
	@%p5107 bra 	BB5_4767;

	setp.gt.u32	%p5108, %r35845, %r11090;
	@%p5108 bra 	BB5_4768;

	setp.lt.u32	%p5109, %r35845, %r11090;
	@%p5109 bra 	BB5_4767;

	setp.gt.u32	%p5110, %r35844, %r11089;
	@%p5110 bra 	BB5_4768;

	setp.lt.u32	%p5111, %r35844, %r11089;
	@%p5111 bra 	BB5_4767;

	setp.gt.u32	%p5112, %r35843, %r11088;
	@%p5112 bra 	BB5_4768;

	setp.lt.u32	%p5113, %r35843, %r11088;
	@%p5113 bra 	BB5_4767;

	setp.gt.u32	%p5114, %r35842, %r11087;
	@%p5114 bra 	BB5_4768;

	setp.lt.u32	%p5115, %r35842, %r11087;
	@%p5115 bra 	BB5_4767;

	setp.gt.u32	%p5116, %r35841, %r11086;
	@%p5116 bra 	BB5_4768;

	setp.lt.u32	%p5117, %r35841, %r11086;
	@%p5117 bra 	BB5_4767;

	setp.gt.u32	%p5118, %r35840, %r11085;
	@%p5118 bra 	BB5_4768;

	setp.lt.u32	%p5119, %r35840, %r11085;
	@%p5119 bra 	BB5_4767;

	setp.gt.u32	%p5120, %r35839, %r11084;
	@%p5120 bra 	BB5_4768;

	setp.ge.u32	%p5121, %r35839, %r11084;
	setp.ge.u32	%p5122, %r35838, %r11083;
	and.pred  	%p5123, %p5121, %p5122;
	@%p5123 bra 	BB5_4768;

BB5_4767:
	mov.u32 	%r35862, -21845;
	mov.u32 	%r35863, -1174470657;
	mov.u32 	%r35864, -1319895041;
	mov.u32 	%r35865, 514588670;
	mov.u32 	%r35866, -156174812;
	mov.u32 	%r35867, 1731252896;
	mov.u32 	%r35868, -209382721;
	mov.u32 	%r35869, 1685539716;
	mov.u32 	%r35870, 1129032919;
	mov.u32 	%r35871, 1260103606;
	mov.u32 	%r35872, 964683418;
	mov.u32 	%r35873, 436277738;
	// inline asm
	add.cc.u32 %r50312, %r50312, %r35862;
addc.cc.u32 %r50311, %r50311, %r35863;
addc.cc.u32 %r50310, %r50310, %r35864;
addc.cc.u32 %r50309, %r50309, %r35865;
addc.cc.u32 %r50308, %r50308, %r35866;
addc.cc.u32 %r50307, %r50307, %r35867;
addc.cc.u32 %r50306, %r50306, %r35868;
addc.cc.u32 %r50305, %r50305, %r35869;
addc.cc.u32 %r50304, %r50304, %r35870;
addc.cc.u32 %r50303, %r50303, %r35871;
addc.cc.u32 %r50302, %r50302, %r35872;
addc.u32 %r50301, %r50301, %r35873;

	// inline asm

BB5_4768:
	mov.u32 	%r50323, %r50311;
	mov.u32 	%r50318, %r50306;
	mov.u32 	%r50313, %r50301;
	mov.u32 	%r50320, %r50308;
	mov.u32 	%r50315, %r50303;
	mov.u32 	%r50322, %r50310;
	mov.u32 	%r50317, %r50305;
	mov.u32 	%r50324, %r50312;
	mov.u32 	%r50319, %r50307;
	mov.u32 	%r50314, %r50302;
	mov.u32 	%r50321, %r50309;
	mov.u32 	%r50316, %r50304;
	// inline asm
	sub.cc.u32 %r50324, %r50324, %r11107;
subc.cc.u32 %r50323, %r50323, %r11108;
subc.cc.u32 %r50322, %r50322, %r11109;
subc.cc.u32 %r50321, %r50321, %r11110;
subc.cc.u32 %r50320, %r50320, %r11111;
subc.cc.u32 %r50319, %r50319, %r11112;
subc.cc.u32 %r50318, %r50318, %r11113;
subc.cc.u32 %r50317, %r50317, %r11114;
subc.cc.u32 %r50316, %r50316, %r11115;
subc.cc.u32 %r50315, %r50315, %r11116;
subc.cc.u32 %r50314, %r50314, %r11117;
subc.u32 %r50313, %r50313, %r11118;

	// inline asm
	setp.gt.u32	%p5124, %r50301, %r11118;
	@%p5124 bra 	BB5_4791;

	setp.lt.u32	%p5125, %r50301, %r11118;
	@%p5125 bra 	BB5_4790;

	setp.gt.u32	%p5126, %r50302, %r11117;
	@%p5126 bra 	BB5_4791;

	setp.lt.u32	%p5127, %r50302, %r11117;
	@%p5127 bra 	BB5_4790;

	setp.gt.u32	%p5128, %r50303, %r11116;
	@%p5128 bra 	BB5_4791;

	setp.lt.u32	%p5129, %r50303, %r11116;
	@%p5129 bra 	BB5_4790;

	setp.gt.u32	%p5130, %r50304, %r11115;
	@%p5130 bra 	BB5_4791;

	setp.lt.u32	%p5131, %r50304, %r11115;
	@%p5131 bra 	BB5_4790;

	setp.gt.u32	%p5132, %r50305, %r11114;
	@%p5132 bra 	BB5_4791;

	setp.lt.u32	%p5133, %r50305, %r11114;
	@%p5133 bra 	BB5_4790;

	setp.gt.u32	%p5134, %r50306, %r11113;
	@%p5134 bra 	BB5_4791;

	setp.lt.u32	%p5135, %r50306, %r11113;
	@%p5135 bra 	BB5_4790;

	setp.gt.u32	%p5136, %r50307, %r11112;
	@%p5136 bra 	BB5_4791;

	setp.lt.u32	%p5137, %r50307, %r11112;
	@%p5137 bra 	BB5_4790;

	setp.gt.u32	%p5138, %r50308, %r11111;
	@%p5138 bra 	BB5_4791;

	setp.lt.u32	%p5139, %r50308, %r11111;
	@%p5139 bra 	BB5_4790;

	setp.gt.u32	%p5140, %r50309, %r11110;
	@%p5140 bra 	BB5_4791;

	setp.lt.u32	%p5141, %r50309, %r11110;
	@%p5141 bra 	BB5_4790;

	setp.gt.u32	%p5142, %r50310, %r11109;
	@%p5142 bra 	BB5_4791;

	setp.lt.u32	%p5143, %r50310, %r11109;
	@%p5143 bra 	BB5_4790;

	setp.gt.u32	%p5144, %r50311, %r11108;
	@%p5144 bra 	BB5_4791;

	setp.ge.u32	%p5145, %r50311, %r11108;
	setp.ge.u32	%p5146, %r50312, %r11107;
	and.pred  	%p5147, %p5145, %p5146;
	@%p5147 bra 	BB5_4791;

BB5_4790:
	mov.u32 	%r35934, -21845;
	mov.u32 	%r35935, -1174470657;
	mov.u32 	%r35936, -1319895041;
	mov.u32 	%r35937, 514588670;
	mov.u32 	%r35938, -156174812;
	mov.u32 	%r35939, 1731252896;
	mov.u32 	%r35940, -209382721;
	mov.u32 	%r35941, 1685539716;
	mov.u32 	%r35942, 1129032919;
	mov.u32 	%r35943, 1260103606;
	mov.u32 	%r35944, 964683418;
	mov.u32 	%r35945, 436277738;
	// inline asm
	add.cc.u32 %r50324, %r50324, %r35934;
addc.cc.u32 %r50323, %r50323, %r35935;
addc.cc.u32 %r50322, %r50322, %r35936;
addc.cc.u32 %r50321, %r50321, %r35937;
addc.cc.u32 %r50320, %r50320, %r35938;
addc.cc.u32 %r50319, %r50319, %r35939;
addc.cc.u32 %r50318, %r50318, %r35940;
addc.cc.u32 %r50317, %r50317, %r35941;
addc.cc.u32 %r50316, %r50316, %r35942;
addc.cc.u32 %r50315, %r50315, %r35943;
addc.cc.u32 %r50314, %r50314, %r35944;
addc.u32 %r50313, %r50313, %r35945;

	// inline asm

BB5_4791:
	mov.u32 	%r50326, %r11093;
	mov.u32 	%r50331, %r11088;
	mov.u32 	%r50336, %r11083;
	mov.u32 	%r50329, %r11090;
	mov.u32 	%r50334, %r11085;
	mov.u32 	%r50327, %r11092;
	mov.u32 	%r50332, %r11087;
	mov.u32 	%r50325, %r11094;
	mov.u32 	%r50330, %r11089;
	mov.u32 	%r50335, %r11084;
	mov.u32 	%r50328, %r11091;
	mov.u32 	%r50333, %r11086;
	// inline asm
	sub.cc.u32 %r50336, %r50336, %r11107;
subc.cc.u32 %r50335, %r50335, %r11108;
subc.cc.u32 %r50334, %r50334, %r11109;
subc.cc.u32 %r50333, %r50333, %r11110;
subc.cc.u32 %r50332, %r50332, %r11111;
subc.cc.u32 %r50331, %r50331, %r11112;
subc.cc.u32 %r50330, %r50330, %r11113;
subc.cc.u32 %r50329, %r50329, %r11114;
subc.cc.u32 %r50328, %r50328, %r11115;
subc.cc.u32 %r50327, %r50327, %r11116;
subc.cc.u32 %r50326, %r50326, %r11117;
subc.u32 %r50325, %r50325, %r11118;

	// inline asm
	setp.gt.u32	%p5148, %r11094, %r11118;
	@%p5148 bra 	BB5_4814;

	setp.lt.u32	%p5149, %r11094, %r11118;
	@%p5149 bra 	BB5_4813;

	setp.gt.u32	%p5150, %r11093, %r11117;
	@%p5150 bra 	BB5_4814;

	setp.lt.u32	%p5151, %r11093, %r11117;
	@%p5151 bra 	BB5_4813;

	setp.gt.u32	%p5152, %r11092, %r11116;
	@%p5152 bra 	BB5_4814;

	setp.lt.u32	%p5153, %r11092, %r11116;
	@%p5153 bra 	BB5_4813;

	setp.gt.u32	%p5154, %r11091, %r11115;
	@%p5154 bra 	BB5_4814;

	setp.lt.u32	%p5155, %r11091, %r11115;
	@%p5155 bra 	BB5_4813;

	setp.gt.u32	%p5156, %r11090, %r11114;
	@%p5156 bra 	BB5_4814;

	setp.lt.u32	%p5157, %r11090, %r11114;
	@%p5157 bra 	BB5_4813;

	setp.gt.u32	%p5158, %r11089, %r11113;
	@%p5158 bra 	BB5_4814;

	setp.lt.u32	%p5159, %r11089, %r11113;
	@%p5159 bra 	BB5_4813;

	setp.gt.u32	%p5160, %r11088, %r11112;
	@%p5160 bra 	BB5_4814;

	setp.lt.u32	%p5161, %r11088, %r11112;
	@%p5161 bra 	BB5_4813;

	setp.gt.u32	%p5162, %r11087, %r11111;
	@%p5162 bra 	BB5_4814;

	setp.lt.u32	%p5163, %r11087, %r11111;
	@%p5163 bra 	BB5_4813;

	setp.gt.u32	%p5164, %r11086, %r11110;
	@%p5164 bra 	BB5_4814;

	setp.lt.u32	%p5165, %r11086, %r11110;
	@%p5165 bra 	BB5_4813;

	setp.gt.u32	%p5166, %r11085, %r11109;
	@%p5166 bra 	BB5_4814;

	setp.lt.u32	%p5167, %r11085, %r11109;
	@%p5167 bra 	BB5_4813;

	setp.gt.u32	%p5168, %r11084, %r11108;
	@%p5168 bra 	BB5_4814;

	setp.ge.u32	%p5169, %r11084, %r11108;
	setp.ge.u32	%p5170, %r11083, %r11107;
	and.pred  	%p5171, %p5169, %p5170;
	@%p5171 bra 	BB5_4814;

BB5_4813:
	mov.u32 	%r36006, -21845;
	mov.u32 	%r36007, -1174470657;
	mov.u32 	%r36008, -1319895041;
	mov.u32 	%r36009, 514588670;
	mov.u32 	%r36010, -156174812;
	mov.u32 	%r36011, 1731252896;
	mov.u32 	%r36012, -209382721;
	mov.u32 	%r36013, 1685539716;
	mov.u32 	%r36014, 1129032919;
	mov.u32 	%r36015, 1260103606;
	mov.u32 	%r36016, 964683418;
	mov.u32 	%r36017, 436277738;
	// inline asm
	add.cc.u32 %r50336, %r50336, %r36006;
addc.cc.u32 %r50335, %r50335, %r36007;
addc.cc.u32 %r50334, %r50334, %r36008;
addc.cc.u32 %r50333, %r50333, %r36009;
addc.cc.u32 %r50332, %r50332, %r36010;
addc.cc.u32 %r50331, %r50331, %r36011;
addc.cc.u32 %r50330, %r50330, %r36012;
addc.cc.u32 %r50329, %r50329, %r36013;
addc.cc.u32 %r50328, %r50328, %r36014;
addc.cc.u32 %r50327, %r50327, %r36015;
addc.cc.u32 %r50326, %r50326, %r36016;
addc.u32 %r50325, %r50325, %r36017;

	// inline asm

BB5_4814:
	// Callseq Start 209
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r51189;
	st.param.b32	[param0+4], %r51190;
	st.param.b32	[param0+8], %r51191;
	st.param.b32	[param0+12], %r51192;
	st.param.b32	[param0+16], %r51193;
	st.param.b32	[param0+20], %r51194;
	st.param.b32	[param0+24], %r51195;
	st.param.b32	[param0+28], %r51196;
	st.param.b32	[param0+32], %r51197;
	st.param.b32	[param0+36], %r51198;
	st.param.b32	[param0+40], %r51199;
	st.param.b32	[param0+44], %r51200;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r10339;
	st.param.b32	[param1+4], %r10340;
	st.param.b32	[param1+8], %r10341;
	st.param.b32	[param1+12], %r10342;
	st.param.b32	[param1+16], %r10343;
	st.param.b32	[param1+20], %r10344;
	st.param.b32	[param1+24], %r10345;
	st.param.b32	[param1+28], %r10346;
	st.param.b32	[param1+32], %r10347;
	st.param.b32	[param1+36], %r10348;
	st.param.b32	[param1+40], %r10349;
	st.param.b32	[param1+44], %r10350;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r11383, [retval0+0];
	ld.param.b32	%r11384, [retval0+4];
	ld.param.b32	%r11385, [retval0+8];
	ld.param.b32	%r11386, [retval0+12];
	ld.param.b32	%r11387, [retval0+16];
	ld.param.b32	%r11388, [retval0+20];
	ld.param.b32	%r11389, [retval0+24];
	ld.param.b32	%r11390, [retval0+28];
	ld.param.b32	%r11391, [retval0+32];
	ld.param.b32	%r11392, [retval0+36];
	ld.param.b32	%r11393, [retval0+40];
	ld.param.b32	%r11394, [retval0+44];
	
	//{
	}// Callseq End 209
	// Callseq Start 210
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r51201;
	st.param.b32	[param0+4], %r51202;
	st.param.b32	[param0+8], %r51203;
	st.param.b32	[param0+12], %r51204;
	st.param.b32	[param0+16], %r51205;
	st.param.b32	[param0+20], %r51206;
	st.param.b32	[param0+24], %r51207;
	st.param.b32	[param0+28], %r51208;
	st.param.b32	[param0+32], %r51209;
	st.param.b32	[param0+36], %r51210;
	st.param.b32	[param0+40], %r51211;
	st.param.b32	[param0+44], %r51212;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r10351;
	st.param.b32	[param1+4], %r10352;
	st.param.b32	[param1+8], %r10353;
	st.param.b32	[param1+12], %r10354;
	st.param.b32	[param1+16], %r10355;
	st.param.b32	[param1+20], %r10356;
	st.param.b32	[param1+24], %r10357;
	st.param.b32	[param1+28], %r10358;
	st.param.b32	[param1+32], %r10359;
	st.param.b32	[param1+36], %r10360;
	st.param.b32	[param1+40], %r10361;
	st.param.b32	[param1+44], %r10362;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r11407, [retval0+0];
	ld.param.b32	%r11408, [retval0+4];
	ld.param.b32	%r11409, [retval0+8];
	ld.param.b32	%r11410, [retval0+12];
	ld.param.b32	%r11411, [retval0+16];
	ld.param.b32	%r11412, [retval0+20];
	ld.param.b32	%r11413, [retval0+24];
	ld.param.b32	%r11414, [retval0+28];
	ld.param.b32	%r11415, [retval0+32];
	ld.param.b32	%r11416, [retval0+36];
	ld.param.b32	%r11417, [retval0+40];
	ld.param.b32	%r11418, [retval0+44];
	
	//{
	}// Callseq End 210
	mov.u32 	%r36036, %r51207;
	mov.u32 	%r36031, %r51202;
	mov.u32 	%r36038, %r51209;
	mov.u32 	%r36033, %r51204;
	mov.u32 	%r36040, %r51211;
	mov.u32 	%r36035, %r51206;
	mov.u32 	%r36030, %r51201;
	mov.u32 	%r36037, %r51208;
	mov.u32 	%r36032, %r51203;
	mov.u32 	%r36039, %r51210;
	mov.u32 	%r36034, %r51205;
	mov.u32 	%r36041, %r51212;
	// inline asm
	add.cc.u32 %r36030, %r36030, %r51189;
addc.cc.u32 %r36031, %r36031, %r51190;
addc.cc.u32 %r36032, %r36032, %r51191;
addc.cc.u32 %r36033, %r36033, %r51192;
addc.cc.u32 %r36034, %r36034, %r51193;
addc.cc.u32 %r36035, %r36035, %r51194;
addc.cc.u32 %r36036, %r36036, %r51195;
addc.cc.u32 %r36037, %r36037, %r51196;
addc.cc.u32 %r36038, %r36038, %r51197;
addc.cc.u32 %r36039, %r36039, %r51198;
addc.cc.u32 %r36040, %r36040, %r51199;
addc.u32 %r36041, %r36041, %r51200;

	// inline asm
	setp.gt.u32	%p5172, %r36041, 436277738;
	@%p5172 bra 	BB5_4836;

	setp.lt.u32	%p5173, %r36041, 436277738;
	@%p5173 bra 	BB5_4837;

	setp.gt.u32	%p5174, %r36040, 964683418;
	@%p5174 bra 	BB5_4836;

	setp.lt.u32	%p5175, %r36040, 964683418;
	@%p5175 bra 	BB5_4837;

	setp.gt.u32	%p5176, %r36039, 1260103606;
	@%p5176 bra 	BB5_4836;

	setp.lt.u32	%p5177, %r36039, 1260103606;
	@%p5177 bra 	BB5_4837;

	setp.gt.u32	%p5178, %r36038, 1129032919;
	@%p5178 bra 	BB5_4836;

	setp.lt.u32	%p5179, %r36038, 1129032919;
	@%p5179 bra 	BB5_4837;

	setp.gt.u32	%p5180, %r36037, 1685539716;
	@%p5180 bra 	BB5_4836;

	setp.lt.u32	%p5181, %r36037, 1685539716;
	@%p5181 bra 	BB5_4837;

	setp.gt.u32	%p5182, %r36036, -209382721;
	@%p5182 bra 	BB5_4836;

	setp.lt.u32	%p5183, %r36036, -209382721;
	@%p5183 bra 	BB5_4837;

	setp.gt.u32	%p5184, %r36035, 1731252896;
	@%p5184 bra 	BB5_4836;

	setp.lt.u32	%p5185, %r36035, 1731252896;
	@%p5185 bra 	BB5_4837;

	setp.gt.u32	%p5186, %r36034, -156174812;
	@%p5186 bra 	BB5_4836;

	setp.lt.u32	%p5187, %r36034, -156174812;
	@%p5187 bra 	BB5_4837;

	setp.gt.u32	%p5188, %r36033, 514588670;
	@%p5188 bra 	BB5_4836;

	setp.lt.u32	%p5189, %r36033, 514588670;
	@%p5189 bra 	BB5_4837;

	setp.gt.u32	%p5190, %r36032, -1319895041;
	@%p5190 bra 	BB5_4836;

	setp.lt.u32	%p5191, %r36032, -1319895041;
	@%p5191 bra 	BB5_4837;

	setp.gt.u32	%p5192, %r36031, -1174470657;
	@%p5192 bra 	BB5_4836;

	setp.lt.u32	%p5193, %r36031, -1174470657;
	setp.lt.u32	%p5194, %r36030, -21845;
	or.pred  	%p5195, %p5193, %p5194;
	@%p5195 bra 	BB5_4837;

BB5_4836:
	mov.u32 	%r36078, -21845;
	mov.u32 	%r36079, -1174470657;
	mov.u32 	%r36080, -1319895041;
	mov.u32 	%r36081, 514588670;
	mov.u32 	%r36082, -156174812;
	mov.u32 	%r36083, 1731252896;
	mov.u32 	%r36084, -209382721;
	mov.u32 	%r36085, 1685539716;
	mov.u32 	%r36086, 1129032919;
	mov.u32 	%r36087, 1260103606;
	mov.u32 	%r36088, 964683418;
	mov.u32 	%r36089, 436277738;
	// inline asm
	sub.cc.u32 %r36030, %r36030, %r36078;
subc.cc.u32 %r36031, %r36031, %r36079;
subc.cc.u32 %r36032, %r36032, %r36080;
subc.cc.u32 %r36033, %r36033, %r36081;
subc.cc.u32 %r36034, %r36034, %r36082;
subc.cc.u32 %r36035, %r36035, %r36083;
subc.cc.u32 %r36036, %r36036, %r36084;
subc.cc.u32 %r36037, %r36037, %r36085;
subc.cc.u32 %r36038, %r36038, %r36086;
subc.cc.u32 %r36039, %r36039, %r36087;
subc.cc.u32 %r36040, %r36040, %r36088;
subc.u32 %r36041, %r36041, %r36089;

	// inline asm

BB5_4837:
	// Callseq Start 211
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r36030;
	st.param.b32	[param0+4], %r36031;
	st.param.b32	[param0+8], %r36032;
	st.param.b32	[param0+12], %r36033;
	st.param.b32	[param0+16], %r36034;
	st.param.b32	[param0+20], %r36035;
	st.param.b32	[param0+24], %r36036;
	st.param.b32	[param0+28], %r36037;
	st.param.b32	[param0+32], %r36038;
	st.param.b32	[param0+36], %r36039;
	st.param.b32	[param0+40], %r36040;
	st.param.b32	[param0+44], %r36041;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r35108;
	st.param.b32	[param1+4], %r35109;
	st.param.b32	[param1+8], %r35110;
	st.param.b32	[param1+12], %r35111;
	st.param.b32	[param1+16], %r35112;
	st.param.b32	[param1+20], %r35113;
	st.param.b32	[param1+24], %r35114;
	st.param.b32	[param1+28], %r35115;
	st.param.b32	[param1+32], %r35116;
	st.param.b32	[param1+36], %r35117;
	st.param.b32	[param1+40], %r35118;
	st.param.b32	[param1+44], %r35119;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r36126, [retval0+0];
	ld.param.b32	%r36127, [retval0+4];
	ld.param.b32	%r36128, [retval0+8];
	ld.param.b32	%r36129, [retval0+12];
	ld.param.b32	%r36130, [retval0+16];
	ld.param.b32	%r36131, [retval0+20];
	ld.param.b32	%r36132, [retval0+24];
	ld.param.b32	%r36133, [retval0+28];
	ld.param.b32	%r36134, [retval0+32];
	ld.param.b32	%r36135, [retval0+36];
	ld.param.b32	%r36136, [retval0+40];
	ld.param.b32	%r36137, [retval0+44];
	
	//{
	}// Callseq End 211
	mov.u32 	%r50354, %r36132;
	mov.u32 	%r50359, %r36127;
	mov.u32 	%r50352, %r36134;
	mov.u32 	%r50357, %r36129;
	mov.u32 	%r50350, %r36136;
	mov.u32 	%r50355, %r36131;
	mov.u32 	%r50360, %r36126;
	mov.u32 	%r50353, %r36133;
	mov.u32 	%r50358, %r36128;
	mov.u32 	%r50351, %r36135;
	mov.u32 	%r50356, %r36130;
	mov.u32 	%r50349, %r36137;
	// inline asm
	sub.cc.u32 %r50360, %r50360, %r11383;
subc.cc.u32 %r50359, %r50359, %r11384;
subc.cc.u32 %r50358, %r50358, %r11385;
subc.cc.u32 %r50357, %r50357, %r11386;
subc.cc.u32 %r50356, %r50356, %r11387;
subc.cc.u32 %r50355, %r50355, %r11388;
subc.cc.u32 %r50354, %r50354, %r11389;
subc.cc.u32 %r50353, %r50353, %r11390;
subc.cc.u32 %r50352, %r50352, %r11391;
subc.cc.u32 %r50351, %r50351, %r11392;
subc.cc.u32 %r50350, %r50350, %r11393;
subc.u32 %r50349, %r50349, %r11394;

	// inline asm
	setp.gt.u32	%p5196, %r36137, %r11394;
	@%p5196 bra 	BB5_4860;

	setp.lt.u32	%p5197, %r36137, %r11394;
	@%p5197 bra 	BB5_4859;

	setp.gt.u32	%p5198, %r36136, %r11393;
	@%p5198 bra 	BB5_4860;

	setp.lt.u32	%p5199, %r36136, %r11393;
	@%p5199 bra 	BB5_4859;

	setp.gt.u32	%p5200, %r36135, %r11392;
	@%p5200 bra 	BB5_4860;

	setp.lt.u32	%p5201, %r36135, %r11392;
	@%p5201 bra 	BB5_4859;

	setp.gt.u32	%p5202, %r36134, %r11391;
	@%p5202 bra 	BB5_4860;

	setp.lt.u32	%p5203, %r36134, %r11391;
	@%p5203 bra 	BB5_4859;

	setp.gt.u32	%p5204, %r36133, %r11390;
	@%p5204 bra 	BB5_4860;

	setp.lt.u32	%p5205, %r36133, %r11390;
	@%p5205 bra 	BB5_4859;

	setp.gt.u32	%p5206, %r36132, %r11389;
	@%p5206 bra 	BB5_4860;

	setp.lt.u32	%p5207, %r36132, %r11389;
	@%p5207 bra 	BB5_4859;

	setp.gt.u32	%p5208, %r36131, %r11388;
	@%p5208 bra 	BB5_4860;

	setp.lt.u32	%p5209, %r36131, %r11388;
	@%p5209 bra 	BB5_4859;

	setp.gt.u32	%p5210, %r36130, %r11387;
	@%p5210 bra 	BB5_4860;

	setp.lt.u32	%p5211, %r36130, %r11387;
	@%p5211 bra 	BB5_4859;

	setp.gt.u32	%p5212, %r36129, %r11386;
	@%p5212 bra 	BB5_4860;

	setp.lt.u32	%p5213, %r36129, %r11386;
	@%p5213 bra 	BB5_4859;

	setp.gt.u32	%p5214, %r36128, %r11385;
	@%p5214 bra 	BB5_4860;

	setp.lt.u32	%p5215, %r36128, %r11385;
	@%p5215 bra 	BB5_4859;

	setp.gt.u32	%p5216, %r36127, %r11384;
	@%p5216 bra 	BB5_4860;

	setp.ge.u32	%p5217, %r36127, %r11384;
	setp.ge.u32	%p5218, %r36126, %r11383;
	and.pred  	%p5219, %p5217, %p5218;
	@%p5219 bra 	BB5_4860;

BB5_4859:
	mov.u32 	%r36150, -21845;
	mov.u32 	%r36151, -1174470657;
	mov.u32 	%r36152, -1319895041;
	mov.u32 	%r36153, 514588670;
	mov.u32 	%r36154, -156174812;
	mov.u32 	%r36155, 1731252896;
	mov.u32 	%r36156, -209382721;
	mov.u32 	%r36157, 1685539716;
	mov.u32 	%r36158, 1129032919;
	mov.u32 	%r36159, 1260103606;
	mov.u32 	%r36160, 964683418;
	mov.u32 	%r36161, 436277738;
	// inline asm
	add.cc.u32 %r50360, %r50360, %r36150;
addc.cc.u32 %r50359, %r50359, %r36151;
addc.cc.u32 %r50358, %r50358, %r36152;
addc.cc.u32 %r50357, %r50357, %r36153;
addc.cc.u32 %r50356, %r50356, %r36154;
addc.cc.u32 %r50355, %r50355, %r36155;
addc.cc.u32 %r50354, %r50354, %r36156;
addc.cc.u32 %r50353, %r50353, %r36157;
addc.cc.u32 %r50352, %r50352, %r36158;
addc.cc.u32 %r50351, %r50351, %r36159;
addc.cc.u32 %r50350, %r50350, %r36160;
addc.u32 %r50349, %r50349, %r36161;

	// inline asm

BB5_4860:
	mov.u32 	%r50368, %r50356;
	mov.u32 	%r50363, %r50351;
	mov.u32 	%r50370, %r50358;
	mov.u32 	%r50365, %r50353;
	mov.u32 	%r50372, %r50360;
	mov.u32 	%r50367, %r50355;
	mov.u32 	%r50362, %r50350;
	mov.u32 	%r50369, %r50357;
	mov.u32 	%r50364, %r50352;
	mov.u32 	%r50371, %r50359;
	mov.u32 	%r50366, %r50354;
	mov.u32 	%r50361, %r50349;
	// inline asm
	sub.cc.u32 %r50372, %r50372, %r11407;
subc.cc.u32 %r50371, %r50371, %r11408;
subc.cc.u32 %r50370, %r50370, %r11409;
subc.cc.u32 %r50369, %r50369, %r11410;
subc.cc.u32 %r50368, %r50368, %r11411;
subc.cc.u32 %r50367, %r50367, %r11412;
subc.cc.u32 %r50366, %r50366, %r11413;
subc.cc.u32 %r50365, %r50365, %r11414;
subc.cc.u32 %r50364, %r50364, %r11415;
subc.cc.u32 %r50363, %r50363, %r11416;
subc.cc.u32 %r50362, %r50362, %r11417;
subc.u32 %r50361, %r50361, %r11418;

	// inline asm
	setp.gt.u32	%p5220, %r50349, %r11418;
	@%p5220 bra 	BB5_4883;

	setp.lt.u32	%p5221, %r50349, %r11418;
	@%p5221 bra 	BB5_4882;

	setp.gt.u32	%p5222, %r50350, %r11417;
	@%p5222 bra 	BB5_4883;

	setp.lt.u32	%p5223, %r50350, %r11417;
	@%p5223 bra 	BB5_4882;

	setp.gt.u32	%p5224, %r50351, %r11416;
	@%p5224 bra 	BB5_4883;

	setp.lt.u32	%p5225, %r50351, %r11416;
	@%p5225 bra 	BB5_4882;

	setp.gt.u32	%p5226, %r50352, %r11415;
	@%p5226 bra 	BB5_4883;

	setp.lt.u32	%p5227, %r50352, %r11415;
	@%p5227 bra 	BB5_4882;

	setp.gt.u32	%p5228, %r50353, %r11414;
	@%p5228 bra 	BB5_4883;

	setp.lt.u32	%p5229, %r50353, %r11414;
	@%p5229 bra 	BB5_4882;

	setp.gt.u32	%p5230, %r50354, %r11413;
	@%p5230 bra 	BB5_4883;

	setp.lt.u32	%p5231, %r50354, %r11413;
	@%p5231 bra 	BB5_4882;

	setp.gt.u32	%p5232, %r50355, %r11412;
	@%p5232 bra 	BB5_4883;

	setp.lt.u32	%p5233, %r50355, %r11412;
	@%p5233 bra 	BB5_4882;

	setp.gt.u32	%p5234, %r50356, %r11411;
	@%p5234 bra 	BB5_4883;

	setp.lt.u32	%p5235, %r50356, %r11411;
	@%p5235 bra 	BB5_4882;

	setp.gt.u32	%p5236, %r50357, %r11410;
	@%p5236 bra 	BB5_4883;

	setp.lt.u32	%p5237, %r50357, %r11410;
	@%p5237 bra 	BB5_4882;

	setp.gt.u32	%p5238, %r50358, %r11409;
	@%p5238 bra 	BB5_4883;

	setp.lt.u32	%p5239, %r50358, %r11409;
	@%p5239 bra 	BB5_4882;

	setp.gt.u32	%p5240, %r50359, %r11408;
	@%p5240 bra 	BB5_4883;

	setp.ge.u32	%p5241, %r50359, %r11408;
	setp.ge.u32	%p5242, %r50360, %r11407;
	and.pred  	%p5243, %p5241, %p5242;
	@%p5243 bra 	BB5_4883;

BB5_4882:
	mov.u32 	%r36222, -21845;
	mov.u32 	%r36223, -1174470657;
	mov.u32 	%r36224, -1319895041;
	mov.u32 	%r36225, 514588670;
	mov.u32 	%r36226, -156174812;
	mov.u32 	%r36227, 1731252896;
	mov.u32 	%r36228, -209382721;
	mov.u32 	%r36229, 1685539716;
	mov.u32 	%r36230, 1129032919;
	mov.u32 	%r36231, 1260103606;
	mov.u32 	%r36232, 964683418;
	mov.u32 	%r36233, 436277738;
	// inline asm
	add.cc.u32 %r50372, %r50372, %r36222;
addc.cc.u32 %r50371, %r50371, %r36223;
addc.cc.u32 %r50370, %r50370, %r36224;
addc.cc.u32 %r50369, %r50369, %r36225;
addc.cc.u32 %r50368, %r50368, %r36226;
addc.cc.u32 %r50367, %r50367, %r36227;
addc.cc.u32 %r50366, %r50366, %r36228;
addc.cc.u32 %r50365, %r50365, %r36229;
addc.cc.u32 %r50364, %r50364, %r36230;
addc.cc.u32 %r50363, %r50363, %r36231;
addc.cc.u32 %r50362, %r50362, %r36232;
addc.u32 %r50361, %r50361, %r36233;

	// inline asm

BB5_4883:
	mov.u32 	%r36257, %r11394;
	mov.u32 	%r36252, %r11389;
	mov.u32 	%r36247, %r11384;
	mov.u32 	%r36254, %r11391;
	mov.u32 	%r36249, %r11386;
	mov.u32 	%r36256, %r11393;
	mov.u32 	%r36251, %r11388;
	mov.u32 	%r36246, %r11383;
	mov.u32 	%r36253, %r11390;
	mov.u32 	%r36248, %r11385;
	mov.u32 	%r36255, %r11392;
	mov.u32 	%r36250, %r11387;
	// inline asm
	sub.cc.u32 %r36246, %r36246, %r11407;
subc.cc.u32 %r36247, %r36247, %r11408;
subc.cc.u32 %r36248, %r36248, %r11409;
subc.cc.u32 %r36249, %r36249, %r11410;
subc.cc.u32 %r36250, %r36250, %r11411;
subc.cc.u32 %r36251, %r36251, %r11412;
subc.cc.u32 %r36252, %r36252, %r11413;
subc.cc.u32 %r36253, %r36253, %r11414;
subc.cc.u32 %r36254, %r36254, %r11415;
subc.cc.u32 %r36255, %r36255, %r11416;
subc.cc.u32 %r36256, %r36256, %r11417;
subc.u32 %r36257, %r36257, %r11418;

	// inline asm
	setp.gt.u32	%p5244, %r11394, %r11418;
	@%p5244 bra 	BB5_4906;

	setp.lt.u32	%p5245, %r11394, %r11418;
	@%p5245 bra 	BB5_4905;

	setp.gt.u32	%p5246, %r11393, %r11417;
	@%p5246 bra 	BB5_4906;

	setp.lt.u32	%p5247, %r11393, %r11417;
	@%p5247 bra 	BB5_4905;

	setp.gt.u32	%p5248, %r11392, %r11416;
	@%p5248 bra 	BB5_4906;

	setp.lt.u32	%p5249, %r11392, %r11416;
	@%p5249 bra 	BB5_4905;

	setp.gt.u32	%p5250, %r11391, %r11415;
	@%p5250 bra 	BB5_4906;

	setp.lt.u32	%p5251, %r11391, %r11415;
	@%p5251 bra 	BB5_4905;

	setp.gt.u32	%p5252, %r11390, %r11414;
	@%p5252 bra 	BB5_4906;

	setp.lt.u32	%p5253, %r11390, %r11414;
	@%p5253 bra 	BB5_4905;

	setp.gt.u32	%p5254, %r11389, %r11413;
	@%p5254 bra 	BB5_4906;

	setp.lt.u32	%p5255, %r11389, %r11413;
	@%p5255 bra 	BB5_4905;

	setp.gt.u32	%p5256, %r11388, %r11412;
	@%p5256 bra 	BB5_4906;

	setp.lt.u32	%p5257, %r11388, %r11412;
	@%p5257 bra 	BB5_4905;

	setp.gt.u32	%p5258, %r11387, %r11411;
	@%p5258 bra 	BB5_4906;

	setp.lt.u32	%p5259, %r11387, %r11411;
	@%p5259 bra 	BB5_4905;

	setp.gt.u32	%p5260, %r11386, %r11410;
	@%p5260 bra 	BB5_4906;

	setp.lt.u32	%p5261, %r11386, %r11410;
	@%p5261 bra 	BB5_4905;

	setp.gt.u32	%p5262, %r11385, %r11409;
	@%p5262 bra 	BB5_4906;

	setp.lt.u32	%p5263, %r11385, %r11409;
	@%p5263 bra 	BB5_4905;

	setp.gt.u32	%p5264, %r11384, %r11408;
	@%p5264 bra 	BB5_4906;

	setp.ge.u32	%p5265, %r11384, %r11408;
	setp.ge.u32	%p5266, %r11383, %r11407;
	and.pred  	%p5267, %p5265, %p5266;
	@%p5267 bra 	BB5_4906;

BB5_4905:
	mov.u32 	%r36294, -21845;
	mov.u32 	%r36295, -1174470657;
	mov.u32 	%r36296, -1319895041;
	mov.u32 	%r36297, 514588670;
	mov.u32 	%r36298, -156174812;
	mov.u32 	%r36299, 1731252896;
	mov.u32 	%r36300, -209382721;
	mov.u32 	%r36301, 1685539716;
	mov.u32 	%r36302, 1129032919;
	mov.u32 	%r36303, 1260103606;
	mov.u32 	%r36304, 964683418;
	mov.u32 	%r36305, 436277738;
	// inline asm
	add.cc.u32 %r36246, %r36246, %r36294;
addc.cc.u32 %r36247, %r36247, %r36295;
addc.cc.u32 %r36248, %r36248, %r36296;
addc.cc.u32 %r36249, %r36249, %r36297;
addc.cc.u32 %r36250, %r36250, %r36298;
addc.cc.u32 %r36251, %r36251, %r36299;
addc.cc.u32 %r36252, %r36252, %r36300;
addc.cc.u32 %r36253, %r36253, %r36301;
addc.cc.u32 %r36254, %r36254, %r36302;
addc.cc.u32 %r36255, %r36255, %r36303;
addc.cc.u32 %r36256, %r36256, %r36304;
addc.u32 %r36257, %r36257, %r36305;

	// inline asm

BB5_4906:
	// Callseq Start 212
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r36246;
	st.param.b32	[param0+4], %r36247;
	st.param.b32	[param0+8], %r36248;
	st.param.b32	[param0+12], %r36249;
	st.param.b32	[param0+16], %r36250;
	st.param.b32	[param0+20], %r36251;
	st.param.b32	[param0+24], %r36252;
	st.param.b32	[param0+28], %r36253;
	st.param.b32	[param0+32], %r36254;
	st.param.b32	[param0+36], %r36255;
	st.param.b32	[param0+40], %r36256;
	st.param.b32	[param0+44], %r36257;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r10675;
	st.param.b32	[param1+4], %r10676;
	st.param.b32	[param1+8], %r10677;
	st.param.b32	[param1+12], %r10678;
	st.param.b32	[param1+16], %r10679;
	st.param.b32	[param1+20], %r10680;
	st.param.b32	[param1+24], %r10681;
	st.param.b32	[param1+28], %r10682;
	st.param.b32	[param1+32], %r10683;
	st.param.b32	[param1+36], %r10684;
	st.param.b32	[param1+40], %r10685;
	st.param.b32	[param1+44], %r10686;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r11611, [retval0+0];
	ld.param.b32	%r11612, [retval0+4];
	ld.param.b32	%r11613, [retval0+8];
	ld.param.b32	%r11614, [retval0+12];
	ld.param.b32	%r11615, [retval0+16];
	ld.param.b32	%r11616, [retval0+20];
	ld.param.b32	%r11617, [retval0+24];
	ld.param.b32	%r11618, [retval0+28];
	ld.param.b32	%r11619, [retval0+32];
	ld.param.b32	%r11620, [retval0+36];
	ld.param.b32	%r11621, [retval0+40];
	ld.param.b32	%r11622, [retval0+44];
	
	//{
	}// Callseq End 212
	// Callseq Start 213
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r50372;
	st.param.b32	[param0+4], %r50371;
	st.param.b32	[param0+8], %r50370;
	st.param.b32	[param0+12], %r50369;
	st.param.b32	[param0+16], %r50368;
	st.param.b32	[param0+20], %r50367;
	st.param.b32	[param0+24], %r50366;
	st.param.b32	[param0+28], %r50365;
	st.param.b32	[param0+32], %r50364;
	st.param.b32	[param0+36], %r50363;
	st.param.b32	[param0+40], %r50362;
	st.param.b32	[param0+44], %r50361;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r50216;
	st.param.b32	[param1+4], %r50215;
	st.param.b32	[param1+8], %r50214;
	st.param.b32	[param1+12], %r50213;
	st.param.b32	[param1+16], %r50212;
	st.param.b32	[param1+20], %r50211;
	st.param.b32	[param1+24], %r50210;
	st.param.b32	[param1+28], %r50209;
	st.param.b32	[param1+32], %r50208;
	st.param.b32	[param1+36], %r50207;
	st.param.b32	[param1+40], %r50206;
	st.param.b32	[param1+44], %r50205;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r11623, [retval0+0];
	ld.param.b32	%r11624, [retval0+4];
	ld.param.b32	%r11625, [retval0+8];
	ld.param.b32	%r11626, [retval0+12];
	ld.param.b32	%r11627, [retval0+16];
	ld.param.b32	%r11628, [retval0+20];
	ld.param.b32	%r11629, [retval0+24];
	ld.param.b32	%r11630, [retval0+28];
	ld.param.b32	%r11631, [retval0+32];
	ld.param.b32	%r11632, [retval0+36];
	ld.param.b32	%r11633, [retval0+40];
	ld.param.b32	%r11634, [retval0+44];
	
	//{
	}// Callseq End 213
	// inline asm
	add.cc.u32 %r50372, %r50372, %r36246;
addc.cc.u32 %r50371, %r50371, %r36247;
addc.cc.u32 %r50370, %r50370, %r36248;
addc.cc.u32 %r50369, %r50369, %r36249;
addc.cc.u32 %r50368, %r50368, %r36250;
addc.cc.u32 %r50367, %r50367, %r36251;
addc.cc.u32 %r50366, %r50366, %r36252;
addc.cc.u32 %r50365, %r50365, %r36253;
addc.cc.u32 %r50364, %r50364, %r36254;
addc.cc.u32 %r50363, %r50363, %r36255;
addc.cc.u32 %r50362, %r50362, %r36256;
addc.u32 %r50361, %r50361, %r36257;

	// inline asm
	setp.gt.u32	%p5268, %r50361, 436277738;
	@%p5268 bra 	BB5_4928;

	setp.lt.u32	%p5269, %r50361, 436277738;
	@%p5269 bra 	BB5_4929;

	setp.gt.u32	%p5270, %r50362, 964683418;
	@%p5270 bra 	BB5_4928;

	setp.lt.u32	%p5271, %r50362, 964683418;
	@%p5271 bra 	BB5_4929;

	setp.gt.u32	%p5272, %r50363, 1260103606;
	@%p5272 bra 	BB5_4928;

	setp.lt.u32	%p5273, %r50363, 1260103606;
	@%p5273 bra 	BB5_4929;

	setp.gt.u32	%p5274, %r50364, 1129032919;
	@%p5274 bra 	BB5_4928;

	setp.lt.u32	%p5275, %r50364, 1129032919;
	@%p5275 bra 	BB5_4929;

	setp.gt.u32	%p5276, %r50365, 1685539716;
	@%p5276 bra 	BB5_4928;

	setp.lt.u32	%p5277, %r50365, 1685539716;
	@%p5277 bra 	BB5_4929;

	setp.gt.u32	%p5278, %r50366, -209382721;
	@%p5278 bra 	BB5_4928;

	setp.lt.u32	%p5279, %r50366, -209382721;
	@%p5279 bra 	BB5_4929;

	setp.gt.u32	%p5280, %r50367, 1731252896;
	@%p5280 bra 	BB5_4928;

	setp.lt.u32	%p5281, %r50367, 1731252896;
	@%p5281 bra 	BB5_4929;

	setp.gt.u32	%p5282, %r50368, -156174812;
	@%p5282 bra 	BB5_4928;

	setp.lt.u32	%p5283, %r50368, -156174812;
	@%p5283 bra 	BB5_4929;

	setp.gt.u32	%p5284, %r50369, 514588670;
	@%p5284 bra 	BB5_4928;

	setp.lt.u32	%p5285, %r50369, 514588670;
	@%p5285 bra 	BB5_4929;

	setp.gt.u32	%p5286, %r50370, -1319895041;
	@%p5286 bra 	BB5_4928;

	setp.lt.u32	%p5287, %r50370, -1319895041;
	@%p5287 bra 	BB5_4929;

	setp.gt.u32	%p5288, %r50371, -1174470657;
	@%p5288 bra 	BB5_4928;

	setp.lt.u32	%p5289, %r50371, -1174470657;
	setp.lt.u32	%p5290, %r50372, -21845;
	or.pred  	%p5291, %p5289, %p5290;
	@%p5291 bra 	BB5_4929;

BB5_4928:
	mov.u32 	%r36366, -21845;
	mov.u32 	%r36367, -1174470657;
	mov.u32 	%r36368, -1319895041;
	mov.u32 	%r36369, 514588670;
	mov.u32 	%r36370, -156174812;
	mov.u32 	%r36371, 1731252896;
	mov.u32 	%r36372, -209382721;
	mov.u32 	%r36373, 1685539716;
	mov.u32 	%r36374, 1129032919;
	mov.u32 	%r36375, 1260103606;
	mov.u32 	%r36376, 964683418;
	mov.u32 	%r36377, 436277738;
	// inline asm
	sub.cc.u32 %r50372, %r50372, %r36366;
subc.cc.u32 %r50371, %r50371, %r36367;
subc.cc.u32 %r50370, %r50370, %r36368;
subc.cc.u32 %r50369, %r50369, %r36369;
subc.cc.u32 %r50368, %r50368, %r36370;
subc.cc.u32 %r50367, %r50367, %r36371;
subc.cc.u32 %r50366, %r50366, %r36372;
subc.cc.u32 %r50365, %r50365, %r36373;
subc.cc.u32 %r50364, %r50364, %r36374;
subc.cc.u32 %r50363, %r50363, %r36375;
subc.cc.u32 %r50362, %r50362, %r36376;
subc.u32 %r50361, %r50361, %r36377;

	// inline asm

BB5_4929:
	// Callseq Start 214
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r50372;
	st.param.b32	[param0+4], %r50371;
	st.param.b32	[param0+8], %r50370;
	st.param.b32	[param0+12], %r50369;
	st.param.b32	[param0+16], %r50368;
	st.param.b32	[param0+20], %r50367;
	st.param.b32	[param0+24], %r50366;
	st.param.b32	[param0+28], %r50365;
	st.param.b32	[param0+32], %r50364;
	st.param.b32	[param0+36], %r50363;
	st.param.b32	[param0+40], %r50362;
	st.param.b32	[param0+44], %r50361;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r35310;
	st.param.b32	[param1+4], %r35311;
	st.param.b32	[param1+8], %r35312;
	st.param.b32	[param1+12], %r35313;
	st.param.b32	[param1+16], %r35314;
	st.param.b32	[param1+20], %r35315;
	st.param.b32	[param1+24], %r35316;
	st.param.b32	[param1+28], %r35317;
	st.param.b32	[param1+32], %r35318;
	st.param.b32	[param1+36], %r35319;
	st.param.b32	[param1+40], %r35320;
	st.param.b32	[param1+44], %r35321;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r36414, [retval0+0];
	ld.param.b32	%r36415, [retval0+4];
	ld.param.b32	%r36416, [retval0+8];
	ld.param.b32	%r36417, [retval0+12];
	ld.param.b32	%r36418, [retval0+16];
	ld.param.b32	%r36419, [retval0+20];
	ld.param.b32	%r36420, [retval0+24];
	ld.param.b32	%r36421, [retval0+28];
	ld.param.b32	%r36422, [retval0+32];
	ld.param.b32	%r36423, [retval0+36];
	ld.param.b32	%r36424, [retval0+40];
	ld.param.b32	%r36425, [retval0+44];
	
	//{
	}// Callseq End 214
	mov.u32 	%r50402, %r36420;
	mov.u32 	%r50407, %r36415;
	mov.u32 	%r50400, %r36422;
	mov.u32 	%r50405, %r36417;
	mov.u32 	%r50398, %r36424;
	mov.u32 	%r50403, %r36419;
	mov.u32 	%r50408, %r36414;
	mov.u32 	%r50401, %r36421;
	mov.u32 	%r50406, %r36416;
	mov.u32 	%r50399, %r36423;
	mov.u32 	%r50404, %r36418;
	mov.u32 	%r50397, %r36425;
	// inline asm
	sub.cc.u32 %r50408, %r50408, %r11611;
subc.cc.u32 %r50407, %r50407, %r11612;
subc.cc.u32 %r50406, %r50406, %r11613;
subc.cc.u32 %r50405, %r50405, %r11614;
subc.cc.u32 %r50404, %r50404, %r11615;
subc.cc.u32 %r50403, %r50403, %r11616;
subc.cc.u32 %r50402, %r50402, %r11617;
subc.cc.u32 %r50401, %r50401, %r11618;
subc.cc.u32 %r50400, %r50400, %r11619;
subc.cc.u32 %r50399, %r50399, %r11620;
subc.cc.u32 %r50398, %r50398, %r11621;
subc.u32 %r50397, %r50397, %r11622;

	// inline asm
	setp.gt.u32	%p5292, %r36425, %r11622;
	@%p5292 bra 	BB5_4952;

	setp.lt.u32	%p5293, %r36425, %r11622;
	@%p5293 bra 	BB5_4951;

	setp.gt.u32	%p5294, %r36424, %r11621;
	@%p5294 bra 	BB5_4952;

	setp.lt.u32	%p5295, %r36424, %r11621;
	@%p5295 bra 	BB5_4951;

	setp.gt.u32	%p5296, %r36423, %r11620;
	@%p5296 bra 	BB5_4952;

	setp.lt.u32	%p5297, %r36423, %r11620;
	@%p5297 bra 	BB5_4951;

	setp.gt.u32	%p5298, %r36422, %r11619;
	@%p5298 bra 	BB5_4952;

	setp.lt.u32	%p5299, %r36422, %r11619;
	@%p5299 bra 	BB5_4951;

	setp.gt.u32	%p5300, %r36421, %r11618;
	@%p5300 bra 	BB5_4952;

	setp.lt.u32	%p5301, %r36421, %r11618;
	@%p5301 bra 	BB5_4951;

	setp.gt.u32	%p5302, %r36420, %r11617;
	@%p5302 bra 	BB5_4952;

	setp.lt.u32	%p5303, %r36420, %r11617;
	@%p5303 bra 	BB5_4951;

	setp.gt.u32	%p5304, %r36419, %r11616;
	@%p5304 bra 	BB5_4952;

	setp.lt.u32	%p5305, %r36419, %r11616;
	@%p5305 bra 	BB5_4951;

	setp.gt.u32	%p5306, %r36418, %r11615;
	@%p5306 bra 	BB5_4952;

	setp.lt.u32	%p5307, %r36418, %r11615;
	@%p5307 bra 	BB5_4951;

	setp.gt.u32	%p5308, %r36417, %r11614;
	@%p5308 bra 	BB5_4952;

	setp.lt.u32	%p5309, %r36417, %r11614;
	@%p5309 bra 	BB5_4951;

	setp.gt.u32	%p5310, %r36416, %r11613;
	@%p5310 bra 	BB5_4952;

	setp.lt.u32	%p5311, %r36416, %r11613;
	@%p5311 bra 	BB5_4951;

	setp.gt.u32	%p5312, %r36415, %r11612;
	@%p5312 bra 	BB5_4952;

	setp.ge.u32	%p5313, %r36415, %r11612;
	setp.ge.u32	%p5314, %r36414, %r11611;
	and.pred  	%p5315, %p5313, %p5314;
	@%p5315 bra 	BB5_4952;

BB5_4951:
	mov.u32 	%r36438, -21845;
	mov.u32 	%r36439, -1174470657;
	mov.u32 	%r36440, -1319895041;
	mov.u32 	%r36441, 514588670;
	mov.u32 	%r36442, -156174812;
	mov.u32 	%r36443, 1731252896;
	mov.u32 	%r36444, -209382721;
	mov.u32 	%r36445, 1685539716;
	mov.u32 	%r36446, 1129032919;
	mov.u32 	%r36447, 1260103606;
	mov.u32 	%r36448, 964683418;
	mov.u32 	%r36449, 436277738;
	// inline asm
	add.cc.u32 %r50408, %r50408, %r36438;
addc.cc.u32 %r50407, %r50407, %r36439;
addc.cc.u32 %r50406, %r50406, %r36440;
addc.cc.u32 %r50405, %r50405, %r36441;
addc.cc.u32 %r50404, %r50404, %r36442;
addc.cc.u32 %r50403, %r50403, %r36443;
addc.cc.u32 %r50402, %r50402, %r36444;
addc.cc.u32 %r50401, %r50401, %r36445;
addc.cc.u32 %r50400, %r50400, %r36446;
addc.cc.u32 %r50399, %r50399, %r36447;
addc.cc.u32 %r50398, %r50398, %r36448;
addc.u32 %r50397, %r50397, %r36449;

	// inline asm

BB5_4952:
	mov.u32 	%r50411, %r50399;
	mov.u32 	%r50418, %r50406;
	mov.u32 	%r50413, %r50401;
	mov.u32 	%r50420, %r50408;
	mov.u32 	%r50415, %r50403;
	mov.u32 	%r50410, %r50398;
	mov.u32 	%r50417, %r50405;
	mov.u32 	%r50412, %r50400;
	mov.u32 	%r50419, %r50407;
	mov.u32 	%r50414, %r50402;
	mov.u32 	%r50409, %r50397;
	mov.u32 	%r50416, %r50404;
	// inline asm
	sub.cc.u32 %r50420, %r50420, %r11623;
subc.cc.u32 %r50419, %r50419, %r11624;
subc.cc.u32 %r50418, %r50418, %r11625;
subc.cc.u32 %r50417, %r50417, %r11626;
subc.cc.u32 %r50416, %r50416, %r11627;
subc.cc.u32 %r50415, %r50415, %r11628;
subc.cc.u32 %r50414, %r50414, %r11629;
subc.cc.u32 %r50413, %r50413, %r11630;
subc.cc.u32 %r50412, %r50412, %r11631;
subc.cc.u32 %r50411, %r50411, %r11632;
subc.cc.u32 %r50410, %r50410, %r11633;
subc.u32 %r50409, %r50409, %r11634;

	// inline asm
	setp.gt.u32	%p5316, %r50397, %r11634;
	@%p5316 bra 	BB5_4975;

	setp.lt.u32	%p5317, %r50397, %r11634;
	@%p5317 bra 	BB5_4974;

	setp.gt.u32	%p5318, %r50398, %r11633;
	@%p5318 bra 	BB5_4975;

	setp.lt.u32	%p5319, %r50398, %r11633;
	@%p5319 bra 	BB5_4974;

	setp.gt.u32	%p5320, %r50399, %r11632;
	@%p5320 bra 	BB5_4975;

	setp.lt.u32	%p5321, %r50399, %r11632;
	@%p5321 bra 	BB5_4974;

	setp.gt.u32	%p5322, %r50400, %r11631;
	@%p5322 bra 	BB5_4975;

	setp.lt.u32	%p5323, %r50400, %r11631;
	@%p5323 bra 	BB5_4974;

	setp.gt.u32	%p5324, %r50401, %r11630;
	@%p5324 bra 	BB5_4975;

	setp.lt.u32	%p5325, %r50401, %r11630;
	@%p5325 bra 	BB5_4974;

	setp.gt.u32	%p5326, %r50402, %r11629;
	@%p5326 bra 	BB5_4975;

	setp.lt.u32	%p5327, %r50402, %r11629;
	@%p5327 bra 	BB5_4974;

	setp.gt.u32	%p5328, %r50403, %r11628;
	@%p5328 bra 	BB5_4975;

	setp.lt.u32	%p5329, %r50403, %r11628;
	@%p5329 bra 	BB5_4974;

	setp.gt.u32	%p5330, %r50404, %r11627;
	@%p5330 bra 	BB5_4975;

	setp.lt.u32	%p5331, %r50404, %r11627;
	@%p5331 bra 	BB5_4974;

	setp.gt.u32	%p5332, %r50405, %r11626;
	@%p5332 bra 	BB5_4975;

	setp.lt.u32	%p5333, %r50405, %r11626;
	@%p5333 bra 	BB5_4974;

	setp.gt.u32	%p5334, %r50406, %r11625;
	@%p5334 bra 	BB5_4975;

	setp.lt.u32	%p5335, %r50406, %r11625;
	@%p5335 bra 	BB5_4974;

	setp.gt.u32	%p5336, %r50407, %r11624;
	@%p5336 bra 	BB5_4975;

	setp.ge.u32	%p5337, %r50407, %r11624;
	setp.ge.u32	%p5338, %r50408, %r11623;
	and.pred  	%p5339, %p5337, %p5338;
	@%p5339 bra 	BB5_4975;

BB5_4974:
	mov.u32 	%r36510, -21845;
	mov.u32 	%r36511, -1174470657;
	mov.u32 	%r36512, -1319895041;
	mov.u32 	%r36513, 514588670;
	mov.u32 	%r36514, -156174812;
	mov.u32 	%r36515, 1731252896;
	mov.u32 	%r36516, -209382721;
	mov.u32 	%r36517, 1685539716;
	mov.u32 	%r36518, 1129032919;
	mov.u32 	%r36519, 1260103606;
	mov.u32 	%r36520, 964683418;
	mov.u32 	%r36521, 436277738;
	// inline asm
	add.cc.u32 %r50420, %r50420, %r36510;
addc.cc.u32 %r50419, %r50419, %r36511;
addc.cc.u32 %r50418, %r50418, %r36512;
addc.cc.u32 %r50417, %r50417, %r36513;
addc.cc.u32 %r50416, %r50416, %r36514;
addc.cc.u32 %r50415, %r50415, %r36515;
addc.cc.u32 %r50414, %r50414, %r36516;
addc.cc.u32 %r50413, %r50413, %r36517;
addc.cc.u32 %r50412, %r50412, %r36518;
addc.cc.u32 %r50411, %r50411, %r36519;
addc.cc.u32 %r50410, %r50410, %r36520;
addc.u32 %r50409, %r50409, %r36521;

	// inline asm

BB5_4975:
	mov.u32 	%r50431, %r11612;
	mov.u32 	%r50424, %r11619;
	mov.u32 	%r50429, %r11614;
	mov.u32 	%r50422, %r11621;
	mov.u32 	%r50427, %r11616;
	mov.u32 	%r50432, %r11611;
	mov.u32 	%r50425, %r11618;
	mov.u32 	%r50430, %r11613;
	mov.u32 	%r50423, %r11620;
	mov.u32 	%r50428, %r11615;
	mov.u32 	%r50421, %r11622;
	mov.u32 	%r50426, %r11617;
	// inline asm
	sub.cc.u32 %r50432, %r50432, %r11623;
subc.cc.u32 %r50431, %r50431, %r11624;
subc.cc.u32 %r50430, %r50430, %r11625;
subc.cc.u32 %r50429, %r50429, %r11626;
subc.cc.u32 %r50428, %r50428, %r11627;
subc.cc.u32 %r50427, %r50427, %r11628;
subc.cc.u32 %r50426, %r50426, %r11629;
subc.cc.u32 %r50425, %r50425, %r11630;
subc.cc.u32 %r50424, %r50424, %r11631;
subc.cc.u32 %r50423, %r50423, %r11632;
subc.cc.u32 %r50422, %r50422, %r11633;
subc.u32 %r50421, %r50421, %r11634;

	// inline asm
	setp.gt.u32	%p5340, %r11622, %r11634;
	@%p5340 bra 	BB5_4998;

	setp.lt.u32	%p5341, %r11622, %r11634;
	@%p5341 bra 	BB5_4997;

	setp.gt.u32	%p5342, %r11621, %r11633;
	@%p5342 bra 	BB5_4998;

	setp.lt.u32	%p5343, %r11621, %r11633;
	@%p5343 bra 	BB5_4997;

	setp.gt.u32	%p5344, %r11620, %r11632;
	@%p5344 bra 	BB5_4998;

	setp.lt.u32	%p5345, %r11620, %r11632;
	@%p5345 bra 	BB5_4997;

	setp.gt.u32	%p5346, %r11619, %r11631;
	@%p5346 bra 	BB5_4998;

	setp.lt.u32	%p5347, %r11619, %r11631;
	@%p5347 bra 	BB5_4997;

	setp.gt.u32	%p5348, %r11618, %r11630;
	@%p5348 bra 	BB5_4998;

	setp.lt.u32	%p5349, %r11618, %r11630;
	@%p5349 bra 	BB5_4997;

	setp.gt.u32	%p5350, %r11617, %r11629;
	@%p5350 bra 	BB5_4998;

	setp.lt.u32	%p5351, %r11617, %r11629;
	@%p5351 bra 	BB5_4997;

	setp.gt.u32	%p5352, %r11616, %r11628;
	@%p5352 bra 	BB5_4998;

	setp.lt.u32	%p5353, %r11616, %r11628;
	@%p5353 bra 	BB5_4997;

	setp.gt.u32	%p5354, %r11615, %r11627;
	@%p5354 bra 	BB5_4998;

	setp.lt.u32	%p5355, %r11615, %r11627;
	@%p5355 bra 	BB5_4997;

	setp.gt.u32	%p5356, %r11614, %r11626;
	@%p5356 bra 	BB5_4998;

	setp.lt.u32	%p5357, %r11614, %r11626;
	@%p5357 bra 	BB5_4997;

	setp.gt.u32	%p5358, %r11613, %r11625;
	@%p5358 bra 	BB5_4998;

	setp.lt.u32	%p5359, %r11613, %r11625;
	@%p5359 bra 	BB5_4997;

	setp.gt.u32	%p5360, %r11612, %r11624;
	@%p5360 bra 	BB5_4998;

	setp.ge.u32	%p5361, %r11612, %r11624;
	setp.ge.u32	%p5362, %r11611, %r11623;
	and.pred  	%p5363, %p5361, %p5362;
	@%p5363 bra 	BB5_4998;

BB5_4997:
	mov.u32 	%r36582, -21845;
	mov.u32 	%r36583, -1174470657;
	mov.u32 	%r36584, -1319895041;
	mov.u32 	%r36585, 514588670;
	mov.u32 	%r36586, -156174812;
	mov.u32 	%r36587, 1731252896;
	mov.u32 	%r36588, -209382721;
	mov.u32 	%r36589, 1685539716;
	mov.u32 	%r36590, 1129032919;
	mov.u32 	%r36591, 1260103606;
	mov.u32 	%r36592, 964683418;
	mov.u32 	%r36593, 436277738;
	// inline asm
	add.cc.u32 %r50432, %r50432, %r36582;
addc.cc.u32 %r50431, %r50431, %r36583;
addc.cc.u32 %r50430, %r50430, %r36584;
addc.cc.u32 %r50429, %r50429, %r36585;
addc.cc.u32 %r50428, %r50428, %r36586;
addc.cc.u32 %r50427, %r50427, %r36587;
addc.cc.u32 %r50426, %r50426, %r36588;
addc.cc.u32 %r50425, %r50425, %r36589;
addc.cc.u32 %r50424, %r50424, %r36590;
addc.cc.u32 %r50423, %r50423, %r36591;
addc.cc.u32 %r50422, %r50422, %r36592;
addc.u32 %r50421, %r50421, %r36593;

	// inline asm

BB5_4998:
	// Callseq Start 215
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r10315;
	st.param.b32	[param0+4], %r10316;
	st.param.b32	[param0+8], %r10317;
	st.param.b32	[param0+12], %r10318;
	st.param.b32	[param0+16], %r10319;
	st.param.b32	[param0+20], %r10320;
	st.param.b32	[param0+24], %r10321;
	st.param.b32	[param0+28], %r10322;
	st.param.b32	[param0+32], %r10323;
	st.param.b32	[param0+36], %r10324;
	st.param.b32	[param0+40], %r10325;
	st.param.b32	[param0+44], %r10326;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r51213;
	st.param.b32	[param1+4], %r51214;
	st.param.b32	[param1+8], %r51215;
	st.param.b32	[param1+12], %r51216;
	st.param.b32	[param1+16], %r51217;
	st.param.b32	[param1+20], %r51218;
	st.param.b32	[param1+24], %r51219;
	st.param.b32	[param1+28], %r51220;
	st.param.b32	[param1+32], %r51221;
	st.param.b32	[param1+36], %r51222;
	st.param.b32	[param1+40], %r51223;
	st.param.b32	[param1+44], %r51224;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r11815, [retval0+0];
	ld.param.b32	%r11816, [retval0+4];
	ld.param.b32	%r11817, [retval0+8];
	ld.param.b32	%r11818, [retval0+12];
	ld.param.b32	%r11819, [retval0+16];
	ld.param.b32	%r11820, [retval0+20];
	ld.param.b32	%r11821, [retval0+24];
	ld.param.b32	%r11822, [retval0+28];
	ld.param.b32	%r11823, [retval0+32];
	ld.param.b32	%r11824, [retval0+36];
	ld.param.b32	%r11825, [retval0+40];
	ld.param.b32	%r11826, [retval0+44];
	
	//{
	}// Callseq End 215
	// Callseq Start 216
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r36606;
	st.param.b32	[param0+4], %r36607;
	st.param.b32	[param0+8], %r36608;
	st.param.b32	[param0+12], %r36609;
	st.param.b32	[param0+16], %r36610;
	st.param.b32	[param0+20], %r36611;
	st.param.b32	[param0+24], %r36612;
	st.param.b32	[param0+28], %r36613;
	st.param.b32	[param0+32], %r36614;
	st.param.b32	[param0+36], %r36615;
	st.param.b32	[param0+40], %r36616;
	st.param.b32	[param0+44], %r36617;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r51225;
	st.param.b32	[param1+4], %r51226;
	st.param.b32	[param1+8], %r51227;
	st.param.b32	[param1+12], %r51228;
	st.param.b32	[param1+16], %r51229;
	st.param.b32	[param1+20], %r51230;
	st.param.b32	[param1+24], %r51231;
	st.param.b32	[param1+28], %r51232;
	st.param.b32	[param1+32], %r51233;
	st.param.b32	[param1+36], %r51234;
	st.param.b32	[param1+40], %r51235;
	st.param.b32	[param1+44], %r51236;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r11827, [retval0+0];
	ld.param.b32	%r11828, [retval0+4];
	ld.param.b32	%r11829, [retval0+8];
	ld.param.b32	%r11830, [retval0+12];
	ld.param.b32	%r11831, [retval0+16];
	ld.param.b32	%r11832, [retval0+20];
	ld.param.b32	%r11833, [retval0+24];
	ld.param.b32	%r11834, [retval0+28];
	ld.param.b32	%r11835, [retval0+32];
	ld.param.b32	%r11836, [retval0+36];
	ld.param.b32	%r11837, [retval0+40];
	ld.param.b32	%r11838, [retval0+44];
	
	//{
	}// Callseq End 216
	// inline asm
	add.cc.u32 %r36606, %r36606, %r10315;
addc.cc.u32 %r36607, %r36607, %r10316;
addc.cc.u32 %r36608, %r36608, %r10317;
addc.cc.u32 %r36609, %r36609, %r10318;
addc.cc.u32 %r36610, %r36610, %r10319;
addc.cc.u32 %r36611, %r36611, %r10320;
addc.cc.u32 %r36612, %r36612, %r10321;
addc.cc.u32 %r36613, %r36613, %r10322;
addc.cc.u32 %r36614, %r36614, %r10323;
addc.cc.u32 %r36615, %r36615, %r10324;
addc.cc.u32 %r36616, %r36616, %r10325;
addc.u32 %r36617, %r36617, %r10326;

	// inline asm
	setp.gt.u32	%p5364, %r36617, 436277738;
	@%p5364 bra 	BB5_5020;

	setp.lt.u32	%p5365, %r36617, 436277738;
	@%p5365 bra 	BB5_5021;

	setp.gt.u32	%p5366, %r36616, 964683418;
	@%p5366 bra 	BB5_5020;

	setp.lt.u32	%p5367, %r36616, 964683418;
	@%p5367 bra 	BB5_5021;

	setp.gt.u32	%p5368, %r36615, 1260103606;
	@%p5368 bra 	BB5_5020;

	setp.lt.u32	%p5369, %r36615, 1260103606;
	@%p5369 bra 	BB5_5021;

	setp.gt.u32	%p5370, %r36614, 1129032919;
	@%p5370 bra 	BB5_5020;

	setp.lt.u32	%p5371, %r36614, 1129032919;
	@%p5371 bra 	BB5_5021;

	setp.gt.u32	%p5372, %r36613, 1685539716;
	@%p5372 bra 	BB5_5020;

	setp.lt.u32	%p5373, %r36613, 1685539716;
	@%p5373 bra 	BB5_5021;

	setp.gt.u32	%p5374, %r36612, -209382721;
	@%p5374 bra 	BB5_5020;

	setp.lt.u32	%p5375, %r36612, -209382721;
	@%p5375 bra 	BB5_5021;

	setp.gt.u32	%p5376, %r36611, 1731252896;
	@%p5376 bra 	BB5_5020;

	setp.lt.u32	%p5377, %r36611, 1731252896;
	@%p5377 bra 	BB5_5021;

	setp.gt.u32	%p5378, %r36610, -156174812;
	@%p5378 bra 	BB5_5020;

	setp.lt.u32	%p5379, %r36610, -156174812;
	@%p5379 bra 	BB5_5021;

	setp.gt.u32	%p5380, %r36609, 514588670;
	@%p5380 bra 	BB5_5020;

	setp.lt.u32	%p5381, %r36609, 514588670;
	@%p5381 bra 	BB5_5021;

	setp.gt.u32	%p5382, %r36608, -1319895041;
	@%p5382 bra 	BB5_5020;

	setp.lt.u32	%p5383, %r36608, -1319895041;
	@%p5383 bra 	BB5_5021;

	setp.gt.u32	%p5384, %r36607, -1174470657;
	@%p5384 bra 	BB5_5020;

	setp.lt.u32	%p5385, %r36607, -1174470657;
	setp.lt.u32	%p5386, %r36606, -21845;
	or.pred  	%p5387, %p5385, %p5386;
	@%p5387 bra 	BB5_5021;

BB5_5020:
	mov.u32 	%r36654, -21845;
	mov.u32 	%r36655, -1174470657;
	mov.u32 	%r36656, -1319895041;
	mov.u32 	%r36657, 514588670;
	mov.u32 	%r36658, -156174812;
	mov.u32 	%r36659, 1731252896;
	mov.u32 	%r36660, -209382721;
	mov.u32 	%r36661, 1685539716;
	mov.u32 	%r36662, 1129032919;
	mov.u32 	%r36663, 1260103606;
	mov.u32 	%r36664, 964683418;
	mov.u32 	%r36665, 436277738;
	// inline asm
	sub.cc.u32 %r36606, %r36606, %r36654;
subc.cc.u32 %r36607, %r36607, %r36655;
subc.cc.u32 %r36608, %r36608, %r36656;
subc.cc.u32 %r36609, %r36609, %r36657;
subc.cc.u32 %r36610, %r36610, %r36658;
subc.cc.u32 %r36611, %r36611, %r36659;
subc.cc.u32 %r36612, %r36612, %r36660;
subc.cc.u32 %r36613, %r36613, %r36661;
subc.cc.u32 %r36614, %r36614, %r36662;
subc.cc.u32 %r36615, %r36615, %r36663;
subc.cc.u32 %r36616, %r36616, %r36664;
subc.u32 %r36617, %r36617, %r36665;

	// inline asm

BB5_5021:
	// Callseq Start 217
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r36606;
	st.param.b32	[param0+4], %r36607;
	st.param.b32	[param0+8], %r36608;
	st.param.b32	[param0+12], %r36609;
	st.param.b32	[param0+16], %r36610;
	st.param.b32	[param0+20], %r36611;
	st.param.b32	[param0+24], %r36612;
	st.param.b32	[param0+28], %r36613;
	st.param.b32	[param0+32], %r36614;
	st.param.b32	[param0+36], %r36615;
	st.param.b32	[param0+40], %r36616;
	st.param.b32	[param0+44], %r36617;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r34906;
	st.param.b32	[param1+4], %r34907;
	st.param.b32	[param1+8], %r34908;
	st.param.b32	[param1+12], %r34909;
	st.param.b32	[param1+16], %r34910;
	st.param.b32	[param1+20], %r34911;
	st.param.b32	[param1+24], %r34912;
	st.param.b32	[param1+28], %r34913;
	st.param.b32	[param1+32], %r34914;
	st.param.b32	[param1+36], %r34915;
	st.param.b32	[param1+40], %r34916;
	st.param.b32	[param1+44], %r34917;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r36702, [retval0+0];
	ld.param.b32	%r36703, [retval0+4];
	ld.param.b32	%r36704, [retval0+8];
	ld.param.b32	%r36705, [retval0+12];
	ld.param.b32	%r36706, [retval0+16];
	ld.param.b32	%r36707, [retval0+20];
	ld.param.b32	%r36708, [retval0+24];
	ld.param.b32	%r36709, [retval0+28];
	ld.param.b32	%r36710, [retval0+32];
	ld.param.b32	%r36711, [retval0+36];
	ld.param.b32	%r36712, [retval0+40];
	ld.param.b32	%r36713, [retval0+44];
	
	//{
	}// Callseq End 217
	mov.u32 	%r50450, %r36708;
	mov.u32 	%r50455, %r36703;
	mov.u32 	%r50448, %r36710;
	mov.u32 	%r50453, %r36705;
	mov.u32 	%r50446, %r36712;
	mov.u32 	%r50451, %r36707;
	mov.u32 	%r50456, %r36702;
	mov.u32 	%r50449, %r36709;
	mov.u32 	%r50454, %r36704;
	mov.u32 	%r50447, %r36711;
	mov.u32 	%r50452, %r36706;
	mov.u32 	%r50445, %r36713;
	// inline asm
	sub.cc.u32 %r50456, %r50456, %r11815;
subc.cc.u32 %r50455, %r50455, %r11816;
subc.cc.u32 %r50454, %r50454, %r11817;
subc.cc.u32 %r50453, %r50453, %r11818;
subc.cc.u32 %r50452, %r50452, %r11819;
subc.cc.u32 %r50451, %r50451, %r11820;
subc.cc.u32 %r50450, %r50450, %r11821;
subc.cc.u32 %r50449, %r50449, %r11822;
subc.cc.u32 %r50448, %r50448, %r11823;
subc.cc.u32 %r50447, %r50447, %r11824;
subc.cc.u32 %r50446, %r50446, %r11825;
subc.u32 %r50445, %r50445, %r11826;

	// inline asm
	setp.gt.u32	%p5388, %r36713, %r11826;
	@%p5388 bra 	BB5_5044;

	setp.lt.u32	%p5389, %r36713, %r11826;
	@%p5389 bra 	BB5_5043;

	setp.gt.u32	%p5390, %r36712, %r11825;
	@%p5390 bra 	BB5_5044;

	setp.lt.u32	%p5391, %r36712, %r11825;
	@%p5391 bra 	BB5_5043;

	setp.gt.u32	%p5392, %r36711, %r11824;
	@%p5392 bra 	BB5_5044;

	setp.lt.u32	%p5393, %r36711, %r11824;
	@%p5393 bra 	BB5_5043;

	setp.gt.u32	%p5394, %r36710, %r11823;
	@%p5394 bra 	BB5_5044;

	setp.lt.u32	%p5395, %r36710, %r11823;
	@%p5395 bra 	BB5_5043;

	setp.gt.u32	%p5396, %r36709, %r11822;
	@%p5396 bra 	BB5_5044;

	setp.lt.u32	%p5397, %r36709, %r11822;
	@%p5397 bra 	BB5_5043;

	setp.gt.u32	%p5398, %r36708, %r11821;
	@%p5398 bra 	BB5_5044;

	setp.lt.u32	%p5399, %r36708, %r11821;
	@%p5399 bra 	BB5_5043;

	setp.gt.u32	%p5400, %r36707, %r11820;
	@%p5400 bra 	BB5_5044;

	setp.lt.u32	%p5401, %r36707, %r11820;
	@%p5401 bra 	BB5_5043;

	setp.gt.u32	%p5402, %r36706, %r11819;
	@%p5402 bra 	BB5_5044;

	setp.lt.u32	%p5403, %r36706, %r11819;
	@%p5403 bra 	BB5_5043;

	setp.gt.u32	%p5404, %r36705, %r11818;
	@%p5404 bra 	BB5_5044;

	setp.lt.u32	%p5405, %r36705, %r11818;
	@%p5405 bra 	BB5_5043;

	setp.gt.u32	%p5406, %r36704, %r11817;
	@%p5406 bra 	BB5_5044;

	setp.lt.u32	%p5407, %r36704, %r11817;
	@%p5407 bra 	BB5_5043;

	setp.gt.u32	%p5408, %r36703, %r11816;
	@%p5408 bra 	BB5_5044;

	setp.ge.u32	%p5409, %r36703, %r11816;
	setp.ge.u32	%p5410, %r36702, %r11815;
	and.pred  	%p5411, %p5409, %p5410;
	@%p5411 bra 	BB5_5044;

BB5_5043:
	mov.u32 	%r36726, -21845;
	mov.u32 	%r36727, -1174470657;
	mov.u32 	%r36728, -1319895041;
	mov.u32 	%r36729, 514588670;
	mov.u32 	%r36730, -156174812;
	mov.u32 	%r36731, 1731252896;
	mov.u32 	%r36732, -209382721;
	mov.u32 	%r36733, 1685539716;
	mov.u32 	%r36734, 1129032919;
	mov.u32 	%r36735, 1260103606;
	mov.u32 	%r36736, 964683418;
	mov.u32 	%r36737, 436277738;
	// inline asm
	add.cc.u32 %r50456, %r50456, %r36726;
addc.cc.u32 %r50455, %r50455, %r36727;
addc.cc.u32 %r50454, %r50454, %r36728;
addc.cc.u32 %r50453, %r50453, %r36729;
addc.cc.u32 %r50452, %r50452, %r36730;
addc.cc.u32 %r50451, %r50451, %r36731;
addc.cc.u32 %r50450, %r50450, %r36732;
addc.cc.u32 %r50449, %r50449, %r36733;
addc.cc.u32 %r50448, %r50448, %r36734;
addc.cc.u32 %r50447, %r50447, %r36735;
addc.cc.u32 %r50446, %r50446, %r36736;
addc.u32 %r50445, %r50445, %r36737;

	// inline asm

BB5_5044:
	mov.u32 	%r50459, %r50447;
	mov.u32 	%r50466, %r50454;
	mov.u32 	%r50461, %r50449;
	mov.u32 	%r50468, %r50456;
	mov.u32 	%r50463, %r50451;
	mov.u32 	%r50458, %r50446;
	mov.u32 	%r50465, %r50453;
	mov.u32 	%r50460, %r50448;
	mov.u32 	%r50467, %r50455;
	mov.u32 	%r50462, %r50450;
	mov.u32 	%r50457, %r50445;
	mov.u32 	%r50464, %r50452;
	// inline asm
	sub.cc.u32 %r50468, %r50468, %r11827;
subc.cc.u32 %r50467, %r50467, %r11828;
subc.cc.u32 %r50466, %r50466, %r11829;
subc.cc.u32 %r50465, %r50465, %r11830;
subc.cc.u32 %r50464, %r50464, %r11831;
subc.cc.u32 %r50463, %r50463, %r11832;
subc.cc.u32 %r50462, %r50462, %r11833;
subc.cc.u32 %r50461, %r50461, %r11834;
subc.cc.u32 %r50460, %r50460, %r11835;
subc.cc.u32 %r50459, %r50459, %r11836;
subc.cc.u32 %r50458, %r50458, %r11837;
subc.u32 %r50457, %r50457, %r11838;

	// inline asm
	setp.gt.u32	%p5412, %r50445, %r11838;
	@%p5412 bra 	BB5_5067;

	setp.lt.u32	%p5413, %r50445, %r11838;
	@%p5413 bra 	BB5_5066;

	setp.gt.u32	%p5414, %r50446, %r11837;
	@%p5414 bra 	BB5_5067;

	setp.lt.u32	%p5415, %r50446, %r11837;
	@%p5415 bra 	BB5_5066;

	setp.gt.u32	%p5416, %r50447, %r11836;
	@%p5416 bra 	BB5_5067;

	setp.lt.u32	%p5417, %r50447, %r11836;
	@%p5417 bra 	BB5_5066;

	setp.gt.u32	%p5418, %r50448, %r11835;
	@%p5418 bra 	BB5_5067;

	setp.lt.u32	%p5419, %r50448, %r11835;
	@%p5419 bra 	BB5_5066;

	setp.gt.u32	%p5420, %r50449, %r11834;
	@%p5420 bra 	BB5_5067;

	setp.lt.u32	%p5421, %r50449, %r11834;
	@%p5421 bra 	BB5_5066;

	setp.gt.u32	%p5422, %r50450, %r11833;
	@%p5422 bra 	BB5_5067;

	setp.lt.u32	%p5423, %r50450, %r11833;
	@%p5423 bra 	BB5_5066;

	setp.gt.u32	%p5424, %r50451, %r11832;
	@%p5424 bra 	BB5_5067;

	setp.lt.u32	%p5425, %r50451, %r11832;
	@%p5425 bra 	BB5_5066;

	setp.gt.u32	%p5426, %r50452, %r11831;
	@%p5426 bra 	BB5_5067;

	setp.lt.u32	%p5427, %r50452, %r11831;
	@%p5427 bra 	BB5_5066;

	setp.gt.u32	%p5428, %r50453, %r11830;
	@%p5428 bra 	BB5_5067;

	setp.lt.u32	%p5429, %r50453, %r11830;
	@%p5429 bra 	BB5_5066;

	setp.gt.u32	%p5430, %r50454, %r11829;
	@%p5430 bra 	BB5_5067;

	setp.lt.u32	%p5431, %r50454, %r11829;
	@%p5431 bra 	BB5_5066;

	setp.gt.u32	%p5432, %r50455, %r11828;
	@%p5432 bra 	BB5_5067;

	setp.ge.u32	%p5433, %r50455, %r11828;
	setp.ge.u32	%p5434, %r50456, %r11827;
	and.pred  	%p5435, %p5433, %p5434;
	@%p5435 bra 	BB5_5067;

BB5_5066:
	mov.u32 	%r36798, -21845;
	mov.u32 	%r36799, -1174470657;
	mov.u32 	%r36800, -1319895041;
	mov.u32 	%r36801, 514588670;
	mov.u32 	%r36802, -156174812;
	mov.u32 	%r36803, 1731252896;
	mov.u32 	%r36804, -209382721;
	mov.u32 	%r36805, 1685539716;
	mov.u32 	%r36806, 1129032919;
	mov.u32 	%r36807, 1260103606;
	mov.u32 	%r36808, 964683418;
	mov.u32 	%r36809, 436277738;
	// inline asm
	add.cc.u32 %r50468, %r50468, %r36798;
addc.cc.u32 %r50467, %r50467, %r36799;
addc.cc.u32 %r50466, %r50466, %r36800;
addc.cc.u32 %r50465, %r50465, %r36801;
addc.cc.u32 %r50464, %r50464, %r36802;
addc.cc.u32 %r50463, %r50463, %r36803;
addc.cc.u32 %r50462, %r50462, %r36804;
addc.cc.u32 %r50461, %r50461, %r36805;
addc.cc.u32 %r50460, %r50460, %r36806;
addc.cc.u32 %r50459, %r50459, %r36807;
addc.cc.u32 %r50458, %r50458, %r36808;
addc.u32 %r50457, %r50457, %r36809;

	// inline asm

BB5_5067:
	mov.u32 	%r36823, %r11816;
	mov.u32 	%r36830, %r11823;
	mov.u32 	%r36825, %r11818;
	mov.u32 	%r36832, %r11825;
	mov.u32 	%r36827, %r11820;
	mov.u32 	%r36822, %r11815;
	mov.u32 	%r36829, %r11822;
	mov.u32 	%r36824, %r11817;
	mov.u32 	%r36831, %r11824;
	mov.u32 	%r36826, %r11819;
	mov.u32 	%r36833, %r11826;
	mov.u32 	%r36828, %r11821;
	// inline asm
	sub.cc.u32 %r36822, %r36822, %r11827;
subc.cc.u32 %r36823, %r36823, %r11828;
subc.cc.u32 %r36824, %r36824, %r11829;
subc.cc.u32 %r36825, %r36825, %r11830;
subc.cc.u32 %r36826, %r36826, %r11831;
subc.cc.u32 %r36827, %r36827, %r11832;
subc.cc.u32 %r36828, %r36828, %r11833;
subc.cc.u32 %r36829, %r36829, %r11834;
subc.cc.u32 %r36830, %r36830, %r11835;
subc.cc.u32 %r36831, %r36831, %r11836;
subc.cc.u32 %r36832, %r36832, %r11837;
subc.u32 %r36833, %r36833, %r11838;

	// inline asm
	setp.gt.u32	%p5436, %r11826, %r11838;
	@%p5436 bra 	BB5_5090;

	setp.lt.u32	%p5437, %r11826, %r11838;
	@%p5437 bra 	BB5_5089;

	setp.gt.u32	%p5438, %r11825, %r11837;
	@%p5438 bra 	BB5_5090;

	setp.lt.u32	%p5439, %r11825, %r11837;
	@%p5439 bra 	BB5_5089;

	setp.gt.u32	%p5440, %r11824, %r11836;
	@%p5440 bra 	BB5_5090;

	setp.lt.u32	%p5441, %r11824, %r11836;
	@%p5441 bra 	BB5_5089;

	setp.gt.u32	%p5442, %r11823, %r11835;
	@%p5442 bra 	BB5_5090;

	setp.lt.u32	%p5443, %r11823, %r11835;
	@%p5443 bra 	BB5_5089;

	setp.gt.u32	%p5444, %r11822, %r11834;
	@%p5444 bra 	BB5_5090;

	setp.lt.u32	%p5445, %r11822, %r11834;
	@%p5445 bra 	BB5_5089;

	setp.gt.u32	%p5446, %r11821, %r11833;
	@%p5446 bra 	BB5_5090;

	setp.lt.u32	%p5447, %r11821, %r11833;
	@%p5447 bra 	BB5_5089;

	setp.gt.u32	%p5448, %r11820, %r11832;
	@%p5448 bra 	BB5_5090;

	setp.lt.u32	%p5449, %r11820, %r11832;
	@%p5449 bra 	BB5_5089;

	setp.gt.u32	%p5450, %r11819, %r11831;
	@%p5450 bra 	BB5_5090;

	setp.lt.u32	%p5451, %r11819, %r11831;
	@%p5451 bra 	BB5_5089;

	setp.gt.u32	%p5452, %r11818, %r11830;
	@%p5452 bra 	BB5_5090;

	setp.lt.u32	%p5453, %r11818, %r11830;
	@%p5453 bra 	BB5_5089;

	setp.gt.u32	%p5454, %r11817, %r11829;
	@%p5454 bra 	BB5_5090;

	setp.lt.u32	%p5455, %r11817, %r11829;
	@%p5455 bra 	BB5_5089;

	setp.gt.u32	%p5456, %r11816, %r11828;
	@%p5456 bra 	BB5_5090;

	setp.ge.u32	%p5457, %r11816, %r11828;
	setp.ge.u32	%p5458, %r11815, %r11827;
	and.pred  	%p5459, %p5457, %p5458;
	@%p5459 bra 	BB5_5090;

BB5_5089:
	mov.u32 	%r36870, -21845;
	mov.u32 	%r36871, -1174470657;
	mov.u32 	%r36872, -1319895041;
	mov.u32 	%r36873, 514588670;
	mov.u32 	%r36874, -156174812;
	mov.u32 	%r36875, 1731252896;
	mov.u32 	%r36876, -209382721;
	mov.u32 	%r36877, 1685539716;
	mov.u32 	%r36878, 1129032919;
	mov.u32 	%r36879, 1260103606;
	mov.u32 	%r36880, 964683418;
	mov.u32 	%r36881, 436277738;
	// inline asm
	add.cc.u32 %r36822, %r36822, %r36870;
addc.cc.u32 %r36823, %r36823, %r36871;
addc.cc.u32 %r36824, %r36824, %r36872;
addc.cc.u32 %r36825, %r36825, %r36873;
addc.cc.u32 %r36826, %r36826, %r36874;
addc.cc.u32 %r36827, %r36827, %r36875;
addc.cc.u32 %r36828, %r36828, %r36876;
addc.cc.u32 %r36829, %r36829, %r36877;
addc.cc.u32 %r36830, %r36830, %r36878;
addc.cc.u32 %r36831, %r36831, %r36879;
addc.cc.u32 %r36832, %r36832, %r36880;
addc.u32 %r36833, %r36833, %r36881;

	// inline asm

BB5_5090:
	// Callseq Start 218
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r36822;
	st.param.b32	[param0+4], %r36823;
	st.param.b32	[param0+8], %r36824;
	st.param.b32	[param0+12], %r36825;
	st.param.b32	[param0+16], %r36826;
	st.param.b32	[param0+20], %r36827;
	st.param.b32	[param0+24], %r36828;
	st.param.b32	[param0+28], %r36829;
	st.param.b32	[param0+32], %r36830;
	st.param.b32	[param0+36], %r36831;
	st.param.b32	[param0+40], %r36832;
	st.param.b32	[param0+44], %r36833;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r10483;
	st.param.b32	[param1+4], %r10484;
	st.param.b32	[param1+8], %r10485;
	st.param.b32	[param1+12], %r10486;
	st.param.b32	[param1+16], %r10487;
	st.param.b32	[param1+20], %r10488;
	st.param.b32	[param1+24], %r10489;
	st.param.b32	[param1+28], %r10490;
	st.param.b32	[param1+32], %r10491;
	st.param.b32	[param1+36], %r10492;
	st.param.b32	[param1+40], %r10493;
	st.param.b32	[param1+44], %r10494;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r12019, [retval0+0];
	ld.param.b32	%r12020, [retval0+4];
	ld.param.b32	%r12021, [retval0+8];
	ld.param.b32	%r12022, [retval0+12];
	ld.param.b32	%r12023, [retval0+16];
	ld.param.b32	%r12024, [retval0+20];
	ld.param.b32	%r12025, [retval0+24];
	ld.param.b32	%r12026, [retval0+28];
	ld.param.b32	%r12027, [retval0+32];
	ld.param.b32	%r12028, [retval0+36];
	ld.param.b32	%r12029, [retval0+40];
	ld.param.b32	%r12030, [retval0+44];
	
	//{
	}// Callseq End 218
	// Callseq Start 219
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r50468;
	st.param.b32	[param0+4], %r50467;
	st.param.b32	[param0+8], %r50466;
	st.param.b32	[param0+12], %r50465;
	st.param.b32	[param0+16], %r50464;
	st.param.b32	[param0+20], %r50463;
	st.param.b32	[param0+24], %r50462;
	st.param.b32	[param0+28], %r50461;
	st.param.b32	[param0+32], %r50460;
	st.param.b32	[param0+36], %r50459;
	st.param.b32	[param0+40], %r50458;
	st.param.b32	[param0+44], %r50457;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r50180;
	st.param.b32	[param1+4], %r50179;
	st.param.b32	[param1+8], %r50178;
	st.param.b32	[param1+12], %r50177;
	st.param.b32	[param1+16], %r50176;
	st.param.b32	[param1+20], %r50175;
	st.param.b32	[param1+24], %r50174;
	st.param.b32	[param1+28], %r50173;
	st.param.b32	[param1+32], %r50172;
	st.param.b32	[param1+36], %r50171;
	st.param.b32	[param1+40], %r50170;
	st.param.b32	[param1+44], %r50169;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r12031, [retval0+0];
	ld.param.b32	%r12032, [retval0+4];
	ld.param.b32	%r12033, [retval0+8];
	ld.param.b32	%r12034, [retval0+12];
	ld.param.b32	%r12035, [retval0+16];
	ld.param.b32	%r12036, [retval0+20];
	ld.param.b32	%r12037, [retval0+24];
	ld.param.b32	%r12038, [retval0+28];
	ld.param.b32	%r12039, [retval0+32];
	ld.param.b32	%r12040, [retval0+36];
	ld.param.b32	%r12041, [retval0+40];
	ld.param.b32	%r12042, [retval0+44];
	
	//{
	}// Callseq End 219
	// inline asm
	add.cc.u32 %r50468, %r50468, %r36822;
addc.cc.u32 %r50467, %r50467, %r36823;
addc.cc.u32 %r50466, %r50466, %r36824;
addc.cc.u32 %r50465, %r50465, %r36825;
addc.cc.u32 %r50464, %r50464, %r36826;
addc.cc.u32 %r50463, %r50463, %r36827;
addc.cc.u32 %r50462, %r50462, %r36828;
addc.cc.u32 %r50461, %r50461, %r36829;
addc.cc.u32 %r50460, %r50460, %r36830;
addc.cc.u32 %r50459, %r50459, %r36831;
addc.cc.u32 %r50458, %r50458, %r36832;
addc.u32 %r50457, %r50457, %r36833;

	// inline asm
	setp.gt.u32	%p5460, %r50457, 436277738;
	@%p5460 bra 	BB5_5112;

	setp.lt.u32	%p5461, %r50457, 436277738;
	@%p5461 bra 	BB5_5113;

	setp.gt.u32	%p5462, %r50458, 964683418;
	@%p5462 bra 	BB5_5112;

	setp.lt.u32	%p5463, %r50458, 964683418;
	@%p5463 bra 	BB5_5113;

	setp.gt.u32	%p5464, %r50459, 1260103606;
	@%p5464 bra 	BB5_5112;

	setp.lt.u32	%p5465, %r50459, 1260103606;
	@%p5465 bra 	BB5_5113;

	setp.gt.u32	%p5466, %r50460, 1129032919;
	@%p5466 bra 	BB5_5112;

	setp.lt.u32	%p5467, %r50460, 1129032919;
	@%p5467 bra 	BB5_5113;

	setp.gt.u32	%p5468, %r50461, 1685539716;
	@%p5468 bra 	BB5_5112;

	setp.lt.u32	%p5469, %r50461, 1685539716;
	@%p5469 bra 	BB5_5113;

	setp.gt.u32	%p5470, %r50462, -209382721;
	@%p5470 bra 	BB5_5112;

	setp.lt.u32	%p5471, %r50462, -209382721;
	@%p5471 bra 	BB5_5113;

	setp.gt.u32	%p5472, %r50463, 1731252896;
	@%p5472 bra 	BB5_5112;

	setp.lt.u32	%p5473, %r50463, 1731252896;
	@%p5473 bra 	BB5_5113;

	setp.gt.u32	%p5474, %r50464, -156174812;
	@%p5474 bra 	BB5_5112;

	setp.lt.u32	%p5475, %r50464, -156174812;
	@%p5475 bra 	BB5_5113;

	setp.gt.u32	%p5476, %r50465, 514588670;
	@%p5476 bra 	BB5_5112;

	setp.lt.u32	%p5477, %r50465, 514588670;
	@%p5477 bra 	BB5_5113;

	setp.gt.u32	%p5478, %r50466, -1319895041;
	@%p5478 bra 	BB5_5112;

	setp.lt.u32	%p5479, %r50466, -1319895041;
	@%p5479 bra 	BB5_5113;

	setp.gt.u32	%p5480, %r50467, -1174470657;
	@%p5480 bra 	BB5_5112;

	setp.lt.u32	%p5481, %r50467, -1174470657;
	setp.lt.u32	%p5482, %r50468, -21845;
	or.pred  	%p5483, %p5481, %p5482;
	@%p5483 bra 	BB5_5113;

BB5_5112:
	mov.u32 	%r36942, -21845;
	mov.u32 	%r36943, -1174470657;
	mov.u32 	%r36944, -1319895041;
	mov.u32 	%r36945, 514588670;
	mov.u32 	%r36946, -156174812;
	mov.u32 	%r36947, 1731252896;
	mov.u32 	%r36948, -209382721;
	mov.u32 	%r36949, 1685539716;
	mov.u32 	%r36950, 1129032919;
	mov.u32 	%r36951, 1260103606;
	mov.u32 	%r36952, 964683418;
	mov.u32 	%r36953, 436277738;
	// inline asm
	sub.cc.u32 %r50468, %r50468, %r36942;
subc.cc.u32 %r50467, %r50467, %r36943;
subc.cc.u32 %r50466, %r50466, %r36944;
subc.cc.u32 %r50465, %r50465, %r36945;
subc.cc.u32 %r50464, %r50464, %r36946;
subc.cc.u32 %r50463, %r50463, %r36947;
subc.cc.u32 %r50462, %r50462, %r36948;
subc.cc.u32 %r50461, %r50461, %r36949;
subc.cc.u32 %r50460, %r50460, %r36950;
subc.cc.u32 %r50459, %r50459, %r36951;
subc.cc.u32 %r50458, %r50458, %r36952;
subc.u32 %r50457, %r50457, %r36953;

	// inline asm

BB5_5113:
	// Callseq Start 220
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r50468;
	st.param.b32	[param0+4], %r50467;
	st.param.b32	[param0+8], %r50466;
	st.param.b32	[param0+12], %r50465;
	st.param.b32	[param0+16], %r50464;
	st.param.b32	[param0+20], %r50463;
	st.param.b32	[param0+24], %r50462;
	st.param.b32	[param0+28], %r50461;
	st.param.b32	[param0+32], %r50460;
	st.param.b32	[param0+36], %r50459;
	st.param.b32	[param0+40], %r50458;
	st.param.b32	[param0+44], %r50457;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r35670;
	st.param.b32	[param1+4], %r35671;
	st.param.b32	[param1+8], %r35672;
	st.param.b32	[param1+12], %r35673;
	st.param.b32	[param1+16], %r35674;
	st.param.b32	[param1+20], %r35675;
	st.param.b32	[param1+24], %r35676;
	st.param.b32	[param1+28], %r35677;
	st.param.b32	[param1+32], %r35678;
	st.param.b32	[param1+36], %r35679;
	st.param.b32	[param1+40], %r35680;
	st.param.b32	[param1+44], %r35681;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r36990, [retval0+0];
	ld.param.b32	%r36991, [retval0+4];
	ld.param.b32	%r36992, [retval0+8];
	ld.param.b32	%r36993, [retval0+12];
	ld.param.b32	%r36994, [retval0+16];
	ld.param.b32	%r36995, [retval0+20];
	ld.param.b32	%r36996, [retval0+24];
	ld.param.b32	%r36997, [retval0+28];
	ld.param.b32	%r36998, [retval0+32];
	ld.param.b32	%r36999, [retval0+36];
	ld.param.b32	%r37000, [retval0+40];
	ld.param.b32	%r37001, [retval0+44];
	
	//{
	}// Callseq End 220
	mov.u32 	%r50498, %r36996;
	mov.u32 	%r50503, %r36991;
	mov.u32 	%r50496, %r36998;
	mov.u32 	%r50501, %r36993;
	mov.u32 	%r50494, %r37000;
	mov.u32 	%r50499, %r36995;
	mov.u32 	%r50504, %r36990;
	mov.u32 	%r50497, %r36997;
	mov.u32 	%r50502, %r36992;
	mov.u32 	%r50495, %r36999;
	mov.u32 	%r50500, %r36994;
	mov.u32 	%r50493, %r37001;
	// inline asm
	sub.cc.u32 %r50504, %r50504, %r12019;
subc.cc.u32 %r50503, %r50503, %r12020;
subc.cc.u32 %r50502, %r50502, %r12021;
subc.cc.u32 %r50501, %r50501, %r12022;
subc.cc.u32 %r50500, %r50500, %r12023;
subc.cc.u32 %r50499, %r50499, %r12024;
subc.cc.u32 %r50498, %r50498, %r12025;
subc.cc.u32 %r50497, %r50497, %r12026;
subc.cc.u32 %r50496, %r50496, %r12027;
subc.cc.u32 %r50495, %r50495, %r12028;
subc.cc.u32 %r50494, %r50494, %r12029;
subc.u32 %r50493, %r50493, %r12030;

	// inline asm
	setp.gt.u32	%p5484, %r37001, %r12030;
	@%p5484 bra 	BB5_5136;

	setp.lt.u32	%p5485, %r37001, %r12030;
	@%p5485 bra 	BB5_5135;

	setp.gt.u32	%p5486, %r37000, %r12029;
	@%p5486 bra 	BB5_5136;

	setp.lt.u32	%p5487, %r37000, %r12029;
	@%p5487 bra 	BB5_5135;

	setp.gt.u32	%p5488, %r36999, %r12028;
	@%p5488 bra 	BB5_5136;

	setp.lt.u32	%p5489, %r36999, %r12028;
	@%p5489 bra 	BB5_5135;

	setp.gt.u32	%p5490, %r36998, %r12027;
	@%p5490 bra 	BB5_5136;

	setp.lt.u32	%p5491, %r36998, %r12027;
	@%p5491 bra 	BB5_5135;

	setp.gt.u32	%p5492, %r36997, %r12026;
	@%p5492 bra 	BB5_5136;

	setp.lt.u32	%p5493, %r36997, %r12026;
	@%p5493 bra 	BB5_5135;

	setp.gt.u32	%p5494, %r36996, %r12025;
	@%p5494 bra 	BB5_5136;

	setp.lt.u32	%p5495, %r36996, %r12025;
	@%p5495 bra 	BB5_5135;

	setp.gt.u32	%p5496, %r36995, %r12024;
	@%p5496 bra 	BB5_5136;

	setp.lt.u32	%p5497, %r36995, %r12024;
	@%p5497 bra 	BB5_5135;

	setp.gt.u32	%p5498, %r36994, %r12023;
	@%p5498 bra 	BB5_5136;

	setp.lt.u32	%p5499, %r36994, %r12023;
	@%p5499 bra 	BB5_5135;

	setp.gt.u32	%p5500, %r36993, %r12022;
	@%p5500 bra 	BB5_5136;

	setp.lt.u32	%p5501, %r36993, %r12022;
	@%p5501 bra 	BB5_5135;

	setp.gt.u32	%p5502, %r36992, %r12021;
	@%p5502 bra 	BB5_5136;

	setp.lt.u32	%p5503, %r36992, %r12021;
	@%p5503 bra 	BB5_5135;

	setp.gt.u32	%p5504, %r36991, %r12020;
	@%p5504 bra 	BB5_5136;

	setp.ge.u32	%p5505, %r36991, %r12020;
	setp.ge.u32	%p5506, %r36990, %r12019;
	and.pred  	%p5507, %p5505, %p5506;
	@%p5507 bra 	BB5_5136;

BB5_5135:
	mov.u32 	%r37014, -21845;
	mov.u32 	%r37015, -1174470657;
	mov.u32 	%r37016, -1319895041;
	mov.u32 	%r37017, 514588670;
	mov.u32 	%r37018, -156174812;
	mov.u32 	%r37019, 1731252896;
	mov.u32 	%r37020, -209382721;
	mov.u32 	%r37021, 1685539716;
	mov.u32 	%r37022, 1129032919;
	mov.u32 	%r37023, 1260103606;
	mov.u32 	%r37024, 964683418;
	mov.u32 	%r37025, 436277738;
	// inline asm
	add.cc.u32 %r50504, %r50504, %r37014;
addc.cc.u32 %r50503, %r50503, %r37015;
addc.cc.u32 %r50502, %r50502, %r37016;
addc.cc.u32 %r50501, %r50501, %r37017;
addc.cc.u32 %r50500, %r50500, %r37018;
addc.cc.u32 %r50499, %r50499, %r37019;
addc.cc.u32 %r50498, %r50498, %r37020;
addc.cc.u32 %r50497, %r50497, %r37021;
addc.cc.u32 %r50496, %r50496, %r37022;
addc.cc.u32 %r50495, %r50495, %r37023;
addc.cc.u32 %r50494, %r50494, %r37024;
addc.u32 %r50493, %r50493, %r37025;

	// inline asm

BB5_5136:
	mov.u32 	%r50514, %r50502;
	mov.u32 	%r50509, %r50497;
	mov.u32 	%r50516, %r50504;
	mov.u32 	%r50511, %r50499;
	mov.u32 	%r50506, %r50494;
	mov.u32 	%r50513, %r50501;
	mov.u32 	%r50508, %r50496;
	mov.u32 	%r50515, %r50503;
	mov.u32 	%r50510, %r50498;
	mov.u32 	%r50505, %r50493;
	mov.u32 	%r50512, %r50500;
	mov.u32 	%r50507, %r50495;
	// inline asm
	sub.cc.u32 %r50516, %r50516, %r12031;
subc.cc.u32 %r50515, %r50515, %r12032;
subc.cc.u32 %r50514, %r50514, %r12033;
subc.cc.u32 %r50513, %r50513, %r12034;
subc.cc.u32 %r50512, %r50512, %r12035;
subc.cc.u32 %r50511, %r50511, %r12036;
subc.cc.u32 %r50510, %r50510, %r12037;
subc.cc.u32 %r50509, %r50509, %r12038;
subc.cc.u32 %r50508, %r50508, %r12039;
subc.cc.u32 %r50507, %r50507, %r12040;
subc.cc.u32 %r50506, %r50506, %r12041;
subc.u32 %r50505, %r50505, %r12042;

	// inline asm
	setp.gt.u32	%p5508, %r50493, %r12042;
	@%p5508 bra 	BB5_5159;

	setp.lt.u32	%p5509, %r50493, %r12042;
	@%p5509 bra 	BB5_5158;

	setp.gt.u32	%p5510, %r50494, %r12041;
	@%p5510 bra 	BB5_5159;

	setp.lt.u32	%p5511, %r50494, %r12041;
	@%p5511 bra 	BB5_5158;

	setp.gt.u32	%p5512, %r50495, %r12040;
	@%p5512 bra 	BB5_5159;

	setp.lt.u32	%p5513, %r50495, %r12040;
	@%p5513 bra 	BB5_5158;

	setp.gt.u32	%p5514, %r50496, %r12039;
	@%p5514 bra 	BB5_5159;

	setp.lt.u32	%p5515, %r50496, %r12039;
	@%p5515 bra 	BB5_5158;

	setp.gt.u32	%p5516, %r50497, %r12038;
	@%p5516 bra 	BB5_5159;

	setp.lt.u32	%p5517, %r50497, %r12038;
	@%p5517 bra 	BB5_5158;

	setp.gt.u32	%p5518, %r50498, %r12037;
	@%p5518 bra 	BB5_5159;

	setp.lt.u32	%p5519, %r50498, %r12037;
	@%p5519 bra 	BB5_5158;

	setp.gt.u32	%p5520, %r50499, %r12036;
	@%p5520 bra 	BB5_5159;

	setp.lt.u32	%p5521, %r50499, %r12036;
	@%p5521 bra 	BB5_5158;

	setp.gt.u32	%p5522, %r50500, %r12035;
	@%p5522 bra 	BB5_5159;

	setp.lt.u32	%p5523, %r50500, %r12035;
	@%p5523 bra 	BB5_5158;

	setp.gt.u32	%p5524, %r50501, %r12034;
	@%p5524 bra 	BB5_5159;

	setp.lt.u32	%p5525, %r50501, %r12034;
	@%p5525 bra 	BB5_5158;

	setp.gt.u32	%p5526, %r50502, %r12033;
	@%p5526 bra 	BB5_5159;

	setp.lt.u32	%p5527, %r50502, %r12033;
	@%p5527 bra 	BB5_5158;

	setp.gt.u32	%p5528, %r50503, %r12032;
	@%p5528 bra 	BB5_5159;

	setp.ge.u32	%p5529, %r50503, %r12032;
	setp.ge.u32	%p5530, %r50504, %r12031;
	and.pred  	%p5531, %p5529, %p5530;
	@%p5531 bra 	BB5_5159;

BB5_5158:
	mov.u32 	%r37086, -21845;
	mov.u32 	%r37087, -1174470657;
	mov.u32 	%r37088, -1319895041;
	mov.u32 	%r37089, 514588670;
	mov.u32 	%r37090, -156174812;
	mov.u32 	%r37091, 1731252896;
	mov.u32 	%r37092, -209382721;
	mov.u32 	%r37093, 1685539716;
	mov.u32 	%r37094, 1129032919;
	mov.u32 	%r37095, 1260103606;
	mov.u32 	%r37096, 964683418;
	mov.u32 	%r37097, 436277738;
	// inline asm
	add.cc.u32 %r50516, %r50516, %r37086;
addc.cc.u32 %r50515, %r50515, %r37087;
addc.cc.u32 %r50514, %r50514, %r37088;
addc.cc.u32 %r50513, %r50513, %r37089;
addc.cc.u32 %r50512, %r50512, %r37090;
addc.cc.u32 %r50511, %r50511, %r37091;
addc.cc.u32 %r50510, %r50510, %r37092;
addc.cc.u32 %r50509, %r50509, %r37093;
addc.cc.u32 %r50508, %r50508, %r37094;
addc.cc.u32 %r50507, %r50507, %r37095;
addc.cc.u32 %r50506, %r50506, %r37096;
addc.u32 %r50505, %r50505, %r37097;

	// inline asm

BB5_5159:
	mov.u32 	%r50525, %r12022;
	mov.u32 	%r50518, %r12029;
	mov.u32 	%r50523, %r12024;
	mov.u32 	%r50528, %r12019;
	mov.u32 	%r50521, %r12026;
	mov.u32 	%r50526, %r12021;
	mov.u32 	%r50519, %r12028;
	mov.u32 	%r50524, %r12023;
	mov.u32 	%r50517, %r12030;
	mov.u32 	%r50522, %r12025;
	mov.u32 	%r50527, %r12020;
	mov.u32 	%r50520, %r12027;
	// inline asm
	sub.cc.u32 %r50528, %r50528, %r12031;
subc.cc.u32 %r50527, %r50527, %r12032;
subc.cc.u32 %r50526, %r50526, %r12033;
subc.cc.u32 %r50525, %r50525, %r12034;
subc.cc.u32 %r50524, %r50524, %r12035;
subc.cc.u32 %r50523, %r50523, %r12036;
subc.cc.u32 %r50522, %r50522, %r12037;
subc.cc.u32 %r50521, %r50521, %r12038;
subc.cc.u32 %r50520, %r50520, %r12039;
subc.cc.u32 %r50519, %r50519, %r12040;
subc.cc.u32 %r50518, %r50518, %r12041;
subc.u32 %r50517, %r50517, %r12042;

	// inline asm
	setp.gt.u32	%p5532, %r12030, %r12042;
	@%p5532 bra 	BB5_5182;

	setp.lt.u32	%p5533, %r12030, %r12042;
	@%p5533 bra 	BB5_5181;

	setp.gt.u32	%p5534, %r12029, %r12041;
	@%p5534 bra 	BB5_5182;

	setp.lt.u32	%p5535, %r12029, %r12041;
	@%p5535 bra 	BB5_5181;

	setp.gt.u32	%p5536, %r12028, %r12040;
	@%p5536 bra 	BB5_5182;

	setp.lt.u32	%p5537, %r12028, %r12040;
	@%p5537 bra 	BB5_5181;

	setp.gt.u32	%p5538, %r12027, %r12039;
	@%p5538 bra 	BB5_5182;

	setp.lt.u32	%p5539, %r12027, %r12039;
	@%p5539 bra 	BB5_5181;

	setp.gt.u32	%p5540, %r12026, %r12038;
	@%p5540 bra 	BB5_5182;

	setp.lt.u32	%p5541, %r12026, %r12038;
	@%p5541 bra 	BB5_5181;

	setp.gt.u32	%p5542, %r12025, %r12037;
	@%p5542 bra 	BB5_5182;

	setp.lt.u32	%p5543, %r12025, %r12037;
	@%p5543 bra 	BB5_5181;

	setp.gt.u32	%p5544, %r12024, %r12036;
	@%p5544 bra 	BB5_5182;

	setp.lt.u32	%p5545, %r12024, %r12036;
	@%p5545 bra 	BB5_5181;

	setp.gt.u32	%p5546, %r12023, %r12035;
	@%p5546 bra 	BB5_5182;

	setp.lt.u32	%p5547, %r12023, %r12035;
	@%p5547 bra 	BB5_5181;

	setp.gt.u32	%p5548, %r12022, %r12034;
	@%p5548 bra 	BB5_5182;

	setp.lt.u32	%p5549, %r12022, %r12034;
	@%p5549 bra 	BB5_5181;

	setp.gt.u32	%p5550, %r12021, %r12033;
	@%p5550 bra 	BB5_5182;

	setp.lt.u32	%p5551, %r12021, %r12033;
	@%p5551 bra 	BB5_5181;

	setp.gt.u32	%p5552, %r12020, %r12032;
	@%p5552 bra 	BB5_5182;

	setp.ge.u32	%p5553, %r12020, %r12032;
	setp.ge.u32	%p5554, %r12019, %r12031;
	and.pred  	%p5555, %p5553, %p5554;
	@%p5555 bra 	BB5_5182;

BB5_5181:
	mov.u32 	%r37158, -21845;
	mov.u32 	%r37159, -1174470657;
	mov.u32 	%r37160, -1319895041;
	mov.u32 	%r37161, 514588670;
	mov.u32 	%r37162, -156174812;
	mov.u32 	%r37163, 1731252896;
	mov.u32 	%r37164, -209382721;
	mov.u32 	%r37165, 1685539716;
	mov.u32 	%r37166, 1129032919;
	mov.u32 	%r37167, 1260103606;
	mov.u32 	%r37168, 964683418;
	mov.u32 	%r37169, 436277738;
	// inline asm
	add.cc.u32 %r50528, %r50528, %r37158;
addc.cc.u32 %r50527, %r50527, %r37159;
addc.cc.u32 %r50526, %r50526, %r37160;
addc.cc.u32 %r50525, %r50525, %r37161;
addc.cc.u32 %r50524, %r50524, %r37162;
addc.cc.u32 %r50523, %r50523, %r37163;
addc.cc.u32 %r50522, %r50522, %r37164;
addc.cc.u32 %r50521, %r50521, %r37165;
addc.cc.u32 %r50520, %r50520, %r37166;
addc.cc.u32 %r50519, %r50519, %r37167;
addc.cc.u32 %r50518, %r50518, %r37168;
addc.u32 %r50517, %r50517, %r37169;

	// inline asm

BB5_5182:
	mov.u16 	%rs82, 0;
	setp.ne.s32	%p5556, %r50276, %r50336;
	@%p5556 bra 	BB5_5186;

	setp.ne.s32	%p5557, %r50275, %r50335;
	setp.ne.s32	%p5558, %r50274, %r50334;
	or.pred  	%p5559, %p5557, %p5558;
	setp.ne.s32	%p5560, %r50273, %r50333;
	or.pred  	%p5561, %p5559, %p5560;
	setp.ne.s32	%p5562, %r50272, %r50332;
	or.pred  	%p5563, %p5561, %p5562;
	setp.ne.s32	%p5564, %r50271, %r50331;
	or.pred  	%p5565, %p5563, %p5564;
	setp.ne.s32	%p5566, %r50270, %r50330;
	or.pred  	%p5567, %p5565, %p5566;
	setp.ne.s32	%p5568, %r50269, %r50329;
	or.pred  	%p5569, %p5567, %p5568;
	setp.ne.s32	%p5570, %r50268, %r50328;
	or.pred  	%p5571, %p5569, %p5570;
	setp.ne.s32	%p5572, %r50267, %r50327;
	or.pred  	%p5573, %p5571, %p5572;
	setp.ne.s32	%p5574, %r50266, %r50326;
	or.pred  	%p5575, %p5573, %p5574;
	setp.ne.s32	%p5576, %r50265, %r50325;
	or.pred  	%p5577, %p5575, %p5576;
	setp.ne.s32	%p5578, %r50264, %r50324;
	or.pred  	%p5579, %p5577, %p5578;
	@%p5579 bra 	BB5_5186;

	setp.ne.s32	%p5580, %r50263, %r50323;
	setp.ne.s32	%p5581, %r50262, %r50322;
	or.pred  	%p5582, %p5580, %p5581;
	setp.ne.s32	%p5583, %r50261, %r50321;
	or.pred  	%p5584, %p5582, %p5583;
	setp.ne.s32	%p5585, %r50260, %r50320;
	or.pred  	%p5586, %p5584, %p5585;
	setp.ne.s32	%p5587, %r50259, %r50319;
	or.pred  	%p5588, %p5586, %p5587;
	setp.ne.s32	%p5589, %r50258, %r50318;
	or.pred  	%p5590, %p5588, %p5589;
	setp.ne.s32	%p5591, %r50257, %r50317;
	or.pred  	%p5592, %p5590, %p5591;
	setp.ne.s32	%p5593, %r50256, %r50316;
	or.pred  	%p5594, %p5592, %p5593;
	setp.ne.s32	%p5595, %r50255, %r50315;
	or.pred  	%p5596, %p5594, %p5595;
	setp.ne.s32	%p5597, %r50254, %r50314;
	or.pred  	%p5598, %p5596, %p5597;
	@%p5598 bra 	BB5_5186;

	setp.eq.s32	%p5599, %r50253, %r50313;
	selp.u16	%rs82, 1, 0, %p5599;

BB5_5186:
	setp.eq.s16	%p5600, %rs82, 0;
	@%p5600 bra 	BB5_5699;

	mov.u16 	%rs83, 0;
	setp.ne.s32	%p5601, %r50432, %r50528;
	@%p5601 bra 	BB5_5191;

	setp.ne.s32	%p5602, %r50431, %r50527;
	setp.ne.s32	%p5603, %r50430, %r50526;
	or.pred  	%p5604, %p5602, %p5603;
	setp.ne.s32	%p5605, %r50429, %r50525;
	or.pred  	%p5606, %p5604, %p5605;
	setp.ne.s32	%p5607, %r50428, %r50524;
	or.pred  	%p5608, %p5606, %p5607;
	setp.ne.s32	%p5609, %r50427, %r50523;
	or.pred  	%p5610, %p5608, %p5609;
	setp.ne.s32	%p5611, %r50426, %r50522;
	or.pred  	%p5612, %p5610, %p5611;
	setp.ne.s32	%p5613, %r50425, %r50521;
	or.pred  	%p5614, %p5612, %p5613;
	setp.ne.s32	%p5615, %r50424, %r50520;
	or.pred  	%p5616, %p5614, %p5615;
	setp.ne.s32	%p5617, %r50423, %r50519;
	or.pred  	%p5618, %p5616, %p5617;
	setp.ne.s32	%p5619, %r50422, %r50518;
	or.pred  	%p5620, %p5618, %p5619;
	setp.ne.s32	%p5621, %r50421, %r50517;
	or.pred  	%p5622, %p5620, %p5621;
	setp.ne.s32	%p5623, %r50420, %r50516;
	or.pred  	%p5624, %p5622, %p5623;
	@%p5624 bra 	BB5_5191;

	setp.ne.s32	%p5625, %r50419, %r50515;
	setp.ne.s32	%p5626, %r50418, %r50514;
	or.pred  	%p5627, %p5625, %p5626;
	setp.ne.s32	%p5628, %r50417, %r50513;
	or.pred  	%p5629, %p5627, %p5628;
	setp.ne.s32	%p5630, %r50416, %r50512;
	or.pred  	%p5631, %p5629, %p5630;
	setp.ne.s32	%p5632, %r50415, %r50511;
	or.pred  	%p5633, %p5631, %p5632;
	setp.ne.s32	%p5634, %r50414, %r50510;
	or.pred  	%p5635, %p5633, %p5634;
	setp.ne.s32	%p5636, %r50413, %r50509;
	or.pred  	%p5637, %p5635, %p5636;
	setp.ne.s32	%p5638, %r50412, %r50508;
	or.pred  	%p5639, %p5637, %p5638;
	setp.ne.s32	%p5640, %r50411, %r50507;
	or.pred  	%p5641, %p5639, %p5640;
	setp.ne.s32	%p5642, %r50410, %r50506;
	or.pred  	%p5643, %p5641, %p5642;
	@%p5643 bra 	BB5_5191;

	setp.eq.s32	%p5644, %r50409, %r50505;
	selp.u16	%rs83, 1, 0, %p5644;

BB5_5191:
	setp.eq.s16	%p5645, %rs83, 0;
	@%p5645 bra 	BB5_5699;
	bra.uni 	BB5_5192;

BB5_5699:
	// Callseq Start 251
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r50336;
	st.param.b32	[param0+4], %r50335;
	st.param.b32	[param0+8], %r50334;
	st.param.b32	[param0+12], %r50333;
	st.param.b32	[param0+16], %r50332;
	st.param.b32	[param0+20], %r50331;
	st.param.b32	[param0+24], %r50330;
	st.param.b32	[param0+28], %r50329;
	st.param.b32	[param0+32], %r50328;
	st.param.b32	[param0+36], %r50327;
	st.param.b32	[param0+40], %r50326;
	st.param.b32	[param0+44], %r50325;
	st.param.b32	[param0+48], %r50324;
	st.param.b32	[param0+52], %r50323;
	st.param.b32	[param0+56], %r50322;
	st.param.b32	[param0+60], %r50321;
	st.param.b32	[param0+64], %r50320;
	st.param.b32	[param0+68], %r50319;
	st.param.b32	[param0+72], %r50318;
	st.param.b32	[param0+76], %r50317;
	st.param.b32	[param0+80], %r50316;
	st.param.b32	[param0+84], %r50315;
	st.param.b32	[param0+88], %r50314;
	st.param.b32	[param0+92], %r50313;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r50276;
	st.param.b32	[param1+4], %r50275;
	st.param.b32	[param1+8], %r50274;
	st.param.b32	[param1+12], %r50273;
	st.param.b32	[param1+16], %r50272;
	st.param.b32	[param1+20], %r50271;
	st.param.b32	[param1+24], %r50270;
	st.param.b32	[param1+28], %r50269;
	st.param.b32	[param1+32], %r50268;
	st.param.b32	[param1+36], %r50267;
	st.param.b32	[param1+40], %r50266;
	st.param.b32	[param1+44], %r50265;
	st.param.b32	[param1+48], %r50264;
	st.param.b32	[param1+52], %r50263;
	st.param.b32	[param1+56], %r50262;
	st.param.b32	[param1+60], %r50261;
	st.param.b32	[param1+64], %r50260;
	st.param.b32	[param1+68], %r50259;
	st.param.b32	[param1+72], %r50258;
	st.param.b32	[param1+76], %r50257;
	st.param.b32	[param1+80], %r50256;
	st.param.b32	[param1+84], %r50255;
	st.param.b32	[param1+88], %r50254;
	st.param.b32	[param1+92], %r50253;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r40838, [retval0+0];
	ld.param.b32	%r40839, [retval0+4];
	ld.param.b32	%r40840, [retval0+8];
	ld.param.b32	%r40841, [retval0+12];
	ld.param.b32	%r40842, [retval0+16];
	ld.param.b32	%r40843, [retval0+20];
	ld.param.b32	%r40844, [retval0+24];
	ld.param.b32	%r40845, [retval0+28];
	ld.param.b32	%r40846, [retval0+32];
	ld.param.b32	%r40847, [retval0+36];
	ld.param.b32	%r40848, [retval0+40];
	ld.param.b32	%r40849, [retval0+44];
	ld.param.b32	%r13675, [retval0+48];
	ld.param.b32	%r13676, [retval0+52];
	ld.param.b32	%r13677, [retval0+56];
	ld.param.b32	%r13678, [retval0+60];
	ld.param.b32	%r13679, [retval0+64];
	ld.param.b32	%r13680, [retval0+68];
	ld.param.b32	%r13681, [retval0+72];
	ld.param.b32	%r13682, [retval0+76];
	ld.param.b32	%r13683, [retval0+80];
	ld.param.b32	%r13684, [retval0+84];
	ld.param.b32	%r13685, [retval0+88];
	ld.param.b32	%r13686, [retval0+92];
	
	//{
	}// Callseq End 251
	// Callseq Start 252
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r40838;
	st.param.b32	[param0+4], %r40839;
	st.param.b32	[param0+8], %r40840;
	st.param.b32	[param0+12], %r40841;
	st.param.b32	[param0+16], %r40842;
	st.param.b32	[param0+20], %r40843;
	st.param.b32	[param0+24], %r40844;
	st.param.b32	[param0+28], %r40845;
	st.param.b32	[param0+32], %r40846;
	st.param.b32	[param0+36], %r40847;
	st.param.b32	[param0+40], %r40848;
	st.param.b32	[param0+44], %r40849;
	st.param.b32	[param0+48], %r13675;
	st.param.b32	[param0+52], %r13676;
	st.param.b32	[param0+56], %r13677;
	st.param.b32	[param0+60], %r13678;
	st.param.b32	[param0+64], %r13679;
	st.param.b32	[param0+68], %r13680;
	st.param.b32	[param0+72], %r13681;
	st.param.b32	[param0+76], %r13682;
	st.param.b32	[param0+80], %r13683;
	st.param.b32	[param0+84], %r13684;
	st.param.b32	[param0+88], %r13685;
	st.param.b32	[param0+92], %r13686;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_double, 
	(
	param0
	);
	ld.param.b32	%r13687, [retval0+0];
	ld.param.b32	%r13688, [retval0+4];
	ld.param.b32	%r13689, [retval0+8];
	ld.param.b32	%r13690, [retval0+12];
	ld.param.b32	%r13691, [retval0+16];
	ld.param.b32	%r13692, [retval0+20];
	ld.param.b32	%r13693, [retval0+24];
	ld.param.b32	%r13694, [retval0+28];
	ld.param.b32	%r13695, [retval0+32];
	ld.param.b32	%r13696, [retval0+36];
	ld.param.b32	%r13697, [retval0+40];
	ld.param.b32	%r13698, [retval0+44];
	ld.param.b32	%r13699, [retval0+48];
	ld.param.b32	%r13700, [retval0+52];
	ld.param.b32	%r13701, [retval0+56];
	ld.param.b32	%r13702, [retval0+60];
	ld.param.b32	%r13703, [retval0+64];
	ld.param.b32	%r13704, [retval0+68];
	ld.param.b32	%r13705, [retval0+72];
	ld.param.b32	%r13706, [retval0+76];
	ld.param.b32	%r13707, [retval0+80];
	ld.param.b32	%r13708, [retval0+84];
	ld.param.b32	%r13709, [retval0+88];
	ld.param.b32	%r13710, [retval0+92];
	
	//{
	}// Callseq End 252
	// Callseq Start 253
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r13687;
	st.param.b32	[param0+4], %r13688;
	st.param.b32	[param0+8], %r13689;
	st.param.b32	[param0+12], %r13690;
	st.param.b32	[param0+16], %r13691;
	st.param.b32	[param0+20], %r13692;
	st.param.b32	[param0+24], %r13693;
	st.param.b32	[param0+28], %r13694;
	st.param.b32	[param0+32], %r13695;
	st.param.b32	[param0+36], %r13696;
	st.param.b32	[param0+40], %r13697;
	st.param.b32	[param0+44], %r13698;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r13699;
	st.param.b32	[param1+4], %r13700;
	st.param.b32	[param1+8], %r13701;
	st.param.b32	[param1+12], %r13702;
	st.param.b32	[param1+16], %r13703;
	st.param.b32	[param1+20], %r13704;
	st.param.b32	[param1+24], %r13705;
	st.param.b32	[param1+28], %r13706;
	st.param.b32	[param1+32], %r13707;
	st.param.b32	[param1+36], %r13708;
	st.param.b32	[param1+40], %r13709;
	st.param.b32	[param1+44], %r13710;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r13711, [retval0+0];
	ld.param.b32	%r13712, [retval0+4];
	ld.param.b32	%r13713, [retval0+8];
	ld.param.b32	%r13714, [retval0+12];
	ld.param.b32	%r13715, [retval0+16];
	ld.param.b32	%r13716, [retval0+20];
	ld.param.b32	%r13717, [retval0+24];
	ld.param.b32	%r13718, [retval0+28];
	ld.param.b32	%r13719, [retval0+32];
	ld.param.b32	%r13720, [retval0+36];
	ld.param.b32	%r13721, [retval0+40];
	ld.param.b32	%r13722, [retval0+44];
	
	//{
	}// Callseq End 253
	mov.u32 	%r38847, %r13694;
	mov.u32 	%r38842, %r13689;
	mov.u32 	%r38849, %r13696;
	mov.u32 	%r38844, %r13691;
	mov.u32 	%r38851, %r13698;
	mov.u32 	%r38846, %r13693;
	mov.u32 	%r38841, %r13688;
	mov.u32 	%r38848, %r13695;
	mov.u32 	%r38843, %r13690;
	mov.u32 	%r38850, %r13697;
	mov.u32 	%r38845, %r13692;
	mov.u32 	%r38840, %r13687;
	// inline asm
	add.cc.u32 %r38840, %r38840, %r13699;
addc.cc.u32 %r38841, %r38841, %r13700;
addc.cc.u32 %r38842, %r38842, %r13701;
addc.cc.u32 %r38843, %r38843, %r13702;
addc.cc.u32 %r38844, %r38844, %r13703;
addc.cc.u32 %r38845, %r38845, %r13704;
addc.cc.u32 %r38846, %r38846, %r13705;
addc.cc.u32 %r38847, %r38847, %r13706;
addc.cc.u32 %r38848, %r38848, %r13707;
addc.cc.u32 %r38849, %r38849, %r13708;
addc.cc.u32 %r38850, %r38850, %r13709;
addc.u32 %r38851, %r38851, %r13710;

	// inline asm
	setp.gt.u32	%p6174, %r38851, 436277738;
	@%p6174 bra 	BB5_5721;

	setp.lt.u32	%p6175, %r38851, 436277738;
	@%p6175 bra 	BB5_5722;

	setp.gt.u32	%p6176, %r38850, 964683418;
	@%p6176 bra 	BB5_5721;

	setp.lt.u32	%p6177, %r38850, 964683418;
	@%p6177 bra 	BB5_5722;

	setp.gt.u32	%p6178, %r38849, 1260103606;
	@%p6178 bra 	BB5_5721;

	setp.lt.u32	%p6179, %r38849, 1260103606;
	@%p6179 bra 	BB5_5722;

	setp.gt.u32	%p6180, %r38848, 1129032919;
	@%p6180 bra 	BB5_5721;

	setp.lt.u32	%p6181, %r38848, 1129032919;
	@%p6181 bra 	BB5_5722;

	setp.gt.u32	%p6182, %r38847, 1685539716;
	@%p6182 bra 	BB5_5721;

	setp.lt.u32	%p6183, %r38847, 1685539716;
	@%p6183 bra 	BB5_5722;

	setp.gt.u32	%p6184, %r38846, -209382721;
	@%p6184 bra 	BB5_5721;

	setp.lt.u32	%p6185, %r38846, -209382721;
	@%p6185 bra 	BB5_5722;

	setp.gt.u32	%p6186, %r38845, 1731252896;
	@%p6186 bra 	BB5_5721;

	setp.lt.u32	%p6187, %r38845, 1731252896;
	@%p6187 bra 	BB5_5722;

	setp.gt.u32	%p6188, %r38844, -156174812;
	@%p6188 bra 	BB5_5721;

	setp.lt.u32	%p6189, %r38844, -156174812;
	@%p6189 bra 	BB5_5722;

	setp.gt.u32	%p6190, %r38843, 514588670;
	@%p6190 bra 	BB5_5721;

	setp.lt.u32	%p6191, %r38843, 514588670;
	@%p6191 bra 	BB5_5722;

	setp.gt.u32	%p6192, %r38842, -1319895041;
	@%p6192 bra 	BB5_5721;

	setp.lt.u32	%p6193, %r38842, -1319895041;
	@%p6193 bra 	BB5_5722;

	setp.gt.u32	%p6194, %r38841, -1174470657;
	@%p6194 bra 	BB5_5721;

	setp.lt.u32	%p6195, %r38841, -1174470657;
	setp.lt.u32	%p6196, %r38840, -21845;
	or.pred  	%p6197, %p6195, %p6196;
	@%p6197 bra 	BB5_5722;

BB5_5721:
	mov.u32 	%r38888, -21845;
	mov.u32 	%r38889, -1174470657;
	mov.u32 	%r38890, -1319895041;
	mov.u32 	%r38891, 514588670;
	mov.u32 	%r38892, -156174812;
	mov.u32 	%r38893, 1731252896;
	mov.u32 	%r38894, -209382721;
	mov.u32 	%r38895, 1685539716;
	mov.u32 	%r38896, 1129032919;
	mov.u32 	%r38897, 1260103606;
	mov.u32 	%r38898, 964683418;
	mov.u32 	%r38899, 436277738;
	// inline asm
	sub.cc.u32 %r38840, %r38840, %r38888;
subc.cc.u32 %r38841, %r38841, %r38889;
subc.cc.u32 %r38842, %r38842, %r38890;
subc.cc.u32 %r38843, %r38843, %r38891;
subc.cc.u32 %r38844, %r38844, %r38892;
subc.cc.u32 %r38845, %r38845, %r38893;
subc.cc.u32 %r38846, %r38846, %r38894;
subc.cc.u32 %r38847, %r38847, %r38895;
subc.cc.u32 %r38848, %r38848, %r38896;
subc.cc.u32 %r38849, %r38849, %r38897;
subc.cc.u32 %r38850, %r38850, %r38898;
subc.u32 %r38851, %r38851, %r38899;

	// inline asm

BB5_5722:
	mov.u32 	%r38919, %r13694;
	mov.u32 	%r38914, %r13689;
	mov.u32 	%r38921, %r13696;
	mov.u32 	%r38916, %r13691;
	mov.u32 	%r38923, %r13698;
	mov.u32 	%r38918, %r13693;
	mov.u32 	%r38913, %r13688;
	mov.u32 	%r38920, %r13695;
	mov.u32 	%r38915, %r13690;
	mov.u32 	%r38922, %r13697;
	mov.u32 	%r38917, %r13692;
	mov.u32 	%r38912, %r13687;
	// inline asm
	sub.cc.u32 %r38912, %r38912, %r13699;
subc.cc.u32 %r38913, %r38913, %r13700;
subc.cc.u32 %r38914, %r38914, %r13701;
subc.cc.u32 %r38915, %r38915, %r13702;
subc.cc.u32 %r38916, %r38916, %r13703;
subc.cc.u32 %r38917, %r38917, %r13704;
subc.cc.u32 %r38918, %r38918, %r13705;
subc.cc.u32 %r38919, %r38919, %r13706;
subc.cc.u32 %r38920, %r38920, %r13707;
subc.cc.u32 %r38921, %r38921, %r13708;
subc.cc.u32 %r38922, %r38922, %r13709;
subc.u32 %r38923, %r38923, %r13710;

	// inline asm
	setp.gt.u32	%p6198, %r13698, %r13710;
	@%p6198 bra 	BB5_5745;

	setp.lt.u32	%p6199, %r13698, %r13710;
	@%p6199 bra 	BB5_5744;

	setp.gt.u32	%p6200, %r13697, %r13709;
	@%p6200 bra 	BB5_5745;

	setp.lt.u32	%p6201, %r13697, %r13709;
	@%p6201 bra 	BB5_5744;

	setp.gt.u32	%p6202, %r13696, %r13708;
	@%p6202 bra 	BB5_5745;

	setp.lt.u32	%p6203, %r13696, %r13708;
	@%p6203 bra 	BB5_5744;

	setp.gt.u32	%p6204, %r13695, %r13707;
	@%p6204 bra 	BB5_5745;

	setp.lt.u32	%p6205, %r13695, %r13707;
	@%p6205 bra 	BB5_5744;

	setp.gt.u32	%p6206, %r13694, %r13706;
	@%p6206 bra 	BB5_5745;

	setp.lt.u32	%p6207, %r13694, %r13706;
	@%p6207 bra 	BB5_5744;

	setp.gt.u32	%p6208, %r13693, %r13705;
	@%p6208 bra 	BB5_5745;

	setp.lt.u32	%p6209, %r13693, %r13705;
	@%p6209 bra 	BB5_5744;

	setp.gt.u32	%p6210, %r13692, %r13704;
	@%p6210 bra 	BB5_5745;

	setp.lt.u32	%p6211, %r13692, %r13704;
	@%p6211 bra 	BB5_5744;

	setp.gt.u32	%p6212, %r13691, %r13703;
	@%p6212 bra 	BB5_5745;

	setp.lt.u32	%p6213, %r13691, %r13703;
	@%p6213 bra 	BB5_5744;

	setp.gt.u32	%p6214, %r13690, %r13702;
	@%p6214 bra 	BB5_5745;

	setp.lt.u32	%p6215, %r13690, %r13702;
	@%p6215 bra 	BB5_5744;

	setp.gt.u32	%p6216, %r13689, %r13701;
	@%p6216 bra 	BB5_5745;

	setp.lt.u32	%p6217, %r13689, %r13701;
	@%p6217 bra 	BB5_5744;

	setp.gt.u32	%p6218, %r13688, %r13700;
	@%p6218 bra 	BB5_5745;

	setp.ge.u32	%p6219, %r13688, %r13700;
	setp.ge.u32	%p6220, %r13687, %r13699;
	and.pred  	%p6221, %p6219, %p6220;
	@%p6221 bra 	BB5_5745;

BB5_5744:
	mov.u32 	%r38960, -21845;
	mov.u32 	%r38961, -1174470657;
	mov.u32 	%r38962, -1319895041;
	mov.u32 	%r38963, 514588670;
	mov.u32 	%r38964, -156174812;
	mov.u32 	%r38965, 1731252896;
	mov.u32 	%r38966, -209382721;
	mov.u32 	%r38967, 1685539716;
	mov.u32 	%r38968, 1129032919;
	mov.u32 	%r38969, 1260103606;
	mov.u32 	%r38970, 964683418;
	mov.u32 	%r38971, 436277738;
	// inline asm
	add.cc.u32 %r38912, %r38912, %r38960;
addc.cc.u32 %r38913, %r38913, %r38961;
addc.cc.u32 %r38914, %r38914, %r38962;
addc.cc.u32 %r38915, %r38915, %r38963;
addc.cc.u32 %r38916, %r38916, %r38964;
addc.cc.u32 %r38917, %r38917, %r38965;
addc.cc.u32 %r38918, %r38918, %r38966;
addc.cc.u32 %r38919, %r38919, %r38967;
addc.cc.u32 %r38920, %r38920, %r38968;
addc.cc.u32 %r38921, %r38921, %r38969;
addc.cc.u32 %r38922, %r38922, %r38970;
addc.u32 %r38923, %r38923, %r38971;

	// inline asm

BB5_5745:
	// Callseq Start 254
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r38912;
	st.param.b32	[param0+4], %r38913;
	st.param.b32	[param0+8], %r38914;
	st.param.b32	[param0+12], %r38915;
	st.param.b32	[param0+16], %r38916;
	st.param.b32	[param0+20], %r38917;
	st.param.b32	[param0+24], %r38918;
	st.param.b32	[param0+28], %r38919;
	st.param.b32	[param0+32], %r38920;
	st.param.b32	[param0+36], %r38921;
	st.param.b32	[param0+40], %r38922;
	st.param.b32	[param0+44], %r38923;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r38840;
	st.param.b32	[param1+4], %r38841;
	st.param.b32	[param1+8], %r38842;
	st.param.b32	[param1+12], %r38843;
	st.param.b32	[param1+16], %r38844;
	st.param.b32	[param1+20], %r38845;
	st.param.b32	[param1+24], %r38846;
	st.param.b32	[param1+28], %r38847;
	st.param.b32	[param1+32], %r38848;
	st.param.b32	[param1+36], %r38849;
	st.param.b32	[param1+40], %r38850;
	st.param.b32	[param1+44], %r38851;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r13831, [retval0+0];
	ld.param.b32	%r13832, [retval0+4];
	ld.param.b32	%r13833, [retval0+8];
	ld.param.b32	%r13834, [retval0+12];
	ld.param.b32	%r13835, [retval0+16];
	ld.param.b32	%r13836, [retval0+20];
	ld.param.b32	%r13837, [retval0+24];
	ld.param.b32	%r13838, [retval0+28];
	ld.param.b32	%r13839, [retval0+32];
	ld.param.b32	%r13840, [retval0+36];
	ld.param.b32	%r13841, [retval0+40];
	ld.param.b32	%r13842, [retval0+44];
	
	//{
	}// Callseq End 254
	shl.b32 	%r38984, %r13722, 1;
	shr.u32 	%r38985, %r13721, 31;
	or.b32  	%r50817, %r38985, %r38984;
	shl.b32 	%r38986, %r13721, 1;
	shr.u32 	%r38987, %r13720, 31;
	or.b32  	%r50818, %r38987, %r38986;
	shl.b32 	%r38988, %r13720, 1;
	shr.u32 	%r38989, %r13719, 31;
	or.b32  	%r50819, %r38989, %r38988;
	shl.b32 	%r38990, %r13719, 1;
	shr.u32 	%r38991, %r13718, 31;
	or.b32  	%r50820, %r38991, %r38990;
	shl.b32 	%r38992, %r13718, 1;
	shr.u32 	%r38993, %r13717, 31;
	or.b32  	%r50821, %r38993, %r38992;
	shl.b32 	%r38994, %r13717, 1;
	shr.u32 	%r38995, %r13716, 31;
	or.b32  	%r50822, %r38995, %r38994;
	shl.b32 	%r38996, %r13716, 1;
	shr.u32 	%r38997, %r13715, 31;
	or.b32  	%r50823, %r38997, %r38996;
	shl.b32 	%r38998, %r13715, 1;
	shr.u32 	%r38999, %r13714, 31;
	or.b32  	%r50824, %r38999, %r38998;
	shl.b32 	%r39000, %r13714, 1;
	shr.u32 	%r39001, %r13713, 31;
	or.b32  	%r50825, %r39001, %r39000;
	shl.b32 	%r39002, %r13713, 1;
	shr.u32 	%r39003, %r13712, 31;
	or.b32  	%r50826, %r39003, %r39002;
	shl.b32 	%r39004, %r13712, 1;
	shr.u32 	%r39005, %r13711, 31;
	or.b32  	%r50827, %r39005, %r39004;
	shl.b32 	%r50828, %r13711, 1;
	setp.gt.u32	%p6222, %r50817, 436277738;
	@%p6222 bra 	BB5_5767;

	setp.lt.u32	%p6223, %r50817, 436277738;
	@%p6223 bra 	BB5_5768;

	setp.gt.u32	%p6224, %r50818, 964683418;
	@%p6224 bra 	BB5_5767;

	setp.lt.u32	%p6225, %r50818, 964683418;
	@%p6225 bra 	BB5_5768;

	setp.gt.u32	%p6226, %r50819, 1260103606;
	@%p6226 bra 	BB5_5767;

	setp.lt.u32	%p6227, %r50819, 1260103606;
	@%p6227 bra 	BB5_5768;

	setp.gt.u32	%p6228, %r50820, 1129032919;
	@%p6228 bra 	BB5_5767;

	setp.lt.u32	%p6229, %r50820, 1129032919;
	@%p6229 bra 	BB5_5768;

	setp.gt.u32	%p6230, %r50821, 1685539716;
	@%p6230 bra 	BB5_5767;

	setp.lt.u32	%p6231, %r50821, 1685539716;
	@%p6231 bra 	BB5_5768;

	setp.gt.u32	%p6232, %r50822, -209382721;
	@%p6232 bra 	BB5_5767;

	setp.lt.u32	%p6233, %r50822, -209382721;
	@%p6233 bra 	BB5_5768;

	setp.gt.u32	%p6234, %r50823, 1731252896;
	@%p6234 bra 	BB5_5767;

	setp.lt.u32	%p6235, %r50823, 1731252896;
	@%p6235 bra 	BB5_5768;

	setp.gt.u32	%p6236, %r50824, -156174812;
	@%p6236 bra 	BB5_5767;

	setp.lt.u32	%p6237, %r50824, -156174812;
	@%p6237 bra 	BB5_5768;

	setp.gt.u32	%p6238, %r50825, 514588670;
	@%p6238 bra 	BB5_5767;

	setp.lt.u32	%p6239, %r50825, 514588670;
	@%p6239 bra 	BB5_5768;

	setp.gt.u32	%p6240, %r50826, -1319895041;
	@%p6240 bra 	BB5_5767;

	setp.lt.u32	%p6241, %r50826, -1319895041;
	@%p6241 bra 	BB5_5768;

	setp.gt.u32	%p6242, %r50827, -1174470657;
	@%p6242 bra 	BB5_5767;

	setp.lt.u32	%p6243, %r50827, -1174470657;
	setp.lt.u32	%p6244, %r50828, -21845;
	or.pred  	%p6245, %p6243, %p6244;
	@%p6245 bra 	BB5_5768;

BB5_5767:
	mov.u32 	%r39018, -21845;
	mov.u32 	%r39019, -1174470657;
	mov.u32 	%r39020, -1319895041;
	mov.u32 	%r39021, 514588670;
	mov.u32 	%r39022, -156174812;
	mov.u32 	%r39023, 1731252896;
	mov.u32 	%r39024, -209382721;
	mov.u32 	%r39025, 1685539716;
	mov.u32 	%r39026, 1129032919;
	mov.u32 	%r39027, 1260103606;
	mov.u32 	%r39028, 964683418;
	mov.u32 	%r39029, 436277738;
	// inline asm
	sub.cc.u32 %r50828, %r50828, %r39018;
subc.cc.u32 %r50827, %r50827, %r39019;
subc.cc.u32 %r50826, %r50826, %r39020;
subc.cc.u32 %r50825, %r50825, %r39021;
subc.cc.u32 %r50824, %r50824, %r39022;
subc.cc.u32 %r50823, %r50823, %r39023;
subc.cc.u32 %r50822, %r50822, %r39024;
subc.cc.u32 %r50821, %r50821, %r39025;
subc.cc.u32 %r50820, %r50820, %r39026;
subc.cc.u32 %r50819, %r50819, %r39027;
subc.cc.u32 %r50818, %r50818, %r39028;
subc.u32 %r50817, %r50817, %r39029;

	// inline asm

BB5_5768:
	// Callseq Start 255
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r40838;
	st.param.b32	[param0+4], %r40839;
	st.param.b32	[param0+8], %r40840;
	st.param.b32	[param0+12], %r40841;
	st.param.b32	[param0+16], %r40842;
	st.param.b32	[param0+20], %r40843;
	st.param.b32	[param0+24], %r40844;
	st.param.b32	[param0+28], %r40845;
	st.param.b32	[param0+32], %r40846;
	st.param.b32	[param0+36], %r40847;
	st.param.b32	[param0+40], %r40848;
	st.param.b32	[param0+44], %r40849;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r13831;
	st.param.b32	[param1+4], %r13832;
	st.param.b32	[param1+8], %r13833;
	st.param.b32	[param1+12], %r13834;
	st.param.b32	[param1+16], %r13835;
	st.param.b32	[param1+20], %r13836;
	st.param.b32	[param1+24], %r13837;
	st.param.b32	[param1+28], %r13838;
	st.param.b32	[param1+32], %r13839;
	st.param.b32	[param1+36], %r13840;
	st.param.b32	[param1+40], %r13841;
	st.param.b32	[param1+44], %r13842;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r13927, [retval0+0];
	ld.param.b32	%r13928, [retval0+4];
	ld.param.b32	%r13929, [retval0+8];
	ld.param.b32	%r13930, [retval0+12];
	ld.param.b32	%r13931, [retval0+16];
	ld.param.b32	%r13932, [retval0+20];
	ld.param.b32	%r13933, [retval0+24];
	ld.param.b32	%r13934, [retval0+28];
	ld.param.b32	%r13935, [retval0+32];
	ld.param.b32	%r13936, [retval0+36];
	ld.param.b32	%r13937, [retval0+40];
	ld.param.b32	%r13938, [retval0+44];
	
	//{
	}// Callseq End 255
	// Callseq Start 256
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r13675;
	st.param.b32	[param0+4], %r13676;
	st.param.b32	[param0+8], %r13677;
	st.param.b32	[param0+12], %r13678;
	st.param.b32	[param0+16], %r13679;
	st.param.b32	[param0+20], %r13680;
	st.param.b32	[param0+24], %r13681;
	st.param.b32	[param0+28], %r13682;
	st.param.b32	[param0+32], %r13683;
	st.param.b32	[param0+36], %r13684;
	st.param.b32	[param0+40], %r13685;
	st.param.b32	[param0+44], %r13686;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r50828;
	st.param.b32	[param1+4], %r50827;
	st.param.b32	[param1+8], %r50826;
	st.param.b32	[param1+12], %r50825;
	st.param.b32	[param1+16], %r50824;
	st.param.b32	[param1+20], %r50823;
	st.param.b32	[param1+24], %r50822;
	st.param.b32	[param1+28], %r50821;
	st.param.b32	[param1+32], %r50820;
	st.param.b32	[param1+36], %r50819;
	st.param.b32	[param1+40], %r50818;
	st.param.b32	[param1+44], %r50817;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r13963, [retval0+0];
	ld.param.b32	%r13964, [retval0+4];
	ld.param.b32	%r13965, [retval0+8];
	ld.param.b32	%r13966, [retval0+12];
	ld.param.b32	%r13967, [retval0+16];
	ld.param.b32	%r13968, [retval0+20];
	ld.param.b32	%r13969, [retval0+24];
	ld.param.b32	%r13970, [retval0+28];
	ld.param.b32	%r13971, [retval0+32];
	ld.param.b32	%r13972, [retval0+36];
	ld.param.b32	%r13973, [retval0+40];
	ld.param.b32	%r13974, [retval0+44];
	
	//{
	}// Callseq End 256
	mov.u32 	%r39052, %r13841;
	mov.u32 	%r39047, %r13836;
	mov.u32 	%r39042, %r13831;
	mov.u32 	%r39049, %r13838;
	mov.u32 	%r39044, %r13833;
	mov.u32 	%r39051, %r13840;
	mov.u32 	%r39046, %r13835;
	mov.u32 	%r39053, %r13842;
	mov.u32 	%r39048, %r13837;
	mov.u32 	%r39043, %r13832;
	mov.u32 	%r39050, %r13839;
	mov.u32 	%r39045, %r13834;
	// inline asm
	add.cc.u32 %r39042, %r39042, %r50828;
addc.cc.u32 %r39043, %r39043, %r50827;
addc.cc.u32 %r39044, %r39044, %r50826;
addc.cc.u32 %r39045, %r39045, %r50825;
addc.cc.u32 %r39046, %r39046, %r50824;
addc.cc.u32 %r39047, %r39047, %r50823;
addc.cc.u32 %r39048, %r39048, %r50822;
addc.cc.u32 %r39049, %r39049, %r50821;
addc.cc.u32 %r39050, %r39050, %r50820;
addc.cc.u32 %r39051, %r39051, %r50819;
addc.cc.u32 %r39052, %r39052, %r50818;
addc.u32 %r39053, %r39053, %r50817;

	// inline asm
	setp.gt.u32	%p6246, %r39053, 436277738;
	@%p6246 bra 	BB5_5790;

	setp.lt.u32	%p6247, %r39053, 436277738;
	@%p6247 bra 	BB5_5791;

	setp.gt.u32	%p6248, %r39052, 964683418;
	@%p6248 bra 	BB5_5790;

	setp.lt.u32	%p6249, %r39052, 964683418;
	@%p6249 bra 	BB5_5791;

	setp.gt.u32	%p6250, %r39051, 1260103606;
	@%p6250 bra 	BB5_5790;

	setp.lt.u32	%p6251, %r39051, 1260103606;
	@%p6251 bra 	BB5_5791;

	setp.gt.u32	%p6252, %r39050, 1129032919;
	@%p6252 bra 	BB5_5790;

	setp.lt.u32	%p6253, %r39050, 1129032919;
	@%p6253 bra 	BB5_5791;

	setp.gt.u32	%p6254, %r39049, 1685539716;
	@%p6254 bra 	BB5_5790;

	setp.lt.u32	%p6255, %r39049, 1685539716;
	@%p6255 bra 	BB5_5791;

	setp.gt.u32	%p6256, %r39048, -209382721;
	@%p6256 bra 	BB5_5790;

	setp.lt.u32	%p6257, %r39048, -209382721;
	@%p6257 bra 	BB5_5791;

	setp.gt.u32	%p6258, %r39047, 1731252896;
	@%p6258 bra 	BB5_5790;

	setp.lt.u32	%p6259, %r39047, 1731252896;
	@%p6259 bra 	BB5_5791;

	setp.gt.u32	%p6260, %r39046, -156174812;
	@%p6260 bra 	BB5_5790;

	setp.lt.u32	%p6261, %r39046, -156174812;
	@%p6261 bra 	BB5_5791;

	setp.gt.u32	%p6262, %r39045, 514588670;
	@%p6262 bra 	BB5_5790;

	setp.lt.u32	%p6263, %r39045, 514588670;
	@%p6263 bra 	BB5_5791;

	setp.gt.u32	%p6264, %r39044, -1319895041;
	@%p6264 bra 	BB5_5790;

	setp.lt.u32	%p6265, %r39044, -1319895041;
	@%p6265 bra 	BB5_5791;

	setp.gt.u32	%p6266, %r39043, -1174470657;
	@%p6266 bra 	BB5_5790;

	setp.lt.u32	%p6267, %r39043, -1174470657;
	setp.lt.u32	%p6268, %r39042, -21845;
	or.pred  	%p6269, %p6267, %p6268;
	@%p6269 bra 	BB5_5791;

BB5_5790:
	mov.u32 	%r39090, -21845;
	mov.u32 	%r39091, -1174470657;
	mov.u32 	%r39092, -1319895041;
	mov.u32 	%r39093, 514588670;
	mov.u32 	%r39094, -156174812;
	mov.u32 	%r39095, 1731252896;
	mov.u32 	%r39096, -209382721;
	mov.u32 	%r39097, 1685539716;
	mov.u32 	%r39098, 1129032919;
	mov.u32 	%r39099, 1260103606;
	mov.u32 	%r39100, 964683418;
	mov.u32 	%r39101, 436277738;
	// inline asm
	sub.cc.u32 %r39042, %r39042, %r39090;
subc.cc.u32 %r39043, %r39043, %r39091;
subc.cc.u32 %r39044, %r39044, %r39092;
subc.cc.u32 %r39045, %r39045, %r39093;
subc.cc.u32 %r39046, %r39046, %r39094;
subc.cc.u32 %r39047, %r39047, %r39095;
subc.cc.u32 %r39048, %r39048, %r39096;
subc.cc.u32 %r39049, %r39049, %r39097;
subc.cc.u32 %r39050, %r39050, %r39098;
subc.cc.u32 %r39051, %r39051, %r39099;
subc.cc.u32 %r39052, %r39052, %r39100;
subc.u32 %r39053, %r39053, %r39101;

	// inline asm

BB5_5791:
	mov.u32 	%r39114, %r13675;
	mov.u32 	%r39121, %r13682;
	mov.u32 	%r39116, %r13677;
	mov.u32 	%r39123, %r13684;
	mov.u32 	%r39118, %r13679;
	mov.u32 	%r39125, %r13686;
	mov.u32 	%r39120, %r13681;
	mov.u32 	%r39115, %r13676;
	mov.u32 	%r39122, %r13683;
	mov.u32 	%r39117, %r13678;
	mov.u32 	%r39124, %r13685;
	mov.u32 	%r39119, %r13680;
	// inline asm
	add.cc.u32 %r39114, %r39114, %r40838;
addc.cc.u32 %r39115, %r39115, %r40839;
addc.cc.u32 %r39116, %r39116, %r40840;
addc.cc.u32 %r39117, %r39117, %r40841;
addc.cc.u32 %r39118, %r39118, %r40842;
addc.cc.u32 %r39119, %r39119, %r40843;
addc.cc.u32 %r39120, %r39120, %r40844;
addc.cc.u32 %r39121, %r39121, %r40845;
addc.cc.u32 %r39122, %r39122, %r40846;
addc.cc.u32 %r39123, %r39123, %r40847;
addc.cc.u32 %r39124, %r39124, %r40848;
addc.u32 %r39125, %r39125, %r40849;

	// inline asm
	setp.gt.u32	%p6270, %r39125, 436277738;
	@%p6270 bra 	BB5_5813;

	setp.lt.u32	%p6271, %r39125, 436277738;
	@%p6271 bra 	BB5_5814;

	setp.gt.u32	%p6272, %r39124, 964683418;
	@%p6272 bra 	BB5_5813;

	setp.lt.u32	%p6273, %r39124, 964683418;
	@%p6273 bra 	BB5_5814;

	setp.gt.u32	%p6274, %r39123, 1260103606;
	@%p6274 bra 	BB5_5813;

	setp.lt.u32	%p6275, %r39123, 1260103606;
	@%p6275 bra 	BB5_5814;

	setp.gt.u32	%p6276, %r39122, 1129032919;
	@%p6276 bra 	BB5_5813;

	setp.lt.u32	%p6277, %r39122, 1129032919;
	@%p6277 bra 	BB5_5814;

	setp.gt.u32	%p6278, %r39121, 1685539716;
	@%p6278 bra 	BB5_5813;

	setp.lt.u32	%p6279, %r39121, 1685539716;
	@%p6279 bra 	BB5_5814;

	setp.gt.u32	%p6280, %r39120, -209382721;
	@%p6280 bra 	BB5_5813;

	setp.lt.u32	%p6281, %r39120, -209382721;
	@%p6281 bra 	BB5_5814;

	setp.gt.u32	%p6282, %r39119, 1731252896;
	@%p6282 bra 	BB5_5813;

	setp.lt.u32	%p6283, %r39119, 1731252896;
	@%p6283 bra 	BB5_5814;

	setp.gt.u32	%p6284, %r39118, -156174812;
	@%p6284 bra 	BB5_5813;

	setp.lt.u32	%p6285, %r39118, -156174812;
	@%p6285 bra 	BB5_5814;

	setp.gt.u32	%p6286, %r39117, 514588670;
	@%p6286 bra 	BB5_5813;

	setp.lt.u32	%p6287, %r39117, 514588670;
	@%p6287 bra 	BB5_5814;

	setp.gt.u32	%p6288, %r39116, -1319895041;
	@%p6288 bra 	BB5_5813;

	setp.lt.u32	%p6289, %r39116, -1319895041;
	@%p6289 bra 	BB5_5814;

	setp.gt.u32	%p6290, %r39115, -1174470657;
	@%p6290 bra 	BB5_5813;

	setp.lt.u32	%p6291, %r39115, -1174470657;
	setp.lt.u32	%p6292, %r39114, -21845;
	or.pred  	%p6293, %p6291, %p6292;
	@%p6293 bra 	BB5_5814;

BB5_5813:
	mov.u32 	%r39162, -21845;
	mov.u32 	%r39163, -1174470657;
	mov.u32 	%r39164, -1319895041;
	mov.u32 	%r39165, 514588670;
	mov.u32 	%r39166, -156174812;
	mov.u32 	%r39167, 1731252896;
	mov.u32 	%r39168, -209382721;
	mov.u32 	%r39169, 1685539716;
	mov.u32 	%r39170, 1129032919;
	mov.u32 	%r39171, 1260103606;
	mov.u32 	%r39172, 964683418;
	mov.u32 	%r39173, 436277738;
	// inline asm
	sub.cc.u32 %r39114, %r39114, %r39162;
subc.cc.u32 %r39115, %r39115, %r39163;
subc.cc.u32 %r39116, %r39116, %r39164;
subc.cc.u32 %r39117, %r39117, %r39165;
subc.cc.u32 %r39118, %r39118, %r39166;
subc.cc.u32 %r39119, %r39119, %r39167;
subc.cc.u32 %r39120, %r39120, %r39168;
subc.cc.u32 %r39121, %r39121, %r39169;
subc.cc.u32 %r39122, %r39122, %r39170;
subc.cc.u32 %r39123, %r39123, %r39171;
subc.cc.u32 %r39124, %r39124, %r39172;
subc.u32 %r39125, %r39125, %r39173;

	// inline asm

BB5_5814:
	// Callseq Start 257
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r39114;
	st.param.b32	[param0+4], %r39115;
	st.param.b32	[param0+8], %r39116;
	st.param.b32	[param0+12], %r39117;
	st.param.b32	[param0+16], %r39118;
	st.param.b32	[param0+20], %r39119;
	st.param.b32	[param0+24], %r39120;
	st.param.b32	[param0+28], %r39121;
	st.param.b32	[param0+32], %r39122;
	st.param.b32	[param0+36], %r39123;
	st.param.b32	[param0+40], %r39124;
	st.param.b32	[param0+44], %r39125;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r39042;
	st.param.b32	[param1+4], %r39043;
	st.param.b32	[param1+8], %r39044;
	st.param.b32	[param1+12], %r39045;
	st.param.b32	[param1+16], %r39046;
	st.param.b32	[param1+20], %r39047;
	st.param.b32	[param1+24], %r39048;
	st.param.b32	[param1+28], %r39049;
	st.param.b32	[param1+32], %r39050;
	st.param.b32	[param1+36], %r39051;
	st.param.b32	[param1+40], %r39052;
	st.param.b32	[param1+44], %r39053;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r39210, [retval0+0];
	ld.param.b32	%r39211, [retval0+4];
	ld.param.b32	%r39212, [retval0+8];
	ld.param.b32	%r39213, [retval0+12];
	ld.param.b32	%r39214, [retval0+16];
	ld.param.b32	%r39215, [retval0+20];
	ld.param.b32	%r39216, [retval0+24];
	ld.param.b32	%r39217, [retval0+28];
	ld.param.b32	%r39218, [retval0+32];
	ld.param.b32	%r39219, [retval0+36];
	ld.param.b32	%r39220, [retval0+40];
	ld.param.b32	%r39221, [retval0+44];
	
	//{
	}// Callseq End 257
	mov.u32 	%r50860, %r39214;
	mov.u32 	%r50853, %r39221;
	mov.u32 	%r50858, %r39216;
	mov.u32 	%r50863, %r39211;
	mov.u32 	%r50856, %r39218;
	mov.u32 	%r50861, %r39213;
	mov.u32 	%r50854, %r39220;
	mov.u32 	%r50859, %r39215;
	mov.u32 	%r50864, %r39210;
	mov.u32 	%r50857, %r39217;
	mov.u32 	%r50862, %r39212;
	mov.u32 	%r50855, %r39219;
	// inline asm
	sub.cc.u32 %r50864, %r50864, %r13927;
subc.cc.u32 %r50863, %r50863, %r13928;
subc.cc.u32 %r50862, %r50862, %r13929;
subc.cc.u32 %r50861, %r50861, %r13930;
subc.cc.u32 %r50860, %r50860, %r13931;
subc.cc.u32 %r50859, %r50859, %r13932;
subc.cc.u32 %r50858, %r50858, %r13933;
subc.cc.u32 %r50857, %r50857, %r13934;
subc.cc.u32 %r50856, %r50856, %r13935;
subc.cc.u32 %r50855, %r50855, %r13936;
subc.cc.u32 %r50854, %r50854, %r13937;
subc.u32 %r50853, %r50853, %r13938;

	// inline asm
	setp.gt.u32	%p6294, %r39221, %r13938;
	@%p6294 bra 	BB5_5837;

	setp.lt.u32	%p6295, %r39221, %r13938;
	@%p6295 bra 	BB5_5836;

	setp.gt.u32	%p6296, %r39220, %r13937;
	@%p6296 bra 	BB5_5837;

	setp.lt.u32	%p6297, %r39220, %r13937;
	@%p6297 bra 	BB5_5836;

	setp.gt.u32	%p6298, %r39219, %r13936;
	@%p6298 bra 	BB5_5837;

	setp.lt.u32	%p6299, %r39219, %r13936;
	@%p6299 bra 	BB5_5836;

	setp.gt.u32	%p6300, %r39218, %r13935;
	@%p6300 bra 	BB5_5837;

	setp.lt.u32	%p6301, %r39218, %r13935;
	@%p6301 bra 	BB5_5836;

	setp.gt.u32	%p6302, %r39217, %r13934;
	@%p6302 bra 	BB5_5837;

	setp.lt.u32	%p6303, %r39217, %r13934;
	@%p6303 bra 	BB5_5836;

	setp.gt.u32	%p6304, %r39216, %r13933;
	@%p6304 bra 	BB5_5837;

	setp.lt.u32	%p6305, %r39216, %r13933;
	@%p6305 bra 	BB5_5836;

	setp.gt.u32	%p6306, %r39215, %r13932;
	@%p6306 bra 	BB5_5837;

	setp.lt.u32	%p6307, %r39215, %r13932;
	@%p6307 bra 	BB5_5836;

	setp.gt.u32	%p6308, %r39214, %r13931;
	@%p6308 bra 	BB5_5837;

	setp.lt.u32	%p6309, %r39214, %r13931;
	@%p6309 bra 	BB5_5836;

	setp.gt.u32	%p6310, %r39213, %r13930;
	@%p6310 bra 	BB5_5837;

	setp.lt.u32	%p6311, %r39213, %r13930;
	@%p6311 bra 	BB5_5836;

	setp.gt.u32	%p6312, %r39212, %r13929;
	@%p6312 bra 	BB5_5837;

	setp.lt.u32	%p6313, %r39212, %r13929;
	@%p6313 bra 	BB5_5836;

	setp.gt.u32	%p6314, %r39211, %r13928;
	@%p6314 bra 	BB5_5837;

	setp.ge.u32	%p6315, %r39211, %r13928;
	setp.ge.u32	%p6316, %r39210, %r13927;
	and.pred  	%p6317, %p6315, %p6316;
	@%p6317 bra 	BB5_5837;

BB5_5836:
	mov.u32 	%r39234, -21845;
	mov.u32 	%r39235, -1174470657;
	mov.u32 	%r39236, -1319895041;
	mov.u32 	%r39237, 514588670;
	mov.u32 	%r39238, -156174812;
	mov.u32 	%r39239, 1731252896;
	mov.u32 	%r39240, -209382721;
	mov.u32 	%r39241, 1685539716;
	mov.u32 	%r39242, 1129032919;
	mov.u32 	%r39243, 1260103606;
	mov.u32 	%r39244, 964683418;
	mov.u32 	%r39245, 436277738;
	// inline asm
	add.cc.u32 %r50864, %r50864, %r39234;
addc.cc.u32 %r50863, %r50863, %r39235;
addc.cc.u32 %r50862, %r50862, %r39236;
addc.cc.u32 %r50861, %r50861, %r39237;
addc.cc.u32 %r50860, %r50860, %r39238;
addc.cc.u32 %r50859, %r50859, %r39239;
addc.cc.u32 %r50858, %r50858, %r39240;
addc.cc.u32 %r50857, %r50857, %r39241;
addc.cc.u32 %r50856, %r50856, %r39242;
addc.cc.u32 %r50855, %r50855, %r39243;
addc.cc.u32 %r50854, %r50854, %r39244;
addc.u32 %r50853, %r50853, %r39245;

	// inline asm

BB5_5837:
	mov.u32 	%r39260, %r50862;
	mov.u32 	%r39265, %r50857;
	mov.u32 	%r39258, %r50864;
	mov.u32 	%r39263, %r50859;
	mov.u32 	%r39268, %r50854;
	mov.u32 	%r39261, %r50861;
	mov.u32 	%r39266, %r50856;
	mov.u32 	%r39259, %r50863;
	mov.u32 	%r39264, %r50858;
	mov.u32 	%r39269, %r50853;
	mov.u32 	%r39262, %r50860;
	mov.u32 	%r39267, %r50855;
	// inline asm
	sub.cc.u32 %r39258, %r39258, %r13963;
subc.cc.u32 %r39259, %r39259, %r13964;
subc.cc.u32 %r39260, %r39260, %r13965;
subc.cc.u32 %r39261, %r39261, %r13966;
subc.cc.u32 %r39262, %r39262, %r13967;
subc.cc.u32 %r39263, %r39263, %r13968;
subc.cc.u32 %r39264, %r39264, %r13969;
subc.cc.u32 %r39265, %r39265, %r13970;
subc.cc.u32 %r39266, %r39266, %r13971;
subc.cc.u32 %r39267, %r39267, %r13972;
subc.cc.u32 %r39268, %r39268, %r13973;
subc.u32 %r39269, %r39269, %r13974;

	// inline asm
	setp.gt.u32	%p6318, %r50853, %r13974;
	@%p6318 bra 	BB5_5860;

	setp.lt.u32	%p6319, %r50853, %r13974;
	@%p6319 bra 	BB5_5859;

	setp.gt.u32	%p6320, %r50854, %r13973;
	@%p6320 bra 	BB5_5860;

	setp.lt.u32	%p6321, %r50854, %r13973;
	@%p6321 bra 	BB5_5859;

	setp.gt.u32	%p6322, %r50855, %r13972;
	@%p6322 bra 	BB5_5860;

	setp.lt.u32	%p6323, %r50855, %r13972;
	@%p6323 bra 	BB5_5859;

	setp.gt.u32	%p6324, %r50856, %r13971;
	@%p6324 bra 	BB5_5860;

	setp.lt.u32	%p6325, %r50856, %r13971;
	@%p6325 bra 	BB5_5859;

	setp.gt.u32	%p6326, %r50857, %r13970;
	@%p6326 bra 	BB5_5860;

	setp.lt.u32	%p6327, %r50857, %r13970;
	@%p6327 bra 	BB5_5859;

	setp.gt.u32	%p6328, %r50858, %r13969;
	@%p6328 bra 	BB5_5860;

	setp.lt.u32	%p6329, %r50858, %r13969;
	@%p6329 bra 	BB5_5859;

	setp.gt.u32	%p6330, %r50859, %r13968;
	@%p6330 bra 	BB5_5860;

	setp.lt.u32	%p6331, %r50859, %r13968;
	@%p6331 bra 	BB5_5859;

	setp.gt.u32	%p6332, %r50860, %r13967;
	@%p6332 bra 	BB5_5860;

	setp.lt.u32	%p6333, %r50860, %r13967;
	@%p6333 bra 	BB5_5859;

	setp.gt.u32	%p6334, %r50861, %r13966;
	@%p6334 bra 	BB5_5860;

	setp.lt.u32	%p6335, %r50861, %r13966;
	@%p6335 bra 	BB5_5859;

	setp.gt.u32	%p6336, %r50862, %r13965;
	@%p6336 bra 	BB5_5860;

	setp.lt.u32	%p6337, %r50862, %r13965;
	@%p6337 bra 	BB5_5859;

	setp.gt.u32	%p6338, %r50863, %r13964;
	@%p6338 bra 	BB5_5860;

	setp.ge.u32	%p6339, %r50863, %r13964;
	setp.ge.u32	%p6340, %r50864, %r13963;
	and.pred  	%p6341, %p6339, %p6340;
	@%p6341 bra 	BB5_5860;

BB5_5859:
	mov.u32 	%r39306, -21845;
	mov.u32 	%r39307, -1174470657;
	mov.u32 	%r39308, -1319895041;
	mov.u32 	%r39309, 514588670;
	mov.u32 	%r39310, -156174812;
	mov.u32 	%r39311, 1731252896;
	mov.u32 	%r39312, -209382721;
	mov.u32 	%r39313, 1685539716;
	mov.u32 	%r39314, 1129032919;
	mov.u32 	%r39315, 1260103606;
	mov.u32 	%r39316, 964683418;
	mov.u32 	%r39317, 436277738;
	// inline asm
	add.cc.u32 %r39258, %r39258, %r39306;
addc.cc.u32 %r39259, %r39259, %r39307;
addc.cc.u32 %r39260, %r39260, %r39308;
addc.cc.u32 %r39261, %r39261, %r39309;
addc.cc.u32 %r39262, %r39262, %r39310;
addc.cc.u32 %r39263, %r39263, %r39311;
addc.cc.u32 %r39264, %r39264, %r39312;
addc.cc.u32 %r39265, %r39265, %r39313;
addc.cc.u32 %r39266, %r39266, %r39314;
addc.cc.u32 %r39267, %r39267, %r39315;
addc.cc.u32 %r39268, %r39268, %r39316;
addc.u32 %r39269, %r39269, %r39317;

	// inline asm

BB5_5860:
	mov.u32 	%r50884, %r13931;
	mov.u32 	%r50877, %r13938;
	mov.u32 	%r50882, %r13933;
	mov.u32 	%r50887, %r13928;
	mov.u32 	%r50880, %r13935;
	mov.u32 	%r50885, %r13930;
	mov.u32 	%r50878, %r13937;
	mov.u32 	%r50883, %r13932;
	mov.u32 	%r50888, %r13927;
	mov.u32 	%r50881, %r13934;
	mov.u32 	%r50886, %r13929;
	mov.u32 	%r50879, %r13936;
	// inline asm
	sub.cc.u32 %r50888, %r50888, %r13963;
subc.cc.u32 %r50887, %r50887, %r13964;
subc.cc.u32 %r50886, %r50886, %r13965;
subc.cc.u32 %r50885, %r50885, %r13966;
subc.cc.u32 %r50884, %r50884, %r13967;
subc.cc.u32 %r50883, %r50883, %r13968;
subc.cc.u32 %r50882, %r50882, %r13969;
subc.cc.u32 %r50881, %r50881, %r13970;
subc.cc.u32 %r50880, %r50880, %r13971;
subc.cc.u32 %r50879, %r50879, %r13972;
subc.cc.u32 %r50878, %r50878, %r13973;
subc.u32 %r50877, %r50877, %r13974;

	// inline asm
	setp.gt.u32	%p6342, %r13938, %r13974;
	@%p6342 bra 	BB5_5883;

	setp.lt.u32	%p6343, %r13938, %r13974;
	@%p6343 bra 	BB5_5882;

	setp.gt.u32	%p6344, %r13937, %r13973;
	@%p6344 bra 	BB5_5883;

	setp.lt.u32	%p6345, %r13937, %r13973;
	@%p6345 bra 	BB5_5882;

	setp.gt.u32	%p6346, %r13936, %r13972;
	@%p6346 bra 	BB5_5883;

	setp.lt.u32	%p6347, %r13936, %r13972;
	@%p6347 bra 	BB5_5882;

	setp.gt.u32	%p6348, %r13935, %r13971;
	@%p6348 bra 	BB5_5883;

	setp.lt.u32	%p6349, %r13935, %r13971;
	@%p6349 bra 	BB5_5882;

	setp.gt.u32	%p6350, %r13934, %r13970;
	@%p6350 bra 	BB5_5883;

	setp.lt.u32	%p6351, %r13934, %r13970;
	@%p6351 bra 	BB5_5882;

	setp.gt.u32	%p6352, %r13933, %r13969;
	@%p6352 bra 	BB5_5883;

	setp.lt.u32	%p6353, %r13933, %r13969;
	@%p6353 bra 	BB5_5882;

	setp.gt.u32	%p6354, %r13932, %r13968;
	@%p6354 bra 	BB5_5883;

	setp.lt.u32	%p6355, %r13932, %r13968;
	@%p6355 bra 	BB5_5882;

	setp.gt.u32	%p6356, %r13931, %r13967;
	@%p6356 bra 	BB5_5883;

	setp.lt.u32	%p6357, %r13931, %r13967;
	@%p6357 bra 	BB5_5882;

	setp.gt.u32	%p6358, %r13930, %r13966;
	@%p6358 bra 	BB5_5883;

	setp.lt.u32	%p6359, %r13930, %r13966;
	@%p6359 bra 	BB5_5882;

	setp.gt.u32	%p6360, %r13929, %r13965;
	@%p6360 bra 	BB5_5883;

	setp.lt.u32	%p6361, %r13929, %r13965;
	@%p6361 bra 	BB5_5882;

	setp.gt.u32	%p6362, %r13928, %r13964;
	@%p6362 bra 	BB5_5883;

	setp.ge.u32	%p6363, %r13928, %r13964;
	setp.ge.u32	%p6364, %r13927, %r13963;
	and.pred  	%p6365, %p6363, %p6364;
	@%p6365 bra 	BB5_5883;

BB5_5882:
	mov.u32 	%r39378, -21845;
	mov.u32 	%r39379, -1174470657;
	mov.u32 	%r39380, -1319895041;
	mov.u32 	%r39381, 514588670;
	mov.u32 	%r39382, -156174812;
	mov.u32 	%r39383, 1731252896;
	mov.u32 	%r39384, -209382721;
	mov.u32 	%r39385, 1685539716;
	mov.u32 	%r39386, 1129032919;
	mov.u32 	%r39387, 1260103606;
	mov.u32 	%r39388, 964683418;
	mov.u32 	%r39389, 436277738;
	// inline asm
	add.cc.u32 %r50888, %r50888, %r39378;
addc.cc.u32 %r50887, %r50887, %r39379;
addc.cc.u32 %r50886, %r50886, %r39380;
addc.cc.u32 %r50885, %r50885, %r39381;
addc.cc.u32 %r50884, %r50884, %r39382;
addc.cc.u32 %r50883, %r50883, %r39383;
addc.cc.u32 %r50882, %r50882, %r39384;
addc.cc.u32 %r50881, %r50881, %r39385;
addc.cc.u32 %r50880, %r50880, %r39386;
addc.cc.u32 %r50879, %r50879, %r39387;
addc.cc.u32 %r50878, %r50878, %r39388;
addc.u32 %r50877, %r50877, %r39389;

	// inline asm

BB5_5883:
	// Callseq Start 258
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r50528;
	st.param.b32	[param0+4], %r50527;
	st.param.b32	[param0+8], %r50526;
	st.param.b32	[param0+12], %r50525;
	st.param.b32	[param0+16], %r50524;
	st.param.b32	[param0+20], %r50523;
	st.param.b32	[param0+24], %r50522;
	st.param.b32	[param0+28], %r50521;
	st.param.b32	[param0+32], %r50520;
	st.param.b32	[param0+36], %r50519;
	st.param.b32	[param0+40], %r50518;
	st.param.b32	[param0+44], %r50517;
	st.param.b32	[param0+48], %r50516;
	st.param.b32	[param0+52], %r50515;
	st.param.b32	[param0+56], %r50514;
	st.param.b32	[param0+60], %r50513;
	st.param.b32	[param0+64], %r50512;
	st.param.b32	[param0+68], %r50511;
	st.param.b32	[param0+72], %r50510;
	st.param.b32	[param0+76], %r50509;
	st.param.b32	[param0+80], %r50508;
	st.param.b32	[param0+84], %r50507;
	st.param.b32	[param0+88], %r50506;
	st.param.b32	[param0+92], %r50505;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r50432;
	st.param.b32	[param1+4], %r50431;
	st.param.b32	[param1+8], %r50430;
	st.param.b32	[param1+12], %r50429;
	st.param.b32	[param1+16], %r50428;
	st.param.b32	[param1+20], %r50427;
	st.param.b32	[param1+24], %r50426;
	st.param.b32	[param1+28], %r50425;
	st.param.b32	[param1+32], %r50424;
	st.param.b32	[param1+36], %r50423;
	st.param.b32	[param1+40], %r50422;
	st.param.b32	[param1+44], %r50421;
	st.param.b32	[param1+48], %r50420;
	st.param.b32	[param1+52], %r50419;
	st.param.b32	[param1+56], %r50418;
	st.param.b32	[param1+60], %r50417;
	st.param.b32	[param1+64], %r50416;
	st.param.b32	[param1+68], %r50415;
	st.param.b32	[param1+72], %r50414;
	st.param.b32	[param1+76], %r50413;
	st.param.b32	[param1+80], %r50412;
	st.param.b32	[param1+84], %r50411;
	st.param.b32	[param1+88], %r50410;
	st.param.b32	[param1+92], %r50409;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r39438, [retval0+0];
	ld.param.b32	%r39439, [retval0+4];
	ld.param.b32	%r39440, [retval0+8];
	ld.param.b32	%r39441, [retval0+12];
	ld.param.b32	%r39442, [retval0+16];
	ld.param.b32	%r39443, [retval0+20];
	ld.param.b32	%r39444, [retval0+24];
	ld.param.b32	%r39445, [retval0+28];
	ld.param.b32	%r39446, [retval0+32];
	ld.param.b32	%r39447, [retval0+36];
	ld.param.b32	%r39448, [retval0+40];
	ld.param.b32	%r39449, [retval0+44];
	ld.param.b32	%r39450, [retval0+48];
	ld.param.b32	%r39451, [retval0+52];
	ld.param.b32	%r39452, [retval0+56];
	ld.param.b32	%r39453, [retval0+60];
	ld.param.b32	%r39454, [retval0+64];
	ld.param.b32	%r39455, [retval0+68];
	ld.param.b32	%r39456, [retval0+72];
	ld.param.b32	%r39457, [retval0+76];
	ld.param.b32	%r39458, [retval0+80];
	ld.param.b32	%r39459, [retval0+84];
	ld.param.b32	%r39460, [retval0+88];
	ld.param.b32	%r39461, [retval0+92];
	
	//{
	}// Callseq End 258
	// Callseq Start 259
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r39438;
	st.param.b32	[param0+4], %r39439;
	st.param.b32	[param0+8], %r39440;
	st.param.b32	[param0+12], %r39441;
	st.param.b32	[param0+16], %r39442;
	st.param.b32	[param0+20], %r39443;
	st.param.b32	[param0+24], %r39444;
	st.param.b32	[param0+28], %r39445;
	st.param.b32	[param0+32], %r39446;
	st.param.b32	[param0+36], %r39447;
	st.param.b32	[param0+40], %r39448;
	st.param.b32	[param0+44], %r39449;
	st.param.b32	[param0+48], %r39450;
	st.param.b32	[param0+52], %r39451;
	st.param.b32	[param0+56], %r39452;
	st.param.b32	[param0+60], %r39453;
	st.param.b32	[param0+64], %r39454;
	st.param.b32	[param0+68], %r39455;
	st.param.b32	[param0+72], %r39456;
	st.param.b32	[param0+76], %r39457;
	st.param.b32	[param0+80], %r39458;
	st.param.b32	[param0+84], %r39459;
	st.param.b32	[param0+88], %r39460;
	st.param.b32	[param0+92], %r39461;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_double, 
	(
	param0
	);
	ld.param.b32	%r14203, [retval0+0];
	ld.param.b32	%r14204, [retval0+4];
	ld.param.b32	%r14205, [retval0+8];
	ld.param.b32	%r14206, [retval0+12];
	ld.param.b32	%r14207, [retval0+16];
	ld.param.b32	%r14208, [retval0+20];
	ld.param.b32	%r14209, [retval0+24];
	ld.param.b32	%r14210, [retval0+28];
	ld.param.b32	%r14211, [retval0+32];
	ld.param.b32	%r14212, [retval0+36];
	ld.param.b32	%r14213, [retval0+40];
	ld.param.b32	%r14214, [retval0+44];
	ld.param.b32	%r14215, [retval0+48];
	ld.param.b32	%r14216, [retval0+52];
	ld.param.b32	%r14217, [retval0+56];
	ld.param.b32	%r14218, [retval0+60];
	ld.param.b32	%r14219, [retval0+64];
	ld.param.b32	%r14220, [retval0+68];
	ld.param.b32	%r14221, [retval0+72];
	ld.param.b32	%r14222, [retval0+76];
	ld.param.b32	%r14223, [retval0+80];
	ld.param.b32	%r14224, [retval0+84];
	ld.param.b32	%r14225, [retval0+88];
	ld.param.b32	%r14226, [retval0+92];
	
	//{
	}// Callseq End 259
	// Callseq Start 260
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r50276;
	st.param.b32	[param0+4], %r50275;
	st.param.b32	[param0+8], %r50274;
	st.param.b32	[param0+12], %r50273;
	st.param.b32	[param0+16], %r50272;
	st.param.b32	[param0+20], %r50271;
	st.param.b32	[param0+24], %r50270;
	st.param.b32	[param0+28], %r50269;
	st.param.b32	[param0+32], %r50268;
	st.param.b32	[param0+36], %r50267;
	st.param.b32	[param0+40], %r50266;
	st.param.b32	[param0+44], %r50265;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r13831;
	st.param.b32	[param1+4], %r13832;
	st.param.b32	[param1+8], %r13833;
	st.param.b32	[param1+12], %r13834;
	st.param.b32	[param1+16], %r13835;
	st.param.b32	[param1+20], %r13836;
	st.param.b32	[param1+24], %r13837;
	st.param.b32	[param1+28], %r13838;
	st.param.b32	[param1+32], %r13839;
	st.param.b32	[param1+36], %r13840;
	st.param.b32	[param1+40], %r13841;
	st.param.b32	[param1+44], %r13842;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r14227, [retval0+0];
	ld.param.b32	%r14228, [retval0+4];
	ld.param.b32	%r14229, [retval0+8];
	ld.param.b32	%r14230, [retval0+12];
	ld.param.b32	%r14231, [retval0+16];
	ld.param.b32	%r14232, [retval0+20];
	ld.param.b32	%r14233, [retval0+24];
	ld.param.b32	%r14234, [retval0+28];
	ld.param.b32	%r14235, [retval0+32];
	ld.param.b32	%r14236, [retval0+36];
	ld.param.b32	%r14237, [retval0+40];
	ld.param.b32	%r14238, [retval0+44];
	
	//{
	}// Callseq End 260
	// Callseq Start 261
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r50264;
	st.param.b32	[param0+4], %r50263;
	st.param.b32	[param0+8], %r50262;
	st.param.b32	[param0+12], %r50261;
	st.param.b32	[param0+16], %r50260;
	st.param.b32	[param0+20], %r50259;
	st.param.b32	[param0+24], %r50258;
	st.param.b32	[param0+28], %r50257;
	st.param.b32	[param0+32], %r50256;
	st.param.b32	[param0+36], %r50255;
	st.param.b32	[param0+40], %r50254;
	st.param.b32	[param0+44], %r50253;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r50828;
	st.param.b32	[param1+4], %r50827;
	st.param.b32	[param1+8], %r50826;
	st.param.b32	[param1+12], %r50825;
	st.param.b32	[param1+16], %r50824;
	st.param.b32	[param1+20], %r50823;
	st.param.b32	[param1+24], %r50822;
	st.param.b32	[param1+28], %r50821;
	st.param.b32	[param1+32], %r50820;
	st.param.b32	[param1+36], %r50819;
	st.param.b32	[param1+40], %r50818;
	st.param.b32	[param1+44], %r50817;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r14239, [retval0+0];
	ld.param.b32	%r14240, [retval0+4];
	ld.param.b32	%r14241, [retval0+8];
	ld.param.b32	%r14242, [retval0+12];
	ld.param.b32	%r14243, [retval0+16];
	ld.param.b32	%r14244, [retval0+20];
	ld.param.b32	%r14245, [retval0+24];
	ld.param.b32	%r14246, [retval0+28];
	ld.param.b32	%r14247, [retval0+32];
	ld.param.b32	%r14248, [retval0+36];
	ld.param.b32	%r14249, [retval0+40];
	ld.param.b32	%r14250, [retval0+44];
	
	//{
	}// Callseq End 261
	// inline asm
	add.cc.u32 %r50264, %r50264, %r50276;
addc.cc.u32 %r50263, %r50263, %r50275;
addc.cc.u32 %r50262, %r50262, %r50274;
addc.cc.u32 %r50261, %r50261, %r50273;
addc.cc.u32 %r50260, %r50260, %r50272;
addc.cc.u32 %r50259, %r50259, %r50271;
addc.cc.u32 %r50258, %r50258, %r50270;
addc.cc.u32 %r50257, %r50257, %r50269;
addc.cc.u32 %r50256, %r50256, %r50268;
addc.cc.u32 %r50255, %r50255, %r50267;
addc.cc.u32 %r50254, %r50254, %r50266;
addc.u32 %r50253, %r50253, %r50265;

	// inline asm
	setp.gt.u32	%p6366, %r50253, 436277738;
	@%p6366 bra 	BB5_5905;

	setp.lt.u32	%p6367, %r50253, 436277738;
	@%p6367 bra 	BB5_5906;

	setp.gt.u32	%p6368, %r50254, 964683418;
	@%p6368 bra 	BB5_5905;

	setp.lt.u32	%p6369, %r50254, 964683418;
	@%p6369 bra 	BB5_5906;

	setp.gt.u32	%p6370, %r50255, 1260103606;
	@%p6370 bra 	BB5_5905;

	setp.lt.u32	%p6371, %r50255, 1260103606;
	@%p6371 bra 	BB5_5906;

	setp.gt.u32	%p6372, %r50256, 1129032919;
	@%p6372 bra 	BB5_5905;

	setp.lt.u32	%p6373, %r50256, 1129032919;
	@%p6373 bra 	BB5_5906;

	setp.gt.u32	%p6374, %r50257, 1685539716;
	@%p6374 bra 	BB5_5905;

	setp.lt.u32	%p6375, %r50257, 1685539716;
	@%p6375 bra 	BB5_5906;

	setp.gt.u32	%p6376, %r50258, -209382721;
	@%p6376 bra 	BB5_5905;

	setp.lt.u32	%p6377, %r50258, -209382721;
	@%p6377 bra 	BB5_5906;

	setp.gt.u32	%p6378, %r50259, 1731252896;
	@%p6378 bra 	BB5_5905;

	setp.lt.u32	%p6379, %r50259, 1731252896;
	@%p6379 bra 	BB5_5906;

	setp.gt.u32	%p6380, %r50260, -156174812;
	@%p6380 bra 	BB5_5905;

	setp.lt.u32	%p6381, %r50260, -156174812;
	@%p6381 bra 	BB5_5906;

	setp.gt.u32	%p6382, %r50261, 514588670;
	@%p6382 bra 	BB5_5905;

	setp.lt.u32	%p6383, %r50261, 514588670;
	@%p6383 bra 	BB5_5906;

	setp.gt.u32	%p6384, %r50262, -1319895041;
	@%p6384 bra 	BB5_5905;

	setp.lt.u32	%p6385, %r50262, -1319895041;
	@%p6385 bra 	BB5_5906;

	setp.gt.u32	%p6386, %r50263, -1174470657;
	@%p6386 bra 	BB5_5905;

	setp.lt.u32	%p6387, %r50263, -1174470657;
	setp.lt.u32	%p6388, %r50264, -21845;
	or.pred  	%p6389, %p6387, %p6388;
	@%p6389 bra 	BB5_5906;

BB5_5905:
	mov.u32 	%r39474, -21845;
	mov.u32 	%r39475, -1174470657;
	mov.u32 	%r39476, -1319895041;
	mov.u32 	%r39477, 514588670;
	mov.u32 	%r39478, -156174812;
	mov.u32 	%r39479, 1731252896;
	mov.u32 	%r39480, -209382721;
	mov.u32 	%r39481, 1685539716;
	mov.u32 	%r39482, 1129032919;
	mov.u32 	%r39483, 1260103606;
	mov.u32 	%r39484, 964683418;
	mov.u32 	%r39485, 436277738;
	// inline asm
	sub.cc.u32 %r50264, %r50264, %r39474;
subc.cc.u32 %r50263, %r50263, %r39475;
subc.cc.u32 %r50262, %r50262, %r39476;
subc.cc.u32 %r50261, %r50261, %r39477;
subc.cc.u32 %r50260, %r50260, %r39478;
subc.cc.u32 %r50259, %r50259, %r39479;
subc.cc.u32 %r50258, %r50258, %r39480;
subc.cc.u32 %r50257, %r50257, %r39481;
subc.cc.u32 %r50256, %r50256, %r39482;
subc.cc.u32 %r50255, %r50255, %r39483;
subc.cc.u32 %r50254, %r50254, %r39484;
subc.u32 %r50253, %r50253, %r39485;

	// inline asm

BB5_5906:
	// Callseq Start 262
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r50264;
	st.param.b32	[param0+4], %r50263;
	st.param.b32	[param0+8], %r50262;
	st.param.b32	[param0+12], %r50261;
	st.param.b32	[param0+16], %r50260;
	st.param.b32	[param0+20], %r50259;
	st.param.b32	[param0+24], %r50258;
	st.param.b32	[param0+28], %r50257;
	st.param.b32	[param0+32], %r50256;
	st.param.b32	[param0+36], %r50255;
	st.param.b32	[param0+40], %r50254;
	st.param.b32	[param0+44], %r50253;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r39042;
	st.param.b32	[param1+4], %r39043;
	st.param.b32	[param1+8], %r39044;
	st.param.b32	[param1+12], %r39045;
	st.param.b32	[param1+16], %r39046;
	st.param.b32	[param1+20], %r39047;
	st.param.b32	[param1+24], %r39048;
	st.param.b32	[param1+28], %r39049;
	st.param.b32	[param1+32], %r39050;
	st.param.b32	[param1+36], %r39051;
	st.param.b32	[param1+40], %r39052;
	st.param.b32	[param1+44], %r39053;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r39522, [retval0+0];
	ld.param.b32	%r39523, [retval0+4];
	ld.param.b32	%r39524, [retval0+8];
	ld.param.b32	%r39525, [retval0+12];
	ld.param.b32	%r39526, [retval0+16];
	ld.param.b32	%r39527, [retval0+20];
	ld.param.b32	%r39528, [retval0+24];
	ld.param.b32	%r39529, [retval0+28];
	ld.param.b32	%r39530, [retval0+32];
	ld.param.b32	%r39531, [retval0+36];
	ld.param.b32	%r39532, [retval0+40];
	ld.param.b32	%r39533, [retval0+44];
	
	//{
	}// Callseq End 262
	mov.u32 	%r50906, %r39528;
	mov.u32 	%r50911, %r39523;
	mov.u32 	%r50904, %r39530;
	mov.u32 	%r50909, %r39525;
	mov.u32 	%r50902, %r39532;
	mov.u32 	%r50907, %r39527;
	mov.u32 	%r50912, %r39522;
	mov.u32 	%r50905, %r39529;
	mov.u32 	%r50910, %r39524;
	mov.u32 	%r50903, %r39531;
	mov.u32 	%r50908, %r39526;
	mov.u32 	%r50901, %r39533;
	// inline asm
	sub.cc.u32 %r50912, %r50912, %r14227;
subc.cc.u32 %r50911, %r50911, %r14228;
subc.cc.u32 %r50910, %r50910, %r14229;
subc.cc.u32 %r50909, %r50909, %r14230;
subc.cc.u32 %r50908, %r50908, %r14231;
subc.cc.u32 %r50907, %r50907, %r14232;
subc.cc.u32 %r50906, %r50906, %r14233;
subc.cc.u32 %r50905, %r50905, %r14234;
subc.cc.u32 %r50904, %r50904, %r14235;
subc.cc.u32 %r50903, %r50903, %r14236;
subc.cc.u32 %r50902, %r50902, %r14237;
subc.u32 %r50901, %r50901, %r14238;

	// inline asm
	setp.gt.u32	%p6390, %r39533, %r14238;
	@%p6390 bra 	BB5_5929;

	setp.lt.u32	%p6391, %r39533, %r14238;
	@%p6391 bra 	BB5_5928;

	setp.gt.u32	%p6392, %r39532, %r14237;
	@%p6392 bra 	BB5_5929;

	setp.lt.u32	%p6393, %r39532, %r14237;
	@%p6393 bra 	BB5_5928;

	setp.gt.u32	%p6394, %r39531, %r14236;
	@%p6394 bra 	BB5_5929;

	setp.lt.u32	%p6395, %r39531, %r14236;
	@%p6395 bra 	BB5_5928;

	setp.gt.u32	%p6396, %r39530, %r14235;
	@%p6396 bra 	BB5_5929;

	setp.lt.u32	%p6397, %r39530, %r14235;
	@%p6397 bra 	BB5_5928;

	setp.gt.u32	%p6398, %r39529, %r14234;
	@%p6398 bra 	BB5_5929;

	setp.lt.u32	%p6399, %r39529, %r14234;
	@%p6399 bra 	BB5_5928;

	setp.gt.u32	%p6400, %r39528, %r14233;
	@%p6400 bra 	BB5_5929;

	setp.lt.u32	%p6401, %r39528, %r14233;
	@%p6401 bra 	BB5_5928;

	setp.gt.u32	%p6402, %r39527, %r14232;
	@%p6402 bra 	BB5_5929;

	setp.lt.u32	%p6403, %r39527, %r14232;
	@%p6403 bra 	BB5_5928;

	setp.gt.u32	%p6404, %r39526, %r14231;
	@%p6404 bra 	BB5_5929;

	setp.lt.u32	%p6405, %r39526, %r14231;
	@%p6405 bra 	BB5_5928;

	setp.gt.u32	%p6406, %r39525, %r14230;
	@%p6406 bra 	BB5_5929;

	setp.lt.u32	%p6407, %r39525, %r14230;
	@%p6407 bra 	BB5_5928;

	setp.gt.u32	%p6408, %r39524, %r14229;
	@%p6408 bra 	BB5_5929;

	setp.lt.u32	%p6409, %r39524, %r14229;
	@%p6409 bra 	BB5_5928;

	setp.gt.u32	%p6410, %r39523, %r14228;
	@%p6410 bra 	BB5_5929;

	setp.ge.u32	%p6411, %r39523, %r14228;
	setp.ge.u32	%p6412, %r39522, %r14227;
	and.pred  	%p6413, %p6411, %p6412;
	@%p6413 bra 	BB5_5929;

BB5_5928:
	mov.u32 	%r39546, -21845;
	mov.u32 	%r39547, -1174470657;
	mov.u32 	%r39548, -1319895041;
	mov.u32 	%r39549, 514588670;
	mov.u32 	%r39550, -156174812;
	mov.u32 	%r39551, 1731252896;
	mov.u32 	%r39552, -209382721;
	mov.u32 	%r39553, 1685539716;
	mov.u32 	%r39554, 1129032919;
	mov.u32 	%r39555, 1260103606;
	mov.u32 	%r39556, 964683418;
	mov.u32 	%r39557, 436277738;
	// inline asm
	add.cc.u32 %r50912, %r50912, %r39546;
addc.cc.u32 %r50911, %r50911, %r39547;
addc.cc.u32 %r50910, %r50910, %r39548;
addc.cc.u32 %r50909, %r50909, %r39549;
addc.cc.u32 %r50908, %r50908, %r39550;
addc.cc.u32 %r50907, %r50907, %r39551;
addc.cc.u32 %r50906, %r50906, %r39552;
addc.cc.u32 %r50905, %r50905, %r39553;
addc.cc.u32 %r50904, %r50904, %r39554;
addc.cc.u32 %r50903, %r50903, %r39555;
addc.cc.u32 %r50902, %r50902, %r39556;
addc.u32 %r50901, %r50901, %r39557;

	// inline asm

BB5_5929:
	mov.u32 	%r39575, %r50907;
	mov.u32 	%r39580, %r50902;
	mov.u32 	%r39573, %r50909;
	mov.u32 	%r39578, %r50904;
	mov.u32 	%r39571, %r50911;
	mov.u32 	%r39576, %r50906;
	mov.u32 	%r39581, %r50901;
	mov.u32 	%r39574, %r50908;
	mov.u32 	%r39579, %r50903;
	mov.u32 	%r39572, %r50910;
	mov.u32 	%r39577, %r50905;
	mov.u32 	%r39570, %r50912;
	// inline asm
	sub.cc.u32 %r39570, %r39570, %r14239;
subc.cc.u32 %r39571, %r39571, %r14240;
subc.cc.u32 %r39572, %r39572, %r14241;
subc.cc.u32 %r39573, %r39573, %r14242;
subc.cc.u32 %r39574, %r39574, %r14243;
subc.cc.u32 %r39575, %r39575, %r14244;
subc.cc.u32 %r39576, %r39576, %r14245;
subc.cc.u32 %r39577, %r39577, %r14246;
subc.cc.u32 %r39578, %r39578, %r14247;
subc.cc.u32 %r39579, %r39579, %r14248;
subc.cc.u32 %r39580, %r39580, %r14249;
subc.u32 %r39581, %r39581, %r14250;

	// inline asm
	setp.gt.u32	%p6414, %r50901, %r14250;
	@%p6414 bra 	BB5_5952;

	setp.lt.u32	%p6415, %r50901, %r14250;
	@%p6415 bra 	BB5_5951;

	setp.gt.u32	%p6416, %r50902, %r14249;
	@%p6416 bra 	BB5_5952;

	setp.lt.u32	%p6417, %r50902, %r14249;
	@%p6417 bra 	BB5_5951;

	setp.gt.u32	%p6418, %r50903, %r14248;
	@%p6418 bra 	BB5_5952;

	setp.lt.u32	%p6419, %r50903, %r14248;
	@%p6419 bra 	BB5_5951;

	setp.gt.u32	%p6420, %r50904, %r14247;
	@%p6420 bra 	BB5_5952;

	setp.lt.u32	%p6421, %r50904, %r14247;
	@%p6421 bra 	BB5_5951;

	setp.gt.u32	%p6422, %r50905, %r14246;
	@%p6422 bra 	BB5_5952;

	setp.lt.u32	%p6423, %r50905, %r14246;
	@%p6423 bra 	BB5_5951;

	setp.gt.u32	%p6424, %r50906, %r14245;
	@%p6424 bra 	BB5_5952;

	setp.lt.u32	%p6425, %r50906, %r14245;
	@%p6425 bra 	BB5_5951;

	setp.gt.u32	%p6426, %r50907, %r14244;
	@%p6426 bra 	BB5_5952;

	setp.lt.u32	%p6427, %r50907, %r14244;
	@%p6427 bra 	BB5_5951;

	setp.gt.u32	%p6428, %r50908, %r14243;
	@%p6428 bra 	BB5_5952;

	setp.lt.u32	%p6429, %r50908, %r14243;
	@%p6429 bra 	BB5_5951;

	setp.gt.u32	%p6430, %r50909, %r14242;
	@%p6430 bra 	BB5_5952;

	setp.lt.u32	%p6431, %r50909, %r14242;
	@%p6431 bra 	BB5_5951;

	setp.gt.u32	%p6432, %r50910, %r14241;
	@%p6432 bra 	BB5_5952;

	setp.lt.u32	%p6433, %r50910, %r14241;
	@%p6433 bra 	BB5_5951;

	setp.gt.u32	%p6434, %r50911, %r14240;
	@%p6434 bra 	BB5_5952;

	setp.ge.u32	%p6435, %r50911, %r14240;
	setp.ge.u32	%p6436, %r50912, %r14239;
	and.pred  	%p6437, %p6435, %p6436;
	@%p6437 bra 	BB5_5952;

BB5_5951:
	mov.u32 	%r39618, -21845;
	mov.u32 	%r39619, -1174470657;
	mov.u32 	%r39620, -1319895041;
	mov.u32 	%r39621, 514588670;
	mov.u32 	%r39622, -156174812;
	mov.u32 	%r39623, 1731252896;
	mov.u32 	%r39624, -209382721;
	mov.u32 	%r39625, 1685539716;
	mov.u32 	%r39626, 1129032919;
	mov.u32 	%r39627, 1260103606;
	mov.u32 	%r39628, 964683418;
	mov.u32 	%r39629, 436277738;
	// inline asm
	add.cc.u32 %r39570, %r39570, %r39618;
addc.cc.u32 %r39571, %r39571, %r39619;
addc.cc.u32 %r39572, %r39572, %r39620;
addc.cc.u32 %r39573, %r39573, %r39621;
addc.cc.u32 %r39574, %r39574, %r39622;
addc.cc.u32 %r39575, %r39575, %r39623;
addc.cc.u32 %r39576, %r39576, %r39624;
addc.cc.u32 %r39577, %r39577, %r39625;
addc.cc.u32 %r39578, %r39578, %r39626;
addc.cc.u32 %r39579, %r39579, %r39627;
addc.cc.u32 %r39580, %r39580, %r39628;
addc.u32 %r39581, %r39581, %r39629;

	// inline asm

BB5_5952:
	mov.u32 	%r39647, %r14232;
	mov.u32 	%r39642, %r14227;
	mov.u32 	%r39649, %r14234;
	mov.u32 	%r39644, %r14229;
	mov.u32 	%r39651, %r14236;
	mov.u32 	%r39646, %r14231;
	mov.u32 	%r39653, %r14238;
	mov.u32 	%r39648, %r14233;
	mov.u32 	%r39643, %r14228;
	mov.u32 	%r39650, %r14235;
	mov.u32 	%r39645, %r14230;
	mov.u32 	%r39652, %r14237;
	// inline asm
	sub.cc.u32 %r39642, %r39642, %r14239;
subc.cc.u32 %r39643, %r39643, %r14240;
subc.cc.u32 %r39644, %r39644, %r14241;
subc.cc.u32 %r39645, %r39645, %r14242;
subc.cc.u32 %r39646, %r39646, %r14243;
subc.cc.u32 %r39647, %r39647, %r14244;
subc.cc.u32 %r39648, %r39648, %r14245;
subc.cc.u32 %r39649, %r39649, %r14246;
subc.cc.u32 %r39650, %r39650, %r14247;
subc.cc.u32 %r39651, %r39651, %r14248;
subc.cc.u32 %r39652, %r39652, %r14249;
subc.u32 %r39653, %r39653, %r14250;

	// inline asm
	setp.gt.u32	%p6438, %r14238, %r14250;
	@%p6438 bra 	BB5_5975;

	setp.lt.u32	%p6439, %r14238, %r14250;
	@%p6439 bra 	BB5_5974;

	setp.gt.u32	%p6440, %r14237, %r14249;
	@%p6440 bra 	BB5_5975;

	setp.lt.u32	%p6441, %r14237, %r14249;
	@%p6441 bra 	BB5_5974;

	setp.gt.u32	%p6442, %r14236, %r14248;
	@%p6442 bra 	BB5_5975;

	setp.lt.u32	%p6443, %r14236, %r14248;
	@%p6443 bra 	BB5_5974;

	setp.gt.u32	%p6444, %r14235, %r14247;
	@%p6444 bra 	BB5_5975;

	setp.lt.u32	%p6445, %r14235, %r14247;
	@%p6445 bra 	BB5_5974;

	setp.gt.u32	%p6446, %r14234, %r14246;
	@%p6446 bra 	BB5_5975;

	setp.lt.u32	%p6447, %r14234, %r14246;
	@%p6447 bra 	BB5_5974;

	setp.gt.u32	%p6448, %r14233, %r14245;
	@%p6448 bra 	BB5_5975;

	setp.lt.u32	%p6449, %r14233, %r14245;
	@%p6449 bra 	BB5_5974;

	setp.gt.u32	%p6450, %r14232, %r14244;
	@%p6450 bra 	BB5_5975;

	setp.lt.u32	%p6451, %r14232, %r14244;
	@%p6451 bra 	BB5_5974;

	setp.gt.u32	%p6452, %r14231, %r14243;
	@%p6452 bra 	BB5_5975;

	setp.lt.u32	%p6453, %r14231, %r14243;
	@%p6453 bra 	BB5_5974;

	setp.gt.u32	%p6454, %r14230, %r14242;
	@%p6454 bra 	BB5_5975;

	setp.lt.u32	%p6455, %r14230, %r14242;
	@%p6455 bra 	BB5_5974;

	setp.gt.u32	%p6456, %r14229, %r14241;
	@%p6456 bra 	BB5_5975;

	setp.lt.u32	%p6457, %r14229, %r14241;
	@%p6457 bra 	BB5_5974;

	setp.gt.u32	%p6458, %r14228, %r14240;
	@%p6458 bra 	BB5_5975;

	setp.ge.u32	%p6459, %r14228, %r14240;
	setp.ge.u32	%p6460, %r14227, %r14239;
	and.pred  	%p6461, %p6459, %p6460;
	@%p6461 bra 	BB5_5975;

BB5_5974:
	mov.u32 	%r39690, -21845;
	mov.u32 	%r39691, -1174470657;
	mov.u32 	%r39692, -1319895041;
	mov.u32 	%r39693, 514588670;
	mov.u32 	%r39694, -156174812;
	mov.u32 	%r39695, 1731252896;
	mov.u32 	%r39696, -209382721;
	mov.u32 	%r39697, 1685539716;
	mov.u32 	%r39698, 1129032919;
	mov.u32 	%r39699, 1260103606;
	mov.u32 	%r39700, 964683418;
	mov.u32 	%r39701, 436277738;
	// inline asm
	add.cc.u32 %r39642, %r39642, %r39690;
addc.cc.u32 %r39643, %r39643, %r39691;
addc.cc.u32 %r39644, %r39644, %r39692;
addc.cc.u32 %r39645, %r39645, %r39693;
addc.cc.u32 %r39646, %r39646, %r39694;
addc.cc.u32 %r39647, %r39647, %r39695;
addc.cc.u32 %r39648, %r39648, %r39696;
addc.cc.u32 %r39649, %r39649, %r39697;
addc.cc.u32 %r39650, %r39650, %r39698;
addc.cc.u32 %r39651, %r39651, %r39699;
addc.cc.u32 %r39652, %r39652, %r39700;
addc.u32 %r39653, %r39653, %r39701;

	// inline asm

BB5_5975:
	// Callseq Start 263
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r14203;
	st.param.b32	[param0+4], %r14204;
	st.param.b32	[param0+8], %r14205;
	st.param.b32	[param0+12], %r14206;
	st.param.b32	[param0+16], %r14207;
	st.param.b32	[param0+20], %r14208;
	st.param.b32	[param0+24], %r14209;
	st.param.b32	[param0+28], %r14210;
	st.param.b32	[param0+32], %r14211;
	st.param.b32	[param0+36], %r14212;
	st.param.b32	[param0+40], %r14213;
	st.param.b32	[param0+44], %r14214;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r14215;
	st.param.b32	[param1+4], %r14216;
	st.param.b32	[param1+8], %r14217;
	st.param.b32	[param1+12], %r14218;
	st.param.b32	[param1+16], %r14219;
	st.param.b32	[param1+20], %r14220;
	st.param.b32	[param1+24], %r14221;
	st.param.b32	[param1+28], %r14222;
	st.param.b32	[param1+32], %r14223;
	st.param.b32	[param1+36], %r14224;
	st.param.b32	[param1+40], %r14225;
	st.param.b32	[param1+44], %r14226;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r14503, [retval0+0];
	ld.param.b32	%r14504, [retval0+4];
	ld.param.b32	%r14505, [retval0+8];
	ld.param.b32	%r14506, [retval0+12];
	ld.param.b32	%r14507, [retval0+16];
	ld.param.b32	%r14508, [retval0+20];
	ld.param.b32	%r14509, [retval0+24];
	ld.param.b32	%r14510, [retval0+28];
	ld.param.b32	%r14511, [retval0+32];
	ld.param.b32	%r14512, [retval0+36];
	ld.param.b32	%r14513, [retval0+40];
	ld.param.b32	%r14514, [retval0+44];
	
	//{
	}// Callseq End 263
	mov.u32 	%r39717, %r14206;
	mov.u32 	%r39724, %r14213;
	mov.u32 	%r39719, %r14208;
	mov.u32 	%r39714, %r14203;
	mov.u32 	%r39721, %r14210;
	mov.u32 	%r39716, %r14205;
	mov.u32 	%r39723, %r14212;
	mov.u32 	%r39718, %r14207;
	mov.u32 	%r39725, %r14214;
	mov.u32 	%r39720, %r14209;
	mov.u32 	%r39715, %r14204;
	mov.u32 	%r39722, %r14211;
	// inline asm
	add.cc.u32 %r39714, %r39714, %r14215;
addc.cc.u32 %r39715, %r39715, %r14216;
addc.cc.u32 %r39716, %r39716, %r14217;
addc.cc.u32 %r39717, %r39717, %r14218;
addc.cc.u32 %r39718, %r39718, %r14219;
addc.cc.u32 %r39719, %r39719, %r14220;
addc.cc.u32 %r39720, %r39720, %r14221;
addc.cc.u32 %r39721, %r39721, %r14222;
addc.cc.u32 %r39722, %r39722, %r14223;
addc.cc.u32 %r39723, %r39723, %r14224;
addc.cc.u32 %r39724, %r39724, %r14225;
addc.u32 %r39725, %r39725, %r14226;

	// inline asm
	setp.gt.u32	%p6462, %r39725, 436277738;
	@%p6462 bra 	BB5_5997;

	setp.lt.u32	%p6463, %r39725, 436277738;
	@%p6463 bra 	BB5_5998;

	setp.gt.u32	%p6464, %r39724, 964683418;
	@%p6464 bra 	BB5_5997;

	setp.lt.u32	%p6465, %r39724, 964683418;
	@%p6465 bra 	BB5_5998;

	setp.gt.u32	%p6466, %r39723, 1260103606;
	@%p6466 bra 	BB5_5997;

	setp.lt.u32	%p6467, %r39723, 1260103606;
	@%p6467 bra 	BB5_5998;

	setp.gt.u32	%p6468, %r39722, 1129032919;
	@%p6468 bra 	BB5_5997;

	setp.lt.u32	%p6469, %r39722, 1129032919;
	@%p6469 bra 	BB5_5998;

	setp.gt.u32	%p6470, %r39721, 1685539716;
	@%p6470 bra 	BB5_5997;

	setp.lt.u32	%p6471, %r39721, 1685539716;
	@%p6471 bra 	BB5_5998;

	setp.gt.u32	%p6472, %r39720, -209382721;
	@%p6472 bra 	BB5_5997;

	setp.lt.u32	%p6473, %r39720, -209382721;
	@%p6473 bra 	BB5_5998;

	setp.gt.u32	%p6474, %r39719, 1731252896;
	@%p6474 bra 	BB5_5997;

	setp.lt.u32	%p6475, %r39719, 1731252896;
	@%p6475 bra 	BB5_5998;

	setp.gt.u32	%p6476, %r39718, -156174812;
	@%p6476 bra 	BB5_5997;

	setp.lt.u32	%p6477, %r39718, -156174812;
	@%p6477 bra 	BB5_5998;

	setp.gt.u32	%p6478, %r39717, 514588670;
	@%p6478 bra 	BB5_5997;

	setp.lt.u32	%p6479, %r39717, 514588670;
	@%p6479 bra 	BB5_5998;

	setp.gt.u32	%p6480, %r39716, -1319895041;
	@%p6480 bra 	BB5_5997;

	setp.lt.u32	%p6481, %r39716, -1319895041;
	@%p6481 bra 	BB5_5998;

	setp.gt.u32	%p6482, %r39715, -1174470657;
	@%p6482 bra 	BB5_5997;

	setp.lt.u32	%p6483, %r39715, -1174470657;
	setp.lt.u32	%p6484, %r39714, -21845;
	or.pred  	%p6485, %p6483, %p6484;
	@%p6485 bra 	BB5_5998;

BB5_5997:
	mov.u32 	%r39762, -21845;
	mov.u32 	%r39763, -1174470657;
	mov.u32 	%r39764, -1319895041;
	mov.u32 	%r39765, 514588670;
	mov.u32 	%r39766, -156174812;
	mov.u32 	%r39767, 1731252896;
	mov.u32 	%r39768, -209382721;
	mov.u32 	%r39769, 1685539716;
	mov.u32 	%r39770, 1129032919;
	mov.u32 	%r39771, 1260103606;
	mov.u32 	%r39772, 964683418;
	mov.u32 	%r39773, 436277738;
	// inline asm
	sub.cc.u32 %r39714, %r39714, %r39762;
subc.cc.u32 %r39715, %r39715, %r39763;
subc.cc.u32 %r39716, %r39716, %r39764;
subc.cc.u32 %r39717, %r39717, %r39765;
subc.cc.u32 %r39718, %r39718, %r39766;
subc.cc.u32 %r39719, %r39719, %r39767;
subc.cc.u32 %r39720, %r39720, %r39768;
subc.cc.u32 %r39721, %r39721, %r39769;
subc.cc.u32 %r39722, %r39722, %r39770;
subc.cc.u32 %r39723, %r39723, %r39771;
subc.cc.u32 %r39724, %r39724, %r39772;
subc.u32 %r39725, %r39725, %r39773;

	// inline asm

BB5_5998:
	mov.u32 	%r39789, %r14206;
	mov.u32 	%r39796, %r14213;
	mov.u32 	%r39791, %r14208;
	mov.u32 	%r39786, %r14203;
	mov.u32 	%r39793, %r14210;
	mov.u32 	%r39788, %r14205;
	mov.u32 	%r39795, %r14212;
	mov.u32 	%r39790, %r14207;
	mov.u32 	%r39797, %r14214;
	mov.u32 	%r39792, %r14209;
	mov.u32 	%r39787, %r14204;
	mov.u32 	%r39794, %r14211;
	// inline asm
	sub.cc.u32 %r39786, %r39786, %r14215;
subc.cc.u32 %r39787, %r39787, %r14216;
subc.cc.u32 %r39788, %r39788, %r14217;
subc.cc.u32 %r39789, %r39789, %r14218;
subc.cc.u32 %r39790, %r39790, %r14219;
subc.cc.u32 %r39791, %r39791, %r14220;
subc.cc.u32 %r39792, %r39792, %r14221;
subc.cc.u32 %r39793, %r39793, %r14222;
subc.cc.u32 %r39794, %r39794, %r14223;
subc.cc.u32 %r39795, %r39795, %r14224;
subc.cc.u32 %r39796, %r39796, %r14225;
subc.u32 %r39797, %r39797, %r14226;

	// inline asm
	setp.gt.u32	%p6486, %r14214, %r14226;
	@%p6486 bra 	BB5_6021;

	setp.lt.u32	%p6487, %r14214, %r14226;
	@%p6487 bra 	BB5_6020;

	setp.gt.u32	%p6488, %r14213, %r14225;
	@%p6488 bra 	BB5_6021;

	setp.lt.u32	%p6489, %r14213, %r14225;
	@%p6489 bra 	BB5_6020;

	setp.gt.u32	%p6490, %r14212, %r14224;
	@%p6490 bra 	BB5_6021;

	setp.lt.u32	%p6491, %r14212, %r14224;
	@%p6491 bra 	BB5_6020;

	setp.gt.u32	%p6492, %r14211, %r14223;
	@%p6492 bra 	BB5_6021;

	setp.lt.u32	%p6493, %r14211, %r14223;
	@%p6493 bra 	BB5_6020;

	setp.gt.u32	%p6494, %r14210, %r14222;
	@%p6494 bra 	BB5_6021;

	setp.lt.u32	%p6495, %r14210, %r14222;
	@%p6495 bra 	BB5_6020;

	setp.gt.u32	%p6496, %r14209, %r14221;
	@%p6496 bra 	BB5_6021;

	setp.lt.u32	%p6497, %r14209, %r14221;
	@%p6497 bra 	BB5_6020;

	setp.gt.u32	%p6498, %r14208, %r14220;
	@%p6498 bra 	BB5_6021;

	setp.lt.u32	%p6499, %r14208, %r14220;
	@%p6499 bra 	BB5_6020;

	setp.gt.u32	%p6500, %r14207, %r14219;
	@%p6500 bra 	BB5_6021;

	setp.lt.u32	%p6501, %r14207, %r14219;
	@%p6501 bra 	BB5_6020;

	setp.gt.u32	%p6502, %r14206, %r14218;
	@%p6502 bra 	BB5_6021;

	setp.lt.u32	%p6503, %r14206, %r14218;
	@%p6503 bra 	BB5_6020;

	setp.gt.u32	%p6504, %r14205, %r14217;
	@%p6504 bra 	BB5_6021;

	setp.lt.u32	%p6505, %r14205, %r14217;
	@%p6505 bra 	BB5_6020;

	setp.gt.u32	%p6506, %r14204, %r14216;
	@%p6506 bra 	BB5_6021;

	setp.ge.u32	%p6507, %r14204, %r14216;
	setp.ge.u32	%p6508, %r14203, %r14215;
	and.pred  	%p6509, %p6507, %p6508;
	@%p6509 bra 	BB5_6021;

BB5_6020:
	mov.u32 	%r39834, -21845;
	mov.u32 	%r39835, -1174470657;
	mov.u32 	%r39836, -1319895041;
	mov.u32 	%r39837, 514588670;
	mov.u32 	%r39838, -156174812;
	mov.u32 	%r39839, 1731252896;
	mov.u32 	%r39840, -209382721;
	mov.u32 	%r39841, 1685539716;
	mov.u32 	%r39842, 1129032919;
	mov.u32 	%r39843, 1260103606;
	mov.u32 	%r39844, 964683418;
	mov.u32 	%r39845, 436277738;
	// inline asm
	add.cc.u32 %r39786, %r39786, %r39834;
addc.cc.u32 %r39787, %r39787, %r39835;
addc.cc.u32 %r39788, %r39788, %r39836;
addc.cc.u32 %r39789, %r39789, %r39837;
addc.cc.u32 %r39790, %r39790, %r39838;
addc.cc.u32 %r39791, %r39791, %r39839;
addc.cc.u32 %r39792, %r39792, %r39840;
addc.cc.u32 %r39793, %r39793, %r39841;
addc.cc.u32 %r39794, %r39794, %r39842;
addc.cc.u32 %r39795, %r39795, %r39843;
addc.cc.u32 %r39796, %r39796, %r39844;
addc.u32 %r39797, %r39797, %r39845;

	// inline asm

BB5_6021:
	// Callseq Start 264
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r39786;
	st.param.b32	[param0+4], %r39787;
	st.param.b32	[param0+8], %r39788;
	st.param.b32	[param0+12], %r39789;
	st.param.b32	[param0+16], %r39790;
	st.param.b32	[param0+20], %r39791;
	st.param.b32	[param0+24], %r39792;
	st.param.b32	[param0+28], %r39793;
	st.param.b32	[param0+32], %r39794;
	st.param.b32	[param0+36], %r39795;
	st.param.b32	[param0+40], %r39796;
	st.param.b32	[param0+44], %r39797;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r39714;
	st.param.b32	[param1+4], %r39715;
	st.param.b32	[param1+8], %r39716;
	st.param.b32	[param1+12], %r39717;
	st.param.b32	[param1+16], %r39718;
	st.param.b32	[param1+20], %r39719;
	st.param.b32	[param1+24], %r39720;
	st.param.b32	[param1+28], %r39721;
	st.param.b32	[param1+32], %r39722;
	st.param.b32	[param1+36], %r39723;
	st.param.b32	[param1+40], %r39724;
	st.param.b32	[param1+44], %r39725;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r14599, [retval0+0];
	ld.param.b32	%r14600, [retval0+4];
	ld.param.b32	%r14601, [retval0+8];
	ld.param.b32	%r14602, [retval0+12];
	ld.param.b32	%r14603, [retval0+16];
	ld.param.b32	%r14604, [retval0+20];
	ld.param.b32	%r14605, [retval0+24];
	ld.param.b32	%r14606, [retval0+28];
	ld.param.b32	%r14607, [retval0+32];
	ld.param.b32	%r14608, [retval0+36];
	ld.param.b32	%r14609, [retval0+40];
	ld.param.b32	%r14610, [retval0+44];
	
	//{
	}// Callseq End 264
	shl.b32 	%r39858, %r14514, 1;
	shr.u32 	%r39859, %r14513, 31;
	or.b32  	%r50961, %r39859, %r39858;
	shl.b32 	%r39860, %r14513, 1;
	shr.u32 	%r39861, %r14512, 31;
	or.b32  	%r50962, %r39861, %r39860;
	shl.b32 	%r39862, %r14512, 1;
	shr.u32 	%r39863, %r14511, 31;
	or.b32  	%r50963, %r39863, %r39862;
	shl.b32 	%r39864, %r14511, 1;
	shr.u32 	%r39865, %r14510, 31;
	or.b32  	%r50964, %r39865, %r39864;
	shl.b32 	%r39866, %r14510, 1;
	shr.u32 	%r39867, %r14509, 31;
	or.b32  	%r50965, %r39867, %r39866;
	shl.b32 	%r39868, %r14509, 1;
	shr.u32 	%r39869, %r14508, 31;
	or.b32  	%r50966, %r39869, %r39868;
	shl.b32 	%r39870, %r14508, 1;
	shr.u32 	%r39871, %r14507, 31;
	or.b32  	%r50967, %r39871, %r39870;
	shl.b32 	%r39872, %r14507, 1;
	shr.u32 	%r39873, %r14506, 31;
	or.b32  	%r50968, %r39873, %r39872;
	shl.b32 	%r39874, %r14506, 1;
	shr.u32 	%r39875, %r14505, 31;
	or.b32  	%r50969, %r39875, %r39874;
	shl.b32 	%r39876, %r14505, 1;
	shr.u32 	%r39877, %r14504, 31;
	or.b32  	%r50970, %r39877, %r39876;
	shl.b32 	%r39878, %r14504, 1;
	shr.u32 	%r39879, %r14503, 31;
	or.b32  	%r50971, %r39879, %r39878;
	shl.b32 	%r50972, %r14503, 1;
	setp.gt.u32	%p6510, %r50961, 436277738;
	@%p6510 bra 	BB5_6043;

	setp.lt.u32	%p6511, %r50961, 436277738;
	@%p6511 bra 	BB5_6044;

	setp.gt.u32	%p6512, %r50962, 964683418;
	@%p6512 bra 	BB5_6043;

	setp.lt.u32	%p6513, %r50962, 964683418;
	@%p6513 bra 	BB5_6044;

	setp.gt.u32	%p6514, %r50963, 1260103606;
	@%p6514 bra 	BB5_6043;

	setp.lt.u32	%p6515, %r50963, 1260103606;
	@%p6515 bra 	BB5_6044;

	setp.gt.u32	%p6516, %r50964, 1129032919;
	@%p6516 bra 	BB5_6043;

	setp.lt.u32	%p6517, %r50964, 1129032919;
	@%p6517 bra 	BB5_6044;

	setp.gt.u32	%p6518, %r50965, 1685539716;
	@%p6518 bra 	BB5_6043;

	setp.lt.u32	%p6519, %r50965, 1685539716;
	@%p6519 bra 	BB5_6044;

	setp.gt.u32	%p6520, %r50966, -209382721;
	@%p6520 bra 	BB5_6043;

	setp.lt.u32	%p6521, %r50966, -209382721;
	@%p6521 bra 	BB5_6044;

	setp.gt.u32	%p6522, %r50967, 1731252896;
	@%p6522 bra 	BB5_6043;

	setp.lt.u32	%p6523, %r50967, 1731252896;
	@%p6523 bra 	BB5_6044;

	setp.gt.u32	%p6524, %r50968, -156174812;
	@%p6524 bra 	BB5_6043;

	setp.lt.u32	%p6525, %r50968, -156174812;
	@%p6525 bra 	BB5_6044;

	setp.gt.u32	%p6526, %r50969, 514588670;
	@%p6526 bra 	BB5_6043;

	setp.lt.u32	%p6527, %r50969, 514588670;
	@%p6527 bra 	BB5_6044;

	setp.gt.u32	%p6528, %r50970, -1319895041;
	@%p6528 bra 	BB5_6043;

	setp.lt.u32	%p6529, %r50970, -1319895041;
	@%p6529 bra 	BB5_6044;

	setp.gt.u32	%p6530, %r50971, -1174470657;
	@%p6530 bra 	BB5_6043;

	setp.lt.u32	%p6531, %r50971, -1174470657;
	setp.lt.u32	%p6532, %r50972, -21845;
	or.pred  	%p6533, %p6531, %p6532;
	@%p6533 bra 	BB5_6044;

BB5_6043:
	mov.u32 	%r39892, -21845;
	mov.u32 	%r39893, -1174470657;
	mov.u32 	%r39894, -1319895041;
	mov.u32 	%r39895, 514588670;
	mov.u32 	%r39896, -156174812;
	mov.u32 	%r39897, 1731252896;
	mov.u32 	%r39898, -209382721;
	mov.u32 	%r39899, 1685539716;
	mov.u32 	%r39900, 1129032919;
	mov.u32 	%r39901, 1260103606;
	mov.u32 	%r39902, 964683418;
	mov.u32 	%r39903, 436277738;
	// inline asm
	sub.cc.u32 %r50972, %r50972, %r39892;
subc.cc.u32 %r50971, %r50971, %r39893;
subc.cc.u32 %r50970, %r50970, %r39894;
subc.cc.u32 %r50969, %r50969, %r39895;
subc.cc.u32 %r50968, %r50968, %r39896;
subc.cc.u32 %r50967, %r50967, %r39897;
subc.cc.u32 %r50966, %r50966, %r39898;
subc.cc.u32 %r50965, %r50965, %r39899;
subc.cc.u32 %r50964, %r50964, %r39900;
subc.cc.u32 %r50963, %r50963, %r39901;
subc.cc.u32 %r50962, %r50962, %r39902;
subc.u32 %r50961, %r50961, %r39903;

	// inline asm

BB5_6044:
	// Callseq Start 265
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r14599;
	st.param.b32	[param0+4], %r14600;
	st.param.b32	[param0+8], %r14601;
	st.param.b32	[param0+12], %r14602;
	st.param.b32	[param0+16], %r14603;
	st.param.b32	[param0+20], %r14604;
	st.param.b32	[param0+24], %r14605;
	st.param.b32	[param0+28], %r14606;
	st.param.b32	[param0+32], %r14607;
	st.param.b32	[param0+36], %r14608;
	st.param.b32	[param0+40], %r14609;
	st.param.b32	[param0+44], %r14610;
	st.param.b32	[param0+48], %r50972;
	st.param.b32	[param0+52], %r50971;
	st.param.b32	[param0+56], %r50970;
	st.param.b32	[param0+60], %r50969;
	st.param.b32	[param0+64], %r50968;
	st.param.b32	[param0+68], %r50967;
	st.param.b32	[param0+72], %r50966;
	st.param.b32	[param0+76], %r50965;
	st.param.b32	[param0+80], %r50964;
	st.param.b32	[param0+84], %r50963;
	st.param.b32	[param0+88], %r50962;
	st.param.b32	[param0+92], %r50961;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r50888;
	st.param.b32	[param1+4], %r50887;
	st.param.b32	[param1+8], %r50886;
	st.param.b32	[param1+12], %r50885;
	st.param.b32	[param1+16], %r50884;
	st.param.b32	[param1+20], %r50883;
	st.param.b32	[param1+24], %r50882;
	st.param.b32	[param1+28], %r50881;
	st.param.b32	[param1+32], %r50880;
	st.param.b32	[param1+36], %r50879;
	st.param.b32	[param1+40], %r50878;
	st.param.b32	[param1+44], %r50877;
	st.param.b32	[param1+48], %r39258;
	st.param.b32	[param1+52], %r39259;
	st.param.b32	[param1+56], %r39260;
	st.param.b32	[param1+60], %r39261;
	st.param.b32	[param1+64], %r39262;
	st.param.b32	[param1+68], %r39263;
	st.param.b32	[param1+72], %r39264;
	st.param.b32	[param1+76], %r39265;
	st.param.b32	[param1+80], %r39266;
	st.param.b32	[param1+84], %r39267;
	st.param.b32	[param1+88], %r39268;
	st.param.b32	[param1+92], %r39269;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r39952, [retval0+0];
	ld.param.b32	%r39953, [retval0+4];
	ld.param.b32	%r39954, [retval0+8];
	ld.param.b32	%r39955, [retval0+12];
	ld.param.b32	%r39956, [retval0+16];
	ld.param.b32	%r39957, [retval0+20];
	ld.param.b32	%r39958, [retval0+24];
	ld.param.b32	%r39959, [retval0+28];
	ld.param.b32	%r39960, [retval0+32];
	ld.param.b32	%r39961, [retval0+36];
	ld.param.b32	%r39962, [retval0+40];
	ld.param.b32	%r39963, [retval0+44];
	ld.param.b32	%r39964, [retval0+48];
	ld.param.b32	%r39965, [retval0+52];
	ld.param.b32	%r39966, [retval0+56];
	ld.param.b32	%r39967, [retval0+60];
	ld.param.b32	%r39968, [retval0+64];
	ld.param.b32	%r39969, [retval0+68];
	ld.param.b32	%r39970, [retval0+72];
	ld.param.b32	%r39971, [retval0+76];
	ld.param.b32	%r39972, [retval0+80];
	ld.param.b32	%r39973, [retval0+84];
	ld.param.b32	%r39974, [retval0+88];
	ld.param.b32	%r39975, [retval0+92];
	
	//{
	}// Callseq End 265
	// Callseq Start 266
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r39952;
	st.param.b32	[param0+4], %r39953;
	st.param.b32	[param0+8], %r39954;
	st.param.b32	[param0+12], %r39955;
	st.param.b32	[param0+16], %r39956;
	st.param.b32	[param0+20], %r39957;
	st.param.b32	[param0+24], %r39958;
	st.param.b32	[param0+28], %r39959;
	st.param.b32	[param0+32], %r39960;
	st.param.b32	[param0+36], %r39961;
	st.param.b32	[param0+40], %r39962;
	st.param.b32	[param0+44], %r39963;
	st.param.b32	[param0+48], %r39964;
	st.param.b32	[param0+52], %r39965;
	st.param.b32	[param0+56], %r39966;
	st.param.b32	[param0+60], %r39967;
	st.param.b32	[param0+64], %r39968;
	st.param.b32	[param0+68], %r39969;
	st.param.b32	[param0+72], %r39970;
	st.param.b32	[param0+76], %r39971;
	st.param.b32	[param0+80], %r39972;
	st.param.b32	[param0+84], %r39973;
	st.param.b32	[param0+88], %r39974;
	st.param.b32	[param0+92], %r39975;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r39642;
	st.param.b32	[param1+4], %r39643;
	st.param.b32	[param1+8], %r39644;
	st.param.b32	[param1+12], %r39645;
	st.param.b32	[param1+16], %r39646;
	st.param.b32	[param1+20], %r39647;
	st.param.b32	[param1+24], %r39648;
	st.param.b32	[param1+28], %r39649;
	st.param.b32	[param1+32], %r39650;
	st.param.b32	[param1+36], %r39651;
	st.param.b32	[param1+40], %r39652;
	st.param.b32	[param1+44], %r39653;
	st.param.b32	[param1+48], %r39570;
	st.param.b32	[param1+52], %r39571;
	st.param.b32	[param1+56], %r39572;
	st.param.b32	[param1+60], %r39573;
	st.param.b32	[param1+64], %r39574;
	st.param.b32	[param1+68], %r39575;
	st.param.b32	[param1+72], %r39576;
	st.param.b32	[param1+76], %r39577;
	st.param.b32	[param1+80], %r39578;
	st.param.b32	[param1+84], %r39579;
	st.param.b32	[param1+88], %r39580;
	st.param.b32	[param1+92], %r39581;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r39976, [retval0+0];
	ld.param.b32	%r39977, [retval0+4];
	ld.param.b32	%r39978, [retval0+8];
	ld.param.b32	%r39979, [retval0+12];
	ld.param.b32	%r39980, [retval0+16];
	ld.param.b32	%r39981, [retval0+20];
	ld.param.b32	%r39982, [retval0+24];
	ld.param.b32	%r39983, [retval0+28];
	ld.param.b32	%r39984, [retval0+32];
	ld.param.b32	%r39985, [retval0+36];
	ld.param.b32	%r39986, [retval0+40];
	ld.param.b32	%r39987, [retval0+44];
	ld.param.b32	%r39988, [retval0+48];
	ld.param.b32	%r39989, [retval0+52];
	ld.param.b32	%r39990, [retval0+56];
	ld.param.b32	%r39991, [retval0+60];
	ld.param.b32	%r39992, [retval0+64];
	ld.param.b32	%r39993, [retval0+68];
	ld.param.b32	%r39994, [retval0+72];
	ld.param.b32	%r39995, [retval0+76];
	ld.param.b32	%r39996, [retval0+80];
	ld.param.b32	%r39997, [retval0+84];
	ld.param.b32	%r39998, [retval0+88];
	ld.param.b32	%r39999, [retval0+92];
	
	//{
	}// Callseq End 266
	// Callseq Start 267
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r39976;
	st.param.b32	[param0+4], %r39977;
	st.param.b32	[param0+8], %r39978;
	st.param.b32	[param0+12], %r39979;
	st.param.b32	[param0+16], %r39980;
	st.param.b32	[param0+20], %r39981;
	st.param.b32	[param0+24], %r39982;
	st.param.b32	[param0+28], %r39983;
	st.param.b32	[param0+32], %r39984;
	st.param.b32	[param0+36], %r39985;
	st.param.b32	[param0+40], %r39986;
	st.param.b32	[param0+44], %r39987;
	st.param.b32	[param0+48], %r39988;
	st.param.b32	[param0+52], %r39989;
	st.param.b32	[param0+56], %r39990;
	st.param.b32	[param0+60], %r39991;
	st.param.b32	[param0+64], %r39992;
	st.param.b32	[param0+68], %r39993;
	st.param.b32	[param0+72], %r39994;
	st.param.b32	[param0+76], %r39995;
	st.param.b32	[param0+80], %r39996;
	st.param.b32	[param0+84], %r39997;
	st.param.b32	[param0+88], %r39998;
	st.param.b32	[param0+92], %r39999;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r39642;
	st.param.b32	[param1+4], %r39643;
	st.param.b32	[param1+8], %r39644;
	st.param.b32	[param1+12], %r39645;
	st.param.b32	[param1+16], %r39646;
	st.param.b32	[param1+20], %r39647;
	st.param.b32	[param1+24], %r39648;
	st.param.b32	[param1+28], %r39649;
	st.param.b32	[param1+32], %r39650;
	st.param.b32	[param1+36], %r39651;
	st.param.b32	[param1+40], %r39652;
	st.param.b32	[param1+44], %r39653;
	st.param.b32	[param1+48], %r39570;
	st.param.b32	[param1+52], %r39571;
	st.param.b32	[param1+56], %r39572;
	st.param.b32	[param1+60], %r39573;
	st.param.b32	[param1+64], %r39574;
	st.param.b32	[param1+68], %r39575;
	st.param.b32	[param1+72], %r39576;
	st.param.b32	[param1+76], %r39577;
	st.param.b32	[param1+80], %r39578;
	st.param.b32	[param1+84], %r39579;
	st.param.b32	[param1+88], %r39580;
	st.param.b32	[param1+92], %r39581;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r51165, [retval0+0];
	ld.param.b32	%r51166, [retval0+4];
	ld.param.b32	%r51167, [retval0+8];
	ld.param.b32	%r51168, [retval0+12];
	ld.param.b32	%r51169, [retval0+16];
	ld.param.b32	%r51170, [retval0+20];
	ld.param.b32	%r51171, [retval0+24];
	ld.param.b32	%r51172, [retval0+28];
	ld.param.b32	%r51173, [retval0+32];
	ld.param.b32	%r51174, [retval0+36];
	ld.param.b32	%r51175, [retval0+40];
	ld.param.b32	%r51176, [retval0+44];
	ld.param.b32	%r51177, [retval0+48];
	ld.param.b32	%r51178, [retval0+52];
	ld.param.b32	%r51179, [retval0+56];
	ld.param.b32	%r51180, [retval0+60];
	ld.param.b32	%r51181, [retval0+64];
	ld.param.b32	%r51182, [retval0+68];
	ld.param.b32	%r51183, [retval0+72];
	ld.param.b32	%r51184, [retval0+76];
	ld.param.b32	%r51185, [retval0+80];
	ld.param.b32	%r51186, [retval0+84];
	ld.param.b32	%r51187, [retval0+88];
	ld.param.b32	%r51188, [retval0+92];
	
	//{
	}// Callseq End 267
	// Callseq Start 268
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r39642;
	st.param.b32	[param0+4], %r39643;
	st.param.b32	[param0+8], %r39644;
	st.param.b32	[param0+12], %r39645;
	st.param.b32	[param0+16], %r39646;
	st.param.b32	[param0+20], %r39647;
	st.param.b32	[param0+24], %r39648;
	st.param.b32	[param0+28], %r39649;
	st.param.b32	[param0+32], %r39650;
	st.param.b32	[param0+36], %r39651;
	st.param.b32	[param0+40], %r39652;
	st.param.b32	[param0+44], %r39653;
	st.param.b32	[param0+48], %r39570;
	st.param.b32	[param0+52], %r39571;
	st.param.b32	[param0+56], %r39572;
	st.param.b32	[param0+60], %r39573;
	st.param.b32	[param0+64], %r39574;
	st.param.b32	[param0+68], %r39575;
	st.param.b32	[param0+72], %r39576;
	st.param.b32	[param0+76], %r39577;
	st.param.b32	[param0+80], %r39578;
	st.param.b32	[param0+84], %r39579;
	st.param.b32	[param0+88], %r39580;
	st.param.b32	[param0+92], %r39581;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r51165;
	st.param.b32	[param1+4], %r51166;
	st.param.b32	[param1+8], %r51167;
	st.param.b32	[param1+12], %r51168;
	st.param.b32	[param1+16], %r51169;
	st.param.b32	[param1+20], %r51170;
	st.param.b32	[param1+24], %r51171;
	st.param.b32	[param1+28], %r51172;
	st.param.b32	[param1+32], %r51173;
	st.param.b32	[param1+36], %r51174;
	st.param.b32	[param1+40], %r51175;
	st.param.b32	[param1+44], %r51176;
	st.param.b32	[param1+48], %r51177;
	st.param.b32	[param1+52], %r51178;
	st.param.b32	[param1+56], %r51179;
	st.param.b32	[param1+60], %r51180;
	st.param.b32	[param1+64], %r51181;
	st.param.b32	[param1+68], %r51182;
	st.param.b32	[param1+72], %r51183;
	st.param.b32	[param1+76], %r51184;
	st.param.b32	[param1+80], %r51185;
	st.param.b32	[param1+84], %r51186;
	st.param.b32	[param1+88], %r51187;
	st.param.b32	[param1+92], %r51188;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r39928, [retval0+0];
	ld.param.b32	%r39929, [retval0+4];
	ld.param.b32	%r39930, [retval0+8];
	ld.param.b32	%r39931, [retval0+12];
	ld.param.b32	%r39932, [retval0+16];
	ld.param.b32	%r39933, [retval0+20];
	ld.param.b32	%r39934, [retval0+24];
	ld.param.b32	%r39935, [retval0+28];
	ld.param.b32	%r39936, [retval0+32];
	ld.param.b32	%r39937, [retval0+36];
	ld.param.b32	%r39938, [retval0+40];
	ld.param.b32	%r39939, [retval0+44];
	ld.param.b32	%r39916, [retval0+48];
	ld.param.b32	%r39917, [retval0+52];
	ld.param.b32	%r39918, [retval0+56];
	ld.param.b32	%r39919, [retval0+60];
	ld.param.b32	%r39920, [retval0+64];
	ld.param.b32	%r39921, [retval0+68];
	ld.param.b32	%r39922, [retval0+72];
	ld.param.b32	%r39923, [retval0+76];
	ld.param.b32	%r39924, [retval0+80];
	ld.param.b32	%r39925, [retval0+84];
	ld.param.b32	%r39926, [retval0+88];
	ld.param.b32	%r39927, [retval0+92];
	
	//{
	}// Callseq End 268
	// Callseq Start 269
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r39928;
	st.param.b32	[param0+4], %r39929;
	st.param.b32	[param0+8], %r39930;
	st.param.b32	[param0+12], %r39931;
	st.param.b32	[param0+16], %r39932;
	st.param.b32	[param0+20], %r39933;
	st.param.b32	[param0+24], %r39934;
	st.param.b32	[param0+28], %r39935;
	st.param.b32	[param0+32], %r39936;
	st.param.b32	[param0+36], %r39937;
	st.param.b32	[param0+40], %r39938;
	st.param.b32	[param0+44], %r39939;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r14203;
	st.param.b32	[param1+4], %r14204;
	st.param.b32	[param1+8], %r14205;
	st.param.b32	[param1+12], %r14206;
	st.param.b32	[param1+16], %r14207;
	st.param.b32	[param1+20], %r14208;
	st.param.b32	[param1+24], %r14209;
	st.param.b32	[param1+28], %r14210;
	st.param.b32	[param1+32], %r14211;
	st.param.b32	[param1+36], %r14212;
	st.param.b32	[param1+40], %r14213;
	st.param.b32	[param1+44], %r14214;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r14671, [retval0+0];
	ld.param.b32	%r14672, [retval0+4];
	ld.param.b32	%r14673, [retval0+8];
	ld.param.b32	%r14674, [retval0+12];
	ld.param.b32	%r14675, [retval0+16];
	ld.param.b32	%r14676, [retval0+20];
	ld.param.b32	%r14677, [retval0+24];
	ld.param.b32	%r14678, [retval0+28];
	ld.param.b32	%r14679, [retval0+32];
	ld.param.b32	%r14680, [retval0+36];
	ld.param.b32	%r14681, [retval0+40];
	ld.param.b32	%r14682, [retval0+44];
	
	//{
	}// Callseq End 269
	// Callseq Start 270
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r39916;
	st.param.b32	[param0+4], %r39917;
	st.param.b32	[param0+8], %r39918;
	st.param.b32	[param0+12], %r39919;
	st.param.b32	[param0+16], %r39920;
	st.param.b32	[param0+20], %r39921;
	st.param.b32	[param0+24], %r39922;
	st.param.b32	[param0+28], %r39923;
	st.param.b32	[param0+32], %r39924;
	st.param.b32	[param0+36], %r39925;
	st.param.b32	[param0+40], %r39926;
	st.param.b32	[param0+44], %r39927;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r14215;
	st.param.b32	[param1+4], %r14216;
	st.param.b32	[param1+8], %r14217;
	st.param.b32	[param1+12], %r14218;
	st.param.b32	[param1+16], %r14219;
	st.param.b32	[param1+20], %r14220;
	st.param.b32	[param1+24], %r14221;
	st.param.b32	[param1+28], %r14222;
	st.param.b32	[param1+32], %r14223;
	st.param.b32	[param1+36], %r14224;
	st.param.b32	[param1+40], %r14225;
	st.param.b32	[param1+44], %r14226;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r14683, [retval0+0];
	ld.param.b32	%r14684, [retval0+4];
	ld.param.b32	%r14685, [retval0+8];
	ld.param.b32	%r14686, [retval0+12];
	ld.param.b32	%r14687, [retval0+16];
	ld.param.b32	%r14688, [retval0+20];
	ld.param.b32	%r14689, [retval0+24];
	ld.param.b32	%r14690, [retval0+28];
	ld.param.b32	%r14691, [retval0+32];
	ld.param.b32	%r14692, [retval0+36];
	ld.param.b32	%r14693, [retval0+40];
	ld.param.b32	%r14694, [retval0+44];
	
	//{
	}// Callseq End 270
	// inline asm
	add.cc.u32 %r39916, %r39916, %r39928;
addc.cc.u32 %r39917, %r39917, %r39929;
addc.cc.u32 %r39918, %r39918, %r39930;
addc.cc.u32 %r39919, %r39919, %r39931;
addc.cc.u32 %r39920, %r39920, %r39932;
addc.cc.u32 %r39921, %r39921, %r39933;
addc.cc.u32 %r39922, %r39922, %r39934;
addc.cc.u32 %r39923, %r39923, %r39935;
addc.cc.u32 %r39924, %r39924, %r39936;
addc.cc.u32 %r39925, %r39925, %r39937;
addc.cc.u32 %r39926, %r39926, %r39938;
addc.u32 %r39927, %r39927, %r39939;

	// inline asm
	setp.gt.u32	%p6534, %r39927, 436277738;
	@%p6534 bra 	BB5_6066;

	setp.lt.u32	%p6535, %r39927, 436277738;
	@%p6535 bra 	BB5_6067;

	setp.gt.u32	%p6536, %r39926, 964683418;
	@%p6536 bra 	BB5_6066;

	setp.lt.u32	%p6537, %r39926, 964683418;
	@%p6537 bra 	BB5_6067;

	setp.gt.u32	%p6538, %r39925, 1260103606;
	@%p6538 bra 	BB5_6066;

	setp.lt.u32	%p6539, %r39925, 1260103606;
	@%p6539 bra 	BB5_6067;

	setp.gt.u32	%p6540, %r39924, 1129032919;
	@%p6540 bra 	BB5_6066;

	setp.lt.u32	%p6541, %r39924, 1129032919;
	@%p6541 bra 	BB5_6067;

	setp.gt.u32	%p6542, %r39923, 1685539716;
	@%p6542 bra 	BB5_6066;

	setp.lt.u32	%p6543, %r39923, 1685539716;
	@%p6543 bra 	BB5_6067;

	setp.gt.u32	%p6544, %r39922, -209382721;
	@%p6544 bra 	BB5_6066;

	setp.lt.u32	%p6545, %r39922, -209382721;
	@%p6545 bra 	BB5_6067;

	setp.gt.u32	%p6546, %r39921, 1731252896;
	@%p6546 bra 	BB5_6066;

	setp.lt.u32	%p6547, %r39921, 1731252896;
	@%p6547 bra 	BB5_6067;

	setp.gt.u32	%p6548, %r39920, -156174812;
	@%p6548 bra 	BB5_6066;

	setp.lt.u32	%p6549, %r39920, -156174812;
	@%p6549 bra 	BB5_6067;

	setp.gt.u32	%p6550, %r39919, 514588670;
	@%p6550 bra 	BB5_6066;

	setp.lt.u32	%p6551, %r39919, 514588670;
	@%p6551 bra 	BB5_6067;

	setp.gt.u32	%p6552, %r39918, -1319895041;
	@%p6552 bra 	BB5_6066;

	setp.lt.u32	%p6553, %r39918, -1319895041;
	@%p6553 bra 	BB5_6067;

	setp.gt.u32	%p6554, %r39917, -1174470657;
	@%p6554 bra 	BB5_6066;

	setp.lt.u32	%p6555, %r39917, -1174470657;
	setp.lt.u32	%p6556, %r39916, -21845;
	or.pred  	%p6557, %p6555, %p6556;
	@%p6557 bra 	BB5_6067;

BB5_6066:
	mov.u32 	%r40012, -21845;
	mov.u32 	%r40013, -1174470657;
	mov.u32 	%r40014, -1319895041;
	mov.u32 	%r40015, 514588670;
	mov.u32 	%r40016, -156174812;
	mov.u32 	%r40017, 1731252896;
	mov.u32 	%r40018, -209382721;
	mov.u32 	%r40019, 1685539716;
	mov.u32 	%r40020, 1129032919;
	mov.u32 	%r40021, 1260103606;
	mov.u32 	%r40022, 964683418;
	mov.u32 	%r40023, 436277738;
	// inline asm
	sub.cc.u32 %r39916, %r39916, %r40012;
subc.cc.u32 %r39917, %r39917, %r40013;
subc.cc.u32 %r39918, %r39918, %r40014;
subc.cc.u32 %r39919, %r39919, %r40015;
subc.cc.u32 %r39920, %r39920, %r40016;
subc.cc.u32 %r39921, %r39921, %r40017;
subc.cc.u32 %r39922, %r39922, %r40018;
subc.cc.u32 %r39923, %r39923, %r40019;
subc.cc.u32 %r39924, %r39924, %r40020;
subc.cc.u32 %r39925, %r39925, %r40021;
subc.cc.u32 %r39926, %r39926, %r40022;
subc.u32 %r39927, %r39927, %r40023;

	// inline asm

BB5_6067:
	// Callseq Start 271
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r39916;
	st.param.b32	[param0+4], %r39917;
	st.param.b32	[param0+8], %r39918;
	st.param.b32	[param0+12], %r39919;
	st.param.b32	[param0+16], %r39920;
	st.param.b32	[param0+20], %r39921;
	st.param.b32	[param0+24], %r39922;
	st.param.b32	[param0+28], %r39923;
	st.param.b32	[param0+32], %r39924;
	st.param.b32	[param0+36], %r39925;
	st.param.b32	[param0+40], %r39926;
	st.param.b32	[param0+44], %r39927;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r39714;
	st.param.b32	[param1+4], %r39715;
	st.param.b32	[param1+8], %r39716;
	st.param.b32	[param1+12], %r39717;
	st.param.b32	[param1+16], %r39718;
	st.param.b32	[param1+20], %r39719;
	st.param.b32	[param1+24], %r39720;
	st.param.b32	[param1+28], %r39721;
	st.param.b32	[param1+32], %r39722;
	st.param.b32	[param1+36], %r39723;
	st.param.b32	[param1+40], %r39724;
	st.param.b32	[param1+44], %r39725;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r40060, [retval0+0];
	ld.param.b32	%r40061, [retval0+4];
	ld.param.b32	%r40062, [retval0+8];
	ld.param.b32	%r40063, [retval0+12];
	ld.param.b32	%r40064, [retval0+16];
	ld.param.b32	%r40065, [retval0+20];
	ld.param.b32	%r40066, [retval0+24];
	ld.param.b32	%r40067, [retval0+28];
	ld.param.b32	%r40068, [retval0+32];
	ld.param.b32	%r40069, [retval0+36];
	ld.param.b32	%r40070, [retval0+40];
	ld.param.b32	%r40071, [retval0+44];
	
	//{
	}// Callseq End 271
	mov.u32 	%r50992, %r40064;
	mov.u32 	%r50985, %r40071;
	mov.u32 	%r50990, %r40066;
	mov.u32 	%r50995, %r40061;
	mov.u32 	%r50988, %r40068;
	mov.u32 	%r50993, %r40063;
	mov.u32 	%r50986, %r40070;
	mov.u32 	%r50991, %r40065;
	mov.u32 	%r50996, %r40060;
	mov.u32 	%r50989, %r40067;
	mov.u32 	%r50994, %r40062;
	mov.u32 	%r50987, %r40069;
	// inline asm
	sub.cc.u32 %r50996, %r50996, %r14671;
subc.cc.u32 %r50995, %r50995, %r14672;
subc.cc.u32 %r50994, %r50994, %r14673;
subc.cc.u32 %r50993, %r50993, %r14674;
subc.cc.u32 %r50992, %r50992, %r14675;
subc.cc.u32 %r50991, %r50991, %r14676;
subc.cc.u32 %r50990, %r50990, %r14677;
subc.cc.u32 %r50989, %r50989, %r14678;
subc.cc.u32 %r50988, %r50988, %r14679;
subc.cc.u32 %r50987, %r50987, %r14680;
subc.cc.u32 %r50986, %r50986, %r14681;
subc.u32 %r50985, %r50985, %r14682;

	// inline asm
	setp.gt.u32	%p6558, %r40071, %r14682;
	@%p6558 bra 	BB5_6090;

	setp.lt.u32	%p6559, %r40071, %r14682;
	@%p6559 bra 	BB5_6089;

	setp.gt.u32	%p6560, %r40070, %r14681;
	@%p6560 bra 	BB5_6090;

	setp.lt.u32	%p6561, %r40070, %r14681;
	@%p6561 bra 	BB5_6089;

	setp.gt.u32	%p6562, %r40069, %r14680;
	@%p6562 bra 	BB5_6090;

	setp.lt.u32	%p6563, %r40069, %r14680;
	@%p6563 bra 	BB5_6089;

	setp.gt.u32	%p6564, %r40068, %r14679;
	@%p6564 bra 	BB5_6090;

	setp.lt.u32	%p6565, %r40068, %r14679;
	@%p6565 bra 	BB5_6089;

	setp.gt.u32	%p6566, %r40067, %r14678;
	@%p6566 bra 	BB5_6090;

	setp.lt.u32	%p6567, %r40067, %r14678;
	@%p6567 bra 	BB5_6089;

	setp.gt.u32	%p6568, %r40066, %r14677;
	@%p6568 bra 	BB5_6090;

	setp.lt.u32	%p6569, %r40066, %r14677;
	@%p6569 bra 	BB5_6089;

	setp.gt.u32	%p6570, %r40065, %r14676;
	@%p6570 bra 	BB5_6090;

	setp.lt.u32	%p6571, %r40065, %r14676;
	@%p6571 bra 	BB5_6089;

	setp.gt.u32	%p6572, %r40064, %r14675;
	@%p6572 bra 	BB5_6090;

	setp.lt.u32	%p6573, %r40064, %r14675;
	@%p6573 bra 	BB5_6089;

	setp.gt.u32	%p6574, %r40063, %r14674;
	@%p6574 bra 	BB5_6090;

	setp.lt.u32	%p6575, %r40063, %r14674;
	@%p6575 bra 	BB5_6089;

	setp.gt.u32	%p6576, %r40062, %r14673;
	@%p6576 bra 	BB5_6090;

	setp.lt.u32	%p6577, %r40062, %r14673;
	@%p6577 bra 	BB5_6089;

	setp.gt.u32	%p6578, %r40061, %r14672;
	@%p6578 bra 	BB5_6090;

	setp.ge.u32	%p6579, %r40061, %r14672;
	setp.ge.u32	%p6580, %r40060, %r14671;
	and.pred  	%p6581, %p6579, %p6580;
	@%p6581 bra 	BB5_6090;

BB5_6089:
	mov.u32 	%r40084, -21845;
	mov.u32 	%r40085, -1174470657;
	mov.u32 	%r40086, -1319895041;
	mov.u32 	%r40087, 514588670;
	mov.u32 	%r40088, -156174812;
	mov.u32 	%r40089, 1731252896;
	mov.u32 	%r40090, -209382721;
	mov.u32 	%r40091, 1685539716;
	mov.u32 	%r40092, 1129032919;
	mov.u32 	%r40093, 1260103606;
	mov.u32 	%r40094, 964683418;
	mov.u32 	%r40095, 436277738;
	// inline asm
	add.cc.u32 %r50996, %r50996, %r40084;
addc.cc.u32 %r50995, %r50995, %r40085;
addc.cc.u32 %r50994, %r50994, %r40086;
addc.cc.u32 %r50993, %r50993, %r40087;
addc.cc.u32 %r50992, %r50992, %r40088;
addc.cc.u32 %r50991, %r50991, %r40089;
addc.cc.u32 %r50990, %r50990, %r40090;
addc.cc.u32 %r50989, %r50989, %r40091;
addc.cc.u32 %r50988, %r50988, %r40092;
addc.cc.u32 %r50987, %r50987, %r40093;
addc.cc.u32 %r50986, %r50986, %r40094;
addc.u32 %r50985, %r50985, %r40095;

	// inline asm

BB5_6090:
	mov.u32 	%r40116, %r50988;
	mov.u32 	%r40109, %r50995;
	mov.u32 	%r40114, %r50990;
	mov.u32 	%r40119, %r50985;
	mov.u32 	%r40112, %r50992;
	mov.u32 	%r40117, %r50987;
	mov.u32 	%r40110, %r50994;
	mov.u32 	%r40115, %r50989;
	mov.u32 	%r40108, %r50996;
	mov.u32 	%r40113, %r50991;
	mov.u32 	%r40118, %r50986;
	mov.u32 	%r40111, %r50993;
	// inline asm
	sub.cc.u32 %r40108, %r40108, %r14683;
subc.cc.u32 %r40109, %r40109, %r14684;
subc.cc.u32 %r40110, %r40110, %r14685;
subc.cc.u32 %r40111, %r40111, %r14686;
subc.cc.u32 %r40112, %r40112, %r14687;
subc.cc.u32 %r40113, %r40113, %r14688;
subc.cc.u32 %r40114, %r40114, %r14689;
subc.cc.u32 %r40115, %r40115, %r14690;
subc.cc.u32 %r40116, %r40116, %r14691;
subc.cc.u32 %r40117, %r40117, %r14692;
subc.cc.u32 %r40118, %r40118, %r14693;
subc.u32 %r40119, %r40119, %r14694;

	// inline asm
	setp.gt.u32	%p6582, %r50985, %r14694;
	@%p6582 bra 	BB5_6113;

	setp.lt.u32	%p6583, %r50985, %r14694;
	@%p6583 bra 	BB5_6112;

	setp.gt.u32	%p6584, %r50986, %r14693;
	@%p6584 bra 	BB5_6113;

	setp.lt.u32	%p6585, %r50986, %r14693;
	@%p6585 bra 	BB5_6112;

	setp.gt.u32	%p6586, %r50987, %r14692;
	@%p6586 bra 	BB5_6113;

	setp.lt.u32	%p6587, %r50987, %r14692;
	@%p6587 bra 	BB5_6112;

	setp.gt.u32	%p6588, %r50988, %r14691;
	@%p6588 bra 	BB5_6113;

	setp.lt.u32	%p6589, %r50988, %r14691;
	@%p6589 bra 	BB5_6112;

	setp.gt.u32	%p6590, %r50989, %r14690;
	@%p6590 bra 	BB5_6113;

	setp.lt.u32	%p6591, %r50989, %r14690;
	@%p6591 bra 	BB5_6112;

	setp.gt.u32	%p6592, %r50990, %r14689;
	@%p6592 bra 	BB5_6113;

	setp.lt.u32	%p6593, %r50990, %r14689;
	@%p6593 bra 	BB5_6112;

	setp.gt.u32	%p6594, %r50991, %r14688;
	@%p6594 bra 	BB5_6113;

	setp.lt.u32	%p6595, %r50991, %r14688;
	@%p6595 bra 	BB5_6112;

	setp.gt.u32	%p6596, %r50992, %r14687;
	@%p6596 bra 	BB5_6113;

	setp.lt.u32	%p6597, %r50992, %r14687;
	@%p6597 bra 	BB5_6112;

	setp.gt.u32	%p6598, %r50993, %r14686;
	@%p6598 bra 	BB5_6113;

	setp.lt.u32	%p6599, %r50993, %r14686;
	@%p6599 bra 	BB5_6112;

	setp.gt.u32	%p6600, %r50994, %r14685;
	@%p6600 bra 	BB5_6113;

	setp.lt.u32	%p6601, %r50994, %r14685;
	@%p6601 bra 	BB5_6112;

	setp.gt.u32	%p6602, %r50995, %r14684;
	@%p6602 bra 	BB5_6113;

	setp.ge.u32	%p6603, %r50995, %r14684;
	setp.ge.u32	%p6604, %r50996, %r14683;
	and.pred  	%p6605, %p6603, %p6604;
	@%p6605 bra 	BB5_6113;

BB5_6112:
	mov.u32 	%r40156, -21845;
	mov.u32 	%r40157, -1174470657;
	mov.u32 	%r40158, -1319895041;
	mov.u32 	%r40159, 514588670;
	mov.u32 	%r40160, -156174812;
	mov.u32 	%r40161, 1731252896;
	mov.u32 	%r40162, -209382721;
	mov.u32 	%r40163, 1685539716;
	mov.u32 	%r40164, 1129032919;
	mov.u32 	%r40165, 1260103606;
	mov.u32 	%r40166, 964683418;
	mov.u32 	%r40167, 436277738;
	// inline asm
	add.cc.u32 %r40108, %r40108, %r40156;
addc.cc.u32 %r40109, %r40109, %r40157;
addc.cc.u32 %r40110, %r40110, %r40158;
addc.cc.u32 %r40111, %r40111, %r40159;
addc.cc.u32 %r40112, %r40112, %r40160;
addc.cc.u32 %r40113, %r40113, %r40161;
addc.cc.u32 %r40114, %r40114, %r40162;
addc.cc.u32 %r40115, %r40115, %r40163;
addc.cc.u32 %r40116, %r40116, %r40164;
addc.cc.u32 %r40117, %r40117, %r40165;
addc.cc.u32 %r40118, %r40118, %r40166;
addc.u32 %r40119, %r40119, %r40167;

	// inline asm

BB5_6113:
	mov.u32 	%r40182, %r14673;
	mov.u32 	%r40189, %r14680;
	mov.u32 	%r40184, %r14675;
	mov.u32 	%r40191, %r14682;
	mov.u32 	%r40186, %r14677;
	mov.u32 	%r40181, %r14672;
	mov.u32 	%r40188, %r14679;
	mov.u32 	%r40183, %r14674;
	mov.u32 	%r40190, %r14681;
	mov.u32 	%r40185, %r14676;
	mov.u32 	%r40180, %r14671;
	mov.u32 	%r40187, %r14678;
	// inline asm
	sub.cc.u32 %r40180, %r40180, %r14683;
subc.cc.u32 %r40181, %r40181, %r14684;
subc.cc.u32 %r40182, %r40182, %r14685;
subc.cc.u32 %r40183, %r40183, %r14686;
subc.cc.u32 %r40184, %r40184, %r14687;
subc.cc.u32 %r40185, %r40185, %r14688;
subc.cc.u32 %r40186, %r40186, %r14689;
subc.cc.u32 %r40187, %r40187, %r14690;
subc.cc.u32 %r40188, %r40188, %r14691;
subc.cc.u32 %r40189, %r40189, %r14692;
subc.cc.u32 %r40190, %r40190, %r14693;
subc.u32 %r40191, %r40191, %r14694;

	// inline asm
	setp.gt.u32	%p6606, %r14682, %r14694;
	@%p6606 bra 	BB5_6136;

	setp.lt.u32	%p6607, %r14682, %r14694;
	@%p6607 bra 	BB5_6135;

	setp.gt.u32	%p6608, %r14681, %r14693;
	@%p6608 bra 	BB5_6136;

	setp.lt.u32	%p6609, %r14681, %r14693;
	@%p6609 bra 	BB5_6135;

	setp.gt.u32	%p6610, %r14680, %r14692;
	@%p6610 bra 	BB5_6136;

	setp.lt.u32	%p6611, %r14680, %r14692;
	@%p6611 bra 	BB5_6135;

	setp.gt.u32	%p6612, %r14679, %r14691;
	@%p6612 bra 	BB5_6136;

	setp.lt.u32	%p6613, %r14679, %r14691;
	@%p6613 bra 	BB5_6135;

	setp.gt.u32	%p6614, %r14678, %r14690;
	@%p6614 bra 	BB5_6136;

	setp.lt.u32	%p6615, %r14678, %r14690;
	@%p6615 bra 	BB5_6135;

	setp.gt.u32	%p6616, %r14677, %r14689;
	@%p6616 bra 	BB5_6136;

	setp.lt.u32	%p6617, %r14677, %r14689;
	@%p6617 bra 	BB5_6135;

	setp.gt.u32	%p6618, %r14676, %r14688;
	@%p6618 bra 	BB5_6136;

	setp.lt.u32	%p6619, %r14676, %r14688;
	@%p6619 bra 	BB5_6135;

	setp.gt.u32	%p6620, %r14675, %r14687;
	@%p6620 bra 	BB5_6136;

	setp.lt.u32	%p6621, %r14675, %r14687;
	@%p6621 bra 	BB5_6135;

	setp.gt.u32	%p6622, %r14674, %r14686;
	@%p6622 bra 	BB5_6136;

	setp.lt.u32	%p6623, %r14674, %r14686;
	@%p6623 bra 	BB5_6135;

	setp.gt.u32	%p6624, %r14673, %r14685;
	@%p6624 bra 	BB5_6136;

	setp.lt.u32	%p6625, %r14673, %r14685;
	@%p6625 bra 	BB5_6135;

	setp.gt.u32	%p6626, %r14672, %r14684;
	@%p6626 bra 	BB5_6136;

	setp.ge.u32	%p6627, %r14672, %r14684;
	setp.ge.u32	%p6628, %r14671, %r14683;
	and.pred  	%p6629, %p6627, %p6628;
	@%p6629 bra 	BB5_6136;

BB5_6135:
	mov.u32 	%r40228, -21845;
	mov.u32 	%r40229, -1174470657;
	mov.u32 	%r40230, -1319895041;
	mov.u32 	%r40231, 514588670;
	mov.u32 	%r40232, -156174812;
	mov.u32 	%r40233, 1731252896;
	mov.u32 	%r40234, -209382721;
	mov.u32 	%r40235, 1685539716;
	mov.u32 	%r40236, 1129032919;
	mov.u32 	%r40237, 1260103606;
	mov.u32 	%r40238, 964683418;
	mov.u32 	%r40239, 436277738;
	// inline asm
	add.cc.u32 %r40180, %r40180, %r40228;
addc.cc.u32 %r40181, %r40181, %r40229;
addc.cc.u32 %r40182, %r40182, %r40230;
addc.cc.u32 %r40183, %r40183, %r40231;
addc.cc.u32 %r40184, %r40184, %r40232;
addc.cc.u32 %r40185, %r40185, %r40233;
addc.cc.u32 %r40186, %r40186, %r40234;
addc.cc.u32 %r40187, %r40187, %r40235;
addc.cc.u32 %r40188, %r40188, %r40236;
addc.cc.u32 %r40189, %r40189, %r40237;
addc.cc.u32 %r40190, %r40190, %r40238;
addc.u32 %r40191, %r40191, %r40239;

	// inline asm

BB5_6136:
	// Callseq Start 272
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r50432;
	st.param.b32	[param0+4], %r50431;
	st.param.b32	[param0+8], %r50430;
	st.param.b32	[param0+12], %r50429;
	st.param.b32	[param0+16], %r50428;
	st.param.b32	[param0+20], %r50427;
	st.param.b32	[param0+24], %r50426;
	st.param.b32	[param0+28], %r50425;
	st.param.b32	[param0+32], %r50424;
	st.param.b32	[param0+36], %r50423;
	st.param.b32	[param0+40], %r50422;
	st.param.b32	[param0+44], %r50421;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r50888;
	st.param.b32	[param1+4], %r50887;
	st.param.b32	[param1+8], %r50886;
	st.param.b32	[param1+12], %r50885;
	st.param.b32	[param1+16], %r50884;
	st.param.b32	[param1+20], %r50883;
	st.param.b32	[param1+24], %r50882;
	st.param.b32	[param1+28], %r50881;
	st.param.b32	[param1+32], %r50880;
	st.param.b32	[param1+36], %r50879;
	st.param.b32	[param1+40], %r50878;
	st.param.b32	[param1+44], %r50877;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r14875, [retval0+0];
	ld.param.b32	%r14876, [retval0+4];
	ld.param.b32	%r14877, [retval0+8];
	ld.param.b32	%r14878, [retval0+12];
	ld.param.b32	%r14879, [retval0+16];
	ld.param.b32	%r14880, [retval0+20];
	ld.param.b32	%r14881, [retval0+24];
	ld.param.b32	%r14882, [retval0+28];
	ld.param.b32	%r14883, [retval0+32];
	ld.param.b32	%r14884, [retval0+36];
	ld.param.b32	%r14885, [retval0+40];
	ld.param.b32	%r14886, [retval0+44];
	
	//{
	}// Callseq End 272
	// Callseq Start 273
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r50420;
	st.param.b32	[param0+4], %r50419;
	st.param.b32	[param0+8], %r50418;
	st.param.b32	[param0+12], %r50417;
	st.param.b32	[param0+16], %r50416;
	st.param.b32	[param0+20], %r50415;
	st.param.b32	[param0+24], %r50414;
	st.param.b32	[param0+28], %r50413;
	st.param.b32	[param0+32], %r50412;
	st.param.b32	[param0+36], %r50411;
	st.param.b32	[param0+40], %r50410;
	st.param.b32	[param0+44], %r50409;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r39258;
	st.param.b32	[param1+4], %r39259;
	st.param.b32	[param1+8], %r39260;
	st.param.b32	[param1+12], %r39261;
	st.param.b32	[param1+16], %r39262;
	st.param.b32	[param1+20], %r39263;
	st.param.b32	[param1+24], %r39264;
	st.param.b32	[param1+28], %r39265;
	st.param.b32	[param1+32], %r39266;
	st.param.b32	[param1+36], %r39267;
	st.param.b32	[param1+40], %r39268;
	st.param.b32	[param1+44], %r39269;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r14887, [retval0+0];
	ld.param.b32	%r14888, [retval0+4];
	ld.param.b32	%r14889, [retval0+8];
	ld.param.b32	%r14890, [retval0+12];
	ld.param.b32	%r14891, [retval0+16];
	ld.param.b32	%r14892, [retval0+20];
	ld.param.b32	%r14893, [retval0+24];
	ld.param.b32	%r14894, [retval0+28];
	ld.param.b32	%r14895, [retval0+32];
	ld.param.b32	%r14896, [retval0+36];
	ld.param.b32	%r14897, [retval0+40];
	ld.param.b32	%r14898, [retval0+44];
	
	//{
	}// Callseq End 273
	// inline asm
	add.cc.u32 %r50888, %r50888, %r39258;
addc.cc.u32 %r50887, %r50887, %r39259;
addc.cc.u32 %r50886, %r50886, %r39260;
addc.cc.u32 %r50885, %r50885, %r39261;
addc.cc.u32 %r50884, %r50884, %r39262;
addc.cc.u32 %r50883, %r50883, %r39263;
addc.cc.u32 %r50882, %r50882, %r39264;
addc.cc.u32 %r50881, %r50881, %r39265;
addc.cc.u32 %r50880, %r50880, %r39266;
addc.cc.u32 %r50879, %r50879, %r39267;
addc.cc.u32 %r50878, %r50878, %r39268;
addc.u32 %r50877, %r50877, %r39269;

	// inline asm
	setp.gt.u32	%p6630, %r50877, 436277738;
	@%p6630 bra 	BB5_6158;

	setp.lt.u32	%p6631, %r50877, 436277738;
	@%p6631 bra 	BB5_6159;

	setp.gt.u32	%p6632, %r50878, 964683418;
	@%p6632 bra 	BB5_6158;

	setp.lt.u32	%p6633, %r50878, 964683418;
	@%p6633 bra 	BB5_6159;

	setp.gt.u32	%p6634, %r50879, 1260103606;
	@%p6634 bra 	BB5_6158;

	setp.lt.u32	%p6635, %r50879, 1260103606;
	@%p6635 bra 	BB5_6159;

	setp.gt.u32	%p6636, %r50880, 1129032919;
	@%p6636 bra 	BB5_6158;

	setp.lt.u32	%p6637, %r50880, 1129032919;
	@%p6637 bra 	BB5_6159;

	setp.gt.u32	%p6638, %r50881, 1685539716;
	@%p6638 bra 	BB5_6158;

	setp.lt.u32	%p6639, %r50881, 1685539716;
	@%p6639 bra 	BB5_6159;

	setp.gt.u32	%p6640, %r50882, -209382721;
	@%p6640 bra 	BB5_6158;

	setp.lt.u32	%p6641, %r50882, -209382721;
	@%p6641 bra 	BB5_6159;

	setp.gt.u32	%p6642, %r50883, 1731252896;
	@%p6642 bra 	BB5_6158;

	setp.lt.u32	%p6643, %r50883, 1731252896;
	@%p6643 bra 	BB5_6159;

	setp.gt.u32	%p6644, %r50884, -156174812;
	@%p6644 bra 	BB5_6158;

	setp.lt.u32	%p6645, %r50884, -156174812;
	@%p6645 bra 	BB5_6159;

	setp.gt.u32	%p6646, %r50885, 514588670;
	@%p6646 bra 	BB5_6158;

	setp.lt.u32	%p6647, %r50885, 514588670;
	@%p6647 bra 	BB5_6159;

	setp.gt.u32	%p6648, %r50886, -1319895041;
	@%p6648 bra 	BB5_6158;

	setp.lt.u32	%p6649, %r50886, -1319895041;
	@%p6649 bra 	BB5_6159;

	setp.gt.u32	%p6650, %r50887, -1174470657;
	@%p6650 bra 	BB5_6158;

	setp.lt.u32	%p6651, %r50887, -1174470657;
	setp.lt.u32	%p6652, %r50888, -21845;
	or.pred  	%p6653, %p6651, %p6652;
	@%p6653 bra 	BB5_6159;

BB5_6158:
	mov.u32 	%r40300, -21845;
	mov.u32 	%r40301, -1174470657;
	mov.u32 	%r40302, -1319895041;
	mov.u32 	%r40303, 514588670;
	mov.u32 	%r40304, -156174812;
	mov.u32 	%r40305, 1731252896;
	mov.u32 	%r40306, -209382721;
	mov.u32 	%r40307, 1685539716;
	mov.u32 	%r40308, 1129032919;
	mov.u32 	%r40309, 1260103606;
	mov.u32 	%r40310, 964683418;
	mov.u32 	%r40311, 436277738;
	// inline asm
	sub.cc.u32 %r50888, %r50888, %r40300;
subc.cc.u32 %r50887, %r50887, %r40301;
subc.cc.u32 %r50886, %r50886, %r40302;
subc.cc.u32 %r50885, %r50885, %r40303;
subc.cc.u32 %r50884, %r50884, %r40304;
subc.cc.u32 %r50883, %r50883, %r40305;
subc.cc.u32 %r50882, %r50882, %r40306;
subc.cc.u32 %r50881, %r50881, %r40307;
subc.cc.u32 %r50880, %r50880, %r40308;
subc.cc.u32 %r50879, %r50879, %r40309;
subc.cc.u32 %r50878, %r50878, %r40310;
subc.u32 %r50877, %r50877, %r40311;

	// inline asm

BB5_6159:
	// inline asm
	add.cc.u32 %r50420, %r50420, %r50432;
addc.cc.u32 %r50419, %r50419, %r50431;
addc.cc.u32 %r50418, %r50418, %r50430;
addc.cc.u32 %r50417, %r50417, %r50429;
addc.cc.u32 %r50416, %r50416, %r50428;
addc.cc.u32 %r50415, %r50415, %r50427;
addc.cc.u32 %r50414, %r50414, %r50426;
addc.cc.u32 %r50413, %r50413, %r50425;
addc.cc.u32 %r50412, %r50412, %r50424;
addc.cc.u32 %r50411, %r50411, %r50423;
addc.cc.u32 %r50410, %r50410, %r50422;
addc.u32 %r50409, %r50409, %r50421;

	// inline asm
	setp.gt.u32	%p6654, %r50409, 436277738;
	@%p6654 bra 	BB5_6181;

	setp.lt.u32	%p6655, %r50409, 436277738;
	@%p6655 bra 	BB5_6182;

	setp.gt.u32	%p6656, %r50410, 964683418;
	@%p6656 bra 	BB5_6181;

	setp.lt.u32	%p6657, %r50410, 964683418;
	@%p6657 bra 	BB5_6182;

	setp.gt.u32	%p6658, %r50411, 1260103606;
	@%p6658 bra 	BB5_6181;

	setp.lt.u32	%p6659, %r50411, 1260103606;
	@%p6659 bra 	BB5_6182;

	setp.gt.u32	%p6660, %r50412, 1129032919;
	@%p6660 bra 	BB5_6181;

	setp.lt.u32	%p6661, %r50412, 1129032919;
	@%p6661 bra 	BB5_6182;

	setp.gt.u32	%p6662, %r50413, 1685539716;
	@%p6662 bra 	BB5_6181;

	setp.lt.u32	%p6663, %r50413, 1685539716;
	@%p6663 bra 	BB5_6182;

	setp.gt.u32	%p6664, %r50414, -209382721;
	@%p6664 bra 	BB5_6181;

	setp.lt.u32	%p6665, %r50414, -209382721;
	@%p6665 bra 	BB5_6182;

	setp.gt.u32	%p6666, %r50415, 1731252896;
	@%p6666 bra 	BB5_6181;

	setp.lt.u32	%p6667, %r50415, 1731252896;
	@%p6667 bra 	BB5_6182;

	setp.gt.u32	%p6668, %r50416, -156174812;
	@%p6668 bra 	BB5_6181;

	setp.lt.u32	%p6669, %r50416, -156174812;
	@%p6669 bra 	BB5_6182;

	setp.gt.u32	%p6670, %r50417, 514588670;
	@%p6670 bra 	BB5_6181;

	setp.lt.u32	%p6671, %r50417, 514588670;
	@%p6671 bra 	BB5_6182;

	setp.gt.u32	%p6672, %r50418, -1319895041;
	@%p6672 bra 	BB5_6181;

	setp.lt.u32	%p6673, %r50418, -1319895041;
	@%p6673 bra 	BB5_6182;

	setp.gt.u32	%p6674, %r50419, -1174470657;
	@%p6674 bra 	BB5_6181;

	setp.lt.u32	%p6675, %r50419, -1174470657;
	setp.lt.u32	%p6676, %r50420, -21845;
	or.pred  	%p6677, %p6675, %p6676;
	@%p6677 bra 	BB5_6182;

BB5_6181:
	mov.u32 	%r40372, -21845;
	mov.u32 	%r40373, -1174470657;
	mov.u32 	%r40374, -1319895041;
	mov.u32 	%r40375, 514588670;
	mov.u32 	%r40376, -156174812;
	mov.u32 	%r40377, 1731252896;
	mov.u32 	%r40378, -209382721;
	mov.u32 	%r40379, 1685539716;
	mov.u32 	%r40380, 1129032919;
	mov.u32 	%r40381, 1260103606;
	mov.u32 	%r40382, 964683418;
	mov.u32 	%r40383, 436277738;
	// inline asm
	sub.cc.u32 %r50420, %r50420, %r40372;
subc.cc.u32 %r50419, %r50419, %r40373;
subc.cc.u32 %r50418, %r50418, %r40374;
subc.cc.u32 %r50417, %r50417, %r40375;
subc.cc.u32 %r50416, %r50416, %r40376;
subc.cc.u32 %r50415, %r50415, %r40377;
subc.cc.u32 %r50414, %r50414, %r40378;
subc.cc.u32 %r50413, %r50413, %r40379;
subc.cc.u32 %r50412, %r50412, %r40380;
subc.cc.u32 %r50411, %r50411, %r40381;
subc.cc.u32 %r50410, %r50410, %r40382;
subc.u32 %r50409, %r50409, %r40383;

	// inline asm

BB5_6182:
	// Callseq Start 274
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r50420;
	st.param.b32	[param0+4], %r50419;
	st.param.b32	[param0+8], %r50418;
	st.param.b32	[param0+12], %r50417;
	st.param.b32	[param0+16], %r50416;
	st.param.b32	[param0+20], %r50415;
	st.param.b32	[param0+24], %r50414;
	st.param.b32	[param0+28], %r50413;
	st.param.b32	[param0+32], %r50412;
	st.param.b32	[param0+36], %r50411;
	st.param.b32	[param0+40], %r50410;
	st.param.b32	[param0+44], %r50409;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r50888;
	st.param.b32	[param1+4], %r50887;
	st.param.b32	[param1+8], %r50886;
	st.param.b32	[param1+12], %r50885;
	st.param.b32	[param1+16], %r50884;
	st.param.b32	[param1+20], %r50883;
	st.param.b32	[param1+24], %r50882;
	st.param.b32	[param1+28], %r50881;
	st.param.b32	[param1+32], %r50880;
	st.param.b32	[param1+36], %r50879;
	st.param.b32	[param1+40], %r50878;
	st.param.b32	[param1+44], %r50877;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r40420, [retval0+0];
	ld.param.b32	%r40421, [retval0+4];
	ld.param.b32	%r40422, [retval0+8];
	ld.param.b32	%r40423, [retval0+12];
	ld.param.b32	%r40424, [retval0+16];
	ld.param.b32	%r40425, [retval0+20];
	ld.param.b32	%r40426, [retval0+24];
	ld.param.b32	%r40427, [retval0+28];
	ld.param.b32	%r40428, [retval0+32];
	ld.param.b32	%r40429, [retval0+36];
	ld.param.b32	%r40430, [retval0+40];
	ld.param.b32	%r40431, [retval0+44];
	
	//{
	}// Callseq End 274
	mov.u32 	%r51053, %r40423;
	mov.u32 	%r51046, %r40430;
	mov.u32 	%r51051, %r40425;
	mov.u32 	%r51056, %r40420;
	mov.u32 	%r51049, %r40427;
	mov.u32 	%r51054, %r40422;
	mov.u32 	%r51047, %r40429;
	mov.u32 	%r51052, %r40424;
	mov.u32 	%r51045, %r40431;
	mov.u32 	%r51050, %r40426;
	mov.u32 	%r51055, %r40421;
	mov.u32 	%r51048, %r40428;
	// inline asm
	sub.cc.u32 %r51056, %r51056, %r14875;
subc.cc.u32 %r51055, %r51055, %r14876;
subc.cc.u32 %r51054, %r51054, %r14877;
subc.cc.u32 %r51053, %r51053, %r14878;
subc.cc.u32 %r51052, %r51052, %r14879;
subc.cc.u32 %r51051, %r51051, %r14880;
subc.cc.u32 %r51050, %r51050, %r14881;
subc.cc.u32 %r51049, %r51049, %r14882;
subc.cc.u32 %r51048, %r51048, %r14883;
subc.cc.u32 %r51047, %r51047, %r14884;
subc.cc.u32 %r51046, %r51046, %r14885;
subc.u32 %r51045, %r51045, %r14886;

	// inline asm
	setp.gt.u32	%p6678, %r40431, %r14886;
	@%p6678 bra 	BB5_6205;

	setp.lt.u32	%p6679, %r40431, %r14886;
	@%p6679 bra 	BB5_6204;

	setp.gt.u32	%p6680, %r40430, %r14885;
	@%p6680 bra 	BB5_6205;

	setp.lt.u32	%p6681, %r40430, %r14885;
	@%p6681 bra 	BB5_6204;

	setp.gt.u32	%p6682, %r40429, %r14884;
	@%p6682 bra 	BB5_6205;

	setp.lt.u32	%p6683, %r40429, %r14884;
	@%p6683 bra 	BB5_6204;

	setp.gt.u32	%p6684, %r40428, %r14883;
	@%p6684 bra 	BB5_6205;

	setp.lt.u32	%p6685, %r40428, %r14883;
	@%p6685 bra 	BB5_6204;

	setp.gt.u32	%p6686, %r40427, %r14882;
	@%p6686 bra 	BB5_6205;

	setp.lt.u32	%p6687, %r40427, %r14882;
	@%p6687 bra 	BB5_6204;

	setp.gt.u32	%p6688, %r40426, %r14881;
	@%p6688 bra 	BB5_6205;

	setp.lt.u32	%p6689, %r40426, %r14881;
	@%p6689 bra 	BB5_6204;

	setp.gt.u32	%p6690, %r40425, %r14880;
	@%p6690 bra 	BB5_6205;

	setp.lt.u32	%p6691, %r40425, %r14880;
	@%p6691 bra 	BB5_6204;

	setp.gt.u32	%p6692, %r40424, %r14879;
	@%p6692 bra 	BB5_6205;

	setp.lt.u32	%p6693, %r40424, %r14879;
	@%p6693 bra 	BB5_6204;

	setp.gt.u32	%p6694, %r40423, %r14878;
	@%p6694 bra 	BB5_6205;

	setp.lt.u32	%p6695, %r40423, %r14878;
	@%p6695 bra 	BB5_6204;

	setp.gt.u32	%p6696, %r40422, %r14877;
	@%p6696 bra 	BB5_6205;

	setp.lt.u32	%p6697, %r40422, %r14877;
	@%p6697 bra 	BB5_6204;

	setp.gt.u32	%p6698, %r40421, %r14876;
	@%p6698 bra 	BB5_6205;

	setp.ge.u32	%p6699, %r40421, %r14876;
	setp.ge.u32	%p6700, %r40420, %r14875;
	and.pred  	%p6701, %p6699, %p6700;
	@%p6701 bra 	BB5_6205;

BB5_6204:
	mov.u32 	%r40444, -21845;
	mov.u32 	%r40445, -1174470657;
	mov.u32 	%r40446, -1319895041;
	mov.u32 	%r40447, 514588670;
	mov.u32 	%r40448, -156174812;
	mov.u32 	%r40449, 1731252896;
	mov.u32 	%r40450, -209382721;
	mov.u32 	%r40451, 1685539716;
	mov.u32 	%r40452, 1129032919;
	mov.u32 	%r40453, 1260103606;
	mov.u32 	%r40454, 964683418;
	mov.u32 	%r40455, 436277738;
	// inline asm
	add.cc.u32 %r51056, %r51056, %r40444;
addc.cc.u32 %r51055, %r51055, %r40445;
addc.cc.u32 %r51054, %r51054, %r40446;
addc.cc.u32 %r51053, %r51053, %r40447;
addc.cc.u32 %r51052, %r51052, %r40448;
addc.cc.u32 %r51051, %r51051, %r40449;
addc.cc.u32 %r51050, %r51050, %r40450;
addc.cc.u32 %r51049, %r51049, %r40451;
addc.cc.u32 %r51048, %r51048, %r40452;
addc.cc.u32 %r51047, %r51047, %r40453;
addc.cc.u32 %r51046, %r51046, %r40454;
addc.u32 %r51045, %r51045, %r40455;

	// inline asm

BB5_6205:
	mov.u32 	%r40479, %r51045;
	mov.u32 	%r40472, %r51052;
	mov.u32 	%r40477, %r51047;
	mov.u32 	%r40470, %r51054;
	mov.u32 	%r40475, %r51049;
	mov.u32 	%r40468, %r51056;
	mov.u32 	%r40473, %r51051;
	mov.u32 	%r40478, %r51046;
	mov.u32 	%r40471, %r51053;
	mov.u32 	%r40476, %r51048;
	mov.u32 	%r40469, %r51055;
	mov.u32 	%r40474, %r51050;
	// inline asm
	sub.cc.u32 %r40468, %r40468, %r14887;
subc.cc.u32 %r40469, %r40469, %r14888;
subc.cc.u32 %r40470, %r40470, %r14889;
subc.cc.u32 %r40471, %r40471, %r14890;
subc.cc.u32 %r40472, %r40472, %r14891;
subc.cc.u32 %r40473, %r40473, %r14892;
subc.cc.u32 %r40474, %r40474, %r14893;
subc.cc.u32 %r40475, %r40475, %r14894;
subc.cc.u32 %r40476, %r40476, %r14895;
subc.cc.u32 %r40477, %r40477, %r14896;
subc.cc.u32 %r40478, %r40478, %r14897;
subc.u32 %r40479, %r40479, %r14898;

	// inline asm
	setp.gt.u32	%p6702, %r51045, %r14898;
	@%p6702 bra 	BB5_6228;

	setp.lt.u32	%p6703, %r51045, %r14898;
	@%p6703 bra 	BB5_6227;

	setp.gt.u32	%p6704, %r51046, %r14897;
	@%p6704 bra 	BB5_6228;

	setp.lt.u32	%p6705, %r51046, %r14897;
	@%p6705 bra 	BB5_6227;

	setp.gt.u32	%p6706, %r51047, %r14896;
	@%p6706 bra 	BB5_6228;

	setp.lt.u32	%p6707, %r51047, %r14896;
	@%p6707 bra 	BB5_6227;

	setp.gt.u32	%p6708, %r51048, %r14895;
	@%p6708 bra 	BB5_6228;

	setp.lt.u32	%p6709, %r51048, %r14895;
	@%p6709 bra 	BB5_6227;

	setp.gt.u32	%p6710, %r51049, %r14894;
	@%p6710 bra 	BB5_6228;

	setp.lt.u32	%p6711, %r51049, %r14894;
	@%p6711 bra 	BB5_6227;

	setp.gt.u32	%p6712, %r51050, %r14893;
	@%p6712 bra 	BB5_6228;

	setp.lt.u32	%p6713, %r51050, %r14893;
	@%p6713 bra 	BB5_6227;

	setp.gt.u32	%p6714, %r51051, %r14892;
	@%p6714 bra 	BB5_6228;

	setp.lt.u32	%p6715, %r51051, %r14892;
	@%p6715 bra 	BB5_6227;

	setp.gt.u32	%p6716, %r51052, %r14891;
	@%p6716 bra 	BB5_6228;

	setp.lt.u32	%p6717, %r51052, %r14891;
	@%p6717 bra 	BB5_6227;

	setp.gt.u32	%p6718, %r51053, %r14890;
	@%p6718 bra 	BB5_6228;

	setp.lt.u32	%p6719, %r51053, %r14890;
	@%p6719 bra 	BB5_6227;

	setp.gt.u32	%p6720, %r51054, %r14889;
	@%p6720 bra 	BB5_6228;

	setp.lt.u32	%p6721, %r51054, %r14889;
	@%p6721 bra 	BB5_6227;

	setp.gt.u32	%p6722, %r51055, %r14888;
	@%p6722 bra 	BB5_6228;

	setp.ge.u32	%p6723, %r51055, %r14888;
	setp.ge.u32	%p6724, %r51056, %r14887;
	and.pred  	%p6725, %p6723, %p6724;
	@%p6725 bra 	BB5_6228;

BB5_6227:
	mov.u32 	%r40516, -21845;
	mov.u32 	%r40517, -1174470657;
	mov.u32 	%r40518, -1319895041;
	mov.u32 	%r40519, 514588670;
	mov.u32 	%r40520, -156174812;
	mov.u32 	%r40521, 1731252896;
	mov.u32 	%r40522, -209382721;
	mov.u32 	%r40523, 1685539716;
	mov.u32 	%r40524, 1129032919;
	mov.u32 	%r40525, 1260103606;
	mov.u32 	%r40526, 964683418;
	mov.u32 	%r40527, 436277738;
	// inline asm
	add.cc.u32 %r40468, %r40468, %r40516;
addc.cc.u32 %r40469, %r40469, %r40517;
addc.cc.u32 %r40470, %r40470, %r40518;
addc.cc.u32 %r40471, %r40471, %r40519;
addc.cc.u32 %r40472, %r40472, %r40520;
addc.cc.u32 %r40473, %r40473, %r40521;
addc.cc.u32 %r40474, %r40474, %r40522;
addc.cc.u32 %r40475, %r40475, %r40523;
addc.cc.u32 %r40476, %r40476, %r40524;
addc.cc.u32 %r40477, %r40477, %r40525;
addc.cc.u32 %r40478, %r40478, %r40526;
addc.u32 %r40479, %r40479, %r40527;

	// inline asm

BB5_6228:
	mov.u32 	%r40549, %r14884;
	mov.u32 	%r40544, %r14879;
	mov.u32 	%r40551, %r14886;
	mov.u32 	%r40546, %r14881;
	mov.u32 	%r40541, %r14876;
	mov.u32 	%r40548, %r14883;
	mov.u32 	%r40543, %r14878;
	mov.u32 	%r40550, %r14885;
	mov.u32 	%r40545, %r14880;
	mov.u32 	%r40540, %r14875;
	mov.u32 	%r40547, %r14882;
	mov.u32 	%r40542, %r14877;
	// inline asm
	sub.cc.u32 %r40540, %r40540, %r14887;
subc.cc.u32 %r40541, %r40541, %r14888;
subc.cc.u32 %r40542, %r40542, %r14889;
subc.cc.u32 %r40543, %r40543, %r14890;
subc.cc.u32 %r40544, %r40544, %r14891;
subc.cc.u32 %r40545, %r40545, %r14892;
subc.cc.u32 %r40546, %r40546, %r14893;
subc.cc.u32 %r40547, %r40547, %r14894;
subc.cc.u32 %r40548, %r40548, %r14895;
subc.cc.u32 %r40549, %r40549, %r14896;
subc.cc.u32 %r40550, %r40550, %r14897;
subc.u32 %r40551, %r40551, %r14898;

	// inline asm
	setp.gt.u32	%p6726, %r14886, %r14898;
	@%p6726 bra 	BB5_6251;

	setp.lt.u32	%p6727, %r14886, %r14898;
	@%p6727 bra 	BB5_6250;

	setp.gt.u32	%p6728, %r14885, %r14897;
	@%p6728 bra 	BB5_6251;

	setp.lt.u32	%p6729, %r14885, %r14897;
	@%p6729 bra 	BB5_6250;

	setp.gt.u32	%p6730, %r14884, %r14896;
	@%p6730 bra 	BB5_6251;

	setp.lt.u32	%p6731, %r14884, %r14896;
	@%p6731 bra 	BB5_6250;

	setp.gt.u32	%p6732, %r14883, %r14895;
	@%p6732 bra 	BB5_6251;

	setp.lt.u32	%p6733, %r14883, %r14895;
	@%p6733 bra 	BB5_6250;

	setp.gt.u32	%p6734, %r14882, %r14894;
	@%p6734 bra 	BB5_6251;

	setp.lt.u32	%p6735, %r14882, %r14894;
	@%p6735 bra 	BB5_6250;

	setp.gt.u32	%p6736, %r14881, %r14893;
	@%p6736 bra 	BB5_6251;

	setp.lt.u32	%p6737, %r14881, %r14893;
	@%p6737 bra 	BB5_6250;

	setp.gt.u32	%p6738, %r14880, %r14892;
	@%p6738 bra 	BB5_6251;

	setp.lt.u32	%p6739, %r14880, %r14892;
	@%p6739 bra 	BB5_6250;

	setp.gt.u32	%p6740, %r14879, %r14891;
	@%p6740 bra 	BB5_6251;

	setp.lt.u32	%p6741, %r14879, %r14891;
	@%p6741 bra 	BB5_6250;

	setp.gt.u32	%p6742, %r14878, %r14890;
	@%p6742 bra 	BB5_6251;

	setp.lt.u32	%p6743, %r14878, %r14890;
	@%p6743 bra 	BB5_6250;

	setp.gt.u32	%p6744, %r14877, %r14889;
	@%p6744 bra 	BB5_6251;

	setp.lt.u32	%p6745, %r14877, %r14889;
	@%p6745 bra 	BB5_6250;

	setp.gt.u32	%p6746, %r14876, %r14888;
	@%p6746 bra 	BB5_6251;

	setp.ge.u32	%p6747, %r14876, %r14888;
	setp.ge.u32	%p6748, %r14875, %r14887;
	and.pred  	%p6749, %p6747, %p6748;
	@%p6749 bra 	BB5_6251;

BB5_6250:
	mov.u32 	%r40588, -21845;
	mov.u32 	%r40589, -1174470657;
	mov.u32 	%r40590, -1319895041;
	mov.u32 	%r40591, 514588670;
	mov.u32 	%r40592, -156174812;
	mov.u32 	%r40593, 1731252896;
	mov.u32 	%r40594, -209382721;
	mov.u32 	%r40595, 1685539716;
	mov.u32 	%r40596, 1129032919;
	mov.u32 	%r40597, 1260103606;
	mov.u32 	%r40598, 964683418;
	mov.u32 	%r40599, 436277738;
	// inline asm
	add.cc.u32 %r40540, %r40540, %r40588;
addc.cc.u32 %r40541, %r40541, %r40589;
addc.cc.u32 %r40542, %r40542, %r40590;
addc.cc.u32 %r40543, %r40543, %r40591;
addc.cc.u32 %r40544, %r40544, %r40592;
addc.cc.u32 %r40545, %r40545, %r40593;
addc.cc.u32 %r40546, %r40546, %r40594;
addc.cc.u32 %r40547, %r40547, %r40595;
addc.cc.u32 %r40548, %r40548, %r40596;
addc.cc.u32 %r40549, %r40549, %r40597;
addc.cc.u32 %r40550, %r40550, %r40598;
addc.u32 %r40551, %r40551, %r40599;

	// inline asm

BB5_6251:
	// Callseq Start 275
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r40540;
	st.param.b32	[param0+4], %r40541;
	st.param.b32	[param0+8], %r40542;
	st.param.b32	[param0+12], %r40543;
	st.param.b32	[param0+16], %r40544;
	st.param.b32	[param0+20], %r40545;
	st.param.b32	[param0+24], %r40546;
	st.param.b32	[param0+28], %r40547;
	st.param.b32	[param0+32], %r40548;
	st.param.b32	[param0+36], %r40549;
	st.param.b32	[param0+40], %r40550;
	st.param.b32	[param0+44], %r40551;
	st.param.b32	[param0+48], %r40468;
	st.param.b32	[param0+52], %r40469;
	st.param.b32	[param0+56], %r40470;
	st.param.b32	[param0+60], %r40471;
	st.param.b32	[param0+64], %r40472;
	st.param.b32	[param0+68], %r40473;
	st.param.b32	[param0+72], %r40474;
	st.param.b32	[param0+76], %r40475;
	st.param.b32	[param0+80], %r40476;
	st.param.b32	[param0+84], %r40477;
	st.param.b32	[param0+88], %r40478;
	st.param.b32	[param0+92], %r40479;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_double, 
	(
	param0
	);
	ld.param.b32	%r40648, [retval0+0];
	ld.param.b32	%r40649, [retval0+4];
	ld.param.b32	%r40650, [retval0+8];
	ld.param.b32	%r40651, [retval0+12];
	ld.param.b32	%r40652, [retval0+16];
	ld.param.b32	%r40653, [retval0+20];
	ld.param.b32	%r40654, [retval0+24];
	ld.param.b32	%r40655, [retval0+28];
	ld.param.b32	%r40656, [retval0+32];
	ld.param.b32	%r40657, [retval0+36];
	ld.param.b32	%r40658, [retval0+40];
	ld.param.b32	%r40659, [retval0+44];
	ld.param.b32	%r40660, [retval0+48];
	ld.param.b32	%r40661, [retval0+52];
	ld.param.b32	%r40662, [retval0+56];
	ld.param.b32	%r40663, [retval0+60];
	ld.param.b32	%r40664, [retval0+64];
	ld.param.b32	%r40665, [retval0+68];
	ld.param.b32	%r40666, [retval0+72];
	ld.param.b32	%r40667, [retval0+76];
	ld.param.b32	%r40668, [retval0+80];
	ld.param.b32	%r40669, [retval0+84];
	ld.param.b32	%r40670, [retval0+88];
	ld.param.b32	%r40671, [retval0+92];
	
	//{
	}// Callseq End 275
	// Callseq Start 276
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r40180;
	st.param.b32	[param0+4], %r40181;
	st.param.b32	[param0+8], %r40182;
	st.param.b32	[param0+12], %r40183;
	st.param.b32	[param0+16], %r40184;
	st.param.b32	[param0+20], %r40185;
	st.param.b32	[param0+24], %r40186;
	st.param.b32	[param0+28], %r40187;
	st.param.b32	[param0+32], %r40188;
	st.param.b32	[param0+36], %r40189;
	st.param.b32	[param0+40], %r40190;
	st.param.b32	[param0+44], %r40191;
	st.param.b32	[param0+48], %r40108;
	st.param.b32	[param0+52], %r40109;
	st.param.b32	[param0+56], %r40110;
	st.param.b32	[param0+60], %r40111;
	st.param.b32	[param0+64], %r40112;
	st.param.b32	[param0+68], %r40113;
	st.param.b32	[param0+72], %r40114;
	st.param.b32	[param0+76], %r40115;
	st.param.b32	[param0+80], %r40116;
	st.param.b32	[param0+84], %r40117;
	st.param.b32	[param0+88], %r40118;
	st.param.b32	[param0+92], %r40119;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r40648;
	st.param.b32	[param1+4], %r40649;
	st.param.b32	[param1+8], %r40650;
	st.param.b32	[param1+12], %r40651;
	st.param.b32	[param1+16], %r40652;
	st.param.b32	[param1+20], %r40653;
	st.param.b32	[param1+24], %r40654;
	st.param.b32	[param1+28], %r40655;
	st.param.b32	[param1+32], %r40656;
	st.param.b32	[param1+36], %r40657;
	st.param.b32	[param1+40], %r40658;
	st.param.b32	[param1+44], %r40659;
	st.param.b32	[param1+48], %r40660;
	st.param.b32	[param1+52], %r40661;
	st.param.b32	[param1+56], %r40662;
	st.param.b32	[param1+60], %r40663;
	st.param.b32	[param1+64], %r40664;
	st.param.b32	[param1+68], %r40665;
	st.param.b32	[param1+72], %r40666;
	st.param.b32	[param1+76], %r40667;
	st.param.b32	[param1+80], %r40668;
	st.param.b32	[param1+84], %r40669;
	st.param.b32	[param1+88], %r40670;
	st.param.b32	[param1+92], %r40671;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r51189, [retval0+0];
	ld.param.b32	%r51190, [retval0+4];
	ld.param.b32	%r51191, [retval0+8];
	ld.param.b32	%r51192, [retval0+12];
	ld.param.b32	%r51193, [retval0+16];
	ld.param.b32	%r51194, [retval0+20];
	ld.param.b32	%r51195, [retval0+24];
	ld.param.b32	%r51196, [retval0+28];
	ld.param.b32	%r51197, [retval0+32];
	ld.param.b32	%r51198, [retval0+36];
	ld.param.b32	%r51199, [retval0+40];
	ld.param.b32	%r51200, [retval0+44];
	ld.param.b32	%r51201, [retval0+48];
	ld.param.b32	%r51202, [retval0+52];
	ld.param.b32	%r51203, [retval0+56];
	ld.param.b32	%r51204, [retval0+60];
	ld.param.b32	%r51205, [retval0+64];
	ld.param.b32	%r51206, [retval0+68];
	ld.param.b32	%r51207, [retval0+72];
	ld.param.b32	%r51208, [retval0+76];
	ld.param.b32	%r51209, [retval0+80];
	ld.param.b32	%r51210, [retval0+84];
	ld.param.b32	%r51211, [retval0+88];
	ld.param.b32	%r51212, [retval0+92];
	
	//{
	}// Callseq End 276
	// Callseq Start 277
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r51213;
	st.param.b32	[param0+4], %r51214;
	st.param.b32	[param0+8], %r51215;
	st.param.b32	[param0+12], %r51216;
	st.param.b32	[param0+16], %r51217;
	st.param.b32	[param0+20], %r51218;
	st.param.b32	[param0+24], %r51219;
	st.param.b32	[param0+28], %r51220;
	st.param.b32	[param0+32], %r51221;
	st.param.b32	[param0+36], %r51222;
	st.param.b32	[param0+40], %r51223;
	st.param.b32	[param0+44], %r51224;
	st.param.b32	[param0+48], %r51225;
	st.param.b32	[param0+52], %r51226;
	st.param.b32	[param0+56], %r51227;
	st.param.b32	[param0+60], %r51228;
	st.param.b32	[param0+64], %r51229;
	st.param.b32	[param0+68], %r51230;
	st.param.b32	[param0+72], %r51231;
	st.param.b32	[param0+76], %r51232;
	st.param.b32	[param0+80], %r51233;
	st.param.b32	[param0+84], %r51234;
	st.param.b32	[param0+88], %r51235;
	st.param.b32	[param0+92], %r51236;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r10339;
	st.param.b32	[param1+4], %r10340;
	st.param.b32	[param1+8], %r10341;
	st.param.b32	[param1+12], %r10342;
	st.param.b32	[param1+16], %r10343;
	st.param.b32	[param1+20], %r10344;
	st.param.b32	[param1+24], %r10345;
	st.param.b32	[param1+28], %r10346;
	st.param.b32	[param1+32], %r10347;
	st.param.b32	[param1+36], %r10348;
	st.param.b32	[param1+40], %r10349;
	st.param.b32	[param1+44], %r10350;
	st.param.b32	[param1+48], %r10351;
	st.param.b32	[param1+52], %r10352;
	st.param.b32	[param1+56], %r10353;
	st.param.b32	[param1+60], %r10354;
	st.param.b32	[param1+64], %r10355;
	st.param.b32	[param1+68], %r10356;
	st.param.b32	[param1+72], %r10357;
	st.param.b32	[param1+76], %r10358;
	st.param.b32	[param1+80], %r10359;
	st.param.b32	[param1+84], %r10360;
	st.param.b32	[param1+88], %r10361;
	st.param.b32	[param1+92], %r10362;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_add, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r15139, [retval0+0];
	ld.param.b32	%r15140, [retval0+4];
	ld.param.b32	%r15141, [retval0+8];
	ld.param.b32	%r15142, [retval0+12];
	ld.param.b32	%r15143, [retval0+16];
	ld.param.b32	%r15144, [retval0+20];
	ld.param.b32	%r15145, [retval0+24];
	ld.param.b32	%r15146, [retval0+28];
	ld.param.b32	%r15147, [retval0+32];
	ld.param.b32	%r15148, [retval0+36];
	ld.param.b32	%r15149, [retval0+40];
	ld.param.b32	%r15150, [retval0+44];
	ld.param.b32	%r15151, [retval0+48];
	ld.param.b32	%r15152, [retval0+52];
	ld.param.b32	%r15153, [retval0+56];
	ld.param.b32	%r15154, [retval0+60];
	ld.param.b32	%r15155, [retval0+64];
	ld.param.b32	%r15156, [retval0+68];
	ld.param.b32	%r15157, [retval0+72];
	ld.param.b32	%r15158, [retval0+76];
	ld.param.b32	%r15159, [retval0+80];
	ld.param.b32	%r15160, [retval0+84];
	ld.param.b32	%r15161, [retval0+88];
	ld.param.b32	%r15162, [retval0+92];
	
	//{
	}// Callseq End 277
	// Callseq Start 278
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r15139;
	st.param.b32	[param0+4], %r15140;
	st.param.b32	[param0+8], %r15141;
	st.param.b32	[param0+12], %r15142;
	st.param.b32	[param0+16], %r15143;
	st.param.b32	[param0+20], %r15144;
	st.param.b32	[param0+24], %r15145;
	st.param.b32	[param0+28], %r15146;
	st.param.b32	[param0+32], %r15147;
	st.param.b32	[param0+36], %r15148;
	st.param.b32	[param0+40], %r15149;
	st.param.b32	[param0+44], %r15150;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r15151;
	st.param.b32	[param1+4], %r15152;
	st.param.b32	[param1+8], %r15153;
	st.param.b32	[param1+12], %r15154;
	st.param.b32	[param1+16], %r15155;
	st.param.b32	[param1+20], %r15156;
	st.param.b32	[param1+24], %r15157;
	st.param.b32	[param1+28], %r15158;
	st.param.b32	[param1+32], %r15159;
	st.param.b32	[param1+36], %r15160;
	st.param.b32	[param1+40], %r15161;
	st.param.b32	[param1+44], %r15162;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r15163, [retval0+0];
	ld.param.b32	%r15164, [retval0+4];
	ld.param.b32	%r15165, [retval0+8];
	ld.param.b32	%r15166, [retval0+12];
	ld.param.b32	%r15167, [retval0+16];
	ld.param.b32	%r15168, [retval0+20];
	ld.param.b32	%r15169, [retval0+24];
	ld.param.b32	%r15170, [retval0+28];
	ld.param.b32	%r15171, [retval0+32];
	ld.param.b32	%r15172, [retval0+36];
	ld.param.b32	%r15173, [retval0+40];
	ld.param.b32	%r15174, [retval0+44];
	
	//{
	}// Callseq End 278
	mov.u32 	%r40613, %r15140;
	mov.u32 	%r40620, %r15147;
	mov.u32 	%r40615, %r15142;
	mov.u32 	%r40622, %r15149;
	mov.u32 	%r40617, %r15144;
	mov.u32 	%r40612, %r15139;
	mov.u32 	%r40619, %r15146;
	mov.u32 	%r40614, %r15141;
	mov.u32 	%r40621, %r15148;
	mov.u32 	%r40616, %r15143;
	mov.u32 	%r40623, %r15150;
	mov.u32 	%r40618, %r15145;
	// inline asm
	add.cc.u32 %r40612, %r40612, %r15151;
addc.cc.u32 %r40613, %r40613, %r15152;
addc.cc.u32 %r40614, %r40614, %r15153;
addc.cc.u32 %r40615, %r40615, %r15154;
addc.cc.u32 %r40616, %r40616, %r15155;
addc.cc.u32 %r40617, %r40617, %r15156;
addc.cc.u32 %r40618, %r40618, %r15157;
addc.cc.u32 %r40619, %r40619, %r15158;
addc.cc.u32 %r40620, %r40620, %r15159;
addc.cc.u32 %r40621, %r40621, %r15160;
addc.cc.u32 %r40622, %r40622, %r15161;
addc.u32 %r40623, %r40623, %r15162;

	// inline asm
	setp.gt.u32	%p6750, %r40623, 436277738;
	@%p6750 bra 	BB5_6273;

	setp.lt.u32	%p6751, %r40623, 436277738;
	@%p6751 bra 	BB5_6274;

	setp.gt.u32	%p6752, %r40622, 964683418;
	@%p6752 bra 	BB5_6273;

	setp.lt.u32	%p6753, %r40622, 964683418;
	@%p6753 bra 	BB5_6274;

	setp.gt.u32	%p6754, %r40621, 1260103606;
	@%p6754 bra 	BB5_6273;

	setp.lt.u32	%p6755, %r40621, 1260103606;
	@%p6755 bra 	BB5_6274;

	setp.gt.u32	%p6756, %r40620, 1129032919;
	@%p6756 bra 	BB5_6273;

	setp.lt.u32	%p6757, %r40620, 1129032919;
	@%p6757 bra 	BB5_6274;

	setp.gt.u32	%p6758, %r40619, 1685539716;
	@%p6758 bra 	BB5_6273;

	setp.lt.u32	%p6759, %r40619, 1685539716;
	@%p6759 bra 	BB5_6274;

	setp.gt.u32	%p6760, %r40618, -209382721;
	@%p6760 bra 	BB5_6273;

	setp.lt.u32	%p6761, %r40618, -209382721;
	@%p6761 bra 	BB5_6274;

	setp.gt.u32	%p6762, %r40617, 1731252896;
	@%p6762 bra 	BB5_6273;

	setp.lt.u32	%p6763, %r40617, 1731252896;
	@%p6763 bra 	BB5_6274;

	setp.gt.u32	%p6764, %r40616, -156174812;
	@%p6764 bra 	BB5_6273;

	setp.lt.u32	%p6765, %r40616, -156174812;
	@%p6765 bra 	BB5_6274;

	setp.gt.u32	%p6766, %r40615, 514588670;
	@%p6766 bra 	BB5_6273;

	setp.lt.u32	%p6767, %r40615, 514588670;
	@%p6767 bra 	BB5_6274;

	setp.gt.u32	%p6768, %r40614, -1319895041;
	@%p6768 bra 	BB5_6273;

	setp.lt.u32	%p6769, %r40614, -1319895041;
	@%p6769 bra 	BB5_6274;

	setp.gt.u32	%p6770, %r40613, -1174470657;
	@%p6770 bra 	BB5_6273;

	setp.lt.u32	%p6771, %r40613, -1174470657;
	setp.lt.u32	%p6772, %r40612, -21845;
	or.pred  	%p6773, %p6771, %p6772;
	@%p6773 bra 	BB5_6274;

BB5_6273:
	mov.u32 	%r40684, -21845;
	mov.u32 	%r40685, -1174470657;
	mov.u32 	%r40686, -1319895041;
	mov.u32 	%r40687, 514588670;
	mov.u32 	%r40688, -156174812;
	mov.u32 	%r40689, 1731252896;
	mov.u32 	%r40690, -209382721;
	mov.u32 	%r40691, 1685539716;
	mov.u32 	%r40692, 1129032919;
	mov.u32 	%r40693, 1260103606;
	mov.u32 	%r40694, 964683418;
	mov.u32 	%r40695, 436277738;
	// inline asm
	sub.cc.u32 %r40612, %r40612, %r40684;
subc.cc.u32 %r40613, %r40613, %r40685;
subc.cc.u32 %r40614, %r40614, %r40686;
subc.cc.u32 %r40615, %r40615, %r40687;
subc.cc.u32 %r40616, %r40616, %r40688;
subc.cc.u32 %r40617, %r40617, %r40689;
subc.cc.u32 %r40618, %r40618, %r40690;
subc.cc.u32 %r40619, %r40619, %r40691;
subc.cc.u32 %r40620, %r40620, %r40692;
subc.cc.u32 %r40621, %r40621, %r40693;
subc.cc.u32 %r40622, %r40622, %r40694;
subc.u32 %r40623, %r40623, %r40695;

	// inline asm

BB5_6274:
	mov.u32 	%r40709, %r15140;
	mov.u32 	%r40716, %r15147;
	mov.u32 	%r40711, %r15142;
	mov.u32 	%r40718, %r15149;
	mov.u32 	%r40713, %r15144;
	mov.u32 	%r40708, %r15139;
	mov.u32 	%r40715, %r15146;
	mov.u32 	%r40710, %r15141;
	mov.u32 	%r40717, %r15148;
	mov.u32 	%r40712, %r15143;
	mov.u32 	%r40719, %r15150;
	mov.u32 	%r40714, %r15145;
	// inline asm
	sub.cc.u32 %r40708, %r40708, %r15151;
subc.cc.u32 %r40709, %r40709, %r15152;
subc.cc.u32 %r40710, %r40710, %r15153;
subc.cc.u32 %r40711, %r40711, %r15154;
subc.cc.u32 %r40712, %r40712, %r15155;
subc.cc.u32 %r40713, %r40713, %r15156;
subc.cc.u32 %r40714, %r40714, %r15157;
subc.cc.u32 %r40715, %r40715, %r15158;
subc.cc.u32 %r40716, %r40716, %r15159;
subc.cc.u32 %r40717, %r40717, %r15160;
subc.cc.u32 %r40718, %r40718, %r15161;
subc.u32 %r40719, %r40719, %r15162;

	// inline asm
	setp.gt.u32	%p6774, %r15150, %r15162;
	@%p6774 bra 	BB5_6297;

	setp.lt.u32	%p6775, %r15150, %r15162;
	@%p6775 bra 	BB5_6296;

	setp.gt.u32	%p6776, %r15149, %r15161;
	@%p6776 bra 	BB5_6297;

	setp.lt.u32	%p6777, %r15149, %r15161;
	@%p6777 bra 	BB5_6296;

	setp.gt.u32	%p6778, %r15148, %r15160;
	@%p6778 bra 	BB5_6297;

	setp.lt.u32	%p6779, %r15148, %r15160;
	@%p6779 bra 	BB5_6296;

	setp.gt.u32	%p6780, %r15147, %r15159;
	@%p6780 bra 	BB5_6297;

	setp.lt.u32	%p6781, %r15147, %r15159;
	@%p6781 bra 	BB5_6296;

	setp.gt.u32	%p6782, %r15146, %r15158;
	@%p6782 bra 	BB5_6297;

	setp.lt.u32	%p6783, %r15146, %r15158;
	@%p6783 bra 	BB5_6296;

	setp.gt.u32	%p6784, %r15145, %r15157;
	@%p6784 bra 	BB5_6297;

	setp.lt.u32	%p6785, %r15145, %r15157;
	@%p6785 bra 	BB5_6296;

	setp.gt.u32	%p6786, %r15144, %r15156;
	@%p6786 bra 	BB5_6297;

	setp.lt.u32	%p6787, %r15144, %r15156;
	@%p6787 bra 	BB5_6296;

	setp.gt.u32	%p6788, %r15143, %r15155;
	@%p6788 bra 	BB5_6297;

	setp.lt.u32	%p6789, %r15143, %r15155;
	@%p6789 bra 	BB5_6296;

	setp.gt.u32	%p6790, %r15142, %r15154;
	@%p6790 bra 	BB5_6297;

	setp.lt.u32	%p6791, %r15142, %r15154;
	@%p6791 bra 	BB5_6296;

	setp.gt.u32	%p6792, %r15141, %r15153;
	@%p6792 bra 	BB5_6297;

	setp.lt.u32	%p6793, %r15141, %r15153;
	@%p6793 bra 	BB5_6296;

	setp.gt.u32	%p6794, %r15140, %r15152;
	@%p6794 bra 	BB5_6297;

	setp.ge.u32	%p6795, %r15140, %r15152;
	setp.ge.u32	%p6796, %r15139, %r15151;
	and.pred  	%p6797, %p6795, %p6796;
	@%p6797 bra 	BB5_6297;

BB5_6296:
	mov.u32 	%r40756, -21845;
	mov.u32 	%r40757, -1174470657;
	mov.u32 	%r40758, -1319895041;
	mov.u32 	%r40759, 514588670;
	mov.u32 	%r40760, -156174812;
	mov.u32 	%r40761, 1731252896;
	mov.u32 	%r40762, -209382721;
	mov.u32 	%r40763, 1685539716;
	mov.u32 	%r40764, 1129032919;
	mov.u32 	%r40765, 1260103606;
	mov.u32 	%r40766, 964683418;
	mov.u32 	%r40767, 436277738;
	// inline asm
	add.cc.u32 %r40708, %r40708, %r40756;
addc.cc.u32 %r40709, %r40709, %r40757;
addc.cc.u32 %r40710, %r40710, %r40758;
addc.cc.u32 %r40711, %r40711, %r40759;
addc.cc.u32 %r40712, %r40712, %r40760;
addc.cc.u32 %r40713, %r40713, %r40761;
addc.cc.u32 %r40714, %r40714, %r40762;
addc.cc.u32 %r40715, %r40715, %r40763;
addc.cc.u32 %r40716, %r40716, %r40764;
addc.cc.u32 %r40717, %r40717, %r40765;
addc.cc.u32 %r40718, %r40718, %r40766;
addc.u32 %r40719, %r40719, %r40767;

	// inline asm

BB5_6297:
	// Callseq Start 279
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r40708;
	st.param.b32	[param0+4], %r40709;
	st.param.b32	[param0+8], %r40710;
	st.param.b32	[param0+12], %r40711;
	st.param.b32	[param0+16], %r40712;
	st.param.b32	[param0+20], %r40713;
	st.param.b32	[param0+24], %r40714;
	st.param.b32	[param0+28], %r40715;
	st.param.b32	[param0+32], %r40716;
	st.param.b32	[param0+36], %r40717;
	st.param.b32	[param0+40], %r40718;
	st.param.b32	[param0+44], %r40719;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r40612;
	st.param.b32	[param1+4], %r40613;
	st.param.b32	[param1+8], %r40614;
	st.param.b32	[param1+12], %r40615;
	st.param.b32	[param1+16], %r40616;
	st.param.b32	[param1+20], %r40617;
	st.param.b32	[param1+24], %r40618;
	st.param.b32	[param1+28], %r40619;
	st.param.b32	[param1+32], %r40620;
	st.param.b32	[param1+36], %r40621;
	st.param.b32	[param1+40], %r40622;
	st.param.b32	[param1+44], %r40623;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r15247, [retval0+0];
	ld.param.b32	%r15248, [retval0+4];
	ld.param.b32	%r15249, [retval0+8];
	ld.param.b32	%r15250, [retval0+12];
	ld.param.b32	%r15251, [retval0+16];
	ld.param.b32	%r15252, [retval0+20];
	ld.param.b32	%r15253, [retval0+24];
	ld.param.b32	%r15254, [retval0+28];
	ld.param.b32	%r15255, [retval0+32];
	ld.param.b32	%r15256, [retval0+36];
	ld.param.b32	%r15257, [retval0+40];
	ld.param.b32	%r15258, [retval0+44];
	
	//{
	}// Callseq End 279
	shl.b32 	%r40780, %r15174, 1;
	shr.u32 	%r40781, %r15173, 31;
	or.b32  	%r51105, %r40781, %r40780;
	shl.b32 	%r40782, %r15173, 1;
	shr.u32 	%r40783, %r15172, 31;
	or.b32  	%r51106, %r40783, %r40782;
	shl.b32 	%r40784, %r15172, 1;
	shr.u32 	%r40785, %r15171, 31;
	or.b32  	%r51107, %r40785, %r40784;
	shl.b32 	%r40786, %r15171, 1;
	shr.u32 	%r40787, %r15170, 31;
	or.b32  	%r51108, %r40787, %r40786;
	shl.b32 	%r40788, %r15170, 1;
	shr.u32 	%r40789, %r15169, 31;
	or.b32  	%r51109, %r40789, %r40788;
	shl.b32 	%r40790, %r15169, 1;
	shr.u32 	%r40791, %r15168, 31;
	or.b32  	%r51110, %r40791, %r40790;
	shl.b32 	%r40792, %r15168, 1;
	shr.u32 	%r40793, %r15167, 31;
	or.b32  	%r51111, %r40793, %r40792;
	shl.b32 	%r40794, %r15167, 1;
	shr.u32 	%r40795, %r15166, 31;
	or.b32  	%r51112, %r40795, %r40794;
	shl.b32 	%r40796, %r15166, 1;
	shr.u32 	%r40797, %r15165, 31;
	or.b32  	%r51113, %r40797, %r40796;
	shl.b32 	%r40798, %r15165, 1;
	shr.u32 	%r40799, %r15164, 31;
	or.b32  	%r51114, %r40799, %r40798;
	shl.b32 	%r40800, %r15164, 1;
	shr.u32 	%r40801, %r15163, 31;
	or.b32  	%r51115, %r40801, %r40800;
	shl.b32 	%r51116, %r15163, 1;
	setp.gt.u32	%p6798, %r51105, 436277738;
	@%p6798 bra 	BB5_6319;

	setp.lt.u32	%p6799, %r51105, 436277738;
	@%p6799 bra 	BB5_6320;

	setp.gt.u32	%p6800, %r51106, 964683418;
	@%p6800 bra 	BB5_6319;

	setp.lt.u32	%p6801, %r51106, 964683418;
	@%p6801 bra 	BB5_6320;

	setp.gt.u32	%p6802, %r51107, 1260103606;
	@%p6802 bra 	BB5_6319;

	setp.lt.u32	%p6803, %r51107, 1260103606;
	@%p6803 bra 	BB5_6320;

	setp.gt.u32	%p6804, %r51108, 1129032919;
	@%p6804 bra 	BB5_6319;

	setp.lt.u32	%p6805, %r51108, 1129032919;
	@%p6805 bra 	BB5_6320;

	setp.gt.u32	%p6806, %r51109, 1685539716;
	@%p6806 bra 	BB5_6319;

	setp.lt.u32	%p6807, %r51109, 1685539716;
	@%p6807 bra 	BB5_6320;

	setp.gt.u32	%p6808, %r51110, -209382721;
	@%p6808 bra 	BB5_6319;

	setp.lt.u32	%p6809, %r51110, -209382721;
	@%p6809 bra 	BB5_6320;

	setp.gt.u32	%p6810, %r51111, 1731252896;
	@%p6810 bra 	BB5_6319;

	setp.lt.u32	%p6811, %r51111, 1731252896;
	@%p6811 bra 	BB5_6320;

	setp.gt.u32	%p6812, %r51112, -156174812;
	@%p6812 bra 	BB5_6319;

	setp.lt.u32	%p6813, %r51112, -156174812;
	@%p6813 bra 	BB5_6320;

	setp.gt.u32	%p6814, %r51113, 514588670;
	@%p6814 bra 	BB5_6319;

	setp.lt.u32	%p6815, %r51113, 514588670;
	@%p6815 bra 	BB5_6320;

	setp.gt.u32	%p6816, %r51114, -1319895041;
	@%p6816 bra 	BB5_6319;

	setp.lt.u32	%p6817, %r51114, -1319895041;
	@%p6817 bra 	BB5_6320;

	setp.gt.u32	%p6818, %r51115, -1174470657;
	@%p6818 bra 	BB5_6319;

	setp.lt.u32	%p6819, %r51115, -1174470657;
	setp.lt.u32	%p6820, %r51116, -21845;
	or.pred  	%p6821, %p6819, %p6820;
	@%p6821 bra 	BB5_6320;

BB5_6319:
	mov.u32 	%r40814, -21845;
	mov.u32 	%r40815, -1174470657;
	mov.u32 	%r40816, -1319895041;
	mov.u32 	%r40817, 514588670;
	mov.u32 	%r40818, -156174812;
	mov.u32 	%r40819, 1731252896;
	mov.u32 	%r40820, -209382721;
	mov.u32 	%r40821, 1685539716;
	mov.u32 	%r40822, 1129032919;
	mov.u32 	%r40823, 1260103606;
	mov.u32 	%r40824, 964683418;
	mov.u32 	%r40825, 436277738;
	// inline asm
	sub.cc.u32 %r51116, %r51116, %r40814;
subc.cc.u32 %r51115, %r51115, %r40815;
subc.cc.u32 %r51114, %r51114, %r40816;
subc.cc.u32 %r51113, %r51113, %r40817;
subc.cc.u32 %r51112, %r51112, %r40818;
subc.cc.u32 %r51111, %r51111, %r40819;
subc.cc.u32 %r51110, %r51110, %r40820;
subc.cc.u32 %r51109, %r51109, %r40821;
subc.cc.u32 %r51108, %r51108, %r40822;
subc.cc.u32 %r51107, %r51107, %r40823;
subc.cc.u32 %r51106, %r51106, %r40824;
subc.u32 %r51105, %r51105, %r40825;

	// inline asm

BB5_6320:
	// Callseq Start 280
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r15247;
	st.param.b32	[param0+4], %r15248;
	st.param.b32	[param0+8], %r15249;
	st.param.b32	[param0+12], %r15250;
	st.param.b32	[param0+16], %r15251;
	st.param.b32	[param0+20], %r15252;
	st.param.b32	[param0+24], %r15253;
	st.param.b32	[param0+28], %r15254;
	st.param.b32	[param0+32], %r15255;
	st.param.b32	[param0+36], %r15256;
	st.param.b32	[param0+40], %r15257;
	st.param.b32	[param0+44], %r15258;
	st.param.b32	[param0+48], %r51116;
	st.param.b32	[param0+52], %r51115;
	st.param.b32	[param0+56], %r51114;
	st.param.b32	[param0+60], %r51113;
	st.param.b32	[param0+64], %r51112;
	st.param.b32	[param0+68], %r51111;
	st.param.b32	[param0+72], %r51110;
	st.param.b32	[param0+76], %r51109;
	st.param.b32	[param0+80], %r51108;
	st.param.b32	[param0+84], %r51107;
	st.param.b32	[param0+88], %r51106;
	st.param.b32	[param0+92], %r51105;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r10483;
	st.param.b32	[param1+4], %r10484;
	st.param.b32	[param1+8], %r10485;
	st.param.b32	[param1+12], %r10486;
	st.param.b32	[param1+16], %r10487;
	st.param.b32	[param1+20], %r10488;
	st.param.b32	[param1+24], %r10489;
	st.param.b32	[param1+28], %r10490;
	st.param.b32	[param1+32], %r10491;
	st.param.b32	[param1+36], %r10492;
	st.param.b32	[param1+40], %r10493;
	st.param.b32	[param1+44], %r10494;
	st.param.b32	[param1+48], %r50180;
	st.param.b32	[param1+52], %r50179;
	st.param.b32	[param1+56], %r50178;
	st.param.b32	[param1+60], %r50177;
	st.param.b32	[param1+64], %r50176;
	st.param.b32	[param1+68], %r50175;
	st.param.b32	[param1+72], %r50174;
	st.param.b32	[param1+76], %r50173;
	st.param.b32	[param1+80], %r50172;
	st.param.b32	[param1+84], %r50171;
	st.param.b32	[param1+88], %r50170;
	st.param.b32	[param1+92], %r50169;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r40874, [retval0+0];
	ld.param.b32	%r40875, [retval0+4];
	ld.param.b32	%r40876, [retval0+8];
	ld.param.b32	%r40877, [retval0+12];
	ld.param.b32	%r40878, [retval0+16];
	ld.param.b32	%r40879, [retval0+20];
	ld.param.b32	%r40880, [retval0+24];
	ld.param.b32	%r40881, [retval0+28];
	ld.param.b32	%r40882, [retval0+32];
	ld.param.b32	%r40883, [retval0+36];
	ld.param.b32	%r40884, [retval0+40];
	ld.param.b32	%r40885, [retval0+44];
	ld.param.b32	%r40886, [retval0+48];
	ld.param.b32	%r40887, [retval0+52];
	ld.param.b32	%r40888, [retval0+56];
	ld.param.b32	%r40889, [retval0+60];
	ld.param.b32	%r40890, [retval0+64];
	ld.param.b32	%r40891, [retval0+68];
	ld.param.b32	%r40892, [retval0+72];
	ld.param.b32	%r40893, [retval0+76];
	ld.param.b32	%r40894, [retval0+80];
	ld.param.b32	%r40895, [retval0+84];
	ld.param.b32	%r40896, [retval0+88];
	ld.param.b32	%r40897, [retval0+92];
	
	//{
	}// Callseq End 280
	// Callseq Start 281
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r40874;
	st.param.b32	[param0+4], %r40875;
	st.param.b32	[param0+8], %r40876;
	st.param.b32	[param0+12], %r40877;
	st.param.b32	[param0+16], %r40878;
	st.param.b32	[param0+20], %r40879;
	st.param.b32	[param0+24], %r40880;
	st.param.b32	[param0+28], %r40881;
	st.param.b32	[param0+32], %r40882;
	st.param.b32	[param0+36], %r40883;
	st.param.b32	[param0+40], %r40884;
	st.param.b32	[param0+44], %r40885;
	st.param.b32	[param0+48], %r40886;
	st.param.b32	[param0+52], %r40887;
	st.param.b32	[param0+56], %r40888;
	st.param.b32	[param0+60], %r40889;
	st.param.b32	[param0+64], %r40890;
	st.param.b32	[param0+68], %r40891;
	st.param.b32	[param0+72], %r40892;
	st.param.b32	[param0+76], %r40893;
	st.param.b32	[param0+80], %r40894;
	st.param.b32	[param0+84], %r40895;
	st.param.b32	[param0+88], %r40896;
	st.param.b32	[param0+92], %r40897;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r10675;
	st.param.b32	[param1+4], %r10676;
	st.param.b32	[param1+8], %r10677;
	st.param.b32	[param1+12], %r10678;
	st.param.b32	[param1+16], %r10679;
	st.param.b32	[param1+20], %r10680;
	st.param.b32	[param1+24], %r10681;
	st.param.b32	[param1+28], %r10682;
	st.param.b32	[param1+32], %r10683;
	st.param.b32	[param1+36], %r10684;
	st.param.b32	[param1+40], %r10685;
	st.param.b32	[param1+44], %r10686;
	st.param.b32	[param1+48], %r50216;
	st.param.b32	[param1+52], %r50215;
	st.param.b32	[param1+56], %r50214;
	st.param.b32	[param1+60], %r50213;
	st.param.b32	[param1+64], %r50212;
	st.param.b32	[param1+68], %r50211;
	st.param.b32	[param1+72], %r50210;
	st.param.b32	[param1+76], %r50209;
	st.param.b32	[param1+80], %r50208;
	st.param.b32	[param1+84], %r50207;
	st.param.b32	[param1+88], %r50206;
	st.param.b32	[param1+92], %r50205;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r15307, [retval0+0];
	ld.param.b32	%r15308, [retval0+4];
	ld.param.b32	%r15309, [retval0+8];
	ld.param.b32	%r15310, [retval0+12];
	ld.param.b32	%r15311, [retval0+16];
	ld.param.b32	%r15312, [retval0+20];
	ld.param.b32	%r15313, [retval0+24];
	ld.param.b32	%r15314, [retval0+28];
	ld.param.b32	%r15315, [retval0+32];
	ld.param.b32	%r15316, [retval0+36];
	ld.param.b32	%r15317, [retval0+40];
	ld.param.b32	%r15318, [retval0+44];
	ld.param.b32	%r40934, [retval0+48];
	ld.param.b32	%r40935, [retval0+52];
	ld.param.b32	%r40936, [retval0+56];
	ld.param.b32	%r40937, [retval0+60];
	ld.param.b32	%r40938, [retval0+64];
	ld.param.b32	%r40939, [retval0+68];
	ld.param.b32	%r40940, [retval0+72];
	ld.param.b32	%r40941, [retval0+76];
	ld.param.b32	%r40942, [retval0+80];
	ld.param.b32	%r40943, [retval0+84];
	ld.param.b32	%r40944, [retval0+88];
	ld.param.b32	%r40945, [retval0+92];
	
	//{
	}// Callseq End 281
	// Callseq Start 282
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r15307;
	st.param.b32	[param0+4], %r15308;
	st.param.b32	[param0+8], %r15309;
	st.param.b32	[param0+12], %r15310;
	st.param.b32	[param0+16], %r15311;
	st.param.b32	[param0+20], %r15312;
	st.param.b32	[param0+24], %r15313;
	st.param.b32	[param0+28], %r15314;
	st.param.b32	[param0+32], %r15315;
	st.param.b32	[param0+36], %r15316;
	st.param.b32	[param0+40], %r15317;
	st.param.b32	[param0+44], %r15318;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r40838;
	st.param.b32	[param1+4], %r40839;
	st.param.b32	[param1+8], %r40840;
	st.param.b32	[param1+12], %r40841;
	st.param.b32	[param1+16], %r40842;
	st.param.b32	[param1+20], %r40843;
	st.param.b32	[param1+24], %r40844;
	st.param.b32	[param1+28], %r40845;
	st.param.b32	[param1+32], %r40846;
	st.param.b32	[param1+36], %r40847;
	st.param.b32	[param1+40], %r40848;
	st.param.b32	[param1+44], %r40849;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r15319, [retval0+0];
	ld.param.b32	%r15320, [retval0+4];
	ld.param.b32	%r15321, [retval0+8];
	ld.param.b32	%r15322, [retval0+12];
	ld.param.b32	%r15323, [retval0+16];
	ld.param.b32	%r15324, [retval0+20];
	ld.param.b32	%r15325, [retval0+24];
	ld.param.b32	%r15326, [retval0+28];
	ld.param.b32	%r15327, [retval0+32];
	ld.param.b32	%r15328, [retval0+36];
	ld.param.b32	%r15329, [retval0+40];
	ld.param.b32	%r15330, [retval0+44];
	
	//{
	}// Callseq End 282
	// Callseq Start 283
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r40934;
	st.param.b32	[param0+4], %r40935;
	st.param.b32	[param0+8], %r40936;
	st.param.b32	[param0+12], %r40937;
	st.param.b32	[param0+16], %r40938;
	st.param.b32	[param0+20], %r40939;
	st.param.b32	[param0+24], %r40940;
	st.param.b32	[param0+28], %r40941;
	st.param.b32	[param0+32], %r40942;
	st.param.b32	[param0+36], %r40943;
	st.param.b32	[param0+40], %r40944;
	st.param.b32	[param0+44], %r40945;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r13675;
	st.param.b32	[param1+4], %r13676;
	st.param.b32	[param1+8], %r13677;
	st.param.b32	[param1+12], %r13678;
	st.param.b32	[param1+16], %r13679;
	st.param.b32	[param1+20], %r13680;
	st.param.b32	[param1+24], %r13681;
	st.param.b32	[param1+28], %r13682;
	st.param.b32	[param1+32], %r13683;
	st.param.b32	[param1+36], %r13684;
	st.param.b32	[param1+40], %r13685;
	st.param.b32	[param1+44], %r13686;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r15331, [retval0+0];
	ld.param.b32	%r15332, [retval0+4];
	ld.param.b32	%r15333, [retval0+8];
	ld.param.b32	%r15334, [retval0+12];
	ld.param.b32	%r15335, [retval0+16];
	ld.param.b32	%r15336, [retval0+20];
	ld.param.b32	%r15337, [retval0+24];
	ld.param.b32	%r15338, [retval0+28];
	ld.param.b32	%r15339, [retval0+32];
	ld.param.b32	%r15340, [retval0+36];
	ld.param.b32	%r15341, [retval0+40];
	ld.param.b32	%r15342, [retval0+44];
	
	//{
	}// Callseq End 283
	// inline asm
	add.cc.u32 %r40838, %r40838, %r13675;
addc.cc.u32 %r40839, %r40839, %r13676;
addc.cc.u32 %r40840, %r40840, %r13677;
addc.cc.u32 %r40841, %r40841, %r13678;
addc.cc.u32 %r40842, %r40842, %r13679;
addc.cc.u32 %r40843, %r40843, %r13680;
addc.cc.u32 %r40844, %r40844, %r13681;
addc.cc.u32 %r40845, %r40845, %r13682;
addc.cc.u32 %r40846, %r40846, %r13683;
addc.cc.u32 %r40847, %r40847, %r13684;
addc.cc.u32 %r40848, %r40848, %r13685;
addc.u32 %r40849, %r40849, %r13686;

	// inline asm
	setp.gt.u32	%p6822, %r40849, 436277738;
	@%p6822 bra 	BB5_6342;

	setp.lt.u32	%p6823, %r40849, 436277738;
	@%p6823 bra 	BB5_6343;

	setp.gt.u32	%p6824, %r40848, 964683418;
	@%p6824 bra 	BB5_6342;

	setp.lt.u32	%p6825, %r40848, 964683418;
	@%p6825 bra 	BB5_6343;

	setp.gt.u32	%p6826, %r40847, 1260103606;
	@%p6826 bra 	BB5_6342;

	setp.lt.u32	%p6827, %r40847, 1260103606;
	@%p6827 bra 	BB5_6343;

	setp.gt.u32	%p6828, %r40846, 1129032919;
	@%p6828 bra 	BB5_6342;

	setp.lt.u32	%p6829, %r40846, 1129032919;
	@%p6829 bra 	BB5_6343;

	setp.gt.u32	%p6830, %r40845, 1685539716;
	@%p6830 bra 	BB5_6342;

	setp.lt.u32	%p6831, %r40845, 1685539716;
	@%p6831 bra 	BB5_6343;

	setp.gt.u32	%p6832, %r40844, -209382721;
	@%p6832 bra 	BB5_6342;

	setp.lt.u32	%p6833, %r40844, -209382721;
	@%p6833 bra 	BB5_6343;

	setp.gt.u32	%p6834, %r40843, 1731252896;
	@%p6834 bra 	BB5_6342;

	setp.lt.u32	%p6835, %r40843, 1731252896;
	@%p6835 bra 	BB5_6343;

	setp.gt.u32	%p6836, %r40842, -156174812;
	@%p6836 bra 	BB5_6342;

	setp.lt.u32	%p6837, %r40842, -156174812;
	@%p6837 bra 	BB5_6343;

	setp.gt.u32	%p6838, %r40841, 514588670;
	@%p6838 bra 	BB5_6342;

	setp.lt.u32	%p6839, %r40841, 514588670;
	@%p6839 bra 	BB5_6343;

	setp.gt.u32	%p6840, %r40840, -1319895041;
	@%p6840 bra 	BB5_6342;

	setp.lt.u32	%p6841, %r40840, -1319895041;
	@%p6841 bra 	BB5_6343;

	setp.gt.u32	%p6842, %r40839, -1174470657;
	@%p6842 bra 	BB5_6342;

	setp.lt.u32	%p6843, %r40839, -1174470657;
	setp.lt.u32	%p6844, %r40838, -21845;
	or.pred  	%p6845, %p6843, %p6844;
	@%p6845 bra 	BB5_6343;

BB5_6342:
	mov.u32 	%r40910, -21845;
	mov.u32 	%r40911, -1174470657;
	mov.u32 	%r40912, -1319895041;
	mov.u32 	%r40913, 514588670;
	mov.u32 	%r40914, -156174812;
	mov.u32 	%r40915, 1731252896;
	mov.u32 	%r40916, -209382721;
	mov.u32 	%r40917, 1685539716;
	mov.u32 	%r40918, 1129032919;
	mov.u32 	%r40919, 1260103606;
	mov.u32 	%r40920, 964683418;
	mov.u32 	%r40921, 436277738;
	// inline asm
	sub.cc.u32 %r40838, %r40838, %r40910;
subc.cc.u32 %r40839, %r40839, %r40911;
subc.cc.u32 %r40840, %r40840, %r40912;
subc.cc.u32 %r40841, %r40841, %r40913;
subc.cc.u32 %r40842, %r40842, %r40914;
subc.cc.u32 %r40843, %r40843, %r40915;
subc.cc.u32 %r40844, %r40844, %r40916;
subc.cc.u32 %r40845, %r40845, %r40917;
subc.cc.u32 %r40846, %r40846, %r40918;
subc.cc.u32 %r40847, %r40847, %r40919;
subc.cc.u32 %r40848, %r40848, %r40920;
subc.u32 %r40849, %r40849, %r40921;

	// inline asm

BB5_6343:
	// inline asm
	add.cc.u32 %r40934, %r40934, %r15307;
addc.cc.u32 %r40935, %r40935, %r15308;
addc.cc.u32 %r40936, %r40936, %r15309;
addc.cc.u32 %r40937, %r40937, %r15310;
addc.cc.u32 %r40938, %r40938, %r15311;
addc.cc.u32 %r40939, %r40939, %r15312;
addc.cc.u32 %r40940, %r40940, %r15313;
addc.cc.u32 %r40941, %r40941, %r15314;
addc.cc.u32 %r40942, %r40942, %r15315;
addc.cc.u32 %r40943, %r40943, %r15316;
addc.cc.u32 %r40944, %r40944, %r15317;
addc.u32 %r40945, %r40945, %r15318;

	// inline asm
	setp.gt.u32	%p6846, %r40945, 436277738;
	@%p6846 bra 	BB5_6365;

	setp.lt.u32	%p6847, %r40945, 436277738;
	@%p6847 bra 	BB5_6366;

	setp.gt.u32	%p6848, %r40944, 964683418;
	@%p6848 bra 	BB5_6365;

	setp.lt.u32	%p6849, %r40944, 964683418;
	@%p6849 bra 	BB5_6366;

	setp.gt.u32	%p6850, %r40943, 1260103606;
	@%p6850 bra 	BB5_6365;

	setp.lt.u32	%p6851, %r40943, 1260103606;
	@%p6851 bra 	BB5_6366;

	setp.gt.u32	%p6852, %r40942, 1129032919;
	@%p6852 bra 	BB5_6365;

	setp.lt.u32	%p6853, %r40942, 1129032919;
	@%p6853 bra 	BB5_6366;

	setp.gt.u32	%p6854, %r40941, 1685539716;
	@%p6854 bra 	BB5_6365;

	setp.lt.u32	%p6855, %r40941, 1685539716;
	@%p6855 bra 	BB5_6366;

	setp.gt.u32	%p6856, %r40940, -209382721;
	@%p6856 bra 	BB5_6365;

	setp.lt.u32	%p6857, %r40940, -209382721;
	@%p6857 bra 	BB5_6366;

	setp.gt.u32	%p6858, %r40939, 1731252896;
	@%p6858 bra 	BB5_6365;

	setp.lt.u32	%p6859, %r40939, 1731252896;
	@%p6859 bra 	BB5_6366;

	setp.gt.u32	%p6860, %r40938, -156174812;
	@%p6860 bra 	BB5_6365;

	setp.lt.u32	%p6861, %r40938, -156174812;
	@%p6861 bra 	BB5_6366;

	setp.gt.u32	%p6862, %r40937, 514588670;
	@%p6862 bra 	BB5_6365;

	setp.lt.u32	%p6863, %r40937, 514588670;
	@%p6863 bra 	BB5_6366;

	setp.gt.u32	%p6864, %r40936, -1319895041;
	@%p6864 bra 	BB5_6365;

	setp.lt.u32	%p6865, %r40936, -1319895041;
	@%p6865 bra 	BB5_6366;

	setp.gt.u32	%p6866, %r40935, -1174470657;
	@%p6866 bra 	BB5_6365;

	setp.lt.u32	%p6867, %r40935, -1174470657;
	setp.lt.u32	%p6868, %r40934, -21845;
	or.pred  	%p6869, %p6867, %p6868;
	@%p6869 bra 	BB5_6366;

BB5_6365:
	mov.u32 	%r40982, -21845;
	mov.u32 	%r40983, -1174470657;
	mov.u32 	%r40984, -1319895041;
	mov.u32 	%r40985, 514588670;
	mov.u32 	%r40986, -156174812;
	mov.u32 	%r40987, 1731252896;
	mov.u32 	%r40988, -209382721;
	mov.u32 	%r40989, 1685539716;
	mov.u32 	%r40990, 1129032919;
	mov.u32 	%r40991, 1260103606;
	mov.u32 	%r40992, 964683418;
	mov.u32 	%r40993, 436277738;
	// inline asm
	sub.cc.u32 %r40934, %r40934, %r40982;
subc.cc.u32 %r40935, %r40935, %r40983;
subc.cc.u32 %r40936, %r40936, %r40984;
subc.cc.u32 %r40937, %r40937, %r40985;
subc.cc.u32 %r40938, %r40938, %r40986;
subc.cc.u32 %r40939, %r40939, %r40987;
subc.cc.u32 %r40940, %r40940, %r40988;
subc.cc.u32 %r40941, %r40941, %r40989;
subc.cc.u32 %r40942, %r40942, %r40990;
subc.cc.u32 %r40943, %r40943, %r40991;
subc.cc.u32 %r40944, %r40944, %r40992;
subc.u32 %r40945, %r40945, %r40993;

	// inline asm

BB5_6366:
	// Callseq Start 284
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r40934;
	st.param.b32	[param0+4], %r40935;
	st.param.b32	[param0+8], %r40936;
	st.param.b32	[param0+12], %r40937;
	st.param.b32	[param0+16], %r40938;
	st.param.b32	[param0+20], %r40939;
	st.param.b32	[param0+24], %r40940;
	st.param.b32	[param0+28], %r40941;
	st.param.b32	[param0+32], %r40942;
	st.param.b32	[param0+36], %r40943;
	st.param.b32	[param0+40], %r40944;
	st.param.b32	[param0+44], %r40945;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r40838;
	st.param.b32	[param1+4], %r40839;
	st.param.b32	[param1+8], %r40840;
	st.param.b32	[param1+12], %r40841;
	st.param.b32	[param1+16], %r40842;
	st.param.b32	[param1+20], %r40843;
	st.param.b32	[param1+24], %r40844;
	st.param.b32	[param1+28], %r40845;
	st.param.b32	[param1+32], %r40846;
	st.param.b32	[param1+36], %r40847;
	st.param.b32	[param1+40], %r40848;
	st.param.b32	[param1+44], %r40849;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r41030, [retval0+0];
	ld.param.b32	%r41031, [retval0+4];
	ld.param.b32	%r41032, [retval0+8];
	ld.param.b32	%r41033, [retval0+12];
	ld.param.b32	%r41034, [retval0+16];
	ld.param.b32	%r41035, [retval0+20];
	ld.param.b32	%r41036, [retval0+24];
	ld.param.b32	%r41037, [retval0+28];
	ld.param.b32	%r41038, [retval0+32];
	ld.param.b32	%r41039, [retval0+36];
	ld.param.b32	%r41040, [retval0+40];
	ld.param.b32	%r41041, [retval0+44];
	
	//{
	}// Callseq End 284
	mov.u32 	%r51150, %r41032;
	mov.u32 	%r51143, %r41039;
	mov.u32 	%r51148, %r41034;
	mov.u32 	%r51141, %r41041;
	mov.u32 	%r51146, %r41036;
	mov.u32 	%r51151, %r41031;
	mov.u32 	%r51144, %r41038;
	mov.u32 	%r51149, %r41033;
	mov.u32 	%r51142, %r41040;
	mov.u32 	%r51147, %r41035;
	mov.u32 	%r51152, %r41030;
	mov.u32 	%r51145, %r41037;
	// inline asm
	sub.cc.u32 %r51152, %r51152, %r15319;
subc.cc.u32 %r51151, %r51151, %r15320;
subc.cc.u32 %r51150, %r51150, %r15321;
subc.cc.u32 %r51149, %r51149, %r15322;
subc.cc.u32 %r51148, %r51148, %r15323;
subc.cc.u32 %r51147, %r51147, %r15324;
subc.cc.u32 %r51146, %r51146, %r15325;
subc.cc.u32 %r51145, %r51145, %r15326;
subc.cc.u32 %r51144, %r51144, %r15327;
subc.cc.u32 %r51143, %r51143, %r15328;
subc.cc.u32 %r51142, %r51142, %r15329;
subc.u32 %r51141, %r51141, %r15330;

	// inline asm
	setp.gt.u32	%p6870, %r41041, %r15330;
	@%p6870 bra 	BB5_6389;

	setp.lt.u32	%p6871, %r41041, %r15330;
	@%p6871 bra 	BB5_6388;

	setp.gt.u32	%p6872, %r41040, %r15329;
	@%p6872 bra 	BB5_6389;

	setp.lt.u32	%p6873, %r41040, %r15329;
	@%p6873 bra 	BB5_6388;

	setp.gt.u32	%p6874, %r41039, %r15328;
	@%p6874 bra 	BB5_6389;

	setp.lt.u32	%p6875, %r41039, %r15328;
	@%p6875 bra 	BB5_6388;

	setp.gt.u32	%p6876, %r41038, %r15327;
	@%p6876 bra 	BB5_6389;

	setp.lt.u32	%p6877, %r41038, %r15327;
	@%p6877 bra 	BB5_6388;

	setp.gt.u32	%p6878, %r41037, %r15326;
	@%p6878 bra 	BB5_6389;

	setp.lt.u32	%p6879, %r41037, %r15326;
	@%p6879 bra 	BB5_6388;

	setp.gt.u32	%p6880, %r41036, %r15325;
	@%p6880 bra 	BB5_6389;

	setp.lt.u32	%p6881, %r41036, %r15325;
	@%p6881 bra 	BB5_6388;

	setp.gt.u32	%p6882, %r41035, %r15324;
	@%p6882 bra 	BB5_6389;

	setp.lt.u32	%p6883, %r41035, %r15324;
	@%p6883 bra 	BB5_6388;

	setp.gt.u32	%p6884, %r41034, %r15323;
	@%p6884 bra 	BB5_6389;

	setp.lt.u32	%p6885, %r41034, %r15323;
	@%p6885 bra 	BB5_6388;

	setp.gt.u32	%p6886, %r41033, %r15322;
	@%p6886 bra 	BB5_6389;

	setp.lt.u32	%p6887, %r41033, %r15322;
	@%p6887 bra 	BB5_6388;

	setp.gt.u32	%p6888, %r41032, %r15321;
	@%p6888 bra 	BB5_6389;

	setp.lt.u32	%p6889, %r41032, %r15321;
	@%p6889 bra 	BB5_6388;

	setp.gt.u32	%p6890, %r41031, %r15320;
	@%p6890 bra 	BB5_6389;

	setp.ge.u32	%p6891, %r41031, %r15320;
	setp.ge.u32	%p6892, %r41030, %r15319;
	and.pred  	%p6893, %p6891, %p6892;
	@%p6893 bra 	BB5_6389;

BB5_6388:
	mov.u32 	%r41054, -21845;
	mov.u32 	%r41055, -1174470657;
	mov.u32 	%r41056, -1319895041;
	mov.u32 	%r41057, 514588670;
	mov.u32 	%r41058, -156174812;
	mov.u32 	%r41059, 1731252896;
	mov.u32 	%r41060, -209382721;
	mov.u32 	%r41061, 1685539716;
	mov.u32 	%r41062, 1129032919;
	mov.u32 	%r41063, 1260103606;
	mov.u32 	%r41064, 964683418;
	mov.u32 	%r41065, 436277738;
	// inline asm
	add.cc.u32 %r51152, %r51152, %r41054;
addc.cc.u32 %r51151, %r51151, %r41055;
addc.cc.u32 %r51150, %r51150, %r41056;
addc.cc.u32 %r51149, %r51149, %r41057;
addc.cc.u32 %r51148, %r51148, %r41058;
addc.cc.u32 %r51147, %r51147, %r41059;
addc.cc.u32 %r51146, %r51146, %r41060;
addc.cc.u32 %r51145, %r51145, %r41061;
addc.cc.u32 %r51144, %r51144, %r41062;
addc.cc.u32 %r51143, %r51143, %r41063;
addc.cc.u32 %r51142, %r51142, %r41064;
addc.u32 %r51141, %r51141, %r41065;

	// inline asm

BB5_6389:
	mov.u32 	%r51232, %r51145;
	mov.u32 	%r51225, %r51152;
	mov.u32 	%r51230, %r51147;
	mov.u32 	%r51235, %r51142;
	mov.u32 	%r51228, %r51149;
	mov.u32 	%r51233, %r51144;
	mov.u32 	%r51226, %r51151;
	mov.u32 	%r51231, %r51146;
	mov.u32 	%r51236, %r51141;
	mov.u32 	%r51229, %r51148;
	mov.u32 	%r51234, %r51143;
	mov.u32 	%r51227, %r51150;
	// inline asm
	sub.cc.u32 %r51225, %r51225, %r15331;
subc.cc.u32 %r51226, %r51226, %r15332;
subc.cc.u32 %r51227, %r51227, %r15333;
subc.cc.u32 %r51228, %r51228, %r15334;
subc.cc.u32 %r51229, %r51229, %r15335;
subc.cc.u32 %r51230, %r51230, %r15336;
subc.cc.u32 %r51231, %r51231, %r15337;
subc.cc.u32 %r51232, %r51232, %r15338;
subc.cc.u32 %r51233, %r51233, %r15339;
subc.cc.u32 %r51234, %r51234, %r15340;
subc.cc.u32 %r51235, %r51235, %r15341;
subc.u32 %r51236, %r51236, %r15342;

	// inline asm
	setp.gt.u32	%p6894, %r51141, %r15342;
	@%p6894 bra 	BB5_6412;

	setp.lt.u32	%p6895, %r51141, %r15342;
	@%p6895 bra 	BB5_6411;

	setp.gt.u32	%p6896, %r51142, %r15341;
	@%p6896 bra 	BB5_6412;

	setp.lt.u32	%p6897, %r51142, %r15341;
	@%p6897 bra 	BB5_6411;

	setp.gt.u32	%p6898, %r51143, %r15340;
	@%p6898 bra 	BB5_6412;

	setp.lt.u32	%p6899, %r51143, %r15340;
	@%p6899 bra 	BB5_6411;

	setp.gt.u32	%p6900, %r51144, %r15339;
	@%p6900 bra 	BB5_6412;

	setp.lt.u32	%p6901, %r51144, %r15339;
	@%p6901 bra 	BB5_6411;

	setp.gt.u32	%p6902, %r51145, %r15338;
	@%p6902 bra 	BB5_6412;

	setp.lt.u32	%p6903, %r51145, %r15338;
	@%p6903 bra 	BB5_6411;

	setp.gt.u32	%p6904, %r51146, %r15337;
	@%p6904 bra 	BB5_6412;

	setp.lt.u32	%p6905, %r51146, %r15337;
	@%p6905 bra 	BB5_6411;

	setp.gt.u32	%p6906, %r51147, %r15336;
	@%p6906 bra 	BB5_6412;

	setp.lt.u32	%p6907, %r51147, %r15336;
	@%p6907 bra 	BB5_6411;

	setp.gt.u32	%p6908, %r51148, %r15335;
	@%p6908 bra 	BB5_6412;

	setp.lt.u32	%p6909, %r51148, %r15335;
	@%p6909 bra 	BB5_6411;

	setp.gt.u32	%p6910, %r51149, %r15334;
	@%p6910 bra 	BB5_6412;

	setp.lt.u32	%p6911, %r51149, %r15334;
	@%p6911 bra 	BB5_6411;

	setp.gt.u32	%p6912, %r51150, %r15333;
	@%p6912 bra 	BB5_6412;

	setp.lt.u32	%p6913, %r51150, %r15333;
	@%p6913 bra 	BB5_6411;

	setp.gt.u32	%p6914, %r51151, %r15332;
	@%p6914 bra 	BB5_6412;

	setp.ge.u32	%p6915, %r51151, %r15332;
	setp.ge.u32	%p6916, %r51152, %r15331;
	and.pred  	%p6917, %p6915, %p6916;
	@%p6917 bra 	BB5_6412;

BB5_6411:
	mov.u32 	%r41126, -21845;
	mov.u32 	%r41127, -1174470657;
	mov.u32 	%r41128, -1319895041;
	mov.u32 	%r41129, 514588670;
	mov.u32 	%r41130, -156174812;
	mov.u32 	%r41131, 1731252896;
	mov.u32 	%r41132, -209382721;
	mov.u32 	%r41133, 1685539716;
	mov.u32 	%r41134, 1129032919;
	mov.u32 	%r41135, 1260103606;
	mov.u32 	%r41136, 964683418;
	mov.u32 	%r41137, 436277738;
	// inline asm
	add.cc.u32 %r51225, %r51225, %r41126;
addc.cc.u32 %r51226, %r51226, %r41127;
addc.cc.u32 %r51227, %r51227, %r41128;
addc.cc.u32 %r51228, %r51228, %r41129;
addc.cc.u32 %r51229, %r51229, %r41130;
addc.cc.u32 %r51230, %r51230, %r41131;
addc.cc.u32 %r51231, %r51231, %r41132;
addc.cc.u32 %r51232, %r51232, %r41133;
addc.cc.u32 %r51233, %r51233, %r41134;
addc.cc.u32 %r51234, %r51234, %r41135;
addc.cc.u32 %r51235, %r51235, %r41136;
addc.u32 %r51236, %r51236, %r41137;

	// inline asm

BB5_6412:
	mov.u32 	%r51214, %r15320;
	mov.u32 	%r51221, %r15327;
	mov.u32 	%r51216, %r15322;
	mov.u32 	%r51223, %r15329;
	mov.u32 	%r51218, %r15324;
	mov.u32 	%r51213, %r15319;
	mov.u32 	%r51220, %r15326;
	mov.u32 	%r51215, %r15321;
	mov.u32 	%r51222, %r15328;
	mov.u32 	%r51217, %r15323;
	mov.u32 	%r51224, %r15330;
	mov.u32 	%r51219, %r15325;
	// inline asm
	sub.cc.u32 %r51213, %r51213, %r15331;
subc.cc.u32 %r51214, %r51214, %r15332;
subc.cc.u32 %r51215, %r51215, %r15333;
subc.cc.u32 %r51216, %r51216, %r15334;
subc.cc.u32 %r51217, %r51217, %r15335;
subc.cc.u32 %r51218, %r51218, %r15336;
subc.cc.u32 %r51219, %r51219, %r15337;
subc.cc.u32 %r51220, %r51220, %r15338;
subc.cc.u32 %r51221, %r51221, %r15339;
subc.cc.u32 %r51222, %r51222, %r15340;
subc.cc.u32 %r51223, %r51223, %r15341;
subc.u32 %r51224, %r51224, %r15342;

	// inline asm
	setp.gt.u32	%p6918, %r15330, %r15342;
	@%p6918 bra 	BB5_6435;

	setp.lt.u32	%p6919, %r15330, %r15342;
	@%p6919 bra 	BB5_6434;

	setp.gt.u32	%p6920, %r15329, %r15341;
	@%p6920 bra 	BB5_6435;

	setp.lt.u32	%p6921, %r15329, %r15341;
	@%p6921 bra 	BB5_6434;

	setp.gt.u32	%p6922, %r15328, %r15340;
	@%p6922 bra 	BB5_6435;

	setp.lt.u32	%p6923, %r15328, %r15340;
	@%p6923 bra 	BB5_6434;

	setp.gt.u32	%p6924, %r15327, %r15339;
	@%p6924 bra 	BB5_6435;

	setp.lt.u32	%p6925, %r15327, %r15339;
	@%p6925 bra 	BB5_6434;

	setp.gt.u32	%p6926, %r15326, %r15338;
	@%p6926 bra 	BB5_6435;

	setp.lt.u32	%p6927, %r15326, %r15338;
	@%p6927 bra 	BB5_6434;

	setp.gt.u32	%p6928, %r15325, %r15337;
	@%p6928 bra 	BB5_6435;

	setp.lt.u32	%p6929, %r15325, %r15337;
	@%p6929 bra 	BB5_6434;

	setp.gt.u32	%p6930, %r15324, %r15336;
	@%p6930 bra 	BB5_6435;

	setp.lt.u32	%p6931, %r15324, %r15336;
	@%p6931 bra 	BB5_6434;

	setp.gt.u32	%p6932, %r15323, %r15335;
	@%p6932 bra 	BB5_6435;

	setp.lt.u32	%p6933, %r15323, %r15335;
	@%p6933 bra 	BB5_6434;

	setp.gt.u32	%p6934, %r15322, %r15334;
	@%p6934 bra 	BB5_6435;

	setp.lt.u32	%p6935, %r15322, %r15334;
	@%p6935 bra 	BB5_6434;

	setp.gt.u32	%p6936, %r15321, %r15333;
	@%p6936 bra 	BB5_6435;

	setp.lt.u32	%p6937, %r15321, %r15333;
	@%p6937 bra 	BB5_6434;

	setp.gt.u32	%p6938, %r15320, %r15332;
	@%p6938 bra 	BB5_6435;

	setp.ge.u32	%p6939, %r15320, %r15332;
	setp.ge.u32	%p6940, %r15319, %r15331;
	and.pred  	%p6941, %p6939, %p6940;
	@%p6941 bra 	BB5_6435;

BB5_6434:
	mov.u32 	%r41198, -21845;
	mov.u32 	%r41199, -1174470657;
	mov.u32 	%r41200, -1319895041;
	mov.u32 	%r41201, 514588670;
	mov.u32 	%r41202, -156174812;
	mov.u32 	%r41203, 1731252896;
	mov.u32 	%r41204, -209382721;
	mov.u32 	%r41205, 1685539716;
	mov.u32 	%r41206, 1129032919;
	mov.u32 	%r41207, 1260103606;
	mov.u32 	%r41208, 964683418;
	mov.u32 	%r41209, 436277738;
	// inline asm
	add.cc.u32 %r51213, %r51213, %r41198;
addc.cc.u32 %r51214, %r51214, %r41199;
addc.cc.u32 %r51215, %r51215, %r41200;
addc.cc.u32 %r51216, %r51216, %r41201;
addc.cc.u32 %r51217, %r51217, %r41202;
addc.cc.u32 %r51218, %r51218, %r41203;
addc.cc.u32 %r51219, %r51219, %r41204;
addc.cc.u32 %r51220, %r51220, %r41205;
addc.cc.u32 %r51221, %r51221, %r41206;
addc.cc.u32 %r51222, %r51222, %r41207;
addc.cc.u32 %r51223, %r51223, %r41208;
addc.u32 %r51224, %r51224, %r41209;

	// inline asm
	bra.uni 	BB5_6435;

BB5_4440:
	mov.u32 	%r51165, %r10291;
	mov.u32 	%r51166, %r10292;
	mov.u32 	%r51167, %r10293;
	mov.u32 	%r51168, %r10294;
	mov.u32 	%r51169, %r10295;
	mov.u32 	%r51170, %r10296;
	mov.u32 	%r51171, %r10297;
	mov.u32 	%r51172, %r10298;
	mov.u32 	%r51173, %r10299;
	mov.u32 	%r51174, %r10300;
	mov.u32 	%r51175, %r10301;
	mov.u32 	%r51176, %r10302;
	mov.u32 	%r51177, %r35742;
	mov.u32 	%r51178, %r35743;
	mov.u32 	%r51179, %r35744;
	mov.u32 	%r51180, %r35745;
	mov.u32 	%r51181, %r35746;
	mov.u32 	%r51182, %r35747;
	mov.u32 	%r51183, %r35748;
	mov.u32 	%r51184, %r35749;
	mov.u32 	%r51185, %r35750;
	mov.u32 	%r51186, %r35751;
	mov.u32 	%r51187, %r35752;
	mov.u32 	%r51188, %r35753;
	mov.u32 	%r51189, %r10315;
	mov.u32 	%r51190, %r10316;
	mov.u32 	%r51191, %r10317;
	mov.u32 	%r51192, %r10318;
	mov.u32 	%r51193, %r10319;
	mov.u32 	%r51194, %r10320;
	mov.u32 	%r51195, %r10321;
	mov.u32 	%r51196, %r10322;
	mov.u32 	%r51197, %r10323;
	mov.u32 	%r51198, %r10324;
	mov.u32 	%r51199, %r10325;
	mov.u32 	%r51200, %r10326;
	mov.u32 	%r51201, %r36606;
	mov.u32 	%r51202, %r36607;
	mov.u32 	%r51203, %r36608;
	mov.u32 	%r51204, %r36609;
	mov.u32 	%r51205, %r36610;
	mov.u32 	%r51206, %r36611;
	mov.u32 	%r51207, %r36612;
	mov.u32 	%r51208, %r36613;
	mov.u32 	%r51209, %r36614;
	mov.u32 	%r51210, %r36615;
	mov.u32 	%r51211, %r36616;
	mov.u32 	%r51212, %r36617;
	mov.u32 	%r51213, %r10339;
	mov.u32 	%r51214, %r10340;
	mov.u32 	%r51215, %r10341;
	mov.u32 	%r51216, %r10342;
	mov.u32 	%r51217, %r10343;
	mov.u32 	%r51218, %r10344;
	mov.u32 	%r51219, %r10345;
	mov.u32 	%r51220, %r10346;
	mov.u32 	%r51221, %r10347;
	mov.u32 	%r51222, %r10348;
	mov.u32 	%r51223, %r10349;
	mov.u32 	%r51224, %r10350;
	mov.u32 	%r51225, %r10351;
	mov.u32 	%r51226, %r10352;
	mov.u32 	%r51227, %r10353;
	mov.u32 	%r51228, %r10354;
	mov.u32 	%r51229, %r10355;
	mov.u32 	%r51230, %r10356;
	mov.u32 	%r51231, %r10357;
	mov.u32 	%r51232, %r10358;
	mov.u32 	%r51233, %r10359;
	mov.u32 	%r51234, %r10360;
	mov.u32 	%r51235, %r10361;
	mov.u32 	%r51236, %r10362;

BB5_6435:
	mov.u16 	%rs84, 0;
	setp.ne.s32	%p6942, %r10267, 0;
	@%p6942 bra 	BB5_6439;

	or.b32  	%r41222, %r10277, %r10278;
	or.b32  	%r41223, %r41222, %r10276;
	or.b32  	%r41224, %r41223, %r10275;
	or.b32  	%r41225, %r41224, %r10274;
	or.b32  	%r41226, %r41225, %r10273;
	or.b32  	%r41227, %r41226, %r10272;
	or.b32  	%r41228, %r41227, %r10271;
	or.b32  	%r41229, %r41228, %r10270;
	or.b32  	%r41230, %r41229, %r10269;
	or.b32  	%r41231, %r41230, %r10268;
	or.b32  	%r41232, %r41231, %r10279;
	setp.ne.s32	%p6943, %r41232, 0;
	@%p6943 bra 	BB5_6439;

	or.b32  	%r41233, %r10288, %r10289;
	or.b32  	%r41234, %r41233, %r10287;
	or.b32  	%r41235, %r41234, %r10286;
	or.b32  	%r41236, %r41235, %r10285;
	or.b32  	%r41237, %r41236, %r10284;
	or.b32  	%r41238, %r41237, %r10283;
	or.b32  	%r41239, %r41238, %r10282;
	or.b32  	%r41240, %r41239, %r10281;
	or.b32  	%r41241, %r41240, %r10280;
	setp.ne.s32	%p6944, %r41241, 0;
	@%p6944 bra 	BB5_6439;

	setp.eq.s32	%p6945, %r10290, 0;
	selp.u16	%rs84, 1, 0, %p6945;

BB5_6439:
	setp.ne.s16	%p6946, %rs84, 0;
	mov.u32 	%r52257, %r51165;
	mov.u32 	%r52258, %r51166;
	mov.u32 	%r52259, %r51167;
	mov.u32 	%r52260, %r51168;
	mov.u32 	%r52261, %r51169;
	mov.u32 	%r52262, %r51170;
	mov.u32 	%r52263, %r51171;
	mov.u32 	%r52264, %r51172;
	mov.u32 	%r52265, %r51173;
	mov.u32 	%r52266, %r51174;
	mov.u32 	%r52267, %r51175;
	mov.u32 	%r52268, %r51176;
	mov.u32 	%r52269, %r51177;
	mov.u32 	%r52270, %r51178;
	mov.u32 	%r52271, %r51179;
	mov.u32 	%r52272, %r51180;
	mov.u32 	%r52273, %r51181;
	mov.u32 	%r52274, %r51182;
	mov.u32 	%r52275, %r51183;
	mov.u32 	%r52276, %r51184;
	mov.u32 	%r52277, %r51185;
	mov.u32 	%r52278, %r51186;
	mov.u32 	%r52279, %r51187;
	mov.u32 	%r52280, %r51188;
	mov.u32 	%r52281, %r51189;
	mov.u32 	%r52282, %r51190;
	mov.u32 	%r52283, %r51191;
	mov.u32 	%r52284, %r51192;
	mov.u32 	%r52285, %r51193;
	mov.u32 	%r52286, %r51194;
	mov.u32 	%r52287, %r51195;
	mov.u32 	%r52288, %r51196;
	mov.u32 	%r52289, %r51197;
	mov.u32 	%r52290, %r51198;
	mov.u32 	%r52291, %r51199;
	mov.u32 	%r52292, %r51200;
	mov.u32 	%r52293, %r51201;
	mov.u32 	%r52294, %r51202;
	mov.u32 	%r52295, %r51203;
	mov.u32 	%r52296, %r51204;
	mov.u32 	%r52297, %r51205;
	mov.u32 	%r52298, %r51206;
	mov.u32 	%r52299, %r51207;
	mov.u32 	%r52300, %r51208;
	mov.u32 	%r52301, %r51209;
	mov.u32 	%r52302, %r51210;
	mov.u32 	%r52303, %r51211;
	mov.u32 	%r52304, %r51212;
	mov.u32 	%r52305, %r51213;
	mov.u32 	%r52306, %r51214;
	mov.u32 	%r52307, %r51215;
	mov.u32 	%r52308, %r51216;
	mov.u32 	%r52309, %r51217;
	mov.u32 	%r52310, %r51218;
	mov.u32 	%r52311, %r51219;
	mov.u32 	%r52312, %r51220;
	mov.u32 	%r52313, %r51221;
	mov.u32 	%r52314, %r51222;
	mov.u32 	%r52315, %r51223;
	mov.u32 	%r52316, %r51224;
	mov.u32 	%r52317, %r51225;
	mov.u32 	%r52318, %r51226;
	mov.u32 	%r52319, %r51227;
	mov.u32 	%r52320, %r51228;
	mov.u32 	%r52321, %r51229;
	mov.u32 	%r52322, %r51230;
	mov.u32 	%r52323, %r51231;
	mov.u32 	%r52324, %r51232;
	mov.u32 	%r52325, %r51233;
	mov.u32 	%r52326, %r51234;
	mov.u32 	%r52327, %r51235;
	mov.u32 	%r52328, %r51236;
	@%p6946 bra 	BB5_8435;

	mov.u16 	%rs85, 0;
	setp.ne.s32	%p6947, %r51213, 0;
	@%p6947 bra 	BB5_6444;

	or.b32  	%r41242, %r51215, %r51214;
	or.b32  	%r41243, %r41242, %r51216;
	or.b32  	%r41244, %r41243, %r51217;
	or.b32  	%r41245, %r41244, %r51218;
	or.b32  	%r41246, %r41245, %r51219;
	or.b32  	%r41247, %r41246, %r51220;
	or.b32  	%r41248, %r41247, %r51221;
	or.b32  	%r41249, %r41248, %r51222;
	or.b32  	%r41250, %r41249, %r51223;
	or.b32  	%r41251, %r41250, %r51224;
	or.b32  	%r41252, %r41251, %r51225;
	setp.ne.s32	%p6948, %r41252, 0;
	@%p6948 bra 	BB5_6444;

	or.b32  	%r41253, %r51227, %r51226;
	or.b32  	%r41254, %r41253, %r51228;
	or.b32  	%r41255, %r41254, %r51229;
	or.b32  	%r41256, %r41255, %r51230;
	or.b32  	%r41257, %r41256, %r51231;
	or.b32  	%r41258, %r41257, %r51232;
	or.b32  	%r41259, %r41258, %r51233;
	or.b32  	%r41260, %r41259, %r51234;
	or.b32  	%r41261, %r41260, %r51235;
	setp.ne.s32	%p6949, %r41261, 0;
	@%p6949 bra 	BB5_6444;

	setp.eq.s32	%p6950, %r51236, 0;
	selp.u16	%rs85, 1, 0, %p6950;

BB5_6444:
	setp.ne.s16	%p6951, %rs85, 0;
	@%p6951 bra 	BB5_6445;

	// Callseq Start 285
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r10267;
	st.param.b32	[param0+4], %r10268;
	st.param.b32	[param0+8], %r10269;
	st.param.b32	[param0+12], %r10270;
	st.param.b32	[param0+16], %r10271;
	st.param.b32	[param0+20], %r10272;
	st.param.b32	[param0+24], %r10273;
	st.param.b32	[param0+28], %r10274;
	st.param.b32	[param0+32], %r10275;
	st.param.b32	[param0+36], %r10276;
	st.param.b32	[param0+40], %r10277;
	st.param.b32	[param0+44], %r10278;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r10279;
	st.param.b32	[param1+4], %r10280;
	st.param.b32	[param1+8], %r10281;
	st.param.b32	[param1+12], %r10282;
	st.param.b32	[param1+16], %r10283;
	st.param.b32	[param1+20], %r10284;
	st.param.b32	[param1+24], %r10285;
	st.param.b32	[param1+28], %r10286;
	st.param.b32	[param1+32], %r10287;
	st.param.b32	[param1+36], %r10288;
	st.param.b32	[param1+40], %r10289;
	st.param.b32	[param1+44], %r10290;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r15691, [retval0+0];
	ld.param.b32	%r15692, [retval0+4];
	ld.param.b32	%r15693, [retval0+8];
	ld.param.b32	%r15694, [retval0+12];
	ld.param.b32	%r15695, [retval0+16];
	ld.param.b32	%r15696, [retval0+20];
	ld.param.b32	%r15697, [retval0+24];
	ld.param.b32	%r15698, [retval0+28];
	ld.param.b32	%r15699, [retval0+32];
	ld.param.b32	%r15700, [retval0+36];
	ld.param.b32	%r15701, [retval0+40];
	ld.param.b32	%r15702, [retval0+44];
	
	//{
	}// Callseq End 285
	mov.u32 	%r41267, %r10272;
	mov.u32 	%r41262, %r10267;
	mov.u32 	%r41269, %r10274;
	mov.u32 	%r41264, %r10269;
	mov.u32 	%r41271, %r10276;
	mov.u32 	%r41266, %r10271;
	mov.u32 	%r41273, %r10278;
	mov.u32 	%r41268, %r10273;
	mov.u32 	%r41263, %r10268;
	mov.u32 	%r41270, %r10275;
	mov.u32 	%r41265, %r10270;
	mov.u32 	%r41272, %r10277;
	// inline asm
	add.cc.u32 %r41262, %r41262, %r10279;
addc.cc.u32 %r41263, %r41263, %r10280;
addc.cc.u32 %r41264, %r41264, %r10281;
addc.cc.u32 %r41265, %r41265, %r10282;
addc.cc.u32 %r41266, %r41266, %r10283;
addc.cc.u32 %r41267, %r41267, %r10284;
addc.cc.u32 %r41268, %r41268, %r10285;
addc.cc.u32 %r41269, %r41269, %r10286;
addc.cc.u32 %r41270, %r41270, %r10287;
addc.cc.u32 %r41271, %r41271, %r10288;
addc.cc.u32 %r41272, %r41272, %r10289;
addc.u32 %r41273, %r41273, %r10290;

	// inline asm
	setp.gt.u32	%p6952, %r41273, 436277738;
	@%p6952 bra 	BB5_6468;

	setp.lt.u32	%p6953, %r41273, 436277738;
	@%p6953 bra 	BB5_6469;

	setp.gt.u32	%p6954, %r41272, 964683418;
	@%p6954 bra 	BB5_6468;

	setp.lt.u32	%p6955, %r41272, 964683418;
	@%p6955 bra 	BB5_6469;

	setp.gt.u32	%p6956, %r41271, 1260103606;
	@%p6956 bra 	BB5_6468;

	setp.lt.u32	%p6957, %r41271, 1260103606;
	@%p6957 bra 	BB5_6469;

	setp.gt.u32	%p6958, %r41270, 1129032919;
	@%p6958 bra 	BB5_6468;

	setp.lt.u32	%p6959, %r41270, 1129032919;
	@%p6959 bra 	BB5_6469;

	setp.gt.u32	%p6960, %r41269, 1685539716;
	@%p6960 bra 	BB5_6468;

	setp.lt.u32	%p6961, %r41269, 1685539716;
	@%p6961 bra 	BB5_6469;

	setp.gt.u32	%p6962, %r41268, -209382721;
	@%p6962 bra 	BB5_6468;

	setp.lt.u32	%p6963, %r41268, -209382721;
	@%p6963 bra 	BB5_6469;

	setp.gt.u32	%p6964, %r41267, 1731252896;
	@%p6964 bra 	BB5_6468;

	setp.lt.u32	%p6965, %r41267, 1731252896;
	@%p6965 bra 	BB5_6469;

	setp.gt.u32	%p6966, %r41266, -156174812;
	@%p6966 bra 	BB5_6468;

	setp.lt.u32	%p6967, %r41266, -156174812;
	@%p6967 bra 	BB5_6469;

	setp.gt.u32	%p6968, %r41265, 514588670;
	@%p6968 bra 	BB5_6468;

	setp.lt.u32	%p6969, %r41265, 514588670;
	@%p6969 bra 	BB5_6469;

	setp.gt.u32	%p6970, %r41264, -1319895041;
	@%p6970 bra 	BB5_6468;

	setp.lt.u32	%p6971, %r41264, -1319895041;
	@%p6971 bra 	BB5_6469;

	setp.gt.u32	%p6972, %r41263, -1174470657;
	@%p6972 bra 	BB5_6468;

	setp.lt.u32	%p6973, %r41263, -1174470657;
	setp.lt.u32	%p6974, %r41262, -21845;
	or.pred  	%p6975, %p6973, %p6974;
	@%p6975 bra 	BB5_6469;

BB5_6468:
	mov.u32 	%r41310, -21845;
	mov.u32 	%r41311, -1174470657;
	mov.u32 	%r41312, -1319895041;
	mov.u32 	%r41313, 514588670;
	mov.u32 	%r41314, -156174812;
	mov.u32 	%r41315, 1731252896;
	mov.u32 	%r41316, -209382721;
	mov.u32 	%r41317, 1685539716;
	mov.u32 	%r41318, 1129032919;
	mov.u32 	%r41319, 1260103606;
	mov.u32 	%r41320, 964683418;
	mov.u32 	%r41321, 436277738;
	// inline asm
	sub.cc.u32 %r41262, %r41262, %r41310;
subc.cc.u32 %r41263, %r41263, %r41311;
subc.cc.u32 %r41264, %r41264, %r41312;
subc.cc.u32 %r41265, %r41265, %r41313;
subc.cc.u32 %r41266, %r41266, %r41314;
subc.cc.u32 %r41267, %r41267, %r41315;
subc.cc.u32 %r41268, %r41268, %r41316;
subc.cc.u32 %r41269, %r41269, %r41317;
subc.cc.u32 %r41270, %r41270, %r41318;
subc.cc.u32 %r41271, %r41271, %r41319;
subc.cc.u32 %r41272, %r41272, %r41320;
subc.u32 %r41273, %r41273, %r41321;

	// inline asm

BB5_6469:
	mov.u32 	%r41339, %r10272;
	mov.u32 	%r41334, %r10267;
	mov.u32 	%r41341, %r10274;
	mov.u32 	%r41336, %r10269;
	mov.u32 	%r41343, %r10276;
	mov.u32 	%r41338, %r10271;
	mov.u32 	%r41345, %r10278;
	mov.u32 	%r41340, %r10273;
	mov.u32 	%r41335, %r10268;
	mov.u32 	%r41342, %r10275;
	mov.u32 	%r41337, %r10270;
	mov.u32 	%r41344, %r10277;
	// inline asm
	sub.cc.u32 %r41334, %r41334, %r10279;
subc.cc.u32 %r41335, %r41335, %r10280;
subc.cc.u32 %r41336, %r41336, %r10281;
subc.cc.u32 %r41337, %r41337, %r10282;
subc.cc.u32 %r41338, %r41338, %r10283;
subc.cc.u32 %r41339, %r41339, %r10284;
subc.cc.u32 %r41340, %r41340, %r10285;
subc.cc.u32 %r41341, %r41341, %r10286;
subc.cc.u32 %r41342, %r41342, %r10287;
subc.cc.u32 %r41343, %r41343, %r10288;
subc.cc.u32 %r41344, %r41344, %r10289;
subc.u32 %r41345, %r41345, %r10290;

	// inline asm
	setp.gt.u32	%p6976, %r10278, %r10290;
	@%p6976 bra 	BB5_6492;

	setp.lt.u32	%p6977, %r10278, %r10290;
	@%p6977 bra 	BB5_6491;

	setp.gt.u32	%p6978, %r10277, %r10289;
	@%p6978 bra 	BB5_6492;

	setp.lt.u32	%p6979, %r10277, %r10289;
	@%p6979 bra 	BB5_6491;

	setp.gt.u32	%p6980, %r10276, %r10288;
	@%p6980 bra 	BB5_6492;

	setp.lt.u32	%p6981, %r10276, %r10288;
	@%p6981 bra 	BB5_6491;

	setp.gt.u32	%p6982, %r10275, %r10287;
	@%p6982 bra 	BB5_6492;

	setp.lt.u32	%p6983, %r10275, %r10287;
	@%p6983 bra 	BB5_6491;

	setp.gt.u32	%p6984, %r10274, %r10286;
	@%p6984 bra 	BB5_6492;

	setp.lt.u32	%p6985, %r10274, %r10286;
	@%p6985 bra 	BB5_6491;

	setp.gt.u32	%p6986, %r10273, %r10285;
	@%p6986 bra 	BB5_6492;

	setp.lt.u32	%p6987, %r10273, %r10285;
	@%p6987 bra 	BB5_6491;

	setp.gt.u32	%p6988, %r10272, %r10284;
	@%p6988 bra 	BB5_6492;

	setp.lt.u32	%p6989, %r10272, %r10284;
	@%p6989 bra 	BB5_6491;

	setp.gt.u32	%p6990, %r10271, %r10283;
	@%p6990 bra 	BB5_6492;

	setp.lt.u32	%p6991, %r10271, %r10283;
	@%p6991 bra 	BB5_6491;

	setp.gt.u32	%p6992, %r10270, %r10282;
	@%p6992 bra 	BB5_6492;

	setp.lt.u32	%p6993, %r10270, %r10282;
	@%p6993 bra 	BB5_6491;

	setp.gt.u32	%p6994, %r10269, %r10281;
	@%p6994 bra 	BB5_6492;

	setp.lt.u32	%p6995, %r10269, %r10281;
	@%p6995 bra 	BB5_6491;

	setp.gt.u32	%p6996, %r10268, %r10280;
	@%p6996 bra 	BB5_6492;

	setp.ge.u32	%p6997, %r10268, %r10280;
	setp.ge.u32	%p6998, %r10267, %r10279;
	and.pred  	%p6999, %p6997, %p6998;
	@%p6999 bra 	BB5_6492;

BB5_6491:
	mov.u32 	%r41382, -21845;
	mov.u32 	%r41383, -1174470657;
	mov.u32 	%r41384, -1319895041;
	mov.u32 	%r41385, 514588670;
	mov.u32 	%r41386, -156174812;
	mov.u32 	%r41387, 1731252896;
	mov.u32 	%r41388, -209382721;
	mov.u32 	%r41389, 1685539716;
	mov.u32 	%r41390, 1129032919;
	mov.u32 	%r41391, 1260103606;
	mov.u32 	%r41392, 964683418;
	mov.u32 	%r41393, 436277738;
	// inline asm
	add.cc.u32 %r41334, %r41334, %r41382;
addc.cc.u32 %r41335, %r41335, %r41383;
addc.cc.u32 %r41336, %r41336, %r41384;
addc.cc.u32 %r41337, %r41337, %r41385;
addc.cc.u32 %r41338, %r41338, %r41386;
addc.cc.u32 %r41339, %r41339, %r41387;
addc.cc.u32 %r41340, %r41340, %r41388;
addc.cc.u32 %r41341, %r41341, %r41389;
addc.cc.u32 %r41342, %r41342, %r41390;
addc.cc.u32 %r41343, %r41343, %r41391;
addc.cc.u32 %r41344, %r41344, %r41392;
addc.u32 %r41345, %r41345, %r41393;

	// inline asm

BB5_6492:
	// Callseq Start 286
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r41334;
	st.param.b32	[param0+4], %r41335;
	st.param.b32	[param0+8], %r41336;
	st.param.b32	[param0+12], %r41337;
	st.param.b32	[param0+16], %r41338;
	st.param.b32	[param0+20], %r41339;
	st.param.b32	[param0+24], %r41340;
	st.param.b32	[param0+28], %r41341;
	st.param.b32	[param0+32], %r41342;
	st.param.b32	[param0+36], %r41343;
	st.param.b32	[param0+40], %r41344;
	st.param.b32	[param0+44], %r41345;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r41262;
	st.param.b32	[param1+4], %r41263;
	st.param.b32	[param1+8], %r41264;
	st.param.b32	[param1+12], %r41265;
	st.param.b32	[param1+16], %r41266;
	st.param.b32	[param1+20], %r41267;
	st.param.b32	[param1+24], %r41268;
	st.param.b32	[param1+28], %r41269;
	st.param.b32	[param1+32], %r41270;
	st.param.b32	[param1+36], %r41271;
	st.param.b32	[param1+40], %r41272;
	st.param.b32	[param1+44], %r41273;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r15787, [retval0+0];
	ld.param.b32	%r15788, [retval0+4];
	ld.param.b32	%r15789, [retval0+8];
	ld.param.b32	%r15790, [retval0+12];
	ld.param.b32	%r15791, [retval0+16];
	ld.param.b32	%r15792, [retval0+20];
	ld.param.b32	%r15793, [retval0+24];
	ld.param.b32	%r15794, [retval0+28];
	ld.param.b32	%r15795, [retval0+32];
	ld.param.b32	%r15796, [retval0+36];
	ld.param.b32	%r15797, [retval0+40];
	ld.param.b32	%r15798, [retval0+44];
	
	//{
	}// Callseq End 286
	shl.b32 	%r41406, %r15702, 1;
	shr.u32 	%r41407, %r15701, 31;
	or.b32  	%r51261, %r41407, %r41406;
	shl.b32 	%r41408, %r15701, 1;
	shr.u32 	%r41409, %r15700, 31;
	or.b32  	%r51262, %r41409, %r41408;
	shl.b32 	%r41410, %r15700, 1;
	shr.u32 	%r41411, %r15699, 31;
	or.b32  	%r51263, %r41411, %r41410;
	shl.b32 	%r41412, %r15699, 1;
	shr.u32 	%r41413, %r15698, 31;
	or.b32  	%r51264, %r41413, %r41412;
	shl.b32 	%r41414, %r15698, 1;
	shr.u32 	%r41415, %r15697, 31;
	or.b32  	%r51265, %r41415, %r41414;
	shl.b32 	%r41416, %r15697, 1;
	shr.u32 	%r41417, %r15696, 31;
	or.b32  	%r51266, %r41417, %r41416;
	shl.b32 	%r41418, %r15696, 1;
	shr.u32 	%r41419, %r15695, 31;
	or.b32  	%r51267, %r41419, %r41418;
	shl.b32 	%r41420, %r15695, 1;
	shr.u32 	%r41421, %r15694, 31;
	or.b32  	%r51268, %r41421, %r41420;
	shl.b32 	%r41422, %r15694, 1;
	shr.u32 	%r41423, %r15693, 31;
	or.b32  	%r51269, %r41423, %r41422;
	shl.b32 	%r41424, %r15693, 1;
	shr.u32 	%r41425, %r15692, 31;
	or.b32  	%r51270, %r41425, %r41424;
	shl.b32 	%r41426, %r15692, 1;
	shr.u32 	%r41427, %r15691, 31;
	or.b32  	%r51271, %r41427, %r41426;
	shl.b32 	%r51272, %r15691, 1;
	setp.gt.u32	%p7000, %r51261, 436277738;
	@%p7000 bra 	BB5_6514;

	setp.lt.u32	%p7001, %r51261, 436277738;
	@%p7001 bra 	BB5_6515;

	setp.gt.u32	%p7002, %r51262, 964683418;
	@%p7002 bra 	BB5_6514;

	setp.lt.u32	%p7003, %r51262, 964683418;
	@%p7003 bra 	BB5_6515;

	setp.gt.u32	%p7004, %r51263, 1260103606;
	@%p7004 bra 	BB5_6514;

	setp.lt.u32	%p7005, %r51263, 1260103606;
	@%p7005 bra 	BB5_6515;

	setp.gt.u32	%p7006, %r51264, 1129032919;
	@%p7006 bra 	BB5_6514;

	setp.lt.u32	%p7007, %r51264, 1129032919;
	@%p7007 bra 	BB5_6515;

	setp.gt.u32	%p7008, %r51265, 1685539716;
	@%p7008 bra 	BB5_6514;

	setp.lt.u32	%p7009, %r51265, 1685539716;
	@%p7009 bra 	BB5_6515;

	setp.gt.u32	%p7010, %r51266, -209382721;
	@%p7010 bra 	BB5_6514;

	setp.lt.u32	%p7011, %r51266, -209382721;
	@%p7011 bra 	BB5_6515;

	setp.gt.u32	%p7012, %r51267, 1731252896;
	@%p7012 bra 	BB5_6514;

	setp.lt.u32	%p7013, %r51267, 1731252896;
	@%p7013 bra 	BB5_6515;

	setp.gt.u32	%p7014, %r51268, -156174812;
	@%p7014 bra 	BB5_6514;

	setp.lt.u32	%p7015, %r51268, -156174812;
	@%p7015 bra 	BB5_6515;

	setp.gt.u32	%p7016, %r51269, 514588670;
	@%p7016 bra 	BB5_6514;

	setp.lt.u32	%p7017, %r51269, 514588670;
	@%p7017 bra 	BB5_6515;

	setp.gt.u32	%p7018, %r51270, -1319895041;
	@%p7018 bra 	BB5_6514;

	setp.lt.u32	%p7019, %r51270, -1319895041;
	@%p7019 bra 	BB5_6515;

	setp.gt.u32	%p7020, %r51271, -1174470657;
	@%p7020 bra 	BB5_6514;

	setp.lt.u32	%p7021, %r51271, -1174470657;
	setp.lt.u32	%p7022, %r51272, -21845;
	or.pred  	%p7023, %p7021, %p7022;
	@%p7023 bra 	BB5_6515;

BB5_6514:
	mov.u32 	%r41440, -21845;
	mov.u32 	%r41441, -1174470657;
	mov.u32 	%r41442, -1319895041;
	mov.u32 	%r41443, 514588670;
	mov.u32 	%r41444, -156174812;
	mov.u32 	%r41445, 1731252896;
	mov.u32 	%r41446, -209382721;
	mov.u32 	%r41447, 1685539716;
	mov.u32 	%r41448, 1129032919;
	mov.u32 	%r41449, 1260103606;
	mov.u32 	%r41450, 964683418;
	mov.u32 	%r41451, 436277738;
	// inline asm
	sub.cc.u32 %r51272, %r51272, %r41440;
subc.cc.u32 %r51271, %r51271, %r41441;
subc.cc.u32 %r51270, %r51270, %r41442;
subc.cc.u32 %r51269, %r51269, %r41443;
subc.cc.u32 %r51268, %r51268, %r41444;
subc.cc.u32 %r51267, %r51267, %r41445;
subc.cc.u32 %r51266, %r51266, %r41446;
subc.cc.u32 %r51265, %r51265, %r41447;
subc.cc.u32 %r51264, %r51264, %r41448;
subc.cc.u32 %r51263, %r51263, %r41449;
subc.cc.u32 %r51262, %r51262, %r41450;
subc.u32 %r51261, %r51261, %r41451;

	// inline asm

BB5_6515:
	// Callseq Start 287
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r51213;
	st.param.b32	[param0+4], %r51214;
	st.param.b32	[param0+8], %r51215;
	st.param.b32	[param0+12], %r51216;
	st.param.b32	[param0+16], %r51217;
	st.param.b32	[param0+20], %r51218;
	st.param.b32	[param0+24], %r51219;
	st.param.b32	[param0+28], %r51220;
	st.param.b32	[param0+32], %r51221;
	st.param.b32	[param0+36], %r51222;
	st.param.b32	[param0+40], %r51223;
	st.param.b32	[param0+44], %r51224;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r51225;
	st.param.b32	[param1+4], %r51226;
	st.param.b32	[param1+8], %r51227;
	st.param.b32	[param1+12], %r51228;
	st.param.b32	[param1+16], %r51229;
	st.param.b32	[param1+20], %r51230;
	st.param.b32	[param1+24], %r51231;
	st.param.b32	[param1+28], %r51232;
	st.param.b32	[param1+32], %r51233;
	st.param.b32	[param1+36], %r51234;
	st.param.b32	[param1+40], %r51235;
	st.param.b32	[param1+44], %r51236;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r15883, [retval0+0];
	ld.param.b32	%r15884, [retval0+4];
	ld.param.b32	%r15885, [retval0+8];
	ld.param.b32	%r15886, [retval0+12];
	ld.param.b32	%r15887, [retval0+16];
	ld.param.b32	%r15888, [retval0+20];
	ld.param.b32	%r15889, [retval0+24];
	ld.param.b32	%r15890, [retval0+28];
	ld.param.b32	%r15891, [retval0+32];
	ld.param.b32	%r15892, [retval0+36];
	ld.param.b32	%r15893, [retval0+40];
	ld.param.b32	%r15894, [retval0+44];
	
	//{
	}// Callseq End 287
	mov.u32 	%r41473, %r51222;
	mov.u32 	%r41468, %r51217;
	mov.u32 	%r41475, %r51224;
	mov.u32 	%r41470, %r51219;
	mov.u32 	%r41465, %r51214;
	mov.u32 	%r41472, %r51221;
	mov.u32 	%r41467, %r51216;
	mov.u32 	%r41474, %r51223;
	mov.u32 	%r41469, %r51218;
	mov.u32 	%r41464, %r51213;
	mov.u32 	%r41471, %r51220;
	mov.u32 	%r41466, %r51215;
	// inline asm
	add.cc.u32 %r41464, %r41464, %r51225;
addc.cc.u32 %r41465, %r41465, %r51226;
addc.cc.u32 %r41466, %r41466, %r51227;
addc.cc.u32 %r41467, %r41467, %r51228;
addc.cc.u32 %r41468, %r41468, %r51229;
addc.cc.u32 %r41469, %r41469, %r51230;
addc.cc.u32 %r41470, %r41470, %r51231;
addc.cc.u32 %r41471, %r41471, %r51232;
addc.cc.u32 %r41472, %r41472, %r51233;
addc.cc.u32 %r41473, %r41473, %r51234;
addc.cc.u32 %r41474, %r41474, %r51235;
addc.u32 %r41475, %r41475, %r51236;

	// inline asm
	setp.gt.u32	%p7024, %r41475, 436277738;
	@%p7024 bra 	BB5_6537;

	setp.lt.u32	%p7025, %r41475, 436277738;
	@%p7025 bra 	BB5_6538;

	setp.gt.u32	%p7026, %r41474, 964683418;
	@%p7026 bra 	BB5_6537;

	setp.lt.u32	%p7027, %r41474, 964683418;
	@%p7027 bra 	BB5_6538;

	setp.gt.u32	%p7028, %r41473, 1260103606;
	@%p7028 bra 	BB5_6537;

	setp.lt.u32	%p7029, %r41473, 1260103606;
	@%p7029 bra 	BB5_6538;

	setp.gt.u32	%p7030, %r41472, 1129032919;
	@%p7030 bra 	BB5_6537;

	setp.lt.u32	%p7031, %r41472, 1129032919;
	@%p7031 bra 	BB5_6538;

	setp.gt.u32	%p7032, %r41471, 1685539716;
	@%p7032 bra 	BB5_6537;

	setp.lt.u32	%p7033, %r41471, 1685539716;
	@%p7033 bra 	BB5_6538;

	setp.gt.u32	%p7034, %r41470, -209382721;
	@%p7034 bra 	BB5_6537;

	setp.lt.u32	%p7035, %r41470, -209382721;
	@%p7035 bra 	BB5_6538;

	setp.gt.u32	%p7036, %r41469, 1731252896;
	@%p7036 bra 	BB5_6537;

	setp.lt.u32	%p7037, %r41469, 1731252896;
	@%p7037 bra 	BB5_6538;

	setp.gt.u32	%p7038, %r41468, -156174812;
	@%p7038 bra 	BB5_6537;

	setp.lt.u32	%p7039, %r41468, -156174812;
	@%p7039 bra 	BB5_6538;

	setp.gt.u32	%p7040, %r41467, 514588670;
	@%p7040 bra 	BB5_6537;

	setp.lt.u32	%p7041, %r41467, 514588670;
	@%p7041 bra 	BB5_6538;

	setp.gt.u32	%p7042, %r41466, -1319895041;
	@%p7042 bra 	BB5_6537;

	setp.lt.u32	%p7043, %r41466, -1319895041;
	@%p7043 bra 	BB5_6538;

	setp.gt.u32	%p7044, %r41465, -1174470657;
	@%p7044 bra 	BB5_6537;

	setp.lt.u32	%p7045, %r41465, -1174470657;
	setp.lt.u32	%p7046, %r41464, -21845;
	or.pred  	%p7047, %p7045, %p7046;
	@%p7047 bra 	BB5_6538;

BB5_6537:
	mov.u32 	%r41512, -21845;
	mov.u32 	%r41513, -1174470657;
	mov.u32 	%r41514, -1319895041;
	mov.u32 	%r41515, 514588670;
	mov.u32 	%r41516, -156174812;
	mov.u32 	%r41517, 1731252896;
	mov.u32 	%r41518, -209382721;
	mov.u32 	%r41519, 1685539716;
	mov.u32 	%r41520, 1129032919;
	mov.u32 	%r41521, 1260103606;
	mov.u32 	%r41522, 964683418;
	mov.u32 	%r41523, 436277738;
	// inline asm
	sub.cc.u32 %r41464, %r41464, %r41512;
subc.cc.u32 %r41465, %r41465, %r41513;
subc.cc.u32 %r41466, %r41466, %r41514;
subc.cc.u32 %r41467, %r41467, %r41515;
subc.cc.u32 %r41468, %r41468, %r41516;
subc.cc.u32 %r41469, %r41469, %r41517;
subc.cc.u32 %r41470, %r41470, %r41518;
subc.cc.u32 %r41471, %r41471, %r41519;
subc.cc.u32 %r41472, %r41472, %r41520;
subc.cc.u32 %r41473, %r41473, %r41521;
subc.cc.u32 %r41474, %r41474, %r41522;
subc.u32 %r41475, %r41475, %r41523;

	// inline asm

BB5_6538:
	mov.u32 	%r41545, %r51222;
	mov.u32 	%r41540, %r51217;
	mov.u32 	%r41547, %r51224;
	mov.u32 	%r41542, %r51219;
	mov.u32 	%r41537, %r51214;
	mov.u32 	%r41544, %r51221;
	mov.u32 	%r41539, %r51216;
	mov.u32 	%r41546, %r51223;
	mov.u32 	%r41541, %r51218;
	mov.u32 	%r41536, %r51213;
	mov.u32 	%r41543, %r51220;
	mov.u32 	%r41538, %r51215;
	// inline asm
	sub.cc.u32 %r41536, %r41536, %r51225;
subc.cc.u32 %r41537, %r41537, %r51226;
subc.cc.u32 %r41538, %r41538, %r51227;
subc.cc.u32 %r41539, %r41539, %r51228;
subc.cc.u32 %r41540, %r41540, %r51229;
subc.cc.u32 %r41541, %r41541, %r51230;
subc.cc.u32 %r41542, %r41542, %r51231;
subc.cc.u32 %r41543, %r41543, %r51232;
subc.cc.u32 %r41544, %r41544, %r51233;
subc.cc.u32 %r41545, %r41545, %r51234;
subc.cc.u32 %r41546, %r41546, %r51235;
subc.u32 %r41547, %r41547, %r51236;

	// inline asm
	setp.gt.u32	%p7048, %r51224, %r51236;
	@%p7048 bra 	BB5_6561;

	setp.lt.u32	%p7049, %r51224, %r51236;
	@%p7049 bra 	BB5_6560;

	setp.gt.u32	%p7050, %r51223, %r51235;
	@%p7050 bra 	BB5_6561;

	setp.lt.u32	%p7051, %r51223, %r51235;
	@%p7051 bra 	BB5_6560;

	setp.gt.u32	%p7052, %r51222, %r51234;
	@%p7052 bra 	BB5_6561;

	setp.lt.u32	%p7053, %r51222, %r51234;
	@%p7053 bra 	BB5_6560;

	setp.gt.u32	%p7054, %r51221, %r51233;
	@%p7054 bra 	BB5_6561;

	setp.lt.u32	%p7055, %r51221, %r51233;
	@%p7055 bra 	BB5_6560;

	setp.gt.u32	%p7056, %r51220, %r51232;
	@%p7056 bra 	BB5_6561;

	setp.lt.u32	%p7057, %r51220, %r51232;
	@%p7057 bra 	BB5_6560;

	setp.gt.u32	%p7058, %r51219, %r51231;
	@%p7058 bra 	BB5_6561;

	setp.lt.u32	%p7059, %r51219, %r51231;
	@%p7059 bra 	BB5_6560;

	setp.gt.u32	%p7060, %r51218, %r51230;
	@%p7060 bra 	BB5_6561;

	setp.lt.u32	%p7061, %r51218, %r51230;
	@%p7061 bra 	BB5_6560;

	setp.gt.u32	%p7062, %r51217, %r51229;
	@%p7062 bra 	BB5_6561;

	setp.lt.u32	%p7063, %r51217, %r51229;
	@%p7063 bra 	BB5_6560;

	setp.gt.u32	%p7064, %r51216, %r51228;
	@%p7064 bra 	BB5_6561;

	setp.lt.u32	%p7065, %r51216, %r51228;
	@%p7065 bra 	BB5_6560;

	setp.gt.u32	%p7066, %r51215, %r51227;
	@%p7066 bra 	BB5_6561;

	setp.lt.u32	%p7067, %r51215, %r51227;
	@%p7067 bra 	BB5_6560;

	setp.gt.u32	%p7068, %r51214, %r51226;
	@%p7068 bra 	BB5_6561;

	setp.ge.u32	%p7069, %r51214, %r51226;
	setp.ge.u32	%p7070, %r51213, %r51225;
	and.pred  	%p7071, %p7069, %p7070;
	@%p7071 bra 	BB5_6561;

BB5_6560:
	mov.u32 	%r41584, -21845;
	mov.u32 	%r41585, -1174470657;
	mov.u32 	%r41586, -1319895041;
	mov.u32 	%r41587, 514588670;
	mov.u32 	%r41588, -156174812;
	mov.u32 	%r41589, 1731252896;
	mov.u32 	%r41590, -209382721;
	mov.u32 	%r41591, 1685539716;
	mov.u32 	%r41592, 1129032919;
	mov.u32 	%r41593, 1260103606;
	mov.u32 	%r41594, 964683418;
	mov.u32 	%r41595, 436277738;
	// inline asm
	add.cc.u32 %r41536, %r41536, %r41584;
addc.cc.u32 %r41537, %r41537, %r41585;
addc.cc.u32 %r41538, %r41538, %r41586;
addc.cc.u32 %r41539, %r41539, %r41587;
addc.cc.u32 %r41540, %r41540, %r41588;
addc.cc.u32 %r41541, %r41541, %r41589;
addc.cc.u32 %r41542, %r41542, %r41590;
addc.cc.u32 %r41543, %r41543, %r41591;
addc.cc.u32 %r41544, %r41544, %r41592;
addc.cc.u32 %r41545, %r41545, %r41593;
addc.cc.u32 %r41546, %r41546, %r41594;
addc.u32 %r41547, %r41547, %r41595;

	// inline asm

BB5_6561:
	// Callseq Start 288
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r41536;
	st.param.b32	[param0+4], %r41537;
	st.param.b32	[param0+8], %r41538;
	st.param.b32	[param0+12], %r41539;
	st.param.b32	[param0+16], %r41540;
	st.param.b32	[param0+20], %r41541;
	st.param.b32	[param0+24], %r41542;
	st.param.b32	[param0+28], %r41543;
	st.param.b32	[param0+32], %r41544;
	st.param.b32	[param0+36], %r41545;
	st.param.b32	[param0+40], %r41546;
	st.param.b32	[param0+44], %r41547;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r41464;
	st.param.b32	[param1+4], %r41465;
	st.param.b32	[param1+8], %r41466;
	st.param.b32	[param1+12], %r41467;
	st.param.b32	[param1+16], %r41468;
	st.param.b32	[param1+20], %r41469;
	st.param.b32	[param1+24], %r41470;
	st.param.b32	[param1+28], %r41471;
	st.param.b32	[param1+32], %r41472;
	st.param.b32	[param1+36], %r41473;
	st.param.b32	[param1+40], %r41474;
	st.param.b32	[param1+44], %r41475;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r15979, [retval0+0];
	ld.param.b32	%r15980, [retval0+4];
	ld.param.b32	%r15981, [retval0+8];
	ld.param.b32	%r15982, [retval0+12];
	ld.param.b32	%r15983, [retval0+16];
	ld.param.b32	%r15984, [retval0+20];
	ld.param.b32	%r15985, [retval0+24];
	ld.param.b32	%r15986, [retval0+28];
	ld.param.b32	%r15987, [retval0+32];
	ld.param.b32	%r15988, [retval0+36];
	ld.param.b32	%r15989, [retval0+40];
	ld.param.b32	%r15990, [retval0+44];
	
	//{
	}// Callseq End 288
	shl.b32 	%r41608, %r15894, 1;
	shr.u32 	%r41609, %r15893, 31;
	or.b32  	%r51297, %r41609, %r41608;
	shl.b32 	%r41610, %r15893, 1;
	shr.u32 	%r41611, %r15892, 31;
	or.b32  	%r51298, %r41611, %r41610;
	shl.b32 	%r41612, %r15892, 1;
	shr.u32 	%r41613, %r15891, 31;
	or.b32  	%r51299, %r41613, %r41612;
	shl.b32 	%r41614, %r15891, 1;
	shr.u32 	%r41615, %r15890, 31;
	or.b32  	%r51300, %r41615, %r41614;
	shl.b32 	%r41616, %r15890, 1;
	shr.u32 	%r41617, %r15889, 31;
	or.b32  	%r51301, %r41617, %r41616;
	shl.b32 	%r41618, %r15889, 1;
	shr.u32 	%r41619, %r15888, 31;
	or.b32  	%r51302, %r41619, %r41618;
	shl.b32 	%r41620, %r15888, 1;
	shr.u32 	%r41621, %r15887, 31;
	or.b32  	%r51303, %r41621, %r41620;
	shl.b32 	%r41622, %r15887, 1;
	shr.u32 	%r41623, %r15886, 31;
	or.b32  	%r51304, %r41623, %r41622;
	shl.b32 	%r41624, %r15886, 1;
	shr.u32 	%r41625, %r15885, 31;
	or.b32  	%r51305, %r41625, %r41624;
	shl.b32 	%r41626, %r15885, 1;
	shr.u32 	%r41627, %r15884, 31;
	or.b32  	%r51306, %r41627, %r41626;
	shl.b32 	%r41628, %r15884, 1;
	shr.u32 	%r41629, %r15883, 31;
	or.b32  	%r51307, %r41629, %r41628;
	shl.b32 	%r51308, %r15883, 1;
	setp.gt.u32	%p7072, %r51297, 436277738;
	@%p7072 bra 	BB5_6583;

	setp.lt.u32	%p7073, %r51297, 436277738;
	@%p7073 bra 	BB5_6584;

	setp.gt.u32	%p7074, %r51298, 964683418;
	@%p7074 bra 	BB5_6583;

	setp.lt.u32	%p7075, %r51298, 964683418;
	@%p7075 bra 	BB5_6584;

	setp.gt.u32	%p7076, %r51299, 1260103606;
	@%p7076 bra 	BB5_6583;

	setp.lt.u32	%p7077, %r51299, 1260103606;
	@%p7077 bra 	BB5_6584;

	setp.gt.u32	%p7078, %r51300, 1129032919;
	@%p7078 bra 	BB5_6583;

	setp.lt.u32	%p7079, %r51300, 1129032919;
	@%p7079 bra 	BB5_6584;

	setp.gt.u32	%p7080, %r51301, 1685539716;
	@%p7080 bra 	BB5_6583;

	setp.lt.u32	%p7081, %r51301, 1685539716;
	@%p7081 bra 	BB5_6584;

	setp.gt.u32	%p7082, %r51302, -209382721;
	@%p7082 bra 	BB5_6583;

	setp.lt.u32	%p7083, %r51302, -209382721;
	@%p7083 bra 	BB5_6584;

	setp.gt.u32	%p7084, %r51303, 1731252896;
	@%p7084 bra 	BB5_6583;

	setp.lt.u32	%p7085, %r51303, 1731252896;
	@%p7085 bra 	BB5_6584;

	setp.gt.u32	%p7086, %r51304, -156174812;
	@%p7086 bra 	BB5_6583;

	setp.lt.u32	%p7087, %r51304, -156174812;
	@%p7087 bra 	BB5_6584;

	setp.gt.u32	%p7088, %r51305, 514588670;
	@%p7088 bra 	BB5_6583;

	setp.lt.u32	%p7089, %r51305, 514588670;
	@%p7089 bra 	BB5_6584;

	setp.gt.u32	%p7090, %r51306, -1319895041;
	@%p7090 bra 	BB5_6583;

	setp.lt.u32	%p7091, %r51306, -1319895041;
	@%p7091 bra 	BB5_6584;

	setp.gt.u32	%p7092, %r51307, -1174470657;
	@%p7092 bra 	BB5_6583;

	setp.lt.u32	%p7093, %r51307, -1174470657;
	setp.lt.u32	%p7094, %r51308, -21845;
	or.pred  	%p7095, %p7093, %p7094;
	@%p7095 bra 	BB5_6584;

BB5_6583:
	mov.u32 	%r41642, -21845;
	mov.u32 	%r41643, -1174470657;
	mov.u32 	%r41644, -1319895041;
	mov.u32 	%r41645, 514588670;
	mov.u32 	%r41646, -156174812;
	mov.u32 	%r41647, 1731252896;
	mov.u32 	%r41648, -209382721;
	mov.u32 	%r41649, 1685539716;
	mov.u32 	%r41650, 1129032919;
	mov.u32 	%r41651, 1260103606;
	mov.u32 	%r41652, 964683418;
	mov.u32 	%r41653, 436277738;
	// inline asm
	sub.cc.u32 %r51308, %r51308, %r41642;
subc.cc.u32 %r51307, %r51307, %r41643;
subc.cc.u32 %r51306, %r51306, %r41644;
subc.cc.u32 %r51305, %r51305, %r41645;
subc.cc.u32 %r51304, %r51304, %r41646;
subc.cc.u32 %r51303, %r51303, %r41647;
subc.cc.u32 %r51302, %r51302, %r41648;
subc.cc.u32 %r51301, %r51301, %r41649;
subc.cc.u32 %r51300, %r51300, %r41650;
subc.cc.u32 %r51299, %r51299, %r41651;
subc.cc.u32 %r51298, %r51298, %r41652;
subc.u32 %r51297, %r51297, %r41653;

	// inline asm

BB5_6584:
	// Callseq Start 289
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r10219;
	st.param.b32	[param0+4], %r10220;
	st.param.b32	[param0+8], %r10221;
	st.param.b32	[param0+12], %r10222;
	st.param.b32	[param0+16], %r10223;
	st.param.b32	[param0+20], %r10224;
	st.param.b32	[param0+24], %r10225;
	st.param.b32	[param0+28], %r10226;
	st.param.b32	[param0+32], %r10227;
	st.param.b32	[param0+36], %r10228;
	st.param.b32	[param0+40], %r10229;
	st.param.b32	[param0+44], %r10230;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r15979;
	st.param.b32	[param1+4], %r15980;
	st.param.b32	[param1+8], %r15981;
	st.param.b32	[param1+12], %r15982;
	st.param.b32	[param1+16], %r15983;
	st.param.b32	[param1+20], %r15984;
	st.param.b32	[param1+24], %r15985;
	st.param.b32	[param1+28], %r15986;
	st.param.b32	[param1+32], %r15987;
	st.param.b32	[param1+36], %r15988;
	st.param.b32	[param1+40], %r15989;
	st.param.b32	[param1+44], %r15990;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r16075, [retval0+0];
	ld.param.b32	%r16076, [retval0+4];
	ld.param.b32	%r16077, [retval0+8];
	ld.param.b32	%r16078, [retval0+12];
	ld.param.b32	%r16079, [retval0+16];
	ld.param.b32	%r16080, [retval0+20];
	ld.param.b32	%r16081, [retval0+24];
	ld.param.b32	%r16082, [retval0+28];
	ld.param.b32	%r16083, [retval0+32];
	ld.param.b32	%r16084, [retval0+36];
	ld.param.b32	%r16085, [retval0+40];
	ld.param.b32	%r16086, [retval0+44];
	
	//{
	}// Callseq End 289
	// Callseq Start 290
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r10231;
	st.param.b32	[param0+4], %r10232;
	st.param.b32	[param0+8], %r10233;
	st.param.b32	[param0+12], %r10234;
	st.param.b32	[param0+16], %r10235;
	st.param.b32	[param0+20], %r10236;
	st.param.b32	[param0+24], %r10237;
	st.param.b32	[param0+28], %r10238;
	st.param.b32	[param0+32], %r10239;
	st.param.b32	[param0+36], %r10240;
	st.param.b32	[param0+40], %r10241;
	st.param.b32	[param0+44], %r10242;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r51308;
	st.param.b32	[param1+4], %r51307;
	st.param.b32	[param1+8], %r51306;
	st.param.b32	[param1+12], %r51305;
	st.param.b32	[param1+16], %r51304;
	st.param.b32	[param1+20], %r51303;
	st.param.b32	[param1+24], %r51302;
	st.param.b32	[param1+28], %r51301;
	st.param.b32	[param1+32], %r51300;
	st.param.b32	[param1+36], %r51299;
	st.param.b32	[param1+40], %r51298;
	st.param.b32	[param1+44], %r51297;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r16111, [retval0+0];
	ld.param.b32	%r16112, [retval0+4];
	ld.param.b32	%r16113, [retval0+8];
	ld.param.b32	%r16114, [retval0+12];
	ld.param.b32	%r16115, [retval0+16];
	ld.param.b32	%r16116, [retval0+20];
	ld.param.b32	%r16117, [retval0+24];
	ld.param.b32	%r16118, [retval0+28];
	ld.param.b32	%r16119, [retval0+32];
	ld.param.b32	%r16120, [retval0+36];
	ld.param.b32	%r16121, [retval0+40];
	ld.param.b32	%r16122, [retval0+44];
	
	//{
	}// Callseq End 290
	mov.u32 	%r41669, %r15982;
	mov.u32 	%r41676, %r15989;
	mov.u32 	%r41671, %r15984;
	mov.u32 	%r41666, %r15979;
	mov.u32 	%r41673, %r15986;
	mov.u32 	%r41668, %r15981;
	mov.u32 	%r41675, %r15988;
	mov.u32 	%r41670, %r15983;
	mov.u32 	%r41677, %r15990;
	mov.u32 	%r41672, %r15985;
	mov.u32 	%r41667, %r15980;
	mov.u32 	%r41674, %r15987;
	// inline asm
	add.cc.u32 %r41666, %r41666, %r51308;
addc.cc.u32 %r41667, %r41667, %r51307;
addc.cc.u32 %r41668, %r41668, %r51306;
addc.cc.u32 %r41669, %r41669, %r51305;
addc.cc.u32 %r41670, %r41670, %r51304;
addc.cc.u32 %r41671, %r41671, %r51303;
addc.cc.u32 %r41672, %r41672, %r51302;
addc.cc.u32 %r41673, %r41673, %r51301;
addc.cc.u32 %r41674, %r41674, %r51300;
addc.cc.u32 %r41675, %r41675, %r51299;
addc.cc.u32 %r41676, %r41676, %r51298;
addc.u32 %r41677, %r41677, %r51297;

	// inline asm
	setp.gt.u32	%p7096, %r41677, 436277738;
	@%p7096 bra 	BB5_6606;

	setp.lt.u32	%p7097, %r41677, 436277738;
	@%p7097 bra 	BB5_6607;

	setp.gt.u32	%p7098, %r41676, 964683418;
	@%p7098 bra 	BB5_6606;

	setp.lt.u32	%p7099, %r41676, 964683418;
	@%p7099 bra 	BB5_6607;

	setp.gt.u32	%p7100, %r41675, 1260103606;
	@%p7100 bra 	BB5_6606;

	setp.lt.u32	%p7101, %r41675, 1260103606;
	@%p7101 bra 	BB5_6607;

	setp.gt.u32	%p7102, %r41674, 1129032919;
	@%p7102 bra 	BB5_6606;

	setp.lt.u32	%p7103, %r41674, 1129032919;
	@%p7103 bra 	BB5_6607;

	setp.gt.u32	%p7104, %r41673, 1685539716;
	@%p7104 bra 	BB5_6606;

	setp.lt.u32	%p7105, %r41673, 1685539716;
	@%p7105 bra 	BB5_6607;

	setp.gt.u32	%p7106, %r41672, -209382721;
	@%p7106 bra 	BB5_6606;

	setp.lt.u32	%p7107, %r41672, -209382721;
	@%p7107 bra 	BB5_6607;

	setp.gt.u32	%p7108, %r41671, 1731252896;
	@%p7108 bra 	BB5_6606;

	setp.lt.u32	%p7109, %r41671, 1731252896;
	@%p7109 bra 	BB5_6607;

	setp.gt.u32	%p7110, %r41670, -156174812;
	@%p7110 bra 	BB5_6606;

	setp.lt.u32	%p7111, %r41670, -156174812;
	@%p7111 bra 	BB5_6607;

	setp.gt.u32	%p7112, %r41669, 514588670;
	@%p7112 bra 	BB5_6606;

	setp.lt.u32	%p7113, %r41669, 514588670;
	@%p7113 bra 	BB5_6607;

	setp.gt.u32	%p7114, %r41668, -1319895041;
	@%p7114 bra 	BB5_6606;

	setp.lt.u32	%p7115, %r41668, -1319895041;
	@%p7115 bra 	BB5_6607;

	setp.gt.u32	%p7116, %r41667, -1174470657;
	@%p7116 bra 	BB5_6606;

	setp.lt.u32	%p7117, %r41667, -1174470657;
	setp.lt.u32	%p7118, %r41666, -21845;
	or.pred  	%p7119, %p7117, %p7118;
	@%p7119 bra 	BB5_6607;

BB5_6606:
	mov.u32 	%r41714, -21845;
	mov.u32 	%r41715, -1174470657;
	mov.u32 	%r41716, -1319895041;
	mov.u32 	%r41717, 514588670;
	mov.u32 	%r41718, -156174812;
	mov.u32 	%r41719, 1731252896;
	mov.u32 	%r41720, -209382721;
	mov.u32 	%r41721, 1685539716;
	mov.u32 	%r41722, 1129032919;
	mov.u32 	%r41723, 1260103606;
	mov.u32 	%r41724, 964683418;
	mov.u32 	%r41725, 436277738;
	// inline asm
	sub.cc.u32 %r41666, %r41666, %r41714;
subc.cc.u32 %r41667, %r41667, %r41715;
subc.cc.u32 %r41668, %r41668, %r41716;
subc.cc.u32 %r41669, %r41669, %r41717;
subc.cc.u32 %r41670, %r41670, %r41718;
subc.cc.u32 %r41671, %r41671, %r41719;
subc.cc.u32 %r41672, %r41672, %r41720;
subc.cc.u32 %r41673, %r41673, %r41721;
subc.cc.u32 %r41674, %r41674, %r41722;
subc.cc.u32 %r41675, %r41675, %r41723;
subc.cc.u32 %r41676, %r41676, %r41724;
subc.u32 %r41677, %r41677, %r41725;

	// inline asm

BB5_6607:
	mov.u32 	%r41741, %r10234;
	mov.u32 	%r41748, %r10241;
	mov.u32 	%r41743, %r10236;
	mov.u32 	%r41738, %r10231;
	mov.u32 	%r41745, %r10238;
	mov.u32 	%r41740, %r10233;
	mov.u32 	%r41747, %r10240;
	mov.u32 	%r41742, %r10235;
	mov.u32 	%r41749, %r10242;
	mov.u32 	%r41744, %r10237;
	mov.u32 	%r41739, %r10232;
	mov.u32 	%r41746, %r10239;
	// inline asm
	add.cc.u32 %r41738, %r41738, %r10219;
addc.cc.u32 %r41739, %r41739, %r10220;
addc.cc.u32 %r41740, %r41740, %r10221;
addc.cc.u32 %r41741, %r41741, %r10222;
addc.cc.u32 %r41742, %r41742, %r10223;
addc.cc.u32 %r41743, %r41743, %r10224;
addc.cc.u32 %r41744, %r41744, %r10225;
addc.cc.u32 %r41745, %r41745, %r10226;
addc.cc.u32 %r41746, %r41746, %r10227;
addc.cc.u32 %r41747, %r41747, %r10228;
addc.cc.u32 %r41748, %r41748, %r10229;
addc.u32 %r41749, %r41749, %r10230;

	// inline asm
	setp.gt.u32	%p7120, %r41749, 436277738;
	@%p7120 bra 	BB5_6629;

	setp.lt.u32	%p7121, %r41749, 436277738;
	@%p7121 bra 	BB5_6630;

	setp.gt.u32	%p7122, %r41748, 964683418;
	@%p7122 bra 	BB5_6629;

	setp.lt.u32	%p7123, %r41748, 964683418;
	@%p7123 bra 	BB5_6630;

	setp.gt.u32	%p7124, %r41747, 1260103606;
	@%p7124 bra 	BB5_6629;

	setp.lt.u32	%p7125, %r41747, 1260103606;
	@%p7125 bra 	BB5_6630;

	setp.gt.u32	%p7126, %r41746, 1129032919;
	@%p7126 bra 	BB5_6629;

	setp.lt.u32	%p7127, %r41746, 1129032919;
	@%p7127 bra 	BB5_6630;

	setp.gt.u32	%p7128, %r41745, 1685539716;
	@%p7128 bra 	BB5_6629;

	setp.lt.u32	%p7129, %r41745, 1685539716;
	@%p7129 bra 	BB5_6630;

	setp.gt.u32	%p7130, %r41744, -209382721;
	@%p7130 bra 	BB5_6629;

	setp.lt.u32	%p7131, %r41744, -209382721;
	@%p7131 bra 	BB5_6630;

	setp.gt.u32	%p7132, %r41743, 1731252896;
	@%p7132 bra 	BB5_6629;

	setp.lt.u32	%p7133, %r41743, 1731252896;
	@%p7133 bra 	BB5_6630;

	setp.gt.u32	%p7134, %r41742, -156174812;
	@%p7134 bra 	BB5_6629;

	setp.lt.u32	%p7135, %r41742, -156174812;
	@%p7135 bra 	BB5_6630;

	setp.gt.u32	%p7136, %r41741, 514588670;
	@%p7136 bra 	BB5_6629;

	setp.lt.u32	%p7137, %r41741, 514588670;
	@%p7137 bra 	BB5_6630;

	setp.gt.u32	%p7138, %r41740, -1319895041;
	@%p7138 bra 	BB5_6629;

	setp.lt.u32	%p7139, %r41740, -1319895041;
	@%p7139 bra 	BB5_6630;

	setp.gt.u32	%p7140, %r41739, -1174470657;
	@%p7140 bra 	BB5_6629;

	setp.lt.u32	%p7141, %r41739, -1174470657;
	setp.lt.u32	%p7142, %r41738, -21845;
	or.pred  	%p7143, %p7141, %p7142;
	@%p7143 bra 	BB5_6630;

BB5_6629:
	mov.u32 	%r41786, -21845;
	mov.u32 	%r41787, -1174470657;
	mov.u32 	%r41788, -1319895041;
	mov.u32 	%r41789, 514588670;
	mov.u32 	%r41790, -156174812;
	mov.u32 	%r41791, 1731252896;
	mov.u32 	%r41792, -209382721;
	mov.u32 	%r41793, 1685539716;
	mov.u32 	%r41794, 1129032919;
	mov.u32 	%r41795, 1260103606;
	mov.u32 	%r41796, 964683418;
	mov.u32 	%r41797, 436277738;
	// inline asm
	sub.cc.u32 %r41738, %r41738, %r41786;
subc.cc.u32 %r41739, %r41739, %r41787;
subc.cc.u32 %r41740, %r41740, %r41788;
subc.cc.u32 %r41741, %r41741, %r41789;
subc.cc.u32 %r41742, %r41742, %r41790;
subc.cc.u32 %r41743, %r41743, %r41791;
subc.cc.u32 %r41744, %r41744, %r41792;
subc.cc.u32 %r41745, %r41745, %r41793;
subc.cc.u32 %r41746, %r41746, %r41794;
subc.cc.u32 %r41747, %r41747, %r41795;
subc.cc.u32 %r41748, %r41748, %r41796;
subc.u32 %r41749, %r41749, %r41797;

	// inline asm

BB5_6630:
	// Callseq Start 291
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r41738;
	st.param.b32	[param0+4], %r41739;
	st.param.b32	[param0+8], %r41740;
	st.param.b32	[param0+12], %r41741;
	st.param.b32	[param0+16], %r41742;
	st.param.b32	[param0+20], %r41743;
	st.param.b32	[param0+24], %r41744;
	st.param.b32	[param0+28], %r41745;
	st.param.b32	[param0+32], %r41746;
	st.param.b32	[param0+36], %r41747;
	st.param.b32	[param0+40], %r41748;
	st.param.b32	[param0+44], %r41749;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r41666;
	st.param.b32	[param1+4], %r41667;
	st.param.b32	[param1+8], %r41668;
	st.param.b32	[param1+12], %r41669;
	st.param.b32	[param1+16], %r41670;
	st.param.b32	[param1+20], %r41671;
	st.param.b32	[param1+24], %r41672;
	st.param.b32	[param1+28], %r41673;
	st.param.b32	[param1+32], %r41674;
	st.param.b32	[param1+36], %r41675;
	st.param.b32	[param1+40], %r41676;
	st.param.b32	[param1+44], %r41677;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r41834, [retval0+0];
	ld.param.b32	%r41835, [retval0+4];
	ld.param.b32	%r41836, [retval0+8];
	ld.param.b32	%r41837, [retval0+12];
	ld.param.b32	%r41838, [retval0+16];
	ld.param.b32	%r41839, [retval0+20];
	ld.param.b32	%r41840, [retval0+24];
	ld.param.b32	%r41841, [retval0+28];
	ld.param.b32	%r41842, [retval0+32];
	ld.param.b32	%r41843, [retval0+36];
	ld.param.b32	%r41844, [retval0+40];
	ld.param.b32	%r41845, [retval0+44];
	
	//{
	}// Callseq End 291
	mov.u32 	%r51338, %r41840;
	mov.u32 	%r51343, %r41835;
	mov.u32 	%r51336, %r41842;
	mov.u32 	%r51341, %r41837;
	mov.u32 	%r51334, %r41844;
	mov.u32 	%r51339, %r41839;
	mov.u32 	%r51344, %r41834;
	mov.u32 	%r51337, %r41841;
	mov.u32 	%r51342, %r41836;
	mov.u32 	%r51335, %r41843;
	mov.u32 	%r51340, %r41838;
	mov.u32 	%r51333, %r41845;
	// inline asm
	sub.cc.u32 %r51344, %r51344, %r16075;
subc.cc.u32 %r51343, %r51343, %r16076;
subc.cc.u32 %r51342, %r51342, %r16077;
subc.cc.u32 %r51341, %r51341, %r16078;
subc.cc.u32 %r51340, %r51340, %r16079;
subc.cc.u32 %r51339, %r51339, %r16080;
subc.cc.u32 %r51338, %r51338, %r16081;
subc.cc.u32 %r51337, %r51337, %r16082;
subc.cc.u32 %r51336, %r51336, %r16083;
subc.cc.u32 %r51335, %r51335, %r16084;
subc.cc.u32 %r51334, %r51334, %r16085;
subc.u32 %r51333, %r51333, %r16086;

	// inline asm
	setp.gt.u32	%p7144, %r41845, %r16086;
	@%p7144 bra 	BB5_6653;

	setp.lt.u32	%p7145, %r41845, %r16086;
	@%p7145 bra 	BB5_6652;

	setp.gt.u32	%p7146, %r41844, %r16085;
	@%p7146 bra 	BB5_6653;

	setp.lt.u32	%p7147, %r41844, %r16085;
	@%p7147 bra 	BB5_6652;

	setp.gt.u32	%p7148, %r41843, %r16084;
	@%p7148 bra 	BB5_6653;

	setp.lt.u32	%p7149, %r41843, %r16084;
	@%p7149 bra 	BB5_6652;

	setp.gt.u32	%p7150, %r41842, %r16083;
	@%p7150 bra 	BB5_6653;

	setp.lt.u32	%p7151, %r41842, %r16083;
	@%p7151 bra 	BB5_6652;

	setp.gt.u32	%p7152, %r41841, %r16082;
	@%p7152 bra 	BB5_6653;

	setp.lt.u32	%p7153, %r41841, %r16082;
	@%p7153 bra 	BB5_6652;

	setp.gt.u32	%p7154, %r41840, %r16081;
	@%p7154 bra 	BB5_6653;

	setp.lt.u32	%p7155, %r41840, %r16081;
	@%p7155 bra 	BB5_6652;

	setp.gt.u32	%p7156, %r41839, %r16080;
	@%p7156 bra 	BB5_6653;

	setp.lt.u32	%p7157, %r41839, %r16080;
	@%p7157 bra 	BB5_6652;

	setp.gt.u32	%p7158, %r41838, %r16079;
	@%p7158 bra 	BB5_6653;

	setp.lt.u32	%p7159, %r41838, %r16079;
	@%p7159 bra 	BB5_6652;

	setp.gt.u32	%p7160, %r41837, %r16078;
	@%p7160 bra 	BB5_6653;

	setp.lt.u32	%p7161, %r41837, %r16078;
	@%p7161 bra 	BB5_6652;

	setp.gt.u32	%p7162, %r41836, %r16077;
	@%p7162 bra 	BB5_6653;

	setp.lt.u32	%p7163, %r41836, %r16077;
	@%p7163 bra 	BB5_6652;

	setp.gt.u32	%p7164, %r41835, %r16076;
	@%p7164 bra 	BB5_6653;

	setp.ge.u32	%p7165, %r41835, %r16076;
	setp.ge.u32	%p7166, %r41834, %r16075;
	and.pred  	%p7167, %p7165, %p7166;
	@%p7167 bra 	BB5_6653;

BB5_6652:
	mov.u32 	%r41858, -21845;
	mov.u32 	%r41859, -1174470657;
	mov.u32 	%r41860, -1319895041;
	mov.u32 	%r41861, 514588670;
	mov.u32 	%r41862, -156174812;
	mov.u32 	%r41863, 1731252896;
	mov.u32 	%r41864, -209382721;
	mov.u32 	%r41865, 1685539716;
	mov.u32 	%r41866, 1129032919;
	mov.u32 	%r41867, 1260103606;
	mov.u32 	%r41868, 964683418;
	mov.u32 	%r41869, 436277738;
	// inline asm
	add.cc.u32 %r51344, %r51344, %r41858;
addc.cc.u32 %r51343, %r51343, %r41859;
addc.cc.u32 %r51342, %r51342, %r41860;
addc.cc.u32 %r51341, %r51341, %r41861;
addc.cc.u32 %r51340, %r51340, %r41862;
addc.cc.u32 %r51339, %r51339, %r41863;
addc.cc.u32 %r51338, %r51338, %r41864;
addc.cc.u32 %r51337, %r51337, %r41865;
addc.cc.u32 %r51336, %r51336, %r41866;
addc.cc.u32 %r51335, %r51335, %r41867;
addc.cc.u32 %r51334, %r51334, %r41868;
addc.u32 %r51333, %r51333, %r41869;

	// inline asm

BB5_6653:
	mov.u32 	%r51347, %r51335;
	mov.u32 	%r51354, %r51342;
	mov.u32 	%r51349, %r51337;
	mov.u32 	%r51356, %r51344;
	mov.u32 	%r51351, %r51339;
	mov.u32 	%r51346, %r51334;
	mov.u32 	%r51353, %r51341;
	mov.u32 	%r51348, %r51336;
	mov.u32 	%r51355, %r51343;
	mov.u32 	%r51350, %r51338;
	mov.u32 	%r51345, %r51333;
	mov.u32 	%r51352, %r51340;
	// inline asm
	sub.cc.u32 %r51356, %r51356, %r16111;
subc.cc.u32 %r51355, %r51355, %r16112;
subc.cc.u32 %r51354, %r51354, %r16113;
subc.cc.u32 %r51353, %r51353, %r16114;
subc.cc.u32 %r51352, %r51352, %r16115;
subc.cc.u32 %r51351, %r51351, %r16116;
subc.cc.u32 %r51350, %r51350, %r16117;
subc.cc.u32 %r51349, %r51349, %r16118;
subc.cc.u32 %r51348, %r51348, %r16119;
subc.cc.u32 %r51347, %r51347, %r16120;
subc.cc.u32 %r51346, %r51346, %r16121;
subc.u32 %r51345, %r51345, %r16122;

	// inline asm
	setp.gt.u32	%p7168, %r51333, %r16122;
	@%p7168 bra 	BB5_6676;

	setp.lt.u32	%p7169, %r51333, %r16122;
	@%p7169 bra 	BB5_6675;

	setp.gt.u32	%p7170, %r51334, %r16121;
	@%p7170 bra 	BB5_6676;

	setp.lt.u32	%p7171, %r51334, %r16121;
	@%p7171 bra 	BB5_6675;

	setp.gt.u32	%p7172, %r51335, %r16120;
	@%p7172 bra 	BB5_6676;

	setp.lt.u32	%p7173, %r51335, %r16120;
	@%p7173 bra 	BB5_6675;

	setp.gt.u32	%p7174, %r51336, %r16119;
	@%p7174 bra 	BB5_6676;

	setp.lt.u32	%p7175, %r51336, %r16119;
	@%p7175 bra 	BB5_6675;

	setp.gt.u32	%p7176, %r51337, %r16118;
	@%p7176 bra 	BB5_6676;

	setp.lt.u32	%p7177, %r51337, %r16118;
	@%p7177 bra 	BB5_6675;

	setp.gt.u32	%p7178, %r51338, %r16117;
	@%p7178 bra 	BB5_6676;

	setp.lt.u32	%p7179, %r51338, %r16117;
	@%p7179 bra 	BB5_6675;

	setp.gt.u32	%p7180, %r51339, %r16116;
	@%p7180 bra 	BB5_6676;

	setp.lt.u32	%p7181, %r51339, %r16116;
	@%p7181 bra 	BB5_6675;

	setp.gt.u32	%p7182, %r51340, %r16115;
	@%p7182 bra 	BB5_6676;

	setp.lt.u32	%p7183, %r51340, %r16115;
	@%p7183 bra 	BB5_6675;

	setp.gt.u32	%p7184, %r51341, %r16114;
	@%p7184 bra 	BB5_6676;

	setp.lt.u32	%p7185, %r51341, %r16114;
	@%p7185 bra 	BB5_6675;

	setp.gt.u32	%p7186, %r51342, %r16113;
	@%p7186 bra 	BB5_6676;

	setp.lt.u32	%p7187, %r51342, %r16113;
	@%p7187 bra 	BB5_6675;

	setp.gt.u32	%p7188, %r51343, %r16112;
	@%p7188 bra 	BB5_6676;

	setp.ge.u32	%p7189, %r51343, %r16112;
	setp.ge.u32	%p7190, %r51344, %r16111;
	and.pred  	%p7191, %p7189, %p7190;
	@%p7191 bra 	BB5_6676;

BB5_6675:
	mov.u32 	%r41930, -21845;
	mov.u32 	%r41931, -1174470657;
	mov.u32 	%r41932, -1319895041;
	mov.u32 	%r41933, 514588670;
	mov.u32 	%r41934, -156174812;
	mov.u32 	%r41935, 1731252896;
	mov.u32 	%r41936, -209382721;
	mov.u32 	%r41937, 1685539716;
	mov.u32 	%r41938, 1129032919;
	mov.u32 	%r41939, 1260103606;
	mov.u32 	%r41940, 964683418;
	mov.u32 	%r41941, 436277738;
	// inline asm
	add.cc.u32 %r51356, %r51356, %r41930;
addc.cc.u32 %r51355, %r51355, %r41931;
addc.cc.u32 %r51354, %r51354, %r41932;
addc.cc.u32 %r51353, %r51353, %r41933;
addc.cc.u32 %r51352, %r51352, %r41934;
addc.cc.u32 %r51351, %r51351, %r41935;
addc.cc.u32 %r51350, %r51350, %r41936;
addc.cc.u32 %r51349, %r51349, %r41937;
addc.cc.u32 %r51348, %r51348, %r41938;
addc.cc.u32 %r51347, %r51347, %r41939;
addc.cc.u32 %r51346, %r51346, %r41940;
addc.u32 %r51345, %r51345, %r41941;

	// inline asm

BB5_6676:
	mov.u32 	%r51366, %r16077;
	mov.u32 	%r51359, %r16084;
	mov.u32 	%r51364, %r16079;
	mov.u32 	%r51357, %r16086;
	mov.u32 	%r51362, %r16081;
	mov.u32 	%r51367, %r16076;
	mov.u32 	%r51360, %r16083;
	mov.u32 	%r51365, %r16078;
	mov.u32 	%r51358, %r16085;
	mov.u32 	%r51363, %r16080;
	mov.u32 	%r51368, %r16075;
	mov.u32 	%r51361, %r16082;
	// inline asm
	sub.cc.u32 %r51368, %r51368, %r16111;
subc.cc.u32 %r51367, %r51367, %r16112;
subc.cc.u32 %r51366, %r51366, %r16113;
subc.cc.u32 %r51365, %r51365, %r16114;
subc.cc.u32 %r51364, %r51364, %r16115;
subc.cc.u32 %r51363, %r51363, %r16116;
subc.cc.u32 %r51362, %r51362, %r16117;
subc.cc.u32 %r51361, %r51361, %r16118;
subc.cc.u32 %r51360, %r51360, %r16119;
subc.cc.u32 %r51359, %r51359, %r16120;
subc.cc.u32 %r51358, %r51358, %r16121;
subc.u32 %r51357, %r51357, %r16122;

	// inline asm
	setp.gt.u32	%p7192, %r16086, %r16122;
	@%p7192 bra 	BB5_6699;

	setp.lt.u32	%p7193, %r16086, %r16122;
	@%p7193 bra 	BB5_6698;

	setp.gt.u32	%p7194, %r16085, %r16121;
	@%p7194 bra 	BB5_6699;

	setp.lt.u32	%p7195, %r16085, %r16121;
	@%p7195 bra 	BB5_6698;

	setp.gt.u32	%p7196, %r16084, %r16120;
	@%p7196 bra 	BB5_6699;

	setp.lt.u32	%p7197, %r16084, %r16120;
	@%p7197 bra 	BB5_6698;

	setp.gt.u32	%p7198, %r16083, %r16119;
	@%p7198 bra 	BB5_6699;

	setp.lt.u32	%p7199, %r16083, %r16119;
	@%p7199 bra 	BB5_6698;

	setp.gt.u32	%p7200, %r16082, %r16118;
	@%p7200 bra 	BB5_6699;

	setp.lt.u32	%p7201, %r16082, %r16118;
	@%p7201 bra 	BB5_6698;

	setp.gt.u32	%p7202, %r16081, %r16117;
	@%p7202 bra 	BB5_6699;

	setp.lt.u32	%p7203, %r16081, %r16117;
	@%p7203 bra 	BB5_6698;

	setp.gt.u32	%p7204, %r16080, %r16116;
	@%p7204 bra 	BB5_6699;

	setp.lt.u32	%p7205, %r16080, %r16116;
	@%p7205 bra 	BB5_6698;

	setp.gt.u32	%p7206, %r16079, %r16115;
	@%p7206 bra 	BB5_6699;

	setp.lt.u32	%p7207, %r16079, %r16115;
	@%p7207 bra 	BB5_6698;

	setp.gt.u32	%p7208, %r16078, %r16114;
	@%p7208 bra 	BB5_6699;

	setp.lt.u32	%p7209, %r16078, %r16114;
	@%p7209 bra 	BB5_6698;

	setp.gt.u32	%p7210, %r16077, %r16113;
	@%p7210 bra 	BB5_6699;

	setp.lt.u32	%p7211, %r16077, %r16113;
	@%p7211 bra 	BB5_6698;

	setp.gt.u32	%p7212, %r16076, %r16112;
	@%p7212 bra 	BB5_6699;

	setp.ge.u32	%p7213, %r16076, %r16112;
	setp.ge.u32	%p7214, %r16075, %r16111;
	and.pred  	%p7215, %p7213, %p7214;
	@%p7215 bra 	BB5_6699;

BB5_6698:
	mov.u32 	%r42002, -21845;
	mov.u32 	%r42003, -1174470657;
	mov.u32 	%r42004, -1319895041;
	mov.u32 	%r42005, 514588670;
	mov.u32 	%r42006, -156174812;
	mov.u32 	%r42007, 1731252896;
	mov.u32 	%r42008, -209382721;
	mov.u32 	%r42009, 1685539716;
	mov.u32 	%r42010, 1129032919;
	mov.u32 	%r42011, 1260103606;
	mov.u32 	%r42012, 964683418;
	mov.u32 	%r42013, 436277738;
	// inline asm
	add.cc.u32 %r51368, %r51368, %r42002;
addc.cc.u32 %r51367, %r51367, %r42003;
addc.cc.u32 %r51366, %r51366, %r42004;
addc.cc.u32 %r51365, %r51365, %r42005;
addc.cc.u32 %r51364, %r51364, %r42006;
addc.cc.u32 %r51363, %r51363, %r42007;
addc.cc.u32 %r51362, %r51362, %r42008;
addc.cc.u32 %r51361, %r51361, %r42009;
addc.cc.u32 %r51360, %r51360, %r42010;
addc.cc.u32 %r51359, %r51359, %r42011;
addc.cc.u32 %r51358, %r51358, %r42012;
addc.u32 %r51357, %r51357, %r42013;

	// inline asm

BB5_6699:
	// Callseq Start 292
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r51165;
	st.param.b32	[param0+4], %r51166;
	st.param.b32	[param0+8], %r51167;
	st.param.b32	[param0+12], %r51168;
	st.param.b32	[param0+16], %r51169;
	st.param.b32	[param0+20], %r51170;
	st.param.b32	[param0+24], %r51171;
	st.param.b32	[param0+28], %r51172;
	st.param.b32	[param0+32], %r51173;
	st.param.b32	[param0+36], %r51174;
	st.param.b32	[param0+40], %r51175;
	st.param.b32	[param0+44], %r51176;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r15787;
	st.param.b32	[param1+4], %r15788;
	st.param.b32	[param1+8], %r15789;
	st.param.b32	[param1+12], %r15790;
	st.param.b32	[param1+16], %r15791;
	st.param.b32	[param1+20], %r15792;
	st.param.b32	[param1+24], %r15793;
	st.param.b32	[param1+28], %r15794;
	st.param.b32	[param1+32], %r15795;
	st.param.b32	[param1+36], %r15796;
	st.param.b32	[param1+40], %r15797;
	st.param.b32	[param1+44], %r15798;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r16363, [retval0+0];
	ld.param.b32	%r16364, [retval0+4];
	ld.param.b32	%r16365, [retval0+8];
	ld.param.b32	%r16366, [retval0+12];
	ld.param.b32	%r16367, [retval0+16];
	ld.param.b32	%r16368, [retval0+20];
	ld.param.b32	%r16369, [retval0+24];
	ld.param.b32	%r16370, [retval0+28];
	ld.param.b32	%r16371, [retval0+32];
	ld.param.b32	%r16372, [retval0+36];
	ld.param.b32	%r16373, [retval0+40];
	ld.param.b32	%r16374, [retval0+44];
	
	//{
	}// Callseq End 292
	// Callseq Start 293
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r51177;
	st.param.b32	[param0+4], %r51178;
	st.param.b32	[param0+8], %r51179;
	st.param.b32	[param0+12], %r51180;
	st.param.b32	[param0+16], %r51181;
	st.param.b32	[param0+20], %r51182;
	st.param.b32	[param0+24], %r51183;
	st.param.b32	[param0+28], %r51184;
	st.param.b32	[param0+32], %r51185;
	st.param.b32	[param0+36], %r51186;
	st.param.b32	[param0+40], %r51187;
	st.param.b32	[param0+44], %r51188;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r51272;
	st.param.b32	[param1+4], %r51271;
	st.param.b32	[param1+8], %r51270;
	st.param.b32	[param1+12], %r51269;
	st.param.b32	[param1+16], %r51268;
	st.param.b32	[param1+20], %r51267;
	st.param.b32	[param1+24], %r51266;
	st.param.b32	[param1+28], %r51265;
	st.param.b32	[param1+32], %r51264;
	st.param.b32	[param1+36], %r51263;
	st.param.b32	[param1+40], %r51262;
	st.param.b32	[param1+44], %r51261;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r16387, [retval0+0];
	ld.param.b32	%r16388, [retval0+4];
	ld.param.b32	%r16389, [retval0+8];
	ld.param.b32	%r16390, [retval0+12];
	ld.param.b32	%r16391, [retval0+16];
	ld.param.b32	%r16392, [retval0+20];
	ld.param.b32	%r16393, [retval0+24];
	ld.param.b32	%r16394, [retval0+28];
	ld.param.b32	%r16395, [retval0+32];
	ld.param.b32	%r16396, [retval0+36];
	ld.param.b32	%r16397, [retval0+40];
	ld.param.b32	%r16398, [retval0+44];
	
	//{
	}// Callseq End 293
	mov.u32 	%r42029, %r15790;
	mov.u32 	%r42036, %r15797;
	mov.u32 	%r42031, %r15792;
	mov.u32 	%r42026, %r15787;
	mov.u32 	%r42033, %r15794;
	mov.u32 	%r42028, %r15789;
	mov.u32 	%r42035, %r15796;
	mov.u32 	%r42030, %r15791;
	mov.u32 	%r42037, %r15798;
	mov.u32 	%r42032, %r15793;
	mov.u32 	%r42027, %r15788;
	mov.u32 	%r42034, %r15795;
	// inline asm
	add.cc.u32 %r42026, %r42026, %r51272;
addc.cc.u32 %r42027, %r42027, %r51271;
addc.cc.u32 %r42028, %r42028, %r51270;
addc.cc.u32 %r42029, %r42029, %r51269;
addc.cc.u32 %r42030, %r42030, %r51268;
addc.cc.u32 %r42031, %r42031, %r51267;
addc.cc.u32 %r42032, %r42032, %r51266;
addc.cc.u32 %r42033, %r42033, %r51265;
addc.cc.u32 %r42034, %r42034, %r51264;
addc.cc.u32 %r42035, %r42035, %r51263;
addc.cc.u32 %r42036, %r42036, %r51262;
addc.u32 %r42037, %r42037, %r51261;

	// inline asm
	setp.gt.u32	%p7216, %r42037, 436277738;
	@%p7216 bra 	BB5_6721;

	setp.lt.u32	%p7217, %r42037, 436277738;
	@%p7217 bra 	BB5_6722;

	setp.gt.u32	%p7218, %r42036, 964683418;
	@%p7218 bra 	BB5_6721;

	setp.lt.u32	%p7219, %r42036, 964683418;
	@%p7219 bra 	BB5_6722;

	setp.gt.u32	%p7220, %r42035, 1260103606;
	@%p7220 bra 	BB5_6721;

	setp.lt.u32	%p7221, %r42035, 1260103606;
	@%p7221 bra 	BB5_6722;

	setp.gt.u32	%p7222, %r42034, 1129032919;
	@%p7222 bra 	BB5_6721;

	setp.lt.u32	%p7223, %r42034, 1129032919;
	@%p7223 bra 	BB5_6722;

	setp.gt.u32	%p7224, %r42033, 1685539716;
	@%p7224 bra 	BB5_6721;

	setp.lt.u32	%p7225, %r42033, 1685539716;
	@%p7225 bra 	BB5_6722;

	setp.gt.u32	%p7226, %r42032, -209382721;
	@%p7226 bra 	BB5_6721;

	setp.lt.u32	%p7227, %r42032, -209382721;
	@%p7227 bra 	BB5_6722;

	setp.gt.u32	%p7228, %r42031, 1731252896;
	@%p7228 bra 	BB5_6721;

	setp.lt.u32	%p7229, %r42031, 1731252896;
	@%p7229 bra 	BB5_6722;

	setp.gt.u32	%p7230, %r42030, -156174812;
	@%p7230 bra 	BB5_6721;

	setp.lt.u32	%p7231, %r42030, -156174812;
	@%p7231 bra 	BB5_6722;

	setp.gt.u32	%p7232, %r42029, 514588670;
	@%p7232 bra 	BB5_6721;

	setp.lt.u32	%p7233, %r42029, 514588670;
	@%p7233 bra 	BB5_6722;

	setp.gt.u32	%p7234, %r42028, -1319895041;
	@%p7234 bra 	BB5_6721;

	setp.lt.u32	%p7235, %r42028, -1319895041;
	@%p7235 bra 	BB5_6722;

	setp.gt.u32	%p7236, %r42027, -1174470657;
	@%p7236 bra 	BB5_6721;

	setp.lt.u32	%p7237, %r42027, -1174470657;
	setp.lt.u32	%p7238, %r42026, -21845;
	or.pred  	%p7239, %p7237, %p7238;
	@%p7239 bra 	BB5_6722;

BB5_6721:
	mov.u32 	%r42074, -21845;
	mov.u32 	%r42075, -1174470657;
	mov.u32 	%r42076, -1319895041;
	mov.u32 	%r42077, 514588670;
	mov.u32 	%r42078, -156174812;
	mov.u32 	%r42079, 1731252896;
	mov.u32 	%r42080, -209382721;
	mov.u32 	%r42081, 1685539716;
	mov.u32 	%r42082, 1129032919;
	mov.u32 	%r42083, 1260103606;
	mov.u32 	%r42084, 964683418;
	mov.u32 	%r42085, 436277738;
	// inline asm
	sub.cc.u32 %r42026, %r42026, %r42074;
subc.cc.u32 %r42027, %r42027, %r42075;
subc.cc.u32 %r42028, %r42028, %r42076;
subc.cc.u32 %r42029, %r42029, %r42077;
subc.cc.u32 %r42030, %r42030, %r42078;
subc.cc.u32 %r42031, %r42031, %r42079;
subc.cc.u32 %r42032, %r42032, %r42080;
subc.cc.u32 %r42033, %r42033, %r42081;
subc.cc.u32 %r42034, %r42034, %r42082;
subc.cc.u32 %r42035, %r42035, %r42083;
subc.cc.u32 %r42036, %r42036, %r42084;
subc.u32 %r42037, %r42037, %r42085;

	// inline asm

BB5_6722:
	mov.u32 	%r42105, %r51184;
	mov.u32 	%r42100, %r51179;
	mov.u32 	%r42107, %r51186;
	mov.u32 	%r42102, %r51181;
	mov.u32 	%r42109, %r51188;
	mov.u32 	%r42104, %r51183;
	mov.u32 	%r42099, %r51178;
	mov.u32 	%r42106, %r51185;
	mov.u32 	%r42101, %r51180;
	mov.u32 	%r42108, %r51187;
	mov.u32 	%r42103, %r51182;
	mov.u32 	%r42098, %r51177;
	// inline asm
	add.cc.u32 %r42098, %r42098, %r51165;
addc.cc.u32 %r42099, %r42099, %r51166;
addc.cc.u32 %r42100, %r42100, %r51167;
addc.cc.u32 %r42101, %r42101, %r51168;
addc.cc.u32 %r42102, %r42102, %r51169;
addc.cc.u32 %r42103, %r42103, %r51170;
addc.cc.u32 %r42104, %r42104, %r51171;
addc.cc.u32 %r42105, %r42105, %r51172;
addc.cc.u32 %r42106, %r42106, %r51173;
addc.cc.u32 %r42107, %r42107, %r51174;
addc.cc.u32 %r42108, %r42108, %r51175;
addc.u32 %r42109, %r42109, %r51176;

	// inline asm
	setp.gt.u32	%p7240, %r42109, 436277738;
	@%p7240 bra 	BB5_6744;

	setp.lt.u32	%p7241, %r42109, 436277738;
	@%p7241 bra 	BB5_6745;

	setp.gt.u32	%p7242, %r42108, 964683418;
	@%p7242 bra 	BB5_6744;

	setp.lt.u32	%p7243, %r42108, 964683418;
	@%p7243 bra 	BB5_6745;

	setp.gt.u32	%p7244, %r42107, 1260103606;
	@%p7244 bra 	BB5_6744;

	setp.lt.u32	%p7245, %r42107, 1260103606;
	@%p7245 bra 	BB5_6745;

	setp.gt.u32	%p7246, %r42106, 1129032919;
	@%p7246 bra 	BB5_6744;

	setp.lt.u32	%p7247, %r42106, 1129032919;
	@%p7247 bra 	BB5_6745;

	setp.gt.u32	%p7248, %r42105, 1685539716;
	@%p7248 bra 	BB5_6744;

	setp.lt.u32	%p7249, %r42105, 1685539716;
	@%p7249 bra 	BB5_6745;

	setp.gt.u32	%p7250, %r42104, -209382721;
	@%p7250 bra 	BB5_6744;

	setp.lt.u32	%p7251, %r42104, -209382721;
	@%p7251 bra 	BB5_6745;

	setp.gt.u32	%p7252, %r42103, 1731252896;
	@%p7252 bra 	BB5_6744;

	setp.lt.u32	%p7253, %r42103, 1731252896;
	@%p7253 bra 	BB5_6745;

	setp.gt.u32	%p7254, %r42102, -156174812;
	@%p7254 bra 	BB5_6744;

	setp.lt.u32	%p7255, %r42102, -156174812;
	@%p7255 bra 	BB5_6745;

	setp.gt.u32	%p7256, %r42101, 514588670;
	@%p7256 bra 	BB5_6744;

	setp.lt.u32	%p7257, %r42101, 514588670;
	@%p7257 bra 	BB5_6745;

	setp.gt.u32	%p7258, %r42100, -1319895041;
	@%p7258 bra 	BB5_6744;

	setp.lt.u32	%p7259, %r42100, -1319895041;
	@%p7259 bra 	BB5_6745;

	setp.gt.u32	%p7260, %r42099, -1174470657;
	@%p7260 bra 	BB5_6744;

	setp.lt.u32	%p7261, %r42099, -1174470657;
	setp.lt.u32	%p7262, %r42098, -21845;
	or.pred  	%p7263, %p7261, %p7262;
	@%p7263 bra 	BB5_6745;

BB5_6744:
	mov.u32 	%r42146, -21845;
	mov.u32 	%r42147, -1174470657;
	mov.u32 	%r42148, -1319895041;
	mov.u32 	%r42149, 514588670;
	mov.u32 	%r42150, -156174812;
	mov.u32 	%r42151, 1731252896;
	mov.u32 	%r42152, -209382721;
	mov.u32 	%r42153, 1685539716;
	mov.u32 	%r42154, 1129032919;
	mov.u32 	%r42155, 1260103606;
	mov.u32 	%r42156, 964683418;
	mov.u32 	%r42157, 436277738;
	// inline asm
	sub.cc.u32 %r42098, %r42098, %r42146;
subc.cc.u32 %r42099, %r42099, %r42147;
subc.cc.u32 %r42100, %r42100, %r42148;
subc.cc.u32 %r42101, %r42101, %r42149;
subc.cc.u32 %r42102, %r42102, %r42150;
subc.cc.u32 %r42103, %r42103, %r42151;
subc.cc.u32 %r42104, %r42104, %r42152;
subc.cc.u32 %r42105, %r42105, %r42153;
subc.cc.u32 %r42106, %r42106, %r42154;
subc.cc.u32 %r42107, %r42107, %r42155;
subc.cc.u32 %r42108, %r42108, %r42156;
subc.u32 %r42109, %r42109, %r42157;

	// inline asm

BB5_6745:
	// Callseq Start 294
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r42098;
	st.param.b32	[param0+4], %r42099;
	st.param.b32	[param0+8], %r42100;
	st.param.b32	[param0+12], %r42101;
	st.param.b32	[param0+16], %r42102;
	st.param.b32	[param0+20], %r42103;
	st.param.b32	[param0+24], %r42104;
	st.param.b32	[param0+28], %r42105;
	st.param.b32	[param0+32], %r42106;
	st.param.b32	[param0+36], %r42107;
	st.param.b32	[param0+40], %r42108;
	st.param.b32	[param0+44], %r42109;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r42026;
	st.param.b32	[param1+4], %r42027;
	st.param.b32	[param1+8], %r42028;
	st.param.b32	[param1+12], %r42029;
	st.param.b32	[param1+16], %r42030;
	st.param.b32	[param1+20], %r42031;
	st.param.b32	[param1+24], %r42032;
	st.param.b32	[param1+28], %r42033;
	st.param.b32	[param1+32], %r42034;
	st.param.b32	[param1+36], %r42035;
	st.param.b32	[param1+40], %r42036;
	st.param.b32	[param1+44], %r42037;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r42194, [retval0+0];
	ld.param.b32	%r42195, [retval0+4];
	ld.param.b32	%r42196, [retval0+8];
	ld.param.b32	%r42197, [retval0+12];
	ld.param.b32	%r42198, [retval0+16];
	ld.param.b32	%r42199, [retval0+20];
	ld.param.b32	%r42200, [retval0+24];
	ld.param.b32	%r42201, [retval0+28];
	ld.param.b32	%r42202, [retval0+32];
	ld.param.b32	%r42203, [retval0+36];
	ld.param.b32	%r42204, [retval0+40];
	ld.param.b32	%r42205, [retval0+44];
	
	//{
	}// Callseq End 294
	mov.u32 	%r51399, %r42199;
	mov.u32 	%r51404, %r42194;
	mov.u32 	%r51397, %r42201;
	mov.u32 	%r51402, %r42196;
	mov.u32 	%r51395, %r42203;
	mov.u32 	%r51400, %r42198;
	mov.u32 	%r51393, %r42205;
	mov.u32 	%r51398, %r42200;
	mov.u32 	%r51403, %r42195;
	mov.u32 	%r51396, %r42202;
	mov.u32 	%r51401, %r42197;
	mov.u32 	%r51394, %r42204;
	// inline asm
	sub.cc.u32 %r51404, %r51404, %r16363;
subc.cc.u32 %r51403, %r51403, %r16364;
subc.cc.u32 %r51402, %r51402, %r16365;
subc.cc.u32 %r51401, %r51401, %r16366;
subc.cc.u32 %r51400, %r51400, %r16367;
subc.cc.u32 %r51399, %r51399, %r16368;
subc.cc.u32 %r51398, %r51398, %r16369;
subc.cc.u32 %r51397, %r51397, %r16370;
subc.cc.u32 %r51396, %r51396, %r16371;
subc.cc.u32 %r51395, %r51395, %r16372;
subc.cc.u32 %r51394, %r51394, %r16373;
subc.u32 %r51393, %r51393, %r16374;

	// inline asm
	setp.gt.u32	%p7264, %r42205, %r16374;
	@%p7264 bra 	BB5_6768;

	setp.lt.u32	%p7265, %r42205, %r16374;
	@%p7265 bra 	BB5_6767;

	setp.gt.u32	%p7266, %r42204, %r16373;
	@%p7266 bra 	BB5_6768;

	setp.lt.u32	%p7267, %r42204, %r16373;
	@%p7267 bra 	BB5_6767;

	setp.gt.u32	%p7268, %r42203, %r16372;
	@%p7268 bra 	BB5_6768;

	setp.lt.u32	%p7269, %r42203, %r16372;
	@%p7269 bra 	BB5_6767;

	setp.gt.u32	%p7270, %r42202, %r16371;
	@%p7270 bra 	BB5_6768;

	setp.lt.u32	%p7271, %r42202, %r16371;
	@%p7271 bra 	BB5_6767;

	setp.gt.u32	%p7272, %r42201, %r16370;
	@%p7272 bra 	BB5_6768;

	setp.lt.u32	%p7273, %r42201, %r16370;
	@%p7273 bra 	BB5_6767;

	setp.gt.u32	%p7274, %r42200, %r16369;
	@%p7274 bra 	BB5_6768;

	setp.lt.u32	%p7275, %r42200, %r16369;
	@%p7275 bra 	BB5_6767;

	setp.gt.u32	%p7276, %r42199, %r16368;
	@%p7276 bra 	BB5_6768;

	setp.lt.u32	%p7277, %r42199, %r16368;
	@%p7277 bra 	BB5_6767;

	setp.gt.u32	%p7278, %r42198, %r16367;
	@%p7278 bra 	BB5_6768;

	setp.lt.u32	%p7279, %r42198, %r16367;
	@%p7279 bra 	BB5_6767;

	setp.gt.u32	%p7280, %r42197, %r16366;
	@%p7280 bra 	BB5_6768;

	setp.lt.u32	%p7281, %r42197, %r16366;
	@%p7281 bra 	BB5_6767;

	setp.gt.u32	%p7282, %r42196, %r16365;
	@%p7282 bra 	BB5_6768;

	setp.lt.u32	%p7283, %r42196, %r16365;
	@%p7283 bra 	BB5_6767;

	setp.gt.u32	%p7284, %r42195, %r16364;
	@%p7284 bra 	BB5_6768;

	setp.ge.u32	%p7285, %r42195, %r16364;
	setp.ge.u32	%p7286, %r42194, %r16363;
	and.pred  	%p7287, %p7285, %p7286;
	@%p7287 bra 	BB5_6768;

BB5_6767:
	mov.u32 	%r42218, -21845;
	mov.u32 	%r42219, -1174470657;
	mov.u32 	%r42220, -1319895041;
	mov.u32 	%r42221, 514588670;
	mov.u32 	%r42222, -156174812;
	mov.u32 	%r42223, 1731252896;
	mov.u32 	%r42224, -209382721;
	mov.u32 	%r42225, 1685539716;
	mov.u32 	%r42226, 1129032919;
	mov.u32 	%r42227, 1260103606;
	mov.u32 	%r42228, 964683418;
	mov.u32 	%r42229, 436277738;
	// inline asm
	add.cc.u32 %r51404, %r51404, %r42218;
addc.cc.u32 %r51403, %r51403, %r42219;
addc.cc.u32 %r51402, %r51402, %r42220;
addc.cc.u32 %r51401, %r51401, %r42221;
addc.cc.u32 %r51400, %r51400, %r42222;
addc.cc.u32 %r51399, %r51399, %r42223;
addc.cc.u32 %r51398, %r51398, %r42224;
addc.cc.u32 %r51397, %r51397, %r42225;
addc.cc.u32 %r51396, %r51396, %r42226;
addc.cc.u32 %r51395, %r51395, %r42227;
addc.cc.u32 %r51394, %r51394, %r42228;
addc.u32 %r51393, %r51393, %r42229;

	// inline asm

BB5_6768:
	mov.u32 	%r51408, %r51396;
	mov.u32 	%r51415, %r51403;
	mov.u32 	%r51410, %r51398;
	mov.u32 	%r51405, %r51393;
	mov.u32 	%r51412, %r51400;
	mov.u32 	%r51407, %r51395;
	mov.u32 	%r51414, %r51402;
	mov.u32 	%r51409, %r51397;
	mov.u32 	%r51416, %r51404;
	mov.u32 	%r51411, %r51399;
	mov.u32 	%r51406, %r51394;
	mov.u32 	%r51413, %r51401;
	// inline asm
	sub.cc.u32 %r51416, %r51416, %r16387;
subc.cc.u32 %r51415, %r51415, %r16388;
subc.cc.u32 %r51414, %r51414, %r16389;
subc.cc.u32 %r51413, %r51413, %r16390;
subc.cc.u32 %r51412, %r51412, %r16391;
subc.cc.u32 %r51411, %r51411, %r16392;
subc.cc.u32 %r51410, %r51410, %r16393;
subc.cc.u32 %r51409, %r51409, %r16394;
subc.cc.u32 %r51408, %r51408, %r16395;
subc.cc.u32 %r51407, %r51407, %r16396;
subc.cc.u32 %r51406, %r51406, %r16397;
subc.u32 %r51405, %r51405, %r16398;

	// inline asm
	setp.gt.u32	%p7288, %r51393, %r16398;
	@%p7288 bra 	BB5_6791;

	setp.lt.u32	%p7289, %r51393, %r16398;
	@%p7289 bra 	BB5_6790;

	setp.gt.u32	%p7290, %r51394, %r16397;
	@%p7290 bra 	BB5_6791;

	setp.lt.u32	%p7291, %r51394, %r16397;
	@%p7291 bra 	BB5_6790;

	setp.gt.u32	%p7292, %r51395, %r16396;
	@%p7292 bra 	BB5_6791;

	setp.lt.u32	%p7293, %r51395, %r16396;
	@%p7293 bra 	BB5_6790;

	setp.gt.u32	%p7294, %r51396, %r16395;
	@%p7294 bra 	BB5_6791;

	setp.lt.u32	%p7295, %r51396, %r16395;
	@%p7295 bra 	BB5_6790;

	setp.gt.u32	%p7296, %r51397, %r16394;
	@%p7296 bra 	BB5_6791;

	setp.lt.u32	%p7297, %r51397, %r16394;
	@%p7297 bra 	BB5_6790;

	setp.gt.u32	%p7298, %r51398, %r16393;
	@%p7298 bra 	BB5_6791;

	setp.lt.u32	%p7299, %r51398, %r16393;
	@%p7299 bra 	BB5_6790;

	setp.gt.u32	%p7300, %r51399, %r16392;
	@%p7300 bra 	BB5_6791;

	setp.lt.u32	%p7301, %r51399, %r16392;
	@%p7301 bra 	BB5_6790;

	setp.gt.u32	%p7302, %r51400, %r16391;
	@%p7302 bra 	BB5_6791;

	setp.lt.u32	%p7303, %r51400, %r16391;
	@%p7303 bra 	BB5_6790;

	setp.gt.u32	%p7304, %r51401, %r16390;
	@%p7304 bra 	BB5_6791;

	setp.lt.u32	%p7305, %r51401, %r16390;
	@%p7305 bra 	BB5_6790;

	setp.gt.u32	%p7306, %r51402, %r16389;
	@%p7306 bra 	BB5_6791;

	setp.lt.u32	%p7307, %r51402, %r16389;
	@%p7307 bra 	BB5_6790;

	setp.gt.u32	%p7308, %r51403, %r16388;
	@%p7308 bra 	BB5_6791;

	setp.ge.u32	%p7309, %r51403, %r16388;
	setp.ge.u32	%p7310, %r51404, %r16387;
	and.pred  	%p7311, %p7309, %p7310;
	@%p7311 bra 	BB5_6791;

BB5_6790:
	mov.u32 	%r42290, -21845;
	mov.u32 	%r42291, -1174470657;
	mov.u32 	%r42292, -1319895041;
	mov.u32 	%r42293, 514588670;
	mov.u32 	%r42294, -156174812;
	mov.u32 	%r42295, 1731252896;
	mov.u32 	%r42296, -209382721;
	mov.u32 	%r42297, 1685539716;
	mov.u32 	%r42298, 1129032919;
	mov.u32 	%r42299, 1260103606;
	mov.u32 	%r42300, 964683418;
	mov.u32 	%r42301, 436277738;
	// inline asm
	add.cc.u32 %r51416, %r51416, %r42290;
addc.cc.u32 %r51415, %r51415, %r42291;
addc.cc.u32 %r51414, %r51414, %r42292;
addc.cc.u32 %r51413, %r51413, %r42293;
addc.cc.u32 %r51412, %r51412, %r42294;
addc.cc.u32 %r51411, %r51411, %r42295;
addc.cc.u32 %r51410, %r51410, %r42296;
addc.cc.u32 %r51409, %r51409, %r42297;
addc.cc.u32 %r51408, %r51408, %r42298;
addc.cc.u32 %r51407, %r51407, %r42299;
addc.cc.u32 %r51406, %r51406, %r42300;
addc.u32 %r51405, %r51405, %r42301;

	// inline asm

BB5_6791:
	mov.u32 	%r51425, %r16366;
	mov.u32 	%r51418, %r16373;
	mov.u32 	%r51423, %r16368;
	mov.u32 	%r51428, %r16363;
	mov.u32 	%r51421, %r16370;
	mov.u32 	%r51426, %r16365;
	mov.u32 	%r51419, %r16372;
	mov.u32 	%r51424, %r16367;
	mov.u32 	%r51417, %r16374;
	mov.u32 	%r51422, %r16369;
	mov.u32 	%r51427, %r16364;
	mov.u32 	%r51420, %r16371;
	// inline asm
	sub.cc.u32 %r51428, %r51428, %r16387;
subc.cc.u32 %r51427, %r51427, %r16388;
subc.cc.u32 %r51426, %r51426, %r16389;
subc.cc.u32 %r51425, %r51425, %r16390;
subc.cc.u32 %r51424, %r51424, %r16391;
subc.cc.u32 %r51423, %r51423, %r16392;
subc.cc.u32 %r51422, %r51422, %r16393;
subc.cc.u32 %r51421, %r51421, %r16394;
subc.cc.u32 %r51420, %r51420, %r16395;
subc.cc.u32 %r51419, %r51419, %r16396;
subc.cc.u32 %r51418, %r51418, %r16397;
subc.u32 %r51417, %r51417, %r16398;

	// inline asm
	setp.gt.u32	%p7312, %r16374, %r16398;
	@%p7312 bra 	BB5_6814;

	setp.lt.u32	%p7313, %r16374, %r16398;
	@%p7313 bra 	BB5_6813;

	setp.gt.u32	%p7314, %r16373, %r16397;
	@%p7314 bra 	BB5_6814;

	setp.lt.u32	%p7315, %r16373, %r16397;
	@%p7315 bra 	BB5_6813;

	setp.gt.u32	%p7316, %r16372, %r16396;
	@%p7316 bra 	BB5_6814;

	setp.lt.u32	%p7317, %r16372, %r16396;
	@%p7317 bra 	BB5_6813;

	setp.gt.u32	%p7318, %r16371, %r16395;
	@%p7318 bra 	BB5_6814;

	setp.lt.u32	%p7319, %r16371, %r16395;
	@%p7319 bra 	BB5_6813;

	setp.gt.u32	%p7320, %r16370, %r16394;
	@%p7320 bra 	BB5_6814;

	setp.lt.u32	%p7321, %r16370, %r16394;
	@%p7321 bra 	BB5_6813;

	setp.gt.u32	%p7322, %r16369, %r16393;
	@%p7322 bra 	BB5_6814;

	setp.lt.u32	%p7323, %r16369, %r16393;
	@%p7323 bra 	BB5_6813;

	setp.gt.u32	%p7324, %r16368, %r16392;
	@%p7324 bra 	BB5_6814;

	setp.lt.u32	%p7325, %r16368, %r16392;
	@%p7325 bra 	BB5_6813;

	setp.gt.u32	%p7326, %r16367, %r16391;
	@%p7326 bra 	BB5_6814;

	setp.lt.u32	%p7327, %r16367, %r16391;
	@%p7327 bra 	BB5_6813;

	setp.gt.u32	%p7328, %r16366, %r16390;
	@%p7328 bra 	BB5_6814;

	setp.lt.u32	%p7329, %r16366, %r16390;
	@%p7329 bra 	BB5_6813;

	setp.gt.u32	%p7330, %r16365, %r16389;
	@%p7330 bra 	BB5_6814;

	setp.lt.u32	%p7331, %r16365, %r16389;
	@%p7331 bra 	BB5_6813;

	setp.gt.u32	%p7332, %r16364, %r16388;
	@%p7332 bra 	BB5_6814;

	setp.ge.u32	%p7333, %r16364, %r16388;
	setp.ge.u32	%p7334, %r16363, %r16387;
	and.pred  	%p7335, %p7333, %p7334;
	@%p7335 bra 	BB5_6814;

BB5_6813:
	mov.u32 	%r42362, -21845;
	mov.u32 	%r42363, -1174470657;
	mov.u32 	%r42364, -1319895041;
	mov.u32 	%r42365, 514588670;
	mov.u32 	%r42366, -156174812;
	mov.u32 	%r42367, 1731252896;
	mov.u32 	%r42368, -209382721;
	mov.u32 	%r42369, 1685539716;
	mov.u32 	%r42370, 1129032919;
	mov.u32 	%r42371, 1260103606;
	mov.u32 	%r42372, 964683418;
	mov.u32 	%r42373, 436277738;
	// inline asm
	add.cc.u32 %r51428, %r51428, %r42362;
addc.cc.u32 %r51427, %r51427, %r42363;
addc.cc.u32 %r51426, %r51426, %r42364;
addc.cc.u32 %r51425, %r51425, %r42365;
addc.cc.u32 %r51424, %r51424, %r42366;
addc.cc.u32 %r51423, %r51423, %r42367;
addc.cc.u32 %r51422, %r51422, %r42368;
addc.cc.u32 %r51421, %r51421, %r42369;
addc.cc.u32 %r51420, %r51420, %r42370;
addc.cc.u32 %r51419, %r51419, %r42371;
addc.cc.u32 %r51418, %r51418, %r42372;
addc.u32 %r51417, %r51417, %r42373;

	// inline asm

BB5_6814:
	// Callseq Start 295
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r10243;
	st.param.b32	[param0+4], %r10244;
	st.param.b32	[param0+8], %r10245;
	st.param.b32	[param0+12], %r10246;
	st.param.b32	[param0+16], %r10247;
	st.param.b32	[param0+20], %r10248;
	st.param.b32	[param0+24], %r10249;
	st.param.b32	[param0+28], %r10250;
	st.param.b32	[param0+32], %r10251;
	st.param.b32	[param0+36], %r10252;
	st.param.b32	[param0+40], %r10253;
	st.param.b32	[param0+44], %r10254;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r51213;
	st.param.b32	[param1+4], %r51214;
	st.param.b32	[param1+8], %r51215;
	st.param.b32	[param1+12], %r51216;
	st.param.b32	[param1+16], %r51217;
	st.param.b32	[param1+20], %r51218;
	st.param.b32	[param1+24], %r51219;
	st.param.b32	[param1+28], %r51220;
	st.param.b32	[param1+32], %r51221;
	st.param.b32	[param1+36], %r51222;
	st.param.b32	[param1+40], %r51223;
	st.param.b32	[param1+44], %r51224;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r16663, [retval0+0];
	ld.param.b32	%r16664, [retval0+4];
	ld.param.b32	%r16665, [retval0+8];
	ld.param.b32	%r16666, [retval0+12];
	ld.param.b32	%r16667, [retval0+16];
	ld.param.b32	%r16668, [retval0+20];
	ld.param.b32	%r16669, [retval0+24];
	ld.param.b32	%r16670, [retval0+28];
	ld.param.b32	%r16671, [retval0+32];
	ld.param.b32	%r16672, [retval0+36];
	ld.param.b32	%r16673, [retval0+40];
	ld.param.b32	%r16674, [retval0+44];
	
	//{
	}// Callseq End 295
	// Callseq Start 296
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r10255;
	st.param.b32	[param0+4], %r10256;
	st.param.b32	[param0+8], %r10257;
	st.param.b32	[param0+12], %r10258;
	st.param.b32	[param0+16], %r10259;
	st.param.b32	[param0+20], %r10260;
	st.param.b32	[param0+24], %r10261;
	st.param.b32	[param0+28], %r10262;
	st.param.b32	[param0+32], %r10263;
	st.param.b32	[param0+36], %r10264;
	st.param.b32	[param0+40], %r10265;
	st.param.b32	[param0+44], %r10266;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r51225;
	st.param.b32	[param1+4], %r51226;
	st.param.b32	[param1+8], %r51227;
	st.param.b32	[param1+12], %r51228;
	st.param.b32	[param1+16], %r51229;
	st.param.b32	[param1+20], %r51230;
	st.param.b32	[param1+24], %r51231;
	st.param.b32	[param1+28], %r51232;
	st.param.b32	[param1+32], %r51233;
	st.param.b32	[param1+36], %r51234;
	st.param.b32	[param1+40], %r51235;
	st.param.b32	[param1+44], %r51236;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r16687, [retval0+0];
	ld.param.b32	%r16688, [retval0+4];
	ld.param.b32	%r16689, [retval0+8];
	ld.param.b32	%r16690, [retval0+12];
	ld.param.b32	%r16691, [retval0+16];
	ld.param.b32	%r16692, [retval0+20];
	ld.param.b32	%r16693, [retval0+24];
	ld.param.b32	%r16694, [retval0+28];
	ld.param.b32	%r16695, [retval0+32];
	ld.param.b32	%r16696, [retval0+36];
	ld.param.b32	%r16697, [retval0+40];
	ld.param.b32	%r16698, [retval0+44];
	
	//{
	}// Callseq End 296
	mov.u32 	%r42396, %r10265;
	mov.u32 	%r42391, %r10260;
	mov.u32 	%r42386, %r10255;
	mov.u32 	%r42393, %r10262;
	mov.u32 	%r42388, %r10257;
	mov.u32 	%r42395, %r10264;
	mov.u32 	%r42390, %r10259;
	mov.u32 	%r42397, %r10266;
	mov.u32 	%r42392, %r10261;
	mov.u32 	%r42387, %r10256;
	mov.u32 	%r42394, %r10263;
	mov.u32 	%r42389, %r10258;
	// inline asm
	add.cc.u32 %r42386, %r42386, %r10243;
addc.cc.u32 %r42387, %r42387, %r10244;
addc.cc.u32 %r42388, %r42388, %r10245;
addc.cc.u32 %r42389, %r42389, %r10246;
addc.cc.u32 %r42390, %r42390, %r10247;
addc.cc.u32 %r42391, %r42391, %r10248;
addc.cc.u32 %r42392, %r42392, %r10249;
addc.cc.u32 %r42393, %r42393, %r10250;
addc.cc.u32 %r42394, %r42394, %r10251;
addc.cc.u32 %r42395, %r42395, %r10252;
addc.cc.u32 %r42396, %r42396, %r10253;
addc.u32 %r42397, %r42397, %r10254;

	// inline asm
	setp.gt.u32	%p7336, %r42397, 436277738;
	@%p7336 bra 	BB5_6836;

	setp.lt.u32	%p7337, %r42397, 436277738;
	@%p7337 bra 	BB5_6837;

	setp.gt.u32	%p7338, %r42396, 964683418;
	@%p7338 bra 	BB5_6836;

	setp.lt.u32	%p7339, %r42396, 964683418;
	@%p7339 bra 	BB5_6837;

	setp.gt.u32	%p7340, %r42395, 1260103606;
	@%p7340 bra 	BB5_6836;

	setp.lt.u32	%p7341, %r42395, 1260103606;
	@%p7341 bra 	BB5_6837;

	setp.gt.u32	%p7342, %r42394, 1129032919;
	@%p7342 bra 	BB5_6836;

	setp.lt.u32	%p7343, %r42394, 1129032919;
	@%p7343 bra 	BB5_6837;

	setp.gt.u32	%p7344, %r42393, 1685539716;
	@%p7344 bra 	BB5_6836;

	setp.lt.u32	%p7345, %r42393, 1685539716;
	@%p7345 bra 	BB5_6837;

	setp.gt.u32	%p7346, %r42392, -209382721;
	@%p7346 bra 	BB5_6836;

	setp.lt.u32	%p7347, %r42392, -209382721;
	@%p7347 bra 	BB5_6837;

	setp.gt.u32	%p7348, %r42391, 1731252896;
	@%p7348 bra 	BB5_6836;

	setp.lt.u32	%p7349, %r42391, 1731252896;
	@%p7349 bra 	BB5_6837;

	setp.gt.u32	%p7350, %r42390, -156174812;
	@%p7350 bra 	BB5_6836;

	setp.lt.u32	%p7351, %r42390, -156174812;
	@%p7351 bra 	BB5_6837;

	setp.gt.u32	%p7352, %r42389, 514588670;
	@%p7352 bra 	BB5_6836;

	setp.lt.u32	%p7353, %r42389, 514588670;
	@%p7353 bra 	BB5_6837;

	setp.gt.u32	%p7354, %r42388, -1319895041;
	@%p7354 bra 	BB5_6836;

	setp.lt.u32	%p7355, %r42388, -1319895041;
	@%p7355 bra 	BB5_6837;

	setp.gt.u32	%p7356, %r42387, -1174470657;
	@%p7356 bra 	BB5_6836;

	setp.lt.u32	%p7357, %r42387, -1174470657;
	setp.lt.u32	%p7358, %r42386, -21845;
	or.pred  	%p7359, %p7357, %p7358;
	@%p7359 bra 	BB5_6837;

BB5_6836:
	mov.u32 	%r42434, -21845;
	mov.u32 	%r42435, -1174470657;
	mov.u32 	%r42436, -1319895041;
	mov.u32 	%r42437, 514588670;
	mov.u32 	%r42438, -156174812;
	mov.u32 	%r42439, 1731252896;
	mov.u32 	%r42440, -209382721;
	mov.u32 	%r42441, 1685539716;
	mov.u32 	%r42442, 1129032919;
	mov.u32 	%r42443, 1260103606;
	mov.u32 	%r42444, 964683418;
	mov.u32 	%r42445, 436277738;
	// inline asm
	sub.cc.u32 %r42386, %r42386, %r42434;
subc.cc.u32 %r42387, %r42387, %r42435;
subc.cc.u32 %r42388, %r42388, %r42436;
subc.cc.u32 %r42389, %r42389, %r42437;
subc.cc.u32 %r42390, %r42390, %r42438;
subc.cc.u32 %r42391, %r42391, %r42439;
subc.cc.u32 %r42392, %r42392, %r42440;
subc.cc.u32 %r42393, %r42393, %r42441;
subc.cc.u32 %r42394, %r42394, %r42442;
subc.cc.u32 %r42395, %r42395, %r42443;
subc.cc.u32 %r42396, %r42396, %r42444;
subc.u32 %r42397, %r42397, %r42445;

	// inline asm

BB5_6837:
	// Callseq Start 297
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r42386;
	st.param.b32	[param0+4], %r42387;
	st.param.b32	[param0+8], %r42388;
	st.param.b32	[param0+12], %r42389;
	st.param.b32	[param0+16], %r42390;
	st.param.b32	[param0+20], %r42391;
	st.param.b32	[param0+24], %r42392;
	st.param.b32	[param0+28], %r42393;
	st.param.b32	[param0+32], %r42394;
	st.param.b32	[param0+36], %r42395;
	st.param.b32	[param0+40], %r42396;
	st.param.b32	[param0+44], %r42397;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r41464;
	st.param.b32	[param1+4], %r41465;
	st.param.b32	[param1+8], %r41466;
	st.param.b32	[param1+12], %r41467;
	st.param.b32	[param1+16], %r41468;
	st.param.b32	[param1+20], %r41469;
	st.param.b32	[param1+24], %r41470;
	st.param.b32	[param1+28], %r41471;
	st.param.b32	[param1+32], %r41472;
	st.param.b32	[param1+36], %r41473;
	st.param.b32	[param1+40], %r41474;
	st.param.b32	[param1+44], %r41475;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r42482, [retval0+0];
	ld.param.b32	%r42483, [retval0+4];
	ld.param.b32	%r42484, [retval0+8];
	ld.param.b32	%r42485, [retval0+12];
	ld.param.b32	%r42486, [retval0+16];
	ld.param.b32	%r42487, [retval0+20];
	ld.param.b32	%r42488, [retval0+24];
	ld.param.b32	%r42489, [retval0+28];
	ld.param.b32	%r42490, [retval0+32];
	ld.param.b32	%r42491, [retval0+36];
	ld.param.b32	%r42492, [retval0+40];
	ld.param.b32	%r42493, [retval0+44];
	
	//{
	}// Callseq End 297
	mov.u32 	%r51447, %r42487;
	mov.u32 	%r51452, %r42482;
	mov.u32 	%r51445, %r42489;
	mov.u32 	%r51450, %r42484;
	mov.u32 	%r51443, %r42491;
	mov.u32 	%r51448, %r42486;
	mov.u32 	%r51441, %r42493;
	mov.u32 	%r51446, %r42488;
	mov.u32 	%r51451, %r42483;
	mov.u32 	%r51444, %r42490;
	mov.u32 	%r51449, %r42485;
	mov.u32 	%r51442, %r42492;
	// inline asm
	sub.cc.u32 %r51452, %r51452, %r16663;
subc.cc.u32 %r51451, %r51451, %r16664;
subc.cc.u32 %r51450, %r51450, %r16665;
subc.cc.u32 %r51449, %r51449, %r16666;
subc.cc.u32 %r51448, %r51448, %r16667;
subc.cc.u32 %r51447, %r51447, %r16668;
subc.cc.u32 %r51446, %r51446, %r16669;
subc.cc.u32 %r51445, %r51445, %r16670;
subc.cc.u32 %r51444, %r51444, %r16671;
subc.cc.u32 %r51443, %r51443, %r16672;
subc.cc.u32 %r51442, %r51442, %r16673;
subc.u32 %r51441, %r51441, %r16674;

	// inline asm
	setp.gt.u32	%p7360, %r42493, %r16674;
	@%p7360 bra 	BB5_6860;

	setp.lt.u32	%p7361, %r42493, %r16674;
	@%p7361 bra 	BB5_6859;

	setp.gt.u32	%p7362, %r42492, %r16673;
	@%p7362 bra 	BB5_6860;

	setp.lt.u32	%p7363, %r42492, %r16673;
	@%p7363 bra 	BB5_6859;

	setp.gt.u32	%p7364, %r42491, %r16672;
	@%p7364 bra 	BB5_6860;

	setp.lt.u32	%p7365, %r42491, %r16672;
	@%p7365 bra 	BB5_6859;

	setp.gt.u32	%p7366, %r42490, %r16671;
	@%p7366 bra 	BB5_6860;

	setp.lt.u32	%p7367, %r42490, %r16671;
	@%p7367 bra 	BB5_6859;

	setp.gt.u32	%p7368, %r42489, %r16670;
	@%p7368 bra 	BB5_6860;

	setp.lt.u32	%p7369, %r42489, %r16670;
	@%p7369 bra 	BB5_6859;

	setp.gt.u32	%p7370, %r42488, %r16669;
	@%p7370 bra 	BB5_6860;

	setp.lt.u32	%p7371, %r42488, %r16669;
	@%p7371 bra 	BB5_6859;

	setp.gt.u32	%p7372, %r42487, %r16668;
	@%p7372 bra 	BB5_6860;

	setp.lt.u32	%p7373, %r42487, %r16668;
	@%p7373 bra 	BB5_6859;

	setp.gt.u32	%p7374, %r42486, %r16667;
	@%p7374 bra 	BB5_6860;

	setp.lt.u32	%p7375, %r42486, %r16667;
	@%p7375 bra 	BB5_6859;

	setp.gt.u32	%p7376, %r42485, %r16666;
	@%p7376 bra 	BB5_6860;

	setp.lt.u32	%p7377, %r42485, %r16666;
	@%p7377 bra 	BB5_6859;

	setp.gt.u32	%p7378, %r42484, %r16665;
	@%p7378 bra 	BB5_6860;

	setp.lt.u32	%p7379, %r42484, %r16665;
	@%p7379 bra 	BB5_6859;

	setp.gt.u32	%p7380, %r42483, %r16664;
	@%p7380 bra 	BB5_6860;

	setp.ge.u32	%p7381, %r42483, %r16664;
	setp.ge.u32	%p7382, %r42482, %r16663;
	and.pred  	%p7383, %p7381, %p7382;
	@%p7383 bra 	BB5_6860;

BB5_6859:
	mov.u32 	%r42506, -21845;
	mov.u32 	%r42507, -1174470657;
	mov.u32 	%r42508, -1319895041;
	mov.u32 	%r42509, 514588670;
	mov.u32 	%r42510, -156174812;
	mov.u32 	%r42511, 1731252896;
	mov.u32 	%r42512, -209382721;
	mov.u32 	%r42513, 1685539716;
	mov.u32 	%r42514, 1129032919;
	mov.u32 	%r42515, 1260103606;
	mov.u32 	%r42516, 964683418;
	mov.u32 	%r42517, 436277738;
	// inline asm
	add.cc.u32 %r51452, %r51452, %r42506;
addc.cc.u32 %r51451, %r51451, %r42507;
addc.cc.u32 %r51450, %r51450, %r42508;
addc.cc.u32 %r51449, %r51449, %r42509;
addc.cc.u32 %r51448, %r51448, %r42510;
addc.cc.u32 %r51447, %r51447, %r42511;
addc.cc.u32 %r51446, %r51446, %r42512;
addc.cc.u32 %r51445, %r51445, %r42513;
addc.cc.u32 %r51444, %r51444, %r42514;
addc.cc.u32 %r51443, %r51443, %r42515;
addc.cc.u32 %r51442, %r51442, %r42516;
addc.u32 %r51441, %r51441, %r42517;

	// inline asm

BB5_6860:
	mov.u32 	%r51458, %r51446;
	mov.u32 	%r51453, %r51441;
	mov.u32 	%r51460, %r51448;
	mov.u32 	%r51455, %r51443;
	mov.u32 	%r51462, %r51450;
	mov.u32 	%r51457, %r51445;
	mov.u32 	%r51464, %r51452;
	mov.u32 	%r51459, %r51447;
	mov.u32 	%r51454, %r51442;
	mov.u32 	%r51461, %r51449;
	mov.u32 	%r51456, %r51444;
	mov.u32 	%r51463, %r51451;
	// inline asm
	sub.cc.u32 %r51464, %r51464, %r16687;
subc.cc.u32 %r51463, %r51463, %r16688;
subc.cc.u32 %r51462, %r51462, %r16689;
subc.cc.u32 %r51461, %r51461, %r16690;
subc.cc.u32 %r51460, %r51460, %r16691;
subc.cc.u32 %r51459, %r51459, %r16692;
subc.cc.u32 %r51458, %r51458, %r16693;
subc.cc.u32 %r51457, %r51457, %r16694;
subc.cc.u32 %r51456, %r51456, %r16695;
subc.cc.u32 %r51455, %r51455, %r16696;
subc.cc.u32 %r51454, %r51454, %r16697;
subc.u32 %r51453, %r51453, %r16698;

	// inline asm
	setp.gt.u32	%p7384, %r51441, %r16698;
	@%p7384 bra 	BB5_6883;

	setp.lt.u32	%p7385, %r51441, %r16698;
	@%p7385 bra 	BB5_6882;

	setp.gt.u32	%p7386, %r51442, %r16697;
	@%p7386 bra 	BB5_6883;

	setp.lt.u32	%p7387, %r51442, %r16697;
	@%p7387 bra 	BB5_6882;

	setp.gt.u32	%p7388, %r51443, %r16696;
	@%p7388 bra 	BB5_6883;

	setp.lt.u32	%p7389, %r51443, %r16696;
	@%p7389 bra 	BB5_6882;

	setp.gt.u32	%p7390, %r51444, %r16695;
	@%p7390 bra 	BB5_6883;

	setp.lt.u32	%p7391, %r51444, %r16695;
	@%p7391 bra 	BB5_6882;

	setp.gt.u32	%p7392, %r51445, %r16694;
	@%p7392 bra 	BB5_6883;

	setp.lt.u32	%p7393, %r51445, %r16694;
	@%p7393 bra 	BB5_6882;

	setp.gt.u32	%p7394, %r51446, %r16693;
	@%p7394 bra 	BB5_6883;

	setp.lt.u32	%p7395, %r51446, %r16693;
	@%p7395 bra 	BB5_6882;

	setp.gt.u32	%p7396, %r51447, %r16692;
	@%p7396 bra 	BB5_6883;

	setp.lt.u32	%p7397, %r51447, %r16692;
	@%p7397 bra 	BB5_6882;

	setp.gt.u32	%p7398, %r51448, %r16691;
	@%p7398 bra 	BB5_6883;

	setp.lt.u32	%p7399, %r51448, %r16691;
	@%p7399 bra 	BB5_6882;

	setp.gt.u32	%p7400, %r51449, %r16690;
	@%p7400 bra 	BB5_6883;

	setp.lt.u32	%p7401, %r51449, %r16690;
	@%p7401 bra 	BB5_6882;

	setp.gt.u32	%p7402, %r51450, %r16689;
	@%p7402 bra 	BB5_6883;

	setp.lt.u32	%p7403, %r51450, %r16689;
	@%p7403 bra 	BB5_6882;

	setp.gt.u32	%p7404, %r51451, %r16688;
	@%p7404 bra 	BB5_6883;

	setp.ge.u32	%p7405, %r51451, %r16688;
	setp.ge.u32	%p7406, %r51452, %r16687;
	and.pred  	%p7407, %p7405, %p7406;
	@%p7407 bra 	BB5_6883;

BB5_6882:
	mov.u32 	%r42578, -21845;
	mov.u32 	%r42579, -1174470657;
	mov.u32 	%r42580, -1319895041;
	mov.u32 	%r42581, 514588670;
	mov.u32 	%r42582, -156174812;
	mov.u32 	%r42583, 1731252896;
	mov.u32 	%r42584, -209382721;
	mov.u32 	%r42585, 1685539716;
	mov.u32 	%r42586, 1129032919;
	mov.u32 	%r42587, 1260103606;
	mov.u32 	%r42588, 964683418;
	mov.u32 	%r42589, 436277738;
	// inline asm
	add.cc.u32 %r51464, %r51464, %r42578;
addc.cc.u32 %r51463, %r51463, %r42579;
addc.cc.u32 %r51462, %r51462, %r42580;
addc.cc.u32 %r51461, %r51461, %r42581;
addc.cc.u32 %r51460, %r51460, %r42582;
addc.cc.u32 %r51459, %r51459, %r42583;
addc.cc.u32 %r51458, %r51458, %r42584;
addc.cc.u32 %r51457, %r51457, %r42585;
addc.cc.u32 %r51456, %r51456, %r42586;
addc.cc.u32 %r51455, %r51455, %r42587;
addc.cc.u32 %r51454, %r51454, %r42588;
addc.u32 %r51453, %r51453, %r42589;

	// inline asm

BB5_6883:
	mov.u32 	%r42611, %r16672;
	mov.u32 	%r42606, %r16667;
	mov.u32 	%r42613, %r16674;
	mov.u32 	%r42608, %r16669;
	mov.u32 	%r42603, %r16664;
	mov.u32 	%r42610, %r16671;
	mov.u32 	%r42605, %r16666;
	mov.u32 	%r42612, %r16673;
	mov.u32 	%r42607, %r16668;
	mov.u32 	%r42602, %r16663;
	mov.u32 	%r42609, %r16670;
	mov.u32 	%r42604, %r16665;
	// inline asm
	sub.cc.u32 %r42602, %r42602, %r16687;
subc.cc.u32 %r42603, %r42603, %r16688;
subc.cc.u32 %r42604, %r42604, %r16689;
subc.cc.u32 %r42605, %r42605, %r16690;
subc.cc.u32 %r42606, %r42606, %r16691;
subc.cc.u32 %r42607, %r42607, %r16692;
subc.cc.u32 %r42608, %r42608, %r16693;
subc.cc.u32 %r42609, %r42609, %r16694;
subc.cc.u32 %r42610, %r42610, %r16695;
subc.cc.u32 %r42611, %r42611, %r16696;
subc.cc.u32 %r42612, %r42612, %r16697;
subc.u32 %r42613, %r42613, %r16698;

	// inline asm
	setp.gt.u32	%p7408, %r16674, %r16698;
	@%p7408 bra 	BB5_6906;

	setp.lt.u32	%p7409, %r16674, %r16698;
	@%p7409 bra 	BB5_6905;

	setp.gt.u32	%p7410, %r16673, %r16697;
	@%p7410 bra 	BB5_6906;

	setp.lt.u32	%p7411, %r16673, %r16697;
	@%p7411 bra 	BB5_6905;

	setp.gt.u32	%p7412, %r16672, %r16696;
	@%p7412 bra 	BB5_6906;

	setp.lt.u32	%p7413, %r16672, %r16696;
	@%p7413 bra 	BB5_6905;

	setp.gt.u32	%p7414, %r16671, %r16695;
	@%p7414 bra 	BB5_6906;

	setp.lt.u32	%p7415, %r16671, %r16695;
	@%p7415 bra 	BB5_6905;

	setp.gt.u32	%p7416, %r16670, %r16694;
	@%p7416 bra 	BB5_6906;

	setp.lt.u32	%p7417, %r16670, %r16694;
	@%p7417 bra 	BB5_6905;

	setp.gt.u32	%p7418, %r16669, %r16693;
	@%p7418 bra 	BB5_6906;

	setp.lt.u32	%p7419, %r16669, %r16693;
	@%p7419 bra 	BB5_6905;

	setp.gt.u32	%p7420, %r16668, %r16692;
	@%p7420 bra 	BB5_6906;

	setp.lt.u32	%p7421, %r16668, %r16692;
	@%p7421 bra 	BB5_6905;

	setp.gt.u32	%p7422, %r16667, %r16691;
	@%p7422 bra 	BB5_6906;

	setp.lt.u32	%p7423, %r16667, %r16691;
	@%p7423 bra 	BB5_6905;

	setp.gt.u32	%p7424, %r16666, %r16690;
	@%p7424 bra 	BB5_6906;

	setp.lt.u32	%p7425, %r16666, %r16690;
	@%p7425 bra 	BB5_6905;

	setp.gt.u32	%p7426, %r16665, %r16689;
	@%p7426 bra 	BB5_6906;

	setp.lt.u32	%p7427, %r16665, %r16689;
	@%p7427 bra 	BB5_6905;

	setp.gt.u32	%p7428, %r16664, %r16688;
	@%p7428 bra 	BB5_6906;

	setp.ge.u32	%p7429, %r16664, %r16688;
	setp.ge.u32	%p7430, %r16663, %r16687;
	and.pred  	%p7431, %p7429, %p7430;
	@%p7431 bra 	BB5_6906;

BB5_6905:
	mov.u32 	%r42650, -21845;
	mov.u32 	%r42651, -1174470657;
	mov.u32 	%r42652, -1319895041;
	mov.u32 	%r42653, 514588670;
	mov.u32 	%r42654, -156174812;
	mov.u32 	%r42655, 1731252896;
	mov.u32 	%r42656, -209382721;
	mov.u32 	%r42657, 1685539716;
	mov.u32 	%r42658, 1129032919;
	mov.u32 	%r42659, 1260103606;
	mov.u32 	%r42660, 964683418;
	mov.u32 	%r42661, 436277738;
	// inline asm
	add.cc.u32 %r42602, %r42602, %r42650;
addc.cc.u32 %r42603, %r42603, %r42651;
addc.cc.u32 %r42604, %r42604, %r42652;
addc.cc.u32 %r42605, %r42605, %r42653;
addc.cc.u32 %r42606, %r42606, %r42654;
addc.cc.u32 %r42607, %r42607, %r42655;
addc.cc.u32 %r42608, %r42608, %r42656;
addc.cc.u32 %r42609, %r42609, %r42657;
addc.cc.u32 %r42610, %r42610, %r42658;
addc.cc.u32 %r42611, %r42611, %r42659;
addc.cc.u32 %r42612, %r42612, %r42660;
addc.u32 %r42613, %r42613, %r42661;

	// inline asm

BB5_6906:
	// Callseq Start 298
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r42602;
	st.param.b32	[param0+4], %r42603;
	st.param.b32	[param0+8], %r42604;
	st.param.b32	[param0+12], %r42605;
	st.param.b32	[param0+16], %r42606;
	st.param.b32	[param0+20], %r42607;
	st.param.b32	[param0+24], %r42608;
	st.param.b32	[param0+28], %r42609;
	st.param.b32	[param0+32], %r42610;
	st.param.b32	[param0+36], %r42611;
	st.param.b32	[param0+40], %r42612;
	st.param.b32	[param0+44], %r42613;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r15979;
	st.param.b32	[param1+4], %r15980;
	st.param.b32	[param1+8], %r15981;
	st.param.b32	[param1+12], %r15982;
	st.param.b32	[param1+16], %r15983;
	st.param.b32	[param1+20], %r15984;
	st.param.b32	[param1+24], %r15985;
	st.param.b32	[param1+28], %r15986;
	st.param.b32	[param1+32], %r15987;
	st.param.b32	[param1+36], %r15988;
	st.param.b32	[param1+40], %r15989;
	st.param.b32	[param1+44], %r15990;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r16891, [retval0+0];
	ld.param.b32	%r16892, [retval0+4];
	ld.param.b32	%r16893, [retval0+8];
	ld.param.b32	%r16894, [retval0+12];
	ld.param.b32	%r16895, [retval0+16];
	ld.param.b32	%r16896, [retval0+20];
	ld.param.b32	%r16897, [retval0+24];
	ld.param.b32	%r16898, [retval0+28];
	ld.param.b32	%r16899, [retval0+32];
	ld.param.b32	%r16900, [retval0+36];
	ld.param.b32	%r16901, [retval0+40];
	ld.param.b32	%r16902, [retval0+44];
	
	//{
	}// Callseq End 298
	// Callseq Start 299
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r51464;
	st.param.b32	[param0+4], %r51463;
	st.param.b32	[param0+8], %r51462;
	st.param.b32	[param0+12], %r51461;
	st.param.b32	[param0+16], %r51460;
	st.param.b32	[param0+20], %r51459;
	st.param.b32	[param0+24], %r51458;
	st.param.b32	[param0+28], %r51457;
	st.param.b32	[param0+32], %r51456;
	st.param.b32	[param0+36], %r51455;
	st.param.b32	[param0+40], %r51454;
	st.param.b32	[param0+44], %r51453;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r51308;
	st.param.b32	[param1+4], %r51307;
	st.param.b32	[param1+8], %r51306;
	st.param.b32	[param1+12], %r51305;
	st.param.b32	[param1+16], %r51304;
	st.param.b32	[param1+20], %r51303;
	st.param.b32	[param1+24], %r51302;
	st.param.b32	[param1+28], %r51301;
	st.param.b32	[param1+32], %r51300;
	st.param.b32	[param1+36], %r51299;
	st.param.b32	[param1+40], %r51298;
	st.param.b32	[param1+44], %r51297;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r16903, [retval0+0];
	ld.param.b32	%r16904, [retval0+4];
	ld.param.b32	%r16905, [retval0+8];
	ld.param.b32	%r16906, [retval0+12];
	ld.param.b32	%r16907, [retval0+16];
	ld.param.b32	%r16908, [retval0+20];
	ld.param.b32	%r16909, [retval0+24];
	ld.param.b32	%r16910, [retval0+28];
	ld.param.b32	%r16911, [retval0+32];
	ld.param.b32	%r16912, [retval0+36];
	ld.param.b32	%r16913, [retval0+40];
	ld.param.b32	%r16914, [retval0+44];
	
	//{
	}// Callseq End 299
	// inline asm
	add.cc.u32 %r51464, %r51464, %r42602;
addc.cc.u32 %r51463, %r51463, %r42603;
addc.cc.u32 %r51462, %r51462, %r42604;
addc.cc.u32 %r51461, %r51461, %r42605;
addc.cc.u32 %r51460, %r51460, %r42606;
addc.cc.u32 %r51459, %r51459, %r42607;
addc.cc.u32 %r51458, %r51458, %r42608;
addc.cc.u32 %r51457, %r51457, %r42609;
addc.cc.u32 %r51456, %r51456, %r42610;
addc.cc.u32 %r51455, %r51455, %r42611;
addc.cc.u32 %r51454, %r51454, %r42612;
addc.u32 %r51453, %r51453, %r42613;

	// inline asm
	setp.gt.u32	%p7432, %r51453, 436277738;
	@%p7432 bra 	BB5_6928;

	setp.lt.u32	%p7433, %r51453, 436277738;
	@%p7433 bra 	BB5_6929;

	setp.gt.u32	%p7434, %r51454, 964683418;
	@%p7434 bra 	BB5_6928;

	setp.lt.u32	%p7435, %r51454, 964683418;
	@%p7435 bra 	BB5_6929;

	setp.gt.u32	%p7436, %r51455, 1260103606;
	@%p7436 bra 	BB5_6928;

	setp.lt.u32	%p7437, %r51455, 1260103606;
	@%p7437 bra 	BB5_6929;

	setp.gt.u32	%p7438, %r51456, 1129032919;
	@%p7438 bra 	BB5_6928;

	setp.lt.u32	%p7439, %r51456, 1129032919;
	@%p7439 bra 	BB5_6929;

	setp.gt.u32	%p7440, %r51457, 1685539716;
	@%p7440 bra 	BB5_6928;

	setp.lt.u32	%p7441, %r51457, 1685539716;
	@%p7441 bra 	BB5_6929;

	setp.gt.u32	%p7442, %r51458, -209382721;
	@%p7442 bra 	BB5_6928;

	setp.lt.u32	%p7443, %r51458, -209382721;
	@%p7443 bra 	BB5_6929;

	setp.gt.u32	%p7444, %r51459, 1731252896;
	@%p7444 bra 	BB5_6928;

	setp.lt.u32	%p7445, %r51459, 1731252896;
	@%p7445 bra 	BB5_6929;

	setp.gt.u32	%p7446, %r51460, -156174812;
	@%p7446 bra 	BB5_6928;

	setp.lt.u32	%p7447, %r51460, -156174812;
	@%p7447 bra 	BB5_6929;

	setp.gt.u32	%p7448, %r51461, 514588670;
	@%p7448 bra 	BB5_6928;

	setp.lt.u32	%p7449, %r51461, 514588670;
	@%p7449 bra 	BB5_6929;

	setp.gt.u32	%p7450, %r51462, -1319895041;
	@%p7450 bra 	BB5_6928;

	setp.lt.u32	%p7451, %r51462, -1319895041;
	@%p7451 bra 	BB5_6929;

	setp.gt.u32	%p7452, %r51463, -1174470657;
	@%p7452 bra 	BB5_6928;

	setp.lt.u32	%p7453, %r51463, -1174470657;
	setp.lt.u32	%p7454, %r51464, -21845;
	or.pred  	%p7455, %p7453, %p7454;
	@%p7455 bra 	BB5_6929;

BB5_6928:
	mov.u32 	%r42722, -21845;
	mov.u32 	%r42723, -1174470657;
	mov.u32 	%r42724, -1319895041;
	mov.u32 	%r42725, 514588670;
	mov.u32 	%r42726, -156174812;
	mov.u32 	%r42727, 1731252896;
	mov.u32 	%r42728, -209382721;
	mov.u32 	%r42729, 1685539716;
	mov.u32 	%r42730, 1129032919;
	mov.u32 	%r42731, 1260103606;
	mov.u32 	%r42732, 964683418;
	mov.u32 	%r42733, 436277738;
	// inline asm
	sub.cc.u32 %r51464, %r51464, %r42722;
subc.cc.u32 %r51463, %r51463, %r42723;
subc.cc.u32 %r51462, %r51462, %r42724;
subc.cc.u32 %r51461, %r51461, %r42725;
subc.cc.u32 %r51460, %r51460, %r42726;
subc.cc.u32 %r51459, %r51459, %r42727;
subc.cc.u32 %r51458, %r51458, %r42728;
subc.cc.u32 %r51457, %r51457, %r42729;
subc.cc.u32 %r51456, %r51456, %r42730;
subc.cc.u32 %r51455, %r51455, %r42731;
subc.cc.u32 %r51454, %r51454, %r42732;
subc.u32 %r51453, %r51453, %r42733;

	// inline asm

BB5_6929:
	// Callseq Start 300
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r51464;
	st.param.b32	[param0+4], %r51463;
	st.param.b32	[param0+8], %r51462;
	st.param.b32	[param0+12], %r51461;
	st.param.b32	[param0+16], %r51460;
	st.param.b32	[param0+20], %r51459;
	st.param.b32	[param0+24], %r51458;
	st.param.b32	[param0+28], %r51457;
	st.param.b32	[param0+32], %r51456;
	st.param.b32	[param0+36], %r51455;
	st.param.b32	[param0+40], %r51454;
	st.param.b32	[param0+44], %r51453;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r41666;
	st.param.b32	[param1+4], %r41667;
	st.param.b32	[param1+8], %r41668;
	st.param.b32	[param1+12], %r41669;
	st.param.b32	[param1+16], %r41670;
	st.param.b32	[param1+20], %r41671;
	st.param.b32	[param1+24], %r41672;
	st.param.b32	[param1+28], %r41673;
	st.param.b32	[param1+32], %r41674;
	st.param.b32	[param1+36], %r41675;
	st.param.b32	[param1+40], %r41676;
	st.param.b32	[param1+44], %r41677;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r42770, [retval0+0];
	ld.param.b32	%r42771, [retval0+4];
	ld.param.b32	%r42772, [retval0+8];
	ld.param.b32	%r42773, [retval0+12];
	ld.param.b32	%r42774, [retval0+16];
	ld.param.b32	%r42775, [retval0+20];
	ld.param.b32	%r42776, [retval0+24];
	ld.param.b32	%r42777, [retval0+28];
	ld.param.b32	%r42778, [retval0+32];
	ld.param.b32	%r42779, [retval0+36];
	ld.param.b32	%r42780, [retval0+40];
	ld.param.b32	%r42781, [retval0+44];
	
	//{
	}// Callseq End 300
	mov.u32 	%r51495, %r42775;
	mov.u32 	%r51500, %r42770;
	mov.u32 	%r51493, %r42777;
	mov.u32 	%r51498, %r42772;
	mov.u32 	%r51491, %r42779;
	mov.u32 	%r51496, %r42774;
	mov.u32 	%r51489, %r42781;
	mov.u32 	%r51494, %r42776;
	mov.u32 	%r51499, %r42771;
	mov.u32 	%r51492, %r42778;
	mov.u32 	%r51497, %r42773;
	mov.u32 	%r51490, %r42780;
	// inline asm
	sub.cc.u32 %r51500, %r51500, %r16891;
subc.cc.u32 %r51499, %r51499, %r16892;
subc.cc.u32 %r51498, %r51498, %r16893;
subc.cc.u32 %r51497, %r51497, %r16894;
subc.cc.u32 %r51496, %r51496, %r16895;
subc.cc.u32 %r51495, %r51495, %r16896;
subc.cc.u32 %r51494, %r51494, %r16897;
subc.cc.u32 %r51493, %r51493, %r16898;
subc.cc.u32 %r51492, %r51492, %r16899;
subc.cc.u32 %r51491, %r51491, %r16900;
subc.cc.u32 %r51490, %r51490, %r16901;
subc.u32 %r51489, %r51489, %r16902;

	// inline asm
	setp.gt.u32	%p7456, %r42781, %r16902;
	@%p7456 bra 	BB5_6952;

	setp.lt.u32	%p7457, %r42781, %r16902;
	@%p7457 bra 	BB5_6951;

	setp.gt.u32	%p7458, %r42780, %r16901;
	@%p7458 bra 	BB5_6952;

	setp.lt.u32	%p7459, %r42780, %r16901;
	@%p7459 bra 	BB5_6951;

	setp.gt.u32	%p7460, %r42779, %r16900;
	@%p7460 bra 	BB5_6952;

	setp.lt.u32	%p7461, %r42779, %r16900;
	@%p7461 bra 	BB5_6951;

	setp.gt.u32	%p7462, %r42778, %r16899;
	@%p7462 bra 	BB5_6952;

	setp.lt.u32	%p7463, %r42778, %r16899;
	@%p7463 bra 	BB5_6951;

	setp.gt.u32	%p7464, %r42777, %r16898;
	@%p7464 bra 	BB5_6952;

	setp.lt.u32	%p7465, %r42777, %r16898;
	@%p7465 bra 	BB5_6951;

	setp.gt.u32	%p7466, %r42776, %r16897;
	@%p7466 bra 	BB5_6952;

	setp.lt.u32	%p7467, %r42776, %r16897;
	@%p7467 bra 	BB5_6951;

	setp.gt.u32	%p7468, %r42775, %r16896;
	@%p7468 bra 	BB5_6952;

	setp.lt.u32	%p7469, %r42775, %r16896;
	@%p7469 bra 	BB5_6951;

	setp.gt.u32	%p7470, %r42774, %r16895;
	@%p7470 bra 	BB5_6952;

	setp.lt.u32	%p7471, %r42774, %r16895;
	@%p7471 bra 	BB5_6951;

	setp.gt.u32	%p7472, %r42773, %r16894;
	@%p7472 bra 	BB5_6952;

	setp.lt.u32	%p7473, %r42773, %r16894;
	@%p7473 bra 	BB5_6951;

	setp.gt.u32	%p7474, %r42772, %r16893;
	@%p7474 bra 	BB5_6952;

	setp.lt.u32	%p7475, %r42772, %r16893;
	@%p7475 bra 	BB5_6951;

	setp.gt.u32	%p7476, %r42771, %r16892;
	@%p7476 bra 	BB5_6952;

	setp.ge.u32	%p7477, %r42771, %r16892;
	setp.ge.u32	%p7478, %r42770, %r16891;
	and.pred  	%p7479, %p7477, %p7478;
	@%p7479 bra 	BB5_6952;

BB5_6951:
	mov.u32 	%r42794, -21845;
	mov.u32 	%r42795, -1174470657;
	mov.u32 	%r42796, -1319895041;
	mov.u32 	%r42797, 514588670;
	mov.u32 	%r42798, -156174812;
	mov.u32 	%r42799, 1731252896;
	mov.u32 	%r42800, -209382721;
	mov.u32 	%r42801, 1685539716;
	mov.u32 	%r42802, 1129032919;
	mov.u32 	%r42803, 1260103606;
	mov.u32 	%r42804, 964683418;
	mov.u32 	%r42805, 436277738;
	// inline asm
	add.cc.u32 %r51500, %r51500, %r42794;
addc.cc.u32 %r51499, %r51499, %r42795;
addc.cc.u32 %r51498, %r51498, %r42796;
addc.cc.u32 %r51497, %r51497, %r42797;
addc.cc.u32 %r51496, %r51496, %r42798;
addc.cc.u32 %r51495, %r51495, %r42799;
addc.cc.u32 %r51494, %r51494, %r42800;
addc.cc.u32 %r51493, %r51493, %r42801;
addc.cc.u32 %r51492, %r51492, %r42802;
addc.cc.u32 %r51491, %r51491, %r42803;
addc.cc.u32 %r51490, %r51490, %r42804;
addc.u32 %r51489, %r51489, %r42805;

	// inline asm

BB5_6952:
	mov.u32 	%r51501, %r51489;
	mov.u32 	%r51508, %r51496;
	mov.u32 	%r51503, %r51491;
	mov.u32 	%r51510, %r51498;
	mov.u32 	%r51505, %r51493;
	mov.u32 	%r51512, %r51500;
	mov.u32 	%r51507, %r51495;
	mov.u32 	%r51502, %r51490;
	mov.u32 	%r51509, %r51497;
	mov.u32 	%r51504, %r51492;
	mov.u32 	%r51511, %r51499;
	mov.u32 	%r51506, %r51494;
	// inline asm
	sub.cc.u32 %r51512, %r51512, %r16903;
subc.cc.u32 %r51511, %r51511, %r16904;
subc.cc.u32 %r51510, %r51510, %r16905;
subc.cc.u32 %r51509, %r51509, %r16906;
subc.cc.u32 %r51508, %r51508, %r16907;
subc.cc.u32 %r51507, %r51507, %r16908;
subc.cc.u32 %r51506, %r51506, %r16909;
subc.cc.u32 %r51505, %r51505, %r16910;
subc.cc.u32 %r51504, %r51504, %r16911;
subc.cc.u32 %r51503, %r51503, %r16912;
subc.cc.u32 %r51502, %r51502, %r16913;
subc.u32 %r51501, %r51501, %r16914;

	// inline asm
	setp.gt.u32	%p7480, %r51489, %r16914;
	@%p7480 bra 	BB5_6975;

	setp.lt.u32	%p7481, %r51489, %r16914;
	@%p7481 bra 	BB5_6974;

	setp.gt.u32	%p7482, %r51490, %r16913;
	@%p7482 bra 	BB5_6975;

	setp.lt.u32	%p7483, %r51490, %r16913;
	@%p7483 bra 	BB5_6974;

	setp.gt.u32	%p7484, %r51491, %r16912;
	@%p7484 bra 	BB5_6975;

	setp.lt.u32	%p7485, %r51491, %r16912;
	@%p7485 bra 	BB5_6974;

	setp.gt.u32	%p7486, %r51492, %r16911;
	@%p7486 bra 	BB5_6975;

	setp.lt.u32	%p7487, %r51492, %r16911;
	@%p7487 bra 	BB5_6974;

	setp.gt.u32	%p7488, %r51493, %r16910;
	@%p7488 bra 	BB5_6975;

	setp.lt.u32	%p7489, %r51493, %r16910;
	@%p7489 bra 	BB5_6974;

	setp.gt.u32	%p7490, %r51494, %r16909;
	@%p7490 bra 	BB5_6975;

	setp.lt.u32	%p7491, %r51494, %r16909;
	@%p7491 bra 	BB5_6974;

	setp.gt.u32	%p7492, %r51495, %r16908;
	@%p7492 bra 	BB5_6975;

	setp.lt.u32	%p7493, %r51495, %r16908;
	@%p7493 bra 	BB5_6974;

	setp.gt.u32	%p7494, %r51496, %r16907;
	@%p7494 bra 	BB5_6975;

	setp.lt.u32	%p7495, %r51496, %r16907;
	@%p7495 bra 	BB5_6974;

	setp.gt.u32	%p7496, %r51497, %r16906;
	@%p7496 bra 	BB5_6975;

	setp.lt.u32	%p7497, %r51497, %r16906;
	@%p7497 bra 	BB5_6974;

	setp.gt.u32	%p7498, %r51498, %r16905;
	@%p7498 bra 	BB5_6975;

	setp.lt.u32	%p7499, %r51498, %r16905;
	@%p7499 bra 	BB5_6974;

	setp.gt.u32	%p7500, %r51499, %r16904;
	@%p7500 bra 	BB5_6975;

	setp.ge.u32	%p7501, %r51499, %r16904;
	setp.ge.u32	%p7502, %r51500, %r16903;
	and.pred  	%p7503, %p7501, %p7502;
	@%p7503 bra 	BB5_6975;

BB5_6974:
	mov.u32 	%r42866, -21845;
	mov.u32 	%r42867, -1174470657;
	mov.u32 	%r42868, -1319895041;
	mov.u32 	%r42869, 514588670;
	mov.u32 	%r42870, -156174812;
	mov.u32 	%r42871, 1731252896;
	mov.u32 	%r42872, -209382721;
	mov.u32 	%r42873, 1685539716;
	mov.u32 	%r42874, 1129032919;
	mov.u32 	%r42875, 1260103606;
	mov.u32 	%r42876, 964683418;
	mov.u32 	%r42877, 436277738;
	// inline asm
	add.cc.u32 %r51512, %r51512, %r42866;
addc.cc.u32 %r51511, %r51511, %r42867;
addc.cc.u32 %r51510, %r51510, %r42868;
addc.cc.u32 %r51509, %r51509, %r42869;
addc.cc.u32 %r51508, %r51508, %r42870;
addc.cc.u32 %r51507, %r51507, %r42871;
addc.cc.u32 %r51506, %r51506, %r42872;
addc.cc.u32 %r51505, %r51505, %r42873;
addc.cc.u32 %r51504, %r51504, %r42874;
addc.cc.u32 %r51503, %r51503, %r42875;
addc.cc.u32 %r51502, %r51502, %r42876;
addc.u32 %r51501, %r51501, %r42877;

	// inline asm

BB5_6975:
	mov.u32 	%r51518, %r16897;
	mov.u32 	%r51523, %r16892;
	mov.u32 	%r51516, %r16899;
	mov.u32 	%r51521, %r16894;
	mov.u32 	%r51514, %r16901;
	mov.u32 	%r51519, %r16896;
	mov.u32 	%r51524, %r16891;
	mov.u32 	%r51517, %r16898;
	mov.u32 	%r51522, %r16893;
	mov.u32 	%r51515, %r16900;
	mov.u32 	%r51520, %r16895;
	mov.u32 	%r51513, %r16902;
	// inline asm
	sub.cc.u32 %r51524, %r51524, %r16903;
subc.cc.u32 %r51523, %r51523, %r16904;
subc.cc.u32 %r51522, %r51522, %r16905;
subc.cc.u32 %r51521, %r51521, %r16906;
subc.cc.u32 %r51520, %r51520, %r16907;
subc.cc.u32 %r51519, %r51519, %r16908;
subc.cc.u32 %r51518, %r51518, %r16909;
subc.cc.u32 %r51517, %r51517, %r16910;
subc.cc.u32 %r51516, %r51516, %r16911;
subc.cc.u32 %r51515, %r51515, %r16912;
subc.cc.u32 %r51514, %r51514, %r16913;
subc.u32 %r51513, %r51513, %r16914;

	// inline asm
	setp.gt.u32	%p7504, %r16902, %r16914;
	@%p7504 bra 	BB5_6998;

	setp.lt.u32	%p7505, %r16902, %r16914;
	@%p7505 bra 	BB5_6997;

	setp.gt.u32	%p7506, %r16901, %r16913;
	@%p7506 bra 	BB5_6998;

	setp.lt.u32	%p7507, %r16901, %r16913;
	@%p7507 bra 	BB5_6997;

	setp.gt.u32	%p7508, %r16900, %r16912;
	@%p7508 bra 	BB5_6998;

	setp.lt.u32	%p7509, %r16900, %r16912;
	@%p7509 bra 	BB5_6997;

	setp.gt.u32	%p7510, %r16899, %r16911;
	@%p7510 bra 	BB5_6998;

	setp.lt.u32	%p7511, %r16899, %r16911;
	@%p7511 bra 	BB5_6997;

	setp.gt.u32	%p7512, %r16898, %r16910;
	@%p7512 bra 	BB5_6998;

	setp.lt.u32	%p7513, %r16898, %r16910;
	@%p7513 bra 	BB5_6997;

	setp.gt.u32	%p7514, %r16897, %r16909;
	@%p7514 bra 	BB5_6998;

	setp.lt.u32	%p7515, %r16897, %r16909;
	@%p7515 bra 	BB5_6997;

	setp.gt.u32	%p7516, %r16896, %r16908;
	@%p7516 bra 	BB5_6998;

	setp.lt.u32	%p7517, %r16896, %r16908;
	@%p7517 bra 	BB5_6997;

	setp.gt.u32	%p7518, %r16895, %r16907;
	@%p7518 bra 	BB5_6998;

	setp.lt.u32	%p7519, %r16895, %r16907;
	@%p7519 bra 	BB5_6997;

	setp.gt.u32	%p7520, %r16894, %r16906;
	@%p7520 bra 	BB5_6998;

	setp.lt.u32	%p7521, %r16894, %r16906;
	@%p7521 bra 	BB5_6997;

	setp.gt.u32	%p7522, %r16893, %r16905;
	@%p7522 bra 	BB5_6998;

	setp.lt.u32	%p7523, %r16893, %r16905;
	@%p7523 bra 	BB5_6997;

	setp.gt.u32	%p7524, %r16892, %r16904;
	@%p7524 bra 	BB5_6998;

	setp.ge.u32	%p7525, %r16892, %r16904;
	setp.ge.u32	%p7526, %r16891, %r16903;
	and.pred  	%p7527, %p7525, %p7526;
	@%p7527 bra 	BB5_6998;

BB5_6997:
	mov.u32 	%r42938, -21845;
	mov.u32 	%r42939, -1174470657;
	mov.u32 	%r42940, -1319895041;
	mov.u32 	%r42941, 514588670;
	mov.u32 	%r42942, -156174812;
	mov.u32 	%r42943, 1731252896;
	mov.u32 	%r42944, -209382721;
	mov.u32 	%r42945, 1685539716;
	mov.u32 	%r42946, 1129032919;
	mov.u32 	%r42947, 1260103606;
	mov.u32 	%r42948, 964683418;
	mov.u32 	%r42949, 436277738;
	// inline asm
	add.cc.u32 %r51524, %r51524, %r42938;
addc.cc.u32 %r51523, %r51523, %r42939;
addc.cc.u32 %r51522, %r51522, %r42940;
addc.cc.u32 %r51521, %r51521, %r42941;
addc.cc.u32 %r51520, %r51520, %r42942;
addc.cc.u32 %r51519, %r51519, %r42943;
addc.cc.u32 %r51518, %r51518, %r42944;
addc.cc.u32 %r51517, %r51517, %r42945;
addc.cc.u32 %r51516, %r51516, %r42946;
addc.cc.u32 %r51515, %r51515, %r42947;
addc.cc.u32 %r51514, %r51514, %r42948;
addc.u32 %r51513, %r51513, %r42949;

	// inline asm

BB5_6998:
	// Callseq Start 301
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r51189;
	st.param.b32	[param0+4], %r51190;
	st.param.b32	[param0+8], %r51191;
	st.param.b32	[param0+12], %r51192;
	st.param.b32	[param0+16], %r51193;
	st.param.b32	[param0+20], %r51194;
	st.param.b32	[param0+24], %r51195;
	st.param.b32	[param0+28], %r51196;
	st.param.b32	[param0+32], %r51197;
	st.param.b32	[param0+36], %r51198;
	st.param.b32	[param0+40], %r51199;
	st.param.b32	[param0+44], %r51200;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r10267;
	st.param.b32	[param1+4], %r10268;
	st.param.b32	[param1+8], %r10269;
	st.param.b32	[param1+12], %r10270;
	st.param.b32	[param1+16], %r10271;
	st.param.b32	[param1+20], %r10272;
	st.param.b32	[param1+24], %r10273;
	st.param.b32	[param1+28], %r10274;
	st.param.b32	[param1+32], %r10275;
	st.param.b32	[param1+36], %r10276;
	st.param.b32	[param1+40], %r10277;
	st.param.b32	[param1+44], %r10278;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r17095, [retval0+0];
	ld.param.b32	%r17096, [retval0+4];
	ld.param.b32	%r17097, [retval0+8];
	ld.param.b32	%r17098, [retval0+12];
	ld.param.b32	%r17099, [retval0+16];
	ld.param.b32	%r17100, [retval0+20];
	ld.param.b32	%r17101, [retval0+24];
	ld.param.b32	%r17102, [retval0+28];
	ld.param.b32	%r17103, [retval0+32];
	ld.param.b32	%r17104, [retval0+36];
	ld.param.b32	%r17105, [retval0+40];
	ld.param.b32	%r17106, [retval0+44];
	
	//{
	}// Callseq End 301
	// Callseq Start 302
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r51201;
	st.param.b32	[param0+4], %r51202;
	st.param.b32	[param0+8], %r51203;
	st.param.b32	[param0+12], %r51204;
	st.param.b32	[param0+16], %r51205;
	st.param.b32	[param0+20], %r51206;
	st.param.b32	[param0+24], %r51207;
	st.param.b32	[param0+28], %r51208;
	st.param.b32	[param0+32], %r51209;
	st.param.b32	[param0+36], %r51210;
	st.param.b32	[param0+40], %r51211;
	st.param.b32	[param0+44], %r51212;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r10279;
	st.param.b32	[param1+4], %r10280;
	st.param.b32	[param1+8], %r10281;
	st.param.b32	[param1+12], %r10282;
	st.param.b32	[param1+16], %r10283;
	st.param.b32	[param1+20], %r10284;
	st.param.b32	[param1+24], %r10285;
	st.param.b32	[param1+28], %r10286;
	st.param.b32	[param1+32], %r10287;
	st.param.b32	[param1+36], %r10288;
	st.param.b32	[param1+40], %r10289;
	st.param.b32	[param1+44], %r10290;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r17107, [retval0+0];
	ld.param.b32	%r17108, [retval0+4];
	ld.param.b32	%r17109, [retval0+8];
	ld.param.b32	%r17110, [retval0+12];
	ld.param.b32	%r17111, [retval0+16];
	ld.param.b32	%r17112, [retval0+20];
	ld.param.b32	%r17113, [retval0+24];
	ld.param.b32	%r17114, [retval0+28];
	ld.param.b32	%r17115, [retval0+32];
	ld.param.b32	%r17116, [retval0+36];
	ld.param.b32	%r17117, [retval0+40];
	ld.param.b32	%r17118, [retval0+44];
	
	//{
	}// Callseq End 302
	mov.u32 	%r42964, %r51203;
	mov.u32 	%r42971, %r51210;
	mov.u32 	%r42966, %r51205;
	mov.u32 	%r42973, %r51212;
	mov.u32 	%r42968, %r51207;
	mov.u32 	%r42963, %r51202;
	mov.u32 	%r42970, %r51209;
	mov.u32 	%r42965, %r51204;
	mov.u32 	%r42972, %r51211;
	mov.u32 	%r42967, %r51206;
	mov.u32 	%r42962, %r51201;
	mov.u32 	%r42969, %r51208;
	// inline asm
	add.cc.u32 %r42962, %r42962, %r51189;
addc.cc.u32 %r42963, %r42963, %r51190;
addc.cc.u32 %r42964, %r42964, %r51191;
addc.cc.u32 %r42965, %r42965, %r51192;
addc.cc.u32 %r42966, %r42966, %r51193;
addc.cc.u32 %r42967, %r42967, %r51194;
addc.cc.u32 %r42968, %r42968, %r51195;
addc.cc.u32 %r42969, %r42969, %r51196;
addc.cc.u32 %r42970, %r42970, %r51197;
addc.cc.u32 %r42971, %r42971, %r51198;
addc.cc.u32 %r42972, %r42972, %r51199;
addc.u32 %r42973, %r42973, %r51200;

	// inline asm
	setp.gt.u32	%p7528, %r42973, 436277738;
	@%p7528 bra 	BB5_7020;

	setp.lt.u32	%p7529, %r42973, 436277738;
	@%p7529 bra 	BB5_7021;

	setp.gt.u32	%p7530, %r42972, 964683418;
	@%p7530 bra 	BB5_7020;

	setp.lt.u32	%p7531, %r42972, 964683418;
	@%p7531 bra 	BB5_7021;

	setp.gt.u32	%p7532, %r42971, 1260103606;
	@%p7532 bra 	BB5_7020;

	setp.lt.u32	%p7533, %r42971, 1260103606;
	@%p7533 bra 	BB5_7021;

	setp.gt.u32	%p7534, %r42970, 1129032919;
	@%p7534 bra 	BB5_7020;

	setp.lt.u32	%p7535, %r42970, 1129032919;
	@%p7535 bra 	BB5_7021;

	setp.gt.u32	%p7536, %r42969, 1685539716;
	@%p7536 bra 	BB5_7020;

	setp.lt.u32	%p7537, %r42969, 1685539716;
	@%p7537 bra 	BB5_7021;

	setp.gt.u32	%p7538, %r42968, -209382721;
	@%p7538 bra 	BB5_7020;

	setp.lt.u32	%p7539, %r42968, -209382721;
	@%p7539 bra 	BB5_7021;

	setp.gt.u32	%p7540, %r42967, 1731252896;
	@%p7540 bra 	BB5_7020;

	setp.lt.u32	%p7541, %r42967, 1731252896;
	@%p7541 bra 	BB5_7021;

	setp.gt.u32	%p7542, %r42966, -156174812;
	@%p7542 bra 	BB5_7020;

	setp.lt.u32	%p7543, %r42966, -156174812;
	@%p7543 bra 	BB5_7021;

	setp.gt.u32	%p7544, %r42965, 514588670;
	@%p7544 bra 	BB5_7020;

	setp.lt.u32	%p7545, %r42965, 514588670;
	@%p7545 bra 	BB5_7021;

	setp.gt.u32	%p7546, %r42964, -1319895041;
	@%p7546 bra 	BB5_7020;

	setp.lt.u32	%p7547, %r42964, -1319895041;
	@%p7547 bra 	BB5_7021;

	setp.gt.u32	%p7548, %r42963, -1174470657;
	@%p7548 bra 	BB5_7020;

	setp.lt.u32	%p7549, %r42963, -1174470657;
	setp.lt.u32	%p7550, %r42962, -21845;
	or.pred  	%p7551, %p7549, %p7550;
	@%p7551 bra 	BB5_7021;

BB5_7020:
	mov.u32 	%r43010, -21845;
	mov.u32 	%r43011, -1174470657;
	mov.u32 	%r43012, -1319895041;
	mov.u32 	%r43013, 514588670;
	mov.u32 	%r43014, -156174812;
	mov.u32 	%r43015, 1731252896;
	mov.u32 	%r43016, -209382721;
	mov.u32 	%r43017, 1685539716;
	mov.u32 	%r43018, 1129032919;
	mov.u32 	%r43019, 1260103606;
	mov.u32 	%r43020, 964683418;
	mov.u32 	%r43021, 436277738;
	// inline asm
	sub.cc.u32 %r42962, %r42962, %r43010;
subc.cc.u32 %r42963, %r42963, %r43011;
subc.cc.u32 %r42964, %r42964, %r43012;
subc.cc.u32 %r42965, %r42965, %r43013;
subc.cc.u32 %r42966, %r42966, %r43014;
subc.cc.u32 %r42967, %r42967, %r43015;
subc.cc.u32 %r42968, %r42968, %r43016;
subc.cc.u32 %r42969, %r42969, %r43017;
subc.cc.u32 %r42970, %r42970, %r43018;
subc.cc.u32 %r42971, %r42971, %r43019;
subc.cc.u32 %r42972, %r42972, %r43020;
subc.u32 %r42973, %r42973, %r43021;

	// inline asm

BB5_7021:
	// Callseq Start 303
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r42962;
	st.param.b32	[param0+4], %r42963;
	st.param.b32	[param0+8], %r42964;
	st.param.b32	[param0+12], %r42965;
	st.param.b32	[param0+16], %r42966;
	st.param.b32	[param0+20], %r42967;
	st.param.b32	[param0+24], %r42968;
	st.param.b32	[param0+28], %r42969;
	st.param.b32	[param0+32], %r42970;
	st.param.b32	[param0+36], %r42971;
	st.param.b32	[param0+40], %r42972;
	st.param.b32	[param0+44], %r42973;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r41262;
	st.param.b32	[param1+4], %r41263;
	st.param.b32	[param1+8], %r41264;
	st.param.b32	[param1+12], %r41265;
	st.param.b32	[param1+16], %r41266;
	st.param.b32	[param1+20], %r41267;
	st.param.b32	[param1+24], %r41268;
	st.param.b32	[param1+28], %r41269;
	st.param.b32	[param1+32], %r41270;
	st.param.b32	[param1+36], %r41271;
	st.param.b32	[param1+40], %r41272;
	st.param.b32	[param1+44], %r41273;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r43058, [retval0+0];
	ld.param.b32	%r43059, [retval0+4];
	ld.param.b32	%r43060, [retval0+8];
	ld.param.b32	%r43061, [retval0+12];
	ld.param.b32	%r43062, [retval0+16];
	ld.param.b32	%r43063, [retval0+20];
	ld.param.b32	%r43064, [retval0+24];
	ld.param.b32	%r43065, [retval0+28];
	ld.param.b32	%r43066, [retval0+32];
	ld.param.b32	%r43067, [retval0+36];
	ld.param.b32	%r43068, [retval0+40];
	ld.param.b32	%r43069, [retval0+44];
	
	//{
	}// Callseq End 303
	mov.u32 	%r51543, %r43063;
	mov.u32 	%r51548, %r43058;
	mov.u32 	%r51541, %r43065;
	mov.u32 	%r51546, %r43060;
	mov.u32 	%r51539, %r43067;
	mov.u32 	%r51544, %r43062;
	mov.u32 	%r51537, %r43069;
	mov.u32 	%r51542, %r43064;
	mov.u32 	%r51547, %r43059;
	mov.u32 	%r51540, %r43066;
	mov.u32 	%r51545, %r43061;
	mov.u32 	%r51538, %r43068;
	// inline asm
	sub.cc.u32 %r51548, %r51548, %r17095;
subc.cc.u32 %r51547, %r51547, %r17096;
subc.cc.u32 %r51546, %r51546, %r17097;
subc.cc.u32 %r51545, %r51545, %r17098;
subc.cc.u32 %r51544, %r51544, %r17099;
subc.cc.u32 %r51543, %r51543, %r17100;
subc.cc.u32 %r51542, %r51542, %r17101;
subc.cc.u32 %r51541, %r51541, %r17102;
subc.cc.u32 %r51540, %r51540, %r17103;
subc.cc.u32 %r51539, %r51539, %r17104;
subc.cc.u32 %r51538, %r51538, %r17105;
subc.u32 %r51537, %r51537, %r17106;

	// inline asm
	setp.gt.u32	%p7552, %r43069, %r17106;
	@%p7552 bra 	BB5_7044;

	setp.lt.u32	%p7553, %r43069, %r17106;
	@%p7553 bra 	BB5_7043;

	setp.gt.u32	%p7554, %r43068, %r17105;
	@%p7554 bra 	BB5_7044;

	setp.lt.u32	%p7555, %r43068, %r17105;
	@%p7555 bra 	BB5_7043;

	setp.gt.u32	%p7556, %r43067, %r17104;
	@%p7556 bra 	BB5_7044;

	setp.lt.u32	%p7557, %r43067, %r17104;
	@%p7557 bra 	BB5_7043;

	setp.gt.u32	%p7558, %r43066, %r17103;
	@%p7558 bra 	BB5_7044;

	setp.lt.u32	%p7559, %r43066, %r17103;
	@%p7559 bra 	BB5_7043;

	setp.gt.u32	%p7560, %r43065, %r17102;
	@%p7560 bra 	BB5_7044;

	setp.lt.u32	%p7561, %r43065, %r17102;
	@%p7561 bra 	BB5_7043;

	setp.gt.u32	%p7562, %r43064, %r17101;
	@%p7562 bra 	BB5_7044;

	setp.lt.u32	%p7563, %r43064, %r17101;
	@%p7563 bra 	BB5_7043;

	setp.gt.u32	%p7564, %r43063, %r17100;
	@%p7564 bra 	BB5_7044;

	setp.lt.u32	%p7565, %r43063, %r17100;
	@%p7565 bra 	BB5_7043;

	setp.gt.u32	%p7566, %r43062, %r17099;
	@%p7566 bra 	BB5_7044;

	setp.lt.u32	%p7567, %r43062, %r17099;
	@%p7567 bra 	BB5_7043;

	setp.gt.u32	%p7568, %r43061, %r17098;
	@%p7568 bra 	BB5_7044;

	setp.lt.u32	%p7569, %r43061, %r17098;
	@%p7569 bra 	BB5_7043;

	setp.gt.u32	%p7570, %r43060, %r17097;
	@%p7570 bra 	BB5_7044;

	setp.lt.u32	%p7571, %r43060, %r17097;
	@%p7571 bra 	BB5_7043;

	setp.gt.u32	%p7572, %r43059, %r17096;
	@%p7572 bra 	BB5_7044;

	setp.ge.u32	%p7573, %r43059, %r17096;
	setp.ge.u32	%p7574, %r43058, %r17095;
	and.pred  	%p7575, %p7573, %p7574;
	@%p7575 bra 	BB5_7044;

BB5_7043:
	mov.u32 	%r43082, -21845;
	mov.u32 	%r43083, -1174470657;
	mov.u32 	%r43084, -1319895041;
	mov.u32 	%r43085, 514588670;
	mov.u32 	%r43086, -156174812;
	mov.u32 	%r43087, 1731252896;
	mov.u32 	%r43088, -209382721;
	mov.u32 	%r43089, 1685539716;
	mov.u32 	%r43090, 1129032919;
	mov.u32 	%r43091, 1260103606;
	mov.u32 	%r43092, 964683418;
	mov.u32 	%r43093, 436277738;
	// inline asm
	add.cc.u32 %r51548, %r51548, %r43082;
addc.cc.u32 %r51547, %r51547, %r43083;
addc.cc.u32 %r51546, %r51546, %r43084;
addc.cc.u32 %r51545, %r51545, %r43085;
addc.cc.u32 %r51544, %r51544, %r43086;
addc.cc.u32 %r51543, %r51543, %r43087;
addc.cc.u32 %r51542, %r51542, %r43088;
addc.cc.u32 %r51541, %r51541, %r43089;
addc.cc.u32 %r51540, %r51540, %r43090;
addc.cc.u32 %r51539, %r51539, %r43091;
addc.cc.u32 %r51538, %r51538, %r43092;
addc.u32 %r51537, %r51537, %r43093;

	// inline asm

BB5_7044:
	mov.u32 	%r51556, %r51544;
	mov.u32 	%r51551, %r51539;
	mov.u32 	%r51558, %r51546;
	mov.u32 	%r51553, %r51541;
	mov.u32 	%r51560, %r51548;
	mov.u32 	%r51555, %r51543;
	mov.u32 	%r51550, %r51538;
	mov.u32 	%r51557, %r51545;
	mov.u32 	%r51552, %r51540;
	mov.u32 	%r51559, %r51547;
	mov.u32 	%r51554, %r51542;
	mov.u32 	%r51549, %r51537;
	// inline asm
	sub.cc.u32 %r51560, %r51560, %r17107;
subc.cc.u32 %r51559, %r51559, %r17108;
subc.cc.u32 %r51558, %r51558, %r17109;
subc.cc.u32 %r51557, %r51557, %r17110;
subc.cc.u32 %r51556, %r51556, %r17111;
subc.cc.u32 %r51555, %r51555, %r17112;
subc.cc.u32 %r51554, %r51554, %r17113;
subc.cc.u32 %r51553, %r51553, %r17114;
subc.cc.u32 %r51552, %r51552, %r17115;
subc.cc.u32 %r51551, %r51551, %r17116;
subc.cc.u32 %r51550, %r51550, %r17117;
subc.u32 %r51549, %r51549, %r17118;

	// inline asm
	setp.gt.u32	%p7576, %r51537, %r17118;
	@%p7576 bra 	BB5_7067;

	setp.lt.u32	%p7577, %r51537, %r17118;
	@%p7577 bra 	BB5_7066;

	setp.gt.u32	%p7578, %r51538, %r17117;
	@%p7578 bra 	BB5_7067;

	setp.lt.u32	%p7579, %r51538, %r17117;
	@%p7579 bra 	BB5_7066;

	setp.gt.u32	%p7580, %r51539, %r17116;
	@%p7580 bra 	BB5_7067;

	setp.lt.u32	%p7581, %r51539, %r17116;
	@%p7581 bra 	BB5_7066;

	setp.gt.u32	%p7582, %r51540, %r17115;
	@%p7582 bra 	BB5_7067;

	setp.lt.u32	%p7583, %r51540, %r17115;
	@%p7583 bra 	BB5_7066;

	setp.gt.u32	%p7584, %r51541, %r17114;
	@%p7584 bra 	BB5_7067;

	setp.lt.u32	%p7585, %r51541, %r17114;
	@%p7585 bra 	BB5_7066;

	setp.gt.u32	%p7586, %r51542, %r17113;
	@%p7586 bra 	BB5_7067;

	setp.lt.u32	%p7587, %r51542, %r17113;
	@%p7587 bra 	BB5_7066;

	setp.gt.u32	%p7588, %r51543, %r17112;
	@%p7588 bra 	BB5_7067;

	setp.lt.u32	%p7589, %r51543, %r17112;
	@%p7589 bra 	BB5_7066;

	setp.gt.u32	%p7590, %r51544, %r17111;
	@%p7590 bra 	BB5_7067;

	setp.lt.u32	%p7591, %r51544, %r17111;
	@%p7591 bra 	BB5_7066;

	setp.gt.u32	%p7592, %r51545, %r17110;
	@%p7592 bra 	BB5_7067;

	setp.lt.u32	%p7593, %r51545, %r17110;
	@%p7593 bra 	BB5_7066;

	setp.gt.u32	%p7594, %r51546, %r17109;
	@%p7594 bra 	BB5_7067;

	setp.lt.u32	%p7595, %r51546, %r17109;
	@%p7595 bra 	BB5_7066;

	setp.gt.u32	%p7596, %r51547, %r17108;
	@%p7596 bra 	BB5_7067;

	setp.ge.u32	%p7597, %r51547, %r17108;
	setp.ge.u32	%p7598, %r51548, %r17107;
	and.pred  	%p7599, %p7597, %p7598;
	@%p7599 bra 	BB5_7067;

BB5_7066:
	mov.u32 	%r43154, -21845;
	mov.u32 	%r43155, -1174470657;
	mov.u32 	%r43156, -1319895041;
	mov.u32 	%r43157, 514588670;
	mov.u32 	%r43158, -156174812;
	mov.u32 	%r43159, 1731252896;
	mov.u32 	%r43160, -209382721;
	mov.u32 	%r43161, 1685539716;
	mov.u32 	%r43162, 1129032919;
	mov.u32 	%r43163, 1260103606;
	mov.u32 	%r43164, 964683418;
	mov.u32 	%r43165, 436277738;
	// inline asm
	add.cc.u32 %r51560, %r51560, %r43154;
addc.cc.u32 %r51559, %r51559, %r43155;
addc.cc.u32 %r51558, %r51558, %r43156;
addc.cc.u32 %r51557, %r51557, %r43157;
addc.cc.u32 %r51556, %r51556, %r43158;
addc.cc.u32 %r51555, %r51555, %r43159;
addc.cc.u32 %r51554, %r51554, %r43160;
addc.cc.u32 %r51553, %r51553, %r43161;
addc.cc.u32 %r51552, %r51552, %r43162;
addc.cc.u32 %r51551, %r51551, %r43163;
addc.cc.u32 %r51550, %r51550, %r43164;
addc.u32 %r51549, %r51549, %r43165;

	// inline asm

BB5_7067:
	mov.u32 	%r43184, %r17101;
	mov.u32 	%r43179, %r17096;
	mov.u32 	%r43186, %r17103;
	mov.u32 	%r43181, %r17098;
	mov.u32 	%r43188, %r17105;
	mov.u32 	%r43183, %r17100;
	mov.u32 	%r43178, %r17095;
	mov.u32 	%r43185, %r17102;
	mov.u32 	%r43180, %r17097;
	mov.u32 	%r43187, %r17104;
	mov.u32 	%r43182, %r17099;
	mov.u32 	%r43189, %r17106;
	// inline asm
	sub.cc.u32 %r43178, %r43178, %r17107;
subc.cc.u32 %r43179, %r43179, %r17108;
subc.cc.u32 %r43180, %r43180, %r17109;
subc.cc.u32 %r43181, %r43181, %r17110;
subc.cc.u32 %r43182, %r43182, %r17111;
subc.cc.u32 %r43183, %r43183, %r17112;
subc.cc.u32 %r43184, %r43184, %r17113;
subc.cc.u32 %r43185, %r43185, %r17114;
subc.cc.u32 %r43186, %r43186, %r17115;
subc.cc.u32 %r43187, %r43187, %r17116;
subc.cc.u32 %r43188, %r43188, %r17117;
subc.u32 %r43189, %r43189, %r17118;

	// inline asm
	setp.gt.u32	%p7600, %r17106, %r17118;
	@%p7600 bra 	BB5_7090;

	setp.lt.u32	%p7601, %r17106, %r17118;
	@%p7601 bra 	BB5_7089;

	setp.gt.u32	%p7602, %r17105, %r17117;
	@%p7602 bra 	BB5_7090;

	setp.lt.u32	%p7603, %r17105, %r17117;
	@%p7603 bra 	BB5_7089;

	setp.gt.u32	%p7604, %r17104, %r17116;
	@%p7604 bra 	BB5_7090;

	setp.lt.u32	%p7605, %r17104, %r17116;
	@%p7605 bra 	BB5_7089;

	setp.gt.u32	%p7606, %r17103, %r17115;
	@%p7606 bra 	BB5_7090;

	setp.lt.u32	%p7607, %r17103, %r17115;
	@%p7607 bra 	BB5_7089;

	setp.gt.u32	%p7608, %r17102, %r17114;
	@%p7608 bra 	BB5_7090;

	setp.lt.u32	%p7609, %r17102, %r17114;
	@%p7609 bra 	BB5_7089;

	setp.gt.u32	%p7610, %r17101, %r17113;
	@%p7610 bra 	BB5_7090;

	setp.lt.u32	%p7611, %r17101, %r17113;
	@%p7611 bra 	BB5_7089;

	setp.gt.u32	%p7612, %r17100, %r17112;
	@%p7612 bra 	BB5_7090;

	setp.lt.u32	%p7613, %r17100, %r17112;
	@%p7613 bra 	BB5_7089;

	setp.gt.u32	%p7614, %r17099, %r17111;
	@%p7614 bra 	BB5_7090;

	setp.lt.u32	%p7615, %r17099, %r17111;
	@%p7615 bra 	BB5_7089;

	setp.gt.u32	%p7616, %r17098, %r17110;
	@%p7616 bra 	BB5_7090;

	setp.lt.u32	%p7617, %r17098, %r17110;
	@%p7617 bra 	BB5_7089;

	setp.gt.u32	%p7618, %r17097, %r17109;
	@%p7618 bra 	BB5_7090;

	setp.lt.u32	%p7619, %r17097, %r17109;
	@%p7619 bra 	BB5_7089;

	setp.gt.u32	%p7620, %r17096, %r17108;
	@%p7620 bra 	BB5_7090;

	setp.ge.u32	%p7621, %r17096, %r17108;
	setp.ge.u32	%p7622, %r17095, %r17107;
	and.pred  	%p7623, %p7621, %p7622;
	@%p7623 bra 	BB5_7090;

BB5_7089:
	mov.u32 	%r43226, -21845;
	mov.u32 	%r43227, -1174470657;
	mov.u32 	%r43228, -1319895041;
	mov.u32 	%r43229, 514588670;
	mov.u32 	%r43230, -156174812;
	mov.u32 	%r43231, 1731252896;
	mov.u32 	%r43232, -209382721;
	mov.u32 	%r43233, 1685539716;
	mov.u32 	%r43234, 1129032919;
	mov.u32 	%r43235, 1260103606;
	mov.u32 	%r43236, 964683418;
	mov.u32 	%r43237, 436277738;
	// inline asm
	add.cc.u32 %r43178, %r43178, %r43226;
addc.cc.u32 %r43179, %r43179, %r43227;
addc.cc.u32 %r43180, %r43180, %r43228;
addc.cc.u32 %r43181, %r43181, %r43229;
addc.cc.u32 %r43182, %r43182, %r43230;
addc.cc.u32 %r43183, %r43183, %r43231;
addc.cc.u32 %r43184, %r43184, %r43232;
addc.cc.u32 %r43185, %r43185, %r43233;
addc.cc.u32 %r43186, %r43186, %r43234;
addc.cc.u32 %r43187, %r43187, %r43235;
addc.cc.u32 %r43188, %r43188, %r43236;
addc.u32 %r43189, %r43189, %r43237;

	// inline asm

BB5_7090:
	// Callseq Start 304
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r43178;
	st.param.b32	[param0+4], %r43179;
	st.param.b32	[param0+8], %r43180;
	st.param.b32	[param0+12], %r43181;
	st.param.b32	[param0+16], %r43182;
	st.param.b32	[param0+20], %r43183;
	st.param.b32	[param0+24], %r43184;
	st.param.b32	[param0+28], %r43185;
	st.param.b32	[param0+32], %r43186;
	st.param.b32	[param0+36], %r43187;
	st.param.b32	[param0+40], %r43188;
	st.param.b32	[param0+44], %r43189;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r15787;
	st.param.b32	[param1+4], %r15788;
	st.param.b32	[param1+8], %r15789;
	st.param.b32	[param1+12], %r15790;
	st.param.b32	[param1+16], %r15791;
	st.param.b32	[param1+20], %r15792;
	st.param.b32	[param1+24], %r15793;
	st.param.b32	[param1+28], %r15794;
	st.param.b32	[param1+32], %r15795;
	st.param.b32	[param1+36], %r15796;
	st.param.b32	[param1+40], %r15797;
	st.param.b32	[param1+44], %r15798;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r17299, [retval0+0];
	ld.param.b32	%r17300, [retval0+4];
	ld.param.b32	%r17301, [retval0+8];
	ld.param.b32	%r17302, [retval0+12];
	ld.param.b32	%r17303, [retval0+16];
	ld.param.b32	%r17304, [retval0+20];
	ld.param.b32	%r17305, [retval0+24];
	ld.param.b32	%r17306, [retval0+28];
	ld.param.b32	%r17307, [retval0+32];
	ld.param.b32	%r17308, [retval0+36];
	ld.param.b32	%r17309, [retval0+40];
	ld.param.b32	%r17310, [retval0+44];
	
	//{
	}// Callseq End 304
	// Callseq Start 305
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r51560;
	st.param.b32	[param0+4], %r51559;
	st.param.b32	[param0+8], %r51558;
	st.param.b32	[param0+12], %r51557;
	st.param.b32	[param0+16], %r51556;
	st.param.b32	[param0+20], %r51555;
	st.param.b32	[param0+24], %r51554;
	st.param.b32	[param0+28], %r51553;
	st.param.b32	[param0+32], %r51552;
	st.param.b32	[param0+36], %r51551;
	st.param.b32	[param0+40], %r51550;
	st.param.b32	[param0+44], %r51549;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r51272;
	st.param.b32	[param1+4], %r51271;
	st.param.b32	[param1+8], %r51270;
	st.param.b32	[param1+12], %r51269;
	st.param.b32	[param1+16], %r51268;
	st.param.b32	[param1+20], %r51267;
	st.param.b32	[param1+24], %r51266;
	st.param.b32	[param1+28], %r51265;
	st.param.b32	[param1+32], %r51264;
	st.param.b32	[param1+36], %r51263;
	st.param.b32	[param1+40], %r51262;
	st.param.b32	[param1+44], %r51261;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r17311, [retval0+0];
	ld.param.b32	%r17312, [retval0+4];
	ld.param.b32	%r17313, [retval0+8];
	ld.param.b32	%r17314, [retval0+12];
	ld.param.b32	%r17315, [retval0+16];
	ld.param.b32	%r17316, [retval0+20];
	ld.param.b32	%r17317, [retval0+24];
	ld.param.b32	%r17318, [retval0+28];
	ld.param.b32	%r17319, [retval0+32];
	ld.param.b32	%r17320, [retval0+36];
	ld.param.b32	%r17321, [retval0+40];
	ld.param.b32	%r17322, [retval0+44];
	
	//{
	}// Callseq End 305
	// inline asm
	add.cc.u32 %r51560, %r51560, %r43178;
addc.cc.u32 %r51559, %r51559, %r43179;
addc.cc.u32 %r51558, %r51558, %r43180;
addc.cc.u32 %r51557, %r51557, %r43181;
addc.cc.u32 %r51556, %r51556, %r43182;
addc.cc.u32 %r51555, %r51555, %r43183;
addc.cc.u32 %r51554, %r51554, %r43184;
addc.cc.u32 %r51553, %r51553, %r43185;
addc.cc.u32 %r51552, %r51552, %r43186;
addc.cc.u32 %r51551, %r51551, %r43187;
addc.cc.u32 %r51550, %r51550, %r43188;
addc.u32 %r51549, %r51549, %r43189;

	// inline asm
	setp.gt.u32	%p7624, %r51549, 436277738;
	@%p7624 bra 	BB5_7112;

	setp.lt.u32	%p7625, %r51549, 436277738;
	@%p7625 bra 	BB5_7113;

	setp.gt.u32	%p7626, %r51550, 964683418;
	@%p7626 bra 	BB5_7112;

	setp.lt.u32	%p7627, %r51550, 964683418;
	@%p7627 bra 	BB5_7113;

	setp.gt.u32	%p7628, %r51551, 1260103606;
	@%p7628 bra 	BB5_7112;

	setp.lt.u32	%p7629, %r51551, 1260103606;
	@%p7629 bra 	BB5_7113;

	setp.gt.u32	%p7630, %r51552, 1129032919;
	@%p7630 bra 	BB5_7112;

	setp.lt.u32	%p7631, %r51552, 1129032919;
	@%p7631 bra 	BB5_7113;

	setp.gt.u32	%p7632, %r51553, 1685539716;
	@%p7632 bra 	BB5_7112;

	setp.lt.u32	%p7633, %r51553, 1685539716;
	@%p7633 bra 	BB5_7113;

	setp.gt.u32	%p7634, %r51554, -209382721;
	@%p7634 bra 	BB5_7112;

	setp.lt.u32	%p7635, %r51554, -209382721;
	@%p7635 bra 	BB5_7113;

	setp.gt.u32	%p7636, %r51555, 1731252896;
	@%p7636 bra 	BB5_7112;

	setp.lt.u32	%p7637, %r51555, 1731252896;
	@%p7637 bra 	BB5_7113;

	setp.gt.u32	%p7638, %r51556, -156174812;
	@%p7638 bra 	BB5_7112;

	setp.lt.u32	%p7639, %r51556, -156174812;
	@%p7639 bra 	BB5_7113;

	setp.gt.u32	%p7640, %r51557, 514588670;
	@%p7640 bra 	BB5_7112;

	setp.lt.u32	%p7641, %r51557, 514588670;
	@%p7641 bra 	BB5_7113;

	setp.gt.u32	%p7642, %r51558, -1319895041;
	@%p7642 bra 	BB5_7112;

	setp.lt.u32	%p7643, %r51558, -1319895041;
	@%p7643 bra 	BB5_7113;

	setp.gt.u32	%p7644, %r51559, -1174470657;
	@%p7644 bra 	BB5_7112;

	setp.lt.u32	%p7645, %r51559, -1174470657;
	setp.lt.u32	%p7646, %r51560, -21845;
	or.pred  	%p7647, %p7645, %p7646;
	@%p7647 bra 	BB5_7113;

BB5_7112:
	mov.u32 	%r43298, -21845;
	mov.u32 	%r43299, -1174470657;
	mov.u32 	%r43300, -1319895041;
	mov.u32 	%r43301, 514588670;
	mov.u32 	%r43302, -156174812;
	mov.u32 	%r43303, 1731252896;
	mov.u32 	%r43304, -209382721;
	mov.u32 	%r43305, 1685539716;
	mov.u32 	%r43306, 1129032919;
	mov.u32 	%r43307, 1260103606;
	mov.u32 	%r43308, 964683418;
	mov.u32 	%r43309, 436277738;
	// inline asm
	sub.cc.u32 %r51560, %r51560, %r43298;
subc.cc.u32 %r51559, %r51559, %r43299;
subc.cc.u32 %r51558, %r51558, %r43300;
subc.cc.u32 %r51557, %r51557, %r43301;
subc.cc.u32 %r51556, %r51556, %r43302;
subc.cc.u32 %r51555, %r51555, %r43303;
subc.cc.u32 %r51554, %r51554, %r43304;
subc.cc.u32 %r51553, %r51553, %r43305;
subc.cc.u32 %r51552, %r51552, %r43306;
subc.cc.u32 %r51551, %r51551, %r43307;
subc.cc.u32 %r51550, %r51550, %r43308;
subc.u32 %r51549, %r51549, %r43309;

	// inline asm

BB5_7113:
	// Callseq Start 306
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r51560;
	st.param.b32	[param0+4], %r51559;
	st.param.b32	[param0+8], %r51558;
	st.param.b32	[param0+12], %r51557;
	st.param.b32	[param0+16], %r51556;
	st.param.b32	[param0+20], %r51555;
	st.param.b32	[param0+24], %r51554;
	st.param.b32	[param0+28], %r51553;
	st.param.b32	[param0+32], %r51552;
	st.param.b32	[param0+36], %r51551;
	st.param.b32	[param0+40], %r51550;
	st.param.b32	[param0+44], %r51549;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r42026;
	st.param.b32	[param1+4], %r42027;
	st.param.b32	[param1+8], %r42028;
	st.param.b32	[param1+12], %r42029;
	st.param.b32	[param1+16], %r42030;
	st.param.b32	[param1+20], %r42031;
	st.param.b32	[param1+24], %r42032;
	st.param.b32	[param1+28], %r42033;
	st.param.b32	[param1+32], %r42034;
	st.param.b32	[param1+36], %r42035;
	st.param.b32	[param1+40], %r42036;
	st.param.b32	[param1+44], %r42037;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r43346, [retval0+0];
	ld.param.b32	%r43347, [retval0+4];
	ld.param.b32	%r43348, [retval0+8];
	ld.param.b32	%r43349, [retval0+12];
	ld.param.b32	%r43350, [retval0+16];
	ld.param.b32	%r43351, [retval0+20];
	ld.param.b32	%r43352, [retval0+24];
	ld.param.b32	%r43353, [retval0+28];
	ld.param.b32	%r43354, [retval0+32];
	ld.param.b32	%r43355, [retval0+36];
	ld.param.b32	%r43356, [retval0+40];
	ld.param.b32	%r43357, [retval0+44];
	
	//{
	}// Callseq End 306
	mov.u32 	%r51591, %r43351;
	mov.u32 	%r51596, %r43346;
	mov.u32 	%r51589, %r43353;
	mov.u32 	%r51594, %r43348;
	mov.u32 	%r51587, %r43355;
	mov.u32 	%r51592, %r43350;
	mov.u32 	%r51585, %r43357;
	mov.u32 	%r51590, %r43352;
	mov.u32 	%r51595, %r43347;
	mov.u32 	%r51588, %r43354;
	mov.u32 	%r51593, %r43349;
	mov.u32 	%r51586, %r43356;
	// inline asm
	sub.cc.u32 %r51596, %r51596, %r17299;
subc.cc.u32 %r51595, %r51595, %r17300;
subc.cc.u32 %r51594, %r51594, %r17301;
subc.cc.u32 %r51593, %r51593, %r17302;
subc.cc.u32 %r51592, %r51592, %r17303;
subc.cc.u32 %r51591, %r51591, %r17304;
subc.cc.u32 %r51590, %r51590, %r17305;
subc.cc.u32 %r51589, %r51589, %r17306;
subc.cc.u32 %r51588, %r51588, %r17307;
subc.cc.u32 %r51587, %r51587, %r17308;
subc.cc.u32 %r51586, %r51586, %r17309;
subc.u32 %r51585, %r51585, %r17310;

	// inline asm
	setp.gt.u32	%p7648, %r43357, %r17310;
	@%p7648 bra 	BB5_7136;

	setp.lt.u32	%p7649, %r43357, %r17310;
	@%p7649 bra 	BB5_7135;

	setp.gt.u32	%p7650, %r43356, %r17309;
	@%p7650 bra 	BB5_7136;

	setp.lt.u32	%p7651, %r43356, %r17309;
	@%p7651 bra 	BB5_7135;

	setp.gt.u32	%p7652, %r43355, %r17308;
	@%p7652 bra 	BB5_7136;

	setp.lt.u32	%p7653, %r43355, %r17308;
	@%p7653 bra 	BB5_7135;

	setp.gt.u32	%p7654, %r43354, %r17307;
	@%p7654 bra 	BB5_7136;

	setp.lt.u32	%p7655, %r43354, %r17307;
	@%p7655 bra 	BB5_7135;

	setp.gt.u32	%p7656, %r43353, %r17306;
	@%p7656 bra 	BB5_7136;

	setp.lt.u32	%p7657, %r43353, %r17306;
	@%p7657 bra 	BB5_7135;

	setp.gt.u32	%p7658, %r43352, %r17305;
	@%p7658 bra 	BB5_7136;

	setp.lt.u32	%p7659, %r43352, %r17305;
	@%p7659 bra 	BB5_7135;

	setp.gt.u32	%p7660, %r43351, %r17304;
	@%p7660 bra 	BB5_7136;

	setp.lt.u32	%p7661, %r43351, %r17304;
	@%p7661 bra 	BB5_7135;

	setp.gt.u32	%p7662, %r43350, %r17303;
	@%p7662 bra 	BB5_7136;

	setp.lt.u32	%p7663, %r43350, %r17303;
	@%p7663 bra 	BB5_7135;

	setp.gt.u32	%p7664, %r43349, %r17302;
	@%p7664 bra 	BB5_7136;

	setp.lt.u32	%p7665, %r43349, %r17302;
	@%p7665 bra 	BB5_7135;

	setp.gt.u32	%p7666, %r43348, %r17301;
	@%p7666 bra 	BB5_7136;

	setp.lt.u32	%p7667, %r43348, %r17301;
	@%p7667 bra 	BB5_7135;

	setp.gt.u32	%p7668, %r43347, %r17300;
	@%p7668 bra 	BB5_7136;

	setp.ge.u32	%p7669, %r43347, %r17300;
	setp.ge.u32	%p7670, %r43346, %r17299;
	and.pred  	%p7671, %p7669, %p7670;
	@%p7671 bra 	BB5_7136;

BB5_7135:
	mov.u32 	%r43370, -21845;
	mov.u32 	%r43371, -1174470657;
	mov.u32 	%r43372, -1319895041;
	mov.u32 	%r43373, 514588670;
	mov.u32 	%r43374, -156174812;
	mov.u32 	%r43375, 1731252896;
	mov.u32 	%r43376, -209382721;
	mov.u32 	%r43377, 1685539716;
	mov.u32 	%r43378, 1129032919;
	mov.u32 	%r43379, 1260103606;
	mov.u32 	%r43380, 964683418;
	mov.u32 	%r43381, 436277738;
	// inline asm
	add.cc.u32 %r51596, %r51596, %r43370;
addc.cc.u32 %r51595, %r51595, %r43371;
addc.cc.u32 %r51594, %r51594, %r43372;
addc.cc.u32 %r51593, %r51593, %r43373;
addc.cc.u32 %r51592, %r51592, %r43374;
addc.cc.u32 %r51591, %r51591, %r43375;
addc.cc.u32 %r51590, %r51590, %r43376;
addc.cc.u32 %r51589, %r51589, %r43377;
addc.cc.u32 %r51588, %r51588, %r43378;
addc.cc.u32 %r51587, %r51587, %r43379;
addc.cc.u32 %r51586, %r51586, %r43380;
addc.u32 %r51585, %r51585, %r43381;

	// inline asm

BB5_7136:
	mov.u32 	%r51599, %r51587;
	mov.u32 	%r51606, %r51594;
	mov.u32 	%r51601, %r51589;
	mov.u32 	%r51608, %r51596;
	mov.u32 	%r51603, %r51591;
	mov.u32 	%r51598, %r51586;
	mov.u32 	%r51605, %r51593;
	mov.u32 	%r51600, %r51588;
	mov.u32 	%r51607, %r51595;
	mov.u32 	%r51602, %r51590;
	mov.u32 	%r51597, %r51585;
	mov.u32 	%r51604, %r51592;
	// inline asm
	sub.cc.u32 %r51608, %r51608, %r17311;
subc.cc.u32 %r51607, %r51607, %r17312;
subc.cc.u32 %r51606, %r51606, %r17313;
subc.cc.u32 %r51605, %r51605, %r17314;
subc.cc.u32 %r51604, %r51604, %r17315;
subc.cc.u32 %r51603, %r51603, %r17316;
subc.cc.u32 %r51602, %r51602, %r17317;
subc.cc.u32 %r51601, %r51601, %r17318;
subc.cc.u32 %r51600, %r51600, %r17319;
subc.cc.u32 %r51599, %r51599, %r17320;
subc.cc.u32 %r51598, %r51598, %r17321;
subc.u32 %r51597, %r51597, %r17322;

	// inline asm
	setp.gt.u32	%p7672, %r51585, %r17322;
	@%p7672 bra 	BB5_7159;

	setp.lt.u32	%p7673, %r51585, %r17322;
	@%p7673 bra 	BB5_7158;

	setp.gt.u32	%p7674, %r51586, %r17321;
	@%p7674 bra 	BB5_7159;

	setp.lt.u32	%p7675, %r51586, %r17321;
	@%p7675 bra 	BB5_7158;

	setp.gt.u32	%p7676, %r51587, %r17320;
	@%p7676 bra 	BB5_7159;

	setp.lt.u32	%p7677, %r51587, %r17320;
	@%p7677 bra 	BB5_7158;

	setp.gt.u32	%p7678, %r51588, %r17319;
	@%p7678 bra 	BB5_7159;

	setp.lt.u32	%p7679, %r51588, %r17319;
	@%p7679 bra 	BB5_7158;

	setp.gt.u32	%p7680, %r51589, %r17318;
	@%p7680 bra 	BB5_7159;

	setp.lt.u32	%p7681, %r51589, %r17318;
	@%p7681 bra 	BB5_7158;

	setp.gt.u32	%p7682, %r51590, %r17317;
	@%p7682 bra 	BB5_7159;

	setp.lt.u32	%p7683, %r51590, %r17317;
	@%p7683 bra 	BB5_7158;

	setp.gt.u32	%p7684, %r51591, %r17316;
	@%p7684 bra 	BB5_7159;

	setp.lt.u32	%p7685, %r51591, %r17316;
	@%p7685 bra 	BB5_7158;

	setp.gt.u32	%p7686, %r51592, %r17315;
	@%p7686 bra 	BB5_7159;

	setp.lt.u32	%p7687, %r51592, %r17315;
	@%p7687 bra 	BB5_7158;

	setp.gt.u32	%p7688, %r51593, %r17314;
	@%p7688 bra 	BB5_7159;

	setp.lt.u32	%p7689, %r51593, %r17314;
	@%p7689 bra 	BB5_7158;

	setp.gt.u32	%p7690, %r51594, %r17313;
	@%p7690 bra 	BB5_7159;

	setp.lt.u32	%p7691, %r51594, %r17313;
	@%p7691 bra 	BB5_7158;

	setp.gt.u32	%p7692, %r51595, %r17312;
	@%p7692 bra 	BB5_7159;

	setp.ge.u32	%p7693, %r51595, %r17312;
	setp.ge.u32	%p7694, %r51596, %r17311;
	and.pred  	%p7695, %p7693, %p7694;
	@%p7695 bra 	BB5_7159;

BB5_7158:
	mov.u32 	%r43442, -21845;
	mov.u32 	%r43443, -1174470657;
	mov.u32 	%r43444, -1319895041;
	mov.u32 	%r43445, 514588670;
	mov.u32 	%r43446, -156174812;
	mov.u32 	%r43447, 1731252896;
	mov.u32 	%r43448, -209382721;
	mov.u32 	%r43449, 1685539716;
	mov.u32 	%r43450, 1129032919;
	mov.u32 	%r43451, 1260103606;
	mov.u32 	%r43452, 964683418;
	mov.u32 	%r43453, 436277738;
	// inline asm
	add.cc.u32 %r51608, %r51608, %r43442;
addc.cc.u32 %r51607, %r51607, %r43443;
addc.cc.u32 %r51606, %r51606, %r43444;
addc.cc.u32 %r51605, %r51605, %r43445;
addc.cc.u32 %r51604, %r51604, %r43446;
addc.cc.u32 %r51603, %r51603, %r43447;
addc.cc.u32 %r51602, %r51602, %r43448;
addc.cc.u32 %r51601, %r51601, %r43449;
addc.cc.u32 %r51600, %r51600, %r43450;
addc.cc.u32 %r51599, %r51599, %r43451;
addc.cc.u32 %r51598, %r51598, %r43452;
addc.u32 %r51597, %r51597, %r43453;

	// inline asm

BB5_7159:
	mov.u32 	%r51619, %r17300;
	mov.u32 	%r51612, %r17307;
	mov.u32 	%r51617, %r17302;
	mov.u32 	%r51610, %r17309;
	mov.u32 	%r51615, %r17304;
	mov.u32 	%r51620, %r17299;
	mov.u32 	%r51613, %r17306;
	mov.u32 	%r51618, %r17301;
	mov.u32 	%r51611, %r17308;
	mov.u32 	%r51616, %r17303;
	mov.u32 	%r51609, %r17310;
	mov.u32 	%r51614, %r17305;
	// inline asm
	sub.cc.u32 %r51620, %r51620, %r17311;
subc.cc.u32 %r51619, %r51619, %r17312;
subc.cc.u32 %r51618, %r51618, %r17313;
subc.cc.u32 %r51617, %r51617, %r17314;
subc.cc.u32 %r51616, %r51616, %r17315;
subc.cc.u32 %r51615, %r51615, %r17316;
subc.cc.u32 %r51614, %r51614, %r17317;
subc.cc.u32 %r51613, %r51613, %r17318;
subc.cc.u32 %r51612, %r51612, %r17319;
subc.cc.u32 %r51611, %r51611, %r17320;
subc.cc.u32 %r51610, %r51610, %r17321;
subc.u32 %r51609, %r51609, %r17322;

	// inline asm
	setp.gt.u32	%p7696, %r17310, %r17322;
	@%p7696 bra 	BB5_7182;

	setp.lt.u32	%p7697, %r17310, %r17322;
	@%p7697 bra 	BB5_7181;

	setp.gt.u32	%p7698, %r17309, %r17321;
	@%p7698 bra 	BB5_7182;

	setp.lt.u32	%p7699, %r17309, %r17321;
	@%p7699 bra 	BB5_7181;

	setp.gt.u32	%p7700, %r17308, %r17320;
	@%p7700 bra 	BB5_7182;

	setp.lt.u32	%p7701, %r17308, %r17320;
	@%p7701 bra 	BB5_7181;

	setp.gt.u32	%p7702, %r17307, %r17319;
	@%p7702 bra 	BB5_7182;

	setp.lt.u32	%p7703, %r17307, %r17319;
	@%p7703 bra 	BB5_7181;

	setp.gt.u32	%p7704, %r17306, %r17318;
	@%p7704 bra 	BB5_7182;

	setp.lt.u32	%p7705, %r17306, %r17318;
	@%p7705 bra 	BB5_7181;

	setp.gt.u32	%p7706, %r17305, %r17317;
	@%p7706 bra 	BB5_7182;

	setp.lt.u32	%p7707, %r17305, %r17317;
	@%p7707 bra 	BB5_7181;

	setp.gt.u32	%p7708, %r17304, %r17316;
	@%p7708 bra 	BB5_7182;

	setp.lt.u32	%p7709, %r17304, %r17316;
	@%p7709 bra 	BB5_7181;

	setp.gt.u32	%p7710, %r17303, %r17315;
	@%p7710 bra 	BB5_7182;

	setp.lt.u32	%p7711, %r17303, %r17315;
	@%p7711 bra 	BB5_7181;

	setp.gt.u32	%p7712, %r17302, %r17314;
	@%p7712 bra 	BB5_7182;

	setp.lt.u32	%p7713, %r17302, %r17314;
	@%p7713 bra 	BB5_7181;

	setp.gt.u32	%p7714, %r17301, %r17313;
	@%p7714 bra 	BB5_7182;

	setp.lt.u32	%p7715, %r17301, %r17313;
	@%p7715 bra 	BB5_7181;

	setp.gt.u32	%p7716, %r17300, %r17312;
	@%p7716 bra 	BB5_7182;

	setp.ge.u32	%p7717, %r17300, %r17312;
	setp.ge.u32	%p7718, %r17299, %r17311;
	and.pred  	%p7719, %p7717, %p7718;
	@%p7719 bra 	BB5_7182;

BB5_7181:
	mov.u32 	%r43514, -21845;
	mov.u32 	%r43515, -1174470657;
	mov.u32 	%r43516, -1319895041;
	mov.u32 	%r43517, 514588670;
	mov.u32 	%r43518, -156174812;
	mov.u32 	%r43519, 1731252896;
	mov.u32 	%r43520, -209382721;
	mov.u32 	%r43521, 1685539716;
	mov.u32 	%r43522, 1129032919;
	mov.u32 	%r43523, 1260103606;
	mov.u32 	%r43524, 964683418;
	mov.u32 	%r43525, 436277738;
	// inline asm
	add.cc.u32 %r51620, %r51620, %r43514;
addc.cc.u32 %r51619, %r51619, %r43515;
addc.cc.u32 %r51618, %r51618, %r43516;
addc.cc.u32 %r51617, %r51617, %r43517;
addc.cc.u32 %r51616, %r51616, %r43518;
addc.cc.u32 %r51615, %r51615, %r43519;
addc.cc.u32 %r51614, %r51614, %r43520;
addc.cc.u32 %r51613, %r51613, %r43521;
addc.cc.u32 %r51612, %r51612, %r43522;
addc.cc.u32 %r51611, %r51611, %r43523;
addc.cc.u32 %r51610, %r51610, %r43524;
addc.u32 %r51609, %r51609, %r43525;

	// inline asm

BB5_7182:
	mov.u16 	%rs86, 0;
	setp.ne.s32	%p7720, %r51368, %r51428;
	@%p7720 bra 	BB5_7186;

	setp.ne.s32	%p7721, %r51367, %r51427;
	setp.ne.s32	%p7722, %r51366, %r51426;
	or.pred  	%p7723, %p7721, %p7722;
	setp.ne.s32	%p7724, %r51365, %r51425;
	or.pred  	%p7725, %p7723, %p7724;
	setp.ne.s32	%p7726, %r51364, %r51424;
	or.pred  	%p7727, %p7725, %p7726;
	setp.ne.s32	%p7728, %r51363, %r51423;
	or.pred  	%p7729, %p7727, %p7728;
	setp.ne.s32	%p7730, %r51362, %r51422;
	or.pred  	%p7731, %p7729, %p7730;
	setp.ne.s32	%p7732, %r51361, %r51421;
	or.pred  	%p7733, %p7731, %p7732;
	setp.ne.s32	%p7734, %r51360, %r51420;
	or.pred  	%p7735, %p7733, %p7734;
	setp.ne.s32	%p7736, %r51359, %r51419;
	or.pred  	%p7737, %p7735, %p7736;
	setp.ne.s32	%p7738, %r51358, %r51418;
	or.pred  	%p7739, %p7737, %p7738;
	setp.ne.s32	%p7740, %r51357, %r51417;
	or.pred  	%p7741, %p7739, %p7740;
	setp.ne.s32	%p7742, %r51356, %r51416;
	or.pred  	%p7743, %p7741, %p7742;
	@%p7743 bra 	BB5_7186;

	setp.ne.s32	%p7744, %r51355, %r51415;
	setp.ne.s32	%p7745, %r51354, %r51414;
	or.pred  	%p7746, %p7744, %p7745;
	setp.ne.s32	%p7747, %r51353, %r51413;
	or.pred  	%p7748, %p7746, %p7747;
	setp.ne.s32	%p7749, %r51352, %r51412;
	or.pred  	%p7750, %p7748, %p7749;
	setp.ne.s32	%p7751, %r51351, %r51411;
	or.pred  	%p7752, %p7750, %p7751;
	setp.ne.s32	%p7753, %r51350, %r51410;
	or.pred  	%p7754, %p7752, %p7753;
	setp.ne.s32	%p7755, %r51349, %r51409;
	or.pred  	%p7756, %p7754, %p7755;
	setp.ne.s32	%p7757, %r51348, %r51408;
	or.pred  	%p7758, %p7756, %p7757;
	setp.ne.s32	%p7759, %r51347, %r51407;
	or.pred  	%p7760, %p7758, %p7759;
	setp.ne.s32	%p7761, %r51346, %r51406;
	or.pred  	%p7762, %p7760, %p7761;
	@%p7762 bra 	BB5_7186;

	setp.eq.s32	%p7763, %r51345, %r51405;
	selp.u16	%rs86, 1, 0, %p7763;

BB5_7186:
	setp.eq.s16	%p7764, %rs86, 0;
	@%p7764 bra 	BB5_7699;

	mov.u16 	%rs87, 0;
	setp.ne.s32	%p7765, %r51524, %r51620;
	@%p7765 bra 	BB5_7191;

	setp.ne.s32	%p7766, %r51523, %r51619;
	setp.ne.s32	%p7767, %r51522, %r51618;
	or.pred  	%p7768, %p7766, %p7767;
	setp.ne.s32	%p7769, %r51521, %r51617;
	or.pred  	%p7770, %p7768, %p7769;
	setp.ne.s32	%p7771, %r51520, %r51616;
	or.pred  	%p7772, %p7770, %p7771;
	setp.ne.s32	%p7773, %r51519, %r51615;
	or.pred  	%p7774, %p7772, %p7773;
	setp.ne.s32	%p7775, %r51518, %r51614;
	or.pred  	%p7776, %p7774, %p7775;
	setp.ne.s32	%p7777, %r51517, %r51613;
	or.pred  	%p7778, %p7776, %p7777;
	setp.ne.s32	%p7779, %r51516, %r51612;
	or.pred  	%p7780, %p7778, %p7779;
	setp.ne.s32	%p7781, %r51515, %r51611;
	or.pred  	%p7782, %p7780, %p7781;
	setp.ne.s32	%p7783, %r51514, %r51610;
	or.pred  	%p7784, %p7782, %p7783;
	setp.ne.s32	%p7785, %r51513, %r51609;
	or.pred  	%p7786, %p7784, %p7785;
	setp.ne.s32	%p7787, %r51512, %r51608;
	or.pred  	%p7788, %p7786, %p7787;
	@%p7788 bra 	BB5_7191;

	setp.ne.s32	%p7789, %r51511, %r51607;
	setp.ne.s32	%p7790, %r51510, %r51606;
	or.pred  	%p7791, %p7789, %p7790;
	setp.ne.s32	%p7792, %r51509, %r51605;
	or.pred  	%p7793, %p7791, %p7792;
	setp.ne.s32	%p7794, %r51508, %r51604;
	or.pred  	%p7795, %p7793, %p7794;
	setp.ne.s32	%p7796, %r51507, %r51603;
	or.pred  	%p7797, %p7795, %p7796;
	setp.ne.s32	%p7798, %r51506, %r51602;
	or.pred  	%p7799, %p7797, %p7798;
	setp.ne.s32	%p7800, %r51505, %r51601;
	or.pred  	%p7801, %p7799, %p7800;
	setp.ne.s32	%p7802, %r51504, %r51600;
	or.pred  	%p7803, %p7801, %p7802;
	setp.ne.s32	%p7804, %r51503, %r51599;
	or.pred  	%p7805, %p7803, %p7804;
	setp.ne.s32	%p7806, %r51502, %r51598;
	or.pred  	%p7807, %p7805, %p7806;
	@%p7807 bra 	BB5_7191;

	setp.eq.s32	%p7808, %r51501, %r51597;
	selp.u16	%rs87, 1, 0, %p7808;

BB5_7191:
	setp.eq.s16	%p7809, %rs87, 0;
	@%p7809 bra 	BB5_7699;
	bra.uni 	BB5_7192;

BB5_7699:
	// Callseq Start 337
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r51428;
	st.param.b32	[param0+4], %r51427;
	st.param.b32	[param0+8], %r51426;
	st.param.b32	[param0+12], %r51425;
	st.param.b32	[param0+16], %r51424;
	st.param.b32	[param0+20], %r51423;
	st.param.b32	[param0+24], %r51422;
	st.param.b32	[param0+28], %r51421;
	st.param.b32	[param0+32], %r51420;
	st.param.b32	[param0+36], %r51419;
	st.param.b32	[param0+40], %r51418;
	st.param.b32	[param0+44], %r51417;
	st.param.b32	[param0+48], %r51416;
	st.param.b32	[param0+52], %r51415;
	st.param.b32	[param0+56], %r51414;
	st.param.b32	[param0+60], %r51413;
	st.param.b32	[param0+64], %r51412;
	st.param.b32	[param0+68], %r51411;
	st.param.b32	[param0+72], %r51410;
	st.param.b32	[param0+76], %r51409;
	st.param.b32	[param0+80], %r51408;
	st.param.b32	[param0+84], %r51407;
	st.param.b32	[param0+88], %r51406;
	st.param.b32	[param0+92], %r51405;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r51368;
	st.param.b32	[param1+4], %r51367;
	st.param.b32	[param1+8], %r51366;
	st.param.b32	[param1+12], %r51365;
	st.param.b32	[param1+16], %r51364;
	st.param.b32	[param1+20], %r51363;
	st.param.b32	[param1+24], %r51362;
	st.param.b32	[param1+28], %r51361;
	st.param.b32	[param1+32], %r51360;
	st.param.b32	[param1+36], %r51359;
	st.param.b32	[param1+40], %r51358;
	st.param.b32	[param1+44], %r51357;
	st.param.b32	[param1+48], %r51356;
	st.param.b32	[param1+52], %r51355;
	st.param.b32	[param1+56], %r51354;
	st.param.b32	[param1+60], %r51353;
	st.param.b32	[param1+64], %r51352;
	st.param.b32	[param1+68], %r51351;
	st.param.b32	[param1+72], %r51350;
	st.param.b32	[param1+76], %r51349;
	st.param.b32	[param1+80], %r51348;
	st.param.b32	[param1+84], %r51347;
	st.param.b32	[param1+88], %r51346;
	st.param.b32	[param1+92], %r51345;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r47194, [retval0+0];
	ld.param.b32	%r47195, [retval0+4];
	ld.param.b32	%r47196, [retval0+8];
	ld.param.b32	%r47197, [retval0+12];
	ld.param.b32	%r47198, [retval0+16];
	ld.param.b32	%r47199, [retval0+20];
	ld.param.b32	%r47200, [retval0+24];
	ld.param.b32	%r47201, [retval0+28];
	ld.param.b32	%r47202, [retval0+32];
	ld.param.b32	%r47203, [retval0+36];
	ld.param.b32	%r47204, [retval0+40];
	ld.param.b32	%r47205, [retval0+44];
	ld.param.b32	%r18955, [retval0+48];
	ld.param.b32	%r18956, [retval0+52];
	ld.param.b32	%r18957, [retval0+56];
	ld.param.b32	%r18958, [retval0+60];
	ld.param.b32	%r18959, [retval0+64];
	ld.param.b32	%r18960, [retval0+68];
	ld.param.b32	%r18961, [retval0+72];
	ld.param.b32	%r18962, [retval0+76];
	ld.param.b32	%r18963, [retval0+80];
	ld.param.b32	%r18964, [retval0+84];
	ld.param.b32	%r18965, [retval0+88];
	ld.param.b32	%r18966, [retval0+92];
	
	//{
	}// Callseq End 337
	// Callseq Start 338
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r47194;
	st.param.b32	[param0+4], %r47195;
	st.param.b32	[param0+8], %r47196;
	st.param.b32	[param0+12], %r47197;
	st.param.b32	[param0+16], %r47198;
	st.param.b32	[param0+20], %r47199;
	st.param.b32	[param0+24], %r47200;
	st.param.b32	[param0+28], %r47201;
	st.param.b32	[param0+32], %r47202;
	st.param.b32	[param0+36], %r47203;
	st.param.b32	[param0+40], %r47204;
	st.param.b32	[param0+44], %r47205;
	st.param.b32	[param0+48], %r18955;
	st.param.b32	[param0+52], %r18956;
	st.param.b32	[param0+56], %r18957;
	st.param.b32	[param0+60], %r18958;
	st.param.b32	[param0+64], %r18959;
	st.param.b32	[param0+68], %r18960;
	st.param.b32	[param0+72], %r18961;
	st.param.b32	[param0+76], %r18962;
	st.param.b32	[param0+80], %r18963;
	st.param.b32	[param0+84], %r18964;
	st.param.b32	[param0+88], %r18965;
	st.param.b32	[param0+92], %r18966;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_double, 
	(
	param0
	);
	ld.param.b32	%r18967, [retval0+0];
	ld.param.b32	%r18968, [retval0+4];
	ld.param.b32	%r18969, [retval0+8];
	ld.param.b32	%r18970, [retval0+12];
	ld.param.b32	%r18971, [retval0+16];
	ld.param.b32	%r18972, [retval0+20];
	ld.param.b32	%r18973, [retval0+24];
	ld.param.b32	%r18974, [retval0+28];
	ld.param.b32	%r18975, [retval0+32];
	ld.param.b32	%r18976, [retval0+36];
	ld.param.b32	%r18977, [retval0+40];
	ld.param.b32	%r18978, [retval0+44];
	ld.param.b32	%r18979, [retval0+48];
	ld.param.b32	%r18980, [retval0+52];
	ld.param.b32	%r18981, [retval0+56];
	ld.param.b32	%r18982, [retval0+60];
	ld.param.b32	%r18983, [retval0+64];
	ld.param.b32	%r18984, [retval0+68];
	ld.param.b32	%r18985, [retval0+72];
	ld.param.b32	%r18986, [retval0+76];
	ld.param.b32	%r18987, [retval0+80];
	ld.param.b32	%r18988, [retval0+84];
	ld.param.b32	%r18989, [retval0+88];
	ld.param.b32	%r18990, [retval0+92];
	
	//{
	}// Callseq End 338
	// Callseq Start 339
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r18967;
	st.param.b32	[param0+4], %r18968;
	st.param.b32	[param0+8], %r18969;
	st.param.b32	[param0+12], %r18970;
	st.param.b32	[param0+16], %r18971;
	st.param.b32	[param0+20], %r18972;
	st.param.b32	[param0+24], %r18973;
	st.param.b32	[param0+28], %r18974;
	st.param.b32	[param0+32], %r18975;
	st.param.b32	[param0+36], %r18976;
	st.param.b32	[param0+40], %r18977;
	st.param.b32	[param0+44], %r18978;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r18979;
	st.param.b32	[param1+4], %r18980;
	st.param.b32	[param1+8], %r18981;
	st.param.b32	[param1+12], %r18982;
	st.param.b32	[param1+16], %r18983;
	st.param.b32	[param1+20], %r18984;
	st.param.b32	[param1+24], %r18985;
	st.param.b32	[param1+28], %r18986;
	st.param.b32	[param1+32], %r18987;
	st.param.b32	[param1+36], %r18988;
	st.param.b32	[param1+40], %r18989;
	st.param.b32	[param1+44], %r18990;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r18991, [retval0+0];
	ld.param.b32	%r18992, [retval0+4];
	ld.param.b32	%r18993, [retval0+8];
	ld.param.b32	%r18994, [retval0+12];
	ld.param.b32	%r18995, [retval0+16];
	ld.param.b32	%r18996, [retval0+20];
	ld.param.b32	%r18997, [retval0+24];
	ld.param.b32	%r18998, [retval0+28];
	ld.param.b32	%r18999, [retval0+32];
	ld.param.b32	%r19000, [retval0+36];
	ld.param.b32	%r19001, [retval0+40];
	ld.param.b32	%r19002, [retval0+44];
	
	//{
	}// Callseq End 339
	mov.u32 	%r45201, %r18972;
	mov.u32 	%r45196, %r18967;
	mov.u32 	%r45203, %r18974;
	mov.u32 	%r45198, %r18969;
	mov.u32 	%r45205, %r18976;
	mov.u32 	%r45200, %r18971;
	mov.u32 	%r45207, %r18978;
	mov.u32 	%r45202, %r18973;
	mov.u32 	%r45197, %r18968;
	mov.u32 	%r45204, %r18975;
	mov.u32 	%r45199, %r18970;
	mov.u32 	%r45206, %r18977;
	// inline asm
	add.cc.u32 %r45196, %r45196, %r18979;
addc.cc.u32 %r45197, %r45197, %r18980;
addc.cc.u32 %r45198, %r45198, %r18981;
addc.cc.u32 %r45199, %r45199, %r18982;
addc.cc.u32 %r45200, %r45200, %r18983;
addc.cc.u32 %r45201, %r45201, %r18984;
addc.cc.u32 %r45202, %r45202, %r18985;
addc.cc.u32 %r45203, %r45203, %r18986;
addc.cc.u32 %r45204, %r45204, %r18987;
addc.cc.u32 %r45205, %r45205, %r18988;
addc.cc.u32 %r45206, %r45206, %r18989;
addc.u32 %r45207, %r45207, %r18990;

	// inline asm
	setp.gt.u32	%p8338, %r45207, 436277738;
	@%p8338 bra 	BB5_7721;

	setp.lt.u32	%p8339, %r45207, 436277738;
	@%p8339 bra 	BB5_7722;

	setp.gt.u32	%p8340, %r45206, 964683418;
	@%p8340 bra 	BB5_7721;

	setp.lt.u32	%p8341, %r45206, 964683418;
	@%p8341 bra 	BB5_7722;

	setp.gt.u32	%p8342, %r45205, 1260103606;
	@%p8342 bra 	BB5_7721;

	setp.lt.u32	%p8343, %r45205, 1260103606;
	@%p8343 bra 	BB5_7722;

	setp.gt.u32	%p8344, %r45204, 1129032919;
	@%p8344 bra 	BB5_7721;

	setp.lt.u32	%p8345, %r45204, 1129032919;
	@%p8345 bra 	BB5_7722;

	setp.gt.u32	%p8346, %r45203, 1685539716;
	@%p8346 bra 	BB5_7721;

	setp.lt.u32	%p8347, %r45203, 1685539716;
	@%p8347 bra 	BB5_7722;

	setp.gt.u32	%p8348, %r45202, -209382721;
	@%p8348 bra 	BB5_7721;

	setp.lt.u32	%p8349, %r45202, -209382721;
	@%p8349 bra 	BB5_7722;

	setp.gt.u32	%p8350, %r45201, 1731252896;
	@%p8350 bra 	BB5_7721;

	setp.lt.u32	%p8351, %r45201, 1731252896;
	@%p8351 bra 	BB5_7722;

	setp.gt.u32	%p8352, %r45200, -156174812;
	@%p8352 bra 	BB5_7721;

	setp.lt.u32	%p8353, %r45200, -156174812;
	@%p8353 bra 	BB5_7722;

	setp.gt.u32	%p8354, %r45199, 514588670;
	@%p8354 bra 	BB5_7721;

	setp.lt.u32	%p8355, %r45199, 514588670;
	@%p8355 bra 	BB5_7722;

	setp.gt.u32	%p8356, %r45198, -1319895041;
	@%p8356 bra 	BB5_7721;

	setp.lt.u32	%p8357, %r45198, -1319895041;
	@%p8357 bra 	BB5_7722;

	setp.gt.u32	%p8358, %r45197, -1174470657;
	@%p8358 bra 	BB5_7721;

	setp.lt.u32	%p8359, %r45197, -1174470657;
	setp.lt.u32	%p8360, %r45196, -21845;
	or.pred  	%p8361, %p8359, %p8360;
	@%p8361 bra 	BB5_7722;

BB5_7721:
	mov.u32 	%r45244, -21845;
	mov.u32 	%r45245, -1174470657;
	mov.u32 	%r45246, -1319895041;
	mov.u32 	%r45247, 514588670;
	mov.u32 	%r45248, -156174812;
	mov.u32 	%r45249, 1731252896;
	mov.u32 	%r45250, -209382721;
	mov.u32 	%r45251, 1685539716;
	mov.u32 	%r45252, 1129032919;
	mov.u32 	%r45253, 1260103606;
	mov.u32 	%r45254, 964683418;
	mov.u32 	%r45255, 436277738;
	// inline asm
	sub.cc.u32 %r45196, %r45196, %r45244;
subc.cc.u32 %r45197, %r45197, %r45245;
subc.cc.u32 %r45198, %r45198, %r45246;
subc.cc.u32 %r45199, %r45199, %r45247;
subc.cc.u32 %r45200, %r45200, %r45248;
subc.cc.u32 %r45201, %r45201, %r45249;
subc.cc.u32 %r45202, %r45202, %r45250;
subc.cc.u32 %r45203, %r45203, %r45251;
subc.cc.u32 %r45204, %r45204, %r45252;
subc.cc.u32 %r45205, %r45205, %r45253;
subc.cc.u32 %r45206, %r45206, %r45254;
subc.u32 %r45207, %r45207, %r45255;

	// inline asm

BB5_7722:
	mov.u32 	%r45273, %r18972;
	mov.u32 	%r45268, %r18967;
	mov.u32 	%r45275, %r18974;
	mov.u32 	%r45270, %r18969;
	mov.u32 	%r45277, %r18976;
	mov.u32 	%r45272, %r18971;
	mov.u32 	%r45279, %r18978;
	mov.u32 	%r45274, %r18973;
	mov.u32 	%r45269, %r18968;
	mov.u32 	%r45276, %r18975;
	mov.u32 	%r45271, %r18970;
	mov.u32 	%r45278, %r18977;
	// inline asm
	sub.cc.u32 %r45268, %r45268, %r18979;
subc.cc.u32 %r45269, %r45269, %r18980;
subc.cc.u32 %r45270, %r45270, %r18981;
subc.cc.u32 %r45271, %r45271, %r18982;
subc.cc.u32 %r45272, %r45272, %r18983;
subc.cc.u32 %r45273, %r45273, %r18984;
subc.cc.u32 %r45274, %r45274, %r18985;
subc.cc.u32 %r45275, %r45275, %r18986;
subc.cc.u32 %r45276, %r45276, %r18987;
subc.cc.u32 %r45277, %r45277, %r18988;
subc.cc.u32 %r45278, %r45278, %r18989;
subc.u32 %r45279, %r45279, %r18990;

	// inline asm
	setp.gt.u32	%p8362, %r18978, %r18990;
	@%p8362 bra 	BB5_7745;

	setp.lt.u32	%p8363, %r18978, %r18990;
	@%p8363 bra 	BB5_7744;

	setp.gt.u32	%p8364, %r18977, %r18989;
	@%p8364 bra 	BB5_7745;

	setp.lt.u32	%p8365, %r18977, %r18989;
	@%p8365 bra 	BB5_7744;

	setp.gt.u32	%p8366, %r18976, %r18988;
	@%p8366 bra 	BB5_7745;

	setp.lt.u32	%p8367, %r18976, %r18988;
	@%p8367 bra 	BB5_7744;

	setp.gt.u32	%p8368, %r18975, %r18987;
	@%p8368 bra 	BB5_7745;

	setp.lt.u32	%p8369, %r18975, %r18987;
	@%p8369 bra 	BB5_7744;

	setp.gt.u32	%p8370, %r18974, %r18986;
	@%p8370 bra 	BB5_7745;

	setp.lt.u32	%p8371, %r18974, %r18986;
	@%p8371 bra 	BB5_7744;

	setp.gt.u32	%p8372, %r18973, %r18985;
	@%p8372 bra 	BB5_7745;

	setp.lt.u32	%p8373, %r18973, %r18985;
	@%p8373 bra 	BB5_7744;

	setp.gt.u32	%p8374, %r18972, %r18984;
	@%p8374 bra 	BB5_7745;

	setp.lt.u32	%p8375, %r18972, %r18984;
	@%p8375 bra 	BB5_7744;

	setp.gt.u32	%p8376, %r18971, %r18983;
	@%p8376 bra 	BB5_7745;

	setp.lt.u32	%p8377, %r18971, %r18983;
	@%p8377 bra 	BB5_7744;

	setp.gt.u32	%p8378, %r18970, %r18982;
	@%p8378 bra 	BB5_7745;

	setp.lt.u32	%p8379, %r18970, %r18982;
	@%p8379 bra 	BB5_7744;

	setp.gt.u32	%p8380, %r18969, %r18981;
	@%p8380 bra 	BB5_7745;

	setp.lt.u32	%p8381, %r18969, %r18981;
	@%p8381 bra 	BB5_7744;

	setp.gt.u32	%p8382, %r18968, %r18980;
	@%p8382 bra 	BB5_7745;

	setp.ge.u32	%p8383, %r18968, %r18980;
	setp.ge.u32	%p8384, %r18967, %r18979;
	and.pred  	%p8385, %p8383, %p8384;
	@%p8385 bra 	BB5_7745;

BB5_7744:
	mov.u32 	%r45316, -21845;
	mov.u32 	%r45317, -1174470657;
	mov.u32 	%r45318, -1319895041;
	mov.u32 	%r45319, 514588670;
	mov.u32 	%r45320, -156174812;
	mov.u32 	%r45321, 1731252896;
	mov.u32 	%r45322, -209382721;
	mov.u32 	%r45323, 1685539716;
	mov.u32 	%r45324, 1129032919;
	mov.u32 	%r45325, 1260103606;
	mov.u32 	%r45326, 964683418;
	mov.u32 	%r45327, 436277738;
	// inline asm
	add.cc.u32 %r45268, %r45268, %r45316;
addc.cc.u32 %r45269, %r45269, %r45317;
addc.cc.u32 %r45270, %r45270, %r45318;
addc.cc.u32 %r45271, %r45271, %r45319;
addc.cc.u32 %r45272, %r45272, %r45320;
addc.cc.u32 %r45273, %r45273, %r45321;
addc.cc.u32 %r45274, %r45274, %r45322;
addc.cc.u32 %r45275, %r45275, %r45323;
addc.cc.u32 %r45276, %r45276, %r45324;
addc.cc.u32 %r45277, %r45277, %r45325;
addc.cc.u32 %r45278, %r45278, %r45326;
addc.u32 %r45279, %r45279, %r45327;

	// inline asm

BB5_7745:
	// Callseq Start 340
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r45268;
	st.param.b32	[param0+4], %r45269;
	st.param.b32	[param0+8], %r45270;
	st.param.b32	[param0+12], %r45271;
	st.param.b32	[param0+16], %r45272;
	st.param.b32	[param0+20], %r45273;
	st.param.b32	[param0+24], %r45274;
	st.param.b32	[param0+28], %r45275;
	st.param.b32	[param0+32], %r45276;
	st.param.b32	[param0+36], %r45277;
	st.param.b32	[param0+40], %r45278;
	st.param.b32	[param0+44], %r45279;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r45196;
	st.param.b32	[param1+4], %r45197;
	st.param.b32	[param1+8], %r45198;
	st.param.b32	[param1+12], %r45199;
	st.param.b32	[param1+16], %r45200;
	st.param.b32	[param1+20], %r45201;
	st.param.b32	[param1+24], %r45202;
	st.param.b32	[param1+28], %r45203;
	st.param.b32	[param1+32], %r45204;
	st.param.b32	[param1+36], %r45205;
	st.param.b32	[param1+40], %r45206;
	st.param.b32	[param1+44], %r45207;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r19111, [retval0+0];
	ld.param.b32	%r19112, [retval0+4];
	ld.param.b32	%r19113, [retval0+8];
	ld.param.b32	%r19114, [retval0+12];
	ld.param.b32	%r19115, [retval0+16];
	ld.param.b32	%r19116, [retval0+20];
	ld.param.b32	%r19117, [retval0+24];
	ld.param.b32	%r19118, [retval0+28];
	ld.param.b32	%r19119, [retval0+32];
	ld.param.b32	%r19120, [retval0+36];
	ld.param.b32	%r19121, [retval0+40];
	ld.param.b32	%r19122, [retval0+44];
	
	//{
	}// Callseq End 340
	shl.b32 	%r45340, %r19002, 1;
	shr.u32 	%r45341, %r19001, 31;
	or.b32  	%r51909, %r45341, %r45340;
	shl.b32 	%r45342, %r19001, 1;
	shr.u32 	%r45343, %r19000, 31;
	or.b32  	%r51910, %r45343, %r45342;
	shl.b32 	%r45344, %r19000, 1;
	shr.u32 	%r45345, %r18999, 31;
	or.b32  	%r51911, %r45345, %r45344;
	shl.b32 	%r45346, %r18999, 1;
	shr.u32 	%r45347, %r18998, 31;
	or.b32  	%r51912, %r45347, %r45346;
	shl.b32 	%r45348, %r18998, 1;
	shr.u32 	%r45349, %r18997, 31;
	or.b32  	%r51913, %r45349, %r45348;
	shl.b32 	%r45350, %r18997, 1;
	shr.u32 	%r45351, %r18996, 31;
	or.b32  	%r51914, %r45351, %r45350;
	shl.b32 	%r45352, %r18996, 1;
	shr.u32 	%r45353, %r18995, 31;
	or.b32  	%r51915, %r45353, %r45352;
	shl.b32 	%r45354, %r18995, 1;
	shr.u32 	%r45355, %r18994, 31;
	or.b32  	%r51916, %r45355, %r45354;
	shl.b32 	%r45356, %r18994, 1;
	shr.u32 	%r45357, %r18993, 31;
	or.b32  	%r51917, %r45357, %r45356;
	shl.b32 	%r45358, %r18993, 1;
	shr.u32 	%r45359, %r18992, 31;
	or.b32  	%r51918, %r45359, %r45358;
	shl.b32 	%r45360, %r18992, 1;
	shr.u32 	%r45361, %r18991, 31;
	or.b32  	%r51919, %r45361, %r45360;
	shl.b32 	%r51920, %r18991, 1;
	setp.gt.u32	%p8386, %r51909, 436277738;
	@%p8386 bra 	BB5_7767;

	setp.lt.u32	%p8387, %r51909, 436277738;
	@%p8387 bra 	BB5_7768;

	setp.gt.u32	%p8388, %r51910, 964683418;
	@%p8388 bra 	BB5_7767;

	setp.lt.u32	%p8389, %r51910, 964683418;
	@%p8389 bra 	BB5_7768;

	setp.gt.u32	%p8390, %r51911, 1260103606;
	@%p8390 bra 	BB5_7767;

	setp.lt.u32	%p8391, %r51911, 1260103606;
	@%p8391 bra 	BB5_7768;

	setp.gt.u32	%p8392, %r51912, 1129032919;
	@%p8392 bra 	BB5_7767;

	setp.lt.u32	%p8393, %r51912, 1129032919;
	@%p8393 bra 	BB5_7768;

	setp.gt.u32	%p8394, %r51913, 1685539716;
	@%p8394 bra 	BB5_7767;

	setp.lt.u32	%p8395, %r51913, 1685539716;
	@%p8395 bra 	BB5_7768;

	setp.gt.u32	%p8396, %r51914, -209382721;
	@%p8396 bra 	BB5_7767;

	setp.lt.u32	%p8397, %r51914, -209382721;
	@%p8397 bra 	BB5_7768;

	setp.gt.u32	%p8398, %r51915, 1731252896;
	@%p8398 bra 	BB5_7767;

	setp.lt.u32	%p8399, %r51915, 1731252896;
	@%p8399 bra 	BB5_7768;

	setp.gt.u32	%p8400, %r51916, -156174812;
	@%p8400 bra 	BB5_7767;

	setp.lt.u32	%p8401, %r51916, -156174812;
	@%p8401 bra 	BB5_7768;

	setp.gt.u32	%p8402, %r51917, 514588670;
	@%p8402 bra 	BB5_7767;

	setp.lt.u32	%p8403, %r51917, 514588670;
	@%p8403 bra 	BB5_7768;

	setp.gt.u32	%p8404, %r51918, -1319895041;
	@%p8404 bra 	BB5_7767;

	setp.lt.u32	%p8405, %r51918, -1319895041;
	@%p8405 bra 	BB5_7768;

	setp.gt.u32	%p8406, %r51919, -1174470657;
	@%p8406 bra 	BB5_7767;

	setp.lt.u32	%p8407, %r51919, -1174470657;
	setp.lt.u32	%p8408, %r51920, -21845;
	or.pred  	%p8409, %p8407, %p8408;
	@%p8409 bra 	BB5_7768;

BB5_7767:
	mov.u32 	%r45374, -21845;
	mov.u32 	%r45375, -1174470657;
	mov.u32 	%r45376, -1319895041;
	mov.u32 	%r45377, 514588670;
	mov.u32 	%r45378, -156174812;
	mov.u32 	%r45379, 1731252896;
	mov.u32 	%r45380, -209382721;
	mov.u32 	%r45381, 1685539716;
	mov.u32 	%r45382, 1129032919;
	mov.u32 	%r45383, 1260103606;
	mov.u32 	%r45384, 964683418;
	mov.u32 	%r45385, 436277738;
	// inline asm
	sub.cc.u32 %r51920, %r51920, %r45374;
subc.cc.u32 %r51919, %r51919, %r45375;
subc.cc.u32 %r51918, %r51918, %r45376;
subc.cc.u32 %r51917, %r51917, %r45377;
subc.cc.u32 %r51916, %r51916, %r45378;
subc.cc.u32 %r51915, %r51915, %r45379;
subc.cc.u32 %r51914, %r51914, %r45380;
subc.cc.u32 %r51913, %r51913, %r45381;
subc.cc.u32 %r51912, %r51912, %r45382;
subc.cc.u32 %r51911, %r51911, %r45383;
subc.cc.u32 %r51910, %r51910, %r45384;
subc.u32 %r51909, %r51909, %r45385;

	// inline asm

BB5_7768:
	// Callseq Start 341
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r47194;
	st.param.b32	[param0+4], %r47195;
	st.param.b32	[param0+8], %r47196;
	st.param.b32	[param0+12], %r47197;
	st.param.b32	[param0+16], %r47198;
	st.param.b32	[param0+20], %r47199;
	st.param.b32	[param0+24], %r47200;
	st.param.b32	[param0+28], %r47201;
	st.param.b32	[param0+32], %r47202;
	st.param.b32	[param0+36], %r47203;
	st.param.b32	[param0+40], %r47204;
	st.param.b32	[param0+44], %r47205;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r19111;
	st.param.b32	[param1+4], %r19112;
	st.param.b32	[param1+8], %r19113;
	st.param.b32	[param1+12], %r19114;
	st.param.b32	[param1+16], %r19115;
	st.param.b32	[param1+20], %r19116;
	st.param.b32	[param1+24], %r19117;
	st.param.b32	[param1+28], %r19118;
	st.param.b32	[param1+32], %r19119;
	st.param.b32	[param1+36], %r19120;
	st.param.b32	[param1+40], %r19121;
	st.param.b32	[param1+44], %r19122;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r19207, [retval0+0];
	ld.param.b32	%r19208, [retval0+4];
	ld.param.b32	%r19209, [retval0+8];
	ld.param.b32	%r19210, [retval0+12];
	ld.param.b32	%r19211, [retval0+16];
	ld.param.b32	%r19212, [retval0+20];
	ld.param.b32	%r19213, [retval0+24];
	ld.param.b32	%r19214, [retval0+28];
	ld.param.b32	%r19215, [retval0+32];
	ld.param.b32	%r19216, [retval0+36];
	ld.param.b32	%r19217, [retval0+40];
	ld.param.b32	%r19218, [retval0+44];
	
	//{
	}// Callseq End 341
	// Callseq Start 342
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r18955;
	st.param.b32	[param0+4], %r18956;
	st.param.b32	[param0+8], %r18957;
	st.param.b32	[param0+12], %r18958;
	st.param.b32	[param0+16], %r18959;
	st.param.b32	[param0+20], %r18960;
	st.param.b32	[param0+24], %r18961;
	st.param.b32	[param0+28], %r18962;
	st.param.b32	[param0+32], %r18963;
	st.param.b32	[param0+36], %r18964;
	st.param.b32	[param0+40], %r18965;
	st.param.b32	[param0+44], %r18966;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r51920;
	st.param.b32	[param1+4], %r51919;
	st.param.b32	[param1+8], %r51918;
	st.param.b32	[param1+12], %r51917;
	st.param.b32	[param1+16], %r51916;
	st.param.b32	[param1+20], %r51915;
	st.param.b32	[param1+24], %r51914;
	st.param.b32	[param1+28], %r51913;
	st.param.b32	[param1+32], %r51912;
	st.param.b32	[param1+36], %r51911;
	st.param.b32	[param1+40], %r51910;
	st.param.b32	[param1+44], %r51909;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r19243, [retval0+0];
	ld.param.b32	%r19244, [retval0+4];
	ld.param.b32	%r19245, [retval0+8];
	ld.param.b32	%r19246, [retval0+12];
	ld.param.b32	%r19247, [retval0+16];
	ld.param.b32	%r19248, [retval0+20];
	ld.param.b32	%r19249, [retval0+24];
	ld.param.b32	%r19250, [retval0+28];
	ld.param.b32	%r19251, [retval0+32];
	ld.param.b32	%r19252, [retval0+36];
	ld.param.b32	%r19253, [retval0+40];
	ld.param.b32	%r19254, [retval0+44];
	
	//{
	}// Callseq End 342
	mov.u32 	%r45401, %r19114;
	mov.u32 	%r45408, %r19121;
	mov.u32 	%r45403, %r19116;
	mov.u32 	%r45398, %r19111;
	mov.u32 	%r45405, %r19118;
	mov.u32 	%r45400, %r19113;
	mov.u32 	%r45407, %r19120;
	mov.u32 	%r45402, %r19115;
	mov.u32 	%r45409, %r19122;
	mov.u32 	%r45404, %r19117;
	mov.u32 	%r45399, %r19112;
	mov.u32 	%r45406, %r19119;
	// inline asm
	add.cc.u32 %r45398, %r45398, %r51920;
addc.cc.u32 %r45399, %r45399, %r51919;
addc.cc.u32 %r45400, %r45400, %r51918;
addc.cc.u32 %r45401, %r45401, %r51917;
addc.cc.u32 %r45402, %r45402, %r51916;
addc.cc.u32 %r45403, %r45403, %r51915;
addc.cc.u32 %r45404, %r45404, %r51914;
addc.cc.u32 %r45405, %r45405, %r51913;
addc.cc.u32 %r45406, %r45406, %r51912;
addc.cc.u32 %r45407, %r45407, %r51911;
addc.cc.u32 %r45408, %r45408, %r51910;
addc.u32 %r45409, %r45409, %r51909;

	// inline asm
	setp.gt.u32	%p8410, %r45409, 436277738;
	@%p8410 bra 	BB5_7790;

	setp.lt.u32	%p8411, %r45409, 436277738;
	@%p8411 bra 	BB5_7791;

	setp.gt.u32	%p8412, %r45408, 964683418;
	@%p8412 bra 	BB5_7790;

	setp.lt.u32	%p8413, %r45408, 964683418;
	@%p8413 bra 	BB5_7791;

	setp.gt.u32	%p8414, %r45407, 1260103606;
	@%p8414 bra 	BB5_7790;

	setp.lt.u32	%p8415, %r45407, 1260103606;
	@%p8415 bra 	BB5_7791;

	setp.gt.u32	%p8416, %r45406, 1129032919;
	@%p8416 bra 	BB5_7790;

	setp.lt.u32	%p8417, %r45406, 1129032919;
	@%p8417 bra 	BB5_7791;

	setp.gt.u32	%p8418, %r45405, 1685539716;
	@%p8418 bra 	BB5_7790;

	setp.lt.u32	%p8419, %r45405, 1685539716;
	@%p8419 bra 	BB5_7791;

	setp.gt.u32	%p8420, %r45404, -209382721;
	@%p8420 bra 	BB5_7790;

	setp.lt.u32	%p8421, %r45404, -209382721;
	@%p8421 bra 	BB5_7791;

	setp.gt.u32	%p8422, %r45403, 1731252896;
	@%p8422 bra 	BB5_7790;

	setp.lt.u32	%p8423, %r45403, 1731252896;
	@%p8423 bra 	BB5_7791;

	setp.gt.u32	%p8424, %r45402, -156174812;
	@%p8424 bra 	BB5_7790;

	setp.lt.u32	%p8425, %r45402, -156174812;
	@%p8425 bra 	BB5_7791;

	setp.gt.u32	%p8426, %r45401, 514588670;
	@%p8426 bra 	BB5_7790;

	setp.lt.u32	%p8427, %r45401, 514588670;
	@%p8427 bra 	BB5_7791;

	setp.gt.u32	%p8428, %r45400, -1319895041;
	@%p8428 bra 	BB5_7790;

	setp.lt.u32	%p8429, %r45400, -1319895041;
	@%p8429 bra 	BB5_7791;

	setp.gt.u32	%p8430, %r45399, -1174470657;
	@%p8430 bra 	BB5_7790;

	setp.lt.u32	%p8431, %r45399, -1174470657;
	setp.lt.u32	%p8432, %r45398, -21845;
	or.pred  	%p8433, %p8431, %p8432;
	@%p8433 bra 	BB5_7791;

BB5_7790:
	mov.u32 	%r45446, -21845;
	mov.u32 	%r45447, -1174470657;
	mov.u32 	%r45448, -1319895041;
	mov.u32 	%r45449, 514588670;
	mov.u32 	%r45450, -156174812;
	mov.u32 	%r45451, 1731252896;
	mov.u32 	%r45452, -209382721;
	mov.u32 	%r45453, 1685539716;
	mov.u32 	%r45454, 1129032919;
	mov.u32 	%r45455, 1260103606;
	mov.u32 	%r45456, 964683418;
	mov.u32 	%r45457, 436277738;
	// inline asm
	sub.cc.u32 %r45398, %r45398, %r45446;
subc.cc.u32 %r45399, %r45399, %r45447;
subc.cc.u32 %r45400, %r45400, %r45448;
subc.cc.u32 %r45401, %r45401, %r45449;
subc.cc.u32 %r45402, %r45402, %r45450;
subc.cc.u32 %r45403, %r45403, %r45451;
subc.cc.u32 %r45404, %r45404, %r45452;
subc.cc.u32 %r45405, %r45405, %r45453;
subc.cc.u32 %r45406, %r45406, %r45454;
subc.cc.u32 %r45407, %r45407, %r45455;
subc.cc.u32 %r45408, %r45408, %r45456;
subc.u32 %r45409, %r45409, %r45457;

	// inline asm

BB5_7791:
	mov.u32 	%r45475, %r18960;
	mov.u32 	%r45470, %r18955;
	mov.u32 	%r45477, %r18962;
	mov.u32 	%r45472, %r18957;
	mov.u32 	%r45479, %r18964;
	mov.u32 	%r45474, %r18959;
	mov.u32 	%r45481, %r18966;
	mov.u32 	%r45476, %r18961;
	mov.u32 	%r45471, %r18956;
	mov.u32 	%r45478, %r18963;
	mov.u32 	%r45473, %r18958;
	mov.u32 	%r45480, %r18965;
	// inline asm
	add.cc.u32 %r45470, %r45470, %r47194;
addc.cc.u32 %r45471, %r45471, %r47195;
addc.cc.u32 %r45472, %r45472, %r47196;
addc.cc.u32 %r45473, %r45473, %r47197;
addc.cc.u32 %r45474, %r45474, %r47198;
addc.cc.u32 %r45475, %r45475, %r47199;
addc.cc.u32 %r45476, %r45476, %r47200;
addc.cc.u32 %r45477, %r45477, %r47201;
addc.cc.u32 %r45478, %r45478, %r47202;
addc.cc.u32 %r45479, %r45479, %r47203;
addc.cc.u32 %r45480, %r45480, %r47204;
addc.u32 %r45481, %r45481, %r47205;

	// inline asm
	setp.gt.u32	%p8434, %r45481, 436277738;
	@%p8434 bra 	BB5_7813;

	setp.lt.u32	%p8435, %r45481, 436277738;
	@%p8435 bra 	BB5_7814;

	setp.gt.u32	%p8436, %r45480, 964683418;
	@%p8436 bra 	BB5_7813;

	setp.lt.u32	%p8437, %r45480, 964683418;
	@%p8437 bra 	BB5_7814;

	setp.gt.u32	%p8438, %r45479, 1260103606;
	@%p8438 bra 	BB5_7813;

	setp.lt.u32	%p8439, %r45479, 1260103606;
	@%p8439 bra 	BB5_7814;

	setp.gt.u32	%p8440, %r45478, 1129032919;
	@%p8440 bra 	BB5_7813;

	setp.lt.u32	%p8441, %r45478, 1129032919;
	@%p8441 bra 	BB5_7814;

	setp.gt.u32	%p8442, %r45477, 1685539716;
	@%p8442 bra 	BB5_7813;

	setp.lt.u32	%p8443, %r45477, 1685539716;
	@%p8443 bra 	BB5_7814;

	setp.gt.u32	%p8444, %r45476, -209382721;
	@%p8444 bra 	BB5_7813;

	setp.lt.u32	%p8445, %r45476, -209382721;
	@%p8445 bra 	BB5_7814;

	setp.gt.u32	%p8446, %r45475, 1731252896;
	@%p8446 bra 	BB5_7813;

	setp.lt.u32	%p8447, %r45475, 1731252896;
	@%p8447 bra 	BB5_7814;

	setp.gt.u32	%p8448, %r45474, -156174812;
	@%p8448 bra 	BB5_7813;

	setp.lt.u32	%p8449, %r45474, -156174812;
	@%p8449 bra 	BB5_7814;

	setp.gt.u32	%p8450, %r45473, 514588670;
	@%p8450 bra 	BB5_7813;

	setp.lt.u32	%p8451, %r45473, 514588670;
	@%p8451 bra 	BB5_7814;

	setp.gt.u32	%p8452, %r45472, -1319895041;
	@%p8452 bra 	BB5_7813;

	setp.lt.u32	%p8453, %r45472, -1319895041;
	@%p8453 bra 	BB5_7814;

	setp.gt.u32	%p8454, %r45471, -1174470657;
	@%p8454 bra 	BB5_7813;

	setp.lt.u32	%p8455, %r45471, -1174470657;
	setp.lt.u32	%p8456, %r45470, -21845;
	or.pred  	%p8457, %p8455, %p8456;
	@%p8457 bra 	BB5_7814;

BB5_7813:
	mov.u32 	%r45518, -21845;
	mov.u32 	%r45519, -1174470657;
	mov.u32 	%r45520, -1319895041;
	mov.u32 	%r45521, 514588670;
	mov.u32 	%r45522, -156174812;
	mov.u32 	%r45523, 1731252896;
	mov.u32 	%r45524, -209382721;
	mov.u32 	%r45525, 1685539716;
	mov.u32 	%r45526, 1129032919;
	mov.u32 	%r45527, 1260103606;
	mov.u32 	%r45528, 964683418;
	mov.u32 	%r45529, 436277738;
	// inline asm
	sub.cc.u32 %r45470, %r45470, %r45518;
subc.cc.u32 %r45471, %r45471, %r45519;
subc.cc.u32 %r45472, %r45472, %r45520;
subc.cc.u32 %r45473, %r45473, %r45521;
subc.cc.u32 %r45474, %r45474, %r45522;
subc.cc.u32 %r45475, %r45475, %r45523;
subc.cc.u32 %r45476, %r45476, %r45524;
subc.cc.u32 %r45477, %r45477, %r45525;
subc.cc.u32 %r45478, %r45478, %r45526;
subc.cc.u32 %r45479, %r45479, %r45527;
subc.cc.u32 %r45480, %r45480, %r45528;
subc.u32 %r45481, %r45481, %r45529;

	// inline asm

BB5_7814:
	// Callseq Start 343
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r45470;
	st.param.b32	[param0+4], %r45471;
	st.param.b32	[param0+8], %r45472;
	st.param.b32	[param0+12], %r45473;
	st.param.b32	[param0+16], %r45474;
	st.param.b32	[param0+20], %r45475;
	st.param.b32	[param0+24], %r45476;
	st.param.b32	[param0+28], %r45477;
	st.param.b32	[param0+32], %r45478;
	st.param.b32	[param0+36], %r45479;
	st.param.b32	[param0+40], %r45480;
	st.param.b32	[param0+44], %r45481;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r45398;
	st.param.b32	[param1+4], %r45399;
	st.param.b32	[param1+8], %r45400;
	st.param.b32	[param1+12], %r45401;
	st.param.b32	[param1+16], %r45402;
	st.param.b32	[param1+20], %r45403;
	st.param.b32	[param1+24], %r45404;
	st.param.b32	[param1+28], %r45405;
	st.param.b32	[param1+32], %r45406;
	st.param.b32	[param1+36], %r45407;
	st.param.b32	[param1+40], %r45408;
	st.param.b32	[param1+44], %r45409;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r45566, [retval0+0];
	ld.param.b32	%r45567, [retval0+4];
	ld.param.b32	%r45568, [retval0+8];
	ld.param.b32	%r45569, [retval0+12];
	ld.param.b32	%r45570, [retval0+16];
	ld.param.b32	%r45571, [retval0+20];
	ld.param.b32	%r45572, [retval0+24];
	ld.param.b32	%r45573, [retval0+28];
	ld.param.b32	%r45574, [retval0+32];
	ld.param.b32	%r45575, [retval0+36];
	ld.param.b32	%r45576, [retval0+40];
	ld.param.b32	%r45577, [retval0+44];
	
	//{
	}// Callseq End 343
	mov.u32 	%r51953, %r45569;
	mov.u32 	%r51946, %r45576;
	mov.u32 	%r51951, %r45571;
	mov.u32 	%r51956, %r45566;
	mov.u32 	%r51949, %r45573;
	mov.u32 	%r51954, %r45568;
	mov.u32 	%r51947, %r45575;
	mov.u32 	%r51952, %r45570;
	mov.u32 	%r51945, %r45577;
	mov.u32 	%r51950, %r45572;
	mov.u32 	%r51955, %r45567;
	mov.u32 	%r51948, %r45574;
	// inline asm
	sub.cc.u32 %r51956, %r51956, %r19207;
subc.cc.u32 %r51955, %r51955, %r19208;
subc.cc.u32 %r51954, %r51954, %r19209;
subc.cc.u32 %r51953, %r51953, %r19210;
subc.cc.u32 %r51952, %r51952, %r19211;
subc.cc.u32 %r51951, %r51951, %r19212;
subc.cc.u32 %r51950, %r51950, %r19213;
subc.cc.u32 %r51949, %r51949, %r19214;
subc.cc.u32 %r51948, %r51948, %r19215;
subc.cc.u32 %r51947, %r51947, %r19216;
subc.cc.u32 %r51946, %r51946, %r19217;
subc.u32 %r51945, %r51945, %r19218;

	// inline asm
	setp.gt.u32	%p8458, %r45577, %r19218;
	@%p8458 bra 	BB5_7837;

	setp.lt.u32	%p8459, %r45577, %r19218;
	@%p8459 bra 	BB5_7836;

	setp.gt.u32	%p8460, %r45576, %r19217;
	@%p8460 bra 	BB5_7837;

	setp.lt.u32	%p8461, %r45576, %r19217;
	@%p8461 bra 	BB5_7836;

	setp.gt.u32	%p8462, %r45575, %r19216;
	@%p8462 bra 	BB5_7837;

	setp.lt.u32	%p8463, %r45575, %r19216;
	@%p8463 bra 	BB5_7836;

	setp.gt.u32	%p8464, %r45574, %r19215;
	@%p8464 bra 	BB5_7837;

	setp.lt.u32	%p8465, %r45574, %r19215;
	@%p8465 bra 	BB5_7836;

	setp.gt.u32	%p8466, %r45573, %r19214;
	@%p8466 bra 	BB5_7837;

	setp.lt.u32	%p8467, %r45573, %r19214;
	@%p8467 bra 	BB5_7836;

	setp.gt.u32	%p8468, %r45572, %r19213;
	@%p8468 bra 	BB5_7837;

	setp.lt.u32	%p8469, %r45572, %r19213;
	@%p8469 bra 	BB5_7836;

	setp.gt.u32	%p8470, %r45571, %r19212;
	@%p8470 bra 	BB5_7837;

	setp.lt.u32	%p8471, %r45571, %r19212;
	@%p8471 bra 	BB5_7836;

	setp.gt.u32	%p8472, %r45570, %r19211;
	@%p8472 bra 	BB5_7837;

	setp.lt.u32	%p8473, %r45570, %r19211;
	@%p8473 bra 	BB5_7836;

	setp.gt.u32	%p8474, %r45569, %r19210;
	@%p8474 bra 	BB5_7837;

	setp.lt.u32	%p8475, %r45569, %r19210;
	@%p8475 bra 	BB5_7836;

	setp.gt.u32	%p8476, %r45568, %r19209;
	@%p8476 bra 	BB5_7837;

	setp.lt.u32	%p8477, %r45568, %r19209;
	@%p8477 bra 	BB5_7836;

	setp.gt.u32	%p8478, %r45567, %r19208;
	@%p8478 bra 	BB5_7837;

	setp.ge.u32	%p8479, %r45567, %r19208;
	setp.ge.u32	%p8480, %r45566, %r19207;
	and.pred  	%p8481, %p8479, %p8480;
	@%p8481 bra 	BB5_7837;

BB5_7836:
	mov.u32 	%r45590, -21845;
	mov.u32 	%r45591, -1174470657;
	mov.u32 	%r45592, -1319895041;
	mov.u32 	%r45593, 514588670;
	mov.u32 	%r45594, -156174812;
	mov.u32 	%r45595, 1731252896;
	mov.u32 	%r45596, -209382721;
	mov.u32 	%r45597, 1685539716;
	mov.u32 	%r45598, 1129032919;
	mov.u32 	%r45599, 1260103606;
	mov.u32 	%r45600, 964683418;
	mov.u32 	%r45601, 436277738;
	// inline asm
	add.cc.u32 %r51956, %r51956, %r45590;
addc.cc.u32 %r51955, %r51955, %r45591;
addc.cc.u32 %r51954, %r51954, %r45592;
addc.cc.u32 %r51953, %r51953, %r45593;
addc.cc.u32 %r51952, %r51952, %r45594;
addc.cc.u32 %r51951, %r51951, %r45595;
addc.cc.u32 %r51950, %r51950, %r45596;
addc.cc.u32 %r51949, %r51949, %r45597;
addc.cc.u32 %r51948, %r51948, %r45598;
addc.cc.u32 %r51947, %r51947, %r45599;
addc.cc.u32 %r51946, %r51946, %r45600;
addc.u32 %r51945, %r51945, %r45601;

	// inline asm

BB5_7837:
	mov.u32 	%r45623, %r51947;
	mov.u32 	%r45616, %r51954;
	mov.u32 	%r45621, %r51949;
	mov.u32 	%r45614, %r51956;
	mov.u32 	%r45619, %r51951;
	mov.u32 	%r45624, %r51946;
	mov.u32 	%r45617, %r51953;
	mov.u32 	%r45622, %r51948;
	mov.u32 	%r45615, %r51955;
	mov.u32 	%r45620, %r51950;
	mov.u32 	%r45625, %r51945;
	mov.u32 	%r45618, %r51952;
	// inline asm
	sub.cc.u32 %r45614, %r45614, %r19243;
subc.cc.u32 %r45615, %r45615, %r19244;
subc.cc.u32 %r45616, %r45616, %r19245;
subc.cc.u32 %r45617, %r45617, %r19246;
subc.cc.u32 %r45618, %r45618, %r19247;
subc.cc.u32 %r45619, %r45619, %r19248;
subc.cc.u32 %r45620, %r45620, %r19249;
subc.cc.u32 %r45621, %r45621, %r19250;
subc.cc.u32 %r45622, %r45622, %r19251;
subc.cc.u32 %r45623, %r45623, %r19252;
subc.cc.u32 %r45624, %r45624, %r19253;
subc.u32 %r45625, %r45625, %r19254;

	// inline asm
	setp.gt.u32	%p8482, %r51945, %r19254;
	@%p8482 bra 	BB5_7860;

	setp.lt.u32	%p8483, %r51945, %r19254;
	@%p8483 bra 	BB5_7859;

	setp.gt.u32	%p8484, %r51946, %r19253;
	@%p8484 bra 	BB5_7860;

	setp.lt.u32	%p8485, %r51946, %r19253;
	@%p8485 bra 	BB5_7859;

	setp.gt.u32	%p8486, %r51947, %r19252;
	@%p8486 bra 	BB5_7860;

	setp.lt.u32	%p8487, %r51947, %r19252;
	@%p8487 bra 	BB5_7859;

	setp.gt.u32	%p8488, %r51948, %r19251;
	@%p8488 bra 	BB5_7860;

	setp.lt.u32	%p8489, %r51948, %r19251;
	@%p8489 bra 	BB5_7859;

	setp.gt.u32	%p8490, %r51949, %r19250;
	@%p8490 bra 	BB5_7860;

	setp.lt.u32	%p8491, %r51949, %r19250;
	@%p8491 bra 	BB5_7859;

	setp.gt.u32	%p8492, %r51950, %r19249;
	@%p8492 bra 	BB5_7860;

	setp.lt.u32	%p8493, %r51950, %r19249;
	@%p8493 bra 	BB5_7859;

	setp.gt.u32	%p8494, %r51951, %r19248;
	@%p8494 bra 	BB5_7860;

	setp.lt.u32	%p8495, %r51951, %r19248;
	@%p8495 bra 	BB5_7859;

	setp.gt.u32	%p8496, %r51952, %r19247;
	@%p8496 bra 	BB5_7860;

	setp.lt.u32	%p8497, %r51952, %r19247;
	@%p8497 bra 	BB5_7859;

	setp.gt.u32	%p8498, %r51953, %r19246;
	@%p8498 bra 	BB5_7860;

	setp.lt.u32	%p8499, %r51953, %r19246;
	@%p8499 bra 	BB5_7859;

	setp.gt.u32	%p8500, %r51954, %r19245;
	@%p8500 bra 	BB5_7860;

	setp.lt.u32	%p8501, %r51954, %r19245;
	@%p8501 bra 	BB5_7859;

	setp.gt.u32	%p8502, %r51955, %r19244;
	@%p8502 bra 	BB5_7860;

	setp.ge.u32	%p8503, %r51955, %r19244;
	setp.ge.u32	%p8504, %r51956, %r19243;
	and.pred  	%p8505, %p8503, %p8504;
	@%p8505 bra 	BB5_7860;

BB5_7859:
	mov.u32 	%r45662, -21845;
	mov.u32 	%r45663, -1174470657;
	mov.u32 	%r45664, -1319895041;
	mov.u32 	%r45665, 514588670;
	mov.u32 	%r45666, -156174812;
	mov.u32 	%r45667, 1731252896;
	mov.u32 	%r45668, -209382721;
	mov.u32 	%r45669, 1685539716;
	mov.u32 	%r45670, 1129032919;
	mov.u32 	%r45671, 1260103606;
	mov.u32 	%r45672, 964683418;
	mov.u32 	%r45673, 436277738;
	// inline asm
	add.cc.u32 %r45614, %r45614, %r45662;
addc.cc.u32 %r45615, %r45615, %r45663;
addc.cc.u32 %r45616, %r45616, %r45664;
addc.cc.u32 %r45617, %r45617, %r45665;
addc.cc.u32 %r45618, %r45618, %r45666;
addc.cc.u32 %r45619, %r45619, %r45667;
addc.cc.u32 %r45620, %r45620, %r45668;
addc.cc.u32 %r45621, %r45621, %r45669;
addc.cc.u32 %r45622, %r45622, %r45670;
addc.cc.u32 %r45623, %r45623, %r45671;
addc.cc.u32 %r45624, %r45624, %r45672;
addc.u32 %r45625, %r45625, %r45673;

	// inline asm

BB5_7860:
	mov.u32 	%r51978, %r19209;
	mov.u32 	%r51971, %r19216;
	mov.u32 	%r51976, %r19211;
	mov.u32 	%r51969, %r19218;
	mov.u32 	%r51974, %r19213;
	mov.u32 	%r51979, %r19208;
	mov.u32 	%r51972, %r19215;
	mov.u32 	%r51977, %r19210;
	mov.u32 	%r51970, %r19217;
	mov.u32 	%r51975, %r19212;
	mov.u32 	%r51980, %r19207;
	mov.u32 	%r51973, %r19214;
	// inline asm
	sub.cc.u32 %r51980, %r51980, %r19243;
subc.cc.u32 %r51979, %r51979, %r19244;
subc.cc.u32 %r51978, %r51978, %r19245;
subc.cc.u32 %r51977, %r51977, %r19246;
subc.cc.u32 %r51976, %r51976, %r19247;
subc.cc.u32 %r51975, %r51975, %r19248;
subc.cc.u32 %r51974, %r51974, %r19249;
subc.cc.u32 %r51973, %r51973, %r19250;
subc.cc.u32 %r51972, %r51972, %r19251;
subc.cc.u32 %r51971, %r51971, %r19252;
subc.cc.u32 %r51970, %r51970, %r19253;
subc.u32 %r51969, %r51969, %r19254;

	// inline asm
	setp.gt.u32	%p8506, %r19218, %r19254;
	@%p8506 bra 	BB5_7883;

	setp.lt.u32	%p8507, %r19218, %r19254;
	@%p8507 bra 	BB5_7882;

	setp.gt.u32	%p8508, %r19217, %r19253;
	@%p8508 bra 	BB5_7883;

	setp.lt.u32	%p8509, %r19217, %r19253;
	@%p8509 bra 	BB5_7882;

	setp.gt.u32	%p8510, %r19216, %r19252;
	@%p8510 bra 	BB5_7883;

	setp.lt.u32	%p8511, %r19216, %r19252;
	@%p8511 bra 	BB5_7882;

	setp.gt.u32	%p8512, %r19215, %r19251;
	@%p8512 bra 	BB5_7883;

	setp.lt.u32	%p8513, %r19215, %r19251;
	@%p8513 bra 	BB5_7882;

	setp.gt.u32	%p8514, %r19214, %r19250;
	@%p8514 bra 	BB5_7883;

	setp.lt.u32	%p8515, %r19214, %r19250;
	@%p8515 bra 	BB5_7882;

	setp.gt.u32	%p8516, %r19213, %r19249;
	@%p8516 bra 	BB5_7883;

	setp.lt.u32	%p8517, %r19213, %r19249;
	@%p8517 bra 	BB5_7882;

	setp.gt.u32	%p8518, %r19212, %r19248;
	@%p8518 bra 	BB5_7883;

	setp.lt.u32	%p8519, %r19212, %r19248;
	@%p8519 bra 	BB5_7882;

	setp.gt.u32	%p8520, %r19211, %r19247;
	@%p8520 bra 	BB5_7883;

	setp.lt.u32	%p8521, %r19211, %r19247;
	@%p8521 bra 	BB5_7882;

	setp.gt.u32	%p8522, %r19210, %r19246;
	@%p8522 bra 	BB5_7883;

	setp.lt.u32	%p8523, %r19210, %r19246;
	@%p8523 bra 	BB5_7882;

	setp.gt.u32	%p8524, %r19209, %r19245;
	@%p8524 bra 	BB5_7883;

	setp.lt.u32	%p8525, %r19209, %r19245;
	@%p8525 bra 	BB5_7882;

	setp.gt.u32	%p8526, %r19208, %r19244;
	@%p8526 bra 	BB5_7883;

	setp.ge.u32	%p8527, %r19208, %r19244;
	setp.ge.u32	%p8528, %r19207, %r19243;
	and.pred  	%p8529, %p8527, %p8528;
	@%p8529 bra 	BB5_7883;

BB5_7882:
	mov.u32 	%r45734, -21845;
	mov.u32 	%r45735, -1174470657;
	mov.u32 	%r45736, -1319895041;
	mov.u32 	%r45737, 514588670;
	mov.u32 	%r45738, -156174812;
	mov.u32 	%r45739, 1731252896;
	mov.u32 	%r45740, -209382721;
	mov.u32 	%r45741, 1685539716;
	mov.u32 	%r45742, 1129032919;
	mov.u32 	%r45743, 1260103606;
	mov.u32 	%r45744, 964683418;
	mov.u32 	%r45745, 436277738;
	// inline asm
	add.cc.u32 %r51980, %r51980, %r45734;
addc.cc.u32 %r51979, %r51979, %r45735;
addc.cc.u32 %r51978, %r51978, %r45736;
addc.cc.u32 %r51977, %r51977, %r45737;
addc.cc.u32 %r51976, %r51976, %r45738;
addc.cc.u32 %r51975, %r51975, %r45739;
addc.cc.u32 %r51974, %r51974, %r45740;
addc.cc.u32 %r51973, %r51973, %r45741;
addc.cc.u32 %r51972, %r51972, %r45742;
addc.cc.u32 %r51971, %r51971, %r45743;
addc.cc.u32 %r51970, %r51970, %r45744;
addc.u32 %r51969, %r51969, %r45745;

	// inline asm

BB5_7883:
	// Callseq Start 344
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r51620;
	st.param.b32	[param0+4], %r51619;
	st.param.b32	[param0+8], %r51618;
	st.param.b32	[param0+12], %r51617;
	st.param.b32	[param0+16], %r51616;
	st.param.b32	[param0+20], %r51615;
	st.param.b32	[param0+24], %r51614;
	st.param.b32	[param0+28], %r51613;
	st.param.b32	[param0+32], %r51612;
	st.param.b32	[param0+36], %r51611;
	st.param.b32	[param0+40], %r51610;
	st.param.b32	[param0+44], %r51609;
	st.param.b32	[param0+48], %r51608;
	st.param.b32	[param0+52], %r51607;
	st.param.b32	[param0+56], %r51606;
	st.param.b32	[param0+60], %r51605;
	st.param.b32	[param0+64], %r51604;
	st.param.b32	[param0+68], %r51603;
	st.param.b32	[param0+72], %r51602;
	st.param.b32	[param0+76], %r51601;
	st.param.b32	[param0+80], %r51600;
	st.param.b32	[param0+84], %r51599;
	st.param.b32	[param0+88], %r51598;
	st.param.b32	[param0+92], %r51597;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r51524;
	st.param.b32	[param1+4], %r51523;
	st.param.b32	[param1+8], %r51522;
	st.param.b32	[param1+12], %r51521;
	st.param.b32	[param1+16], %r51520;
	st.param.b32	[param1+20], %r51519;
	st.param.b32	[param1+24], %r51518;
	st.param.b32	[param1+28], %r51517;
	st.param.b32	[param1+32], %r51516;
	st.param.b32	[param1+36], %r51515;
	st.param.b32	[param1+40], %r51514;
	st.param.b32	[param1+44], %r51513;
	st.param.b32	[param1+48], %r51512;
	st.param.b32	[param1+52], %r51511;
	st.param.b32	[param1+56], %r51510;
	st.param.b32	[param1+60], %r51509;
	st.param.b32	[param1+64], %r51508;
	st.param.b32	[param1+68], %r51507;
	st.param.b32	[param1+72], %r51506;
	st.param.b32	[param1+76], %r51505;
	st.param.b32	[param1+80], %r51504;
	st.param.b32	[param1+84], %r51503;
	st.param.b32	[param1+88], %r51502;
	st.param.b32	[param1+92], %r51501;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r45794, [retval0+0];
	ld.param.b32	%r45795, [retval0+4];
	ld.param.b32	%r45796, [retval0+8];
	ld.param.b32	%r45797, [retval0+12];
	ld.param.b32	%r45798, [retval0+16];
	ld.param.b32	%r45799, [retval0+20];
	ld.param.b32	%r45800, [retval0+24];
	ld.param.b32	%r45801, [retval0+28];
	ld.param.b32	%r45802, [retval0+32];
	ld.param.b32	%r45803, [retval0+36];
	ld.param.b32	%r45804, [retval0+40];
	ld.param.b32	%r45805, [retval0+44];
	ld.param.b32	%r45806, [retval0+48];
	ld.param.b32	%r45807, [retval0+52];
	ld.param.b32	%r45808, [retval0+56];
	ld.param.b32	%r45809, [retval0+60];
	ld.param.b32	%r45810, [retval0+64];
	ld.param.b32	%r45811, [retval0+68];
	ld.param.b32	%r45812, [retval0+72];
	ld.param.b32	%r45813, [retval0+76];
	ld.param.b32	%r45814, [retval0+80];
	ld.param.b32	%r45815, [retval0+84];
	ld.param.b32	%r45816, [retval0+88];
	ld.param.b32	%r45817, [retval0+92];
	
	//{
	}// Callseq End 344
	// Callseq Start 345
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r45794;
	st.param.b32	[param0+4], %r45795;
	st.param.b32	[param0+8], %r45796;
	st.param.b32	[param0+12], %r45797;
	st.param.b32	[param0+16], %r45798;
	st.param.b32	[param0+20], %r45799;
	st.param.b32	[param0+24], %r45800;
	st.param.b32	[param0+28], %r45801;
	st.param.b32	[param0+32], %r45802;
	st.param.b32	[param0+36], %r45803;
	st.param.b32	[param0+40], %r45804;
	st.param.b32	[param0+44], %r45805;
	st.param.b32	[param0+48], %r45806;
	st.param.b32	[param0+52], %r45807;
	st.param.b32	[param0+56], %r45808;
	st.param.b32	[param0+60], %r45809;
	st.param.b32	[param0+64], %r45810;
	st.param.b32	[param0+68], %r45811;
	st.param.b32	[param0+72], %r45812;
	st.param.b32	[param0+76], %r45813;
	st.param.b32	[param0+80], %r45814;
	st.param.b32	[param0+84], %r45815;
	st.param.b32	[param0+88], %r45816;
	st.param.b32	[param0+92], %r45817;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_double, 
	(
	param0
	);
	ld.param.b32	%r19483, [retval0+0];
	ld.param.b32	%r19484, [retval0+4];
	ld.param.b32	%r19485, [retval0+8];
	ld.param.b32	%r19486, [retval0+12];
	ld.param.b32	%r19487, [retval0+16];
	ld.param.b32	%r19488, [retval0+20];
	ld.param.b32	%r19489, [retval0+24];
	ld.param.b32	%r19490, [retval0+28];
	ld.param.b32	%r19491, [retval0+32];
	ld.param.b32	%r19492, [retval0+36];
	ld.param.b32	%r19493, [retval0+40];
	ld.param.b32	%r19494, [retval0+44];
	ld.param.b32	%r19495, [retval0+48];
	ld.param.b32	%r19496, [retval0+52];
	ld.param.b32	%r19497, [retval0+56];
	ld.param.b32	%r19498, [retval0+60];
	ld.param.b32	%r19499, [retval0+64];
	ld.param.b32	%r19500, [retval0+68];
	ld.param.b32	%r19501, [retval0+72];
	ld.param.b32	%r19502, [retval0+76];
	ld.param.b32	%r19503, [retval0+80];
	ld.param.b32	%r19504, [retval0+84];
	ld.param.b32	%r19505, [retval0+88];
	ld.param.b32	%r19506, [retval0+92];
	
	//{
	}// Callseq End 345
	// Callseq Start 346
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r51368;
	st.param.b32	[param0+4], %r51367;
	st.param.b32	[param0+8], %r51366;
	st.param.b32	[param0+12], %r51365;
	st.param.b32	[param0+16], %r51364;
	st.param.b32	[param0+20], %r51363;
	st.param.b32	[param0+24], %r51362;
	st.param.b32	[param0+28], %r51361;
	st.param.b32	[param0+32], %r51360;
	st.param.b32	[param0+36], %r51359;
	st.param.b32	[param0+40], %r51358;
	st.param.b32	[param0+44], %r51357;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r19111;
	st.param.b32	[param1+4], %r19112;
	st.param.b32	[param1+8], %r19113;
	st.param.b32	[param1+12], %r19114;
	st.param.b32	[param1+16], %r19115;
	st.param.b32	[param1+20], %r19116;
	st.param.b32	[param1+24], %r19117;
	st.param.b32	[param1+28], %r19118;
	st.param.b32	[param1+32], %r19119;
	st.param.b32	[param1+36], %r19120;
	st.param.b32	[param1+40], %r19121;
	st.param.b32	[param1+44], %r19122;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r19507, [retval0+0];
	ld.param.b32	%r19508, [retval0+4];
	ld.param.b32	%r19509, [retval0+8];
	ld.param.b32	%r19510, [retval0+12];
	ld.param.b32	%r19511, [retval0+16];
	ld.param.b32	%r19512, [retval0+20];
	ld.param.b32	%r19513, [retval0+24];
	ld.param.b32	%r19514, [retval0+28];
	ld.param.b32	%r19515, [retval0+32];
	ld.param.b32	%r19516, [retval0+36];
	ld.param.b32	%r19517, [retval0+40];
	ld.param.b32	%r19518, [retval0+44];
	
	//{
	}// Callseq End 346
	// Callseq Start 347
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r51356;
	st.param.b32	[param0+4], %r51355;
	st.param.b32	[param0+8], %r51354;
	st.param.b32	[param0+12], %r51353;
	st.param.b32	[param0+16], %r51352;
	st.param.b32	[param0+20], %r51351;
	st.param.b32	[param0+24], %r51350;
	st.param.b32	[param0+28], %r51349;
	st.param.b32	[param0+32], %r51348;
	st.param.b32	[param0+36], %r51347;
	st.param.b32	[param0+40], %r51346;
	st.param.b32	[param0+44], %r51345;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r51920;
	st.param.b32	[param1+4], %r51919;
	st.param.b32	[param1+8], %r51918;
	st.param.b32	[param1+12], %r51917;
	st.param.b32	[param1+16], %r51916;
	st.param.b32	[param1+20], %r51915;
	st.param.b32	[param1+24], %r51914;
	st.param.b32	[param1+28], %r51913;
	st.param.b32	[param1+32], %r51912;
	st.param.b32	[param1+36], %r51911;
	st.param.b32	[param1+40], %r51910;
	st.param.b32	[param1+44], %r51909;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r19519, [retval0+0];
	ld.param.b32	%r19520, [retval0+4];
	ld.param.b32	%r19521, [retval0+8];
	ld.param.b32	%r19522, [retval0+12];
	ld.param.b32	%r19523, [retval0+16];
	ld.param.b32	%r19524, [retval0+20];
	ld.param.b32	%r19525, [retval0+24];
	ld.param.b32	%r19526, [retval0+28];
	ld.param.b32	%r19527, [retval0+32];
	ld.param.b32	%r19528, [retval0+36];
	ld.param.b32	%r19529, [retval0+40];
	ld.param.b32	%r19530, [retval0+44];
	
	//{
	}// Callseq End 347
	// inline asm
	add.cc.u32 %r51356, %r51356, %r51368;
addc.cc.u32 %r51355, %r51355, %r51367;
addc.cc.u32 %r51354, %r51354, %r51366;
addc.cc.u32 %r51353, %r51353, %r51365;
addc.cc.u32 %r51352, %r51352, %r51364;
addc.cc.u32 %r51351, %r51351, %r51363;
addc.cc.u32 %r51350, %r51350, %r51362;
addc.cc.u32 %r51349, %r51349, %r51361;
addc.cc.u32 %r51348, %r51348, %r51360;
addc.cc.u32 %r51347, %r51347, %r51359;
addc.cc.u32 %r51346, %r51346, %r51358;
addc.u32 %r51345, %r51345, %r51357;

	// inline asm
	setp.gt.u32	%p8530, %r51345, 436277738;
	@%p8530 bra 	BB5_7905;

	setp.lt.u32	%p8531, %r51345, 436277738;
	@%p8531 bra 	BB5_7906;

	setp.gt.u32	%p8532, %r51346, 964683418;
	@%p8532 bra 	BB5_7905;

	setp.lt.u32	%p8533, %r51346, 964683418;
	@%p8533 bra 	BB5_7906;

	setp.gt.u32	%p8534, %r51347, 1260103606;
	@%p8534 bra 	BB5_7905;

	setp.lt.u32	%p8535, %r51347, 1260103606;
	@%p8535 bra 	BB5_7906;

	setp.gt.u32	%p8536, %r51348, 1129032919;
	@%p8536 bra 	BB5_7905;

	setp.lt.u32	%p8537, %r51348, 1129032919;
	@%p8537 bra 	BB5_7906;

	setp.gt.u32	%p8538, %r51349, 1685539716;
	@%p8538 bra 	BB5_7905;

	setp.lt.u32	%p8539, %r51349, 1685539716;
	@%p8539 bra 	BB5_7906;

	setp.gt.u32	%p8540, %r51350, -209382721;
	@%p8540 bra 	BB5_7905;

	setp.lt.u32	%p8541, %r51350, -209382721;
	@%p8541 bra 	BB5_7906;

	setp.gt.u32	%p8542, %r51351, 1731252896;
	@%p8542 bra 	BB5_7905;

	setp.lt.u32	%p8543, %r51351, 1731252896;
	@%p8543 bra 	BB5_7906;

	setp.gt.u32	%p8544, %r51352, -156174812;
	@%p8544 bra 	BB5_7905;

	setp.lt.u32	%p8545, %r51352, -156174812;
	@%p8545 bra 	BB5_7906;

	setp.gt.u32	%p8546, %r51353, 514588670;
	@%p8546 bra 	BB5_7905;

	setp.lt.u32	%p8547, %r51353, 514588670;
	@%p8547 bra 	BB5_7906;

	setp.gt.u32	%p8548, %r51354, -1319895041;
	@%p8548 bra 	BB5_7905;

	setp.lt.u32	%p8549, %r51354, -1319895041;
	@%p8549 bra 	BB5_7906;

	setp.gt.u32	%p8550, %r51355, -1174470657;
	@%p8550 bra 	BB5_7905;

	setp.lt.u32	%p8551, %r51355, -1174470657;
	setp.lt.u32	%p8552, %r51356, -21845;
	or.pred  	%p8553, %p8551, %p8552;
	@%p8553 bra 	BB5_7906;

BB5_7905:
	mov.u32 	%r45830, -21845;
	mov.u32 	%r45831, -1174470657;
	mov.u32 	%r45832, -1319895041;
	mov.u32 	%r45833, 514588670;
	mov.u32 	%r45834, -156174812;
	mov.u32 	%r45835, 1731252896;
	mov.u32 	%r45836, -209382721;
	mov.u32 	%r45837, 1685539716;
	mov.u32 	%r45838, 1129032919;
	mov.u32 	%r45839, 1260103606;
	mov.u32 	%r45840, 964683418;
	mov.u32 	%r45841, 436277738;
	// inline asm
	sub.cc.u32 %r51356, %r51356, %r45830;
subc.cc.u32 %r51355, %r51355, %r45831;
subc.cc.u32 %r51354, %r51354, %r45832;
subc.cc.u32 %r51353, %r51353, %r45833;
subc.cc.u32 %r51352, %r51352, %r45834;
subc.cc.u32 %r51351, %r51351, %r45835;
subc.cc.u32 %r51350, %r51350, %r45836;
subc.cc.u32 %r51349, %r51349, %r45837;
subc.cc.u32 %r51348, %r51348, %r45838;
subc.cc.u32 %r51347, %r51347, %r45839;
subc.cc.u32 %r51346, %r51346, %r45840;
subc.u32 %r51345, %r51345, %r45841;

	// inline asm

BB5_7906:
	// Callseq Start 348
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r51356;
	st.param.b32	[param0+4], %r51355;
	st.param.b32	[param0+8], %r51354;
	st.param.b32	[param0+12], %r51353;
	st.param.b32	[param0+16], %r51352;
	st.param.b32	[param0+20], %r51351;
	st.param.b32	[param0+24], %r51350;
	st.param.b32	[param0+28], %r51349;
	st.param.b32	[param0+32], %r51348;
	st.param.b32	[param0+36], %r51347;
	st.param.b32	[param0+40], %r51346;
	st.param.b32	[param0+44], %r51345;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r45398;
	st.param.b32	[param1+4], %r45399;
	st.param.b32	[param1+8], %r45400;
	st.param.b32	[param1+12], %r45401;
	st.param.b32	[param1+16], %r45402;
	st.param.b32	[param1+20], %r45403;
	st.param.b32	[param1+24], %r45404;
	st.param.b32	[param1+28], %r45405;
	st.param.b32	[param1+32], %r45406;
	st.param.b32	[param1+36], %r45407;
	st.param.b32	[param1+40], %r45408;
	st.param.b32	[param1+44], %r45409;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r45878, [retval0+0];
	ld.param.b32	%r45879, [retval0+4];
	ld.param.b32	%r45880, [retval0+8];
	ld.param.b32	%r45881, [retval0+12];
	ld.param.b32	%r45882, [retval0+16];
	ld.param.b32	%r45883, [retval0+20];
	ld.param.b32	%r45884, [retval0+24];
	ld.param.b32	%r45885, [retval0+28];
	ld.param.b32	%r45886, [retval0+32];
	ld.param.b32	%r45887, [retval0+36];
	ld.param.b32	%r45888, [retval0+40];
	ld.param.b32	%r45889, [retval0+44];
	
	//{
	}// Callseq End 348
	mov.u32 	%r51999, %r45883;
	mov.u32 	%r52004, %r45878;
	mov.u32 	%r51997, %r45885;
	mov.u32 	%r52002, %r45880;
	mov.u32 	%r51995, %r45887;
	mov.u32 	%r52000, %r45882;
	mov.u32 	%r51993, %r45889;
	mov.u32 	%r51998, %r45884;
	mov.u32 	%r52003, %r45879;
	mov.u32 	%r51996, %r45886;
	mov.u32 	%r52001, %r45881;
	mov.u32 	%r51994, %r45888;
	// inline asm
	sub.cc.u32 %r52004, %r52004, %r19507;
subc.cc.u32 %r52003, %r52003, %r19508;
subc.cc.u32 %r52002, %r52002, %r19509;
subc.cc.u32 %r52001, %r52001, %r19510;
subc.cc.u32 %r52000, %r52000, %r19511;
subc.cc.u32 %r51999, %r51999, %r19512;
subc.cc.u32 %r51998, %r51998, %r19513;
subc.cc.u32 %r51997, %r51997, %r19514;
subc.cc.u32 %r51996, %r51996, %r19515;
subc.cc.u32 %r51995, %r51995, %r19516;
subc.cc.u32 %r51994, %r51994, %r19517;
subc.u32 %r51993, %r51993, %r19518;

	// inline asm
	setp.gt.u32	%p8554, %r45889, %r19518;
	@%p8554 bra 	BB5_7929;

	setp.lt.u32	%p8555, %r45889, %r19518;
	@%p8555 bra 	BB5_7928;

	setp.gt.u32	%p8556, %r45888, %r19517;
	@%p8556 bra 	BB5_7929;

	setp.lt.u32	%p8557, %r45888, %r19517;
	@%p8557 bra 	BB5_7928;

	setp.gt.u32	%p8558, %r45887, %r19516;
	@%p8558 bra 	BB5_7929;

	setp.lt.u32	%p8559, %r45887, %r19516;
	@%p8559 bra 	BB5_7928;

	setp.gt.u32	%p8560, %r45886, %r19515;
	@%p8560 bra 	BB5_7929;

	setp.lt.u32	%p8561, %r45886, %r19515;
	@%p8561 bra 	BB5_7928;

	setp.gt.u32	%p8562, %r45885, %r19514;
	@%p8562 bra 	BB5_7929;

	setp.lt.u32	%p8563, %r45885, %r19514;
	@%p8563 bra 	BB5_7928;

	setp.gt.u32	%p8564, %r45884, %r19513;
	@%p8564 bra 	BB5_7929;

	setp.lt.u32	%p8565, %r45884, %r19513;
	@%p8565 bra 	BB5_7928;

	setp.gt.u32	%p8566, %r45883, %r19512;
	@%p8566 bra 	BB5_7929;

	setp.lt.u32	%p8567, %r45883, %r19512;
	@%p8567 bra 	BB5_7928;

	setp.gt.u32	%p8568, %r45882, %r19511;
	@%p8568 bra 	BB5_7929;

	setp.lt.u32	%p8569, %r45882, %r19511;
	@%p8569 bra 	BB5_7928;

	setp.gt.u32	%p8570, %r45881, %r19510;
	@%p8570 bra 	BB5_7929;

	setp.lt.u32	%p8571, %r45881, %r19510;
	@%p8571 bra 	BB5_7928;

	setp.gt.u32	%p8572, %r45880, %r19509;
	@%p8572 bra 	BB5_7929;

	setp.lt.u32	%p8573, %r45880, %r19509;
	@%p8573 bra 	BB5_7928;

	setp.gt.u32	%p8574, %r45879, %r19508;
	@%p8574 bra 	BB5_7929;

	setp.ge.u32	%p8575, %r45879, %r19508;
	setp.ge.u32	%p8576, %r45878, %r19507;
	and.pred  	%p8577, %p8575, %p8576;
	@%p8577 bra 	BB5_7929;

BB5_7928:
	mov.u32 	%r45902, -21845;
	mov.u32 	%r45903, -1174470657;
	mov.u32 	%r45904, -1319895041;
	mov.u32 	%r45905, 514588670;
	mov.u32 	%r45906, -156174812;
	mov.u32 	%r45907, 1731252896;
	mov.u32 	%r45908, -209382721;
	mov.u32 	%r45909, 1685539716;
	mov.u32 	%r45910, 1129032919;
	mov.u32 	%r45911, 1260103606;
	mov.u32 	%r45912, 964683418;
	mov.u32 	%r45913, 436277738;
	// inline asm
	add.cc.u32 %r52004, %r52004, %r45902;
addc.cc.u32 %r52003, %r52003, %r45903;
addc.cc.u32 %r52002, %r52002, %r45904;
addc.cc.u32 %r52001, %r52001, %r45905;
addc.cc.u32 %r52000, %r52000, %r45906;
addc.cc.u32 %r51999, %r51999, %r45907;
addc.cc.u32 %r51998, %r51998, %r45908;
addc.cc.u32 %r51997, %r51997, %r45909;
addc.cc.u32 %r51996, %r51996, %r45910;
addc.cc.u32 %r51995, %r51995, %r45911;
addc.cc.u32 %r51994, %r51994, %r45912;
addc.u32 %r51993, %r51993, %r45913;

	// inline asm

BB5_7929:
	mov.u32 	%r45933, %r51997;
	mov.u32 	%r45926, %r52004;
	mov.u32 	%r45931, %r51999;
	mov.u32 	%r45936, %r51994;
	mov.u32 	%r45929, %r52001;
	mov.u32 	%r45934, %r51996;
	mov.u32 	%r45927, %r52003;
	mov.u32 	%r45932, %r51998;
	mov.u32 	%r45937, %r51993;
	mov.u32 	%r45930, %r52000;
	mov.u32 	%r45935, %r51995;
	mov.u32 	%r45928, %r52002;
	// inline asm
	sub.cc.u32 %r45926, %r45926, %r19519;
subc.cc.u32 %r45927, %r45927, %r19520;
subc.cc.u32 %r45928, %r45928, %r19521;
subc.cc.u32 %r45929, %r45929, %r19522;
subc.cc.u32 %r45930, %r45930, %r19523;
subc.cc.u32 %r45931, %r45931, %r19524;
subc.cc.u32 %r45932, %r45932, %r19525;
subc.cc.u32 %r45933, %r45933, %r19526;
subc.cc.u32 %r45934, %r45934, %r19527;
subc.cc.u32 %r45935, %r45935, %r19528;
subc.cc.u32 %r45936, %r45936, %r19529;
subc.u32 %r45937, %r45937, %r19530;

	// inline asm
	setp.gt.u32	%p8578, %r51993, %r19530;
	@%p8578 bra 	BB5_7952;

	setp.lt.u32	%p8579, %r51993, %r19530;
	@%p8579 bra 	BB5_7951;

	setp.gt.u32	%p8580, %r51994, %r19529;
	@%p8580 bra 	BB5_7952;

	setp.lt.u32	%p8581, %r51994, %r19529;
	@%p8581 bra 	BB5_7951;

	setp.gt.u32	%p8582, %r51995, %r19528;
	@%p8582 bra 	BB5_7952;

	setp.lt.u32	%p8583, %r51995, %r19528;
	@%p8583 bra 	BB5_7951;

	setp.gt.u32	%p8584, %r51996, %r19527;
	@%p8584 bra 	BB5_7952;

	setp.lt.u32	%p8585, %r51996, %r19527;
	@%p8585 bra 	BB5_7951;

	setp.gt.u32	%p8586, %r51997, %r19526;
	@%p8586 bra 	BB5_7952;

	setp.lt.u32	%p8587, %r51997, %r19526;
	@%p8587 bra 	BB5_7951;

	setp.gt.u32	%p8588, %r51998, %r19525;
	@%p8588 bra 	BB5_7952;

	setp.lt.u32	%p8589, %r51998, %r19525;
	@%p8589 bra 	BB5_7951;

	setp.gt.u32	%p8590, %r51999, %r19524;
	@%p8590 bra 	BB5_7952;

	setp.lt.u32	%p8591, %r51999, %r19524;
	@%p8591 bra 	BB5_7951;

	setp.gt.u32	%p8592, %r52000, %r19523;
	@%p8592 bra 	BB5_7952;

	setp.lt.u32	%p8593, %r52000, %r19523;
	@%p8593 bra 	BB5_7951;

	setp.gt.u32	%p8594, %r52001, %r19522;
	@%p8594 bra 	BB5_7952;

	setp.lt.u32	%p8595, %r52001, %r19522;
	@%p8595 bra 	BB5_7951;

	setp.gt.u32	%p8596, %r52002, %r19521;
	@%p8596 bra 	BB5_7952;

	setp.lt.u32	%p8597, %r52002, %r19521;
	@%p8597 bra 	BB5_7951;

	setp.gt.u32	%p8598, %r52003, %r19520;
	@%p8598 bra 	BB5_7952;

	setp.ge.u32	%p8599, %r52003, %r19520;
	setp.ge.u32	%p8600, %r52004, %r19519;
	and.pred  	%p8601, %p8599, %p8600;
	@%p8601 bra 	BB5_7952;

BB5_7951:
	mov.u32 	%r45974, -21845;
	mov.u32 	%r45975, -1174470657;
	mov.u32 	%r45976, -1319895041;
	mov.u32 	%r45977, 514588670;
	mov.u32 	%r45978, -156174812;
	mov.u32 	%r45979, 1731252896;
	mov.u32 	%r45980, -209382721;
	mov.u32 	%r45981, 1685539716;
	mov.u32 	%r45982, 1129032919;
	mov.u32 	%r45983, 1260103606;
	mov.u32 	%r45984, 964683418;
	mov.u32 	%r45985, 436277738;
	// inline asm
	add.cc.u32 %r45926, %r45926, %r45974;
addc.cc.u32 %r45927, %r45927, %r45975;
addc.cc.u32 %r45928, %r45928, %r45976;
addc.cc.u32 %r45929, %r45929, %r45977;
addc.cc.u32 %r45930, %r45930, %r45978;
addc.cc.u32 %r45931, %r45931, %r45979;
addc.cc.u32 %r45932, %r45932, %r45980;
addc.cc.u32 %r45933, %r45933, %r45981;
addc.cc.u32 %r45934, %r45934, %r45982;
addc.cc.u32 %r45935, %r45935, %r45983;
addc.cc.u32 %r45936, %r45936, %r45984;
addc.u32 %r45937, %r45937, %r45985;

	// inline asm

BB5_7952:
	mov.u32 	%r46001, %r19510;
	mov.u32 	%r46008, %r19517;
	mov.u32 	%r46003, %r19512;
	mov.u32 	%r45998, %r19507;
	mov.u32 	%r46005, %r19514;
	mov.u32 	%r46000, %r19509;
	mov.u32 	%r46007, %r19516;
	mov.u32 	%r46002, %r19511;
	mov.u32 	%r46009, %r19518;
	mov.u32 	%r46004, %r19513;
	mov.u32 	%r45999, %r19508;
	mov.u32 	%r46006, %r19515;
	// inline asm
	sub.cc.u32 %r45998, %r45998, %r19519;
subc.cc.u32 %r45999, %r45999, %r19520;
subc.cc.u32 %r46000, %r46000, %r19521;
subc.cc.u32 %r46001, %r46001, %r19522;
subc.cc.u32 %r46002, %r46002, %r19523;
subc.cc.u32 %r46003, %r46003, %r19524;
subc.cc.u32 %r46004, %r46004, %r19525;
subc.cc.u32 %r46005, %r46005, %r19526;
subc.cc.u32 %r46006, %r46006, %r19527;
subc.cc.u32 %r46007, %r46007, %r19528;
subc.cc.u32 %r46008, %r46008, %r19529;
subc.u32 %r46009, %r46009, %r19530;

	// inline asm
	setp.gt.u32	%p8602, %r19518, %r19530;
	@%p8602 bra 	BB5_7975;

	setp.lt.u32	%p8603, %r19518, %r19530;
	@%p8603 bra 	BB5_7974;

	setp.gt.u32	%p8604, %r19517, %r19529;
	@%p8604 bra 	BB5_7975;

	setp.lt.u32	%p8605, %r19517, %r19529;
	@%p8605 bra 	BB5_7974;

	setp.gt.u32	%p8606, %r19516, %r19528;
	@%p8606 bra 	BB5_7975;

	setp.lt.u32	%p8607, %r19516, %r19528;
	@%p8607 bra 	BB5_7974;

	setp.gt.u32	%p8608, %r19515, %r19527;
	@%p8608 bra 	BB5_7975;

	setp.lt.u32	%p8609, %r19515, %r19527;
	@%p8609 bra 	BB5_7974;

	setp.gt.u32	%p8610, %r19514, %r19526;
	@%p8610 bra 	BB5_7975;

	setp.lt.u32	%p8611, %r19514, %r19526;
	@%p8611 bra 	BB5_7974;

	setp.gt.u32	%p8612, %r19513, %r19525;
	@%p8612 bra 	BB5_7975;

	setp.lt.u32	%p8613, %r19513, %r19525;
	@%p8613 bra 	BB5_7974;

	setp.gt.u32	%p8614, %r19512, %r19524;
	@%p8614 bra 	BB5_7975;

	setp.lt.u32	%p8615, %r19512, %r19524;
	@%p8615 bra 	BB5_7974;

	setp.gt.u32	%p8616, %r19511, %r19523;
	@%p8616 bra 	BB5_7975;

	setp.lt.u32	%p8617, %r19511, %r19523;
	@%p8617 bra 	BB5_7974;

	setp.gt.u32	%p8618, %r19510, %r19522;
	@%p8618 bra 	BB5_7975;

	setp.lt.u32	%p8619, %r19510, %r19522;
	@%p8619 bra 	BB5_7974;

	setp.gt.u32	%p8620, %r19509, %r19521;
	@%p8620 bra 	BB5_7975;

	setp.lt.u32	%p8621, %r19509, %r19521;
	@%p8621 bra 	BB5_7974;

	setp.gt.u32	%p8622, %r19508, %r19520;
	@%p8622 bra 	BB5_7975;

	setp.ge.u32	%p8623, %r19508, %r19520;
	setp.ge.u32	%p8624, %r19507, %r19519;
	and.pred  	%p8625, %p8623, %p8624;
	@%p8625 bra 	BB5_7975;

BB5_7974:
	mov.u32 	%r46046, -21845;
	mov.u32 	%r46047, -1174470657;
	mov.u32 	%r46048, -1319895041;
	mov.u32 	%r46049, 514588670;
	mov.u32 	%r46050, -156174812;
	mov.u32 	%r46051, 1731252896;
	mov.u32 	%r46052, -209382721;
	mov.u32 	%r46053, 1685539716;
	mov.u32 	%r46054, 1129032919;
	mov.u32 	%r46055, 1260103606;
	mov.u32 	%r46056, 964683418;
	mov.u32 	%r46057, 436277738;
	// inline asm
	add.cc.u32 %r45998, %r45998, %r46046;
addc.cc.u32 %r45999, %r45999, %r46047;
addc.cc.u32 %r46000, %r46000, %r46048;
addc.cc.u32 %r46001, %r46001, %r46049;
addc.cc.u32 %r46002, %r46002, %r46050;
addc.cc.u32 %r46003, %r46003, %r46051;
addc.cc.u32 %r46004, %r46004, %r46052;
addc.cc.u32 %r46005, %r46005, %r46053;
addc.cc.u32 %r46006, %r46006, %r46054;
addc.cc.u32 %r46007, %r46007, %r46055;
addc.cc.u32 %r46008, %r46008, %r46056;
addc.u32 %r46009, %r46009, %r46057;

	// inline asm

BB5_7975:
	// Callseq Start 349
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r19483;
	st.param.b32	[param0+4], %r19484;
	st.param.b32	[param0+8], %r19485;
	st.param.b32	[param0+12], %r19486;
	st.param.b32	[param0+16], %r19487;
	st.param.b32	[param0+20], %r19488;
	st.param.b32	[param0+24], %r19489;
	st.param.b32	[param0+28], %r19490;
	st.param.b32	[param0+32], %r19491;
	st.param.b32	[param0+36], %r19492;
	st.param.b32	[param0+40], %r19493;
	st.param.b32	[param0+44], %r19494;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r19495;
	st.param.b32	[param1+4], %r19496;
	st.param.b32	[param1+8], %r19497;
	st.param.b32	[param1+12], %r19498;
	st.param.b32	[param1+16], %r19499;
	st.param.b32	[param1+20], %r19500;
	st.param.b32	[param1+24], %r19501;
	st.param.b32	[param1+28], %r19502;
	st.param.b32	[param1+32], %r19503;
	st.param.b32	[param1+36], %r19504;
	st.param.b32	[param1+40], %r19505;
	st.param.b32	[param1+44], %r19506;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r19783, [retval0+0];
	ld.param.b32	%r19784, [retval0+4];
	ld.param.b32	%r19785, [retval0+8];
	ld.param.b32	%r19786, [retval0+12];
	ld.param.b32	%r19787, [retval0+16];
	ld.param.b32	%r19788, [retval0+20];
	ld.param.b32	%r19789, [retval0+24];
	ld.param.b32	%r19790, [retval0+28];
	ld.param.b32	%r19791, [retval0+32];
	ld.param.b32	%r19792, [retval0+36];
	ld.param.b32	%r19793, [retval0+40];
	ld.param.b32	%r19794, [retval0+44];
	
	//{
	}// Callseq End 349
	mov.u32 	%r46071, %r19484;
	mov.u32 	%r46078, %r19491;
	mov.u32 	%r46073, %r19486;
	mov.u32 	%r46080, %r19493;
	mov.u32 	%r46075, %r19488;
	mov.u32 	%r46070, %r19483;
	mov.u32 	%r46077, %r19490;
	mov.u32 	%r46072, %r19485;
	mov.u32 	%r46079, %r19492;
	mov.u32 	%r46074, %r19487;
	mov.u32 	%r46081, %r19494;
	mov.u32 	%r46076, %r19489;
	// inline asm
	add.cc.u32 %r46070, %r46070, %r19495;
addc.cc.u32 %r46071, %r46071, %r19496;
addc.cc.u32 %r46072, %r46072, %r19497;
addc.cc.u32 %r46073, %r46073, %r19498;
addc.cc.u32 %r46074, %r46074, %r19499;
addc.cc.u32 %r46075, %r46075, %r19500;
addc.cc.u32 %r46076, %r46076, %r19501;
addc.cc.u32 %r46077, %r46077, %r19502;
addc.cc.u32 %r46078, %r46078, %r19503;
addc.cc.u32 %r46079, %r46079, %r19504;
addc.cc.u32 %r46080, %r46080, %r19505;
addc.u32 %r46081, %r46081, %r19506;

	// inline asm
	setp.gt.u32	%p8626, %r46081, 436277738;
	@%p8626 bra 	BB5_7997;

	setp.lt.u32	%p8627, %r46081, 436277738;
	@%p8627 bra 	BB5_7998;

	setp.gt.u32	%p8628, %r46080, 964683418;
	@%p8628 bra 	BB5_7997;

	setp.lt.u32	%p8629, %r46080, 964683418;
	@%p8629 bra 	BB5_7998;

	setp.gt.u32	%p8630, %r46079, 1260103606;
	@%p8630 bra 	BB5_7997;

	setp.lt.u32	%p8631, %r46079, 1260103606;
	@%p8631 bra 	BB5_7998;

	setp.gt.u32	%p8632, %r46078, 1129032919;
	@%p8632 bra 	BB5_7997;

	setp.lt.u32	%p8633, %r46078, 1129032919;
	@%p8633 bra 	BB5_7998;

	setp.gt.u32	%p8634, %r46077, 1685539716;
	@%p8634 bra 	BB5_7997;

	setp.lt.u32	%p8635, %r46077, 1685539716;
	@%p8635 bra 	BB5_7998;

	setp.gt.u32	%p8636, %r46076, -209382721;
	@%p8636 bra 	BB5_7997;

	setp.lt.u32	%p8637, %r46076, -209382721;
	@%p8637 bra 	BB5_7998;

	setp.gt.u32	%p8638, %r46075, 1731252896;
	@%p8638 bra 	BB5_7997;

	setp.lt.u32	%p8639, %r46075, 1731252896;
	@%p8639 bra 	BB5_7998;

	setp.gt.u32	%p8640, %r46074, -156174812;
	@%p8640 bra 	BB5_7997;

	setp.lt.u32	%p8641, %r46074, -156174812;
	@%p8641 bra 	BB5_7998;

	setp.gt.u32	%p8642, %r46073, 514588670;
	@%p8642 bra 	BB5_7997;

	setp.lt.u32	%p8643, %r46073, 514588670;
	@%p8643 bra 	BB5_7998;

	setp.gt.u32	%p8644, %r46072, -1319895041;
	@%p8644 bra 	BB5_7997;

	setp.lt.u32	%p8645, %r46072, -1319895041;
	@%p8645 bra 	BB5_7998;

	setp.gt.u32	%p8646, %r46071, -1174470657;
	@%p8646 bra 	BB5_7997;

	setp.lt.u32	%p8647, %r46071, -1174470657;
	setp.lt.u32	%p8648, %r46070, -21845;
	or.pred  	%p8649, %p8647, %p8648;
	@%p8649 bra 	BB5_7998;

BB5_7997:
	mov.u32 	%r46118, -21845;
	mov.u32 	%r46119, -1174470657;
	mov.u32 	%r46120, -1319895041;
	mov.u32 	%r46121, 514588670;
	mov.u32 	%r46122, -156174812;
	mov.u32 	%r46123, 1731252896;
	mov.u32 	%r46124, -209382721;
	mov.u32 	%r46125, 1685539716;
	mov.u32 	%r46126, 1129032919;
	mov.u32 	%r46127, 1260103606;
	mov.u32 	%r46128, 964683418;
	mov.u32 	%r46129, 436277738;
	// inline asm
	sub.cc.u32 %r46070, %r46070, %r46118;
subc.cc.u32 %r46071, %r46071, %r46119;
subc.cc.u32 %r46072, %r46072, %r46120;
subc.cc.u32 %r46073, %r46073, %r46121;
subc.cc.u32 %r46074, %r46074, %r46122;
subc.cc.u32 %r46075, %r46075, %r46123;
subc.cc.u32 %r46076, %r46076, %r46124;
subc.cc.u32 %r46077, %r46077, %r46125;
subc.cc.u32 %r46078, %r46078, %r46126;
subc.cc.u32 %r46079, %r46079, %r46127;
subc.cc.u32 %r46080, %r46080, %r46128;
subc.u32 %r46081, %r46081, %r46129;

	// inline asm

BB5_7998:
	mov.u32 	%r46143, %r19484;
	mov.u32 	%r46150, %r19491;
	mov.u32 	%r46145, %r19486;
	mov.u32 	%r46152, %r19493;
	mov.u32 	%r46147, %r19488;
	mov.u32 	%r46142, %r19483;
	mov.u32 	%r46149, %r19490;
	mov.u32 	%r46144, %r19485;
	mov.u32 	%r46151, %r19492;
	mov.u32 	%r46146, %r19487;
	mov.u32 	%r46153, %r19494;
	mov.u32 	%r46148, %r19489;
	// inline asm
	sub.cc.u32 %r46142, %r46142, %r19495;
subc.cc.u32 %r46143, %r46143, %r19496;
subc.cc.u32 %r46144, %r46144, %r19497;
subc.cc.u32 %r46145, %r46145, %r19498;
subc.cc.u32 %r46146, %r46146, %r19499;
subc.cc.u32 %r46147, %r46147, %r19500;
subc.cc.u32 %r46148, %r46148, %r19501;
subc.cc.u32 %r46149, %r46149, %r19502;
subc.cc.u32 %r46150, %r46150, %r19503;
subc.cc.u32 %r46151, %r46151, %r19504;
subc.cc.u32 %r46152, %r46152, %r19505;
subc.u32 %r46153, %r46153, %r19506;

	// inline asm
	setp.gt.u32	%p8650, %r19494, %r19506;
	@%p8650 bra 	BB5_8021;

	setp.lt.u32	%p8651, %r19494, %r19506;
	@%p8651 bra 	BB5_8020;

	setp.gt.u32	%p8652, %r19493, %r19505;
	@%p8652 bra 	BB5_8021;

	setp.lt.u32	%p8653, %r19493, %r19505;
	@%p8653 bra 	BB5_8020;

	setp.gt.u32	%p8654, %r19492, %r19504;
	@%p8654 bra 	BB5_8021;

	setp.lt.u32	%p8655, %r19492, %r19504;
	@%p8655 bra 	BB5_8020;

	setp.gt.u32	%p8656, %r19491, %r19503;
	@%p8656 bra 	BB5_8021;

	setp.lt.u32	%p8657, %r19491, %r19503;
	@%p8657 bra 	BB5_8020;

	setp.gt.u32	%p8658, %r19490, %r19502;
	@%p8658 bra 	BB5_8021;

	setp.lt.u32	%p8659, %r19490, %r19502;
	@%p8659 bra 	BB5_8020;

	setp.gt.u32	%p8660, %r19489, %r19501;
	@%p8660 bra 	BB5_8021;

	setp.lt.u32	%p8661, %r19489, %r19501;
	@%p8661 bra 	BB5_8020;

	setp.gt.u32	%p8662, %r19488, %r19500;
	@%p8662 bra 	BB5_8021;

	setp.lt.u32	%p8663, %r19488, %r19500;
	@%p8663 bra 	BB5_8020;

	setp.gt.u32	%p8664, %r19487, %r19499;
	@%p8664 bra 	BB5_8021;

	setp.lt.u32	%p8665, %r19487, %r19499;
	@%p8665 bra 	BB5_8020;

	setp.gt.u32	%p8666, %r19486, %r19498;
	@%p8666 bra 	BB5_8021;

	setp.lt.u32	%p8667, %r19486, %r19498;
	@%p8667 bra 	BB5_8020;

	setp.gt.u32	%p8668, %r19485, %r19497;
	@%p8668 bra 	BB5_8021;

	setp.lt.u32	%p8669, %r19485, %r19497;
	@%p8669 bra 	BB5_8020;

	setp.gt.u32	%p8670, %r19484, %r19496;
	@%p8670 bra 	BB5_8021;

	setp.ge.u32	%p8671, %r19484, %r19496;
	setp.ge.u32	%p8672, %r19483, %r19495;
	and.pred  	%p8673, %p8671, %p8672;
	@%p8673 bra 	BB5_8021;

BB5_8020:
	mov.u32 	%r46190, -21845;
	mov.u32 	%r46191, -1174470657;
	mov.u32 	%r46192, -1319895041;
	mov.u32 	%r46193, 514588670;
	mov.u32 	%r46194, -156174812;
	mov.u32 	%r46195, 1731252896;
	mov.u32 	%r46196, -209382721;
	mov.u32 	%r46197, 1685539716;
	mov.u32 	%r46198, 1129032919;
	mov.u32 	%r46199, 1260103606;
	mov.u32 	%r46200, 964683418;
	mov.u32 	%r46201, 436277738;
	// inline asm
	add.cc.u32 %r46142, %r46142, %r46190;
addc.cc.u32 %r46143, %r46143, %r46191;
addc.cc.u32 %r46144, %r46144, %r46192;
addc.cc.u32 %r46145, %r46145, %r46193;
addc.cc.u32 %r46146, %r46146, %r46194;
addc.cc.u32 %r46147, %r46147, %r46195;
addc.cc.u32 %r46148, %r46148, %r46196;
addc.cc.u32 %r46149, %r46149, %r46197;
addc.cc.u32 %r46150, %r46150, %r46198;
addc.cc.u32 %r46151, %r46151, %r46199;
addc.cc.u32 %r46152, %r46152, %r46200;
addc.u32 %r46153, %r46153, %r46201;

	// inline asm

BB5_8021:
	// Callseq Start 350
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r46142;
	st.param.b32	[param0+4], %r46143;
	st.param.b32	[param0+8], %r46144;
	st.param.b32	[param0+12], %r46145;
	st.param.b32	[param0+16], %r46146;
	st.param.b32	[param0+20], %r46147;
	st.param.b32	[param0+24], %r46148;
	st.param.b32	[param0+28], %r46149;
	st.param.b32	[param0+32], %r46150;
	st.param.b32	[param0+36], %r46151;
	st.param.b32	[param0+40], %r46152;
	st.param.b32	[param0+44], %r46153;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r46070;
	st.param.b32	[param1+4], %r46071;
	st.param.b32	[param1+8], %r46072;
	st.param.b32	[param1+12], %r46073;
	st.param.b32	[param1+16], %r46074;
	st.param.b32	[param1+20], %r46075;
	st.param.b32	[param1+24], %r46076;
	st.param.b32	[param1+28], %r46077;
	st.param.b32	[param1+32], %r46078;
	st.param.b32	[param1+36], %r46079;
	st.param.b32	[param1+40], %r46080;
	st.param.b32	[param1+44], %r46081;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r19879, [retval0+0];
	ld.param.b32	%r19880, [retval0+4];
	ld.param.b32	%r19881, [retval0+8];
	ld.param.b32	%r19882, [retval0+12];
	ld.param.b32	%r19883, [retval0+16];
	ld.param.b32	%r19884, [retval0+20];
	ld.param.b32	%r19885, [retval0+24];
	ld.param.b32	%r19886, [retval0+28];
	ld.param.b32	%r19887, [retval0+32];
	ld.param.b32	%r19888, [retval0+36];
	ld.param.b32	%r19889, [retval0+40];
	ld.param.b32	%r19890, [retval0+44];
	
	//{
	}// Callseq End 350
	shl.b32 	%r46214, %r19794, 1;
	shr.u32 	%r46215, %r19793, 31;
	or.b32  	%r52053, %r46215, %r46214;
	shl.b32 	%r46216, %r19793, 1;
	shr.u32 	%r46217, %r19792, 31;
	or.b32  	%r52054, %r46217, %r46216;
	shl.b32 	%r46218, %r19792, 1;
	shr.u32 	%r46219, %r19791, 31;
	or.b32  	%r52055, %r46219, %r46218;
	shl.b32 	%r46220, %r19791, 1;
	shr.u32 	%r46221, %r19790, 31;
	or.b32  	%r52056, %r46221, %r46220;
	shl.b32 	%r46222, %r19790, 1;
	shr.u32 	%r46223, %r19789, 31;
	or.b32  	%r52057, %r46223, %r46222;
	shl.b32 	%r46224, %r19789, 1;
	shr.u32 	%r46225, %r19788, 31;
	or.b32  	%r52058, %r46225, %r46224;
	shl.b32 	%r46226, %r19788, 1;
	shr.u32 	%r46227, %r19787, 31;
	or.b32  	%r52059, %r46227, %r46226;
	shl.b32 	%r46228, %r19787, 1;
	shr.u32 	%r46229, %r19786, 31;
	or.b32  	%r52060, %r46229, %r46228;
	shl.b32 	%r46230, %r19786, 1;
	shr.u32 	%r46231, %r19785, 31;
	or.b32  	%r52061, %r46231, %r46230;
	shl.b32 	%r46232, %r19785, 1;
	shr.u32 	%r46233, %r19784, 31;
	or.b32  	%r52062, %r46233, %r46232;
	shl.b32 	%r46234, %r19784, 1;
	shr.u32 	%r46235, %r19783, 31;
	or.b32  	%r52063, %r46235, %r46234;
	shl.b32 	%r52064, %r19783, 1;
	setp.gt.u32	%p8674, %r52053, 436277738;
	@%p8674 bra 	BB5_8043;

	setp.lt.u32	%p8675, %r52053, 436277738;
	@%p8675 bra 	BB5_8044;

	setp.gt.u32	%p8676, %r52054, 964683418;
	@%p8676 bra 	BB5_8043;

	setp.lt.u32	%p8677, %r52054, 964683418;
	@%p8677 bra 	BB5_8044;

	setp.gt.u32	%p8678, %r52055, 1260103606;
	@%p8678 bra 	BB5_8043;

	setp.lt.u32	%p8679, %r52055, 1260103606;
	@%p8679 bra 	BB5_8044;

	setp.gt.u32	%p8680, %r52056, 1129032919;
	@%p8680 bra 	BB5_8043;

	setp.lt.u32	%p8681, %r52056, 1129032919;
	@%p8681 bra 	BB5_8044;

	setp.gt.u32	%p8682, %r52057, 1685539716;
	@%p8682 bra 	BB5_8043;

	setp.lt.u32	%p8683, %r52057, 1685539716;
	@%p8683 bra 	BB5_8044;

	setp.gt.u32	%p8684, %r52058, -209382721;
	@%p8684 bra 	BB5_8043;

	setp.lt.u32	%p8685, %r52058, -209382721;
	@%p8685 bra 	BB5_8044;

	setp.gt.u32	%p8686, %r52059, 1731252896;
	@%p8686 bra 	BB5_8043;

	setp.lt.u32	%p8687, %r52059, 1731252896;
	@%p8687 bra 	BB5_8044;

	setp.gt.u32	%p8688, %r52060, -156174812;
	@%p8688 bra 	BB5_8043;

	setp.lt.u32	%p8689, %r52060, -156174812;
	@%p8689 bra 	BB5_8044;

	setp.gt.u32	%p8690, %r52061, 514588670;
	@%p8690 bra 	BB5_8043;

	setp.lt.u32	%p8691, %r52061, 514588670;
	@%p8691 bra 	BB5_8044;

	setp.gt.u32	%p8692, %r52062, -1319895041;
	@%p8692 bra 	BB5_8043;

	setp.lt.u32	%p8693, %r52062, -1319895041;
	@%p8693 bra 	BB5_8044;

	setp.gt.u32	%p8694, %r52063, -1174470657;
	@%p8694 bra 	BB5_8043;

	setp.lt.u32	%p8695, %r52063, -1174470657;
	setp.lt.u32	%p8696, %r52064, -21845;
	or.pred  	%p8697, %p8695, %p8696;
	@%p8697 bra 	BB5_8044;

BB5_8043:
	mov.u32 	%r46248, -21845;
	mov.u32 	%r46249, -1174470657;
	mov.u32 	%r46250, -1319895041;
	mov.u32 	%r46251, 514588670;
	mov.u32 	%r46252, -156174812;
	mov.u32 	%r46253, 1731252896;
	mov.u32 	%r46254, -209382721;
	mov.u32 	%r46255, 1685539716;
	mov.u32 	%r46256, 1129032919;
	mov.u32 	%r46257, 1260103606;
	mov.u32 	%r46258, 964683418;
	mov.u32 	%r46259, 436277738;
	// inline asm
	sub.cc.u32 %r52064, %r52064, %r46248;
subc.cc.u32 %r52063, %r52063, %r46249;
subc.cc.u32 %r52062, %r52062, %r46250;
subc.cc.u32 %r52061, %r52061, %r46251;
subc.cc.u32 %r52060, %r52060, %r46252;
subc.cc.u32 %r52059, %r52059, %r46253;
subc.cc.u32 %r52058, %r52058, %r46254;
subc.cc.u32 %r52057, %r52057, %r46255;
subc.cc.u32 %r52056, %r52056, %r46256;
subc.cc.u32 %r52055, %r52055, %r46257;
subc.cc.u32 %r52054, %r52054, %r46258;
subc.u32 %r52053, %r52053, %r46259;

	// inline asm

BB5_8044:
	// Callseq Start 351
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r19879;
	st.param.b32	[param0+4], %r19880;
	st.param.b32	[param0+8], %r19881;
	st.param.b32	[param0+12], %r19882;
	st.param.b32	[param0+16], %r19883;
	st.param.b32	[param0+20], %r19884;
	st.param.b32	[param0+24], %r19885;
	st.param.b32	[param0+28], %r19886;
	st.param.b32	[param0+32], %r19887;
	st.param.b32	[param0+36], %r19888;
	st.param.b32	[param0+40], %r19889;
	st.param.b32	[param0+44], %r19890;
	st.param.b32	[param0+48], %r52064;
	st.param.b32	[param0+52], %r52063;
	st.param.b32	[param0+56], %r52062;
	st.param.b32	[param0+60], %r52061;
	st.param.b32	[param0+64], %r52060;
	st.param.b32	[param0+68], %r52059;
	st.param.b32	[param0+72], %r52058;
	st.param.b32	[param0+76], %r52057;
	st.param.b32	[param0+80], %r52056;
	st.param.b32	[param0+84], %r52055;
	st.param.b32	[param0+88], %r52054;
	st.param.b32	[param0+92], %r52053;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r51980;
	st.param.b32	[param1+4], %r51979;
	st.param.b32	[param1+8], %r51978;
	st.param.b32	[param1+12], %r51977;
	st.param.b32	[param1+16], %r51976;
	st.param.b32	[param1+20], %r51975;
	st.param.b32	[param1+24], %r51974;
	st.param.b32	[param1+28], %r51973;
	st.param.b32	[param1+32], %r51972;
	st.param.b32	[param1+36], %r51971;
	st.param.b32	[param1+40], %r51970;
	st.param.b32	[param1+44], %r51969;
	st.param.b32	[param1+48], %r45614;
	st.param.b32	[param1+52], %r45615;
	st.param.b32	[param1+56], %r45616;
	st.param.b32	[param1+60], %r45617;
	st.param.b32	[param1+64], %r45618;
	st.param.b32	[param1+68], %r45619;
	st.param.b32	[param1+72], %r45620;
	st.param.b32	[param1+76], %r45621;
	st.param.b32	[param1+80], %r45622;
	st.param.b32	[param1+84], %r45623;
	st.param.b32	[param1+88], %r45624;
	st.param.b32	[param1+92], %r45625;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r46308, [retval0+0];
	ld.param.b32	%r46309, [retval0+4];
	ld.param.b32	%r46310, [retval0+8];
	ld.param.b32	%r46311, [retval0+12];
	ld.param.b32	%r46312, [retval0+16];
	ld.param.b32	%r46313, [retval0+20];
	ld.param.b32	%r46314, [retval0+24];
	ld.param.b32	%r46315, [retval0+28];
	ld.param.b32	%r46316, [retval0+32];
	ld.param.b32	%r46317, [retval0+36];
	ld.param.b32	%r46318, [retval0+40];
	ld.param.b32	%r46319, [retval0+44];
	ld.param.b32	%r46320, [retval0+48];
	ld.param.b32	%r46321, [retval0+52];
	ld.param.b32	%r46322, [retval0+56];
	ld.param.b32	%r46323, [retval0+60];
	ld.param.b32	%r46324, [retval0+64];
	ld.param.b32	%r46325, [retval0+68];
	ld.param.b32	%r46326, [retval0+72];
	ld.param.b32	%r46327, [retval0+76];
	ld.param.b32	%r46328, [retval0+80];
	ld.param.b32	%r46329, [retval0+84];
	ld.param.b32	%r46330, [retval0+88];
	ld.param.b32	%r46331, [retval0+92];
	
	//{
	}// Callseq End 351
	// Callseq Start 352
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r46308;
	st.param.b32	[param0+4], %r46309;
	st.param.b32	[param0+8], %r46310;
	st.param.b32	[param0+12], %r46311;
	st.param.b32	[param0+16], %r46312;
	st.param.b32	[param0+20], %r46313;
	st.param.b32	[param0+24], %r46314;
	st.param.b32	[param0+28], %r46315;
	st.param.b32	[param0+32], %r46316;
	st.param.b32	[param0+36], %r46317;
	st.param.b32	[param0+40], %r46318;
	st.param.b32	[param0+44], %r46319;
	st.param.b32	[param0+48], %r46320;
	st.param.b32	[param0+52], %r46321;
	st.param.b32	[param0+56], %r46322;
	st.param.b32	[param0+60], %r46323;
	st.param.b32	[param0+64], %r46324;
	st.param.b32	[param0+68], %r46325;
	st.param.b32	[param0+72], %r46326;
	st.param.b32	[param0+76], %r46327;
	st.param.b32	[param0+80], %r46328;
	st.param.b32	[param0+84], %r46329;
	st.param.b32	[param0+88], %r46330;
	st.param.b32	[param0+92], %r46331;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r45998;
	st.param.b32	[param1+4], %r45999;
	st.param.b32	[param1+8], %r46000;
	st.param.b32	[param1+12], %r46001;
	st.param.b32	[param1+16], %r46002;
	st.param.b32	[param1+20], %r46003;
	st.param.b32	[param1+24], %r46004;
	st.param.b32	[param1+28], %r46005;
	st.param.b32	[param1+32], %r46006;
	st.param.b32	[param1+36], %r46007;
	st.param.b32	[param1+40], %r46008;
	st.param.b32	[param1+44], %r46009;
	st.param.b32	[param1+48], %r45926;
	st.param.b32	[param1+52], %r45927;
	st.param.b32	[param1+56], %r45928;
	st.param.b32	[param1+60], %r45929;
	st.param.b32	[param1+64], %r45930;
	st.param.b32	[param1+68], %r45931;
	st.param.b32	[param1+72], %r45932;
	st.param.b32	[param1+76], %r45933;
	st.param.b32	[param1+80], %r45934;
	st.param.b32	[param1+84], %r45935;
	st.param.b32	[param1+88], %r45936;
	st.param.b32	[param1+92], %r45937;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r46332, [retval0+0];
	ld.param.b32	%r46333, [retval0+4];
	ld.param.b32	%r46334, [retval0+8];
	ld.param.b32	%r46335, [retval0+12];
	ld.param.b32	%r46336, [retval0+16];
	ld.param.b32	%r46337, [retval0+20];
	ld.param.b32	%r46338, [retval0+24];
	ld.param.b32	%r46339, [retval0+28];
	ld.param.b32	%r46340, [retval0+32];
	ld.param.b32	%r46341, [retval0+36];
	ld.param.b32	%r46342, [retval0+40];
	ld.param.b32	%r46343, [retval0+44];
	ld.param.b32	%r46344, [retval0+48];
	ld.param.b32	%r46345, [retval0+52];
	ld.param.b32	%r46346, [retval0+56];
	ld.param.b32	%r46347, [retval0+60];
	ld.param.b32	%r46348, [retval0+64];
	ld.param.b32	%r46349, [retval0+68];
	ld.param.b32	%r46350, [retval0+72];
	ld.param.b32	%r46351, [retval0+76];
	ld.param.b32	%r46352, [retval0+80];
	ld.param.b32	%r46353, [retval0+84];
	ld.param.b32	%r46354, [retval0+88];
	ld.param.b32	%r46355, [retval0+92];
	
	//{
	}// Callseq End 352
	// Callseq Start 353
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r46332;
	st.param.b32	[param0+4], %r46333;
	st.param.b32	[param0+8], %r46334;
	st.param.b32	[param0+12], %r46335;
	st.param.b32	[param0+16], %r46336;
	st.param.b32	[param0+20], %r46337;
	st.param.b32	[param0+24], %r46338;
	st.param.b32	[param0+28], %r46339;
	st.param.b32	[param0+32], %r46340;
	st.param.b32	[param0+36], %r46341;
	st.param.b32	[param0+40], %r46342;
	st.param.b32	[param0+44], %r46343;
	st.param.b32	[param0+48], %r46344;
	st.param.b32	[param0+52], %r46345;
	st.param.b32	[param0+56], %r46346;
	st.param.b32	[param0+60], %r46347;
	st.param.b32	[param0+64], %r46348;
	st.param.b32	[param0+68], %r46349;
	st.param.b32	[param0+72], %r46350;
	st.param.b32	[param0+76], %r46351;
	st.param.b32	[param0+80], %r46352;
	st.param.b32	[param0+84], %r46353;
	st.param.b32	[param0+88], %r46354;
	st.param.b32	[param0+92], %r46355;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r45998;
	st.param.b32	[param1+4], %r45999;
	st.param.b32	[param1+8], %r46000;
	st.param.b32	[param1+12], %r46001;
	st.param.b32	[param1+16], %r46002;
	st.param.b32	[param1+20], %r46003;
	st.param.b32	[param1+24], %r46004;
	st.param.b32	[param1+28], %r46005;
	st.param.b32	[param1+32], %r46006;
	st.param.b32	[param1+36], %r46007;
	st.param.b32	[param1+40], %r46008;
	st.param.b32	[param1+44], %r46009;
	st.param.b32	[param1+48], %r45926;
	st.param.b32	[param1+52], %r45927;
	st.param.b32	[param1+56], %r45928;
	st.param.b32	[param1+60], %r45929;
	st.param.b32	[param1+64], %r45930;
	st.param.b32	[param1+68], %r45931;
	st.param.b32	[param1+72], %r45932;
	st.param.b32	[param1+76], %r45933;
	st.param.b32	[param1+80], %r45934;
	st.param.b32	[param1+84], %r45935;
	st.param.b32	[param1+88], %r45936;
	st.param.b32	[param1+92], %r45937;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r52257, [retval0+0];
	ld.param.b32	%r52258, [retval0+4];
	ld.param.b32	%r52259, [retval0+8];
	ld.param.b32	%r52260, [retval0+12];
	ld.param.b32	%r52261, [retval0+16];
	ld.param.b32	%r52262, [retval0+20];
	ld.param.b32	%r52263, [retval0+24];
	ld.param.b32	%r52264, [retval0+28];
	ld.param.b32	%r52265, [retval0+32];
	ld.param.b32	%r52266, [retval0+36];
	ld.param.b32	%r52267, [retval0+40];
	ld.param.b32	%r52268, [retval0+44];
	ld.param.b32	%r52269, [retval0+48];
	ld.param.b32	%r52270, [retval0+52];
	ld.param.b32	%r52271, [retval0+56];
	ld.param.b32	%r52272, [retval0+60];
	ld.param.b32	%r52273, [retval0+64];
	ld.param.b32	%r52274, [retval0+68];
	ld.param.b32	%r52275, [retval0+72];
	ld.param.b32	%r52276, [retval0+76];
	ld.param.b32	%r52277, [retval0+80];
	ld.param.b32	%r52278, [retval0+84];
	ld.param.b32	%r52279, [retval0+88];
	ld.param.b32	%r52280, [retval0+92];
	
	//{
	}// Callseq End 353
	// Callseq Start 354
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r45998;
	st.param.b32	[param0+4], %r45999;
	st.param.b32	[param0+8], %r46000;
	st.param.b32	[param0+12], %r46001;
	st.param.b32	[param0+16], %r46002;
	st.param.b32	[param0+20], %r46003;
	st.param.b32	[param0+24], %r46004;
	st.param.b32	[param0+28], %r46005;
	st.param.b32	[param0+32], %r46006;
	st.param.b32	[param0+36], %r46007;
	st.param.b32	[param0+40], %r46008;
	st.param.b32	[param0+44], %r46009;
	st.param.b32	[param0+48], %r45926;
	st.param.b32	[param0+52], %r45927;
	st.param.b32	[param0+56], %r45928;
	st.param.b32	[param0+60], %r45929;
	st.param.b32	[param0+64], %r45930;
	st.param.b32	[param0+68], %r45931;
	st.param.b32	[param0+72], %r45932;
	st.param.b32	[param0+76], %r45933;
	st.param.b32	[param0+80], %r45934;
	st.param.b32	[param0+84], %r45935;
	st.param.b32	[param0+88], %r45936;
	st.param.b32	[param0+92], %r45937;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r52257;
	st.param.b32	[param1+4], %r52258;
	st.param.b32	[param1+8], %r52259;
	st.param.b32	[param1+12], %r52260;
	st.param.b32	[param1+16], %r52261;
	st.param.b32	[param1+20], %r52262;
	st.param.b32	[param1+24], %r52263;
	st.param.b32	[param1+28], %r52264;
	st.param.b32	[param1+32], %r52265;
	st.param.b32	[param1+36], %r52266;
	st.param.b32	[param1+40], %r52267;
	st.param.b32	[param1+44], %r52268;
	st.param.b32	[param1+48], %r52269;
	st.param.b32	[param1+52], %r52270;
	st.param.b32	[param1+56], %r52271;
	st.param.b32	[param1+60], %r52272;
	st.param.b32	[param1+64], %r52273;
	st.param.b32	[param1+68], %r52274;
	st.param.b32	[param1+72], %r52275;
	st.param.b32	[param1+76], %r52276;
	st.param.b32	[param1+80], %r52277;
	st.param.b32	[param1+84], %r52278;
	st.param.b32	[param1+88], %r52279;
	st.param.b32	[param1+92], %r52280;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r46284, [retval0+0];
	ld.param.b32	%r46285, [retval0+4];
	ld.param.b32	%r46286, [retval0+8];
	ld.param.b32	%r46287, [retval0+12];
	ld.param.b32	%r46288, [retval0+16];
	ld.param.b32	%r46289, [retval0+20];
	ld.param.b32	%r46290, [retval0+24];
	ld.param.b32	%r46291, [retval0+28];
	ld.param.b32	%r46292, [retval0+32];
	ld.param.b32	%r46293, [retval0+36];
	ld.param.b32	%r46294, [retval0+40];
	ld.param.b32	%r46295, [retval0+44];
	ld.param.b32	%r46272, [retval0+48];
	ld.param.b32	%r46273, [retval0+52];
	ld.param.b32	%r46274, [retval0+56];
	ld.param.b32	%r46275, [retval0+60];
	ld.param.b32	%r46276, [retval0+64];
	ld.param.b32	%r46277, [retval0+68];
	ld.param.b32	%r46278, [retval0+72];
	ld.param.b32	%r46279, [retval0+76];
	ld.param.b32	%r46280, [retval0+80];
	ld.param.b32	%r46281, [retval0+84];
	ld.param.b32	%r46282, [retval0+88];
	ld.param.b32	%r46283, [retval0+92];
	
	//{
	}// Callseq End 354
	// Callseq Start 355
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r46284;
	st.param.b32	[param0+4], %r46285;
	st.param.b32	[param0+8], %r46286;
	st.param.b32	[param0+12], %r46287;
	st.param.b32	[param0+16], %r46288;
	st.param.b32	[param0+20], %r46289;
	st.param.b32	[param0+24], %r46290;
	st.param.b32	[param0+28], %r46291;
	st.param.b32	[param0+32], %r46292;
	st.param.b32	[param0+36], %r46293;
	st.param.b32	[param0+40], %r46294;
	st.param.b32	[param0+44], %r46295;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r19483;
	st.param.b32	[param1+4], %r19484;
	st.param.b32	[param1+8], %r19485;
	st.param.b32	[param1+12], %r19486;
	st.param.b32	[param1+16], %r19487;
	st.param.b32	[param1+20], %r19488;
	st.param.b32	[param1+24], %r19489;
	st.param.b32	[param1+28], %r19490;
	st.param.b32	[param1+32], %r19491;
	st.param.b32	[param1+36], %r19492;
	st.param.b32	[param1+40], %r19493;
	st.param.b32	[param1+44], %r19494;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r19951, [retval0+0];
	ld.param.b32	%r19952, [retval0+4];
	ld.param.b32	%r19953, [retval0+8];
	ld.param.b32	%r19954, [retval0+12];
	ld.param.b32	%r19955, [retval0+16];
	ld.param.b32	%r19956, [retval0+20];
	ld.param.b32	%r19957, [retval0+24];
	ld.param.b32	%r19958, [retval0+28];
	ld.param.b32	%r19959, [retval0+32];
	ld.param.b32	%r19960, [retval0+36];
	ld.param.b32	%r19961, [retval0+40];
	ld.param.b32	%r19962, [retval0+44];
	
	//{
	}// Callseq End 355
	// Callseq Start 356
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r46272;
	st.param.b32	[param0+4], %r46273;
	st.param.b32	[param0+8], %r46274;
	st.param.b32	[param0+12], %r46275;
	st.param.b32	[param0+16], %r46276;
	st.param.b32	[param0+20], %r46277;
	st.param.b32	[param0+24], %r46278;
	st.param.b32	[param0+28], %r46279;
	st.param.b32	[param0+32], %r46280;
	st.param.b32	[param0+36], %r46281;
	st.param.b32	[param0+40], %r46282;
	st.param.b32	[param0+44], %r46283;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r19495;
	st.param.b32	[param1+4], %r19496;
	st.param.b32	[param1+8], %r19497;
	st.param.b32	[param1+12], %r19498;
	st.param.b32	[param1+16], %r19499;
	st.param.b32	[param1+20], %r19500;
	st.param.b32	[param1+24], %r19501;
	st.param.b32	[param1+28], %r19502;
	st.param.b32	[param1+32], %r19503;
	st.param.b32	[param1+36], %r19504;
	st.param.b32	[param1+40], %r19505;
	st.param.b32	[param1+44], %r19506;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r19963, [retval0+0];
	ld.param.b32	%r19964, [retval0+4];
	ld.param.b32	%r19965, [retval0+8];
	ld.param.b32	%r19966, [retval0+12];
	ld.param.b32	%r19967, [retval0+16];
	ld.param.b32	%r19968, [retval0+20];
	ld.param.b32	%r19969, [retval0+24];
	ld.param.b32	%r19970, [retval0+28];
	ld.param.b32	%r19971, [retval0+32];
	ld.param.b32	%r19972, [retval0+36];
	ld.param.b32	%r19973, [retval0+40];
	ld.param.b32	%r19974, [retval0+44];
	
	//{
	}// Callseq End 356
	// inline asm
	add.cc.u32 %r46272, %r46272, %r46284;
addc.cc.u32 %r46273, %r46273, %r46285;
addc.cc.u32 %r46274, %r46274, %r46286;
addc.cc.u32 %r46275, %r46275, %r46287;
addc.cc.u32 %r46276, %r46276, %r46288;
addc.cc.u32 %r46277, %r46277, %r46289;
addc.cc.u32 %r46278, %r46278, %r46290;
addc.cc.u32 %r46279, %r46279, %r46291;
addc.cc.u32 %r46280, %r46280, %r46292;
addc.cc.u32 %r46281, %r46281, %r46293;
addc.cc.u32 %r46282, %r46282, %r46294;
addc.u32 %r46283, %r46283, %r46295;

	// inline asm
	setp.gt.u32	%p8698, %r46283, 436277738;
	@%p8698 bra 	BB5_8066;

	setp.lt.u32	%p8699, %r46283, 436277738;
	@%p8699 bra 	BB5_8067;

	setp.gt.u32	%p8700, %r46282, 964683418;
	@%p8700 bra 	BB5_8066;

	setp.lt.u32	%p8701, %r46282, 964683418;
	@%p8701 bra 	BB5_8067;

	setp.gt.u32	%p8702, %r46281, 1260103606;
	@%p8702 bra 	BB5_8066;

	setp.lt.u32	%p8703, %r46281, 1260103606;
	@%p8703 bra 	BB5_8067;

	setp.gt.u32	%p8704, %r46280, 1129032919;
	@%p8704 bra 	BB5_8066;

	setp.lt.u32	%p8705, %r46280, 1129032919;
	@%p8705 bra 	BB5_8067;

	setp.gt.u32	%p8706, %r46279, 1685539716;
	@%p8706 bra 	BB5_8066;

	setp.lt.u32	%p8707, %r46279, 1685539716;
	@%p8707 bra 	BB5_8067;

	setp.gt.u32	%p8708, %r46278, -209382721;
	@%p8708 bra 	BB5_8066;

	setp.lt.u32	%p8709, %r46278, -209382721;
	@%p8709 bra 	BB5_8067;

	setp.gt.u32	%p8710, %r46277, 1731252896;
	@%p8710 bra 	BB5_8066;

	setp.lt.u32	%p8711, %r46277, 1731252896;
	@%p8711 bra 	BB5_8067;

	setp.gt.u32	%p8712, %r46276, -156174812;
	@%p8712 bra 	BB5_8066;

	setp.lt.u32	%p8713, %r46276, -156174812;
	@%p8713 bra 	BB5_8067;

	setp.gt.u32	%p8714, %r46275, 514588670;
	@%p8714 bra 	BB5_8066;

	setp.lt.u32	%p8715, %r46275, 514588670;
	@%p8715 bra 	BB5_8067;

	setp.gt.u32	%p8716, %r46274, -1319895041;
	@%p8716 bra 	BB5_8066;

	setp.lt.u32	%p8717, %r46274, -1319895041;
	@%p8717 bra 	BB5_8067;

	setp.gt.u32	%p8718, %r46273, -1174470657;
	@%p8718 bra 	BB5_8066;

	setp.lt.u32	%p8719, %r46273, -1174470657;
	setp.lt.u32	%p8720, %r46272, -21845;
	or.pred  	%p8721, %p8719, %p8720;
	@%p8721 bra 	BB5_8067;

BB5_8066:
	mov.u32 	%r46368, -21845;
	mov.u32 	%r46369, -1174470657;
	mov.u32 	%r46370, -1319895041;
	mov.u32 	%r46371, 514588670;
	mov.u32 	%r46372, -156174812;
	mov.u32 	%r46373, 1731252896;
	mov.u32 	%r46374, -209382721;
	mov.u32 	%r46375, 1685539716;
	mov.u32 	%r46376, 1129032919;
	mov.u32 	%r46377, 1260103606;
	mov.u32 	%r46378, 964683418;
	mov.u32 	%r46379, 436277738;
	// inline asm
	sub.cc.u32 %r46272, %r46272, %r46368;
subc.cc.u32 %r46273, %r46273, %r46369;
subc.cc.u32 %r46274, %r46274, %r46370;
subc.cc.u32 %r46275, %r46275, %r46371;
subc.cc.u32 %r46276, %r46276, %r46372;
subc.cc.u32 %r46277, %r46277, %r46373;
subc.cc.u32 %r46278, %r46278, %r46374;
subc.cc.u32 %r46279, %r46279, %r46375;
subc.cc.u32 %r46280, %r46280, %r46376;
subc.cc.u32 %r46281, %r46281, %r46377;
subc.cc.u32 %r46282, %r46282, %r46378;
subc.u32 %r46283, %r46283, %r46379;

	// inline asm

BB5_8067:
	// Callseq Start 357
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r46272;
	st.param.b32	[param0+4], %r46273;
	st.param.b32	[param0+8], %r46274;
	st.param.b32	[param0+12], %r46275;
	st.param.b32	[param0+16], %r46276;
	st.param.b32	[param0+20], %r46277;
	st.param.b32	[param0+24], %r46278;
	st.param.b32	[param0+28], %r46279;
	st.param.b32	[param0+32], %r46280;
	st.param.b32	[param0+36], %r46281;
	st.param.b32	[param0+40], %r46282;
	st.param.b32	[param0+44], %r46283;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r46070;
	st.param.b32	[param1+4], %r46071;
	st.param.b32	[param1+8], %r46072;
	st.param.b32	[param1+12], %r46073;
	st.param.b32	[param1+16], %r46074;
	st.param.b32	[param1+20], %r46075;
	st.param.b32	[param1+24], %r46076;
	st.param.b32	[param1+28], %r46077;
	st.param.b32	[param1+32], %r46078;
	st.param.b32	[param1+36], %r46079;
	st.param.b32	[param1+40], %r46080;
	st.param.b32	[param1+44], %r46081;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r46416, [retval0+0];
	ld.param.b32	%r46417, [retval0+4];
	ld.param.b32	%r46418, [retval0+8];
	ld.param.b32	%r46419, [retval0+12];
	ld.param.b32	%r46420, [retval0+16];
	ld.param.b32	%r46421, [retval0+20];
	ld.param.b32	%r46422, [retval0+24];
	ld.param.b32	%r46423, [retval0+28];
	ld.param.b32	%r46424, [retval0+32];
	ld.param.b32	%r46425, [retval0+36];
	ld.param.b32	%r46426, [retval0+40];
	ld.param.b32	%r46427, [retval0+44];
	
	//{
	}// Callseq End 357
	mov.u32 	%r52085, %r46419;
	mov.u32 	%r52078, %r46426;
	mov.u32 	%r52083, %r46421;
	mov.u32 	%r52088, %r46416;
	mov.u32 	%r52081, %r46423;
	mov.u32 	%r52086, %r46418;
	mov.u32 	%r52079, %r46425;
	mov.u32 	%r52084, %r46420;
	mov.u32 	%r52077, %r46427;
	mov.u32 	%r52082, %r46422;
	mov.u32 	%r52087, %r46417;
	mov.u32 	%r52080, %r46424;
	// inline asm
	sub.cc.u32 %r52088, %r52088, %r19951;
subc.cc.u32 %r52087, %r52087, %r19952;
subc.cc.u32 %r52086, %r52086, %r19953;
subc.cc.u32 %r52085, %r52085, %r19954;
subc.cc.u32 %r52084, %r52084, %r19955;
subc.cc.u32 %r52083, %r52083, %r19956;
subc.cc.u32 %r52082, %r52082, %r19957;
subc.cc.u32 %r52081, %r52081, %r19958;
subc.cc.u32 %r52080, %r52080, %r19959;
subc.cc.u32 %r52079, %r52079, %r19960;
subc.cc.u32 %r52078, %r52078, %r19961;
subc.u32 %r52077, %r52077, %r19962;

	// inline asm
	setp.gt.u32	%p8722, %r46427, %r19962;
	@%p8722 bra 	BB5_8090;

	setp.lt.u32	%p8723, %r46427, %r19962;
	@%p8723 bra 	BB5_8089;

	setp.gt.u32	%p8724, %r46426, %r19961;
	@%p8724 bra 	BB5_8090;

	setp.lt.u32	%p8725, %r46426, %r19961;
	@%p8725 bra 	BB5_8089;

	setp.gt.u32	%p8726, %r46425, %r19960;
	@%p8726 bra 	BB5_8090;

	setp.lt.u32	%p8727, %r46425, %r19960;
	@%p8727 bra 	BB5_8089;

	setp.gt.u32	%p8728, %r46424, %r19959;
	@%p8728 bra 	BB5_8090;

	setp.lt.u32	%p8729, %r46424, %r19959;
	@%p8729 bra 	BB5_8089;

	setp.gt.u32	%p8730, %r46423, %r19958;
	@%p8730 bra 	BB5_8090;

	setp.lt.u32	%p8731, %r46423, %r19958;
	@%p8731 bra 	BB5_8089;

	setp.gt.u32	%p8732, %r46422, %r19957;
	@%p8732 bra 	BB5_8090;

	setp.lt.u32	%p8733, %r46422, %r19957;
	@%p8733 bra 	BB5_8089;

	setp.gt.u32	%p8734, %r46421, %r19956;
	@%p8734 bra 	BB5_8090;

	setp.lt.u32	%p8735, %r46421, %r19956;
	@%p8735 bra 	BB5_8089;

	setp.gt.u32	%p8736, %r46420, %r19955;
	@%p8736 bra 	BB5_8090;

	setp.lt.u32	%p8737, %r46420, %r19955;
	@%p8737 bra 	BB5_8089;

	setp.gt.u32	%p8738, %r46419, %r19954;
	@%p8738 bra 	BB5_8090;

	setp.lt.u32	%p8739, %r46419, %r19954;
	@%p8739 bra 	BB5_8089;

	setp.gt.u32	%p8740, %r46418, %r19953;
	@%p8740 bra 	BB5_8090;

	setp.lt.u32	%p8741, %r46418, %r19953;
	@%p8741 bra 	BB5_8089;

	setp.gt.u32	%p8742, %r46417, %r19952;
	@%p8742 bra 	BB5_8090;

	setp.ge.u32	%p8743, %r46417, %r19952;
	setp.ge.u32	%p8744, %r46416, %r19951;
	and.pred  	%p8745, %p8743, %p8744;
	@%p8745 bra 	BB5_8090;

BB5_8089:
	mov.u32 	%r46440, -21845;
	mov.u32 	%r46441, -1174470657;
	mov.u32 	%r46442, -1319895041;
	mov.u32 	%r46443, 514588670;
	mov.u32 	%r46444, -156174812;
	mov.u32 	%r46445, 1731252896;
	mov.u32 	%r46446, -209382721;
	mov.u32 	%r46447, 1685539716;
	mov.u32 	%r46448, 1129032919;
	mov.u32 	%r46449, 1260103606;
	mov.u32 	%r46450, 964683418;
	mov.u32 	%r46451, 436277738;
	// inline asm
	add.cc.u32 %r52088, %r52088, %r46440;
addc.cc.u32 %r52087, %r52087, %r46441;
addc.cc.u32 %r52086, %r52086, %r46442;
addc.cc.u32 %r52085, %r52085, %r46443;
addc.cc.u32 %r52084, %r52084, %r46444;
addc.cc.u32 %r52083, %r52083, %r46445;
addc.cc.u32 %r52082, %r52082, %r46446;
addc.cc.u32 %r52081, %r52081, %r46447;
addc.cc.u32 %r52080, %r52080, %r46448;
addc.cc.u32 %r52079, %r52079, %r46449;
addc.cc.u32 %r52078, %r52078, %r46450;
addc.u32 %r52077, %r52077, %r46451;

	// inline asm

BB5_8090:
	mov.u32 	%r46474, %r52078;
	mov.u32 	%r46467, %r52085;
	mov.u32 	%r46472, %r52080;
	mov.u32 	%r46465, %r52087;
	mov.u32 	%r46470, %r52082;
	mov.u32 	%r46475, %r52077;
	mov.u32 	%r46468, %r52084;
	mov.u32 	%r46473, %r52079;
	mov.u32 	%r46466, %r52086;
	mov.u32 	%r46471, %r52081;
	mov.u32 	%r46464, %r52088;
	mov.u32 	%r46469, %r52083;
	// inline asm
	sub.cc.u32 %r46464, %r46464, %r19963;
subc.cc.u32 %r46465, %r46465, %r19964;
subc.cc.u32 %r46466, %r46466, %r19965;
subc.cc.u32 %r46467, %r46467, %r19966;
subc.cc.u32 %r46468, %r46468, %r19967;
subc.cc.u32 %r46469, %r46469, %r19968;
subc.cc.u32 %r46470, %r46470, %r19969;
subc.cc.u32 %r46471, %r46471, %r19970;
subc.cc.u32 %r46472, %r46472, %r19971;
subc.cc.u32 %r46473, %r46473, %r19972;
subc.cc.u32 %r46474, %r46474, %r19973;
subc.u32 %r46475, %r46475, %r19974;

	// inline asm
	setp.gt.u32	%p8746, %r52077, %r19974;
	@%p8746 bra 	BB5_8113;

	setp.lt.u32	%p8747, %r52077, %r19974;
	@%p8747 bra 	BB5_8112;

	setp.gt.u32	%p8748, %r52078, %r19973;
	@%p8748 bra 	BB5_8113;

	setp.lt.u32	%p8749, %r52078, %r19973;
	@%p8749 bra 	BB5_8112;

	setp.gt.u32	%p8750, %r52079, %r19972;
	@%p8750 bra 	BB5_8113;

	setp.lt.u32	%p8751, %r52079, %r19972;
	@%p8751 bra 	BB5_8112;

	setp.gt.u32	%p8752, %r52080, %r19971;
	@%p8752 bra 	BB5_8113;

	setp.lt.u32	%p8753, %r52080, %r19971;
	@%p8753 bra 	BB5_8112;

	setp.gt.u32	%p8754, %r52081, %r19970;
	@%p8754 bra 	BB5_8113;

	setp.lt.u32	%p8755, %r52081, %r19970;
	@%p8755 bra 	BB5_8112;

	setp.gt.u32	%p8756, %r52082, %r19969;
	@%p8756 bra 	BB5_8113;

	setp.lt.u32	%p8757, %r52082, %r19969;
	@%p8757 bra 	BB5_8112;

	setp.gt.u32	%p8758, %r52083, %r19968;
	@%p8758 bra 	BB5_8113;

	setp.lt.u32	%p8759, %r52083, %r19968;
	@%p8759 bra 	BB5_8112;

	setp.gt.u32	%p8760, %r52084, %r19967;
	@%p8760 bra 	BB5_8113;

	setp.lt.u32	%p8761, %r52084, %r19967;
	@%p8761 bra 	BB5_8112;

	setp.gt.u32	%p8762, %r52085, %r19966;
	@%p8762 bra 	BB5_8113;

	setp.lt.u32	%p8763, %r52085, %r19966;
	@%p8763 bra 	BB5_8112;

	setp.gt.u32	%p8764, %r52086, %r19965;
	@%p8764 bra 	BB5_8113;

	setp.lt.u32	%p8765, %r52086, %r19965;
	@%p8765 bra 	BB5_8112;

	setp.gt.u32	%p8766, %r52087, %r19964;
	@%p8766 bra 	BB5_8113;

	setp.ge.u32	%p8767, %r52087, %r19964;
	setp.ge.u32	%p8768, %r52088, %r19963;
	and.pred  	%p8769, %p8767, %p8768;
	@%p8769 bra 	BB5_8113;

BB5_8112:
	mov.u32 	%r46512, -21845;
	mov.u32 	%r46513, -1174470657;
	mov.u32 	%r46514, -1319895041;
	mov.u32 	%r46515, 514588670;
	mov.u32 	%r46516, -156174812;
	mov.u32 	%r46517, 1731252896;
	mov.u32 	%r46518, -209382721;
	mov.u32 	%r46519, 1685539716;
	mov.u32 	%r46520, 1129032919;
	mov.u32 	%r46521, 1260103606;
	mov.u32 	%r46522, 964683418;
	mov.u32 	%r46523, 436277738;
	// inline asm
	add.cc.u32 %r46464, %r46464, %r46512;
addc.cc.u32 %r46465, %r46465, %r46513;
addc.cc.u32 %r46466, %r46466, %r46514;
addc.cc.u32 %r46467, %r46467, %r46515;
addc.cc.u32 %r46468, %r46468, %r46516;
addc.cc.u32 %r46469, %r46469, %r46517;
addc.cc.u32 %r46470, %r46470, %r46518;
addc.cc.u32 %r46471, %r46471, %r46519;
addc.cc.u32 %r46472, %r46472, %r46520;
addc.cc.u32 %r46473, %r46473, %r46521;
addc.cc.u32 %r46474, %r46474, %r46522;
addc.u32 %r46475, %r46475, %r46523;

	// inline asm

BB5_8113:
	mov.u32 	%r46543, %r19958;
	mov.u32 	%r46538, %r19953;
	mov.u32 	%r46545, %r19960;
	mov.u32 	%r46540, %r19955;
	mov.u32 	%r46547, %r19962;
	mov.u32 	%r46542, %r19957;
	mov.u32 	%r46537, %r19952;
	mov.u32 	%r46544, %r19959;
	mov.u32 	%r46539, %r19954;
	mov.u32 	%r46546, %r19961;
	mov.u32 	%r46541, %r19956;
	mov.u32 	%r46536, %r19951;
	// inline asm
	sub.cc.u32 %r46536, %r46536, %r19963;
subc.cc.u32 %r46537, %r46537, %r19964;
subc.cc.u32 %r46538, %r46538, %r19965;
subc.cc.u32 %r46539, %r46539, %r19966;
subc.cc.u32 %r46540, %r46540, %r19967;
subc.cc.u32 %r46541, %r46541, %r19968;
subc.cc.u32 %r46542, %r46542, %r19969;
subc.cc.u32 %r46543, %r46543, %r19970;
subc.cc.u32 %r46544, %r46544, %r19971;
subc.cc.u32 %r46545, %r46545, %r19972;
subc.cc.u32 %r46546, %r46546, %r19973;
subc.u32 %r46547, %r46547, %r19974;

	// inline asm
	setp.gt.u32	%p8770, %r19962, %r19974;
	@%p8770 bra 	BB5_8136;

	setp.lt.u32	%p8771, %r19962, %r19974;
	@%p8771 bra 	BB5_8135;

	setp.gt.u32	%p8772, %r19961, %r19973;
	@%p8772 bra 	BB5_8136;

	setp.lt.u32	%p8773, %r19961, %r19973;
	@%p8773 bra 	BB5_8135;

	setp.gt.u32	%p8774, %r19960, %r19972;
	@%p8774 bra 	BB5_8136;

	setp.lt.u32	%p8775, %r19960, %r19972;
	@%p8775 bra 	BB5_8135;

	setp.gt.u32	%p8776, %r19959, %r19971;
	@%p8776 bra 	BB5_8136;

	setp.lt.u32	%p8777, %r19959, %r19971;
	@%p8777 bra 	BB5_8135;

	setp.gt.u32	%p8778, %r19958, %r19970;
	@%p8778 bra 	BB5_8136;

	setp.lt.u32	%p8779, %r19958, %r19970;
	@%p8779 bra 	BB5_8135;

	setp.gt.u32	%p8780, %r19957, %r19969;
	@%p8780 bra 	BB5_8136;

	setp.lt.u32	%p8781, %r19957, %r19969;
	@%p8781 bra 	BB5_8135;

	setp.gt.u32	%p8782, %r19956, %r19968;
	@%p8782 bra 	BB5_8136;

	setp.lt.u32	%p8783, %r19956, %r19968;
	@%p8783 bra 	BB5_8135;

	setp.gt.u32	%p8784, %r19955, %r19967;
	@%p8784 bra 	BB5_8136;

	setp.lt.u32	%p8785, %r19955, %r19967;
	@%p8785 bra 	BB5_8135;

	setp.gt.u32	%p8786, %r19954, %r19966;
	@%p8786 bra 	BB5_8136;

	setp.lt.u32	%p8787, %r19954, %r19966;
	@%p8787 bra 	BB5_8135;

	setp.gt.u32	%p8788, %r19953, %r19965;
	@%p8788 bra 	BB5_8136;

	setp.lt.u32	%p8789, %r19953, %r19965;
	@%p8789 bra 	BB5_8135;

	setp.gt.u32	%p8790, %r19952, %r19964;
	@%p8790 bra 	BB5_8136;

	setp.ge.u32	%p8791, %r19952, %r19964;
	setp.ge.u32	%p8792, %r19951, %r19963;
	and.pred  	%p8793, %p8791, %p8792;
	@%p8793 bra 	BB5_8136;

BB5_8135:
	mov.u32 	%r46584, -21845;
	mov.u32 	%r46585, -1174470657;
	mov.u32 	%r46586, -1319895041;
	mov.u32 	%r46587, 514588670;
	mov.u32 	%r46588, -156174812;
	mov.u32 	%r46589, 1731252896;
	mov.u32 	%r46590, -209382721;
	mov.u32 	%r46591, 1685539716;
	mov.u32 	%r46592, 1129032919;
	mov.u32 	%r46593, 1260103606;
	mov.u32 	%r46594, 964683418;
	mov.u32 	%r46595, 436277738;
	// inline asm
	add.cc.u32 %r46536, %r46536, %r46584;
addc.cc.u32 %r46537, %r46537, %r46585;
addc.cc.u32 %r46538, %r46538, %r46586;
addc.cc.u32 %r46539, %r46539, %r46587;
addc.cc.u32 %r46540, %r46540, %r46588;
addc.cc.u32 %r46541, %r46541, %r46589;
addc.cc.u32 %r46542, %r46542, %r46590;
addc.cc.u32 %r46543, %r46543, %r46591;
addc.cc.u32 %r46544, %r46544, %r46592;
addc.cc.u32 %r46545, %r46545, %r46593;
addc.cc.u32 %r46546, %r46546, %r46594;
addc.u32 %r46547, %r46547, %r46595;

	// inline asm

BB5_8136:
	// Callseq Start 358
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r51524;
	st.param.b32	[param0+4], %r51523;
	st.param.b32	[param0+8], %r51522;
	st.param.b32	[param0+12], %r51521;
	st.param.b32	[param0+16], %r51520;
	st.param.b32	[param0+20], %r51519;
	st.param.b32	[param0+24], %r51518;
	st.param.b32	[param0+28], %r51517;
	st.param.b32	[param0+32], %r51516;
	st.param.b32	[param0+36], %r51515;
	st.param.b32	[param0+40], %r51514;
	st.param.b32	[param0+44], %r51513;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r51980;
	st.param.b32	[param1+4], %r51979;
	st.param.b32	[param1+8], %r51978;
	st.param.b32	[param1+12], %r51977;
	st.param.b32	[param1+16], %r51976;
	st.param.b32	[param1+20], %r51975;
	st.param.b32	[param1+24], %r51974;
	st.param.b32	[param1+28], %r51973;
	st.param.b32	[param1+32], %r51972;
	st.param.b32	[param1+36], %r51971;
	st.param.b32	[param1+40], %r51970;
	st.param.b32	[param1+44], %r51969;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r20155, [retval0+0];
	ld.param.b32	%r20156, [retval0+4];
	ld.param.b32	%r20157, [retval0+8];
	ld.param.b32	%r20158, [retval0+12];
	ld.param.b32	%r20159, [retval0+16];
	ld.param.b32	%r20160, [retval0+20];
	ld.param.b32	%r20161, [retval0+24];
	ld.param.b32	%r20162, [retval0+28];
	ld.param.b32	%r20163, [retval0+32];
	ld.param.b32	%r20164, [retval0+36];
	ld.param.b32	%r20165, [retval0+40];
	ld.param.b32	%r20166, [retval0+44];
	
	//{
	}// Callseq End 358
	// Callseq Start 359
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r51512;
	st.param.b32	[param0+4], %r51511;
	st.param.b32	[param0+8], %r51510;
	st.param.b32	[param0+12], %r51509;
	st.param.b32	[param0+16], %r51508;
	st.param.b32	[param0+20], %r51507;
	st.param.b32	[param0+24], %r51506;
	st.param.b32	[param0+28], %r51505;
	st.param.b32	[param0+32], %r51504;
	st.param.b32	[param0+36], %r51503;
	st.param.b32	[param0+40], %r51502;
	st.param.b32	[param0+44], %r51501;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r45614;
	st.param.b32	[param1+4], %r45615;
	st.param.b32	[param1+8], %r45616;
	st.param.b32	[param1+12], %r45617;
	st.param.b32	[param1+16], %r45618;
	st.param.b32	[param1+20], %r45619;
	st.param.b32	[param1+24], %r45620;
	st.param.b32	[param1+28], %r45621;
	st.param.b32	[param1+32], %r45622;
	st.param.b32	[param1+36], %r45623;
	st.param.b32	[param1+40], %r45624;
	st.param.b32	[param1+44], %r45625;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r20167, [retval0+0];
	ld.param.b32	%r20168, [retval0+4];
	ld.param.b32	%r20169, [retval0+8];
	ld.param.b32	%r20170, [retval0+12];
	ld.param.b32	%r20171, [retval0+16];
	ld.param.b32	%r20172, [retval0+20];
	ld.param.b32	%r20173, [retval0+24];
	ld.param.b32	%r20174, [retval0+28];
	ld.param.b32	%r20175, [retval0+32];
	ld.param.b32	%r20176, [retval0+36];
	ld.param.b32	%r20177, [retval0+40];
	ld.param.b32	%r20178, [retval0+44];
	
	//{
	}// Callseq End 359
	// inline asm
	add.cc.u32 %r51980, %r51980, %r45614;
addc.cc.u32 %r51979, %r51979, %r45615;
addc.cc.u32 %r51978, %r51978, %r45616;
addc.cc.u32 %r51977, %r51977, %r45617;
addc.cc.u32 %r51976, %r51976, %r45618;
addc.cc.u32 %r51975, %r51975, %r45619;
addc.cc.u32 %r51974, %r51974, %r45620;
addc.cc.u32 %r51973, %r51973, %r45621;
addc.cc.u32 %r51972, %r51972, %r45622;
addc.cc.u32 %r51971, %r51971, %r45623;
addc.cc.u32 %r51970, %r51970, %r45624;
addc.u32 %r51969, %r51969, %r45625;

	// inline asm
	setp.gt.u32	%p8794, %r51969, 436277738;
	@%p8794 bra 	BB5_8158;

	setp.lt.u32	%p8795, %r51969, 436277738;
	@%p8795 bra 	BB5_8159;

	setp.gt.u32	%p8796, %r51970, 964683418;
	@%p8796 bra 	BB5_8158;

	setp.lt.u32	%p8797, %r51970, 964683418;
	@%p8797 bra 	BB5_8159;

	setp.gt.u32	%p8798, %r51971, 1260103606;
	@%p8798 bra 	BB5_8158;

	setp.lt.u32	%p8799, %r51971, 1260103606;
	@%p8799 bra 	BB5_8159;

	setp.gt.u32	%p8800, %r51972, 1129032919;
	@%p8800 bra 	BB5_8158;

	setp.lt.u32	%p8801, %r51972, 1129032919;
	@%p8801 bra 	BB5_8159;

	setp.gt.u32	%p8802, %r51973, 1685539716;
	@%p8802 bra 	BB5_8158;

	setp.lt.u32	%p8803, %r51973, 1685539716;
	@%p8803 bra 	BB5_8159;

	setp.gt.u32	%p8804, %r51974, -209382721;
	@%p8804 bra 	BB5_8158;

	setp.lt.u32	%p8805, %r51974, -209382721;
	@%p8805 bra 	BB5_8159;

	setp.gt.u32	%p8806, %r51975, 1731252896;
	@%p8806 bra 	BB5_8158;

	setp.lt.u32	%p8807, %r51975, 1731252896;
	@%p8807 bra 	BB5_8159;

	setp.gt.u32	%p8808, %r51976, -156174812;
	@%p8808 bra 	BB5_8158;

	setp.lt.u32	%p8809, %r51976, -156174812;
	@%p8809 bra 	BB5_8159;

	setp.gt.u32	%p8810, %r51977, 514588670;
	@%p8810 bra 	BB5_8158;

	setp.lt.u32	%p8811, %r51977, 514588670;
	@%p8811 bra 	BB5_8159;

	setp.gt.u32	%p8812, %r51978, -1319895041;
	@%p8812 bra 	BB5_8158;

	setp.lt.u32	%p8813, %r51978, -1319895041;
	@%p8813 bra 	BB5_8159;

	setp.gt.u32	%p8814, %r51979, -1174470657;
	@%p8814 bra 	BB5_8158;

	setp.lt.u32	%p8815, %r51979, -1174470657;
	setp.lt.u32	%p8816, %r51980, -21845;
	or.pred  	%p8817, %p8815, %p8816;
	@%p8817 bra 	BB5_8159;

BB5_8158:
	mov.u32 	%r46656, -21845;
	mov.u32 	%r46657, -1174470657;
	mov.u32 	%r46658, -1319895041;
	mov.u32 	%r46659, 514588670;
	mov.u32 	%r46660, -156174812;
	mov.u32 	%r46661, 1731252896;
	mov.u32 	%r46662, -209382721;
	mov.u32 	%r46663, 1685539716;
	mov.u32 	%r46664, 1129032919;
	mov.u32 	%r46665, 1260103606;
	mov.u32 	%r46666, 964683418;
	mov.u32 	%r46667, 436277738;
	// inline asm
	sub.cc.u32 %r51980, %r51980, %r46656;
subc.cc.u32 %r51979, %r51979, %r46657;
subc.cc.u32 %r51978, %r51978, %r46658;
subc.cc.u32 %r51977, %r51977, %r46659;
subc.cc.u32 %r51976, %r51976, %r46660;
subc.cc.u32 %r51975, %r51975, %r46661;
subc.cc.u32 %r51974, %r51974, %r46662;
subc.cc.u32 %r51973, %r51973, %r46663;
subc.cc.u32 %r51972, %r51972, %r46664;
subc.cc.u32 %r51971, %r51971, %r46665;
subc.cc.u32 %r51970, %r51970, %r46666;
subc.u32 %r51969, %r51969, %r46667;

	// inline asm

BB5_8159:
	// inline asm
	add.cc.u32 %r51512, %r51512, %r51524;
addc.cc.u32 %r51511, %r51511, %r51523;
addc.cc.u32 %r51510, %r51510, %r51522;
addc.cc.u32 %r51509, %r51509, %r51521;
addc.cc.u32 %r51508, %r51508, %r51520;
addc.cc.u32 %r51507, %r51507, %r51519;
addc.cc.u32 %r51506, %r51506, %r51518;
addc.cc.u32 %r51505, %r51505, %r51517;
addc.cc.u32 %r51504, %r51504, %r51516;
addc.cc.u32 %r51503, %r51503, %r51515;
addc.cc.u32 %r51502, %r51502, %r51514;
addc.u32 %r51501, %r51501, %r51513;

	// inline asm
	setp.gt.u32	%p8818, %r51501, 436277738;
	@%p8818 bra 	BB5_8181;

	setp.lt.u32	%p8819, %r51501, 436277738;
	@%p8819 bra 	BB5_8182;

	setp.gt.u32	%p8820, %r51502, 964683418;
	@%p8820 bra 	BB5_8181;

	setp.lt.u32	%p8821, %r51502, 964683418;
	@%p8821 bra 	BB5_8182;

	setp.gt.u32	%p8822, %r51503, 1260103606;
	@%p8822 bra 	BB5_8181;

	setp.lt.u32	%p8823, %r51503, 1260103606;
	@%p8823 bra 	BB5_8182;

	setp.gt.u32	%p8824, %r51504, 1129032919;
	@%p8824 bra 	BB5_8181;

	setp.lt.u32	%p8825, %r51504, 1129032919;
	@%p8825 bra 	BB5_8182;

	setp.gt.u32	%p8826, %r51505, 1685539716;
	@%p8826 bra 	BB5_8181;

	setp.lt.u32	%p8827, %r51505, 1685539716;
	@%p8827 bra 	BB5_8182;

	setp.gt.u32	%p8828, %r51506, -209382721;
	@%p8828 bra 	BB5_8181;

	setp.lt.u32	%p8829, %r51506, -209382721;
	@%p8829 bra 	BB5_8182;

	setp.gt.u32	%p8830, %r51507, 1731252896;
	@%p8830 bra 	BB5_8181;

	setp.lt.u32	%p8831, %r51507, 1731252896;
	@%p8831 bra 	BB5_8182;

	setp.gt.u32	%p8832, %r51508, -156174812;
	@%p8832 bra 	BB5_8181;

	setp.lt.u32	%p8833, %r51508, -156174812;
	@%p8833 bra 	BB5_8182;

	setp.gt.u32	%p8834, %r51509, 514588670;
	@%p8834 bra 	BB5_8181;

	setp.lt.u32	%p8835, %r51509, 514588670;
	@%p8835 bra 	BB5_8182;

	setp.gt.u32	%p8836, %r51510, -1319895041;
	@%p8836 bra 	BB5_8181;

	setp.lt.u32	%p8837, %r51510, -1319895041;
	@%p8837 bra 	BB5_8182;

	setp.gt.u32	%p8838, %r51511, -1174470657;
	@%p8838 bra 	BB5_8181;

	setp.lt.u32	%p8839, %r51511, -1174470657;
	setp.lt.u32	%p8840, %r51512, -21845;
	or.pred  	%p8841, %p8839, %p8840;
	@%p8841 bra 	BB5_8182;

BB5_8181:
	mov.u32 	%r46728, -21845;
	mov.u32 	%r46729, -1174470657;
	mov.u32 	%r46730, -1319895041;
	mov.u32 	%r46731, 514588670;
	mov.u32 	%r46732, -156174812;
	mov.u32 	%r46733, 1731252896;
	mov.u32 	%r46734, -209382721;
	mov.u32 	%r46735, 1685539716;
	mov.u32 	%r46736, 1129032919;
	mov.u32 	%r46737, 1260103606;
	mov.u32 	%r46738, 964683418;
	mov.u32 	%r46739, 436277738;
	// inline asm
	sub.cc.u32 %r51512, %r51512, %r46728;
subc.cc.u32 %r51511, %r51511, %r46729;
subc.cc.u32 %r51510, %r51510, %r46730;
subc.cc.u32 %r51509, %r51509, %r46731;
subc.cc.u32 %r51508, %r51508, %r46732;
subc.cc.u32 %r51507, %r51507, %r46733;
subc.cc.u32 %r51506, %r51506, %r46734;
subc.cc.u32 %r51505, %r51505, %r46735;
subc.cc.u32 %r51504, %r51504, %r46736;
subc.cc.u32 %r51503, %r51503, %r46737;
subc.cc.u32 %r51502, %r51502, %r46738;
subc.u32 %r51501, %r51501, %r46739;

	// inline asm

BB5_8182:
	// Callseq Start 360
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r51512;
	st.param.b32	[param0+4], %r51511;
	st.param.b32	[param0+8], %r51510;
	st.param.b32	[param0+12], %r51509;
	st.param.b32	[param0+16], %r51508;
	st.param.b32	[param0+20], %r51507;
	st.param.b32	[param0+24], %r51506;
	st.param.b32	[param0+28], %r51505;
	st.param.b32	[param0+32], %r51504;
	st.param.b32	[param0+36], %r51503;
	st.param.b32	[param0+40], %r51502;
	st.param.b32	[param0+44], %r51501;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r51980;
	st.param.b32	[param1+4], %r51979;
	st.param.b32	[param1+8], %r51978;
	st.param.b32	[param1+12], %r51977;
	st.param.b32	[param1+16], %r51976;
	st.param.b32	[param1+20], %r51975;
	st.param.b32	[param1+24], %r51974;
	st.param.b32	[param1+28], %r51973;
	st.param.b32	[param1+32], %r51972;
	st.param.b32	[param1+36], %r51971;
	st.param.b32	[param1+40], %r51970;
	st.param.b32	[param1+44], %r51969;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r46776, [retval0+0];
	ld.param.b32	%r46777, [retval0+4];
	ld.param.b32	%r46778, [retval0+8];
	ld.param.b32	%r46779, [retval0+12];
	ld.param.b32	%r46780, [retval0+16];
	ld.param.b32	%r46781, [retval0+20];
	ld.param.b32	%r46782, [retval0+24];
	ld.param.b32	%r46783, [retval0+28];
	ld.param.b32	%r46784, [retval0+32];
	ld.param.b32	%r46785, [retval0+36];
	ld.param.b32	%r46786, [retval0+40];
	ld.param.b32	%r46787, [retval0+44];
	
	//{
	}// Callseq End 360
	mov.u32 	%r52139, %r46785;
	mov.u32 	%r52144, %r46780;
	mov.u32 	%r52137, %r46787;
	mov.u32 	%r52142, %r46782;
	mov.u32 	%r52147, %r46777;
	mov.u32 	%r52140, %r46784;
	mov.u32 	%r52145, %r46779;
	mov.u32 	%r52138, %r46786;
	mov.u32 	%r52143, %r46781;
	mov.u32 	%r52148, %r46776;
	mov.u32 	%r52141, %r46783;
	mov.u32 	%r52146, %r46778;
	// inline asm
	sub.cc.u32 %r52148, %r52148, %r20155;
subc.cc.u32 %r52147, %r52147, %r20156;
subc.cc.u32 %r52146, %r52146, %r20157;
subc.cc.u32 %r52145, %r52145, %r20158;
subc.cc.u32 %r52144, %r52144, %r20159;
subc.cc.u32 %r52143, %r52143, %r20160;
subc.cc.u32 %r52142, %r52142, %r20161;
subc.cc.u32 %r52141, %r52141, %r20162;
subc.cc.u32 %r52140, %r52140, %r20163;
subc.cc.u32 %r52139, %r52139, %r20164;
subc.cc.u32 %r52138, %r52138, %r20165;
subc.u32 %r52137, %r52137, %r20166;

	// inline asm
	setp.gt.u32	%p8842, %r46787, %r20166;
	@%p8842 bra 	BB5_8205;

	setp.lt.u32	%p8843, %r46787, %r20166;
	@%p8843 bra 	BB5_8204;

	setp.gt.u32	%p8844, %r46786, %r20165;
	@%p8844 bra 	BB5_8205;

	setp.lt.u32	%p8845, %r46786, %r20165;
	@%p8845 bra 	BB5_8204;

	setp.gt.u32	%p8846, %r46785, %r20164;
	@%p8846 bra 	BB5_8205;

	setp.lt.u32	%p8847, %r46785, %r20164;
	@%p8847 bra 	BB5_8204;

	setp.gt.u32	%p8848, %r46784, %r20163;
	@%p8848 bra 	BB5_8205;

	setp.lt.u32	%p8849, %r46784, %r20163;
	@%p8849 bra 	BB5_8204;

	setp.gt.u32	%p8850, %r46783, %r20162;
	@%p8850 bra 	BB5_8205;

	setp.lt.u32	%p8851, %r46783, %r20162;
	@%p8851 bra 	BB5_8204;

	setp.gt.u32	%p8852, %r46782, %r20161;
	@%p8852 bra 	BB5_8205;

	setp.lt.u32	%p8853, %r46782, %r20161;
	@%p8853 bra 	BB5_8204;

	setp.gt.u32	%p8854, %r46781, %r20160;
	@%p8854 bra 	BB5_8205;

	setp.lt.u32	%p8855, %r46781, %r20160;
	@%p8855 bra 	BB5_8204;

	setp.gt.u32	%p8856, %r46780, %r20159;
	@%p8856 bra 	BB5_8205;

	setp.lt.u32	%p8857, %r46780, %r20159;
	@%p8857 bra 	BB5_8204;

	setp.gt.u32	%p8858, %r46779, %r20158;
	@%p8858 bra 	BB5_8205;

	setp.lt.u32	%p8859, %r46779, %r20158;
	@%p8859 bra 	BB5_8204;

	setp.gt.u32	%p8860, %r46778, %r20157;
	@%p8860 bra 	BB5_8205;

	setp.lt.u32	%p8861, %r46778, %r20157;
	@%p8861 bra 	BB5_8204;

	setp.gt.u32	%p8862, %r46777, %r20156;
	@%p8862 bra 	BB5_8205;

	setp.ge.u32	%p8863, %r46777, %r20156;
	setp.ge.u32	%p8864, %r46776, %r20155;
	and.pred  	%p8865, %p8863, %p8864;
	@%p8865 bra 	BB5_8205;

BB5_8204:
	mov.u32 	%r46800, -21845;
	mov.u32 	%r46801, -1174470657;
	mov.u32 	%r46802, -1319895041;
	mov.u32 	%r46803, 514588670;
	mov.u32 	%r46804, -156174812;
	mov.u32 	%r46805, 1731252896;
	mov.u32 	%r46806, -209382721;
	mov.u32 	%r46807, 1685539716;
	mov.u32 	%r46808, 1129032919;
	mov.u32 	%r46809, 1260103606;
	mov.u32 	%r46810, 964683418;
	mov.u32 	%r46811, 436277738;
	// inline asm
	add.cc.u32 %r52148, %r52148, %r46800;
addc.cc.u32 %r52147, %r52147, %r46801;
addc.cc.u32 %r52146, %r52146, %r46802;
addc.cc.u32 %r52145, %r52145, %r46803;
addc.cc.u32 %r52144, %r52144, %r46804;
addc.cc.u32 %r52143, %r52143, %r46805;
addc.cc.u32 %r52142, %r52142, %r46806;
addc.cc.u32 %r52141, %r52141, %r46807;
addc.cc.u32 %r52140, %r52140, %r46808;
addc.cc.u32 %r52139, %r52139, %r46809;
addc.cc.u32 %r52138, %r52138, %r46810;
addc.u32 %r52137, %r52137, %r46811;

	// inline asm

BB5_8205:
	mov.u32 	%r46830, %r52142;
	mov.u32 	%r46835, %r52137;
	mov.u32 	%r46828, %r52144;
	mov.u32 	%r46833, %r52139;
	mov.u32 	%r46826, %r52146;
	mov.u32 	%r46831, %r52141;
	mov.u32 	%r46824, %r52148;
	mov.u32 	%r46829, %r52143;
	mov.u32 	%r46834, %r52138;
	mov.u32 	%r46827, %r52145;
	mov.u32 	%r46832, %r52140;
	mov.u32 	%r46825, %r52147;
	// inline asm
	sub.cc.u32 %r46824, %r46824, %r20167;
subc.cc.u32 %r46825, %r46825, %r20168;
subc.cc.u32 %r46826, %r46826, %r20169;
subc.cc.u32 %r46827, %r46827, %r20170;
subc.cc.u32 %r46828, %r46828, %r20171;
subc.cc.u32 %r46829, %r46829, %r20172;
subc.cc.u32 %r46830, %r46830, %r20173;
subc.cc.u32 %r46831, %r46831, %r20174;
subc.cc.u32 %r46832, %r46832, %r20175;
subc.cc.u32 %r46833, %r46833, %r20176;
subc.cc.u32 %r46834, %r46834, %r20177;
subc.u32 %r46835, %r46835, %r20178;

	// inline asm
	setp.gt.u32	%p8866, %r52137, %r20178;
	@%p8866 bra 	BB5_8228;

	setp.lt.u32	%p8867, %r52137, %r20178;
	@%p8867 bra 	BB5_8227;

	setp.gt.u32	%p8868, %r52138, %r20177;
	@%p8868 bra 	BB5_8228;

	setp.lt.u32	%p8869, %r52138, %r20177;
	@%p8869 bra 	BB5_8227;

	setp.gt.u32	%p8870, %r52139, %r20176;
	@%p8870 bra 	BB5_8228;

	setp.lt.u32	%p8871, %r52139, %r20176;
	@%p8871 bra 	BB5_8227;

	setp.gt.u32	%p8872, %r52140, %r20175;
	@%p8872 bra 	BB5_8228;

	setp.lt.u32	%p8873, %r52140, %r20175;
	@%p8873 bra 	BB5_8227;

	setp.gt.u32	%p8874, %r52141, %r20174;
	@%p8874 bra 	BB5_8228;

	setp.lt.u32	%p8875, %r52141, %r20174;
	@%p8875 bra 	BB5_8227;

	setp.gt.u32	%p8876, %r52142, %r20173;
	@%p8876 bra 	BB5_8228;

	setp.lt.u32	%p8877, %r52142, %r20173;
	@%p8877 bra 	BB5_8227;

	setp.gt.u32	%p8878, %r52143, %r20172;
	@%p8878 bra 	BB5_8228;

	setp.lt.u32	%p8879, %r52143, %r20172;
	@%p8879 bra 	BB5_8227;

	setp.gt.u32	%p8880, %r52144, %r20171;
	@%p8880 bra 	BB5_8228;

	setp.lt.u32	%p8881, %r52144, %r20171;
	@%p8881 bra 	BB5_8227;

	setp.gt.u32	%p8882, %r52145, %r20170;
	@%p8882 bra 	BB5_8228;

	setp.lt.u32	%p8883, %r52145, %r20170;
	@%p8883 bra 	BB5_8227;

	setp.gt.u32	%p8884, %r52146, %r20169;
	@%p8884 bra 	BB5_8228;

	setp.lt.u32	%p8885, %r52146, %r20169;
	@%p8885 bra 	BB5_8227;

	setp.gt.u32	%p8886, %r52147, %r20168;
	@%p8886 bra 	BB5_8228;

	setp.ge.u32	%p8887, %r52147, %r20168;
	setp.ge.u32	%p8888, %r52148, %r20167;
	and.pred  	%p8889, %p8887, %p8888;
	@%p8889 bra 	BB5_8228;

BB5_8227:
	mov.u32 	%r46872, -21845;
	mov.u32 	%r46873, -1174470657;
	mov.u32 	%r46874, -1319895041;
	mov.u32 	%r46875, 514588670;
	mov.u32 	%r46876, -156174812;
	mov.u32 	%r46877, 1731252896;
	mov.u32 	%r46878, -209382721;
	mov.u32 	%r46879, 1685539716;
	mov.u32 	%r46880, 1129032919;
	mov.u32 	%r46881, 1260103606;
	mov.u32 	%r46882, 964683418;
	mov.u32 	%r46883, 436277738;
	// inline asm
	add.cc.u32 %r46824, %r46824, %r46872;
addc.cc.u32 %r46825, %r46825, %r46873;
addc.cc.u32 %r46826, %r46826, %r46874;
addc.cc.u32 %r46827, %r46827, %r46875;
addc.cc.u32 %r46828, %r46828, %r46876;
addc.cc.u32 %r46829, %r46829, %r46877;
addc.cc.u32 %r46830, %r46830, %r46878;
addc.cc.u32 %r46831, %r46831, %r46879;
addc.cc.u32 %r46832, %r46832, %r46880;
addc.cc.u32 %r46833, %r46833, %r46881;
addc.cc.u32 %r46834, %r46834, %r46882;
addc.u32 %r46835, %r46835, %r46883;

	// inline asm

BB5_8228:
	mov.u32 	%r46898, %r20157;
	mov.u32 	%r46905, %r20164;
	mov.u32 	%r46900, %r20159;
	mov.u32 	%r46907, %r20166;
	mov.u32 	%r46902, %r20161;
	mov.u32 	%r46897, %r20156;
	mov.u32 	%r46904, %r20163;
	mov.u32 	%r46899, %r20158;
	mov.u32 	%r46906, %r20165;
	mov.u32 	%r46901, %r20160;
	mov.u32 	%r46896, %r20155;
	mov.u32 	%r46903, %r20162;
	// inline asm
	sub.cc.u32 %r46896, %r46896, %r20167;
subc.cc.u32 %r46897, %r46897, %r20168;
subc.cc.u32 %r46898, %r46898, %r20169;
subc.cc.u32 %r46899, %r46899, %r20170;
subc.cc.u32 %r46900, %r46900, %r20171;
subc.cc.u32 %r46901, %r46901, %r20172;
subc.cc.u32 %r46902, %r46902, %r20173;
subc.cc.u32 %r46903, %r46903, %r20174;
subc.cc.u32 %r46904, %r46904, %r20175;
subc.cc.u32 %r46905, %r46905, %r20176;
subc.cc.u32 %r46906, %r46906, %r20177;
subc.u32 %r46907, %r46907, %r20178;

	// inline asm
	setp.gt.u32	%p8890, %r20166, %r20178;
	@%p8890 bra 	BB5_8251;

	setp.lt.u32	%p8891, %r20166, %r20178;
	@%p8891 bra 	BB5_8250;

	setp.gt.u32	%p8892, %r20165, %r20177;
	@%p8892 bra 	BB5_8251;

	setp.lt.u32	%p8893, %r20165, %r20177;
	@%p8893 bra 	BB5_8250;

	setp.gt.u32	%p8894, %r20164, %r20176;
	@%p8894 bra 	BB5_8251;

	setp.lt.u32	%p8895, %r20164, %r20176;
	@%p8895 bra 	BB5_8250;

	setp.gt.u32	%p8896, %r20163, %r20175;
	@%p8896 bra 	BB5_8251;

	setp.lt.u32	%p8897, %r20163, %r20175;
	@%p8897 bra 	BB5_8250;

	setp.gt.u32	%p8898, %r20162, %r20174;
	@%p8898 bra 	BB5_8251;

	setp.lt.u32	%p8899, %r20162, %r20174;
	@%p8899 bra 	BB5_8250;

	setp.gt.u32	%p8900, %r20161, %r20173;
	@%p8900 bra 	BB5_8251;

	setp.lt.u32	%p8901, %r20161, %r20173;
	@%p8901 bra 	BB5_8250;

	setp.gt.u32	%p8902, %r20160, %r20172;
	@%p8902 bra 	BB5_8251;

	setp.lt.u32	%p8903, %r20160, %r20172;
	@%p8903 bra 	BB5_8250;

	setp.gt.u32	%p8904, %r20159, %r20171;
	@%p8904 bra 	BB5_8251;

	setp.lt.u32	%p8905, %r20159, %r20171;
	@%p8905 bra 	BB5_8250;

	setp.gt.u32	%p8906, %r20158, %r20170;
	@%p8906 bra 	BB5_8251;

	setp.lt.u32	%p8907, %r20158, %r20170;
	@%p8907 bra 	BB5_8250;

	setp.gt.u32	%p8908, %r20157, %r20169;
	@%p8908 bra 	BB5_8251;

	setp.lt.u32	%p8909, %r20157, %r20169;
	@%p8909 bra 	BB5_8250;

	setp.gt.u32	%p8910, %r20156, %r20168;
	@%p8910 bra 	BB5_8251;

	setp.ge.u32	%p8911, %r20156, %r20168;
	setp.ge.u32	%p8912, %r20155, %r20167;
	and.pred  	%p8913, %p8911, %p8912;
	@%p8913 bra 	BB5_8251;

BB5_8250:
	mov.u32 	%r46944, -21845;
	mov.u32 	%r46945, -1174470657;
	mov.u32 	%r46946, -1319895041;
	mov.u32 	%r46947, 514588670;
	mov.u32 	%r46948, -156174812;
	mov.u32 	%r46949, 1731252896;
	mov.u32 	%r46950, -209382721;
	mov.u32 	%r46951, 1685539716;
	mov.u32 	%r46952, 1129032919;
	mov.u32 	%r46953, 1260103606;
	mov.u32 	%r46954, 964683418;
	mov.u32 	%r46955, 436277738;
	// inline asm
	add.cc.u32 %r46896, %r46896, %r46944;
addc.cc.u32 %r46897, %r46897, %r46945;
addc.cc.u32 %r46898, %r46898, %r46946;
addc.cc.u32 %r46899, %r46899, %r46947;
addc.cc.u32 %r46900, %r46900, %r46948;
addc.cc.u32 %r46901, %r46901, %r46949;
addc.cc.u32 %r46902, %r46902, %r46950;
addc.cc.u32 %r46903, %r46903, %r46951;
addc.cc.u32 %r46904, %r46904, %r46952;
addc.cc.u32 %r46905, %r46905, %r46953;
addc.cc.u32 %r46906, %r46906, %r46954;
addc.u32 %r46907, %r46907, %r46955;

	// inline asm

BB5_8251:
	// Callseq Start 361
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r46896;
	st.param.b32	[param0+4], %r46897;
	st.param.b32	[param0+8], %r46898;
	st.param.b32	[param0+12], %r46899;
	st.param.b32	[param0+16], %r46900;
	st.param.b32	[param0+20], %r46901;
	st.param.b32	[param0+24], %r46902;
	st.param.b32	[param0+28], %r46903;
	st.param.b32	[param0+32], %r46904;
	st.param.b32	[param0+36], %r46905;
	st.param.b32	[param0+40], %r46906;
	st.param.b32	[param0+44], %r46907;
	st.param.b32	[param0+48], %r46824;
	st.param.b32	[param0+52], %r46825;
	st.param.b32	[param0+56], %r46826;
	st.param.b32	[param0+60], %r46827;
	st.param.b32	[param0+64], %r46828;
	st.param.b32	[param0+68], %r46829;
	st.param.b32	[param0+72], %r46830;
	st.param.b32	[param0+76], %r46831;
	st.param.b32	[param0+80], %r46832;
	st.param.b32	[param0+84], %r46833;
	st.param.b32	[param0+88], %r46834;
	st.param.b32	[param0+92], %r46835;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_double, 
	(
	param0
	);
	ld.param.b32	%r47004, [retval0+0];
	ld.param.b32	%r47005, [retval0+4];
	ld.param.b32	%r47006, [retval0+8];
	ld.param.b32	%r47007, [retval0+12];
	ld.param.b32	%r47008, [retval0+16];
	ld.param.b32	%r47009, [retval0+20];
	ld.param.b32	%r47010, [retval0+24];
	ld.param.b32	%r47011, [retval0+28];
	ld.param.b32	%r47012, [retval0+32];
	ld.param.b32	%r47013, [retval0+36];
	ld.param.b32	%r47014, [retval0+40];
	ld.param.b32	%r47015, [retval0+44];
	ld.param.b32	%r47016, [retval0+48];
	ld.param.b32	%r47017, [retval0+52];
	ld.param.b32	%r47018, [retval0+56];
	ld.param.b32	%r47019, [retval0+60];
	ld.param.b32	%r47020, [retval0+64];
	ld.param.b32	%r47021, [retval0+68];
	ld.param.b32	%r47022, [retval0+72];
	ld.param.b32	%r47023, [retval0+76];
	ld.param.b32	%r47024, [retval0+80];
	ld.param.b32	%r47025, [retval0+84];
	ld.param.b32	%r47026, [retval0+88];
	ld.param.b32	%r47027, [retval0+92];
	
	//{
	}// Callseq End 361
	// Callseq Start 362
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r46536;
	st.param.b32	[param0+4], %r46537;
	st.param.b32	[param0+8], %r46538;
	st.param.b32	[param0+12], %r46539;
	st.param.b32	[param0+16], %r46540;
	st.param.b32	[param0+20], %r46541;
	st.param.b32	[param0+24], %r46542;
	st.param.b32	[param0+28], %r46543;
	st.param.b32	[param0+32], %r46544;
	st.param.b32	[param0+36], %r46545;
	st.param.b32	[param0+40], %r46546;
	st.param.b32	[param0+44], %r46547;
	st.param.b32	[param0+48], %r46464;
	st.param.b32	[param0+52], %r46465;
	st.param.b32	[param0+56], %r46466;
	st.param.b32	[param0+60], %r46467;
	st.param.b32	[param0+64], %r46468;
	st.param.b32	[param0+68], %r46469;
	st.param.b32	[param0+72], %r46470;
	st.param.b32	[param0+76], %r46471;
	st.param.b32	[param0+80], %r46472;
	st.param.b32	[param0+84], %r46473;
	st.param.b32	[param0+88], %r46474;
	st.param.b32	[param0+92], %r46475;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r47004;
	st.param.b32	[param1+4], %r47005;
	st.param.b32	[param1+8], %r47006;
	st.param.b32	[param1+12], %r47007;
	st.param.b32	[param1+16], %r47008;
	st.param.b32	[param1+20], %r47009;
	st.param.b32	[param1+24], %r47010;
	st.param.b32	[param1+28], %r47011;
	st.param.b32	[param1+32], %r47012;
	st.param.b32	[param1+36], %r47013;
	st.param.b32	[param1+40], %r47014;
	st.param.b32	[param1+44], %r47015;
	st.param.b32	[param1+48], %r47016;
	st.param.b32	[param1+52], %r47017;
	st.param.b32	[param1+56], %r47018;
	st.param.b32	[param1+60], %r47019;
	st.param.b32	[param1+64], %r47020;
	st.param.b32	[param1+68], %r47021;
	st.param.b32	[param1+72], %r47022;
	st.param.b32	[param1+76], %r47023;
	st.param.b32	[param1+80], %r47024;
	st.param.b32	[param1+84], %r47025;
	st.param.b32	[param1+88], %r47026;
	st.param.b32	[param1+92], %r47027;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r52281, [retval0+0];
	ld.param.b32	%r52282, [retval0+4];
	ld.param.b32	%r52283, [retval0+8];
	ld.param.b32	%r52284, [retval0+12];
	ld.param.b32	%r52285, [retval0+16];
	ld.param.b32	%r52286, [retval0+20];
	ld.param.b32	%r52287, [retval0+24];
	ld.param.b32	%r52288, [retval0+28];
	ld.param.b32	%r52289, [retval0+32];
	ld.param.b32	%r52290, [retval0+36];
	ld.param.b32	%r52291, [retval0+40];
	ld.param.b32	%r52292, [retval0+44];
	ld.param.b32	%r52293, [retval0+48];
	ld.param.b32	%r52294, [retval0+52];
	ld.param.b32	%r52295, [retval0+56];
	ld.param.b32	%r52296, [retval0+60];
	ld.param.b32	%r52297, [retval0+64];
	ld.param.b32	%r52298, [retval0+68];
	ld.param.b32	%r52299, [retval0+72];
	ld.param.b32	%r52300, [retval0+76];
	ld.param.b32	%r52301, [retval0+80];
	ld.param.b32	%r52302, [retval0+84];
	ld.param.b32	%r52303, [retval0+88];
	ld.param.b32	%r52304, [retval0+92];
	
	//{
	}// Callseq End 362
	// Callseq Start 363
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r10267;
	st.param.b32	[param0+4], %r10268;
	st.param.b32	[param0+8], %r10269;
	st.param.b32	[param0+12], %r10270;
	st.param.b32	[param0+16], %r10271;
	st.param.b32	[param0+20], %r10272;
	st.param.b32	[param0+24], %r10273;
	st.param.b32	[param0+28], %r10274;
	st.param.b32	[param0+32], %r10275;
	st.param.b32	[param0+36], %r10276;
	st.param.b32	[param0+40], %r10277;
	st.param.b32	[param0+44], %r10278;
	st.param.b32	[param0+48], %r10279;
	st.param.b32	[param0+52], %r10280;
	st.param.b32	[param0+56], %r10281;
	st.param.b32	[param0+60], %r10282;
	st.param.b32	[param0+64], %r10283;
	st.param.b32	[param0+68], %r10284;
	st.param.b32	[param0+72], %r10285;
	st.param.b32	[param0+76], %r10286;
	st.param.b32	[param0+80], %r10287;
	st.param.b32	[param0+84], %r10288;
	st.param.b32	[param0+88], %r10289;
	st.param.b32	[param0+92], %r10290;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r51213;
	st.param.b32	[param1+4], %r51214;
	st.param.b32	[param1+8], %r51215;
	st.param.b32	[param1+12], %r51216;
	st.param.b32	[param1+16], %r51217;
	st.param.b32	[param1+20], %r51218;
	st.param.b32	[param1+24], %r51219;
	st.param.b32	[param1+28], %r51220;
	st.param.b32	[param1+32], %r51221;
	st.param.b32	[param1+36], %r51222;
	st.param.b32	[param1+40], %r51223;
	st.param.b32	[param1+44], %r51224;
	st.param.b32	[param1+48], %r51225;
	st.param.b32	[param1+52], %r51226;
	st.param.b32	[param1+56], %r51227;
	st.param.b32	[param1+60], %r51228;
	st.param.b32	[param1+64], %r51229;
	st.param.b32	[param1+68], %r51230;
	st.param.b32	[param1+72], %r51231;
	st.param.b32	[param1+76], %r51232;
	st.param.b32	[param1+80], %r51233;
	st.param.b32	[param1+84], %r51234;
	st.param.b32	[param1+88], %r51235;
	st.param.b32	[param1+92], %r51236;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_add, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r20419, [retval0+0];
	ld.param.b32	%r20420, [retval0+4];
	ld.param.b32	%r20421, [retval0+8];
	ld.param.b32	%r20422, [retval0+12];
	ld.param.b32	%r20423, [retval0+16];
	ld.param.b32	%r20424, [retval0+20];
	ld.param.b32	%r20425, [retval0+24];
	ld.param.b32	%r20426, [retval0+28];
	ld.param.b32	%r20427, [retval0+32];
	ld.param.b32	%r20428, [retval0+36];
	ld.param.b32	%r20429, [retval0+40];
	ld.param.b32	%r20430, [retval0+44];
	ld.param.b32	%r20431, [retval0+48];
	ld.param.b32	%r20432, [retval0+52];
	ld.param.b32	%r20433, [retval0+56];
	ld.param.b32	%r20434, [retval0+60];
	ld.param.b32	%r20435, [retval0+64];
	ld.param.b32	%r20436, [retval0+68];
	ld.param.b32	%r20437, [retval0+72];
	ld.param.b32	%r20438, [retval0+76];
	ld.param.b32	%r20439, [retval0+80];
	ld.param.b32	%r20440, [retval0+84];
	ld.param.b32	%r20441, [retval0+88];
	ld.param.b32	%r20442, [retval0+92];
	
	//{
	}// Callseq End 363
	// Callseq Start 364
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r20419;
	st.param.b32	[param0+4], %r20420;
	st.param.b32	[param0+8], %r20421;
	st.param.b32	[param0+12], %r20422;
	st.param.b32	[param0+16], %r20423;
	st.param.b32	[param0+20], %r20424;
	st.param.b32	[param0+24], %r20425;
	st.param.b32	[param0+28], %r20426;
	st.param.b32	[param0+32], %r20427;
	st.param.b32	[param0+36], %r20428;
	st.param.b32	[param0+40], %r20429;
	st.param.b32	[param0+44], %r20430;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r20431;
	st.param.b32	[param1+4], %r20432;
	st.param.b32	[param1+8], %r20433;
	st.param.b32	[param1+12], %r20434;
	st.param.b32	[param1+16], %r20435;
	st.param.b32	[param1+20], %r20436;
	st.param.b32	[param1+24], %r20437;
	st.param.b32	[param1+28], %r20438;
	st.param.b32	[param1+32], %r20439;
	st.param.b32	[param1+36], %r20440;
	st.param.b32	[param1+40], %r20441;
	st.param.b32	[param1+44], %r20442;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r20443, [retval0+0];
	ld.param.b32	%r20444, [retval0+4];
	ld.param.b32	%r20445, [retval0+8];
	ld.param.b32	%r20446, [retval0+12];
	ld.param.b32	%r20447, [retval0+16];
	ld.param.b32	%r20448, [retval0+20];
	ld.param.b32	%r20449, [retval0+24];
	ld.param.b32	%r20450, [retval0+28];
	ld.param.b32	%r20451, [retval0+32];
	ld.param.b32	%r20452, [retval0+36];
	ld.param.b32	%r20453, [retval0+40];
	ld.param.b32	%r20454, [retval0+44];
	
	//{
	}// Callseq End 364
	mov.u32 	%r46974, %r20425;
	mov.u32 	%r46969, %r20420;
	mov.u32 	%r46976, %r20427;
	mov.u32 	%r46971, %r20422;
	mov.u32 	%r46978, %r20429;
	mov.u32 	%r46973, %r20424;
	mov.u32 	%r46968, %r20419;
	mov.u32 	%r46975, %r20426;
	mov.u32 	%r46970, %r20421;
	mov.u32 	%r46977, %r20428;
	mov.u32 	%r46972, %r20423;
	mov.u32 	%r46979, %r20430;
	// inline asm
	add.cc.u32 %r46968, %r46968, %r20431;
addc.cc.u32 %r46969, %r46969, %r20432;
addc.cc.u32 %r46970, %r46970, %r20433;
addc.cc.u32 %r46971, %r46971, %r20434;
addc.cc.u32 %r46972, %r46972, %r20435;
addc.cc.u32 %r46973, %r46973, %r20436;
addc.cc.u32 %r46974, %r46974, %r20437;
addc.cc.u32 %r46975, %r46975, %r20438;
addc.cc.u32 %r46976, %r46976, %r20439;
addc.cc.u32 %r46977, %r46977, %r20440;
addc.cc.u32 %r46978, %r46978, %r20441;
addc.u32 %r46979, %r46979, %r20442;

	// inline asm
	setp.gt.u32	%p8914, %r46979, 436277738;
	@%p8914 bra 	BB5_8273;

	setp.lt.u32	%p8915, %r46979, 436277738;
	@%p8915 bra 	BB5_8274;

	setp.gt.u32	%p8916, %r46978, 964683418;
	@%p8916 bra 	BB5_8273;

	setp.lt.u32	%p8917, %r46978, 964683418;
	@%p8917 bra 	BB5_8274;

	setp.gt.u32	%p8918, %r46977, 1260103606;
	@%p8918 bra 	BB5_8273;

	setp.lt.u32	%p8919, %r46977, 1260103606;
	@%p8919 bra 	BB5_8274;

	setp.gt.u32	%p8920, %r46976, 1129032919;
	@%p8920 bra 	BB5_8273;

	setp.lt.u32	%p8921, %r46976, 1129032919;
	@%p8921 bra 	BB5_8274;

	setp.gt.u32	%p8922, %r46975, 1685539716;
	@%p8922 bra 	BB5_8273;

	setp.lt.u32	%p8923, %r46975, 1685539716;
	@%p8923 bra 	BB5_8274;

	setp.gt.u32	%p8924, %r46974, -209382721;
	@%p8924 bra 	BB5_8273;

	setp.lt.u32	%p8925, %r46974, -209382721;
	@%p8925 bra 	BB5_8274;

	setp.gt.u32	%p8926, %r46973, 1731252896;
	@%p8926 bra 	BB5_8273;

	setp.lt.u32	%p8927, %r46973, 1731252896;
	@%p8927 bra 	BB5_8274;

	setp.gt.u32	%p8928, %r46972, -156174812;
	@%p8928 bra 	BB5_8273;

	setp.lt.u32	%p8929, %r46972, -156174812;
	@%p8929 bra 	BB5_8274;

	setp.gt.u32	%p8930, %r46971, 514588670;
	@%p8930 bra 	BB5_8273;

	setp.lt.u32	%p8931, %r46971, 514588670;
	@%p8931 bra 	BB5_8274;

	setp.gt.u32	%p8932, %r46970, -1319895041;
	@%p8932 bra 	BB5_8273;

	setp.lt.u32	%p8933, %r46970, -1319895041;
	@%p8933 bra 	BB5_8274;

	setp.gt.u32	%p8934, %r46969, -1174470657;
	@%p8934 bra 	BB5_8273;

	setp.lt.u32	%p8935, %r46969, -1174470657;
	setp.lt.u32	%p8936, %r46968, -21845;
	or.pred  	%p8937, %p8935, %p8936;
	@%p8937 bra 	BB5_8274;

BB5_8273:
	mov.u32 	%r47040, -21845;
	mov.u32 	%r47041, -1174470657;
	mov.u32 	%r47042, -1319895041;
	mov.u32 	%r47043, 514588670;
	mov.u32 	%r47044, -156174812;
	mov.u32 	%r47045, 1731252896;
	mov.u32 	%r47046, -209382721;
	mov.u32 	%r47047, 1685539716;
	mov.u32 	%r47048, 1129032919;
	mov.u32 	%r47049, 1260103606;
	mov.u32 	%r47050, 964683418;
	mov.u32 	%r47051, 436277738;
	// inline asm
	sub.cc.u32 %r46968, %r46968, %r47040;
subc.cc.u32 %r46969, %r46969, %r47041;
subc.cc.u32 %r46970, %r46970, %r47042;
subc.cc.u32 %r46971, %r46971, %r47043;
subc.cc.u32 %r46972, %r46972, %r47044;
subc.cc.u32 %r46973, %r46973, %r47045;
subc.cc.u32 %r46974, %r46974, %r47046;
subc.cc.u32 %r46975, %r46975, %r47047;
subc.cc.u32 %r46976, %r46976, %r47048;
subc.cc.u32 %r46977, %r46977, %r47049;
subc.cc.u32 %r46978, %r46978, %r47050;
subc.u32 %r46979, %r46979, %r47051;

	// inline asm

BB5_8274:
	mov.u32 	%r47070, %r20425;
	mov.u32 	%r47065, %r20420;
	mov.u32 	%r47072, %r20427;
	mov.u32 	%r47067, %r20422;
	mov.u32 	%r47074, %r20429;
	mov.u32 	%r47069, %r20424;
	mov.u32 	%r47064, %r20419;
	mov.u32 	%r47071, %r20426;
	mov.u32 	%r47066, %r20421;
	mov.u32 	%r47073, %r20428;
	mov.u32 	%r47068, %r20423;
	mov.u32 	%r47075, %r20430;
	// inline asm
	sub.cc.u32 %r47064, %r47064, %r20431;
subc.cc.u32 %r47065, %r47065, %r20432;
subc.cc.u32 %r47066, %r47066, %r20433;
subc.cc.u32 %r47067, %r47067, %r20434;
subc.cc.u32 %r47068, %r47068, %r20435;
subc.cc.u32 %r47069, %r47069, %r20436;
subc.cc.u32 %r47070, %r47070, %r20437;
subc.cc.u32 %r47071, %r47071, %r20438;
subc.cc.u32 %r47072, %r47072, %r20439;
subc.cc.u32 %r47073, %r47073, %r20440;
subc.cc.u32 %r47074, %r47074, %r20441;
subc.u32 %r47075, %r47075, %r20442;

	// inline asm
	setp.gt.u32	%p8938, %r20430, %r20442;
	@%p8938 bra 	BB5_8297;

	setp.lt.u32	%p8939, %r20430, %r20442;
	@%p8939 bra 	BB5_8296;

	setp.gt.u32	%p8940, %r20429, %r20441;
	@%p8940 bra 	BB5_8297;

	setp.lt.u32	%p8941, %r20429, %r20441;
	@%p8941 bra 	BB5_8296;

	setp.gt.u32	%p8942, %r20428, %r20440;
	@%p8942 bra 	BB5_8297;

	setp.lt.u32	%p8943, %r20428, %r20440;
	@%p8943 bra 	BB5_8296;

	setp.gt.u32	%p8944, %r20427, %r20439;
	@%p8944 bra 	BB5_8297;

	setp.lt.u32	%p8945, %r20427, %r20439;
	@%p8945 bra 	BB5_8296;

	setp.gt.u32	%p8946, %r20426, %r20438;
	@%p8946 bra 	BB5_8297;

	setp.lt.u32	%p8947, %r20426, %r20438;
	@%p8947 bra 	BB5_8296;

	setp.gt.u32	%p8948, %r20425, %r20437;
	@%p8948 bra 	BB5_8297;

	setp.lt.u32	%p8949, %r20425, %r20437;
	@%p8949 bra 	BB5_8296;

	setp.gt.u32	%p8950, %r20424, %r20436;
	@%p8950 bra 	BB5_8297;

	setp.lt.u32	%p8951, %r20424, %r20436;
	@%p8951 bra 	BB5_8296;

	setp.gt.u32	%p8952, %r20423, %r20435;
	@%p8952 bra 	BB5_8297;

	setp.lt.u32	%p8953, %r20423, %r20435;
	@%p8953 bra 	BB5_8296;

	setp.gt.u32	%p8954, %r20422, %r20434;
	@%p8954 bra 	BB5_8297;

	setp.lt.u32	%p8955, %r20422, %r20434;
	@%p8955 bra 	BB5_8296;

	setp.gt.u32	%p8956, %r20421, %r20433;
	@%p8956 bra 	BB5_8297;

	setp.lt.u32	%p8957, %r20421, %r20433;
	@%p8957 bra 	BB5_8296;

	setp.gt.u32	%p8958, %r20420, %r20432;
	@%p8958 bra 	BB5_8297;

	setp.ge.u32	%p8959, %r20420, %r20432;
	setp.ge.u32	%p8960, %r20419, %r20431;
	and.pred  	%p8961, %p8959, %p8960;
	@%p8961 bra 	BB5_8297;

BB5_8296:
	mov.u32 	%r47112, -21845;
	mov.u32 	%r47113, -1174470657;
	mov.u32 	%r47114, -1319895041;
	mov.u32 	%r47115, 514588670;
	mov.u32 	%r47116, -156174812;
	mov.u32 	%r47117, 1731252896;
	mov.u32 	%r47118, -209382721;
	mov.u32 	%r47119, 1685539716;
	mov.u32 	%r47120, 1129032919;
	mov.u32 	%r47121, 1260103606;
	mov.u32 	%r47122, 964683418;
	mov.u32 	%r47123, 436277738;
	// inline asm
	add.cc.u32 %r47064, %r47064, %r47112;
addc.cc.u32 %r47065, %r47065, %r47113;
addc.cc.u32 %r47066, %r47066, %r47114;
addc.cc.u32 %r47067, %r47067, %r47115;
addc.cc.u32 %r47068, %r47068, %r47116;
addc.cc.u32 %r47069, %r47069, %r47117;
addc.cc.u32 %r47070, %r47070, %r47118;
addc.cc.u32 %r47071, %r47071, %r47119;
addc.cc.u32 %r47072, %r47072, %r47120;
addc.cc.u32 %r47073, %r47073, %r47121;
addc.cc.u32 %r47074, %r47074, %r47122;
addc.u32 %r47075, %r47075, %r47123;

	// inline asm

BB5_8297:
	// Callseq Start 365
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r47064;
	st.param.b32	[param0+4], %r47065;
	st.param.b32	[param0+8], %r47066;
	st.param.b32	[param0+12], %r47067;
	st.param.b32	[param0+16], %r47068;
	st.param.b32	[param0+20], %r47069;
	st.param.b32	[param0+24], %r47070;
	st.param.b32	[param0+28], %r47071;
	st.param.b32	[param0+32], %r47072;
	st.param.b32	[param0+36], %r47073;
	st.param.b32	[param0+40], %r47074;
	st.param.b32	[param0+44], %r47075;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r46968;
	st.param.b32	[param1+4], %r46969;
	st.param.b32	[param1+8], %r46970;
	st.param.b32	[param1+12], %r46971;
	st.param.b32	[param1+16], %r46972;
	st.param.b32	[param1+20], %r46973;
	st.param.b32	[param1+24], %r46974;
	st.param.b32	[param1+28], %r46975;
	st.param.b32	[param1+32], %r46976;
	st.param.b32	[param1+36], %r46977;
	st.param.b32	[param1+40], %r46978;
	st.param.b32	[param1+44], %r46979;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r20527, [retval0+0];
	ld.param.b32	%r20528, [retval0+4];
	ld.param.b32	%r20529, [retval0+8];
	ld.param.b32	%r20530, [retval0+12];
	ld.param.b32	%r20531, [retval0+16];
	ld.param.b32	%r20532, [retval0+20];
	ld.param.b32	%r20533, [retval0+24];
	ld.param.b32	%r20534, [retval0+28];
	ld.param.b32	%r20535, [retval0+32];
	ld.param.b32	%r20536, [retval0+36];
	ld.param.b32	%r20537, [retval0+40];
	ld.param.b32	%r20538, [retval0+44];
	
	//{
	}// Callseq End 365
	shl.b32 	%r47136, %r20454, 1;
	shr.u32 	%r47137, %r20453, 31;
	or.b32  	%r52197, %r47137, %r47136;
	shl.b32 	%r47138, %r20453, 1;
	shr.u32 	%r47139, %r20452, 31;
	or.b32  	%r52198, %r47139, %r47138;
	shl.b32 	%r47140, %r20452, 1;
	shr.u32 	%r47141, %r20451, 31;
	or.b32  	%r52199, %r47141, %r47140;
	shl.b32 	%r47142, %r20451, 1;
	shr.u32 	%r47143, %r20450, 31;
	or.b32  	%r52200, %r47143, %r47142;
	shl.b32 	%r47144, %r20450, 1;
	shr.u32 	%r47145, %r20449, 31;
	or.b32  	%r52201, %r47145, %r47144;
	shl.b32 	%r47146, %r20449, 1;
	shr.u32 	%r47147, %r20448, 31;
	or.b32  	%r52202, %r47147, %r47146;
	shl.b32 	%r47148, %r20448, 1;
	shr.u32 	%r47149, %r20447, 31;
	or.b32  	%r52203, %r47149, %r47148;
	shl.b32 	%r47150, %r20447, 1;
	shr.u32 	%r47151, %r20446, 31;
	or.b32  	%r52204, %r47151, %r47150;
	shl.b32 	%r47152, %r20446, 1;
	shr.u32 	%r47153, %r20445, 31;
	or.b32  	%r52205, %r47153, %r47152;
	shl.b32 	%r47154, %r20445, 1;
	shr.u32 	%r47155, %r20444, 31;
	or.b32  	%r52206, %r47155, %r47154;
	shl.b32 	%r47156, %r20444, 1;
	shr.u32 	%r47157, %r20443, 31;
	or.b32  	%r52207, %r47157, %r47156;
	shl.b32 	%r52208, %r20443, 1;
	setp.gt.u32	%p8962, %r52197, 436277738;
	@%p8962 bra 	BB5_8319;

	setp.lt.u32	%p8963, %r52197, 436277738;
	@%p8963 bra 	BB5_8320;

	setp.gt.u32	%p8964, %r52198, 964683418;
	@%p8964 bra 	BB5_8319;

	setp.lt.u32	%p8965, %r52198, 964683418;
	@%p8965 bra 	BB5_8320;

	setp.gt.u32	%p8966, %r52199, 1260103606;
	@%p8966 bra 	BB5_8319;

	setp.lt.u32	%p8967, %r52199, 1260103606;
	@%p8967 bra 	BB5_8320;

	setp.gt.u32	%p8968, %r52200, 1129032919;
	@%p8968 bra 	BB5_8319;

	setp.lt.u32	%p8969, %r52200, 1129032919;
	@%p8969 bra 	BB5_8320;

	setp.gt.u32	%p8970, %r52201, 1685539716;
	@%p8970 bra 	BB5_8319;

	setp.lt.u32	%p8971, %r52201, 1685539716;
	@%p8971 bra 	BB5_8320;

	setp.gt.u32	%p8972, %r52202, -209382721;
	@%p8972 bra 	BB5_8319;

	setp.lt.u32	%p8973, %r52202, -209382721;
	@%p8973 bra 	BB5_8320;

	setp.gt.u32	%p8974, %r52203, 1731252896;
	@%p8974 bra 	BB5_8319;

	setp.lt.u32	%p8975, %r52203, 1731252896;
	@%p8975 bra 	BB5_8320;

	setp.gt.u32	%p8976, %r52204, -156174812;
	@%p8976 bra 	BB5_8319;

	setp.lt.u32	%p8977, %r52204, -156174812;
	@%p8977 bra 	BB5_8320;

	setp.gt.u32	%p8978, %r52205, 514588670;
	@%p8978 bra 	BB5_8319;

	setp.lt.u32	%p8979, %r52205, 514588670;
	@%p8979 bra 	BB5_8320;

	setp.gt.u32	%p8980, %r52206, -1319895041;
	@%p8980 bra 	BB5_8319;

	setp.lt.u32	%p8981, %r52206, -1319895041;
	@%p8981 bra 	BB5_8320;

	setp.gt.u32	%p8982, %r52207, -1174470657;
	@%p8982 bra 	BB5_8319;

	setp.lt.u32	%p8983, %r52207, -1174470657;
	setp.lt.u32	%p8984, %r52208, -21845;
	or.pred  	%p8985, %p8983, %p8984;
	@%p8985 bra 	BB5_8320;

BB5_8319:
	mov.u32 	%r47170, -21845;
	mov.u32 	%r47171, -1174470657;
	mov.u32 	%r47172, -1319895041;
	mov.u32 	%r47173, 514588670;
	mov.u32 	%r47174, -156174812;
	mov.u32 	%r47175, 1731252896;
	mov.u32 	%r47176, -209382721;
	mov.u32 	%r47177, 1685539716;
	mov.u32 	%r47178, 1129032919;
	mov.u32 	%r47179, 1260103606;
	mov.u32 	%r47180, 964683418;
	mov.u32 	%r47181, 436277738;
	// inline asm
	sub.cc.u32 %r52208, %r52208, %r47170;
subc.cc.u32 %r52207, %r52207, %r47171;
subc.cc.u32 %r52206, %r52206, %r47172;
subc.cc.u32 %r52205, %r52205, %r47173;
subc.cc.u32 %r52204, %r52204, %r47174;
subc.cc.u32 %r52203, %r52203, %r47175;
subc.cc.u32 %r52202, %r52202, %r47176;
subc.cc.u32 %r52201, %r52201, %r47177;
subc.cc.u32 %r52200, %r52200, %r47178;
subc.cc.u32 %r52199, %r52199, %r47179;
subc.cc.u32 %r52198, %r52198, %r47180;
subc.u32 %r52197, %r52197, %r47181;

	// inline asm

BB5_8320:
	// Callseq Start 366
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r20527;
	st.param.b32	[param0+4], %r20528;
	st.param.b32	[param0+8], %r20529;
	st.param.b32	[param0+12], %r20530;
	st.param.b32	[param0+16], %r20531;
	st.param.b32	[param0+20], %r20532;
	st.param.b32	[param0+24], %r20533;
	st.param.b32	[param0+28], %r20534;
	st.param.b32	[param0+32], %r20535;
	st.param.b32	[param0+36], %r20536;
	st.param.b32	[param0+40], %r20537;
	st.param.b32	[param0+44], %r20538;
	st.param.b32	[param0+48], %r52208;
	st.param.b32	[param0+52], %r52207;
	st.param.b32	[param0+56], %r52206;
	st.param.b32	[param0+60], %r52205;
	st.param.b32	[param0+64], %r52204;
	st.param.b32	[param0+68], %r52203;
	st.param.b32	[param0+72], %r52202;
	st.param.b32	[param0+76], %r52201;
	st.param.b32	[param0+80], %r52200;
	st.param.b32	[param0+84], %r52199;
	st.param.b32	[param0+88], %r52198;
	st.param.b32	[param0+92], %r52197;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r15787;
	st.param.b32	[param1+4], %r15788;
	st.param.b32	[param1+8], %r15789;
	st.param.b32	[param1+12], %r15790;
	st.param.b32	[param1+16], %r15791;
	st.param.b32	[param1+20], %r15792;
	st.param.b32	[param1+24], %r15793;
	st.param.b32	[param1+28], %r15794;
	st.param.b32	[param1+32], %r15795;
	st.param.b32	[param1+36], %r15796;
	st.param.b32	[param1+40], %r15797;
	st.param.b32	[param1+44], %r15798;
	st.param.b32	[param1+48], %r51272;
	st.param.b32	[param1+52], %r51271;
	st.param.b32	[param1+56], %r51270;
	st.param.b32	[param1+60], %r51269;
	st.param.b32	[param1+64], %r51268;
	st.param.b32	[param1+68], %r51267;
	st.param.b32	[param1+72], %r51266;
	st.param.b32	[param1+76], %r51265;
	st.param.b32	[param1+80], %r51264;
	st.param.b32	[param1+84], %r51263;
	st.param.b32	[param1+88], %r51262;
	st.param.b32	[param1+92], %r51261;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r47230, [retval0+0];
	ld.param.b32	%r47231, [retval0+4];
	ld.param.b32	%r47232, [retval0+8];
	ld.param.b32	%r47233, [retval0+12];
	ld.param.b32	%r47234, [retval0+16];
	ld.param.b32	%r47235, [retval0+20];
	ld.param.b32	%r47236, [retval0+24];
	ld.param.b32	%r47237, [retval0+28];
	ld.param.b32	%r47238, [retval0+32];
	ld.param.b32	%r47239, [retval0+36];
	ld.param.b32	%r47240, [retval0+40];
	ld.param.b32	%r47241, [retval0+44];
	ld.param.b32	%r47242, [retval0+48];
	ld.param.b32	%r47243, [retval0+52];
	ld.param.b32	%r47244, [retval0+56];
	ld.param.b32	%r47245, [retval0+60];
	ld.param.b32	%r47246, [retval0+64];
	ld.param.b32	%r47247, [retval0+68];
	ld.param.b32	%r47248, [retval0+72];
	ld.param.b32	%r47249, [retval0+76];
	ld.param.b32	%r47250, [retval0+80];
	ld.param.b32	%r47251, [retval0+84];
	ld.param.b32	%r47252, [retval0+88];
	ld.param.b32	%r47253, [retval0+92];
	
	//{
	}// Callseq End 366
	// Callseq Start 367
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r47230;
	st.param.b32	[param0+4], %r47231;
	st.param.b32	[param0+8], %r47232;
	st.param.b32	[param0+12], %r47233;
	st.param.b32	[param0+16], %r47234;
	st.param.b32	[param0+20], %r47235;
	st.param.b32	[param0+24], %r47236;
	st.param.b32	[param0+28], %r47237;
	st.param.b32	[param0+32], %r47238;
	st.param.b32	[param0+36], %r47239;
	st.param.b32	[param0+40], %r47240;
	st.param.b32	[param0+44], %r47241;
	st.param.b32	[param0+48], %r47242;
	st.param.b32	[param0+52], %r47243;
	st.param.b32	[param0+56], %r47244;
	st.param.b32	[param0+60], %r47245;
	st.param.b32	[param0+64], %r47246;
	st.param.b32	[param0+68], %r47247;
	st.param.b32	[param0+72], %r47248;
	st.param.b32	[param0+76], %r47249;
	st.param.b32	[param0+80], %r47250;
	st.param.b32	[param0+84], %r47251;
	st.param.b32	[param0+88], %r47252;
	st.param.b32	[param0+92], %r47253;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r15979;
	st.param.b32	[param1+4], %r15980;
	st.param.b32	[param1+8], %r15981;
	st.param.b32	[param1+12], %r15982;
	st.param.b32	[param1+16], %r15983;
	st.param.b32	[param1+20], %r15984;
	st.param.b32	[param1+24], %r15985;
	st.param.b32	[param1+28], %r15986;
	st.param.b32	[param1+32], %r15987;
	st.param.b32	[param1+36], %r15988;
	st.param.b32	[param1+40], %r15989;
	st.param.b32	[param1+44], %r15990;
	st.param.b32	[param1+48], %r51308;
	st.param.b32	[param1+52], %r51307;
	st.param.b32	[param1+56], %r51306;
	st.param.b32	[param1+60], %r51305;
	st.param.b32	[param1+64], %r51304;
	st.param.b32	[param1+68], %r51303;
	st.param.b32	[param1+72], %r51302;
	st.param.b32	[param1+76], %r51301;
	st.param.b32	[param1+80], %r51300;
	st.param.b32	[param1+84], %r51299;
	st.param.b32	[param1+88], %r51298;
	st.param.b32	[param1+92], %r51297;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r20587, [retval0+0];
	ld.param.b32	%r20588, [retval0+4];
	ld.param.b32	%r20589, [retval0+8];
	ld.param.b32	%r20590, [retval0+12];
	ld.param.b32	%r20591, [retval0+16];
	ld.param.b32	%r20592, [retval0+20];
	ld.param.b32	%r20593, [retval0+24];
	ld.param.b32	%r20594, [retval0+28];
	ld.param.b32	%r20595, [retval0+32];
	ld.param.b32	%r20596, [retval0+36];
	ld.param.b32	%r20597, [retval0+40];
	ld.param.b32	%r20598, [retval0+44];
	ld.param.b32	%r47290, [retval0+48];
	ld.param.b32	%r47291, [retval0+52];
	ld.param.b32	%r47292, [retval0+56];
	ld.param.b32	%r47293, [retval0+60];
	ld.param.b32	%r47294, [retval0+64];
	ld.param.b32	%r47295, [retval0+68];
	ld.param.b32	%r47296, [retval0+72];
	ld.param.b32	%r47297, [retval0+76];
	ld.param.b32	%r47298, [retval0+80];
	ld.param.b32	%r47299, [retval0+84];
	ld.param.b32	%r47300, [retval0+88];
	ld.param.b32	%r47301, [retval0+92];
	
	//{
	}// Callseq End 367
	// Callseq Start 368
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r20587;
	st.param.b32	[param0+4], %r20588;
	st.param.b32	[param0+8], %r20589;
	st.param.b32	[param0+12], %r20590;
	st.param.b32	[param0+16], %r20591;
	st.param.b32	[param0+20], %r20592;
	st.param.b32	[param0+24], %r20593;
	st.param.b32	[param0+28], %r20594;
	st.param.b32	[param0+32], %r20595;
	st.param.b32	[param0+36], %r20596;
	st.param.b32	[param0+40], %r20597;
	st.param.b32	[param0+44], %r20598;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r47194;
	st.param.b32	[param1+4], %r47195;
	st.param.b32	[param1+8], %r47196;
	st.param.b32	[param1+12], %r47197;
	st.param.b32	[param1+16], %r47198;
	st.param.b32	[param1+20], %r47199;
	st.param.b32	[param1+24], %r47200;
	st.param.b32	[param1+28], %r47201;
	st.param.b32	[param1+32], %r47202;
	st.param.b32	[param1+36], %r47203;
	st.param.b32	[param1+40], %r47204;
	st.param.b32	[param1+44], %r47205;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r20599, [retval0+0];
	ld.param.b32	%r20600, [retval0+4];
	ld.param.b32	%r20601, [retval0+8];
	ld.param.b32	%r20602, [retval0+12];
	ld.param.b32	%r20603, [retval0+16];
	ld.param.b32	%r20604, [retval0+20];
	ld.param.b32	%r20605, [retval0+24];
	ld.param.b32	%r20606, [retval0+28];
	ld.param.b32	%r20607, [retval0+32];
	ld.param.b32	%r20608, [retval0+36];
	ld.param.b32	%r20609, [retval0+40];
	ld.param.b32	%r20610, [retval0+44];
	
	//{
	}// Callseq End 368
	// Callseq Start 369
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r47290;
	st.param.b32	[param0+4], %r47291;
	st.param.b32	[param0+8], %r47292;
	st.param.b32	[param0+12], %r47293;
	st.param.b32	[param0+16], %r47294;
	st.param.b32	[param0+20], %r47295;
	st.param.b32	[param0+24], %r47296;
	st.param.b32	[param0+28], %r47297;
	st.param.b32	[param0+32], %r47298;
	st.param.b32	[param0+36], %r47299;
	st.param.b32	[param0+40], %r47300;
	st.param.b32	[param0+44], %r47301;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r18955;
	st.param.b32	[param1+4], %r18956;
	st.param.b32	[param1+8], %r18957;
	st.param.b32	[param1+12], %r18958;
	st.param.b32	[param1+16], %r18959;
	st.param.b32	[param1+20], %r18960;
	st.param.b32	[param1+24], %r18961;
	st.param.b32	[param1+28], %r18962;
	st.param.b32	[param1+32], %r18963;
	st.param.b32	[param1+36], %r18964;
	st.param.b32	[param1+40], %r18965;
	st.param.b32	[param1+44], %r18966;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r20611, [retval0+0];
	ld.param.b32	%r20612, [retval0+4];
	ld.param.b32	%r20613, [retval0+8];
	ld.param.b32	%r20614, [retval0+12];
	ld.param.b32	%r20615, [retval0+16];
	ld.param.b32	%r20616, [retval0+20];
	ld.param.b32	%r20617, [retval0+24];
	ld.param.b32	%r20618, [retval0+28];
	ld.param.b32	%r20619, [retval0+32];
	ld.param.b32	%r20620, [retval0+36];
	ld.param.b32	%r20621, [retval0+40];
	ld.param.b32	%r20622, [retval0+44];
	
	//{
	}// Callseq End 369
	// inline asm
	add.cc.u32 %r47194, %r47194, %r18955;
addc.cc.u32 %r47195, %r47195, %r18956;
addc.cc.u32 %r47196, %r47196, %r18957;
addc.cc.u32 %r47197, %r47197, %r18958;
addc.cc.u32 %r47198, %r47198, %r18959;
addc.cc.u32 %r47199, %r47199, %r18960;
addc.cc.u32 %r47200, %r47200, %r18961;
addc.cc.u32 %r47201, %r47201, %r18962;
addc.cc.u32 %r47202, %r47202, %r18963;
addc.cc.u32 %r47203, %r47203, %r18964;
addc.cc.u32 %r47204, %r47204, %r18965;
addc.u32 %r47205, %r47205, %r18966;

	// inline asm
	setp.gt.u32	%p8986, %r47205, 436277738;
	@%p8986 bra 	BB5_8342;

	setp.lt.u32	%p8987, %r47205, 436277738;
	@%p8987 bra 	BB5_8343;

	setp.gt.u32	%p8988, %r47204, 964683418;
	@%p8988 bra 	BB5_8342;

	setp.lt.u32	%p8989, %r47204, 964683418;
	@%p8989 bra 	BB5_8343;

	setp.gt.u32	%p8990, %r47203, 1260103606;
	@%p8990 bra 	BB5_8342;

	setp.lt.u32	%p8991, %r47203, 1260103606;
	@%p8991 bra 	BB5_8343;

	setp.gt.u32	%p8992, %r47202, 1129032919;
	@%p8992 bra 	BB5_8342;

	setp.lt.u32	%p8993, %r47202, 1129032919;
	@%p8993 bra 	BB5_8343;

	setp.gt.u32	%p8994, %r47201, 1685539716;
	@%p8994 bra 	BB5_8342;

	setp.lt.u32	%p8995, %r47201, 1685539716;
	@%p8995 bra 	BB5_8343;

	setp.gt.u32	%p8996, %r47200, -209382721;
	@%p8996 bra 	BB5_8342;

	setp.lt.u32	%p8997, %r47200, -209382721;
	@%p8997 bra 	BB5_8343;

	setp.gt.u32	%p8998, %r47199, 1731252896;
	@%p8998 bra 	BB5_8342;

	setp.lt.u32	%p8999, %r47199, 1731252896;
	@%p8999 bra 	BB5_8343;

	setp.gt.u32	%p9000, %r47198, -156174812;
	@%p9000 bra 	BB5_8342;

	setp.lt.u32	%p9001, %r47198, -156174812;
	@%p9001 bra 	BB5_8343;

	setp.gt.u32	%p9002, %r47197, 514588670;
	@%p9002 bra 	BB5_8342;

	setp.lt.u32	%p9003, %r47197, 514588670;
	@%p9003 bra 	BB5_8343;

	setp.gt.u32	%p9004, %r47196, -1319895041;
	@%p9004 bra 	BB5_8342;

	setp.lt.u32	%p9005, %r47196, -1319895041;
	@%p9005 bra 	BB5_8343;

	setp.gt.u32	%p9006, %r47195, -1174470657;
	@%p9006 bra 	BB5_8342;

	setp.lt.u32	%p9007, %r47195, -1174470657;
	setp.lt.u32	%p9008, %r47194, -21845;
	or.pred  	%p9009, %p9007, %p9008;
	@%p9009 bra 	BB5_8343;

BB5_8342:
	mov.u32 	%r47266, -21845;
	mov.u32 	%r47267, -1174470657;
	mov.u32 	%r47268, -1319895041;
	mov.u32 	%r47269, 514588670;
	mov.u32 	%r47270, -156174812;
	mov.u32 	%r47271, 1731252896;
	mov.u32 	%r47272, -209382721;
	mov.u32 	%r47273, 1685539716;
	mov.u32 	%r47274, 1129032919;
	mov.u32 	%r47275, 1260103606;
	mov.u32 	%r47276, 964683418;
	mov.u32 	%r47277, 436277738;
	// inline asm
	sub.cc.u32 %r47194, %r47194, %r47266;
subc.cc.u32 %r47195, %r47195, %r47267;
subc.cc.u32 %r47196, %r47196, %r47268;
subc.cc.u32 %r47197, %r47197, %r47269;
subc.cc.u32 %r47198, %r47198, %r47270;
subc.cc.u32 %r47199, %r47199, %r47271;
subc.cc.u32 %r47200, %r47200, %r47272;
subc.cc.u32 %r47201, %r47201, %r47273;
subc.cc.u32 %r47202, %r47202, %r47274;
subc.cc.u32 %r47203, %r47203, %r47275;
subc.cc.u32 %r47204, %r47204, %r47276;
subc.u32 %r47205, %r47205, %r47277;

	// inline asm

BB5_8343:
	// inline asm
	add.cc.u32 %r47290, %r47290, %r20587;
addc.cc.u32 %r47291, %r47291, %r20588;
addc.cc.u32 %r47292, %r47292, %r20589;
addc.cc.u32 %r47293, %r47293, %r20590;
addc.cc.u32 %r47294, %r47294, %r20591;
addc.cc.u32 %r47295, %r47295, %r20592;
addc.cc.u32 %r47296, %r47296, %r20593;
addc.cc.u32 %r47297, %r47297, %r20594;
addc.cc.u32 %r47298, %r47298, %r20595;
addc.cc.u32 %r47299, %r47299, %r20596;
addc.cc.u32 %r47300, %r47300, %r20597;
addc.u32 %r47301, %r47301, %r20598;

	// inline asm
	setp.gt.u32	%p9010, %r47301, 436277738;
	@%p9010 bra 	BB5_8365;

	setp.lt.u32	%p9011, %r47301, 436277738;
	@%p9011 bra 	BB5_8366;

	setp.gt.u32	%p9012, %r47300, 964683418;
	@%p9012 bra 	BB5_8365;

	setp.lt.u32	%p9013, %r47300, 964683418;
	@%p9013 bra 	BB5_8366;

	setp.gt.u32	%p9014, %r47299, 1260103606;
	@%p9014 bra 	BB5_8365;

	setp.lt.u32	%p9015, %r47299, 1260103606;
	@%p9015 bra 	BB5_8366;

	setp.gt.u32	%p9016, %r47298, 1129032919;
	@%p9016 bra 	BB5_8365;

	setp.lt.u32	%p9017, %r47298, 1129032919;
	@%p9017 bra 	BB5_8366;

	setp.gt.u32	%p9018, %r47297, 1685539716;
	@%p9018 bra 	BB5_8365;

	setp.lt.u32	%p9019, %r47297, 1685539716;
	@%p9019 bra 	BB5_8366;

	setp.gt.u32	%p9020, %r47296, -209382721;
	@%p9020 bra 	BB5_8365;

	setp.lt.u32	%p9021, %r47296, -209382721;
	@%p9021 bra 	BB5_8366;

	setp.gt.u32	%p9022, %r47295, 1731252896;
	@%p9022 bra 	BB5_8365;

	setp.lt.u32	%p9023, %r47295, 1731252896;
	@%p9023 bra 	BB5_8366;

	setp.gt.u32	%p9024, %r47294, -156174812;
	@%p9024 bra 	BB5_8365;

	setp.lt.u32	%p9025, %r47294, -156174812;
	@%p9025 bra 	BB5_8366;

	setp.gt.u32	%p9026, %r47293, 514588670;
	@%p9026 bra 	BB5_8365;

	setp.lt.u32	%p9027, %r47293, 514588670;
	@%p9027 bra 	BB5_8366;

	setp.gt.u32	%p9028, %r47292, -1319895041;
	@%p9028 bra 	BB5_8365;

	setp.lt.u32	%p9029, %r47292, -1319895041;
	@%p9029 bra 	BB5_8366;

	setp.gt.u32	%p9030, %r47291, -1174470657;
	@%p9030 bra 	BB5_8365;

	setp.lt.u32	%p9031, %r47291, -1174470657;
	setp.lt.u32	%p9032, %r47290, -21845;
	or.pred  	%p9033, %p9031, %p9032;
	@%p9033 bra 	BB5_8366;

BB5_8365:
	mov.u32 	%r47338, -21845;
	mov.u32 	%r47339, -1174470657;
	mov.u32 	%r47340, -1319895041;
	mov.u32 	%r47341, 514588670;
	mov.u32 	%r47342, -156174812;
	mov.u32 	%r47343, 1731252896;
	mov.u32 	%r47344, -209382721;
	mov.u32 	%r47345, 1685539716;
	mov.u32 	%r47346, 1129032919;
	mov.u32 	%r47347, 1260103606;
	mov.u32 	%r47348, 964683418;
	mov.u32 	%r47349, 436277738;
	// inline asm
	sub.cc.u32 %r47290, %r47290, %r47338;
subc.cc.u32 %r47291, %r47291, %r47339;
subc.cc.u32 %r47292, %r47292, %r47340;
subc.cc.u32 %r47293, %r47293, %r47341;
subc.cc.u32 %r47294, %r47294, %r47342;
subc.cc.u32 %r47295, %r47295, %r47343;
subc.cc.u32 %r47296, %r47296, %r47344;
subc.cc.u32 %r47297, %r47297, %r47345;
subc.cc.u32 %r47298, %r47298, %r47346;
subc.cc.u32 %r47299, %r47299, %r47347;
subc.cc.u32 %r47300, %r47300, %r47348;
subc.u32 %r47301, %r47301, %r47349;

	// inline asm

BB5_8366:
	// Callseq Start 370
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r47290;
	st.param.b32	[param0+4], %r47291;
	st.param.b32	[param0+8], %r47292;
	st.param.b32	[param0+12], %r47293;
	st.param.b32	[param0+16], %r47294;
	st.param.b32	[param0+20], %r47295;
	st.param.b32	[param0+24], %r47296;
	st.param.b32	[param0+28], %r47297;
	st.param.b32	[param0+32], %r47298;
	st.param.b32	[param0+36], %r47299;
	st.param.b32	[param0+40], %r47300;
	st.param.b32	[param0+44], %r47301;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r47194;
	st.param.b32	[param1+4], %r47195;
	st.param.b32	[param1+8], %r47196;
	st.param.b32	[param1+12], %r47197;
	st.param.b32	[param1+16], %r47198;
	st.param.b32	[param1+20], %r47199;
	st.param.b32	[param1+24], %r47200;
	st.param.b32	[param1+28], %r47201;
	st.param.b32	[param1+32], %r47202;
	st.param.b32	[param1+36], %r47203;
	st.param.b32	[param1+40], %r47204;
	st.param.b32	[param1+44], %r47205;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r47386, [retval0+0];
	ld.param.b32	%r47387, [retval0+4];
	ld.param.b32	%r47388, [retval0+8];
	ld.param.b32	%r47389, [retval0+12];
	ld.param.b32	%r47390, [retval0+16];
	ld.param.b32	%r47391, [retval0+20];
	ld.param.b32	%r47392, [retval0+24];
	ld.param.b32	%r47393, [retval0+28];
	ld.param.b32	%r47394, [retval0+32];
	ld.param.b32	%r47395, [retval0+36];
	ld.param.b32	%r47396, [retval0+40];
	ld.param.b32	%r47397, [retval0+44];
	
	//{
	}// Callseq End 370
	mov.u32 	%r52243, %r47387;
	mov.u32 	%r52236, %r47394;
	mov.u32 	%r52241, %r47389;
	mov.u32 	%r52234, %r47396;
	mov.u32 	%r52239, %r47391;
	mov.u32 	%r52244, %r47386;
	mov.u32 	%r52237, %r47393;
	mov.u32 	%r52242, %r47388;
	mov.u32 	%r52235, %r47395;
	mov.u32 	%r52240, %r47390;
	mov.u32 	%r52233, %r47397;
	mov.u32 	%r52238, %r47392;
	// inline asm
	sub.cc.u32 %r52244, %r52244, %r20599;
subc.cc.u32 %r52243, %r52243, %r20600;
subc.cc.u32 %r52242, %r52242, %r20601;
subc.cc.u32 %r52241, %r52241, %r20602;
subc.cc.u32 %r52240, %r52240, %r20603;
subc.cc.u32 %r52239, %r52239, %r20604;
subc.cc.u32 %r52238, %r52238, %r20605;
subc.cc.u32 %r52237, %r52237, %r20606;
subc.cc.u32 %r52236, %r52236, %r20607;
subc.cc.u32 %r52235, %r52235, %r20608;
subc.cc.u32 %r52234, %r52234, %r20609;
subc.u32 %r52233, %r52233, %r20610;

	// inline asm
	setp.gt.u32	%p9034, %r47397, %r20610;
	@%p9034 bra 	BB5_8389;

	setp.lt.u32	%p9035, %r47397, %r20610;
	@%p9035 bra 	BB5_8388;

	setp.gt.u32	%p9036, %r47396, %r20609;
	@%p9036 bra 	BB5_8389;

	setp.lt.u32	%p9037, %r47396, %r20609;
	@%p9037 bra 	BB5_8388;

	setp.gt.u32	%p9038, %r47395, %r20608;
	@%p9038 bra 	BB5_8389;

	setp.lt.u32	%p9039, %r47395, %r20608;
	@%p9039 bra 	BB5_8388;

	setp.gt.u32	%p9040, %r47394, %r20607;
	@%p9040 bra 	BB5_8389;

	setp.lt.u32	%p9041, %r47394, %r20607;
	@%p9041 bra 	BB5_8388;

	setp.gt.u32	%p9042, %r47393, %r20606;
	@%p9042 bra 	BB5_8389;

	setp.lt.u32	%p9043, %r47393, %r20606;
	@%p9043 bra 	BB5_8388;

	setp.gt.u32	%p9044, %r47392, %r20605;
	@%p9044 bra 	BB5_8389;

	setp.lt.u32	%p9045, %r47392, %r20605;
	@%p9045 bra 	BB5_8388;

	setp.gt.u32	%p9046, %r47391, %r20604;
	@%p9046 bra 	BB5_8389;

	setp.lt.u32	%p9047, %r47391, %r20604;
	@%p9047 bra 	BB5_8388;

	setp.gt.u32	%p9048, %r47390, %r20603;
	@%p9048 bra 	BB5_8389;

	setp.lt.u32	%p9049, %r47390, %r20603;
	@%p9049 bra 	BB5_8388;

	setp.gt.u32	%p9050, %r47389, %r20602;
	@%p9050 bra 	BB5_8389;

	setp.lt.u32	%p9051, %r47389, %r20602;
	@%p9051 bra 	BB5_8388;

	setp.gt.u32	%p9052, %r47388, %r20601;
	@%p9052 bra 	BB5_8389;

	setp.lt.u32	%p9053, %r47388, %r20601;
	@%p9053 bra 	BB5_8388;

	setp.gt.u32	%p9054, %r47387, %r20600;
	@%p9054 bra 	BB5_8389;

	setp.ge.u32	%p9055, %r47387, %r20600;
	setp.ge.u32	%p9056, %r47386, %r20599;
	and.pred  	%p9057, %p9055, %p9056;
	@%p9057 bra 	BB5_8389;

BB5_8388:
	mov.u32 	%r47410, -21845;
	mov.u32 	%r47411, -1174470657;
	mov.u32 	%r47412, -1319895041;
	mov.u32 	%r47413, 514588670;
	mov.u32 	%r47414, -156174812;
	mov.u32 	%r47415, 1731252896;
	mov.u32 	%r47416, -209382721;
	mov.u32 	%r47417, 1685539716;
	mov.u32 	%r47418, 1129032919;
	mov.u32 	%r47419, 1260103606;
	mov.u32 	%r47420, 964683418;
	mov.u32 	%r47421, 436277738;
	// inline asm
	add.cc.u32 %r52244, %r52244, %r47410;
addc.cc.u32 %r52243, %r52243, %r47411;
addc.cc.u32 %r52242, %r52242, %r47412;
addc.cc.u32 %r52241, %r52241, %r47413;
addc.cc.u32 %r52240, %r52240, %r47414;
addc.cc.u32 %r52239, %r52239, %r47415;
addc.cc.u32 %r52238, %r52238, %r47416;
addc.cc.u32 %r52237, %r52237, %r47417;
addc.cc.u32 %r52236, %r52236, %r47418;
addc.cc.u32 %r52235, %r52235, %r47419;
addc.cc.u32 %r52234, %r52234, %r47420;
addc.u32 %r52233, %r52233, %r47421;

	// inline asm

BB5_8389:
	mov.u32 	%r52326, %r52235;
	mov.u32 	%r52319, %r52242;
	mov.u32 	%r52324, %r52237;
	mov.u32 	%r52317, %r52244;
	mov.u32 	%r52322, %r52239;
	mov.u32 	%r52327, %r52234;
	mov.u32 	%r52320, %r52241;
	mov.u32 	%r52325, %r52236;
	mov.u32 	%r52318, %r52243;
	mov.u32 	%r52323, %r52238;
	mov.u32 	%r52328, %r52233;
	mov.u32 	%r52321, %r52240;
	// inline asm
	sub.cc.u32 %r52317, %r52317, %r20611;
subc.cc.u32 %r52318, %r52318, %r20612;
subc.cc.u32 %r52319, %r52319, %r20613;
subc.cc.u32 %r52320, %r52320, %r20614;
subc.cc.u32 %r52321, %r52321, %r20615;
subc.cc.u32 %r52322, %r52322, %r20616;
subc.cc.u32 %r52323, %r52323, %r20617;
subc.cc.u32 %r52324, %r52324, %r20618;
subc.cc.u32 %r52325, %r52325, %r20619;
subc.cc.u32 %r52326, %r52326, %r20620;
subc.cc.u32 %r52327, %r52327, %r20621;
subc.u32 %r52328, %r52328, %r20622;

	// inline asm
	setp.gt.u32	%p9058, %r52233, %r20622;
	@%p9058 bra 	BB5_8412;

	setp.lt.u32	%p9059, %r52233, %r20622;
	@%p9059 bra 	BB5_8411;

	setp.gt.u32	%p9060, %r52234, %r20621;
	@%p9060 bra 	BB5_8412;

	setp.lt.u32	%p9061, %r52234, %r20621;
	@%p9061 bra 	BB5_8411;

	setp.gt.u32	%p9062, %r52235, %r20620;
	@%p9062 bra 	BB5_8412;

	setp.lt.u32	%p9063, %r52235, %r20620;
	@%p9063 bra 	BB5_8411;

	setp.gt.u32	%p9064, %r52236, %r20619;
	@%p9064 bra 	BB5_8412;

	setp.lt.u32	%p9065, %r52236, %r20619;
	@%p9065 bra 	BB5_8411;

	setp.gt.u32	%p9066, %r52237, %r20618;
	@%p9066 bra 	BB5_8412;

	setp.lt.u32	%p9067, %r52237, %r20618;
	@%p9067 bra 	BB5_8411;

	setp.gt.u32	%p9068, %r52238, %r20617;
	@%p9068 bra 	BB5_8412;

	setp.lt.u32	%p9069, %r52238, %r20617;
	@%p9069 bra 	BB5_8411;

	setp.gt.u32	%p9070, %r52239, %r20616;
	@%p9070 bra 	BB5_8412;

	setp.lt.u32	%p9071, %r52239, %r20616;
	@%p9071 bra 	BB5_8411;

	setp.gt.u32	%p9072, %r52240, %r20615;
	@%p9072 bra 	BB5_8412;

	setp.lt.u32	%p9073, %r52240, %r20615;
	@%p9073 bra 	BB5_8411;

	setp.gt.u32	%p9074, %r52241, %r20614;
	@%p9074 bra 	BB5_8412;

	setp.lt.u32	%p9075, %r52241, %r20614;
	@%p9075 bra 	BB5_8411;

	setp.gt.u32	%p9076, %r52242, %r20613;
	@%p9076 bra 	BB5_8412;

	setp.lt.u32	%p9077, %r52242, %r20613;
	@%p9077 bra 	BB5_8411;

	setp.gt.u32	%p9078, %r52243, %r20612;
	@%p9078 bra 	BB5_8412;

	setp.ge.u32	%p9079, %r52243, %r20612;
	setp.ge.u32	%p9080, %r52244, %r20611;
	and.pred  	%p9081, %p9079, %p9080;
	@%p9081 bra 	BB5_8412;

BB5_8411:
	mov.u32 	%r47482, -21845;
	mov.u32 	%r47483, -1174470657;
	mov.u32 	%r47484, -1319895041;
	mov.u32 	%r47485, 514588670;
	mov.u32 	%r47486, -156174812;
	mov.u32 	%r47487, 1731252896;
	mov.u32 	%r47488, -209382721;
	mov.u32 	%r47489, 1685539716;
	mov.u32 	%r47490, 1129032919;
	mov.u32 	%r47491, 1260103606;
	mov.u32 	%r47492, 964683418;
	mov.u32 	%r47493, 436277738;
	// inline asm
	add.cc.u32 %r52317, %r52317, %r47482;
addc.cc.u32 %r52318, %r52318, %r47483;
addc.cc.u32 %r52319, %r52319, %r47484;
addc.cc.u32 %r52320, %r52320, %r47485;
addc.cc.u32 %r52321, %r52321, %r47486;
addc.cc.u32 %r52322, %r52322, %r47487;
addc.cc.u32 %r52323, %r52323, %r47488;
addc.cc.u32 %r52324, %r52324, %r47489;
addc.cc.u32 %r52325, %r52325, %r47490;
addc.cc.u32 %r52326, %r52326, %r47491;
addc.cc.u32 %r52327, %r52327, %r47492;
addc.u32 %r52328, %r52328, %r47493;

	// inline asm

BB5_8412:
	mov.u32 	%r52311, %r20605;
	mov.u32 	%r52306, %r20600;
	mov.u32 	%r52313, %r20607;
	mov.u32 	%r52308, %r20602;
	mov.u32 	%r52315, %r20609;
	mov.u32 	%r52310, %r20604;
	mov.u32 	%r52305, %r20599;
	mov.u32 	%r52312, %r20606;
	mov.u32 	%r52307, %r20601;
	mov.u32 	%r52314, %r20608;
	mov.u32 	%r52309, %r20603;
	mov.u32 	%r52316, %r20610;
	// inline asm
	sub.cc.u32 %r52305, %r52305, %r20611;
subc.cc.u32 %r52306, %r52306, %r20612;
subc.cc.u32 %r52307, %r52307, %r20613;
subc.cc.u32 %r52308, %r52308, %r20614;
subc.cc.u32 %r52309, %r52309, %r20615;
subc.cc.u32 %r52310, %r52310, %r20616;
subc.cc.u32 %r52311, %r52311, %r20617;
subc.cc.u32 %r52312, %r52312, %r20618;
subc.cc.u32 %r52313, %r52313, %r20619;
subc.cc.u32 %r52314, %r52314, %r20620;
subc.cc.u32 %r52315, %r52315, %r20621;
subc.u32 %r52316, %r52316, %r20622;

	// inline asm
	setp.gt.u32	%p9082, %r20610, %r20622;
	@%p9082 bra 	BB5_8435;

	setp.lt.u32	%p9083, %r20610, %r20622;
	@%p9083 bra 	BB5_8434;

	setp.gt.u32	%p9084, %r20609, %r20621;
	@%p9084 bra 	BB5_8435;

	setp.lt.u32	%p9085, %r20609, %r20621;
	@%p9085 bra 	BB5_8434;

	setp.gt.u32	%p9086, %r20608, %r20620;
	@%p9086 bra 	BB5_8435;

	setp.lt.u32	%p9087, %r20608, %r20620;
	@%p9087 bra 	BB5_8434;

	setp.gt.u32	%p9088, %r20607, %r20619;
	@%p9088 bra 	BB5_8435;

	setp.lt.u32	%p9089, %r20607, %r20619;
	@%p9089 bra 	BB5_8434;

	setp.gt.u32	%p9090, %r20606, %r20618;
	@%p9090 bra 	BB5_8435;

	setp.lt.u32	%p9091, %r20606, %r20618;
	@%p9091 bra 	BB5_8434;

	setp.gt.u32	%p9092, %r20605, %r20617;
	@%p9092 bra 	BB5_8435;

	setp.lt.u32	%p9093, %r20605, %r20617;
	@%p9093 bra 	BB5_8434;

	setp.gt.u32	%p9094, %r20604, %r20616;
	@%p9094 bra 	BB5_8435;

	setp.lt.u32	%p9095, %r20604, %r20616;
	@%p9095 bra 	BB5_8434;

	setp.gt.u32	%p9096, %r20603, %r20615;
	@%p9096 bra 	BB5_8435;

	setp.lt.u32	%p9097, %r20603, %r20615;
	@%p9097 bra 	BB5_8434;

	setp.gt.u32	%p9098, %r20602, %r20614;
	@%p9098 bra 	BB5_8435;

	setp.lt.u32	%p9099, %r20602, %r20614;
	@%p9099 bra 	BB5_8434;

	setp.gt.u32	%p9100, %r20601, %r20613;
	@%p9100 bra 	BB5_8435;

	setp.lt.u32	%p9101, %r20601, %r20613;
	@%p9101 bra 	BB5_8434;

	setp.gt.u32	%p9102, %r20600, %r20612;
	@%p9102 bra 	BB5_8435;

	setp.ge.u32	%p9103, %r20600, %r20612;
	setp.ge.u32	%p9104, %r20599, %r20611;
	and.pred  	%p9105, %p9103, %p9104;
	@%p9105 bra 	BB5_8435;

BB5_8434:
	mov.u32 	%r47554, -21845;
	mov.u32 	%r47555, -1174470657;
	mov.u32 	%r47556, -1319895041;
	mov.u32 	%r47557, 514588670;
	mov.u32 	%r47558, -156174812;
	mov.u32 	%r47559, 1731252896;
	mov.u32 	%r47560, -209382721;
	mov.u32 	%r47561, 1685539716;
	mov.u32 	%r47562, 1129032919;
	mov.u32 	%r47563, 1260103606;
	mov.u32 	%r47564, 964683418;
	mov.u32 	%r47565, 436277738;
	// inline asm
	add.cc.u32 %r52305, %r52305, %r47554;
addc.cc.u32 %r52306, %r52306, %r47555;
addc.cc.u32 %r52307, %r52307, %r47556;
addc.cc.u32 %r52308, %r52308, %r47557;
addc.cc.u32 %r52309, %r52309, %r47558;
addc.cc.u32 %r52310, %r52310, %r47559;
addc.cc.u32 %r52311, %r52311, %r47560;
addc.cc.u32 %r52312, %r52312, %r47561;
addc.cc.u32 %r52313, %r52313, %r47562;
addc.cc.u32 %r52314, %r52314, %r47563;
addc.cc.u32 %r52315, %r52315, %r47564;
addc.u32 %r52316, %r52316, %r47565;

	// inline asm
	bra.uni 	BB5_8435;

BB5_6445:
	mov.u32 	%r52257, %r10219;
	mov.u32 	%r52258, %r10220;
	mov.u32 	%r52259, %r10221;
	mov.u32 	%r52260, %r10222;
	mov.u32 	%r52261, %r10223;
	mov.u32 	%r52262, %r10224;
	mov.u32 	%r52263, %r10225;
	mov.u32 	%r52264, %r10226;
	mov.u32 	%r52265, %r10227;
	mov.u32 	%r52266, %r10228;
	mov.u32 	%r52267, %r10229;
	mov.u32 	%r52268, %r10230;
	mov.u32 	%r52269, %r10231;
	mov.u32 	%r52270, %r10232;
	mov.u32 	%r52271, %r10233;
	mov.u32 	%r52272, %r10234;
	mov.u32 	%r52273, %r10235;
	mov.u32 	%r52274, %r10236;
	mov.u32 	%r52275, %r10237;
	mov.u32 	%r52276, %r10238;
	mov.u32 	%r52277, %r10239;
	mov.u32 	%r52278, %r10240;
	mov.u32 	%r52279, %r10241;
	mov.u32 	%r52280, %r10242;
	mov.u32 	%r52281, %r10243;
	mov.u32 	%r52282, %r10244;
	mov.u32 	%r52283, %r10245;
	mov.u32 	%r52284, %r10246;
	mov.u32 	%r52285, %r10247;
	mov.u32 	%r52286, %r10248;
	mov.u32 	%r52287, %r10249;
	mov.u32 	%r52288, %r10250;
	mov.u32 	%r52289, %r10251;
	mov.u32 	%r52290, %r10252;
	mov.u32 	%r52291, %r10253;
	mov.u32 	%r52292, %r10254;
	mov.u32 	%r52293, %r10255;
	mov.u32 	%r52294, %r10256;
	mov.u32 	%r52295, %r10257;
	mov.u32 	%r52296, %r10258;
	mov.u32 	%r52297, %r10259;
	mov.u32 	%r52298, %r10260;
	mov.u32 	%r52299, %r10261;
	mov.u32 	%r52300, %r10262;
	mov.u32 	%r52301, %r10263;
	mov.u32 	%r52302, %r10264;
	mov.u32 	%r52303, %r10265;
	mov.u32 	%r52304, %r10266;
	mov.u32 	%r52305, %r10267;
	mov.u32 	%r52306, %r10268;
	mov.u32 	%r52307, %r10269;
	mov.u32 	%r52308, %r10270;
	mov.u32 	%r52309, %r10271;
	mov.u32 	%r52310, %r10272;
	mov.u32 	%r52311, %r10273;
	mov.u32 	%r52312, %r10274;
	mov.u32 	%r52313, %r10275;
	mov.u32 	%r52314, %r10276;
	mov.u32 	%r52315, %r10277;
	mov.u32 	%r52316, %r10278;
	mov.u32 	%r52317, %r10279;
	mov.u32 	%r52318, %r10280;
	mov.u32 	%r52319, %r10281;
	mov.u32 	%r52320, %r10282;
	mov.u32 	%r52321, %r10283;
	mov.u32 	%r52322, %r10284;
	mov.u32 	%r52323, %r10285;
	mov.u32 	%r52324, %r10286;
	mov.u32 	%r52325, %r10287;
	mov.u32 	%r52326, %r10288;
	mov.u32 	%r52327, %r10289;
	mov.u32 	%r52328, %r10290;
	bra.uni 	BB5_8435;

BB5_5192:
	// Callseq Start 221
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r51165;
	st.param.b32	[param0+4], %r51166;
	st.param.b32	[param0+8], %r51167;
	st.param.b32	[param0+12], %r51168;
	st.param.b32	[param0+16], %r51169;
	st.param.b32	[param0+20], %r51170;
	st.param.b32	[param0+24], %r51171;
	st.param.b32	[param0+28], %r51172;
	st.param.b32	[param0+32], %r51173;
	st.param.b32	[param0+36], %r51174;
	st.param.b32	[param0+40], %r51175;
	st.param.b32	[param0+44], %r51176;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r51177;
	st.param.b32	[param1+4], %r51178;
	st.param.b32	[param1+8], %r51179;
	st.param.b32	[param1+12], %r51180;
	st.param.b32	[param1+16], %r51181;
	st.param.b32	[param1+20], %r51182;
	st.param.b32	[param1+24], %r51183;
	st.param.b32	[param1+28], %r51184;
	st.param.b32	[param1+32], %r51185;
	st.param.b32	[param1+36], %r51186;
	st.param.b32	[param1+40], %r51187;
	st.param.b32	[param1+44], %r51188;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r12247, [retval0+0];
	ld.param.b32	%r12248, [retval0+4];
	ld.param.b32	%r12249, [retval0+8];
	ld.param.b32	%r12250, [retval0+12];
	ld.param.b32	%r12251, [retval0+16];
	ld.param.b32	%r12252, [retval0+20];
	ld.param.b32	%r12253, [retval0+24];
	ld.param.b32	%r12254, [retval0+28];
	ld.param.b32	%r12255, [retval0+32];
	ld.param.b32	%r12256, [retval0+36];
	ld.param.b32	%r12257, [retval0+40];
	ld.param.b32	%r12258, [retval0+44];
	
	//{
	}// Callseq End 221
	mov.u32 	%r37191, %r51174;
	mov.u32 	%r37186, %r51169;
	mov.u32 	%r37193, %r51176;
	mov.u32 	%r37188, %r51171;
	mov.u32 	%r37183, %r51166;
	mov.u32 	%r37190, %r51173;
	mov.u32 	%r37185, %r51168;
	mov.u32 	%r37192, %r51175;
	mov.u32 	%r37187, %r51170;
	mov.u32 	%r37182, %r51165;
	mov.u32 	%r37189, %r51172;
	mov.u32 	%r37184, %r51167;
	// inline asm
	add.cc.u32 %r37182, %r37182, %r51177;
addc.cc.u32 %r37183, %r37183, %r51178;
addc.cc.u32 %r37184, %r37184, %r51179;
addc.cc.u32 %r37185, %r37185, %r51180;
addc.cc.u32 %r37186, %r37186, %r51181;
addc.cc.u32 %r37187, %r37187, %r51182;
addc.cc.u32 %r37188, %r37188, %r51183;
addc.cc.u32 %r37189, %r37189, %r51184;
addc.cc.u32 %r37190, %r37190, %r51185;
addc.cc.u32 %r37191, %r37191, %r51186;
addc.cc.u32 %r37192, %r37192, %r51187;
addc.u32 %r37193, %r37193, %r51188;

	// inline asm
	setp.gt.u32	%p5646, %r37193, 436277738;
	@%p5646 bra 	BB5_5214;

	setp.lt.u32	%p5647, %r37193, 436277738;
	@%p5647 bra 	BB5_5215;

	setp.gt.u32	%p5648, %r37192, 964683418;
	@%p5648 bra 	BB5_5214;

	setp.lt.u32	%p5649, %r37192, 964683418;
	@%p5649 bra 	BB5_5215;

	setp.gt.u32	%p5650, %r37191, 1260103606;
	@%p5650 bra 	BB5_5214;

	setp.lt.u32	%p5651, %r37191, 1260103606;
	@%p5651 bra 	BB5_5215;

	setp.gt.u32	%p5652, %r37190, 1129032919;
	@%p5652 bra 	BB5_5214;

	setp.lt.u32	%p5653, %r37190, 1129032919;
	@%p5653 bra 	BB5_5215;

	setp.gt.u32	%p5654, %r37189, 1685539716;
	@%p5654 bra 	BB5_5214;

	setp.lt.u32	%p5655, %r37189, 1685539716;
	@%p5655 bra 	BB5_5215;

	setp.gt.u32	%p5656, %r37188, -209382721;
	@%p5656 bra 	BB5_5214;

	setp.lt.u32	%p5657, %r37188, -209382721;
	@%p5657 bra 	BB5_5215;

	setp.gt.u32	%p5658, %r37187, 1731252896;
	@%p5658 bra 	BB5_5214;

	setp.lt.u32	%p5659, %r37187, 1731252896;
	@%p5659 bra 	BB5_5215;

	setp.gt.u32	%p5660, %r37186, -156174812;
	@%p5660 bra 	BB5_5214;

	setp.lt.u32	%p5661, %r37186, -156174812;
	@%p5661 bra 	BB5_5215;

	setp.gt.u32	%p5662, %r37185, 514588670;
	@%p5662 bra 	BB5_5214;

	setp.lt.u32	%p5663, %r37185, 514588670;
	@%p5663 bra 	BB5_5215;

	setp.gt.u32	%p5664, %r37184, -1319895041;
	@%p5664 bra 	BB5_5214;

	setp.lt.u32	%p5665, %r37184, -1319895041;
	@%p5665 bra 	BB5_5215;

	setp.gt.u32	%p5666, %r37183, -1174470657;
	@%p5666 bra 	BB5_5214;

	setp.lt.u32	%p5667, %r37183, -1174470657;
	setp.lt.u32	%p5668, %r37182, -21845;
	or.pred  	%p5669, %p5667, %p5668;
	@%p5669 bra 	BB5_5215;

BB5_5214:
	mov.u32 	%r37230, -21845;
	mov.u32 	%r37231, -1174470657;
	mov.u32 	%r37232, -1319895041;
	mov.u32 	%r37233, 514588670;
	mov.u32 	%r37234, -156174812;
	mov.u32 	%r37235, 1731252896;
	mov.u32 	%r37236, -209382721;
	mov.u32 	%r37237, 1685539716;
	mov.u32 	%r37238, 1129032919;
	mov.u32 	%r37239, 1260103606;
	mov.u32 	%r37240, 964683418;
	mov.u32 	%r37241, 436277738;
	// inline asm
	sub.cc.u32 %r37182, %r37182, %r37230;
subc.cc.u32 %r37183, %r37183, %r37231;
subc.cc.u32 %r37184, %r37184, %r37232;
subc.cc.u32 %r37185, %r37185, %r37233;
subc.cc.u32 %r37186, %r37186, %r37234;
subc.cc.u32 %r37187, %r37187, %r37235;
subc.cc.u32 %r37188, %r37188, %r37236;
subc.cc.u32 %r37189, %r37189, %r37237;
subc.cc.u32 %r37190, %r37190, %r37238;
subc.cc.u32 %r37191, %r37191, %r37239;
subc.cc.u32 %r37192, %r37192, %r37240;
subc.u32 %r37193, %r37193, %r37241;

	// inline asm

BB5_5215:
	mov.u32 	%r37263, %r51174;
	mov.u32 	%r37258, %r51169;
	mov.u32 	%r37265, %r51176;
	mov.u32 	%r37260, %r51171;
	mov.u32 	%r37255, %r51166;
	mov.u32 	%r37262, %r51173;
	mov.u32 	%r37257, %r51168;
	mov.u32 	%r37264, %r51175;
	mov.u32 	%r37259, %r51170;
	mov.u32 	%r37254, %r51165;
	mov.u32 	%r37261, %r51172;
	mov.u32 	%r37256, %r51167;
	// inline asm
	sub.cc.u32 %r37254, %r37254, %r51177;
subc.cc.u32 %r37255, %r37255, %r51178;
subc.cc.u32 %r37256, %r37256, %r51179;
subc.cc.u32 %r37257, %r37257, %r51180;
subc.cc.u32 %r37258, %r37258, %r51181;
subc.cc.u32 %r37259, %r37259, %r51182;
subc.cc.u32 %r37260, %r37260, %r51183;
subc.cc.u32 %r37261, %r37261, %r51184;
subc.cc.u32 %r37262, %r37262, %r51185;
subc.cc.u32 %r37263, %r37263, %r51186;
subc.cc.u32 %r37264, %r37264, %r51187;
subc.u32 %r37265, %r37265, %r51188;

	// inline asm
	setp.gt.u32	%p5670, %r51176, %r51188;
	@%p5670 bra 	BB5_5238;

	setp.lt.u32	%p5671, %r51176, %r51188;
	@%p5671 bra 	BB5_5237;

	setp.gt.u32	%p5672, %r51175, %r51187;
	@%p5672 bra 	BB5_5238;

	setp.lt.u32	%p5673, %r51175, %r51187;
	@%p5673 bra 	BB5_5237;

	setp.gt.u32	%p5674, %r51174, %r51186;
	@%p5674 bra 	BB5_5238;

	setp.lt.u32	%p5675, %r51174, %r51186;
	@%p5675 bra 	BB5_5237;

	setp.gt.u32	%p5676, %r51173, %r51185;
	@%p5676 bra 	BB5_5238;

	setp.lt.u32	%p5677, %r51173, %r51185;
	@%p5677 bra 	BB5_5237;

	setp.gt.u32	%p5678, %r51172, %r51184;
	@%p5678 bra 	BB5_5238;

	setp.lt.u32	%p5679, %r51172, %r51184;
	@%p5679 bra 	BB5_5237;

	setp.gt.u32	%p5680, %r51171, %r51183;
	@%p5680 bra 	BB5_5238;

	setp.lt.u32	%p5681, %r51171, %r51183;
	@%p5681 bra 	BB5_5237;

	setp.gt.u32	%p5682, %r51170, %r51182;
	@%p5682 bra 	BB5_5238;

	setp.lt.u32	%p5683, %r51170, %r51182;
	@%p5683 bra 	BB5_5237;

	setp.gt.u32	%p5684, %r51169, %r51181;
	@%p5684 bra 	BB5_5238;

	setp.lt.u32	%p5685, %r51169, %r51181;
	@%p5685 bra 	BB5_5237;

	setp.gt.u32	%p5686, %r51168, %r51180;
	@%p5686 bra 	BB5_5238;

	setp.lt.u32	%p5687, %r51168, %r51180;
	@%p5687 bra 	BB5_5237;

	setp.gt.u32	%p5688, %r51167, %r51179;
	@%p5688 bra 	BB5_5238;

	setp.lt.u32	%p5689, %r51167, %r51179;
	@%p5689 bra 	BB5_5237;

	setp.gt.u32	%p5690, %r51166, %r51178;
	@%p5690 bra 	BB5_5238;

	setp.ge.u32	%p5691, %r51166, %r51178;
	setp.ge.u32	%p5692, %r51165, %r51177;
	and.pred  	%p5693, %p5691, %p5692;
	@%p5693 bra 	BB5_5238;

BB5_5237:
	mov.u32 	%r37302, -21845;
	mov.u32 	%r37303, -1174470657;
	mov.u32 	%r37304, -1319895041;
	mov.u32 	%r37305, 514588670;
	mov.u32 	%r37306, -156174812;
	mov.u32 	%r37307, 1731252896;
	mov.u32 	%r37308, -209382721;
	mov.u32 	%r37309, 1685539716;
	mov.u32 	%r37310, 1129032919;
	mov.u32 	%r37311, 1260103606;
	mov.u32 	%r37312, 964683418;
	mov.u32 	%r37313, 436277738;
	// inline asm
	add.cc.u32 %r37254, %r37254, %r37302;
addc.cc.u32 %r37255, %r37255, %r37303;
addc.cc.u32 %r37256, %r37256, %r37304;
addc.cc.u32 %r37257, %r37257, %r37305;
addc.cc.u32 %r37258, %r37258, %r37306;
addc.cc.u32 %r37259, %r37259, %r37307;
addc.cc.u32 %r37260, %r37260, %r37308;
addc.cc.u32 %r37261, %r37261, %r37309;
addc.cc.u32 %r37262, %r37262, %r37310;
addc.cc.u32 %r37263, %r37263, %r37311;
addc.cc.u32 %r37264, %r37264, %r37312;
addc.u32 %r37265, %r37265, %r37313;

	// inline asm

BB5_5238:
	// Callseq Start 222
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r37254;
	st.param.b32	[param0+4], %r37255;
	st.param.b32	[param0+8], %r37256;
	st.param.b32	[param0+12], %r37257;
	st.param.b32	[param0+16], %r37258;
	st.param.b32	[param0+20], %r37259;
	st.param.b32	[param0+24], %r37260;
	st.param.b32	[param0+28], %r37261;
	st.param.b32	[param0+32], %r37262;
	st.param.b32	[param0+36], %r37263;
	st.param.b32	[param0+40], %r37264;
	st.param.b32	[param0+44], %r37265;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r37182;
	st.param.b32	[param1+4], %r37183;
	st.param.b32	[param1+8], %r37184;
	st.param.b32	[param1+12], %r37185;
	st.param.b32	[param1+16], %r37186;
	st.param.b32	[param1+20], %r37187;
	st.param.b32	[param1+24], %r37188;
	st.param.b32	[param1+28], %r37189;
	st.param.b32	[param1+32], %r37190;
	st.param.b32	[param1+36], %r37191;
	st.param.b32	[param1+40], %r37192;
	st.param.b32	[param1+44], %r37193;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r12343, [retval0+0];
	ld.param.b32	%r12344, [retval0+4];
	ld.param.b32	%r12345, [retval0+8];
	ld.param.b32	%r12346, [retval0+12];
	ld.param.b32	%r12347, [retval0+16];
	ld.param.b32	%r12348, [retval0+20];
	ld.param.b32	%r12349, [retval0+24];
	ld.param.b32	%r12350, [retval0+28];
	ld.param.b32	%r12351, [retval0+32];
	ld.param.b32	%r12352, [retval0+36];
	ld.param.b32	%r12353, [retval0+40];
	ld.param.b32	%r12354, [retval0+44];
	
	//{
	}// Callseq End 222
	shl.b32 	%r37326, %r12258, 1;
	shr.u32 	%r37327, %r12257, 31;
	or.b32  	%r50553, %r37327, %r37326;
	shl.b32 	%r37328, %r12257, 1;
	shr.u32 	%r37329, %r12256, 31;
	or.b32  	%r50554, %r37329, %r37328;
	shl.b32 	%r37330, %r12256, 1;
	shr.u32 	%r37331, %r12255, 31;
	or.b32  	%r50555, %r37331, %r37330;
	shl.b32 	%r37332, %r12255, 1;
	shr.u32 	%r37333, %r12254, 31;
	or.b32  	%r50556, %r37333, %r37332;
	shl.b32 	%r37334, %r12254, 1;
	shr.u32 	%r37335, %r12253, 31;
	or.b32  	%r50557, %r37335, %r37334;
	shl.b32 	%r37336, %r12253, 1;
	shr.u32 	%r37337, %r12252, 31;
	or.b32  	%r50558, %r37337, %r37336;
	shl.b32 	%r37338, %r12252, 1;
	shr.u32 	%r37339, %r12251, 31;
	or.b32  	%r50559, %r37339, %r37338;
	shl.b32 	%r37340, %r12251, 1;
	shr.u32 	%r37341, %r12250, 31;
	or.b32  	%r50560, %r37341, %r37340;
	shl.b32 	%r37342, %r12250, 1;
	shr.u32 	%r37343, %r12249, 31;
	or.b32  	%r50561, %r37343, %r37342;
	shl.b32 	%r37344, %r12249, 1;
	shr.u32 	%r37345, %r12248, 31;
	or.b32  	%r50562, %r37345, %r37344;
	shl.b32 	%r37346, %r12248, 1;
	shr.u32 	%r37347, %r12247, 31;
	or.b32  	%r50563, %r37347, %r37346;
	shl.b32 	%r50564, %r12247, 1;
	setp.gt.u32	%p5694, %r50553, 436277738;
	@%p5694 bra 	BB5_5260;

	setp.lt.u32	%p5695, %r50553, 436277738;
	@%p5695 bra 	BB5_5261;

	setp.gt.u32	%p5696, %r50554, 964683418;
	@%p5696 bra 	BB5_5260;

	setp.lt.u32	%p5697, %r50554, 964683418;
	@%p5697 bra 	BB5_5261;

	setp.gt.u32	%p5698, %r50555, 1260103606;
	@%p5698 bra 	BB5_5260;

	setp.lt.u32	%p5699, %r50555, 1260103606;
	@%p5699 bra 	BB5_5261;

	setp.gt.u32	%p5700, %r50556, 1129032919;
	@%p5700 bra 	BB5_5260;

	setp.lt.u32	%p5701, %r50556, 1129032919;
	@%p5701 bra 	BB5_5261;

	setp.gt.u32	%p5702, %r50557, 1685539716;
	@%p5702 bra 	BB5_5260;

	setp.lt.u32	%p5703, %r50557, 1685539716;
	@%p5703 bra 	BB5_5261;

	setp.gt.u32	%p5704, %r50558, -209382721;
	@%p5704 bra 	BB5_5260;

	setp.lt.u32	%p5705, %r50558, -209382721;
	@%p5705 bra 	BB5_5261;

	setp.gt.u32	%p5706, %r50559, 1731252896;
	@%p5706 bra 	BB5_5260;

	setp.lt.u32	%p5707, %r50559, 1731252896;
	@%p5707 bra 	BB5_5261;

	setp.gt.u32	%p5708, %r50560, -156174812;
	@%p5708 bra 	BB5_5260;

	setp.lt.u32	%p5709, %r50560, -156174812;
	@%p5709 bra 	BB5_5261;

	setp.gt.u32	%p5710, %r50561, 514588670;
	@%p5710 bra 	BB5_5260;

	setp.lt.u32	%p5711, %r50561, 514588670;
	@%p5711 bra 	BB5_5261;

	setp.gt.u32	%p5712, %r50562, -1319895041;
	@%p5712 bra 	BB5_5260;

	setp.lt.u32	%p5713, %r50562, -1319895041;
	@%p5713 bra 	BB5_5261;

	setp.gt.u32	%p5714, %r50563, -1174470657;
	@%p5714 bra 	BB5_5260;

	setp.lt.u32	%p5715, %r50563, -1174470657;
	setp.lt.u32	%p5716, %r50564, -21845;
	or.pred  	%p5717, %p5715, %p5716;
	@%p5717 bra 	BB5_5261;

BB5_5260:
	mov.u32 	%r37360, -21845;
	mov.u32 	%r37361, -1174470657;
	mov.u32 	%r37362, -1319895041;
	mov.u32 	%r37363, 514588670;
	mov.u32 	%r37364, -156174812;
	mov.u32 	%r37365, 1731252896;
	mov.u32 	%r37366, -209382721;
	mov.u32 	%r37367, 1685539716;
	mov.u32 	%r37368, 1129032919;
	mov.u32 	%r37369, 1260103606;
	mov.u32 	%r37370, 964683418;
	mov.u32 	%r37371, 436277738;
	// inline asm
	sub.cc.u32 %r50564, %r50564, %r37360;
subc.cc.u32 %r50563, %r50563, %r37361;
subc.cc.u32 %r50562, %r50562, %r37362;
subc.cc.u32 %r50561, %r50561, %r37363;
subc.cc.u32 %r50560, %r50560, %r37364;
subc.cc.u32 %r50559, %r50559, %r37365;
subc.cc.u32 %r50558, %r50558, %r37366;
subc.cc.u32 %r50557, %r50557, %r37367;
subc.cc.u32 %r50556, %r50556, %r37368;
subc.cc.u32 %r50555, %r50555, %r37369;
subc.cc.u32 %r50554, %r50554, %r37370;
subc.u32 %r50553, %r50553, %r37371;

	// inline asm

BB5_5261:
	// Callseq Start 223
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r51189;
	st.param.b32	[param0+4], %r51190;
	st.param.b32	[param0+8], %r51191;
	st.param.b32	[param0+12], %r51192;
	st.param.b32	[param0+16], %r51193;
	st.param.b32	[param0+20], %r51194;
	st.param.b32	[param0+24], %r51195;
	st.param.b32	[param0+28], %r51196;
	st.param.b32	[param0+32], %r51197;
	st.param.b32	[param0+36], %r51198;
	st.param.b32	[param0+40], %r51199;
	st.param.b32	[param0+44], %r51200;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r51201;
	st.param.b32	[param1+4], %r51202;
	st.param.b32	[param1+8], %r51203;
	st.param.b32	[param1+12], %r51204;
	st.param.b32	[param1+16], %r51205;
	st.param.b32	[param1+20], %r51206;
	st.param.b32	[param1+24], %r51207;
	st.param.b32	[param1+28], %r51208;
	st.param.b32	[param1+32], %r51209;
	st.param.b32	[param1+36], %r51210;
	st.param.b32	[param1+40], %r51211;
	st.param.b32	[param1+44], %r51212;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r12415, [retval0+0];
	ld.param.b32	%r12416, [retval0+4];
	ld.param.b32	%r12417, [retval0+8];
	ld.param.b32	%r12418, [retval0+12];
	ld.param.b32	%r12419, [retval0+16];
	ld.param.b32	%r12420, [retval0+20];
	ld.param.b32	%r12421, [retval0+24];
	ld.param.b32	%r12422, [retval0+28];
	ld.param.b32	%r12423, [retval0+32];
	ld.param.b32	%r12424, [retval0+36];
	ld.param.b32	%r12425, [retval0+40];
	ld.param.b32	%r12426, [retval0+44];
	
	//{
	}// Callseq End 223
	mov.u32 	%r37395, %r51200;
	mov.u32 	%r37390, %r51195;
	mov.u32 	%r37385, %r51190;
	mov.u32 	%r37392, %r51197;
	mov.u32 	%r37387, %r51192;
	mov.u32 	%r37394, %r51199;
	mov.u32 	%r37389, %r51194;
	mov.u32 	%r37384, %r51189;
	mov.u32 	%r37391, %r51196;
	mov.u32 	%r37386, %r51191;
	mov.u32 	%r37393, %r51198;
	mov.u32 	%r37388, %r51193;
	// inline asm
	add.cc.u32 %r37384, %r37384, %r51201;
addc.cc.u32 %r37385, %r37385, %r51202;
addc.cc.u32 %r37386, %r37386, %r51203;
addc.cc.u32 %r37387, %r37387, %r51204;
addc.cc.u32 %r37388, %r37388, %r51205;
addc.cc.u32 %r37389, %r37389, %r51206;
addc.cc.u32 %r37390, %r37390, %r51207;
addc.cc.u32 %r37391, %r37391, %r51208;
addc.cc.u32 %r37392, %r37392, %r51209;
addc.cc.u32 %r37393, %r37393, %r51210;
addc.cc.u32 %r37394, %r37394, %r51211;
addc.u32 %r37395, %r37395, %r51212;

	// inline asm
	setp.gt.u32	%p5718, %r37395, 436277738;
	@%p5718 bra 	BB5_5283;

	setp.lt.u32	%p5719, %r37395, 436277738;
	@%p5719 bra 	BB5_5284;

	setp.gt.u32	%p5720, %r37394, 964683418;
	@%p5720 bra 	BB5_5283;

	setp.lt.u32	%p5721, %r37394, 964683418;
	@%p5721 bra 	BB5_5284;

	setp.gt.u32	%p5722, %r37393, 1260103606;
	@%p5722 bra 	BB5_5283;

	setp.lt.u32	%p5723, %r37393, 1260103606;
	@%p5723 bra 	BB5_5284;

	setp.gt.u32	%p5724, %r37392, 1129032919;
	@%p5724 bra 	BB5_5283;

	setp.lt.u32	%p5725, %r37392, 1129032919;
	@%p5725 bra 	BB5_5284;

	setp.gt.u32	%p5726, %r37391, 1685539716;
	@%p5726 bra 	BB5_5283;

	setp.lt.u32	%p5727, %r37391, 1685539716;
	@%p5727 bra 	BB5_5284;

	setp.gt.u32	%p5728, %r37390, -209382721;
	@%p5728 bra 	BB5_5283;

	setp.lt.u32	%p5729, %r37390, -209382721;
	@%p5729 bra 	BB5_5284;

	setp.gt.u32	%p5730, %r37389, 1731252896;
	@%p5730 bra 	BB5_5283;

	setp.lt.u32	%p5731, %r37389, 1731252896;
	@%p5731 bra 	BB5_5284;

	setp.gt.u32	%p5732, %r37388, -156174812;
	@%p5732 bra 	BB5_5283;

	setp.lt.u32	%p5733, %r37388, -156174812;
	@%p5733 bra 	BB5_5284;

	setp.gt.u32	%p5734, %r37387, 514588670;
	@%p5734 bra 	BB5_5283;

	setp.lt.u32	%p5735, %r37387, 514588670;
	@%p5735 bra 	BB5_5284;

	setp.gt.u32	%p5736, %r37386, -1319895041;
	@%p5736 bra 	BB5_5283;

	setp.lt.u32	%p5737, %r37386, -1319895041;
	@%p5737 bra 	BB5_5284;

	setp.gt.u32	%p5738, %r37385, -1174470657;
	@%p5738 bra 	BB5_5283;

	setp.lt.u32	%p5739, %r37385, -1174470657;
	setp.lt.u32	%p5740, %r37384, -21845;
	or.pred  	%p5741, %p5739, %p5740;
	@%p5741 bra 	BB5_5284;

BB5_5283:
	mov.u32 	%r37432, -21845;
	mov.u32 	%r37433, -1174470657;
	mov.u32 	%r37434, -1319895041;
	mov.u32 	%r37435, 514588670;
	mov.u32 	%r37436, -156174812;
	mov.u32 	%r37437, 1731252896;
	mov.u32 	%r37438, -209382721;
	mov.u32 	%r37439, 1685539716;
	mov.u32 	%r37440, 1129032919;
	mov.u32 	%r37441, 1260103606;
	mov.u32 	%r37442, 964683418;
	mov.u32 	%r37443, 436277738;
	// inline asm
	sub.cc.u32 %r37384, %r37384, %r37432;
subc.cc.u32 %r37385, %r37385, %r37433;
subc.cc.u32 %r37386, %r37386, %r37434;
subc.cc.u32 %r37387, %r37387, %r37435;
subc.cc.u32 %r37388, %r37388, %r37436;
subc.cc.u32 %r37389, %r37389, %r37437;
subc.cc.u32 %r37390, %r37390, %r37438;
subc.cc.u32 %r37391, %r37391, %r37439;
subc.cc.u32 %r37392, %r37392, %r37440;
subc.cc.u32 %r37393, %r37393, %r37441;
subc.cc.u32 %r37394, %r37394, %r37442;
subc.u32 %r37395, %r37395, %r37443;

	// inline asm

BB5_5284:
	mov.u32 	%r37467, %r51200;
	mov.u32 	%r37462, %r51195;
	mov.u32 	%r37457, %r51190;
	mov.u32 	%r37464, %r51197;
	mov.u32 	%r37459, %r51192;
	mov.u32 	%r37466, %r51199;
	mov.u32 	%r37461, %r51194;
	mov.u32 	%r37456, %r51189;
	mov.u32 	%r37463, %r51196;
	mov.u32 	%r37458, %r51191;
	mov.u32 	%r37465, %r51198;
	mov.u32 	%r37460, %r51193;
	// inline asm
	sub.cc.u32 %r37456, %r37456, %r51201;
subc.cc.u32 %r37457, %r37457, %r51202;
subc.cc.u32 %r37458, %r37458, %r51203;
subc.cc.u32 %r37459, %r37459, %r51204;
subc.cc.u32 %r37460, %r37460, %r51205;
subc.cc.u32 %r37461, %r37461, %r51206;
subc.cc.u32 %r37462, %r37462, %r51207;
subc.cc.u32 %r37463, %r37463, %r51208;
subc.cc.u32 %r37464, %r37464, %r51209;
subc.cc.u32 %r37465, %r37465, %r51210;
subc.cc.u32 %r37466, %r37466, %r51211;
subc.u32 %r37467, %r37467, %r51212;

	// inline asm
	setp.gt.u32	%p5742, %r51200, %r51212;
	@%p5742 bra 	BB5_5307;

	setp.lt.u32	%p5743, %r51200, %r51212;
	@%p5743 bra 	BB5_5306;

	setp.gt.u32	%p5744, %r51199, %r51211;
	@%p5744 bra 	BB5_5307;

	setp.lt.u32	%p5745, %r51199, %r51211;
	@%p5745 bra 	BB5_5306;

	setp.gt.u32	%p5746, %r51198, %r51210;
	@%p5746 bra 	BB5_5307;

	setp.lt.u32	%p5747, %r51198, %r51210;
	@%p5747 bra 	BB5_5306;

	setp.gt.u32	%p5748, %r51197, %r51209;
	@%p5748 bra 	BB5_5307;

	setp.lt.u32	%p5749, %r51197, %r51209;
	@%p5749 bra 	BB5_5306;

	setp.gt.u32	%p5750, %r51196, %r51208;
	@%p5750 bra 	BB5_5307;

	setp.lt.u32	%p5751, %r51196, %r51208;
	@%p5751 bra 	BB5_5306;

	setp.gt.u32	%p5752, %r51195, %r51207;
	@%p5752 bra 	BB5_5307;

	setp.lt.u32	%p5753, %r51195, %r51207;
	@%p5753 bra 	BB5_5306;

	setp.gt.u32	%p5754, %r51194, %r51206;
	@%p5754 bra 	BB5_5307;

	setp.lt.u32	%p5755, %r51194, %r51206;
	@%p5755 bra 	BB5_5306;

	setp.gt.u32	%p5756, %r51193, %r51205;
	@%p5756 bra 	BB5_5307;

	setp.lt.u32	%p5757, %r51193, %r51205;
	@%p5757 bra 	BB5_5306;

	setp.gt.u32	%p5758, %r51192, %r51204;
	@%p5758 bra 	BB5_5307;

	setp.lt.u32	%p5759, %r51192, %r51204;
	@%p5759 bra 	BB5_5306;

	setp.gt.u32	%p5760, %r51191, %r51203;
	@%p5760 bra 	BB5_5307;

	setp.lt.u32	%p5761, %r51191, %r51203;
	@%p5761 bra 	BB5_5306;

	setp.gt.u32	%p5762, %r51190, %r51202;
	@%p5762 bra 	BB5_5307;

	setp.ge.u32	%p5763, %r51190, %r51202;
	setp.ge.u32	%p5764, %r51189, %r51201;
	and.pred  	%p5765, %p5763, %p5764;
	@%p5765 bra 	BB5_5307;

BB5_5306:
	mov.u32 	%r37504, -21845;
	mov.u32 	%r37505, -1174470657;
	mov.u32 	%r37506, -1319895041;
	mov.u32 	%r37507, 514588670;
	mov.u32 	%r37508, -156174812;
	mov.u32 	%r37509, 1731252896;
	mov.u32 	%r37510, -209382721;
	mov.u32 	%r37511, 1685539716;
	mov.u32 	%r37512, 1129032919;
	mov.u32 	%r37513, 1260103606;
	mov.u32 	%r37514, 964683418;
	mov.u32 	%r37515, 436277738;
	// inline asm
	add.cc.u32 %r37456, %r37456, %r37504;
addc.cc.u32 %r37457, %r37457, %r37505;
addc.cc.u32 %r37458, %r37458, %r37506;
addc.cc.u32 %r37459, %r37459, %r37507;
addc.cc.u32 %r37460, %r37460, %r37508;
addc.cc.u32 %r37461, %r37461, %r37509;
addc.cc.u32 %r37462, %r37462, %r37510;
addc.cc.u32 %r37463, %r37463, %r37511;
addc.cc.u32 %r37464, %r37464, %r37512;
addc.cc.u32 %r37465, %r37465, %r37513;
addc.cc.u32 %r37466, %r37466, %r37514;
addc.u32 %r37467, %r37467, %r37515;

	// inline asm

BB5_5307:
	// Callseq Start 224
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r37456;
	st.param.b32	[param0+4], %r37457;
	st.param.b32	[param0+8], %r37458;
	st.param.b32	[param0+12], %r37459;
	st.param.b32	[param0+16], %r37460;
	st.param.b32	[param0+20], %r37461;
	st.param.b32	[param0+24], %r37462;
	st.param.b32	[param0+28], %r37463;
	st.param.b32	[param0+32], %r37464;
	st.param.b32	[param0+36], %r37465;
	st.param.b32	[param0+40], %r37466;
	st.param.b32	[param0+44], %r37467;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r37384;
	st.param.b32	[param1+4], %r37385;
	st.param.b32	[param1+8], %r37386;
	st.param.b32	[param1+12], %r37387;
	st.param.b32	[param1+16], %r37388;
	st.param.b32	[param1+20], %r37389;
	st.param.b32	[param1+24], %r37390;
	st.param.b32	[param1+28], %r37391;
	st.param.b32	[param1+32], %r37392;
	st.param.b32	[param1+36], %r37393;
	st.param.b32	[param1+40], %r37394;
	st.param.b32	[param1+44], %r37395;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r12511, [retval0+0];
	ld.param.b32	%r12512, [retval0+4];
	ld.param.b32	%r12513, [retval0+8];
	ld.param.b32	%r12514, [retval0+12];
	ld.param.b32	%r12515, [retval0+16];
	ld.param.b32	%r12516, [retval0+20];
	ld.param.b32	%r12517, [retval0+24];
	ld.param.b32	%r12518, [retval0+28];
	ld.param.b32	%r12519, [retval0+32];
	ld.param.b32	%r12520, [retval0+36];
	ld.param.b32	%r12521, [retval0+40];
	ld.param.b32	%r12522, [retval0+44];
	
	//{
	}// Callseq End 224
	shl.b32 	%r37528, %r12426, 1;
	shr.u32 	%r37529, %r12425, 31;
	or.b32  	%r50589, %r37529, %r37528;
	shl.b32 	%r37530, %r12425, 1;
	shr.u32 	%r37531, %r12424, 31;
	or.b32  	%r50590, %r37531, %r37530;
	shl.b32 	%r37532, %r12424, 1;
	shr.u32 	%r37533, %r12423, 31;
	or.b32  	%r50591, %r37533, %r37532;
	shl.b32 	%r37534, %r12423, 1;
	shr.u32 	%r37535, %r12422, 31;
	or.b32  	%r50592, %r37535, %r37534;
	shl.b32 	%r37536, %r12422, 1;
	shr.u32 	%r37537, %r12421, 31;
	or.b32  	%r50593, %r37537, %r37536;
	shl.b32 	%r37538, %r12421, 1;
	shr.u32 	%r37539, %r12420, 31;
	or.b32  	%r50594, %r37539, %r37538;
	shl.b32 	%r37540, %r12420, 1;
	shr.u32 	%r37541, %r12419, 31;
	or.b32  	%r50595, %r37541, %r37540;
	shl.b32 	%r37542, %r12419, 1;
	shr.u32 	%r37543, %r12418, 31;
	or.b32  	%r50596, %r37543, %r37542;
	shl.b32 	%r37544, %r12418, 1;
	shr.u32 	%r37545, %r12417, 31;
	or.b32  	%r50597, %r37545, %r37544;
	shl.b32 	%r37546, %r12417, 1;
	shr.u32 	%r37547, %r12416, 31;
	or.b32  	%r50598, %r37547, %r37546;
	shl.b32 	%r37548, %r12416, 1;
	shr.u32 	%r37549, %r12415, 31;
	or.b32  	%r50599, %r37549, %r37548;
	shl.b32 	%r50600, %r12415, 1;
	setp.gt.u32	%p5766, %r50589, 436277738;
	@%p5766 bra 	BB5_5329;

	setp.lt.u32	%p5767, %r50589, 436277738;
	@%p5767 bra 	BB5_5330;

	setp.gt.u32	%p5768, %r50590, 964683418;
	@%p5768 bra 	BB5_5329;

	setp.lt.u32	%p5769, %r50590, 964683418;
	@%p5769 bra 	BB5_5330;

	setp.gt.u32	%p5770, %r50591, 1260103606;
	@%p5770 bra 	BB5_5329;

	setp.lt.u32	%p5771, %r50591, 1260103606;
	@%p5771 bra 	BB5_5330;

	setp.gt.u32	%p5772, %r50592, 1129032919;
	@%p5772 bra 	BB5_5329;

	setp.lt.u32	%p5773, %r50592, 1129032919;
	@%p5773 bra 	BB5_5330;

	setp.gt.u32	%p5774, %r50593, 1685539716;
	@%p5774 bra 	BB5_5329;

	setp.lt.u32	%p5775, %r50593, 1685539716;
	@%p5775 bra 	BB5_5330;

	setp.gt.u32	%p5776, %r50594, -209382721;
	@%p5776 bra 	BB5_5329;

	setp.lt.u32	%p5777, %r50594, -209382721;
	@%p5777 bra 	BB5_5330;

	setp.gt.u32	%p5778, %r50595, 1731252896;
	@%p5778 bra 	BB5_5329;

	setp.lt.u32	%p5779, %r50595, 1731252896;
	@%p5779 bra 	BB5_5330;

	setp.gt.u32	%p5780, %r50596, -156174812;
	@%p5780 bra 	BB5_5329;

	setp.lt.u32	%p5781, %r50596, -156174812;
	@%p5781 bra 	BB5_5330;

	setp.gt.u32	%p5782, %r50597, 514588670;
	@%p5782 bra 	BB5_5329;

	setp.lt.u32	%p5783, %r50597, 514588670;
	@%p5783 bra 	BB5_5330;

	setp.gt.u32	%p5784, %r50598, -1319895041;
	@%p5784 bra 	BB5_5329;

	setp.lt.u32	%p5785, %r50598, -1319895041;
	@%p5785 bra 	BB5_5330;

	setp.gt.u32	%p5786, %r50599, -1174470657;
	@%p5786 bra 	BB5_5329;

	setp.lt.u32	%p5787, %r50599, -1174470657;
	setp.lt.u32	%p5788, %r50600, -21845;
	or.pred  	%p5789, %p5787, %p5788;
	@%p5789 bra 	BB5_5330;

BB5_5329:
	mov.u32 	%r37562, -21845;
	mov.u32 	%r37563, -1174470657;
	mov.u32 	%r37564, -1319895041;
	mov.u32 	%r37565, 514588670;
	mov.u32 	%r37566, -156174812;
	mov.u32 	%r37567, 1731252896;
	mov.u32 	%r37568, -209382721;
	mov.u32 	%r37569, 1685539716;
	mov.u32 	%r37570, 1129032919;
	mov.u32 	%r37571, 1260103606;
	mov.u32 	%r37572, 964683418;
	mov.u32 	%r37573, 436277738;
	// inline asm
	sub.cc.u32 %r50600, %r50600, %r37562;
subc.cc.u32 %r50599, %r50599, %r37563;
subc.cc.u32 %r50598, %r50598, %r37564;
subc.cc.u32 %r50597, %r50597, %r37565;
subc.cc.u32 %r50596, %r50596, %r37566;
subc.cc.u32 %r50595, %r50595, %r37567;
subc.cc.u32 %r50594, %r50594, %r37568;
subc.cc.u32 %r50593, %r50593, %r37569;
subc.cc.u32 %r50592, %r50592, %r37570;
subc.cc.u32 %r50591, %r50591, %r37571;
subc.cc.u32 %r50590, %r50590, %r37572;
subc.u32 %r50589, %r50589, %r37573;

	// inline asm

BB5_5330:
	// Callseq Start 225
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r12511;
	st.param.b32	[param0+4], %r12512;
	st.param.b32	[param0+8], %r12513;
	st.param.b32	[param0+12], %r12514;
	st.param.b32	[param0+16], %r12515;
	st.param.b32	[param0+20], %r12516;
	st.param.b32	[param0+24], %r12517;
	st.param.b32	[param0+28], %r12518;
	st.param.b32	[param0+32], %r12519;
	st.param.b32	[param0+36], %r12520;
	st.param.b32	[param0+40], %r12521;
	st.param.b32	[param0+44], %r12522;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r50600;
	st.param.b32	[param1+4], %r50599;
	st.param.b32	[param1+8], %r50598;
	st.param.b32	[param1+12], %r50597;
	st.param.b32	[param1+16], %r50596;
	st.param.b32	[param1+20], %r50595;
	st.param.b32	[param1+24], %r50594;
	st.param.b32	[param1+28], %r50593;
	st.param.b32	[param1+32], %r50592;
	st.param.b32	[param1+36], %r50591;
	st.param.b32	[param1+40], %r50590;
	st.param.b32	[param1+44], %r50589;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r12559, [retval0+0];
	ld.param.b32	%r12560, [retval0+4];
	ld.param.b32	%r12561, [retval0+8];
	ld.param.b32	%r12562, [retval0+12];
	ld.param.b32	%r12563, [retval0+16];
	ld.param.b32	%r12564, [retval0+20];
	ld.param.b32	%r12565, [retval0+24];
	ld.param.b32	%r12566, [retval0+28];
	ld.param.b32	%r12567, [retval0+32];
	ld.param.b32	%r12568, [retval0+36];
	ld.param.b32	%r12569, [retval0+40];
	ld.param.b32	%r12570, [retval0+44];
	
	//{
	}// Callseq End 225
	mov.u32 	%r37591, %r12516;
	mov.u32 	%r37586, %r12511;
	mov.u32 	%r37593, %r12518;
	mov.u32 	%r37588, %r12513;
	mov.u32 	%r37595, %r12520;
	mov.u32 	%r37590, %r12515;
	mov.u32 	%r37597, %r12522;
	mov.u32 	%r37592, %r12517;
	mov.u32 	%r37587, %r12512;
	mov.u32 	%r37594, %r12519;
	mov.u32 	%r37589, %r12514;
	mov.u32 	%r37596, %r12521;
	// inline asm
	add.cc.u32 %r37586, %r37586, %r50600;
addc.cc.u32 %r37587, %r37587, %r50599;
addc.cc.u32 %r37588, %r37588, %r50598;
addc.cc.u32 %r37589, %r37589, %r50597;
addc.cc.u32 %r37590, %r37590, %r50596;
addc.cc.u32 %r37591, %r37591, %r50595;
addc.cc.u32 %r37592, %r37592, %r50594;
addc.cc.u32 %r37593, %r37593, %r50593;
addc.cc.u32 %r37594, %r37594, %r50592;
addc.cc.u32 %r37595, %r37595, %r50591;
addc.cc.u32 %r37596, %r37596, %r50590;
addc.u32 %r37597, %r37597, %r50589;

	// inline asm
	setp.gt.u32	%p5790, %r37597, 436277738;
	@%p5790 bra 	BB5_5352;

	setp.lt.u32	%p5791, %r37597, 436277738;
	@%p5791 bra 	BB5_5353;

	setp.gt.u32	%p5792, %r37596, 964683418;
	@%p5792 bra 	BB5_5352;

	setp.lt.u32	%p5793, %r37596, 964683418;
	@%p5793 bra 	BB5_5353;

	setp.gt.u32	%p5794, %r37595, 1260103606;
	@%p5794 bra 	BB5_5352;

	setp.lt.u32	%p5795, %r37595, 1260103606;
	@%p5795 bra 	BB5_5353;

	setp.gt.u32	%p5796, %r37594, 1129032919;
	@%p5796 bra 	BB5_5352;

	setp.lt.u32	%p5797, %r37594, 1129032919;
	@%p5797 bra 	BB5_5353;

	setp.gt.u32	%p5798, %r37593, 1685539716;
	@%p5798 bra 	BB5_5352;

	setp.lt.u32	%p5799, %r37593, 1685539716;
	@%p5799 bra 	BB5_5353;

	setp.gt.u32	%p5800, %r37592, -209382721;
	@%p5800 bra 	BB5_5352;

	setp.lt.u32	%p5801, %r37592, -209382721;
	@%p5801 bra 	BB5_5353;

	setp.gt.u32	%p5802, %r37591, 1731252896;
	@%p5802 bra 	BB5_5352;

	setp.lt.u32	%p5803, %r37591, 1731252896;
	@%p5803 bra 	BB5_5353;

	setp.gt.u32	%p5804, %r37590, -156174812;
	@%p5804 bra 	BB5_5352;

	setp.lt.u32	%p5805, %r37590, -156174812;
	@%p5805 bra 	BB5_5353;

	setp.gt.u32	%p5806, %r37589, 514588670;
	@%p5806 bra 	BB5_5352;

	setp.lt.u32	%p5807, %r37589, 514588670;
	@%p5807 bra 	BB5_5353;

	setp.gt.u32	%p5808, %r37588, -1319895041;
	@%p5808 bra 	BB5_5352;

	setp.lt.u32	%p5809, %r37588, -1319895041;
	@%p5809 bra 	BB5_5353;

	setp.gt.u32	%p5810, %r37587, -1174470657;
	@%p5810 bra 	BB5_5352;

	setp.lt.u32	%p5811, %r37587, -1174470657;
	setp.lt.u32	%p5812, %r37586, -21845;
	or.pred  	%p5813, %p5811, %p5812;
	@%p5813 bra 	BB5_5353;

BB5_5352:
	mov.u32 	%r37634, -21845;
	mov.u32 	%r37635, -1174470657;
	mov.u32 	%r37636, -1319895041;
	mov.u32 	%r37637, 514588670;
	mov.u32 	%r37638, -156174812;
	mov.u32 	%r37639, 1731252896;
	mov.u32 	%r37640, -209382721;
	mov.u32 	%r37641, 1685539716;
	mov.u32 	%r37642, 1129032919;
	mov.u32 	%r37643, 1260103606;
	mov.u32 	%r37644, 964683418;
	mov.u32 	%r37645, 436277738;
	// inline asm
	sub.cc.u32 %r37586, %r37586, %r37634;
subc.cc.u32 %r37587, %r37587, %r37635;
subc.cc.u32 %r37588, %r37588, %r37636;
subc.cc.u32 %r37589, %r37589, %r37637;
subc.cc.u32 %r37590, %r37590, %r37638;
subc.cc.u32 %r37591, %r37591, %r37639;
subc.cc.u32 %r37592, %r37592, %r37640;
subc.cc.u32 %r37593, %r37593, %r37641;
subc.cc.u32 %r37594, %r37594, %r37642;
subc.cc.u32 %r37595, %r37595, %r37643;
subc.cc.u32 %r37596, %r37596, %r37644;
subc.u32 %r37597, %r37597, %r37645;

	// inline asm

BB5_5353:
	mov.u32 	%r37663, %r12516;
	mov.u32 	%r37658, %r12511;
	mov.u32 	%r37665, %r12518;
	mov.u32 	%r37660, %r12513;
	mov.u32 	%r37667, %r12520;
	mov.u32 	%r37662, %r12515;
	mov.u32 	%r37669, %r12522;
	mov.u32 	%r37664, %r12517;
	mov.u32 	%r37659, %r12512;
	mov.u32 	%r37666, %r12519;
	mov.u32 	%r37661, %r12514;
	mov.u32 	%r37668, %r12521;
	// inline asm
	sub.cc.u32 %r37658, %r37658, %r50600;
subc.cc.u32 %r37659, %r37659, %r50599;
subc.cc.u32 %r37660, %r37660, %r50598;
subc.cc.u32 %r37661, %r37661, %r50597;
subc.cc.u32 %r37662, %r37662, %r50596;
subc.cc.u32 %r37663, %r37663, %r50595;
subc.cc.u32 %r37664, %r37664, %r50594;
subc.cc.u32 %r37665, %r37665, %r50593;
subc.cc.u32 %r37666, %r37666, %r50592;
subc.cc.u32 %r37667, %r37667, %r50591;
subc.cc.u32 %r37668, %r37668, %r50590;
subc.u32 %r37669, %r37669, %r50589;

	// inline asm
	setp.gt.u32	%p5814, %r12522, %r50589;
	@%p5814 bra 	BB5_5376;

	setp.lt.u32	%p5815, %r12522, %r50589;
	@%p5815 bra 	BB5_5375;

	setp.gt.u32	%p5816, %r12521, %r50590;
	@%p5816 bra 	BB5_5376;

	setp.lt.u32	%p5817, %r12521, %r50590;
	@%p5817 bra 	BB5_5375;

	setp.gt.u32	%p5818, %r12520, %r50591;
	@%p5818 bra 	BB5_5376;

	setp.lt.u32	%p5819, %r12520, %r50591;
	@%p5819 bra 	BB5_5375;

	setp.gt.u32	%p5820, %r12519, %r50592;
	@%p5820 bra 	BB5_5376;

	setp.lt.u32	%p5821, %r12519, %r50592;
	@%p5821 bra 	BB5_5375;

	setp.gt.u32	%p5822, %r12518, %r50593;
	@%p5822 bra 	BB5_5376;

	setp.lt.u32	%p5823, %r12518, %r50593;
	@%p5823 bra 	BB5_5375;

	setp.gt.u32	%p5824, %r12517, %r50594;
	@%p5824 bra 	BB5_5376;

	setp.lt.u32	%p5825, %r12517, %r50594;
	@%p5825 bra 	BB5_5375;

	setp.gt.u32	%p5826, %r12516, %r50595;
	@%p5826 bra 	BB5_5376;

	setp.lt.u32	%p5827, %r12516, %r50595;
	@%p5827 bra 	BB5_5375;

	setp.gt.u32	%p5828, %r12515, %r50596;
	@%p5828 bra 	BB5_5376;

	setp.lt.u32	%p5829, %r12515, %r50596;
	@%p5829 bra 	BB5_5375;

	setp.gt.u32	%p5830, %r12514, %r50597;
	@%p5830 bra 	BB5_5376;

	setp.lt.u32	%p5831, %r12514, %r50597;
	@%p5831 bra 	BB5_5375;

	setp.gt.u32	%p5832, %r12513, %r50598;
	@%p5832 bra 	BB5_5376;

	setp.lt.u32	%p5833, %r12513, %r50598;
	@%p5833 bra 	BB5_5375;

	setp.gt.u32	%p5834, %r12512, %r50599;
	@%p5834 bra 	BB5_5376;

	setp.ge.u32	%p5835, %r12512, %r50599;
	setp.ge.u32	%p5836, %r12511, %r50600;
	and.pred  	%p5837, %p5835, %p5836;
	@%p5837 bra 	BB5_5376;

BB5_5375:
	mov.u32 	%r37706, -21845;
	mov.u32 	%r37707, -1174470657;
	mov.u32 	%r37708, -1319895041;
	mov.u32 	%r37709, 514588670;
	mov.u32 	%r37710, -156174812;
	mov.u32 	%r37711, 1731252896;
	mov.u32 	%r37712, -209382721;
	mov.u32 	%r37713, 1685539716;
	mov.u32 	%r37714, 1129032919;
	mov.u32 	%r37715, 1260103606;
	mov.u32 	%r37716, 964683418;
	mov.u32 	%r37717, 436277738;
	// inline asm
	add.cc.u32 %r37658, %r37658, %r37706;
addc.cc.u32 %r37659, %r37659, %r37707;
addc.cc.u32 %r37660, %r37660, %r37708;
addc.cc.u32 %r37661, %r37661, %r37709;
addc.cc.u32 %r37662, %r37662, %r37710;
addc.cc.u32 %r37663, %r37663, %r37711;
addc.cc.u32 %r37664, %r37664, %r37712;
addc.cc.u32 %r37665, %r37665, %r37713;
addc.cc.u32 %r37666, %r37666, %r37714;
addc.cc.u32 %r37667, %r37667, %r37715;
addc.cc.u32 %r37668, %r37668, %r37716;
addc.u32 %r37669, %r37669, %r37717;

	// inline asm

BB5_5376:
	// Callseq Start 226
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r37658;
	st.param.b32	[param0+4], %r37659;
	st.param.b32	[param0+8], %r37660;
	st.param.b32	[param0+12], %r37661;
	st.param.b32	[param0+16], %r37662;
	st.param.b32	[param0+20], %r37663;
	st.param.b32	[param0+24], %r37664;
	st.param.b32	[param0+28], %r37665;
	st.param.b32	[param0+32], %r37666;
	st.param.b32	[param0+36], %r37667;
	st.param.b32	[param0+40], %r37668;
	st.param.b32	[param0+44], %r37669;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r37586;
	st.param.b32	[param1+4], %r37587;
	st.param.b32	[param1+8], %r37588;
	st.param.b32	[param1+12], %r37589;
	st.param.b32	[param1+16], %r37590;
	st.param.b32	[param1+20], %r37591;
	st.param.b32	[param1+24], %r37592;
	st.param.b32	[param1+28], %r37593;
	st.param.b32	[param1+32], %r37594;
	st.param.b32	[param1+36], %r37595;
	st.param.b32	[param1+40], %r37596;
	st.param.b32	[param1+44], %r37597;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r12655, [retval0+0];
	ld.param.b32	%r12656, [retval0+4];
	ld.param.b32	%r12657, [retval0+8];
	ld.param.b32	%r12658, [retval0+12];
	ld.param.b32	%r12659, [retval0+16];
	ld.param.b32	%r12660, [retval0+20];
	ld.param.b32	%r12661, [retval0+24];
	ld.param.b32	%r12662, [retval0+28];
	ld.param.b32	%r12663, [retval0+32];
	ld.param.b32	%r12664, [retval0+36];
	ld.param.b32	%r12665, [retval0+40];
	ld.param.b32	%r12666, [retval0+44];
	
	//{
	}// Callseq End 226
	shl.b32 	%r37730, %r12570, 1;
	shr.u32 	%r37731, %r12569, 31;
	or.b32  	%r50625, %r37731, %r37730;
	shl.b32 	%r37732, %r12569, 1;
	shr.u32 	%r37733, %r12568, 31;
	or.b32  	%r50626, %r37733, %r37732;
	shl.b32 	%r37734, %r12568, 1;
	shr.u32 	%r37735, %r12567, 31;
	or.b32  	%r50627, %r37735, %r37734;
	shl.b32 	%r37736, %r12567, 1;
	shr.u32 	%r37737, %r12566, 31;
	or.b32  	%r50628, %r37737, %r37736;
	shl.b32 	%r37738, %r12566, 1;
	shr.u32 	%r37739, %r12565, 31;
	or.b32  	%r50629, %r37739, %r37738;
	shl.b32 	%r37740, %r12565, 1;
	shr.u32 	%r37741, %r12564, 31;
	or.b32  	%r50630, %r37741, %r37740;
	shl.b32 	%r37742, %r12564, 1;
	shr.u32 	%r37743, %r12563, 31;
	or.b32  	%r50631, %r37743, %r37742;
	shl.b32 	%r37744, %r12563, 1;
	shr.u32 	%r37745, %r12562, 31;
	or.b32  	%r50632, %r37745, %r37744;
	shl.b32 	%r37746, %r12562, 1;
	shr.u32 	%r37747, %r12561, 31;
	or.b32  	%r50633, %r37747, %r37746;
	shl.b32 	%r37748, %r12561, 1;
	shr.u32 	%r37749, %r12560, 31;
	or.b32  	%r50634, %r37749, %r37748;
	shl.b32 	%r37750, %r12560, 1;
	shr.u32 	%r37751, %r12559, 31;
	or.b32  	%r50635, %r37751, %r37750;
	shl.b32 	%r50636, %r12559, 1;
	setp.gt.u32	%p5838, %r50625, 436277738;
	@%p5838 bra 	BB5_5398;

	setp.lt.u32	%p5839, %r50625, 436277738;
	@%p5839 bra 	BB5_5399;

	setp.gt.u32	%p5840, %r50626, 964683418;
	@%p5840 bra 	BB5_5398;

	setp.lt.u32	%p5841, %r50626, 964683418;
	@%p5841 bra 	BB5_5399;

	setp.gt.u32	%p5842, %r50627, 1260103606;
	@%p5842 bra 	BB5_5398;

	setp.lt.u32	%p5843, %r50627, 1260103606;
	@%p5843 bra 	BB5_5399;

	setp.gt.u32	%p5844, %r50628, 1129032919;
	@%p5844 bra 	BB5_5398;

	setp.lt.u32	%p5845, %r50628, 1129032919;
	@%p5845 bra 	BB5_5399;

	setp.gt.u32	%p5846, %r50629, 1685539716;
	@%p5846 bra 	BB5_5398;

	setp.lt.u32	%p5847, %r50629, 1685539716;
	@%p5847 bra 	BB5_5399;

	setp.gt.u32	%p5848, %r50630, -209382721;
	@%p5848 bra 	BB5_5398;

	setp.lt.u32	%p5849, %r50630, -209382721;
	@%p5849 bra 	BB5_5399;

	setp.gt.u32	%p5850, %r50631, 1731252896;
	@%p5850 bra 	BB5_5398;

	setp.lt.u32	%p5851, %r50631, 1731252896;
	@%p5851 bra 	BB5_5399;

	setp.gt.u32	%p5852, %r50632, -156174812;
	@%p5852 bra 	BB5_5398;

	setp.lt.u32	%p5853, %r50632, -156174812;
	@%p5853 bra 	BB5_5399;

	setp.gt.u32	%p5854, %r50633, 514588670;
	@%p5854 bra 	BB5_5398;

	setp.lt.u32	%p5855, %r50633, 514588670;
	@%p5855 bra 	BB5_5399;

	setp.gt.u32	%p5856, %r50634, -1319895041;
	@%p5856 bra 	BB5_5398;

	setp.lt.u32	%p5857, %r50634, -1319895041;
	@%p5857 bra 	BB5_5399;

	setp.gt.u32	%p5858, %r50635, -1174470657;
	@%p5858 bra 	BB5_5398;

	setp.lt.u32	%p5859, %r50635, -1174470657;
	setp.lt.u32	%p5860, %r50636, -21845;
	or.pred  	%p5861, %p5859, %p5860;
	@%p5861 bra 	BB5_5399;

BB5_5398:
	mov.u32 	%r37764, -21845;
	mov.u32 	%r37765, -1174470657;
	mov.u32 	%r37766, -1319895041;
	mov.u32 	%r37767, 514588670;
	mov.u32 	%r37768, -156174812;
	mov.u32 	%r37769, 1731252896;
	mov.u32 	%r37770, -209382721;
	mov.u32 	%r37771, 1685539716;
	mov.u32 	%r37772, 1129032919;
	mov.u32 	%r37773, 1260103606;
	mov.u32 	%r37774, 964683418;
	mov.u32 	%r37775, 436277738;
	// inline asm
	sub.cc.u32 %r50636, %r50636, %r37764;
subc.cc.u32 %r50635, %r50635, %r37765;
subc.cc.u32 %r50634, %r50634, %r37766;
subc.cc.u32 %r50633, %r50633, %r37767;
subc.cc.u32 %r50632, %r50632, %r37768;
subc.cc.u32 %r50631, %r50631, %r37769;
subc.cc.u32 %r50630, %r50630, %r37770;
subc.cc.u32 %r50629, %r50629, %r37771;
subc.cc.u32 %r50628, %r50628, %r37772;
subc.cc.u32 %r50627, %r50627, %r37773;
subc.cc.u32 %r50626, %r50626, %r37774;
subc.u32 %r50625, %r50625, %r37775;

	// inline asm

BB5_5399:
	// Callseq Start 227
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r51165;
	st.param.b32	[param0+4], %r51166;
	st.param.b32	[param0+8], %r51167;
	st.param.b32	[param0+12], %r51168;
	st.param.b32	[param0+16], %r51169;
	st.param.b32	[param0+20], %r51170;
	st.param.b32	[param0+24], %r51171;
	st.param.b32	[param0+28], %r51172;
	st.param.b32	[param0+32], %r51173;
	st.param.b32	[param0+36], %r51174;
	st.param.b32	[param0+40], %r51175;
	st.param.b32	[param0+44], %r51176;
	st.param.b32	[param0+48], %r51177;
	st.param.b32	[param0+52], %r51178;
	st.param.b32	[param0+56], %r51179;
	st.param.b32	[param0+60], %r51180;
	st.param.b32	[param0+64], %r51181;
	st.param.b32	[param0+68], %r51182;
	st.param.b32	[param0+72], %r51183;
	st.param.b32	[param0+76], %r51184;
	st.param.b32	[param0+80], %r51185;
	st.param.b32	[param0+84], %r51186;
	st.param.b32	[param0+88], %r51187;
	st.param.b32	[param0+92], %r51188;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r12511;
	st.param.b32	[param1+4], %r12512;
	st.param.b32	[param1+8], %r12513;
	st.param.b32	[param1+12], %r12514;
	st.param.b32	[param1+16], %r12515;
	st.param.b32	[param1+20], %r12516;
	st.param.b32	[param1+24], %r12517;
	st.param.b32	[param1+28], %r12518;
	st.param.b32	[param1+32], %r12519;
	st.param.b32	[param1+36], %r12520;
	st.param.b32	[param1+40], %r12521;
	st.param.b32	[param1+44], %r12522;
	st.param.b32	[param1+48], %r50600;
	st.param.b32	[param1+52], %r50599;
	st.param.b32	[param1+56], %r50598;
	st.param.b32	[param1+60], %r50597;
	st.param.b32	[param1+64], %r50596;
	st.param.b32	[param1+68], %r50595;
	st.param.b32	[param1+72], %r50594;
	st.param.b32	[param1+76], %r50593;
	st.param.b32	[param1+80], %r50592;
	st.param.b32	[param1+84], %r50591;
	st.param.b32	[param1+88], %r50590;
	st.param.b32	[param1+92], %r50589;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_add, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r12727, [retval0+0];
	ld.param.b32	%r12728, [retval0+4];
	ld.param.b32	%r12729, [retval0+8];
	ld.param.b32	%r12730, [retval0+12];
	ld.param.b32	%r12731, [retval0+16];
	ld.param.b32	%r12732, [retval0+20];
	ld.param.b32	%r12733, [retval0+24];
	ld.param.b32	%r12734, [retval0+28];
	ld.param.b32	%r12735, [retval0+32];
	ld.param.b32	%r12736, [retval0+36];
	ld.param.b32	%r12737, [retval0+40];
	ld.param.b32	%r12738, [retval0+44];
	ld.param.b32	%r12739, [retval0+48];
	ld.param.b32	%r12740, [retval0+52];
	ld.param.b32	%r12741, [retval0+56];
	ld.param.b32	%r12742, [retval0+60];
	ld.param.b32	%r12743, [retval0+64];
	ld.param.b32	%r12744, [retval0+68];
	ld.param.b32	%r12745, [retval0+72];
	ld.param.b32	%r12746, [retval0+76];
	ld.param.b32	%r12747, [retval0+80];
	ld.param.b32	%r12748, [retval0+84];
	ld.param.b32	%r12749, [retval0+88];
	ld.param.b32	%r12750, [retval0+92];
	
	//{
	}// Callseq End 227
	// Callseq Start 228
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r12727;
	st.param.b32	[param0+4], %r12728;
	st.param.b32	[param0+8], %r12729;
	st.param.b32	[param0+12], %r12730;
	st.param.b32	[param0+16], %r12731;
	st.param.b32	[param0+20], %r12732;
	st.param.b32	[param0+24], %r12733;
	st.param.b32	[param0+28], %r12734;
	st.param.b32	[param0+32], %r12735;
	st.param.b32	[param0+36], %r12736;
	st.param.b32	[param0+40], %r12737;
	st.param.b32	[param0+44], %r12738;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r12739;
	st.param.b32	[param1+4], %r12740;
	st.param.b32	[param1+8], %r12741;
	st.param.b32	[param1+12], %r12742;
	st.param.b32	[param1+16], %r12743;
	st.param.b32	[param1+20], %r12744;
	st.param.b32	[param1+24], %r12745;
	st.param.b32	[param1+28], %r12746;
	st.param.b32	[param1+32], %r12747;
	st.param.b32	[param1+36], %r12748;
	st.param.b32	[param1+40], %r12749;
	st.param.b32	[param1+44], %r12750;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r12751, [retval0+0];
	ld.param.b32	%r12752, [retval0+4];
	ld.param.b32	%r12753, [retval0+8];
	ld.param.b32	%r12754, [retval0+12];
	ld.param.b32	%r12755, [retval0+16];
	ld.param.b32	%r12756, [retval0+20];
	ld.param.b32	%r12757, [retval0+24];
	ld.param.b32	%r12758, [retval0+28];
	ld.param.b32	%r12759, [retval0+32];
	ld.param.b32	%r12760, [retval0+36];
	ld.param.b32	%r12761, [retval0+40];
	ld.param.b32	%r12762, [retval0+44];
	
	//{
	}// Callseq End 228
	mov.u32 	%r37795, %r12734;
	mov.u32 	%r37790, %r12729;
	mov.u32 	%r37797, %r12736;
	mov.u32 	%r37792, %r12731;
	mov.u32 	%r37799, %r12738;
	mov.u32 	%r37794, %r12733;
	mov.u32 	%r37789, %r12728;
	mov.u32 	%r37796, %r12735;
	mov.u32 	%r37791, %r12730;
	mov.u32 	%r37798, %r12737;
	mov.u32 	%r37793, %r12732;
	mov.u32 	%r37788, %r12727;
	// inline asm
	add.cc.u32 %r37788, %r37788, %r12739;
addc.cc.u32 %r37789, %r37789, %r12740;
addc.cc.u32 %r37790, %r37790, %r12741;
addc.cc.u32 %r37791, %r37791, %r12742;
addc.cc.u32 %r37792, %r37792, %r12743;
addc.cc.u32 %r37793, %r37793, %r12744;
addc.cc.u32 %r37794, %r37794, %r12745;
addc.cc.u32 %r37795, %r37795, %r12746;
addc.cc.u32 %r37796, %r37796, %r12747;
addc.cc.u32 %r37797, %r37797, %r12748;
addc.cc.u32 %r37798, %r37798, %r12749;
addc.u32 %r37799, %r37799, %r12750;

	// inline asm
	setp.gt.u32	%p5862, %r37799, 436277738;
	@%p5862 bra 	BB5_5421;

	setp.lt.u32	%p5863, %r37799, 436277738;
	@%p5863 bra 	BB5_5422;

	setp.gt.u32	%p5864, %r37798, 964683418;
	@%p5864 bra 	BB5_5421;

	setp.lt.u32	%p5865, %r37798, 964683418;
	@%p5865 bra 	BB5_5422;

	setp.gt.u32	%p5866, %r37797, 1260103606;
	@%p5866 bra 	BB5_5421;

	setp.lt.u32	%p5867, %r37797, 1260103606;
	@%p5867 bra 	BB5_5422;

	setp.gt.u32	%p5868, %r37796, 1129032919;
	@%p5868 bra 	BB5_5421;

	setp.lt.u32	%p5869, %r37796, 1129032919;
	@%p5869 bra 	BB5_5422;

	setp.gt.u32	%p5870, %r37795, 1685539716;
	@%p5870 bra 	BB5_5421;

	setp.lt.u32	%p5871, %r37795, 1685539716;
	@%p5871 bra 	BB5_5422;

	setp.gt.u32	%p5872, %r37794, -209382721;
	@%p5872 bra 	BB5_5421;

	setp.lt.u32	%p5873, %r37794, -209382721;
	@%p5873 bra 	BB5_5422;

	setp.gt.u32	%p5874, %r37793, 1731252896;
	@%p5874 bra 	BB5_5421;

	setp.lt.u32	%p5875, %r37793, 1731252896;
	@%p5875 bra 	BB5_5422;

	setp.gt.u32	%p5876, %r37792, -156174812;
	@%p5876 bra 	BB5_5421;

	setp.lt.u32	%p5877, %r37792, -156174812;
	@%p5877 bra 	BB5_5422;

	setp.gt.u32	%p5878, %r37791, 514588670;
	@%p5878 bra 	BB5_5421;

	setp.lt.u32	%p5879, %r37791, 514588670;
	@%p5879 bra 	BB5_5422;

	setp.gt.u32	%p5880, %r37790, -1319895041;
	@%p5880 bra 	BB5_5421;

	setp.lt.u32	%p5881, %r37790, -1319895041;
	@%p5881 bra 	BB5_5422;

	setp.gt.u32	%p5882, %r37789, -1174470657;
	@%p5882 bra 	BB5_5421;

	setp.lt.u32	%p5883, %r37789, -1174470657;
	setp.lt.u32	%p5884, %r37788, -21845;
	or.pred  	%p5885, %p5883, %p5884;
	@%p5885 bra 	BB5_5422;

BB5_5421:
	mov.u32 	%r37836, -21845;
	mov.u32 	%r37837, -1174470657;
	mov.u32 	%r37838, -1319895041;
	mov.u32 	%r37839, 514588670;
	mov.u32 	%r37840, -156174812;
	mov.u32 	%r37841, 1731252896;
	mov.u32 	%r37842, -209382721;
	mov.u32 	%r37843, 1685539716;
	mov.u32 	%r37844, 1129032919;
	mov.u32 	%r37845, 1260103606;
	mov.u32 	%r37846, 964683418;
	mov.u32 	%r37847, 436277738;
	// inline asm
	sub.cc.u32 %r37788, %r37788, %r37836;
subc.cc.u32 %r37789, %r37789, %r37837;
subc.cc.u32 %r37790, %r37790, %r37838;
subc.cc.u32 %r37791, %r37791, %r37839;
subc.cc.u32 %r37792, %r37792, %r37840;
subc.cc.u32 %r37793, %r37793, %r37841;
subc.cc.u32 %r37794, %r37794, %r37842;
subc.cc.u32 %r37795, %r37795, %r37843;
subc.cc.u32 %r37796, %r37796, %r37844;
subc.cc.u32 %r37797, %r37797, %r37845;
subc.cc.u32 %r37798, %r37798, %r37846;
subc.u32 %r37799, %r37799, %r37847;

	// inline asm

BB5_5422:
	mov.u32 	%r37867, %r12734;
	mov.u32 	%r37862, %r12729;
	mov.u32 	%r37869, %r12736;
	mov.u32 	%r37864, %r12731;
	mov.u32 	%r37871, %r12738;
	mov.u32 	%r37866, %r12733;
	mov.u32 	%r37861, %r12728;
	mov.u32 	%r37868, %r12735;
	mov.u32 	%r37863, %r12730;
	mov.u32 	%r37870, %r12737;
	mov.u32 	%r37865, %r12732;
	mov.u32 	%r37860, %r12727;
	// inline asm
	sub.cc.u32 %r37860, %r37860, %r12739;
subc.cc.u32 %r37861, %r37861, %r12740;
subc.cc.u32 %r37862, %r37862, %r12741;
subc.cc.u32 %r37863, %r37863, %r12742;
subc.cc.u32 %r37864, %r37864, %r12743;
subc.cc.u32 %r37865, %r37865, %r12744;
subc.cc.u32 %r37866, %r37866, %r12745;
subc.cc.u32 %r37867, %r37867, %r12746;
subc.cc.u32 %r37868, %r37868, %r12747;
subc.cc.u32 %r37869, %r37869, %r12748;
subc.cc.u32 %r37870, %r37870, %r12749;
subc.u32 %r37871, %r37871, %r12750;

	// inline asm
	setp.gt.u32	%p5886, %r12738, %r12750;
	@%p5886 bra 	BB5_5445;

	setp.lt.u32	%p5887, %r12738, %r12750;
	@%p5887 bra 	BB5_5444;

	setp.gt.u32	%p5888, %r12737, %r12749;
	@%p5888 bra 	BB5_5445;

	setp.lt.u32	%p5889, %r12737, %r12749;
	@%p5889 bra 	BB5_5444;

	setp.gt.u32	%p5890, %r12736, %r12748;
	@%p5890 bra 	BB5_5445;

	setp.lt.u32	%p5891, %r12736, %r12748;
	@%p5891 bra 	BB5_5444;

	setp.gt.u32	%p5892, %r12735, %r12747;
	@%p5892 bra 	BB5_5445;

	setp.lt.u32	%p5893, %r12735, %r12747;
	@%p5893 bra 	BB5_5444;

	setp.gt.u32	%p5894, %r12734, %r12746;
	@%p5894 bra 	BB5_5445;

	setp.lt.u32	%p5895, %r12734, %r12746;
	@%p5895 bra 	BB5_5444;

	setp.gt.u32	%p5896, %r12733, %r12745;
	@%p5896 bra 	BB5_5445;

	setp.lt.u32	%p5897, %r12733, %r12745;
	@%p5897 bra 	BB5_5444;

	setp.gt.u32	%p5898, %r12732, %r12744;
	@%p5898 bra 	BB5_5445;

	setp.lt.u32	%p5899, %r12732, %r12744;
	@%p5899 bra 	BB5_5444;

	setp.gt.u32	%p5900, %r12731, %r12743;
	@%p5900 bra 	BB5_5445;

	setp.lt.u32	%p5901, %r12731, %r12743;
	@%p5901 bra 	BB5_5444;

	setp.gt.u32	%p5902, %r12730, %r12742;
	@%p5902 bra 	BB5_5445;

	setp.lt.u32	%p5903, %r12730, %r12742;
	@%p5903 bra 	BB5_5444;

	setp.gt.u32	%p5904, %r12729, %r12741;
	@%p5904 bra 	BB5_5445;

	setp.lt.u32	%p5905, %r12729, %r12741;
	@%p5905 bra 	BB5_5444;

	setp.gt.u32	%p5906, %r12728, %r12740;
	@%p5906 bra 	BB5_5445;

	setp.ge.u32	%p5907, %r12728, %r12740;
	setp.ge.u32	%p5908, %r12727, %r12739;
	and.pred  	%p5909, %p5907, %p5908;
	@%p5909 bra 	BB5_5445;

BB5_5444:
	mov.u32 	%r37908, -21845;
	mov.u32 	%r37909, -1174470657;
	mov.u32 	%r37910, -1319895041;
	mov.u32 	%r37911, 514588670;
	mov.u32 	%r37912, -156174812;
	mov.u32 	%r37913, 1731252896;
	mov.u32 	%r37914, -209382721;
	mov.u32 	%r37915, 1685539716;
	mov.u32 	%r37916, 1129032919;
	mov.u32 	%r37917, 1260103606;
	mov.u32 	%r37918, 964683418;
	mov.u32 	%r37919, 436277738;
	// inline asm
	add.cc.u32 %r37860, %r37860, %r37908;
addc.cc.u32 %r37861, %r37861, %r37909;
addc.cc.u32 %r37862, %r37862, %r37910;
addc.cc.u32 %r37863, %r37863, %r37911;
addc.cc.u32 %r37864, %r37864, %r37912;
addc.cc.u32 %r37865, %r37865, %r37913;
addc.cc.u32 %r37866, %r37866, %r37914;
addc.cc.u32 %r37867, %r37867, %r37915;
addc.cc.u32 %r37868, %r37868, %r37916;
addc.cc.u32 %r37869, %r37869, %r37917;
addc.cc.u32 %r37870, %r37870, %r37918;
addc.u32 %r37871, %r37871, %r37919;

	// inline asm

BB5_5445:
	// Callseq Start 229
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r37860;
	st.param.b32	[param0+4], %r37861;
	st.param.b32	[param0+8], %r37862;
	st.param.b32	[param0+12], %r37863;
	st.param.b32	[param0+16], %r37864;
	st.param.b32	[param0+20], %r37865;
	st.param.b32	[param0+24], %r37866;
	st.param.b32	[param0+28], %r37867;
	st.param.b32	[param0+32], %r37868;
	st.param.b32	[param0+36], %r37869;
	st.param.b32	[param0+40], %r37870;
	st.param.b32	[param0+44], %r37871;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r37788;
	st.param.b32	[param1+4], %r37789;
	st.param.b32	[param1+8], %r37790;
	st.param.b32	[param1+12], %r37791;
	st.param.b32	[param1+16], %r37792;
	st.param.b32	[param1+20], %r37793;
	st.param.b32	[param1+24], %r37794;
	st.param.b32	[param1+28], %r37795;
	st.param.b32	[param1+32], %r37796;
	st.param.b32	[param1+36], %r37797;
	st.param.b32	[param1+40], %r37798;
	st.param.b32	[param1+44], %r37799;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r12847, [retval0+0];
	ld.param.b32	%r12848, [retval0+4];
	ld.param.b32	%r12849, [retval0+8];
	ld.param.b32	%r12850, [retval0+12];
	ld.param.b32	%r12851, [retval0+16];
	ld.param.b32	%r12852, [retval0+20];
	ld.param.b32	%r12853, [retval0+24];
	ld.param.b32	%r12854, [retval0+28];
	ld.param.b32	%r12855, [retval0+32];
	ld.param.b32	%r12856, [retval0+36];
	ld.param.b32	%r12857, [retval0+40];
	ld.param.b32	%r12858, [retval0+44];
	
	//{
	}// Callseq End 229
	shl.b32 	%r37932, %r12762, 1;
	shr.u32 	%r37933, %r12761, 31;
	or.b32  	%r50661, %r37933, %r37932;
	shl.b32 	%r37934, %r12761, 1;
	shr.u32 	%r37935, %r12760, 31;
	or.b32  	%r50662, %r37935, %r37934;
	shl.b32 	%r37936, %r12760, 1;
	shr.u32 	%r37937, %r12759, 31;
	or.b32  	%r50663, %r37937, %r37936;
	shl.b32 	%r37938, %r12759, 1;
	shr.u32 	%r37939, %r12758, 31;
	or.b32  	%r50664, %r37939, %r37938;
	shl.b32 	%r37940, %r12758, 1;
	shr.u32 	%r37941, %r12757, 31;
	or.b32  	%r50665, %r37941, %r37940;
	shl.b32 	%r37942, %r12757, 1;
	shr.u32 	%r37943, %r12756, 31;
	or.b32  	%r50666, %r37943, %r37942;
	shl.b32 	%r37944, %r12756, 1;
	shr.u32 	%r37945, %r12755, 31;
	or.b32  	%r50667, %r37945, %r37944;
	shl.b32 	%r37946, %r12755, 1;
	shr.u32 	%r37947, %r12754, 31;
	or.b32  	%r50668, %r37947, %r37946;
	shl.b32 	%r37948, %r12754, 1;
	shr.u32 	%r37949, %r12753, 31;
	or.b32  	%r50669, %r37949, %r37948;
	shl.b32 	%r37950, %r12753, 1;
	shr.u32 	%r37951, %r12752, 31;
	or.b32  	%r50670, %r37951, %r37950;
	shl.b32 	%r37952, %r12752, 1;
	shr.u32 	%r37953, %r12751, 31;
	or.b32  	%r50671, %r37953, %r37952;
	shl.b32 	%r50672, %r12751, 1;
	setp.gt.u32	%p5910, %r50661, 436277738;
	@%p5910 bra 	BB5_5467;

	setp.lt.u32	%p5911, %r50661, 436277738;
	@%p5911 bra 	BB5_5468;

	setp.gt.u32	%p5912, %r50662, 964683418;
	@%p5912 bra 	BB5_5467;

	setp.lt.u32	%p5913, %r50662, 964683418;
	@%p5913 bra 	BB5_5468;

	setp.gt.u32	%p5914, %r50663, 1260103606;
	@%p5914 bra 	BB5_5467;

	setp.lt.u32	%p5915, %r50663, 1260103606;
	@%p5915 bra 	BB5_5468;

	setp.gt.u32	%p5916, %r50664, 1129032919;
	@%p5916 bra 	BB5_5467;

	setp.lt.u32	%p5917, %r50664, 1129032919;
	@%p5917 bra 	BB5_5468;

	setp.gt.u32	%p5918, %r50665, 1685539716;
	@%p5918 bra 	BB5_5467;

	setp.lt.u32	%p5919, %r50665, 1685539716;
	@%p5919 bra 	BB5_5468;

	setp.gt.u32	%p5920, %r50666, -209382721;
	@%p5920 bra 	BB5_5467;

	setp.lt.u32	%p5921, %r50666, -209382721;
	@%p5921 bra 	BB5_5468;

	setp.gt.u32	%p5922, %r50667, 1731252896;
	@%p5922 bra 	BB5_5467;

	setp.lt.u32	%p5923, %r50667, 1731252896;
	@%p5923 bra 	BB5_5468;

	setp.gt.u32	%p5924, %r50668, -156174812;
	@%p5924 bra 	BB5_5467;

	setp.lt.u32	%p5925, %r50668, -156174812;
	@%p5925 bra 	BB5_5468;

	setp.gt.u32	%p5926, %r50669, 514588670;
	@%p5926 bra 	BB5_5467;

	setp.lt.u32	%p5927, %r50669, 514588670;
	@%p5927 bra 	BB5_5468;

	setp.gt.u32	%p5928, %r50670, -1319895041;
	@%p5928 bra 	BB5_5467;

	setp.lt.u32	%p5929, %r50670, -1319895041;
	@%p5929 bra 	BB5_5468;

	setp.gt.u32	%p5930, %r50671, -1174470657;
	@%p5930 bra 	BB5_5467;

	setp.lt.u32	%p5931, %r50671, -1174470657;
	setp.lt.u32	%p5932, %r50672, -21845;
	or.pred  	%p5933, %p5931, %p5932;
	@%p5933 bra 	BB5_5468;

BB5_5467:
	mov.u32 	%r37966, -21845;
	mov.u32 	%r37967, -1174470657;
	mov.u32 	%r37968, -1319895041;
	mov.u32 	%r37969, 514588670;
	mov.u32 	%r37970, -156174812;
	mov.u32 	%r37971, 1731252896;
	mov.u32 	%r37972, -209382721;
	mov.u32 	%r37973, 1685539716;
	mov.u32 	%r37974, 1129032919;
	mov.u32 	%r37975, 1260103606;
	mov.u32 	%r37976, 964683418;
	mov.u32 	%r37977, 436277738;
	// inline asm
	sub.cc.u32 %r50672, %r50672, %r37966;
subc.cc.u32 %r50671, %r50671, %r37967;
subc.cc.u32 %r50670, %r50670, %r37968;
subc.cc.u32 %r50669, %r50669, %r37969;
subc.cc.u32 %r50668, %r50668, %r37970;
subc.cc.u32 %r50667, %r50667, %r37971;
subc.cc.u32 %r50666, %r50666, %r37972;
subc.cc.u32 %r50665, %r50665, %r37973;
subc.cc.u32 %r50664, %r50664, %r37974;
subc.cc.u32 %r50663, %r50663, %r37975;
subc.cc.u32 %r50662, %r50662, %r37976;
subc.u32 %r50661, %r50661, %r37977;

	// inline asm

BB5_5468:
	// Callseq Start 230
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r12847;
	st.param.b32	[param0+4], %r12848;
	st.param.b32	[param0+8], %r12849;
	st.param.b32	[param0+12], %r12850;
	st.param.b32	[param0+16], %r12851;
	st.param.b32	[param0+20], %r12852;
	st.param.b32	[param0+24], %r12853;
	st.param.b32	[param0+28], %r12854;
	st.param.b32	[param0+32], %r12855;
	st.param.b32	[param0+36], %r12856;
	st.param.b32	[param0+40], %r12857;
	st.param.b32	[param0+44], %r12858;
	st.param.b32	[param0+48], %r50672;
	st.param.b32	[param0+52], %r50671;
	st.param.b32	[param0+56], %r50670;
	st.param.b32	[param0+60], %r50669;
	st.param.b32	[param0+64], %r50668;
	st.param.b32	[param0+68], %r50667;
	st.param.b32	[param0+72], %r50666;
	st.param.b32	[param0+76], %r50665;
	st.param.b32	[param0+80], %r50664;
	st.param.b32	[param0+84], %r50663;
	st.param.b32	[param0+88], %r50662;
	st.param.b32	[param0+92], %r50661;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r12343;
	st.param.b32	[param1+4], %r12344;
	st.param.b32	[param1+8], %r12345;
	st.param.b32	[param1+12], %r12346;
	st.param.b32	[param1+16], %r12347;
	st.param.b32	[param1+20], %r12348;
	st.param.b32	[param1+24], %r12349;
	st.param.b32	[param1+28], %r12350;
	st.param.b32	[param1+32], %r12351;
	st.param.b32	[param1+36], %r12352;
	st.param.b32	[param1+40], %r12353;
	st.param.b32	[param1+44], %r12354;
	st.param.b32	[param1+48], %r50564;
	st.param.b32	[param1+52], %r50563;
	st.param.b32	[param1+56], %r50562;
	st.param.b32	[param1+60], %r50561;
	st.param.b32	[param1+64], %r50560;
	st.param.b32	[param1+68], %r50559;
	st.param.b32	[param1+72], %r50558;
	st.param.b32	[param1+76], %r50557;
	st.param.b32	[param1+80], %r50556;
	st.param.b32	[param1+84], %r50555;
	st.param.b32	[param1+88], %r50554;
	st.param.b32	[param1+92], %r50553;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r38026, [retval0+0];
	ld.param.b32	%r38027, [retval0+4];
	ld.param.b32	%r38028, [retval0+8];
	ld.param.b32	%r38029, [retval0+12];
	ld.param.b32	%r38030, [retval0+16];
	ld.param.b32	%r38031, [retval0+20];
	ld.param.b32	%r38032, [retval0+24];
	ld.param.b32	%r38033, [retval0+28];
	ld.param.b32	%r38034, [retval0+32];
	ld.param.b32	%r38035, [retval0+36];
	ld.param.b32	%r38036, [retval0+40];
	ld.param.b32	%r38037, [retval0+44];
	ld.param.b32	%r38038, [retval0+48];
	ld.param.b32	%r38039, [retval0+52];
	ld.param.b32	%r38040, [retval0+56];
	ld.param.b32	%r38041, [retval0+60];
	ld.param.b32	%r38042, [retval0+64];
	ld.param.b32	%r38043, [retval0+68];
	ld.param.b32	%r38044, [retval0+72];
	ld.param.b32	%r38045, [retval0+76];
	ld.param.b32	%r38046, [retval0+80];
	ld.param.b32	%r38047, [retval0+84];
	ld.param.b32	%r38048, [retval0+88];
	ld.param.b32	%r38049, [retval0+92];
	
	//{
	}// Callseq End 230
	// Callseq Start 231
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r38026;
	st.param.b32	[param0+4], %r38027;
	st.param.b32	[param0+8], %r38028;
	st.param.b32	[param0+12], %r38029;
	st.param.b32	[param0+16], %r38030;
	st.param.b32	[param0+20], %r38031;
	st.param.b32	[param0+24], %r38032;
	st.param.b32	[param0+28], %r38033;
	st.param.b32	[param0+32], %r38034;
	st.param.b32	[param0+36], %r38035;
	st.param.b32	[param0+40], %r38036;
	st.param.b32	[param0+44], %r38037;
	st.param.b32	[param0+48], %r38038;
	st.param.b32	[param0+52], %r38039;
	st.param.b32	[param0+56], %r38040;
	st.param.b32	[param0+60], %r38041;
	st.param.b32	[param0+64], %r38042;
	st.param.b32	[param0+68], %r38043;
	st.param.b32	[param0+72], %r38044;
	st.param.b32	[param0+76], %r38045;
	st.param.b32	[param0+80], %r38046;
	st.param.b32	[param0+84], %r38047;
	st.param.b32	[param0+88], %r38048;
	st.param.b32	[param0+92], %r38049;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r12655;
	st.param.b32	[param1+4], %r12656;
	st.param.b32	[param1+8], %r12657;
	st.param.b32	[param1+12], %r12658;
	st.param.b32	[param1+16], %r12659;
	st.param.b32	[param1+20], %r12660;
	st.param.b32	[param1+24], %r12661;
	st.param.b32	[param1+28], %r12662;
	st.param.b32	[param1+32], %r12663;
	st.param.b32	[param1+36], %r12664;
	st.param.b32	[param1+40], %r12665;
	st.param.b32	[param1+44], %r12666;
	st.param.b32	[param1+48], %r50636;
	st.param.b32	[param1+52], %r50635;
	st.param.b32	[param1+56], %r50634;
	st.param.b32	[param1+60], %r50633;
	st.param.b32	[param1+64], %r50632;
	st.param.b32	[param1+68], %r50631;
	st.param.b32	[param1+72], %r50630;
	st.param.b32	[param1+76], %r50629;
	st.param.b32	[param1+80], %r50628;
	st.param.b32	[param1+84], %r50627;
	st.param.b32	[param1+88], %r50626;
	st.param.b32	[param1+92], %r50625;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r38050, [retval0+0];
	ld.param.b32	%r38051, [retval0+4];
	ld.param.b32	%r38052, [retval0+8];
	ld.param.b32	%r38053, [retval0+12];
	ld.param.b32	%r38054, [retval0+16];
	ld.param.b32	%r38055, [retval0+20];
	ld.param.b32	%r38056, [retval0+24];
	ld.param.b32	%r38057, [retval0+28];
	ld.param.b32	%r38058, [retval0+32];
	ld.param.b32	%r38059, [retval0+36];
	ld.param.b32	%r38060, [retval0+40];
	ld.param.b32	%r38061, [retval0+44];
	ld.param.b32	%r38062, [retval0+48];
	ld.param.b32	%r38063, [retval0+52];
	ld.param.b32	%r38064, [retval0+56];
	ld.param.b32	%r38065, [retval0+60];
	ld.param.b32	%r38066, [retval0+64];
	ld.param.b32	%r38067, [retval0+68];
	ld.param.b32	%r38068, [retval0+72];
	ld.param.b32	%r38069, [retval0+76];
	ld.param.b32	%r38070, [retval0+80];
	ld.param.b32	%r38071, [retval0+84];
	ld.param.b32	%r38072, [retval0+88];
	ld.param.b32	%r38073, [retval0+92];
	
	//{
	}// Callseq End 231
	// Callseq Start 232
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r38050;
	st.param.b32	[param0+4], %r38051;
	st.param.b32	[param0+8], %r38052;
	st.param.b32	[param0+12], %r38053;
	st.param.b32	[param0+16], %r38054;
	st.param.b32	[param0+20], %r38055;
	st.param.b32	[param0+24], %r38056;
	st.param.b32	[param0+28], %r38057;
	st.param.b32	[param0+32], %r38058;
	st.param.b32	[param0+36], %r38059;
	st.param.b32	[param0+40], %r38060;
	st.param.b32	[param0+44], %r38061;
	st.param.b32	[param0+48], %r38062;
	st.param.b32	[param0+52], %r38063;
	st.param.b32	[param0+56], %r38064;
	st.param.b32	[param0+60], %r38065;
	st.param.b32	[param0+64], %r38066;
	st.param.b32	[param0+68], %r38067;
	st.param.b32	[param0+72], %r38068;
	st.param.b32	[param0+76], %r38069;
	st.param.b32	[param0+80], %r38070;
	st.param.b32	[param0+84], %r38071;
	st.param.b32	[param0+88], %r38072;
	st.param.b32	[param0+92], %r38073;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_double, 
	(
	param0
	);
	ld.param.b32	%r12919, [retval0+0];
	ld.param.b32	%r12920, [retval0+4];
	ld.param.b32	%r12921, [retval0+8];
	ld.param.b32	%r12922, [retval0+12];
	ld.param.b32	%r12923, [retval0+16];
	ld.param.b32	%r12924, [retval0+20];
	ld.param.b32	%r12925, [retval0+24];
	ld.param.b32	%r12926, [retval0+28];
	ld.param.b32	%r12927, [retval0+32];
	ld.param.b32	%r12928, [retval0+36];
	ld.param.b32	%r12929, [retval0+40];
	ld.param.b32	%r12930, [retval0+44];
	ld.param.b32	%r12931, [retval0+48];
	ld.param.b32	%r12932, [retval0+52];
	ld.param.b32	%r12933, [retval0+56];
	ld.param.b32	%r12934, [retval0+60];
	ld.param.b32	%r12935, [retval0+64];
	ld.param.b32	%r12936, [retval0+68];
	ld.param.b32	%r12937, [retval0+72];
	ld.param.b32	%r12938, [retval0+76];
	ld.param.b32	%r12939, [retval0+80];
	ld.param.b32	%r12940, [retval0+84];
	ld.param.b32	%r12941, [retval0+88];
	ld.param.b32	%r12942, [retval0+92];
	
	//{
	}// Callseq End 232
	// Callseq Start 233
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r12343;
	st.param.b32	[param0+4], %r12344;
	st.param.b32	[param0+8], %r12345;
	st.param.b32	[param0+12], %r12346;
	st.param.b32	[param0+16], %r12347;
	st.param.b32	[param0+20], %r12348;
	st.param.b32	[param0+24], %r12349;
	st.param.b32	[param0+28], %r12350;
	st.param.b32	[param0+32], %r12351;
	st.param.b32	[param0+36], %r12352;
	st.param.b32	[param0+40], %r12353;
	st.param.b32	[param0+44], %r12354;
	st.param.b32	[param0+48], %r50564;
	st.param.b32	[param0+52], %r50563;
	st.param.b32	[param0+56], %r50562;
	st.param.b32	[param0+60], %r50561;
	st.param.b32	[param0+64], %r50560;
	st.param.b32	[param0+68], %r50559;
	st.param.b32	[param0+72], %r50558;
	st.param.b32	[param0+76], %r50557;
	st.param.b32	[param0+80], %r50556;
	st.param.b32	[param0+84], %r50555;
	st.param.b32	[param0+88], %r50554;
	st.param.b32	[param0+92], %r50553;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_double, 
	(
	param0
	);
	ld.param.b32	%r38074, [retval0+0];
	ld.param.b32	%r38075, [retval0+4];
	ld.param.b32	%r38076, [retval0+8];
	ld.param.b32	%r38077, [retval0+12];
	ld.param.b32	%r38078, [retval0+16];
	ld.param.b32	%r38079, [retval0+20];
	ld.param.b32	%r38080, [retval0+24];
	ld.param.b32	%r38081, [retval0+28];
	ld.param.b32	%r38082, [retval0+32];
	ld.param.b32	%r38083, [retval0+36];
	ld.param.b32	%r38084, [retval0+40];
	ld.param.b32	%r38085, [retval0+44];
	ld.param.b32	%r38086, [retval0+48];
	ld.param.b32	%r38087, [retval0+52];
	ld.param.b32	%r38088, [retval0+56];
	ld.param.b32	%r38089, [retval0+60];
	ld.param.b32	%r38090, [retval0+64];
	ld.param.b32	%r38091, [retval0+68];
	ld.param.b32	%r38092, [retval0+72];
	ld.param.b32	%r38093, [retval0+76];
	ld.param.b32	%r38094, [retval0+80];
	ld.param.b32	%r38095, [retval0+84];
	ld.param.b32	%r38096, [retval0+88];
	ld.param.b32	%r38097, [retval0+92];
	
	//{
	}// Callseq End 233
	// Callseq Start 234
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r38074;
	st.param.b32	[param0+4], %r38075;
	st.param.b32	[param0+8], %r38076;
	st.param.b32	[param0+12], %r38077;
	st.param.b32	[param0+16], %r38078;
	st.param.b32	[param0+20], %r38079;
	st.param.b32	[param0+24], %r38080;
	st.param.b32	[param0+28], %r38081;
	st.param.b32	[param0+32], %r38082;
	st.param.b32	[param0+36], %r38083;
	st.param.b32	[param0+40], %r38084;
	st.param.b32	[param0+44], %r38085;
	st.param.b32	[param0+48], %r38086;
	st.param.b32	[param0+52], %r38087;
	st.param.b32	[param0+56], %r38088;
	st.param.b32	[param0+60], %r38089;
	st.param.b32	[param0+64], %r38090;
	st.param.b32	[param0+68], %r38091;
	st.param.b32	[param0+72], %r38092;
	st.param.b32	[param0+76], %r38093;
	st.param.b32	[param0+80], %r38094;
	st.param.b32	[param0+84], %r38095;
	st.param.b32	[param0+88], %r38096;
	st.param.b32	[param0+92], %r38097;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r12343;
	st.param.b32	[param1+4], %r12344;
	st.param.b32	[param1+8], %r12345;
	st.param.b32	[param1+12], %r12346;
	st.param.b32	[param1+16], %r12347;
	st.param.b32	[param1+20], %r12348;
	st.param.b32	[param1+24], %r12349;
	st.param.b32	[param1+28], %r12350;
	st.param.b32	[param1+32], %r12351;
	st.param.b32	[param1+36], %r12352;
	st.param.b32	[param1+40], %r12353;
	st.param.b32	[param1+44], %r12354;
	st.param.b32	[param1+48], %r50564;
	st.param.b32	[param1+52], %r50563;
	st.param.b32	[param1+56], %r50562;
	st.param.b32	[param1+60], %r50561;
	st.param.b32	[param1+64], %r50560;
	st.param.b32	[param1+68], %r50559;
	st.param.b32	[param1+72], %r50558;
	st.param.b32	[param1+76], %r50557;
	st.param.b32	[param1+80], %r50556;
	st.param.b32	[param1+84], %r50555;
	st.param.b32	[param1+88], %r50554;
	st.param.b32	[param1+92], %r50553;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_add, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r12943, [retval0+0];
	ld.param.b32	%r12944, [retval0+4];
	ld.param.b32	%r12945, [retval0+8];
	ld.param.b32	%r12946, [retval0+12];
	ld.param.b32	%r12947, [retval0+16];
	ld.param.b32	%r12948, [retval0+20];
	ld.param.b32	%r12949, [retval0+24];
	ld.param.b32	%r12950, [retval0+28];
	ld.param.b32	%r12951, [retval0+32];
	ld.param.b32	%r12952, [retval0+36];
	ld.param.b32	%r12953, [retval0+40];
	ld.param.b32	%r12954, [retval0+44];
	ld.param.b32	%r12967, [retval0+48];
	ld.param.b32	%r12968, [retval0+52];
	ld.param.b32	%r12969, [retval0+56];
	ld.param.b32	%r12970, [retval0+60];
	ld.param.b32	%r12971, [retval0+64];
	ld.param.b32	%r12972, [retval0+68];
	ld.param.b32	%r12973, [retval0+72];
	ld.param.b32	%r12974, [retval0+76];
	ld.param.b32	%r12975, [retval0+80];
	ld.param.b32	%r12976, [retval0+84];
	ld.param.b32	%r12977, [retval0+88];
	ld.param.b32	%r12978, [retval0+92];
	
	//{
	}// Callseq End 234
	// Callseq Start 235
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r12943;
	st.param.b32	[param0+4], %r12944;
	st.param.b32	[param0+8], %r12945;
	st.param.b32	[param0+12], %r12946;
	st.param.b32	[param0+16], %r12947;
	st.param.b32	[param0+20], %r12948;
	st.param.b32	[param0+24], %r12949;
	st.param.b32	[param0+28], %r12950;
	st.param.b32	[param0+32], %r12951;
	st.param.b32	[param0+36], %r12952;
	st.param.b32	[param0+40], %r12953;
	st.param.b32	[param0+44], %r12954;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r12967;
	st.param.b32	[param1+4], %r12968;
	st.param.b32	[param1+8], %r12969;
	st.param.b32	[param1+12], %r12970;
	st.param.b32	[param1+16], %r12971;
	st.param.b32	[param1+20], %r12972;
	st.param.b32	[param1+24], %r12973;
	st.param.b32	[param1+28], %r12974;
	st.param.b32	[param1+32], %r12975;
	st.param.b32	[param1+36], %r12976;
	st.param.b32	[param1+40], %r12977;
	st.param.b32	[param1+44], %r12978;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r12991, [retval0+0];
	ld.param.b32	%r12992, [retval0+4];
	ld.param.b32	%r12993, [retval0+8];
	ld.param.b32	%r12994, [retval0+12];
	ld.param.b32	%r12995, [retval0+16];
	ld.param.b32	%r12996, [retval0+20];
	ld.param.b32	%r12997, [retval0+24];
	ld.param.b32	%r12998, [retval0+28];
	ld.param.b32	%r12999, [retval0+32];
	ld.param.b32	%r13000, [retval0+36];
	ld.param.b32	%r13001, [retval0+40];
	ld.param.b32	%r13002, [retval0+44];
	
	//{
	}// Callseq End 235
	mov.u32 	%r37992, %r12945;
	mov.u32 	%r37999, %r12952;
	mov.u32 	%r37994, %r12947;
	mov.u32 	%r38001, %r12954;
	mov.u32 	%r37996, %r12949;
	mov.u32 	%r37991, %r12944;
	mov.u32 	%r37998, %r12951;
	mov.u32 	%r37993, %r12946;
	mov.u32 	%r38000, %r12953;
	mov.u32 	%r37995, %r12948;
	mov.u32 	%r37990, %r12943;
	mov.u32 	%r37997, %r12950;
	// inline asm
	add.cc.u32 %r37990, %r37990, %r12967;
addc.cc.u32 %r37991, %r37991, %r12968;
addc.cc.u32 %r37992, %r37992, %r12969;
addc.cc.u32 %r37993, %r37993, %r12970;
addc.cc.u32 %r37994, %r37994, %r12971;
addc.cc.u32 %r37995, %r37995, %r12972;
addc.cc.u32 %r37996, %r37996, %r12973;
addc.cc.u32 %r37997, %r37997, %r12974;
addc.cc.u32 %r37998, %r37998, %r12975;
addc.cc.u32 %r37999, %r37999, %r12976;
addc.cc.u32 %r38000, %r38000, %r12977;
addc.u32 %r38001, %r38001, %r12978;

	// inline asm
	setp.gt.u32	%p5934, %r38001, 436277738;
	@%p5934 bra 	BB5_5490;

	setp.lt.u32	%p5935, %r38001, 436277738;
	@%p5935 bra 	BB5_5491;

	setp.gt.u32	%p5936, %r38000, 964683418;
	@%p5936 bra 	BB5_5490;

	setp.lt.u32	%p5937, %r38000, 964683418;
	@%p5937 bra 	BB5_5491;

	setp.gt.u32	%p5938, %r37999, 1260103606;
	@%p5938 bra 	BB5_5490;

	setp.lt.u32	%p5939, %r37999, 1260103606;
	@%p5939 bra 	BB5_5491;

	setp.gt.u32	%p5940, %r37998, 1129032919;
	@%p5940 bra 	BB5_5490;

	setp.lt.u32	%p5941, %r37998, 1129032919;
	@%p5941 bra 	BB5_5491;

	setp.gt.u32	%p5942, %r37997, 1685539716;
	@%p5942 bra 	BB5_5490;

	setp.lt.u32	%p5943, %r37997, 1685539716;
	@%p5943 bra 	BB5_5491;

	setp.gt.u32	%p5944, %r37996, -209382721;
	@%p5944 bra 	BB5_5490;

	setp.lt.u32	%p5945, %r37996, -209382721;
	@%p5945 bra 	BB5_5491;

	setp.gt.u32	%p5946, %r37995, 1731252896;
	@%p5946 bra 	BB5_5490;

	setp.lt.u32	%p5947, %r37995, 1731252896;
	@%p5947 bra 	BB5_5491;

	setp.gt.u32	%p5948, %r37994, -156174812;
	@%p5948 bra 	BB5_5490;

	setp.lt.u32	%p5949, %r37994, -156174812;
	@%p5949 bra 	BB5_5491;

	setp.gt.u32	%p5950, %r37993, 514588670;
	@%p5950 bra 	BB5_5490;

	setp.lt.u32	%p5951, %r37993, 514588670;
	@%p5951 bra 	BB5_5491;

	setp.gt.u32	%p5952, %r37992, -1319895041;
	@%p5952 bra 	BB5_5490;

	setp.lt.u32	%p5953, %r37992, -1319895041;
	@%p5953 bra 	BB5_5491;

	setp.gt.u32	%p5954, %r37991, -1174470657;
	@%p5954 bra 	BB5_5490;

	setp.lt.u32	%p5955, %r37991, -1174470657;
	setp.lt.u32	%p5956, %r37990, -21845;
	or.pred  	%p5957, %p5955, %p5956;
	@%p5957 bra 	BB5_5491;

BB5_5490:
	mov.u32 	%r38110, -21845;
	mov.u32 	%r38111, -1174470657;
	mov.u32 	%r38112, -1319895041;
	mov.u32 	%r38113, 514588670;
	mov.u32 	%r38114, -156174812;
	mov.u32 	%r38115, 1731252896;
	mov.u32 	%r38116, -209382721;
	mov.u32 	%r38117, 1685539716;
	mov.u32 	%r38118, 1129032919;
	mov.u32 	%r38119, 1260103606;
	mov.u32 	%r38120, 964683418;
	mov.u32 	%r38121, 436277738;
	// inline asm
	sub.cc.u32 %r37990, %r37990, %r38110;
subc.cc.u32 %r37991, %r37991, %r38111;
subc.cc.u32 %r37992, %r37992, %r38112;
subc.cc.u32 %r37993, %r37993, %r38113;
subc.cc.u32 %r37994, %r37994, %r38114;
subc.cc.u32 %r37995, %r37995, %r38115;
subc.cc.u32 %r37996, %r37996, %r38116;
subc.cc.u32 %r37997, %r37997, %r38117;
subc.cc.u32 %r37998, %r37998, %r38118;
subc.cc.u32 %r37999, %r37999, %r38119;
subc.cc.u32 %r38000, %r38000, %r38120;
subc.u32 %r38001, %r38001, %r38121;

	// inline asm

BB5_5491:
	mov.u32 	%r38136, %r12945;
	mov.u32 	%r38143, %r12952;
	mov.u32 	%r38138, %r12947;
	mov.u32 	%r38145, %r12954;
	mov.u32 	%r38140, %r12949;
	mov.u32 	%r38135, %r12944;
	mov.u32 	%r38142, %r12951;
	mov.u32 	%r38137, %r12946;
	mov.u32 	%r38144, %r12953;
	mov.u32 	%r38139, %r12948;
	mov.u32 	%r38134, %r12943;
	mov.u32 	%r38141, %r12950;
	// inline asm
	sub.cc.u32 %r38134, %r38134, %r12967;
subc.cc.u32 %r38135, %r38135, %r12968;
subc.cc.u32 %r38136, %r38136, %r12969;
subc.cc.u32 %r38137, %r38137, %r12970;
subc.cc.u32 %r38138, %r38138, %r12971;
subc.cc.u32 %r38139, %r38139, %r12972;
subc.cc.u32 %r38140, %r38140, %r12973;
subc.cc.u32 %r38141, %r38141, %r12974;
subc.cc.u32 %r38142, %r38142, %r12975;
subc.cc.u32 %r38143, %r38143, %r12976;
subc.cc.u32 %r38144, %r38144, %r12977;
subc.u32 %r38145, %r38145, %r12978;

	// inline asm
	setp.gt.u32	%p5958, %r12954, %r12978;
	@%p5958 bra 	BB5_5514;

	setp.lt.u32	%p5959, %r12954, %r12978;
	@%p5959 bra 	BB5_5513;

	setp.gt.u32	%p5960, %r12953, %r12977;
	@%p5960 bra 	BB5_5514;

	setp.lt.u32	%p5961, %r12953, %r12977;
	@%p5961 bra 	BB5_5513;

	setp.gt.u32	%p5962, %r12952, %r12976;
	@%p5962 bra 	BB5_5514;

	setp.lt.u32	%p5963, %r12952, %r12976;
	@%p5963 bra 	BB5_5513;

	setp.gt.u32	%p5964, %r12951, %r12975;
	@%p5964 bra 	BB5_5514;

	setp.lt.u32	%p5965, %r12951, %r12975;
	@%p5965 bra 	BB5_5513;

	setp.gt.u32	%p5966, %r12950, %r12974;
	@%p5966 bra 	BB5_5514;

	setp.lt.u32	%p5967, %r12950, %r12974;
	@%p5967 bra 	BB5_5513;

	setp.gt.u32	%p5968, %r12949, %r12973;
	@%p5968 bra 	BB5_5514;

	setp.lt.u32	%p5969, %r12949, %r12973;
	@%p5969 bra 	BB5_5513;

	setp.gt.u32	%p5970, %r12948, %r12972;
	@%p5970 bra 	BB5_5514;

	setp.lt.u32	%p5971, %r12948, %r12972;
	@%p5971 bra 	BB5_5513;

	setp.gt.u32	%p5972, %r12947, %r12971;
	@%p5972 bra 	BB5_5514;

	setp.lt.u32	%p5973, %r12947, %r12971;
	@%p5973 bra 	BB5_5513;

	setp.gt.u32	%p5974, %r12946, %r12970;
	@%p5974 bra 	BB5_5514;

	setp.lt.u32	%p5975, %r12946, %r12970;
	@%p5975 bra 	BB5_5513;

	setp.gt.u32	%p5976, %r12945, %r12969;
	@%p5976 bra 	BB5_5514;

	setp.lt.u32	%p5977, %r12945, %r12969;
	@%p5977 bra 	BB5_5513;

	setp.gt.u32	%p5978, %r12944, %r12968;
	@%p5978 bra 	BB5_5514;

	setp.ge.u32	%p5979, %r12944, %r12968;
	setp.ge.u32	%p5980, %r12943, %r12967;
	and.pred  	%p5981, %p5979, %p5980;
	@%p5981 bra 	BB5_5514;

BB5_5513:
	mov.u32 	%r38182, -21845;
	mov.u32 	%r38183, -1174470657;
	mov.u32 	%r38184, -1319895041;
	mov.u32 	%r38185, 514588670;
	mov.u32 	%r38186, -156174812;
	mov.u32 	%r38187, 1731252896;
	mov.u32 	%r38188, -209382721;
	mov.u32 	%r38189, 1685539716;
	mov.u32 	%r38190, 1129032919;
	mov.u32 	%r38191, 1260103606;
	mov.u32 	%r38192, 964683418;
	mov.u32 	%r38193, 436277738;
	// inline asm
	add.cc.u32 %r38134, %r38134, %r38182;
addc.cc.u32 %r38135, %r38135, %r38183;
addc.cc.u32 %r38136, %r38136, %r38184;
addc.cc.u32 %r38137, %r38137, %r38185;
addc.cc.u32 %r38138, %r38138, %r38186;
addc.cc.u32 %r38139, %r38139, %r38187;
addc.cc.u32 %r38140, %r38140, %r38188;
addc.cc.u32 %r38141, %r38141, %r38189;
addc.cc.u32 %r38142, %r38142, %r38190;
addc.cc.u32 %r38143, %r38143, %r38191;
addc.cc.u32 %r38144, %r38144, %r38192;
addc.u32 %r38145, %r38145, %r38193;

	// inline asm

BB5_5514:
	// Callseq Start 236
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r38134;
	st.param.b32	[param0+4], %r38135;
	st.param.b32	[param0+8], %r38136;
	st.param.b32	[param0+12], %r38137;
	st.param.b32	[param0+16], %r38138;
	st.param.b32	[param0+20], %r38139;
	st.param.b32	[param0+24], %r38140;
	st.param.b32	[param0+28], %r38141;
	st.param.b32	[param0+32], %r38142;
	st.param.b32	[param0+36], %r38143;
	st.param.b32	[param0+40], %r38144;
	st.param.b32	[param0+44], %r38145;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r37990;
	st.param.b32	[param1+4], %r37991;
	st.param.b32	[param1+8], %r37992;
	st.param.b32	[param1+12], %r37993;
	st.param.b32	[param1+16], %r37994;
	st.param.b32	[param1+20], %r37995;
	st.param.b32	[param1+24], %r37996;
	st.param.b32	[param1+28], %r37997;
	st.param.b32	[param1+32], %r37998;
	st.param.b32	[param1+36], %r37999;
	st.param.b32	[param1+40], %r38000;
	st.param.b32	[param1+44], %r38001;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r13087, [retval0+0];
	ld.param.b32	%r13088, [retval0+4];
	ld.param.b32	%r13089, [retval0+8];
	ld.param.b32	%r13090, [retval0+12];
	ld.param.b32	%r13091, [retval0+16];
	ld.param.b32	%r13092, [retval0+20];
	ld.param.b32	%r13093, [retval0+24];
	ld.param.b32	%r13094, [retval0+28];
	ld.param.b32	%r13095, [retval0+32];
	ld.param.b32	%r13096, [retval0+36];
	ld.param.b32	%r13097, [retval0+40];
	ld.param.b32	%r13098, [retval0+44];
	
	//{
	}// Callseq End 236
	shl.b32 	%r38206, %r13002, 1;
	shr.u32 	%r38207, %r13001, 31;
	or.b32  	%r50697, %r38207, %r38206;
	shl.b32 	%r38208, %r13001, 1;
	shr.u32 	%r38209, %r13000, 31;
	or.b32  	%r50698, %r38209, %r38208;
	shl.b32 	%r38210, %r13000, 1;
	shr.u32 	%r38211, %r12999, 31;
	or.b32  	%r50699, %r38211, %r38210;
	shl.b32 	%r38212, %r12999, 1;
	shr.u32 	%r38213, %r12998, 31;
	or.b32  	%r50700, %r38213, %r38212;
	shl.b32 	%r38214, %r12998, 1;
	shr.u32 	%r38215, %r12997, 31;
	or.b32  	%r50701, %r38215, %r38214;
	shl.b32 	%r38216, %r12997, 1;
	shr.u32 	%r38217, %r12996, 31;
	or.b32  	%r50702, %r38217, %r38216;
	shl.b32 	%r38218, %r12996, 1;
	shr.u32 	%r38219, %r12995, 31;
	or.b32  	%r50703, %r38219, %r38218;
	shl.b32 	%r38220, %r12995, 1;
	shr.u32 	%r38221, %r12994, 31;
	or.b32  	%r50704, %r38221, %r38220;
	shl.b32 	%r38222, %r12994, 1;
	shr.u32 	%r38223, %r12993, 31;
	or.b32  	%r50705, %r38223, %r38222;
	shl.b32 	%r38224, %r12993, 1;
	shr.u32 	%r38225, %r12992, 31;
	or.b32  	%r50706, %r38225, %r38224;
	shl.b32 	%r38226, %r12992, 1;
	shr.u32 	%r38227, %r12991, 31;
	or.b32  	%r50707, %r38227, %r38226;
	shl.b32 	%r50708, %r12991, 1;
	setp.gt.u32	%p5982, %r50697, 436277738;
	@%p5982 bra 	BB5_5536;

	setp.lt.u32	%p5983, %r50697, 436277738;
	@%p5983 bra 	BB5_5537;

	setp.gt.u32	%p5984, %r50698, 964683418;
	@%p5984 bra 	BB5_5536;

	setp.lt.u32	%p5985, %r50698, 964683418;
	@%p5985 bra 	BB5_5537;

	setp.gt.u32	%p5986, %r50699, 1260103606;
	@%p5986 bra 	BB5_5536;

	setp.lt.u32	%p5987, %r50699, 1260103606;
	@%p5987 bra 	BB5_5537;

	setp.gt.u32	%p5988, %r50700, 1129032919;
	@%p5988 bra 	BB5_5536;

	setp.lt.u32	%p5989, %r50700, 1129032919;
	@%p5989 bra 	BB5_5537;

	setp.gt.u32	%p5990, %r50701, 1685539716;
	@%p5990 bra 	BB5_5536;

	setp.lt.u32	%p5991, %r50701, 1685539716;
	@%p5991 bra 	BB5_5537;

	setp.gt.u32	%p5992, %r50702, -209382721;
	@%p5992 bra 	BB5_5536;

	setp.lt.u32	%p5993, %r50702, -209382721;
	@%p5993 bra 	BB5_5537;

	setp.gt.u32	%p5994, %r50703, 1731252896;
	@%p5994 bra 	BB5_5536;

	setp.lt.u32	%p5995, %r50703, 1731252896;
	@%p5995 bra 	BB5_5537;

	setp.gt.u32	%p5996, %r50704, -156174812;
	@%p5996 bra 	BB5_5536;

	setp.lt.u32	%p5997, %r50704, -156174812;
	@%p5997 bra 	BB5_5537;

	setp.gt.u32	%p5998, %r50705, 514588670;
	@%p5998 bra 	BB5_5536;

	setp.lt.u32	%p5999, %r50705, 514588670;
	@%p5999 bra 	BB5_5537;

	setp.gt.u32	%p6000, %r50706, -1319895041;
	@%p6000 bra 	BB5_5536;

	setp.lt.u32	%p6001, %r50706, -1319895041;
	@%p6001 bra 	BB5_5537;

	setp.gt.u32	%p6002, %r50707, -1174470657;
	@%p6002 bra 	BB5_5536;

	setp.lt.u32	%p6003, %r50707, -1174470657;
	setp.lt.u32	%p6004, %r50708, -21845;
	or.pred  	%p6005, %p6003, %p6004;
	@%p6005 bra 	BB5_5537;

BB5_5536:
	mov.u32 	%r38240, -21845;
	mov.u32 	%r38241, -1174470657;
	mov.u32 	%r38242, -1319895041;
	mov.u32 	%r38243, 514588670;
	mov.u32 	%r38244, -156174812;
	mov.u32 	%r38245, 1731252896;
	mov.u32 	%r38246, -209382721;
	mov.u32 	%r38247, 1685539716;
	mov.u32 	%r38248, 1129032919;
	mov.u32 	%r38249, 1260103606;
	mov.u32 	%r38250, 964683418;
	mov.u32 	%r38251, 436277738;
	// inline asm
	sub.cc.u32 %r50708, %r50708, %r38240;
subc.cc.u32 %r50707, %r50707, %r38241;
subc.cc.u32 %r50706, %r50706, %r38242;
subc.cc.u32 %r50705, %r50705, %r38243;
subc.cc.u32 %r50704, %r50704, %r38244;
subc.cc.u32 %r50703, %r50703, %r38245;
subc.cc.u32 %r50702, %r50702, %r38246;
subc.cc.u32 %r50701, %r50701, %r38247;
subc.cc.u32 %r50700, %r50700, %r38248;
subc.cc.u32 %r50699, %r50699, %r38249;
subc.cc.u32 %r50698, %r50698, %r38250;
subc.u32 %r50697, %r50697, %r38251;

	// inline asm

BB5_5537:
	// Callseq Start 237
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r51189;
	st.param.b32	[param0+4], %r51190;
	st.param.b32	[param0+8], %r51191;
	st.param.b32	[param0+12], %r51192;
	st.param.b32	[param0+16], %r51193;
	st.param.b32	[param0+20], %r51194;
	st.param.b32	[param0+24], %r51195;
	st.param.b32	[param0+28], %r51196;
	st.param.b32	[param0+32], %r51197;
	st.param.b32	[param0+36], %r51198;
	st.param.b32	[param0+40], %r51199;
	st.param.b32	[param0+44], %r51200;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r51213;
	st.param.b32	[param1+4], %r51214;
	st.param.b32	[param1+8], %r51215;
	st.param.b32	[param1+12], %r51216;
	st.param.b32	[param1+16], %r51217;
	st.param.b32	[param1+20], %r51218;
	st.param.b32	[param1+24], %r51219;
	st.param.b32	[param1+28], %r51220;
	st.param.b32	[param1+32], %r51221;
	st.param.b32	[param1+36], %r51222;
	st.param.b32	[param1+40], %r51223;
	st.param.b32	[param1+44], %r51224;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r38276, [retval0+0];
	ld.param.b32	%r38277, [retval0+4];
	ld.param.b32	%r38278, [retval0+8];
	ld.param.b32	%r38279, [retval0+12];
	ld.param.b32	%r38280, [retval0+16];
	ld.param.b32	%r38281, [retval0+20];
	ld.param.b32	%r38282, [retval0+24];
	ld.param.b32	%r38283, [retval0+28];
	ld.param.b32	%r38284, [retval0+32];
	ld.param.b32	%r38285, [retval0+36];
	ld.param.b32	%r38286, [retval0+40];
	ld.param.b32	%r38287, [retval0+44];
	
	//{
	}// Callseq End 237
	// Callseq Start 238
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r51201;
	st.param.b32	[param0+4], %r51202;
	st.param.b32	[param0+8], %r51203;
	st.param.b32	[param0+12], %r51204;
	st.param.b32	[param0+16], %r51205;
	st.param.b32	[param0+20], %r51206;
	st.param.b32	[param0+24], %r51207;
	st.param.b32	[param0+28], %r51208;
	st.param.b32	[param0+32], %r51209;
	st.param.b32	[param0+36], %r51210;
	st.param.b32	[param0+40], %r51211;
	st.param.b32	[param0+44], %r51212;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r51225;
	st.param.b32	[param1+4], %r51226;
	st.param.b32	[param1+8], %r51227;
	st.param.b32	[param1+12], %r51228;
	st.param.b32	[param1+16], %r51229;
	st.param.b32	[param1+20], %r51230;
	st.param.b32	[param1+24], %r51231;
	st.param.b32	[param1+28], %r51232;
	st.param.b32	[param1+32], %r51233;
	st.param.b32	[param1+36], %r51234;
	st.param.b32	[param1+40], %r51235;
	st.param.b32	[param1+44], %r51236;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r13183, [retval0+0];
	ld.param.b32	%r13184, [retval0+4];
	ld.param.b32	%r13185, [retval0+8];
	ld.param.b32	%r13186, [retval0+12];
	ld.param.b32	%r13187, [retval0+16];
	ld.param.b32	%r13188, [retval0+20];
	ld.param.b32	%r13189, [retval0+24];
	ld.param.b32	%r13190, [retval0+28];
	ld.param.b32	%r13191, [retval0+32];
	ld.param.b32	%r13192, [retval0+36];
	ld.param.b32	%r13193, [retval0+40];
	ld.param.b32	%r13194, [retval0+44];
	
	//{
	}// Callseq End 238
	// Callseq Start 239
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r36030;
	st.param.b32	[param0+4], %r36031;
	st.param.b32	[param0+8], %r36032;
	st.param.b32	[param0+12], %r36033;
	st.param.b32	[param0+16], %r36034;
	st.param.b32	[param0+20], %r36035;
	st.param.b32	[param0+24], %r36036;
	st.param.b32	[param0+28], %r36037;
	st.param.b32	[param0+32], %r36038;
	st.param.b32	[param0+36], %r36039;
	st.param.b32	[param0+40], %r36040;
	st.param.b32	[param0+44], %r36041;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r34906;
	st.param.b32	[param1+4], %r34907;
	st.param.b32	[param1+8], %r34908;
	st.param.b32	[param1+12], %r34909;
	st.param.b32	[param1+16], %r34910;
	st.param.b32	[param1+20], %r34911;
	st.param.b32	[param1+24], %r34912;
	st.param.b32	[param1+28], %r34913;
	st.param.b32	[param1+32], %r34914;
	st.param.b32	[param1+36], %r34915;
	st.param.b32	[param1+40], %r34916;
	st.param.b32	[param1+44], %r34917;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r38288, [retval0+0];
	ld.param.b32	%r38289, [retval0+4];
	ld.param.b32	%r38290, [retval0+8];
	ld.param.b32	%r38291, [retval0+12];
	ld.param.b32	%r38292, [retval0+16];
	ld.param.b32	%r38293, [retval0+20];
	ld.param.b32	%r38294, [retval0+24];
	ld.param.b32	%r38295, [retval0+28];
	ld.param.b32	%r38296, [retval0+32];
	ld.param.b32	%r38297, [retval0+36];
	ld.param.b32	%r38298, [retval0+40];
	ld.param.b32	%r38299, [retval0+44];
	
	//{
	}// Callseq End 239
	mov.u32 	%r50715, %r38293;
	mov.u32 	%r50720, %r38288;
	mov.u32 	%r50713, %r38295;
	mov.u32 	%r50718, %r38290;
	mov.u32 	%r50711, %r38297;
	mov.u32 	%r50716, %r38292;
	mov.u32 	%r50709, %r38299;
	mov.u32 	%r50714, %r38294;
	mov.u32 	%r50719, %r38289;
	mov.u32 	%r50712, %r38296;
	mov.u32 	%r50717, %r38291;
	mov.u32 	%r50710, %r38298;
	// inline asm
	sub.cc.u32 %r50720, %r50720, %r38276;
subc.cc.u32 %r50719, %r50719, %r38277;
subc.cc.u32 %r50718, %r50718, %r38278;
subc.cc.u32 %r50717, %r50717, %r38279;
subc.cc.u32 %r50716, %r50716, %r38280;
subc.cc.u32 %r50715, %r50715, %r38281;
subc.cc.u32 %r50714, %r50714, %r38282;
subc.cc.u32 %r50713, %r50713, %r38283;
subc.cc.u32 %r50712, %r50712, %r38284;
subc.cc.u32 %r50711, %r50711, %r38285;
subc.cc.u32 %r50710, %r50710, %r38286;
subc.u32 %r50709, %r50709, %r38287;

	// inline asm
	setp.gt.u32	%p6006, %r38299, %r38287;
	@%p6006 bra 	BB5_5560;

	setp.lt.u32	%p6007, %r38299, %r38287;
	@%p6007 bra 	BB5_5559;

	setp.gt.u32	%p6008, %r38298, %r38286;
	@%p6008 bra 	BB5_5560;

	setp.lt.u32	%p6009, %r38298, %r38286;
	@%p6009 bra 	BB5_5559;

	setp.gt.u32	%p6010, %r38297, %r38285;
	@%p6010 bra 	BB5_5560;

	setp.lt.u32	%p6011, %r38297, %r38285;
	@%p6011 bra 	BB5_5559;

	setp.gt.u32	%p6012, %r38296, %r38284;
	@%p6012 bra 	BB5_5560;

	setp.lt.u32	%p6013, %r38296, %r38284;
	@%p6013 bra 	BB5_5559;

	setp.gt.u32	%p6014, %r38295, %r38283;
	@%p6014 bra 	BB5_5560;

	setp.lt.u32	%p6015, %r38295, %r38283;
	@%p6015 bra 	BB5_5559;

	setp.gt.u32	%p6016, %r38294, %r38282;
	@%p6016 bra 	BB5_5560;

	setp.lt.u32	%p6017, %r38294, %r38282;
	@%p6017 bra 	BB5_5559;

	setp.gt.u32	%p6018, %r38293, %r38281;
	@%p6018 bra 	BB5_5560;

	setp.lt.u32	%p6019, %r38293, %r38281;
	@%p6019 bra 	BB5_5559;

	setp.gt.u32	%p6020, %r38292, %r38280;
	@%p6020 bra 	BB5_5560;

	setp.lt.u32	%p6021, %r38292, %r38280;
	@%p6021 bra 	BB5_5559;

	setp.gt.u32	%p6022, %r38291, %r38279;
	@%p6022 bra 	BB5_5560;

	setp.lt.u32	%p6023, %r38291, %r38279;
	@%p6023 bra 	BB5_5559;

	setp.gt.u32	%p6024, %r38290, %r38278;
	@%p6024 bra 	BB5_5560;

	setp.lt.u32	%p6025, %r38290, %r38278;
	@%p6025 bra 	BB5_5559;

	setp.gt.u32	%p6026, %r38289, %r38277;
	@%p6026 bra 	BB5_5560;

	setp.ge.u32	%p6027, %r38289, %r38277;
	setp.ge.u32	%p6028, %r38288, %r38276;
	and.pred  	%p6029, %p6027, %p6028;
	@%p6029 bra 	BB5_5560;

BB5_5559:
	mov.u32 	%r38312, -21845;
	mov.u32 	%r38313, -1174470657;
	mov.u32 	%r38314, -1319895041;
	mov.u32 	%r38315, 514588670;
	mov.u32 	%r38316, -156174812;
	mov.u32 	%r38317, 1731252896;
	mov.u32 	%r38318, -209382721;
	mov.u32 	%r38319, 1685539716;
	mov.u32 	%r38320, 1129032919;
	mov.u32 	%r38321, 1260103606;
	mov.u32 	%r38322, 964683418;
	mov.u32 	%r38323, 436277738;
	// inline asm
	add.cc.u32 %r50720, %r50720, %r38312;
addc.cc.u32 %r50719, %r50719, %r38313;
addc.cc.u32 %r50718, %r50718, %r38314;
addc.cc.u32 %r50717, %r50717, %r38315;
addc.cc.u32 %r50716, %r50716, %r38316;
addc.cc.u32 %r50715, %r50715, %r38317;
addc.cc.u32 %r50714, %r50714, %r38318;
addc.cc.u32 %r50713, %r50713, %r38319;
addc.cc.u32 %r50712, %r50712, %r38320;
addc.cc.u32 %r50711, %r50711, %r38321;
addc.cc.u32 %r50710, %r50710, %r38322;
addc.u32 %r50709, %r50709, %r38323;

	// inline asm

BB5_5560:
	mov.u32 	%r38344, %r50712;
	mov.u32 	%r38337, %r50719;
	mov.u32 	%r38342, %r50714;
	mov.u32 	%r38347, %r50709;
	mov.u32 	%r38340, %r50716;
	mov.u32 	%r38345, %r50711;
	mov.u32 	%r38338, %r50718;
	mov.u32 	%r38343, %r50713;
	mov.u32 	%r38336, %r50720;
	mov.u32 	%r38341, %r50715;
	mov.u32 	%r38346, %r50710;
	mov.u32 	%r38339, %r50717;
	// inline asm
	sub.cc.u32 %r38336, %r38336, %r13183;
subc.cc.u32 %r38337, %r38337, %r13184;
subc.cc.u32 %r38338, %r38338, %r13185;
subc.cc.u32 %r38339, %r38339, %r13186;
subc.cc.u32 %r38340, %r38340, %r13187;
subc.cc.u32 %r38341, %r38341, %r13188;
subc.cc.u32 %r38342, %r38342, %r13189;
subc.cc.u32 %r38343, %r38343, %r13190;
subc.cc.u32 %r38344, %r38344, %r13191;
subc.cc.u32 %r38345, %r38345, %r13192;
subc.cc.u32 %r38346, %r38346, %r13193;
subc.u32 %r38347, %r38347, %r13194;

	// inline asm
	setp.gt.u32	%p6030, %r50709, %r13194;
	@%p6030 bra 	BB5_5583;

	setp.lt.u32	%p6031, %r50709, %r13194;
	@%p6031 bra 	BB5_5582;

	setp.gt.u32	%p6032, %r50710, %r13193;
	@%p6032 bra 	BB5_5583;

	setp.lt.u32	%p6033, %r50710, %r13193;
	@%p6033 bra 	BB5_5582;

	setp.gt.u32	%p6034, %r50711, %r13192;
	@%p6034 bra 	BB5_5583;

	setp.lt.u32	%p6035, %r50711, %r13192;
	@%p6035 bra 	BB5_5582;

	setp.gt.u32	%p6036, %r50712, %r13191;
	@%p6036 bra 	BB5_5583;

	setp.lt.u32	%p6037, %r50712, %r13191;
	@%p6037 bra 	BB5_5582;

	setp.gt.u32	%p6038, %r50713, %r13190;
	@%p6038 bra 	BB5_5583;

	setp.lt.u32	%p6039, %r50713, %r13190;
	@%p6039 bra 	BB5_5582;

	setp.gt.u32	%p6040, %r50714, %r13189;
	@%p6040 bra 	BB5_5583;

	setp.lt.u32	%p6041, %r50714, %r13189;
	@%p6041 bra 	BB5_5582;

	setp.gt.u32	%p6042, %r50715, %r13188;
	@%p6042 bra 	BB5_5583;

	setp.lt.u32	%p6043, %r50715, %r13188;
	@%p6043 bra 	BB5_5582;

	setp.gt.u32	%p6044, %r50716, %r13187;
	@%p6044 bra 	BB5_5583;

	setp.lt.u32	%p6045, %r50716, %r13187;
	@%p6045 bra 	BB5_5582;

	setp.gt.u32	%p6046, %r50717, %r13186;
	@%p6046 bra 	BB5_5583;

	setp.lt.u32	%p6047, %r50717, %r13186;
	@%p6047 bra 	BB5_5582;

	setp.gt.u32	%p6048, %r50718, %r13185;
	@%p6048 bra 	BB5_5583;

	setp.lt.u32	%p6049, %r50718, %r13185;
	@%p6049 bra 	BB5_5582;

	setp.gt.u32	%p6050, %r50719, %r13184;
	@%p6050 bra 	BB5_5583;

	setp.ge.u32	%p6051, %r50719, %r13184;
	setp.ge.u32	%p6052, %r50720, %r13183;
	and.pred  	%p6053, %p6051, %p6052;
	@%p6053 bra 	BB5_5583;

BB5_5582:
	mov.u32 	%r38384, -21845;
	mov.u32 	%r38385, -1174470657;
	mov.u32 	%r38386, -1319895041;
	mov.u32 	%r38387, 514588670;
	mov.u32 	%r38388, -156174812;
	mov.u32 	%r38389, 1731252896;
	mov.u32 	%r38390, -209382721;
	mov.u32 	%r38391, 1685539716;
	mov.u32 	%r38392, 1129032919;
	mov.u32 	%r38393, 1260103606;
	mov.u32 	%r38394, 964683418;
	mov.u32 	%r38395, 436277738;
	// inline asm
	add.cc.u32 %r38336, %r38336, %r38384;
addc.cc.u32 %r38337, %r38337, %r38385;
addc.cc.u32 %r38338, %r38338, %r38386;
addc.cc.u32 %r38339, %r38339, %r38387;
addc.cc.u32 %r38340, %r38340, %r38388;
addc.cc.u32 %r38341, %r38341, %r38389;
addc.cc.u32 %r38342, %r38342, %r38390;
addc.cc.u32 %r38343, %r38343, %r38391;
addc.cc.u32 %r38344, %r38344, %r38392;
addc.cc.u32 %r38345, %r38345, %r38393;
addc.cc.u32 %r38346, %r38346, %r38394;
addc.u32 %r38347, %r38347, %r38395;

	// inline asm

BB5_5583:
	mov.u32 	%r38411, %r38279;
	mov.u32 	%r38418, %r38286;
	mov.u32 	%r38413, %r38281;
	mov.u32 	%r38408, %r38276;
	mov.u32 	%r38415, %r38283;
	mov.u32 	%r38410, %r38278;
	mov.u32 	%r38417, %r38285;
	mov.u32 	%r38412, %r38280;
	mov.u32 	%r38419, %r38287;
	mov.u32 	%r38414, %r38282;
	mov.u32 	%r38409, %r38277;
	mov.u32 	%r38416, %r38284;
	// inline asm
	sub.cc.u32 %r38408, %r38408, %r13183;
subc.cc.u32 %r38409, %r38409, %r13184;
subc.cc.u32 %r38410, %r38410, %r13185;
subc.cc.u32 %r38411, %r38411, %r13186;
subc.cc.u32 %r38412, %r38412, %r13187;
subc.cc.u32 %r38413, %r38413, %r13188;
subc.cc.u32 %r38414, %r38414, %r13189;
subc.cc.u32 %r38415, %r38415, %r13190;
subc.cc.u32 %r38416, %r38416, %r13191;
subc.cc.u32 %r38417, %r38417, %r13192;
subc.cc.u32 %r38418, %r38418, %r13193;
subc.u32 %r38419, %r38419, %r13194;

	// inline asm
	setp.gt.u32	%p6054, %r38287, %r13194;
	@%p6054 bra 	BB5_5606;

	setp.lt.u32	%p6055, %r38287, %r13194;
	@%p6055 bra 	BB5_5605;

	setp.gt.u32	%p6056, %r38286, %r13193;
	@%p6056 bra 	BB5_5606;

	setp.lt.u32	%p6057, %r38286, %r13193;
	@%p6057 bra 	BB5_5605;

	setp.gt.u32	%p6058, %r38285, %r13192;
	@%p6058 bra 	BB5_5606;

	setp.lt.u32	%p6059, %r38285, %r13192;
	@%p6059 bra 	BB5_5605;

	setp.gt.u32	%p6060, %r38284, %r13191;
	@%p6060 bra 	BB5_5606;

	setp.lt.u32	%p6061, %r38284, %r13191;
	@%p6061 bra 	BB5_5605;

	setp.gt.u32	%p6062, %r38283, %r13190;
	@%p6062 bra 	BB5_5606;

	setp.lt.u32	%p6063, %r38283, %r13190;
	@%p6063 bra 	BB5_5605;

	setp.gt.u32	%p6064, %r38282, %r13189;
	@%p6064 bra 	BB5_5606;

	setp.lt.u32	%p6065, %r38282, %r13189;
	@%p6065 bra 	BB5_5605;

	setp.gt.u32	%p6066, %r38281, %r13188;
	@%p6066 bra 	BB5_5606;

	setp.lt.u32	%p6067, %r38281, %r13188;
	@%p6067 bra 	BB5_5605;

	setp.gt.u32	%p6068, %r38280, %r13187;
	@%p6068 bra 	BB5_5606;

	setp.lt.u32	%p6069, %r38280, %r13187;
	@%p6069 bra 	BB5_5605;

	setp.gt.u32	%p6070, %r38279, %r13186;
	@%p6070 bra 	BB5_5606;

	setp.lt.u32	%p6071, %r38279, %r13186;
	@%p6071 bra 	BB5_5605;

	setp.gt.u32	%p6072, %r38278, %r13185;
	@%p6072 bra 	BB5_5606;

	setp.lt.u32	%p6073, %r38278, %r13185;
	@%p6073 bra 	BB5_5605;

	setp.gt.u32	%p6074, %r38277, %r13184;
	@%p6074 bra 	BB5_5606;

	setp.ge.u32	%p6075, %r38277, %r13184;
	setp.ge.u32	%p6076, %r38276, %r13183;
	and.pred  	%p6077, %p6075, %p6076;
	@%p6077 bra 	BB5_5606;

BB5_5605:
	mov.u32 	%r38456, -21845;
	mov.u32 	%r38457, -1174470657;
	mov.u32 	%r38458, -1319895041;
	mov.u32 	%r38459, 514588670;
	mov.u32 	%r38460, -156174812;
	mov.u32 	%r38461, 1731252896;
	mov.u32 	%r38462, -209382721;
	mov.u32 	%r38463, 1685539716;
	mov.u32 	%r38464, 1129032919;
	mov.u32 	%r38465, 1260103606;
	mov.u32 	%r38466, 964683418;
	mov.u32 	%r38467, 436277738;
	// inline asm
	add.cc.u32 %r38408, %r38408, %r38456;
addc.cc.u32 %r38409, %r38409, %r38457;
addc.cc.u32 %r38410, %r38410, %r38458;
addc.cc.u32 %r38411, %r38411, %r38459;
addc.cc.u32 %r38412, %r38412, %r38460;
addc.cc.u32 %r38413, %r38413, %r38461;
addc.cc.u32 %r38414, %r38414, %r38462;
addc.cc.u32 %r38415, %r38415, %r38463;
addc.cc.u32 %r38416, %r38416, %r38464;
addc.cc.u32 %r38417, %r38417, %r38465;
addc.cc.u32 %r38418, %r38418, %r38466;
addc.u32 %r38419, %r38419, %r38467;

	// inline asm

BB5_5606:
	// Callseq Start 240
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r38408;
	st.param.b32	[param0+4], %r38409;
	st.param.b32	[param0+8], %r38410;
	st.param.b32	[param0+12], %r38411;
	st.param.b32	[param0+16], %r38412;
	st.param.b32	[param0+20], %r38413;
	st.param.b32	[param0+24], %r38414;
	st.param.b32	[param0+28], %r38415;
	st.param.b32	[param0+32], %r38416;
	st.param.b32	[param0+36], %r38417;
	st.param.b32	[param0+40], %r38418;
	st.param.b32	[param0+44], %r38419;
	st.param.b32	[param0+48], %r38336;
	st.param.b32	[param0+52], %r38337;
	st.param.b32	[param0+56], %r38338;
	st.param.b32	[param0+60], %r38339;
	st.param.b32	[param0+64], %r38340;
	st.param.b32	[param0+68], %r38341;
	st.param.b32	[param0+72], %r38342;
	st.param.b32	[param0+76], %r38343;
	st.param.b32	[param0+80], %r38344;
	st.param.b32	[param0+84], %r38345;
	st.param.b32	[param0+88], %r38346;
	st.param.b32	[param0+92], %r38347;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_double, 
	(
	param0
	);
	ld.param.b32	%r51213, [retval0+0];
	ld.param.b32	%r51214, [retval0+4];
	ld.param.b32	%r51215, [retval0+8];
	ld.param.b32	%r51216, [retval0+12];
	ld.param.b32	%r51217, [retval0+16];
	ld.param.b32	%r51218, [retval0+20];
	ld.param.b32	%r51219, [retval0+24];
	ld.param.b32	%r51220, [retval0+28];
	ld.param.b32	%r51221, [retval0+32];
	ld.param.b32	%r51222, [retval0+36];
	ld.param.b32	%r51223, [retval0+40];
	ld.param.b32	%r51224, [retval0+44];
	ld.param.b32	%r51225, [retval0+48];
	ld.param.b32	%r51226, [retval0+52];
	ld.param.b32	%r51227, [retval0+56];
	ld.param.b32	%r51228, [retval0+60];
	ld.param.b32	%r51229, [retval0+64];
	ld.param.b32	%r51230, [retval0+68];
	ld.param.b32	%r51231, [retval0+72];
	ld.param.b32	%r51232, [retval0+76];
	ld.param.b32	%r51233, [retval0+80];
	ld.param.b32	%r51234, [retval0+84];
	ld.param.b32	%r51235, [retval0+88];
	ld.param.b32	%r51236, [retval0+92];
	
	//{
	}// Callseq End 240
	// Callseq Start 241
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r13087;
	st.param.b32	[param0+4], %r13088;
	st.param.b32	[param0+8], %r13089;
	st.param.b32	[param0+12], %r13090;
	st.param.b32	[param0+16], %r13091;
	st.param.b32	[param0+20], %r13092;
	st.param.b32	[param0+24], %r13093;
	st.param.b32	[param0+28], %r13094;
	st.param.b32	[param0+32], %r13095;
	st.param.b32	[param0+36], %r13096;
	st.param.b32	[param0+40], %r13097;
	st.param.b32	[param0+44], %r13098;
	st.param.b32	[param0+48], %r50708;
	st.param.b32	[param0+52], %r50707;
	st.param.b32	[param0+56], %r50706;
	st.param.b32	[param0+60], %r50705;
	st.param.b32	[param0+64], %r50704;
	st.param.b32	[param0+68], %r50703;
	st.param.b32	[param0+72], %r50702;
	st.param.b32	[param0+76], %r50701;
	st.param.b32	[param0+80], %r50700;
	st.param.b32	[param0+84], %r50699;
	st.param.b32	[param0+88], %r50698;
	st.param.b32	[param0+92], %r50697;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r12919;
	st.param.b32	[param1+4], %r12920;
	st.param.b32	[param1+8], %r12921;
	st.param.b32	[param1+12], %r12922;
	st.param.b32	[param1+16], %r12923;
	st.param.b32	[param1+20], %r12924;
	st.param.b32	[param1+24], %r12925;
	st.param.b32	[param1+28], %r12926;
	st.param.b32	[param1+32], %r12927;
	st.param.b32	[param1+36], %r12928;
	st.param.b32	[param1+40], %r12929;
	st.param.b32	[param1+44], %r12930;
	st.param.b32	[param1+48], %r12931;
	st.param.b32	[param1+52], %r12932;
	st.param.b32	[param1+56], %r12933;
	st.param.b32	[param1+60], %r12934;
	st.param.b32	[param1+64], %r12935;
	st.param.b32	[param1+68], %r12936;
	st.param.b32	[param1+72], %r12937;
	st.param.b32	[param1+76], %r12938;
	st.param.b32	[param1+80], %r12939;
	st.param.b32	[param1+84], %r12940;
	st.param.b32	[param1+88], %r12941;
	st.param.b32	[param1+92], %r12942;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r38516, [retval0+0];
	ld.param.b32	%r38517, [retval0+4];
	ld.param.b32	%r38518, [retval0+8];
	ld.param.b32	%r38519, [retval0+12];
	ld.param.b32	%r38520, [retval0+16];
	ld.param.b32	%r38521, [retval0+20];
	ld.param.b32	%r38522, [retval0+24];
	ld.param.b32	%r38523, [retval0+28];
	ld.param.b32	%r38524, [retval0+32];
	ld.param.b32	%r38525, [retval0+36];
	ld.param.b32	%r38526, [retval0+40];
	ld.param.b32	%r38527, [retval0+44];
	ld.param.b32	%r38528, [retval0+48];
	ld.param.b32	%r38529, [retval0+52];
	ld.param.b32	%r38530, [retval0+56];
	ld.param.b32	%r38531, [retval0+60];
	ld.param.b32	%r38532, [retval0+64];
	ld.param.b32	%r38533, [retval0+68];
	ld.param.b32	%r38534, [retval0+72];
	ld.param.b32	%r38535, [retval0+76];
	ld.param.b32	%r38536, [retval0+80];
	ld.param.b32	%r38537, [retval0+84];
	ld.param.b32	%r38538, [retval0+88];
	ld.param.b32	%r38539, [retval0+92];
	
	//{
	}// Callseq End 241
	// Callseq Start 242
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r38516;
	st.param.b32	[param0+4], %r38517;
	st.param.b32	[param0+8], %r38518;
	st.param.b32	[param0+12], %r38519;
	st.param.b32	[param0+16], %r38520;
	st.param.b32	[param0+20], %r38521;
	st.param.b32	[param0+24], %r38522;
	st.param.b32	[param0+28], %r38523;
	st.param.b32	[param0+32], %r38524;
	st.param.b32	[param0+36], %r38525;
	st.param.b32	[param0+40], %r38526;
	st.param.b32	[param0+44], %r38527;
	st.param.b32	[param0+48], %r38528;
	st.param.b32	[param0+52], %r38529;
	st.param.b32	[param0+56], %r38530;
	st.param.b32	[param0+60], %r38531;
	st.param.b32	[param0+64], %r38532;
	st.param.b32	[param0+68], %r38533;
	st.param.b32	[param0+72], %r38534;
	st.param.b32	[param0+76], %r38535;
	st.param.b32	[param0+80], %r38536;
	st.param.b32	[param0+84], %r38537;
	st.param.b32	[param0+88], %r38538;
	st.param.b32	[param0+92], %r38539;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r12919;
	st.param.b32	[param1+4], %r12920;
	st.param.b32	[param1+8], %r12921;
	st.param.b32	[param1+12], %r12922;
	st.param.b32	[param1+16], %r12923;
	st.param.b32	[param1+20], %r12924;
	st.param.b32	[param1+24], %r12925;
	st.param.b32	[param1+28], %r12926;
	st.param.b32	[param1+32], %r12927;
	st.param.b32	[param1+36], %r12928;
	st.param.b32	[param1+40], %r12929;
	st.param.b32	[param1+44], %r12930;
	st.param.b32	[param1+48], %r12931;
	st.param.b32	[param1+52], %r12932;
	st.param.b32	[param1+56], %r12933;
	st.param.b32	[param1+60], %r12934;
	st.param.b32	[param1+64], %r12935;
	st.param.b32	[param1+68], %r12936;
	st.param.b32	[param1+72], %r12937;
	st.param.b32	[param1+76], %r12938;
	st.param.b32	[param1+80], %r12939;
	st.param.b32	[param1+84], %r12940;
	st.param.b32	[param1+88], %r12941;
	st.param.b32	[param1+92], %r12942;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r51165, [retval0+0];
	ld.param.b32	%r51166, [retval0+4];
	ld.param.b32	%r51167, [retval0+8];
	ld.param.b32	%r51168, [retval0+12];
	ld.param.b32	%r51169, [retval0+16];
	ld.param.b32	%r51170, [retval0+20];
	ld.param.b32	%r51171, [retval0+24];
	ld.param.b32	%r51172, [retval0+28];
	ld.param.b32	%r51173, [retval0+32];
	ld.param.b32	%r51174, [retval0+36];
	ld.param.b32	%r51175, [retval0+40];
	ld.param.b32	%r51176, [retval0+44];
	ld.param.b32	%r51177, [retval0+48];
	ld.param.b32	%r51178, [retval0+52];
	ld.param.b32	%r51179, [retval0+56];
	ld.param.b32	%r51180, [retval0+60];
	ld.param.b32	%r51181, [retval0+64];
	ld.param.b32	%r51182, [retval0+68];
	ld.param.b32	%r51183, [retval0+72];
	ld.param.b32	%r51184, [retval0+76];
	ld.param.b32	%r51185, [retval0+80];
	ld.param.b32	%r51186, [retval0+84];
	ld.param.b32	%r51187, [retval0+88];
	ld.param.b32	%r51188, [retval0+92];
	
	//{
	}// Callseq End 242
	// Callseq Start 243
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r12655;
	st.param.b32	[param0+4], %r12656;
	st.param.b32	[param0+8], %r12657;
	st.param.b32	[param0+12], %r12658;
	st.param.b32	[param0+16], %r12659;
	st.param.b32	[param0+20], %r12660;
	st.param.b32	[param0+24], %r12661;
	st.param.b32	[param0+28], %r12662;
	st.param.b32	[param0+32], %r12663;
	st.param.b32	[param0+36], %r12664;
	st.param.b32	[param0+40], %r12665;
	st.param.b32	[param0+44], %r12666;
	st.param.b32	[param0+48], %r50636;
	st.param.b32	[param0+52], %r50635;
	st.param.b32	[param0+56], %r50634;
	st.param.b32	[param0+60], %r50633;
	st.param.b32	[param0+64], %r50632;
	st.param.b32	[param0+68], %r50631;
	st.param.b32	[param0+72], %r50630;
	st.param.b32	[param0+76], %r50629;
	st.param.b32	[param0+80], %r50628;
	st.param.b32	[param0+84], %r50627;
	st.param.b32	[param0+88], %r50626;
	st.param.b32	[param0+92], %r50625;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_double, 
	(
	param0
	);
	ld.param.b32	%r38540, [retval0+0];
	ld.param.b32	%r38541, [retval0+4];
	ld.param.b32	%r38542, [retval0+8];
	ld.param.b32	%r38543, [retval0+12];
	ld.param.b32	%r38544, [retval0+16];
	ld.param.b32	%r38545, [retval0+20];
	ld.param.b32	%r38546, [retval0+24];
	ld.param.b32	%r38547, [retval0+28];
	ld.param.b32	%r38548, [retval0+32];
	ld.param.b32	%r38549, [retval0+36];
	ld.param.b32	%r38550, [retval0+40];
	ld.param.b32	%r38551, [retval0+44];
	ld.param.b32	%r38552, [retval0+48];
	ld.param.b32	%r38553, [retval0+52];
	ld.param.b32	%r38554, [retval0+56];
	ld.param.b32	%r38555, [retval0+60];
	ld.param.b32	%r38556, [retval0+64];
	ld.param.b32	%r38557, [retval0+68];
	ld.param.b32	%r38558, [retval0+72];
	ld.param.b32	%r38559, [retval0+76];
	ld.param.b32	%r38560, [retval0+80];
	ld.param.b32	%r38561, [retval0+84];
	ld.param.b32	%r38562, [retval0+88];
	ld.param.b32	%r38563, [retval0+92];
	
	//{
	}// Callseq End 243
	// Callseq Start 244
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r38540;
	st.param.b32	[param0+4], %r38541;
	st.param.b32	[param0+8], %r38542;
	st.param.b32	[param0+12], %r38543;
	st.param.b32	[param0+16], %r38544;
	st.param.b32	[param0+20], %r38545;
	st.param.b32	[param0+24], %r38546;
	st.param.b32	[param0+28], %r38547;
	st.param.b32	[param0+32], %r38548;
	st.param.b32	[param0+36], %r38549;
	st.param.b32	[param0+40], %r38550;
	st.param.b32	[param0+44], %r38551;
	st.param.b32	[param0+48], %r38552;
	st.param.b32	[param0+52], %r38553;
	st.param.b32	[param0+56], %r38554;
	st.param.b32	[param0+60], %r38555;
	st.param.b32	[param0+64], %r38556;
	st.param.b32	[param0+68], %r38557;
	st.param.b32	[param0+72], %r38558;
	st.param.b32	[param0+76], %r38559;
	st.param.b32	[param0+80], %r38560;
	st.param.b32	[param0+84], %r38561;
	st.param.b32	[param0+88], %r38562;
	st.param.b32	[param0+92], %r38563;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_double, 
	(
	param0
	);
	ld.param.b32	%r38564, [retval0+0];
	ld.param.b32	%r38565, [retval0+4];
	ld.param.b32	%r38566, [retval0+8];
	ld.param.b32	%r38567, [retval0+12];
	ld.param.b32	%r38568, [retval0+16];
	ld.param.b32	%r38569, [retval0+20];
	ld.param.b32	%r38570, [retval0+24];
	ld.param.b32	%r38571, [retval0+28];
	ld.param.b32	%r38572, [retval0+32];
	ld.param.b32	%r38573, [retval0+36];
	ld.param.b32	%r38574, [retval0+40];
	ld.param.b32	%r38575, [retval0+44];
	ld.param.b32	%r38576, [retval0+48];
	ld.param.b32	%r38577, [retval0+52];
	ld.param.b32	%r38578, [retval0+56];
	ld.param.b32	%r38579, [retval0+60];
	ld.param.b32	%r38580, [retval0+64];
	ld.param.b32	%r38581, [retval0+68];
	ld.param.b32	%r38582, [retval0+72];
	ld.param.b32	%r38583, [retval0+76];
	ld.param.b32	%r38584, [retval0+80];
	ld.param.b32	%r38585, [retval0+84];
	ld.param.b32	%r38586, [retval0+88];
	ld.param.b32	%r38587, [retval0+92];
	
	//{
	}// Callseq End 244
	// Callseq Start 245
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r38564;
	st.param.b32	[param0+4], %r38565;
	st.param.b32	[param0+8], %r38566;
	st.param.b32	[param0+12], %r38567;
	st.param.b32	[param0+16], %r38568;
	st.param.b32	[param0+20], %r38569;
	st.param.b32	[param0+24], %r38570;
	st.param.b32	[param0+28], %r38571;
	st.param.b32	[param0+32], %r38572;
	st.param.b32	[param0+36], %r38573;
	st.param.b32	[param0+40], %r38574;
	st.param.b32	[param0+44], %r38575;
	st.param.b32	[param0+48], %r38576;
	st.param.b32	[param0+52], %r38577;
	st.param.b32	[param0+56], %r38578;
	st.param.b32	[param0+60], %r38579;
	st.param.b32	[param0+64], %r38580;
	st.param.b32	[param0+68], %r38581;
	st.param.b32	[param0+72], %r38582;
	st.param.b32	[param0+76], %r38583;
	st.param.b32	[param0+80], %r38584;
	st.param.b32	[param0+84], %r38585;
	st.param.b32	[param0+88], %r38586;
	st.param.b32	[param0+92], %r38587;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_double, 
	(
	param0
	);
	ld.param.b32	%r13363, [retval0+0];
	ld.param.b32	%r13364, [retval0+4];
	ld.param.b32	%r13365, [retval0+8];
	ld.param.b32	%r13366, [retval0+12];
	ld.param.b32	%r13367, [retval0+16];
	ld.param.b32	%r13368, [retval0+20];
	ld.param.b32	%r13369, [retval0+24];
	ld.param.b32	%r13370, [retval0+28];
	ld.param.b32	%r13371, [retval0+32];
	ld.param.b32	%r13372, [retval0+36];
	ld.param.b32	%r13373, [retval0+40];
	ld.param.b32	%r13374, [retval0+44];
	ld.param.b32	%r13375, [retval0+48];
	ld.param.b32	%r13376, [retval0+52];
	ld.param.b32	%r13377, [retval0+56];
	ld.param.b32	%r13378, [retval0+60];
	ld.param.b32	%r13379, [retval0+64];
	ld.param.b32	%r13380, [retval0+68];
	ld.param.b32	%r13381, [retval0+72];
	ld.param.b32	%r13382, [retval0+76];
	ld.param.b32	%r13383, [retval0+80];
	ld.param.b32	%r13384, [retval0+84];
	ld.param.b32	%r13385, [retval0+88];
	ld.param.b32	%r13386, [retval0+92];
	
	//{
	}// Callseq End 245
	// Callseq Start 246
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r12919;
	st.param.b32	[param0+4], %r12920;
	st.param.b32	[param0+8], %r12921;
	st.param.b32	[param0+12], %r12922;
	st.param.b32	[param0+16], %r12923;
	st.param.b32	[param0+20], %r12924;
	st.param.b32	[param0+24], %r12925;
	st.param.b32	[param0+28], %r12926;
	st.param.b32	[param0+32], %r12927;
	st.param.b32	[param0+36], %r12928;
	st.param.b32	[param0+40], %r12929;
	st.param.b32	[param0+44], %r12930;
	st.param.b32	[param0+48], %r12931;
	st.param.b32	[param0+52], %r12932;
	st.param.b32	[param0+56], %r12933;
	st.param.b32	[param0+60], %r12934;
	st.param.b32	[param0+64], %r12935;
	st.param.b32	[param0+68], %r12936;
	st.param.b32	[param0+72], %r12937;
	st.param.b32	[param0+76], %r12938;
	st.param.b32	[param0+80], %r12939;
	st.param.b32	[param0+84], %r12940;
	st.param.b32	[param0+88], %r12941;
	st.param.b32	[param0+92], %r12942;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r51165;
	st.param.b32	[param1+4], %r51166;
	st.param.b32	[param1+8], %r51167;
	st.param.b32	[param1+12], %r51168;
	st.param.b32	[param1+16], %r51169;
	st.param.b32	[param1+20], %r51170;
	st.param.b32	[param1+24], %r51171;
	st.param.b32	[param1+28], %r51172;
	st.param.b32	[param1+32], %r51173;
	st.param.b32	[param1+36], %r51174;
	st.param.b32	[param1+40], %r51175;
	st.param.b32	[param1+44], %r51176;
	st.param.b32	[param1+48], %r51177;
	st.param.b32	[param1+52], %r51178;
	st.param.b32	[param1+56], %r51179;
	st.param.b32	[param1+60], %r51180;
	st.param.b32	[param1+64], %r51181;
	st.param.b32	[param1+68], %r51182;
	st.param.b32	[param1+72], %r51183;
	st.param.b32	[param1+76], %r51184;
	st.param.b32	[param1+80], %r51185;
	st.param.b32	[param1+84], %r51186;
	st.param.b32	[param1+88], %r51187;
	st.param.b32	[param1+92], %r51188;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r38492, [retval0+0];
	ld.param.b32	%r38493, [retval0+4];
	ld.param.b32	%r38494, [retval0+8];
	ld.param.b32	%r38495, [retval0+12];
	ld.param.b32	%r38496, [retval0+16];
	ld.param.b32	%r38497, [retval0+20];
	ld.param.b32	%r38498, [retval0+24];
	ld.param.b32	%r38499, [retval0+28];
	ld.param.b32	%r38500, [retval0+32];
	ld.param.b32	%r38501, [retval0+36];
	ld.param.b32	%r38502, [retval0+40];
	ld.param.b32	%r38503, [retval0+44];
	ld.param.b32	%r38480, [retval0+48];
	ld.param.b32	%r38481, [retval0+52];
	ld.param.b32	%r38482, [retval0+56];
	ld.param.b32	%r38483, [retval0+60];
	ld.param.b32	%r38484, [retval0+64];
	ld.param.b32	%r38485, [retval0+68];
	ld.param.b32	%r38486, [retval0+72];
	ld.param.b32	%r38487, [retval0+76];
	ld.param.b32	%r38488, [retval0+80];
	ld.param.b32	%r38489, [retval0+84];
	ld.param.b32	%r38490, [retval0+88];
	ld.param.b32	%r38491, [retval0+92];
	
	//{
	}// Callseq End 246
	// Callseq Start 247
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r38492;
	st.param.b32	[param0+4], %r38493;
	st.param.b32	[param0+8], %r38494;
	st.param.b32	[param0+12], %r38495;
	st.param.b32	[param0+16], %r38496;
	st.param.b32	[param0+20], %r38497;
	st.param.b32	[param0+24], %r38498;
	st.param.b32	[param0+28], %r38499;
	st.param.b32	[param0+32], %r38500;
	st.param.b32	[param0+36], %r38501;
	st.param.b32	[param0+40], %r38502;
	st.param.b32	[param0+44], %r38503;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r12943;
	st.param.b32	[param1+4], %r12944;
	st.param.b32	[param1+8], %r12945;
	st.param.b32	[param1+12], %r12946;
	st.param.b32	[param1+16], %r12947;
	st.param.b32	[param1+20], %r12948;
	st.param.b32	[param1+24], %r12949;
	st.param.b32	[param1+28], %r12950;
	st.param.b32	[param1+32], %r12951;
	st.param.b32	[param1+36], %r12952;
	st.param.b32	[param1+40], %r12953;
	st.param.b32	[param1+44], %r12954;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r13411, [retval0+0];
	ld.param.b32	%r13412, [retval0+4];
	ld.param.b32	%r13413, [retval0+8];
	ld.param.b32	%r13414, [retval0+12];
	ld.param.b32	%r13415, [retval0+16];
	ld.param.b32	%r13416, [retval0+20];
	ld.param.b32	%r13417, [retval0+24];
	ld.param.b32	%r13418, [retval0+28];
	ld.param.b32	%r13419, [retval0+32];
	ld.param.b32	%r13420, [retval0+36];
	ld.param.b32	%r13421, [retval0+40];
	ld.param.b32	%r13422, [retval0+44];
	
	//{
	}// Callseq End 247
	// Callseq Start 248
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r38480;
	st.param.b32	[param0+4], %r38481;
	st.param.b32	[param0+8], %r38482;
	st.param.b32	[param0+12], %r38483;
	st.param.b32	[param0+16], %r38484;
	st.param.b32	[param0+20], %r38485;
	st.param.b32	[param0+24], %r38486;
	st.param.b32	[param0+28], %r38487;
	st.param.b32	[param0+32], %r38488;
	st.param.b32	[param0+36], %r38489;
	st.param.b32	[param0+40], %r38490;
	st.param.b32	[param0+44], %r38491;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r12967;
	st.param.b32	[param1+4], %r12968;
	st.param.b32	[param1+8], %r12969;
	st.param.b32	[param1+12], %r12970;
	st.param.b32	[param1+16], %r12971;
	st.param.b32	[param1+20], %r12972;
	st.param.b32	[param1+24], %r12973;
	st.param.b32	[param1+28], %r12974;
	st.param.b32	[param1+32], %r12975;
	st.param.b32	[param1+36], %r12976;
	st.param.b32	[param1+40], %r12977;
	st.param.b32	[param1+44], %r12978;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r13423, [retval0+0];
	ld.param.b32	%r13424, [retval0+4];
	ld.param.b32	%r13425, [retval0+8];
	ld.param.b32	%r13426, [retval0+12];
	ld.param.b32	%r13427, [retval0+16];
	ld.param.b32	%r13428, [retval0+20];
	ld.param.b32	%r13429, [retval0+24];
	ld.param.b32	%r13430, [retval0+28];
	ld.param.b32	%r13431, [retval0+32];
	ld.param.b32	%r13432, [retval0+36];
	ld.param.b32	%r13433, [retval0+40];
	ld.param.b32	%r13434, [retval0+44];
	
	//{
	}// Callseq End 248
	// inline asm
	add.cc.u32 %r38480, %r38480, %r38492;
addc.cc.u32 %r38481, %r38481, %r38493;
addc.cc.u32 %r38482, %r38482, %r38494;
addc.cc.u32 %r38483, %r38483, %r38495;
addc.cc.u32 %r38484, %r38484, %r38496;
addc.cc.u32 %r38485, %r38485, %r38497;
addc.cc.u32 %r38486, %r38486, %r38498;
addc.cc.u32 %r38487, %r38487, %r38499;
addc.cc.u32 %r38488, %r38488, %r38500;
addc.cc.u32 %r38489, %r38489, %r38501;
addc.cc.u32 %r38490, %r38490, %r38502;
addc.u32 %r38491, %r38491, %r38503;

	// inline asm
	setp.gt.u32	%p6078, %r38491, 436277738;
	@%p6078 bra 	BB5_5628;

	setp.lt.u32	%p6079, %r38491, 436277738;
	@%p6079 bra 	BB5_5629;

	setp.gt.u32	%p6080, %r38490, 964683418;
	@%p6080 bra 	BB5_5628;

	setp.lt.u32	%p6081, %r38490, 964683418;
	@%p6081 bra 	BB5_5629;

	setp.gt.u32	%p6082, %r38489, 1260103606;
	@%p6082 bra 	BB5_5628;

	setp.lt.u32	%p6083, %r38489, 1260103606;
	@%p6083 bra 	BB5_5629;

	setp.gt.u32	%p6084, %r38488, 1129032919;
	@%p6084 bra 	BB5_5628;

	setp.lt.u32	%p6085, %r38488, 1129032919;
	@%p6085 bra 	BB5_5629;

	setp.gt.u32	%p6086, %r38487, 1685539716;
	@%p6086 bra 	BB5_5628;

	setp.lt.u32	%p6087, %r38487, 1685539716;
	@%p6087 bra 	BB5_5629;

	setp.gt.u32	%p6088, %r38486, -209382721;
	@%p6088 bra 	BB5_5628;

	setp.lt.u32	%p6089, %r38486, -209382721;
	@%p6089 bra 	BB5_5629;

	setp.gt.u32	%p6090, %r38485, 1731252896;
	@%p6090 bra 	BB5_5628;

	setp.lt.u32	%p6091, %r38485, 1731252896;
	@%p6091 bra 	BB5_5629;

	setp.gt.u32	%p6092, %r38484, -156174812;
	@%p6092 bra 	BB5_5628;

	setp.lt.u32	%p6093, %r38484, -156174812;
	@%p6093 bra 	BB5_5629;

	setp.gt.u32	%p6094, %r38483, 514588670;
	@%p6094 bra 	BB5_5628;

	setp.lt.u32	%p6095, %r38483, 514588670;
	@%p6095 bra 	BB5_5629;

	setp.gt.u32	%p6096, %r38482, -1319895041;
	@%p6096 bra 	BB5_5628;

	setp.lt.u32	%p6097, %r38482, -1319895041;
	@%p6097 bra 	BB5_5629;

	setp.gt.u32	%p6098, %r38481, -1174470657;
	@%p6098 bra 	BB5_5628;

	setp.lt.u32	%p6099, %r38481, -1174470657;
	setp.lt.u32	%p6100, %r38480, -21845;
	or.pred  	%p6101, %p6099, %p6100;
	@%p6101 bra 	BB5_5629;

BB5_5628:
	mov.u32 	%r38600, -21845;
	mov.u32 	%r38601, -1174470657;
	mov.u32 	%r38602, -1319895041;
	mov.u32 	%r38603, 514588670;
	mov.u32 	%r38604, -156174812;
	mov.u32 	%r38605, 1731252896;
	mov.u32 	%r38606, -209382721;
	mov.u32 	%r38607, 1685539716;
	mov.u32 	%r38608, 1129032919;
	mov.u32 	%r38609, 1260103606;
	mov.u32 	%r38610, 964683418;
	mov.u32 	%r38611, 436277738;
	// inline asm
	sub.cc.u32 %r38480, %r38480, %r38600;
subc.cc.u32 %r38481, %r38481, %r38601;
subc.cc.u32 %r38482, %r38482, %r38602;
subc.cc.u32 %r38483, %r38483, %r38603;
subc.cc.u32 %r38484, %r38484, %r38604;
subc.cc.u32 %r38485, %r38485, %r38605;
subc.cc.u32 %r38486, %r38486, %r38606;
subc.cc.u32 %r38487, %r38487, %r38607;
subc.cc.u32 %r38488, %r38488, %r38608;
subc.cc.u32 %r38489, %r38489, %r38609;
subc.cc.u32 %r38490, %r38490, %r38610;
subc.u32 %r38491, %r38491, %r38611;

	// inline asm

BB5_5629:
	// Callseq Start 249
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r38480;
	st.param.b32	[param0+4], %r38481;
	st.param.b32	[param0+8], %r38482;
	st.param.b32	[param0+12], %r38483;
	st.param.b32	[param0+16], %r38484;
	st.param.b32	[param0+20], %r38485;
	st.param.b32	[param0+24], %r38486;
	st.param.b32	[param0+28], %r38487;
	st.param.b32	[param0+32], %r38488;
	st.param.b32	[param0+36], %r38489;
	st.param.b32	[param0+40], %r38490;
	st.param.b32	[param0+44], %r38491;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r37990;
	st.param.b32	[param1+4], %r37991;
	st.param.b32	[param1+8], %r37992;
	st.param.b32	[param1+12], %r37993;
	st.param.b32	[param1+16], %r37994;
	st.param.b32	[param1+20], %r37995;
	st.param.b32	[param1+24], %r37996;
	st.param.b32	[param1+28], %r37997;
	st.param.b32	[param1+32], %r37998;
	st.param.b32	[param1+36], %r37999;
	st.param.b32	[param1+40], %r38000;
	st.param.b32	[param1+44], %r38001;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r38648, [retval0+0];
	ld.param.b32	%r38649, [retval0+4];
	ld.param.b32	%r38650, [retval0+8];
	ld.param.b32	%r38651, [retval0+12];
	ld.param.b32	%r38652, [retval0+16];
	ld.param.b32	%r38653, [retval0+20];
	ld.param.b32	%r38654, [retval0+24];
	ld.param.b32	%r38655, [retval0+28];
	ld.param.b32	%r38656, [retval0+32];
	ld.param.b32	%r38657, [retval0+36];
	ld.param.b32	%r38658, [retval0+40];
	ld.param.b32	%r38659, [retval0+44];
	
	//{
	}// Callseq End 249
	mov.u32 	%r50759, %r38657;
	mov.u32 	%r50764, %r38652;
	mov.u32 	%r50757, %r38659;
	mov.u32 	%r50762, %r38654;
	mov.u32 	%r50767, %r38649;
	mov.u32 	%r50760, %r38656;
	mov.u32 	%r50765, %r38651;
	mov.u32 	%r50758, %r38658;
	mov.u32 	%r50763, %r38653;
	mov.u32 	%r50768, %r38648;
	mov.u32 	%r50761, %r38655;
	mov.u32 	%r50766, %r38650;
	// inline asm
	sub.cc.u32 %r50768, %r50768, %r13411;
subc.cc.u32 %r50767, %r50767, %r13412;
subc.cc.u32 %r50766, %r50766, %r13413;
subc.cc.u32 %r50765, %r50765, %r13414;
subc.cc.u32 %r50764, %r50764, %r13415;
subc.cc.u32 %r50763, %r50763, %r13416;
subc.cc.u32 %r50762, %r50762, %r13417;
subc.cc.u32 %r50761, %r50761, %r13418;
subc.cc.u32 %r50760, %r50760, %r13419;
subc.cc.u32 %r50759, %r50759, %r13420;
subc.cc.u32 %r50758, %r50758, %r13421;
subc.u32 %r50757, %r50757, %r13422;

	// inline asm
	setp.gt.u32	%p6102, %r38659, %r13422;
	@%p6102 bra 	BB5_5652;

	setp.lt.u32	%p6103, %r38659, %r13422;
	@%p6103 bra 	BB5_5651;

	setp.gt.u32	%p6104, %r38658, %r13421;
	@%p6104 bra 	BB5_5652;

	setp.lt.u32	%p6105, %r38658, %r13421;
	@%p6105 bra 	BB5_5651;

	setp.gt.u32	%p6106, %r38657, %r13420;
	@%p6106 bra 	BB5_5652;

	setp.lt.u32	%p6107, %r38657, %r13420;
	@%p6107 bra 	BB5_5651;

	setp.gt.u32	%p6108, %r38656, %r13419;
	@%p6108 bra 	BB5_5652;

	setp.lt.u32	%p6109, %r38656, %r13419;
	@%p6109 bra 	BB5_5651;

	setp.gt.u32	%p6110, %r38655, %r13418;
	@%p6110 bra 	BB5_5652;

	setp.lt.u32	%p6111, %r38655, %r13418;
	@%p6111 bra 	BB5_5651;

	setp.gt.u32	%p6112, %r38654, %r13417;
	@%p6112 bra 	BB5_5652;

	setp.lt.u32	%p6113, %r38654, %r13417;
	@%p6113 bra 	BB5_5651;

	setp.gt.u32	%p6114, %r38653, %r13416;
	@%p6114 bra 	BB5_5652;

	setp.lt.u32	%p6115, %r38653, %r13416;
	@%p6115 bra 	BB5_5651;

	setp.gt.u32	%p6116, %r38652, %r13415;
	@%p6116 bra 	BB5_5652;

	setp.lt.u32	%p6117, %r38652, %r13415;
	@%p6117 bra 	BB5_5651;

	setp.gt.u32	%p6118, %r38651, %r13414;
	@%p6118 bra 	BB5_5652;

	setp.lt.u32	%p6119, %r38651, %r13414;
	@%p6119 bra 	BB5_5651;

	setp.gt.u32	%p6120, %r38650, %r13413;
	@%p6120 bra 	BB5_5652;

	setp.lt.u32	%p6121, %r38650, %r13413;
	@%p6121 bra 	BB5_5651;

	setp.gt.u32	%p6122, %r38649, %r13412;
	@%p6122 bra 	BB5_5652;

	setp.ge.u32	%p6123, %r38649, %r13412;
	setp.ge.u32	%p6124, %r38648, %r13411;
	and.pred  	%p6125, %p6123, %p6124;
	@%p6125 bra 	BB5_5652;

BB5_5651:
	mov.u32 	%r38672, -21845;
	mov.u32 	%r38673, -1174470657;
	mov.u32 	%r38674, -1319895041;
	mov.u32 	%r38675, 514588670;
	mov.u32 	%r38676, -156174812;
	mov.u32 	%r38677, 1731252896;
	mov.u32 	%r38678, -209382721;
	mov.u32 	%r38679, 1685539716;
	mov.u32 	%r38680, 1129032919;
	mov.u32 	%r38681, 1260103606;
	mov.u32 	%r38682, 964683418;
	mov.u32 	%r38683, 436277738;
	// inline asm
	add.cc.u32 %r50768, %r50768, %r38672;
addc.cc.u32 %r50767, %r50767, %r38673;
addc.cc.u32 %r50766, %r50766, %r38674;
addc.cc.u32 %r50765, %r50765, %r38675;
addc.cc.u32 %r50764, %r50764, %r38676;
addc.cc.u32 %r50763, %r50763, %r38677;
addc.cc.u32 %r50762, %r50762, %r38678;
addc.cc.u32 %r50761, %r50761, %r38679;
addc.cc.u32 %r50760, %r50760, %r38680;
addc.cc.u32 %r50759, %r50759, %r38681;
addc.cc.u32 %r50758, %r50758, %r38682;
addc.u32 %r50757, %r50757, %r38683;

	// inline asm

BB5_5652:
	mov.u32 	%r38705, %r50759;
	mov.u32 	%r38698, %r50766;
	mov.u32 	%r38703, %r50761;
	mov.u32 	%r38696, %r50768;
	mov.u32 	%r38701, %r50763;
	mov.u32 	%r38706, %r50758;
	mov.u32 	%r38699, %r50765;
	mov.u32 	%r38704, %r50760;
	mov.u32 	%r38697, %r50767;
	mov.u32 	%r38702, %r50762;
	mov.u32 	%r38707, %r50757;
	mov.u32 	%r38700, %r50764;
	// inline asm
	sub.cc.u32 %r38696, %r38696, %r13423;
subc.cc.u32 %r38697, %r38697, %r13424;
subc.cc.u32 %r38698, %r38698, %r13425;
subc.cc.u32 %r38699, %r38699, %r13426;
subc.cc.u32 %r38700, %r38700, %r13427;
subc.cc.u32 %r38701, %r38701, %r13428;
subc.cc.u32 %r38702, %r38702, %r13429;
subc.cc.u32 %r38703, %r38703, %r13430;
subc.cc.u32 %r38704, %r38704, %r13431;
subc.cc.u32 %r38705, %r38705, %r13432;
subc.cc.u32 %r38706, %r38706, %r13433;
subc.u32 %r38707, %r38707, %r13434;

	// inline asm
	setp.gt.u32	%p6126, %r50757, %r13434;
	@%p6126 bra 	BB5_5675;

	setp.lt.u32	%p6127, %r50757, %r13434;
	@%p6127 bra 	BB5_5674;

	setp.gt.u32	%p6128, %r50758, %r13433;
	@%p6128 bra 	BB5_5675;

	setp.lt.u32	%p6129, %r50758, %r13433;
	@%p6129 bra 	BB5_5674;

	setp.gt.u32	%p6130, %r50759, %r13432;
	@%p6130 bra 	BB5_5675;

	setp.lt.u32	%p6131, %r50759, %r13432;
	@%p6131 bra 	BB5_5674;

	setp.gt.u32	%p6132, %r50760, %r13431;
	@%p6132 bra 	BB5_5675;

	setp.lt.u32	%p6133, %r50760, %r13431;
	@%p6133 bra 	BB5_5674;

	setp.gt.u32	%p6134, %r50761, %r13430;
	@%p6134 bra 	BB5_5675;

	setp.lt.u32	%p6135, %r50761, %r13430;
	@%p6135 bra 	BB5_5674;

	setp.gt.u32	%p6136, %r50762, %r13429;
	@%p6136 bra 	BB5_5675;

	setp.lt.u32	%p6137, %r50762, %r13429;
	@%p6137 bra 	BB5_5674;

	setp.gt.u32	%p6138, %r50763, %r13428;
	@%p6138 bra 	BB5_5675;

	setp.lt.u32	%p6139, %r50763, %r13428;
	@%p6139 bra 	BB5_5674;

	setp.gt.u32	%p6140, %r50764, %r13427;
	@%p6140 bra 	BB5_5675;

	setp.lt.u32	%p6141, %r50764, %r13427;
	@%p6141 bra 	BB5_5674;

	setp.gt.u32	%p6142, %r50765, %r13426;
	@%p6142 bra 	BB5_5675;

	setp.lt.u32	%p6143, %r50765, %r13426;
	@%p6143 bra 	BB5_5674;

	setp.gt.u32	%p6144, %r50766, %r13425;
	@%p6144 bra 	BB5_5675;

	setp.lt.u32	%p6145, %r50766, %r13425;
	@%p6145 bra 	BB5_5674;

	setp.gt.u32	%p6146, %r50767, %r13424;
	@%p6146 bra 	BB5_5675;

	setp.ge.u32	%p6147, %r50767, %r13424;
	setp.ge.u32	%p6148, %r50768, %r13423;
	and.pred  	%p6149, %p6147, %p6148;
	@%p6149 bra 	BB5_5675;

BB5_5674:
	mov.u32 	%r38744, -21845;
	mov.u32 	%r38745, -1174470657;
	mov.u32 	%r38746, -1319895041;
	mov.u32 	%r38747, 514588670;
	mov.u32 	%r38748, -156174812;
	mov.u32 	%r38749, 1731252896;
	mov.u32 	%r38750, -209382721;
	mov.u32 	%r38751, 1685539716;
	mov.u32 	%r38752, 1129032919;
	mov.u32 	%r38753, 1260103606;
	mov.u32 	%r38754, 964683418;
	mov.u32 	%r38755, 436277738;
	// inline asm
	add.cc.u32 %r38696, %r38696, %r38744;
addc.cc.u32 %r38697, %r38697, %r38745;
addc.cc.u32 %r38698, %r38698, %r38746;
addc.cc.u32 %r38699, %r38699, %r38747;
addc.cc.u32 %r38700, %r38700, %r38748;
addc.cc.u32 %r38701, %r38701, %r38749;
addc.cc.u32 %r38702, %r38702, %r38750;
addc.cc.u32 %r38703, %r38703, %r38751;
addc.cc.u32 %r38704, %r38704, %r38752;
addc.cc.u32 %r38705, %r38705, %r38753;
addc.cc.u32 %r38706, %r38706, %r38754;
addc.u32 %r38707, %r38707, %r38755;

	// inline asm

BB5_5675:
	mov.u32 	%r38769, %r13412;
	mov.u32 	%r38776, %r13419;
	mov.u32 	%r38771, %r13414;
	mov.u32 	%r38778, %r13421;
	mov.u32 	%r38773, %r13416;
	mov.u32 	%r38768, %r13411;
	mov.u32 	%r38775, %r13418;
	mov.u32 	%r38770, %r13413;
	mov.u32 	%r38777, %r13420;
	mov.u32 	%r38772, %r13415;
	mov.u32 	%r38779, %r13422;
	mov.u32 	%r38774, %r13417;
	// inline asm
	sub.cc.u32 %r38768, %r38768, %r13423;
subc.cc.u32 %r38769, %r38769, %r13424;
subc.cc.u32 %r38770, %r38770, %r13425;
subc.cc.u32 %r38771, %r38771, %r13426;
subc.cc.u32 %r38772, %r38772, %r13427;
subc.cc.u32 %r38773, %r38773, %r13428;
subc.cc.u32 %r38774, %r38774, %r13429;
subc.cc.u32 %r38775, %r38775, %r13430;
subc.cc.u32 %r38776, %r38776, %r13431;
subc.cc.u32 %r38777, %r38777, %r13432;
subc.cc.u32 %r38778, %r38778, %r13433;
subc.u32 %r38779, %r38779, %r13434;

	// inline asm
	setp.gt.u32	%p6150, %r13422, %r13434;
	@%p6150 bra 	BB5_5698;

	setp.lt.u32	%p6151, %r13422, %r13434;
	@%p6151 bra 	BB5_5697;

	setp.gt.u32	%p6152, %r13421, %r13433;
	@%p6152 bra 	BB5_5698;

	setp.lt.u32	%p6153, %r13421, %r13433;
	@%p6153 bra 	BB5_5697;

	setp.gt.u32	%p6154, %r13420, %r13432;
	@%p6154 bra 	BB5_5698;

	setp.lt.u32	%p6155, %r13420, %r13432;
	@%p6155 bra 	BB5_5697;

	setp.gt.u32	%p6156, %r13419, %r13431;
	@%p6156 bra 	BB5_5698;

	setp.lt.u32	%p6157, %r13419, %r13431;
	@%p6157 bra 	BB5_5697;

	setp.gt.u32	%p6158, %r13418, %r13430;
	@%p6158 bra 	BB5_5698;

	setp.lt.u32	%p6159, %r13418, %r13430;
	@%p6159 bra 	BB5_5697;

	setp.gt.u32	%p6160, %r13417, %r13429;
	@%p6160 bra 	BB5_5698;

	setp.lt.u32	%p6161, %r13417, %r13429;
	@%p6161 bra 	BB5_5697;

	setp.gt.u32	%p6162, %r13416, %r13428;
	@%p6162 bra 	BB5_5698;

	setp.lt.u32	%p6163, %r13416, %r13428;
	@%p6163 bra 	BB5_5697;

	setp.gt.u32	%p6164, %r13415, %r13427;
	@%p6164 bra 	BB5_5698;

	setp.lt.u32	%p6165, %r13415, %r13427;
	@%p6165 bra 	BB5_5697;

	setp.gt.u32	%p6166, %r13414, %r13426;
	@%p6166 bra 	BB5_5698;

	setp.lt.u32	%p6167, %r13414, %r13426;
	@%p6167 bra 	BB5_5697;

	setp.gt.u32	%p6168, %r13413, %r13425;
	@%p6168 bra 	BB5_5698;

	setp.lt.u32	%p6169, %r13413, %r13425;
	@%p6169 bra 	BB5_5697;

	setp.gt.u32	%p6170, %r13412, %r13424;
	@%p6170 bra 	BB5_5698;

	setp.ge.u32	%p6171, %r13412, %r13424;
	setp.ge.u32	%p6172, %r13411, %r13423;
	and.pred  	%p6173, %p6171, %p6172;
	@%p6173 bra 	BB5_5698;

BB5_5697:
	mov.u32 	%r38816, -21845;
	mov.u32 	%r38817, -1174470657;
	mov.u32 	%r38818, -1319895041;
	mov.u32 	%r38819, 514588670;
	mov.u32 	%r38820, -156174812;
	mov.u32 	%r38821, 1731252896;
	mov.u32 	%r38822, -209382721;
	mov.u32 	%r38823, 1685539716;
	mov.u32 	%r38824, 1129032919;
	mov.u32 	%r38825, 1260103606;
	mov.u32 	%r38826, 964683418;
	mov.u32 	%r38827, 436277738;
	// inline asm
	add.cc.u32 %r38768, %r38768, %r38816;
addc.cc.u32 %r38769, %r38769, %r38817;
addc.cc.u32 %r38770, %r38770, %r38818;
addc.cc.u32 %r38771, %r38771, %r38819;
addc.cc.u32 %r38772, %r38772, %r38820;
addc.cc.u32 %r38773, %r38773, %r38821;
addc.cc.u32 %r38774, %r38774, %r38822;
addc.cc.u32 %r38775, %r38775, %r38823;
addc.cc.u32 %r38776, %r38776, %r38824;
addc.cc.u32 %r38777, %r38777, %r38825;
addc.cc.u32 %r38778, %r38778, %r38826;
addc.u32 %r38779, %r38779, %r38827;

	// inline asm

BB5_5698:
	// Callseq Start 250
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r38768;
	st.param.b32	[param0+4], %r38769;
	st.param.b32	[param0+8], %r38770;
	st.param.b32	[param0+12], %r38771;
	st.param.b32	[param0+16], %r38772;
	st.param.b32	[param0+20], %r38773;
	st.param.b32	[param0+24], %r38774;
	st.param.b32	[param0+28], %r38775;
	st.param.b32	[param0+32], %r38776;
	st.param.b32	[param0+36], %r38777;
	st.param.b32	[param0+40], %r38778;
	st.param.b32	[param0+44], %r38779;
	st.param.b32	[param0+48], %r38696;
	st.param.b32	[param0+52], %r38697;
	st.param.b32	[param0+56], %r38698;
	st.param.b32	[param0+60], %r38699;
	st.param.b32	[param0+64], %r38700;
	st.param.b32	[param0+68], %r38701;
	st.param.b32	[param0+72], %r38702;
	st.param.b32	[param0+76], %r38703;
	st.param.b32	[param0+80], %r38704;
	st.param.b32	[param0+84], %r38705;
	st.param.b32	[param0+88], %r38706;
	st.param.b32	[param0+92], %r38707;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r13363;
	st.param.b32	[param1+4], %r13364;
	st.param.b32	[param1+8], %r13365;
	st.param.b32	[param1+12], %r13366;
	st.param.b32	[param1+16], %r13367;
	st.param.b32	[param1+20], %r13368;
	st.param.b32	[param1+24], %r13369;
	st.param.b32	[param1+28], %r13370;
	st.param.b32	[param1+32], %r13371;
	st.param.b32	[param1+36], %r13372;
	st.param.b32	[param1+40], %r13373;
	st.param.b32	[param1+44], %r13374;
	st.param.b32	[param1+48], %r13375;
	st.param.b32	[param1+52], %r13376;
	st.param.b32	[param1+56], %r13377;
	st.param.b32	[param1+60], %r13378;
	st.param.b32	[param1+64], %r13379;
	st.param.b32	[param1+68], %r13380;
	st.param.b32	[param1+72], %r13381;
	st.param.b32	[param1+76], %r13382;
	st.param.b32	[param1+80], %r13383;
	st.param.b32	[param1+84], %r13384;
	st.param.b32	[param1+88], %r13385;
	st.param.b32	[param1+92], %r13386;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r51189, [retval0+0];
	ld.param.b32	%r51190, [retval0+4];
	ld.param.b32	%r51191, [retval0+8];
	ld.param.b32	%r51192, [retval0+12];
	ld.param.b32	%r51193, [retval0+16];
	ld.param.b32	%r51194, [retval0+20];
	ld.param.b32	%r51195, [retval0+24];
	ld.param.b32	%r51196, [retval0+28];
	ld.param.b32	%r51197, [retval0+32];
	ld.param.b32	%r51198, [retval0+36];
	ld.param.b32	%r51199, [retval0+40];
	ld.param.b32	%r51200, [retval0+44];
	ld.param.b32	%r51201, [retval0+48];
	ld.param.b32	%r51202, [retval0+52];
	ld.param.b32	%r51203, [retval0+56];
	ld.param.b32	%r51204, [retval0+60];
	ld.param.b32	%r51205, [retval0+64];
	ld.param.b32	%r51206, [retval0+68];
	ld.param.b32	%r51207, [retval0+72];
	ld.param.b32	%r51208, [retval0+76];
	ld.param.b32	%r51209, [retval0+80];
	ld.param.b32	%r51210, [retval0+84];
	ld.param.b32	%r51211, [retval0+88];
	ld.param.b32	%r51212, [retval0+92];
	
	//{
	}// Callseq End 250
	bra.uni 	BB5_6435;

BB5_7192:
	// Callseq Start 307
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r10219;
	st.param.b32	[param0+4], %r10220;
	st.param.b32	[param0+8], %r10221;
	st.param.b32	[param0+12], %r10222;
	st.param.b32	[param0+16], %r10223;
	st.param.b32	[param0+20], %r10224;
	st.param.b32	[param0+24], %r10225;
	st.param.b32	[param0+28], %r10226;
	st.param.b32	[param0+32], %r10227;
	st.param.b32	[param0+36], %r10228;
	st.param.b32	[param0+40], %r10229;
	st.param.b32	[param0+44], %r10230;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r10231;
	st.param.b32	[param1+4], %r10232;
	st.param.b32	[param1+8], %r10233;
	st.param.b32	[param1+12], %r10234;
	st.param.b32	[param1+16], %r10235;
	st.param.b32	[param1+20], %r10236;
	st.param.b32	[param1+24], %r10237;
	st.param.b32	[param1+28], %r10238;
	st.param.b32	[param1+32], %r10239;
	st.param.b32	[param1+36], %r10240;
	st.param.b32	[param1+40], %r10241;
	st.param.b32	[param1+44], %r10242;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r17527, [retval0+0];
	ld.param.b32	%r17528, [retval0+4];
	ld.param.b32	%r17529, [retval0+8];
	ld.param.b32	%r17530, [retval0+12];
	ld.param.b32	%r17531, [retval0+16];
	ld.param.b32	%r17532, [retval0+20];
	ld.param.b32	%r17533, [retval0+24];
	ld.param.b32	%r17534, [retval0+28];
	ld.param.b32	%r17535, [retval0+32];
	ld.param.b32	%r17536, [retval0+36];
	ld.param.b32	%r17537, [retval0+40];
	ld.param.b32	%r17538, [retval0+44];
	
	//{
	}// Callseq End 307
	mov.u32 	%r43539, %r10220;
	mov.u32 	%r43546, %r10227;
	mov.u32 	%r43541, %r10222;
	mov.u32 	%r43548, %r10229;
	mov.u32 	%r43543, %r10224;
	mov.u32 	%r43538, %r10219;
	mov.u32 	%r43545, %r10226;
	mov.u32 	%r43540, %r10221;
	mov.u32 	%r43547, %r10228;
	mov.u32 	%r43542, %r10223;
	mov.u32 	%r43549, %r10230;
	mov.u32 	%r43544, %r10225;
	// inline asm
	add.cc.u32 %r43538, %r43538, %r10231;
addc.cc.u32 %r43539, %r43539, %r10232;
addc.cc.u32 %r43540, %r43540, %r10233;
addc.cc.u32 %r43541, %r43541, %r10234;
addc.cc.u32 %r43542, %r43542, %r10235;
addc.cc.u32 %r43543, %r43543, %r10236;
addc.cc.u32 %r43544, %r43544, %r10237;
addc.cc.u32 %r43545, %r43545, %r10238;
addc.cc.u32 %r43546, %r43546, %r10239;
addc.cc.u32 %r43547, %r43547, %r10240;
addc.cc.u32 %r43548, %r43548, %r10241;
addc.u32 %r43549, %r43549, %r10242;

	// inline asm
	setp.gt.u32	%p7810, %r43549, 436277738;
	@%p7810 bra 	BB5_7214;

	setp.lt.u32	%p7811, %r43549, 436277738;
	@%p7811 bra 	BB5_7215;

	setp.gt.u32	%p7812, %r43548, 964683418;
	@%p7812 bra 	BB5_7214;

	setp.lt.u32	%p7813, %r43548, 964683418;
	@%p7813 bra 	BB5_7215;

	setp.gt.u32	%p7814, %r43547, 1260103606;
	@%p7814 bra 	BB5_7214;

	setp.lt.u32	%p7815, %r43547, 1260103606;
	@%p7815 bra 	BB5_7215;

	setp.gt.u32	%p7816, %r43546, 1129032919;
	@%p7816 bra 	BB5_7214;

	setp.lt.u32	%p7817, %r43546, 1129032919;
	@%p7817 bra 	BB5_7215;

	setp.gt.u32	%p7818, %r43545, 1685539716;
	@%p7818 bra 	BB5_7214;

	setp.lt.u32	%p7819, %r43545, 1685539716;
	@%p7819 bra 	BB5_7215;

	setp.gt.u32	%p7820, %r43544, -209382721;
	@%p7820 bra 	BB5_7214;

	setp.lt.u32	%p7821, %r43544, -209382721;
	@%p7821 bra 	BB5_7215;

	setp.gt.u32	%p7822, %r43543, 1731252896;
	@%p7822 bra 	BB5_7214;

	setp.lt.u32	%p7823, %r43543, 1731252896;
	@%p7823 bra 	BB5_7215;

	setp.gt.u32	%p7824, %r43542, -156174812;
	@%p7824 bra 	BB5_7214;

	setp.lt.u32	%p7825, %r43542, -156174812;
	@%p7825 bra 	BB5_7215;

	setp.gt.u32	%p7826, %r43541, 514588670;
	@%p7826 bra 	BB5_7214;

	setp.lt.u32	%p7827, %r43541, 514588670;
	@%p7827 bra 	BB5_7215;

	setp.gt.u32	%p7828, %r43540, -1319895041;
	@%p7828 bra 	BB5_7214;

	setp.lt.u32	%p7829, %r43540, -1319895041;
	@%p7829 bra 	BB5_7215;

	setp.gt.u32	%p7830, %r43539, -1174470657;
	@%p7830 bra 	BB5_7214;

	setp.lt.u32	%p7831, %r43539, -1174470657;
	setp.lt.u32	%p7832, %r43538, -21845;
	or.pred  	%p7833, %p7831, %p7832;
	@%p7833 bra 	BB5_7215;

BB5_7214:
	mov.u32 	%r43586, -21845;
	mov.u32 	%r43587, -1174470657;
	mov.u32 	%r43588, -1319895041;
	mov.u32 	%r43589, 514588670;
	mov.u32 	%r43590, -156174812;
	mov.u32 	%r43591, 1731252896;
	mov.u32 	%r43592, -209382721;
	mov.u32 	%r43593, 1685539716;
	mov.u32 	%r43594, 1129032919;
	mov.u32 	%r43595, 1260103606;
	mov.u32 	%r43596, 964683418;
	mov.u32 	%r43597, 436277738;
	// inline asm
	sub.cc.u32 %r43538, %r43538, %r43586;
subc.cc.u32 %r43539, %r43539, %r43587;
subc.cc.u32 %r43540, %r43540, %r43588;
subc.cc.u32 %r43541, %r43541, %r43589;
subc.cc.u32 %r43542, %r43542, %r43590;
subc.cc.u32 %r43543, %r43543, %r43591;
subc.cc.u32 %r43544, %r43544, %r43592;
subc.cc.u32 %r43545, %r43545, %r43593;
subc.cc.u32 %r43546, %r43546, %r43594;
subc.cc.u32 %r43547, %r43547, %r43595;
subc.cc.u32 %r43548, %r43548, %r43596;
subc.u32 %r43549, %r43549, %r43597;

	// inline asm

BB5_7215:
	mov.u32 	%r43611, %r10220;
	mov.u32 	%r43618, %r10227;
	mov.u32 	%r43613, %r10222;
	mov.u32 	%r43620, %r10229;
	mov.u32 	%r43615, %r10224;
	mov.u32 	%r43610, %r10219;
	mov.u32 	%r43617, %r10226;
	mov.u32 	%r43612, %r10221;
	mov.u32 	%r43619, %r10228;
	mov.u32 	%r43614, %r10223;
	mov.u32 	%r43621, %r10230;
	mov.u32 	%r43616, %r10225;
	// inline asm
	sub.cc.u32 %r43610, %r43610, %r10231;
subc.cc.u32 %r43611, %r43611, %r10232;
subc.cc.u32 %r43612, %r43612, %r10233;
subc.cc.u32 %r43613, %r43613, %r10234;
subc.cc.u32 %r43614, %r43614, %r10235;
subc.cc.u32 %r43615, %r43615, %r10236;
subc.cc.u32 %r43616, %r43616, %r10237;
subc.cc.u32 %r43617, %r43617, %r10238;
subc.cc.u32 %r43618, %r43618, %r10239;
subc.cc.u32 %r43619, %r43619, %r10240;
subc.cc.u32 %r43620, %r43620, %r10241;
subc.u32 %r43621, %r43621, %r10242;

	// inline asm
	setp.gt.u32	%p7834, %r10230, %r10242;
	@%p7834 bra 	BB5_7238;

	setp.lt.u32	%p7835, %r10230, %r10242;
	@%p7835 bra 	BB5_7237;

	setp.gt.u32	%p7836, %r10229, %r10241;
	@%p7836 bra 	BB5_7238;

	setp.lt.u32	%p7837, %r10229, %r10241;
	@%p7837 bra 	BB5_7237;

	setp.gt.u32	%p7838, %r10228, %r10240;
	@%p7838 bra 	BB5_7238;

	setp.lt.u32	%p7839, %r10228, %r10240;
	@%p7839 bra 	BB5_7237;

	setp.gt.u32	%p7840, %r10227, %r10239;
	@%p7840 bra 	BB5_7238;

	setp.lt.u32	%p7841, %r10227, %r10239;
	@%p7841 bra 	BB5_7237;

	setp.gt.u32	%p7842, %r10226, %r10238;
	@%p7842 bra 	BB5_7238;

	setp.lt.u32	%p7843, %r10226, %r10238;
	@%p7843 bra 	BB5_7237;

	setp.gt.u32	%p7844, %r10225, %r10237;
	@%p7844 bra 	BB5_7238;

	setp.lt.u32	%p7845, %r10225, %r10237;
	@%p7845 bra 	BB5_7237;

	setp.gt.u32	%p7846, %r10224, %r10236;
	@%p7846 bra 	BB5_7238;

	setp.lt.u32	%p7847, %r10224, %r10236;
	@%p7847 bra 	BB5_7237;

	setp.gt.u32	%p7848, %r10223, %r10235;
	@%p7848 bra 	BB5_7238;

	setp.lt.u32	%p7849, %r10223, %r10235;
	@%p7849 bra 	BB5_7237;

	setp.gt.u32	%p7850, %r10222, %r10234;
	@%p7850 bra 	BB5_7238;

	setp.lt.u32	%p7851, %r10222, %r10234;
	@%p7851 bra 	BB5_7237;

	setp.gt.u32	%p7852, %r10221, %r10233;
	@%p7852 bra 	BB5_7238;

	setp.lt.u32	%p7853, %r10221, %r10233;
	@%p7853 bra 	BB5_7237;

	setp.gt.u32	%p7854, %r10220, %r10232;
	@%p7854 bra 	BB5_7238;

	setp.ge.u32	%p7855, %r10220, %r10232;
	setp.ge.u32	%p7856, %r10219, %r10231;
	and.pred  	%p7857, %p7855, %p7856;
	@%p7857 bra 	BB5_7238;

BB5_7237:
	mov.u32 	%r43658, -21845;
	mov.u32 	%r43659, -1174470657;
	mov.u32 	%r43660, -1319895041;
	mov.u32 	%r43661, 514588670;
	mov.u32 	%r43662, -156174812;
	mov.u32 	%r43663, 1731252896;
	mov.u32 	%r43664, -209382721;
	mov.u32 	%r43665, 1685539716;
	mov.u32 	%r43666, 1129032919;
	mov.u32 	%r43667, 1260103606;
	mov.u32 	%r43668, 964683418;
	mov.u32 	%r43669, 436277738;
	// inline asm
	add.cc.u32 %r43610, %r43610, %r43658;
addc.cc.u32 %r43611, %r43611, %r43659;
addc.cc.u32 %r43612, %r43612, %r43660;
addc.cc.u32 %r43613, %r43613, %r43661;
addc.cc.u32 %r43614, %r43614, %r43662;
addc.cc.u32 %r43615, %r43615, %r43663;
addc.cc.u32 %r43616, %r43616, %r43664;
addc.cc.u32 %r43617, %r43617, %r43665;
addc.cc.u32 %r43618, %r43618, %r43666;
addc.cc.u32 %r43619, %r43619, %r43667;
addc.cc.u32 %r43620, %r43620, %r43668;
addc.u32 %r43621, %r43621, %r43669;

	// inline asm

BB5_7238:
	// Callseq Start 308
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r43610;
	st.param.b32	[param0+4], %r43611;
	st.param.b32	[param0+8], %r43612;
	st.param.b32	[param0+12], %r43613;
	st.param.b32	[param0+16], %r43614;
	st.param.b32	[param0+20], %r43615;
	st.param.b32	[param0+24], %r43616;
	st.param.b32	[param0+28], %r43617;
	st.param.b32	[param0+32], %r43618;
	st.param.b32	[param0+36], %r43619;
	st.param.b32	[param0+40], %r43620;
	st.param.b32	[param0+44], %r43621;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r43538;
	st.param.b32	[param1+4], %r43539;
	st.param.b32	[param1+8], %r43540;
	st.param.b32	[param1+12], %r43541;
	st.param.b32	[param1+16], %r43542;
	st.param.b32	[param1+20], %r43543;
	st.param.b32	[param1+24], %r43544;
	st.param.b32	[param1+28], %r43545;
	st.param.b32	[param1+32], %r43546;
	st.param.b32	[param1+36], %r43547;
	st.param.b32	[param1+40], %r43548;
	st.param.b32	[param1+44], %r43549;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r17623, [retval0+0];
	ld.param.b32	%r17624, [retval0+4];
	ld.param.b32	%r17625, [retval0+8];
	ld.param.b32	%r17626, [retval0+12];
	ld.param.b32	%r17627, [retval0+16];
	ld.param.b32	%r17628, [retval0+20];
	ld.param.b32	%r17629, [retval0+24];
	ld.param.b32	%r17630, [retval0+28];
	ld.param.b32	%r17631, [retval0+32];
	ld.param.b32	%r17632, [retval0+36];
	ld.param.b32	%r17633, [retval0+40];
	ld.param.b32	%r17634, [retval0+44];
	
	//{
	}// Callseq End 308
	shl.b32 	%r43682, %r17538, 1;
	shr.u32 	%r43683, %r17537, 31;
	or.b32  	%r51645, %r43683, %r43682;
	shl.b32 	%r43684, %r17537, 1;
	shr.u32 	%r43685, %r17536, 31;
	or.b32  	%r51646, %r43685, %r43684;
	shl.b32 	%r43686, %r17536, 1;
	shr.u32 	%r43687, %r17535, 31;
	or.b32  	%r51647, %r43687, %r43686;
	shl.b32 	%r43688, %r17535, 1;
	shr.u32 	%r43689, %r17534, 31;
	or.b32  	%r51648, %r43689, %r43688;
	shl.b32 	%r43690, %r17534, 1;
	shr.u32 	%r43691, %r17533, 31;
	or.b32  	%r51649, %r43691, %r43690;
	shl.b32 	%r43692, %r17533, 1;
	shr.u32 	%r43693, %r17532, 31;
	or.b32  	%r51650, %r43693, %r43692;
	shl.b32 	%r43694, %r17532, 1;
	shr.u32 	%r43695, %r17531, 31;
	or.b32  	%r51651, %r43695, %r43694;
	shl.b32 	%r43696, %r17531, 1;
	shr.u32 	%r43697, %r17530, 31;
	or.b32  	%r51652, %r43697, %r43696;
	shl.b32 	%r43698, %r17530, 1;
	shr.u32 	%r43699, %r17529, 31;
	or.b32  	%r51653, %r43699, %r43698;
	shl.b32 	%r43700, %r17529, 1;
	shr.u32 	%r43701, %r17528, 31;
	or.b32  	%r51654, %r43701, %r43700;
	shl.b32 	%r43702, %r17528, 1;
	shr.u32 	%r43703, %r17527, 31;
	or.b32  	%r51655, %r43703, %r43702;
	shl.b32 	%r51656, %r17527, 1;
	setp.gt.u32	%p7858, %r51645, 436277738;
	@%p7858 bra 	BB5_7260;

	setp.lt.u32	%p7859, %r51645, 436277738;
	@%p7859 bra 	BB5_7261;

	setp.gt.u32	%p7860, %r51646, 964683418;
	@%p7860 bra 	BB5_7260;

	setp.lt.u32	%p7861, %r51646, 964683418;
	@%p7861 bra 	BB5_7261;

	setp.gt.u32	%p7862, %r51647, 1260103606;
	@%p7862 bra 	BB5_7260;

	setp.lt.u32	%p7863, %r51647, 1260103606;
	@%p7863 bra 	BB5_7261;

	setp.gt.u32	%p7864, %r51648, 1129032919;
	@%p7864 bra 	BB5_7260;

	setp.lt.u32	%p7865, %r51648, 1129032919;
	@%p7865 bra 	BB5_7261;

	setp.gt.u32	%p7866, %r51649, 1685539716;
	@%p7866 bra 	BB5_7260;

	setp.lt.u32	%p7867, %r51649, 1685539716;
	@%p7867 bra 	BB5_7261;

	setp.gt.u32	%p7868, %r51650, -209382721;
	@%p7868 bra 	BB5_7260;

	setp.lt.u32	%p7869, %r51650, -209382721;
	@%p7869 bra 	BB5_7261;

	setp.gt.u32	%p7870, %r51651, 1731252896;
	@%p7870 bra 	BB5_7260;

	setp.lt.u32	%p7871, %r51651, 1731252896;
	@%p7871 bra 	BB5_7261;

	setp.gt.u32	%p7872, %r51652, -156174812;
	@%p7872 bra 	BB5_7260;

	setp.lt.u32	%p7873, %r51652, -156174812;
	@%p7873 bra 	BB5_7261;

	setp.gt.u32	%p7874, %r51653, 514588670;
	@%p7874 bra 	BB5_7260;

	setp.lt.u32	%p7875, %r51653, 514588670;
	@%p7875 bra 	BB5_7261;

	setp.gt.u32	%p7876, %r51654, -1319895041;
	@%p7876 bra 	BB5_7260;

	setp.lt.u32	%p7877, %r51654, -1319895041;
	@%p7877 bra 	BB5_7261;

	setp.gt.u32	%p7878, %r51655, -1174470657;
	@%p7878 bra 	BB5_7260;

	setp.lt.u32	%p7879, %r51655, -1174470657;
	setp.lt.u32	%p7880, %r51656, -21845;
	or.pred  	%p7881, %p7879, %p7880;
	@%p7881 bra 	BB5_7261;

BB5_7260:
	mov.u32 	%r43716, -21845;
	mov.u32 	%r43717, -1174470657;
	mov.u32 	%r43718, -1319895041;
	mov.u32 	%r43719, 514588670;
	mov.u32 	%r43720, -156174812;
	mov.u32 	%r43721, 1731252896;
	mov.u32 	%r43722, -209382721;
	mov.u32 	%r43723, 1685539716;
	mov.u32 	%r43724, 1129032919;
	mov.u32 	%r43725, 1260103606;
	mov.u32 	%r43726, 964683418;
	mov.u32 	%r43727, 436277738;
	// inline asm
	sub.cc.u32 %r51656, %r51656, %r43716;
subc.cc.u32 %r51655, %r51655, %r43717;
subc.cc.u32 %r51654, %r51654, %r43718;
subc.cc.u32 %r51653, %r51653, %r43719;
subc.cc.u32 %r51652, %r51652, %r43720;
subc.cc.u32 %r51651, %r51651, %r43721;
subc.cc.u32 %r51650, %r51650, %r43722;
subc.cc.u32 %r51649, %r51649, %r43723;
subc.cc.u32 %r51648, %r51648, %r43724;
subc.cc.u32 %r51647, %r51647, %r43725;
subc.cc.u32 %r51646, %r51646, %r43726;
subc.u32 %r51645, %r51645, %r43727;

	// inline asm

BB5_7261:
	// Callseq Start 309
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r10243;
	st.param.b32	[param0+4], %r10244;
	st.param.b32	[param0+8], %r10245;
	st.param.b32	[param0+12], %r10246;
	st.param.b32	[param0+16], %r10247;
	st.param.b32	[param0+20], %r10248;
	st.param.b32	[param0+24], %r10249;
	st.param.b32	[param0+28], %r10250;
	st.param.b32	[param0+32], %r10251;
	st.param.b32	[param0+36], %r10252;
	st.param.b32	[param0+40], %r10253;
	st.param.b32	[param0+44], %r10254;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r10255;
	st.param.b32	[param1+4], %r10256;
	st.param.b32	[param1+8], %r10257;
	st.param.b32	[param1+12], %r10258;
	st.param.b32	[param1+16], %r10259;
	st.param.b32	[param1+20], %r10260;
	st.param.b32	[param1+24], %r10261;
	st.param.b32	[param1+28], %r10262;
	st.param.b32	[param1+32], %r10263;
	st.param.b32	[param1+36], %r10264;
	st.param.b32	[param1+40], %r10265;
	st.param.b32	[param1+44], %r10266;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r17695, [retval0+0];
	ld.param.b32	%r17696, [retval0+4];
	ld.param.b32	%r17697, [retval0+8];
	ld.param.b32	%r17698, [retval0+12];
	ld.param.b32	%r17699, [retval0+16];
	ld.param.b32	%r17700, [retval0+20];
	ld.param.b32	%r17701, [retval0+24];
	ld.param.b32	%r17702, [retval0+28];
	ld.param.b32	%r17703, [retval0+32];
	ld.param.b32	%r17704, [retval0+36];
	ld.param.b32	%r17705, [retval0+40];
	ld.param.b32	%r17706, [retval0+44];
	
	//{
	}// Callseq End 309
	mov.u32 	%r43743, %r10246;
	mov.u32 	%r43750, %r10253;
	mov.u32 	%r43745, %r10248;
	mov.u32 	%r43740, %r10243;
	mov.u32 	%r43747, %r10250;
	mov.u32 	%r43742, %r10245;
	mov.u32 	%r43749, %r10252;
	mov.u32 	%r43744, %r10247;
	mov.u32 	%r43751, %r10254;
	mov.u32 	%r43746, %r10249;
	mov.u32 	%r43741, %r10244;
	mov.u32 	%r43748, %r10251;
	// inline asm
	add.cc.u32 %r43740, %r43740, %r10255;
addc.cc.u32 %r43741, %r43741, %r10256;
addc.cc.u32 %r43742, %r43742, %r10257;
addc.cc.u32 %r43743, %r43743, %r10258;
addc.cc.u32 %r43744, %r43744, %r10259;
addc.cc.u32 %r43745, %r43745, %r10260;
addc.cc.u32 %r43746, %r43746, %r10261;
addc.cc.u32 %r43747, %r43747, %r10262;
addc.cc.u32 %r43748, %r43748, %r10263;
addc.cc.u32 %r43749, %r43749, %r10264;
addc.cc.u32 %r43750, %r43750, %r10265;
addc.u32 %r43751, %r43751, %r10266;

	// inline asm
	setp.gt.u32	%p7882, %r43751, 436277738;
	@%p7882 bra 	BB5_7283;

	setp.lt.u32	%p7883, %r43751, 436277738;
	@%p7883 bra 	BB5_7284;

	setp.gt.u32	%p7884, %r43750, 964683418;
	@%p7884 bra 	BB5_7283;

	setp.lt.u32	%p7885, %r43750, 964683418;
	@%p7885 bra 	BB5_7284;

	setp.gt.u32	%p7886, %r43749, 1260103606;
	@%p7886 bra 	BB5_7283;

	setp.lt.u32	%p7887, %r43749, 1260103606;
	@%p7887 bra 	BB5_7284;

	setp.gt.u32	%p7888, %r43748, 1129032919;
	@%p7888 bra 	BB5_7283;

	setp.lt.u32	%p7889, %r43748, 1129032919;
	@%p7889 bra 	BB5_7284;

	setp.gt.u32	%p7890, %r43747, 1685539716;
	@%p7890 bra 	BB5_7283;

	setp.lt.u32	%p7891, %r43747, 1685539716;
	@%p7891 bra 	BB5_7284;

	setp.gt.u32	%p7892, %r43746, -209382721;
	@%p7892 bra 	BB5_7283;

	setp.lt.u32	%p7893, %r43746, -209382721;
	@%p7893 bra 	BB5_7284;

	setp.gt.u32	%p7894, %r43745, 1731252896;
	@%p7894 bra 	BB5_7283;

	setp.lt.u32	%p7895, %r43745, 1731252896;
	@%p7895 bra 	BB5_7284;

	setp.gt.u32	%p7896, %r43744, -156174812;
	@%p7896 bra 	BB5_7283;

	setp.lt.u32	%p7897, %r43744, -156174812;
	@%p7897 bra 	BB5_7284;

	setp.gt.u32	%p7898, %r43743, 514588670;
	@%p7898 bra 	BB5_7283;

	setp.lt.u32	%p7899, %r43743, 514588670;
	@%p7899 bra 	BB5_7284;

	setp.gt.u32	%p7900, %r43742, -1319895041;
	@%p7900 bra 	BB5_7283;

	setp.lt.u32	%p7901, %r43742, -1319895041;
	@%p7901 bra 	BB5_7284;

	setp.gt.u32	%p7902, %r43741, -1174470657;
	@%p7902 bra 	BB5_7283;

	setp.lt.u32	%p7903, %r43741, -1174470657;
	setp.lt.u32	%p7904, %r43740, -21845;
	or.pred  	%p7905, %p7903, %p7904;
	@%p7905 bra 	BB5_7284;

BB5_7283:
	mov.u32 	%r43788, -21845;
	mov.u32 	%r43789, -1174470657;
	mov.u32 	%r43790, -1319895041;
	mov.u32 	%r43791, 514588670;
	mov.u32 	%r43792, -156174812;
	mov.u32 	%r43793, 1731252896;
	mov.u32 	%r43794, -209382721;
	mov.u32 	%r43795, 1685539716;
	mov.u32 	%r43796, 1129032919;
	mov.u32 	%r43797, 1260103606;
	mov.u32 	%r43798, 964683418;
	mov.u32 	%r43799, 436277738;
	// inline asm
	sub.cc.u32 %r43740, %r43740, %r43788;
subc.cc.u32 %r43741, %r43741, %r43789;
subc.cc.u32 %r43742, %r43742, %r43790;
subc.cc.u32 %r43743, %r43743, %r43791;
subc.cc.u32 %r43744, %r43744, %r43792;
subc.cc.u32 %r43745, %r43745, %r43793;
subc.cc.u32 %r43746, %r43746, %r43794;
subc.cc.u32 %r43747, %r43747, %r43795;
subc.cc.u32 %r43748, %r43748, %r43796;
subc.cc.u32 %r43749, %r43749, %r43797;
subc.cc.u32 %r43750, %r43750, %r43798;
subc.u32 %r43751, %r43751, %r43799;

	// inline asm

BB5_7284:
	mov.u32 	%r43815, %r10246;
	mov.u32 	%r43822, %r10253;
	mov.u32 	%r43817, %r10248;
	mov.u32 	%r43812, %r10243;
	mov.u32 	%r43819, %r10250;
	mov.u32 	%r43814, %r10245;
	mov.u32 	%r43821, %r10252;
	mov.u32 	%r43816, %r10247;
	mov.u32 	%r43823, %r10254;
	mov.u32 	%r43818, %r10249;
	mov.u32 	%r43813, %r10244;
	mov.u32 	%r43820, %r10251;
	// inline asm
	sub.cc.u32 %r43812, %r43812, %r10255;
subc.cc.u32 %r43813, %r43813, %r10256;
subc.cc.u32 %r43814, %r43814, %r10257;
subc.cc.u32 %r43815, %r43815, %r10258;
subc.cc.u32 %r43816, %r43816, %r10259;
subc.cc.u32 %r43817, %r43817, %r10260;
subc.cc.u32 %r43818, %r43818, %r10261;
subc.cc.u32 %r43819, %r43819, %r10262;
subc.cc.u32 %r43820, %r43820, %r10263;
subc.cc.u32 %r43821, %r43821, %r10264;
subc.cc.u32 %r43822, %r43822, %r10265;
subc.u32 %r43823, %r43823, %r10266;

	// inline asm
	setp.gt.u32	%p7906, %r10254, %r10266;
	@%p7906 bra 	BB5_7307;

	setp.lt.u32	%p7907, %r10254, %r10266;
	@%p7907 bra 	BB5_7306;

	setp.gt.u32	%p7908, %r10253, %r10265;
	@%p7908 bra 	BB5_7307;

	setp.lt.u32	%p7909, %r10253, %r10265;
	@%p7909 bra 	BB5_7306;

	setp.gt.u32	%p7910, %r10252, %r10264;
	@%p7910 bra 	BB5_7307;

	setp.lt.u32	%p7911, %r10252, %r10264;
	@%p7911 bra 	BB5_7306;

	setp.gt.u32	%p7912, %r10251, %r10263;
	@%p7912 bra 	BB5_7307;

	setp.lt.u32	%p7913, %r10251, %r10263;
	@%p7913 bra 	BB5_7306;

	setp.gt.u32	%p7914, %r10250, %r10262;
	@%p7914 bra 	BB5_7307;

	setp.lt.u32	%p7915, %r10250, %r10262;
	@%p7915 bra 	BB5_7306;

	setp.gt.u32	%p7916, %r10249, %r10261;
	@%p7916 bra 	BB5_7307;

	setp.lt.u32	%p7917, %r10249, %r10261;
	@%p7917 bra 	BB5_7306;

	setp.gt.u32	%p7918, %r10248, %r10260;
	@%p7918 bra 	BB5_7307;

	setp.lt.u32	%p7919, %r10248, %r10260;
	@%p7919 bra 	BB5_7306;

	setp.gt.u32	%p7920, %r10247, %r10259;
	@%p7920 bra 	BB5_7307;

	setp.lt.u32	%p7921, %r10247, %r10259;
	@%p7921 bra 	BB5_7306;

	setp.gt.u32	%p7922, %r10246, %r10258;
	@%p7922 bra 	BB5_7307;

	setp.lt.u32	%p7923, %r10246, %r10258;
	@%p7923 bra 	BB5_7306;

	setp.gt.u32	%p7924, %r10245, %r10257;
	@%p7924 bra 	BB5_7307;

	setp.lt.u32	%p7925, %r10245, %r10257;
	@%p7925 bra 	BB5_7306;

	setp.gt.u32	%p7926, %r10244, %r10256;
	@%p7926 bra 	BB5_7307;

	setp.ge.u32	%p7927, %r10244, %r10256;
	setp.ge.u32	%p7928, %r10243, %r10255;
	and.pred  	%p7929, %p7927, %p7928;
	@%p7929 bra 	BB5_7307;

BB5_7306:
	mov.u32 	%r43860, -21845;
	mov.u32 	%r43861, -1174470657;
	mov.u32 	%r43862, -1319895041;
	mov.u32 	%r43863, 514588670;
	mov.u32 	%r43864, -156174812;
	mov.u32 	%r43865, 1731252896;
	mov.u32 	%r43866, -209382721;
	mov.u32 	%r43867, 1685539716;
	mov.u32 	%r43868, 1129032919;
	mov.u32 	%r43869, 1260103606;
	mov.u32 	%r43870, 964683418;
	mov.u32 	%r43871, 436277738;
	// inline asm
	add.cc.u32 %r43812, %r43812, %r43860;
addc.cc.u32 %r43813, %r43813, %r43861;
addc.cc.u32 %r43814, %r43814, %r43862;
addc.cc.u32 %r43815, %r43815, %r43863;
addc.cc.u32 %r43816, %r43816, %r43864;
addc.cc.u32 %r43817, %r43817, %r43865;
addc.cc.u32 %r43818, %r43818, %r43866;
addc.cc.u32 %r43819, %r43819, %r43867;
addc.cc.u32 %r43820, %r43820, %r43868;
addc.cc.u32 %r43821, %r43821, %r43869;
addc.cc.u32 %r43822, %r43822, %r43870;
addc.u32 %r43823, %r43823, %r43871;

	// inline asm

BB5_7307:
	// Callseq Start 310
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r43812;
	st.param.b32	[param0+4], %r43813;
	st.param.b32	[param0+8], %r43814;
	st.param.b32	[param0+12], %r43815;
	st.param.b32	[param0+16], %r43816;
	st.param.b32	[param0+20], %r43817;
	st.param.b32	[param0+24], %r43818;
	st.param.b32	[param0+28], %r43819;
	st.param.b32	[param0+32], %r43820;
	st.param.b32	[param0+36], %r43821;
	st.param.b32	[param0+40], %r43822;
	st.param.b32	[param0+44], %r43823;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r43740;
	st.param.b32	[param1+4], %r43741;
	st.param.b32	[param1+8], %r43742;
	st.param.b32	[param1+12], %r43743;
	st.param.b32	[param1+16], %r43744;
	st.param.b32	[param1+20], %r43745;
	st.param.b32	[param1+24], %r43746;
	st.param.b32	[param1+28], %r43747;
	st.param.b32	[param1+32], %r43748;
	st.param.b32	[param1+36], %r43749;
	st.param.b32	[param1+40], %r43750;
	st.param.b32	[param1+44], %r43751;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r17791, [retval0+0];
	ld.param.b32	%r17792, [retval0+4];
	ld.param.b32	%r17793, [retval0+8];
	ld.param.b32	%r17794, [retval0+12];
	ld.param.b32	%r17795, [retval0+16];
	ld.param.b32	%r17796, [retval0+20];
	ld.param.b32	%r17797, [retval0+24];
	ld.param.b32	%r17798, [retval0+28];
	ld.param.b32	%r17799, [retval0+32];
	ld.param.b32	%r17800, [retval0+36];
	ld.param.b32	%r17801, [retval0+40];
	ld.param.b32	%r17802, [retval0+44];
	
	//{
	}// Callseq End 310
	shl.b32 	%r43884, %r17706, 1;
	shr.u32 	%r43885, %r17705, 31;
	or.b32  	%r51681, %r43885, %r43884;
	shl.b32 	%r43886, %r17705, 1;
	shr.u32 	%r43887, %r17704, 31;
	or.b32  	%r51682, %r43887, %r43886;
	shl.b32 	%r43888, %r17704, 1;
	shr.u32 	%r43889, %r17703, 31;
	or.b32  	%r51683, %r43889, %r43888;
	shl.b32 	%r43890, %r17703, 1;
	shr.u32 	%r43891, %r17702, 31;
	or.b32  	%r51684, %r43891, %r43890;
	shl.b32 	%r43892, %r17702, 1;
	shr.u32 	%r43893, %r17701, 31;
	or.b32  	%r51685, %r43893, %r43892;
	shl.b32 	%r43894, %r17701, 1;
	shr.u32 	%r43895, %r17700, 31;
	or.b32  	%r51686, %r43895, %r43894;
	shl.b32 	%r43896, %r17700, 1;
	shr.u32 	%r43897, %r17699, 31;
	or.b32  	%r51687, %r43897, %r43896;
	shl.b32 	%r43898, %r17699, 1;
	shr.u32 	%r43899, %r17698, 31;
	or.b32  	%r51688, %r43899, %r43898;
	shl.b32 	%r43900, %r17698, 1;
	shr.u32 	%r43901, %r17697, 31;
	or.b32  	%r51689, %r43901, %r43900;
	shl.b32 	%r43902, %r17697, 1;
	shr.u32 	%r43903, %r17696, 31;
	or.b32  	%r51690, %r43903, %r43902;
	shl.b32 	%r43904, %r17696, 1;
	shr.u32 	%r43905, %r17695, 31;
	or.b32  	%r51691, %r43905, %r43904;
	shl.b32 	%r51692, %r17695, 1;
	setp.gt.u32	%p7930, %r51681, 436277738;
	@%p7930 bra 	BB5_7329;

	setp.lt.u32	%p7931, %r51681, 436277738;
	@%p7931 bra 	BB5_7330;

	setp.gt.u32	%p7932, %r51682, 964683418;
	@%p7932 bra 	BB5_7329;

	setp.lt.u32	%p7933, %r51682, 964683418;
	@%p7933 bra 	BB5_7330;

	setp.gt.u32	%p7934, %r51683, 1260103606;
	@%p7934 bra 	BB5_7329;

	setp.lt.u32	%p7935, %r51683, 1260103606;
	@%p7935 bra 	BB5_7330;

	setp.gt.u32	%p7936, %r51684, 1129032919;
	@%p7936 bra 	BB5_7329;

	setp.lt.u32	%p7937, %r51684, 1129032919;
	@%p7937 bra 	BB5_7330;

	setp.gt.u32	%p7938, %r51685, 1685539716;
	@%p7938 bra 	BB5_7329;

	setp.lt.u32	%p7939, %r51685, 1685539716;
	@%p7939 bra 	BB5_7330;

	setp.gt.u32	%p7940, %r51686, -209382721;
	@%p7940 bra 	BB5_7329;

	setp.lt.u32	%p7941, %r51686, -209382721;
	@%p7941 bra 	BB5_7330;

	setp.gt.u32	%p7942, %r51687, 1731252896;
	@%p7942 bra 	BB5_7329;

	setp.lt.u32	%p7943, %r51687, 1731252896;
	@%p7943 bra 	BB5_7330;

	setp.gt.u32	%p7944, %r51688, -156174812;
	@%p7944 bra 	BB5_7329;

	setp.lt.u32	%p7945, %r51688, -156174812;
	@%p7945 bra 	BB5_7330;

	setp.gt.u32	%p7946, %r51689, 514588670;
	@%p7946 bra 	BB5_7329;

	setp.lt.u32	%p7947, %r51689, 514588670;
	@%p7947 bra 	BB5_7330;

	setp.gt.u32	%p7948, %r51690, -1319895041;
	@%p7948 bra 	BB5_7329;

	setp.lt.u32	%p7949, %r51690, -1319895041;
	@%p7949 bra 	BB5_7330;

	setp.gt.u32	%p7950, %r51691, -1174470657;
	@%p7950 bra 	BB5_7329;

	setp.lt.u32	%p7951, %r51691, -1174470657;
	setp.lt.u32	%p7952, %r51692, -21845;
	or.pred  	%p7953, %p7951, %p7952;
	@%p7953 bra 	BB5_7330;

BB5_7329:
	mov.u32 	%r43918, -21845;
	mov.u32 	%r43919, -1174470657;
	mov.u32 	%r43920, -1319895041;
	mov.u32 	%r43921, 514588670;
	mov.u32 	%r43922, -156174812;
	mov.u32 	%r43923, 1731252896;
	mov.u32 	%r43924, -209382721;
	mov.u32 	%r43925, 1685539716;
	mov.u32 	%r43926, 1129032919;
	mov.u32 	%r43927, 1260103606;
	mov.u32 	%r43928, 964683418;
	mov.u32 	%r43929, 436277738;
	// inline asm
	sub.cc.u32 %r51692, %r51692, %r43918;
subc.cc.u32 %r51691, %r51691, %r43919;
subc.cc.u32 %r51690, %r51690, %r43920;
subc.cc.u32 %r51689, %r51689, %r43921;
subc.cc.u32 %r51688, %r51688, %r43922;
subc.cc.u32 %r51687, %r51687, %r43923;
subc.cc.u32 %r51686, %r51686, %r43924;
subc.cc.u32 %r51685, %r51685, %r43925;
subc.cc.u32 %r51684, %r51684, %r43926;
subc.cc.u32 %r51683, %r51683, %r43927;
subc.cc.u32 %r51682, %r51682, %r43928;
subc.u32 %r51681, %r51681, %r43929;

	// inline asm

BB5_7330:
	// Callseq Start 311
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r17791;
	st.param.b32	[param0+4], %r17792;
	st.param.b32	[param0+8], %r17793;
	st.param.b32	[param0+12], %r17794;
	st.param.b32	[param0+16], %r17795;
	st.param.b32	[param0+20], %r17796;
	st.param.b32	[param0+24], %r17797;
	st.param.b32	[param0+28], %r17798;
	st.param.b32	[param0+32], %r17799;
	st.param.b32	[param0+36], %r17800;
	st.param.b32	[param0+40], %r17801;
	st.param.b32	[param0+44], %r17802;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r51692;
	st.param.b32	[param1+4], %r51691;
	st.param.b32	[param1+8], %r51690;
	st.param.b32	[param1+12], %r51689;
	st.param.b32	[param1+16], %r51688;
	st.param.b32	[param1+20], %r51687;
	st.param.b32	[param1+24], %r51686;
	st.param.b32	[param1+28], %r51685;
	st.param.b32	[param1+32], %r51684;
	st.param.b32	[param1+36], %r51683;
	st.param.b32	[param1+40], %r51682;
	st.param.b32	[param1+44], %r51681;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r17839, [retval0+0];
	ld.param.b32	%r17840, [retval0+4];
	ld.param.b32	%r17841, [retval0+8];
	ld.param.b32	%r17842, [retval0+12];
	ld.param.b32	%r17843, [retval0+16];
	ld.param.b32	%r17844, [retval0+20];
	ld.param.b32	%r17845, [retval0+24];
	ld.param.b32	%r17846, [retval0+28];
	ld.param.b32	%r17847, [retval0+32];
	ld.param.b32	%r17848, [retval0+36];
	ld.param.b32	%r17849, [retval0+40];
	ld.param.b32	%r17850, [retval0+44];
	
	//{
	}// Callseq End 311
	mov.u32 	%r43952, %r17801;
	mov.u32 	%r43947, %r17796;
	mov.u32 	%r43942, %r17791;
	mov.u32 	%r43949, %r17798;
	mov.u32 	%r43944, %r17793;
	mov.u32 	%r43951, %r17800;
	mov.u32 	%r43946, %r17795;
	mov.u32 	%r43953, %r17802;
	mov.u32 	%r43948, %r17797;
	mov.u32 	%r43943, %r17792;
	mov.u32 	%r43950, %r17799;
	mov.u32 	%r43945, %r17794;
	// inline asm
	add.cc.u32 %r43942, %r43942, %r51692;
addc.cc.u32 %r43943, %r43943, %r51691;
addc.cc.u32 %r43944, %r43944, %r51690;
addc.cc.u32 %r43945, %r43945, %r51689;
addc.cc.u32 %r43946, %r43946, %r51688;
addc.cc.u32 %r43947, %r43947, %r51687;
addc.cc.u32 %r43948, %r43948, %r51686;
addc.cc.u32 %r43949, %r43949, %r51685;
addc.cc.u32 %r43950, %r43950, %r51684;
addc.cc.u32 %r43951, %r43951, %r51683;
addc.cc.u32 %r43952, %r43952, %r51682;
addc.u32 %r43953, %r43953, %r51681;

	// inline asm
	setp.gt.u32	%p7954, %r43953, 436277738;
	@%p7954 bra 	BB5_7352;

	setp.lt.u32	%p7955, %r43953, 436277738;
	@%p7955 bra 	BB5_7353;

	setp.gt.u32	%p7956, %r43952, 964683418;
	@%p7956 bra 	BB5_7352;

	setp.lt.u32	%p7957, %r43952, 964683418;
	@%p7957 bra 	BB5_7353;

	setp.gt.u32	%p7958, %r43951, 1260103606;
	@%p7958 bra 	BB5_7352;

	setp.lt.u32	%p7959, %r43951, 1260103606;
	@%p7959 bra 	BB5_7353;

	setp.gt.u32	%p7960, %r43950, 1129032919;
	@%p7960 bra 	BB5_7352;

	setp.lt.u32	%p7961, %r43950, 1129032919;
	@%p7961 bra 	BB5_7353;

	setp.gt.u32	%p7962, %r43949, 1685539716;
	@%p7962 bra 	BB5_7352;

	setp.lt.u32	%p7963, %r43949, 1685539716;
	@%p7963 bra 	BB5_7353;

	setp.gt.u32	%p7964, %r43948, -209382721;
	@%p7964 bra 	BB5_7352;

	setp.lt.u32	%p7965, %r43948, -209382721;
	@%p7965 bra 	BB5_7353;

	setp.gt.u32	%p7966, %r43947, 1731252896;
	@%p7966 bra 	BB5_7352;

	setp.lt.u32	%p7967, %r43947, 1731252896;
	@%p7967 bra 	BB5_7353;

	setp.gt.u32	%p7968, %r43946, -156174812;
	@%p7968 bra 	BB5_7352;

	setp.lt.u32	%p7969, %r43946, -156174812;
	@%p7969 bra 	BB5_7353;

	setp.gt.u32	%p7970, %r43945, 514588670;
	@%p7970 bra 	BB5_7352;

	setp.lt.u32	%p7971, %r43945, 514588670;
	@%p7971 bra 	BB5_7353;

	setp.gt.u32	%p7972, %r43944, -1319895041;
	@%p7972 bra 	BB5_7352;

	setp.lt.u32	%p7973, %r43944, -1319895041;
	@%p7973 bra 	BB5_7353;

	setp.gt.u32	%p7974, %r43943, -1174470657;
	@%p7974 bra 	BB5_7352;

	setp.lt.u32	%p7975, %r43943, -1174470657;
	setp.lt.u32	%p7976, %r43942, -21845;
	or.pred  	%p7977, %p7975, %p7976;
	@%p7977 bra 	BB5_7353;

BB5_7352:
	mov.u32 	%r43990, -21845;
	mov.u32 	%r43991, -1174470657;
	mov.u32 	%r43992, -1319895041;
	mov.u32 	%r43993, 514588670;
	mov.u32 	%r43994, -156174812;
	mov.u32 	%r43995, 1731252896;
	mov.u32 	%r43996, -209382721;
	mov.u32 	%r43997, 1685539716;
	mov.u32 	%r43998, 1129032919;
	mov.u32 	%r43999, 1260103606;
	mov.u32 	%r44000, 964683418;
	mov.u32 	%r44001, 436277738;
	// inline asm
	sub.cc.u32 %r43942, %r43942, %r43990;
subc.cc.u32 %r43943, %r43943, %r43991;
subc.cc.u32 %r43944, %r43944, %r43992;
subc.cc.u32 %r43945, %r43945, %r43993;
subc.cc.u32 %r43946, %r43946, %r43994;
subc.cc.u32 %r43947, %r43947, %r43995;
subc.cc.u32 %r43948, %r43948, %r43996;
subc.cc.u32 %r43949, %r43949, %r43997;
subc.cc.u32 %r43950, %r43950, %r43998;
subc.cc.u32 %r43951, %r43951, %r43999;
subc.cc.u32 %r43952, %r43952, %r44000;
subc.u32 %r43953, %r43953, %r44001;

	// inline asm

BB5_7353:
	mov.u32 	%r44024, %r17801;
	mov.u32 	%r44019, %r17796;
	mov.u32 	%r44014, %r17791;
	mov.u32 	%r44021, %r17798;
	mov.u32 	%r44016, %r17793;
	mov.u32 	%r44023, %r17800;
	mov.u32 	%r44018, %r17795;
	mov.u32 	%r44025, %r17802;
	mov.u32 	%r44020, %r17797;
	mov.u32 	%r44015, %r17792;
	mov.u32 	%r44022, %r17799;
	mov.u32 	%r44017, %r17794;
	// inline asm
	sub.cc.u32 %r44014, %r44014, %r51692;
subc.cc.u32 %r44015, %r44015, %r51691;
subc.cc.u32 %r44016, %r44016, %r51690;
subc.cc.u32 %r44017, %r44017, %r51689;
subc.cc.u32 %r44018, %r44018, %r51688;
subc.cc.u32 %r44019, %r44019, %r51687;
subc.cc.u32 %r44020, %r44020, %r51686;
subc.cc.u32 %r44021, %r44021, %r51685;
subc.cc.u32 %r44022, %r44022, %r51684;
subc.cc.u32 %r44023, %r44023, %r51683;
subc.cc.u32 %r44024, %r44024, %r51682;
subc.u32 %r44025, %r44025, %r51681;

	// inline asm
	setp.gt.u32	%p7978, %r17802, %r51681;
	@%p7978 bra 	BB5_7376;

	setp.lt.u32	%p7979, %r17802, %r51681;
	@%p7979 bra 	BB5_7375;

	setp.gt.u32	%p7980, %r17801, %r51682;
	@%p7980 bra 	BB5_7376;

	setp.lt.u32	%p7981, %r17801, %r51682;
	@%p7981 bra 	BB5_7375;

	setp.gt.u32	%p7982, %r17800, %r51683;
	@%p7982 bra 	BB5_7376;

	setp.lt.u32	%p7983, %r17800, %r51683;
	@%p7983 bra 	BB5_7375;

	setp.gt.u32	%p7984, %r17799, %r51684;
	@%p7984 bra 	BB5_7376;

	setp.lt.u32	%p7985, %r17799, %r51684;
	@%p7985 bra 	BB5_7375;

	setp.gt.u32	%p7986, %r17798, %r51685;
	@%p7986 bra 	BB5_7376;

	setp.lt.u32	%p7987, %r17798, %r51685;
	@%p7987 bra 	BB5_7375;

	setp.gt.u32	%p7988, %r17797, %r51686;
	@%p7988 bra 	BB5_7376;

	setp.lt.u32	%p7989, %r17797, %r51686;
	@%p7989 bra 	BB5_7375;

	setp.gt.u32	%p7990, %r17796, %r51687;
	@%p7990 bra 	BB5_7376;

	setp.lt.u32	%p7991, %r17796, %r51687;
	@%p7991 bra 	BB5_7375;

	setp.gt.u32	%p7992, %r17795, %r51688;
	@%p7992 bra 	BB5_7376;

	setp.lt.u32	%p7993, %r17795, %r51688;
	@%p7993 bra 	BB5_7375;

	setp.gt.u32	%p7994, %r17794, %r51689;
	@%p7994 bra 	BB5_7376;

	setp.lt.u32	%p7995, %r17794, %r51689;
	@%p7995 bra 	BB5_7375;

	setp.gt.u32	%p7996, %r17793, %r51690;
	@%p7996 bra 	BB5_7376;

	setp.lt.u32	%p7997, %r17793, %r51690;
	@%p7997 bra 	BB5_7375;

	setp.gt.u32	%p7998, %r17792, %r51691;
	@%p7998 bra 	BB5_7376;

	setp.ge.u32	%p7999, %r17792, %r51691;
	setp.ge.u32	%p8000, %r17791, %r51692;
	and.pred  	%p8001, %p7999, %p8000;
	@%p8001 bra 	BB5_7376;

BB5_7375:
	mov.u32 	%r44062, -21845;
	mov.u32 	%r44063, -1174470657;
	mov.u32 	%r44064, -1319895041;
	mov.u32 	%r44065, 514588670;
	mov.u32 	%r44066, -156174812;
	mov.u32 	%r44067, 1731252896;
	mov.u32 	%r44068, -209382721;
	mov.u32 	%r44069, 1685539716;
	mov.u32 	%r44070, 1129032919;
	mov.u32 	%r44071, 1260103606;
	mov.u32 	%r44072, 964683418;
	mov.u32 	%r44073, 436277738;
	// inline asm
	add.cc.u32 %r44014, %r44014, %r44062;
addc.cc.u32 %r44015, %r44015, %r44063;
addc.cc.u32 %r44016, %r44016, %r44064;
addc.cc.u32 %r44017, %r44017, %r44065;
addc.cc.u32 %r44018, %r44018, %r44066;
addc.cc.u32 %r44019, %r44019, %r44067;
addc.cc.u32 %r44020, %r44020, %r44068;
addc.cc.u32 %r44021, %r44021, %r44069;
addc.cc.u32 %r44022, %r44022, %r44070;
addc.cc.u32 %r44023, %r44023, %r44071;
addc.cc.u32 %r44024, %r44024, %r44072;
addc.u32 %r44025, %r44025, %r44073;

	// inline asm

BB5_7376:
	// Callseq Start 312
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r44014;
	st.param.b32	[param0+4], %r44015;
	st.param.b32	[param0+8], %r44016;
	st.param.b32	[param0+12], %r44017;
	st.param.b32	[param0+16], %r44018;
	st.param.b32	[param0+20], %r44019;
	st.param.b32	[param0+24], %r44020;
	st.param.b32	[param0+28], %r44021;
	st.param.b32	[param0+32], %r44022;
	st.param.b32	[param0+36], %r44023;
	st.param.b32	[param0+40], %r44024;
	st.param.b32	[param0+44], %r44025;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r43942;
	st.param.b32	[param1+4], %r43943;
	st.param.b32	[param1+8], %r43944;
	st.param.b32	[param1+12], %r43945;
	st.param.b32	[param1+16], %r43946;
	st.param.b32	[param1+20], %r43947;
	st.param.b32	[param1+24], %r43948;
	st.param.b32	[param1+28], %r43949;
	st.param.b32	[param1+32], %r43950;
	st.param.b32	[param1+36], %r43951;
	st.param.b32	[param1+40], %r43952;
	st.param.b32	[param1+44], %r43953;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r17935, [retval0+0];
	ld.param.b32	%r17936, [retval0+4];
	ld.param.b32	%r17937, [retval0+8];
	ld.param.b32	%r17938, [retval0+12];
	ld.param.b32	%r17939, [retval0+16];
	ld.param.b32	%r17940, [retval0+20];
	ld.param.b32	%r17941, [retval0+24];
	ld.param.b32	%r17942, [retval0+28];
	ld.param.b32	%r17943, [retval0+32];
	ld.param.b32	%r17944, [retval0+36];
	ld.param.b32	%r17945, [retval0+40];
	ld.param.b32	%r17946, [retval0+44];
	
	//{
	}// Callseq End 312
	shl.b32 	%r44086, %r17850, 1;
	shr.u32 	%r44087, %r17849, 31;
	or.b32  	%r51717, %r44087, %r44086;
	shl.b32 	%r44088, %r17849, 1;
	shr.u32 	%r44089, %r17848, 31;
	or.b32  	%r51718, %r44089, %r44088;
	shl.b32 	%r44090, %r17848, 1;
	shr.u32 	%r44091, %r17847, 31;
	or.b32  	%r51719, %r44091, %r44090;
	shl.b32 	%r44092, %r17847, 1;
	shr.u32 	%r44093, %r17846, 31;
	or.b32  	%r51720, %r44093, %r44092;
	shl.b32 	%r44094, %r17846, 1;
	shr.u32 	%r44095, %r17845, 31;
	or.b32  	%r51721, %r44095, %r44094;
	shl.b32 	%r44096, %r17845, 1;
	shr.u32 	%r44097, %r17844, 31;
	or.b32  	%r51722, %r44097, %r44096;
	shl.b32 	%r44098, %r17844, 1;
	shr.u32 	%r44099, %r17843, 31;
	or.b32  	%r51723, %r44099, %r44098;
	shl.b32 	%r44100, %r17843, 1;
	shr.u32 	%r44101, %r17842, 31;
	or.b32  	%r51724, %r44101, %r44100;
	shl.b32 	%r44102, %r17842, 1;
	shr.u32 	%r44103, %r17841, 31;
	or.b32  	%r51725, %r44103, %r44102;
	shl.b32 	%r44104, %r17841, 1;
	shr.u32 	%r44105, %r17840, 31;
	or.b32  	%r51726, %r44105, %r44104;
	shl.b32 	%r44106, %r17840, 1;
	shr.u32 	%r44107, %r17839, 31;
	or.b32  	%r51727, %r44107, %r44106;
	shl.b32 	%r51728, %r17839, 1;
	setp.gt.u32	%p8002, %r51717, 436277738;
	@%p8002 bra 	BB5_7398;

	setp.lt.u32	%p8003, %r51717, 436277738;
	@%p8003 bra 	BB5_7399;

	setp.gt.u32	%p8004, %r51718, 964683418;
	@%p8004 bra 	BB5_7398;

	setp.lt.u32	%p8005, %r51718, 964683418;
	@%p8005 bra 	BB5_7399;

	setp.gt.u32	%p8006, %r51719, 1260103606;
	@%p8006 bra 	BB5_7398;

	setp.lt.u32	%p8007, %r51719, 1260103606;
	@%p8007 bra 	BB5_7399;

	setp.gt.u32	%p8008, %r51720, 1129032919;
	@%p8008 bra 	BB5_7398;

	setp.lt.u32	%p8009, %r51720, 1129032919;
	@%p8009 bra 	BB5_7399;

	setp.gt.u32	%p8010, %r51721, 1685539716;
	@%p8010 bra 	BB5_7398;

	setp.lt.u32	%p8011, %r51721, 1685539716;
	@%p8011 bra 	BB5_7399;

	setp.gt.u32	%p8012, %r51722, -209382721;
	@%p8012 bra 	BB5_7398;

	setp.lt.u32	%p8013, %r51722, -209382721;
	@%p8013 bra 	BB5_7399;

	setp.gt.u32	%p8014, %r51723, 1731252896;
	@%p8014 bra 	BB5_7398;

	setp.lt.u32	%p8015, %r51723, 1731252896;
	@%p8015 bra 	BB5_7399;

	setp.gt.u32	%p8016, %r51724, -156174812;
	@%p8016 bra 	BB5_7398;

	setp.lt.u32	%p8017, %r51724, -156174812;
	@%p8017 bra 	BB5_7399;

	setp.gt.u32	%p8018, %r51725, 514588670;
	@%p8018 bra 	BB5_7398;

	setp.lt.u32	%p8019, %r51725, 514588670;
	@%p8019 bra 	BB5_7399;

	setp.gt.u32	%p8020, %r51726, -1319895041;
	@%p8020 bra 	BB5_7398;

	setp.lt.u32	%p8021, %r51726, -1319895041;
	@%p8021 bra 	BB5_7399;

	setp.gt.u32	%p8022, %r51727, -1174470657;
	@%p8022 bra 	BB5_7398;

	setp.lt.u32	%p8023, %r51727, -1174470657;
	setp.lt.u32	%p8024, %r51728, -21845;
	or.pred  	%p8025, %p8023, %p8024;
	@%p8025 bra 	BB5_7399;

BB5_7398:
	mov.u32 	%r44120, -21845;
	mov.u32 	%r44121, -1174470657;
	mov.u32 	%r44122, -1319895041;
	mov.u32 	%r44123, 514588670;
	mov.u32 	%r44124, -156174812;
	mov.u32 	%r44125, 1731252896;
	mov.u32 	%r44126, -209382721;
	mov.u32 	%r44127, 1685539716;
	mov.u32 	%r44128, 1129032919;
	mov.u32 	%r44129, 1260103606;
	mov.u32 	%r44130, 964683418;
	mov.u32 	%r44131, 436277738;
	// inline asm
	sub.cc.u32 %r51728, %r51728, %r44120;
subc.cc.u32 %r51727, %r51727, %r44121;
subc.cc.u32 %r51726, %r51726, %r44122;
subc.cc.u32 %r51725, %r51725, %r44123;
subc.cc.u32 %r51724, %r51724, %r44124;
subc.cc.u32 %r51723, %r51723, %r44125;
subc.cc.u32 %r51722, %r51722, %r44126;
subc.cc.u32 %r51721, %r51721, %r44127;
subc.cc.u32 %r51720, %r51720, %r44128;
subc.cc.u32 %r51719, %r51719, %r44129;
subc.cc.u32 %r51718, %r51718, %r44130;
subc.u32 %r51717, %r51717, %r44131;

	// inline asm

BB5_7399:
	// Callseq Start 313
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r10219;
	st.param.b32	[param0+4], %r10220;
	st.param.b32	[param0+8], %r10221;
	st.param.b32	[param0+12], %r10222;
	st.param.b32	[param0+16], %r10223;
	st.param.b32	[param0+20], %r10224;
	st.param.b32	[param0+24], %r10225;
	st.param.b32	[param0+28], %r10226;
	st.param.b32	[param0+32], %r10227;
	st.param.b32	[param0+36], %r10228;
	st.param.b32	[param0+40], %r10229;
	st.param.b32	[param0+44], %r10230;
	st.param.b32	[param0+48], %r10231;
	st.param.b32	[param0+52], %r10232;
	st.param.b32	[param0+56], %r10233;
	st.param.b32	[param0+60], %r10234;
	st.param.b32	[param0+64], %r10235;
	st.param.b32	[param0+68], %r10236;
	st.param.b32	[param0+72], %r10237;
	st.param.b32	[param0+76], %r10238;
	st.param.b32	[param0+80], %r10239;
	st.param.b32	[param0+84], %r10240;
	st.param.b32	[param0+88], %r10241;
	st.param.b32	[param0+92], %r10242;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r17791;
	st.param.b32	[param1+4], %r17792;
	st.param.b32	[param1+8], %r17793;
	st.param.b32	[param1+12], %r17794;
	st.param.b32	[param1+16], %r17795;
	st.param.b32	[param1+20], %r17796;
	st.param.b32	[param1+24], %r17797;
	st.param.b32	[param1+28], %r17798;
	st.param.b32	[param1+32], %r17799;
	st.param.b32	[param1+36], %r17800;
	st.param.b32	[param1+40], %r17801;
	st.param.b32	[param1+44], %r17802;
	st.param.b32	[param1+48], %r51692;
	st.param.b32	[param1+52], %r51691;
	st.param.b32	[param1+56], %r51690;
	st.param.b32	[param1+60], %r51689;
	st.param.b32	[param1+64], %r51688;
	st.param.b32	[param1+68], %r51687;
	st.param.b32	[param1+72], %r51686;
	st.param.b32	[param1+76], %r51685;
	st.param.b32	[param1+80], %r51684;
	st.param.b32	[param1+84], %r51683;
	st.param.b32	[param1+88], %r51682;
	st.param.b32	[param1+92], %r51681;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_add, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r18007, [retval0+0];
	ld.param.b32	%r18008, [retval0+4];
	ld.param.b32	%r18009, [retval0+8];
	ld.param.b32	%r18010, [retval0+12];
	ld.param.b32	%r18011, [retval0+16];
	ld.param.b32	%r18012, [retval0+20];
	ld.param.b32	%r18013, [retval0+24];
	ld.param.b32	%r18014, [retval0+28];
	ld.param.b32	%r18015, [retval0+32];
	ld.param.b32	%r18016, [retval0+36];
	ld.param.b32	%r18017, [retval0+40];
	ld.param.b32	%r18018, [retval0+44];
	ld.param.b32	%r18019, [retval0+48];
	ld.param.b32	%r18020, [retval0+52];
	ld.param.b32	%r18021, [retval0+56];
	ld.param.b32	%r18022, [retval0+60];
	ld.param.b32	%r18023, [retval0+64];
	ld.param.b32	%r18024, [retval0+68];
	ld.param.b32	%r18025, [retval0+72];
	ld.param.b32	%r18026, [retval0+76];
	ld.param.b32	%r18027, [retval0+80];
	ld.param.b32	%r18028, [retval0+84];
	ld.param.b32	%r18029, [retval0+88];
	ld.param.b32	%r18030, [retval0+92];
	
	//{
	}// Callseq End 313
	// Callseq Start 314
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r18007;
	st.param.b32	[param0+4], %r18008;
	st.param.b32	[param0+8], %r18009;
	st.param.b32	[param0+12], %r18010;
	st.param.b32	[param0+16], %r18011;
	st.param.b32	[param0+20], %r18012;
	st.param.b32	[param0+24], %r18013;
	st.param.b32	[param0+28], %r18014;
	st.param.b32	[param0+32], %r18015;
	st.param.b32	[param0+36], %r18016;
	st.param.b32	[param0+40], %r18017;
	st.param.b32	[param0+44], %r18018;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r18019;
	st.param.b32	[param1+4], %r18020;
	st.param.b32	[param1+8], %r18021;
	st.param.b32	[param1+12], %r18022;
	st.param.b32	[param1+16], %r18023;
	st.param.b32	[param1+20], %r18024;
	st.param.b32	[param1+24], %r18025;
	st.param.b32	[param1+28], %r18026;
	st.param.b32	[param1+32], %r18027;
	st.param.b32	[param1+36], %r18028;
	st.param.b32	[param1+40], %r18029;
	st.param.b32	[param1+44], %r18030;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r18031, [retval0+0];
	ld.param.b32	%r18032, [retval0+4];
	ld.param.b32	%r18033, [retval0+8];
	ld.param.b32	%r18034, [retval0+12];
	ld.param.b32	%r18035, [retval0+16];
	ld.param.b32	%r18036, [retval0+20];
	ld.param.b32	%r18037, [retval0+24];
	ld.param.b32	%r18038, [retval0+28];
	ld.param.b32	%r18039, [retval0+32];
	ld.param.b32	%r18040, [retval0+36];
	ld.param.b32	%r18041, [retval0+40];
	ld.param.b32	%r18042, [retval0+44];
	
	//{
	}// Callseq End 314
	mov.u32 	%r44149, %r18012;
	mov.u32 	%r44144, %r18007;
	mov.u32 	%r44151, %r18014;
	mov.u32 	%r44146, %r18009;
	mov.u32 	%r44153, %r18016;
	mov.u32 	%r44148, %r18011;
	mov.u32 	%r44155, %r18018;
	mov.u32 	%r44150, %r18013;
	mov.u32 	%r44145, %r18008;
	mov.u32 	%r44152, %r18015;
	mov.u32 	%r44147, %r18010;
	mov.u32 	%r44154, %r18017;
	// inline asm
	add.cc.u32 %r44144, %r44144, %r18019;
addc.cc.u32 %r44145, %r44145, %r18020;
addc.cc.u32 %r44146, %r44146, %r18021;
addc.cc.u32 %r44147, %r44147, %r18022;
addc.cc.u32 %r44148, %r44148, %r18023;
addc.cc.u32 %r44149, %r44149, %r18024;
addc.cc.u32 %r44150, %r44150, %r18025;
addc.cc.u32 %r44151, %r44151, %r18026;
addc.cc.u32 %r44152, %r44152, %r18027;
addc.cc.u32 %r44153, %r44153, %r18028;
addc.cc.u32 %r44154, %r44154, %r18029;
addc.u32 %r44155, %r44155, %r18030;

	// inline asm
	setp.gt.u32	%p8026, %r44155, 436277738;
	@%p8026 bra 	BB5_7421;

	setp.lt.u32	%p8027, %r44155, 436277738;
	@%p8027 bra 	BB5_7422;

	setp.gt.u32	%p8028, %r44154, 964683418;
	@%p8028 bra 	BB5_7421;

	setp.lt.u32	%p8029, %r44154, 964683418;
	@%p8029 bra 	BB5_7422;

	setp.gt.u32	%p8030, %r44153, 1260103606;
	@%p8030 bra 	BB5_7421;

	setp.lt.u32	%p8031, %r44153, 1260103606;
	@%p8031 bra 	BB5_7422;

	setp.gt.u32	%p8032, %r44152, 1129032919;
	@%p8032 bra 	BB5_7421;

	setp.lt.u32	%p8033, %r44152, 1129032919;
	@%p8033 bra 	BB5_7422;

	setp.gt.u32	%p8034, %r44151, 1685539716;
	@%p8034 bra 	BB5_7421;

	setp.lt.u32	%p8035, %r44151, 1685539716;
	@%p8035 bra 	BB5_7422;

	setp.gt.u32	%p8036, %r44150, -209382721;
	@%p8036 bra 	BB5_7421;

	setp.lt.u32	%p8037, %r44150, -209382721;
	@%p8037 bra 	BB5_7422;

	setp.gt.u32	%p8038, %r44149, 1731252896;
	@%p8038 bra 	BB5_7421;

	setp.lt.u32	%p8039, %r44149, 1731252896;
	@%p8039 bra 	BB5_7422;

	setp.gt.u32	%p8040, %r44148, -156174812;
	@%p8040 bra 	BB5_7421;

	setp.lt.u32	%p8041, %r44148, -156174812;
	@%p8041 bra 	BB5_7422;

	setp.gt.u32	%p8042, %r44147, 514588670;
	@%p8042 bra 	BB5_7421;

	setp.lt.u32	%p8043, %r44147, 514588670;
	@%p8043 bra 	BB5_7422;

	setp.gt.u32	%p8044, %r44146, -1319895041;
	@%p8044 bra 	BB5_7421;

	setp.lt.u32	%p8045, %r44146, -1319895041;
	@%p8045 bra 	BB5_7422;

	setp.gt.u32	%p8046, %r44145, -1174470657;
	@%p8046 bra 	BB5_7421;

	setp.lt.u32	%p8047, %r44145, -1174470657;
	setp.lt.u32	%p8048, %r44144, -21845;
	or.pred  	%p8049, %p8047, %p8048;
	@%p8049 bra 	BB5_7422;

BB5_7421:
	mov.u32 	%r44192, -21845;
	mov.u32 	%r44193, -1174470657;
	mov.u32 	%r44194, -1319895041;
	mov.u32 	%r44195, 514588670;
	mov.u32 	%r44196, -156174812;
	mov.u32 	%r44197, 1731252896;
	mov.u32 	%r44198, -209382721;
	mov.u32 	%r44199, 1685539716;
	mov.u32 	%r44200, 1129032919;
	mov.u32 	%r44201, 1260103606;
	mov.u32 	%r44202, 964683418;
	mov.u32 	%r44203, 436277738;
	// inline asm
	sub.cc.u32 %r44144, %r44144, %r44192;
subc.cc.u32 %r44145, %r44145, %r44193;
subc.cc.u32 %r44146, %r44146, %r44194;
subc.cc.u32 %r44147, %r44147, %r44195;
subc.cc.u32 %r44148, %r44148, %r44196;
subc.cc.u32 %r44149, %r44149, %r44197;
subc.cc.u32 %r44150, %r44150, %r44198;
subc.cc.u32 %r44151, %r44151, %r44199;
subc.cc.u32 %r44152, %r44152, %r44200;
subc.cc.u32 %r44153, %r44153, %r44201;
subc.cc.u32 %r44154, %r44154, %r44202;
subc.u32 %r44155, %r44155, %r44203;

	// inline asm

BB5_7422:
	mov.u32 	%r44221, %r18012;
	mov.u32 	%r44216, %r18007;
	mov.u32 	%r44223, %r18014;
	mov.u32 	%r44218, %r18009;
	mov.u32 	%r44225, %r18016;
	mov.u32 	%r44220, %r18011;
	mov.u32 	%r44227, %r18018;
	mov.u32 	%r44222, %r18013;
	mov.u32 	%r44217, %r18008;
	mov.u32 	%r44224, %r18015;
	mov.u32 	%r44219, %r18010;
	mov.u32 	%r44226, %r18017;
	// inline asm
	sub.cc.u32 %r44216, %r44216, %r18019;
subc.cc.u32 %r44217, %r44217, %r18020;
subc.cc.u32 %r44218, %r44218, %r18021;
subc.cc.u32 %r44219, %r44219, %r18022;
subc.cc.u32 %r44220, %r44220, %r18023;
subc.cc.u32 %r44221, %r44221, %r18024;
subc.cc.u32 %r44222, %r44222, %r18025;
subc.cc.u32 %r44223, %r44223, %r18026;
subc.cc.u32 %r44224, %r44224, %r18027;
subc.cc.u32 %r44225, %r44225, %r18028;
subc.cc.u32 %r44226, %r44226, %r18029;
subc.u32 %r44227, %r44227, %r18030;

	// inline asm
	setp.gt.u32	%p8050, %r18018, %r18030;
	@%p8050 bra 	BB5_7445;

	setp.lt.u32	%p8051, %r18018, %r18030;
	@%p8051 bra 	BB5_7444;

	setp.gt.u32	%p8052, %r18017, %r18029;
	@%p8052 bra 	BB5_7445;

	setp.lt.u32	%p8053, %r18017, %r18029;
	@%p8053 bra 	BB5_7444;

	setp.gt.u32	%p8054, %r18016, %r18028;
	@%p8054 bra 	BB5_7445;

	setp.lt.u32	%p8055, %r18016, %r18028;
	@%p8055 bra 	BB5_7444;

	setp.gt.u32	%p8056, %r18015, %r18027;
	@%p8056 bra 	BB5_7445;

	setp.lt.u32	%p8057, %r18015, %r18027;
	@%p8057 bra 	BB5_7444;

	setp.gt.u32	%p8058, %r18014, %r18026;
	@%p8058 bra 	BB5_7445;

	setp.lt.u32	%p8059, %r18014, %r18026;
	@%p8059 bra 	BB5_7444;

	setp.gt.u32	%p8060, %r18013, %r18025;
	@%p8060 bra 	BB5_7445;

	setp.lt.u32	%p8061, %r18013, %r18025;
	@%p8061 bra 	BB5_7444;

	setp.gt.u32	%p8062, %r18012, %r18024;
	@%p8062 bra 	BB5_7445;

	setp.lt.u32	%p8063, %r18012, %r18024;
	@%p8063 bra 	BB5_7444;

	setp.gt.u32	%p8064, %r18011, %r18023;
	@%p8064 bra 	BB5_7445;

	setp.lt.u32	%p8065, %r18011, %r18023;
	@%p8065 bra 	BB5_7444;

	setp.gt.u32	%p8066, %r18010, %r18022;
	@%p8066 bra 	BB5_7445;

	setp.lt.u32	%p8067, %r18010, %r18022;
	@%p8067 bra 	BB5_7444;

	setp.gt.u32	%p8068, %r18009, %r18021;
	@%p8068 bra 	BB5_7445;

	setp.lt.u32	%p8069, %r18009, %r18021;
	@%p8069 bra 	BB5_7444;

	setp.gt.u32	%p8070, %r18008, %r18020;
	@%p8070 bra 	BB5_7445;

	setp.ge.u32	%p8071, %r18008, %r18020;
	setp.ge.u32	%p8072, %r18007, %r18019;
	and.pred  	%p8073, %p8071, %p8072;
	@%p8073 bra 	BB5_7445;

BB5_7444:
	mov.u32 	%r44264, -21845;
	mov.u32 	%r44265, -1174470657;
	mov.u32 	%r44266, -1319895041;
	mov.u32 	%r44267, 514588670;
	mov.u32 	%r44268, -156174812;
	mov.u32 	%r44269, 1731252896;
	mov.u32 	%r44270, -209382721;
	mov.u32 	%r44271, 1685539716;
	mov.u32 	%r44272, 1129032919;
	mov.u32 	%r44273, 1260103606;
	mov.u32 	%r44274, 964683418;
	mov.u32 	%r44275, 436277738;
	// inline asm
	add.cc.u32 %r44216, %r44216, %r44264;
addc.cc.u32 %r44217, %r44217, %r44265;
addc.cc.u32 %r44218, %r44218, %r44266;
addc.cc.u32 %r44219, %r44219, %r44267;
addc.cc.u32 %r44220, %r44220, %r44268;
addc.cc.u32 %r44221, %r44221, %r44269;
addc.cc.u32 %r44222, %r44222, %r44270;
addc.cc.u32 %r44223, %r44223, %r44271;
addc.cc.u32 %r44224, %r44224, %r44272;
addc.cc.u32 %r44225, %r44225, %r44273;
addc.cc.u32 %r44226, %r44226, %r44274;
addc.u32 %r44227, %r44227, %r44275;

	// inline asm

BB5_7445:
	// Callseq Start 315
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r44216;
	st.param.b32	[param0+4], %r44217;
	st.param.b32	[param0+8], %r44218;
	st.param.b32	[param0+12], %r44219;
	st.param.b32	[param0+16], %r44220;
	st.param.b32	[param0+20], %r44221;
	st.param.b32	[param0+24], %r44222;
	st.param.b32	[param0+28], %r44223;
	st.param.b32	[param0+32], %r44224;
	st.param.b32	[param0+36], %r44225;
	st.param.b32	[param0+40], %r44226;
	st.param.b32	[param0+44], %r44227;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r44144;
	st.param.b32	[param1+4], %r44145;
	st.param.b32	[param1+8], %r44146;
	st.param.b32	[param1+12], %r44147;
	st.param.b32	[param1+16], %r44148;
	st.param.b32	[param1+20], %r44149;
	st.param.b32	[param1+24], %r44150;
	st.param.b32	[param1+28], %r44151;
	st.param.b32	[param1+32], %r44152;
	st.param.b32	[param1+36], %r44153;
	st.param.b32	[param1+40], %r44154;
	st.param.b32	[param1+44], %r44155;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r18127, [retval0+0];
	ld.param.b32	%r18128, [retval0+4];
	ld.param.b32	%r18129, [retval0+8];
	ld.param.b32	%r18130, [retval0+12];
	ld.param.b32	%r18131, [retval0+16];
	ld.param.b32	%r18132, [retval0+20];
	ld.param.b32	%r18133, [retval0+24];
	ld.param.b32	%r18134, [retval0+28];
	ld.param.b32	%r18135, [retval0+32];
	ld.param.b32	%r18136, [retval0+36];
	ld.param.b32	%r18137, [retval0+40];
	ld.param.b32	%r18138, [retval0+44];
	
	//{
	}// Callseq End 315
	shl.b32 	%r44288, %r18042, 1;
	shr.u32 	%r44289, %r18041, 31;
	or.b32  	%r51753, %r44289, %r44288;
	shl.b32 	%r44290, %r18041, 1;
	shr.u32 	%r44291, %r18040, 31;
	or.b32  	%r51754, %r44291, %r44290;
	shl.b32 	%r44292, %r18040, 1;
	shr.u32 	%r44293, %r18039, 31;
	or.b32  	%r51755, %r44293, %r44292;
	shl.b32 	%r44294, %r18039, 1;
	shr.u32 	%r44295, %r18038, 31;
	or.b32  	%r51756, %r44295, %r44294;
	shl.b32 	%r44296, %r18038, 1;
	shr.u32 	%r44297, %r18037, 31;
	or.b32  	%r51757, %r44297, %r44296;
	shl.b32 	%r44298, %r18037, 1;
	shr.u32 	%r44299, %r18036, 31;
	or.b32  	%r51758, %r44299, %r44298;
	shl.b32 	%r44300, %r18036, 1;
	shr.u32 	%r44301, %r18035, 31;
	or.b32  	%r51759, %r44301, %r44300;
	shl.b32 	%r44302, %r18035, 1;
	shr.u32 	%r44303, %r18034, 31;
	or.b32  	%r51760, %r44303, %r44302;
	shl.b32 	%r44304, %r18034, 1;
	shr.u32 	%r44305, %r18033, 31;
	or.b32  	%r51761, %r44305, %r44304;
	shl.b32 	%r44306, %r18033, 1;
	shr.u32 	%r44307, %r18032, 31;
	or.b32  	%r51762, %r44307, %r44306;
	shl.b32 	%r44308, %r18032, 1;
	shr.u32 	%r44309, %r18031, 31;
	or.b32  	%r51763, %r44309, %r44308;
	shl.b32 	%r51764, %r18031, 1;
	setp.gt.u32	%p8074, %r51753, 436277738;
	@%p8074 bra 	BB5_7467;

	setp.lt.u32	%p8075, %r51753, 436277738;
	@%p8075 bra 	BB5_7468;

	setp.gt.u32	%p8076, %r51754, 964683418;
	@%p8076 bra 	BB5_7467;

	setp.lt.u32	%p8077, %r51754, 964683418;
	@%p8077 bra 	BB5_7468;

	setp.gt.u32	%p8078, %r51755, 1260103606;
	@%p8078 bra 	BB5_7467;

	setp.lt.u32	%p8079, %r51755, 1260103606;
	@%p8079 bra 	BB5_7468;

	setp.gt.u32	%p8080, %r51756, 1129032919;
	@%p8080 bra 	BB5_7467;

	setp.lt.u32	%p8081, %r51756, 1129032919;
	@%p8081 bra 	BB5_7468;

	setp.gt.u32	%p8082, %r51757, 1685539716;
	@%p8082 bra 	BB5_7467;

	setp.lt.u32	%p8083, %r51757, 1685539716;
	@%p8083 bra 	BB5_7468;

	setp.gt.u32	%p8084, %r51758, -209382721;
	@%p8084 bra 	BB5_7467;

	setp.lt.u32	%p8085, %r51758, -209382721;
	@%p8085 bra 	BB5_7468;

	setp.gt.u32	%p8086, %r51759, 1731252896;
	@%p8086 bra 	BB5_7467;

	setp.lt.u32	%p8087, %r51759, 1731252896;
	@%p8087 bra 	BB5_7468;

	setp.gt.u32	%p8088, %r51760, -156174812;
	@%p8088 bra 	BB5_7467;

	setp.lt.u32	%p8089, %r51760, -156174812;
	@%p8089 bra 	BB5_7468;

	setp.gt.u32	%p8090, %r51761, 514588670;
	@%p8090 bra 	BB5_7467;

	setp.lt.u32	%p8091, %r51761, 514588670;
	@%p8091 bra 	BB5_7468;

	setp.gt.u32	%p8092, %r51762, -1319895041;
	@%p8092 bra 	BB5_7467;

	setp.lt.u32	%p8093, %r51762, -1319895041;
	@%p8093 bra 	BB5_7468;

	setp.gt.u32	%p8094, %r51763, -1174470657;
	@%p8094 bra 	BB5_7467;

	setp.lt.u32	%p8095, %r51763, -1174470657;
	setp.lt.u32	%p8096, %r51764, -21845;
	or.pred  	%p8097, %p8095, %p8096;
	@%p8097 bra 	BB5_7468;

BB5_7467:
	mov.u32 	%r44322, -21845;
	mov.u32 	%r44323, -1174470657;
	mov.u32 	%r44324, -1319895041;
	mov.u32 	%r44325, 514588670;
	mov.u32 	%r44326, -156174812;
	mov.u32 	%r44327, 1731252896;
	mov.u32 	%r44328, -209382721;
	mov.u32 	%r44329, 1685539716;
	mov.u32 	%r44330, 1129032919;
	mov.u32 	%r44331, 1260103606;
	mov.u32 	%r44332, 964683418;
	mov.u32 	%r44333, 436277738;
	// inline asm
	sub.cc.u32 %r51764, %r51764, %r44322;
subc.cc.u32 %r51763, %r51763, %r44323;
subc.cc.u32 %r51762, %r51762, %r44324;
subc.cc.u32 %r51761, %r51761, %r44325;
subc.cc.u32 %r51760, %r51760, %r44326;
subc.cc.u32 %r51759, %r51759, %r44327;
subc.cc.u32 %r51758, %r51758, %r44328;
subc.cc.u32 %r51757, %r51757, %r44329;
subc.cc.u32 %r51756, %r51756, %r44330;
subc.cc.u32 %r51755, %r51755, %r44331;
subc.cc.u32 %r51754, %r51754, %r44332;
subc.u32 %r51753, %r51753, %r44333;

	// inline asm

BB5_7468:
	// Callseq Start 316
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r18127;
	st.param.b32	[param0+4], %r18128;
	st.param.b32	[param0+8], %r18129;
	st.param.b32	[param0+12], %r18130;
	st.param.b32	[param0+16], %r18131;
	st.param.b32	[param0+20], %r18132;
	st.param.b32	[param0+24], %r18133;
	st.param.b32	[param0+28], %r18134;
	st.param.b32	[param0+32], %r18135;
	st.param.b32	[param0+36], %r18136;
	st.param.b32	[param0+40], %r18137;
	st.param.b32	[param0+44], %r18138;
	st.param.b32	[param0+48], %r51764;
	st.param.b32	[param0+52], %r51763;
	st.param.b32	[param0+56], %r51762;
	st.param.b32	[param0+60], %r51761;
	st.param.b32	[param0+64], %r51760;
	st.param.b32	[param0+68], %r51759;
	st.param.b32	[param0+72], %r51758;
	st.param.b32	[param0+76], %r51757;
	st.param.b32	[param0+80], %r51756;
	st.param.b32	[param0+84], %r51755;
	st.param.b32	[param0+88], %r51754;
	st.param.b32	[param0+92], %r51753;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r17623;
	st.param.b32	[param1+4], %r17624;
	st.param.b32	[param1+8], %r17625;
	st.param.b32	[param1+12], %r17626;
	st.param.b32	[param1+16], %r17627;
	st.param.b32	[param1+20], %r17628;
	st.param.b32	[param1+24], %r17629;
	st.param.b32	[param1+28], %r17630;
	st.param.b32	[param1+32], %r17631;
	st.param.b32	[param1+36], %r17632;
	st.param.b32	[param1+40], %r17633;
	st.param.b32	[param1+44], %r17634;
	st.param.b32	[param1+48], %r51656;
	st.param.b32	[param1+52], %r51655;
	st.param.b32	[param1+56], %r51654;
	st.param.b32	[param1+60], %r51653;
	st.param.b32	[param1+64], %r51652;
	st.param.b32	[param1+68], %r51651;
	st.param.b32	[param1+72], %r51650;
	st.param.b32	[param1+76], %r51649;
	st.param.b32	[param1+80], %r51648;
	st.param.b32	[param1+84], %r51647;
	st.param.b32	[param1+88], %r51646;
	st.param.b32	[param1+92], %r51645;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r44382, [retval0+0];
	ld.param.b32	%r44383, [retval0+4];
	ld.param.b32	%r44384, [retval0+8];
	ld.param.b32	%r44385, [retval0+12];
	ld.param.b32	%r44386, [retval0+16];
	ld.param.b32	%r44387, [retval0+20];
	ld.param.b32	%r44388, [retval0+24];
	ld.param.b32	%r44389, [retval0+28];
	ld.param.b32	%r44390, [retval0+32];
	ld.param.b32	%r44391, [retval0+36];
	ld.param.b32	%r44392, [retval0+40];
	ld.param.b32	%r44393, [retval0+44];
	ld.param.b32	%r44394, [retval0+48];
	ld.param.b32	%r44395, [retval0+52];
	ld.param.b32	%r44396, [retval0+56];
	ld.param.b32	%r44397, [retval0+60];
	ld.param.b32	%r44398, [retval0+64];
	ld.param.b32	%r44399, [retval0+68];
	ld.param.b32	%r44400, [retval0+72];
	ld.param.b32	%r44401, [retval0+76];
	ld.param.b32	%r44402, [retval0+80];
	ld.param.b32	%r44403, [retval0+84];
	ld.param.b32	%r44404, [retval0+88];
	ld.param.b32	%r44405, [retval0+92];
	
	//{
	}// Callseq End 316
	// Callseq Start 317
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r44382;
	st.param.b32	[param0+4], %r44383;
	st.param.b32	[param0+8], %r44384;
	st.param.b32	[param0+12], %r44385;
	st.param.b32	[param0+16], %r44386;
	st.param.b32	[param0+20], %r44387;
	st.param.b32	[param0+24], %r44388;
	st.param.b32	[param0+28], %r44389;
	st.param.b32	[param0+32], %r44390;
	st.param.b32	[param0+36], %r44391;
	st.param.b32	[param0+40], %r44392;
	st.param.b32	[param0+44], %r44393;
	st.param.b32	[param0+48], %r44394;
	st.param.b32	[param0+52], %r44395;
	st.param.b32	[param0+56], %r44396;
	st.param.b32	[param0+60], %r44397;
	st.param.b32	[param0+64], %r44398;
	st.param.b32	[param0+68], %r44399;
	st.param.b32	[param0+72], %r44400;
	st.param.b32	[param0+76], %r44401;
	st.param.b32	[param0+80], %r44402;
	st.param.b32	[param0+84], %r44403;
	st.param.b32	[param0+88], %r44404;
	st.param.b32	[param0+92], %r44405;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r17935;
	st.param.b32	[param1+4], %r17936;
	st.param.b32	[param1+8], %r17937;
	st.param.b32	[param1+12], %r17938;
	st.param.b32	[param1+16], %r17939;
	st.param.b32	[param1+20], %r17940;
	st.param.b32	[param1+24], %r17941;
	st.param.b32	[param1+28], %r17942;
	st.param.b32	[param1+32], %r17943;
	st.param.b32	[param1+36], %r17944;
	st.param.b32	[param1+40], %r17945;
	st.param.b32	[param1+44], %r17946;
	st.param.b32	[param1+48], %r51728;
	st.param.b32	[param1+52], %r51727;
	st.param.b32	[param1+56], %r51726;
	st.param.b32	[param1+60], %r51725;
	st.param.b32	[param1+64], %r51724;
	st.param.b32	[param1+68], %r51723;
	st.param.b32	[param1+72], %r51722;
	st.param.b32	[param1+76], %r51721;
	st.param.b32	[param1+80], %r51720;
	st.param.b32	[param1+84], %r51719;
	st.param.b32	[param1+88], %r51718;
	st.param.b32	[param1+92], %r51717;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r44406, [retval0+0];
	ld.param.b32	%r44407, [retval0+4];
	ld.param.b32	%r44408, [retval0+8];
	ld.param.b32	%r44409, [retval0+12];
	ld.param.b32	%r44410, [retval0+16];
	ld.param.b32	%r44411, [retval0+20];
	ld.param.b32	%r44412, [retval0+24];
	ld.param.b32	%r44413, [retval0+28];
	ld.param.b32	%r44414, [retval0+32];
	ld.param.b32	%r44415, [retval0+36];
	ld.param.b32	%r44416, [retval0+40];
	ld.param.b32	%r44417, [retval0+44];
	ld.param.b32	%r44418, [retval0+48];
	ld.param.b32	%r44419, [retval0+52];
	ld.param.b32	%r44420, [retval0+56];
	ld.param.b32	%r44421, [retval0+60];
	ld.param.b32	%r44422, [retval0+64];
	ld.param.b32	%r44423, [retval0+68];
	ld.param.b32	%r44424, [retval0+72];
	ld.param.b32	%r44425, [retval0+76];
	ld.param.b32	%r44426, [retval0+80];
	ld.param.b32	%r44427, [retval0+84];
	ld.param.b32	%r44428, [retval0+88];
	ld.param.b32	%r44429, [retval0+92];
	
	//{
	}// Callseq End 317
	// Callseq Start 318
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r44406;
	st.param.b32	[param0+4], %r44407;
	st.param.b32	[param0+8], %r44408;
	st.param.b32	[param0+12], %r44409;
	st.param.b32	[param0+16], %r44410;
	st.param.b32	[param0+20], %r44411;
	st.param.b32	[param0+24], %r44412;
	st.param.b32	[param0+28], %r44413;
	st.param.b32	[param0+32], %r44414;
	st.param.b32	[param0+36], %r44415;
	st.param.b32	[param0+40], %r44416;
	st.param.b32	[param0+44], %r44417;
	st.param.b32	[param0+48], %r44418;
	st.param.b32	[param0+52], %r44419;
	st.param.b32	[param0+56], %r44420;
	st.param.b32	[param0+60], %r44421;
	st.param.b32	[param0+64], %r44422;
	st.param.b32	[param0+68], %r44423;
	st.param.b32	[param0+72], %r44424;
	st.param.b32	[param0+76], %r44425;
	st.param.b32	[param0+80], %r44426;
	st.param.b32	[param0+84], %r44427;
	st.param.b32	[param0+88], %r44428;
	st.param.b32	[param0+92], %r44429;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_double, 
	(
	param0
	);
	ld.param.b32	%r18199, [retval0+0];
	ld.param.b32	%r18200, [retval0+4];
	ld.param.b32	%r18201, [retval0+8];
	ld.param.b32	%r18202, [retval0+12];
	ld.param.b32	%r18203, [retval0+16];
	ld.param.b32	%r18204, [retval0+20];
	ld.param.b32	%r18205, [retval0+24];
	ld.param.b32	%r18206, [retval0+28];
	ld.param.b32	%r18207, [retval0+32];
	ld.param.b32	%r18208, [retval0+36];
	ld.param.b32	%r18209, [retval0+40];
	ld.param.b32	%r18210, [retval0+44];
	ld.param.b32	%r18211, [retval0+48];
	ld.param.b32	%r18212, [retval0+52];
	ld.param.b32	%r18213, [retval0+56];
	ld.param.b32	%r18214, [retval0+60];
	ld.param.b32	%r18215, [retval0+64];
	ld.param.b32	%r18216, [retval0+68];
	ld.param.b32	%r18217, [retval0+72];
	ld.param.b32	%r18218, [retval0+76];
	ld.param.b32	%r18219, [retval0+80];
	ld.param.b32	%r18220, [retval0+84];
	ld.param.b32	%r18221, [retval0+88];
	ld.param.b32	%r18222, [retval0+92];
	
	//{
	}// Callseq End 318
	// Callseq Start 319
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r17623;
	st.param.b32	[param0+4], %r17624;
	st.param.b32	[param0+8], %r17625;
	st.param.b32	[param0+12], %r17626;
	st.param.b32	[param0+16], %r17627;
	st.param.b32	[param0+20], %r17628;
	st.param.b32	[param0+24], %r17629;
	st.param.b32	[param0+28], %r17630;
	st.param.b32	[param0+32], %r17631;
	st.param.b32	[param0+36], %r17632;
	st.param.b32	[param0+40], %r17633;
	st.param.b32	[param0+44], %r17634;
	st.param.b32	[param0+48], %r51656;
	st.param.b32	[param0+52], %r51655;
	st.param.b32	[param0+56], %r51654;
	st.param.b32	[param0+60], %r51653;
	st.param.b32	[param0+64], %r51652;
	st.param.b32	[param0+68], %r51651;
	st.param.b32	[param0+72], %r51650;
	st.param.b32	[param0+76], %r51649;
	st.param.b32	[param0+80], %r51648;
	st.param.b32	[param0+84], %r51647;
	st.param.b32	[param0+88], %r51646;
	st.param.b32	[param0+92], %r51645;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_double, 
	(
	param0
	);
	ld.param.b32	%r44430, [retval0+0];
	ld.param.b32	%r44431, [retval0+4];
	ld.param.b32	%r44432, [retval0+8];
	ld.param.b32	%r44433, [retval0+12];
	ld.param.b32	%r44434, [retval0+16];
	ld.param.b32	%r44435, [retval0+20];
	ld.param.b32	%r44436, [retval0+24];
	ld.param.b32	%r44437, [retval0+28];
	ld.param.b32	%r44438, [retval0+32];
	ld.param.b32	%r44439, [retval0+36];
	ld.param.b32	%r44440, [retval0+40];
	ld.param.b32	%r44441, [retval0+44];
	ld.param.b32	%r44442, [retval0+48];
	ld.param.b32	%r44443, [retval0+52];
	ld.param.b32	%r44444, [retval0+56];
	ld.param.b32	%r44445, [retval0+60];
	ld.param.b32	%r44446, [retval0+64];
	ld.param.b32	%r44447, [retval0+68];
	ld.param.b32	%r44448, [retval0+72];
	ld.param.b32	%r44449, [retval0+76];
	ld.param.b32	%r44450, [retval0+80];
	ld.param.b32	%r44451, [retval0+84];
	ld.param.b32	%r44452, [retval0+88];
	ld.param.b32	%r44453, [retval0+92];
	
	//{
	}// Callseq End 319
	// Callseq Start 320
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r44430;
	st.param.b32	[param0+4], %r44431;
	st.param.b32	[param0+8], %r44432;
	st.param.b32	[param0+12], %r44433;
	st.param.b32	[param0+16], %r44434;
	st.param.b32	[param0+20], %r44435;
	st.param.b32	[param0+24], %r44436;
	st.param.b32	[param0+28], %r44437;
	st.param.b32	[param0+32], %r44438;
	st.param.b32	[param0+36], %r44439;
	st.param.b32	[param0+40], %r44440;
	st.param.b32	[param0+44], %r44441;
	st.param.b32	[param0+48], %r44442;
	st.param.b32	[param0+52], %r44443;
	st.param.b32	[param0+56], %r44444;
	st.param.b32	[param0+60], %r44445;
	st.param.b32	[param0+64], %r44446;
	st.param.b32	[param0+68], %r44447;
	st.param.b32	[param0+72], %r44448;
	st.param.b32	[param0+76], %r44449;
	st.param.b32	[param0+80], %r44450;
	st.param.b32	[param0+84], %r44451;
	st.param.b32	[param0+88], %r44452;
	st.param.b32	[param0+92], %r44453;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r17623;
	st.param.b32	[param1+4], %r17624;
	st.param.b32	[param1+8], %r17625;
	st.param.b32	[param1+12], %r17626;
	st.param.b32	[param1+16], %r17627;
	st.param.b32	[param1+20], %r17628;
	st.param.b32	[param1+24], %r17629;
	st.param.b32	[param1+28], %r17630;
	st.param.b32	[param1+32], %r17631;
	st.param.b32	[param1+36], %r17632;
	st.param.b32	[param1+40], %r17633;
	st.param.b32	[param1+44], %r17634;
	st.param.b32	[param1+48], %r51656;
	st.param.b32	[param1+52], %r51655;
	st.param.b32	[param1+56], %r51654;
	st.param.b32	[param1+60], %r51653;
	st.param.b32	[param1+64], %r51652;
	st.param.b32	[param1+68], %r51651;
	st.param.b32	[param1+72], %r51650;
	st.param.b32	[param1+76], %r51649;
	st.param.b32	[param1+80], %r51648;
	st.param.b32	[param1+84], %r51647;
	st.param.b32	[param1+88], %r51646;
	st.param.b32	[param1+92], %r51645;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_add, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r18223, [retval0+0];
	ld.param.b32	%r18224, [retval0+4];
	ld.param.b32	%r18225, [retval0+8];
	ld.param.b32	%r18226, [retval0+12];
	ld.param.b32	%r18227, [retval0+16];
	ld.param.b32	%r18228, [retval0+20];
	ld.param.b32	%r18229, [retval0+24];
	ld.param.b32	%r18230, [retval0+28];
	ld.param.b32	%r18231, [retval0+32];
	ld.param.b32	%r18232, [retval0+36];
	ld.param.b32	%r18233, [retval0+40];
	ld.param.b32	%r18234, [retval0+44];
	ld.param.b32	%r18247, [retval0+48];
	ld.param.b32	%r18248, [retval0+52];
	ld.param.b32	%r18249, [retval0+56];
	ld.param.b32	%r18250, [retval0+60];
	ld.param.b32	%r18251, [retval0+64];
	ld.param.b32	%r18252, [retval0+68];
	ld.param.b32	%r18253, [retval0+72];
	ld.param.b32	%r18254, [retval0+76];
	ld.param.b32	%r18255, [retval0+80];
	ld.param.b32	%r18256, [retval0+84];
	ld.param.b32	%r18257, [retval0+88];
	ld.param.b32	%r18258, [retval0+92];
	
	//{
	}// Callseq End 320
	// Callseq Start 321
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r18223;
	st.param.b32	[param0+4], %r18224;
	st.param.b32	[param0+8], %r18225;
	st.param.b32	[param0+12], %r18226;
	st.param.b32	[param0+16], %r18227;
	st.param.b32	[param0+20], %r18228;
	st.param.b32	[param0+24], %r18229;
	st.param.b32	[param0+28], %r18230;
	st.param.b32	[param0+32], %r18231;
	st.param.b32	[param0+36], %r18232;
	st.param.b32	[param0+40], %r18233;
	st.param.b32	[param0+44], %r18234;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r18247;
	st.param.b32	[param1+4], %r18248;
	st.param.b32	[param1+8], %r18249;
	st.param.b32	[param1+12], %r18250;
	st.param.b32	[param1+16], %r18251;
	st.param.b32	[param1+20], %r18252;
	st.param.b32	[param1+24], %r18253;
	st.param.b32	[param1+28], %r18254;
	st.param.b32	[param1+32], %r18255;
	st.param.b32	[param1+36], %r18256;
	st.param.b32	[param1+40], %r18257;
	st.param.b32	[param1+44], %r18258;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r18271, [retval0+0];
	ld.param.b32	%r18272, [retval0+4];
	ld.param.b32	%r18273, [retval0+8];
	ld.param.b32	%r18274, [retval0+12];
	ld.param.b32	%r18275, [retval0+16];
	ld.param.b32	%r18276, [retval0+20];
	ld.param.b32	%r18277, [retval0+24];
	ld.param.b32	%r18278, [retval0+28];
	ld.param.b32	%r18279, [retval0+32];
	ld.param.b32	%r18280, [retval0+36];
	ld.param.b32	%r18281, [retval0+40];
	ld.param.b32	%r18282, [retval0+44];
	
	//{
	}// Callseq End 321
	mov.u32 	%r44353, %r18230;
	mov.u32 	%r44348, %r18225;
	mov.u32 	%r44355, %r18232;
	mov.u32 	%r44350, %r18227;
	mov.u32 	%r44357, %r18234;
	mov.u32 	%r44352, %r18229;
	mov.u32 	%r44347, %r18224;
	mov.u32 	%r44354, %r18231;
	mov.u32 	%r44349, %r18226;
	mov.u32 	%r44356, %r18233;
	mov.u32 	%r44351, %r18228;
	mov.u32 	%r44346, %r18223;
	// inline asm
	add.cc.u32 %r44346, %r44346, %r18247;
addc.cc.u32 %r44347, %r44347, %r18248;
addc.cc.u32 %r44348, %r44348, %r18249;
addc.cc.u32 %r44349, %r44349, %r18250;
addc.cc.u32 %r44350, %r44350, %r18251;
addc.cc.u32 %r44351, %r44351, %r18252;
addc.cc.u32 %r44352, %r44352, %r18253;
addc.cc.u32 %r44353, %r44353, %r18254;
addc.cc.u32 %r44354, %r44354, %r18255;
addc.cc.u32 %r44355, %r44355, %r18256;
addc.cc.u32 %r44356, %r44356, %r18257;
addc.u32 %r44357, %r44357, %r18258;

	// inline asm
	setp.gt.u32	%p8098, %r44357, 436277738;
	@%p8098 bra 	BB5_7490;

	setp.lt.u32	%p8099, %r44357, 436277738;
	@%p8099 bra 	BB5_7491;

	setp.gt.u32	%p8100, %r44356, 964683418;
	@%p8100 bra 	BB5_7490;

	setp.lt.u32	%p8101, %r44356, 964683418;
	@%p8101 bra 	BB5_7491;

	setp.gt.u32	%p8102, %r44355, 1260103606;
	@%p8102 bra 	BB5_7490;

	setp.lt.u32	%p8103, %r44355, 1260103606;
	@%p8103 bra 	BB5_7491;

	setp.gt.u32	%p8104, %r44354, 1129032919;
	@%p8104 bra 	BB5_7490;

	setp.lt.u32	%p8105, %r44354, 1129032919;
	@%p8105 bra 	BB5_7491;

	setp.gt.u32	%p8106, %r44353, 1685539716;
	@%p8106 bra 	BB5_7490;

	setp.lt.u32	%p8107, %r44353, 1685539716;
	@%p8107 bra 	BB5_7491;

	setp.gt.u32	%p8108, %r44352, -209382721;
	@%p8108 bra 	BB5_7490;

	setp.lt.u32	%p8109, %r44352, -209382721;
	@%p8109 bra 	BB5_7491;

	setp.gt.u32	%p8110, %r44351, 1731252896;
	@%p8110 bra 	BB5_7490;

	setp.lt.u32	%p8111, %r44351, 1731252896;
	@%p8111 bra 	BB5_7491;

	setp.gt.u32	%p8112, %r44350, -156174812;
	@%p8112 bra 	BB5_7490;

	setp.lt.u32	%p8113, %r44350, -156174812;
	@%p8113 bra 	BB5_7491;

	setp.gt.u32	%p8114, %r44349, 514588670;
	@%p8114 bra 	BB5_7490;

	setp.lt.u32	%p8115, %r44349, 514588670;
	@%p8115 bra 	BB5_7491;

	setp.gt.u32	%p8116, %r44348, -1319895041;
	@%p8116 bra 	BB5_7490;

	setp.lt.u32	%p8117, %r44348, -1319895041;
	@%p8117 bra 	BB5_7491;

	setp.gt.u32	%p8118, %r44347, -1174470657;
	@%p8118 bra 	BB5_7490;

	setp.lt.u32	%p8119, %r44347, -1174470657;
	setp.lt.u32	%p8120, %r44346, -21845;
	or.pred  	%p8121, %p8119, %p8120;
	@%p8121 bra 	BB5_7491;

BB5_7490:
	mov.u32 	%r44466, -21845;
	mov.u32 	%r44467, -1174470657;
	mov.u32 	%r44468, -1319895041;
	mov.u32 	%r44469, 514588670;
	mov.u32 	%r44470, -156174812;
	mov.u32 	%r44471, 1731252896;
	mov.u32 	%r44472, -209382721;
	mov.u32 	%r44473, 1685539716;
	mov.u32 	%r44474, 1129032919;
	mov.u32 	%r44475, 1260103606;
	mov.u32 	%r44476, 964683418;
	mov.u32 	%r44477, 436277738;
	// inline asm
	sub.cc.u32 %r44346, %r44346, %r44466;
subc.cc.u32 %r44347, %r44347, %r44467;
subc.cc.u32 %r44348, %r44348, %r44468;
subc.cc.u32 %r44349, %r44349, %r44469;
subc.cc.u32 %r44350, %r44350, %r44470;
subc.cc.u32 %r44351, %r44351, %r44471;
subc.cc.u32 %r44352, %r44352, %r44472;
subc.cc.u32 %r44353, %r44353, %r44473;
subc.cc.u32 %r44354, %r44354, %r44474;
subc.cc.u32 %r44355, %r44355, %r44475;
subc.cc.u32 %r44356, %r44356, %r44476;
subc.u32 %r44357, %r44357, %r44477;

	// inline asm

BB5_7491:
	mov.u32 	%r44497, %r18230;
	mov.u32 	%r44492, %r18225;
	mov.u32 	%r44499, %r18232;
	mov.u32 	%r44494, %r18227;
	mov.u32 	%r44501, %r18234;
	mov.u32 	%r44496, %r18229;
	mov.u32 	%r44491, %r18224;
	mov.u32 	%r44498, %r18231;
	mov.u32 	%r44493, %r18226;
	mov.u32 	%r44500, %r18233;
	mov.u32 	%r44495, %r18228;
	mov.u32 	%r44490, %r18223;
	// inline asm
	sub.cc.u32 %r44490, %r44490, %r18247;
subc.cc.u32 %r44491, %r44491, %r18248;
subc.cc.u32 %r44492, %r44492, %r18249;
subc.cc.u32 %r44493, %r44493, %r18250;
subc.cc.u32 %r44494, %r44494, %r18251;
subc.cc.u32 %r44495, %r44495, %r18252;
subc.cc.u32 %r44496, %r44496, %r18253;
subc.cc.u32 %r44497, %r44497, %r18254;
subc.cc.u32 %r44498, %r44498, %r18255;
subc.cc.u32 %r44499, %r44499, %r18256;
subc.cc.u32 %r44500, %r44500, %r18257;
subc.u32 %r44501, %r44501, %r18258;

	// inline asm
	setp.gt.u32	%p8122, %r18234, %r18258;
	@%p8122 bra 	BB5_7514;

	setp.lt.u32	%p8123, %r18234, %r18258;
	@%p8123 bra 	BB5_7513;

	setp.gt.u32	%p8124, %r18233, %r18257;
	@%p8124 bra 	BB5_7514;

	setp.lt.u32	%p8125, %r18233, %r18257;
	@%p8125 bra 	BB5_7513;

	setp.gt.u32	%p8126, %r18232, %r18256;
	@%p8126 bra 	BB5_7514;

	setp.lt.u32	%p8127, %r18232, %r18256;
	@%p8127 bra 	BB5_7513;

	setp.gt.u32	%p8128, %r18231, %r18255;
	@%p8128 bra 	BB5_7514;

	setp.lt.u32	%p8129, %r18231, %r18255;
	@%p8129 bra 	BB5_7513;

	setp.gt.u32	%p8130, %r18230, %r18254;
	@%p8130 bra 	BB5_7514;

	setp.lt.u32	%p8131, %r18230, %r18254;
	@%p8131 bra 	BB5_7513;

	setp.gt.u32	%p8132, %r18229, %r18253;
	@%p8132 bra 	BB5_7514;

	setp.lt.u32	%p8133, %r18229, %r18253;
	@%p8133 bra 	BB5_7513;

	setp.gt.u32	%p8134, %r18228, %r18252;
	@%p8134 bra 	BB5_7514;

	setp.lt.u32	%p8135, %r18228, %r18252;
	@%p8135 bra 	BB5_7513;

	setp.gt.u32	%p8136, %r18227, %r18251;
	@%p8136 bra 	BB5_7514;

	setp.lt.u32	%p8137, %r18227, %r18251;
	@%p8137 bra 	BB5_7513;

	setp.gt.u32	%p8138, %r18226, %r18250;
	@%p8138 bra 	BB5_7514;

	setp.lt.u32	%p8139, %r18226, %r18250;
	@%p8139 bra 	BB5_7513;

	setp.gt.u32	%p8140, %r18225, %r18249;
	@%p8140 bra 	BB5_7514;

	setp.lt.u32	%p8141, %r18225, %r18249;
	@%p8141 bra 	BB5_7513;

	setp.gt.u32	%p8142, %r18224, %r18248;
	@%p8142 bra 	BB5_7514;

	setp.ge.u32	%p8143, %r18224, %r18248;
	setp.ge.u32	%p8144, %r18223, %r18247;
	and.pred  	%p8145, %p8143, %p8144;
	@%p8145 bra 	BB5_7514;

BB5_7513:
	mov.u32 	%r44538, -21845;
	mov.u32 	%r44539, -1174470657;
	mov.u32 	%r44540, -1319895041;
	mov.u32 	%r44541, 514588670;
	mov.u32 	%r44542, -156174812;
	mov.u32 	%r44543, 1731252896;
	mov.u32 	%r44544, -209382721;
	mov.u32 	%r44545, 1685539716;
	mov.u32 	%r44546, 1129032919;
	mov.u32 	%r44547, 1260103606;
	mov.u32 	%r44548, 964683418;
	mov.u32 	%r44549, 436277738;
	// inline asm
	add.cc.u32 %r44490, %r44490, %r44538;
addc.cc.u32 %r44491, %r44491, %r44539;
addc.cc.u32 %r44492, %r44492, %r44540;
addc.cc.u32 %r44493, %r44493, %r44541;
addc.cc.u32 %r44494, %r44494, %r44542;
addc.cc.u32 %r44495, %r44495, %r44543;
addc.cc.u32 %r44496, %r44496, %r44544;
addc.cc.u32 %r44497, %r44497, %r44545;
addc.cc.u32 %r44498, %r44498, %r44546;
addc.cc.u32 %r44499, %r44499, %r44547;
addc.cc.u32 %r44500, %r44500, %r44548;
addc.u32 %r44501, %r44501, %r44549;

	// inline asm

BB5_7514:
	// Callseq Start 322
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r44490;
	st.param.b32	[param0+4], %r44491;
	st.param.b32	[param0+8], %r44492;
	st.param.b32	[param0+12], %r44493;
	st.param.b32	[param0+16], %r44494;
	st.param.b32	[param0+20], %r44495;
	st.param.b32	[param0+24], %r44496;
	st.param.b32	[param0+28], %r44497;
	st.param.b32	[param0+32], %r44498;
	st.param.b32	[param0+36], %r44499;
	st.param.b32	[param0+40], %r44500;
	st.param.b32	[param0+44], %r44501;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r44346;
	st.param.b32	[param1+4], %r44347;
	st.param.b32	[param1+8], %r44348;
	st.param.b32	[param1+12], %r44349;
	st.param.b32	[param1+16], %r44350;
	st.param.b32	[param1+20], %r44351;
	st.param.b32	[param1+24], %r44352;
	st.param.b32	[param1+28], %r44353;
	st.param.b32	[param1+32], %r44354;
	st.param.b32	[param1+36], %r44355;
	st.param.b32	[param1+40], %r44356;
	st.param.b32	[param1+44], %r44357;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r18367, [retval0+0];
	ld.param.b32	%r18368, [retval0+4];
	ld.param.b32	%r18369, [retval0+8];
	ld.param.b32	%r18370, [retval0+12];
	ld.param.b32	%r18371, [retval0+16];
	ld.param.b32	%r18372, [retval0+20];
	ld.param.b32	%r18373, [retval0+24];
	ld.param.b32	%r18374, [retval0+28];
	ld.param.b32	%r18375, [retval0+32];
	ld.param.b32	%r18376, [retval0+36];
	ld.param.b32	%r18377, [retval0+40];
	ld.param.b32	%r18378, [retval0+44];
	
	//{
	}// Callseq End 322
	shl.b32 	%r44562, %r18282, 1;
	shr.u32 	%r44563, %r18281, 31;
	or.b32  	%r51789, %r44563, %r44562;
	shl.b32 	%r44564, %r18281, 1;
	shr.u32 	%r44565, %r18280, 31;
	or.b32  	%r51790, %r44565, %r44564;
	shl.b32 	%r44566, %r18280, 1;
	shr.u32 	%r44567, %r18279, 31;
	or.b32  	%r51791, %r44567, %r44566;
	shl.b32 	%r44568, %r18279, 1;
	shr.u32 	%r44569, %r18278, 31;
	or.b32  	%r51792, %r44569, %r44568;
	shl.b32 	%r44570, %r18278, 1;
	shr.u32 	%r44571, %r18277, 31;
	or.b32  	%r51793, %r44571, %r44570;
	shl.b32 	%r44572, %r18277, 1;
	shr.u32 	%r44573, %r18276, 31;
	or.b32  	%r51794, %r44573, %r44572;
	shl.b32 	%r44574, %r18276, 1;
	shr.u32 	%r44575, %r18275, 31;
	or.b32  	%r51795, %r44575, %r44574;
	shl.b32 	%r44576, %r18275, 1;
	shr.u32 	%r44577, %r18274, 31;
	or.b32  	%r51796, %r44577, %r44576;
	shl.b32 	%r44578, %r18274, 1;
	shr.u32 	%r44579, %r18273, 31;
	or.b32  	%r51797, %r44579, %r44578;
	shl.b32 	%r44580, %r18273, 1;
	shr.u32 	%r44581, %r18272, 31;
	or.b32  	%r51798, %r44581, %r44580;
	shl.b32 	%r44582, %r18272, 1;
	shr.u32 	%r44583, %r18271, 31;
	or.b32  	%r51799, %r44583, %r44582;
	shl.b32 	%r51800, %r18271, 1;
	setp.gt.u32	%p8146, %r51789, 436277738;
	@%p8146 bra 	BB5_7536;

	setp.lt.u32	%p8147, %r51789, 436277738;
	@%p8147 bra 	BB5_7537;

	setp.gt.u32	%p8148, %r51790, 964683418;
	@%p8148 bra 	BB5_7536;

	setp.lt.u32	%p8149, %r51790, 964683418;
	@%p8149 bra 	BB5_7537;

	setp.gt.u32	%p8150, %r51791, 1260103606;
	@%p8150 bra 	BB5_7536;

	setp.lt.u32	%p8151, %r51791, 1260103606;
	@%p8151 bra 	BB5_7537;

	setp.gt.u32	%p8152, %r51792, 1129032919;
	@%p8152 bra 	BB5_7536;

	setp.lt.u32	%p8153, %r51792, 1129032919;
	@%p8153 bra 	BB5_7537;

	setp.gt.u32	%p8154, %r51793, 1685539716;
	@%p8154 bra 	BB5_7536;

	setp.lt.u32	%p8155, %r51793, 1685539716;
	@%p8155 bra 	BB5_7537;

	setp.gt.u32	%p8156, %r51794, -209382721;
	@%p8156 bra 	BB5_7536;

	setp.lt.u32	%p8157, %r51794, -209382721;
	@%p8157 bra 	BB5_7537;

	setp.gt.u32	%p8158, %r51795, 1731252896;
	@%p8158 bra 	BB5_7536;

	setp.lt.u32	%p8159, %r51795, 1731252896;
	@%p8159 bra 	BB5_7537;

	setp.gt.u32	%p8160, %r51796, -156174812;
	@%p8160 bra 	BB5_7536;

	setp.lt.u32	%p8161, %r51796, -156174812;
	@%p8161 bra 	BB5_7537;

	setp.gt.u32	%p8162, %r51797, 514588670;
	@%p8162 bra 	BB5_7536;

	setp.lt.u32	%p8163, %r51797, 514588670;
	@%p8163 bra 	BB5_7537;

	setp.gt.u32	%p8164, %r51798, -1319895041;
	@%p8164 bra 	BB5_7536;

	setp.lt.u32	%p8165, %r51798, -1319895041;
	@%p8165 bra 	BB5_7537;

	setp.gt.u32	%p8166, %r51799, -1174470657;
	@%p8166 bra 	BB5_7536;

	setp.lt.u32	%p8167, %r51799, -1174470657;
	setp.lt.u32	%p8168, %r51800, -21845;
	or.pred  	%p8169, %p8167, %p8168;
	@%p8169 bra 	BB5_7537;

BB5_7536:
	mov.u32 	%r44596, -21845;
	mov.u32 	%r44597, -1174470657;
	mov.u32 	%r44598, -1319895041;
	mov.u32 	%r44599, 514588670;
	mov.u32 	%r44600, -156174812;
	mov.u32 	%r44601, 1731252896;
	mov.u32 	%r44602, -209382721;
	mov.u32 	%r44603, 1685539716;
	mov.u32 	%r44604, 1129032919;
	mov.u32 	%r44605, 1260103606;
	mov.u32 	%r44606, 964683418;
	mov.u32 	%r44607, 436277738;
	// inline asm
	sub.cc.u32 %r51800, %r51800, %r44596;
subc.cc.u32 %r51799, %r51799, %r44597;
subc.cc.u32 %r51798, %r51798, %r44598;
subc.cc.u32 %r51797, %r51797, %r44599;
subc.cc.u32 %r51796, %r51796, %r44600;
subc.cc.u32 %r51795, %r51795, %r44601;
subc.cc.u32 %r51794, %r51794, %r44602;
subc.cc.u32 %r51793, %r51793, %r44603;
subc.cc.u32 %r51792, %r51792, %r44604;
subc.cc.u32 %r51791, %r51791, %r44605;
subc.cc.u32 %r51790, %r51790, %r44606;
subc.u32 %r51789, %r51789, %r44607;

	// inline asm

BB5_7537:
	// Callseq Start 323
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r10243;
	st.param.b32	[param0+4], %r10244;
	st.param.b32	[param0+8], %r10245;
	st.param.b32	[param0+12], %r10246;
	st.param.b32	[param0+16], %r10247;
	st.param.b32	[param0+20], %r10248;
	st.param.b32	[param0+24], %r10249;
	st.param.b32	[param0+28], %r10250;
	st.param.b32	[param0+32], %r10251;
	st.param.b32	[param0+36], %r10252;
	st.param.b32	[param0+40], %r10253;
	st.param.b32	[param0+44], %r10254;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r10267;
	st.param.b32	[param1+4], %r10268;
	st.param.b32	[param1+8], %r10269;
	st.param.b32	[param1+12], %r10270;
	st.param.b32	[param1+16], %r10271;
	st.param.b32	[param1+20], %r10272;
	st.param.b32	[param1+24], %r10273;
	st.param.b32	[param1+28], %r10274;
	st.param.b32	[param1+32], %r10275;
	st.param.b32	[param1+36], %r10276;
	st.param.b32	[param1+40], %r10277;
	st.param.b32	[param1+44], %r10278;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r44632, [retval0+0];
	ld.param.b32	%r44633, [retval0+4];
	ld.param.b32	%r44634, [retval0+8];
	ld.param.b32	%r44635, [retval0+12];
	ld.param.b32	%r44636, [retval0+16];
	ld.param.b32	%r44637, [retval0+20];
	ld.param.b32	%r44638, [retval0+24];
	ld.param.b32	%r44639, [retval0+28];
	ld.param.b32	%r44640, [retval0+32];
	ld.param.b32	%r44641, [retval0+36];
	ld.param.b32	%r44642, [retval0+40];
	ld.param.b32	%r44643, [retval0+44];
	
	//{
	}// Callseq End 323
	// Callseq Start 324
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r10255;
	st.param.b32	[param0+4], %r10256;
	st.param.b32	[param0+8], %r10257;
	st.param.b32	[param0+12], %r10258;
	st.param.b32	[param0+16], %r10259;
	st.param.b32	[param0+20], %r10260;
	st.param.b32	[param0+24], %r10261;
	st.param.b32	[param0+28], %r10262;
	st.param.b32	[param0+32], %r10263;
	st.param.b32	[param0+36], %r10264;
	st.param.b32	[param0+40], %r10265;
	st.param.b32	[param0+44], %r10266;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r10279;
	st.param.b32	[param1+4], %r10280;
	st.param.b32	[param1+8], %r10281;
	st.param.b32	[param1+12], %r10282;
	st.param.b32	[param1+16], %r10283;
	st.param.b32	[param1+20], %r10284;
	st.param.b32	[param1+24], %r10285;
	st.param.b32	[param1+28], %r10286;
	st.param.b32	[param1+32], %r10287;
	st.param.b32	[param1+36], %r10288;
	st.param.b32	[param1+40], %r10289;
	st.param.b32	[param1+44], %r10290;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r18463, [retval0+0];
	ld.param.b32	%r18464, [retval0+4];
	ld.param.b32	%r18465, [retval0+8];
	ld.param.b32	%r18466, [retval0+12];
	ld.param.b32	%r18467, [retval0+16];
	ld.param.b32	%r18468, [retval0+20];
	ld.param.b32	%r18469, [retval0+24];
	ld.param.b32	%r18470, [retval0+28];
	ld.param.b32	%r18471, [retval0+32];
	ld.param.b32	%r18472, [retval0+36];
	ld.param.b32	%r18473, [retval0+40];
	ld.param.b32	%r18474, [retval0+44];
	
	//{
	}// Callseq End 324
	// Callseq Start 325
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r42386;
	st.param.b32	[param0+4], %r42387;
	st.param.b32	[param0+8], %r42388;
	st.param.b32	[param0+12], %r42389;
	st.param.b32	[param0+16], %r42390;
	st.param.b32	[param0+20], %r42391;
	st.param.b32	[param0+24], %r42392;
	st.param.b32	[param0+28], %r42393;
	st.param.b32	[param0+32], %r42394;
	st.param.b32	[param0+36], %r42395;
	st.param.b32	[param0+40], %r42396;
	st.param.b32	[param0+44], %r42397;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r41262;
	st.param.b32	[param1+4], %r41263;
	st.param.b32	[param1+8], %r41264;
	st.param.b32	[param1+12], %r41265;
	st.param.b32	[param1+16], %r41266;
	st.param.b32	[param1+20], %r41267;
	st.param.b32	[param1+24], %r41268;
	st.param.b32	[param1+28], %r41269;
	st.param.b32	[param1+32], %r41270;
	st.param.b32	[param1+36], %r41271;
	st.param.b32	[param1+40], %r41272;
	st.param.b32	[param1+44], %r41273;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r44644, [retval0+0];
	ld.param.b32	%r44645, [retval0+4];
	ld.param.b32	%r44646, [retval0+8];
	ld.param.b32	%r44647, [retval0+12];
	ld.param.b32	%r44648, [retval0+16];
	ld.param.b32	%r44649, [retval0+20];
	ld.param.b32	%r44650, [retval0+24];
	ld.param.b32	%r44651, [retval0+28];
	ld.param.b32	%r44652, [retval0+32];
	ld.param.b32	%r44653, [retval0+36];
	ld.param.b32	%r44654, [retval0+40];
	ld.param.b32	%r44655, [retval0+44];
	
	//{
	}// Callseq End 325
	mov.u32 	%r51808, %r44648;
	mov.u32 	%r51801, %r44655;
	mov.u32 	%r51806, %r44650;
	mov.u32 	%r51811, %r44645;
	mov.u32 	%r51804, %r44652;
	mov.u32 	%r51809, %r44647;
	mov.u32 	%r51802, %r44654;
	mov.u32 	%r51807, %r44649;
	mov.u32 	%r51812, %r44644;
	mov.u32 	%r51805, %r44651;
	mov.u32 	%r51810, %r44646;
	mov.u32 	%r51803, %r44653;
	// inline asm
	sub.cc.u32 %r51812, %r51812, %r44632;
subc.cc.u32 %r51811, %r51811, %r44633;
subc.cc.u32 %r51810, %r51810, %r44634;
subc.cc.u32 %r51809, %r51809, %r44635;
subc.cc.u32 %r51808, %r51808, %r44636;
subc.cc.u32 %r51807, %r51807, %r44637;
subc.cc.u32 %r51806, %r51806, %r44638;
subc.cc.u32 %r51805, %r51805, %r44639;
subc.cc.u32 %r51804, %r51804, %r44640;
subc.cc.u32 %r51803, %r51803, %r44641;
subc.cc.u32 %r51802, %r51802, %r44642;
subc.u32 %r51801, %r51801, %r44643;

	// inline asm
	setp.gt.u32	%p8170, %r44655, %r44643;
	@%p8170 bra 	BB5_7560;

	setp.lt.u32	%p8171, %r44655, %r44643;
	@%p8171 bra 	BB5_7559;

	setp.gt.u32	%p8172, %r44654, %r44642;
	@%p8172 bra 	BB5_7560;

	setp.lt.u32	%p8173, %r44654, %r44642;
	@%p8173 bra 	BB5_7559;

	setp.gt.u32	%p8174, %r44653, %r44641;
	@%p8174 bra 	BB5_7560;

	setp.lt.u32	%p8175, %r44653, %r44641;
	@%p8175 bra 	BB5_7559;

	setp.gt.u32	%p8176, %r44652, %r44640;
	@%p8176 bra 	BB5_7560;

	setp.lt.u32	%p8177, %r44652, %r44640;
	@%p8177 bra 	BB5_7559;

	setp.gt.u32	%p8178, %r44651, %r44639;
	@%p8178 bra 	BB5_7560;

	setp.lt.u32	%p8179, %r44651, %r44639;
	@%p8179 bra 	BB5_7559;

	setp.gt.u32	%p8180, %r44650, %r44638;
	@%p8180 bra 	BB5_7560;

	setp.lt.u32	%p8181, %r44650, %r44638;
	@%p8181 bra 	BB5_7559;

	setp.gt.u32	%p8182, %r44649, %r44637;
	@%p8182 bra 	BB5_7560;

	setp.lt.u32	%p8183, %r44649, %r44637;
	@%p8183 bra 	BB5_7559;

	setp.gt.u32	%p8184, %r44648, %r44636;
	@%p8184 bra 	BB5_7560;

	setp.lt.u32	%p8185, %r44648, %r44636;
	@%p8185 bra 	BB5_7559;

	setp.gt.u32	%p8186, %r44647, %r44635;
	@%p8186 bra 	BB5_7560;

	setp.lt.u32	%p8187, %r44647, %r44635;
	@%p8187 bra 	BB5_7559;

	setp.gt.u32	%p8188, %r44646, %r44634;
	@%p8188 bra 	BB5_7560;

	setp.lt.u32	%p8189, %r44646, %r44634;
	@%p8189 bra 	BB5_7559;

	setp.gt.u32	%p8190, %r44645, %r44633;
	@%p8190 bra 	BB5_7560;

	setp.ge.u32	%p8191, %r44645, %r44633;
	setp.ge.u32	%p8192, %r44644, %r44632;
	and.pred  	%p8193, %p8191, %p8192;
	@%p8193 bra 	BB5_7560;

BB5_7559:
	mov.u32 	%r44668, -21845;
	mov.u32 	%r44669, -1174470657;
	mov.u32 	%r44670, -1319895041;
	mov.u32 	%r44671, 514588670;
	mov.u32 	%r44672, -156174812;
	mov.u32 	%r44673, 1731252896;
	mov.u32 	%r44674, -209382721;
	mov.u32 	%r44675, 1685539716;
	mov.u32 	%r44676, 1129032919;
	mov.u32 	%r44677, 1260103606;
	mov.u32 	%r44678, 964683418;
	mov.u32 	%r44679, 436277738;
	// inline asm
	add.cc.u32 %r51812, %r51812, %r44668;
addc.cc.u32 %r51811, %r51811, %r44669;
addc.cc.u32 %r51810, %r51810, %r44670;
addc.cc.u32 %r51809, %r51809, %r44671;
addc.cc.u32 %r51808, %r51808, %r44672;
addc.cc.u32 %r51807, %r51807, %r44673;
addc.cc.u32 %r51806, %r51806, %r44674;
addc.cc.u32 %r51805, %r51805, %r44675;
addc.cc.u32 %r51804, %r51804, %r44676;
addc.cc.u32 %r51803, %r51803, %r44677;
addc.cc.u32 %r51802, %r51802, %r44678;
addc.u32 %r51801, %r51801, %r44679;

	// inline asm

BB5_7560:
	mov.u32 	%r44702, %r51802;
	mov.u32 	%r44695, %r51809;
	mov.u32 	%r44700, %r51804;
	mov.u32 	%r44693, %r51811;
	mov.u32 	%r44698, %r51806;
	mov.u32 	%r44703, %r51801;
	mov.u32 	%r44696, %r51808;
	mov.u32 	%r44701, %r51803;
	mov.u32 	%r44694, %r51810;
	mov.u32 	%r44699, %r51805;
	mov.u32 	%r44692, %r51812;
	mov.u32 	%r44697, %r51807;
	// inline asm
	sub.cc.u32 %r44692, %r44692, %r18463;
subc.cc.u32 %r44693, %r44693, %r18464;
subc.cc.u32 %r44694, %r44694, %r18465;
subc.cc.u32 %r44695, %r44695, %r18466;
subc.cc.u32 %r44696, %r44696, %r18467;
subc.cc.u32 %r44697, %r44697, %r18468;
subc.cc.u32 %r44698, %r44698, %r18469;
subc.cc.u32 %r44699, %r44699, %r18470;
subc.cc.u32 %r44700, %r44700, %r18471;
subc.cc.u32 %r44701, %r44701, %r18472;
subc.cc.u32 %r44702, %r44702, %r18473;
subc.u32 %r44703, %r44703, %r18474;

	// inline asm
	setp.gt.u32	%p8194, %r51801, %r18474;
	@%p8194 bra 	BB5_7583;

	setp.lt.u32	%p8195, %r51801, %r18474;
	@%p8195 bra 	BB5_7582;

	setp.gt.u32	%p8196, %r51802, %r18473;
	@%p8196 bra 	BB5_7583;

	setp.lt.u32	%p8197, %r51802, %r18473;
	@%p8197 bra 	BB5_7582;

	setp.gt.u32	%p8198, %r51803, %r18472;
	@%p8198 bra 	BB5_7583;

	setp.lt.u32	%p8199, %r51803, %r18472;
	@%p8199 bra 	BB5_7582;

	setp.gt.u32	%p8200, %r51804, %r18471;
	@%p8200 bra 	BB5_7583;

	setp.lt.u32	%p8201, %r51804, %r18471;
	@%p8201 bra 	BB5_7582;

	setp.gt.u32	%p8202, %r51805, %r18470;
	@%p8202 bra 	BB5_7583;

	setp.lt.u32	%p8203, %r51805, %r18470;
	@%p8203 bra 	BB5_7582;

	setp.gt.u32	%p8204, %r51806, %r18469;
	@%p8204 bra 	BB5_7583;

	setp.lt.u32	%p8205, %r51806, %r18469;
	@%p8205 bra 	BB5_7582;

	setp.gt.u32	%p8206, %r51807, %r18468;
	@%p8206 bra 	BB5_7583;

	setp.lt.u32	%p8207, %r51807, %r18468;
	@%p8207 bra 	BB5_7582;

	setp.gt.u32	%p8208, %r51808, %r18467;
	@%p8208 bra 	BB5_7583;

	setp.lt.u32	%p8209, %r51808, %r18467;
	@%p8209 bra 	BB5_7582;

	setp.gt.u32	%p8210, %r51809, %r18466;
	@%p8210 bra 	BB5_7583;

	setp.lt.u32	%p8211, %r51809, %r18466;
	@%p8211 bra 	BB5_7582;

	setp.gt.u32	%p8212, %r51810, %r18465;
	@%p8212 bra 	BB5_7583;

	setp.lt.u32	%p8213, %r51810, %r18465;
	@%p8213 bra 	BB5_7582;

	setp.gt.u32	%p8214, %r51811, %r18464;
	@%p8214 bra 	BB5_7583;

	setp.ge.u32	%p8215, %r51811, %r18464;
	setp.ge.u32	%p8216, %r51812, %r18463;
	and.pred  	%p8217, %p8215, %p8216;
	@%p8217 bra 	BB5_7583;

BB5_7582:
	mov.u32 	%r44740, -21845;
	mov.u32 	%r44741, -1174470657;
	mov.u32 	%r44742, -1319895041;
	mov.u32 	%r44743, 514588670;
	mov.u32 	%r44744, -156174812;
	mov.u32 	%r44745, 1731252896;
	mov.u32 	%r44746, -209382721;
	mov.u32 	%r44747, 1685539716;
	mov.u32 	%r44748, 1129032919;
	mov.u32 	%r44749, 1260103606;
	mov.u32 	%r44750, 964683418;
	mov.u32 	%r44751, 436277738;
	// inline asm
	add.cc.u32 %r44692, %r44692, %r44740;
addc.cc.u32 %r44693, %r44693, %r44741;
addc.cc.u32 %r44694, %r44694, %r44742;
addc.cc.u32 %r44695, %r44695, %r44743;
addc.cc.u32 %r44696, %r44696, %r44744;
addc.cc.u32 %r44697, %r44697, %r44745;
addc.cc.u32 %r44698, %r44698, %r44746;
addc.cc.u32 %r44699, %r44699, %r44747;
addc.cc.u32 %r44700, %r44700, %r44748;
addc.cc.u32 %r44701, %r44701, %r44749;
addc.cc.u32 %r44702, %r44702, %r44750;
addc.u32 %r44703, %r44703, %r44751;

	// inline asm

BB5_7583:
	mov.u32 	%r44773, %r44641;
	mov.u32 	%r44768, %r44636;
	mov.u32 	%r44775, %r44643;
	mov.u32 	%r44770, %r44638;
	mov.u32 	%r44765, %r44633;
	mov.u32 	%r44772, %r44640;
	mov.u32 	%r44767, %r44635;
	mov.u32 	%r44774, %r44642;
	mov.u32 	%r44769, %r44637;
	mov.u32 	%r44764, %r44632;
	mov.u32 	%r44771, %r44639;
	mov.u32 	%r44766, %r44634;
	// inline asm
	sub.cc.u32 %r44764, %r44764, %r18463;
subc.cc.u32 %r44765, %r44765, %r18464;
subc.cc.u32 %r44766, %r44766, %r18465;
subc.cc.u32 %r44767, %r44767, %r18466;
subc.cc.u32 %r44768, %r44768, %r18467;
subc.cc.u32 %r44769, %r44769, %r18468;
subc.cc.u32 %r44770, %r44770, %r18469;
subc.cc.u32 %r44771, %r44771, %r18470;
subc.cc.u32 %r44772, %r44772, %r18471;
subc.cc.u32 %r44773, %r44773, %r18472;
subc.cc.u32 %r44774, %r44774, %r18473;
subc.u32 %r44775, %r44775, %r18474;

	// inline asm
	setp.gt.u32	%p8218, %r44643, %r18474;
	@%p8218 bra 	BB5_7606;

	setp.lt.u32	%p8219, %r44643, %r18474;
	@%p8219 bra 	BB5_7605;

	setp.gt.u32	%p8220, %r44642, %r18473;
	@%p8220 bra 	BB5_7606;

	setp.lt.u32	%p8221, %r44642, %r18473;
	@%p8221 bra 	BB5_7605;

	setp.gt.u32	%p8222, %r44641, %r18472;
	@%p8222 bra 	BB5_7606;

	setp.lt.u32	%p8223, %r44641, %r18472;
	@%p8223 bra 	BB5_7605;

	setp.gt.u32	%p8224, %r44640, %r18471;
	@%p8224 bra 	BB5_7606;

	setp.lt.u32	%p8225, %r44640, %r18471;
	@%p8225 bra 	BB5_7605;

	setp.gt.u32	%p8226, %r44639, %r18470;
	@%p8226 bra 	BB5_7606;

	setp.lt.u32	%p8227, %r44639, %r18470;
	@%p8227 bra 	BB5_7605;

	setp.gt.u32	%p8228, %r44638, %r18469;
	@%p8228 bra 	BB5_7606;

	setp.lt.u32	%p8229, %r44638, %r18469;
	@%p8229 bra 	BB5_7605;

	setp.gt.u32	%p8230, %r44637, %r18468;
	@%p8230 bra 	BB5_7606;

	setp.lt.u32	%p8231, %r44637, %r18468;
	@%p8231 bra 	BB5_7605;

	setp.gt.u32	%p8232, %r44636, %r18467;
	@%p8232 bra 	BB5_7606;

	setp.lt.u32	%p8233, %r44636, %r18467;
	@%p8233 bra 	BB5_7605;

	setp.gt.u32	%p8234, %r44635, %r18466;
	@%p8234 bra 	BB5_7606;

	setp.lt.u32	%p8235, %r44635, %r18466;
	@%p8235 bra 	BB5_7605;

	setp.gt.u32	%p8236, %r44634, %r18465;
	@%p8236 bra 	BB5_7606;

	setp.lt.u32	%p8237, %r44634, %r18465;
	@%p8237 bra 	BB5_7605;

	setp.gt.u32	%p8238, %r44633, %r18464;
	@%p8238 bra 	BB5_7606;

	setp.ge.u32	%p8239, %r44633, %r18464;
	setp.ge.u32	%p8240, %r44632, %r18463;
	and.pred  	%p8241, %p8239, %p8240;
	@%p8241 bra 	BB5_7606;

BB5_7605:
	mov.u32 	%r44812, -21845;
	mov.u32 	%r44813, -1174470657;
	mov.u32 	%r44814, -1319895041;
	mov.u32 	%r44815, 514588670;
	mov.u32 	%r44816, -156174812;
	mov.u32 	%r44817, 1731252896;
	mov.u32 	%r44818, -209382721;
	mov.u32 	%r44819, 1685539716;
	mov.u32 	%r44820, 1129032919;
	mov.u32 	%r44821, 1260103606;
	mov.u32 	%r44822, 964683418;
	mov.u32 	%r44823, 436277738;
	// inline asm
	add.cc.u32 %r44764, %r44764, %r44812;
addc.cc.u32 %r44765, %r44765, %r44813;
addc.cc.u32 %r44766, %r44766, %r44814;
addc.cc.u32 %r44767, %r44767, %r44815;
addc.cc.u32 %r44768, %r44768, %r44816;
addc.cc.u32 %r44769, %r44769, %r44817;
addc.cc.u32 %r44770, %r44770, %r44818;
addc.cc.u32 %r44771, %r44771, %r44819;
addc.cc.u32 %r44772, %r44772, %r44820;
addc.cc.u32 %r44773, %r44773, %r44821;
addc.cc.u32 %r44774, %r44774, %r44822;
addc.u32 %r44775, %r44775, %r44823;

	// inline asm

BB5_7606:
	// Callseq Start 326
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r44764;
	st.param.b32	[param0+4], %r44765;
	st.param.b32	[param0+8], %r44766;
	st.param.b32	[param0+12], %r44767;
	st.param.b32	[param0+16], %r44768;
	st.param.b32	[param0+20], %r44769;
	st.param.b32	[param0+24], %r44770;
	st.param.b32	[param0+28], %r44771;
	st.param.b32	[param0+32], %r44772;
	st.param.b32	[param0+36], %r44773;
	st.param.b32	[param0+40], %r44774;
	st.param.b32	[param0+44], %r44775;
	st.param.b32	[param0+48], %r44692;
	st.param.b32	[param0+52], %r44693;
	st.param.b32	[param0+56], %r44694;
	st.param.b32	[param0+60], %r44695;
	st.param.b32	[param0+64], %r44696;
	st.param.b32	[param0+68], %r44697;
	st.param.b32	[param0+72], %r44698;
	st.param.b32	[param0+76], %r44699;
	st.param.b32	[param0+80], %r44700;
	st.param.b32	[param0+84], %r44701;
	st.param.b32	[param0+88], %r44702;
	st.param.b32	[param0+92], %r44703;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_double, 
	(
	param0
	);
	ld.param.b32	%r52305, [retval0+0];
	ld.param.b32	%r52306, [retval0+4];
	ld.param.b32	%r52307, [retval0+8];
	ld.param.b32	%r52308, [retval0+12];
	ld.param.b32	%r52309, [retval0+16];
	ld.param.b32	%r52310, [retval0+20];
	ld.param.b32	%r52311, [retval0+24];
	ld.param.b32	%r52312, [retval0+28];
	ld.param.b32	%r52313, [retval0+32];
	ld.param.b32	%r52314, [retval0+36];
	ld.param.b32	%r52315, [retval0+40];
	ld.param.b32	%r52316, [retval0+44];
	ld.param.b32	%r52317, [retval0+48];
	ld.param.b32	%r52318, [retval0+52];
	ld.param.b32	%r52319, [retval0+56];
	ld.param.b32	%r52320, [retval0+60];
	ld.param.b32	%r52321, [retval0+64];
	ld.param.b32	%r52322, [retval0+68];
	ld.param.b32	%r52323, [retval0+72];
	ld.param.b32	%r52324, [retval0+76];
	ld.param.b32	%r52325, [retval0+80];
	ld.param.b32	%r52326, [retval0+84];
	ld.param.b32	%r52327, [retval0+88];
	ld.param.b32	%r52328, [retval0+92];
	
	//{
	}// Callseq End 326
	// Callseq Start 327
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r18367;
	st.param.b32	[param0+4], %r18368;
	st.param.b32	[param0+8], %r18369;
	st.param.b32	[param0+12], %r18370;
	st.param.b32	[param0+16], %r18371;
	st.param.b32	[param0+20], %r18372;
	st.param.b32	[param0+24], %r18373;
	st.param.b32	[param0+28], %r18374;
	st.param.b32	[param0+32], %r18375;
	st.param.b32	[param0+36], %r18376;
	st.param.b32	[param0+40], %r18377;
	st.param.b32	[param0+44], %r18378;
	st.param.b32	[param0+48], %r51800;
	st.param.b32	[param0+52], %r51799;
	st.param.b32	[param0+56], %r51798;
	st.param.b32	[param0+60], %r51797;
	st.param.b32	[param0+64], %r51796;
	st.param.b32	[param0+68], %r51795;
	st.param.b32	[param0+72], %r51794;
	st.param.b32	[param0+76], %r51793;
	st.param.b32	[param0+80], %r51792;
	st.param.b32	[param0+84], %r51791;
	st.param.b32	[param0+88], %r51790;
	st.param.b32	[param0+92], %r51789;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r18199;
	st.param.b32	[param1+4], %r18200;
	st.param.b32	[param1+8], %r18201;
	st.param.b32	[param1+12], %r18202;
	st.param.b32	[param1+16], %r18203;
	st.param.b32	[param1+20], %r18204;
	st.param.b32	[param1+24], %r18205;
	st.param.b32	[param1+28], %r18206;
	st.param.b32	[param1+32], %r18207;
	st.param.b32	[param1+36], %r18208;
	st.param.b32	[param1+40], %r18209;
	st.param.b32	[param1+44], %r18210;
	st.param.b32	[param1+48], %r18211;
	st.param.b32	[param1+52], %r18212;
	st.param.b32	[param1+56], %r18213;
	st.param.b32	[param1+60], %r18214;
	st.param.b32	[param1+64], %r18215;
	st.param.b32	[param1+68], %r18216;
	st.param.b32	[param1+72], %r18217;
	st.param.b32	[param1+76], %r18218;
	st.param.b32	[param1+80], %r18219;
	st.param.b32	[param1+84], %r18220;
	st.param.b32	[param1+88], %r18221;
	st.param.b32	[param1+92], %r18222;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r44872, [retval0+0];
	ld.param.b32	%r44873, [retval0+4];
	ld.param.b32	%r44874, [retval0+8];
	ld.param.b32	%r44875, [retval0+12];
	ld.param.b32	%r44876, [retval0+16];
	ld.param.b32	%r44877, [retval0+20];
	ld.param.b32	%r44878, [retval0+24];
	ld.param.b32	%r44879, [retval0+28];
	ld.param.b32	%r44880, [retval0+32];
	ld.param.b32	%r44881, [retval0+36];
	ld.param.b32	%r44882, [retval0+40];
	ld.param.b32	%r44883, [retval0+44];
	ld.param.b32	%r44884, [retval0+48];
	ld.param.b32	%r44885, [retval0+52];
	ld.param.b32	%r44886, [retval0+56];
	ld.param.b32	%r44887, [retval0+60];
	ld.param.b32	%r44888, [retval0+64];
	ld.param.b32	%r44889, [retval0+68];
	ld.param.b32	%r44890, [retval0+72];
	ld.param.b32	%r44891, [retval0+76];
	ld.param.b32	%r44892, [retval0+80];
	ld.param.b32	%r44893, [retval0+84];
	ld.param.b32	%r44894, [retval0+88];
	ld.param.b32	%r44895, [retval0+92];
	
	//{
	}// Callseq End 327
	// Callseq Start 328
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r44872;
	st.param.b32	[param0+4], %r44873;
	st.param.b32	[param0+8], %r44874;
	st.param.b32	[param0+12], %r44875;
	st.param.b32	[param0+16], %r44876;
	st.param.b32	[param0+20], %r44877;
	st.param.b32	[param0+24], %r44878;
	st.param.b32	[param0+28], %r44879;
	st.param.b32	[param0+32], %r44880;
	st.param.b32	[param0+36], %r44881;
	st.param.b32	[param0+40], %r44882;
	st.param.b32	[param0+44], %r44883;
	st.param.b32	[param0+48], %r44884;
	st.param.b32	[param0+52], %r44885;
	st.param.b32	[param0+56], %r44886;
	st.param.b32	[param0+60], %r44887;
	st.param.b32	[param0+64], %r44888;
	st.param.b32	[param0+68], %r44889;
	st.param.b32	[param0+72], %r44890;
	st.param.b32	[param0+76], %r44891;
	st.param.b32	[param0+80], %r44892;
	st.param.b32	[param0+84], %r44893;
	st.param.b32	[param0+88], %r44894;
	st.param.b32	[param0+92], %r44895;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r18199;
	st.param.b32	[param1+4], %r18200;
	st.param.b32	[param1+8], %r18201;
	st.param.b32	[param1+12], %r18202;
	st.param.b32	[param1+16], %r18203;
	st.param.b32	[param1+20], %r18204;
	st.param.b32	[param1+24], %r18205;
	st.param.b32	[param1+28], %r18206;
	st.param.b32	[param1+32], %r18207;
	st.param.b32	[param1+36], %r18208;
	st.param.b32	[param1+40], %r18209;
	st.param.b32	[param1+44], %r18210;
	st.param.b32	[param1+48], %r18211;
	st.param.b32	[param1+52], %r18212;
	st.param.b32	[param1+56], %r18213;
	st.param.b32	[param1+60], %r18214;
	st.param.b32	[param1+64], %r18215;
	st.param.b32	[param1+68], %r18216;
	st.param.b32	[param1+72], %r18217;
	st.param.b32	[param1+76], %r18218;
	st.param.b32	[param1+80], %r18219;
	st.param.b32	[param1+84], %r18220;
	st.param.b32	[param1+88], %r18221;
	st.param.b32	[param1+92], %r18222;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r52257, [retval0+0];
	ld.param.b32	%r52258, [retval0+4];
	ld.param.b32	%r52259, [retval0+8];
	ld.param.b32	%r52260, [retval0+12];
	ld.param.b32	%r52261, [retval0+16];
	ld.param.b32	%r52262, [retval0+20];
	ld.param.b32	%r52263, [retval0+24];
	ld.param.b32	%r52264, [retval0+28];
	ld.param.b32	%r52265, [retval0+32];
	ld.param.b32	%r52266, [retval0+36];
	ld.param.b32	%r52267, [retval0+40];
	ld.param.b32	%r52268, [retval0+44];
	ld.param.b32	%r52269, [retval0+48];
	ld.param.b32	%r52270, [retval0+52];
	ld.param.b32	%r52271, [retval0+56];
	ld.param.b32	%r52272, [retval0+60];
	ld.param.b32	%r52273, [retval0+64];
	ld.param.b32	%r52274, [retval0+68];
	ld.param.b32	%r52275, [retval0+72];
	ld.param.b32	%r52276, [retval0+76];
	ld.param.b32	%r52277, [retval0+80];
	ld.param.b32	%r52278, [retval0+84];
	ld.param.b32	%r52279, [retval0+88];
	ld.param.b32	%r52280, [retval0+92];
	
	//{
	}// Callseq End 328
	// Callseq Start 329
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r17935;
	st.param.b32	[param0+4], %r17936;
	st.param.b32	[param0+8], %r17937;
	st.param.b32	[param0+12], %r17938;
	st.param.b32	[param0+16], %r17939;
	st.param.b32	[param0+20], %r17940;
	st.param.b32	[param0+24], %r17941;
	st.param.b32	[param0+28], %r17942;
	st.param.b32	[param0+32], %r17943;
	st.param.b32	[param0+36], %r17944;
	st.param.b32	[param0+40], %r17945;
	st.param.b32	[param0+44], %r17946;
	st.param.b32	[param0+48], %r51728;
	st.param.b32	[param0+52], %r51727;
	st.param.b32	[param0+56], %r51726;
	st.param.b32	[param0+60], %r51725;
	st.param.b32	[param0+64], %r51724;
	st.param.b32	[param0+68], %r51723;
	st.param.b32	[param0+72], %r51722;
	st.param.b32	[param0+76], %r51721;
	st.param.b32	[param0+80], %r51720;
	st.param.b32	[param0+84], %r51719;
	st.param.b32	[param0+88], %r51718;
	st.param.b32	[param0+92], %r51717;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_double, 
	(
	param0
	);
	ld.param.b32	%r44896, [retval0+0];
	ld.param.b32	%r44897, [retval0+4];
	ld.param.b32	%r44898, [retval0+8];
	ld.param.b32	%r44899, [retval0+12];
	ld.param.b32	%r44900, [retval0+16];
	ld.param.b32	%r44901, [retval0+20];
	ld.param.b32	%r44902, [retval0+24];
	ld.param.b32	%r44903, [retval0+28];
	ld.param.b32	%r44904, [retval0+32];
	ld.param.b32	%r44905, [retval0+36];
	ld.param.b32	%r44906, [retval0+40];
	ld.param.b32	%r44907, [retval0+44];
	ld.param.b32	%r44908, [retval0+48];
	ld.param.b32	%r44909, [retval0+52];
	ld.param.b32	%r44910, [retval0+56];
	ld.param.b32	%r44911, [retval0+60];
	ld.param.b32	%r44912, [retval0+64];
	ld.param.b32	%r44913, [retval0+68];
	ld.param.b32	%r44914, [retval0+72];
	ld.param.b32	%r44915, [retval0+76];
	ld.param.b32	%r44916, [retval0+80];
	ld.param.b32	%r44917, [retval0+84];
	ld.param.b32	%r44918, [retval0+88];
	ld.param.b32	%r44919, [retval0+92];
	
	//{
	}// Callseq End 329
	// Callseq Start 330
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r44896;
	st.param.b32	[param0+4], %r44897;
	st.param.b32	[param0+8], %r44898;
	st.param.b32	[param0+12], %r44899;
	st.param.b32	[param0+16], %r44900;
	st.param.b32	[param0+20], %r44901;
	st.param.b32	[param0+24], %r44902;
	st.param.b32	[param0+28], %r44903;
	st.param.b32	[param0+32], %r44904;
	st.param.b32	[param0+36], %r44905;
	st.param.b32	[param0+40], %r44906;
	st.param.b32	[param0+44], %r44907;
	st.param.b32	[param0+48], %r44908;
	st.param.b32	[param0+52], %r44909;
	st.param.b32	[param0+56], %r44910;
	st.param.b32	[param0+60], %r44911;
	st.param.b32	[param0+64], %r44912;
	st.param.b32	[param0+68], %r44913;
	st.param.b32	[param0+72], %r44914;
	st.param.b32	[param0+76], %r44915;
	st.param.b32	[param0+80], %r44916;
	st.param.b32	[param0+84], %r44917;
	st.param.b32	[param0+88], %r44918;
	st.param.b32	[param0+92], %r44919;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_double, 
	(
	param0
	);
	ld.param.b32	%r44920, [retval0+0];
	ld.param.b32	%r44921, [retval0+4];
	ld.param.b32	%r44922, [retval0+8];
	ld.param.b32	%r44923, [retval0+12];
	ld.param.b32	%r44924, [retval0+16];
	ld.param.b32	%r44925, [retval0+20];
	ld.param.b32	%r44926, [retval0+24];
	ld.param.b32	%r44927, [retval0+28];
	ld.param.b32	%r44928, [retval0+32];
	ld.param.b32	%r44929, [retval0+36];
	ld.param.b32	%r44930, [retval0+40];
	ld.param.b32	%r44931, [retval0+44];
	ld.param.b32	%r44932, [retval0+48];
	ld.param.b32	%r44933, [retval0+52];
	ld.param.b32	%r44934, [retval0+56];
	ld.param.b32	%r44935, [retval0+60];
	ld.param.b32	%r44936, [retval0+64];
	ld.param.b32	%r44937, [retval0+68];
	ld.param.b32	%r44938, [retval0+72];
	ld.param.b32	%r44939, [retval0+76];
	ld.param.b32	%r44940, [retval0+80];
	ld.param.b32	%r44941, [retval0+84];
	ld.param.b32	%r44942, [retval0+88];
	ld.param.b32	%r44943, [retval0+92];
	
	//{
	}// Callseq End 330
	// Callseq Start 331
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r44920;
	st.param.b32	[param0+4], %r44921;
	st.param.b32	[param0+8], %r44922;
	st.param.b32	[param0+12], %r44923;
	st.param.b32	[param0+16], %r44924;
	st.param.b32	[param0+20], %r44925;
	st.param.b32	[param0+24], %r44926;
	st.param.b32	[param0+28], %r44927;
	st.param.b32	[param0+32], %r44928;
	st.param.b32	[param0+36], %r44929;
	st.param.b32	[param0+40], %r44930;
	st.param.b32	[param0+44], %r44931;
	st.param.b32	[param0+48], %r44932;
	st.param.b32	[param0+52], %r44933;
	st.param.b32	[param0+56], %r44934;
	st.param.b32	[param0+60], %r44935;
	st.param.b32	[param0+64], %r44936;
	st.param.b32	[param0+68], %r44937;
	st.param.b32	[param0+72], %r44938;
	st.param.b32	[param0+76], %r44939;
	st.param.b32	[param0+80], %r44940;
	st.param.b32	[param0+84], %r44941;
	st.param.b32	[param0+88], %r44942;
	st.param.b32	[param0+92], %r44943;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_double, 
	(
	param0
	);
	ld.param.b32	%r18643, [retval0+0];
	ld.param.b32	%r18644, [retval0+4];
	ld.param.b32	%r18645, [retval0+8];
	ld.param.b32	%r18646, [retval0+12];
	ld.param.b32	%r18647, [retval0+16];
	ld.param.b32	%r18648, [retval0+20];
	ld.param.b32	%r18649, [retval0+24];
	ld.param.b32	%r18650, [retval0+28];
	ld.param.b32	%r18651, [retval0+32];
	ld.param.b32	%r18652, [retval0+36];
	ld.param.b32	%r18653, [retval0+40];
	ld.param.b32	%r18654, [retval0+44];
	ld.param.b32	%r18655, [retval0+48];
	ld.param.b32	%r18656, [retval0+52];
	ld.param.b32	%r18657, [retval0+56];
	ld.param.b32	%r18658, [retval0+60];
	ld.param.b32	%r18659, [retval0+64];
	ld.param.b32	%r18660, [retval0+68];
	ld.param.b32	%r18661, [retval0+72];
	ld.param.b32	%r18662, [retval0+76];
	ld.param.b32	%r18663, [retval0+80];
	ld.param.b32	%r18664, [retval0+84];
	ld.param.b32	%r18665, [retval0+88];
	ld.param.b32	%r18666, [retval0+92];
	
	//{
	}// Callseq End 331
	// Callseq Start 332
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r18199;
	st.param.b32	[param0+4], %r18200;
	st.param.b32	[param0+8], %r18201;
	st.param.b32	[param0+12], %r18202;
	st.param.b32	[param0+16], %r18203;
	st.param.b32	[param0+20], %r18204;
	st.param.b32	[param0+24], %r18205;
	st.param.b32	[param0+28], %r18206;
	st.param.b32	[param0+32], %r18207;
	st.param.b32	[param0+36], %r18208;
	st.param.b32	[param0+40], %r18209;
	st.param.b32	[param0+44], %r18210;
	st.param.b32	[param0+48], %r18211;
	st.param.b32	[param0+52], %r18212;
	st.param.b32	[param0+56], %r18213;
	st.param.b32	[param0+60], %r18214;
	st.param.b32	[param0+64], %r18215;
	st.param.b32	[param0+68], %r18216;
	st.param.b32	[param0+72], %r18217;
	st.param.b32	[param0+76], %r18218;
	st.param.b32	[param0+80], %r18219;
	st.param.b32	[param0+84], %r18220;
	st.param.b32	[param0+88], %r18221;
	st.param.b32	[param0+92], %r18222;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r52257;
	st.param.b32	[param1+4], %r52258;
	st.param.b32	[param1+8], %r52259;
	st.param.b32	[param1+12], %r52260;
	st.param.b32	[param1+16], %r52261;
	st.param.b32	[param1+20], %r52262;
	st.param.b32	[param1+24], %r52263;
	st.param.b32	[param1+28], %r52264;
	st.param.b32	[param1+32], %r52265;
	st.param.b32	[param1+36], %r52266;
	st.param.b32	[param1+40], %r52267;
	st.param.b32	[param1+44], %r52268;
	st.param.b32	[param1+48], %r52269;
	st.param.b32	[param1+52], %r52270;
	st.param.b32	[param1+56], %r52271;
	st.param.b32	[param1+60], %r52272;
	st.param.b32	[param1+64], %r52273;
	st.param.b32	[param1+68], %r52274;
	st.param.b32	[param1+72], %r52275;
	st.param.b32	[param1+76], %r52276;
	st.param.b32	[param1+80], %r52277;
	st.param.b32	[param1+84], %r52278;
	st.param.b32	[param1+88], %r52279;
	st.param.b32	[param1+92], %r52280;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r44848, [retval0+0];
	ld.param.b32	%r44849, [retval0+4];
	ld.param.b32	%r44850, [retval0+8];
	ld.param.b32	%r44851, [retval0+12];
	ld.param.b32	%r44852, [retval0+16];
	ld.param.b32	%r44853, [retval0+20];
	ld.param.b32	%r44854, [retval0+24];
	ld.param.b32	%r44855, [retval0+28];
	ld.param.b32	%r44856, [retval0+32];
	ld.param.b32	%r44857, [retval0+36];
	ld.param.b32	%r44858, [retval0+40];
	ld.param.b32	%r44859, [retval0+44];
	ld.param.b32	%r44836, [retval0+48];
	ld.param.b32	%r44837, [retval0+52];
	ld.param.b32	%r44838, [retval0+56];
	ld.param.b32	%r44839, [retval0+60];
	ld.param.b32	%r44840, [retval0+64];
	ld.param.b32	%r44841, [retval0+68];
	ld.param.b32	%r44842, [retval0+72];
	ld.param.b32	%r44843, [retval0+76];
	ld.param.b32	%r44844, [retval0+80];
	ld.param.b32	%r44845, [retval0+84];
	ld.param.b32	%r44846, [retval0+88];
	ld.param.b32	%r44847, [retval0+92];
	
	//{
	}// Callseq End 332
	// Callseq Start 333
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r44848;
	st.param.b32	[param0+4], %r44849;
	st.param.b32	[param0+8], %r44850;
	st.param.b32	[param0+12], %r44851;
	st.param.b32	[param0+16], %r44852;
	st.param.b32	[param0+20], %r44853;
	st.param.b32	[param0+24], %r44854;
	st.param.b32	[param0+28], %r44855;
	st.param.b32	[param0+32], %r44856;
	st.param.b32	[param0+36], %r44857;
	st.param.b32	[param0+40], %r44858;
	st.param.b32	[param0+44], %r44859;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r18223;
	st.param.b32	[param1+4], %r18224;
	st.param.b32	[param1+8], %r18225;
	st.param.b32	[param1+12], %r18226;
	st.param.b32	[param1+16], %r18227;
	st.param.b32	[param1+20], %r18228;
	st.param.b32	[param1+24], %r18229;
	st.param.b32	[param1+28], %r18230;
	st.param.b32	[param1+32], %r18231;
	st.param.b32	[param1+36], %r18232;
	st.param.b32	[param1+40], %r18233;
	st.param.b32	[param1+44], %r18234;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r18691, [retval0+0];
	ld.param.b32	%r18692, [retval0+4];
	ld.param.b32	%r18693, [retval0+8];
	ld.param.b32	%r18694, [retval0+12];
	ld.param.b32	%r18695, [retval0+16];
	ld.param.b32	%r18696, [retval0+20];
	ld.param.b32	%r18697, [retval0+24];
	ld.param.b32	%r18698, [retval0+28];
	ld.param.b32	%r18699, [retval0+32];
	ld.param.b32	%r18700, [retval0+36];
	ld.param.b32	%r18701, [retval0+40];
	ld.param.b32	%r18702, [retval0+44];
	
	//{
	}// Callseq End 333
	// Callseq Start 334
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r44836;
	st.param.b32	[param0+4], %r44837;
	st.param.b32	[param0+8], %r44838;
	st.param.b32	[param0+12], %r44839;
	st.param.b32	[param0+16], %r44840;
	st.param.b32	[param0+20], %r44841;
	st.param.b32	[param0+24], %r44842;
	st.param.b32	[param0+28], %r44843;
	st.param.b32	[param0+32], %r44844;
	st.param.b32	[param0+36], %r44845;
	st.param.b32	[param0+40], %r44846;
	st.param.b32	[param0+44], %r44847;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r18247;
	st.param.b32	[param1+4], %r18248;
	st.param.b32	[param1+8], %r18249;
	st.param.b32	[param1+12], %r18250;
	st.param.b32	[param1+16], %r18251;
	st.param.b32	[param1+20], %r18252;
	st.param.b32	[param1+24], %r18253;
	st.param.b32	[param1+28], %r18254;
	st.param.b32	[param1+32], %r18255;
	st.param.b32	[param1+36], %r18256;
	st.param.b32	[param1+40], %r18257;
	st.param.b32	[param1+44], %r18258;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r18703, [retval0+0];
	ld.param.b32	%r18704, [retval0+4];
	ld.param.b32	%r18705, [retval0+8];
	ld.param.b32	%r18706, [retval0+12];
	ld.param.b32	%r18707, [retval0+16];
	ld.param.b32	%r18708, [retval0+20];
	ld.param.b32	%r18709, [retval0+24];
	ld.param.b32	%r18710, [retval0+28];
	ld.param.b32	%r18711, [retval0+32];
	ld.param.b32	%r18712, [retval0+36];
	ld.param.b32	%r18713, [retval0+40];
	ld.param.b32	%r18714, [retval0+44];
	
	//{
	}// Callseq End 334
	// inline asm
	add.cc.u32 %r44836, %r44836, %r44848;
addc.cc.u32 %r44837, %r44837, %r44849;
addc.cc.u32 %r44838, %r44838, %r44850;
addc.cc.u32 %r44839, %r44839, %r44851;
addc.cc.u32 %r44840, %r44840, %r44852;
addc.cc.u32 %r44841, %r44841, %r44853;
addc.cc.u32 %r44842, %r44842, %r44854;
addc.cc.u32 %r44843, %r44843, %r44855;
addc.cc.u32 %r44844, %r44844, %r44856;
addc.cc.u32 %r44845, %r44845, %r44857;
addc.cc.u32 %r44846, %r44846, %r44858;
addc.u32 %r44847, %r44847, %r44859;

	// inline asm
	setp.gt.u32	%p8242, %r44847, 436277738;
	@%p8242 bra 	BB5_7628;

	setp.lt.u32	%p8243, %r44847, 436277738;
	@%p8243 bra 	BB5_7629;

	setp.gt.u32	%p8244, %r44846, 964683418;
	@%p8244 bra 	BB5_7628;

	setp.lt.u32	%p8245, %r44846, 964683418;
	@%p8245 bra 	BB5_7629;

	setp.gt.u32	%p8246, %r44845, 1260103606;
	@%p8246 bra 	BB5_7628;

	setp.lt.u32	%p8247, %r44845, 1260103606;
	@%p8247 bra 	BB5_7629;

	setp.gt.u32	%p8248, %r44844, 1129032919;
	@%p8248 bra 	BB5_7628;

	setp.lt.u32	%p8249, %r44844, 1129032919;
	@%p8249 bra 	BB5_7629;

	setp.gt.u32	%p8250, %r44843, 1685539716;
	@%p8250 bra 	BB5_7628;

	setp.lt.u32	%p8251, %r44843, 1685539716;
	@%p8251 bra 	BB5_7629;

	setp.gt.u32	%p8252, %r44842, -209382721;
	@%p8252 bra 	BB5_7628;

	setp.lt.u32	%p8253, %r44842, -209382721;
	@%p8253 bra 	BB5_7629;

	setp.gt.u32	%p8254, %r44841, 1731252896;
	@%p8254 bra 	BB5_7628;

	setp.lt.u32	%p8255, %r44841, 1731252896;
	@%p8255 bra 	BB5_7629;

	setp.gt.u32	%p8256, %r44840, -156174812;
	@%p8256 bra 	BB5_7628;

	setp.lt.u32	%p8257, %r44840, -156174812;
	@%p8257 bra 	BB5_7629;

	setp.gt.u32	%p8258, %r44839, 514588670;
	@%p8258 bra 	BB5_7628;

	setp.lt.u32	%p8259, %r44839, 514588670;
	@%p8259 bra 	BB5_7629;

	setp.gt.u32	%p8260, %r44838, -1319895041;
	@%p8260 bra 	BB5_7628;

	setp.lt.u32	%p8261, %r44838, -1319895041;
	@%p8261 bra 	BB5_7629;

	setp.gt.u32	%p8262, %r44837, -1174470657;
	@%p8262 bra 	BB5_7628;

	setp.lt.u32	%p8263, %r44837, -1174470657;
	setp.lt.u32	%p8264, %r44836, -21845;
	or.pred  	%p8265, %p8263, %p8264;
	@%p8265 bra 	BB5_7629;

BB5_7628:
	mov.u32 	%r44956, -21845;
	mov.u32 	%r44957, -1174470657;
	mov.u32 	%r44958, -1319895041;
	mov.u32 	%r44959, 514588670;
	mov.u32 	%r44960, -156174812;
	mov.u32 	%r44961, 1731252896;
	mov.u32 	%r44962, -209382721;
	mov.u32 	%r44963, 1685539716;
	mov.u32 	%r44964, 1129032919;
	mov.u32 	%r44965, 1260103606;
	mov.u32 	%r44966, 964683418;
	mov.u32 	%r44967, 436277738;
	// inline asm
	sub.cc.u32 %r44836, %r44836, %r44956;
subc.cc.u32 %r44837, %r44837, %r44957;
subc.cc.u32 %r44838, %r44838, %r44958;
subc.cc.u32 %r44839, %r44839, %r44959;
subc.cc.u32 %r44840, %r44840, %r44960;
subc.cc.u32 %r44841, %r44841, %r44961;
subc.cc.u32 %r44842, %r44842, %r44962;
subc.cc.u32 %r44843, %r44843, %r44963;
subc.cc.u32 %r44844, %r44844, %r44964;
subc.cc.u32 %r44845, %r44845, %r44965;
subc.cc.u32 %r44846, %r44846, %r44966;
subc.u32 %r44847, %r44847, %r44967;

	// inline asm

BB5_7629:
	// Callseq Start 335
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[48];
	st.param.b32	[param0+0], %r44836;
	st.param.b32	[param0+4], %r44837;
	st.param.b32	[param0+8], %r44838;
	st.param.b32	[param0+12], %r44839;
	st.param.b32	[param0+16], %r44840;
	st.param.b32	[param0+20], %r44841;
	st.param.b32	[param0+24], %r44842;
	st.param.b32	[param0+28], %r44843;
	st.param.b32	[param0+32], %r44844;
	st.param.b32	[param0+36], %r44845;
	st.param.b32	[param0+40], %r44846;
	st.param.b32	[param0+44], %r44847;
	.param .align 4 .b8 param1[48];
	st.param.b32	[param1+0], %r44346;
	st.param.b32	[param1+4], %r44347;
	st.param.b32	[param1+8], %r44348;
	st.param.b32	[param1+12], %r44349;
	st.param.b32	[param1+16], %r44350;
	st.param.b32	[param1+20], %r44351;
	st.param.b32	[param1+24], %r44352;
	st.param.b32	[param1+28], %r44353;
	st.param.b32	[param1+32], %r44354;
	st.param.b32	[param1+36], %r44355;
	st.param.b32	[param1+40], %r44356;
	st.param.b32	[param1+44], %r44357;
	.param .align 4 .b8 retval0[48];
	call.uni (retval0), 
	Fq_mul, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r45004, [retval0+0];
	ld.param.b32	%r45005, [retval0+4];
	ld.param.b32	%r45006, [retval0+8];
	ld.param.b32	%r45007, [retval0+12];
	ld.param.b32	%r45008, [retval0+16];
	ld.param.b32	%r45009, [retval0+20];
	ld.param.b32	%r45010, [retval0+24];
	ld.param.b32	%r45011, [retval0+28];
	ld.param.b32	%r45012, [retval0+32];
	ld.param.b32	%r45013, [retval0+36];
	ld.param.b32	%r45014, [retval0+40];
	ld.param.b32	%r45015, [retval0+44];
	
	//{
	}// Callseq End 335
	mov.u32 	%r51852, %r45012;
	mov.u32 	%r51857, %r45007;
	mov.u32 	%r51850, %r45014;
	mov.u32 	%r51855, %r45009;
	mov.u32 	%r51860, %r45004;
	mov.u32 	%r51853, %r45011;
	mov.u32 	%r51858, %r45006;
	mov.u32 	%r51851, %r45013;
	mov.u32 	%r51856, %r45008;
	mov.u32 	%r51849, %r45015;
	mov.u32 	%r51854, %r45010;
	mov.u32 	%r51859, %r45005;
	// inline asm
	sub.cc.u32 %r51860, %r51860, %r18691;
subc.cc.u32 %r51859, %r51859, %r18692;
subc.cc.u32 %r51858, %r51858, %r18693;
subc.cc.u32 %r51857, %r51857, %r18694;
subc.cc.u32 %r51856, %r51856, %r18695;
subc.cc.u32 %r51855, %r51855, %r18696;
subc.cc.u32 %r51854, %r51854, %r18697;
subc.cc.u32 %r51853, %r51853, %r18698;
subc.cc.u32 %r51852, %r51852, %r18699;
subc.cc.u32 %r51851, %r51851, %r18700;
subc.cc.u32 %r51850, %r51850, %r18701;
subc.u32 %r51849, %r51849, %r18702;

	// inline asm
	setp.gt.u32	%p8266, %r45015, %r18702;
	@%p8266 bra 	BB5_7652;

	setp.lt.u32	%p8267, %r45015, %r18702;
	@%p8267 bra 	BB5_7651;

	setp.gt.u32	%p8268, %r45014, %r18701;
	@%p8268 bra 	BB5_7652;

	setp.lt.u32	%p8269, %r45014, %r18701;
	@%p8269 bra 	BB5_7651;

	setp.gt.u32	%p8270, %r45013, %r18700;
	@%p8270 bra 	BB5_7652;

	setp.lt.u32	%p8271, %r45013, %r18700;
	@%p8271 bra 	BB5_7651;

	setp.gt.u32	%p8272, %r45012, %r18699;
	@%p8272 bra 	BB5_7652;

	setp.lt.u32	%p8273, %r45012, %r18699;
	@%p8273 bra 	BB5_7651;

	setp.gt.u32	%p8274, %r45011, %r18698;
	@%p8274 bra 	BB5_7652;

	setp.lt.u32	%p8275, %r45011, %r18698;
	@%p8275 bra 	BB5_7651;

	setp.gt.u32	%p8276, %r45010, %r18697;
	@%p8276 bra 	BB5_7652;

	setp.lt.u32	%p8277, %r45010, %r18697;
	@%p8277 bra 	BB5_7651;

	setp.gt.u32	%p8278, %r45009, %r18696;
	@%p8278 bra 	BB5_7652;

	setp.lt.u32	%p8279, %r45009, %r18696;
	@%p8279 bra 	BB5_7651;

	setp.gt.u32	%p8280, %r45008, %r18695;
	@%p8280 bra 	BB5_7652;

	setp.lt.u32	%p8281, %r45008, %r18695;
	@%p8281 bra 	BB5_7651;

	setp.gt.u32	%p8282, %r45007, %r18694;
	@%p8282 bra 	BB5_7652;

	setp.lt.u32	%p8283, %r45007, %r18694;
	@%p8283 bra 	BB5_7651;

	setp.gt.u32	%p8284, %r45006, %r18693;
	@%p8284 bra 	BB5_7652;

	setp.lt.u32	%p8285, %r45006, %r18693;
	@%p8285 bra 	BB5_7651;

	setp.gt.u32	%p8286, %r45005, %r18692;
	@%p8286 bra 	BB5_7652;

	setp.ge.u32	%p8287, %r45005, %r18692;
	setp.ge.u32	%p8288, %r45004, %r18691;
	and.pred  	%p8289, %p8287, %p8288;
	@%p8289 bra 	BB5_7652;

BB5_7651:
	mov.u32 	%r45028, -21845;
	mov.u32 	%r45029, -1174470657;
	mov.u32 	%r45030, -1319895041;
	mov.u32 	%r45031, 514588670;
	mov.u32 	%r45032, -156174812;
	mov.u32 	%r45033, 1731252896;
	mov.u32 	%r45034, -209382721;
	mov.u32 	%r45035, 1685539716;
	mov.u32 	%r45036, 1129032919;
	mov.u32 	%r45037, 1260103606;
	mov.u32 	%r45038, 964683418;
	mov.u32 	%r45039, 436277738;
	// inline asm
	add.cc.u32 %r51860, %r51860, %r45028;
addc.cc.u32 %r51859, %r51859, %r45029;
addc.cc.u32 %r51858, %r51858, %r45030;
addc.cc.u32 %r51857, %r51857, %r45031;
addc.cc.u32 %r51856, %r51856, %r45032;
addc.cc.u32 %r51855, %r51855, %r45033;
addc.cc.u32 %r51854, %r51854, %r45034;
addc.cc.u32 %r51853, %r51853, %r45035;
addc.cc.u32 %r51852, %r51852, %r45036;
addc.cc.u32 %r51851, %r51851, %r45037;
addc.cc.u32 %r51850, %r51850, %r45038;
addc.u32 %r51849, %r51849, %r45039;

	// inline asm

BB5_7652:
	mov.u32 	%r45056, %r51856;
	mov.u32 	%r45061, %r51851;
	mov.u32 	%r45054, %r51858;
	mov.u32 	%r45059, %r51853;
	mov.u32 	%r45052, %r51860;
	mov.u32 	%r45057, %r51855;
	mov.u32 	%r45062, %r51850;
	mov.u32 	%r45055, %r51857;
	mov.u32 	%r45060, %r51852;
	mov.u32 	%r45053, %r51859;
	mov.u32 	%r45058, %r51854;
	mov.u32 	%r45063, %r51849;
	// inline asm
	sub.cc.u32 %r45052, %r45052, %r18703;
subc.cc.u32 %r45053, %r45053, %r18704;
subc.cc.u32 %r45054, %r45054, %r18705;
subc.cc.u32 %r45055, %r45055, %r18706;
subc.cc.u32 %r45056, %r45056, %r18707;
subc.cc.u32 %r45057, %r45057, %r18708;
subc.cc.u32 %r45058, %r45058, %r18709;
subc.cc.u32 %r45059, %r45059, %r18710;
subc.cc.u32 %r45060, %r45060, %r18711;
subc.cc.u32 %r45061, %r45061, %r18712;
subc.cc.u32 %r45062, %r45062, %r18713;
subc.u32 %r45063, %r45063, %r18714;

	// inline asm
	setp.gt.u32	%p8290, %r51849, %r18714;
	@%p8290 bra 	BB5_7675;

	setp.lt.u32	%p8291, %r51849, %r18714;
	@%p8291 bra 	BB5_7674;

	setp.gt.u32	%p8292, %r51850, %r18713;
	@%p8292 bra 	BB5_7675;

	setp.lt.u32	%p8293, %r51850, %r18713;
	@%p8293 bra 	BB5_7674;

	setp.gt.u32	%p8294, %r51851, %r18712;
	@%p8294 bra 	BB5_7675;

	setp.lt.u32	%p8295, %r51851, %r18712;
	@%p8295 bra 	BB5_7674;

	setp.gt.u32	%p8296, %r51852, %r18711;
	@%p8296 bra 	BB5_7675;

	setp.lt.u32	%p8297, %r51852, %r18711;
	@%p8297 bra 	BB5_7674;

	setp.gt.u32	%p8298, %r51853, %r18710;
	@%p8298 bra 	BB5_7675;

	setp.lt.u32	%p8299, %r51853, %r18710;
	@%p8299 bra 	BB5_7674;

	setp.gt.u32	%p8300, %r51854, %r18709;
	@%p8300 bra 	BB5_7675;

	setp.lt.u32	%p8301, %r51854, %r18709;
	@%p8301 bra 	BB5_7674;

	setp.gt.u32	%p8302, %r51855, %r18708;
	@%p8302 bra 	BB5_7675;

	setp.lt.u32	%p8303, %r51855, %r18708;
	@%p8303 bra 	BB5_7674;

	setp.gt.u32	%p8304, %r51856, %r18707;
	@%p8304 bra 	BB5_7675;

	setp.lt.u32	%p8305, %r51856, %r18707;
	@%p8305 bra 	BB5_7674;

	setp.gt.u32	%p8306, %r51857, %r18706;
	@%p8306 bra 	BB5_7675;

	setp.lt.u32	%p8307, %r51857, %r18706;
	@%p8307 bra 	BB5_7674;

	setp.gt.u32	%p8308, %r51858, %r18705;
	@%p8308 bra 	BB5_7675;

	setp.lt.u32	%p8309, %r51858, %r18705;
	@%p8309 bra 	BB5_7674;

	setp.gt.u32	%p8310, %r51859, %r18704;
	@%p8310 bra 	BB5_7675;

	setp.ge.u32	%p8311, %r51859, %r18704;
	setp.ge.u32	%p8312, %r51860, %r18703;
	and.pred  	%p8313, %p8311, %p8312;
	@%p8313 bra 	BB5_7675;

BB5_7674:
	mov.u32 	%r45100, -21845;
	mov.u32 	%r45101, -1174470657;
	mov.u32 	%r45102, -1319895041;
	mov.u32 	%r45103, 514588670;
	mov.u32 	%r45104, -156174812;
	mov.u32 	%r45105, 1731252896;
	mov.u32 	%r45106, -209382721;
	mov.u32 	%r45107, 1685539716;
	mov.u32 	%r45108, 1129032919;
	mov.u32 	%r45109, 1260103606;
	mov.u32 	%r45110, 964683418;
	mov.u32 	%r45111, 436277738;
	// inline asm
	add.cc.u32 %r45052, %r45052, %r45100;
addc.cc.u32 %r45053, %r45053, %r45101;
addc.cc.u32 %r45054, %r45054, %r45102;
addc.cc.u32 %r45055, %r45055, %r45103;
addc.cc.u32 %r45056, %r45056, %r45104;
addc.cc.u32 %r45057, %r45057, %r45105;
addc.cc.u32 %r45058, %r45058, %r45106;
addc.cc.u32 %r45059, %r45059, %r45107;
addc.cc.u32 %r45060, %r45060, %r45108;
addc.cc.u32 %r45061, %r45061, %r45109;
addc.cc.u32 %r45062, %r45062, %r45110;
addc.u32 %r45063, %r45063, %r45111;

	// inline asm

BB5_7675:
	mov.u32 	%r45130, %r18697;
	mov.u32 	%r45125, %r18692;
	mov.u32 	%r45132, %r18699;
	mov.u32 	%r45127, %r18694;
	mov.u32 	%r45134, %r18701;
	mov.u32 	%r45129, %r18696;
	mov.u32 	%r45124, %r18691;
	mov.u32 	%r45131, %r18698;
	mov.u32 	%r45126, %r18693;
	mov.u32 	%r45133, %r18700;
	mov.u32 	%r45128, %r18695;
	mov.u32 	%r45135, %r18702;
	// inline asm
	sub.cc.u32 %r45124, %r45124, %r18703;
subc.cc.u32 %r45125, %r45125, %r18704;
subc.cc.u32 %r45126, %r45126, %r18705;
subc.cc.u32 %r45127, %r45127, %r18706;
subc.cc.u32 %r45128, %r45128, %r18707;
subc.cc.u32 %r45129, %r45129, %r18708;
subc.cc.u32 %r45130, %r45130, %r18709;
subc.cc.u32 %r45131, %r45131, %r18710;
subc.cc.u32 %r45132, %r45132, %r18711;
subc.cc.u32 %r45133, %r45133, %r18712;
subc.cc.u32 %r45134, %r45134, %r18713;
subc.u32 %r45135, %r45135, %r18714;

	// inline asm
	setp.gt.u32	%p8314, %r18702, %r18714;
	@%p8314 bra 	BB5_7698;

	setp.lt.u32	%p8315, %r18702, %r18714;
	@%p8315 bra 	BB5_7697;

	setp.gt.u32	%p8316, %r18701, %r18713;
	@%p8316 bra 	BB5_7698;

	setp.lt.u32	%p8317, %r18701, %r18713;
	@%p8317 bra 	BB5_7697;

	setp.gt.u32	%p8318, %r18700, %r18712;
	@%p8318 bra 	BB5_7698;

	setp.lt.u32	%p8319, %r18700, %r18712;
	@%p8319 bra 	BB5_7697;

	setp.gt.u32	%p8320, %r18699, %r18711;
	@%p8320 bra 	BB5_7698;

	setp.lt.u32	%p8321, %r18699, %r18711;
	@%p8321 bra 	BB5_7697;

	setp.gt.u32	%p8322, %r18698, %r18710;
	@%p8322 bra 	BB5_7698;

	setp.lt.u32	%p8323, %r18698, %r18710;
	@%p8323 bra 	BB5_7697;

	setp.gt.u32	%p8324, %r18697, %r18709;
	@%p8324 bra 	BB5_7698;

	setp.lt.u32	%p8325, %r18697, %r18709;
	@%p8325 bra 	BB5_7697;

	setp.gt.u32	%p8326, %r18696, %r18708;
	@%p8326 bra 	BB5_7698;

	setp.lt.u32	%p8327, %r18696, %r18708;
	@%p8327 bra 	BB5_7697;

	setp.gt.u32	%p8328, %r18695, %r18707;
	@%p8328 bra 	BB5_7698;

	setp.lt.u32	%p8329, %r18695, %r18707;
	@%p8329 bra 	BB5_7697;

	setp.gt.u32	%p8330, %r18694, %r18706;
	@%p8330 bra 	BB5_7698;

	setp.lt.u32	%p8331, %r18694, %r18706;
	@%p8331 bra 	BB5_7697;

	setp.gt.u32	%p8332, %r18693, %r18705;
	@%p8332 bra 	BB5_7698;

	setp.lt.u32	%p8333, %r18693, %r18705;
	@%p8333 bra 	BB5_7697;

	setp.gt.u32	%p8334, %r18692, %r18704;
	@%p8334 bra 	BB5_7698;

	setp.ge.u32	%p8335, %r18692, %r18704;
	setp.ge.u32	%p8336, %r18691, %r18703;
	and.pred  	%p8337, %p8335, %p8336;
	@%p8337 bra 	BB5_7698;

BB5_7697:
	mov.u32 	%r45172, -21845;
	mov.u32 	%r45173, -1174470657;
	mov.u32 	%r45174, -1319895041;
	mov.u32 	%r45175, 514588670;
	mov.u32 	%r45176, -156174812;
	mov.u32 	%r45177, 1731252896;
	mov.u32 	%r45178, -209382721;
	mov.u32 	%r45179, 1685539716;
	mov.u32 	%r45180, 1129032919;
	mov.u32 	%r45181, 1260103606;
	mov.u32 	%r45182, 964683418;
	mov.u32 	%r45183, 436277738;
	// inline asm
	add.cc.u32 %r45124, %r45124, %r45172;
addc.cc.u32 %r45125, %r45125, %r45173;
addc.cc.u32 %r45126, %r45126, %r45174;
addc.cc.u32 %r45127, %r45127, %r45175;
addc.cc.u32 %r45128, %r45128, %r45176;
addc.cc.u32 %r45129, %r45129, %r45177;
addc.cc.u32 %r45130, %r45130, %r45178;
addc.cc.u32 %r45131, %r45131, %r45179;
addc.cc.u32 %r45132, %r45132, %r45180;
addc.cc.u32 %r45133, %r45133, %r45181;
addc.cc.u32 %r45134, %r45134, %r45182;
addc.u32 %r45135, %r45135, %r45183;

	// inline asm

BB5_7698:
	// Callseq Start 336
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 4 .b8 param0[96];
	st.param.b32	[param0+0], %r45124;
	st.param.b32	[param0+4], %r45125;
	st.param.b32	[param0+8], %r45126;
	st.param.b32	[param0+12], %r45127;
	st.param.b32	[param0+16], %r45128;
	st.param.b32	[param0+20], %r45129;
	st.param.b32	[param0+24], %r45130;
	st.param.b32	[param0+28], %r45131;
	st.param.b32	[param0+32], %r45132;
	st.param.b32	[param0+36], %r45133;
	st.param.b32	[param0+40], %r45134;
	st.param.b32	[param0+44], %r45135;
	st.param.b32	[param0+48], %r45052;
	st.param.b32	[param0+52], %r45053;
	st.param.b32	[param0+56], %r45054;
	st.param.b32	[param0+60], %r45055;
	st.param.b32	[param0+64], %r45056;
	st.param.b32	[param0+68], %r45057;
	st.param.b32	[param0+72], %r45058;
	st.param.b32	[param0+76], %r45059;
	st.param.b32	[param0+80], %r45060;
	st.param.b32	[param0+84], %r45061;
	st.param.b32	[param0+88], %r45062;
	st.param.b32	[param0+92], %r45063;
	.param .align 4 .b8 param1[96];
	st.param.b32	[param1+0], %r18643;
	st.param.b32	[param1+4], %r18644;
	st.param.b32	[param1+8], %r18645;
	st.param.b32	[param1+12], %r18646;
	st.param.b32	[param1+16], %r18647;
	st.param.b32	[param1+20], %r18648;
	st.param.b32	[param1+24], %r18649;
	st.param.b32	[param1+28], %r18650;
	st.param.b32	[param1+32], %r18651;
	st.param.b32	[param1+36], %r18652;
	st.param.b32	[param1+40], %r18653;
	st.param.b32	[param1+44], %r18654;
	st.param.b32	[param1+48], %r18655;
	st.param.b32	[param1+52], %r18656;
	st.param.b32	[param1+56], %r18657;
	st.param.b32	[param1+60], %r18658;
	st.param.b32	[param1+64], %r18659;
	st.param.b32	[param1+68], %r18660;
	st.param.b32	[param1+72], %r18661;
	st.param.b32	[param1+76], %r18662;
	st.param.b32	[param1+80], %r18663;
	st.param.b32	[param1+84], %r18664;
	st.param.b32	[param1+88], %r18665;
	st.param.b32	[param1+92], %r18666;
	.param .align 4 .b8 retval0[96];
	call.uni (retval0), 
	Fq2_sub, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r52281, [retval0+0];
	ld.param.b32	%r52282, [retval0+4];
	ld.param.b32	%r52283, [retval0+8];
	ld.param.b32	%r52284, [retval0+12];
	ld.param.b32	%r52285, [retval0+16];
	ld.param.b32	%r52286, [retval0+20];
	ld.param.b32	%r52287, [retval0+24];
	ld.param.b32	%r52288, [retval0+28];
	ld.param.b32	%r52289, [retval0+32];
	ld.param.b32	%r52290, [retval0+36];
	ld.param.b32	%r52291, [retval0+40];
	ld.param.b32	%r52292, [retval0+44];
	ld.param.b32	%r52293, [retval0+48];
	ld.param.b32	%r52294, [retval0+52];
	ld.param.b32	%r52295, [retval0+56];
	ld.param.b32	%r52296, [retval0+60];
	ld.param.b32	%r52297, [retval0+64];
	ld.param.b32	%r52298, [retval0+68];
	ld.param.b32	%r52299, [retval0+72];
	ld.param.b32	%r52300, [retval0+76];
	ld.param.b32	%r52301, [retval0+80];
	ld.param.b32	%r52302, [retval0+84];
	ld.param.b32	%r52303, [retval0+88];
	ld.param.b32	%r52304, [retval0+92];
	
	//{
	}// Callseq End 336

BB5_8435:
	add.s32 	%r50000, %r10146, -1;
	setp.gt.s32	%p9106, %r10146, 0;
	@%p9106 bra 	BB5_4435;
	bra.uni 	BB5_8436;

BB5_4433:
	mov.u32 	%r52257, %r51165;
	mov.u32 	%r52258, %r51165;
	mov.u32 	%r52259, %r51165;
	mov.u32 	%r52260, %r51165;
	mov.u32 	%r52261, %r51165;
	mov.u32 	%r52262, %r51165;
	mov.u32 	%r52263, %r51165;
	mov.u32 	%r52264, %r51165;
	mov.u32 	%r52265, %r51165;
	mov.u32 	%r52266, %r51165;
	mov.u32 	%r52267, %r51165;
	mov.u32 	%r52268, %r51165;
	mov.u32 	%r52269, %r51165;
	mov.u32 	%r52270, %r51165;
	mov.u32 	%r52271, %r51165;
	mov.u32 	%r52272, %r51165;
	mov.u32 	%r52273, %r51165;
	mov.u32 	%r52274, %r51165;
	mov.u32 	%r52275, %r51165;
	mov.u32 	%r52276, %r51165;
	mov.u32 	%r52277, %r51165;
	mov.u32 	%r52278, %r51165;
	mov.u32 	%r52279, %r51165;
	mov.u32 	%r52280, %r51165;
	mov.u32 	%r52281, %r51189;
	mov.u32 	%r52282, %r51190;
	mov.u32 	%r52283, %r51191;
	mov.u32 	%r52284, %r51192;
	mov.u32 	%r52285, %r51193;
	mov.u32 	%r52286, %r51194;
	mov.u32 	%r52287, %r51195;
	mov.u32 	%r52288, %r51196;
	mov.u32 	%r52289, %r51197;
	mov.u32 	%r52290, %r51198;
	mov.u32 	%r52291, %r51199;
	mov.u32 	%r52292, %r51200;
	mov.u32 	%r52293, %r51165;
	mov.u32 	%r52294, %r51165;
	mov.u32 	%r52295, %r51165;
	mov.u32 	%r52296, %r51165;
	mov.u32 	%r52297, %r51165;
	mov.u32 	%r52298, %r51165;
	mov.u32 	%r52299, %r51165;
	mov.u32 	%r52300, %r51165;
	mov.u32 	%r52301, %r51165;
	mov.u32 	%r52302, %r51165;
	mov.u32 	%r52303, %r51165;
	mov.u32 	%r52304, %r51165;
	mov.u32 	%r52305, %r51165;
	mov.u32 	%r52306, %r51165;
	mov.u32 	%r52307, %r51165;
	mov.u32 	%r52308, %r51165;
	mov.u32 	%r52309, %r51165;
	mov.u32 	%r52310, %r51165;
	mov.u32 	%r52311, %r51165;
	mov.u32 	%r52312, %r51165;
	mov.u32 	%r52313, %r51165;
	mov.u32 	%r52314, %r51165;
	mov.u32 	%r52315, %r51165;
	mov.u32 	%r52316, %r51165;
	mov.u32 	%r52317, %r51165;
	mov.u32 	%r52318, %r51165;
	mov.u32 	%r52319, %r51165;
	mov.u32 	%r52320, %r51165;
	mov.u32 	%r52321, %r51165;
	mov.u32 	%r52322, %r51165;
	mov.u32 	%r52323, %r51165;
	mov.u32 	%r52324, %r51165;
	mov.u32 	%r52325, %r51165;
	mov.u32 	%r52326, %r51165;
	mov.u32 	%r52327, %r51165;
	mov.u32 	%r52328, %r51165;

BB5_8436:
	ld.param.u64 	%rd136, [G2_bellman_multiexp_param_2];
	mov.u32 	%r47585, %tid.x;
	mov.u32 	%r47584, %ctaid.x;
	mov.u32 	%r47583, %ntid.x;
	mad.lo.s32 	%r47582, %r47583, %r47584, %r47585;
	cvta.to.global.u64 	%rd133, %rd136;
	mul.wide.u32 	%rd134, %r47582, 288;
	add.s64 	%rd135, %rd133, %rd134;
	st.global.u32 	[%rd135], %r52257;
	st.global.u32 	[%rd135+4], %r52258;
	st.global.u32 	[%rd135+8], %r52259;
	st.global.u32 	[%rd135+12], %r52260;
	st.global.u32 	[%rd135+16], %r52261;
	st.global.u32 	[%rd135+20], %r52262;
	st.global.u32 	[%rd135+24], %r52263;
	st.global.u32 	[%rd135+28], %r52264;
	st.global.u32 	[%rd135+32], %r52265;
	st.global.u32 	[%rd135+36], %r52266;
	st.global.u32 	[%rd135+40], %r52267;
	st.global.u32 	[%rd135+44], %r52268;
	st.global.u32 	[%rd135+48], %r52269;
	st.global.u32 	[%rd135+52], %r52270;
	st.global.u32 	[%rd135+56], %r52271;
	st.global.u32 	[%rd135+60], %r52272;
	st.global.u32 	[%rd135+64], %r52273;
	st.global.u32 	[%rd135+68], %r52274;
	st.global.u32 	[%rd135+72], %r52275;
	st.global.u32 	[%rd135+76], %r52276;
	st.global.u32 	[%rd135+80], %r52277;
	st.global.u32 	[%rd135+84], %r52278;
	st.global.u32 	[%rd135+88], %r52279;
	st.global.u32 	[%rd135+92], %r52280;
	st.global.u32 	[%rd135+96], %r52281;
	st.global.u32 	[%rd135+100], %r52282;
	st.global.u32 	[%rd135+104], %r52283;
	st.global.u32 	[%rd135+108], %r52284;
	st.global.u32 	[%rd135+112], %r52285;
	st.global.u32 	[%rd135+116], %r52286;
	st.global.u32 	[%rd135+120], %r52287;
	st.global.u32 	[%rd135+124], %r52288;
	st.global.u32 	[%rd135+128], %r52289;
	st.global.u32 	[%rd135+132], %r52290;
	st.global.u32 	[%rd135+136], %r52291;
	st.global.u32 	[%rd135+140], %r52292;
	st.global.u32 	[%rd135+144], %r52293;
	st.global.u32 	[%rd135+148], %r52294;
	st.global.u32 	[%rd135+152], %r52295;
	st.global.u32 	[%rd135+156], %r52296;
	st.global.u32 	[%rd135+160], %r52297;
	st.global.u32 	[%rd135+164], %r52298;
	st.global.u32 	[%rd135+168], %r52299;
	st.global.u32 	[%rd135+172], %r52300;
	st.global.u32 	[%rd135+176], %r52301;
	st.global.u32 	[%rd135+180], %r52302;
	st.global.u32 	[%rd135+184], %r52303;
	st.global.u32 	[%rd135+188], %r52304;
	st.global.u32 	[%rd135+192], %r52305;
	st.global.u32 	[%rd135+196], %r52306;
	st.global.u32 	[%rd135+200], %r52307;
	st.global.u32 	[%rd135+204], %r52308;
	st.global.u32 	[%rd135+208], %r52309;
	st.global.u32 	[%rd135+212], %r52310;
	st.global.u32 	[%rd135+216], %r52311;
	st.global.u32 	[%rd135+220], %r52312;
	st.global.u32 	[%rd135+224], %r52313;
	st.global.u32 	[%rd135+228], %r52314;
	st.global.u32 	[%rd135+232], %r52315;
	st.global.u32 	[%rd135+236], %r52316;
	st.global.u32 	[%rd135+240], %r52317;
	st.global.u32 	[%rd135+244], %r52318;
	st.global.u32 	[%rd135+248], %r52319;
	st.global.u32 	[%rd135+252], %r52320;
	st.global.u32 	[%rd135+256], %r52321;
	st.global.u32 	[%rd135+260], %r52322;
	st.global.u32 	[%rd135+264], %r52323;
	st.global.u32 	[%rd135+268], %r52324;
	st.global.u32 	[%rd135+272], %r52325;
	st.global.u32 	[%rd135+276], %r52326;
	st.global.u32 	[%rd135+280], %r52327;
	st.global.u32 	[%rd135+284], %r52328;

BB5_8437:
	ret;
}


