/* SPDX-License-Identifier: BSD-2-Clause */
//[File]            : gpio.h
//[Revision time]   : Wed Nov  8 18:53:16 2023
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2023 Mediatek Incorportion. All rights reserved.

#ifndef __GPIO_REGS_H__
#define __GPIO_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif


//****************************************************************************
//
//                     GPIO CR Definitions                     
//
//****************************************************************************

#define GPIO_BASE                                              0x70005000u

#define GPIO_DIR0_ADDR                                         (GPIO_BASE + 0x0000u) // 5000
#define GPIO_DIR0_SET_ADDR                                     (GPIO_BASE + 0x0004u) // 5004
#define GPIO_DIR0_CLR_ADDR                                     (GPIO_BASE + 0x0008u) // 5008
#define GPIO_DIR1_ADDR                                         (GPIO_BASE + 0x0010u) // 5010
#define GPIO_DIR1_SET_ADDR                                     (GPIO_BASE + 0x0014u) // 5014
#define GPIO_DIR1_CLR_ADDR                                     (GPIO_BASE + 0x0018u) // 5018
#define GPIO_DIR2_ADDR                                         (GPIO_BASE + 0x0020u) // 5020
#define GPIO_DIR2_SET_ADDR                                     (GPIO_BASE + 0x0024u) // 5024
#define GPIO_DIR2_CLR_ADDR                                     (GPIO_BASE + 0x0028u) // 5028
#define GPIO_DIR3_ADDR                                         (GPIO_BASE + 0x0030u) // 5030
#define GPIO_DIR3_SET_ADDR                                     (GPIO_BASE + 0x0034u) // 5034
#define GPIO_DIR3_CLR_ADDR                                     (GPIO_BASE + 0x0038u) // 5038
#define GPIO_DOUT0_ADDR                                        (GPIO_BASE + 0x0100u) // 5100
#define GPIO_DOUT0_SET_ADDR                                    (GPIO_BASE + 0x0104u) // 5104
#define GPIO_DOUT0_CLR_ADDR                                    (GPIO_BASE + 0x0108u) // 5108
#define GPIO_DOUT1_ADDR                                        (GPIO_BASE + 0x0110u) // 5110
#define GPIO_DOUT1_SET_ADDR                                    (GPIO_BASE + 0x0114u) // 5114
#define GPIO_DOUT1_CLR_ADDR                                    (GPIO_BASE + 0x0118u) // 5118
#define GPIO_DOUT2_ADDR                                        (GPIO_BASE + 0x0120u) // 5120
#define GPIO_DOUT2_SET_ADDR                                    (GPIO_BASE + 0x0124u) // 5124
#define GPIO_DOUT2_CLR_ADDR                                    (GPIO_BASE + 0x0128u) // 5128
#define GPIO_DOUT3_ADDR                                        (GPIO_BASE + 0x0130u) // 5130
#define GPIO_DOUT3_SET_ADDR                                    (GPIO_BASE + 0x0134u) // 5134
#define GPIO_DOUT3_CLR_ADDR                                    (GPIO_BASE + 0x0138u) // 5138
#define GPIO_DIN0_ADDR                                         (GPIO_BASE + 0x0200u) // 5200
#define GPIO_DIN1_ADDR                                         (GPIO_BASE + 0x0210u) // 5210
#define GPIO_DIN2_ADDR                                         (GPIO_BASE + 0x0220u) // 5220
#define GPIO_DIN3_ADDR                                         (GPIO_BASE + 0x0230u) // 5230
#define GPIO_MODE0_ADDR                                        (GPIO_BASE + 0x0300u) // 5300
#define GPIO_MODE0_SET_ADDR                                    (GPIO_BASE + 0x0304u) // 5304
#define GPIO_MODE0_CLR_ADDR                                    (GPIO_BASE + 0x0308u) // 5308
#define GPIO_MODE0_MOD_ADDR                                    (GPIO_BASE + 0x030cu) // 530C
#define GPIO_MODE1_ADDR                                        (GPIO_BASE + 0x0310u) // 5310
#define GPIO_MODE1_SET_ADDR                                    (GPIO_BASE + 0x0314u) // 5314
#define GPIO_MODE1_CLR_ADDR                                    (GPIO_BASE + 0x0318u) // 5318
#define GPIO_MODE1_MOD_ADDR                                    (GPIO_BASE + 0x031cu) // 531C
#define GPIO_MODE2_ADDR                                        (GPIO_BASE + 0x0320u) // 5320
#define GPIO_MODE2_SET_ADDR                                    (GPIO_BASE + 0x0324u) // 5324
#define GPIO_MODE2_CLR_ADDR                                    (GPIO_BASE + 0x0328u) // 5328
#define GPIO_MODE2_MOD_ADDR                                    (GPIO_BASE + 0x032cu) // 532C
#define GPIO_MODE3_ADDR                                        (GPIO_BASE + 0x0330u) // 5330
#define GPIO_MODE3_SET_ADDR                                    (GPIO_BASE + 0x0334u) // 5334
#define GPIO_MODE3_CLR_ADDR                                    (GPIO_BASE + 0x0338u) // 5338
#define GPIO_MODE3_MOD_ADDR                                    (GPIO_BASE + 0x033cu) // 533C
#define GPIO_MODE4_ADDR                                        (GPIO_BASE + 0x0340u) // 5340
#define GPIO_MODE4_SET_ADDR                                    (GPIO_BASE + 0x0344u) // 5344
#define GPIO_MODE4_CLR_ADDR                                    (GPIO_BASE + 0x0348u) // 5348
#define GPIO_MODE4_MOD_ADDR                                    (GPIO_BASE + 0x034cu) // 534C
#define GPIO_MODE5_ADDR                                        (GPIO_BASE + 0x0350u) // 5350
#define GPIO_MODE5_SET_ADDR                                    (GPIO_BASE + 0x0354u) // 5354
#define GPIO_MODE5_CLR_ADDR                                    (GPIO_BASE + 0x0358u) // 5358
#define GPIO_MODE5_MOD_ADDR                                    (GPIO_BASE + 0x035cu) // 535C
#define GPIO_MODE6_ADDR                                        (GPIO_BASE + 0x0360u) // 5360
#define GPIO_MODE6_SET_ADDR                                    (GPIO_BASE + 0x0364u) // 5364
#define GPIO_MODE6_CLR_ADDR                                    (GPIO_BASE + 0x0368u) // 5368
#define GPIO_MODE6_MOD_ADDR                                    (GPIO_BASE + 0x036cu) // 536C
#define GPIO_MODE7_ADDR                                        (GPIO_BASE + 0x0370u) // 5370
#define GPIO_MODE7_SET_ADDR                                    (GPIO_BASE + 0x0374u) // 5374
#define GPIO_MODE7_CLR_ADDR                                    (GPIO_BASE + 0x0378u) // 5378
#define GPIO_MODE7_MOD_ADDR                                    (GPIO_BASE + 0x037cu) // 537C
#define GPIO_MODE8_ADDR                                        (GPIO_BASE + 0x0380u) // 5380
#define GPIO_MODE8_SET_ADDR                                    (GPIO_BASE + 0x0384u) // 5384
#define GPIO_MODE8_CLR_ADDR                                    (GPIO_BASE + 0x0388u) // 5388
#define GPIO_MODE8_MOD_ADDR                                    (GPIO_BASE + 0x038cu) // 538C
#define GPIO_MODE9_ADDR                                        (GPIO_BASE + 0x0390u) // 5390
#define GPIO_MODE9_SET_ADDR                                    (GPIO_BASE + 0x0394u) // 5394
#define GPIO_MODE9_CLR_ADDR                                    (GPIO_BASE + 0x0398u) // 5398
#define GPIO_MODE9_MOD_ADDR                                    (GPIO_BASE + 0x039cu) // 539C
#define GPIO_MODE10_ADDR                                       (GPIO_BASE + 0x03a0u) // 53A0
#define GPIO_MODE10_SET_ADDR                                   (GPIO_BASE + 0x03a4u) // 53A4
#define GPIO_MODE10_CLR_ADDR                                   (GPIO_BASE + 0x03a8u) // 53A8
#define GPIO_MODE10_MOD_ADDR                                   (GPIO_BASE + 0x03acu) // 53AC
#define GPIO_MODE11_ADDR                                       (GPIO_BASE + 0x03b0u) // 53B0
#define GPIO_MODE11_SET_ADDR                                   (GPIO_BASE + 0x03b4u) // 53B4
#define GPIO_MODE11_CLR_ADDR                                   (GPIO_BASE + 0x03b8u) // 53B8
#define GPIO_MODE11_MOD_ADDR                                   (GPIO_BASE + 0x03bcu) // 53BC
#define GPIO_MODE12_ADDR                                       (GPIO_BASE + 0x03c0u) // 53C0
#define GPIO_MODE12_SET_ADDR                                   (GPIO_BASE + 0x03c4u) // 53C4
#define GPIO_MODE12_CLR_ADDR                                   (GPIO_BASE + 0x03c8u) // 53C8
#define GPIO_MODE12_MOD_ADDR                                   (GPIO_BASE + 0x03ccu) // 53CC
#define GPIO_MISC_ADDR                                         (GPIO_BASE + 0x0600u) // 5600
#define GPIO_MISC_SET_ADDR                                     (GPIO_BASE + 0x0604u) // 5604
#define GPIO_MISC_CLR_ADDR                                     (GPIO_BASE + 0x0608u) // 5608
#define GPIO_DBG_ADDR                                          (GPIO_BASE + 0x06d0u) // 56D0
#define GPIO_BANK_ADDR                                         (GPIO_BASE + 0x06e0u) // 56E0
#define GPIO_TPBANK_ADDR                                       (GPIO_BASE + 0x06f0u) // 56F0
#define GPIO_MODE_CFG_CT_REG_ADDR                              (GPIO_BASE + 0x0700u) // 5700
#define GPIO_MODE_CFG_CT_REG_SET_ADDR                          (GPIO_BASE + 0x0704u) // 5704
#define GPIO_MODE_CFG_CT_REG_CLR_ADDR                          (GPIO_BASE + 0x0708u) // 5708
#define GPIO_AP_GOOD_ADDR                                      (GPIO_BASE + 0x0710u) // 5710
#define GPIO_AP_GOOD_SET_ADDR                                  (GPIO_BASE + 0x0714u) // 5714
#define GPIO_AP_GOOD_CLR_ADDR                                  (GPIO_BASE + 0x0718u) // 5718
#define GPIO_SEC_EN0_ADDR                                      (GPIO_BASE + 0x0a00u) // 5A00
#define GPIO_SEC_EN0_SET_ADDR                                  (GPIO_BASE + 0x0a04u) // 5A04
#define GPIO_SEC_EN0_CLR_ADDR                                  (GPIO_BASE + 0x0a08u) // 5A08
#define GPIO_SEC_EN1_ADDR                                      (GPIO_BASE + 0x0a10u) // 5A10
#define GPIO_SEC_EN1_SET_ADDR                                  (GPIO_BASE + 0x0a14u) // 5A14
#define GPIO_SEC_EN1_CLR_ADDR                                  (GPIO_BASE + 0x0a18u) // 5A18
#define GPIO_SEC_EN2_ADDR                                      (GPIO_BASE + 0x0a20u) // 5A20
#define GPIO_SEC_EN2_SET_ADDR                                  (GPIO_BASE + 0x0a24u) // 5A24
#define GPIO_SEC_EN2_CLR_ADDR                                  (GPIO_BASE + 0x0a28u) // 5A28
#define GPIO_SEC_EN3_ADDR                                      (GPIO_BASE + 0x0a30u) // 5A30
#define GPIO_SEC_EN3_SET_ADDR                                  (GPIO_BASE + 0x0a34u) // 5A34
#define GPIO_SEC_EN3_CLR_ADDR                                  (GPIO_BASE + 0x0a38u) // 5A38




/* =====================================================================================

  ---GPIO_DIR0 (0x70005000 + 0x0000u)---

    CFG0[31..0]                  - (RW) GPIO_DIR register for GPIO0~GPIO31

 =====================================================================================*/
#define GPIO_DIR0_CFG0_ADDR                                    GPIO_DIR0_ADDR
#define GPIO_DIR0_CFG0_MASK                                    0xFFFFFFFFu                // CFG0[31..0]
#define GPIO_DIR0_CFG0_SHFT                                    0u

/* =====================================================================================

  ---GPIO_DIR0_SET (0x70005000 + 0x0004u)---

    CFG0[31..0]                  - (WO) GPIO_DIR register for GPIO0~GPIO31

 =====================================================================================*/
#define GPIO_DIR0_SET_CFG0_ADDR                                GPIO_DIR0_SET_ADDR
#define GPIO_DIR0_SET_CFG0_MASK                                0xFFFFFFFFu                // CFG0[31..0]
#define GPIO_DIR0_SET_CFG0_SHFT                                0u

/* =====================================================================================

  ---GPIO_DIR0_CLR (0x70005000 + 0x0008u)---

    CFG0[31..0]                  - (WO) GPIO_DIR register for GPIO0~GPIO31

 =====================================================================================*/
#define GPIO_DIR0_CLR_CFG0_ADDR                                GPIO_DIR0_CLR_ADDR
#define GPIO_DIR0_CLR_CFG0_MASK                                0xFFFFFFFFu                // CFG0[31..0]
#define GPIO_DIR0_CLR_CFG0_SHFT                                0u

/* =====================================================================================

  ---GPIO_DIR1 (0x70005000 + 0x0010u)---

    CFG1[31..0]                  - (RW) GPIO_DIR register for GPIO32~GPIO63

 =====================================================================================*/
#define GPIO_DIR1_CFG1_ADDR                                    GPIO_DIR1_ADDR
#define GPIO_DIR1_CFG1_MASK                                    0xFFFFFFFFu                // CFG1[31..0]
#define GPIO_DIR1_CFG1_SHFT                                    0u

/* =====================================================================================

  ---GPIO_DIR1_SET (0x70005000 + 0x0014u)---

    CFG1[31..0]                  - (WO) GPIO_DIR register for GPIO32~GPIO63

 =====================================================================================*/
#define GPIO_DIR1_SET_CFG1_ADDR                                GPIO_DIR1_SET_ADDR
#define GPIO_DIR1_SET_CFG1_MASK                                0xFFFFFFFFu                // CFG1[31..0]
#define GPIO_DIR1_SET_CFG1_SHFT                                0u

/* =====================================================================================

  ---GPIO_DIR1_CLR (0x70005000 + 0x0018u)---

    CFG1[31..0]                  - (WO) GPIO_DIR register for GPIO32~GPIO63

 =====================================================================================*/
#define GPIO_DIR1_CLR_CFG1_ADDR                                GPIO_DIR1_CLR_ADDR
#define GPIO_DIR1_CLR_CFG1_MASK                                0xFFFFFFFFu                // CFG1[31..0]
#define GPIO_DIR1_CLR_CFG1_SHFT                                0u

/* =====================================================================================

  ---GPIO_DIR2 (0x70005000 + 0x0020u)---

    CFG2[31..0]                  - (RW) GPIO_DIR register for GPIO64~GPIO95

 =====================================================================================*/
#define GPIO_DIR2_CFG2_ADDR                                    GPIO_DIR2_ADDR
#define GPIO_DIR2_CFG2_MASK                                    0xFFFFFFFFu                // CFG2[31..0]
#define GPIO_DIR2_CFG2_SHFT                                    0u

/* =====================================================================================

  ---GPIO_DIR2_SET (0x70005000 + 0x0024u)---

    CFG2[31..0]                  - (WO) GPIO_DIR register for GPIO64~GPIO95

 =====================================================================================*/
#define GPIO_DIR2_SET_CFG2_ADDR                                GPIO_DIR2_SET_ADDR
#define GPIO_DIR2_SET_CFG2_MASK                                0xFFFFFFFFu                // CFG2[31..0]
#define GPIO_DIR2_SET_CFG2_SHFT                                0u

/* =====================================================================================

  ---GPIO_DIR2_CLR (0x70005000 + 0x0028u)---

    CFG2[31..0]                  - (WO) GPIO_DIR register for GPIO64~GPIO95

 =====================================================================================*/
#define GPIO_DIR2_CLR_CFG2_ADDR                                GPIO_DIR2_CLR_ADDR
#define GPIO_DIR2_CLR_CFG2_MASK                                0xFFFFFFFFu                // CFG2[31..0]
#define GPIO_DIR2_CLR_CFG2_SHFT                                0u

/* =====================================================================================

  ---GPIO_DIR3 (0x70005000 + 0x0030u)---

    CFG3[7..0]                   - (RW) GPIO_DIR register for GPIO96~GPIO101; GPIO102~GPIO127: reserved
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_DIR3_CFG3_ADDR                                    GPIO_DIR3_ADDR
#define GPIO_DIR3_CFG3_MASK                                    0x000000FFu                // CFG3[7..0]
#define GPIO_DIR3_CFG3_SHFT                                    0u

/* =====================================================================================

  ---GPIO_DIR3_SET (0x70005000 + 0x0034u)---

    CFG3[7..0]                   - (WO) GPIO_DIR register for GPIO96~GPIO101; GPIO102~GPIO127: reserved
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_DIR3_SET_CFG3_ADDR                                GPIO_DIR3_SET_ADDR
#define GPIO_DIR3_SET_CFG3_MASK                                0x000000FFu                // CFG3[7..0]
#define GPIO_DIR3_SET_CFG3_SHFT                                0u

/* =====================================================================================

  ---GPIO_DIR3_CLR (0x70005000 + 0x0038u)---

    CFG3[7..0]                   - (WO) GPIO_DIR register for GPIO96~GPIO101; GPIO102~GPIO127: reserved
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_DIR3_CLR_CFG3_ADDR                                GPIO_DIR3_CLR_ADDR
#define GPIO_DIR3_CLR_CFG3_MASK                                0x000000FFu                // CFG3[7..0]
#define GPIO_DIR3_CLR_CFG3_SHFT                                0u

/* =====================================================================================

  ---GPIO_DOUT0 (0x70005000 + 0x0100u)---

    CFG0[31..0]                  - (RW) GPIO_DOUT register GPIO0~GPIO31

 =====================================================================================*/
#define GPIO_DOUT0_CFG0_ADDR                                   GPIO_DOUT0_ADDR
#define GPIO_DOUT0_CFG0_MASK                                   0xFFFFFFFFu                // CFG0[31..0]
#define GPIO_DOUT0_CFG0_SHFT                                   0u

/* =====================================================================================

  ---GPIO_DOUT0_SET (0x70005000 + 0x0104u)---

    CFG0[31..0]                  - (WO) GPIO_DOUT register GPIO0~GPIO31

 =====================================================================================*/
#define GPIO_DOUT0_SET_CFG0_ADDR                               GPIO_DOUT0_SET_ADDR
#define GPIO_DOUT0_SET_CFG0_MASK                               0xFFFFFFFFu                // CFG0[31..0]
#define GPIO_DOUT0_SET_CFG0_SHFT                               0u

/* =====================================================================================

  ---GPIO_DOUT0_CLR (0x70005000 + 0x0108u)---

    CFG0[31..0]                  - (WO) GPIO_DOUT register GPIO0~GPIO31

 =====================================================================================*/
#define GPIO_DOUT0_CLR_CFG0_ADDR                               GPIO_DOUT0_CLR_ADDR
#define GPIO_DOUT0_CLR_CFG0_MASK                               0xFFFFFFFFu                // CFG0[31..0]
#define GPIO_DOUT0_CLR_CFG0_SHFT                               0u

/* =====================================================================================

  ---GPIO_DOUT1 (0x70005000 + 0x0110u)---

    CFG1[31..0]                  - (RW) GPIO_DOUT register GPIO32~GPIO63

 =====================================================================================*/
#define GPIO_DOUT1_CFG1_ADDR                                   GPIO_DOUT1_ADDR
#define GPIO_DOUT1_CFG1_MASK                                   0xFFFFFFFFu                // CFG1[31..0]
#define GPIO_DOUT1_CFG1_SHFT                                   0u

/* =====================================================================================

  ---GPIO_DOUT1_SET (0x70005000 + 0x0114u)---

    CFG1[31..0]                  - (WO) GPIO_DOUT register GPIO32~GPIO63

 =====================================================================================*/
#define GPIO_DOUT1_SET_CFG1_ADDR                               GPIO_DOUT1_SET_ADDR
#define GPIO_DOUT1_SET_CFG1_MASK                               0xFFFFFFFFu                // CFG1[31..0]
#define GPIO_DOUT1_SET_CFG1_SHFT                               0u

/* =====================================================================================

  ---GPIO_DOUT1_CLR (0x70005000 + 0x0118u)---

    CFG1[31..0]                  - (WO) GPIO_DOUT register GPIO32~GPIO63

 =====================================================================================*/
#define GPIO_DOUT1_CLR_CFG1_ADDR                               GPIO_DOUT1_CLR_ADDR
#define GPIO_DOUT1_CLR_CFG1_MASK                               0xFFFFFFFFu                // CFG1[31..0]
#define GPIO_DOUT1_CLR_CFG1_SHFT                               0u

/* =====================================================================================

  ---GPIO_DOUT2 (0x70005000 + 0x0120u)---

    CFG2[31..0]                  - (RW) GPIO_DOUT register GPIO64~GPIO95

 =====================================================================================*/
#define GPIO_DOUT2_CFG2_ADDR                                   GPIO_DOUT2_ADDR
#define GPIO_DOUT2_CFG2_MASK                                   0xFFFFFFFFu                // CFG2[31..0]
#define GPIO_DOUT2_CFG2_SHFT                                   0u

/* =====================================================================================

  ---GPIO_DOUT2_SET (0x70005000 + 0x0124u)---

    CFG2[31..0]                  - (WO) GPIO_DOUT register GPIO64~GPIO95

 =====================================================================================*/
#define GPIO_DOUT2_SET_CFG2_ADDR                               GPIO_DOUT2_SET_ADDR
#define GPIO_DOUT2_SET_CFG2_MASK                               0xFFFFFFFFu                // CFG2[31..0]
#define GPIO_DOUT2_SET_CFG2_SHFT                               0u

/* =====================================================================================

  ---GPIO_DOUT2_CLR (0x70005000 + 0x0128u)---

    CFG2[31..0]                  - (WO) GPIO_DOUT register GPIO64~GPIO95

 =====================================================================================*/
#define GPIO_DOUT2_CLR_CFG2_ADDR                               GPIO_DOUT2_CLR_ADDR
#define GPIO_DOUT2_CLR_CFG2_MASK                               0xFFFFFFFFu                // CFG2[31..0]
#define GPIO_DOUT2_CLR_CFG2_SHFT                               0u

/* =====================================================================================

  ---GPIO_DOUT3 (0x70005000 + 0x0130u)---

    CFG3[7..0]                   - (RW) GPIO_DOUT register GPIO96~GPIO101; GPIO102~GPIO127: reserved
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_DOUT3_CFG3_ADDR                                   GPIO_DOUT3_ADDR
#define GPIO_DOUT3_CFG3_MASK                                   0x000000FFu                // CFG3[7..0]
#define GPIO_DOUT3_CFG3_SHFT                                   0u

/* =====================================================================================

  ---GPIO_DOUT3_SET (0x70005000 + 0x0134u)---

    CFG3[7..0]                   - (WO) GPIO_DOUT register GPIO96~GPIO101; GPIO102~GPIO127: reserved
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_DOUT3_SET_CFG3_ADDR                               GPIO_DOUT3_SET_ADDR
#define GPIO_DOUT3_SET_CFG3_MASK                               0x000000FFu                // CFG3[7..0]
#define GPIO_DOUT3_SET_CFG3_SHFT                               0u

/* =====================================================================================

  ---GPIO_DOUT3_CLR (0x70005000 + 0x0138u)---

    CFG3[7..0]                   - (WO) GPIO_DOUT register GPIO96~GPIO101; GPIO102~GPIO127: reserved
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_DOUT3_CLR_CFG3_ADDR                               GPIO_DOUT3_CLR_ADDR
#define GPIO_DOUT3_CLR_CFG3_MASK                               0x000000FFu                // CFG3[7..0]
#define GPIO_DOUT3_CLR_CFG3_SHFT                               0u

/* =====================================================================================

  ---GPIO_DIN0 (0x70005000 + 0x0200u)---

    DATA0[31..0]                 - (RU) GPIO_DIN for GPIO0~GPIO31

 =====================================================================================*/
#define GPIO_DIN0_DATA0_ADDR                                   GPIO_DIN0_ADDR
#define GPIO_DIN0_DATA0_MASK                                   0xFFFFFFFFu                // DATA0[31..0]
#define GPIO_DIN0_DATA0_SHFT                                   0u

/* =====================================================================================

  ---GPIO_DIN1 (0x70005000 + 0x0210u)---

    DATA1[31..0]                 - (RU) GPIO_DIN for GPIO32~GPIO63

 =====================================================================================*/
#define GPIO_DIN1_DATA1_ADDR                                   GPIO_DIN1_ADDR
#define GPIO_DIN1_DATA1_MASK                                   0xFFFFFFFFu                // DATA1[31..0]
#define GPIO_DIN1_DATA1_SHFT                                   0u

/* =====================================================================================

  ---GPIO_DIN2 (0x70005000 + 0x0220u)---

    DATA2[31..0]                 - (RU) GPIO_DIN for GPIO64~GPIO95

 =====================================================================================*/
#define GPIO_DIN2_DATA2_ADDR                                   GPIO_DIN2_ADDR
#define GPIO_DIN2_DATA2_MASK                                   0xFFFFFFFFu                // DATA2[31..0]
#define GPIO_DIN2_DATA2_SHFT                                   0u

/* =====================================================================================

  ---GPIO_DIN3 (0x70005000 + 0x0230u)---

    DATA3[7..0]                  - (RU) GPIO_DIN for GPIO96~GPIO101; GPIO102~GPIO127: reserved
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_DIN3_DATA3_ADDR                                   GPIO_DIN3_ADDR
#define GPIO_DIN3_DATA3_MASK                                   0x000000FFu                // DATA3[7..0]
#define GPIO_DIN3_DATA3_SHFT                                   0u

/* =====================================================================================

  ---GPIO_MODE0 (0x70005000 + 0x0300u)---

    GPIO0[2..0]                  - (RW) Aux mode of PAD_GPIO_L0
    RESERVED3[3]                 - (RO) Reserved bits
    GPIO1[6..4]                  - (RW) Aux mode of PAD_GPIO_L1
    RESERVED7[7]                 - (RO) Reserved bits
    GPIO2[10..8]                 - (RW) Aux mode of PAD_GPIO_L2
    RESERVED11[11]               - (RO) Reserved bits
    GPIO3[14..12]                - (RW) Aux mode of PAD_GPIO_L3
    RESERVED15[15]               - (RO) Reserved bits
    GPIO4[18..16]                - (RW) Aux mode of PAD_GPIO_L4
    RESERVED19[19]               - (RO) Reserved bits
    GPIO5[22..20]                - (RW) Aux mode of PAD_GPIO_L5
    RESERVED23[23]               - (RO) Reserved bits
    GPIO6[26..24]                - (RW) Aux mode of PAD_GPIO_L6
    RESERVED27[27]               - (RO) Reserved bits
    GPIO7[30..28]                - (RW) Aux mode of PAD_GPIO_L7
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_MODE0_GPIO7_ADDR                                  GPIO_MODE0_ADDR
#define GPIO_MODE0_GPIO7_MASK                                  0x70000000u                // GPIO7[30..28]
#define GPIO_MODE0_GPIO7_SHFT                                  28u
#define GPIO_MODE0_GPIO6_ADDR                                  GPIO_MODE0_ADDR
#define GPIO_MODE0_GPIO6_MASK                                  0x07000000u                // GPIO6[26..24]
#define GPIO_MODE0_GPIO6_SHFT                                  24u
#define GPIO_MODE0_GPIO5_ADDR                                  GPIO_MODE0_ADDR
#define GPIO_MODE0_GPIO5_MASK                                  0x00700000u                // GPIO5[22..20]
#define GPIO_MODE0_GPIO5_SHFT                                  20u
#define GPIO_MODE0_GPIO4_ADDR                                  GPIO_MODE0_ADDR
#define GPIO_MODE0_GPIO4_MASK                                  0x00070000u                // GPIO4[18..16]
#define GPIO_MODE0_GPIO4_SHFT                                  16u
#define GPIO_MODE0_GPIO3_ADDR                                  GPIO_MODE0_ADDR
#define GPIO_MODE0_GPIO3_MASK                                  0x00007000u                // GPIO3[14..12]
#define GPIO_MODE0_GPIO3_SHFT                                  12u
#define GPIO_MODE0_GPIO2_ADDR                                  GPIO_MODE0_ADDR
#define GPIO_MODE0_GPIO2_MASK                                  0x00000700u                // GPIO2[10..8]
#define GPIO_MODE0_GPIO2_SHFT                                  8u
#define GPIO_MODE0_GPIO1_ADDR                                  GPIO_MODE0_ADDR
#define GPIO_MODE0_GPIO1_MASK                                  0x00000070u                // GPIO1[6..4]
#define GPIO_MODE0_GPIO1_SHFT                                  4u
#define GPIO_MODE0_GPIO0_ADDR                                  GPIO_MODE0_ADDR
#define GPIO_MODE0_GPIO0_MASK                                  0x00000007u                // GPIO0[2..0]
#define GPIO_MODE0_GPIO0_SHFT                                  0u

/* =====================================================================================

  ---GPIO_MODE0_SET (0x70005000 + 0x0304u)---

    GPIO0[2..0]                  - (WO) Bitwise SET of Aux mode of PAD_GPIO_L0
    RESERVED3[3]                 - (RO) Reserved bits
    GPIO1[6..4]                  - (WO) Bitwise SET of Aux mode of PAD_GPIO_L1
    RESERVED7[7]                 - (RO) Reserved bits
    GPIO2[10..8]                 - (WO) Bitwise SET of Aux mode of PAD_GPIO_L2
    RESERVED11[11]               - (RO) Reserved bits
    GPIO3[14..12]                - (WO) Bitwise SET of Aux mode of PAD_GPIO_L3
    RESERVED15[15]               - (RO) Reserved bits
    GPIO4[18..16]                - (WO) Bitwise SET of Aux mode of PAD_GPIO_L4
    RESERVED19[19]               - (RO) Reserved bits
    GPIO5[22..20]                - (WO) Bitwise SET of Aux mode of PAD_GPIO_L5
    RESERVED23[23]               - (RO) Reserved bits
    GPIO6[26..24]                - (WO) Bitwise SET of Aux mode of PAD_GPIO_L6
    RESERVED27[27]               - (RO) Reserved bits
    GPIO7[30..28]                - (WO) Bitwise SET of Aux mode of PAD_GPIO_L7
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_MODE0_SET_GPIO7_ADDR                              GPIO_MODE0_SET_ADDR
#define GPIO_MODE0_SET_GPIO7_MASK                              0x70000000u                // GPIO7[30..28]
#define GPIO_MODE0_SET_GPIO7_SHFT                              28u
#define GPIO_MODE0_SET_GPIO6_ADDR                              GPIO_MODE0_SET_ADDR
#define GPIO_MODE0_SET_GPIO6_MASK                              0x07000000u                // GPIO6[26..24]
#define GPIO_MODE0_SET_GPIO6_SHFT                              24u
#define GPIO_MODE0_SET_GPIO5_ADDR                              GPIO_MODE0_SET_ADDR
#define GPIO_MODE0_SET_GPIO5_MASK                              0x00700000u                // GPIO5[22..20]
#define GPIO_MODE0_SET_GPIO5_SHFT                              20u
#define GPIO_MODE0_SET_GPIO4_ADDR                              GPIO_MODE0_SET_ADDR
#define GPIO_MODE0_SET_GPIO4_MASK                              0x00070000u                // GPIO4[18..16]
#define GPIO_MODE0_SET_GPIO4_SHFT                              16u
#define GPIO_MODE0_SET_GPIO3_ADDR                              GPIO_MODE0_SET_ADDR
#define GPIO_MODE0_SET_GPIO3_MASK                              0x00007000u                // GPIO3[14..12]
#define GPIO_MODE0_SET_GPIO3_SHFT                              12u
#define GPIO_MODE0_SET_GPIO2_ADDR                              GPIO_MODE0_SET_ADDR
#define GPIO_MODE0_SET_GPIO2_MASK                              0x00000700u                // GPIO2[10..8]
#define GPIO_MODE0_SET_GPIO2_SHFT                              8u
#define GPIO_MODE0_SET_GPIO1_ADDR                              GPIO_MODE0_SET_ADDR
#define GPIO_MODE0_SET_GPIO1_MASK                              0x00000070u                // GPIO1[6..4]
#define GPIO_MODE0_SET_GPIO1_SHFT                              4u
#define GPIO_MODE0_SET_GPIO0_ADDR                              GPIO_MODE0_SET_ADDR
#define GPIO_MODE0_SET_GPIO0_MASK                              0x00000007u                // GPIO0[2..0]
#define GPIO_MODE0_SET_GPIO0_SHFT                              0u

/* =====================================================================================

  ---GPIO_MODE0_CLR (0x70005000 + 0x0308u)---

    GPIO0[2..0]                  - (WO) Bitwise CLR of Aux mode of PAD_GPIO_L0
    RESERVED3[3]                 - (RO) Reserved bits
    GPIO1[6..4]                  - (WO) Bitwise CLR of Aux mode of PAD_GPIO_L1
    RESERVED7[7]                 - (RO) Reserved bits
    GPIO2[10..8]                 - (WO) Bitwise CLR of Aux mode of PAD_GPIO_L2
    RESERVED11[11]               - (RO) Reserved bits
    GPIO3[14..12]                - (WO) Bitwise CLR of Aux mode of PAD_GPIO_L3
    RESERVED15[15]               - (RO) Reserved bits
    GPIO4[18..16]                - (WO) Bitwise CLR of Aux mode of PAD_GPIO_L4
    RESERVED19[19]               - (RO) Reserved bits
    GPIO5[22..20]                - (WO) Bitwise CLR of Aux mode of PAD_GPIO_L5
    RESERVED23[23]               - (RO) Reserved bits
    GPIO6[26..24]                - (WO) Bitwise CLR of Aux mode of PAD_GPIO_L6
    RESERVED27[27]               - (RO) Reserved bits
    GPIO7[30..28]                - (WO) Bitwise CLR of Aux mode of PAD_GPIO_L7
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_MODE0_CLR_GPIO7_ADDR                              GPIO_MODE0_CLR_ADDR
#define GPIO_MODE0_CLR_GPIO7_MASK                              0x70000000u                // GPIO7[30..28]
#define GPIO_MODE0_CLR_GPIO7_SHFT                              28u
#define GPIO_MODE0_CLR_GPIO6_ADDR                              GPIO_MODE0_CLR_ADDR
#define GPIO_MODE0_CLR_GPIO6_MASK                              0x07000000u                // GPIO6[26..24]
#define GPIO_MODE0_CLR_GPIO6_SHFT                              24u
#define GPIO_MODE0_CLR_GPIO5_ADDR                              GPIO_MODE0_CLR_ADDR
#define GPIO_MODE0_CLR_GPIO5_MASK                              0x00700000u                // GPIO5[22..20]
#define GPIO_MODE0_CLR_GPIO5_SHFT                              20u
#define GPIO_MODE0_CLR_GPIO4_ADDR                              GPIO_MODE0_CLR_ADDR
#define GPIO_MODE0_CLR_GPIO4_MASK                              0x00070000u                // GPIO4[18..16]
#define GPIO_MODE0_CLR_GPIO4_SHFT                              16u
#define GPIO_MODE0_CLR_GPIO3_ADDR                              GPIO_MODE0_CLR_ADDR
#define GPIO_MODE0_CLR_GPIO3_MASK                              0x00007000u                // GPIO3[14..12]
#define GPIO_MODE0_CLR_GPIO3_SHFT                              12u
#define GPIO_MODE0_CLR_GPIO2_ADDR                              GPIO_MODE0_CLR_ADDR
#define GPIO_MODE0_CLR_GPIO2_MASK                              0x00000700u                // GPIO2[10..8]
#define GPIO_MODE0_CLR_GPIO2_SHFT                              8u
#define GPIO_MODE0_CLR_GPIO1_ADDR                              GPIO_MODE0_CLR_ADDR
#define GPIO_MODE0_CLR_GPIO1_MASK                              0x00000070u                // GPIO1[6..4]
#define GPIO_MODE0_CLR_GPIO1_SHFT                              4u
#define GPIO_MODE0_CLR_GPIO0_ADDR                              GPIO_MODE0_CLR_ADDR
#define GPIO_MODE0_CLR_GPIO0_MASK                              0x00000007u                // GPIO0[2..0]
#define GPIO_MODE0_CLR_GPIO0_SHFT                              0u

/* =====================================================================================

  ---GPIO_MODE0_MOD (0x70005000 + 0x030cu)---

    GPIO0[3..0]                  - (WO) Alternative way to set up Aux mode of PAD_GPIO_L0
    GPIO1[7..4]                  - (WO) Alternative way to set up Aux mode of PAD_GPIO_L1
    GPIO2[11..8]                 - (WO) Alternative way to set up Aux mode of PAD_GPIO_L2
    GPIO3[15..12]                - (WO) Alternative way to set up Aux mode of PAD_GPIO_L3
    GPIO4[19..16]                - (WO) Alternative way to set up Aux mode of PAD_GPIO_L4
    GPIO5[23..20]                - (WO) Alternative way to set up Aux mode of PAD_GPIO_L5
    GPIO6[27..24]                - (WO) Alternative way to set up Aux mode of PAD_GPIO_L6
    GPIO7[31..28]                - (WO) Alternative way to set up Aux mode of PAD_GPIO_L7

 =====================================================================================*/
#define GPIO_MODE0_MOD_GPIO7_ADDR                              GPIO_MODE0_MOD_ADDR
#define GPIO_MODE0_MOD_GPIO7_MASK                              0xF0000000u                // GPIO7[31..28]
#define GPIO_MODE0_MOD_GPIO7_SHFT                              28u
#define GPIO_MODE0_MOD_GPIO6_ADDR                              GPIO_MODE0_MOD_ADDR
#define GPIO_MODE0_MOD_GPIO6_MASK                              0x0F000000u                // GPIO6[27..24]
#define GPIO_MODE0_MOD_GPIO6_SHFT                              24u
#define GPIO_MODE0_MOD_GPIO5_ADDR                              GPIO_MODE0_MOD_ADDR
#define GPIO_MODE0_MOD_GPIO5_MASK                              0x00F00000u                // GPIO5[23..20]
#define GPIO_MODE0_MOD_GPIO5_SHFT                              20u
#define GPIO_MODE0_MOD_GPIO4_ADDR                              GPIO_MODE0_MOD_ADDR
#define GPIO_MODE0_MOD_GPIO4_MASK                              0x000F0000u                // GPIO4[19..16]
#define GPIO_MODE0_MOD_GPIO4_SHFT                              16u
#define GPIO_MODE0_MOD_GPIO3_ADDR                              GPIO_MODE0_MOD_ADDR
#define GPIO_MODE0_MOD_GPIO3_MASK                              0x0000F000u                // GPIO3[15..12]
#define GPIO_MODE0_MOD_GPIO3_SHFT                              12u
#define GPIO_MODE0_MOD_GPIO2_ADDR                              GPIO_MODE0_MOD_ADDR
#define GPIO_MODE0_MOD_GPIO2_MASK                              0x00000F00u                // GPIO2[11..8]
#define GPIO_MODE0_MOD_GPIO2_SHFT                              8u
#define GPIO_MODE0_MOD_GPIO1_ADDR                              GPIO_MODE0_MOD_ADDR
#define GPIO_MODE0_MOD_GPIO1_MASK                              0x000000F0u                // GPIO1[7..4]
#define GPIO_MODE0_MOD_GPIO1_SHFT                              4u
#define GPIO_MODE0_MOD_GPIO0_ADDR                              GPIO_MODE0_MOD_ADDR
#define GPIO_MODE0_MOD_GPIO0_MASK                              0x0000000Fu                // GPIO0[3..0]
#define GPIO_MODE0_MOD_GPIO0_SHFT                              0u

/* =====================================================================================

  ---GPIO_MODE1 (0x70005000 + 0x0310u)---

    GPIO8[2..0]                  - (RW) Aux mode of PAD_GPIO_L8
    RESERVED3[3]                 - (RO) Reserved bits
    GPIO9[6..4]                  - (RW) Aux mode of PAD_GPIO_L9
    RESERVED7[7]                 - (RO) Reserved bits
    GPIO10[10..8]                - (RW) Aux mode of PAD_GPIO_L10
    RESERVED11[11]               - (RO) Reserved bits
    GPIO11[14..12]               - (RW) Aux mode of PAD_GPIO_L11
    RESERVED15[15]               - (RO) Reserved bits
    GPIO12[18..16]               - (RW) Aux mode of PAD_GPIO_L12
    RESERVED19[19]               - (RO) Reserved bits
    GPIO13[22..20]               - (RW) Aux mode of PAD_GPIO_L13
    RESERVED23[23]               - (RO) Reserved bits
    GPIO14[26..24]               - (RW) Aux mode of PAD_GPIO_L14
    RESERVED27[27]               - (RO) Reserved bits
    GPIO15[30..28]               - (RW) Aux mode of PAD_GPIO_L15
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_MODE1_GPIO15_ADDR                                 GPIO_MODE1_ADDR
#define GPIO_MODE1_GPIO15_MASK                                 0x70000000u                // GPIO15[30..28]
#define GPIO_MODE1_GPIO15_SHFT                                 28u
#define GPIO_MODE1_GPIO14_ADDR                                 GPIO_MODE1_ADDR
#define GPIO_MODE1_GPIO14_MASK                                 0x07000000u                // GPIO14[26..24]
#define GPIO_MODE1_GPIO14_SHFT                                 24u
#define GPIO_MODE1_GPIO13_ADDR                                 GPIO_MODE1_ADDR
#define GPIO_MODE1_GPIO13_MASK                                 0x00700000u                // GPIO13[22..20]
#define GPIO_MODE1_GPIO13_SHFT                                 20u
#define GPIO_MODE1_GPIO12_ADDR                                 GPIO_MODE1_ADDR
#define GPIO_MODE1_GPIO12_MASK                                 0x00070000u                // GPIO12[18..16]
#define GPIO_MODE1_GPIO12_SHFT                                 16u
#define GPIO_MODE1_GPIO11_ADDR                                 GPIO_MODE1_ADDR
#define GPIO_MODE1_GPIO11_MASK                                 0x00007000u                // GPIO11[14..12]
#define GPIO_MODE1_GPIO11_SHFT                                 12u
#define GPIO_MODE1_GPIO10_ADDR                                 GPIO_MODE1_ADDR
#define GPIO_MODE1_GPIO10_MASK                                 0x00000700u                // GPIO10[10..8]
#define GPIO_MODE1_GPIO10_SHFT                                 8u
#define GPIO_MODE1_GPIO9_ADDR                                  GPIO_MODE1_ADDR
#define GPIO_MODE1_GPIO9_MASK                                  0x00000070u                // GPIO9[6..4]
#define GPIO_MODE1_GPIO9_SHFT                                  4u
#define GPIO_MODE1_GPIO8_ADDR                                  GPIO_MODE1_ADDR
#define GPIO_MODE1_GPIO8_MASK                                  0x00000007u                // GPIO8[2..0]
#define GPIO_MODE1_GPIO8_SHFT                                  0u

/* =====================================================================================

  ---GPIO_MODE1_SET (0x70005000 + 0x0314u)---

    GPIO8[2..0]                  - (WO) Bitwise SET of Aux mode of PAD_GPIO_L8
    RESERVED3[3]                 - (RO) Reserved bits
    GPIO9[6..4]                  - (WO) Bitwise SET of Aux mode of PAD_GPIO_L9
    RESERVED7[7]                 - (RO) Reserved bits
    GPIO10[10..8]                - (WO) Bitwise SET of Aux mode of PAD_GPIO_L10
    RESERVED11[11]               - (RO) Reserved bits
    GPIO11[14..12]               - (WO) Bitwise SET of Aux mode of PAD_GPIO_L11
    RESERVED15[15]               - (RO) Reserved bits
    GPIO12[18..16]               - (WO) Bitwise SET of Aux mode of PAD_GPIO_L12
    RESERVED19[19]               - (RO) Reserved bits
    GPIO13[22..20]               - (WO) Bitwise SET of Aux mode of PAD_GPIO_L13
    RESERVED23[23]               - (RO) Reserved bits
    GPIO14[26..24]               - (WO) Bitwise SET of Aux mode of PAD_GPIO_L14
    RESERVED27[27]               - (RO) Reserved bits
    GPIO15[30..28]               - (WO) Bitwise SET of Aux mode of PAD_GPIO_L15
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_MODE1_SET_GPIO15_ADDR                             GPIO_MODE1_SET_ADDR
#define GPIO_MODE1_SET_GPIO15_MASK                             0x70000000u                // GPIO15[30..28]
#define GPIO_MODE1_SET_GPIO15_SHFT                             28u
#define GPIO_MODE1_SET_GPIO14_ADDR                             GPIO_MODE1_SET_ADDR
#define GPIO_MODE1_SET_GPIO14_MASK                             0x07000000u                // GPIO14[26..24]
#define GPIO_MODE1_SET_GPIO14_SHFT                             24u
#define GPIO_MODE1_SET_GPIO13_ADDR                             GPIO_MODE1_SET_ADDR
#define GPIO_MODE1_SET_GPIO13_MASK                             0x00700000u                // GPIO13[22..20]
#define GPIO_MODE1_SET_GPIO13_SHFT                             20u
#define GPIO_MODE1_SET_GPIO12_ADDR                             GPIO_MODE1_SET_ADDR
#define GPIO_MODE1_SET_GPIO12_MASK                             0x00070000u                // GPIO12[18..16]
#define GPIO_MODE1_SET_GPIO12_SHFT                             16u
#define GPIO_MODE1_SET_GPIO11_ADDR                             GPIO_MODE1_SET_ADDR
#define GPIO_MODE1_SET_GPIO11_MASK                             0x00007000u                // GPIO11[14..12]
#define GPIO_MODE1_SET_GPIO11_SHFT                             12u
#define GPIO_MODE1_SET_GPIO10_ADDR                             GPIO_MODE1_SET_ADDR
#define GPIO_MODE1_SET_GPIO10_MASK                             0x00000700u                // GPIO10[10..8]
#define GPIO_MODE1_SET_GPIO10_SHFT                             8u
#define GPIO_MODE1_SET_GPIO9_ADDR                              GPIO_MODE1_SET_ADDR
#define GPIO_MODE1_SET_GPIO9_MASK                              0x00000070u                // GPIO9[6..4]
#define GPIO_MODE1_SET_GPIO9_SHFT                              4u
#define GPIO_MODE1_SET_GPIO8_ADDR                              GPIO_MODE1_SET_ADDR
#define GPIO_MODE1_SET_GPIO8_MASK                              0x00000007u                // GPIO8[2..0]
#define GPIO_MODE1_SET_GPIO8_SHFT                              0u

/* =====================================================================================

  ---GPIO_MODE1_CLR (0x70005000 + 0x0318u)---

    GPIO8[2..0]                  - (WO) Bitwise CLR of Aux mode of PAD_GPIO_L8
    RESERVED3[3]                 - (RO) Reserved bits
    GPIO9[6..4]                  - (WO) Bitwise CLR of Aux mode of PAD_GPIO_L9
    RESERVED7[7]                 - (RO) Reserved bits
    GPIO10[10..8]                - (WO) Bitwise CLR of Aux mode of PAD_GPIO_L10
    RESERVED11[11]               - (RO) Reserved bits
    GPIO11[14..12]               - (WO) Bitwise CLR of Aux mode of PAD_GPIO_L11
    RESERVED15[15]               - (RO) Reserved bits
    GPIO12[18..16]               - (WO) Bitwise CLR of Aux mode of PAD_GPIO_L12
    RESERVED19[19]               - (RO) Reserved bits
    GPIO13[22..20]               - (WO) Bitwise CLR of Aux mode of PAD_GPIO_L13
    RESERVED23[23]               - (RO) Reserved bits
    GPIO14[26..24]               - (WO) Bitwise CLR of Aux mode of PAD_GPIO_L14
    RESERVED27[27]               - (RO) Reserved bits
    GPIO15[30..28]               - (WO) Bitwise CLR of Aux mode of PAD_GPIO_L15
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_MODE1_CLR_GPIO15_ADDR                             GPIO_MODE1_CLR_ADDR
#define GPIO_MODE1_CLR_GPIO15_MASK                             0x70000000u                // GPIO15[30..28]
#define GPIO_MODE1_CLR_GPIO15_SHFT                             28u
#define GPIO_MODE1_CLR_GPIO14_ADDR                             GPIO_MODE1_CLR_ADDR
#define GPIO_MODE1_CLR_GPIO14_MASK                             0x07000000u                // GPIO14[26..24]
#define GPIO_MODE1_CLR_GPIO14_SHFT                             24u
#define GPIO_MODE1_CLR_GPIO13_ADDR                             GPIO_MODE1_CLR_ADDR
#define GPIO_MODE1_CLR_GPIO13_MASK                             0x00700000u                // GPIO13[22..20]
#define GPIO_MODE1_CLR_GPIO13_SHFT                             20u
#define GPIO_MODE1_CLR_GPIO12_ADDR                             GPIO_MODE1_CLR_ADDR
#define GPIO_MODE1_CLR_GPIO12_MASK                             0x00070000u                // GPIO12[18..16]
#define GPIO_MODE1_CLR_GPIO12_SHFT                             16u
#define GPIO_MODE1_CLR_GPIO11_ADDR                             GPIO_MODE1_CLR_ADDR
#define GPIO_MODE1_CLR_GPIO11_MASK                             0x00007000u                // GPIO11[14..12]
#define GPIO_MODE1_CLR_GPIO11_SHFT                             12u
#define GPIO_MODE1_CLR_GPIO10_ADDR                             GPIO_MODE1_CLR_ADDR
#define GPIO_MODE1_CLR_GPIO10_MASK                             0x00000700u                // GPIO10[10..8]
#define GPIO_MODE1_CLR_GPIO10_SHFT                             8u
#define GPIO_MODE1_CLR_GPIO9_ADDR                              GPIO_MODE1_CLR_ADDR
#define GPIO_MODE1_CLR_GPIO9_MASK                              0x00000070u                // GPIO9[6..4]
#define GPIO_MODE1_CLR_GPIO9_SHFT                              4u
#define GPIO_MODE1_CLR_GPIO8_ADDR                              GPIO_MODE1_CLR_ADDR
#define GPIO_MODE1_CLR_GPIO8_MASK                              0x00000007u                // GPIO8[2..0]
#define GPIO_MODE1_CLR_GPIO8_SHFT                              0u

/* =====================================================================================

  ---GPIO_MODE1_MOD (0x70005000 + 0x031cu)---

    GPIO8[3..0]                  - (WO) Alternative way to set up Aux mode of PAD_GPIO_L8
    GPIO9[7..4]                  - (WO) Alternative way to set up Aux mode of PAD_GPIO_L9
    GPIO10[11..8]                - (WO) Alternative way to set up Aux mode of PAD_GPIO_L10
    GPIO11[15..12]               - (WO) Alternative way to set up Aux mode of PAD_GPIO_L11
    GPIO12[19..16]               - (WO) Alternative way to set up Aux mode of PAD_GPIO_L12
    GPIO13[23..20]               - (WO) Alternative way to set up Aux mode of PAD_GPIO_L13
    GPIO14[27..24]               - (WO) Alternative way to set up Aux mode of PAD_GPIO_L14
    GPIO15[31..28]               - (WO) Alternative way to set up Aux mode of PAD_GPIO_L15

 =====================================================================================*/
#define GPIO_MODE1_MOD_GPIO15_ADDR                             GPIO_MODE1_MOD_ADDR
#define GPIO_MODE1_MOD_GPIO15_MASK                             0xF0000000u                // GPIO15[31..28]
#define GPIO_MODE1_MOD_GPIO15_SHFT                             28u
#define GPIO_MODE1_MOD_GPIO14_ADDR                             GPIO_MODE1_MOD_ADDR
#define GPIO_MODE1_MOD_GPIO14_MASK                             0x0F000000u                // GPIO14[27..24]
#define GPIO_MODE1_MOD_GPIO14_SHFT                             24u
#define GPIO_MODE1_MOD_GPIO13_ADDR                             GPIO_MODE1_MOD_ADDR
#define GPIO_MODE1_MOD_GPIO13_MASK                             0x00F00000u                // GPIO13[23..20]
#define GPIO_MODE1_MOD_GPIO13_SHFT                             20u
#define GPIO_MODE1_MOD_GPIO12_ADDR                             GPIO_MODE1_MOD_ADDR
#define GPIO_MODE1_MOD_GPIO12_MASK                             0x000F0000u                // GPIO12[19..16]
#define GPIO_MODE1_MOD_GPIO12_SHFT                             16u
#define GPIO_MODE1_MOD_GPIO11_ADDR                             GPIO_MODE1_MOD_ADDR
#define GPIO_MODE1_MOD_GPIO11_MASK                             0x0000F000u                // GPIO11[15..12]
#define GPIO_MODE1_MOD_GPIO11_SHFT                             12u
#define GPIO_MODE1_MOD_GPIO10_ADDR                             GPIO_MODE1_MOD_ADDR
#define GPIO_MODE1_MOD_GPIO10_MASK                             0x00000F00u                // GPIO10[11..8]
#define GPIO_MODE1_MOD_GPIO10_SHFT                             8u
#define GPIO_MODE1_MOD_GPIO9_ADDR                              GPIO_MODE1_MOD_ADDR
#define GPIO_MODE1_MOD_GPIO9_MASK                              0x000000F0u                // GPIO9[7..4]
#define GPIO_MODE1_MOD_GPIO9_SHFT                              4u
#define GPIO_MODE1_MOD_GPIO8_ADDR                              GPIO_MODE1_MOD_ADDR
#define GPIO_MODE1_MOD_GPIO8_MASK                              0x0000000Fu                // GPIO8[3..0]
#define GPIO_MODE1_MOD_GPIO8_SHFT                              0u

/* =====================================================================================

  ---GPIO_MODE2 (0x70005000 + 0x0320u)---

    GPIO16[2..0]                 - (RW) Aux mode of PAD_GPIO_L16
    RESERVED3[3]                 - (RO) Reserved bits
    GPIO17[6..4]                 - (RW) Aux mode of PAD_GPIO_L17
    RESERVED7[7]                 - (RO) Reserved bits
    GPIO18[10..8]                - (RW) Aux mode of PAD_GPIO_L18
    RESERVED11[11]               - (RO) Reserved bits
    GPIO19[14..12]               - (RW) Aux mode of PAD_GPIO_L19
    RESERVED15[15]               - (RO) Reserved bits
    GPIO20[18..16]               - (RW) Aux mode of PAD_GPIO_L20
    RESERVED19[19]               - (RO) Reserved bits
    GPIO21[22..20]               - (RW) Aux mode of PAD_GPIO_BL0
    RESERVED23[23]               - (RO) Reserved bits
    GPIO22[26..24]               - (RW) Aux mode of PAD_GPIO_BL1
    RESERVED27[27]               - (RO) Reserved bits
    GPIO23[30..28]               - (RW) Aux mode of PAD_GPIO_BL2
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_MODE2_GPIO23_ADDR                                 GPIO_MODE2_ADDR
#define GPIO_MODE2_GPIO23_MASK                                 0x70000000u                // GPIO23[30..28]
#define GPIO_MODE2_GPIO23_SHFT                                 28u
#define GPIO_MODE2_GPIO22_ADDR                                 GPIO_MODE2_ADDR
#define GPIO_MODE2_GPIO22_MASK                                 0x07000000u                // GPIO22[26..24]
#define GPIO_MODE2_GPIO22_SHFT                                 24u
#define GPIO_MODE2_GPIO21_ADDR                                 GPIO_MODE2_ADDR
#define GPIO_MODE2_GPIO21_MASK                                 0x00700000u                // GPIO21[22..20]
#define GPIO_MODE2_GPIO21_SHFT                                 20u
#define GPIO_MODE2_GPIO20_ADDR                                 GPIO_MODE2_ADDR
#define GPIO_MODE2_GPIO20_MASK                                 0x00070000u                // GPIO20[18..16]
#define GPIO_MODE2_GPIO20_SHFT                                 16u
#define GPIO_MODE2_GPIO19_ADDR                                 GPIO_MODE2_ADDR
#define GPIO_MODE2_GPIO19_MASK                                 0x00007000u                // GPIO19[14..12]
#define GPIO_MODE2_GPIO19_SHFT                                 12u
#define GPIO_MODE2_GPIO18_ADDR                                 GPIO_MODE2_ADDR
#define GPIO_MODE2_GPIO18_MASK                                 0x00000700u                // GPIO18[10..8]
#define GPIO_MODE2_GPIO18_SHFT                                 8u
#define GPIO_MODE2_GPIO17_ADDR                                 GPIO_MODE2_ADDR
#define GPIO_MODE2_GPIO17_MASK                                 0x00000070u                // GPIO17[6..4]
#define GPIO_MODE2_GPIO17_SHFT                                 4u
#define GPIO_MODE2_GPIO16_ADDR                                 GPIO_MODE2_ADDR
#define GPIO_MODE2_GPIO16_MASK                                 0x00000007u                // GPIO16[2..0]
#define GPIO_MODE2_GPIO16_SHFT                                 0u

/* =====================================================================================

  ---GPIO_MODE2_SET (0x70005000 + 0x0324u)---

    GPIO16[2..0]                 - (WO) Bitwise SET of Aux mode of PAD_GPIO_L16
    RESERVED3[3]                 - (RO) Reserved bits
    GPIO17[6..4]                 - (WO) Bitwise SET of Aux mode of PAD_GPIO_L17
    RESERVED7[7]                 - (RO) Reserved bits
    GPIO18[10..8]                - (WO) Bitwise SET of Aux mode of PAD_GPIO_L18
    RESERVED11[11]               - (RO) Reserved bits
    GPIO19[14..12]               - (WO) Bitwise SET of Aux mode of PAD_GPIO_L19
    RESERVED15[15]               - (RO) Reserved bits
    GPIO20[18..16]               - (WO) Bitwise SET of Aux mode of PAD_GPIO_L20
    RESERVED19[19]               - (RO) Reserved bits
    GPIO21[22..20]               - (WO) Bitwise SET of Aux mode of PAD_GPIO_BL0
    RESERVED23[23]               - (RO) Reserved bits
    GPIO22[26..24]               - (WO) Bitwise SET of Aux mode of PAD_GPIO_BL1
    RESERVED27[27]               - (RO) Reserved bits
    GPIO23[30..28]               - (WO) Bitwise SET of Aux mode of PAD_GPIO_BL2
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_MODE2_SET_GPIO23_ADDR                             GPIO_MODE2_SET_ADDR
#define GPIO_MODE2_SET_GPIO23_MASK                             0x70000000u                // GPIO23[30..28]
#define GPIO_MODE2_SET_GPIO23_SHFT                             28u
#define GPIO_MODE2_SET_GPIO22_ADDR                             GPIO_MODE2_SET_ADDR
#define GPIO_MODE2_SET_GPIO22_MASK                             0x07000000u                // GPIO22[26..24]
#define GPIO_MODE2_SET_GPIO22_SHFT                             24u
#define GPIO_MODE2_SET_GPIO21_ADDR                             GPIO_MODE2_SET_ADDR
#define GPIO_MODE2_SET_GPIO21_MASK                             0x00700000u                // GPIO21[22..20]
#define GPIO_MODE2_SET_GPIO21_SHFT                             20u
#define GPIO_MODE2_SET_GPIO20_ADDR                             GPIO_MODE2_SET_ADDR
#define GPIO_MODE2_SET_GPIO20_MASK                             0x00070000u                // GPIO20[18..16]
#define GPIO_MODE2_SET_GPIO20_SHFT                             16u
#define GPIO_MODE2_SET_GPIO19_ADDR                             GPIO_MODE2_SET_ADDR
#define GPIO_MODE2_SET_GPIO19_MASK                             0x00007000u                // GPIO19[14..12]
#define GPIO_MODE2_SET_GPIO19_SHFT                             12u
#define GPIO_MODE2_SET_GPIO18_ADDR                             GPIO_MODE2_SET_ADDR
#define GPIO_MODE2_SET_GPIO18_MASK                             0x00000700u                // GPIO18[10..8]
#define GPIO_MODE2_SET_GPIO18_SHFT                             8u
#define GPIO_MODE2_SET_GPIO17_ADDR                             GPIO_MODE2_SET_ADDR
#define GPIO_MODE2_SET_GPIO17_MASK                             0x00000070u                // GPIO17[6..4]
#define GPIO_MODE2_SET_GPIO17_SHFT                             4u
#define GPIO_MODE2_SET_GPIO16_ADDR                             GPIO_MODE2_SET_ADDR
#define GPIO_MODE2_SET_GPIO16_MASK                             0x00000007u                // GPIO16[2..0]
#define GPIO_MODE2_SET_GPIO16_SHFT                             0u

/* =====================================================================================

  ---GPIO_MODE2_CLR (0x70005000 + 0x0328u)---

    GPIO16[2..0]                 - (WO) Bitwise CLR of Aux mode of PAD_GPIO_L16
    RESERVED3[3]                 - (RO) Reserved bits
    GPIO17[6..4]                 - (WO) Bitwise CLR of Aux mode of PAD_GPIO_L17
    RESERVED7[7]                 - (RO) Reserved bits
    GPIO18[10..8]                - (WO) Bitwise CLR of Aux mode of PAD_GPIO_L18
    RESERVED11[11]               - (RO) Reserved bits
    GPIO19[14..12]               - (WO) Bitwise CLR of Aux mode of PAD_GPIO_L19
    RESERVED15[15]               - (RO) Reserved bits
    GPIO20[18..16]               - (WO) Bitwise CLR of Aux mode of PAD_GPIO_L20
    RESERVED19[19]               - (RO) Reserved bits
    GPIO21[22..20]               - (WO) Bitwise CLR of Aux mode of PAD_GPIO_BL0
    RESERVED23[23]               - (RO) Reserved bits
    GPIO22[26..24]               - (WO) Bitwise CLR of Aux mode of PAD_GPIO_BL1
    RESERVED27[27]               - (RO) Reserved bits
    GPIO23[30..28]               - (WO) Bitwise CLR of Aux mode of PAD_GPIO_BL2
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_MODE2_CLR_GPIO23_ADDR                             GPIO_MODE2_CLR_ADDR
#define GPIO_MODE2_CLR_GPIO23_MASK                             0x70000000u                // GPIO23[30..28]
#define GPIO_MODE2_CLR_GPIO23_SHFT                             28u
#define GPIO_MODE2_CLR_GPIO22_ADDR                             GPIO_MODE2_CLR_ADDR
#define GPIO_MODE2_CLR_GPIO22_MASK                             0x07000000u                // GPIO22[26..24]
#define GPIO_MODE2_CLR_GPIO22_SHFT                             24u
#define GPIO_MODE2_CLR_GPIO21_ADDR                             GPIO_MODE2_CLR_ADDR
#define GPIO_MODE2_CLR_GPIO21_MASK                             0x00700000u                // GPIO21[22..20]
#define GPIO_MODE2_CLR_GPIO21_SHFT                             20u
#define GPIO_MODE2_CLR_GPIO20_ADDR                             GPIO_MODE2_CLR_ADDR
#define GPIO_MODE2_CLR_GPIO20_MASK                             0x00070000u                // GPIO20[18..16]
#define GPIO_MODE2_CLR_GPIO20_SHFT                             16u
#define GPIO_MODE2_CLR_GPIO19_ADDR                             GPIO_MODE2_CLR_ADDR
#define GPIO_MODE2_CLR_GPIO19_MASK                             0x00007000u                // GPIO19[14..12]
#define GPIO_MODE2_CLR_GPIO19_SHFT                             12u
#define GPIO_MODE2_CLR_GPIO18_ADDR                             GPIO_MODE2_CLR_ADDR
#define GPIO_MODE2_CLR_GPIO18_MASK                             0x00000700u                // GPIO18[10..8]
#define GPIO_MODE2_CLR_GPIO18_SHFT                             8u
#define GPIO_MODE2_CLR_GPIO17_ADDR                             GPIO_MODE2_CLR_ADDR
#define GPIO_MODE2_CLR_GPIO17_MASK                             0x00000070u                // GPIO17[6..4]
#define GPIO_MODE2_CLR_GPIO17_SHFT                             4u
#define GPIO_MODE2_CLR_GPIO16_ADDR                             GPIO_MODE2_CLR_ADDR
#define GPIO_MODE2_CLR_GPIO16_MASK                             0x00000007u                // GPIO16[2..0]
#define GPIO_MODE2_CLR_GPIO16_SHFT                             0u

/* =====================================================================================

  ---GPIO_MODE2_MOD (0x70005000 + 0x032cu)---

    GPIO16[3..0]                 - (WO) Alternative way to set up Aux mode of PAD_GPIO_L16
    GPIO17[7..4]                 - (WO) Alternative way to set up Aux mode of PAD_GPIO_L17
    GPIO18[11..8]                - (WO) Alternative way to set up Aux mode of PAD_GPIO_L18
    GPIO19[15..12]               - (WO) Alternative way to set up Aux mode of PAD_GPIO_L19
    GPIO20[19..16]               - (WO) Alternative way to set up Aux mode of PAD_GPIO_L20
    GPIO21[23..20]               - (WO) Alternative way to set up Aux mode of PAD_GPIO_BL0
    GPIO22[27..24]               - (WO) Alternative way to set up Aux mode of PAD_GPIO_BL1
    GPIO23[31..28]               - (WO) Alternative way to set up Aux mode of PAD_GPIO_BL2

 =====================================================================================*/
#define GPIO_MODE2_MOD_GPIO23_ADDR                             GPIO_MODE2_MOD_ADDR
#define GPIO_MODE2_MOD_GPIO23_MASK                             0xF0000000u                // GPIO23[31..28]
#define GPIO_MODE2_MOD_GPIO23_SHFT                             28u
#define GPIO_MODE2_MOD_GPIO22_ADDR                             GPIO_MODE2_MOD_ADDR
#define GPIO_MODE2_MOD_GPIO22_MASK                             0x0F000000u                // GPIO22[27..24]
#define GPIO_MODE2_MOD_GPIO22_SHFT                             24u
#define GPIO_MODE2_MOD_GPIO21_ADDR                             GPIO_MODE2_MOD_ADDR
#define GPIO_MODE2_MOD_GPIO21_MASK                             0x00F00000u                // GPIO21[23..20]
#define GPIO_MODE2_MOD_GPIO21_SHFT                             20u
#define GPIO_MODE2_MOD_GPIO20_ADDR                             GPIO_MODE2_MOD_ADDR
#define GPIO_MODE2_MOD_GPIO20_MASK                             0x000F0000u                // GPIO20[19..16]
#define GPIO_MODE2_MOD_GPIO20_SHFT                             16u
#define GPIO_MODE2_MOD_GPIO19_ADDR                             GPIO_MODE2_MOD_ADDR
#define GPIO_MODE2_MOD_GPIO19_MASK                             0x0000F000u                // GPIO19[15..12]
#define GPIO_MODE2_MOD_GPIO19_SHFT                             12u
#define GPIO_MODE2_MOD_GPIO18_ADDR                             GPIO_MODE2_MOD_ADDR
#define GPIO_MODE2_MOD_GPIO18_MASK                             0x00000F00u                // GPIO18[11..8]
#define GPIO_MODE2_MOD_GPIO18_SHFT                             8u
#define GPIO_MODE2_MOD_GPIO17_ADDR                             GPIO_MODE2_MOD_ADDR
#define GPIO_MODE2_MOD_GPIO17_MASK                             0x000000F0u                // GPIO17[7..4]
#define GPIO_MODE2_MOD_GPIO17_SHFT                             4u
#define GPIO_MODE2_MOD_GPIO16_ADDR                             GPIO_MODE2_MOD_ADDR
#define GPIO_MODE2_MOD_GPIO16_MASK                             0x0000000Fu                // GPIO16[3..0]
#define GPIO_MODE2_MOD_GPIO16_SHFT                             0u

/* =====================================================================================

  ---GPIO_MODE3 (0x70005000 + 0x0330u)---

    GPIO24[2..0]                 - (RW) Aux mode of PAD_GPIO_BL3
    RESERVED3[3]                 - (RO) Reserved bits
    GPIO25[6..4]                 - (RW) Aux mode of PAD_GPIO_BL4
    RESERVED7[7]                 - (RO) Reserved bits
    GPIO26[10..8]                - (RW) Aux mode of PAD_GPIO_BL5
    RESERVED11[11]               - (RO) Reserved bits
    GPIO27[14..12]               - (RW) Aux mode of PAD_GPIO_BL6
    RESERVED15[15]               - (RO) Reserved bits
    GPIO28[18..16]               - (RW) Aux mode of PAD_GPIO_BL7
    RESERVED19[19]               - (RO) Reserved bits
    GPIO29[22..20]               - (RW) Aux mode of PAD_GPIO_BL8
    RESERVED23[23]               - (RO) Reserved bits
    GPIO30[26..24]               - (RW) Aux mode of PAD_GPIO_BL9
    RESERVED27[27]               - (RO) Reserved bits
    GPIO31[30..28]               - (RW) Aux mode of PAD_GPIO_BL10
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_MODE3_GPIO31_ADDR                                 GPIO_MODE3_ADDR
#define GPIO_MODE3_GPIO31_MASK                                 0x70000000u                // GPIO31[30..28]
#define GPIO_MODE3_GPIO31_SHFT                                 28u
#define GPIO_MODE3_GPIO30_ADDR                                 GPIO_MODE3_ADDR
#define GPIO_MODE3_GPIO30_MASK                                 0x07000000u                // GPIO30[26..24]
#define GPIO_MODE3_GPIO30_SHFT                                 24u
#define GPIO_MODE3_GPIO29_ADDR                                 GPIO_MODE3_ADDR
#define GPIO_MODE3_GPIO29_MASK                                 0x00700000u                // GPIO29[22..20]
#define GPIO_MODE3_GPIO29_SHFT                                 20u
#define GPIO_MODE3_GPIO28_ADDR                                 GPIO_MODE3_ADDR
#define GPIO_MODE3_GPIO28_MASK                                 0x00070000u                // GPIO28[18..16]
#define GPIO_MODE3_GPIO28_SHFT                                 16u
#define GPIO_MODE3_GPIO27_ADDR                                 GPIO_MODE3_ADDR
#define GPIO_MODE3_GPIO27_MASK                                 0x00007000u                // GPIO27[14..12]
#define GPIO_MODE3_GPIO27_SHFT                                 12u
#define GPIO_MODE3_GPIO26_ADDR                                 GPIO_MODE3_ADDR
#define GPIO_MODE3_GPIO26_MASK                                 0x00000700u                // GPIO26[10..8]
#define GPIO_MODE3_GPIO26_SHFT                                 8u
#define GPIO_MODE3_GPIO25_ADDR                                 GPIO_MODE3_ADDR
#define GPIO_MODE3_GPIO25_MASK                                 0x00000070u                // GPIO25[6..4]
#define GPIO_MODE3_GPIO25_SHFT                                 4u
#define GPIO_MODE3_GPIO24_ADDR                                 GPIO_MODE3_ADDR
#define GPIO_MODE3_GPIO24_MASK                                 0x00000007u                // GPIO24[2..0]
#define GPIO_MODE3_GPIO24_SHFT                                 0u

/* =====================================================================================

  ---GPIO_MODE3_SET (0x70005000 + 0x0334u)---

    GPIO24[2..0]                 - (WO) Bitwise SET of Aux mode of PAD_GPIO_BL3
    RESERVED3[3]                 - (RO) Reserved bits
    GPIO25[6..4]                 - (WO) Bitwise SET of Aux mode of PAD_GPIO_BL4
    RESERVED7[7]                 - (RO) Reserved bits
    GPIO26[10..8]                - (WO) Bitwise SET of Aux mode of PAD_GPIO_BL5
    RESERVED11[11]               - (RO) Reserved bits
    GPIO27[14..12]               - (WO) Bitwise SET of Aux mode of PAD_GPIO_BL6
    RESERVED15[15]               - (RO) Reserved bits
    GPIO28[18..16]               - (WO) Bitwise SET of Aux mode of PAD_GPIO_BL7
    RESERVED19[19]               - (RO) Reserved bits
    GPIO29[22..20]               - (WO) Bitwise SET of Aux mode of PAD_GPIO_BL8
    RESERVED23[23]               - (RO) Reserved bits
    GPIO30[26..24]               - (WO) Bitwise SET of Aux mode of PAD_GPIO_BL9
    RESERVED27[27]               - (RO) Reserved bits
    GPIO31[30..28]               - (WO) Bitwise SET of Aux mode of PAD_GPIO_BL10
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_MODE3_SET_GPIO31_ADDR                             GPIO_MODE3_SET_ADDR
#define GPIO_MODE3_SET_GPIO31_MASK                             0x70000000u                // GPIO31[30..28]
#define GPIO_MODE3_SET_GPIO31_SHFT                             28u
#define GPIO_MODE3_SET_GPIO30_ADDR                             GPIO_MODE3_SET_ADDR
#define GPIO_MODE3_SET_GPIO30_MASK                             0x07000000u                // GPIO30[26..24]
#define GPIO_MODE3_SET_GPIO30_SHFT                             24u
#define GPIO_MODE3_SET_GPIO29_ADDR                             GPIO_MODE3_SET_ADDR
#define GPIO_MODE3_SET_GPIO29_MASK                             0x00700000u                // GPIO29[22..20]
#define GPIO_MODE3_SET_GPIO29_SHFT                             20u
#define GPIO_MODE3_SET_GPIO28_ADDR                             GPIO_MODE3_SET_ADDR
#define GPIO_MODE3_SET_GPIO28_MASK                             0x00070000u                // GPIO28[18..16]
#define GPIO_MODE3_SET_GPIO28_SHFT                             16u
#define GPIO_MODE3_SET_GPIO27_ADDR                             GPIO_MODE3_SET_ADDR
#define GPIO_MODE3_SET_GPIO27_MASK                             0x00007000u                // GPIO27[14..12]
#define GPIO_MODE3_SET_GPIO27_SHFT                             12u
#define GPIO_MODE3_SET_GPIO26_ADDR                             GPIO_MODE3_SET_ADDR
#define GPIO_MODE3_SET_GPIO26_MASK                             0x00000700u                // GPIO26[10..8]
#define GPIO_MODE3_SET_GPIO26_SHFT                             8u
#define GPIO_MODE3_SET_GPIO25_ADDR                             GPIO_MODE3_SET_ADDR
#define GPIO_MODE3_SET_GPIO25_MASK                             0x00000070u                // GPIO25[6..4]
#define GPIO_MODE3_SET_GPIO25_SHFT                             4u
#define GPIO_MODE3_SET_GPIO24_ADDR                             GPIO_MODE3_SET_ADDR
#define GPIO_MODE3_SET_GPIO24_MASK                             0x00000007u                // GPIO24[2..0]
#define GPIO_MODE3_SET_GPIO24_SHFT                             0u

/* =====================================================================================

  ---GPIO_MODE3_CLR (0x70005000 + 0x0338u)---

    GPIO24[2..0]                 - (WO) Bitwise CLR of Aux mode of PAD_GPIO_BL3
    RESERVED3[3]                 - (RO) Reserved bits
    GPIO25[6..4]                 - (WO) Bitwise CLR of Aux mode of PAD_GPIO_BL4
    RESERVED7[7]                 - (RO) Reserved bits
    GPIO26[10..8]                - (WO) Bitwise CLR of Aux mode of PAD_GPIO_BL5
    RESERVED11[11]               - (RO) Reserved bits
    GPIO27[14..12]               - (WO) Bitwise CLR of Aux mode of PAD_GPIO_BL6
    RESERVED15[15]               - (RO) Reserved bits
    GPIO28[18..16]               - (WO) Bitwise CLR of Aux mode of PAD_GPIO_BL7
    RESERVED19[19]               - (RO) Reserved bits
    GPIO29[22..20]               - (WO) Bitwise CLR of Aux mode of PAD_GPIO_BL8
    RESERVED23[23]               - (RO) Reserved bits
    GPIO30[26..24]               - (WO) Bitwise CLR of Aux mode of PAD_GPIO_BL9
    RESERVED27[27]               - (RO) Reserved bits
    GPIO31[30..28]               - (WO) Bitwise CLR of Aux mode of PAD_GPIO_BL10
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_MODE3_CLR_GPIO31_ADDR                             GPIO_MODE3_CLR_ADDR
#define GPIO_MODE3_CLR_GPIO31_MASK                             0x70000000u                // GPIO31[30..28]
#define GPIO_MODE3_CLR_GPIO31_SHFT                             28u
#define GPIO_MODE3_CLR_GPIO30_ADDR                             GPIO_MODE3_CLR_ADDR
#define GPIO_MODE3_CLR_GPIO30_MASK                             0x07000000u                // GPIO30[26..24]
#define GPIO_MODE3_CLR_GPIO30_SHFT                             24u
#define GPIO_MODE3_CLR_GPIO29_ADDR                             GPIO_MODE3_CLR_ADDR
#define GPIO_MODE3_CLR_GPIO29_MASK                             0x00700000u                // GPIO29[22..20]
#define GPIO_MODE3_CLR_GPIO29_SHFT                             20u
#define GPIO_MODE3_CLR_GPIO28_ADDR                             GPIO_MODE3_CLR_ADDR
#define GPIO_MODE3_CLR_GPIO28_MASK                             0x00070000u                // GPIO28[18..16]
#define GPIO_MODE3_CLR_GPIO28_SHFT                             16u
#define GPIO_MODE3_CLR_GPIO27_ADDR                             GPIO_MODE3_CLR_ADDR
#define GPIO_MODE3_CLR_GPIO27_MASK                             0x00007000u                // GPIO27[14..12]
#define GPIO_MODE3_CLR_GPIO27_SHFT                             12u
#define GPIO_MODE3_CLR_GPIO26_ADDR                             GPIO_MODE3_CLR_ADDR
#define GPIO_MODE3_CLR_GPIO26_MASK                             0x00000700u                // GPIO26[10..8]
#define GPIO_MODE3_CLR_GPIO26_SHFT                             8u
#define GPIO_MODE3_CLR_GPIO25_ADDR                             GPIO_MODE3_CLR_ADDR
#define GPIO_MODE3_CLR_GPIO25_MASK                             0x00000070u                // GPIO25[6..4]
#define GPIO_MODE3_CLR_GPIO25_SHFT                             4u
#define GPIO_MODE3_CLR_GPIO24_ADDR                             GPIO_MODE3_CLR_ADDR
#define GPIO_MODE3_CLR_GPIO24_MASK                             0x00000007u                // GPIO24[2..0]
#define GPIO_MODE3_CLR_GPIO24_SHFT                             0u

/* =====================================================================================

  ---GPIO_MODE3_MOD (0x70005000 + 0x033cu)---

    GPIO24[3..0]                 - (WO) Alternative way to set up Aux mode of PAD_GPIO_BL3
    GPIO25[7..4]                 - (WO) Alternative way to set up Aux mode of PAD_GPIO_BL4
    GPIO26[11..8]                - (WO) Alternative way to set up Aux mode of PAD_GPIO_BL5
    GPIO27[15..12]               - (WO) Alternative way to set up Aux mode of PAD_GPIO_BL6
    GPIO28[19..16]               - (WO) Alternative way to set up Aux mode of PAD_GPIO_BL7
    GPIO29[23..20]               - (WO) Alternative way to set up Aux mode of PAD_GPIO_BL8
    GPIO30[27..24]               - (WO) Alternative way to set up Aux mode of PAD_GPIO_BL9
    GPIO31[31..28]               - (WO) Alternative way to set up Aux mode of PAD_GPIO_BL10

 =====================================================================================*/
#define GPIO_MODE3_MOD_GPIO31_ADDR                             GPIO_MODE3_MOD_ADDR
#define GPIO_MODE3_MOD_GPIO31_MASK                             0xF0000000u                // GPIO31[31..28]
#define GPIO_MODE3_MOD_GPIO31_SHFT                             28u
#define GPIO_MODE3_MOD_GPIO30_ADDR                             GPIO_MODE3_MOD_ADDR
#define GPIO_MODE3_MOD_GPIO30_MASK                             0x0F000000u                // GPIO30[27..24]
#define GPIO_MODE3_MOD_GPIO30_SHFT                             24u
#define GPIO_MODE3_MOD_GPIO29_ADDR                             GPIO_MODE3_MOD_ADDR
#define GPIO_MODE3_MOD_GPIO29_MASK                             0x00F00000u                // GPIO29[23..20]
#define GPIO_MODE3_MOD_GPIO29_SHFT                             20u
#define GPIO_MODE3_MOD_GPIO28_ADDR                             GPIO_MODE3_MOD_ADDR
#define GPIO_MODE3_MOD_GPIO28_MASK                             0x000F0000u                // GPIO28[19..16]
#define GPIO_MODE3_MOD_GPIO28_SHFT                             16u
#define GPIO_MODE3_MOD_GPIO27_ADDR                             GPIO_MODE3_MOD_ADDR
#define GPIO_MODE3_MOD_GPIO27_MASK                             0x0000F000u                // GPIO27[15..12]
#define GPIO_MODE3_MOD_GPIO27_SHFT                             12u
#define GPIO_MODE3_MOD_GPIO26_ADDR                             GPIO_MODE3_MOD_ADDR
#define GPIO_MODE3_MOD_GPIO26_MASK                             0x00000F00u                // GPIO26[11..8]
#define GPIO_MODE3_MOD_GPIO26_SHFT                             8u
#define GPIO_MODE3_MOD_GPIO25_ADDR                             GPIO_MODE3_MOD_ADDR
#define GPIO_MODE3_MOD_GPIO25_MASK                             0x000000F0u                // GPIO25[7..4]
#define GPIO_MODE3_MOD_GPIO25_SHFT                             4u
#define GPIO_MODE3_MOD_GPIO24_ADDR                             GPIO_MODE3_MOD_ADDR
#define GPIO_MODE3_MOD_GPIO24_MASK                             0x0000000Fu                // GPIO24[3..0]
#define GPIO_MODE3_MOD_GPIO24_SHFT                             0u

/* =====================================================================================

  ---GPIO_MODE4 (0x70005000 + 0x0340u)---

    GPIO32[2..0]                 - (RW) Aux mode of PAD_GPIO_BL11
    RESERVED3[3]                 - (RO) Reserved bits
    GPIO33[6..4]                 - (RW) Aux mode of PAD_GPIO_BL12
    RESERVED7[7]                 - (RO) Reserved bits
    GPIO34[10..8]                - (RW) Aux mode of PAD_GPIO_SPMI_IDC_DAT
    RESERVED11[11]               - (RO) Reserved bits
    GPIO35[14..12]               - (RW) Aux mode of PAD_GPIO_SPMI_IDC_CLK
    RESERVED15[15]               - (RO) Reserved bits
    GPIO36[18..16]               - (RW) Aux mode of PAD_GPIO_SPMI_HEB_DAT
    RESERVED19[19]               - (RO) Reserved bits
    GPIO37[22..20]               - (RW) Aux mode of PAD_GPIO_SPMI_HEB_CLK
    RESERVED23[23]               - (RO) Reserved bits
    GPIO38[26..24]               - (RW) Aux mode of PAD_PCIE_PERST_N
    RESERVED27[27]               - (RO) Reserved bits
    GPIO39[30..28]               - (RW) Aux mode of PAD_PCIE_CLKREQ_N
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_MODE4_GPIO39_ADDR                                 GPIO_MODE4_ADDR
#define GPIO_MODE4_GPIO39_MASK                                 0x70000000u                // GPIO39[30..28]
#define GPIO_MODE4_GPIO39_SHFT                                 28u
#define GPIO_MODE4_GPIO38_ADDR                                 GPIO_MODE4_ADDR
#define GPIO_MODE4_GPIO38_MASK                                 0x07000000u                // GPIO38[26..24]
#define GPIO_MODE4_GPIO38_SHFT                                 24u
#define GPIO_MODE4_GPIO37_ADDR                                 GPIO_MODE4_ADDR
#define GPIO_MODE4_GPIO37_MASK                                 0x00700000u                // GPIO37[22..20]
#define GPIO_MODE4_GPIO37_SHFT                                 20u
#define GPIO_MODE4_GPIO36_ADDR                                 GPIO_MODE4_ADDR
#define GPIO_MODE4_GPIO36_MASK                                 0x00070000u                // GPIO36[18..16]
#define GPIO_MODE4_GPIO36_SHFT                                 16u
#define GPIO_MODE4_GPIO35_ADDR                                 GPIO_MODE4_ADDR
#define GPIO_MODE4_GPIO35_MASK                                 0x00007000u                // GPIO35[14..12]
#define GPIO_MODE4_GPIO35_SHFT                                 12u
#define GPIO_MODE4_GPIO34_ADDR                                 GPIO_MODE4_ADDR
#define GPIO_MODE4_GPIO34_MASK                                 0x00000700u                // GPIO34[10..8]
#define GPIO_MODE4_GPIO34_SHFT                                 8u
#define GPIO_MODE4_GPIO33_ADDR                                 GPIO_MODE4_ADDR
#define GPIO_MODE4_GPIO33_MASK                                 0x00000070u                // GPIO33[6..4]
#define GPIO_MODE4_GPIO33_SHFT                                 4u
#define GPIO_MODE4_GPIO32_ADDR                                 GPIO_MODE4_ADDR
#define GPIO_MODE4_GPIO32_MASK                                 0x00000007u                // GPIO32[2..0]
#define GPIO_MODE4_GPIO32_SHFT                                 0u

/* =====================================================================================

  ---GPIO_MODE4_SET (0x70005000 + 0x0344u)---

    GPIO32[2..0]                 - (WO) Bitwise SET of Aux mode of PAD_GPIO_BL11
    RESERVED3[3]                 - (RO) Reserved bits
    GPIO33[6..4]                 - (WO) Bitwise SET of Aux mode of PAD_GPIO_BL12
    RESERVED7[7]                 - (RO) Reserved bits
    GPIO34[10..8]                - (WO) Bitwise SET of Aux mode of PAD_GPIO_SPMI_IDC_DAT
    RESERVED11[11]               - (RO) Reserved bits
    GPIO35[14..12]               - (WO) Bitwise SET of Aux mode of PAD_GPIO_SPMI_IDC_CLK
    RESERVED15[15]               - (RO) Reserved bits
    GPIO36[18..16]               - (WO) Bitwise SET of Aux mode of PAD_GPIO_SPMI_HEB_DAT
    RESERVED19[19]               - (RO) Reserved bits
    GPIO37[22..20]               - (WO) Bitwise SET of Aux mode of PAD_GPIO_SPMI_HEB_CLK
    RESERVED23[23]               - (RO) Reserved bits
    GPIO38[26..24]               - (WO) Bitwise SET of Aux mode of PAD_PCIE_PERST_N
    RESERVED27[27]               - (RO) Reserved bits
    GPIO39[30..28]               - (WO) Bitwise SET of Aux mode of PAD_PCIE_CLKREQ_N
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_MODE4_SET_GPIO39_ADDR                             GPIO_MODE4_SET_ADDR
#define GPIO_MODE4_SET_GPIO39_MASK                             0x70000000u                // GPIO39[30..28]
#define GPIO_MODE4_SET_GPIO39_SHFT                             28u
#define GPIO_MODE4_SET_GPIO38_ADDR                             GPIO_MODE4_SET_ADDR
#define GPIO_MODE4_SET_GPIO38_MASK                             0x07000000u                // GPIO38[26..24]
#define GPIO_MODE4_SET_GPIO38_SHFT                             24u
#define GPIO_MODE4_SET_GPIO37_ADDR                             GPIO_MODE4_SET_ADDR
#define GPIO_MODE4_SET_GPIO37_MASK                             0x00700000u                // GPIO37[22..20]
#define GPIO_MODE4_SET_GPIO37_SHFT                             20u
#define GPIO_MODE4_SET_GPIO36_ADDR                             GPIO_MODE4_SET_ADDR
#define GPIO_MODE4_SET_GPIO36_MASK                             0x00070000u                // GPIO36[18..16]
#define GPIO_MODE4_SET_GPIO36_SHFT                             16u
#define GPIO_MODE4_SET_GPIO35_ADDR                             GPIO_MODE4_SET_ADDR
#define GPIO_MODE4_SET_GPIO35_MASK                             0x00007000u                // GPIO35[14..12]
#define GPIO_MODE4_SET_GPIO35_SHFT                             12u
#define GPIO_MODE4_SET_GPIO34_ADDR                             GPIO_MODE4_SET_ADDR
#define GPIO_MODE4_SET_GPIO34_MASK                             0x00000700u                // GPIO34[10..8]
#define GPIO_MODE4_SET_GPIO34_SHFT                             8u
#define GPIO_MODE4_SET_GPIO33_ADDR                             GPIO_MODE4_SET_ADDR
#define GPIO_MODE4_SET_GPIO33_MASK                             0x00000070u                // GPIO33[6..4]
#define GPIO_MODE4_SET_GPIO33_SHFT                             4u
#define GPIO_MODE4_SET_GPIO32_ADDR                             GPIO_MODE4_SET_ADDR
#define GPIO_MODE4_SET_GPIO32_MASK                             0x00000007u                // GPIO32[2..0]
#define GPIO_MODE4_SET_GPIO32_SHFT                             0u

/* =====================================================================================

  ---GPIO_MODE4_CLR (0x70005000 + 0x0348u)---

    GPIO32[2..0]                 - (WO) Bitwise CLR of Aux mode of PAD_GPIO_BL11
    RESERVED3[3]                 - (RO) Reserved bits
    GPIO33[6..4]                 - (WO) Bitwise CLR of Aux mode of PAD_GPIO_BL12
    RESERVED7[7]                 - (RO) Reserved bits
    GPIO34[10..8]                - (WO) Bitwise CLR of Aux mode of PAD_GPIO_SPMI_IDC_DAT
    RESERVED11[11]               - (RO) Reserved bits
    GPIO35[14..12]               - (WO) Bitwise CLR of Aux mode of PAD_GPIO_SPMI_IDC_CLK
    RESERVED15[15]               - (RO) Reserved bits
    GPIO36[18..16]               - (WO) Bitwise CLR of Aux mode of PAD_GPIO_SPMI_HEB_DAT
    RESERVED19[19]               - (RO) Reserved bits
    GPIO37[22..20]               - (WO) Bitwise CLR of Aux mode of PAD_GPIO_SPMI_HEB_CLK
    RESERVED23[23]               - (RO) Reserved bits
    GPIO38[26..24]               - (WO) Bitwise CLR of Aux mode of PAD_PCIE_PERST_N
    RESERVED27[27]               - (RO) Reserved bits
    GPIO39[30..28]               - (WO) Bitwise CLR of Aux mode of PAD_PCIE_CLKREQ_N
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_MODE4_CLR_GPIO39_ADDR                             GPIO_MODE4_CLR_ADDR
#define GPIO_MODE4_CLR_GPIO39_MASK                             0x70000000u                // GPIO39[30..28]
#define GPIO_MODE4_CLR_GPIO39_SHFT                             28u
#define GPIO_MODE4_CLR_GPIO38_ADDR                             GPIO_MODE4_CLR_ADDR
#define GPIO_MODE4_CLR_GPIO38_MASK                             0x07000000u                // GPIO38[26..24]
#define GPIO_MODE4_CLR_GPIO38_SHFT                             24u
#define GPIO_MODE4_CLR_GPIO37_ADDR                             GPIO_MODE4_CLR_ADDR
#define GPIO_MODE4_CLR_GPIO37_MASK                             0x00700000u                // GPIO37[22..20]
#define GPIO_MODE4_CLR_GPIO37_SHFT                             20u
#define GPIO_MODE4_CLR_GPIO36_ADDR                             GPIO_MODE4_CLR_ADDR
#define GPIO_MODE4_CLR_GPIO36_MASK                             0x00070000u                // GPIO36[18..16]
#define GPIO_MODE4_CLR_GPIO36_SHFT                             16u
#define GPIO_MODE4_CLR_GPIO35_ADDR                             GPIO_MODE4_CLR_ADDR
#define GPIO_MODE4_CLR_GPIO35_MASK                             0x00007000u                // GPIO35[14..12]
#define GPIO_MODE4_CLR_GPIO35_SHFT                             12u
#define GPIO_MODE4_CLR_GPIO34_ADDR                             GPIO_MODE4_CLR_ADDR
#define GPIO_MODE4_CLR_GPIO34_MASK                             0x00000700u                // GPIO34[10..8]
#define GPIO_MODE4_CLR_GPIO34_SHFT                             8u
#define GPIO_MODE4_CLR_GPIO33_ADDR                             GPIO_MODE4_CLR_ADDR
#define GPIO_MODE4_CLR_GPIO33_MASK                             0x00000070u                // GPIO33[6..4]
#define GPIO_MODE4_CLR_GPIO33_SHFT                             4u
#define GPIO_MODE4_CLR_GPIO32_ADDR                             GPIO_MODE4_CLR_ADDR
#define GPIO_MODE4_CLR_GPIO32_MASK                             0x00000007u                // GPIO32[2..0]
#define GPIO_MODE4_CLR_GPIO32_SHFT                             0u

/* =====================================================================================

  ---GPIO_MODE4_MOD (0x70005000 + 0x034cu)---

    GPIO32[3..0]                 - (WO) Alternative way to set up Aux mode of PAD_GPIO_BL11
    GPIO33[7..4]                 - (WO) Alternative way to set up Aux mode of PAD_GPIO_BL12
    GPIO34[11..8]                - (WO) Alternative way to set up Aux mode of PAD_GPIO_SPMI_IDC_DAT
    GPIO35[15..12]               - (WO) Alternative way to set up Aux mode of PAD_GPIO_SPMI_IDC_CLK
    GPIO36[19..16]               - (WO) Alternative way to set up Aux mode of PAD_GPIO_SPMI_HEB_DAT
    GPIO37[23..20]               - (WO) Alternative way to set up Aux mode of PAD_GPIO_SPMI_HEB_CLK
    GPIO38[27..24]               - (WO) Alternative way to set up Aux mode of PAD_PCIE_PERST_N
    GPIO39[31..28]               - (WO) Alternative way to set up Aux mode of PAD_PCIE_CLKREQ_N

 =====================================================================================*/
#define GPIO_MODE4_MOD_GPIO39_ADDR                             GPIO_MODE4_MOD_ADDR
#define GPIO_MODE4_MOD_GPIO39_MASK                             0xF0000000u                // GPIO39[31..28]
#define GPIO_MODE4_MOD_GPIO39_SHFT                             28u
#define GPIO_MODE4_MOD_GPIO38_ADDR                             GPIO_MODE4_MOD_ADDR
#define GPIO_MODE4_MOD_GPIO38_MASK                             0x0F000000u                // GPIO38[27..24]
#define GPIO_MODE4_MOD_GPIO38_SHFT                             24u
#define GPIO_MODE4_MOD_GPIO37_ADDR                             GPIO_MODE4_MOD_ADDR
#define GPIO_MODE4_MOD_GPIO37_MASK                             0x00F00000u                // GPIO37[23..20]
#define GPIO_MODE4_MOD_GPIO37_SHFT                             20u
#define GPIO_MODE4_MOD_GPIO36_ADDR                             GPIO_MODE4_MOD_ADDR
#define GPIO_MODE4_MOD_GPIO36_MASK                             0x000F0000u                // GPIO36[19..16]
#define GPIO_MODE4_MOD_GPIO36_SHFT                             16u
#define GPIO_MODE4_MOD_GPIO35_ADDR                             GPIO_MODE4_MOD_ADDR
#define GPIO_MODE4_MOD_GPIO35_MASK                             0x0000F000u                // GPIO35[15..12]
#define GPIO_MODE4_MOD_GPIO35_SHFT                             12u
#define GPIO_MODE4_MOD_GPIO34_ADDR                             GPIO_MODE4_MOD_ADDR
#define GPIO_MODE4_MOD_GPIO34_MASK                             0x00000F00u                // GPIO34[11..8]
#define GPIO_MODE4_MOD_GPIO34_SHFT                             8u
#define GPIO_MODE4_MOD_GPIO33_ADDR                             GPIO_MODE4_MOD_ADDR
#define GPIO_MODE4_MOD_GPIO33_MASK                             0x000000F0u                // GPIO33[7..4]
#define GPIO_MODE4_MOD_GPIO33_SHFT                             4u
#define GPIO_MODE4_MOD_GPIO32_ADDR                             GPIO_MODE4_MOD_ADDR
#define GPIO_MODE4_MOD_GPIO32_MASK                             0x0000000Fu                // GPIO32[3..0]
#define GPIO_MODE4_MOD_GPIO32_SHFT                             0u

/* =====================================================================================

  ---GPIO_MODE5 (0x70005000 + 0x0350u)---

    GPIO40[2..0]                 - (RW) Aux mode of PAD_PCIE_WAKE_N
    RESERVED3[3]                 - (RO) Reserved bits
    GPIO41[6..4]                 - (RW) Aux mode of PAD_GPIO_BR0
    RESERVED7[7]                 - (RO) Reserved bits
    GPIO42[10..8]                - (RW) Aux mode of PAD_GPIO_BR1
    RESERVED11[11]               - (RO) Reserved bits
    GPIO43[14..12]               - (RW) Aux mode of PAD_GPIO_BR2
    RESERVED15[15]               - (RO) Reserved bits
    GPIO44[18..16]               - (RW) Aux mode of PAD_GPIO_BR3
    RESERVED19[19]               - (RO) Reserved bits
    GPIO45[22..20]               - (RW) Aux mode of PAD_GPIO_BR4
    RESERVED23[23]               - (RO) Reserved bits
    GPIO46[26..24]               - (RW) Aux mode of PAD_GPIO_BR5
    RESERVED27[27]               - (RO) Reserved bits
    GPIO47[30..28]               - (RW) Aux mode of PAD_GPIO_BR6
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_MODE5_GPIO47_ADDR                                 GPIO_MODE5_ADDR
#define GPIO_MODE5_GPIO47_MASK                                 0x70000000u                // GPIO47[30..28]
#define GPIO_MODE5_GPIO47_SHFT                                 28u
#define GPIO_MODE5_GPIO46_ADDR                                 GPIO_MODE5_ADDR
#define GPIO_MODE5_GPIO46_MASK                                 0x07000000u                // GPIO46[26..24]
#define GPIO_MODE5_GPIO46_SHFT                                 24u
#define GPIO_MODE5_GPIO45_ADDR                                 GPIO_MODE5_ADDR
#define GPIO_MODE5_GPIO45_MASK                                 0x00700000u                // GPIO45[22..20]
#define GPIO_MODE5_GPIO45_SHFT                                 20u
#define GPIO_MODE5_GPIO44_ADDR                                 GPIO_MODE5_ADDR
#define GPIO_MODE5_GPIO44_MASK                                 0x00070000u                // GPIO44[18..16]
#define GPIO_MODE5_GPIO44_SHFT                                 16u
#define GPIO_MODE5_GPIO43_ADDR                                 GPIO_MODE5_ADDR
#define GPIO_MODE5_GPIO43_MASK                                 0x00007000u                // GPIO43[14..12]
#define GPIO_MODE5_GPIO43_SHFT                                 12u
#define GPIO_MODE5_GPIO42_ADDR                                 GPIO_MODE5_ADDR
#define GPIO_MODE5_GPIO42_MASK                                 0x00000700u                // GPIO42[10..8]
#define GPIO_MODE5_GPIO42_SHFT                                 8u
#define GPIO_MODE5_GPIO41_ADDR                                 GPIO_MODE5_ADDR
#define GPIO_MODE5_GPIO41_MASK                                 0x00000070u                // GPIO41[6..4]
#define GPIO_MODE5_GPIO41_SHFT                                 4u
#define GPIO_MODE5_GPIO40_ADDR                                 GPIO_MODE5_ADDR
#define GPIO_MODE5_GPIO40_MASK                                 0x00000007u                // GPIO40[2..0]
#define GPIO_MODE5_GPIO40_SHFT                                 0u

/* =====================================================================================

  ---GPIO_MODE5_SET (0x70005000 + 0x0354u)---

    GPIO40[2..0]                 - (WO) Bitwise SET of Aux mode of PAD_PCIE_WAKE_N
    RESERVED3[3]                 - (RO) Reserved bits
    GPIO41[6..4]                 - (WO) Bitwise SET of Aux mode of PAD_GPIO_BR0
    RESERVED7[7]                 - (RO) Reserved bits
    GPIO42[10..8]                - (WO) Bitwise SET of Aux mode of PAD_GPIO_BR1
    RESERVED11[11]               - (RO) Reserved bits
    GPIO43[14..12]               - (WO) Bitwise SET of Aux mode of PAD_GPIO_BR2
    RESERVED15[15]               - (RO) Reserved bits
    GPIO44[18..16]               - (WO) Bitwise SET of Aux mode of PAD_GPIO_BR3
    RESERVED19[19]               - (RO) Reserved bits
    GPIO45[22..20]               - (WO) Bitwise SET of Aux mode of PAD_GPIO_BR4
    RESERVED23[23]               - (RO) Reserved bits
    GPIO46[26..24]               - (WO) Bitwise SET of Aux mode of PAD_GPIO_BR5
    RESERVED27[27]               - (RO) Reserved bits
    GPIO47[30..28]               - (WO) Bitwise SET of Aux mode of PAD_GPIO_BR6
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_MODE5_SET_GPIO47_ADDR                             GPIO_MODE5_SET_ADDR
#define GPIO_MODE5_SET_GPIO47_MASK                             0x70000000u                // GPIO47[30..28]
#define GPIO_MODE5_SET_GPIO47_SHFT                             28u
#define GPIO_MODE5_SET_GPIO46_ADDR                             GPIO_MODE5_SET_ADDR
#define GPIO_MODE5_SET_GPIO46_MASK                             0x07000000u                // GPIO46[26..24]
#define GPIO_MODE5_SET_GPIO46_SHFT                             24u
#define GPIO_MODE5_SET_GPIO45_ADDR                             GPIO_MODE5_SET_ADDR
#define GPIO_MODE5_SET_GPIO45_MASK                             0x00700000u                // GPIO45[22..20]
#define GPIO_MODE5_SET_GPIO45_SHFT                             20u
#define GPIO_MODE5_SET_GPIO44_ADDR                             GPIO_MODE5_SET_ADDR
#define GPIO_MODE5_SET_GPIO44_MASK                             0x00070000u                // GPIO44[18..16]
#define GPIO_MODE5_SET_GPIO44_SHFT                             16u
#define GPIO_MODE5_SET_GPIO43_ADDR                             GPIO_MODE5_SET_ADDR
#define GPIO_MODE5_SET_GPIO43_MASK                             0x00007000u                // GPIO43[14..12]
#define GPIO_MODE5_SET_GPIO43_SHFT                             12u
#define GPIO_MODE5_SET_GPIO42_ADDR                             GPIO_MODE5_SET_ADDR
#define GPIO_MODE5_SET_GPIO42_MASK                             0x00000700u                // GPIO42[10..8]
#define GPIO_MODE5_SET_GPIO42_SHFT                             8u
#define GPIO_MODE5_SET_GPIO41_ADDR                             GPIO_MODE5_SET_ADDR
#define GPIO_MODE5_SET_GPIO41_MASK                             0x00000070u                // GPIO41[6..4]
#define GPIO_MODE5_SET_GPIO41_SHFT                             4u
#define GPIO_MODE5_SET_GPIO40_ADDR                             GPIO_MODE5_SET_ADDR
#define GPIO_MODE5_SET_GPIO40_MASK                             0x00000007u                // GPIO40[2..0]
#define GPIO_MODE5_SET_GPIO40_SHFT                             0u

/* =====================================================================================

  ---GPIO_MODE5_CLR (0x70005000 + 0x0358u)---

    GPIO40[2..0]                 - (WO) Bitwise CLR of Aux mode of PAD_PCIE_WAKE_N
    RESERVED3[3]                 - (RO) Reserved bits
    GPIO41[6..4]                 - (WO) Bitwise CLR of Aux mode of PAD_GPIO_BR0
    RESERVED7[7]                 - (RO) Reserved bits
    GPIO42[10..8]                - (WO) Bitwise CLR of Aux mode of PAD_GPIO_BR1
    RESERVED11[11]               - (RO) Reserved bits
    GPIO43[14..12]               - (WO) Bitwise CLR of Aux mode of PAD_GPIO_BR2
    RESERVED15[15]               - (RO) Reserved bits
    GPIO44[18..16]               - (WO) Bitwise CLR of Aux mode of PAD_GPIO_BR3
    RESERVED19[19]               - (RO) Reserved bits
    GPIO45[22..20]               - (WO) Bitwise CLR of Aux mode of PAD_GPIO_BR4
    RESERVED23[23]               - (RO) Reserved bits
    GPIO46[26..24]               - (WO) Bitwise CLR of Aux mode of PAD_GPIO_BR5
    RESERVED27[27]               - (RO) Reserved bits
    GPIO47[30..28]               - (WO) Bitwise CLR of Aux mode of PAD_GPIO_BR6
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_MODE5_CLR_GPIO47_ADDR                             GPIO_MODE5_CLR_ADDR
#define GPIO_MODE5_CLR_GPIO47_MASK                             0x70000000u                // GPIO47[30..28]
#define GPIO_MODE5_CLR_GPIO47_SHFT                             28u
#define GPIO_MODE5_CLR_GPIO46_ADDR                             GPIO_MODE5_CLR_ADDR
#define GPIO_MODE5_CLR_GPIO46_MASK                             0x07000000u                // GPIO46[26..24]
#define GPIO_MODE5_CLR_GPIO46_SHFT                             24u
#define GPIO_MODE5_CLR_GPIO45_ADDR                             GPIO_MODE5_CLR_ADDR
#define GPIO_MODE5_CLR_GPIO45_MASK                             0x00700000u                // GPIO45[22..20]
#define GPIO_MODE5_CLR_GPIO45_SHFT                             20u
#define GPIO_MODE5_CLR_GPIO44_ADDR                             GPIO_MODE5_CLR_ADDR
#define GPIO_MODE5_CLR_GPIO44_MASK                             0x00070000u                // GPIO44[18..16]
#define GPIO_MODE5_CLR_GPIO44_SHFT                             16u
#define GPIO_MODE5_CLR_GPIO43_ADDR                             GPIO_MODE5_CLR_ADDR
#define GPIO_MODE5_CLR_GPIO43_MASK                             0x00007000u                // GPIO43[14..12]
#define GPIO_MODE5_CLR_GPIO43_SHFT                             12u
#define GPIO_MODE5_CLR_GPIO42_ADDR                             GPIO_MODE5_CLR_ADDR
#define GPIO_MODE5_CLR_GPIO42_MASK                             0x00000700u                // GPIO42[10..8]
#define GPIO_MODE5_CLR_GPIO42_SHFT                             8u
#define GPIO_MODE5_CLR_GPIO41_ADDR                             GPIO_MODE5_CLR_ADDR
#define GPIO_MODE5_CLR_GPIO41_MASK                             0x00000070u                // GPIO41[6..4]
#define GPIO_MODE5_CLR_GPIO41_SHFT                             4u
#define GPIO_MODE5_CLR_GPIO40_ADDR                             GPIO_MODE5_CLR_ADDR
#define GPIO_MODE5_CLR_GPIO40_MASK                             0x00000007u                // GPIO40[2..0]
#define GPIO_MODE5_CLR_GPIO40_SHFT                             0u

/* =====================================================================================

  ---GPIO_MODE5_MOD (0x70005000 + 0x035cu)---

    GPIO40[3..0]                 - (WO) Alternative way to set up Aux mode of PAD_PCIE_WAKE_N
    GPIO41[7..4]                 - (WO) Alternative way to set up Aux mode of PAD_GPIO_BR0
    GPIO42[11..8]                - (WO) Alternative way to set up Aux mode of PAD_GPIO_BR1
    GPIO43[15..12]               - (WO) Alternative way to set up Aux mode of PAD_GPIO_BR2
    GPIO44[19..16]               - (WO) Alternative way to set up Aux mode of PAD_GPIO_BR3
    GPIO45[23..20]               - (WO) Alternative way to set up Aux mode of PAD_GPIO_BR4
    GPIO46[27..24]               - (WO) Alternative way to set up Aux mode of PAD_GPIO_BR5
    GPIO47[31..28]               - (WO) Alternative way to set up Aux mode of PAD_GPIO_BR6

 =====================================================================================*/
#define GPIO_MODE5_MOD_GPIO47_ADDR                             GPIO_MODE5_MOD_ADDR
#define GPIO_MODE5_MOD_GPIO47_MASK                             0xF0000000u                // GPIO47[31..28]
#define GPIO_MODE5_MOD_GPIO47_SHFT                             28u
#define GPIO_MODE5_MOD_GPIO46_ADDR                             GPIO_MODE5_MOD_ADDR
#define GPIO_MODE5_MOD_GPIO46_MASK                             0x0F000000u                // GPIO46[27..24]
#define GPIO_MODE5_MOD_GPIO46_SHFT                             24u
#define GPIO_MODE5_MOD_GPIO45_ADDR                             GPIO_MODE5_MOD_ADDR
#define GPIO_MODE5_MOD_GPIO45_MASK                             0x00F00000u                // GPIO45[23..20]
#define GPIO_MODE5_MOD_GPIO45_SHFT                             20u
#define GPIO_MODE5_MOD_GPIO44_ADDR                             GPIO_MODE5_MOD_ADDR
#define GPIO_MODE5_MOD_GPIO44_MASK                             0x000F0000u                // GPIO44[19..16]
#define GPIO_MODE5_MOD_GPIO44_SHFT                             16u
#define GPIO_MODE5_MOD_GPIO43_ADDR                             GPIO_MODE5_MOD_ADDR
#define GPIO_MODE5_MOD_GPIO43_MASK                             0x0000F000u                // GPIO43[15..12]
#define GPIO_MODE5_MOD_GPIO43_SHFT                             12u
#define GPIO_MODE5_MOD_GPIO42_ADDR                             GPIO_MODE5_MOD_ADDR
#define GPIO_MODE5_MOD_GPIO42_MASK                             0x00000F00u                // GPIO42[11..8]
#define GPIO_MODE5_MOD_GPIO42_SHFT                             8u
#define GPIO_MODE5_MOD_GPIO41_ADDR                             GPIO_MODE5_MOD_ADDR
#define GPIO_MODE5_MOD_GPIO41_MASK                             0x000000F0u                // GPIO41[7..4]
#define GPIO_MODE5_MOD_GPIO41_SHFT                             4u
#define GPIO_MODE5_MOD_GPIO40_ADDR                             GPIO_MODE5_MOD_ADDR
#define GPIO_MODE5_MOD_GPIO40_MASK                             0x0000000Fu                // GPIO40[3..0]
#define GPIO_MODE5_MOD_GPIO40_SHFT                             0u

/* =====================================================================================

  ---GPIO_MODE6 (0x70005000 + 0x0360u)---

    GPIO48[2..0]                 - (RW) Aux mode of PAD_GPIO_BR7
    RESERVED3[3]                 - (RO) Reserved bits
    GPIO49[6..4]                 - (RW) Aux mode of PAD_GPIO_BR8
    RESERVED7[7]                 - (RO) Reserved bits
    GPIO50[10..8]                - (RW) Aux mode of PAD_GPIO_BR9
    RESERVED11[11]               - (RO) Reserved bits
    GPIO51[14..12]               - (RW) Aux mode of PAD_GPIO_BR10
    RESERVED15[15]               - (RO) Reserved bits
    GPIO52[18..16]               - (RW) Aux mode of PAD_GPIO_BR11
    RESERVED19[19]               - (RO) Reserved bits
    GPIO53[22..20]               - (RW) Aux mode of PAD_GPIO_BR12
    RESERVED23[23]               - (RO) Reserved bits
    GPIO54[26..24]               - (RW) Aux mode of PAD_GPIO_BR13
    RESERVED27[27]               - (RO) Reserved bits
    GPIO55[30..28]               - (RW) Aux mode of PAD_GPIO_BR14
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_MODE6_GPIO55_ADDR                                 GPIO_MODE6_ADDR
#define GPIO_MODE6_GPIO55_MASK                                 0x70000000u                // GPIO55[30..28]
#define GPIO_MODE6_GPIO55_SHFT                                 28u
#define GPIO_MODE6_GPIO54_ADDR                                 GPIO_MODE6_ADDR
#define GPIO_MODE6_GPIO54_MASK                                 0x07000000u                // GPIO54[26..24]
#define GPIO_MODE6_GPIO54_SHFT                                 24u
#define GPIO_MODE6_GPIO53_ADDR                                 GPIO_MODE6_ADDR
#define GPIO_MODE6_GPIO53_MASK                                 0x00700000u                // GPIO53[22..20]
#define GPIO_MODE6_GPIO53_SHFT                                 20u
#define GPIO_MODE6_GPIO52_ADDR                                 GPIO_MODE6_ADDR
#define GPIO_MODE6_GPIO52_MASK                                 0x00070000u                // GPIO52[18..16]
#define GPIO_MODE6_GPIO52_SHFT                                 16u
#define GPIO_MODE6_GPIO51_ADDR                                 GPIO_MODE6_ADDR
#define GPIO_MODE6_GPIO51_MASK                                 0x00007000u                // GPIO51[14..12]
#define GPIO_MODE6_GPIO51_SHFT                                 12u
#define GPIO_MODE6_GPIO50_ADDR                                 GPIO_MODE6_ADDR
#define GPIO_MODE6_GPIO50_MASK                                 0x00000700u                // GPIO50[10..8]
#define GPIO_MODE6_GPIO50_SHFT                                 8u
#define GPIO_MODE6_GPIO49_ADDR                                 GPIO_MODE6_ADDR
#define GPIO_MODE6_GPIO49_MASK                                 0x00000070u                // GPIO49[6..4]
#define GPIO_MODE6_GPIO49_SHFT                                 4u
#define GPIO_MODE6_GPIO48_ADDR                                 GPIO_MODE6_ADDR
#define GPIO_MODE6_GPIO48_MASK                                 0x00000007u                // GPIO48[2..0]
#define GPIO_MODE6_GPIO48_SHFT                                 0u

/* =====================================================================================

  ---GPIO_MODE6_SET (0x70005000 + 0x0364u)---

    GPIO48[2..0]                 - (WO) Bitwise SET of Aux mode of PAD_GPIO_BR7
    RESERVED3[3]                 - (RO) Reserved bits
    GPIO49[6..4]                 - (WO) Bitwise SET of Aux mode of PAD_GPIO_BR8
    RESERVED7[7]                 - (RO) Reserved bits
    GPIO50[10..8]                - (WO) Bitwise SET of Aux mode of PAD_GPIO_BR9
    RESERVED11[11]               - (RO) Reserved bits
    GPIO51[14..12]               - (WO) Bitwise SET of Aux mode of PAD_GPIO_BR10
    RESERVED15[15]               - (RO) Reserved bits
    GPIO52[18..16]               - (WO) Bitwise SET of Aux mode of PAD_GPIO_BR11
    RESERVED19[19]               - (RO) Reserved bits
    GPIO53[22..20]               - (WO) Bitwise SET of Aux mode of PAD_GPIO_BR12
    RESERVED23[23]               - (RO) Reserved bits
    GPIO54[26..24]               - (WO) Bitwise SET of Aux mode of PAD_GPIO_BR13
    RESERVED27[27]               - (RO) Reserved bits
    GPIO55[30..28]               - (WO) Bitwise SET of Aux mode of PAD_GPIO_BR14
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_MODE6_SET_GPIO55_ADDR                             GPIO_MODE6_SET_ADDR
#define GPIO_MODE6_SET_GPIO55_MASK                             0x70000000u                // GPIO55[30..28]
#define GPIO_MODE6_SET_GPIO55_SHFT                             28u
#define GPIO_MODE6_SET_GPIO54_ADDR                             GPIO_MODE6_SET_ADDR
#define GPIO_MODE6_SET_GPIO54_MASK                             0x07000000u                // GPIO54[26..24]
#define GPIO_MODE6_SET_GPIO54_SHFT                             24u
#define GPIO_MODE6_SET_GPIO53_ADDR                             GPIO_MODE6_SET_ADDR
#define GPIO_MODE6_SET_GPIO53_MASK                             0x00700000u                // GPIO53[22..20]
#define GPIO_MODE6_SET_GPIO53_SHFT                             20u
#define GPIO_MODE6_SET_GPIO52_ADDR                             GPIO_MODE6_SET_ADDR
#define GPIO_MODE6_SET_GPIO52_MASK                             0x00070000u                // GPIO52[18..16]
#define GPIO_MODE6_SET_GPIO52_SHFT                             16u
#define GPIO_MODE6_SET_GPIO51_ADDR                             GPIO_MODE6_SET_ADDR
#define GPIO_MODE6_SET_GPIO51_MASK                             0x00007000u                // GPIO51[14..12]
#define GPIO_MODE6_SET_GPIO51_SHFT                             12u
#define GPIO_MODE6_SET_GPIO50_ADDR                             GPIO_MODE6_SET_ADDR
#define GPIO_MODE6_SET_GPIO50_MASK                             0x00000700u                // GPIO50[10..8]
#define GPIO_MODE6_SET_GPIO50_SHFT                             8u
#define GPIO_MODE6_SET_GPIO49_ADDR                             GPIO_MODE6_SET_ADDR
#define GPIO_MODE6_SET_GPIO49_MASK                             0x00000070u                // GPIO49[6..4]
#define GPIO_MODE6_SET_GPIO49_SHFT                             4u
#define GPIO_MODE6_SET_GPIO48_ADDR                             GPIO_MODE6_SET_ADDR
#define GPIO_MODE6_SET_GPIO48_MASK                             0x00000007u                // GPIO48[2..0]
#define GPIO_MODE6_SET_GPIO48_SHFT                             0u

/* =====================================================================================

  ---GPIO_MODE6_CLR (0x70005000 + 0x0368u)---

    GPIO48[2..0]                 - (WO) Bitwise CLR of Aux mode of PAD_GPIO_BR7
    RESERVED3[3]                 - (RO) Reserved bits
    GPIO49[6..4]                 - (WO) Bitwise CLR of Aux mode of PAD_GPIO_BR8
    RESERVED7[7]                 - (RO) Reserved bits
    GPIO50[10..8]                - (WO) Bitwise CLR of Aux mode of PAD_GPIO_BR9
    RESERVED11[11]               - (RO) Reserved bits
    GPIO51[14..12]               - (WO) Bitwise CLR of Aux mode of PAD_GPIO_BR10
    RESERVED15[15]               - (RO) Reserved bits
    GPIO52[18..16]               - (WO) Bitwise CLR of Aux mode of PAD_GPIO_BR11
    RESERVED19[19]               - (RO) Reserved bits
    GPIO53[22..20]               - (WO) Bitwise CLR of Aux mode of PAD_GPIO_BR12
    RESERVED23[23]               - (RO) Reserved bits
    GPIO54[26..24]               - (WO) Bitwise CLR of Aux mode of PAD_GPIO_BR13
    RESERVED27[27]               - (RO) Reserved bits
    GPIO55[30..28]               - (WO) Bitwise CLR of Aux mode of PAD_GPIO_BR14
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_MODE6_CLR_GPIO55_ADDR                             GPIO_MODE6_CLR_ADDR
#define GPIO_MODE6_CLR_GPIO55_MASK                             0x70000000u                // GPIO55[30..28]
#define GPIO_MODE6_CLR_GPIO55_SHFT                             28u
#define GPIO_MODE6_CLR_GPIO54_ADDR                             GPIO_MODE6_CLR_ADDR
#define GPIO_MODE6_CLR_GPIO54_MASK                             0x07000000u                // GPIO54[26..24]
#define GPIO_MODE6_CLR_GPIO54_SHFT                             24u
#define GPIO_MODE6_CLR_GPIO53_ADDR                             GPIO_MODE6_CLR_ADDR
#define GPIO_MODE6_CLR_GPIO53_MASK                             0x00700000u                // GPIO53[22..20]
#define GPIO_MODE6_CLR_GPIO53_SHFT                             20u
#define GPIO_MODE6_CLR_GPIO52_ADDR                             GPIO_MODE6_CLR_ADDR
#define GPIO_MODE6_CLR_GPIO52_MASK                             0x00070000u                // GPIO52[18..16]
#define GPIO_MODE6_CLR_GPIO52_SHFT                             16u
#define GPIO_MODE6_CLR_GPIO51_ADDR                             GPIO_MODE6_CLR_ADDR
#define GPIO_MODE6_CLR_GPIO51_MASK                             0x00007000u                // GPIO51[14..12]
#define GPIO_MODE6_CLR_GPIO51_SHFT                             12u
#define GPIO_MODE6_CLR_GPIO50_ADDR                             GPIO_MODE6_CLR_ADDR
#define GPIO_MODE6_CLR_GPIO50_MASK                             0x00000700u                // GPIO50[10..8]
#define GPIO_MODE6_CLR_GPIO50_SHFT                             8u
#define GPIO_MODE6_CLR_GPIO49_ADDR                             GPIO_MODE6_CLR_ADDR
#define GPIO_MODE6_CLR_GPIO49_MASK                             0x00000070u                // GPIO49[6..4]
#define GPIO_MODE6_CLR_GPIO49_SHFT                             4u
#define GPIO_MODE6_CLR_GPIO48_ADDR                             GPIO_MODE6_CLR_ADDR
#define GPIO_MODE6_CLR_GPIO48_MASK                             0x00000007u                // GPIO48[2..0]
#define GPIO_MODE6_CLR_GPIO48_SHFT                             0u

/* =====================================================================================

  ---GPIO_MODE6_MOD (0x70005000 + 0x036cu)---

    GPIO48[3..0]                 - (WO) Alternative way to set up Aux mode of PAD_GPIO_BR7
    GPIO49[7..4]                 - (WO) Alternative way to set up Aux mode of PAD_GPIO_BR8
    GPIO50[11..8]                - (WO) Alternative way to set up Aux mode of PAD_GPIO_BR9
    GPIO51[15..12]               - (WO) Alternative way to set up Aux mode of PAD_GPIO_BR10
    GPIO52[19..16]               - (WO) Alternative way to set up Aux mode of PAD_GPIO_BR11
    GPIO53[23..20]               - (WO) Alternative way to set up Aux mode of PAD_GPIO_BR12
    GPIO54[27..24]               - (WO) Alternative way to set up Aux mode of PAD_GPIO_BR13
    GPIO55[31..28]               - (WO) Alternative way to set up Aux mode of PAD_GPIO_BR14

 =====================================================================================*/
#define GPIO_MODE6_MOD_GPIO55_ADDR                             GPIO_MODE6_MOD_ADDR
#define GPIO_MODE6_MOD_GPIO55_MASK                             0xF0000000u                // GPIO55[31..28]
#define GPIO_MODE6_MOD_GPIO55_SHFT                             28u
#define GPIO_MODE6_MOD_GPIO54_ADDR                             GPIO_MODE6_MOD_ADDR
#define GPIO_MODE6_MOD_GPIO54_MASK                             0x0F000000u                // GPIO54[27..24]
#define GPIO_MODE6_MOD_GPIO54_SHFT                             24u
#define GPIO_MODE6_MOD_GPIO53_ADDR                             GPIO_MODE6_MOD_ADDR
#define GPIO_MODE6_MOD_GPIO53_MASK                             0x00F00000u                // GPIO53[23..20]
#define GPIO_MODE6_MOD_GPIO53_SHFT                             20u
#define GPIO_MODE6_MOD_GPIO52_ADDR                             GPIO_MODE6_MOD_ADDR
#define GPIO_MODE6_MOD_GPIO52_MASK                             0x000F0000u                // GPIO52[19..16]
#define GPIO_MODE6_MOD_GPIO52_SHFT                             16u
#define GPIO_MODE6_MOD_GPIO51_ADDR                             GPIO_MODE6_MOD_ADDR
#define GPIO_MODE6_MOD_GPIO51_MASK                             0x0000F000u                // GPIO51[15..12]
#define GPIO_MODE6_MOD_GPIO51_SHFT                             12u
#define GPIO_MODE6_MOD_GPIO50_ADDR                             GPIO_MODE6_MOD_ADDR
#define GPIO_MODE6_MOD_GPIO50_MASK                             0x00000F00u                // GPIO50[11..8]
#define GPIO_MODE6_MOD_GPIO50_SHFT                             8u
#define GPIO_MODE6_MOD_GPIO49_ADDR                             GPIO_MODE6_MOD_ADDR
#define GPIO_MODE6_MOD_GPIO49_MASK                             0x000000F0u                // GPIO49[7..4]
#define GPIO_MODE6_MOD_GPIO49_SHFT                             4u
#define GPIO_MODE6_MOD_GPIO48_ADDR                             GPIO_MODE6_MOD_ADDR
#define GPIO_MODE6_MOD_GPIO48_MASK                             0x0000000Fu                // GPIO48[3..0]
#define GPIO_MODE6_MOD_GPIO48_SHFT                             0u

/* =====================================================================================

  ---GPIO_MODE7 (0x70005000 + 0x0370u)---

    GPIO56[2..0]                 - (RW) Aux mode of PAD_GPIO_BR15
    RESERVED3[3]                 - (RO) Reserved bits
    GPIO57[6..4]                 - (RW) Aux mode of PAD_GPIO_BR16
    RESERVED7[7]                 - (RO) Reserved bits
    GPIO58[10..8]                - (RW) Aux mode of PAD_GPIO_BR17
    RESERVED11[11]               - (RO) Reserved bits
    GPIO59[14..12]               - (RW) Aux mode of PAD_PMIC_SPMI_SDATA
    RESERVED15[15]               - (RO) Reserved bits
    GPIO60[18..16]               - (RW) Aux mode of PAD_PMIC_SPMI_SCLK
    RESERVED19[19]               - (RO) Reserved bits
    GPIO61[22..20]               - (RW) Aux mode of PAD_PMIC_UDS_EN
    RESERVED23[23]               - (RO) Reserved bits
    GPIO62[26..24]               - (RW) Aux mode of PAD_PMIC_PWR_RDY
    RESERVED27[27]               - (RO) Reserved bits
    GPIO63[30..28]               - (RW) Aux mode of PAD_PMIC_PALDO_LPM
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_MODE7_GPIO63_ADDR                                 GPIO_MODE7_ADDR
#define GPIO_MODE7_GPIO63_MASK                                 0x70000000u                // GPIO63[30..28]
#define GPIO_MODE7_GPIO63_SHFT                                 28u
#define GPIO_MODE7_GPIO62_ADDR                                 GPIO_MODE7_ADDR
#define GPIO_MODE7_GPIO62_MASK                                 0x07000000u                // GPIO62[26..24]
#define GPIO_MODE7_GPIO62_SHFT                                 24u
#define GPIO_MODE7_GPIO61_ADDR                                 GPIO_MODE7_ADDR
#define GPIO_MODE7_GPIO61_MASK                                 0x00700000u                // GPIO61[22..20]
#define GPIO_MODE7_GPIO61_SHFT                                 20u
#define GPIO_MODE7_GPIO60_ADDR                                 GPIO_MODE7_ADDR
#define GPIO_MODE7_GPIO60_MASK                                 0x00070000u                // GPIO60[18..16]
#define GPIO_MODE7_GPIO60_SHFT                                 16u
#define GPIO_MODE7_GPIO59_ADDR                                 GPIO_MODE7_ADDR
#define GPIO_MODE7_GPIO59_MASK                                 0x00007000u                // GPIO59[14..12]
#define GPIO_MODE7_GPIO59_SHFT                                 12u
#define GPIO_MODE7_GPIO58_ADDR                                 GPIO_MODE7_ADDR
#define GPIO_MODE7_GPIO58_MASK                                 0x00000700u                // GPIO58[10..8]
#define GPIO_MODE7_GPIO58_SHFT                                 8u
#define GPIO_MODE7_GPIO57_ADDR                                 GPIO_MODE7_ADDR
#define GPIO_MODE7_GPIO57_MASK                                 0x00000070u                // GPIO57[6..4]
#define GPIO_MODE7_GPIO57_SHFT                                 4u
#define GPIO_MODE7_GPIO56_ADDR                                 GPIO_MODE7_ADDR
#define GPIO_MODE7_GPIO56_MASK                                 0x00000007u                // GPIO56[2..0]
#define GPIO_MODE7_GPIO56_SHFT                                 0u

/* =====================================================================================

  ---GPIO_MODE7_SET (0x70005000 + 0x0374u)---

    GPIO56[2..0]                 - (WO) Bitwise SET of Aux mode of PAD_GPIO_BR15
    RESERVED3[3]                 - (RO) Reserved bits
    GPIO57[6..4]                 - (WO) Bitwise SET of Aux mode of PAD_GPIO_BR16
    RESERVED7[7]                 - (RO) Reserved bits
    GPIO58[10..8]                - (WO) Bitwise SET of Aux mode of PAD_GPIO_BR17
    RESERVED11[11]               - (RO) Reserved bits
    GPIO59[14..12]               - (WO) Bitwise SET of Aux mode of PAD_PMIC_SPMI_SDATA
    RESERVED15[15]               - (RO) Reserved bits
    GPIO60[18..16]               - (WO) Bitwise SET of Aux mode of PAD_PMIC_SPMI_SCLK
    RESERVED19[19]               - (RO) Reserved bits
    GPIO61[22..20]               - (WO) Bitwise SET of Aux mode of PAD_PMIC_UDS_EN
    RESERVED23[23]               - (RO) Reserved bits
    GPIO62[26..24]               - (WO) Bitwise SET of Aux mode of PAD_PMIC_PWR_RDY
    RESERVED27[27]               - (RO) Reserved bits
    GPIO63[30..28]               - (WO) Bitwise SET of Aux mode of PAD_PMIC_PALDO_LPM
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_MODE7_SET_GPIO63_ADDR                             GPIO_MODE7_SET_ADDR
#define GPIO_MODE7_SET_GPIO63_MASK                             0x70000000u                // GPIO63[30..28]
#define GPIO_MODE7_SET_GPIO63_SHFT                             28u
#define GPIO_MODE7_SET_GPIO62_ADDR                             GPIO_MODE7_SET_ADDR
#define GPIO_MODE7_SET_GPIO62_MASK                             0x07000000u                // GPIO62[26..24]
#define GPIO_MODE7_SET_GPIO62_SHFT                             24u
#define GPIO_MODE7_SET_GPIO61_ADDR                             GPIO_MODE7_SET_ADDR
#define GPIO_MODE7_SET_GPIO61_MASK                             0x00700000u                // GPIO61[22..20]
#define GPIO_MODE7_SET_GPIO61_SHFT                             20u
#define GPIO_MODE7_SET_GPIO60_ADDR                             GPIO_MODE7_SET_ADDR
#define GPIO_MODE7_SET_GPIO60_MASK                             0x00070000u                // GPIO60[18..16]
#define GPIO_MODE7_SET_GPIO60_SHFT                             16u
#define GPIO_MODE7_SET_GPIO59_ADDR                             GPIO_MODE7_SET_ADDR
#define GPIO_MODE7_SET_GPIO59_MASK                             0x00007000u                // GPIO59[14..12]
#define GPIO_MODE7_SET_GPIO59_SHFT                             12u
#define GPIO_MODE7_SET_GPIO58_ADDR                             GPIO_MODE7_SET_ADDR
#define GPIO_MODE7_SET_GPIO58_MASK                             0x00000700u                // GPIO58[10..8]
#define GPIO_MODE7_SET_GPIO58_SHFT                             8u
#define GPIO_MODE7_SET_GPIO57_ADDR                             GPIO_MODE7_SET_ADDR
#define GPIO_MODE7_SET_GPIO57_MASK                             0x00000070u                // GPIO57[6..4]
#define GPIO_MODE7_SET_GPIO57_SHFT                             4u
#define GPIO_MODE7_SET_GPIO56_ADDR                             GPIO_MODE7_SET_ADDR
#define GPIO_MODE7_SET_GPIO56_MASK                             0x00000007u                // GPIO56[2..0]
#define GPIO_MODE7_SET_GPIO56_SHFT                             0u

/* =====================================================================================

  ---GPIO_MODE7_CLR (0x70005000 + 0x0378u)---

    GPIO56[2..0]                 - (WO) Bitwise CLR of Aux mode of PAD_GPIO_BR15
    RESERVED3[3]                 - (RO) Reserved bits
    GPIO57[6..4]                 - (WO) Bitwise CLR of Aux mode of PAD_GPIO_BR16
    RESERVED7[7]                 - (RO) Reserved bits
    GPIO58[10..8]                - (WO) Bitwise CLR of Aux mode of PAD_GPIO_BR17
    RESERVED11[11]               - (RO) Reserved bits
    GPIO59[14..12]               - (WO) Bitwise CLR of Aux mode of PAD_PMIC_SPMI_SDATA
    RESERVED15[15]               - (RO) Reserved bits
    GPIO60[18..16]               - (WO) Bitwise CLR of Aux mode of PAD_PMIC_SPMI_SCLK
    RESERVED19[19]               - (RO) Reserved bits
    GPIO61[22..20]               - (WO) Bitwise CLR of Aux mode of PAD_PMIC_UDS_EN
    RESERVED23[23]               - (RO) Reserved bits
    GPIO62[26..24]               - (WO) Bitwise CLR of Aux mode of PAD_PMIC_PWR_RDY
    RESERVED27[27]               - (RO) Reserved bits
    GPIO63[30..28]               - (WO) Bitwise CLR of Aux mode of PAD_PMIC_PALDO_LPM
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_MODE7_CLR_GPIO63_ADDR                             GPIO_MODE7_CLR_ADDR
#define GPIO_MODE7_CLR_GPIO63_MASK                             0x70000000u                // GPIO63[30..28]
#define GPIO_MODE7_CLR_GPIO63_SHFT                             28u
#define GPIO_MODE7_CLR_GPIO62_ADDR                             GPIO_MODE7_CLR_ADDR
#define GPIO_MODE7_CLR_GPIO62_MASK                             0x07000000u                // GPIO62[26..24]
#define GPIO_MODE7_CLR_GPIO62_SHFT                             24u
#define GPIO_MODE7_CLR_GPIO61_ADDR                             GPIO_MODE7_CLR_ADDR
#define GPIO_MODE7_CLR_GPIO61_MASK                             0x00700000u                // GPIO61[22..20]
#define GPIO_MODE7_CLR_GPIO61_SHFT                             20u
#define GPIO_MODE7_CLR_GPIO60_ADDR                             GPIO_MODE7_CLR_ADDR
#define GPIO_MODE7_CLR_GPIO60_MASK                             0x00070000u                // GPIO60[18..16]
#define GPIO_MODE7_CLR_GPIO60_SHFT                             16u
#define GPIO_MODE7_CLR_GPIO59_ADDR                             GPIO_MODE7_CLR_ADDR
#define GPIO_MODE7_CLR_GPIO59_MASK                             0x00007000u                // GPIO59[14..12]
#define GPIO_MODE7_CLR_GPIO59_SHFT                             12u
#define GPIO_MODE7_CLR_GPIO58_ADDR                             GPIO_MODE7_CLR_ADDR
#define GPIO_MODE7_CLR_GPIO58_MASK                             0x00000700u                // GPIO58[10..8]
#define GPIO_MODE7_CLR_GPIO58_SHFT                             8u
#define GPIO_MODE7_CLR_GPIO57_ADDR                             GPIO_MODE7_CLR_ADDR
#define GPIO_MODE7_CLR_GPIO57_MASK                             0x00000070u                // GPIO57[6..4]
#define GPIO_MODE7_CLR_GPIO57_SHFT                             4u
#define GPIO_MODE7_CLR_GPIO56_ADDR                             GPIO_MODE7_CLR_ADDR
#define GPIO_MODE7_CLR_GPIO56_MASK                             0x00000007u                // GPIO56[2..0]
#define GPIO_MODE7_CLR_GPIO56_SHFT                             0u

/* =====================================================================================

  ---GPIO_MODE7_MOD (0x70005000 + 0x037cu)---

    GPIO56[3..0]                 - (WO) Alternative way to set up Aux mode of PAD_GPIO_BR15
    GPIO57[7..4]                 - (WO) Alternative way to set up Aux mode of PAD_GPIO_BR16
    GPIO58[11..8]                - (WO) Alternative way to set up Aux mode of PAD_GPIO_BR17
    GPIO59[15..12]               - (WO) Alternative way to set up Aux mode of PAD_PMIC_SPMI_SDATA
    GPIO60[19..16]               - (WO) Alternative way to set up Aux mode of PAD_PMIC_SPMI_SCLK
    GPIO61[23..20]               - (WO) Alternative way to set up Aux mode of PAD_PMIC_UDS_EN
    GPIO62[27..24]               - (WO) Alternative way to set up Aux mode of PAD_PMIC_PWR_RDY
    GPIO63[31..28]               - (WO) Alternative way to set up Aux mode of PAD_PMIC_PALDO_LPM

 =====================================================================================*/
#define GPIO_MODE7_MOD_GPIO63_ADDR                             GPIO_MODE7_MOD_ADDR
#define GPIO_MODE7_MOD_GPIO63_MASK                             0xF0000000u                // GPIO63[31..28]
#define GPIO_MODE7_MOD_GPIO63_SHFT                             28u
#define GPIO_MODE7_MOD_GPIO62_ADDR                             GPIO_MODE7_MOD_ADDR
#define GPIO_MODE7_MOD_GPIO62_MASK                             0x0F000000u                // GPIO62[27..24]
#define GPIO_MODE7_MOD_GPIO62_SHFT                             24u
#define GPIO_MODE7_MOD_GPIO61_ADDR                             GPIO_MODE7_MOD_ADDR
#define GPIO_MODE7_MOD_GPIO61_MASK                             0x00F00000u                // GPIO61[23..20]
#define GPIO_MODE7_MOD_GPIO61_SHFT                             20u
#define GPIO_MODE7_MOD_GPIO60_ADDR                             GPIO_MODE7_MOD_ADDR
#define GPIO_MODE7_MOD_GPIO60_MASK                             0x000F0000u                // GPIO60[19..16]
#define GPIO_MODE7_MOD_GPIO60_SHFT                             16u
#define GPIO_MODE7_MOD_GPIO59_ADDR                             GPIO_MODE7_MOD_ADDR
#define GPIO_MODE7_MOD_GPIO59_MASK                             0x0000F000u                // GPIO59[15..12]
#define GPIO_MODE7_MOD_GPIO59_SHFT                             12u
#define GPIO_MODE7_MOD_GPIO58_ADDR                             GPIO_MODE7_MOD_ADDR
#define GPIO_MODE7_MOD_GPIO58_MASK                             0x00000F00u                // GPIO58[11..8]
#define GPIO_MODE7_MOD_GPIO58_SHFT                             8u
#define GPIO_MODE7_MOD_GPIO57_ADDR                             GPIO_MODE7_MOD_ADDR
#define GPIO_MODE7_MOD_GPIO57_MASK                             0x000000F0u                // GPIO57[7..4]
#define GPIO_MODE7_MOD_GPIO57_SHFT                             4u
#define GPIO_MODE7_MOD_GPIO56_ADDR                             GPIO_MODE7_MOD_ADDR
#define GPIO_MODE7_MOD_GPIO56_MASK                             0x0000000Fu                // GPIO56[3..0]
#define GPIO_MODE7_MOD_GPIO56_SHFT                             0u

/* =====================================================================================

  ---GPIO_MODE8 (0x70005000 + 0x0380u)---

    GPIO64[2..0]                 - (RW) Aux mode of PAD_PMIC_IRQB
    RESERVED3[3]                 - (RO) Reserved bits
    GPIO65[6..4]                 - (RW) Aux mode of PAD_PMIC_LIGHT_LOAD_EN
    RESERVED7[7]                 - (RO) Reserved bits
    GPIO66[10..8]                - (RW) Aux mode of PAD_CONN_PMIC_EN
    RESERVED11[11]               - (RO) Reserved bits
    GPIO67[14..12]               - (RW) Aux mode of PAD_PHY0_HB0
    RESERVED15[15]               - (RO) Reserved bits
    GPIO68[18..16]               - (RW) Aux mode of PAD_PHY0_HB1
    RESERVED19[19]               - (RO) Reserved bits
    GPIO69[22..20]               - (RW) Aux mode of PAD_PHY0_HB2
    RESERVED23[23]               - (RO) Reserved bits
    GPIO70[26..24]               - (RW) Aux mode of PAD_PHY0_HB3
    RESERVED27[27]               - (RO) Reserved bits
    GPIO71[30..28]               - (RW) Aux mode of PAD_PHY0_HB4
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_MODE8_GPIO71_ADDR                                 GPIO_MODE8_ADDR
#define GPIO_MODE8_GPIO71_MASK                                 0x70000000u                // GPIO71[30..28]
#define GPIO_MODE8_GPIO71_SHFT                                 28u
#define GPIO_MODE8_GPIO70_ADDR                                 GPIO_MODE8_ADDR
#define GPIO_MODE8_GPIO70_MASK                                 0x07000000u                // GPIO70[26..24]
#define GPIO_MODE8_GPIO70_SHFT                                 24u
#define GPIO_MODE8_GPIO69_ADDR                                 GPIO_MODE8_ADDR
#define GPIO_MODE8_GPIO69_MASK                                 0x00700000u                // GPIO69[22..20]
#define GPIO_MODE8_GPIO69_SHFT                                 20u
#define GPIO_MODE8_GPIO68_ADDR                                 GPIO_MODE8_ADDR
#define GPIO_MODE8_GPIO68_MASK                                 0x00070000u                // GPIO68[18..16]
#define GPIO_MODE8_GPIO68_SHFT                                 16u
#define GPIO_MODE8_GPIO67_ADDR                                 GPIO_MODE8_ADDR
#define GPIO_MODE8_GPIO67_MASK                                 0x00007000u                // GPIO67[14..12]
#define GPIO_MODE8_GPIO67_SHFT                                 12u
#define GPIO_MODE8_GPIO66_ADDR                                 GPIO_MODE8_ADDR
#define GPIO_MODE8_GPIO66_MASK                                 0x00000700u                // GPIO66[10..8]
#define GPIO_MODE8_GPIO66_SHFT                                 8u
#define GPIO_MODE8_GPIO65_ADDR                                 GPIO_MODE8_ADDR
#define GPIO_MODE8_GPIO65_MASK                                 0x00000070u                // GPIO65[6..4]
#define GPIO_MODE8_GPIO65_SHFT                                 4u
#define GPIO_MODE8_GPIO64_ADDR                                 GPIO_MODE8_ADDR
#define GPIO_MODE8_GPIO64_MASK                                 0x00000007u                // GPIO64[2..0]
#define GPIO_MODE8_GPIO64_SHFT                                 0u

/* =====================================================================================

  ---GPIO_MODE8_SET (0x70005000 + 0x0384u)---

    GPIO64[2..0]                 - (WO) Bitwise SET of Aux mode of PAD_PMIC_IRQB
    RESERVED3[3]                 - (RO) Reserved bits
    GPIO65[6..4]                 - (WO) Bitwise SET of Aux mode of PAD_PMIC_LIGHT_LOAD_EN
    RESERVED7[7]                 - (RO) Reserved bits
    GPIO66[10..8]                - (WO) Bitwise SET of Aux mode of PAD_CONN_PMIC_EN
    RESERVED11[11]               - (RO) Reserved bits
    GPIO67[14..12]               - (WO) Bitwise SET of Aux mode of PAD_PHY0_HB0
    RESERVED15[15]               - (RO) Reserved bits
    GPIO68[18..16]               - (WO) Bitwise SET of Aux mode of PAD_PHY0_HB1
    RESERVED19[19]               - (RO) Reserved bits
    GPIO69[22..20]               - (WO) Bitwise SET of Aux mode of PAD_PHY0_HB2
    RESERVED23[23]               - (RO) Reserved bits
    GPIO70[26..24]               - (WO) Bitwise SET of Aux mode of PAD_PHY0_HB3
    RESERVED27[27]               - (RO) Reserved bits
    GPIO71[30..28]               - (WO) Bitwise SET of Aux mode of PAD_PHY0_HB4
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_MODE8_SET_GPIO71_ADDR                             GPIO_MODE8_SET_ADDR
#define GPIO_MODE8_SET_GPIO71_MASK                             0x70000000u                // GPIO71[30..28]
#define GPIO_MODE8_SET_GPIO71_SHFT                             28u
#define GPIO_MODE8_SET_GPIO70_ADDR                             GPIO_MODE8_SET_ADDR
#define GPIO_MODE8_SET_GPIO70_MASK                             0x07000000u                // GPIO70[26..24]
#define GPIO_MODE8_SET_GPIO70_SHFT                             24u
#define GPIO_MODE8_SET_GPIO69_ADDR                             GPIO_MODE8_SET_ADDR
#define GPIO_MODE8_SET_GPIO69_MASK                             0x00700000u                // GPIO69[22..20]
#define GPIO_MODE8_SET_GPIO69_SHFT                             20u
#define GPIO_MODE8_SET_GPIO68_ADDR                             GPIO_MODE8_SET_ADDR
#define GPIO_MODE8_SET_GPIO68_MASK                             0x00070000u                // GPIO68[18..16]
#define GPIO_MODE8_SET_GPIO68_SHFT                             16u
#define GPIO_MODE8_SET_GPIO67_ADDR                             GPIO_MODE8_SET_ADDR
#define GPIO_MODE8_SET_GPIO67_MASK                             0x00007000u                // GPIO67[14..12]
#define GPIO_MODE8_SET_GPIO67_SHFT                             12u
#define GPIO_MODE8_SET_GPIO66_ADDR                             GPIO_MODE8_SET_ADDR
#define GPIO_MODE8_SET_GPIO66_MASK                             0x00000700u                // GPIO66[10..8]
#define GPIO_MODE8_SET_GPIO66_SHFT                             8u
#define GPIO_MODE8_SET_GPIO65_ADDR                             GPIO_MODE8_SET_ADDR
#define GPIO_MODE8_SET_GPIO65_MASK                             0x00000070u                // GPIO65[6..4]
#define GPIO_MODE8_SET_GPIO65_SHFT                             4u
#define GPIO_MODE8_SET_GPIO64_ADDR                             GPIO_MODE8_SET_ADDR
#define GPIO_MODE8_SET_GPIO64_MASK                             0x00000007u                // GPIO64[2..0]
#define GPIO_MODE8_SET_GPIO64_SHFT                             0u

/* =====================================================================================

  ---GPIO_MODE8_CLR (0x70005000 + 0x0388u)---

    GPIO64[2..0]                 - (WO) Bitwise CLR of Aux mode of PAD_PMIC_IRQB
    RESERVED3[3]                 - (RO) Reserved bits
    GPIO65[6..4]                 - (WO) Bitwise CLR of Aux mode of PAD_PMIC_LIGHT_LOAD_EN
    RESERVED7[7]                 - (RO) Reserved bits
    GPIO66[10..8]                - (WO) Bitwise CLR of Aux mode of PAD_CONN_PMIC_EN
    RESERVED11[11]               - (RO) Reserved bits
    GPIO67[14..12]               - (WO) Bitwise CLR of Aux mode of PAD_PHY0_HB0
    RESERVED15[15]               - (RO) Reserved bits
    GPIO68[18..16]               - (WO) Bitwise CLR of Aux mode of PAD_PHY0_HB1
    RESERVED19[19]               - (RO) Reserved bits
    GPIO69[22..20]               - (WO) Bitwise CLR of Aux mode of PAD_PHY0_HB2
    RESERVED23[23]               - (RO) Reserved bits
    GPIO70[26..24]               - (WO) Bitwise CLR of Aux mode of PAD_PHY0_HB3
    RESERVED27[27]               - (RO) Reserved bits
    GPIO71[30..28]               - (WO) Bitwise CLR of Aux mode of PAD_PHY0_HB4
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_MODE8_CLR_GPIO71_ADDR                             GPIO_MODE8_CLR_ADDR
#define GPIO_MODE8_CLR_GPIO71_MASK                             0x70000000u                // GPIO71[30..28]
#define GPIO_MODE8_CLR_GPIO71_SHFT                             28u
#define GPIO_MODE8_CLR_GPIO70_ADDR                             GPIO_MODE8_CLR_ADDR
#define GPIO_MODE8_CLR_GPIO70_MASK                             0x07000000u                // GPIO70[26..24]
#define GPIO_MODE8_CLR_GPIO70_SHFT                             24u
#define GPIO_MODE8_CLR_GPIO69_ADDR                             GPIO_MODE8_CLR_ADDR
#define GPIO_MODE8_CLR_GPIO69_MASK                             0x00700000u                // GPIO69[22..20]
#define GPIO_MODE8_CLR_GPIO69_SHFT                             20u
#define GPIO_MODE8_CLR_GPIO68_ADDR                             GPIO_MODE8_CLR_ADDR
#define GPIO_MODE8_CLR_GPIO68_MASK                             0x00070000u                // GPIO68[18..16]
#define GPIO_MODE8_CLR_GPIO68_SHFT                             16u
#define GPIO_MODE8_CLR_GPIO67_ADDR                             GPIO_MODE8_CLR_ADDR
#define GPIO_MODE8_CLR_GPIO67_MASK                             0x00007000u                // GPIO67[14..12]
#define GPIO_MODE8_CLR_GPIO67_SHFT                             12u
#define GPIO_MODE8_CLR_GPIO66_ADDR                             GPIO_MODE8_CLR_ADDR
#define GPIO_MODE8_CLR_GPIO66_MASK                             0x00000700u                // GPIO66[10..8]
#define GPIO_MODE8_CLR_GPIO66_SHFT                             8u
#define GPIO_MODE8_CLR_GPIO65_ADDR                             GPIO_MODE8_CLR_ADDR
#define GPIO_MODE8_CLR_GPIO65_MASK                             0x00000070u                // GPIO65[6..4]
#define GPIO_MODE8_CLR_GPIO65_SHFT                             4u
#define GPIO_MODE8_CLR_GPIO64_ADDR                             GPIO_MODE8_CLR_ADDR
#define GPIO_MODE8_CLR_GPIO64_MASK                             0x00000007u                // GPIO64[2..0]
#define GPIO_MODE8_CLR_GPIO64_SHFT                             0u

/* =====================================================================================

  ---GPIO_MODE8_MOD (0x70005000 + 0x038cu)---

    GPIO64[3..0]                 - (WO) Alternative way to set up Aux mode of PAD_PMIC_IRQB
    GPIO65[7..4]                 - (WO) Alternative way to set up Aux mode of PAD_PMIC_LIGHT_LOAD_EN
    GPIO66[11..8]                - (WO) Alternative way to set up Aux mode of PAD_CONN_PMIC_EN
    GPIO67[15..12]               - (WO) Alternative way to set up Aux mode of PAD_PHY0_HB0
    GPIO68[19..16]               - (WO) Alternative way to set up Aux mode of PAD_PHY0_HB1
    GPIO69[23..20]               - (WO) Alternative way to set up Aux mode of PAD_PHY0_HB2
    GPIO70[27..24]               - (WO) Alternative way to set up Aux mode of PAD_PHY0_HB3
    GPIO71[31..28]               - (WO) Alternative way to set up Aux mode of PAD_PHY0_HB4

 =====================================================================================*/
#define GPIO_MODE8_MOD_GPIO71_ADDR                             GPIO_MODE8_MOD_ADDR
#define GPIO_MODE8_MOD_GPIO71_MASK                             0xF0000000u                // GPIO71[31..28]
#define GPIO_MODE8_MOD_GPIO71_SHFT                             28u
#define GPIO_MODE8_MOD_GPIO70_ADDR                             GPIO_MODE8_MOD_ADDR
#define GPIO_MODE8_MOD_GPIO70_MASK                             0x0F000000u                // GPIO70[27..24]
#define GPIO_MODE8_MOD_GPIO70_SHFT                             24u
#define GPIO_MODE8_MOD_GPIO69_ADDR                             GPIO_MODE8_MOD_ADDR
#define GPIO_MODE8_MOD_GPIO69_MASK                             0x00F00000u                // GPIO69[23..20]
#define GPIO_MODE8_MOD_GPIO69_SHFT                             20u
#define GPIO_MODE8_MOD_GPIO68_ADDR                             GPIO_MODE8_MOD_ADDR
#define GPIO_MODE8_MOD_GPIO68_MASK                             0x000F0000u                // GPIO68[19..16]
#define GPIO_MODE8_MOD_GPIO68_SHFT                             16u
#define GPIO_MODE8_MOD_GPIO67_ADDR                             GPIO_MODE8_MOD_ADDR
#define GPIO_MODE8_MOD_GPIO67_MASK                             0x0000F000u                // GPIO67[15..12]
#define GPIO_MODE8_MOD_GPIO67_SHFT                             12u
#define GPIO_MODE8_MOD_GPIO66_ADDR                             GPIO_MODE8_MOD_ADDR
#define GPIO_MODE8_MOD_GPIO66_MASK                             0x00000F00u                // GPIO66[11..8]
#define GPIO_MODE8_MOD_GPIO66_SHFT                             8u
#define GPIO_MODE8_MOD_GPIO65_ADDR                             GPIO_MODE8_MOD_ADDR
#define GPIO_MODE8_MOD_GPIO65_MASK                             0x000000F0u                // GPIO65[7..4]
#define GPIO_MODE8_MOD_GPIO65_SHFT                             4u
#define GPIO_MODE8_MOD_GPIO64_ADDR                             GPIO_MODE8_MOD_ADDR
#define GPIO_MODE8_MOD_GPIO64_MASK                             0x0000000Fu                // GPIO64[3..0]
#define GPIO_MODE8_MOD_GPIO64_SHFT                             0u

/* =====================================================================================

  ---GPIO_MODE9 (0x70005000 + 0x0390u)---

    GPIO72[2..0]                 - (RW) Aux mode of PAD_ADIE_UDS_RDY
    RESERVED3[3]                 - (RO) Reserved bits
    GPIO73[6..4]                 - (RW) Aux mode of PAD_ADIE_IRQ
    RESERVED7[7]                 - (RO) Reserved bits
    GPIO74[10..8]                - (RW) Aux mode of PAD_CONN_HBT_PTA
    RESERVED11[11]               - (RO) Reserved bits
    GPIO75[14..12]               - (RW) Aux mode of PAD_CONN_WBT_PTA
    RESERVED15[15]               - (RO) Reserved bits
    GPIO76[18..16]               - (RW) Aux mode of PAD_CONN_LBT_PTA
    RESERVED19[19]               - (RO) Reserved bits
    GPIO77[22..20]               - (RW) Aux mode of PAD_TOP_DATA
    RESERVED23[23]               - (RO) Reserved bits
    GPIO78[26..24]               - (RW) Aux mode of PAD_TOP_CLK
    RESERVED27[27]               - (RO) Reserved bits
    GPIO79[30..28]               - (RW) Aux mode of PAD_LIT_HB2
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_MODE9_GPIO79_ADDR                                 GPIO_MODE9_ADDR
#define GPIO_MODE9_GPIO79_MASK                                 0x70000000u                // GPIO79[30..28]
#define GPIO_MODE9_GPIO79_SHFT                                 28u
#define GPIO_MODE9_GPIO78_ADDR                                 GPIO_MODE9_ADDR
#define GPIO_MODE9_GPIO78_MASK                                 0x07000000u                // GPIO78[26..24]
#define GPIO_MODE9_GPIO78_SHFT                                 24u
#define GPIO_MODE9_GPIO77_ADDR                                 GPIO_MODE9_ADDR
#define GPIO_MODE9_GPIO77_MASK                                 0x00700000u                // GPIO77[22..20]
#define GPIO_MODE9_GPIO77_SHFT                                 20u
#define GPIO_MODE9_GPIO76_ADDR                                 GPIO_MODE9_ADDR
#define GPIO_MODE9_GPIO76_MASK                                 0x00070000u                // GPIO76[18..16]
#define GPIO_MODE9_GPIO76_SHFT                                 16u
#define GPIO_MODE9_GPIO75_ADDR                                 GPIO_MODE9_ADDR
#define GPIO_MODE9_GPIO75_MASK                                 0x00007000u                // GPIO75[14..12]
#define GPIO_MODE9_GPIO75_SHFT                                 12u
#define GPIO_MODE9_GPIO74_ADDR                                 GPIO_MODE9_ADDR
#define GPIO_MODE9_GPIO74_MASK                                 0x00000700u                // GPIO74[10..8]
#define GPIO_MODE9_GPIO74_SHFT                                 8u
#define GPIO_MODE9_GPIO73_ADDR                                 GPIO_MODE9_ADDR
#define GPIO_MODE9_GPIO73_MASK                                 0x00000070u                // GPIO73[6..4]
#define GPIO_MODE9_GPIO73_SHFT                                 4u
#define GPIO_MODE9_GPIO72_ADDR                                 GPIO_MODE9_ADDR
#define GPIO_MODE9_GPIO72_MASK                                 0x00000007u                // GPIO72[2..0]
#define GPIO_MODE9_GPIO72_SHFT                                 0u

/* =====================================================================================

  ---GPIO_MODE9_SET (0x70005000 + 0x0394u)---

    GPIO72[2..0]                 - (WO) Bitwise SET of Aux mode of PAD_ADIE_UDS_RDY
    RESERVED3[3]                 - (RO) Reserved bits
    GPIO73[6..4]                 - (WO) Bitwise SET of Aux mode of PAD_ADIE_IRQ
    RESERVED7[7]                 - (RO) Reserved bits
    GPIO74[10..8]                - (WO) Bitwise SET of Aux mode of PAD_CONN_HBT_PTA
    RESERVED11[11]               - (RO) Reserved bits
    GPIO75[14..12]               - (WO) Bitwise SET of Aux mode of PAD_CONN_WBT_PTA
    RESERVED15[15]               - (RO) Reserved bits
    GPIO76[18..16]               - (WO) Bitwise SET of Aux mode of PAD_CONN_LBT_PTA
    RESERVED19[19]               - (RO) Reserved bits
    GPIO77[22..20]               - (WO) Bitwise SET of Aux mode of PAD_TOP_DATA
    RESERVED23[23]               - (RO) Reserved bits
    GPIO78[26..24]               - (WO) Bitwise SET of Aux mode of PAD_TOP_CLK
    RESERVED27[27]               - (RO) Reserved bits
    GPIO79[30..28]               - (WO) Bitwise SET of Aux mode of PAD_LIT_HB2
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_MODE9_SET_GPIO79_ADDR                             GPIO_MODE9_SET_ADDR
#define GPIO_MODE9_SET_GPIO79_MASK                             0x70000000u                // GPIO79[30..28]
#define GPIO_MODE9_SET_GPIO79_SHFT                             28u
#define GPIO_MODE9_SET_GPIO78_ADDR                             GPIO_MODE9_SET_ADDR
#define GPIO_MODE9_SET_GPIO78_MASK                             0x07000000u                // GPIO78[26..24]
#define GPIO_MODE9_SET_GPIO78_SHFT                             24u
#define GPIO_MODE9_SET_GPIO77_ADDR                             GPIO_MODE9_SET_ADDR
#define GPIO_MODE9_SET_GPIO77_MASK                             0x00700000u                // GPIO77[22..20]
#define GPIO_MODE9_SET_GPIO77_SHFT                             20u
#define GPIO_MODE9_SET_GPIO76_ADDR                             GPIO_MODE9_SET_ADDR
#define GPIO_MODE9_SET_GPIO76_MASK                             0x00070000u                // GPIO76[18..16]
#define GPIO_MODE9_SET_GPIO76_SHFT                             16u
#define GPIO_MODE9_SET_GPIO75_ADDR                             GPIO_MODE9_SET_ADDR
#define GPIO_MODE9_SET_GPIO75_MASK                             0x00007000u                // GPIO75[14..12]
#define GPIO_MODE9_SET_GPIO75_SHFT                             12u
#define GPIO_MODE9_SET_GPIO74_ADDR                             GPIO_MODE9_SET_ADDR
#define GPIO_MODE9_SET_GPIO74_MASK                             0x00000700u                // GPIO74[10..8]
#define GPIO_MODE9_SET_GPIO74_SHFT                             8u
#define GPIO_MODE9_SET_GPIO73_ADDR                             GPIO_MODE9_SET_ADDR
#define GPIO_MODE9_SET_GPIO73_MASK                             0x00000070u                // GPIO73[6..4]
#define GPIO_MODE9_SET_GPIO73_SHFT                             4u
#define GPIO_MODE9_SET_GPIO72_ADDR                             GPIO_MODE9_SET_ADDR
#define GPIO_MODE9_SET_GPIO72_MASK                             0x00000007u                // GPIO72[2..0]
#define GPIO_MODE9_SET_GPIO72_SHFT                             0u

/* =====================================================================================

  ---GPIO_MODE9_CLR (0x70005000 + 0x0398u)---

    GPIO72[2..0]                 - (WO) Bitwise CLR of Aux mode of PAD_ADIE_UDS_RDY
    RESERVED3[3]                 - (RO) Reserved bits
    GPIO73[6..4]                 - (WO) Bitwise CLR of Aux mode of PAD_ADIE_IRQ
    RESERVED7[7]                 - (RO) Reserved bits
    GPIO74[10..8]                - (WO) Bitwise CLR of Aux mode of PAD_CONN_HBT_PTA
    RESERVED11[11]               - (RO) Reserved bits
    GPIO75[14..12]               - (WO) Bitwise CLR of Aux mode of PAD_CONN_WBT_PTA
    RESERVED15[15]               - (RO) Reserved bits
    GPIO76[18..16]               - (WO) Bitwise CLR of Aux mode of PAD_CONN_LBT_PTA
    RESERVED19[19]               - (RO) Reserved bits
    GPIO77[22..20]               - (WO) Bitwise CLR of Aux mode of PAD_TOP_DATA
    RESERVED23[23]               - (RO) Reserved bits
    GPIO78[26..24]               - (WO) Bitwise CLR of Aux mode of PAD_TOP_CLK
    RESERVED27[27]               - (RO) Reserved bits
    GPIO79[30..28]               - (WO) Bitwise CLR of Aux mode of PAD_LIT_HB2
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_MODE9_CLR_GPIO79_ADDR                             GPIO_MODE9_CLR_ADDR
#define GPIO_MODE9_CLR_GPIO79_MASK                             0x70000000u                // GPIO79[30..28]
#define GPIO_MODE9_CLR_GPIO79_SHFT                             28u
#define GPIO_MODE9_CLR_GPIO78_ADDR                             GPIO_MODE9_CLR_ADDR
#define GPIO_MODE9_CLR_GPIO78_MASK                             0x07000000u                // GPIO78[26..24]
#define GPIO_MODE9_CLR_GPIO78_SHFT                             24u
#define GPIO_MODE9_CLR_GPIO77_ADDR                             GPIO_MODE9_CLR_ADDR
#define GPIO_MODE9_CLR_GPIO77_MASK                             0x00700000u                // GPIO77[22..20]
#define GPIO_MODE9_CLR_GPIO77_SHFT                             20u
#define GPIO_MODE9_CLR_GPIO76_ADDR                             GPIO_MODE9_CLR_ADDR
#define GPIO_MODE9_CLR_GPIO76_MASK                             0x00070000u                // GPIO76[18..16]
#define GPIO_MODE9_CLR_GPIO76_SHFT                             16u
#define GPIO_MODE9_CLR_GPIO75_ADDR                             GPIO_MODE9_CLR_ADDR
#define GPIO_MODE9_CLR_GPIO75_MASK                             0x00007000u                // GPIO75[14..12]
#define GPIO_MODE9_CLR_GPIO75_SHFT                             12u
#define GPIO_MODE9_CLR_GPIO74_ADDR                             GPIO_MODE9_CLR_ADDR
#define GPIO_MODE9_CLR_GPIO74_MASK                             0x00000700u                // GPIO74[10..8]
#define GPIO_MODE9_CLR_GPIO74_SHFT                             8u
#define GPIO_MODE9_CLR_GPIO73_ADDR                             GPIO_MODE9_CLR_ADDR
#define GPIO_MODE9_CLR_GPIO73_MASK                             0x00000070u                // GPIO73[6..4]
#define GPIO_MODE9_CLR_GPIO73_SHFT                             4u
#define GPIO_MODE9_CLR_GPIO72_ADDR                             GPIO_MODE9_CLR_ADDR
#define GPIO_MODE9_CLR_GPIO72_MASK                             0x00000007u                // GPIO72[2..0]
#define GPIO_MODE9_CLR_GPIO72_SHFT                             0u

/* =====================================================================================

  ---GPIO_MODE9_MOD (0x70005000 + 0x039cu)---

    GPIO72[3..0]                 - (WO) Alternative way to set up Aux mode of PAD_ADIE_UDS_RDY
    GPIO73[7..4]                 - (WO) Alternative way to set up Aux mode of PAD_ADIE_IRQ
    GPIO74[11..8]                - (WO) Alternative way to set up Aux mode of PAD_CONN_HBT_PTA
    GPIO75[15..12]               - (WO) Alternative way to set up Aux mode of PAD_CONN_WBT_PTA
    GPIO76[19..16]               - (WO) Alternative way to set up Aux mode of PAD_CONN_LBT_PTA
    GPIO77[23..20]               - (WO) Alternative way to set up Aux mode of PAD_TOP_DATA
    GPIO78[27..24]               - (WO) Alternative way to set up Aux mode of PAD_TOP_CLK
    GPIO79[31..28]               - (WO) Alternative way to set up Aux mode of PAD_LIT_HB2

 =====================================================================================*/
#define GPIO_MODE9_MOD_GPIO79_ADDR                             GPIO_MODE9_MOD_ADDR
#define GPIO_MODE9_MOD_GPIO79_MASK                             0xF0000000u                // GPIO79[31..28]
#define GPIO_MODE9_MOD_GPIO79_SHFT                             28u
#define GPIO_MODE9_MOD_GPIO78_ADDR                             GPIO_MODE9_MOD_ADDR
#define GPIO_MODE9_MOD_GPIO78_MASK                             0x0F000000u                // GPIO78[27..24]
#define GPIO_MODE9_MOD_GPIO78_SHFT                             24u
#define GPIO_MODE9_MOD_GPIO77_ADDR                             GPIO_MODE9_MOD_ADDR
#define GPIO_MODE9_MOD_GPIO77_MASK                             0x00F00000u                // GPIO77[23..20]
#define GPIO_MODE9_MOD_GPIO77_SHFT                             20u
#define GPIO_MODE9_MOD_GPIO76_ADDR                             GPIO_MODE9_MOD_ADDR
#define GPIO_MODE9_MOD_GPIO76_MASK                             0x000F0000u                // GPIO76[19..16]
#define GPIO_MODE9_MOD_GPIO76_SHFT                             16u
#define GPIO_MODE9_MOD_GPIO75_ADDR                             GPIO_MODE9_MOD_ADDR
#define GPIO_MODE9_MOD_GPIO75_MASK                             0x0000F000u                // GPIO75[15..12]
#define GPIO_MODE9_MOD_GPIO75_SHFT                             12u
#define GPIO_MODE9_MOD_GPIO74_ADDR                             GPIO_MODE9_MOD_ADDR
#define GPIO_MODE9_MOD_GPIO74_MASK                             0x00000F00u                // GPIO74[11..8]
#define GPIO_MODE9_MOD_GPIO74_SHFT                             8u
#define GPIO_MODE9_MOD_GPIO73_ADDR                             GPIO_MODE9_MOD_ADDR
#define GPIO_MODE9_MOD_GPIO73_MASK                             0x000000F0u                // GPIO73[7..4]
#define GPIO_MODE9_MOD_GPIO73_SHFT                             4u
#define GPIO_MODE9_MOD_GPIO72_ADDR                             GPIO_MODE9_MOD_ADDR
#define GPIO_MODE9_MOD_GPIO72_MASK                             0x0000000Fu                // GPIO72[3..0]
#define GPIO_MODE9_MOD_GPIO72_SHFT                             0u

/* =====================================================================================

  ---GPIO_MODE10 (0x70005000 + 0x03a0u)---

    GPIO80[2..0]                 - (RW) Aux mode of PAD_LIT_HB1
    RESERVED3[3]                 - (RO) Reserved bits
    GPIO81[6..4]                 - (RW) Aux mode of PAD_LIT_HB0
    RESERVED7[7]                 - (RO) Reserved bits
    GPIO82[10..8]                - (RW) Aux mode of PAD_BT1_HB_CLK
    RESERVED11[11]               - (RO) Reserved bits
    GPIO83[14..12]               - (RW) Aux mode of PAD_BT1_HB_DATA
    RESERVED15[15]               - (RO) Reserved bits
    GPIO84[18..16]               - (RW) Aux mode of PAD_BT0_HB_CLK
    RESERVED19[19]               - (RO) Reserved bits
    GPIO85[22..20]               - (RW) Aux mode of PAD_BT0_HB_DATA
    RESERVED23[23]               - (RO) Reserved bits
    GPIO86[26..24]               - (RW) Aux mode of PAD_BT1_CLK
    RESERVED27[27]               - (RO) Reserved bits
    GPIO87[30..28]               - (RW) Aux mode of PAD_BT1_DATA
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_MODE10_GPIO87_ADDR                                GPIO_MODE10_ADDR
#define GPIO_MODE10_GPIO87_MASK                                0x70000000u                // GPIO87[30..28]
#define GPIO_MODE10_GPIO87_SHFT                                28u
#define GPIO_MODE10_GPIO86_ADDR                                GPIO_MODE10_ADDR
#define GPIO_MODE10_GPIO86_MASK                                0x07000000u                // GPIO86[26..24]
#define GPIO_MODE10_GPIO86_SHFT                                24u
#define GPIO_MODE10_GPIO85_ADDR                                GPIO_MODE10_ADDR
#define GPIO_MODE10_GPIO85_MASK                                0x00700000u                // GPIO85[22..20]
#define GPIO_MODE10_GPIO85_SHFT                                20u
#define GPIO_MODE10_GPIO84_ADDR                                GPIO_MODE10_ADDR
#define GPIO_MODE10_GPIO84_MASK                                0x00070000u                // GPIO84[18..16]
#define GPIO_MODE10_GPIO84_SHFT                                16u
#define GPIO_MODE10_GPIO83_ADDR                                GPIO_MODE10_ADDR
#define GPIO_MODE10_GPIO83_MASK                                0x00007000u                // GPIO83[14..12]
#define GPIO_MODE10_GPIO83_SHFT                                12u
#define GPIO_MODE10_GPIO82_ADDR                                GPIO_MODE10_ADDR
#define GPIO_MODE10_GPIO82_MASK                                0x00000700u                // GPIO82[10..8]
#define GPIO_MODE10_GPIO82_SHFT                                8u
#define GPIO_MODE10_GPIO81_ADDR                                GPIO_MODE10_ADDR
#define GPIO_MODE10_GPIO81_MASK                                0x00000070u                // GPIO81[6..4]
#define GPIO_MODE10_GPIO81_SHFT                                4u
#define GPIO_MODE10_GPIO80_ADDR                                GPIO_MODE10_ADDR
#define GPIO_MODE10_GPIO80_MASK                                0x00000007u                // GPIO80[2..0]
#define GPIO_MODE10_GPIO80_SHFT                                0u

/* =====================================================================================

  ---GPIO_MODE10_SET (0x70005000 + 0x03a4u)---

    GPIO80[2..0]                 - (WO) Bitwise SET of Aux mode of PAD_LIT_HB1
    RESERVED3[3]                 - (RO) Reserved bits
    GPIO81[6..4]                 - (WO) Bitwise SET of Aux mode of PAD_LIT_HB0
    RESERVED7[7]                 - (RO) Reserved bits
    GPIO82[10..8]                - (WO) Bitwise SET of Aux mode of PAD_BT1_HB_CLK
    RESERVED11[11]               - (RO) Reserved bits
    GPIO83[14..12]               - (WO) Bitwise SET of Aux mode of PAD_BT1_HB_DATA
    RESERVED15[15]               - (RO) Reserved bits
    GPIO84[18..16]               - (WO) Bitwise SET of Aux mode of PAD_BT0_HB_CLK
    RESERVED19[19]               - (RO) Reserved bits
    GPIO85[22..20]               - (WO) Bitwise SET of Aux mode of PAD_BT0_HB_DATA
    RESERVED23[23]               - (RO) Reserved bits
    GPIO86[26..24]               - (WO) Bitwise SET of Aux mode of PAD_BT1_CLK
    RESERVED27[27]               - (RO) Reserved bits
    GPIO87[30..28]               - (WO) Bitwise SET of Aux mode of PAD_BT1_DATA
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_MODE10_SET_GPIO87_ADDR                            GPIO_MODE10_SET_ADDR
#define GPIO_MODE10_SET_GPIO87_MASK                            0x70000000u                // GPIO87[30..28]
#define GPIO_MODE10_SET_GPIO87_SHFT                            28u
#define GPIO_MODE10_SET_GPIO86_ADDR                            GPIO_MODE10_SET_ADDR
#define GPIO_MODE10_SET_GPIO86_MASK                            0x07000000u                // GPIO86[26..24]
#define GPIO_MODE10_SET_GPIO86_SHFT                            24u
#define GPIO_MODE10_SET_GPIO85_ADDR                            GPIO_MODE10_SET_ADDR
#define GPIO_MODE10_SET_GPIO85_MASK                            0x00700000u                // GPIO85[22..20]
#define GPIO_MODE10_SET_GPIO85_SHFT                            20u
#define GPIO_MODE10_SET_GPIO84_ADDR                            GPIO_MODE10_SET_ADDR
#define GPIO_MODE10_SET_GPIO84_MASK                            0x00070000u                // GPIO84[18..16]
#define GPIO_MODE10_SET_GPIO84_SHFT                            16u
#define GPIO_MODE10_SET_GPIO83_ADDR                            GPIO_MODE10_SET_ADDR
#define GPIO_MODE10_SET_GPIO83_MASK                            0x00007000u                // GPIO83[14..12]
#define GPIO_MODE10_SET_GPIO83_SHFT                            12u
#define GPIO_MODE10_SET_GPIO82_ADDR                            GPIO_MODE10_SET_ADDR
#define GPIO_MODE10_SET_GPIO82_MASK                            0x00000700u                // GPIO82[10..8]
#define GPIO_MODE10_SET_GPIO82_SHFT                            8u
#define GPIO_MODE10_SET_GPIO81_ADDR                            GPIO_MODE10_SET_ADDR
#define GPIO_MODE10_SET_GPIO81_MASK                            0x00000070u                // GPIO81[6..4]
#define GPIO_MODE10_SET_GPIO81_SHFT                            4u
#define GPIO_MODE10_SET_GPIO80_ADDR                            GPIO_MODE10_SET_ADDR
#define GPIO_MODE10_SET_GPIO80_MASK                            0x00000007u                // GPIO80[2..0]
#define GPIO_MODE10_SET_GPIO80_SHFT                            0u

/* =====================================================================================

  ---GPIO_MODE10_CLR (0x70005000 + 0x03a8u)---

    GPIO80[2..0]                 - (WO) Bitwise CLR of Aux mode of PAD_LIT_HB1
    RESERVED3[3]                 - (RO) Reserved bits
    GPIO81[6..4]                 - (WO) Bitwise CLR of Aux mode of PAD_LIT_HB0
    RESERVED7[7]                 - (RO) Reserved bits
    GPIO82[10..8]                - (WO) Bitwise CLR of Aux mode of PAD_BT1_HB_CLK
    RESERVED11[11]               - (RO) Reserved bits
    GPIO83[14..12]               - (WO) Bitwise CLR of Aux mode of PAD_BT1_HB_DATA
    RESERVED15[15]               - (RO) Reserved bits
    GPIO84[18..16]               - (WO) Bitwise CLR of Aux mode of PAD_BT0_HB_CLK
    RESERVED19[19]               - (RO) Reserved bits
    GPIO85[22..20]               - (WO) Bitwise CLR of Aux mode of PAD_BT0_HB_DATA
    RESERVED23[23]               - (RO) Reserved bits
    GPIO86[26..24]               - (WO) Bitwise CLR of Aux mode of PAD_BT1_CLK
    RESERVED27[27]               - (RO) Reserved bits
    GPIO87[30..28]               - (WO) Bitwise CLR of Aux mode of PAD_BT1_DATA
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_MODE10_CLR_GPIO87_ADDR                            GPIO_MODE10_CLR_ADDR
#define GPIO_MODE10_CLR_GPIO87_MASK                            0x70000000u                // GPIO87[30..28]
#define GPIO_MODE10_CLR_GPIO87_SHFT                            28u
#define GPIO_MODE10_CLR_GPIO86_ADDR                            GPIO_MODE10_CLR_ADDR
#define GPIO_MODE10_CLR_GPIO86_MASK                            0x07000000u                // GPIO86[26..24]
#define GPIO_MODE10_CLR_GPIO86_SHFT                            24u
#define GPIO_MODE10_CLR_GPIO85_ADDR                            GPIO_MODE10_CLR_ADDR
#define GPIO_MODE10_CLR_GPIO85_MASK                            0x00700000u                // GPIO85[22..20]
#define GPIO_MODE10_CLR_GPIO85_SHFT                            20u
#define GPIO_MODE10_CLR_GPIO84_ADDR                            GPIO_MODE10_CLR_ADDR
#define GPIO_MODE10_CLR_GPIO84_MASK                            0x00070000u                // GPIO84[18..16]
#define GPIO_MODE10_CLR_GPIO84_SHFT                            16u
#define GPIO_MODE10_CLR_GPIO83_ADDR                            GPIO_MODE10_CLR_ADDR
#define GPIO_MODE10_CLR_GPIO83_MASK                            0x00007000u                // GPIO83[14..12]
#define GPIO_MODE10_CLR_GPIO83_SHFT                            12u
#define GPIO_MODE10_CLR_GPIO82_ADDR                            GPIO_MODE10_CLR_ADDR
#define GPIO_MODE10_CLR_GPIO82_MASK                            0x00000700u                // GPIO82[10..8]
#define GPIO_MODE10_CLR_GPIO82_SHFT                            8u
#define GPIO_MODE10_CLR_GPIO81_ADDR                            GPIO_MODE10_CLR_ADDR
#define GPIO_MODE10_CLR_GPIO81_MASK                            0x00000070u                // GPIO81[6..4]
#define GPIO_MODE10_CLR_GPIO81_SHFT                            4u
#define GPIO_MODE10_CLR_GPIO80_ADDR                            GPIO_MODE10_CLR_ADDR
#define GPIO_MODE10_CLR_GPIO80_MASK                            0x00000007u                // GPIO80[2..0]
#define GPIO_MODE10_CLR_GPIO80_SHFT                            0u

/* =====================================================================================

  ---GPIO_MODE10_MOD (0x70005000 + 0x03acu)---

    GPIO80[3..0]                 - (WO) Alternative way to set up Aux mode of PAD_LIT_HB1
    GPIO81[7..4]                 - (WO) Alternative way to set up Aux mode of PAD_LIT_HB0
    GPIO82[11..8]                - (WO) Alternative way to set up Aux mode of PAD_BT1_HB_CLK
    GPIO83[15..12]               - (WO) Alternative way to set up Aux mode of PAD_BT1_HB_DATA
    GPIO84[19..16]               - (WO) Alternative way to set up Aux mode of PAD_BT0_HB_CLK
    GPIO85[23..20]               - (WO) Alternative way to set up Aux mode of PAD_BT0_HB_DATA
    GPIO86[27..24]               - (WO) Alternative way to set up Aux mode of PAD_BT1_CLK
    GPIO87[31..28]               - (WO) Alternative way to set up Aux mode of PAD_BT1_DATA

 =====================================================================================*/
#define GPIO_MODE10_MOD_GPIO87_ADDR                            GPIO_MODE10_MOD_ADDR
#define GPIO_MODE10_MOD_GPIO87_MASK                            0xF0000000u                // GPIO87[31..28]
#define GPIO_MODE10_MOD_GPIO87_SHFT                            28u
#define GPIO_MODE10_MOD_GPIO86_ADDR                            GPIO_MODE10_MOD_ADDR
#define GPIO_MODE10_MOD_GPIO86_MASK                            0x0F000000u                // GPIO86[27..24]
#define GPIO_MODE10_MOD_GPIO86_SHFT                            24u
#define GPIO_MODE10_MOD_GPIO85_ADDR                            GPIO_MODE10_MOD_ADDR
#define GPIO_MODE10_MOD_GPIO85_MASK                            0x00F00000u                // GPIO85[23..20]
#define GPIO_MODE10_MOD_GPIO85_SHFT                            20u
#define GPIO_MODE10_MOD_GPIO84_ADDR                            GPIO_MODE10_MOD_ADDR
#define GPIO_MODE10_MOD_GPIO84_MASK                            0x000F0000u                // GPIO84[19..16]
#define GPIO_MODE10_MOD_GPIO84_SHFT                            16u
#define GPIO_MODE10_MOD_GPIO83_ADDR                            GPIO_MODE10_MOD_ADDR
#define GPIO_MODE10_MOD_GPIO83_MASK                            0x0000F000u                // GPIO83[15..12]
#define GPIO_MODE10_MOD_GPIO83_SHFT                            12u
#define GPIO_MODE10_MOD_GPIO82_ADDR                            GPIO_MODE10_MOD_ADDR
#define GPIO_MODE10_MOD_GPIO82_MASK                            0x00000F00u                // GPIO82[11..8]
#define GPIO_MODE10_MOD_GPIO82_SHFT                            8u
#define GPIO_MODE10_MOD_GPIO81_ADDR                            GPIO_MODE10_MOD_ADDR
#define GPIO_MODE10_MOD_GPIO81_MASK                            0x000000F0u                // GPIO81[7..4]
#define GPIO_MODE10_MOD_GPIO81_SHFT                            4u
#define GPIO_MODE10_MOD_GPIO80_ADDR                            GPIO_MODE10_MOD_ADDR
#define GPIO_MODE10_MOD_GPIO80_MASK                            0x0000000Fu                // GPIO80[3..0]
#define GPIO_MODE10_MOD_GPIO80_SHFT                            0u

/* =====================================================================================

  ---GPIO_MODE11 (0x70005000 + 0x03b0u)---

    GPIO88[2..0]                 - (RW) Aux mode of PAD_BT0_CLK
    RESERVED3[3]                 - (RO) Reserved bits
    GPIO89[6..4]                 - (RW) Aux mode of PAD_BT0_DATA
    RESERVED7[7]                 - (RO) Reserved bits
    GPIO90[10..8]                - (RW) Aux mode of PAD_BT_LIT_CLK
    RESERVED11[11]               - (RO) Reserved bits
    GPIO91[14..12]               - (RW) Aux mode of PAD_BT_LIT_DATA
    RESERVED15[15]               - (RO) Reserved bits
    GPIO92[18..16]               - (RW) Aux mode of PAD_PHY1_HB0
    RESERVED19[19]               - (RO) Reserved bits
    GPIO93[22..20]               - (RW) Aux mode of PAD_PHY1_HB1
    RESERVED23[23]               - (RO) Reserved bits
    GPIO94[26..24]               - (RW) Aux mode of PAD_PHY1_HB2
    RESERVED27[27]               - (RO) Reserved bits
    GPIO95[30..28]               - (RW) Aux mode of PAD_PHY1_HB3
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_MODE11_GPIO95_ADDR                                GPIO_MODE11_ADDR
#define GPIO_MODE11_GPIO95_MASK                                0x70000000u                // GPIO95[30..28]
#define GPIO_MODE11_GPIO95_SHFT                                28u
#define GPIO_MODE11_GPIO94_ADDR                                GPIO_MODE11_ADDR
#define GPIO_MODE11_GPIO94_MASK                                0x07000000u                // GPIO94[26..24]
#define GPIO_MODE11_GPIO94_SHFT                                24u
#define GPIO_MODE11_GPIO93_ADDR                                GPIO_MODE11_ADDR
#define GPIO_MODE11_GPIO93_MASK                                0x00700000u                // GPIO93[22..20]
#define GPIO_MODE11_GPIO93_SHFT                                20u
#define GPIO_MODE11_GPIO92_ADDR                                GPIO_MODE11_ADDR
#define GPIO_MODE11_GPIO92_MASK                                0x00070000u                // GPIO92[18..16]
#define GPIO_MODE11_GPIO92_SHFT                                16u
#define GPIO_MODE11_GPIO91_ADDR                                GPIO_MODE11_ADDR
#define GPIO_MODE11_GPIO91_MASK                                0x00007000u                // GPIO91[14..12]
#define GPIO_MODE11_GPIO91_SHFT                                12u
#define GPIO_MODE11_GPIO90_ADDR                                GPIO_MODE11_ADDR
#define GPIO_MODE11_GPIO90_MASK                                0x00000700u                // GPIO90[10..8]
#define GPIO_MODE11_GPIO90_SHFT                                8u
#define GPIO_MODE11_GPIO89_ADDR                                GPIO_MODE11_ADDR
#define GPIO_MODE11_GPIO89_MASK                                0x00000070u                // GPIO89[6..4]
#define GPIO_MODE11_GPIO89_SHFT                                4u
#define GPIO_MODE11_GPIO88_ADDR                                GPIO_MODE11_ADDR
#define GPIO_MODE11_GPIO88_MASK                                0x00000007u                // GPIO88[2..0]
#define GPIO_MODE11_GPIO88_SHFT                                0u

/* =====================================================================================

  ---GPIO_MODE11_SET (0x70005000 + 0x03b4u)---

    GPIO88[2..0]                 - (WO) Bitwise SET of Aux mode of PAD_BT0_CLK
    RESERVED3[3]                 - (RO) Reserved bits
    GPIO89[6..4]                 - (WO) Bitwise SET of Aux mode of PAD_BT0_DATA
    RESERVED7[7]                 - (RO) Reserved bits
    GPIO90[10..8]                - (WO) Bitwise SET of Aux mode of PAD_BT_LIT_CLK
    RESERVED11[11]               - (RO) Reserved bits
    GPIO91[14..12]               - (WO) Bitwise SET of Aux mode of PAD_BT_LIT_DATA
    RESERVED15[15]               - (RO) Reserved bits
    GPIO92[18..16]               - (WO) Bitwise SET of Aux mode of PAD_PHY1_HB0
    RESERVED19[19]               - (RO) Reserved bits
    GPIO93[22..20]               - (WO) Bitwise SET of Aux mode of PAD_PHY1_HB1
    RESERVED23[23]               - (RO) Reserved bits
    GPIO94[26..24]               - (WO) Bitwise SET of Aux mode of PAD_PHY1_HB2
    RESERVED27[27]               - (RO) Reserved bits
    GPIO95[30..28]               - (WO) Bitwise SET of Aux mode of PAD_PHY1_HB3
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_MODE11_SET_GPIO95_ADDR                            GPIO_MODE11_SET_ADDR
#define GPIO_MODE11_SET_GPIO95_MASK                            0x70000000u                // GPIO95[30..28]
#define GPIO_MODE11_SET_GPIO95_SHFT                            28u
#define GPIO_MODE11_SET_GPIO94_ADDR                            GPIO_MODE11_SET_ADDR
#define GPIO_MODE11_SET_GPIO94_MASK                            0x07000000u                // GPIO94[26..24]
#define GPIO_MODE11_SET_GPIO94_SHFT                            24u
#define GPIO_MODE11_SET_GPIO93_ADDR                            GPIO_MODE11_SET_ADDR
#define GPIO_MODE11_SET_GPIO93_MASK                            0x00700000u                // GPIO93[22..20]
#define GPIO_MODE11_SET_GPIO93_SHFT                            20u
#define GPIO_MODE11_SET_GPIO92_ADDR                            GPIO_MODE11_SET_ADDR
#define GPIO_MODE11_SET_GPIO92_MASK                            0x00070000u                // GPIO92[18..16]
#define GPIO_MODE11_SET_GPIO92_SHFT                            16u
#define GPIO_MODE11_SET_GPIO91_ADDR                            GPIO_MODE11_SET_ADDR
#define GPIO_MODE11_SET_GPIO91_MASK                            0x00007000u                // GPIO91[14..12]
#define GPIO_MODE11_SET_GPIO91_SHFT                            12u
#define GPIO_MODE11_SET_GPIO90_ADDR                            GPIO_MODE11_SET_ADDR
#define GPIO_MODE11_SET_GPIO90_MASK                            0x00000700u                // GPIO90[10..8]
#define GPIO_MODE11_SET_GPIO90_SHFT                            8u
#define GPIO_MODE11_SET_GPIO89_ADDR                            GPIO_MODE11_SET_ADDR
#define GPIO_MODE11_SET_GPIO89_MASK                            0x00000070u                // GPIO89[6..4]
#define GPIO_MODE11_SET_GPIO89_SHFT                            4u
#define GPIO_MODE11_SET_GPIO88_ADDR                            GPIO_MODE11_SET_ADDR
#define GPIO_MODE11_SET_GPIO88_MASK                            0x00000007u                // GPIO88[2..0]
#define GPIO_MODE11_SET_GPIO88_SHFT                            0u

/* =====================================================================================

  ---GPIO_MODE11_CLR (0x70005000 + 0x03b8u)---

    GPIO88[2..0]                 - (WO) Bitwise CLR of Aux mode of PAD_BT0_CLK
    RESERVED3[3]                 - (RO) Reserved bits
    GPIO89[6..4]                 - (WO) Bitwise CLR of Aux mode of PAD_BT0_DATA
    RESERVED7[7]                 - (RO) Reserved bits
    GPIO90[10..8]                - (WO) Bitwise CLR of Aux mode of PAD_BT_LIT_CLK
    RESERVED11[11]               - (RO) Reserved bits
    GPIO91[14..12]               - (WO) Bitwise CLR of Aux mode of PAD_BT_LIT_DATA
    RESERVED15[15]               - (RO) Reserved bits
    GPIO92[18..16]               - (WO) Bitwise CLR of Aux mode of PAD_PHY1_HB0
    RESERVED19[19]               - (RO) Reserved bits
    GPIO93[22..20]               - (WO) Bitwise CLR of Aux mode of PAD_PHY1_HB1
    RESERVED23[23]               - (RO) Reserved bits
    GPIO94[26..24]               - (WO) Bitwise CLR of Aux mode of PAD_PHY1_HB2
    RESERVED27[27]               - (RO) Reserved bits
    GPIO95[30..28]               - (WO) Bitwise CLR of Aux mode of PAD_PHY1_HB3
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_MODE11_CLR_GPIO95_ADDR                            GPIO_MODE11_CLR_ADDR
#define GPIO_MODE11_CLR_GPIO95_MASK                            0x70000000u                // GPIO95[30..28]
#define GPIO_MODE11_CLR_GPIO95_SHFT                            28u
#define GPIO_MODE11_CLR_GPIO94_ADDR                            GPIO_MODE11_CLR_ADDR
#define GPIO_MODE11_CLR_GPIO94_MASK                            0x07000000u                // GPIO94[26..24]
#define GPIO_MODE11_CLR_GPIO94_SHFT                            24u
#define GPIO_MODE11_CLR_GPIO93_ADDR                            GPIO_MODE11_CLR_ADDR
#define GPIO_MODE11_CLR_GPIO93_MASK                            0x00700000u                // GPIO93[22..20]
#define GPIO_MODE11_CLR_GPIO93_SHFT                            20u
#define GPIO_MODE11_CLR_GPIO92_ADDR                            GPIO_MODE11_CLR_ADDR
#define GPIO_MODE11_CLR_GPIO92_MASK                            0x00070000u                // GPIO92[18..16]
#define GPIO_MODE11_CLR_GPIO92_SHFT                            16u
#define GPIO_MODE11_CLR_GPIO91_ADDR                            GPIO_MODE11_CLR_ADDR
#define GPIO_MODE11_CLR_GPIO91_MASK                            0x00007000u                // GPIO91[14..12]
#define GPIO_MODE11_CLR_GPIO91_SHFT                            12u
#define GPIO_MODE11_CLR_GPIO90_ADDR                            GPIO_MODE11_CLR_ADDR
#define GPIO_MODE11_CLR_GPIO90_MASK                            0x00000700u                // GPIO90[10..8]
#define GPIO_MODE11_CLR_GPIO90_SHFT                            8u
#define GPIO_MODE11_CLR_GPIO89_ADDR                            GPIO_MODE11_CLR_ADDR
#define GPIO_MODE11_CLR_GPIO89_MASK                            0x00000070u                // GPIO89[6..4]
#define GPIO_MODE11_CLR_GPIO89_SHFT                            4u
#define GPIO_MODE11_CLR_GPIO88_ADDR                            GPIO_MODE11_CLR_ADDR
#define GPIO_MODE11_CLR_GPIO88_MASK                            0x00000007u                // GPIO88[2..0]
#define GPIO_MODE11_CLR_GPIO88_SHFT                            0u

/* =====================================================================================

  ---GPIO_MODE11_MOD (0x70005000 + 0x03bcu)---

    GPIO88[3..0]                 - (WO) Alternative way to set up Aux mode of PAD_BT0_CLK
    GPIO89[7..4]                 - (WO) Alternative way to set up Aux mode of PAD_BT0_DATA
    GPIO90[11..8]                - (WO) Alternative way to set up Aux mode of PAD_BT_LIT_CLK
    GPIO91[15..12]               - (WO) Alternative way to set up Aux mode of PAD_BT_LIT_DATA
    GPIO92[19..16]               - (WO) Alternative way to set up Aux mode of PAD_PHY1_HB0
    GPIO93[23..20]               - (WO) Alternative way to set up Aux mode of PAD_PHY1_HB1
    GPIO94[27..24]               - (WO) Alternative way to set up Aux mode of PAD_PHY1_HB2
    GPIO95[31..28]               - (WO) Alternative way to set up Aux mode of PAD_PHY1_HB3

 =====================================================================================*/
#define GPIO_MODE11_MOD_GPIO95_ADDR                            GPIO_MODE11_MOD_ADDR
#define GPIO_MODE11_MOD_GPIO95_MASK                            0xF0000000u                // GPIO95[31..28]
#define GPIO_MODE11_MOD_GPIO95_SHFT                            28u
#define GPIO_MODE11_MOD_GPIO94_ADDR                            GPIO_MODE11_MOD_ADDR
#define GPIO_MODE11_MOD_GPIO94_MASK                            0x0F000000u                // GPIO94[27..24]
#define GPIO_MODE11_MOD_GPIO94_SHFT                            24u
#define GPIO_MODE11_MOD_GPIO93_ADDR                            GPIO_MODE11_MOD_ADDR
#define GPIO_MODE11_MOD_GPIO93_MASK                            0x00F00000u                // GPIO93[23..20]
#define GPIO_MODE11_MOD_GPIO93_SHFT                            20u
#define GPIO_MODE11_MOD_GPIO92_ADDR                            GPIO_MODE11_MOD_ADDR
#define GPIO_MODE11_MOD_GPIO92_MASK                            0x000F0000u                // GPIO92[19..16]
#define GPIO_MODE11_MOD_GPIO92_SHFT                            16u
#define GPIO_MODE11_MOD_GPIO91_ADDR                            GPIO_MODE11_MOD_ADDR
#define GPIO_MODE11_MOD_GPIO91_MASK                            0x0000F000u                // GPIO91[15..12]
#define GPIO_MODE11_MOD_GPIO91_SHFT                            12u
#define GPIO_MODE11_MOD_GPIO90_ADDR                            GPIO_MODE11_MOD_ADDR
#define GPIO_MODE11_MOD_GPIO90_MASK                            0x00000F00u                // GPIO90[11..8]
#define GPIO_MODE11_MOD_GPIO90_SHFT                            8u
#define GPIO_MODE11_MOD_GPIO89_ADDR                            GPIO_MODE11_MOD_ADDR
#define GPIO_MODE11_MOD_GPIO89_MASK                            0x000000F0u                // GPIO89[7..4]
#define GPIO_MODE11_MOD_GPIO89_SHFT                            4u
#define GPIO_MODE11_MOD_GPIO88_ADDR                            GPIO_MODE11_MOD_ADDR
#define GPIO_MODE11_MOD_GPIO88_MASK                            0x0000000Fu                // GPIO88[3..0]
#define GPIO_MODE11_MOD_GPIO88_SHFT                            0u

/* =====================================================================================

  ---GPIO_MODE12 (0x70005000 + 0x03c0u)---

    GPIO96[2..0]                 - (RW) Aux mode of PAD_PHY1_HB4
    RESERVED3[3]                 - (RO) Reserved bits
    GPIO97[6..4]                 - (RW) Aux mode of PAD_CBA_RESETB
    RESERVED7[7]                 - (RO) Reserved bits
    GPIO98[10..8]                - (RW) Aux mode of PAD_DIG_RESETB
    RESERVED11[11]               - (RO) Reserved bits
    GPIO99[14..12]               - (RW) Aux mode of PAD_XO_ACK
    RESERVED15[15]               - (RO) Reserved bits
    GPIO100[18..16]              - (RW) Aux mode of PAD_XO_REQ
    RESERVED19[19]               - (RO) Reserved bits
    GPIO101[22..20]              - (RW) Aux mode of PAD_SLP_CLK
    RESERVED23[23]               - (RO) Reserved bits
    GPIO102[26..24]              - (RW) Aux mode of Reserved
    RESERVED27[27]               - (RO) Reserved bits
    GPIO103[30..28]              - (RW) Aux mode of Reserved
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_MODE12_GPIO103_ADDR                               GPIO_MODE12_ADDR
#define GPIO_MODE12_GPIO103_MASK                               0x70000000u                // GPIO103[30..28]
#define GPIO_MODE12_GPIO103_SHFT                               28u
#define GPIO_MODE12_GPIO102_ADDR                               GPIO_MODE12_ADDR
#define GPIO_MODE12_GPIO102_MASK                               0x07000000u                // GPIO102[26..24]
#define GPIO_MODE12_GPIO102_SHFT                               24u
#define GPIO_MODE12_GPIO101_ADDR                               GPIO_MODE12_ADDR
#define GPIO_MODE12_GPIO101_MASK                               0x00700000u                // GPIO101[22..20]
#define GPIO_MODE12_GPIO101_SHFT                               20u
#define GPIO_MODE12_GPIO100_ADDR                               GPIO_MODE12_ADDR
#define GPIO_MODE12_GPIO100_MASK                               0x00070000u                // GPIO100[18..16]
#define GPIO_MODE12_GPIO100_SHFT                               16u
#define GPIO_MODE12_GPIO99_ADDR                                GPIO_MODE12_ADDR
#define GPIO_MODE12_GPIO99_MASK                                0x00007000u                // GPIO99[14..12]
#define GPIO_MODE12_GPIO99_SHFT                                12u
#define GPIO_MODE12_GPIO98_ADDR                                GPIO_MODE12_ADDR
#define GPIO_MODE12_GPIO98_MASK                                0x00000700u                // GPIO98[10..8]
#define GPIO_MODE12_GPIO98_SHFT                                8u
#define GPIO_MODE12_GPIO97_ADDR                                GPIO_MODE12_ADDR
#define GPIO_MODE12_GPIO97_MASK                                0x00000070u                // GPIO97[6..4]
#define GPIO_MODE12_GPIO97_SHFT                                4u
#define GPIO_MODE12_GPIO96_ADDR                                GPIO_MODE12_ADDR
#define GPIO_MODE12_GPIO96_MASK                                0x00000007u                // GPIO96[2..0]
#define GPIO_MODE12_GPIO96_SHFT                                0u

/* =====================================================================================

  ---GPIO_MODE12_SET (0x70005000 + 0x03c4u)---

    GPIO96[2..0]                 - (WO) Bitwise SET of Aux mode of PAD_PHY1_HB4
    RESERVED3[3]                 - (RO) Reserved bits
    GPIO97[6..4]                 - (WO) Bitwise SET of Aux mode of PAD_CBA_RESETB
    RESERVED7[7]                 - (RO) Reserved bits
    GPIO98[10..8]                - (WO) Bitwise SET of Aux mode of PAD_DIG_RESETB
    RESERVED11[11]               - (RO) Reserved bits
    GPIO99[14..12]               - (WO) Bitwise SET of Aux mode of PAD_XO_ACK
    RESERVED15[15]               - (RO) Reserved bits
    GPIO100[18..16]              - (WO) Bitwise SET of Aux mode of PAD_XO_REQ
    RESERVED19[19]               - (RO) Reserved bits
    GPIO101[22..20]              - (WO) Bitwise SET of Aux mode of PAD_SLP_CLK
    RESERVED23[23]               - (RO) Reserved bits
    GPIO102[26..24]              - (WO) Bitwise SET of Aux mode of Reserved
    RESERVED27[27]               - (RO) Reserved bits
    GPIO103[30..28]              - (WO) Bitwise SET of Aux mode of Reserved
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_MODE12_SET_GPIO103_ADDR                           GPIO_MODE12_SET_ADDR
#define GPIO_MODE12_SET_GPIO103_MASK                           0x70000000u                // GPIO103[30..28]
#define GPIO_MODE12_SET_GPIO103_SHFT                           28u
#define GPIO_MODE12_SET_GPIO102_ADDR                           GPIO_MODE12_SET_ADDR
#define GPIO_MODE12_SET_GPIO102_MASK                           0x07000000u                // GPIO102[26..24]
#define GPIO_MODE12_SET_GPIO102_SHFT                           24u
#define GPIO_MODE12_SET_GPIO101_ADDR                           GPIO_MODE12_SET_ADDR
#define GPIO_MODE12_SET_GPIO101_MASK                           0x00700000u                // GPIO101[22..20]
#define GPIO_MODE12_SET_GPIO101_SHFT                           20u
#define GPIO_MODE12_SET_GPIO100_ADDR                           GPIO_MODE12_SET_ADDR
#define GPIO_MODE12_SET_GPIO100_MASK                           0x00070000u                // GPIO100[18..16]
#define GPIO_MODE12_SET_GPIO100_SHFT                           16u
#define GPIO_MODE12_SET_GPIO99_ADDR                            GPIO_MODE12_SET_ADDR
#define GPIO_MODE12_SET_GPIO99_MASK                            0x00007000u                // GPIO99[14..12]
#define GPIO_MODE12_SET_GPIO99_SHFT                            12u
#define GPIO_MODE12_SET_GPIO98_ADDR                            GPIO_MODE12_SET_ADDR
#define GPIO_MODE12_SET_GPIO98_MASK                            0x00000700u                // GPIO98[10..8]
#define GPIO_MODE12_SET_GPIO98_SHFT                            8u
#define GPIO_MODE12_SET_GPIO97_ADDR                            GPIO_MODE12_SET_ADDR
#define GPIO_MODE12_SET_GPIO97_MASK                            0x00000070u                // GPIO97[6..4]
#define GPIO_MODE12_SET_GPIO97_SHFT                            4u
#define GPIO_MODE12_SET_GPIO96_ADDR                            GPIO_MODE12_SET_ADDR
#define GPIO_MODE12_SET_GPIO96_MASK                            0x00000007u                // GPIO96[2..0]
#define GPIO_MODE12_SET_GPIO96_SHFT                            0u

/* =====================================================================================

  ---GPIO_MODE12_CLR (0x70005000 + 0x03c8u)---

    GPIO96[2..0]                 - (WO) Bitwise CLR of Aux mode of PAD_PHY1_HB4
    RESERVED3[3]                 - (RO) Reserved bits
    GPIO97[6..4]                 - (WO) Bitwise CLR of Aux mode of PAD_CBA_RESETB
    RESERVED7[7]                 - (RO) Reserved bits
    GPIO98[10..8]                - (WO) Bitwise CLR of Aux mode of PAD_DIG_RESETB
    RESERVED11[11]               - (RO) Reserved bits
    GPIO99[14..12]               - (WO) Bitwise CLR of Aux mode of PAD_XO_ACK
    RESERVED15[15]               - (RO) Reserved bits
    GPIO100[18..16]              - (WO) Bitwise CLR of Aux mode of PAD_XO_REQ
    RESERVED19[19]               - (RO) Reserved bits
    GPIO101[22..20]              - (WO) Bitwise CLR of Aux mode of PAD_SLP_CLK
    RESERVED23[23]               - (RO) Reserved bits
    GPIO102[26..24]              - (WO) Bitwise CLR of Aux mode of Reserved
    RESERVED27[27]               - (RO) Reserved bits
    GPIO103[30..28]              - (WO) Bitwise CLR of Aux mode of Reserved
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_MODE12_CLR_GPIO103_ADDR                           GPIO_MODE12_CLR_ADDR
#define GPIO_MODE12_CLR_GPIO103_MASK                           0x70000000u                // GPIO103[30..28]
#define GPIO_MODE12_CLR_GPIO103_SHFT                           28u
#define GPIO_MODE12_CLR_GPIO102_ADDR                           GPIO_MODE12_CLR_ADDR
#define GPIO_MODE12_CLR_GPIO102_MASK                           0x07000000u                // GPIO102[26..24]
#define GPIO_MODE12_CLR_GPIO102_SHFT                           24u
#define GPIO_MODE12_CLR_GPIO101_ADDR                           GPIO_MODE12_CLR_ADDR
#define GPIO_MODE12_CLR_GPIO101_MASK                           0x00700000u                // GPIO101[22..20]
#define GPIO_MODE12_CLR_GPIO101_SHFT                           20u
#define GPIO_MODE12_CLR_GPIO100_ADDR                           GPIO_MODE12_CLR_ADDR
#define GPIO_MODE12_CLR_GPIO100_MASK                           0x00070000u                // GPIO100[18..16]
#define GPIO_MODE12_CLR_GPIO100_SHFT                           16u
#define GPIO_MODE12_CLR_GPIO99_ADDR                            GPIO_MODE12_CLR_ADDR
#define GPIO_MODE12_CLR_GPIO99_MASK                            0x00007000u                // GPIO99[14..12]
#define GPIO_MODE12_CLR_GPIO99_SHFT                            12u
#define GPIO_MODE12_CLR_GPIO98_ADDR                            GPIO_MODE12_CLR_ADDR
#define GPIO_MODE12_CLR_GPIO98_MASK                            0x00000700u                // GPIO98[10..8]
#define GPIO_MODE12_CLR_GPIO98_SHFT                            8u
#define GPIO_MODE12_CLR_GPIO97_ADDR                            GPIO_MODE12_CLR_ADDR
#define GPIO_MODE12_CLR_GPIO97_MASK                            0x00000070u                // GPIO97[6..4]
#define GPIO_MODE12_CLR_GPIO97_SHFT                            4u
#define GPIO_MODE12_CLR_GPIO96_ADDR                            GPIO_MODE12_CLR_ADDR
#define GPIO_MODE12_CLR_GPIO96_MASK                            0x00000007u                // GPIO96[2..0]
#define GPIO_MODE12_CLR_GPIO96_SHFT                            0u

/* =====================================================================================

  ---GPIO_MODE12_MOD (0x70005000 + 0x03ccu)---

    GPIO96[3..0]                 - (WO) Alternative way to set up Aux mode of PAD_PHY1_HB4
    GPIO97[7..4]                 - (WO) Alternative way to set up Aux mode of PAD_CBA_RESETB
    GPIO98[11..8]                - (WO) Alternative way to set up Aux mode of PAD_DIG_RESETB
    GPIO99[15..12]               - (WO) Alternative way to set up Aux mode of PAD_XO_ACK
    GPIO100[19..16]              - (WO) Alternative way to set up Aux mode of PAD_XO_REQ
    GPIO101[23..20]              - (WO) Alternative way to set up Aux mode of PAD_SLP_CLK
    GPIO102[27..24]              - (WO) Alternative way to set up Aux mode of Reserved
    GPIO103[31..28]              - (WO) Alternative way to set up Aux mode of Reserved

 =====================================================================================*/
#define GPIO_MODE12_MOD_GPIO103_ADDR                           GPIO_MODE12_MOD_ADDR
#define GPIO_MODE12_MOD_GPIO103_MASK                           0xF0000000u                // GPIO103[31..28]
#define GPIO_MODE12_MOD_GPIO103_SHFT                           28u
#define GPIO_MODE12_MOD_GPIO102_ADDR                           GPIO_MODE12_MOD_ADDR
#define GPIO_MODE12_MOD_GPIO102_MASK                           0x0F000000u                // GPIO102[27..24]
#define GPIO_MODE12_MOD_GPIO102_SHFT                           24u
#define GPIO_MODE12_MOD_GPIO101_ADDR                           GPIO_MODE12_MOD_ADDR
#define GPIO_MODE12_MOD_GPIO101_MASK                           0x00F00000u                // GPIO101[23..20]
#define GPIO_MODE12_MOD_GPIO101_SHFT                           20u
#define GPIO_MODE12_MOD_GPIO100_ADDR                           GPIO_MODE12_MOD_ADDR
#define GPIO_MODE12_MOD_GPIO100_MASK                           0x000F0000u                // GPIO100[19..16]
#define GPIO_MODE12_MOD_GPIO100_SHFT                           16u
#define GPIO_MODE12_MOD_GPIO99_ADDR                            GPIO_MODE12_MOD_ADDR
#define GPIO_MODE12_MOD_GPIO99_MASK                            0x0000F000u                // GPIO99[15..12]
#define GPIO_MODE12_MOD_GPIO99_SHFT                            12u
#define GPIO_MODE12_MOD_GPIO98_ADDR                            GPIO_MODE12_MOD_ADDR
#define GPIO_MODE12_MOD_GPIO98_MASK                            0x00000F00u                // GPIO98[11..8]
#define GPIO_MODE12_MOD_GPIO98_SHFT                            8u
#define GPIO_MODE12_MOD_GPIO97_ADDR                            GPIO_MODE12_MOD_ADDR
#define GPIO_MODE12_MOD_GPIO97_MASK                            0x000000F0u                // GPIO97[7..4]
#define GPIO_MODE12_MOD_GPIO97_SHFT                            4u
#define GPIO_MODE12_MOD_GPIO96_ADDR                            GPIO_MODE12_MOD_ADDR
#define GPIO_MODE12_MOD_GPIO96_MASK                            0x0000000Fu                // GPIO96[3..0]
#define GPIO_MODE12_MOD_GPIO96_SHFT                            0u

/* =====================================================================================

  ---MISC (0x70005000 + 0x0600u)---

    DUMMY[31..0]                 - (RW) Chip related misc options

 =====================================================================================*/
#define GPIO_MISC_DUMMY_ADDR                                   GPIO_MISC_ADDR
#define GPIO_MISC_DUMMY_MASK                                   0xFFFFFFFFu                // DUMMY[31..0]
#define GPIO_MISC_DUMMY_SHFT                                   0u

/* =====================================================================================

  ---MISC_SET (0x70005000 + 0x0604u)---

    DUMMY[31..0]                 - (WO) Chip related misc options

 =====================================================================================*/
#define GPIO_MISC_SET_DUMMY_ADDR                               GPIO_MISC_SET_ADDR
#define GPIO_MISC_SET_DUMMY_MASK                               0xFFFFFFFFu                // DUMMY[31..0]
#define GPIO_MISC_SET_DUMMY_SHFT                               0u

/* =====================================================================================

  ---MISC_CLR (0x70005000 + 0x0608u)---

    DUMMY[31..0]                 - (WO) Chip related misc options

 =====================================================================================*/
#define GPIO_MISC_CLR_DUMMY_ADDR                               GPIO_MISC_CLR_ADDR
#define GPIO_MISC_CLR_DUMMY_MASK                               0xFFFFFFFFu                // DUMMY[31..0]
#define GPIO_MISC_CLR_DUMMY_SHFT                               0u

/* =====================================================================================

  ---DBG (0x70005000 + 0x06d0u)---

    dbg[31..0]                   - (RW) dbg_mon control bit

 =====================================================================================*/
#define GPIO_DBG_dbg_ADDR                                      GPIO_DBG_ADDR
#define GPIO_DBG_dbg_MASK                                      0xFFFFFFFFu                // dbg[31..0]
#define GPIO_DBG_dbg_SHFT                                      0u

/* =====================================================================================

  ---BANK (0x70005000 + 0x06e0u)---

    GPIO_REG[31..0]              - (RW) GPIO reserved control register [0]: test_normal_sel_bypreg

 =====================================================================================*/
#define GPIO_BANK_GPIO_REG_ADDR                                GPIO_BANK_ADDR
#define GPIO_BANK_GPIO_REG_MASK                                0xFFFFFFFFu                // GPIO_REG[31..0]
#define GPIO_BANK_GPIO_REG_SHFT                                0u

/* =====================================================================================

  ---TPBANK (0x70005000 + 0x06f0u)---

    TRAP_FORCE_EN[4..0]          - (RW) Trapping force enable
    TRAP_FORCE_VAL[9..5]         - (RW) Trapping force value
    strap0[10]                   - (RU) strap0 value
    strap1[11]                   - (RU) strap1 value
    strap2[12]                   - (RU) strap2 value
    strap3[13]                   - (RU) strap3 value
    strap4[14]                   - (RU) strap4 value
    TRAP_LATCH[19..15]           - (RU) TRAP_LATCH value
    rev1[31..20]                 - (RU) reserved bits

 =====================================================================================*/
#define GPIO_TPBANK_rev1_ADDR                                  GPIO_TPBANK_ADDR
#define GPIO_TPBANK_rev1_MASK                                  0xFFF00000u                // rev1[31..20]
#define GPIO_TPBANK_rev1_SHFT                                  20u
#define GPIO_TPBANK_TRAP_LATCH_ADDR                            GPIO_TPBANK_ADDR
#define GPIO_TPBANK_TRAP_LATCH_MASK                            0x000F8000u                // TRAP_LATCH[19..15]
#define GPIO_TPBANK_TRAP_LATCH_SHFT                            15u
#define GPIO_TPBANK_strap4_ADDR                                GPIO_TPBANK_ADDR
#define GPIO_TPBANK_strap4_MASK                                0x00004000u                // strap4[14]
#define GPIO_TPBANK_strap4_SHFT                                14u
#define GPIO_TPBANK_strap3_ADDR                                GPIO_TPBANK_ADDR
#define GPIO_TPBANK_strap3_MASK                                0x00002000u                // strap3[13]
#define GPIO_TPBANK_strap3_SHFT                                13u
#define GPIO_TPBANK_strap2_ADDR                                GPIO_TPBANK_ADDR
#define GPIO_TPBANK_strap2_MASK                                0x00001000u                // strap2[12]
#define GPIO_TPBANK_strap2_SHFT                                12u
#define GPIO_TPBANK_strap1_ADDR                                GPIO_TPBANK_ADDR
#define GPIO_TPBANK_strap1_MASK                                0x00000800u                // strap1[11]
#define GPIO_TPBANK_strap1_SHFT                                11u
#define GPIO_TPBANK_strap0_ADDR                                GPIO_TPBANK_ADDR
#define GPIO_TPBANK_strap0_MASK                                0x00000400u                // strap0[10]
#define GPIO_TPBANK_strap0_SHFT                                10u
#define GPIO_TPBANK_TRAP_FORCE_VAL_ADDR                        GPIO_TPBANK_ADDR
#define GPIO_TPBANK_TRAP_FORCE_VAL_MASK                        0x000003E0u                // TRAP_FORCE_VAL[9..5]
#define GPIO_TPBANK_TRAP_FORCE_VAL_SHFT                        5u
#define GPIO_TPBANK_TRAP_FORCE_EN_ADDR                         GPIO_TPBANK_ADDR
#define GPIO_TPBANK_TRAP_FORCE_EN_MASK                         0x0000001Fu                // TRAP_FORCE_EN[4..0]
#define GPIO_TPBANK_TRAP_FORCE_EN_SHFT                         0u

/* =====================================================================================

  ---MODE_CFG_CT_REG (0x70005000 + 0x0700u)---

    DUMMY[31..0]                 - (RW) GPIO reserved control register [0]: test_normal_sel_bypreg

 =====================================================================================*/
#define GPIO_MODE_CFG_CT_REG_DUMMY_ADDR                        GPIO_MODE_CFG_CT_REG_ADDR
#define GPIO_MODE_CFG_CT_REG_DUMMY_MASK                        0xFFFFFFFFu                // DUMMY[31..0]
#define GPIO_MODE_CFG_CT_REG_DUMMY_SHFT                        0u

/* =====================================================================================

  ---MODE_CFG_CT_REG_SET (0x70005000 + 0x0704u)---

    DUMMY[31..0]                 - (WO) GPIO reserved control register [0]: test_normal_sel_bypreg

 =====================================================================================*/
#define GPIO_MODE_CFG_CT_REG_SET_DUMMY_ADDR                    GPIO_MODE_CFG_CT_REG_SET_ADDR
#define GPIO_MODE_CFG_CT_REG_SET_DUMMY_MASK                    0xFFFFFFFFu                // DUMMY[31..0]
#define GPIO_MODE_CFG_CT_REG_SET_DUMMY_SHFT                    0u

/* =====================================================================================

  ---MODE_CFG_CT_REG_CLR (0x70005000 + 0x0708u)---

    DUMMY[31..0]                 - (WO) GPIO reserved control register [0]: test_normal_sel_bypreg

 =====================================================================================*/
#define GPIO_MODE_CFG_CT_REG_CLR_DUMMY_ADDR                    GPIO_MODE_CFG_CT_REG_CLR_ADDR
#define GPIO_MODE_CFG_CT_REG_CLR_DUMMY_MASK                    0xFFFFFFFFu                // DUMMY[31..0]
#define GPIO_MODE_CFG_CT_REG_CLR_DUMMY_SHFT                    0u

/* =====================================================================================

  ---AP_GOOD (0x70005000 + 0x0710u)---

    DUMMY[31..0]                 - (RW) Chip related AP_GPPD control

 =====================================================================================*/
#define GPIO_AP_GOOD_DUMMY_ADDR                                GPIO_AP_GOOD_ADDR
#define GPIO_AP_GOOD_DUMMY_MASK                                0xFFFFFFFFu                // DUMMY[31..0]
#define GPIO_AP_GOOD_DUMMY_SHFT                                0u

/* =====================================================================================

  ---AP_GOOD_SET (0x70005000 + 0x0714u)---

    DUMMY[31..0]                 - (WO) Chip related AP_GPPD control

 =====================================================================================*/
#define GPIO_AP_GOOD_SET_DUMMY_ADDR                            GPIO_AP_GOOD_SET_ADDR
#define GPIO_AP_GOOD_SET_DUMMY_MASK                            0xFFFFFFFFu                // DUMMY[31..0]
#define GPIO_AP_GOOD_SET_DUMMY_SHFT                            0u

/* =====================================================================================

  ---AP_GOOD_CLR (0x70005000 + 0x0718u)---

    DUMMY[31..0]                 - (WO) Chip related AP_GPPD control

 =====================================================================================*/
#define GPIO_AP_GOOD_CLR_DUMMY_ADDR                            GPIO_AP_GOOD_CLR_ADDR
#define GPIO_AP_GOOD_CLR_DUMMY_MASK                            0xFFFFFFFFu                // DUMMY[31..0]
#define GPIO_AP_GOOD_CLR_DUMMY_SHFT                            0u

/* =====================================================================================

  ---SEC_EN0 (0x70005000 + 0x0a00u)---

    SEC_EN0[31..0]               - (RW) SEC_EN register GPIO0~GPIO31

 =====================================================================================*/
#define GPIO_SEC_EN0_SEC_EN0_ADDR                              GPIO_SEC_EN0_ADDR
#define GPIO_SEC_EN0_SEC_EN0_MASK                              0xFFFFFFFFu                // SEC_EN0[31..0]
#define GPIO_SEC_EN0_SEC_EN0_SHFT                              0u

/* =====================================================================================

  ---SEC_EN0_SET (0x70005000 + 0x0a04u)---

    SEC_EN0[31..0]               - (WO) SEC_EN register GPIO0~GPIO31

 =====================================================================================*/
#define GPIO_SEC_EN0_SET_SEC_EN0_ADDR                          GPIO_SEC_EN0_SET_ADDR
#define GPIO_SEC_EN0_SET_SEC_EN0_MASK                          0xFFFFFFFFu                // SEC_EN0[31..0]
#define GPIO_SEC_EN0_SET_SEC_EN0_SHFT                          0u

/* =====================================================================================

  ---SEC_EN0_CLR (0x70005000 + 0x0a08u)---

    SEC_EN0[31..0]               - (WO) SEC_EN register GPIO0~GPIO31

 =====================================================================================*/
#define GPIO_SEC_EN0_CLR_SEC_EN0_ADDR                          GPIO_SEC_EN0_CLR_ADDR
#define GPIO_SEC_EN0_CLR_SEC_EN0_MASK                          0xFFFFFFFFu                // SEC_EN0[31..0]
#define GPIO_SEC_EN0_CLR_SEC_EN0_SHFT                          0u

/* =====================================================================================

  ---SEC_EN1 (0x70005000 + 0x0a10u)---

    SEC_EN1[31..0]               - (RW) SEC_EN register GPIO32~GPIO63

 =====================================================================================*/
#define GPIO_SEC_EN1_SEC_EN1_ADDR                              GPIO_SEC_EN1_ADDR
#define GPIO_SEC_EN1_SEC_EN1_MASK                              0xFFFFFFFFu                // SEC_EN1[31..0]
#define GPIO_SEC_EN1_SEC_EN1_SHFT                              0u

/* =====================================================================================

  ---SEC_EN1_SET (0x70005000 + 0x0a14u)---

    SEC_EN1[31..0]               - (WO) SEC_EN register GPIO32~GPIO63

 =====================================================================================*/
#define GPIO_SEC_EN1_SET_SEC_EN1_ADDR                          GPIO_SEC_EN1_SET_ADDR
#define GPIO_SEC_EN1_SET_SEC_EN1_MASK                          0xFFFFFFFFu                // SEC_EN1[31..0]
#define GPIO_SEC_EN1_SET_SEC_EN1_SHFT                          0u

/* =====================================================================================

  ---SEC_EN1_CLR (0x70005000 + 0x0a18u)---

    SEC_EN1[31..0]               - (WO) SEC_EN register GPIO32~GPIO63

 =====================================================================================*/
#define GPIO_SEC_EN1_CLR_SEC_EN1_ADDR                          GPIO_SEC_EN1_CLR_ADDR
#define GPIO_SEC_EN1_CLR_SEC_EN1_MASK                          0xFFFFFFFFu                // SEC_EN1[31..0]
#define GPIO_SEC_EN1_CLR_SEC_EN1_SHFT                          0u

/* =====================================================================================

  ---SEC_EN2 (0x70005000 + 0x0a20u)---

    SEC_EN2[31..0]               - (RW) SEC_EN register GPIO64~GPIO95

 =====================================================================================*/
#define GPIO_SEC_EN2_SEC_EN2_ADDR                              GPIO_SEC_EN2_ADDR
#define GPIO_SEC_EN2_SEC_EN2_MASK                              0xFFFFFFFFu                // SEC_EN2[31..0]
#define GPIO_SEC_EN2_SEC_EN2_SHFT                              0u

/* =====================================================================================

  ---SEC_EN2_SET (0x70005000 + 0x0a24u)---

    SEC_EN2[31..0]               - (WO) SEC_EN register GPIO64~GPIO95

 =====================================================================================*/
#define GPIO_SEC_EN2_SET_SEC_EN2_ADDR                          GPIO_SEC_EN2_SET_ADDR
#define GPIO_SEC_EN2_SET_SEC_EN2_MASK                          0xFFFFFFFFu                // SEC_EN2[31..0]
#define GPIO_SEC_EN2_SET_SEC_EN2_SHFT                          0u

/* =====================================================================================

  ---SEC_EN2_CLR (0x70005000 + 0x0a28u)---

    SEC_EN2[31..0]               - (WO) SEC_EN register GPIO64~GPIO95

 =====================================================================================*/
#define GPIO_SEC_EN2_CLR_SEC_EN2_ADDR                          GPIO_SEC_EN2_CLR_ADDR
#define GPIO_SEC_EN2_CLR_SEC_EN2_MASK                          0xFFFFFFFFu                // SEC_EN2[31..0]
#define GPIO_SEC_EN2_CLR_SEC_EN2_SHFT                          0u

/* =====================================================================================

  ---SEC_EN3 (0x70005000 + 0x0a30u)---

    SEC_EN3[7..0]                - (RW) SEC_EN register GPIO96~GPIO101; GPIO102~GPIO127: reserved
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_SEC_EN3_SEC_EN3_ADDR                              GPIO_SEC_EN3_ADDR
#define GPIO_SEC_EN3_SEC_EN3_MASK                              0x000000FFu                // SEC_EN3[7..0]
#define GPIO_SEC_EN3_SEC_EN3_SHFT                              0u

/* =====================================================================================

  ---SEC_EN3_SET (0x70005000 + 0x0a34u)---

    SEC_EN3[7..0]                - (WO) SEC_EN register GPIO96~GPIO101; GPIO102~GPIO127: reserved
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_SEC_EN3_SET_SEC_EN3_ADDR                          GPIO_SEC_EN3_SET_ADDR
#define GPIO_SEC_EN3_SET_SEC_EN3_MASK                          0x000000FFu                // SEC_EN3[7..0]
#define GPIO_SEC_EN3_SET_SEC_EN3_SHFT                          0u

/* =====================================================================================

  ---SEC_EN3_CLR (0x70005000 + 0x0a38u)---

    SEC_EN3[7..0]                - (WO) SEC_EN register GPIO96~GPIO101; GPIO102~GPIO127: reserved
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define GPIO_SEC_EN3_CLR_SEC_EN3_ADDR                          GPIO_SEC_EN3_CLR_ADDR
#define GPIO_SEC_EN3_CLR_SEC_EN3_MASK                          0x000000FFu                // SEC_EN3[7..0]
#define GPIO_SEC_EN3_CLR_SEC_EN3_SHFT                          0u

#ifdef __cplusplus
}
#endif

#endif // __GPIO_REGS_H__
