.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000010
001000000000000000
000010000000000000
010000110000000001
000000111010000001
000000001001110000
001100000000001000
000000000000001000
000000000000000000
000000000000000000
000000000000000100
000011110000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
010001111000011010
000100001000100000
000000000000000000
100000000000000001
000001010011100001
000000001011010000
001010000000000000
000000110000000000
010000111000000000
001000001000000000
000000000010001110
000000000011011000
000000000000000000
000000000000000001
000000000000000001
000011010000000000

.io_tile 6 0
100000000000000010
000100000000100000
000010000000000000
100001010000000001
000001010001111101
000000000011111100
001001110000000000
000000001000000000
000000000000000000
110000000000000000
000010000000011110
001001010011111000
000000000000000000
000000000000000001
000001011000000001
000001011000000000

.io_tile 7 0
000000000000000010
000000000000100000
010000000000000000
100010110000000001
000000000001010101
000000000011111100
001110000000011000
000011010001000000
000000000000000000
000000000000000000
000010000000000100
000010110000001000
000010000000000000
000010010000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000001000
000000000001000000
000000000000100000
000000000000010001
000000000000000000
000000000000000000
001100000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000010
000100000000000000
010000111000000000
101000001000000001
000010000000010001
000011110011010000
001100000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000001110
000000000000001100
000001010000000000
000000001000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000000000000000
000100000000000000
000010000000000000
000001010000000001
000000000000000000
000000000000000001
001000000000000000
000000000000000000
010010000000000000
000010110000000000
000000000000101110
001000000011011100
000000111000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 11 0
000000000000000010
000100000000000000
000000000000000000
000010110000000001
000001010010000001
000000001001110000
001000000000000000
000000000000000000
000000000000000010
000100000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 12 0
100000000000000000
011100000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
101000000000000000
010000000000000000
011000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
100000000010000000000000000000000000000000000000000000
000010000000010000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000010000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000000000001
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000000000000010000000001000000
000000000000001001000011010101001000000000
101000000000001000000111101001000000000000
100000000000000111000100001001001101000000
110000000000000111100000000000000000000000
110000000000000000100000001001000000000000
000000000000000111100011100000000000000000
000000000000000000000011110111000000000000
000000000000000000000111101000000000000000
000010000000000000000000001101000000000000
000000000000000000000111001011100000000100
000000000000000101000000001101000000000000
000000000000000000000010001000000000000000
000000001010000111000100000101000000000000
110000000000000011100000001000000000000000
110000000000000000000000001011000000000000

.logic_tile 4 1
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
100000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
011000000000000000000000000000001010000100000100000000
100000000000000000000000000000000000000000000000000000
110000000000000011100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001000000000000000000001000000100100000000
000000000000001001000010100000001010000000000000000000
000010000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000100000000000000011100000000000000000000000000000
000000000000010000000111110000000000000000000000000000
010000000000000000000000000001000000000000000100000000
100000000000000000000000000000000000000001000000000000

.logic_tile 6 1
100000000000000101100110100000001000000100000100000000
000000000000000000000000000000010000000000000010000000
011000000000000000000110101000000000000000000100000001
100000000000000000000000000101000000000010000000000000
110000001100000000000000000001100000000000000110000000
110000000000000000000000000000100000000001000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000010000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000101000000000000000000000000000000000000000
100000000001001001000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000000000000000000000101000001100000010100000000
000010100000000000000000000000001111100000010000000000
000000000000000000000000001111100000111111110000000000
000000000000010000000011010011100000101001010000000000
000000000000000000000000000000001100000100000000000000
000000000000000001000000000000010000000000000000000000
000000000000000000000011001111000000101001010000000000
000000000100000011000000000001000000000000000000000000
010000000000000000000000010000000000000000000000000000
100000000000000000000010010000000000000000000000000000

.logic_tile 8 1
000000000000000000000111100001001111000000100010000000
000000000000000000000000000000111000000000100001000111
111000000000011000000000000000000000000000000000000000
100000000000100001000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000111100011100000000000000000000000000000
000000001110000000100100000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000010000000001101111010000000000
000000000000010000100010000111001010011111100010000000
010001000000000000000000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000100000010
000000000000000000000000001111000000000010000000000011
111000000000000000000110000111100000000000000100000001
100000000000000000000000000000100000000001000000000001
110000000000000000000000000111100000000000000100000001
010000000000000000000000000000100000000001000010000001
000000001100000000000000000000011100000100000100000010
000000000000000000000000000000000000000000000000000011
000000001110000101000000000000000001000000100110000001
000000000000000000100011100000001110000000000000000000
000000000000000000000000000111111100010101010000000010
000000000000001101000000000000000000010101010000000001
000000000010010000000010100000001100000100000110000011
000000100000100000000100000000000000000000000000100011
010010100000000101000010101000000000010110100110000001
100000000000000000100110111001000000101001010000100011

.ramb_tile 10 1
000000000000000101100000011000000001000000
000000100000001111000011111011001001000000
111000000000001000000110110001000001100000
100000000100001111000010100101001001000000
010000000001011111100110100000000000000000
010000000000000101100000001101000000000000
000000000000001011100111101000000000000000
000000000000000101000100000101000000000000
000000000111000000000000000000000000000000
000000000000100000000000000101000000000000
000000000000000000000000010001100000000000
000000000100100000000011000001000000010000
000000000000000000000000011000000000000000
000000000000000000000011011101000000000000
010000000000000000000000000000000000000000
110000001000000000000000001111000000000000

.logic_tile 11 1
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
000000000110000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100100000000
000000000000000000000000001101000000101001010001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000100001000000000000000000000000000000000000000000
010000000010000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000001000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000010000000000001100000010100000000
110000000000000000000000001101001111010000100000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000101001010100000000
000000000000000000000000001101100000000000000010000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110100000000000000000000000000000
100000000000000000000010100000000000000000000000000000

.logic_tile 2 2
000001000000000000000000010000001010101000000100000001
000000000000001101000010100111000000010100000000000000
101000000000001000000000011000000000100000010100000000
100000000000000001000010000101001010010000100010000000
110000100000000000000000001000001010101000000100000001
110001000000001111000010111001000000010100000000000100
000000000000001000000000000111100000101001010100000000
000000000000000101000000000101000000000000000000000100
000000000100000000000000000101000000100000010100000000
000000000000000000000000000000001001100000010010000000
000000000000000000000000000000000000100000010110000000
000000000000000000000000001101001010010000100000000000
000000000000000001100010001000001010101000000100000000
000000000000000000000000000001000000010100000010000000
110000000000000001100000000001000000101001010100000000
100000000000000000000000000101000000000000000000000100

.ramt_tile 3 2
000000010000000000000000011000000000000000
000000000000000000000011111011001111000000
111000010000000000000000011111000001001000
100000000000001111000011110111001100000000
010000000000000000000010000000000000000000
110000000000000000000100001011000000000000
000000000000000000000000001000000000000000
000000000000000000000011011101000000000000
000000000000000111100111010000000000000000
000000000000000000000111101001000000000000
000000000000000001000000000111100000000000
000000000000000000000011110011000000010000
000000000000000101100010001000000000000000
000000001010000000000000001001000000000000
010000000000000101100000000000000000000000
010000000000000001000000001011000000000000

.logic_tile 4 2
100000000000000111000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
011000000000001001100000000111011110111101010000000000
100000000000100111100000000001100000101000000000000000
110000000000000111000000000000011000000100000101000000
010000000000000000000000000000000000000000000000000000
000000000000000000010000000011001010101001010000000000
000000000000000000000000000111000000010101010000100000
000000000000001000000000001001000000101001010000000000
000000000000000111010010100011101010100110010000000000
000100000000001000000000000000011000111001000000000000
000000000000000111000000001111001000110110000000000000
000000000000001000000010000000000000000000000000000000
000000000000000011000011110000000000000000000000000000
010000000000000111100110100000011110000100000100000000
000000000000000000100000000000010000000000000000000010

.logic_tile 5 2
100000000010000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000111000000001000000000000000000100000000
010000000000000000000010110101000000000010000000000000
000000000000000001000000000000000000000000100000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000001000000000000000000000000000000000000000000000000
000000100000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
010001001100000000000000000101000000000000000100000000
100000100000000000000000000000000000000001000000000000

.logic_tile 6 2
100000000100000011100000000001000000110110110010000000
000000000000000000000000001111001010101001010010000000
011000000000001000000000000011000000000000000100000000
100000000000000101000000000000000000000001000010000000
110000000000000111100000010011100000000000000100000000
010000000000000000100010100000000000000001000010000000
000000000000001000000000000111100000000000000100000000
000000000000001011000000000000100000000001000010000000
000000001110001000000000000000011010000100000100000000
000000000000000101000010110000000000000000000000000001
000010100000000101100000000000000000000000000100000000
000001000000000000000000001111000000000010000000000100
000000000000000000000010010101000000000000000100000100
000000000000000000000010100000100000000001000000000000
010000000000100000000110100001100000000000000100000000
000000000001000000000000000000000000000001000010000000

.logic_tile 7 2
100001000010001000000010110000000001000000100100000000
000010100000001101000011110000001100000000000000000000
011000000110000000000000000001000001000110000000000001
100000000000000000000000000000001011000110000010000000
010000000100001000000010000000011010000100000100000000
110000000000000011000000000000000000000000000000000000
000000001110001000000000001011000000000110000000000000
000000000000001011000010001101001101000000000010000000
000000000000000000000010000000000001101111010000000010
000000000000000001000000000001001111011111100000000000
000000000000000000000000000000000000000000000100000000
000000000000000001000000001001000000000010000000000000
000000000000000000000000001000001100011110100000000100
000000000000000000000000001111011001101101010001000000
010000000000000000000110100000000000000000100100000000
100000000000000000000100000000001010000000000000000000

.logic_tile 8 2
000000000000001000000000000001100000000000001000000000
000000001000001001000000000000100000000000000000001000
000000000000010000000110010001111010001100111000000000
000000000000101101000110010000110000110011000011000000
000010100000000001100110010000001001001100111000000001
000001000000000000100110010000001000110011000000000001
000001000000001000000110000001001000001100111000000000
000010100000001001000100000000000000110011000000000001
000000100001000000000000000000001000001100111000000000
000000000000010000000000000000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000100000000000000000100000110011000000000010
000000000000000000000000000101001000001100111000000000
000000001100000000000000000000000000110011000000000010

.logic_tile 9 2
000000000000000000000010100000000001000000001000000000
000000000000000101000000000000001001000000000000001000
000000000000010000000000000011111000001100111000000000
000000000100100101000010100000010000110011000010000001
000000000000000101000000000000001000001100111000000000
000000000000010000000010100000001000110011000000000001
000000001010000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000001
000000000001000000000000000000001000001100111000000010
000000000000001101000010110000001011110011000000000000
000000000000000000000000000000001000001100111000000000
000010100000000000000000000000001010110011000000000000
000000000001010000000000000011101000001100111000000000
000000000000000000000000000000100000110011000000000000

.ramt_tile 10 2
000000010000000000000010001000000001000000
000000000000000000000110001101001000000000
101010010000001011100000000111100001100000
100000001000001111100000000101001010000000
110000000110001000000000000000000000000000
010010100000001111000000000111000000000000
000000100001000000000111001000000000000000
000100001000101111000100000001000000000000
000000000000001000000000000000000000000000
000000000000000111000010101001000000000000
000000000000000000000000001111100000000001
000001000010000111000000000111100000000000
000000000000000111100000000000000000000000
000000000000000000100000000011000000000000
110000100001001111100011100000000000000000
010001000000100111000000001001000000000000

.logic_tile 11 2
100000000000000000000000001001101011010110110101000000
000000000001010000000000000001011001101111110001000000
011000000000000111000110010000000000000000000000000000
100000000000000111100011100000000000000000000000000000
000000000000100000000000001000011001001000000100000000
000000000000010000000011110001011001000100000001000000
000000000000000000000000000001111000100000000100000000
000000000000000000000000000000101110100000000001100000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001100000000000000000001111000000000000100000000
000000000000000000000000001011100000010100000001000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000001000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000001111101100000000110100000000
000000000000000000000000001001001110000000010110000000
101010000001010000000000000000000000000000000000000000
100001000000100000000010110000000000000000000000000000
110000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001001101011000000110100000000
000000000000000000000000000111111100100000110100000100
000000000000000111000000001111100000000000000011000010
000000000000000000000000001111100000101001010010000100
000000000000000001000111000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000001000110100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
010000000000000000000011001111011001001001000100000100
100000000000001001000011110111011101000001000100000000

.logic_tile 2 3
000000000000000001100010101011000000101001010100000000
000000000000010000000000000111100000000000000010000000
101000000000000000000000000011111110101000000100000010
100000000000000000000000000000100000101000000000000000
010000000010000000000110100000000000100000010100000000
110010000000000101000100000111001111010000100000000001
000000000000001000000000000111100000101001010100000000
000000000000000001000000000001000000000000000010000000
000000000010000000000110000000001010101000000100000010
000000000000000000000000000111000000010100000000000000
000000000000000000000110010111000001100000010110000000
000000000000000000000011010000001010100000010000000100
000100000010000111000011100000011100101000000100000000
000000000000000000000000000111010000010100000010000000
110000000000000011100000000111000000101001010100000000
100000000000000000100000001001000000000000000000000010

.ramb_tile 3 3
010000000000000111100000000000000001000000
001000000000000000100000001011001001000000
101010100000000000000000011011100000000000
100000000000000000000011101101001000000000
110000000101000000000000011000000000000000
111000000000000111000010111111000000000000
000000000000000011100111110000000000000000
001000000000001111000111010101000000000000
000010100000000000000000011000000000000000
001001001010000000000011001011000000000000
000000000000011000000000000111000000000000
001010100000000101000011101101000000000000
000000000000000101100010001000000000000000
001000000000000000000000001101000000000000
010000000000000000000111001000000000000000
111000000000000000000000000101000000000000

.logic_tile 4 3
100010000001101101100000000000000001000000100100000000
000000000001111111000000000000001010000000000010000000
001000000000000000000000000000001101111001000000000000
100000000000000000000000000111001010110110000000000000
110000000100000000000000000000000000000000000000000000
010000000100000000000000000000000000000000000000000000
000000000000000101100000000000000000000000100100000000
000000000000001111000000000000001000000000000010000000
000000000000000101000000000101111110111101010000000000
000000000000001001100011110001010000010100000000000000
000000000000000000000000000000000000000000000100000000
000000000010000000000010010011000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010000000000000000000111000011111111101100010000000000
100000000000000000000111110000111010101100010000000000

.logic_tile 5 3
100001000000001000000000000000000000000000100100000000
000000100000001001000000000000001010000000000000000000
011000000000000000000000000000000000000000000000000000
100000001000000000000000000000000000000000000000000000
110000000000000011100000000000011010000011000000000000
110000000000000111000000000000011000000011000000100000
000000000000000000000011110000000000000000000100000000
000000000000000000000011110101000000000010000000000000
000000100000100000000111000000000000000000000000000000
000000000001011111000000000000000000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000001110000000000010000011011111001110100000000000
000000000000000000000100000000111011001110100010000000
010000000000000000000000010000000000000000000000000000
100000000000000000000011000000000000000000000000000000

.logic_tile 6 3
100000000000100111100110110001000000000000000100000001
000000000000000000000010100000100000000001000000000000
011000000000000111100000000000000000000000000100000000
100000000000000000000000001111000000000010000000000001
010000000000001000000010100001000000000000000100000000
010000000000000101000100000000000000000001000010000000
000000000000000000000000000000000001000000100100000001
000000000000000000000000000000001000000000000000000000
000001000000000000000000000000001110000100000100000000
000000001100000000000000000000000000000000000010000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000000000000000000010000000
000000000000001101100000000000001010000100000100000001
000000000000000101000011110000000000000000000000000000
010000000000000000000000000000001010000100000100000010
000000000000000000000000000000010000000000000000000000

.logic_tile 7 3
100000000000000000000010000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
011001000000001011100000010000000001000000100100000000
100010100000001001100010010000001010000000000000000000
110000000000000001000111101000000001011001100000000000
110010000000000000000000000101001001100110010000000000
000000000000101001100110010000001100000100000100000001
000000000001011111100110010000010000000000000000000000
000010100000000000000010011001000001100000010000000000
000000000000000000000111100001101010001001000000000000
000000000000001000000000001101111100000011000000000000
000000000000000001000000001101101101000000110000000001
000000000000000000000110100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
010000001100001000000000001000001011011111000000000000
100000000000001101000000000001011110101111000000100010

.logic_tile 8 3
000000000110100000000000010111101000001100111000000000
000000000001010000000010100000100000110011000000010010
111000000000000000000010110000001000001100110000000000
100001000000000000000010011011000000110011000000000010
010001000000000000000011101000011011100101100000000000
110000000000000000000110100101011001011010010000000100
000000000000000001100110100101100000000000000000000000
000000000110000000100010010000100000000001000000000000
000000000000000000000010000101000000000000000110000000
000000000100000000000000000000100000000001000010000000
000000000000000000000000000000000001011001100000000000
000001000000000000000000000111001001100110010000000001
000000000000001000000000000000001110000100000100000001
000010100000000001000000000000000000000000000010000000
010000000000000000000000010001000000000000000100000100
100000000000010000000010000000100000000001000000000000

.logic_tile 9 3
100000000000000111000011100001001000001100110000000000
000000000000000000000100000000100000110011000000010000
001000101110001111100011100101101101000011000000000000
100001000000000111000100000011101001110000000000000000
110001000000000000000010100011011110010101010000000000
110000000000000000000010100000100000010101010001000000
000000000001010001100010100101101011001000010000000000
000000000110000000000010101101011000100001000000000000
000000000010001111100110010011000000000000000000000100
000000000000000001000110011011100000111111110000000000
000000100001010000000010001111011010000011110000000000
000001000000000000000100001101010000111100000000000000
000000000001111001000011101001001111101000100100000001
000000000000011011000100001111001000111100010000000000
000010100000001000000010000000001011110011000000000000
000000000110001001000100000000011101110011000000000000

.ramb_tile 10 3
010010100000111011100111000000000000000000
001001000000100111000100000011001011000000
111000000000000000000111010001000001100000
100001001000001001000011110011001001000000
110000000000000000000111101000000000000000
011000000000000000000011111101000000000000
000000100001010011100111000000000000000000
001000001000000000100100000001000000000000
000010100100001011100000001000000000000000
001001000001000111000011110101000000000000
000000000001001000000000000001100000100000
001000000000100111000000001001100000000000
000000000000100000000000001000000000000000
001000000111010000000000000011000000000000
010010100000010000000000000000000000000000
011010001010000000000000001101000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000100000000000000
000000000000000000
000000000000010000
000000111000000000
000000000000000000
000100000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 4
000000000100001000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
110000000000000000000010100011011001011111100000000100
001000000000000001000000000001011101010110000000000000
001000000000000000000011100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
111000000000000101000011100000000000000000000000000000
000000000000001000010010100000000001001111000000000000
001000000000000111000000000000001010001111000000000000
000000000000000001000000000000000000000000000100000000
001000000000000000100000001111000000000010000000000000
000000000000000000000000010000000000000000100101000000
001000000000000000000010000000001011000000000000000000
000000000000101000000011100001001011100000000000000000
001000000000001011000100000000101011100000000000100001
010000000000000000000000000000000000000000000100000000
101000000000000000000000000111000000000010000000000000

.logic_tile 2 4
110000000000000001000000000000000001000000100100000000
001000000000000000100000000000001110000000000000000100
001000000001011000000000010101011000110100010000000000
100000000000000001000011010000011110110100010000000000
110000000000000111100000001111011010111001010000000000
111000000000000000100010010001111101011001000010000000
000000000000000000000010000101100000000000000100000000
001000000000000000000010000000100000000001000000000000
000001000000000101000000010000001100000100000100000000
001000000000000000000011010000000000000000000000000000
000000000001010101000000000000000000000000000100000000
001000000000100000010000001101000000000010000000000000
000000000000000000000010010001000000000000000100000000
001000000000000001000111000000000000000001000000000000
010000000000000101100000000000000001000000100100000000
101000000000000000000000000000001100000000000000000000

.ramt_tile 3 4
000000010100100000000111000000000001000000
000000000001000001000100000001001110000000
111000010000000000000000000101100001000000
100000000000000000000011100111101100000000
010000100101000101100010001000000000000000
110011000000100000000000001001000000000000
000000000000001000000110001000000000000000
000010000000001111000100001111000000000000
000000000000000000000000001000000000000000
000000000000010000000000001011000000000000
000000000000000001000000011101000000000000
000000000000000111100011000101000000000000
000000000001000000000111000000000000000000
000000000000100001000000001111000000000000
110000000000000001000000000000000000000000
010000000000000000000010001001000000000000

.logic_tile 4 4
110000100010000000000000000001101101101000110000000010
001000000000000000000011110000001011101000110000000000
011000000000000101100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010000100000000000000000000000000000000000000000000000
011001000000000000000000000000000000000000000000000000
000000000001010000000111101000000000000000000100000000
001000000000100000000000000011000000000010000000000000
000010100000000111000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
001000000000000000110000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000

.logic_tile 5 4
110000000100000011100110100001100000000000000100000000
001000000000000000000010100000000000000001000000000001
011000000000000101000000001000000000000000000100000000
100000000000000000000000000011000000000010000001000000
010000000010100000000000000000000000000000000100000001
011000000011000000000000001011000000000010000000000000
000000001100000001000000000101100000000000000100000000
001000000000000000000000000000000000000001000010000000
000000001010000000000000010001000000000000000100000000
001000000000010000000010100000000000000001000000000001
000000000000000111000000000000011110000100000100000001
001000000000000000100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000101010000000000000000000000000000000000000000000
010010100000000101100000000000000000000000000100000001
001001000000000000000000001001000000000010000000000000

.logic_tile 6 4
110100000100001000000000000000000000000000000000000000
001110000000001111000000000000000000000000000000000000
011000000000100000000111100000000000000000000000000000
100000000000010000000100000000000000000000000000000000
010000000000000000000010000001100000000000000100000000
111000000000000000000000000000100000000001000000000000
000000000000100001000000000000011010000100000100000000
001000001100000000000000000000000000000000000000000000
000001000110100000000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
000000000000000101100010110001000000000000000100000000
001000000000000001000110100000000000000001000000000000
000001000010000000000110101111011100000101010000000000
001010000000000000000010001011111111101101010000000000
010011100000000000000010111111111101110010110000000100
101011100000000000000110000011101111100010010000000000

.logic_tile 7 4
010000000110000001000000000000001111001100000100000000
001010000000010000100011010000011011001100000000000000
101000000000000111000000000101100000010000100100000000
100000001010000000000000000000101010010000100000000000
010101001100001000000111101111101101001001100000000000
111000000000001111000100000111001010010110110000000000
000000000000100011100011100101101000010100000100000000
001000000000000000100000000000110000010100000000000000
000101000110100001100000000001000001001001000100000000
001110000000000000000000000000001011001001000000000000
000000000000000000000010000000011011000000110100000000
001000000000000000000000000000011101000000110000000000
000000000010100001000000000000000001001001000100000000
001010100000010000000010000111001011000110000000000000
010000000000001001000000000000011011000000110100000000
101000000000000001000000000000011000000000110000000001

.logic_tile 8 4
110000000000000011000111101001011000110000010100000001
001000000000000000100100001001001101111001100000000000
001010000000101111100111010101101100110011000000000000
100001000000001111000011110101001111010010000000000000
010000001110001111100110111011111111101000010100000000
111000000000000111000111110011011001011101100000100000
000000000000000101000010010001111010000001010100000000
001000000000000000000111100000110000000001010001000000
000000000000100111100011111011001001101000010100000000
001010001110000101000011111111111001011101100000000010
000000001100000011100111000001101010100100010101000000
001000000000000001100100001101101100110100110000000000
000000000100000000000000011111111001100100010101000000
001010000000000000000010011001011000111000110000000000
000000000000011111100011101111111001101000010100000000
001000000001100111100111101011011011010101110001000000

.logic_tile 9 4
110000000100000111100010100111011111101000000000000000
001000000000000000100010101001101100001000000000000000
011000000000000111100010111001011101101110000000000000
100000000000000111100111101001101011011110100000000000
010010100000000101000111000101001001100000000000000000
111001001100001101000010110101111000000000000000000000
000000100000000000000010101001100000001111000000000000
001001000000000101000010000011101101110000110000000000
000000000000000001100010001011001110011010010000000000
001000000100000000100011111111001101000000000000000000
000000000000001001000000000000000000000000100100000000
001000000000000011000000000000001000000000000000000001
000000000000001001000000011101111001110011110000000000
001000000000001001000011011001001110100001010000000000
010000000011001001100111010101101111010000010000000000
001000000000000001100110110101101111000101000000000000

.ramt_tile 10 4
000000011000000001000000010000000000000000
000000100000001111000011100001001010000000
101010010000010000000111011001100000000000
100000000010100111000111011001101100000001
110000000000000111000000000000000000000000
010000000100000001100000001001000000000000
000000101011100000000000000000000000000000
000011100001110000000000000001000000000000
000000000000000011100000011000000000000000
000000000000001001000011100111000000000000
000110100000010000000000001111000000000001
000000000000000000000000001111000000000000
000000001000000111100000000000000000000000
000000000000000000100000000011000000000000
010000000000100111100000000000000000000000
010000000110010000100011110101000000000000

.logic_tile 11 4
010010000001010000000000010000000000000000000000000000
001000000000100000000011100000000000000000000000000000
101000000000000011100000000000001100110000000110000000
100000000000000000100000000000001110110000000000000100
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
000000100000000001100000000000000001100000010100100000
001000000000000000000000000111001000010000100000000000
000000001000001000000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
110000000001010000000000000000000001100000010100000000
001000000000000000000000000111001100010000100001000000

.logic_tile 12 4
010000000000001000000000000011111110011111000110000000
001000000000000001000000000000001000011111000111100100
101000000000000000000000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
111000000000000000000100000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001100000001001000001001001000110000010
001000000000000000000000000111001100000000000100000000
000000000001000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
010010100000001000000000000000000000000000000000000000
101000000000000111000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000000000100000000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100100010
000000000100110000
001100000100000000
000000000100001000
000000000000000000
000100000000000000
000001010000110010
000000000000010000
000010000000000000
000001010000000001
000000000000000010
000000000000000000

.logic_tile 1 5
010001000000000000000000001000000000100000010100000000
001000000000000000000000000111001100010000100000000100
101000000000000001100000010000000001001111000000000000
100000000000000101100010010000001011001111000000000000
110000000000000000000000000000001010110000000100000000
011000000000000000000010000000011100110000000000000001
000000100000000000000010111011000000101001010100000000
001001001010000000000011011111000000000000000000000000
000001000000000101000000010001111101111001010000000000
001010100100001111000011000111001000100010100010000000
000000000000000101000000000000001100101000000100000100
001000000000000000000000001111000000010100000000000000
000000000000111101000000010111000000101001010100000000
001000000100000001000010000011000000000000000000000000
110000000000000001100000011101111000111001100000000000
101000000000000000000010000011111100110000010000000000

.logic_tile 2 5
010000000000000011100010101101000000101001010100000000
001000000000000000000000000101100000000000000001000000
101000000000000101000000001101011010101000000010000000
100000000000000000100000000001011001111001110000000000
010000000000001101000111111000000000100000010110000000
111010000000000001100110001111001100010000100000000000
000000100000000011100010100111101100101000000100000000
001001000000000000100000000000000000101000000010000000
000000000000110000000000000001000000101001010100000000
001000000110000001000000000011000000000000000000000000
000000000000000000000000000101100000101001010100000001
001000000000000000000000000101000000000000000000000000
000010100000100000000110001000000000100000010100000000
001000000100000000000000000101001111010000100000100000
110000000000001001100110000000011011110000000100000000
101000000000000001000000000000001110110000000000000100

.ramb_tile 3 5
010000000101000111000000000000000001000000
001000000100100111100011100001001010000000
101001000000001000000000011011000000000000
100000100000000111000011111101101101000000
110000000001100000000000001000000000000000
111000000000000000000000001101000000000000
000000000000000111100111011000000000000000
001000000000000000100011101011000000000000
000000000001010000000111100000000000000000
001000000100000000000010001001000000000000
000000000001010000000111000111100000000000
001000000000100000000100000001000000000000
000000000001010000000010001000000000000000
001000000000000000000000001001000000000000
010000000000001101000000001000000000000000
011000000000000011000000000111000000000000

.logic_tile 4 5
010000000000000000000110000011000000000000001000000000
001000000000000000000011100000000000000000000000001000
101000000000000000000111110101101111110011001110000000
100000000010000000000010000000101110001100110011000001
000000000001001001100000000001101001110011001100000100
001000000000101111000000000000101001001100110000100001
000000000000000000000111100101101000001100110100000000
001000000000000001000000000000101001110011000001100101
000000000001010101100000010000000000001111000000000000
001000000000001001000010000000001010001111000000000000
000000000000001000000000000011111101110100010000000000
001000000000000011000011110000011010110100010000100000
000000000000000101100000000000000000001111000000000000
001000000000000000000000000000001101001111000000000000
010000000000001000000000011011001000101000010100000001
101000000000000001000010111111011010111000100000000010

.logic_tile 5 5
010000000000001001100000000011111010111100000000000000
001000100000000001000000000101010000000011110000000000
101000000001000000000111100000011010000011110000000000
100000000000000000000111110000010000000011110000000000
000000000000000101000000000000000000000000000000000000
001001001010000000100000000000000000000000000000000000
000000000000001000000110001001111111101000010110000000
001000000000000001000010111001111010111000101000000001
000010101001001000000000000111100000000000000000000000
001001000001100111010000000001101100001001000000000000
000000000000000101000000000000011111001100110000000000
001000000000000000000000000000001110001100110010000000
000000000000000000000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
010010100000001101100010110000000000000000000110000001
101001000000000101000011000001000000000010000010000011

.logic_tile 6 5
010000000000100000000000000000000000000000001000000000
001000000000000000000000000000001100000000000000001000
000000001110000000000000000011101100001100111000000001
000000000000000000000000000000000000110011000000000000
000001000000000000000000000011101000001100111000000000
001010100000000000000000000000100000110011000000000000
000000100000000000000000000111001000001100111000000000
001000000000000000000000000000100000110011000000000000
000000000000100101000000000000001001001100111000000000
001000000001001101100000000000001101110011000000000000
000000000000000000000010100000001000001100111000000000
001000000000001101000110110000001100110011000000000000
000000001000000000000010100000001001001100111010000000
001000000000000000000100000000001110110011000000000000
000000000000000001000000000000001001001100111000000000
001000000000000101100000000000001110110011000000000000

.logic_tile 7 5
010110100000010001100110101000000001011001100000000000
001001001000000101000000001101001001100110010000000000
101001000000100000000000010000001110010101010000000000
100010100001000000000010101111010000101010100000000000
000010101100100000000110010101101000010101010000000000
001000000001010000000011110000010000010101010000000000
000000000000001101100110101000000000000000000100000000
001000000000000101000010110111000000000010000000000001
000001000001010000000000000111100000000000000100000000
001000001100000000000000000000100000000001000000000000
000000000000100000000111110101111000010101010000000000
001000000001000000000011100000010000010101010000000000
000000000110100000000010011011101010010000100000000000
001000000101010000000110001011111000010100000000000000
000000000000001001100000000111101011000000100010000000
001000000000000001000010000001011011100000000000000000

.logic_tile 8 5
010000000000001001100011110001101010000011000000000000
001000000000001001100010010111101101001100000000000000
111000000000001001100111001001111101000100100000000000
100000000000001011000100001111001100010010000000000000
000000000000000101000010101101001010010100000000000000
001001000000000001000110000101100000000001010000000000
000000000000010011100110011011101001101000010100100001
001000000000100000100110010001111101111000100001000000
000001000001011001100000010000001110000100000000000000
001010000010100001000010000000010000000000000000000000
000000000000000101100110011001001011100001000000000000
001000000000000001000010001101011100000000000000000000
000000001010000101100000010000001101110000000000000000
001000000000100000000010010000001011110000000000000000
010000101110000000000000000101001100100000000000000000
101000000000100000000010000001001001000000000000000000

.logic_tile 9 5
010000000000000000000010101000000000000000000100000000
001000001110000000000000000101000000000010000000000000
111010000000000111100000010000000001000000100100000000
100001000110000000000010000000001000000000000000000000
000000000000100000000000001001001101100001000000000000
001000000001000000000000000011101011001000010000000000
000000000000001111100111000001100000000000000110100000
001000000000000001100100000000100000000001000000000000
000000000000010001100000000000011110000100000100000000
001000000001110000000000000000000000000000000000000000
000000000001001000000000000000011110000100000100000000
001000000000101101000000000000000000000000000000000000
000000000000000000000000000111100000000000000100000000
001010000000000000000000000000100000000001000000000000
000000000000000001000000001000000000000000000100000000
001000001000101101000010110101000000000010000010000010

.ramb_tile 10 5
010000000000011011100000000000000001000000
001000000000101111000000000011001010000000
111000000000001000000000000011100000000000
100000000000001111000011100001101010000000
110010000000000000000000001000000000000000
011001000000000111000000001101000000000000
000000100000000011100111000000000000000000
001000001010000111100000000011000000000000
000000000000001011100000001000000000000000
001000000000000011100010001001000000000000
000000001010000000000010111000000000000000
001000000100100000000111110101000000010000
000010100000000000000000000000000000000000
001000000000000000000000000001000000000000
010000000001000000000000001000000000000000
011000000000100000000000001011000000000000

.logic_tile 11 5
010010100000000111000000001011011100010100000000000000
001001000000000000000000001111111110100000010000000001
101000000111000000000000010000000000010000100100000000
100000000110100000000011000111001100100000010000000000
110000000000001101100000000111001110000001010100000000
011000000110001001000000000000100000000001010000100000
000000100001010000000000000101000000001001000110000000
001000001000000000000000000000001110001001000000000000
000000000000001101000111110111000001010000100110000000
001000000000001011100111010000001001010000100000000000
000000000000000000000110000000001110010100000100000000
001000000000000000000000000111010000101000000010000000
000000000000001001100111000001001010001011000000000000
001000000000000111000111100000001100001011000000000001
010000000000000101000111100111100000001001000100000000
101000000010000000100100000000001110001001000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101001000000000000010000000000000000000000000000000000
101000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000100000110000000000000000000000000000000000000000
001000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000001000000000110000111100000010110100100000100
101000001000000000000000000000100000010110100000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000101000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
100000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000001000
001000000000000000000010100011101011001100111000100000
100000000000000000000000000000101101110011000000000000
110000000000000101000111001000001001110011000000100000
010000000000001101000100001111001010001100110000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000011110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000010000000000000000000000000010110100000000000
000000000000000000000000001101000000101001010000000000
000000000001010101100011100011011111110001010100000000
000000000000100000000100000101001001110001100000000010

.logic_tile 2 6
100010100000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000001100000000000000001011001100110100000
100000000000000101000010110001001000100110010000000000
000000100000000101000000000000000000000000000000000000
000001000100000000100000000000000000000000000000000000
000000000000000111100000000111011100111101010000000000
000000000000000000100000000111110000101000000000000000
000010101110000000000110001001011000111001010000000001
000000000110000000000100001001001010010001010000000000
000000000000001000010000010000000001001111000100000001
000000000000000011000010010000001000001111000010100000
000000100000000000000010001011001110101001010000000000
000001000000000001000100000011100000010101010000000000
010000000000000000000000000101111000101100010000000001
100000000000000000000000000000001110101100010000000000

.ramt_tile 3 6
000001010000001000000000001000000001000000
000000100000001111000000001011001110000000
111000010000100000000000011101000001000000
100000001100010111000010101011101100001000
110010100001010011100110100000000000000000
110000000000000000100000001011000000000000
000000000000001000000000001000000000000000
000000000000000111000000000111000000000000
000010000000000000000000000000000000000000
000000000110000000000011110101000000000000
000000001000000001000010001001100000000000
000000000000000000010111110101100000000100
000000100000011000000110100000000000000000
000001000000001011000000000001000000000000
010000000000000001000000000000000000000000
010000000000000001000000000111000000000000

.logic_tile 4 6
000010100010000111000000000000000000000000100100000000
000000000000000000000010010000001001000000000000000000
111010000001011111100000000000000000000000000000000000
100001000000101011100000000000000000000000000000000000
000000000000100000000000000000001110000100000100000000
000000000001010000000000000000000000000000000000000000
000000000000000111100110000000011100000100000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000011111000000000000000000000100
000000000110000000010010001101001101001001000011000100
000000000000001000000010001111100000101001010000000000
000000000000000001000010001011101000011001100000000000
000000000000001000000000000001011001111000100000000000
000000000000000001000011000000001010111000100010000000
010010000000000000000011100001111101111001010100000001
100000000000000000000110011111011111110000001000000001

.logic_tile 5 6
000000000000000000000110000000001010000011110100000000
000000000000000000000100000000000000000011110010000110
101000000000100101000000000000011010000100000100000001
100000000001000000100000000000000000000000000011000001
010000000000001001100111111101011000001100100000000000
110001000000000001100110011111101010001000110000000000
000000100000001001100000000000000000000000000110000000
000000000000001001100000001001000000000010000010000001
000010001000000000000000000000000000000000100100000001
000000000000000000000000000000001010000000000010100000
000001000000100101100000001000011011000100100000000000
000000100000010000000000000011001010001000010000000000
000000000000000000000000000000011010000100000110000001
000000000110000000000000000000000000000000000000000000
010000000000000000000010100000000000000000100101000001
100000000110000000000000000000001011000000000001000010

.logic_tile 6 6
000000000000100101000010100011001000001100111000000000
000000000000010000000110100000000000110011000000010000
101000001110000101100110100000001001001100110000000000
100000000000000000000111100000001111110011000000000001
000001000000000111000110010000000000000000000100000000
000010100000000000100010100101000000000010000000000000
000000000000110001100010110111011011110011110000000000
000000000001110000000110011001101100000000000000000000
000000001100100101100000001101111001110100010010000000
000000000001010000000010100111111001010000100000000000
000000000000000001100000000000000000000000100100000000
000000000000000000100000000000001111000000000000000000
000001001000010000000110111001000000010000100000000000
000010100000000000000010001101001001001001000000000000
000000000000000111000000000011001011001000000000000000
000000000000000000100010011101111000000000000000000000

.logic_tile 7 6
000000000110000101000000000011001110010101010100000000
000000000000000101100000000000010000010101010010000000
101000000000000001100000010000000000000000000100000000
100000000000000000000010100101000000000010000010000110
110000001000001101100000000101000001011001100000000000
110000001100000101000000000000001111011001100000000001
000000000000000000000000000000001010010101010000000000
000000000000001101000000000101000000101010100000000100
000001000110000001100110001000000000000000000100000001
000000100000000000100100001111000000000010000010100100
000000001100100000010000001101011110111100000000000000
000000000000010000000000000101000000000000000000000000
000000000000100000000111111001011000000100000000000000
000000001010000000000110011001001000100000000000000000
010000000000100111000110000000000000011001100000000000
100000001001000000000100001011001111100110010000000000

.logic_tile 8 6
000000100000000000000111110000011000000100000100000000
000000000000000000000111000000010000000000000010000000
101000000000000000000110111000000000100110010100000000
100000000000000000000011110011001001011001100010000000
010001000000000111000111101000000000000000000100000000
110000000000000000000000000111000000000010000010000000
000000000000000000000000000001000000100110010000000000
000000000010000000000000000000101101100110010000000000
000000000000000000000010011000000000000000000100000000
000010000000000000000010011111000000000010000000000000
000001000000000111100000000011000000000000000100000000
000000100000000000000000000000100000000001000010000000
000010000000001000000000000111000000000000000100000000
000000000000011001000000000000000000000001000000000000
010000000001010001100010000001101010111110100000000001
100000000000100000100100000000100000111110100010100000

.logic_tile 9 6
000010100000100111000011100111111101101011100000000000
000001100001010000000000000111001110101001000000000000
111000000000000111000011100000011010000100000100000000
100000000000000000000000000000000000000000000000000100
110000000000000000000010000000001100000100000100000000
110000001000000000000000000000000000000000000001000000
000000000001000011100000010000001010010101010100000000
000010100001000111000011000001010000101010100000100000
000000000000000101100000000001111000010101010100000000
000000001101000000100000000000010000010101010000000000
000000000000000111100000000000000001011001100100000000
000001000010100000100000001001001010100110010000000000
000001001010000111100011100000011010000100000100000000
000010000000000000000100000000010000000000000000100000
010000000000001011100000000000000000000000000100000000
100000000000001001100000001001000000000010000000100111

.ramt_tile 10 6
000000010000000000000000000000000001000000
000000000000000000000000000101001010000000
101000010000000111100111101101100001000000
100000000110100000000111110101101000000000
110000000000000011000000000000000000000000
010000000000001001100000000111000000000000
000000000001111111100111101000000000000000
000000000100011111100000001001000000000000
000001000001000000000000001000000000000000
000010000000000000000010011011000000000000
000010000000001111100000001001100000000000
000000001000001011100011110011100000000000
000000000000100111100000001000000000000000
000000001100010000100000001111000000000000
110000000000010000000111100000000000000000
010001001010000000000000000101000000000000

.logic_tile 11 6
000000000000001000000000001000000000000000000100000000
000000001100000111000000000111000000000010000000000000
111000100000000101000000000000011110000100000100000000
100000000000000000100000000000010000000000000000000000
000000000000001001100000000000000000000000100100000000
000000001010000001000000000000001000000000000000000001
000000000000000000000000010000000000000000000100000000
000000000001010000000011110011000000000010000000000001
000000000001010111100000001101111000011111100000100000
000000000001110000100000001011101110101011110000000000
000000000000000000000111110000000000000000100100000001
000000000010100000000011010000001010000000000001000000
000000000000100101000000000000000000000000000110000000
000000000000010000000000000101000000000010000000000010
000001000000010111100111101000000000000000000100000000
000000000000100000000100001011000000000010000010000000

.logic_tile 12 6
000000000000001000000111110000000000000000000000000000
000000000000001011000011000000000000000000000000000000
101000000000000000000011100101000000101001010100000000
100000000000000000000000000101000000000000000010100000
010000000000001111000000000001100000100000010110000000
010000000000001011000000000000101000100000010000000000
000000000000100000000000000000000000000000000000000000
000000001010010000000000000000000000000000000000000000
000000000000000000000000000001000000100000010100000000
000000000000000000000000000000101000100000010001000000
000000000000001000000000000001000000100000010110000000
000000000000000001000000000000001111100000010001000000
000000000000000000000000011000000000100000010100000000
000000000001010000000010000011001000010000100000100000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000001000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
100000000000000101000000001000000000000000000100000000
000000000000000000100000001111000000000010000000000000
001000000000000001100000001101101010110101010000000001
100000000000000000100000001101001000110100000000000000
010100000000000001100010100000000000000000000000000000
110000000000000111100110110000000000000000000000000000
000000000000010001100000011101101010110101010000000000
000000000110100000100010001011001011110100000000100000
000000000000000000000000000011111000111110100010100111
000000000000000000000000000101000000010110100000000010
000000000000000111000110000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111000011100000000000000100000000
100000000000000000000100000000000000000001000000000000

.logic_tile 2 7
100000000000100000000000000011100000000000000100000001
000000000000000000000010000000000000000001000000000000
001000000000001101000110000000000000000000100100000000
100000000000001011000000000000001101000000000000000000
010001000001000101000011001000011110101000110000000000
110000000000100000000110000001001100010100110000000000
000000000000000000000000000000001000000100000100000001
000000000110000000000000000000010000000000000000000000
000001000000001000000010000001111001100001010010000000
000000100000001101000010010101101101111010100000000000
000000000000000101000000000011000000000000000110000000
000000001110000000000010110000100000000001000000000000
000000000001010000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
010000000000000000000000000000000001000000100100000000
100000000000001111000010000000001111000000000000000000

.ramb_tile 3 7
000001000000010111100000001000000000000000
000000100000000000000011100011001110000000
101000000000000011100111001011000001000000
100000001100001111100100000001101011000000
110000000001110000000000001000000000000000
110000000100000000000000001111000000000000
000010001110100000000111111000000000000000
000001000000010000000011101001000000000000
000010100000100011100000011000000000000000
000001000001000000000010101011000000000000
000000000000000000000000000001000000000000
000000000000000111010011100011100000000000
000000100000000011100010001000000000000000
000010000000000000100100001101000000000000
010100000001010000000111000000000000000000
010100000000000000000000000001000000000000

.logic_tile 4 7
000010000000000011000011111101101010111101010000000000
000000001010001111000111110001010000101000000000000100
101000000000000111100000001101111000101001010000000000
100000000000001111100011110011000000010101010000000000
010000000100100001000000001001100000100000010000000000
010000000100010111000010010001001000111001110000000000
000000001101011111100111001001111010111101010000000000
000000000000101101000011001101010000010100000000000100
000000000000011011100000000001000001000110000100000100
000000000001011101000000000011001110011111100001000000
000000000000000101010000000001101010110100010001000000
000000000000000000000000000000001010110100010000000000
000000000000000000000000001111100001100000010000000000
000000000000100000000000000001101001111001110010000000
000000000000000011100000000000011000110001010000000000
000000000000000000100011110011001001110010100010000000

.logic_tile 5 7
000000000011001111000111000000000000000000000000000000
000000000000000111100100000000000000000000000000000000
111000000000000000000111001011011011110110100010000001
100000000000001111000100001111101001010110100011000000
110010100000100000000000000001000000000000000110000000
110000000001010101000000000000000000000001000000000101
000010100000000011100010101111111011011010010000100000
000000000000000101100000000101011101000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000011110000000000000000000000000000
000000000000000000000110100001000000000000000000000000
000000000000000000000000000101000000111111110000000000
000000000000000000000111000000001001110000000000000000
000000000000000000000000000000011111110000000000000000
010000000000000001100010010101101101100000000000000000
010000000000000000000010000000011001100000000000000000

.logic_tile 6 7
000000000000001000000000001000000001011001100000000000
000000000000000001000000000001001100100110010000000000
101000001000001000000000010000000000000000000000000000
100000000000001001000011110000000000000000000000000000
000000001100000001100110000011011011110000000000000000
000000000000000000100000000001001011000000000000000000
000000000000001000000111000111000000000000000100000000
000000000000000001000100000000100000000001000000000000
000000001100000101100010100011011110101010010000000000
000000000000000000000000001101101010101001100000000000
000000000000000000000000010011111000010101010000000000
000000000000000101000010100000100000010101010000000000
000000000000000000000110100000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000001000000000010000000001000000100100000000
000000000000000101000010000000001111000000000000000000

.logic_tile 7 7
000000001100000000000000000000001110000100000100000000
000000001010000000000000000000010000000000000001000000
101000000000100000000010110000000001000000100100000000
100000000001010000000010000000001101000000000000000000
000000000000000000000000001101011000110011000000000000
000000000100000000000010101001111110000000000000000000
000000001110000001100000000000011110000100000100000000
000000000000000000000000000000000000000000000000000000
000010100000100000000000000011100000000000000100000000
000000100000010000000000000000000000000001000000000000
000001001100000101000110000011100000000000000100000000
000010100000000000000011110000100000000001000000000000
000000001000010101000000000000000001000000100100000000
000000000000000000000010100000001010000000000000000000
000000000000001101100000000000000001000000100100000000
000000000000000101000000000000001110000000000000000000

.logic_tile 8 7
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
101001000000000011100000001000000000100000010100000000
100010100000000000100011110001001111010000100000100100
010000000000000000000111100000011001110000000101000000
110000000000000000000100000000001001110000000010000000
000001000000001001100000001000000001100000010110000000
000010000000001001100011100001001011010000100000000010
000000001000000000000000000000011010000100000000000000
000000000110000000000000000000000000000000000000000000
000000000000010000000000000000011010000100000000000000
000000100000100000000000000000000000000000000000000000
000000001101010001000000010000011001110000000100000000
000000000000100000000011000000001111110000000001000000
110000000000100000000111000000001111110000000100100000
000001000001000000000000000000001000110000000000100000

.logic_tile 9 7
000000001011010111000011100000000000000000000100000000
000000000001000101100111100101000000000010000000000000
111010000000001000000111010011011010000111110000000000
100001000110000111000111011101101010101111110000000000
010000000000001001000000010001111010101001110000000000
010000000001001111000011100001101100000000100001000000
000000101100001111000111100001100000010110100000000000
000001000000001111100100000000100000010110100000000110
000001000000000001100110011001001111000000100000000000
000010100000001111000111110001011011010100100000000000
000000000000001000000000000011101110101000100000100000
000010000000000001000000001001011100010100100000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000111110000000000000000000000000000
010000000000100000000000000000000000000000100100000000
100000000000000000000000000000001101000000000000000000

.ramb_tile 10 7
000000000000001011100111000000000001000000
000000000000000011100100000001001010000000
111010000000001011100000011111000000000000
100000000110000011000011010001101011100000
010000000000100001000111111000000000000000
110000000000000000000111011101000000000000
000010000000000111000011100000000000000000
000000001000000000000000000001000000000000
000000001000000000000000001000000000000000
000000000000000000000000001001000000000000
000010000001001000000110000001100000000000
000000000110100111010100001001000000100000
000000000000000000000010000000000000000000
000000000000000000000000000101000000000000
110010000001000000000000001000000000000000
010000000110100000000000001011000000000000

.logic_tile 11 7
000000000000001000000110011001001100010111110000000000
000000000000001111000011111101111001100111110010000000
101000000000000000000000001000011000000001010100000000
100000100100001011000011101111000000000010100001000000
110001000001011000000000001000000000010000100100000000
010000000000100011000000000001001111100000010001000000
000000000000000000000110010001100001010000100100000000
000000000000000000000011000000001011010000100000000000
000000000000010101000111000000000001001001000100000000
000000000000100000100011110001001000000110000001000000
000000000000000000000000000000011000000001010100000000
000000000000000000000000000101000000000010100000000000
000000000000010000000011101011000000000000000100000000
000000001100000000000000000001000000101001010000000000
010000000000000000000000010001111000010100000100000000
100000000000000000000011000000010000010100000000000000

.logic_tile 12 7
000000000000000000000111001000011000000001010100000000
000000000000000000000010111001010000000010100000000000
101000000000000000000011010000000001001001000100000000
100010000000000000000111101001001001000110000000000000
010000000000000000000011110001101110010100000100000000
110010101100000000000110000000110000010100000000000000
000000000000000000000111001111001000101111010000000000
000000000000000000000100001111111011000010100001000000
000000000000001000000111000001100000000000000000000000
000000000000000001000011110000100000000001000000000000
000000000000100001100000000000001101001100000100000000
000010000000000000000000000000011001001100000000000000
000000000000000000000111010011011100001001000000000000
000000001010000000000111101111101100101011110000000000
010001000001000000000000010000011011001100000100000000
100000000000100000000010000000011001001100000000000000

.io_tile 13 7
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000011000000100
000000001000000100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
100000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000011100000100000100000000
100000000000000101000000000000000000000000000000000000
110000000001000111000000000000011100000100000100000000
110000000000100000000000000000010000000000000000000000
000000000000000000000000000001100000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000111010000011100000011110000000000
000001000000001111010110100000010000000011110000000000
000000000000001000000110000000001110000100000100000000
000000000000000011000011110000010000000000000000000000
010000000000000000000000000011101010010110100010000000
100000000000000000000000000111100000101000000000000000

.logic_tile 2 8
000000000000001000000000000000000000000000000000000000
000000001000000011000000000000000000000000000000000000
101000000000010000000111100000000000000000000000000000
100000000000100000000000000000000000000000000000000000
110000000000000000000011100000000000000000000000000000
110000000010000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000101000110011001001010101000000000000001
000001000000000000100010001001010000111101010000000000
000000000000000000000111100011111101001111010100000100
000000000000000000000100000000011101001111010100000111
010000000000000000000000001000011101010000000100000100
100000000110000000000000001011011100100000000100000100

.ramt_tile 3 8
000000110001010000000000001000000000000000
000001000000000000000010000001001100000000
111000010000100000000000000101000001000000
100000000001001001000000000011001110000000
010000000000000001100000011000000000000000
010000000000000000100011111111000000000000
000000001111011111000000001000000000000000
000000000000101111000000000011000000000000
000000000000010101000000011000000000000000
000000000000000101000010011011000000000000
000000000000001101000000011011000000000000
000000000000000011000011000101100000000000
000000000000000000000000001000000000000000
000000000000000000000000000011000000000000
010000000000000000000010100000000000000000
110000000000000101000000001101000000000000

.logic_tile 4 8
100000000000000101100000000000000000000000000100000000
000000000000000000000000000111000000000010000000000010
001010000000000000000000011000000000000000000100000000
100000000000000000000011010111000000000010000000000010
010000000000000000000010000000000001000000100100000000
110000000000000000000100000000001111000000000010000000
000000100000000000000000000001111100101100010010000000
000001000000000000000011100000101100101100010000000000
000100000000000111000011100000011010000100000100000000
000000000000000000000000000000010000000000000000100000
000000000000001000000000000000000000000000100100000000
000000000000000111000000000000001101000000000000000010
000001000000000001100000001000000000000000000100000000
000010100000000000100000000111000000000010000010000000
010000000000000001100111000000000000000000000100000000
100000000000000111100000000001000000000010000010000000

.logic_tile 5 8
000000000000100000000000000101111110101000000100000000
000000000001000000000000000000010000101000000000100001
101001000000100111100000000000000000000000000000000000
100010000001010000100000000000000000000000000000000000
110000000000000000000000000011111010101000000100000000
010000000110000000000000000000000000101000000011000000
000000000000000000000000001000000001100000010110000000
000000000000000001000000000101001000010000100001000000
000000000010100001000000010000000000000000000000000000
000000000001000000000010100000000000000000000000000000
000000000000000001100000000000000001100000010100000000
000000000000000000000000000011001010010000100000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000001111110000000100000000
000000000000000000000010000000001010110000000001000000

.logic_tile 6 8
000000001110000001100010100011001001000110010000000000
000000000000000000000000001011111010011000100000000000
111010000000010000000000010000000001000000100100000000
100001000001100000000011010000001111000000000000000000
000010001110100000010000010000000001001001000011000010
000000000001010000000011010111001111000110000000100011
000000000000000101000110001001100000110110110000000000
000000000000000000000000001011101011111111110000000001
000001001110000000000110100000000001000000100100000000
000000100000000000000010000000001011000000000000000011
000001001110000000000110000000000000000000000110000000
000010000000000000010100000001000000000010000010000000
000000000000100001000000010000000000000000000000000000
000000000001010000000010100000000000000000000000000000
000001000000000000000011110000000000000000100100000000
000010100000000000000010100000001111000000000000000000

.logic_tile 7 8
000001000000001001100111001001001110100000000000000001
000000100000000101000100000111011000000000000000000000
101000000000001000000000010001111101000011000000000000
100000001010000001000011111011101010110000000000000000
010010000000000000000011100101100000000000000100000000
110001000000000000000110000000100000000001000000000000
000000000000000000000000010000000000000000000100000000
000000000000001001000011011001000000000010000010100001
000000001110000000000110110111100000000000000100000001
000000001110000000000011010000000000000001000010100100
000000000000001001000000000011011000000011110000000000
000000000000000101000000001101100000111100000000000000
000000000010000000000011010011100000000000000100000000
000000000000000000000110010000000000000001000000000000
010000000001010001100000000111000000000000000000000000
100000000000100001000000000000100000000001000000000000

.logic_tile 8 8
000001000000000001100000000000001010000100000100000000
000010000000000000000000000000000000000000000000000000
101000000000000000000110000000011100000100000100000000
100000000000000000000100000000010000000000000000000000
000000000000001000000000000001100000000000000100000000
000000001100001001000000000000100000000001000000000000
000000000000000000000110100000000000000000000100100000
000000000010000000000010000111000000000010000000000000
000000001111010111000000000001000000000000000000000000
000000000000100000000010000111000000111111110000000000
000000000000000000000000010000000001000000100100000000
000000000000010000000010000000001011000000000000000000
000000000000001111000000000000000000000000000100000000
000000001010000001100000001011000000000010000000000000
000000000000000000000000000101100000111111110000000000
000000000000000000000000000011100000010110100010000100

.logic_tile 9 8
000000000000011000000000000000000001000000001000000000
000000001110101111000011110000001001000000000000001000
001000000000001111100000010000000001000000001000000000
001000001100001111000010000000001110000000000000000000
000000000000000000000000010111001000001100110100000000
000000001100001111000011100000100000110011000000000000
000000000000001001100000011101101001111000100000000000
000000000000000111000011100001011101010100000001000000
000000000000000000000000000111100001001100110100000000
000000000001000000000000000000001001110011000000000000
000000000000000000000110001111011101000000010000000000
000000000000100000000010000101011011000010110000000000
000000000000000111100000010000000001001111000100000000
000000000000000000100010000000001001001111000000000000
010000000000011000000000000111011100011111110000000000
010000000000000001000000000101011011001011110000000000

.ramt_tile 10 8
000000011010000111010000010000000000000000
000000000001010000100011100101001001000000
101000110000101111100111001111000001000000
100010101000001011100100001001001000000000
110000000000000111100111100000000000000000
010010001110000000000000001101000000000000
000000100000000000000010000000000000000000
000001000010100000000100000001000000000000
000000000010000000000111101000000000000000
000000100000000000000110000111000000000000
000010000001000000000011101111100000000000
000000000000100000000100001011100000010000
000000000110000001000000001000000000000000
000010100001000000000000001101000000000000
010010100000000111100010000000000000000000
010000000000100000100000001011000000000000

.logic_tile 11 8
000010100000001000000000010101100000000000000100000000
000001000000000111000011110001000000010110100000000000
101000000000000000000110010111000001001001000100000000
100001000000000000000011100000101010001001000001000000
010000000000000000000111100000011010000000110100000000
110000000000000000000100000000001001000000110001000000
000000000000101000000110000000000001001001000100000000
000000000000001001000110101011001010000110000001000000
000000000000001000000011110101100000000000000110000000
000000000110010001000011001011000000010110100000000000
000000000000000000000000011101111101100111010010000000
000001001000100000000010001001111111010010100000000000
000000000000000000000111000101100001010000100100000000
000000001100000000000000000000001001010000100000000000
010000000000000000000010001111101101000001010000000000
100000000000000000000010001111101011101111010000000000

.logic_tile 12 8
000000000000010000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
101010100000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000001000011010000001010100000000
010000001000000000000000001111000000000010100000000000
000000000000100000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
010001000000000000000111000000000000000000000000000000
100000000000000000000100000000000000000000000000000000

.io_tile 13 8
000000000000000000
000100000000000000
000000111000000000
000000001000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
010000000000000000
101100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000001000000
000000000000000000
000000000001000000
000000000000000100
000000000000001100
000100000000000000
000000000000001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000010000000000000000000000000000
100000000000000000000010010000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001000000110000000011100000100000100000001
000000000000000011000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000001000000000000000011100000001010000000000
000000000000000111000000001111000000000010100000100000
000000000000000000000000011101101111011100000100000000
000010000000000000000011111101011001111100000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000111000000001000000000000000000100000000
000000000000000000100010010101000000000010000011000000
101010000000000000000000010000011000000100000100000010
100001000000001111000011100000010000000000000000000000
000000000000000000000111000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000001100000000001001010111101010000000000
000000000000000000000000000001110000010100000001000000
000001000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000111100000000000000100000010
000000000100000000000000000000000000000001000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000

.ramb_tile 3 9
000000000000000000000000001000000000000000
000010001010001111000000000001001010000000
101000000000000000000010001111000001000000
100000001110000111000111101101001001001000
110000000000010111100111110000000000000000
110001000000000000000111100001000000000000
000000000000000111000000010000000000000000
000000000000000000100011101011000000000000
000000100000000000000011101000000000000000
000000000100000001000000001001000000000000
000000000001000000000000000011000000000000
000000000000000000000000001101000000000100
000011000101010011100010000000000000000000
000000000000000000000000001101000000000000
010100000000001000000000001000000000000000
110100000000000011000000000111000000000000

.logic_tile 4 9
000000000000000000000000000011000000000000000100100110
000000000000000000000000000000000000000001000010000100
111010000001011000000000000000001110000100000100100100
100001000000100001000000000000010000000000000000000001
110000000000000000000000001011001111001000010000000000
010001000000000000000000000101011100010010000000000000
000000000001000011100000000000000000011001100100000000
000000000000100000000000001111001100100110010001000000
000000000000000101100000010000000001001111000100000000
000000000000000000000011000000001000001111000010000100
000010100000000101100000001000000000000000000111000010
000001000000101001000000000011000000000010000000000001
000000000001010000000110110000001110001100110110000000
000000000000000000000010100000011111001100110000000000
010000000000001000000000000000000001000000100100000110
100000000000000101000000000000001110000000000010000011

.logic_tile 5 9
000000000000000101100000000101100000000000001000000000
000000000100000000000000000000000000000000000000001000
000000000000001101100110100000011000001100111000000000
000000000000000101000000000000001010110011000000000000
000000000000001000000010100000001000001100111000000000
000001000001010101000100000000001011110011000000000000
000000000000001000000010100000001000001100111000000000
000000000000000101000100000000001000110011000000000100
000000000100000000000000000001101000001100111000000100
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000010010000001000110011000000000000
000000000001000000000000000000001001001100111000000000
000000000000100000000000000000001011110011000000000000
000010000000000000000000000011101000001100111000000000
000000000100000000000000000000100000110011000000000001

.logic_tile 6 9
000000000000000000000110010000000000000000001000000000
000000000000000000000011010000001011000000000000001000
111010000110000111100111100111001011001100111000000000
100001000000101111100010110000011001110011000010000000
010001000000000000000111101011001000110011000010000000
010010100000000000000000000001000000001100110000000000
000000000001000111100111000000001110000100000100000000
000000000000100001000100000000010000000000000000000000
000000000000100101100111000000000000000000000000000000
000000001001010000000100000000000000000000000000000000
000000000000000000000000001111100000101001010000000000
000000001100000000000000000101101101111001110000100000
000000000000000101100111000001101000000010100000000001
000000000000000000000000000000010000000010100010000000
010000000000000000000010001101111000001000000000000000
110000000000000000000100000101111101000110000010000000

.logic_tile 7 9
000000100000000000000010100000000001000000001000000000
000000000000000000000100000000001010000000000000001000
111000001100000000000010110111000000000010101010100100
100000000000001101000110100000101100000001010011100101
010100000000000000000010010101001000001100110100000000
110000000100001101000010000111100000110011001000000000
000000000000110001100000000111011010001100110100000000
000000000000110000000000000000101100110011001000000000
000000100000110001100000001001101011000000000000000000
000001001011010000000000000001111010000001000000000000
000000000010000000000000000101100000010110100100000000
000000001110000000000000000000000000010110100000000000
000000000000000001100110001000011001011111000001000000
000000000110000000000000000001011001101111000001000000
110000000000000101100000000101101110000010110000000000
110000000110000000000000000101011001000000010000000000

.logic_tile 8 9
000000000000000000000000010000011000101000000110000000
000000000000000000000011010111000000010100000010000000
101000000000000011100000001001100000101001010100100000
100000000000000000000011110001100000000000000001000000
110010100000000000000000000001100000100000010100000000
110001000000000000000000000000001001100000010000100000
000001000000010000000000000000000000000000000000000000
000010000000000000000011100000000000000000000000000000
000001000000000000000000010001111010101000000110000000
000000001010000000000010000000010000101000000000000100
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001110001111000000000000
000000000000001111000011100001101110101000000100000001
000000000000001111000100000000000000101000000010000000
110000000000011000000000000000001101110000000100000000
000000000000000111000000000000011000110000000000100100

.logic_tile 9 9
000000001000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001001000000000111100000000000000000000000000000000000
101010100001010101100000000000000000000000000000000000
110100000000000111100011101101111000111100010000000000
010100001111010000100100000001101001111110000000000000
000000000000001111100000000000000001000000100100000000
000000000000000001100010100000001010000000000000000000
000000001110000000000000010101100001100000010000000000
000000000000000000000010001001101000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000001010000100000000000000000000000000000000000
000000000110000000000000000011100000010110100000000000
000000000000000000000000000000000000010110100000000110
010000000001000000000000000101000000010110100000000000
110000000000100000000000000000100000010110100001000000

.ramb_tile 10 9
000000000001011000000110110000000001000000
000000001110101011000111110011001010000000
111000100001000000000000000001100001000010
100000000010100111000011101001001010000000
010000000000000000000111011000000000000000
110010100000000111000111011101000000000000
000000101010001001000111000000000000000000
000001000000001011000000000011000000000000
000000000000001011100000001000000000000000
000000000000000011100000001001000000000000
000010100000000000000000000001000000100000
000000001010000000000000000101000000000000
000000001010000000000000000000000000000000
000000000000000000000000001001000000000000
110000000000000111100000000000000000000000
110000000000000000100000001101000000000000

.logic_tile 11 9
000000000000000000000000010000000000000000000000000000
000000000000000011000011110000000000000000000000000000
111000000000010000000000000000001010111001000100000100
100000000110000000000000000111001100110110000000000000
011000000000000111000000000111100000000000000000000000
010000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100001011111000110100000000000010110100000000000
000001000000100101100000000001000000101001010010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000001100100000000000000000
000000000000000001000000000111011100010000000000100100
000000000000000000000000010000001110000011110010000000
000000000000000000000010100000000000000011110000000000

.logic_tile 12 9
000000000000000000000000010111011011000000100100000000
000000000000000000000010100111011010010000100101000000
101000000000000011100000001011001111000000000100000000
100000000000000000000000000001101011010110000100000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000100000011100000010101101111000000010100000000
000000000000000000000010101011001011101001010101000000
000000000000000000000110010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000100000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001101100000000011111011000110110000000000
000000000000001111100000000111111010101001110000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000001110000100110
000000000000110100
001100000000000000
000000000000100000
000000000000000000
000100000000000000
000001110000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000100000000000000
000000000000000000
000001110000000000
000000000000110010
000000000000010000
001100011001100000
000000001000000000
000000011011000000
000100001011000000
000000000000010100
000000000000111000
000000111000000000
000000000000000000
000010000001100010
000010010001100100

.logic_tile 1 10
000000000000000000000000000101111011010110100000100100
000000000000100111000000000011011110010100100000000000
101000000000001000000000000000000001001111000000000000
100000000000001111000010010000001111001111000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000111101111000001011111100100000000
000000000001000000000010000001101001000110000000000000
000000000000000101000000010001000000010110100000000000
000000000000000000100010000000000000010110100000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
010000000010000000000011100011011110101001010000000000
110000000000000000000100000011100000010101010000000010
000000000000000111000000001011100001111001110000000000
000000000000000000000000000111101111100000010000000001
000000000000000000000110001000000000100000010100000101
000000000000001101000100000101001111010000100010000000
000000000000000000000000000101101110000001010100000001
000000000000000000000010110000010000000001010010000001
000000000000000000000010000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000000010101101110010100000100000101
010000000000000001000010010000010000010100000000000000

.ramt_tile 3 10
000000010000001001100000000000000000000000
000000000000001001100011110111001000000000
111010110000010001100000010101000001000010
100001100110101111100011110001101010000000
110000000000001111100010001000000000000000
110000001110001111000000001101000000000000
000000000001011000000110001000000000000000
000000001010101001000100000001000000000000
000000000000000000000000001000000000000000
000001000010000000000000001001000000000000
000000001001010000000000000101000000000000
000000000000100000000000000101000000010000
000001100001011111100111100000000000000000
000011100000001011000000001001000000000000
010000001010100000000000000000000000000000
010000000000010000000000000111000000000000

.logic_tile 4 10
000000000010000001100011111011001000000000000100000001
000000000000001001100110011001010000010100000010000000
111000000001110011100000000111111001100000000000000100
100000000000111101100011101101101100000000000000000000
110000000000000000000110000000000000011001100000000000
010000000010000000000110100001001001100110010000000000
000000000001111001100000000000011110000100000100000001
000000000000101001100011000000000000000000000010000000
000000100000010111000000010001011000101010100000000000
000000000110000000100011110000000000101010100000000001
000000000000001001100000000011101011001010000000000000
000000000010001011000000001111011010010000010000000000
000000000001010000000000010000011011001100110000000100
000000000000000000000010000000001010001100110000000000
010001000000000101000010100111100001010110100101000000
100000000000000000000000001001001011010000100000000010

.logic_tile 5 10
000000001100001000000000000000001001001100111000000000
000000000000000001000010100000001110110011000000010001
111000000000000000000000000000001000001100110000000000
100000000000000000000000000111000000110011000000000001
010000000000000000000010101101111100111100000000000000
110000000000000000000100001101110000000000000000000000
000010000001000000000010100001000000000000000110100000
000001000000100000000010100000100000000001000010000100
000000000000000000000000000000011011001100110000000000
000000000000000000000000000000011011001100110000000001
000000001000000000000111000001000000000000000110000010
000000000000000000000100000000000000000001000000000010
000000000000001000000000000000000001011001100000000000
000010000000000011000000000001001011100110010000000001
010001000000000001100000001000000000000000000110000100
100010000100000000000000001101000000000010000001000000

.logic_tile 6 10
000000000000000000000110001000011100010101010000000000
000000000000100000000111001011000000101010100001000000
101010001110011101000000000111101110001111110010000000
100000000010101001100000000011001101000111110001000000
000000000000000000000011100000011010000100000100000000
000000000000001101000011110000000000000000000000000000
000001000000111000000010101011001000110000010000000000
000000100001011111000110101111011011010000010000000000
000000000000000101000110000101101001010110110000000000
000000000110001111100000000000111000010110110000000000
000000000001010001100000011101011010000000000000100000
000000000000100000100010010001110000101000000000000000
000100000000000001000000010101011110010110100000000000
000100000000000000100010001101010000010100000000000000
000010000000000101000000000000000000000000100100000000
000000001000000000100011110000001111000000000011000000

.logic_tile 7 10
000001001110000101000000000001011110101100010000000000
000000100000001101100010100000011001101100010000000000
111000000000000101000010100000011110000100000100000000
100010000000000000000110110000000000000000000000000000
000000000000000001100010100001101010101000000000000000
000000000000000000000010111001011000100000010000000000
000000000110000101000010110101101001010111000000000000
000000000000001101100010000000011001010111000000000000
000001000000100000000000000011100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000100100000000110001101011010000011110000000000
000000000001000000000000001101111111000010110010000000
000000000001000000000000011101111000000001010000000000
000000000000100000000010001001001001000010010000000000
000000000000000001000000000101000000000000000100000000
000000000000000000000010110000000000000001000000000000

.logic_tile 8 10
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
111000000000000000000110000000000001000000100100000001
100000001110000000000000000000001001000000000000000000
000000000000100000000110000000000000000000000100000000
000000000000000000000100000011000000000010000000000000
000000000000000000000111000000001100010100000000000000
000010000000000000000100001111000000101000000000000000
000000000000001000000000000000000000000000000000000000
000010100000000001000000000000000000000000000000000000
000000000000000000000000000000001110000100000110000000
000000000000000000000000000000010000000000000010100001
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 9 10
000000001110001001100000000101000000000000000100000000
000000000000000001000000000000100000000001000000000000
001000000001010011100000010000000000000000000100000000
101000000110000000100010000101000000000010000000000000
010000000000100111100111010111100000000000000100000000
110000000001001111100010000000000000000001000000000000
000010100000000000000000000001100000000000000100000000
000000000000000101000000000000100000000001000000000000
000001000000100000000110000001000000000000000100000000
000000100001000000000000000000000000000001000000000000
000000100000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000
000000000001001000000000001000000001001001000000000000
000000000000100001000000000101001000000110000000000100

.ramt_tile 10 10
000001010000000000000111100000000001000000
000000100000000000000100000111001010000000
101010110000010000000000010101000000000010
100000001010000000000011011001001010000000
110000000000001011000000001000000000000000
010000000000001111000000000011000000000000
000000000000001111100010001000000000000000
000000000000000111100010010101000000000000
000000000000000000000010000000000000000000
000000000000001001000010010011000000000000
000000000001001000000000000001100000001000
000000000000100011000000001011100000000000
000000000000000011100000001000000000000000
000000000000000000000000001101000000000000
110000100000010011100000001000000000000000
110001001010000000100000001101000000000000

.logic_tile 11 10
000000000001001000000000000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000001000000000000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
110000001110000000000000000000000000000000000000000000
000000000001000111100000001001000000100000010000000000
000000000110000000000011111011001101001001000000000000
000000000000000000000111100000000000000000000000000000
000000100001000000000100000000000000000000000000000000
000000000001010000000111100111100000000000000100000000
000000000100000000000100000000000000000001000001000100
000000000000000000000110000011111010100000000000000010
000000000000000000000000000000111000100000000000000000
010000000000000001000000000000000000000000000000000000
110000001010000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000001000
000100000000000000
010010000000001000
000000110000000000
000000000000000000
000000000000000000
011100000000000000
000000000000000000
001000000000100000
000100000000100100
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000001000000000000000000110000000
000000000000100000000000000001000000000010000000000000
101000000000001000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
010000001100000000000011110000000000000000000000000000
110000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010000011001100101011110001000000
000000000000000000000000000000010000101011110000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000001000011100011101010011100000100000000
000000000000000000000100001111111110111100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000001000111100111001101101000000000000110000000
000000000000101111100110110001111100010000000100000000
101000000000001111100011101101100000111001110000000000
100000000000000011000011110101001111100000010000000001
010010100000001111000110100011011101010110100000000000
110010000000000111000100000101011011101000010010000010
000000000000001111100111011001011100000000000010000000
000000000000000111100111100011110000010101010000000000
000000000100000111000000000001011010110001010000000000
000000000000100001100011010000001000110001010000000000
000000000000000001100011100111101100010101010000000000
000000000000000000000110110000110000010101010000000000
000000000000000000000000010001111011110001010000000000
000000000000000000000010110000101001110001010000000010
010000000000000000000010101000000000000110000001000100
100000000000000000000100000001001010001001000000000000

.ramb_tile 3 11
010000000000000000000011101000000000000000
001000000000000000000000001001001110000000
101000000000000000000000010101000000000000
100000000000000000000011100101101011001000
110000000100101000000111011000000000000000
111000000101010111000011111111000000000000
000000000000000001000000000000000000000000
001010100000001111000000001001000000000000
000000100000000000000010111000000000000000
001000000000010000000111101011000000000000
000000000000000000000000010011100000000000
001000000000000001000011011011000000010000
000000000000000011100010000000000000000000
001001000100000000100000001011000000000000
010000000000000000000111001000000000000000
111000000000000000000000000101000000000000

.logic_tile 4 11
000000001000001111000110000001011000010101010000000000
000000000000001111100100000000100000010101010000000000
111010000000101101000010100101111010101011110000100000
100000000110011001100110100000010000101011110000100100
010000000000000101100111100000000000000000000110100001
110000000001001111100100000101000000000010000001000101
000000000001010011110111100111101101001010000000000000
000000000110100101100010111011101011010000010000000010
000000000000001000000010011101111001100110000000000000
000000000110000001000010000001011101100100010000000000
000000000001010000000000001001101110101000000000000000
000000000000000000000011001111110000000010100000100000
000000100001000000000011100101000000111001110000000000
000001000000000000000000001011001000100000010000100000
000000000000001000000010011000000000001001000000000001
000000000000000011000010100111001000000110000000000010

.logic_tile 5 11
000000000000100101000000000001011100111110010000000000
000000000001000101000000000111011000000000000000000000
111001000000000000000000000111100000000000000000000000
100010000000000000000010101011101110001001000000000010
110000001101011101100000000000011110000100000100000000
010000000000101001000010100000000000000000000000000000
000001000000000000000010000101000000000000000000000000
000000000000100000000011110000000000000001000000000000
000000000001001000000110000001011100111100000000000000
000010000000000001000110010001010000000000000000000000
000000100000101000000111000111111110010110000000000000
000001000000010001000100001011011110010110100000000010
000000001100001101000000000101011011000000000000000000
000000000000001001100000000011111001010010000000000000
000000000000000001000110000011111010000010100000000000
000000000000000101100100000101010000010100000000000000

.logic_tile 6 11
000000000000000101100000000001100000101001010000000000
000000000000000000000000000101100000111111110001000000
111001000000000101100111100001100001100000010000000000
100000100000001001000000000001001000000000000000100100
110000000000000111100000010000000000000000000000000000
110000000000000000100010100000000000000000000000000000
000000000000000001000111101111111010000001000000000001
000000000000001001000100000101111110000000000000000100
000000000000001000000000000000000000000000000000000000
000001001010000001000000000000000000000000000000000000
000001000000000000000000000101011011000000010000000100
000000100001010000000000000000011001000000010000000001
000000000000001000000110100101000000000000000100000000
000000001110000001000000000000100000000001000000000000
010000000000000000000111000101101100111110100010000000
110000000000000000000100000000100000111110100010000000

.logic_tile 7 11
000000000000000101000000000101000000000000000100000000
000000000000000000100010110000000000000001000000000000
111000001000100101000010101000000000000000000100000000
100000000001011101100110111001000000000010000000000000
110000000000000000000000001000000000000000000100000000
110000000000001101000000001001000000000010000000000000
000000000001000011100000001000000000000000000000000000
000000001100100000000000000111000000000010000000000000
000000000000010000000000001000000000000000000100000000
000000000110000000000000000001000000000010000000000000
000001000110000000000000000000000000000000000100000000
000010100000000000000000000001000000000010000000000000
000000000001010000000110000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
010000000000001000000000000001000000000000000100000000
110000000000001001000000000000100000000001000000000000

.logic_tile 8 11
000000001010000000000000000000000000000000100100000001
000000000000000000000000000000001110000000000010000000
111001100000000000000000001000000000000000000110000000
100001000000000000000000000111000000000010000000000000
010000000000100000000010100000000001000000100110000000
110000001011010000000000000000001110000000000000000000
000010000001010000000000000000000001000000100100000001
000001000000100000000000000000001111000000000010000000
000000000000000000000110110000000000000000100110000000
000000000001000000000010100000001101000000000000000000
000000000000000000000110100000000000000000000100000000
000000001100000000000000000111000000000010000010000000
000000000000001101100000000011000000000000000100000000
000000000000000101000000000000100000000001000011000000
000010000000111101100000010000000001000000100110000000
000000000000000101000010100000001101000000000010000000

.logic_tile 9 11
000000000000000101000010100000011010000100000100000000
000000000000000101000010100000000000000000000000000000
001010000001010000000000000000001000000100000100000000
101001000000100101000000000000010000000000000000000000
010000000000000111100011100000011010000100000100000000
110000000000000000100000000000010000000000000000000000
000000000000100101000000000000000000000000000100000000
000000001110001011000010101001000000000010000000000000
000000001110000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000000100000000000000000000000000000000000000100000000
000001000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000101100000000000000100000000
000000001110000000000000000000000000000001000000000000

.ramb_tile 10 11
010000000000001011100011110000000000000000
001000100000000011100011110001001011000000
111010000000001000000111010000000000000000
100000001010000011000011010101001001000001
010000000001001001000111011000000000000000
011000000000101011000111010101000000000000
000010100001010111000000000000000000000000
001001001010000000000000000001000000000000
000000000000000000000000001000000000000000
001000000000000000000000001001000000000000
000010000000000000000000001001100000000000
001000000110000000000000001001000000010000
000000000000000000000000000000000000000000
001000000000000000000000000101000000000000
110000000000010111000000000000000000000000
111000001010100000100000001101000000000000

.logic_tile 11 11
000000000000000000000011100000011010000100000100000010
000000000000000000000100000000000000000000000001000000
111000100001000111000000001000000000000000000100000010
100100000100000000100000000001000000000010000001000001
110000000110000000000000010001000000000000000110000011
110000100001010000000011100000100000000001000000000000
000000000100000111100000000000000001000000100111000010
000000000000001111000000000000001101000000000001000001
000000000000000000000111101000000000000000000110000010
000000000000000000000100000101000000000010000000000000
000000000000000000000111100000000000000000000100000010
000000000000000000000100001011000000000010000001000001
000000000110010000000011000000000001000000100110000010
000000000000000000000000000000001110000000000000000000
000000000000000111100000000000000000000000000100000000
000100000000000000000000001101000000000010000001000001

.logic_tile 12 11
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000000
000100000100000000
000000000100000000
010000000100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000010000000000100
000001010000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000010000000000000111100000000000001000000000
001000000000000000000010000000000000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000001001001100111000000000
001000000000000000000000000000001110110011000000100000
000000000000000000000000000000001000001100111000000000
001000000000000000000000000000001101110011000000100000
000000000000000101000010100000001001001100111000000000
001000000000000000000000000000001111110011000010000000
000000000000000000000011100001001000001100111000000000
001000000000000000000000000000100000110011000010000000
000000000000000000000110100000001000001100111000000000
001000000000000000000000000000001111110011000000000000
000000000000000101000010100000001001001100111000000001
001000000000000101000000000000001101110011000000000000

.logic_tile 2 12
010000000000000000000000001101100000000000000000000001
001000001000000000000000001011000000111111110000000000
101000000000000011100000000111000000000000000100000000
100000000000000000100000000000000000000001000010000000
010001000000000000000011100011000001101111010000000000
111000000000000000000100000011001010000110000000000000
000000000000001101100000000000000001000000100100000101
001000000000000101000000000000001101000000000000000101
000000000000001111000010101000000000000000000100000000
001000000000000001000110110011000000000010000010000000
000000000000000000000111000011001111110011000000000000
001000000000000111000110111011101000000000000000000000
000000000000000101000000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000011100000000000000001000000000000000
000000000000000000000000001101001111000000
111000010000001000000000000101100001000000
100000000000001011000000000111001101001000
010000000000001000000010011000000000000000
110000000000000111000011101011000000000000
000000100000000011100010001000000000000000
000001001110000000000100001111000000000000
000010101100001000000000010000000000000000
000000000000100011000011000011000000000000
000000000000011000000010010011100000000000
000000000000101001000011111101000000000100
000001100000000000000010000000000000000000
000011100000000001000000001011000000000000
010000000000000000000000000000000000000000
010000000000000000000011110101000000000000

.logic_tile 4 12
010000000000000000000000000000001010000100000100000000
001000000000000000000000000000010000000000000000000010
111000000000000000000000000000011100000100000100000000
100000000000000000000000000000010000000000000000000000
000000000000000000000110010000000000000000000100000000
001000000000000000000010000011000000000010000000000000
000100100000010000000010000000000000000000000100000000
001001000000100000000000000111000000000010000000000000
000000001100001000000000000000000000000000000100000000
001000000000000111000011111011000000000010000000000000
000000000000001000000000000011100000000000000100000000
001000000110000001000010010000000000000001000000000010
000000000000000000000000000000000000000000100100000000
001000000000000001000000000000001011000000000000100000
000000000000100000000000000101100000000000000100000000
001000000000000000000000000000100000000001000000000010

.logic_tile 5 12
010000000000000111000111010011000000000000000110100000
001000000000000000000011110000100000000001000011000010
111010000000000000000110100011000000000000000100000100
100001000000000000000011100000100000000001000001000011
010000000000000001100000000000000000000000000100000000
011000000000000000000000000111000000000010000001000000
000000000000000011100000000000011110000100000100000000
001000000000000000000000000000000000000000000000000001
000000000000000001000010001000011000100101100000000000
001000000100000000000010001001011010011010010000000000
000001000000000000000000000000000000000000100100000100
001000000000100000000000000000001000000000000000000000
000000000000000001000000000001000001011001100100000000
001000000000000000000000000000101010011001100000000100
010000000000000001000000000000000000011001100100000000
101000001000000000000000001011001100100110010000000001

.logic_tile 6 12
010000000100001000000000001111011000111101010011000000
001000000000000011000000000011101101111100110000000000
001000000000010101100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
110000000000001111000000000000011011110000000000000000
111000000000000001100010000000011111110000000000000001
000000000000000101100000010000000000000000000000000000
001000000000000000100011010000000000000000000000000000
000000001100000011100000010101011100111011110100000000
001000000000000101000011110101001100110011110000000000
000000000000001101000000000101101100111001010000000000
001000000000000111000000001111011100111100110000000000
000000000000001001000110110000000000000000000000000000
001000000000000011000011010000000000000000000000000000
000000000000000000000110000111001100001000000000000000
001000000000000000000000001101011110000000000000000000

.logic_tile 7 12
010001001100000000000000010000000000000000000100000000
001010000000100000000011111101000000000010000000000000
111000000000000000000000001000000000000000000100000000
100000000000000000000000001111000000000010000000000000
010000000110110111000110100000000000000000000100000000
011000000000000000000100001111000000000010000000000000
000000000000000101100000000101011010000001010000000000
001000000000000000000000000000000000000001010010000000
000000001000001000000000010000000000000000000100000000
001000000000000101000010100111000000000010000000000000
000000000000000000000000000000001100000100000100000000
001000000110000000000000000000010000000000000000000000
000000001100000101100110100000000000000000000100000001
001000000000000000000000000011000000000010000000000000
000000000000001000000000011000000000000000000100000000
001000000000000101000010100111000000000010000000000000

.logic_tile 8 12
010000000000000111100011110000001111111100010100000000
001000000000001111100111110001001110111100100000000000
001000000000000000000000001111100000101001010100000000
101000000000000011000000001101000000000000000000000000
010000000000000001000110100111100000110110110100000000
111000000000001101000011110000101100110110110000000000
000000000000000111100000000111111111101000010100000000
001000000000000111000011111111101010110100010000000000
000000000000000000000000001000001010101000000100000000
001000001010001101000000000111000000010100000000000000
000000000000000000000000000101101000000000000000000000
001000000000000000000000001001011000000001000010000000
000000000000000000000000001101001110111101010100000000
001000000000001101000010000111100000111100000000000000
010000000001010001100110000101101000000100000000000000
011000000000100000000010111001011000000000000000000000

.logic_tile 9 12
010000000000100000000000000000000000000000000000000000
001000000001010000010000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001110000111000000000000000001100000010000000000
001000000000000000000000000101001101010000100000100000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001001000000000000000010000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000

.ramt_tile 10 12
000000010000001000000000000000000000000000
000000000000000011000000000101001000000000
101000010001010011100111111001100001000000
100000000000000000000011110101101001000001
110000000000000011100111000000000000000000
010000000000000001000100001101000000000000
000000100000011011100010001000000000000000
000001001010001011100010000001000000000000
000000000000000000000000000000000000000000
000000000000000001000010000011000000000000
000000000000011000000000000101100000000000
000000000110000111000000000101100000000100
000000000000000000000000001000000000000000
000000000000000000000000000011000000000000
010010000001010000000000001000000000000000
110000000000000000000000001101000000000000

.logic_tile 11 12
010000000000000000000000010000000000000000000000000000
001000000000000000000011100000000000000000000000000000
111000000000100000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000001000000100100000000
011000000001000000000000000000001111000000000000100000
000000000000000000000000000000000001000000100101000000
001000000000000000000000000000001111000000000001100000
000000000000000000000000011000000000000000000110000001
001000100000000000000011101011000000000010000001000001
000000000000010000000000001000000000000000000100000000
001000000000000000000010010111000000000010000000000000
000000001000010000000000000000000000000000100100000000
001000000010000000000000000000001101000000000000000000
000000100000000011100111000000011110000100000100000000
001001000010001111100111010000000000000000000000000000

.logic_tile 12 12
010000000110001000000000000000000000000000000000000000
001000000000000011000000000000000000000000000000000000
001001000000100000000000000000000000000000000000000000
001010100001000000000000000000000000000000000000000000
010000000000000111000111100000011110101000000101000000
111000000000000000100100000101010000010100000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000001000111100000000000000000000000000000000000
111000000000100000100010110000000000000000000000000000

.io_tile 13 12
000000000100000000
000000000100000000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000010000000000000
000010010000000001
000000000000000010
000000000000000000

.io_tile 0 13
000000000100000000
000100000100000000
010010000100000000
000001110100000000
000000000100000000
010000000100000000
011100000100001000
000000000100001000
001000000000100000
000100000000100100
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010010100000000000000011100000001000001100110000000001
001000000000000000000110110000001100110011000000010000
101000000000000000000011100101001000010101010000000000
100000000000001101000100000000110000010101010000000000
000000000000000000000010101000000001011001100000000000
001000000000000000000100000001001010100110010000000000
000000000000000101000110000000011010000100000100000000
001000000000000000100000000000010000000000000010000000
000000000000000000000000000000001000000100000100000000
001000000010000101000000000000010000000000000000000000
000000000000000000000000000001101010010101010000000000
001000000000000000000000000000010000010101010000000000
000001000000100000000000000111100000000000000100000001
001000100001000000000000000000000000000001000000000000
000000000000001000000000000000000001000000100100000000
001000000000000001000000000000001001000000000000000000

.logic_tile 2 13
010000000000000000000000000000000001000000100110000000
001000000000000000000000000000001010000000000000000000
101000000000000101000000000000000000000000100100000101
100000000000000000000000000000001111000000000000000111
110011000000100000000000000001111011100000000000000000
011000000001010000000000000000011011100000000000000010
000000000000000101100010110000000001000000100100000000
001000000000001101000110000000001110000000000000000011
000000100000000101000000000000001100000100000110000011
001001000000000000100011010000000000000000000000100010
000000000000001000000000000000001110000100000100000001
001000000000000011000000000000010000000000000000100001
000000000000100000000010101111011011110011000000000000
001000000001010001000110110101001100000000000000000000
010000000110000101000000000000011110000100000100000000
101000000000001101100000000000000000000000000000000001

.ramb_tile 3 13
010001000000000000000000010000000001000000
001010100000000000000011000101001000000000
101000000000001101100110111001000000000000
100000000000000101000011100001101101000001
110000000000000101100111011000000000000000
011000000000000000000111011101000000000000
000000000000000111100111001000000000000000
001000000000000000000000001001000000000000
000000000000000000000010010000000000000000
001000000001010000000111100111000000000000
000000000000010000000000000101000000000000
001000000000000000000000001101100000010000
000000001110000101000000001000000000000000
001000000000001101100000001001000000000000
010010100000000000000000000000000000000000
111001000000000000000000000111000000000000

.logic_tile 4 13
010000000000001011100000010111100000110000110000000000
001000000000001011100011010001001010001111000000000000
111000000000000000000111000101111111100000100000000000
100001000000000000000110110000111010100000100000000000
010000000000000101000010000011011111010010000000000000
011000001110000101100010110011111110001000010000000000
000000000000011101000111100000000001000000100100000000
001000000000000001100100000000001001000000000001000000
000000000000001001100111110111111111011010010000000000
001000000000000001000110000000011101011010010000000000
000000000001010000000000000000000000000000000100000000
001000000000000000000010000001000000000010000001000000
000000000000000000000000001111001010011010010000000000
001000000000000011000000000101001011000000000000000000
010000000000001001000010010001101100100000000000000000
101000000000001111100111110011111011000000000000100000

.logic_tile 5 13
010000000000000101000011110001100000000000000100000000
001000001000000101000111010000000000000001000010000000
111000000000000011100000001101101000000000000000000000
100000000000000000100010110101011111100000000000000000
110001000000010101000111000011011100000010010000000000
011010100000101101100110000101001000100100000000000000
000000000000000001100010110101011010000011000000000000
001000000000000101000110100101111011110000000000000000
000000000000000001100110010011011010100000000000000000
001000000000000000100010100000111110100000000000100000
000000000000001101100000001001100000001111000000000000
001000000000001111100000000011101000110000110000000000
000000000000000001100000010000000000000000100100000000
001000000000000000000010000000001001000000001010000000
110000001110000000000000000000000000000000000100000000
011000000000000000000000001001000000000010000010000000

.logic_tile 6 13
010000001010001000000000000111000001100000010100000100
001000000000000011000000000000101100100000010000000010
101000000000000011100000000000000000100000010100000000
100010000000000000100000001111001010010000100000000010
110000100000100111000000000001101110100000000000000000
111000000001000111100000000101001101000000000000000000
000000000000000001000010000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
000000001010000000000000011111000000101001010100000000
001000000000000000000010100101100000000000000000000100
000000000100001000000000000000011010110000000100000011
001000000000000001000000000000011111110000000000000000
000000000000000000000011010111000000100000010110000000
001000000000000001000011100000101000100000010010000000
110001000000000000000000000000000001100000010110000000
001010000000000000000000001111001010010000100000000100

.logic_tile 7 13
010000000001011101000110011101101010000000100000000000
001000000000101101100011110001001001000000000000000000
101010100000000001100000000000011000100000000000000000
100001000000001111100000000011001011010000000000000100
000001000000001111100011110101000000000000000000000000
001010000110000111000111100101100000101001010000000000
000000000000001000000110000101000000100000010010000000
001010000000000111000100000011101110000000000000000000
000000000000000001000010000000001100000011110100100101
001000000001011111100010000000010000000011110000100001
000000000000001000000000001011011011010111100000000000
001000000000000101000000000111111000001011100000000000
000000000000000000000000011001011000010111100000000000
001000000000001011000010001101001100000111010000000000
110000000000001011100000000001011100100000110000000000
111000000000000111000000001111001001110000110000000100

.logic_tile 8 13
010000000000000000000010100101001011101111110100000000
001000000000000000000100001011011111001111110000000000
111000000000001000000111100000000000000000000000000000
100000000000000001000010110000000000000000000000000000
010000000000000101000011100101111010001000000000000000
111000001100000001100110111011101111000000000000000000
000000000000001000000011110001101101111111100100000000
001000000000001011000111100111111110011111100000000010
000010000000001000000000001001111110010111110000000001
001001000000001011000010001101110000111111110010000001
000000000000000000000110001101011000101110000000000000
001000000000001001000000001011001111011110100010000000
000010100000001000000010010001011101110110100000000000
001001000010000101000011000011111000110100010010000000
110000000010000000000010101000011011110111110010000000
011000000000000101000011101111011001111011110000000000

.logic_tile 9 13
010010001100000000000000010000000000000000000100000001
001000000000000000000010100101000000000010000100000000
111000000000000000000000010000000000000000000000000000
100000000000010000000010110000000000000000000000000000
010000000000101111100000010011100001001001000000000000
011000001011010111100011110000101001001001000010000100
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010000011000000000000000110000000
001000000000000000000100000000100000000001000100000000
000000000000000000000110000000000000000000000000000000
001000000010000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000001000000000000000000000000000000000000000000000
010000000000000000000000000000001110000110100010000000
101000001100000000000000000101011011001001010000000000

.ramb_tile 10 13
010000000000001000000000010000000000000000
001000000000001111000011000011001010000000
111010000000001111000111001101100000000000
100000000000000111000011101001001011000001
010000000000000001000000001000000000000000
011000000000000000000010000001000000000000
000000000000000011100011111000000000000000
001000000000100001100011000101000000000000
000000000000001000000000001000000000000000
001000000000000011000000001001000000000000
000000000000000000000000001101100000001000
001000000000000001000000000001100000000000
000000000000000000000000000000000000000000
001010000001000000000000000001000000000000
110000000110000000000000001000000000000000
011000000000000000000000001101000000000000

.logic_tile 11 13
010000000000000001100010101001111000000000000001000001
001100000000000000000110101001101001000001000001000101
111000000000000101000010100001111010000000000011000000
100000000000010101000010101101000000010100000001000001
110000000000001111100000000000000000000000000000000000
111000000000000111000010100000000000000000000000000000
000000000011001001100010110101100001100000010000000000
001000000000001111000111110111001011110000110001000000
000000000000000000000000000001001011111111100100000000
001000000001010000000000000111101111011111101001000000
000000000000000000000000001001100001000110000000000000
001000000000001111000000001001101000000000000011000000
000000000000001001100110001001011010111111100100000000
001010100000000001000000001101001010101111010000000000
110001001000000000000111100101111000010110100000000000
011000000000000000000100000111001011001000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000000000010000000000110100111011010000001010000000000
001000000000000000000000000000110000000001010000000100
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000100000100000000
000000111100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000001100110000000000000000000001000000000
000000000000000000100100000000001011000000000000001000
000000000000001000000110000001101010001100111000000001
000000000000001001000100000000010000110011000000000000
000000000000000000000010100001001000001100111000000000
000000000000000000000100000000000000110011000000000000
000000000000000001100000000101101000001100111000000000
000000000000000000100000000000000000110011000000000000
000000000000000101100000000001001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000010000000001001110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000100000110011000000000010

.logic_tile 2 14
000000000000000000000010110000000000000000000100000001
000000000000000000000110000111000000000010000000000000
101010000000000000000000000000000001000000100100100000
100001000000000000000000000000001011000000000000000010
110000001100000101100000010101000000000000000000000000
110000000000001101000010100101100000111111110000100000
000000000000000101000110110000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000000001100000000000000011000011010010101010000000100
000000000000000000000010011101010000101010100000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000010000000
000000000000000101000111000111000000000000000100000000
000000000000000000100010110000100000000001000010000000
010000000000000000000000000101101000110011000000000000
100000000000000000000000000101011001000000000000000000

.ramt_tile 3 14
000000010000001000000000011000000000000000
000000000000000011000011000101001110000000
111000010000001001000000000101000001000010
100000000000000011100000000111001100000000
010000000000000011100010001000000000000000
110000000000000000000100001011000000000000
000000100000000001000000011000000000000000
000001000110000000000011111111000000000000
000001000000000000000000000000000000000000
000000100000000000000000000001000000000000
000000000000000001000000001001100000000000
000000000000000001000010001101000000000001
000000000000000001000000000000000000000000
000000000000001001000000001001000000000000
110000000000000000000000001000000000000000
010000000000000000000011000001000000000000

.logic_tile 4 14
000000000000000011100111100000000000000000000100000000
000000000000000000000100001011000000000010000000000000
111000000000000000000000000111100000001100110000000000
100000000110001111010010111001000000110011000000000000
000000000000000000000010101101101101000001000000000000
000000000000000000000100001111011100100000000000000000
000000000000001111000000000000001100000100000100100000
000000000000000001000000000000000000000000000000000000
000000000000001001100010110001001111110100010010000010
000000000000000001000011100000001000110100010000100101
000000000000010000000011100101011010010101010000000000
000000000000101111000100000000100000010101010000000000
000000000000000101000000001111101101000001100000000000
000000000000000001000000001001101110100100000000000000
000000000000000011100110000000001111110011000000000000
000000000000000000100010000000001101110011000000000000

.logic_tile 5 14
000000000000000000000000000101000000000000000100000001
000000000000000000000000000000100000000001000000000000
111000000000000011100000000111000000000000000100100000
100000000000001111000000000000100000000001000000000000
000000000110000000000110111000000000000000000100000000
000000000000000000000010000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000111000011100000000000000100000000
000000000000000000000100000000000000000001000000100000
000000000000000000000000001101000000000000000000000000
000000000000000000000000000001100000111111110000000000

.logic_tile 6 14
000001000000000000000000000111011000111110100000000000
000000100000000000000010010000110000111110100000000001
101000000000000000000010000000000000000000000000000000
100000000000000000000100000000000000000000000000000000
010000001110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000001000000011001101110000000000110000000
000000000000000000000011001101111110100000000100000000
010000000000100000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000001001100110001001111100010110100100000000
100000000000001001000100000001000000111101010000000000
010000000000010001000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000111100010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100101000000000000000000000000000000000000
000000000000001000000000001101101100101001010000000000
000000000000000101000000001001100000000001010000000000
000000000010000000000000001001011000000000000000000000
000000000000000000000000000101011010000000010000100000
110000000000000011100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 8 14
000000000000000011100010100000000000000000000100000000
000000000000000000000111101001000000000010000000000000
111000000000000011100010110000011000000100000100000000
100000000000000101100011010000010000000000000000000000
010000000000000000000010011001011000101110000000000000
110000000000000000000111100001111100011110100000000000
000000000000000000000111100111100000000000000100000000
000000001110000000000110110000100000000001000000000000
000000000000001000000000010000001010000100000100000000
000000000000000001000011100000010000000000000000000000
000000000000100000000000000000001110000100000100000000
000000000000010000000000000000000000000000000000000000
000000000000000001000000001001111011100010110000000000
000000000000000000000000000111111000101001110000000000
000000000000000001100010000011011011001000000000000000
000000000000000000000000000001111000000000000000000000

.logic_tile 9 14
000000000000100111000111100001100000000000000100000000
000000000001000000000100000000100000000001000010000000
111000000000001000000011100000011010000100000110000000
100000000000000111000000000000010000000000000000000000
110001000000001111100000000000000000000000000000000000
110000100000001111100000000000000000000000000000000000
000000000000001000000111100000000000000000000100000000
000000000000001111000000000001000000000010000000000000
000000001110000000000110000101001101010111100000000000
000000000000000000000000000101011000111011110000000000
000000000000000001100000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000100000000110100000000000000000000000000000
000000000001000000000100000000000000000000000000000000
000000000000000000000000001101011001011110100000000000
000000000000000000000000000011001010011111110000000000

.ramt_tile 10 14
000000010000000000000000010000000001000000
000000000000000000000011001001001001000000
101010110000000000000111111101000000000000
100000000000000000000011111001001011000001
110000000000000011100011110000000000000000
010000000000000000000011110011000000000000
000100000000000001000010011000000000000000
000000000000000001000011101101000000000000
000000000000000001000000001000000000000000
000000000000000001100010010101000000000000
000000000000000000000000001101000000000000
000000000000000000000000000101100000000001
000000000000000000000000001000000000000000
000000000000000000000000001101000000000000
110010000000000011100000000000000000000000
110000000000000000100000000011000000000000

.logic_tile 11 14
000000000000000000000000001011111101010001110100000000
000000000000000000000010111001101000110100010010000000
111000000000000000000000011001101001011101000100000000
100000001010001101000011011011111100110100010000000000
010000000000000001100011100000000000000000000000000000
110000000000000101000000000000000000000000000000000000
000000000000000000000000000111001010010111110000000000
000000000000000000000010110101001111101111010000000000
000000000000000000000000000011111011011100100100000000
000000000000001111000000000000111001011100100001000000
000000000000000001000010000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000001001000000010000000000000000000000000000
000000000000000001000011110000000000000000000000000000
000000000000000000000000000111001100001111100000000000
000000000000000000000000000111001010101111110000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000010
000100000000000000
000010000000000000
000000010000000001
000000111000000010
000000001000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000000000110011000000010000
101000000000000001100000000000001000001100110000000000
100000000000000000000000000101000000110011000010000000
010000000000001000000011100101100001011001100000000000
110000000000001001000100000000101010011001100000000000
000000000000000101000000000000000000001111000110000100
000000000000000000000010100000001101001111000010000010
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000000111000000000010000010100010
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000001111100000010000000001011001100000000000
000000000000000101000011110001001111100110010000000000
101000000000000000000000000001001010010101010000000000
100000000000000000000000000000000000010101010000000000
000000000000001101100000010000000000000000000100100000
000000000000001111000010100011000000000010000000000000
000000000000000011100000000000000001000000100110000000
000000000000000000000000000000001111000000000000000000
000001000000001000000000000101001011100010000000000000
000000100000001101000000000111101010000100010010000000
000010100000000011100000000000000000000000100100000010
000001000000000000100000000000001000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110011000001000101011110000000010
000000000000000000000110110011010000010111110010100000

.ramb_tile 3 15
000000000000000000000011100000000000000000
000000000000000000000000001101001010000000
101000000000000000000011110001100001000100
100000000000000000000011011001101111000000
110000000000000011100111011000000000000000
110000000000000000000111001101000000000000
000000000000000001000111001000000000000000
000000000000000000000100001001000000000000
000000000000001000000000010000000000000000
000000000000001011000011100111000000000000
000000000000000000000000000011000000000000
000000000000000000000000001101000000000100
000000001110001001100010000000000000000000
000000000000001001100000001011000000000000
010000000000000000000000000000000000000000
110000000000000000000011110111000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000011010000100000100000000
100000000000000101000000000000010000000000000000000010
000000000000000000000000001101101101001000000000000000
000000000000000000000000001111111000000001000000000000
000000000000000000000111101000000000000000000100000100
000000000000001101000110000101000000000010000000000000
000000000000000000010110110111100000100110010010000000
000000000000000000000010000000101111100110010000000000
000000000000001000000000001011101100110000000000000010
000000000000000001000000000111011110000000000000000000
000000000000011000000111100111100000011001100000000000
000000000000100111000100000000001111011001100000000000
000000000001001000000111100000000000000000000000000000
000000000000100101000011110000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000001100111000000000000000000100100000000
100000000000000000000000000000001111000000000010000000
000000000000000000000000000000000000000000100100000000
000000000000000000000010000000001101000000000000000000
000000000000100011100000000000000001000000100100000000
000000000000010000100000000000001101000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000010000000000000000001000000000000
000000001110000000000110001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000010000000000010000001010000100000100000000
000000000000100000000010000000010000000000000001000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000100100000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000010001000000110000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000001000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
000000001110010000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000011100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000000000000000000000001001001100010111110000000000
000000000000000000000010001111001001011111100000000000

.logic_tile 8 15
000000000000000000000111010000011000000100000100000000
000000000000000000000011110000000000000000000110000000
111000000000000011100010100000000000000000100100100000
100000000000000000000011100000001001000000000100000000
010000000000100000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000000000000000111100111000000011010000100000100000000
000000000000000001100000000000010000000000000110000000
000000000000000001100000000000000000000000000100000000
000000000000000000000010001011000000000010000110100000
000010100000000000000000011001111010101000000000000000
000000000000000000000010001001100000000000000011100000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000100000000
010000000000000000000000000000011100000010100000000000
100000000000000000000000000011010000000001010010000000

.logic_tile 9 15
000000000000001111000110101101111000000001010000000100
000000000000000011000010011111000000000000000010000001
111000000100001011100110111001100000100000010000000000
100000000000000101100011101001001001000000000000000000
010000000000000001100010010000001010000100000100000000
010010100000000000000011000000010000000000000000000000
000001000001001000000000010001000000000000000110000000
000010000000101111000010100000000000000001000000000000
000001000000000000000000010000011010000000100010000000
000000100000000000000010000101011110000000010000000010
000000000001010000000000001011011001011111110000000000
000000000000000000000000000001111010001111100000000000
000000000000000111000000000000000000000000000100000000
000000000000000000100000001101000000000010000010000000
000000000000000000000110000111100000001001000000000000
000000000000000000000100000000101000001001000000100000

.ramb_tile 10 15
000000000000001011100000000000000001000000
000000000000000011000000000001001011000000
111000000000000011100111001001100001000100
100000000000000111000111100101001001000000
010001000000000001000111111000000000000000
110010100000000000000111010101000000000000
000000000000001111000111001000000000000000
000000000000000011000000000001000000000000
000000000000000000000000001000000000000000
000000000000000000000000001001000000000000
000000000000000000000000000111100000000000
000000000000000000000000001101100000000001
000000000000000000000000000000000000000000
000000000000000000000000000101000000000000
110000000000000111000011000000000000000000
110000000000000000100100000001000000000000

.logic_tile 11 15
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
111000000000000000000000000011000000000000000100000000
100000000000000000000011110000000000000001000000000000
110010000000000000000000000000011110000100000100000000
110001100000000000000000000000010000000000000000000000
000000000000000000000000000111111001110100000000000000
000000000000000000000000001011011100110000000000000000
000011100000001000000111110000011110000100000100000000
000011000000001101000110110000000000000000000000000000
000000000000100111100000001111111000111100000000000000
000000000000000011100000000011011101011000000000000000
000000000000000000000011100111000000000000000100000000
000000000000000000000111000000100000000001000000000000
000000000000001111100000000011000000000000000100000000
000000000000001101000011000000100000000001000000000000

.logic_tile 12 15
000010100001110011100110101011000001101001010100000000
000001000000110000100011110101001001011111100010000000
111000000001000000000000010001111010000001110100000000
100000000000101111000011100000101010000001110000000100
110000000110001101100111001000001000000001110100000000
110000000000000101000100001001011010000010110000000000
000001000000001101100110100101111000101001010100000000
000010000000000011000000001001110000010111110000000100
000000000000001101000000010000000000000000000000000000
000010100000001011100010000000000000000000000000000000
000010000000000000000000000111011001010111100000000000
000001000000000000000000000001001010111011110000000000
000000000000000001100011100001011010010111100000000000
000000000000000000000100001011001001111111100000000000
000001000000000000000000000101001100000100000000000010
000000000000000000000000000000101000000100000000000000

.io_tile 13 15
000010000000000010
000110010000000000
000000011000000000
000000001000000001
000000000000000010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000101000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
101000000001010000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
010000000000000000000111000000000000000000100100000000
110000000000000101000000000000001000000000000010000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000010000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000100100000000
100000000000000000000000000000001000000000000010000000

.ramt_tile 3 16
000000010000000000000000000000000001000000
000000000000000000000000000101001110000000
111000010000000000000000000011000001000100
100000000000000111000000000111001111000000
010000000000001001000010001000000000000000
110000000000001011100000001101000000000000
000000000000001000000010000000000000000000
000000000000000011000000001111000000000000
000000000000000000000000000000000000000000
000000000000000001000000001111000000000000
000000000000001000000000011011100000000000
000000000000000011000010110101100000010000
000000000000000000000111001000000000000000
000000000000000001000011000011000000000000
010000000000000001000000000000000000000000
010000000000000000000010010101000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000010000000000000000000010
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000000000010
000001000000000000000000010000000000000000000100000000
000011100000000000000011101011000000000010000000000000
000000000000000000000000010011100000000000000100000000
000000000000000000000011100000100000000001000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000011110000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001011001111000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000101000000000000000000000100
000000000000000000000000000000000000000001000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000011010000100000100000000
110000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000011001101010111101010100000000
000000000000010000000010000001111011011101000001000000
111000000000000000000010100000000000000000000000000000
100000000000000101000000000000000000000000000000000000
010000000000000000000010110101100000000000000000000000
010000000000000000000010100000000000000001000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000011100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000101000000011000011011011100000000000000
000000000000000000000011111001001110101100000010000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000010000000
000000000000000111000000000000000000000000100100000000
000000000000000000000000000000001110000000000010000000
000000000000100000000000000000000000000000000000000000
000000000001000111000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000001101000000000011000000000010000010000000

.ramt_tile 10 16
000000010000000000000000001000000000000000
000000000000000000000000000001001011000000
101000010000001011100010000111000001000100
100000000000000011000100000101001011000000
110000000000000001000111001000000000000000
010000000000000111100000001101000000000000
000000000000000011100111011000000000000000
000000000000000000100011110001000000000000
000000000000000001000000010000000000000000
000000000000000001000011100011000000000000
000000000000000000000000001000000000000000
000000000000000000000000001001000000000001
000000000000000011100000000000000000000000
000000000000000000100000000101000000000000
010000000000000000000000000000000000000000
110000000000000000000000000011000000000000

.logic_tile 11 16
000000000000000000000000001000011110010100000000000000
000000000000000000000000000111010000101000000000000000
111000000000000000000000000111100000000000000100000000
100000000000000000000000000000100000000001000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000010000100000000000
000000000000000000000000000000001110010000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000010000000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000000000000000001000110110000000000000000000000000000
000000000000000000000111100000000000000000000000000000

.logic_tile 12 16
000000000000001000000110100000011001010110110100100000
000000000001000101000011111111001111101001110000000000
111000000000000111000000001001001101101111010100100000
100000000000000000000000001011001011111111010000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000101000000001001011010111011110100100000
000000000000000000000010101011101001110011110000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000100011000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100100000000000010
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000101111000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000010000000000000
000010010000000000
000000000000000000
000000000000000000

.io_tile 7 17
100001011000000000
011000000000000001
010000000000000001
000000000000000001
000000000000000100
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
000000000000001000
100000000000000000
000000000001100000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000111000000000
000000001000000001
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000111000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000001000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 10 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 smi_ctrl_ins.tx_reg_state_SB_LUT4_I3_O_$glb_sr
.sym 2 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 3 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 4 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 5 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 6 smi_ctrl_ins.swe_and_reset_$glb_clk
.sym 7 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 8 r_counter_$glb_clk
.sym 49 w_rx_09_fifo_data[10]
.sym 51 w_rx_09_fifo_data[13]
.sym 135 i_smi_a2$SB_IO_IN
.sym 145 i_smi_a2$SB_IO_IN
.sym 177 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[2]
.sym 180 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 181 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 184 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 194 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 203 w_tx_fifo_data[14]
.sym 221 w_rx_09_fifo_data[5]
.sym 291 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 294 o_iq_tx_clk_n$SB_IO_OUT
.sym 295 smi_ctrl_ins.r_fifo_pulled_data[13]
.sym 296 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[0]
.sym 297 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 298 smi_ctrl_ins.r_fifo_pulled_data[15]
.sym 328 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 334 i_rst_b$SB_IO_IN
.sym 335 w_rx_09_fifo_data[21]
.sym 405 w_rx_09_fifo_data[27]
.sym 406 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 407 w_rx_09_fifo_data[23]
.sym 408 lvds_rx_09_inst.o_fifo_data[31]
.sym 409 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[3]
.sym 410 w_rx_09_fifo_data[25]
.sym 411 w_rx_09_fifo_data[29]
.sym 412 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[3]
.sym 414 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[0]
.sym 432 w_tx_fifo_pulled_data[12]
.sym 438 o_iq_tx_clk_p$SB_IO_OUT
.sym 443 w_rx_fifo_pulled_data[13]
.sym 485 o_iq_tx_clk_p$SB_IO_OUT
.sym 492 o_iq_tx_clk_n$SB_IO_OUT
.sym 497 o_iq_tx_clk_p$SB_IO_OUT
.sym 514 o_iq_tx_clk_n$SB_IO_OUT
.sym 515 o_iq_tx_clk_p$SB_IO_OUT
.sym 520 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[1]
.sym 521 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[2]
.sym 525 lvds_rx_09_inst.r_phase_count[1]
.sym 526 w_smi_data_output[7]
.sym 556 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 597 w_rx_09_fifo_data[24]
.sym 601 i_smi_a2$SB_IO_IN
.sym 633 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[1]
.sym 634 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[3]
.sym 636 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[3]
.sym 637 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 639 smi_ctrl_ins.r_fifo_pulled_data[11]
.sym 640 smi_ctrl_ins.r_fifo_pulled_data[10]
.sym 672 i_rst_b$SB_IO_IN
.sym 675 $PACKER_VCC_NET
.sym 747 smi_ctrl_ins.r_fifo_pulled_data[27]
.sym 748 smi_ctrl_ins.r_fifo_pulled_data[26]
.sym 749 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 751 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 752 smi_ctrl_ins.r_fifo_pulled_data[25]
.sym 753 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 755 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[1]
.sym 761 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 774 w_rx_24_fifo_data[21]
.sym 778 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[3]
.sym 783 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 786 i_rst_b$SB_IO_IN
.sym 787 w_rx_fifo_pulled_data[10]
.sym 790 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[1]
.sym 812 channel
.sym 830 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 849 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 863 w_rx_09_fifo_data[1]
.sym 865 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 866 w_rx_09_fifo_data[0]
.sym 868 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 899 rx_fifo.rd_data_o[25]
.sym 901 rx_fifo.rd_data_o[27]
.sym 903 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 940 o_iq_tx_clk_p$SB_IO_OUT
.sym 944 o_iq_tx_clk_p$SB_IO_OUT
.sym 970 o_iq_tx_clk_p$SB_IO_OUT
.sym 974 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 975 iq_tx_p_D_OUT_1
.sym 980 w_lvds_tx_d0
.sym 981 iq_tx_p_D_OUT_0
.sym 1012 w_rx_fifo_data[10]
.sym 1024 w_lvds_rx_09_d0
.sym 1031 w_lvds_rx_09_d1
.sym 1052 rx_fifo.rd_addr_gray_wr_r[2]
.sym 1054 w_lvds_rx_09_d0
.sym 1055 w_lvds_rx_09_d1
.sym 1056 i_smi_a2$SB_IO_IN
.sym 1061 w_lvds_tx_d1
.sym 1062 w_lvds_tx_d0
.sym 1066 iq_tx_p_D_OUT_0
.sym 1067 iq_tx_p_D_OUT_1
.sym 1069 $PACKER_VCC_NET
.sym 1071 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 1074 $PACKER_VCC_NET
.sym 1079 iq_tx_p_D_OUT_0
.sym 1081 iq_tx_p_D_OUT_1
.sym 1085 w_lvds_tx_d1
.sym 1086 w_lvds_tx_d0
.sym 1088 w_rx_24_fifo_data[1]
.sym 1092 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 1094 w_rx_24_fifo_data[0]
.sym 1116 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 1125 $PACKER_VCC_NET
.sym 1130 $PACKER_VCC_NET
.sym 1132 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 1135 i_rst_b$SB_IO_IN
.sym 1136 rx_fifo.rd_addr[8]
.sym 1163 w_lvds_tx_d1
.sym 1167 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[2]
.sym 1170 $PACKER_VCC_NET
.sym 1173 w_lvds_rx_09_d0
.sym 1174 w_lvds_rx_09_d1
.sym 1183 $PACKER_VCC_NET
.sym 1184 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 1188 $PACKER_VCC_NET
.sym 1204 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 1205 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 1206 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 1207 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 1208 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 1209 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 1222 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 1227 i_mosi$SB_IO_IN
.sym 1235 w_lvds_rx_24_d0
.sym 1240 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 1246 $PACKER_VCC_NET
.sym 1277 w_rx_24_fifo_data[1]
.sym 1279 w_lvds_rx_24_d1
.sym 1282 w_lvds_rx_24_d0
.sym 1283 w_lvds_rx_24_d1
.sym 1287 o_iq_tx_clk_p$SB_IO_OUT
.sym 1297 $PACKER_VCC_NET
.sym 1310 $PACKER_VCC_NET
.sym 1316 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 1317 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 1318 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 1319 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 1320 rx_fifo.rd_addr_gray_wr[5]
.sym 1321 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 1322 rx_fifo.rd_addr_gray_wr_r[5]
.sym 1323 rx_fifo.rd_addr_gray_wr[4]
.sym 1351 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 1401 w_lvds_rx_24_d0
.sym 1402 w_lvds_rx_24_d1
.sym 1411 $PACKER_VCC_NET
.sym 1412 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 1416 $PACKER_VCC_NET
.sym 1431 rx_fifo.full_o_SB_LUT4_I3_I1[1]
.sym 1432 rx_fifo.full_o_SB_LUT4_I3_I1[2]
.sym 1433 rx_fifo.full_o_SB_LUT4_I3_I1[3]
.sym 1434 rx_fifo.full_o_SB_LUT4_I3_I1[4]
.sym 1435 rx_fifo.full_o_SB_LUT4_I3_I1[5]
.sym 1436 rx_fifo.full_o_SB_LUT4_I3_I1[6]
.sym 1437 rx_fifo.full_o_SB_LUT4_I3_I1[7]
.sym 1455 w_tx_fifo_pull
.sym 1462 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 1464 w_lvds_rx_24_d1
.sym 1467 i_smi_a2$SB_IO_IN
.sym 1490 $PACKER_VCC_NET
.sym 1512 i_smi_a2$SB_IO_IN
.sym 1544 rx_fifo.full_o_SB_LUT4_I3_I1[8]
.sym 1545 rx_fifo.full_o_SB_LUT4_I3_I1[9]
.sym 1546 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 1547 rx_fifo.wr_addr[0]
.sym 1549 rx_fifo.wr_addr[8]
.sym 1693 rx_fifo.wr_addr[0]
.sym 1884 smi_ctrl_ins.r_fifo_pulled_data[12]
.sym 1891 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 1898 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 1900 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 1908 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 2063 w_rx_09_fifo_data[17]
.sym 2064 w_rx_09_fifo_data[15]
.sym 2065 w_rx_09_fifo_data[16]
.sym 2066 w_rx_09_fifo_data[7]
.sym 2067 w_rx_09_fifo_data[12]
.sym 2068 w_rx_09_fifo_data[5]
.sym 2069 w_rx_09_fifo_data[14]
.sym 2070 w_rx_09_fifo_data[8]
.sym 2078 rx_fifo.wr_addr[0]
.sym 2093 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2125 w_rx_09_fifo_data[8]
.sym 2135 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 2136 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 2141 w_rx_fifo_pulled_data[2]
.sym 2142 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 2145 rx_fifo.wr_addr[0]
.sym 2146 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 2163 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2179 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 2182 w_rx_09_fifo_data[11]
.sym 2183 w_rx_09_fifo_data[8]
.sym 2197 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2199 w_rx_09_fifo_data[8]
.sym 2209 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2210 w_rx_09_fifo_data[11]
.sym 2231 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 2232 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 2233 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 2234 w_rx_09_fifo_data[6]
.sym 2235 w_rx_09_fifo_data[2]
.sym 2236 w_rx_09_fifo_data[3]
.sym 2237 w_rx_09_fifo_data[4]
.sym 2238 w_rx_09_fifo_data[19]
.sym 2239 w_rx_09_fifo_data[21]
.sym 2240 w_rx_09_fifo_data[11]
.sym 2241 w_rx_09_fifo_data[9]
.sym 2247 w_rx_09_fifo_data[14]
.sym 2248 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 2250 w_rx_fifo_pulled_data[15]
.sym 2254 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 2256 w_rx_09_fifo_data[13]
.sym 2257 rx_fifo.rd_addr[7]
.sym 2258 w_rx_09_fifo_data[16]
.sym 2259 w_rx_09_fifo_data[10]
.sym 2260 w_rx_09_fifo_data[7]
.sym 2261 w_rx_09_fifo_data[21]
.sym 2264 rx_fifo.wr_addr[8]
.sym 2266 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 2267 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 2268 rx_fifo.wr_addr[2]
.sym 2269 rx_fifo.wr_addr[3]
.sym 2272 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 2273 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[1]
.sym 2275 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[2]
.sym 2279 w_rx_fifo_pulled_data[15]
.sym 2280 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 2293 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 2298 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 2304 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[2]
.sym 2308 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2310 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[1]
.sym 2312 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2314 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 2315 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2317 i_rst_b$SB_IO_IN
.sym 2318 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 2320 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 2321 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2322 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2323 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[2]
.sym 2338 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2339 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 2340 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2341 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 2344 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 2345 i_rst_b$SB_IO_IN
.sym 2362 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2363 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2364 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[1]
.sym 2365 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 2366 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 2367 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 2368 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 2369 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[0]
.sym 2370 w_rx_fifo_data[7]
.sym 2371 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[3]
.sym 2372 smi_ctrl_ins.r_fifo_pulled_data[14]
.sym 2373 smi_ctrl_ins.r_fifo_pulled_data[28]
.sym 2374 smi_ctrl_ins.r_fifo_pulled_data[29]
.sym 2375 smi_ctrl_ins.r_fifo_pulled_data[31]
.sym 2376 smi_ctrl_ins.r_fifo_pulled_data[30]
.sym 2377 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 2381 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[2]
.sym 2382 w_rx_09_fifo_data[11]
.sym 2391 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 2393 w_rx_09_fifo_data[30]
.sym 2394 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2395 w_rx_09_fifo_data[0]
.sym 2396 smi_ctrl_ins.int_cnt_rx[4]
.sym 2398 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2399 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 2400 w_rx_09_fifo_data[1]
.sym 2401 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2402 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[0]
.sym 2404 smi_ctrl_ins.int_cnt_rx[3]
.sym 2406 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[2]
.sym 2408 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 2414 w_rx_09_fifo_data[27]
.sym 2422 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2425 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 2429 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 2430 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[2]
.sym 2432 w_rx_fifo_pulled_data[2]
.sym 2433 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 2434 o_iq_tx_clk_p$SB_IO_OUT
.sym 2437 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 2439 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2444 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 2446 w_rx_fifo_pulled_data[15]
.sym 2449 w_rx_fifo_pulled_data[13]
.sym 2455 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2456 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2457 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 2458 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 2475 o_iq_tx_clk_p$SB_IO_OUT
.sym 2479 w_rx_fifo_pulled_data[13]
.sym 2487 w_rx_fifo_pulled_data[2]
.sym 2492 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 2493 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 2494 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[2]
.sym 2497 w_rx_fifo_pulled_data[15]
.sym 2501 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 2502 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 2503 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 2504 w_rx_09_fifo_data[24]
.sym 2505 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[3]
.sym 2506 w_rx_09_fifo_data[22]
.sym 2507 w_rx_09_fifo_data[28]
.sym 2508 w_rx_09_fifo_data[18]
.sym 2509 w_rx_09_fifo_data[26]
.sym 2510 w_rx_09_fifo_data[30]
.sym 2511 w_rx_09_fifo_data[20]
.sym 2519 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[3]
.sym 2522 channel
.sym 2531 w_smi_data_output[7]
.sym 2532 rx_fifo.wr_addr[8]
.sym 2535 w_rx_09_fifo_data[20]
.sym 2536 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 2537 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 2538 rx_fifo.wr_addr[0]
.sym 2539 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 2544 w_rx_fifo_pulled_data[11]
.sym 2546 w_rx_09_fifo_data[25]
.sym 2550 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[3]
.sym 2561 smi_ctrl_ins.r_fifo_pulled_data[13]
.sym 2562 smi_ctrl_ins.r_fifo_pulled_data[29]
.sym 2563 smi_ctrl_ins.r_fifo_pulled_data[31]
.sym 2567 w_rx_09_fifo_data[21]
.sym 2571 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 2572 smi_ctrl_ins.r_fifo_pulled_data[15]
.sym 2573 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2574 smi_ctrl_ins.int_cnt_rx[4]
.sym 2575 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 2578 smi_ctrl_ins.int_cnt_rx[3]
.sym 2581 w_rx_09_fifo_data[27]
.sym 2582 smi_ctrl_ins.int_cnt_rx[4]
.sym 2583 w_rx_09_fifo_data[23]
.sym 2586 w_rx_09_fifo_data[25]
.sym 2587 w_rx_09_fifo_data[29]
.sym 2590 w_rx_09_fifo_data[25]
.sym 2592 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2598 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 2604 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2605 w_rx_09_fifo_data[21]
.sym 2608 w_rx_09_fifo_data[29]
.sym 2609 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2614 smi_ctrl_ins.int_cnt_rx[4]
.sym 2615 smi_ctrl_ins.r_fifo_pulled_data[29]
.sym 2616 smi_ctrl_ins.r_fifo_pulled_data[13]
.sym 2617 smi_ctrl_ins.int_cnt_rx[3]
.sym 2620 w_rx_09_fifo_data[23]
.sym 2623 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2626 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2627 w_rx_09_fifo_data[27]
.sym 2632 smi_ctrl_ins.int_cnt_rx[3]
.sym 2633 smi_ctrl_ins.r_fifo_pulled_data[15]
.sym 2634 smi_ctrl_ins.int_cnt_rx[4]
.sym 2635 smi_ctrl_ins.r_fifo_pulled_data[31]
.sym 2636 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 2637 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 2638 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 2640 smi_ctrl_ins.int_cnt_rx[4]
.sym 2642 w_rx_fifo_data[29]
.sym 2643 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[3]
.sym 2644 smi_ctrl_ins.int_cnt_rx[3]
.sym 2645 w_rx_fifo_data[31]
.sym 2646 w_rx_fifo_data[18]
.sym 2651 i_smi_a2$SB_IO_IN
.sym 2654 rx_fifo.wr_addr[0]
.sym 2656 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 2659 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 2660 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[3]
.sym 2661 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[3]
.sym 2662 w_rx_09_fifo_data[22]
.sym 2663 w_rx_24_fifo_data[19]
.sym 2664 w_rx_09_fifo_data[23]
.sym 2666 w_rx_09_fifo_data[8]
.sym 2668 w_rx_24_fifo_data[31]
.sym 2670 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[3]
.sym 2672 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 2676 i_smi_a2$SB_IO_IN
.sym 2677 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 2680 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 2681 w_rx_fifo_pulled_data[2]
.sym 2685 rx_fifo.wr_addr[0]
.sym 2686 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 2699 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[3]
.sym 2700 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[1]
.sym 2701 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 2703 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 2705 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[2]
.sym 2708 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[0]
.sym 2710 i_rst_b$SB_IO_IN
.sym 2714 lvds_rx_09_inst.r_phase_count[1]
.sym 2715 $PACKER_VCC_NET
.sym 2721 smi_ctrl_ins.int_cnt_rx[3]
.sym 2723 $PACKER_VCC_NET
.sym 2724 $nextpnr_ICESTORM_LC_5$O
.sym 2727 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 2730 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[2]
.sym 2732 lvds_rx_09_inst.r_phase_count[1]
.sym 2733 $PACKER_VCC_NET
.sym 2734 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 2737 $PACKER_VCC_NET
.sym 2739 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[2]
.sym 2740 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[2]
.sym 2761 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 2767 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[1]
.sym 2768 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[0]
.sym 2769 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[3]
.sym 2770 smi_ctrl_ins.int_cnt_rx[3]
.sym 2771 i_rst_b$SB_IO_IN
.sym 2772 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 2774 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[1]
.sym 2775 smi_ctrl_ins.r_fifo_pulled_data[8]
.sym 2776 w_rx_fifo_data[19]
.sym 2777 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[1]
.sym 2778 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[3]
.sym 2779 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[1]
.sym 2780 smi_ctrl_ins.r_fifo_pulled_data[24]
.sym 2781 smi_ctrl_ins.r_fifo_pulled_data[9]
.sym 2784 rx_fifo.wr_addr[0]
.sym 2788 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 2790 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 2793 w_rx_fifo_pull
.sym 2794 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 2795 smi_ctrl_ins.int_cnt_rx[4]
.sym 2796 w_rx_24_fifo_data[18]
.sym 2798 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 2800 w_rx_09_fifo_data[10]
.sym 2807 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 2808 rx_fifo.wr_addr[8]
.sym 2809 rx_fifo.wr_addr[3]
.sym 2811 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 2813 w_rx_fifo_pulled_data[23]
.sym 2814 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 2820 w_rx_fifo_pull
.sym 2828 smi_ctrl_ins.r_fifo_pulled_data[27]
.sym 2832 smi_ctrl_ins.int_cnt_rx[3]
.sym 2835 w_rx_fifo_pulled_data[11]
.sym 2836 smi_ctrl_ins.int_cnt_rx[4]
.sym 2837 smi_ctrl_ins.r_fifo_pulled_data[26]
.sym 2838 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 2840 smi_ctrl_ins.int_cnt_rx[3]
.sym 2841 smi_ctrl_ins.r_fifo_pulled_data[11]
.sym 2847 w_rx_fifo_pulled_data[10]
.sym 2848 i_rst_b$SB_IO_IN
.sym 2850 smi_ctrl_ins.r_fifo_pulled_data[10]
.sym 2858 w_rx_fifo_pulled_data[23]
.sym 2860 w_rx_fifo_pulled_data[23]
.sym 2866 smi_ctrl_ins.r_fifo_pulled_data[11]
.sym 2867 smi_ctrl_ins.int_cnt_rx[3]
.sym 2868 smi_ctrl_ins.r_fifo_pulled_data[27]
.sym 2869 smi_ctrl_ins.int_cnt_rx[4]
.sym 2878 smi_ctrl_ins.r_fifo_pulled_data[10]
.sym 2879 smi_ctrl_ins.int_cnt_rx[3]
.sym 2880 smi_ctrl_ins.r_fifo_pulled_data[26]
.sym 2881 smi_ctrl_ins.int_cnt_rx[4]
.sym 2884 smi_ctrl_ins.int_cnt_rx[4]
.sym 2885 i_rst_b$SB_IO_IN
.sym 2887 smi_ctrl_ins.int_cnt_rx[3]
.sym 2899 w_rx_fifo_pulled_data[11]
.sym 2903 w_rx_fifo_pulled_data[10]
.sym 2906 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 2907 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 2908 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 2914 w_rx_fifo_data[23]
.sym 2915 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2916 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2917 i_smi_a2$SB_IO_IN
.sym 2920 i_smi_a2$SB_IO_IN
.sym 2928 w_lvds_tx_d1
.sym 2934 w_rx_09_fifo_data[0]
.sym 2938 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2940 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2943 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 2944 w_rx_09_fifo_data[1]
.sym 2948 rx_fifo.rd_data_o[26]
.sym 2949 w_lvds_tx_d1
.sym 2950 w_rx_09_fifo_data[27]
.sym 2966 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 2971 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 2982 rx_fifo.rd_data_o[27]
.sym 2984 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2985 rx_fifo.rd_data_o[26]
.sym 2986 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 2988 rx_fifo.rd_data_o[25]
.sym 2989 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 3004 rx_fifo.rd_data_o[27]
.sym 3010 rx_fifo.rd_data_o[26]
.sym 3014 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 3028 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3034 rx_fifo.rd_data_o[25]
.sym 3037 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 3038 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3040 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 3041 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 3042 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 3043 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 3044 rx_fifo.rd_addr_gray_wr_r[2]
.sym 3045 rx_fifo.rd_addr_gray_wr[1]
.sym 3047 w_rx_fifo_data[10]
.sym 3049 rx_fifo.rd_addr_gray_wr[2]
.sym 3050 rx_fifo.rd_addr_gray_wr[6]
.sym 3056 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 3057 w_rx_09_fifo_data[25]
.sym 3060 channel
.sym 3070 rx_fifo.wr_addr[0]
.sym 3071 rx_fifo.wr_addr[8]
.sym 3073 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 3074 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 3076 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3077 spi_if_ins.w_rx_data[5]
.sym 3078 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3083 w_rx_fifo_pulled_data[11]
.sym 3087 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 3103 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3108 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 3109 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 3112 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3117 w_lvds_rx_09_d0
.sym 3123 w_lvds_rx_09_d1
.sym 3151 w_lvds_rx_09_d0
.sym 3160 w_lvds_rx_09_d1
.sym 3163 w_lvds_rx_09_d0
.sym 3166 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3167 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 3168 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3169 w_lvds_rx_09_d1
.sym 3176 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 3177 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 3181 w_rx_fifo_data[1]
.sym 3182 w_rx_fifo_data[0]
.sym 3183 w_cs[3]
.sym 3184 w_cs[1]
.sym 3186 w_cs[2]
.sym 3196 rx_fifo.rd_addr_gray[1]
.sym 3202 w_rx_24_fifo_data[0]
.sym 3203 rx_fifo.rd_addr_gray[6]
.sym 3206 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 3208 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3210 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 3214 w_rx_09_fifo_data[8]
.sym 3216 i_smi_a2$SB_IO_IN
.sym 3220 w_rx_24_fifo_data[0]
.sym 3221 w_rx_fifo_pulled_data[2]
.sym 3223 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 3225 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 3232 w_lvds_tx_d1
.sym 3236 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[2]
.sym 3238 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 3244 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3246 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3248 w_lvds_rx_09_d0
.sym 3258 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 3259 i_rst_b$SB_IO_IN
.sym 3261 w_lvds_rx_09_d1
.sym 3262 w_lvds_tx_d0
.sym 3265 w_lvds_rx_09_d0
.sym 3266 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3267 w_lvds_rx_09_d1
.sym 3268 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3273 w_lvds_tx_d0
.sym 3301 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[2]
.sym 3302 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 3303 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 3308 w_lvds_tx_d1
.sym 3311 i_rst_b$SB_IO_IN
.sym 3312 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 3314 w_rx_09_fifo_push
.sym 3315 w_rx_fifo_data[2]
.sym 3316 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 3317 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 3318 w_rx_fifo_data[27]
.sym 3319 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 3320 w_rx_fifo_data[8]
.sym 3321 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 3323 spi_if_ins.state_if[1]
.sym 3329 w_rx_fifo_pull
.sym 3330 w_rx_fifo_pulled_data[23]
.sym 3335 spi_if_ins.state_if_SB_DFFESR_Q_E[1]
.sym 3337 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 3339 rx_fifo.rd_addr_gray_wr_r[2]
.sym 3340 rx_fifo.wr_addr[8]
.sym 3342 w_cs[3]
.sym 3345 rx_fifo.wr_addr[8]
.sym 3347 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 3348 w_cs[2]
.sym 3349 rx_fifo.wr_addr[3]
.sym 3371 w_lvds_rx_24_d0
.sym 3377 w_lvds_rx_24_d1
.sym 3378 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 3384 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3386 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3390 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 3392 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3394 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3400 w_lvds_rx_24_d0
.sym 3425 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3427 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3436 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3437 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 3438 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3439 w_lvds_rx_24_d1
.sym 3446 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 3447 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 3449 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 3450 rx_fifo.wr_addr_gray[2]
.sym 3451 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 3452 rx_fifo.wr_addr[7]
.sym 3453 rx_fifo.wr_addr_gray[1]
.sym 3454 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 3457 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 3461 spi_if_ins.w_rx_data[6]
.sym 3462 channel
.sym 3463 rx_fifo.wr_addr[8]
.sym 3464 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 3465 rx_fifo.rd_data_o[26]
.sym 3466 w_rx_fifo_full
.sym 3467 w_rx_09_fifo_data[27]
.sym 3468 w_rx_09_fifo_push
.sym 3471 w_rx_24_fifo_data[2]
.sym 3476 rx_fifo.wr_addr[6]
.sym 3478 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 3479 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 3483 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 3496 rx_fifo.wr_addr[8]
.sym 3504 rx_fifo.wr_addr[6]
.sym 3519 rx_fifo.wr_addr[2]
.sym 3521 rx_fifo.wr_addr[4]
.sym 3525 rx_fifo.wr_addr[8]
.sym 3529 rx_fifo.wr_addr[7]
.sym 3530 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 3531 rx_fifo.wr_addr[3]
.sym 3533 rx_fifo.wr_addr[5]
.sym 3534 $nextpnr_ICESTORM_LC_9$O
.sym 3536 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 3540 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 3543 rx_fifo.wr_addr[2]
.sym 3546 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 3549 rx_fifo.wr_addr[3]
.sym 3550 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 3552 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 3555 rx_fifo.wr_addr[4]
.sym 3556 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 3558 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 3561 rx_fifo.wr_addr[5]
.sym 3562 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 3564 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 3566 rx_fifo.wr_addr[6]
.sym 3568 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 3570 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 3573 rx_fifo.wr_addr[7]
.sym 3574 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 3576 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 3579 rx_fifo.wr_addr[8]
.sym 3580 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 3584 rx_fifo.wr_addr_gray[3]
.sym 3585 rx_fifo.wr_addr[2]
.sym 3586 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 3587 rx_fifo.wr_addr[4]
.sym 3588 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 3589 rx_fifo.wr_addr[3]
.sym 3590 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 3591 rx_fifo.wr_addr[5]
.sym 3598 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 3604 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 3606 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 3610 rx_fifo.wr_addr[7]
.sym 3611 rx_fifo.full_o_SB_LUT4_I3_I1[7]
.sym 3612 rx_fifo.rd_addr_gray_wr_r[5]
.sym 3613 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 3614 rx_fifo.wr_addr[0]
.sym 3615 rx_fifo.full_o_SB_LUT4_I3_I1[1]
.sym 3616 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 3618 rx_fifo.wr_addr[8]
.sym 3619 rx_fifo.wr_addr[2]
.sym 3623 w_rx_fifo_pulled_data[11]
.sym 3632 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 3639 rx_fifo.full_o_SB_LUT4_I3_I1[2]
.sym 3640 rx_fifo.rd_addr_gray[5]
.sym 3641 rx_fifo.full_o_SB_LUT4_I3_I1[4]
.sym 3644 rx_fifo.rd_addr_gray[4]
.sym 3648 rx_fifo.full_o_SB_LUT4_I3_I1[3]
.sym 3650 rx_fifo.full_o_SB_LUT4_I3_I1[5]
.sym 3652 rx_fifo.rd_addr_gray_wr[4]
.sym 3653 rx_fifo.wr_addr[9]
.sym 3665 rx_fifo.rd_addr_gray_wr[5]
.sym 3672 rx_fifo.wr_addr[9]
.sym 3673 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 3677 rx_fifo.full_o_SB_LUT4_I3_I1[3]
.sym 3679 rx_fifo.full_o_SB_LUT4_I3_I1[2]
.sym 3682 rx_fifo.full_o_SB_LUT4_I3_I1[4]
.sym 3684 rx_fifo.full_o_SB_LUT4_I3_I1[5]
.sym 3691 rx_fifo.rd_addr_gray_wr[4]
.sym 3697 rx_fifo.rd_addr_gray[5]
.sym 3701 rx_fifo.full_o_SB_LUT4_I3_I1[4]
.sym 3703 rx_fifo.full_o_SB_LUT4_I3_I1[3]
.sym 3707 rx_fifo.rd_addr_gray_wr[5]
.sym 3714 rx_fifo.rd_addr_gray[4]
.sym 3717 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 3719 rx_fifo.wr_addr[9]
.sym 3720 rx_fifo.wr_addr[6]
.sym 3721 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 3723 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 3724 rx_fifo.wr_addr_gray[4]
.sym 3725 rx_fifo.wr_addr_gray[5]
.sym 3726 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 3733 w_rx_fifo_push
.sym 3734 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 3735 w_rx_fifo_pulled_data[2]
.sym 3736 rx_fifo.rd_addr_gray[5]
.sym 3738 rx_fifo.wr_addr_gray[3]
.sym 3739 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 3740 rx_fifo.rd_addr_gray[4]
.sym 3742 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 3745 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 3760 i_smi_a2$SB_IO_IN
.sym 3773 rx_fifo.wr_addr[2]
.sym 3775 rx_fifo.wr_addr[4]
.sym 3776 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 3779 rx_fifo.wr_addr[5]
.sym 3783 rx_fifo.wr_addr[0]
.sym 3785 rx_fifo.wr_addr[3]
.sym 3789 rx_fifo.wr_addr[6]
.sym 3794 rx_fifo.wr_addr[7]
.sym 3804 $nextpnr_ICESTORM_LC_0$O
.sym 3807 rx_fifo.wr_addr[0]
.sym 3810 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 3812 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 3814 rx_fifo.wr_addr[0]
.sym 3816 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 3818 rx_fifo.wr_addr[2]
.sym 3820 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 3822 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 3824 rx_fifo.wr_addr[3]
.sym 3826 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 3828 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 3830 rx_fifo.wr_addr[4]
.sym 3832 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 3834 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 3837 rx_fifo.wr_addr[5]
.sym 3838 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 3840 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 3842 rx_fifo.wr_addr[6]
.sym 3844 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 3846 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 3848 rx_fifo.wr_addr[7]
.sym 3850 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 3854 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 3855 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 3856 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 3857 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 3858 rx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 3859 rx_fifo.rd_addr_gray_wr_r[7]
.sym 3861 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 3867 rx_fifo.wr_addr_gray[5]
.sym 3880 rx_fifo.wr_addr[8]
.sym 3882 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 3902 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 3912 rx_fifo.wr_addr[8]
.sym 3915 rx_fifo.wr_addr[9]
.sym 3918 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 3920 rx_fifo.full_o_SB_LUT4_I3_I1[5]
.sym 3921 rx_fifo.full_o_SB_LUT4_I3_I1[6]
.sym 3926 rx_fifo.wr_addr[0]
.sym 3931 rx_fifo.full_o_SB_LUT4_I3_I1[8]
.sym 3939 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[9]
.sym 3941 rx_fifo.wr_addr[8]
.sym 3943 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 3946 rx_fifo.wr_addr[9]
.sym 3949 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[9]
.sym 3953 rx_fifo.full_o_SB_LUT4_I3_I1[6]
.sym 3954 rx_fifo.full_o_SB_LUT4_I3_I1[5]
.sym 3960 rx_fifo.wr_addr[0]
.sym 3970 rx_fifo.full_o_SB_LUT4_I3_I1[8]
.sym 3986 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 3987 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 3988 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 3991 rx_fifo.wr_addr_gray[6]
.sym 3992 rx_fifo.wr_addr_gray[7]
.sym 3994 rx_fifo.wr_addr_gray[0]
.sym 3996 rx_fifo.wr_addr_gray[8]
.sym 4003 rx_fifo.wr_addr[8]
.sym 4004 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 4005 rx_fifo.full_o_SB_LUT4_I3_I1[9]
.sym 4006 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 4008 rx_fifo.rd_addr_gray_wr_r[8]
.sym 4009 rx_fifo.wr_addr[0]
.sym 4010 i_rst_b$SB_IO_IN
.sym 4014 w_rx_fifo_push
.sym 4138 i_smi_a2$SB_IO_IN
.sym 4148 w_rx_fifo_pulled_data[11]
.sym 4149 rx_fifo.wr_addr_gray[8]
.sym 4163 rx_fifo.full_o_SB_LUT4_I3_O[0]
.sym 4238 w_rx_fifo_pulled_data[12]
.sym 4242 w_rx_fifo_pulled_data[14]
.sym 4249 w_rx_09_fifo_data[19]
.sym 4260 w_rx_09_fifo_data[2]
.sym 4281 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 4296 w_rx_fifo_pulled_data[12]
.sym 4344 w_rx_fifo_pulled_data[12]
.sym 4358 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 4359 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 4360 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 4366 w_rx_fifo_pulled_data[13]
.sym 4370 w_rx_fifo_pulled_data[15]
.sym 4377 rx_fifo.wr_addr[8]
.sym 4378 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 4379 rx_fifo.wr_addr[3]
.sym 4381 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 4383 rx_fifo.wr_addr[2]
.sym 4391 rx_fifo.wr_addr[4]
.sym 4405 rx_fifo.wr_addr[6]
.sym 4410 w_rx_09_fifo_data[17]
.sym 4411 $PACKER_VCC_NET
.sym 4413 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 4414 rx_fifo.wr_addr[9]
.sym 4415 w_rx_09_fifo_data[16]
.sym 4421 rx_fifo.wr_addr[3]
.sym 4422 w_rx_09_fifo_data[9]
.sym 4424 rx_fifo.wr_addr[5]
.sym 4426 w_rx_fifo_pulled_data[14]
.sym 4427 smi_ctrl_ins.r_fifo_pulled_data[12]
.sym 4430 rx_fifo.rd_addr[9]
.sym 4431 w_rx_fifo_pulled_data[13]
.sym 4442 w_rx_09_fifo_data[6]
.sym 4444 w_rx_09_fifo_data[10]
.sym 4446 w_rx_09_fifo_data[12]
.sym 4448 w_rx_09_fifo_data[14]
.sym 4450 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4452 w_rx_09_fifo_data[3]
.sym 4454 w_rx_09_fifo_data[13]
.sym 4467 w_rx_09_fifo_data[15]
.sym 4469 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 4471 w_rx_09_fifo_data[5]
.sym 4475 w_rx_09_fifo_data[15]
.sym 4478 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4481 w_rx_09_fifo_data[13]
.sym 4483 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4487 w_rx_09_fifo_data[14]
.sym 4490 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4493 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4494 w_rx_09_fifo_data[5]
.sym 4500 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4501 w_rx_09_fifo_data[10]
.sym 4505 w_rx_09_fifo_data[3]
.sym 4507 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4511 w_rx_09_fifo_data[12]
.sym 4514 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4517 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4518 w_rx_09_fifo_data[6]
.sym 4521 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 4522 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 4523 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 4525 w_rx_fifo_pulled_data[4]
.sym 4529 w_rx_fifo_pulled_data[6]
.sym 4534 rx_fifo.wr_addr[2]
.sym 4536 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4539 rx_fifo.rd_addr[8]
.sym 4540 w_rx_09_fifo_data[15]
.sym 4545 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 4546 w_rx_09_fifo_data[12]
.sym 4548 rx_fifo.wr_addr[7]
.sym 4551 rx_fifo.wr_addr[2]
.sym 4552 w_rx_24_fifo_data[7]
.sym 4554 rx_fifo.wr_addr[4]
.sym 4557 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4558 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 4566 w_rx_09_fifo_data[2]
.sym 4568 w_rx_09_fifo_data[7]
.sym 4573 w_rx_09_fifo_data[17]
.sym 4576 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 4577 w_rx_09_fifo_data[19]
.sym 4584 w_rx_09_fifo_data[4]
.sym 4587 w_rx_09_fifo_data[0]
.sym 4588 w_rx_09_fifo_data[9]
.sym 4590 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4592 w_rx_09_fifo_data[1]
.sym 4594 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4598 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4599 w_rx_09_fifo_data[4]
.sym 4605 w_rx_09_fifo_data[0]
.sym 4607 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4610 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4612 w_rx_09_fifo_data[1]
.sym 4616 w_rx_09_fifo_data[2]
.sym 4617 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4622 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4625 w_rx_09_fifo_data[17]
.sym 4629 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4630 w_rx_09_fifo_data[19]
.sym 4634 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4637 w_rx_09_fifo_data[9]
.sym 4640 w_rx_09_fifo_data[7]
.sym 4641 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4644 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 4645 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 4646 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 4648 w_rx_fifo_pulled_data[5]
.sym 4652 w_rx_fifo_pulled_data[7]
.sym 4656 rx_fifo.wr_addr[7]
.sym 4657 rx_fifo.wr_addr[7]
.sym 4658 rx_fifo.rd_addr_gray_wr[6]
.sym 4659 w_rx_09_fifo_data[6]
.sym 4661 rx_fifo.wr_addr[8]
.sym 4663 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 4664 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 4665 rx_fifo.wr_addr[0]
.sym 4667 w_rx_09_fifo_data[4]
.sym 4668 w_smi_data_output[7]
.sym 4672 w_rx_09_fifo_data[3]
.sym 4673 rx_fifo.rd_addr[8]
.sym 4674 rx_fifo.rd_data_o[29]
.sym 4675 rx_fifo.wr_addr[2]
.sym 4677 rx_fifo.wr_addr[6]
.sym 4678 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 4679 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 4681 rx_fifo.wr_addr[6]
.sym 4682 rx_fifo.rd_data_o[31]
.sym 4689 rx_fifo.rd_data_o[31]
.sym 4692 smi_ctrl_ins.r_fifo_pulled_data[28]
.sym 4694 w_rx_09_fifo_data[7]
.sym 4697 channel
.sym 4698 rx_fifo.rd_data_o[29]
.sym 4702 smi_ctrl_ins.r_fifo_pulled_data[12]
.sym 4703 w_rx_fifo_pulled_data[14]
.sym 4705 rx_fifo.rd_data_o[28]
.sym 4706 smi_ctrl_ins.int_cnt_rx[3]
.sym 4709 rx_fifo.rd_data_o[30]
.sym 4712 w_rx_24_fifo_data[7]
.sym 4714 smi_ctrl_ins.int_cnt_rx[4]
.sym 4715 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 4717 w_rx_fifo_pulled_data[7]
.sym 4723 w_rx_fifo_pulled_data[7]
.sym 4728 channel
.sym 4729 w_rx_24_fifo_data[7]
.sym 4730 w_rx_09_fifo_data[7]
.sym 4733 smi_ctrl_ins.r_fifo_pulled_data[28]
.sym 4734 smi_ctrl_ins.int_cnt_rx[4]
.sym 4735 smi_ctrl_ins.int_cnt_rx[3]
.sym 4736 smi_ctrl_ins.r_fifo_pulled_data[12]
.sym 4740 w_rx_fifo_pulled_data[14]
.sym 4748 rx_fifo.rd_data_o[28]
.sym 4751 rx_fifo.rd_data_o[29]
.sym 4758 rx_fifo.rd_data_o[31]
.sym 4765 rx_fifo.rd_data_o[30]
.sym 4767 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 4768 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 4769 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 4771 rx_fifo.rd_data_o[28]
.sym 4775 rx_fifo.rd_data_o[30]
.sym 4779 w_rx_24_fifo_data[9]
.sym 4786 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 4788 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[3]
.sym 4789 w_smi_data_input[0]
.sym 4790 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[3]
.sym 4793 rx_fifo.rd_addr[7]
.sym 4795 w_rx_09_fifo_data[17]
.sym 4796 w_rx_09_fifo_data[26]
.sym 4797 w_rx_fifo_pulled_data[24]
.sym 4798 channel
.sym 4799 rx_fifo.wr_addr[9]
.sym 4801 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 4802 $PACKER_VCC_NET
.sym 4803 w_rx_09_fifo_data[16]
.sym 4804 w_rx_fifo_pulled_data[8]
.sym 4812 w_rx_09_fifo_data[16]
.sym 4814 smi_ctrl_ins.r_fifo_pulled_data[14]
.sym 4816 smi_ctrl_ins.int_cnt_rx[3]
.sym 4819 w_rx_09_fifo_data[24]
.sym 4820 smi_ctrl_ins.int_cnt_rx[4]
.sym 4821 w_rx_09_fifo_data[22]
.sym 4822 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 4824 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4826 smi_ctrl_ins.r_fifo_pulled_data[30]
.sym 4827 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4838 w_rx_09_fifo_data[28]
.sym 4839 w_rx_09_fifo_data[18]
.sym 4840 w_rx_09_fifo_data[26]
.sym 4842 w_rx_09_fifo_data[20]
.sym 4844 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4845 w_rx_09_fifo_data[22]
.sym 4850 smi_ctrl_ins.int_cnt_rx[3]
.sym 4851 smi_ctrl_ins.int_cnt_rx[4]
.sym 4852 smi_ctrl_ins.r_fifo_pulled_data[14]
.sym 4853 smi_ctrl_ins.r_fifo_pulled_data[30]
.sym 4856 w_rx_09_fifo_data[20]
.sym 4858 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4863 w_rx_09_fifo_data[26]
.sym 4865 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4868 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4869 w_rx_09_fifo_data[16]
.sym 4874 w_rx_09_fifo_data[24]
.sym 4875 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4880 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4882 w_rx_09_fifo_data[28]
.sym 4888 w_rx_09_fifo_data[18]
.sym 4889 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 4890 w_lvds_rx_09_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 4891 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 4892 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 4894 rx_fifo.rd_data_o[29]
.sym 4898 rx_fifo.rd_data_o[31]
.sym 4904 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 4906 $PACKER_VCC_NET
.sym 4907 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 4908 rx_fifo.wr_addr[8]
.sym 4910 rx_fifo.wr_addr[3]
.sym 4913 w_rx_09_fifo_data[28]
.sym 4915 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 4917 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[3]
.sym 4918 rx_fifo.wr_addr[3]
.sym 4919 smi_ctrl_ins.int_cnt_rx[3]
.sym 4920 rx_fifo.wr_addr[5]
.sym 4922 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[1]
.sym 4923 w_rx_fifo_data[18]
.sym 4926 rx_fifo.rd_addr[9]
.sym 4927 w_rx_fifo_pulled_data[9]
.sym 4928 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[1]
.sym 4935 smi_ctrl_ins.int_cnt_rx[4]
.sym 4938 w_rx_09_fifo_data[18]
.sym 4939 smi_ctrl_ins.int_cnt_rx[3]
.sym 4940 smi_ctrl_ins.r_fifo_pulled_data[24]
.sym 4943 smi_ctrl_ins.r_fifo_pulled_data[8]
.sym 4947 w_rx_24_fifo_data[18]
.sym 4953 lvds_rx_09_inst.o_fifo_data[31]
.sym 4954 w_rx_24_fifo_data[31]
.sym 4956 w_rx_09_fifo_data[29]
.sym 4958 channel
.sym 4961 w_rx_24_fifo_data[29]
.sym 4973 smi_ctrl_ins.int_cnt_rx[4]
.sym 4975 smi_ctrl_ins.int_cnt_rx[3]
.sym 4985 channel
.sym 4986 w_rx_24_fifo_data[29]
.sym 4988 w_rx_09_fifo_data[29]
.sym 4991 smi_ctrl_ins.r_fifo_pulled_data[24]
.sym 4992 smi_ctrl_ins.int_cnt_rx[4]
.sym 4993 smi_ctrl_ins.r_fifo_pulled_data[8]
.sym 4994 smi_ctrl_ins.int_cnt_rx[3]
.sym 4999 smi_ctrl_ins.int_cnt_rx[3]
.sym 5003 w_rx_24_fifo_data[31]
.sym 5004 lvds_rx_09_inst.o_fifo_data[31]
.sym 5006 channel
.sym 5010 w_rx_24_fifo_data[18]
.sym 5011 channel
.sym 5012 w_rx_09_fifo_data[18]
.sym 5014 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 5015 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 5017 w_rx_fifo_pulled_data[16]
.sym 5021 w_rx_fifo_pulled_data[18]
.sym 5025 tx_fifo.rd_addr[2]
.sym 5026 rx_fifo.rd_addr_gray_wr[1]
.sym 5029 rx_fifo.rd_addr[7]
.sym 5030 smi_ctrl_ins.int_cnt_rx[3]
.sym 5031 tx_fifo.rd_addr[2]
.sym 5035 rx_fifo.rd_addr[8]
.sym 5037 w_rx_09_fifo_data[30]
.sym 5040 rx_fifo.wr_addr[7]
.sym 5041 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5042 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 5043 w_rx_fifo_pulled_data[20]
.sym 5044 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 5046 rx_fifo.wr_addr[4]
.sym 5047 w_rx_24_fifo_data[29]
.sym 5048 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 5049 $PACKER_VCC_NET
.sym 5050 rx_fifo.wr_addr[2]
.sym 5051 w_rx_fifo_pulled_data[22]
.sym 5059 w_rx_fifo_pulled_data[20]
.sym 5061 w_rx_24_fifo_data[19]
.sym 5062 smi_ctrl_ins.int_cnt_rx[3]
.sym 5064 smi_ctrl_ins.r_fifo_pulled_data[9]
.sym 5066 smi_ctrl_ins.int_cnt_rx[4]
.sym 5067 w_rx_fifo_pulled_data[24]
.sym 5068 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 5073 w_rx_09_fifo_data[19]
.sym 5075 w_rx_fifo_pulled_data[22]
.sym 5076 w_rx_fifo_pulled_data[8]
.sym 5078 w_rx_fifo_pulled_data[19]
.sym 5079 smi_ctrl_ins.r_fifo_pulled_data[25]
.sym 5085 channel
.sym 5087 w_rx_fifo_pulled_data[9]
.sym 5091 w_rx_fifo_pulled_data[19]
.sym 5098 w_rx_fifo_pulled_data[8]
.sym 5102 w_rx_24_fifo_data[19]
.sym 5104 w_rx_09_fifo_data[19]
.sym 5105 channel
.sym 5111 w_rx_fifo_pulled_data[20]
.sym 5114 smi_ctrl_ins.int_cnt_rx[4]
.sym 5115 smi_ctrl_ins.r_fifo_pulled_data[9]
.sym 5116 smi_ctrl_ins.r_fifo_pulled_data[25]
.sym 5117 smi_ctrl_ins.int_cnt_rx[3]
.sym 5121 w_rx_fifo_pulled_data[22]
.sym 5127 w_rx_fifo_pulled_data[24]
.sym 5134 w_rx_fifo_pulled_data[9]
.sym 5136 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 5137 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 5138 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 5140 w_rx_fifo_pulled_data[17]
.sym 5144 w_rx_fifo_pulled_data[19]
.sym 5147 w_rx_24_fifo_data[22]
.sym 5152 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 5155 rx_fifo.wr_addr[8]
.sym 5156 rx_fifo.wr_addr[0]
.sym 5159 w_rx_09_fifo_data[20]
.sym 5163 w_rx_fifo_data[3]
.sym 5165 w_rx_fifo_data[23]
.sym 5167 w_rx_fifo_data[1]
.sym 5168 rx_fifo.rd_addr[8]
.sym 5169 rx_fifo.rd_addr[8]
.sym 5170 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 5171 rx_fifo.wr_addr[2]
.sym 5173 rx_fifo.wr_addr[6]
.sym 5180 w_rx_09_fifo_data[23]
.sym 5187 channel
.sym 5191 w_rx_24_fifo_data[23]
.sym 5201 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 5202 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5203 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5207 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 5243 channel
.sym 5244 w_rx_09_fifo_data[23]
.sym 5246 w_rx_24_fifo_data[23]
.sym 5250 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 5251 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5252 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5255 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5257 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 5258 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5259 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 5260 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 5261 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 5263 w_rx_fifo_pulled_data[20]
.sym 5267 w_rx_fifo_pulled_data[22]
.sym 5272 rx_fifo.rd_addr_gray_wr_r[7]
.sym 5275 w_rx_24_fifo_data[19]
.sym 5277 w_rx_24_fifo_data[31]
.sym 5278 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 5279 w_rx_24_fifo_data[23]
.sym 5282 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 5283 rx_fifo.rd_addr[9]
.sym 5285 rx_fifo.rd_addr[7]
.sym 5286 w_rx_fifo_data[20]
.sym 5288 w_rx_fifo_data[24]
.sym 5289 w_rx_fifo_pulled_data[24]
.sym 5290 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 5291 rx_fifo.wr_addr[9]
.sym 5293 spi_if_ins.w_rx_data[6]
.sym 5294 channel
.sym 5295 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5296 w_rx_09_fifo_data[26]
.sym 5297 w_rx_fifo_pulled_data[10]
.sym 5304 w_rx_24_fifo_data[10]
.sym 5305 channel
.sym 5307 rx_fifo.rd_addr_gray[2]
.sym 5309 rx_fifo.rd_addr_gray[1]
.sym 5314 w_rx_09_fifo_data[10]
.sym 5316 rx_fifo.rd_addr_gray_wr[2]
.sym 5331 rx_fifo.rd_addr_gray[6]
.sym 5336 rx_fifo.rd_addr_gray_wr[2]
.sym 5345 rx_fifo.rd_addr_gray[1]
.sym 5354 w_rx_24_fifo_data[10]
.sym 5355 channel
.sym 5357 w_rx_09_fifo_data[10]
.sym 5369 rx_fifo.rd_addr_gray[2]
.sym 5373 rx_fifo.rd_addr_gray[6]
.sym 5383 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 5386 w_rx_fifo_pulled_data[21]
.sym 5390 w_rx_fifo_pulled_data[23]
.sym 5397 rx_fifo.rd_addr_gray_wr_r[2]
.sym 5398 w_rx_24_fifo_data[10]
.sym 5401 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 5402 rx_fifo.wr_addr[3]
.sym 5403 rx_fifo.rd_addr_gray[2]
.sym 5405 rx_fifo.wr_addr[8]
.sym 5409 w_cs[3]
.sym 5410 w_rx_fifo_data[8]
.sym 5411 w_cs[1]
.sym 5412 rx_fifo.rd_data_o[25]
.sym 5413 w_rx_fifo_data[25]
.sym 5415 w_cs[2]
.sym 5416 rx_fifo.wr_addr[5]
.sym 5417 rx_fifo.wr_addr[3]
.sym 5418 rx_fifo.rd_addr[9]
.sym 5420 rx_fifo.rd_data_o[27]
.sym 5430 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 5437 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 5439 spi_if_ins.w_rx_data[5]
.sym 5442 w_rx_24_fifo_data[1]
.sym 5445 w_rx_09_fifo_data[1]
.sym 5448 w_rx_24_fifo_data[0]
.sym 5453 spi_if_ins.w_rx_data[6]
.sym 5454 channel
.sym 5456 w_rx_09_fifo_data[0]
.sym 5471 w_rx_24_fifo_data[1]
.sym 5472 w_rx_09_fifo_data[1]
.sym 5474 channel
.sym 5477 channel
.sym 5478 w_rx_24_fifo_data[0]
.sym 5479 w_rx_09_fifo_data[0]
.sym 5483 spi_if_ins.w_rx_data[5]
.sym 5485 spi_if_ins.w_rx_data[6]
.sym 5490 spi_if_ins.w_rx_data[5]
.sym 5492 spi_if_ins.w_rx_data[6]
.sym 5502 spi_if_ins.w_rx_data[5]
.sym 5504 spi_if_ins.w_rx_data[6]
.sym 5505 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 5506 r_counter_$glb_clk
.sym 5507 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 5509 w_rx_fifo_pulled_data[24]
.sym 5513 rx_fifo.rd_data_o[26]
.sym 5518 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 5521 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 5522 w_cs[1]
.sym 5523 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 5525 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 5526 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 5527 rx_fifo.rd_addr[7]
.sym 5530 w_cs[3]
.sym 5532 $PACKER_VCC_NET
.sym 5534 rx_fifo.wr_addr[2]
.sym 5535 w_rx_fifo_data[0]
.sym 5536 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 5537 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 5538 rx_fifo.wr_addr[4]
.sym 5539 w_cs[1]
.sym 5540 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 5541 w_rx_fifo_data[10]
.sym 5542 w_rx_fifo_data[2]
.sym 5543 rx_fifo.wr_addr[7]
.sym 5549 w_rx_24_fifo_data[27]
.sym 5550 w_rx_09_fifo_data[27]
.sym 5551 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 5552 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5553 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 5554 spi_if_ins.w_rx_data[6]
.sym 5555 w_rx_24_fifo_data[8]
.sym 5556 w_rx_09_fifo_data[8]
.sym 5557 spi_if_ins.w_rx_data[5]
.sym 5558 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 5560 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 5561 channel
.sym 5562 w_rx_24_fifo_data[2]
.sym 5563 w_rx_fifo_full
.sym 5564 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 5565 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5566 w_lvds_rx_24_d0
.sym 5567 rx_fifo.rd_addr_gray_wr_r[7]
.sym 5570 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 5571 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 5572 w_lvds_rx_24_d1
.sym 5575 w_rx_09_fifo_data[2]
.sym 5580 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 5582 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 5583 w_rx_fifo_full
.sym 5584 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5585 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5588 channel
.sym 5589 w_rx_24_fifo_data[2]
.sym 5590 w_rx_09_fifo_data[2]
.sym 5594 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 5595 w_lvds_rx_24_d0
.sym 5596 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 5597 w_lvds_rx_24_d1
.sym 5600 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 5601 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 5603 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 5607 w_rx_09_fifo_data[27]
.sym 5608 w_rx_24_fifo_data[27]
.sym 5609 channel
.sym 5613 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 5615 rx_fifo.rd_addr_gray_wr_r[7]
.sym 5619 w_rx_09_fifo_data[8]
.sym 5620 w_rx_24_fifo_data[8]
.sym 5621 channel
.sym 5624 spi_if_ins.w_rx_data[6]
.sym 5626 spi_if_ins.w_rx_data[5]
.sym 5628 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 5629 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 5630 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 5632 rx_fifo.rd_data_o[25]
.sym 5636 rx_fifo.rd_data_o[27]
.sym 5643 w_rx_24_fifo_data[27]
.sym 5648 rx_fifo.wr_addr[2]
.sym 5649 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 5651 w_rx_24_fifo_data[8]
.sym 5652 rx_fifo.wr_addr[0]
.sym 5653 spi_if_ins.w_rx_data[5]
.sym 5655 w_rx_fifo_data[1]
.sym 5656 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 5657 rx_fifo.wr_addr[6]
.sym 5658 rx_fifo.rd_addr[8]
.sym 5659 rx_fifo.rd_addr_gray_wr_r[3]
.sym 5660 w_rx_fifo_data[3]
.sym 5662 rx_fifo.wr_addr[2]
.sym 5664 rx_fifo.rd_addr[8]
.sym 5677 rx_fifo.rd_addr_gray_wr_r[2]
.sym 5683 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 5684 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 5685 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 5688 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 5689 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 5690 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 5691 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 5692 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 5694 rx_fifo.rd_addr_gray_wr_r[5]
.sym 5695 rx_fifo.full_o_SB_LUT4_I3_I1[7]
.sym 5697 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 5705 rx_fifo.rd_addr_gray_wr_r[5]
.sym 5706 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 5712 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 5717 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 5718 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 5719 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 5725 rx_fifo.full_o_SB_LUT4_I3_I1[7]
.sym 5729 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 5735 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 5736 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 5737 rx_fifo.rd_addr_gray_wr_r[2]
.sym 5738 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 5751 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 5752 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 5753 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 5755 w_rx_fifo_pulled_data[0]
.sym 5759 w_rx_fifo_pulled_data[2]
.sym 5762 spi_if_ins.o_cs_SB_LUT4_I0_3_O[1]
.sym 5767 rx_fifo.rd_addr_gray[6]
.sym 5770 rx_fifo.wr_addr_gray[2]
.sym 5771 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 5776 rx_fifo.wr_addr_gray[1]
.sym 5778 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 5780 rx_fifo.wr_addr[3]
.sym 5781 rx_fifo.wr_addr[7]
.sym 5783 rx_fifo.wr_addr[9]
.sym 5788 rx_fifo.wr_addr[2]
.sym 5789 w_rx_fifo_pulled_data[10]
.sym 5800 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 5807 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 5808 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 5809 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 5810 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 5812 rx_fifo.full_o_SB_LUT4_I3_I1[1]
.sym 5813 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 5815 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 5819 rx_fifo.rd_addr_gray_wr_r[3]
.sym 5821 rx_fifo.full_o_SB_LUT4_I3_I1[2]
.sym 5822 rx_fifo.full_o_SB_LUT4_I3_I1[3]
.sym 5823 rx_fifo.full_o_SB_LUT4_I3_I1[4]
.sym 5824 rx_fifo.full_o_SB_LUT4_I3_I1[5]
.sym 5830 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 5836 rx_fifo.full_o_SB_LUT4_I3_I1[2]
.sym 5841 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 5842 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 5843 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 5848 rx_fifo.full_o_SB_LUT4_I3_I1[4]
.sym 5855 rx_fifo.full_o_SB_LUT4_I3_I1[1]
.sym 5861 rx_fifo.full_o_SB_LUT4_I3_I1[3]
.sym 5864 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 5865 rx_fifo.rd_addr_gray_wr_r[3]
.sym 5866 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 5867 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 5873 rx_fifo.full_o_SB_LUT4_I3_I1[5]
.sym 5874 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 5875 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 5876 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 5878 w_rx_fifo_pulled_data[1]
.sym 5882 w_rx_fifo_pulled_data[3]
.sym 5889 $PACKER_VCC_NET
.sym 5892 w_cs[3]
.sym 5894 rx_fifo.wr_addr[8]
.sym 5896 w_cs[2]
.sym 5898 $PACKER_VCC_NET
.sym 5900 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 5903 w_rx_fifo_data[8]
.sym 5904 rx_fifo.wr_addr[4]
.sym 5906 rx_fifo.rd_addr[7]
.sym 5908 rx_fifo.wr_addr[3]
.sym 5910 rx_fifo.rd_addr[9]
.sym 5912 rx_fifo.wr_addr[5]
.sym 5920 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 5921 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 5926 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 5927 rx_fifo.full_o_SB_LUT4_I3_I1[1]
.sym 5928 rx_fifo.full_o_SB_LUT4_I3_I1[2]
.sym 5931 rx_fifo.rd_addr_gray_wr_r[7]
.sym 5932 rx_fifo.full_o_SB_LUT4_I3_I1[6]
.sym 5933 rx_fifo.full_o_SB_LUT4_I3_I1[7]
.sym 5936 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 5943 rx_fifo.full_o_SB_LUT4_I3_I1[9]
.sym 5944 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 5945 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 5951 rx_fifo.full_o_SB_LUT4_I3_I1[9]
.sym 5959 rx_fifo.full_o_SB_LUT4_I3_I1[6]
.sym 5963 rx_fifo.full_o_SB_LUT4_I3_I1[1]
.sym 5964 rx_fifo.full_o_SB_LUT4_I3_I1[2]
.sym 5975 rx_fifo.full_o_SB_LUT4_I3_I1[7]
.sym 5978 rx_fifo.full_o_SB_LUT4_I3_I1[6]
.sym 5982 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 5988 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 5993 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 5994 rx_fifo.rd_addr_gray_wr_r[7]
.sym 5995 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 5996 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 5997 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 5998 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 5999 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 6001 w_rx_fifo_pulled_data[8]
.sym 6005 w_rx_fifo_pulled_data[10]
.sym 6012 w_rx_fifo_push
.sym 6014 rx_fifo.wr_addr_gray[4]
.sym 6015 rx_fifo.rd_addr[7]
.sym 6018 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 6021 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 6032 $PACKER_VCC_NET
.sym 6033 w_rx_fifo_data[10]
.sym 6041 rx_fifo.full_o_SB_LUT4_I3_I1[8]
.sym 6042 rx_fifo.rd_addr_gray_wr[7]
.sym 6043 i_rst_b$SB_IO_IN
.sym 6049 rx_fifo.rd_addr_gray_wr_r[8]
.sym 6050 rx_fifo.full_o_SB_LUT4_I3_I1[9]
.sym 6051 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 6054 rx_fifo.rd_addr_gray_wr_r[5]
.sym 6057 rx_fifo.rd_addr_gray_wr[6]
.sym 6062 w_rx_fifo_push
.sym 6066 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 6071 rx_fifo.rd_addr_gray_wr[1]
.sym 6072 rx_fifo.full_o_SB_LUT4_I3_I1[7]
.sym 6074 rx_fifo.full_o_SB_LUT4_I3_I1[8]
.sym 6076 rx_fifo.full_o_SB_LUT4_I3_I1[7]
.sym 6081 rx_fifo.full_o_SB_LUT4_I3_I1[8]
.sym 6083 rx_fifo.full_o_SB_LUT4_I3_I1[9]
.sym 6086 rx_fifo.rd_addr_gray_wr[6]
.sym 6094 rx_fifo.rd_addr_gray_wr[1]
.sym 6098 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 6099 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 6100 rx_fifo.rd_addr_gray_wr_r[5]
.sym 6101 rx_fifo.rd_addr_gray_wr_r[8]
.sym 6106 rx_fifo.rd_addr_gray_wr[7]
.sym 6116 w_rx_fifo_push
.sym 6119 i_rst_b$SB_IO_IN
.sym 6121 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 6124 w_rx_fifo_pulled_data[9]
.sym 6128 w_rx_fifo_pulled_data[11]
.sym 6135 rx_fifo.full_o_SB_LUT4_I3_O[0]
.sym 6143 rx_fifo.full_o_SB_LUT4_I3_I1[1]
.sym 6145 rx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 6146 rx_fifo.rd_addr_gray_wr[7]
.sym 6149 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 6152 rx_fifo.rd_addr[8]
.sym 6164 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 6165 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 6172 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 6175 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 6183 rx_fifo.full_o_SB_LUT4_I3_O[0]
.sym 6211 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 6215 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 6227 rx_fifo.full_o_SB_LUT4_I3_O[0]
.sym 6241 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 6243 rx_fifo.wr_en_i_SB_LUT4_I2_O
.sym 6244 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 6245 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 6256 rx_fifo.wr_addr_gray[0]
.sym 6260 rx_fifo.wr_addr_gray[6]
.sym 6262 rx_fifo.wr_addr_gray[7]
.sym 6264 o_shdn_tx_lna$SB_IO_OUT
.sym 6281 o_shdn_tx_lna$SB_IO_OUT
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6307 o_shdn_tx_lna$SB_IO_OUT
.sym 6380 w_smi_data_input[7]
.sym 6386 w_rx_fifo_data[12]
.sym 6388 rx_fifo.wr_addr[4]
.sym 6390 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 6393 rx_fifo.wr_addr[3]
.sym 6395 rx_fifo.wr_addr[2]
.sym 6399 rx_fifo.wr_addr[8]
.sym 6400 rx_fifo.wr_addr[7]
.sym 6401 rx_fifo.wr_addr[6]
.sym 6405 rx_fifo.wr_addr[0]
.sym 6406 w_rx_fifo_data[14]
.sym 6409 rx_fifo.wr_addr[9]
.sym 6410 rx_fifo.wr_addr[5]
.sym 6413 w_rx_fifo_push
.sym 6415 $PACKER_VCC_NET
.sym 6418 w_smi_data_input[6]
.sym 6423 w_rx_fifo_data[13]
.sym 6424 w_tx_fifo_data[14]
.sym 6425 w_rx_fifo_data[12]
.sym 6426 w_rx_fifo_data[14]
.sym 6427 w_rx_fifo_data[15]
.sym 6429 w_tx_fifo_data[26]
.sym 6438 rx_fifo.wr_addr[2]
.sym 6439 rx_fifo.wr_addr[3]
.sym 6441 rx_fifo.wr_addr[4]
.sym 6442 rx_fifo.wr_addr[5]
.sym 6443 rx_fifo.wr_addr[6]
.sym 6444 rx_fifo.wr_addr[7]
.sym 6445 rx_fifo.wr_addr[8]
.sym 6446 rx_fifo.wr_addr[9]
.sym 6447 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 6448 rx_fifo.wr_addr[0]
.sym 6449 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 6450 w_rx_fifo_push
.sym 6452 w_rx_fifo_data[12]
.sym 6456 w_rx_fifo_data[14]
.sym 6459 $PACKER_VCC_NET
.sym 6468 $PACKER_VCC_NET
.sym 6469 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_9_E
.sym 6472 rx_fifo.wr_addr[7]
.sym 6481 i_smi_a2$SB_IO_IN
.sym 6488 w_smi_data_output[6]
.sym 6493 rx_fifo.rd_addr[0]
.sym 6495 $PACKER_VCC_NET
.sym 6497 channel
.sym 6500 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 6502 w_smi_data_input[6]
.sym 6503 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 6505 w_rx_fifo_data[12]
.sym 6507 w_rx_24_fifo_data[12]
.sym 6508 w_rx_fifo_pull
.sym 6514 w_rx_fifo_push
.sym 6530 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 6532 $PACKER_VCC_NET
.sym 6534 rx_fifo.rd_addr[8]
.sym 6539 w_rx_fifo_pull
.sym 6542 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 6545 rx_fifo.rd_addr[7]
.sym 6546 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 6547 rx_fifo.rd_addr[9]
.sym 6549 rx_fifo.rd_addr[0]
.sym 6550 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 6553 w_rx_fifo_data[13]
.sym 6555 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 6556 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 6557 w_rx_fifo_data[15]
.sym 6560 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[0]
.sym 6561 w_rx_fifo_data[6]
.sym 6563 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[0]
.sym 6564 w_rx_fifo_data[4]
.sym 6565 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[0]
.sym 6567 w_rx_fifo_data[5]
.sym 6576 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 6577 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 6579 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 6580 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 6581 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 6582 rx_fifo.rd_addr[7]
.sym 6583 rx_fifo.rd_addr[8]
.sym 6584 rx_fifo.rd_addr[9]
.sym 6585 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 6586 rx_fifo.rd_addr[0]
.sym 6587 r_counter_$glb_clk
.sym 6588 w_rx_fifo_pull
.sym 6589 $PACKER_VCC_NET
.sym 6593 w_rx_fifo_data[15]
.sym 6597 w_rx_fifo_data[13]
.sym 6603 w_rx_24_fifo_data[15]
.sym 6608 $PACKER_VCC_NET
.sym 6618 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 6623 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 6624 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 6625 w_rx_fifo_data[28]
.sym 6631 rx_fifo.wr_addr[0]
.sym 6636 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 6638 rx_fifo.wr_addr[5]
.sym 6640 rx_fifo.wr_addr[7]
.sym 6642 rx_fifo.wr_addr[9]
.sym 6643 $PACKER_VCC_NET
.sym 6644 rx_fifo.wr_addr[3]
.sym 6645 rx_fifo.wr_addr[8]
.sym 6648 rx_fifo.wr_addr[2]
.sym 6650 w_rx_fifo_data[4]
.sym 6652 rx_fifo.wr_addr[6]
.sym 6655 w_rx_fifo_data[6]
.sym 6657 w_rx_fifo_push
.sym 6661 rx_fifo.wr_addr[4]
.sym 6662 w_rx_fifo_data[9]
.sym 6665 smi_ctrl_ins.r_fifo_pushed_data[18]
.sym 6678 rx_fifo.wr_addr[2]
.sym 6679 rx_fifo.wr_addr[3]
.sym 6681 rx_fifo.wr_addr[4]
.sym 6682 rx_fifo.wr_addr[5]
.sym 6683 rx_fifo.wr_addr[6]
.sym 6684 rx_fifo.wr_addr[7]
.sym 6685 rx_fifo.wr_addr[8]
.sym 6686 rx_fifo.wr_addr[9]
.sym 6687 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 6688 rx_fifo.wr_addr[0]
.sym 6689 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 6690 w_rx_fifo_push
.sym 6692 w_rx_fifo_data[4]
.sym 6696 w_rx_fifo_data[6]
.sym 6699 $PACKER_VCC_NET
.sym 6704 $PACKER_VCC_NET
.sym 6706 i_rst_b$SB_IO_IN
.sym 6710 rx_fifo.wr_addr[9]
.sym 6711 w_rx_24_fifo_data[4]
.sym 6717 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 6719 w_rx_09_fifo_data[5]
.sym 6722 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 6723 w_rx_fifo_push
.sym 6724 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[2]
.sym 6726 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 6732 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 6735 rx_fifo.rd_addr[9]
.sym 6738 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 6741 w_rx_fifo_data[7]
.sym 6743 w_rx_fifo_pull
.sym 6744 rx_fifo.rd_addr[7]
.sym 6747 w_rx_fifo_data[5]
.sym 6752 $PACKER_VCC_NET
.sym 6753 rx_fifo.rd_addr[0]
.sym 6754 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 6756 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 6759 rx_fifo.rd_addr[8]
.sym 6761 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 6762 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 6765 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 6766 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[2]
.sym 6767 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 6768 lvds_tx_inst.r_phase_count[2]
.sym 6769 w_rx_fifo_data[28]
.sym 6770 lvds_tx_inst.r_phase_count[3]
.sym 6771 w_rx_fifo_full
.sym 6780 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 6781 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 6783 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 6784 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 6785 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 6786 rx_fifo.rd_addr[7]
.sym 6787 rx_fifo.rd_addr[8]
.sym 6788 rx_fifo.rd_addr[9]
.sym 6789 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 6790 rx_fifo.rd_addr[0]
.sym 6791 r_counter_$glb_clk
.sym 6792 w_rx_fifo_pull
.sym 6793 $PACKER_VCC_NET
.sym 6797 w_rx_fifo_data[7]
.sym 6801 w_rx_fifo_data[5]
.sym 6804 w_rx_fifo_pulled_data[8]
.sym 6807 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[3]
.sym 6808 w_tx_fifo_data[4]
.sym 6810 w_rx_09_fifo_data[9]
.sym 6811 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[1]
.sym 6812 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[1]
.sym 6813 w_smi_data_input[3]
.sym 6816 smi_ctrl_ins.int_cnt_rx[3]
.sym 6818 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 6819 rx_fifo.rd_addr[0]
.sym 6823 channel
.sym 6824 w_rx_09_fifo_data[21]
.sym 6826 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 6827 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 6828 $PACKER_VCC_NET
.sym 6834 rx_fifo.wr_addr[2]
.sym 6835 rx_fifo.wr_addr[7]
.sym 6836 rx_fifo.wr_addr[6]
.sym 6838 $PACKER_VCC_NET
.sym 6840 rx_fifo.wr_addr[8]
.sym 6847 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 6848 rx_fifo.wr_addr[3]
.sym 6849 rx_fifo.wr_addr[4]
.sym 6852 w_rx_fifo_data[28]
.sym 6853 rx_fifo.wr_addr[0]
.sym 6857 rx_fifo.wr_addr[5]
.sym 6861 w_rx_fifo_push
.sym 6862 rx_fifo.wr_addr[9]
.sym 6863 w_rx_fifo_data[30]
.sym 6866 smi_ctrl_ins.r_fifo_pull
.sym 6868 smi_ctrl_ins.r_fifo_pull_1
.sym 6869 w_rx_fifo_pull
.sym 6870 w_rx_fifo_pull
.sym 6871 w_rx_fifo_data[30]
.sym 6872 w_rx_fifo_data[3]
.sym 6873 w_rx_fifo_empty
.sym 6882 rx_fifo.wr_addr[2]
.sym 6883 rx_fifo.wr_addr[3]
.sym 6885 rx_fifo.wr_addr[4]
.sym 6886 rx_fifo.wr_addr[5]
.sym 6887 rx_fifo.wr_addr[6]
.sym 6888 rx_fifo.wr_addr[7]
.sym 6889 rx_fifo.wr_addr[8]
.sym 6890 rx_fifo.wr_addr[9]
.sym 6891 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 6892 rx_fifo.wr_addr[0]
.sym 6893 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 6894 w_rx_fifo_push
.sym 6896 w_rx_fifo_data[28]
.sym 6900 w_rx_fifo_data[30]
.sym 6903 $PACKER_VCC_NET
.sym 6906 w_rx_fifo_pulled_data[9]
.sym 6908 w_rx_24_fifo_data[7]
.sym 6909 rx_fifo.wr_addr[7]
.sym 6912 $PACKER_VCC_NET
.sym 6915 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 6916 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 6917 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 6918 w_tx_fifo_pull
.sym 6921 w_rx_fifo_pull
.sym 6922 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 6924 w_rx_24_fifo_data[11]
.sym 6929 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[0]
.sym 6931 w_rx_fifo_push
.sym 6936 rx_fifo.rd_addr[8]
.sym 6940 $PACKER_VCC_NET
.sym 6942 w_rx_fifo_data[31]
.sym 6945 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 6947 w_rx_fifo_data[29]
.sym 6948 rx_fifo.rd_addr[7]
.sym 6954 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 6957 rx_fifo.rd_addr[0]
.sym 6958 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 6959 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 6960 rx_fifo.rd_addr[9]
.sym 6963 w_rx_fifo_pull
.sym 6964 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 6965 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 6968 w_rx_fifo_data[22]
.sym 6969 w_rx_fifo_data[17]
.sym 6970 w_rx_fifo_data[16]
.sym 6971 w_rx_fifo_data[21]
.sym 6972 w_lvds_tx_d1
.sym 6973 w_rx_fifo_data[11]
.sym 6974 w_rx_fifo_data[20]
.sym 6975 w_rx_fifo_data[24]
.sym 6984 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 6985 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 6987 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 6988 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 6989 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 6990 rx_fifo.rd_addr[7]
.sym 6991 rx_fifo.rd_addr[8]
.sym 6992 rx_fifo.rd_addr[9]
.sym 6993 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 6994 rx_fifo.rd_addr[0]
.sym 6995 r_counter_$glb_clk
.sym 6996 w_rx_fifo_pull
.sym 6997 $PACKER_VCC_NET
.sym 7001 w_rx_fifo_data[31]
.sym 7005 w_rx_fifo_data[29]
.sym 7006 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 7010 w_rx_09_fifo_data[3]
.sym 7011 w_rx_fifo_data[3]
.sym 7012 tx_fifo.rd_addr[5]
.sym 7013 i_rst_b$SB_IO_IN
.sym 7016 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 7019 $PACKER_VCC_NET
.sym 7020 w_rx_24_fifo_data[3]
.sym 7022 w_rx_09_fifo_data[24]
.sym 7023 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 7024 w_rx_24_fifo_data[25]
.sym 7025 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 7026 w_rx_fifo_pull
.sym 7031 w_rx_fifo_data[22]
.sym 7032 w_rx_fifo_pulled_data[0]
.sym 7039 rx_fifo.wr_addr[9]
.sym 7040 w_rx_fifo_data[18]
.sym 7042 $PACKER_VCC_NET
.sym 7043 rx_fifo.wr_addr[3]
.sym 7045 rx_fifo.wr_addr[5]
.sym 7052 rx_fifo.wr_addr[0]
.sym 7053 rx_fifo.wr_addr[8]
.sym 7055 rx_fifo.wr_addr[7]
.sym 7056 w_rx_fifo_data[16]
.sym 7058 rx_fifo.wr_addr[2]
.sym 7060 rx_fifo.wr_addr[6]
.sym 7063 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7065 w_rx_fifo_push
.sym 7069 rx_fifo.wr_addr[4]
.sym 7070 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[1]
.sym 7071 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[0]
.sym 7072 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[0]
.sym 7073 w_rx_fifo_data[25]
.sym 7074 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[0]
.sym 7075 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[1]
.sym 7076 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[1]
.sym 7077 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[1]
.sym 7086 rx_fifo.wr_addr[2]
.sym 7087 rx_fifo.wr_addr[3]
.sym 7089 rx_fifo.wr_addr[4]
.sym 7090 rx_fifo.wr_addr[5]
.sym 7091 rx_fifo.wr_addr[6]
.sym 7092 rx_fifo.wr_addr[7]
.sym 7093 rx_fifo.wr_addr[8]
.sym 7094 rx_fifo.wr_addr[9]
.sym 7095 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7096 rx_fifo.wr_addr[0]
.sym 7097 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 7098 w_rx_fifo_push
.sym 7100 w_rx_fifo_data[16]
.sym 7104 w_rx_fifo_data[18]
.sym 7107 $PACKER_VCC_NET
.sym 7109 w_rx_fifo_data[11]
.sym 7110 w_rx_fifo_data[11]
.sym 7112 w_rx_09_fifo_data[17]
.sym 7113 w_rx_fifo_data[20]
.sym 7114 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 7116 i_rst_b$SB_IO_IN
.sym 7117 w_rx_fifo_data[24]
.sym 7118 $PACKER_VCC_NET
.sym 7119 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 7120 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 7121 i_rst_b$SB_IO_IN
.sym 7122 w_rx_09_fifo_data[16]
.sym 7123 rx_fifo.wr_addr[9]
.sym 7125 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[0]
.sym 7126 w_rx_fifo_data[21]
.sym 7127 w_rx_fifo_pull
.sym 7128 w_lvds_tx_d1
.sym 7129 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7130 w_rx_fifo_pulled_data[3]
.sym 7131 w_rx_fifo_push
.sym 7132 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[2]
.sym 7133 w_rx_fifo_push
.sym 7134 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 7142 w_rx_fifo_pull
.sym 7144 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7149 w_rx_fifo_data[17]
.sym 7150 rx_fifo.rd_addr[9]
.sym 7152 rx_fifo.rd_addr[7]
.sym 7153 $PACKER_VCC_NET
.sym 7156 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 7157 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 7158 w_rx_fifo_data[19]
.sym 7160 rx_fifo.rd_addr[8]
.sym 7161 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 7162 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 7168 rx_fifo.rd_addr[0]
.sym 7171 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 7172 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 7173 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 7174 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[1]
.sym 7175 rx_fifo.rd_addr_gray[1]
.sym 7176 rx_fifo.rd_addr[0]
.sym 7177 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 7178 rx_fifo.rd_addr_gray[2]
.sym 7179 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 7188 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7189 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 7191 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 7192 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 7193 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 7194 rx_fifo.rd_addr[7]
.sym 7195 rx_fifo.rd_addr[8]
.sym 7196 rx_fifo.rd_addr[9]
.sym 7197 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 7198 rx_fifo.rd_addr[0]
.sym 7199 r_counter_$glb_clk
.sym 7200 w_rx_fifo_pull
.sym 7201 $PACKER_VCC_NET
.sym 7205 w_rx_fifo_data[19]
.sym 7209 w_rx_fifo_data[17]
.sym 7215 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[1]
.sym 7217 w_rx_fifo_data[25]
.sym 7219 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[1]
.sym 7227 rx_fifo.rd_addr[0]
.sym 7229 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 7230 $PACKER_VCC_NET
.sym 7231 channel
.sym 7232 rx_fifo.wr_addr[0]
.sym 7233 w_rx_fifo_pulled_data[21]
.sym 7234 w_rx_fifo_pulled_data[1]
.sym 7235 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 7236 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 7237 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 7242 rx_fifo.wr_addr[4]
.sym 7246 rx_fifo.wr_addr[2]
.sym 7248 rx_fifo.wr_addr[6]
.sym 7249 rx_fifo.wr_addr[0]
.sym 7251 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7252 rx_fifo.wr_addr[7]
.sym 7253 rx_fifo.wr_addr[8]
.sym 7255 $PACKER_VCC_NET
.sym 7256 rx_fifo.wr_addr[3]
.sym 7258 w_rx_fifo_data[22]
.sym 7261 rx_fifo.wr_addr[5]
.sym 7267 w_rx_fifo_data[20]
.sym 7269 w_rx_fifo_push
.sym 7270 rx_fifo.wr_addr[9]
.sym 7274 spi_if_ins.state_if[0]
.sym 7275 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 7276 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 7277 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 7278 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 7279 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[2]
.sym 7280 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 7281 spi_if_ins.state_if[1]
.sym 7290 rx_fifo.wr_addr[2]
.sym 7291 rx_fifo.wr_addr[3]
.sym 7293 rx_fifo.wr_addr[4]
.sym 7294 rx_fifo.wr_addr[5]
.sym 7295 rx_fifo.wr_addr[6]
.sym 7296 rx_fifo.wr_addr[7]
.sym 7297 rx_fifo.wr_addr[8]
.sym 7298 rx_fifo.wr_addr[9]
.sym 7299 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7300 rx_fifo.wr_addr[0]
.sym 7301 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 7302 w_rx_fifo_push
.sym 7304 w_rx_fifo_data[20]
.sym 7308 w_rx_fifo_data[22]
.sym 7311 $PACKER_VCC_NET
.sym 7313 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 7314 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 7316 rx_fifo.wr_addr[4]
.sym 7317 w_rx_24_fifo_data[29]
.sym 7318 rx_fifo.wr_addr[7]
.sym 7321 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 7323 $PACKER_VCC_NET
.sym 7325 $PACKER_VCC_NET
.sym 7327 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7328 w_rx_fifo_data[26]
.sym 7329 w_rx_fifo_pull
.sym 7330 w_rx_fifo_pull
.sym 7334 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 7335 w_rx_fifo_push
.sym 7338 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 7344 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 7345 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 7346 rx_fifo.rd_addr[8]
.sym 7348 $PACKER_VCC_NET
.sym 7349 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 7350 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 7352 rx_fifo.rd_addr[7]
.sym 7353 w_rx_fifo_data[23]
.sym 7355 w_rx_fifo_data[21]
.sym 7356 rx_fifo.rd_addr[0]
.sym 7359 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 7368 rx_fifo.rd_addr[9]
.sym 7369 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7371 w_rx_fifo_pull
.sym 7376 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 7377 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 7378 channel
.sym 7379 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 7380 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[0]
.sym 7381 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 7382 w_rx_fifo_data[26]
.sym 7383 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 7392 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7393 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 7395 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 7396 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 7397 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 7398 rx_fifo.rd_addr[7]
.sym 7399 rx_fifo.rd_addr[8]
.sym 7400 rx_fifo.rd_addr[9]
.sym 7401 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 7402 rx_fifo.rd_addr[0]
.sym 7403 r_counter_$glb_clk
.sym 7404 w_rx_fifo_pull
.sym 7405 $PACKER_VCC_NET
.sym 7409 w_rx_fifo_data[23]
.sym 7413 w_rx_fifo_data[21]
.sym 7418 $PACKER_VCC_NET
.sym 7421 rx_fifo.rd_addr_gray_wr_r[3]
.sym 7422 rx_fifo.rd_addr[8]
.sym 7424 $PACKER_VCC_NET
.sym 7426 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 7427 $PACKER_VCC_NET
.sym 7428 i_rst_b$SB_IO_IN
.sym 7429 w_rx_fifo_data[23]
.sym 7430 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 7431 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 7432 w_rx_fifo_pulled_data[0]
.sym 7433 rx_fifo.rd_addr[0]
.sym 7434 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 7435 w_lvds_rx_24_d1
.sym 7437 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 7438 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 7439 rx_fifo.rd_addr_gray_wr_r[2]
.sym 7441 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 7449 rx_fifo.wr_addr[5]
.sym 7452 rx_fifo.wr_addr[2]
.sym 7454 rx_fifo.wr_addr[3]
.sym 7456 rx_fifo.wr_addr[0]
.sym 7457 w_rx_fifo_data[24]
.sym 7458 rx_fifo.wr_addr[9]
.sym 7459 $PACKER_VCC_NET
.sym 7464 rx_fifo.wr_addr[8]
.sym 7465 rx_fifo.wr_addr[7]
.sym 7466 w_rx_fifo_data[26]
.sym 7468 rx_fifo.wr_addr[6]
.sym 7471 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7473 w_rx_fifo_push
.sym 7477 rx_fifo.wr_addr[4]
.sym 7478 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 7479 rx_fifo.wr_addr_gray_rd_r[9]
.sym 7480 rx_fifo.wr_addr_gray_rd[1]
.sym 7481 rx_fifo.wr_addr_gray_rd[3]
.sym 7482 rx_fifo.wr_addr_gray_rd[2]
.sym 7483 rx_fifo.wr_addr_gray_rd_r[2]
.sym 7484 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 7485 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 7494 rx_fifo.wr_addr[2]
.sym 7495 rx_fifo.wr_addr[3]
.sym 7497 rx_fifo.wr_addr[4]
.sym 7498 rx_fifo.wr_addr[5]
.sym 7499 rx_fifo.wr_addr[6]
.sym 7500 rx_fifo.wr_addr[7]
.sym 7501 rx_fifo.wr_addr[8]
.sym 7502 rx_fifo.wr_addr[9]
.sym 7503 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7504 rx_fifo.wr_addr[0]
.sym 7505 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 7506 w_rx_fifo_push
.sym 7508 w_rx_fifo_data[24]
.sym 7512 w_rx_fifo_data[26]
.sym 7515 $PACKER_VCC_NET
.sym 7521 spi_if_ins.w_rx_data[6]
.sym 7524 i_rst_b$SB_IO_IN
.sym 7526 rx_fifo.wr_addr[9]
.sym 7527 w_rx_09_fifo_data[26]
.sym 7528 smi_ctrl_ins.r_channel_SB_DFFE_Q_E
.sym 7529 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 7530 rx_fifo.wr_addr[3]
.sym 7531 channel
.sym 7532 channel
.sym 7534 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 7535 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 7536 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7538 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7539 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 7541 w_rx_fifo_push
.sym 7542 w_rx_fifo_pulled_data[3]
.sym 7552 $PACKER_VCC_NET
.sym 7556 rx_fifo.rd_addr[9]
.sym 7558 rx_fifo.rd_addr[7]
.sym 7559 w_rx_fifo_pull
.sym 7561 w_rx_fifo_data[25]
.sym 7563 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7564 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 7566 rx_fifo.rd_addr[8]
.sym 7568 w_rx_fifo_data[27]
.sym 7570 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 7571 rx_fifo.rd_addr[0]
.sym 7572 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 7575 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 7578 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 7580 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.sym 7581 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 7582 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 7583 rx_fifo.rd_addr_gray[5]
.sym 7584 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 7585 rx_fifo.rd_addr_gray[4]
.sym 7586 rx_fifo.empty_o_SB_LUT4_I2_O[2]
.sym 7587 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 7596 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7597 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 7599 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 7600 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 7601 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 7602 rx_fifo.rd_addr[7]
.sym 7603 rx_fifo.rd_addr[8]
.sym 7604 rx_fifo.rd_addr[9]
.sym 7605 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 7606 rx_fifo.rd_addr[0]
.sym 7607 r_counter_$glb_clk
.sym 7608 w_rx_fifo_pull
.sym 7609 $PACKER_VCC_NET
.sym 7613 w_rx_fifo_data[27]
.sym 7617 w_rx_fifo_data[25]
.sym 7623 w_cs[3]
.sym 7624 rx_fifo.rd_addr[7]
.sym 7631 w_cs[2]
.sym 7632 rx_fifo.rd_addr[9]
.sym 7633 w_cs[1]
.sym 7634 $PACKER_VCC_NET
.sym 7635 rx_fifo.rd_addr[0]
.sym 7636 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 7638 $PACKER_VCC_NET
.sym 7639 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 7641 w_rx_fifo_pulled_data[1]
.sym 7643 rx_fifo.rd_addr[0]
.sym 7644 rx_fifo.wr_addr[0]
.sym 7652 w_rx_fifo_data[0]
.sym 7654 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7655 rx_fifo.wr_addr[3]
.sym 7656 rx_fifo.wr_addr[8]
.sym 7657 rx_fifo.wr_addr[5]
.sym 7659 rx_fifo.wr_addr[2]
.sym 7660 rx_fifo.wr_addr[7]
.sym 7661 w_rx_fifo_data[2]
.sym 7663 $PACKER_VCC_NET
.sym 7665 rx_fifo.wr_addr[4]
.sym 7668 w_rx_fifo_push
.sym 7669 rx_fifo.wr_addr[0]
.sym 7674 rx_fifo.wr_addr[9]
.sym 7675 rx_fifo.wr_addr[6]
.sym 7682 rx_fifo.wr_addr_gray_rd[4]
.sym 7683 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 7684 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 7685 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 7686 w_rx_fifo_push
.sym 7687 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 7688 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 7689 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 7698 rx_fifo.wr_addr[2]
.sym 7699 rx_fifo.wr_addr[3]
.sym 7701 rx_fifo.wr_addr[4]
.sym 7702 rx_fifo.wr_addr[5]
.sym 7703 rx_fifo.wr_addr[6]
.sym 7704 rx_fifo.wr_addr[7]
.sym 7705 rx_fifo.wr_addr[8]
.sym 7706 rx_fifo.wr_addr[9]
.sym 7707 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7708 rx_fifo.wr_addr[0]
.sym 7709 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 7710 w_rx_fifo_push
.sym 7712 w_rx_fifo_data[0]
.sym 7716 w_rx_fifo_data[2]
.sym 7719 $PACKER_VCC_NET
.sym 7724 w_cs[1]
.sym 7726 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 7729 $PACKER_VCC_NET
.sym 7734 i_smi_a2$SB_IO_IN
.sym 7737 w_rx_fifo_push
.sym 7738 w_rx_fifo_pull
.sym 7740 rx_fifo.rd_addr[9]
.sym 7742 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 7743 w_rx_fifo_push
.sym 7745 w_rx_fifo_data[9]
.sym 7752 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 7754 rx_fifo.rd_addr[8]
.sym 7756 w_rx_fifo_data[3]
.sym 7757 rx_fifo.rd_addr[9]
.sym 7761 w_rx_fifo_data[1]
.sym 7763 w_rx_fifo_pull
.sym 7765 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7766 rx_fifo.rd_addr[7]
.sym 7772 $PACKER_VCC_NET
.sym 7773 rx_fifo.rd_addr[0]
.sym 7774 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 7776 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 7777 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 7782 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 7785 rx_fifo.wr_addr_gray_rd[9]
.sym 7786 rx_fifo.full_o_SB_LUT4_I3_O[3]
.sym 7787 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 7788 rx_fifo.full_o_SB_LUT4_I3_O[0]
.sym 7789 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 7790 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 7800 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7801 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 7803 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 7804 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 7805 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 7806 rx_fifo.rd_addr[7]
.sym 7807 rx_fifo.rd_addr[8]
.sym 7808 rx_fifo.rd_addr[9]
.sym 7809 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 7810 rx_fifo.rd_addr[0]
.sym 7811 r_counter_$glb_clk
.sym 7812 w_rx_fifo_pull
.sym 7813 $PACKER_VCC_NET
.sym 7817 w_rx_fifo_data[3]
.sym 7821 w_rx_fifo_data[1]
.sym 7834 rx_fifo.wr_addr[2]
.sym 7839 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7842 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 7847 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 7857 rx_fifo.wr_addr[3]
.sym 7860 w_rx_fifo_data[8]
.sym 7861 rx_fifo.wr_addr[5]
.sym 7863 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7864 rx_fifo.wr_addr[7]
.sym 7865 rx_fifo.wr_addr[2]
.sym 7867 $PACKER_VCC_NET
.sym 7869 rx_fifo.wr_addr[4]
.sym 7870 w_rx_fifo_data[10]
.sym 7872 rx_fifo.wr_addr[8]
.sym 7878 rx_fifo.wr_addr[9]
.sym 7879 rx_fifo.wr_addr[6]
.sym 7881 w_rx_fifo_push
.sym 7884 rx_fifo.wr_addr[0]
.sym 7888 rx_fifo.wr_addr_gray_rd[7]
.sym 7889 rx_fifo.wr_addr_gray_rd[6]
.sym 7890 rx_fifo.wr_addr_gray_rd[0]
.sym 7891 rx_fifo.wr_addr_gray_rd[8]
.sym 7902 rx_fifo.wr_addr[2]
.sym 7903 rx_fifo.wr_addr[3]
.sym 7905 rx_fifo.wr_addr[4]
.sym 7906 rx_fifo.wr_addr[5]
.sym 7907 rx_fifo.wr_addr[6]
.sym 7908 rx_fifo.wr_addr[7]
.sym 7909 rx_fifo.wr_addr[8]
.sym 7910 rx_fifo.wr_addr[9]
.sym 7911 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7912 rx_fifo.wr_addr[0]
.sym 7913 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 7914 w_rx_fifo_push
.sym 7916 w_rx_fifo_data[8]
.sym 7920 w_rx_fifo_data[10]
.sym 7923 $PACKER_VCC_NET
.sym 7930 rx_fifo.wr_addr[9]
.sym 7940 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7949 o_shdn_rx_lna$SB_IO_OUT
.sym 7960 $PACKER_VCC_NET
.sym 7964 rx_fifo.rd_addr[9]
.sym 7965 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7967 w_rx_fifo_pull
.sym 7968 rx_fifo.rd_addr[7]
.sym 7971 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 7972 w_rx_fifo_data[9]
.sym 7976 rx_fifo.rd_addr[8]
.sym 7978 w_rx_fifo_data[11]
.sym 7980 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 7982 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 7983 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 7985 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 7986 rx_fifo.rd_addr[0]
.sym 8000 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 8001 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 8003 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 8004 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 8005 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 8006 rx_fifo.rd_addr[7]
.sym 8007 rx_fifo.rd_addr[8]
.sym 8008 rx_fifo.rd_addr[9]
.sym 8009 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 8010 rx_fifo.rd_addr[0]
.sym 8011 r_counter_$glb_clk
.sym 8012 w_rx_fifo_pull
.sym 8013 $PACKER_VCC_NET
.sym 8017 w_rx_fifo_data[11]
.sym 8021 w_rx_fifo_data[9]
.sym 8048 rx_fifo.rd_addr[0]
.sym 8093 w_smi_data_output[6]
.sym 8095 i_smi_a2$SB_IO_IN
.sym 8099 $PACKER_VCC_NET
.sym 8104 w_smi_data_output[6]
.sym 8107 i_smi_a2$SB_IO_IN
.sym 8112 $PACKER_VCC_NET
.sym 8119 smi_ctrl_ins.r_fifo_pushed_data[11]
.sym 8121 smi_ctrl_ins.r_fifo_pushed_data[8]
.sym 8122 smi_ctrl_ins.r_fifo_pushed_data[9]
.sym 8123 smi_ctrl_ins.r_fifo_pushed_data[14]
.sym 8125 smi_ctrl_ins.r_fifo_pushed_data[10]
.sym 8130 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[2]
.sym 8132 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 8134 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 8136 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 8140 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 8142 w_rx_fifo_data[9]
.sym 8150 w_smi_data_input[6]
.sym 8151 $PACKER_VCC_NET
.sym 8152 i_smi_a2$SB_IO_IN
.sym 8242 w_smi_data_input[2]
.sym 8244 w_smi_data_input[1]
.sym 8248 smi_ctrl_ins.r_fifo_pushed_data[25]
.sym 8249 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 8250 smi_ctrl_ins.r_fifo_pushed_data[29]
.sym 8253 smi_ctrl_ins.r_fifo_pushed_data[26]
.sym 8269 w_smi_data_output[6]
.sym 8271 w_smi_data_input[3]
.sym 8286 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[1]
.sym 8287 w_smi_data_input[2]
.sym 8288 w_smi_data_input[3]
.sym 8289 w_tx_fifo_data[26]
.sym 8291 w_smi_data_input[1]
.sym 8294 w_rx_24_fifo_data[13]
.sym 8300 w_smi_data_input[1]
.sym 8305 w_smi_data_input[2]
.sym 8306 w_smi_data_output[1]
.sym 8309 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 8312 w_rx_fifo_empty
.sym 8314 i_smi_a2$SB_IO_IN
.sym 8317 w_smi_data_output[2]
.sym 8324 channel
.sym 8326 w_rx_24_fifo_data[14]
.sym 8327 w_rx_24_fifo_data[15]
.sym 8328 smi_ctrl_ins.r_fifo_pushed_data[14]
.sym 8332 channel
.sym 8339 w_rx_09_fifo_data[12]
.sym 8341 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 8343 w_rx_09_fifo_data[14]
.sym 8347 w_rx_24_fifo_data[12]
.sym 8349 w_rx_09_fifo_data[15]
.sym 8350 w_rx_24_fifo_data[13]
.sym 8352 w_rx_09_fifo_data[13]
.sym 8354 smi_ctrl_ins.r_fifo_pushed_data[26]
.sym 8362 channel
.sym 8363 w_rx_24_fifo_data[13]
.sym 8365 w_rx_09_fifo_data[13]
.sym 8371 smi_ctrl_ins.r_fifo_pushed_data[14]
.sym 8374 w_rx_24_fifo_data[12]
.sym 8375 w_rx_09_fifo_data[12]
.sym 8377 channel
.sym 8380 w_rx_09_fifo_data[14]
.sym 8381 w_rx_24_fifo_data[14]
.sym 8382 channel
.sym 8386 w_rx_09_fifo_data[15]
.sym 8388 channel
.sym 8389 w_rx_24_fifo_data[15]
.sym 8401 smi_ctrl_ins.r_fifo_pushed_data[26]
.sym 8402 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 8403 smi_ctrl_ins.swe_and_reset_$glb_clk
.sym 8404 smi_ctrl_ins.tx_reg_state_SB_LUT4_I3_O_$glb_sr
.sym 8405 smi_ctrl_ins.r_fifo_pushed_data[28]
.sym 8407 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 8408 smi_ctrl_ins.r_fifo_pushed_data[27]
.sym 8410 smi_ctrl_ins.r_fifo_pushed_data[31]
.sym 8411 o_smi_read_req$SB_IO_OUT
.sym 8415 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 8422 w_rx_24_fifo_data[14]
.sym 8428 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_9_E
.sym 8431 w_tx_fifo_full
.sym 8434 w_rx_24_fifo_data[28]
.sym 8436 i_smi_a2$SB_IO_IN
.sym 8438 w_rx_24_fifo_data[6]
.sym 8446 w_rx_24_fifo_data[4]
.sym 8447 w_rx_fifo_pulled_data[4]
.sym 8458 channel
.sym 8459 w_rx_fifo_pulled_data[6]
.sym 8462 w_rx_24_fifo_data[6]
.sym 8463 w_rx_fifo_pulled_data[5]
.sym 8464 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 8468 w_rx_24_fifo_data[5]
.sym 8470 w_rx_09_fifo_data[6]
.sym 8476 w_rx_09_fifo_data[4]
.sym 8477 w_rx_09_fifo_data[5]
.sym 8481 w_rx_fifo_pulled_data[6]
.sym 8485 w_rx_09_fifo_data[6]
.sym 8487 channel
.sym 8488 w_rx_24_fifo_data[6]
.sym 8499 w_rx_fifo_pulled_data[4]
.sym 8503 w_rx_24_fifo_data[4]
.sym 8504 channel
.sym 8506 w_rx_09_fifo_data[4]
.sym 8509 w_rx_fifo_pulled_data[5]
.sym 8522 w_rx_24_fifo_data[5]
.sym 8523 channel
.sym 8524 w_rx_09_fifo_data[5]
.sym 8525 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 8526 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 8527 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 8528 w_tx_fifo_data[31]
.sym 8529 w_tx_fifo_data[4]
.sym 8530 w_tx_fifo_data[22]
.sym 8531 w_tx_fifo_data[1]
.sym 8532 w_tx_fifo_data[2]
.sym 8533 w_tx_fifo_data[20]
.sym 8535 w_tx_fifo_data[18]
.sym 8540 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[0]
.sym 8541 o_smi_read_req$SB_IO_OUT
.sym 8542 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[0]
.sym 8543 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[0]
.sym 8544 w_smi_data_input[6]
.sym 8546 channel
.sym 8548 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[0]
.sym 8554 w_rx_24_fifo_data[5]
.sym 8555 w_rx_fifo_full
.sym 8559 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 8560 rx_fifo.rd_addr[7]
.sym 8561 tx_fifo.rd_addr[1]
.sym 8563 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 8571 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_21_E
.sym 8574 w_rx_24_fifo_data[9]
.sym 8584 w_rx_09_fifo_data[9]
.sym 8586 channel
.sym 8590 w_smi_data_input[0]
.sym 8603 w_rx_24_fifo_data[9]
.sym 8604 w_rx_09_fifo_data[9]
.sym 8605 channel
.sym 8620 w_smi_data_input[0]
.sym 8648 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_21_E
.sym 8649 smi_ctrl_ins.swe_and_reset_$glb_clk
.sym 8650 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 8651 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 8652 lvds_tx_inst.r_phase_count[1]
.sym 8654 w_tx_fifo_empty
.sym 8655 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 8656 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 8658 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 8661 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 8664 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[0]
.sym 8666 w_rx_24_fifo_data[11]
.sym 8667 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_21_E
.sym 8672 w_rx_24_fifo_data[12]
.sym 8675 w_rx_09_fifo_data[11]
.sym 8677 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 8678 w_rx_24_fifo_data[30]
.sym 8681 w_rx_fifo_full
.sym 8682 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 8684 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 8685 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 8694 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 8695 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 8698 lvds_tx_inst.r_phase_count[3]
.sym 8699 $PACKER_VCC_NET
.sym 8700 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 8701 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 8704 w_rx_24_fifo_data[28]
.sym 8707 $PACKER_VCC_NET
.sym 8708 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 8709 lvds_tx_inst.r_phase_count[1]
.sym 8710 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[2]
.sym 8712 channel
.sym 8714 w_rx_09_fifo_data[28]
.sym 8717 lvds_tx_inst.r_phase_count[1]
.sym 8720 lvds_tx_inst.r_phase_count[2]
.sym 8722 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 8724 $nextpnr_ICESTORM_LC_6$O
.sym 8726 lvds_tx_inst.r_phase_count[1]
.sym 8730 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 8732 $PACKER_VCC_NET
.sym 8733 lvds_tx_inst.r_phase_count[2]
.sym 8734 lvds_tx_inst.r_phase_count[1]
.sym 8736 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO[3]
.sym 8738 $PACKER_VCC_NET
.sym 8739 lvds_tx_inst.r_phase_count[3]
.sym 8740 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 8744 $PACKER_VCC_NET
.sym 8745 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 8746 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO[3]
.sym 8751 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 8756 channel
.sym 8757 w_rx_24_fifo_data[28]
.sym 8758 w_rx_09_fifo_data[28]
.sym 8763 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[2]
.sym 8767 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 8768 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 8769 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 8770 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 8772 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 8773 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 8774 tx_fifo.rd_addr[0]
.sym 8775 tx_fifo.rd_addr[5]
.sym 8776 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[2]
.sym 8777 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 8778 tx_fifo.rd_addr[1]
.sym 8779 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[0]
.sym 8780 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 8781 tx_fifo.rd_addr[2]
.sym 8785 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 8788 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 8789 w_tx_fifo_empty
.sym 8790 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 8791 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 8792 tx_fifo.rd_addr_SB_DFFESR_Q_D[6]
.sym 8798 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[1]
.sym 8799 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[2]
.sym 8800 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[0]
.sym 8801 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 8803 channel
.sym 8804 w_rx_fifo_empty
.sym 8806 smi_ctrl_ins.w_fifo_pull_trigger
.sym 8807 tx_fifo.rd_addr[0]
.sym 8808 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[1]
.sym 8816 channel
.sym 8817 smi_ctrl_ins.w_fifo_pull_trigger
.sym 8819 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 8820 w_rx_24_fifo_data[3]
.sym 8828 w_rx_09_fifo_data[3]
.sym 8830 w_rx_fifo_empty
.sym 8833 smi_ctrl_ins.r_fifo_pull_1
.sym 8835 w_rx_fifo_pull
.sym 8837 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 8838 w_rx_24_fifo_data[30]
.sym 8839 smi_ctrl_ins.r_fifo_pull
.sym 8841 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 8845 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 8846 w_rx_09_fifo_data[30]
.sym 8850 smi_ctrl_ins.w_fifo_pull_trigger
.sym 8863 smi_ctrl_ins.r_fifo_pull
.sym 8869 w_rx_fifo_pull
.sym 8872 w_rx_fifo_empty
.sym 8873 smi_ctrl_ins.r_fifo_pull
.sym 8874 smi_ctrl_ins.r_fifo_pull_1
.sym 8878 w_rx_24_fifo_data[30]
.sym 8879 w_rx_09_fifo_data[30]
.sym 8880 channel
.sym 8885 channel
.sym 8886 w_rx_09_fifo_data[3]
.sym 8887 w_rx_24_fifo_data[3]
.sym 8890 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 8891 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 8892 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 8893 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 8895 r_counter_$glb_clk
.sym 8896 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 8898 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 8899 w_fetch
.sym 8900 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 8902 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 8903 lvds_tx_inst.r_phase_count_SB_LUT4_I1_1_O_SB_DFFSR_D_Q_SB_LUT4_I3_O[1]
.sym 8904 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 8907 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 8908 w_rx_fifo_push
.sym 8909 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[0]
.sym 8910 w_rx_fifo_push
.sym 8912 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 8916 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 8917 lvds_tx_inst.o_fifo_pull_SB_LUT4_I2_O
.sym 8919 w_rx_fifo_pull
.sym 8921 w_rx_24_fifo_data[28]
.sym 8923 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 8924 w_rx_09_fifo_data[22]
.sym 8925 w_rx_24_fifo_data[6]
.sym 8929 w_tx_fifo_full
.sym 8931 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 8932 w_rx_fifo_empty
.sym 8938 w_rx_24_fifo_data[16]
.sym 8939 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[1]
.sym 8940 i_rst_b$SB_IO_IN
.sym 8941 w_rx_24_fifo_data[24]
.sym 8942 channel
.sym 8943 w_rx_09_fifo_data[16]
.sym 8944 w_rx_24_fifo_data[20]
.sym 8946 w_rx_24_fifo_data[11]
.sym 8947 w_rx_09_fifo_data[11]
.sym 8948 w_rx_09_fifo_data[22]
.sym 8950 w_rx_24_fifo_data[22]
.sym 8951 w_rx_09_fifo_data[17]
.sym 8952 w_rx_24_fifo_data[21]
.sym 8953 w_rx_09_fifo_data[21]
.sym 8954 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[2]
.sym 8955 w_rx_09_fifo_data[24]
.sym 8959 w_rx_24_fifo_data[17]
.sym 8967 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[0]
.sym 8968 w_rx_09_fifo_data[20]
.sym 8971 channel
.sym 8972 w_rx_24_fifo_data[22]
.sym 8974 w_rx_09_fifo_data[22]
.sym 8977 w_rx_24_fifo_data[17]
.sym 8978 w_rx_09_fifo_data[17]
.sym 8980 channel
.sym 8983 channel
.sym 8984 w_rx_09_fifo_data[16]
.sym 8985 w_rx_24_fifo_data[16]
.sym 8989 w_rx_24_fifo_data[21]
.sym 8990 channel
.sym 8992 w_rx_09_fifo_data[21]
.sym 8995 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[2]
.sym 8996 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[1]
.sym 8997 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[0]
.sym 9002 channel
.sym 9003 w_rx_24_fifo_data[11]
.sym 9004 w_rx_09_fifo_data[11]
.sym 9007 channel
.sym 9008 w_rx_09_fifo_data[20]
.sym 9009 w_rx_24_fifo_data[20]
.sym 9013 w_rx_09_fifo_data[24]
.sym 9015 w_rx_24_fifo_data[24]
.sym 9016 channel
.sym 9017 i_rst_b$SB_IO_IN
.sym 9018 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 9020 w_rx_24_fifo_data[6]
.sym 9022 w_rx_24_fifo_data[19]
.sym 9023 w_rx_24_fifo_data[23]
.sym 9025 w_rx_24_fifo_data[17]
.sym 9027 w_rx_24_fifo_data[31]
.sym 9032 w_rx_24_fifo_data[16]
.sym 9035 $PACKER_VCC_NET
.sym 9037 w_rx_24_fifo_data[24]
.sym 9038 channel
.sym 9039 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[1]
.sym 9040 w_rx_24_fifo_data[20]
.sym 9041 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 9042 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[3]
.sym 9043 w_fetch
.sym 9044 w_fetch
.sym 9046 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 9047 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 9051 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 9055 w_rx_fifo_full
.sym 9062 w_rx_fifo_pulled_data[17]
.sym 9067 w_rx_24_fifo_data[25]
.sym 9072 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 9075 w_rx_fifo_pulled_data[0]
.sym 9078 channel
.sym 9080 w_rx_fifo_pulled_data[21]
.sym 9081 w_rx_09_fifo_data[25]
.sym 9086 w_rx_fifo_pulled_data[16]
.sym 9089 w_rx_fifo_pulled_data[1]
.sym 9090 w_rx_fifo_pulled_data[18]
.sym 9092 w_rx_fifo_pulled_data[3]
.sym 9094 w_rx_fifo_pulled_data[16]
.sym 9100 w_rx_fifo_pulled_data[1]
.sym 9108 w_rx_fifo_pulled_data[3]
.sym 9113 w_rx_24_fifo_data[25]
.sym 9114 channel
.sym 9115 w_rx_09_fifo_data[25]
.sym 9121 w_rx_fifo_pulled_data[0]
.sym 9126 w_rx_fifo_pulled_data[21]
.sym 9130 w_rx_fifo_pulled_data[18]
.sym 9136 w_rx_fifo_pulled_data[17]
.sym 9140 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 9141 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 9142 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 9144 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9145 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 9146 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 9147 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 9148 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 9149 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9150 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9153 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 9158 w_rx_24_fifo_data[23]
.sym 9159 tx_fifo.rd_addr_gray_wr_r[7]
.sym 9161 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[0]
.sym 9165 w_rx_24_fifo_data[21]
.sym 9166 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 9169 w_rx_fifo_full
.sym 9170 spi_if_ins.state_if[1]
.sym 9171 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 9172 spi_if_ins.state_if[0]
.sym 9173 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 9176 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 9177 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 9178 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9188 rx_fifo.rd_addr[0]
.sym 9197 w_rx_fifo_pull
.sym 9201 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9202 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9204 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 9205 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 9210 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 9211 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 9212 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 9218 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9226 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 9229 w_rx_fifo_pull
.sym 9230 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9231 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 9232 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 9235 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 9237 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9243 rx_fifo.rd_addr[0]
.sym 9247 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 9255 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 9256 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 9261 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 9263 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9264 r_counter_$glb_clk
.sym 9265 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 9266 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 9267 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 9268 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 9269 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 9270 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 9271 rx_fifo.rd_addr[8]
.sym 9272 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 9273 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 9278 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 9283 w_rx_24_fifo_data[25]
.sym 9288 rx_fifo.rd_addr[0]
.sym 9289 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 9290 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 9291 rx_fifo.rd_addr[9]
.sym 9292 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 9293 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 9294 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 9296 rx_fifo.wr_addr_gray_rd[6]
.sym 9297 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 9299 channel
.sym 9300 rx_fifo.wr_addr_gray_rd_r[2]
.sym 9301 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 9307 rx_fifo.wr_addr_gray_rd_r[2]
.sym 9308 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9309 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 9310 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 9311 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[0]
.sym 9312 rx_fifo.rd_addr[0]
.sym 9313 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 9317 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[1]
.sym 9318 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 9319 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 9320 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 9321 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 9324 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 9325 spi_if_ins.state_if_SB_DFFESR_Q_E[1]
.sym 9327 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 9328 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[2]
.sym 9333 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 9336 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 9338 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[3]
.sym 9340 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 9341 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 9343 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 9346 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[1]
.sym 9347 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[3]
.sym 9348 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[2]
.sym 9349 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[0]
.sym 9352 rx_fifo.wr_addr_gray_rd_r[2]
.sym 9354 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 9361 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 9365 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9367 rx_fifo.rd_addr[0]
.sym 9370 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 9371 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 9372 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 9373 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 9378 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 9379 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 9382 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 9383 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 9384 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 9386 spi_if_ins.state_if_SB_DFFESR_Q_E[1]
.sym 9387 r_counter_$glb_clk
.sym 9388 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 9389 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 9390 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 9391 spi_if_ins.r_tx_byte[0]
.sym 9392 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9393 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 9394 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 9395 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 9396 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[3]
.sym 9401 spi_if_ins.state_if[0]
.sym 9402 w_rx_fifo_push
.sym 9403 spi_if_ins.state_if_SB_DFFESR_Q_E[1]
.sym 9404 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 9406 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 9409 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9411 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 9413 w_rx_24_fifo_data[28]
.sym 9415 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 9416 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 9417 rx_fifo.wr_addr_gray[3]
.sym 9418 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 9419 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 9421 w_tx_fifo_full
.sym 9422 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 9423 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 9424 w_rx_fifo_empty
.sym 9430 w_rx_09_fifo_data[26]
.sym 9431 w_lvds_rx_24_d0
.sym 9433 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 9434 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 9435 rx_fifo.wr_addr_gray_rd_r[2]
.sym 9436 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 9437 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 9438 w_rx_24_fifo_data[26]
.sym 9439 w_rx_data[0]
.sym 9441 smi_ctrl_ins.r_channel_SB_DFFE_Q_E
.sym 9442 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 9443 w_rx_fifo_pull
.sym 9444 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 9445 i_rst_b$SB_IO_IN
.sym 9446 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 9448 channel
.sym 9449 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 9452 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 9457 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 9458 w_lvds_rx_24_d1
.sym 9460 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 9461 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 9464 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 9466 rx_fifo.wr_addr_gray_rd_r[2]
.sym 9470 w_rx_fifo_pull
.sym 9472 i_rst_b$SB_IO_IN
.sym 9475 w_rx_data[0]
.sym 9481 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 9482 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 9483 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 9484 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 9487 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 9488 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 9489 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 9490 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 9493 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 9494 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 9496 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 9499 channel
.sym 9500 w_rx_24_fifo_data[26]
.sym 9501 w_rx_09_fifo_data[26]
.sym 9505 w_lvds_rx_24_d1
.sym 9507 w_lvds_rx_24_d0
.sym 9509 smi_ctrl_ins.r_channel_SB_DFFE_Q_E
.sym 9510 r_counter_$glb_clk
.sym 9512 rx_fifo.rd_addr[9]
.sym 9513 rx_fifo.rd_addr[7]
.sym 9514 rx_fifo.rd_addr_gray[6]
.sym 9515 rx_fifo.rd_addr_gray[7]
.sym 9516 rx_fifo.empty_o_SB_LUT4_I2_I0[0]
.sym 9517 rx_fifo.rd_addr_gray[0]
.sym 9518 rx_fifo.rd_addr_gray[3]
.sym 9519 rx_fifo.rd_addr_gray[8]
.sym 9521 w_rx_data[0]
.sym 9524 w_rx_24_fifo_data[26]
.sym 9525 w_lvds_rx_24_d0
.sym 9527 $PACKER_VCC_NET
.sym 9531 w_rx_24_fifo_data[1]
.sym 9532 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 9534 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 9537 channel
.sym 9538 rx_fifo.rd_addr_gray_wr_r[3]
.sym 9539 rx_fifo.wr_addr_gray_rd_r[8]
.sym 9540 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 9541 rx_fifo.rd_addr_gray[3]
.sym 9547 w_rx_fifo_full
.sym 9563 rx_fifo.wr_addr_gray_rd[1]
.sym 9564 rx_fifo.wr_addr_gray_rd[3]
.sym 9568 rx_fifo.wr_addr_gray_rd[6]
.sym 9569 rx_fifo.wr_addr_gray[1]
.sym 9571 rx_fifo.wr_addr_gray[2]
.sym 9573 rx_fifo.wr_addr_gray_rd[2]
.sym 9575 rx_fifo.wr_addr_gray_rd[9]
.sym 9577 rx_fifo.wr_addr_gray[3]
.sym 9589 rx_fifo.wr_addr_gray_rd[1]
.sym 9595 rx_fifo.wr_addr_gray_rd[9]
.sym 9598 rx_fifo.wr_addr_gray[1]
.sym 9604 rx_fifo.wr_addr_gray[3]
.sym 9610 rx_fifo.wr_addr_gray[2]
.sym 9617 rx_fifo.wr_addr_gray_rd[2]
.sym 9624 rx_fifo.wr_addr_gray_rd[3]
.sym 9629 rx_fifo.wr_addr_gray_rd[6]
.sym 9633 r_counter_$glb_clk
.sym 9635 w_tx_data_smi[2]
.sym 9636 rx_fifo.empty_o_SB_LUT4_I2_O[0]
.sym 9637 rx_fifo.empty_o_SB_LUT4_I2_I0[1]
.sym 9638 rx_fifo.empty_o_SB_LUT4_I2_O[1]
.sym 9639 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 9640 rx_fifo.empty_o_SB_LUT4_I2_I0[3]
.sym 9641 w_tx_data_smi[0]
.sym 9642 w_tx_data_smi[1]
.sym 9644 w_cs[0]
.sym 9646 w_rx_fifo_data[9]
.sym 9654 rx_fifo.rd_addr[9]
.sym 9656 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9659 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 9661 rx_fifo.wr_addr_gray_rd[9]
.sym 9663 w_rx_09_fifo_push
.sym 9665 rx_fifo.rd_addr_gray[0]
.sym 9666 w_rx_fifo_full
.sym 9669 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 9676 rx_fifo.rd_addr_gray_wr_r[2]
.sym 9677 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 9678 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9682 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 9683 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 9684 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 9685 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 9686 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 9687 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 9688 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 9689 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 9691 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 9692 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.sym 9693 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 9694 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 9695 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 9698 rx_fifo.rd_addr_gray_wr_r[3]
.sym 9700 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 9704 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 9705 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 9706 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 9707 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 9709 rx_fifo.rd_addr_gray_wr_r[2]
.sym 9710 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 9711 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 9716 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 9717 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 9718 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 9721 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.sym 9722 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 9723 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 9724 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 9729 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 9734 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 9735 rx_fifo.rd_addr_gray_wr_r[3]
.sym 9736 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 9739 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 9745 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 9746 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 9747 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 9748 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 9751 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 9752 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 9753 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 9754 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 9755 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9756 r_counter_$glb_clk
.sym 9757 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 9758 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 9759 rx_fifo.wr_addr_gray_rd_r[8]
.sym 9760 rx_fifo.wr_addr_gray_rd[5]
.sym 9764 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 9765 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 9771 w_tx_data_smi[0]
.sym 9772 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 9775 w_tx_data_smi[1]
.sym 9776 w_rx_24_fifo_data[28]
.sym 9778 w_rx_24_fifo_data[8]
.sym 9783 rx_fifo.rd_addr[9]
.sym 9786 rx_fifo.wr_addr_gray_rd[7]
.sym 9788 rx_fifo.wr_addr_gray_rd[6]
.sym 9791 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 9792 rx_fifo.wr_addr_gray_rd[8]
.sym 9793 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 9800 channel
.sym 9802 rx_fifo.wr_addr[2]
.sym 9803 w_rx_24_fifo_push
.sym 9805 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 9810 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 9811 w_rx_fifo_push
.sym 9812 rx_fifo.rd_addr[0]
.sym 9815 rx_fifo.wr_addr_gray_rd[4]
.sym 9816 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 9817 rx_fifo.wr_addr_gray[4]
.sym 9818 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 9819 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 9822 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 9823 w_rx_09_fifo_push
.sym 9824 rx_fifo.rd_addr_gray_wr_r[8]
.sym 9828 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 9829 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 9830 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 9832 rx_fifo.wr_addr_gray[4]
.sym 9838 rx_fifo.wr_addr[2]
.sym 9839 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 9844 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 9845 w_rx_fifo_push
.sym 9846 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 9847 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 9853 rx_fifo.wr_addr_gray_rd[4]
.sym 9857 channel
.sym 9858 w_rx_24_fifo_push
.sym 9859 w_rx_09_fifo_push
.sym 9863 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 9865 rx_fifo.rd_addr[0]
.sym 9868 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 9869 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 9870 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 9871 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 9876 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 9877 rx_fifo.rd_addr_gray_wr_r[8]
.sym 9879 r_counter_$glb_clk
.sym 9882 rx_fifo.rd_addr_gray_wr_r[8]
.sym 9883 rx_fifo.rd_addr_gray_wr[8]
.sym 9884 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 9885 rx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 9886 rx_fifo.rd_addr_gray_wr[0]
.sym 9887 rx_fifo.rd_addr_gray_wr[7]
.sym 9888 rx_fifo.rd_addr_gray_wr[9]
.sym 9899 w_rx_24_fifo_push
.sym 9903 o_shdn_rx_lna$SB_IO_OUT
.sym 9910 w_rx_fifo_push
.sym 9926 w_rx_fifo_push
.sym 9934 rx_fifo.wr_addr_gray_rd[0]
.sym 9936 w_rx_fifo_full
.sym 9937 rx_fifo.wr_addr[9]
.sym 9940 rx_fifo.full_o_SB_LUT4_I3_O[3]
.sym 9941 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 9942 rx_fifo.full_o_SB_LUT4_I3_O[0]
.sym 9946 rx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 9949 rx_fifo.wr_addr[0]
.sym 9950 rx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 9952 rx_fifo.full_o_SB_LUT4_I3_I1[1]
.sym 9953 rx_fifo.full_o_SB_LUT4_I3_I1[9]
.sym 9964 rx_fifo.wr_addr[9]
.sym 9967 rx_fifo.full_o_SB_LUT4_I3_I1[9]
.sym 9968 w_rx_fifo_full
.sym 9969 w_rx_fifo_push
.sym 9970 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 9973 rx_fifo.wr_addr_gray_rd[0]
.sym 9980 rx_fifo.full_o_SB_LUT4_I3_I1[1]
.sym 9981 rx_fifo.wr_addr[0]
.sym 9985 rx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 9986 rx_fifo.full_o_SB_LUT4_I3_O[0]
.sym 9987 rx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 9988 rx_fifo.full_o_SB_LUT4_I3_O[3]
.sym 9992 rx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 9993 rx_fifo.wr_addr[0]
.sym 10002 r_counter_$glb_clk
.sym 10063 rx_fifo.wr_addr_gray[0]
.sym 10067 rx_fifo.wr_addr_gray[8]
.sym 10073 rx_fifo.wr_addr_gray[6]
.sym 10075 rx_fifo.wr_addr_gray[7]
.sym 10093 rx_fifo.wr_addr_gray[7]
.sym 10098 rx_fifo.wr_addr_gray[6]
.sym 10102 rx_fifo.wr_addr_gray[0]
.sym 10109 rx_fifo.wr_addr_gray[8]
.sym 10125 r_counter_$glb_clk
.sym 10143 w_rx_fifo_push
.sym 10147 i_rst_b$SB_IO_IN
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10194 o_shdn_rx_lna$SB_IO_OUT
.sym 10201 w_smi_data_output[2]
.sym 10203 i_smi_a2$SB_IO_IN
.sym 10204 w_smi_data_output[1]
.sym 10206 i_smi_a2$SB_IO_IN
.sym 10207 $PACKER_VCC_NET
.sym 10211 w_smi_data_output[1]
.sym 10215 $PACKER_VCC_NET
.sym 10216 i_smi_a2$SB_IO_IN
.sym 10219 w_smi_data_output[2]
.sym 10224 i_smi_a2$SB_IO_IN
.sym 10226 w_tx_fifo_data[8]
.sym 10227 w_tx_fifo_data[9]
.sym 10228 w_tx_fifo_data[10]
.sym 10231 w_tx_fifo_data[11]
.sym 10258 w_smi_data_input[3]
.sym 10268 w_smi_data_input[2]
.sym 10277 w_smi_data_input[3]
.sym 10280 w_smi_data_input[0]
.sym 10282 w_smi_data_input[1]
.sym 10294 $PACKER_VCC_NET
.sym 10295 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_9_E
.sym 10310 w_smi_data_input[3]
.sym 10321 w_smi_data_input[0]
.sym 10326 w_smi_data_input[1]
.sym 10331 $PACKER_VCC_NET
.sym 10344 w_smi_data_input[2]
.sym 10347 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_9_E
.sym 10348 smi_ctrl_ins.swe_and_reset_$glb_clk
.sym 10349 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 10350 w_smi_data_input[0]
.sym 10352 w_smi_data_input[7]
.sym 10354 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[1]
.sym 10355 w_tx_fifo_data[17]
.sym 10356 w_tx_fifo_data[16]
.sym 10357 w_tx_fifo_data[13]
.sym 10358 w_tx_fifo_data[5]
.sym 10359 w_tx_fifo_data[12]
.sym 10360 w_tx_fifo_data[25]
.sym 10361 w_tx_fifo_data[29]
.sym 10364 rx_fifo.rd_addr[7]
.sym 10369 i_smi_a2$SB_IO_IN
.sym 10372 w_smi_data_output[2]
.sym 10377 w_tx_fifo_data[10]
.sym 10382 w_smi_data_input[7]
.sym 10386 w_smi_data_input[0]
.sym 10396 w_smi_data_input[4]
.sym 10403 w_smi_data_output[7]
.sym 10411 w_tx_fifo_data[12]
.sym 10412 w_smi_data_input[7]
.sym 10413 w_smi_data_input[0]
.sym 10433 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[1]
.sym 10440 w_smi_data_input[1]
.sym 10441 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 10444 w_smi_data_input[0]
.sym 10451 w_smi_data_input[4]
.sym 10476 w_smi_data_input[0]
.sym 10484 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 10488 w_smi_data_input[4]
.sym 10507 w_smi_data_input[1]
.sym 10510 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[1]
.sym 10511 smi_ctrl_ins.swe_and_reset_$glb_clk
.sym 10512 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 10513 w_tx_fifo_data[27]
.sym 10514 w_tx_fifo_data[7]
.sym 10515 w_tx_fifo_data[6]
.sym 10516 w_tx_fifo_data[3]
.sym 10517 w_tx_fifo_data[24]
.sym 10518 w_tx_fifo_data[23]
.sym 10519 w_tx_fifo_data[28]
.sym 10520 w_tx_fifo_data[21]
.sym 10526 tx_fifo.rd_addr[1]
.sym 10530 w_tx_fifo_data[29]
.sym 10531 smi_ctrl_ins.tx_reg_state[0]
.sym 10532 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[1]
.sym 10545 w_tx_fifo_data[25]
.sym 10546 w_tx_fifo_data[22]
.sym 10554 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[1]
.sym 10562 w_smi_data_input[2]
.sym 10563 w_smi_data_input[3]
.sym 10568 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[0]
.sym 10569 w_rx_fifo_empty
.sym 10570 $PACKER_VCC_NET
.sym 10573 w_tx_fifo_full
.sym 10581 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[1]
.sym 10584 i_smi_a2$SB_IO_IN
.sym 10589 w_smi_data_input[3]
.sym 10601 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[1]
.sym 10602 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[0]
.sym 10605 w_smi_data_input[2]
.sym 10618 $PACKER_VCC_NET
.sym 10624 w_tx_fifo_full
.sym 10625 w_rx_fifo_empty
.sym 10626 i_smi_a2$SB_IO_IN
.sym 10633 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[1]
.sym 10634 smi_ctrl_ins.swe_and_reset_$glb_clk
.sym 10635 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 10638 smi_ctrl_ins.r_fifo_pushed_data[22]
.sym 10639 smi_ctrl_ins.r_fifo_pushed_data[21]
.sym 10641 smi_ctrl_ins.r_fifo_pushed_data[20]
.sym 10642 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 10643 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 10646 rx_fifo.rd_addr[8]
.sym 10648 w_smi_data_input[2]
.sym 10649 w_rx_24_fifo_data[13]
.sym 10650 w_smi_data_input[1]
.sym 10658 w_tx_fifo_data[26]
.sym 10660 tx_fifo.rd_addr[0]
.sym 10662 w_tx_fifo_data[20]
.sym 10663 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 10666 w_tx_fifo_data[18]
.sym 10667 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[1]
.sym 10668 w_tx_fifo_data[31]
.sym 10670 rx_fifo.rd_addr[8]
.sym 10678 w_smi_data_input[1]
.sym 10679 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 10680 smi_ctrl_ins.r_fifo_pushed_data[18]
.sym 10682 smi_ctrl_ins.r_fifo_pushed_data[31]
.sym 10690 w_smi_data_input[0]
.sym 10695 smi_ctrl_ins.r_fifo_pushed_data[22]
.sym 10698 w_smi_data_input[3]
.sym 10706 smi_ctrl_ins.r_fifo_pushed_data[20]
.sym 10711 smi_ctrl_ins.r_fifo_pushed_data[31]
.sym 10716 w_smi_data_input[3]
.sym 10722 smi_ctrl_ins.r_fifo_pushed_data[22]
.sym 10729 w_smi_data_input[0]
.sym 10735 w_smi_data_input[1]
.sym 10743 smi_ctrl_ins.r_fifo_pushed_data[20]
.sym 10752 smi_ctrl_ins.r_fifo_pushed_data[18]
.sym 10756 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 10757 smi_ctrl_ins.swe_and_reset_$glb_clk
.sym 10758 smi_ctrl_ins.tx_reg_state_SB_LUT4_I3_O_$glb_sr
.sym 10760 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 10761 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 10762 tx_fifo.rd_addr_SB_DFFESR_Q_D[3]
.sym 10763 tx_fifo.rd_addr_SB_DFFESR_Q_D[4]
.sym 10764 tx_fifo.rd_addr_SB_DFFESR_Q_D[5]
.sym 10765 tx_fifo.rd_addr_SB_DFFESR_Q_D[6]
.sym 10766 tx_fifo.rd_addr_SB_DFFESR_Q_D[7]
.sym 10772 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[1]
.sym 10773 w_smi_data_input[4]
.sym 10774 w_smi_data_output[1]
.sym 10776 smi_ctrl_ins.w_fifo_pull_trigger
.sym 10777 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[1]
.sym 10778 w_smi_data_input[2]
.sym 10779 w_tx_fifo_data[1]
.sym 10780 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[3]
.sym 10781 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[0]
.sym 10782 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 10786 tx_fifo.rd_addr[2]
.sym 10788 w_tx_fifo_data[2]
.sym 10789 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 10790 tx_fifo.rd_addr[5]
.sym 10793 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 10800 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 10801 lvds_tx_inst.r_phase_count[1]
.sym 10806 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 10807 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 10809 tx_fifo.rd_addr[5]
.sym 10812 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 10814 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 10815 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 10816 w_tx_fifo_pull
.sym 10821 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 10828 tx_fifo.rd_addr_SB_DFFESR_Q_D[4]
.sym 10829 tx_fifo.rd_addr_SB_DFFESR_Q_D[5]
.sym 10830 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 10831 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 10833 tx_fifo.rd_addr[5]
.sym 10834 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 10836 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 10842 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 10851 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 10852 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 10853 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 10854 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 10857 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 10858 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 10859 w_tx_fifo_pull
.sym 10865 tx_fifo.rd_addr_SB_DFFESR_Q_D[4]
.sym 10866 tx_fifo.rd_addr_SB_DFFESR_Q_D[5]
.sym 10875 lvds_tx_inst.r_phase_count[1]
.sym 10880 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 10881 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 10882 tx_fifo.rd_addr_SB_DFFESR_Q_D[8]
.sym 10883 tx_fifo.rd_addr_SB_DFFESR_Q_D[9]
.sym 10884 tx_fifo.wr_addr_gray_rd[4]
.sym 10885 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[1]
.sym 10886 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[0]
.sym 10887 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 10888 tx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 10889 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 10894 i_smi_a2$SB_IO_IN
.sym 10896 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 10897 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 10899 w_tx_fifo_full
.sym 10902 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 10903 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[3]
.sym 10904 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[3]
.sym 10906 tx_fifo.rd_addr[1]
.sym 10908 rx_fifo.rd_addr[7]
.sym 10909 w_tx_fifo_empty
.sym 10910 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 10911 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 10912 tx_fifo.rd_addr[2]
.sym 10913 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 10914 w_rx_24_fifo_data[15]
.sym 10916 tx_fifo.rd_addr[5]
.sym 10917 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 10926 tx_fifo.rd_addr_SB_DFFESR_Q_D[3]
.sym 10928 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 10931 tx_fifo.rd_addr[0]
.sym 10932 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 10933 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 10934 lvds_tx_inst.o_fifo_pull_SB_LUT4_I2_O
.sym 10935 tx_fifo.rd_addr_SB_DFFESR_Q_D[4]
.sym 10936 tx_fifo.rd_addr_SB_DFFESR_Q_D[5]
.sym 10944 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 10954 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 10959 tx_fifo.rd_addr[0]
.sym 10965 tx_fifo.rd_addr_SB_DFFESR_Q_D[5]
.sym 10968 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 10969 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 10970 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 10971 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 10974 tx_fifo.rd_addr_SB_DFFESR_Q_D[3]
.sym 10982 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 10986 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 10988 tx_fifo.rd_addr_SB_DFFESR_Q_D[4]
.sym 10989 tx_fifo.rd_addr_SB_DFFESR_Q_D[5]
.sym 10995 tx_fifo.rd_addr_SB_DFFESR_Q_D[4]
.sym 11000 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 11002 lvds_tx_inst.o_fifo_pull_SB_LUT4_I2_O
.sym 11003 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 11004 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 11005 tx_fifo.empty_o_SB_LUT4_I3_I1[1]
.sym 11007 tx_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 11008 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 11009 tx_fifo.empty_o_SB_LUT4_I3_I1[2]
.sym 11010 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 11011 tx_fifo.wr_addr_gray_rd[1]
.sym 11012 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 11017 tx_fifo.rd_addr[0]
.sym 11021 tx_fifo.rd_addr[5]
.sym 11022 w_rx_24_fifo_data[5]
.sym 11024 w_rx_24_fifo_data[18]
.sym 11025 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 11026 smi_ctrl_ins.int_cnt_rx[4]
.sym 11027 tx_fifo.rd_addr[1]
.sym 11031 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 11032 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 11034 w_rx_24_fifo_data[29]
.sym 11035 $PACKER_VCC_NET
.sym 11037 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 11039 w_rx_24_fifo_data[4]
.sym 11040 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 11046 tx_fifo.wr_addr_gray_rd_r[0]
.sym 11047 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 11049 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 11050 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 11053 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 11054 tx_fifo.rd_addr[0]
.sym 11058 tx_fifo.rd_addr[1]
.sym 11059 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[2]
.sym 11061 tx_fifo.rd_addr[2]
.sym 11064 i_rst_b$SB_IO_IN
.sym 11069 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 11073 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 11075 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 11076 lvds_tx_inst.r_phase_count_SB_LUT4_I1_1_O_SB_DFFSR_D_Q_SB_LUT4_I3_O[1]
.sym 11077 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 11085 lvds_tx_inst.r_phase_count_SB_LUT4_I1_1_O_SB_DFFSR_D_Q_SB_LUT4_I3_O[1]
.sym 11086 i_rst_b$SB_IO_IN
.sym 11087 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 11088 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[2]
.sym 11092 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 11097 tx_fifo.rd_addr[1]
.sym 11098 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 11099 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 11100 tx_fifo.rd_addr[2]
.sym 11109 tx_fifo.rd_addr[0]
.sym 11110 tx_fifo.wr_addr_gray_rd_r[0]
.sym 11117 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 11118 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 11122 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[2]
.sym 11123 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 11124 i_rst_b$SB_IO_IN
.sym 11125 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 11126 r_counter_$glb_clk
.sym 11127 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 11128 tx_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 11129 tx_fifo.rd_addr_gray_wr[7]
.sym 11130 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 11131 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R
.sym 11132 tx_fifo.rd_addr_gray_wr_r[8]
.sym 11133 tx_fifo.rd_addr_gray_wr_r[7]
.sym 11135 tx_fifo.rd_addr_gray_wr[8]
.sym 11141 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 11143 tx_fifo.wr_addr_gray[1]
.sym 11144 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 11146 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 11147 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 11148 tx_fifo.wr_addr_gray[7]
.sym 11150 tx_fifo.wr_addr_gray_rd_r[0]
.sym 11151 w_rx_24_fifo_data[30]
.sym 11153 w_fetch
.sym 11155 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 11156 w_rx_24_fifo_data[5]
.sym 11158 rx_fifo.rd_addr[7]
.sym 11160 w_rx_24_fifo_data[6]
.sym 11162 rx_fifo.rd_addr[8]
.sym 11174 w_rx_24_fifo_data[21]
.sym 11181 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 11186 w_rx_24_fifo_data[15]
.sym 11187 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 11190 w_rx_24_fifo_data[17]
.sym 11194 w_rx_24_fifo_data[29]
.sym 11199 w_rx_24_fifo_data[4]
.sym 11203 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 11205 w_rx_24_fifo_data[4]
.sym 11215 w_rx_24_fifo_data[17]
.sym 11217 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 11220 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 11222 w_rx_24_fifo_data[21]
.sym 11232 w_rx_24_fifo_data[15]
.sym 11234 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 11246 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 11247 w_rx_24_fifo_data[29]
.sym 11248 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 11249 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 11250 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 11252 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[1]
.sym 11253 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[2]
.sym 11254 spi_if_ins.r_tx_data_valid
.sym 11256 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 11257 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 11258 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 11267 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 11269 w_rx_24_fifo_data[19]
.sym 11272 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 11273 tx_fifo.rd_addr[0]
.sym 11274 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 11277 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 11281 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 11282 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 11285 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 11286 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 11293 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 11296 rx_fifo.rd_addr[0]
.sym 11297 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 11299 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 11300 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 11303 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 11304 rx_fifo.rd_addr[0]
.sym 11307 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 11314 rx_fifo.rd_addr[7]
.sym 11324 $nextpnr_ICESTORM_LC_3$O
.sym 11326 rx_fifo.rd_addr[0]
.sym 11330 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 11333 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 11334 rx_fifo.rd_addr[0]
.sym 11336 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 11339 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 11340 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 11342 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 11345 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 11346 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 11348 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 11350 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 11352 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 11354 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 11357 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 11358 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 11360 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 11363 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 11364 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 11366 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 11368 rx_fifo.rd_addr[7]
.sym 11370 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 11374 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 11375 spi_if_ins.state_if_SB_DFFESR_Q_E[1]
.sym 11376 rx_fifo.rd_addr_gray_wr[3]
.sym 11377 spi_if_ins.state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 11378 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 11379 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 11380 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 11381 rx_fifo.rd_addr_gray_wr_r[3]
.sym 11382 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 11386 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 11387 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 11388 $PACKER_VCC_NET
.sym 11390 lvds_rx_24_inst.r_phase_count[1]
.sym 11391 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 11393 w_rx_24_fifo_data[0]
.sym 11395 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 11396 i_ss$SB_IO_IN
.sym 11397 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[2]
.sym 11398 rx_fifo.rd_addr[9]
.sym 11399 i_glob_clock$SB_IO_IN
.sym 11400 rx_fifo.rd_addr[7]
.sym 11401 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 11404 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 11406 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 11408 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 11409 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11410 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 11415 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 11417 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11426 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 11429 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11430 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11438 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 11439 rx_fifo.rd_addr[9]
.sym 11444 rx_fifo.rd_addr[8]
.sym 11447 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[9]
.sym 11450 rx_fifo.rd_addr[8]
.sym 11451 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 11454 rx_fifo.rd_addr[9]
.sym 11457 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[9]
.sym 11460 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11461 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11463 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 11467 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11474 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11475 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11479 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 11484 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 11486 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11490 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11494 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 11495 r_counter_$glb_clk
.sym 11496 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 11497 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11498 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 11500 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 11502 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 11503 spi_if_ins.spi.r_tx_byte[0]
.sym 11504 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 11510 w_fetch
.sym 11514 rx_fifo.rd_addr_gray_wr_r[3]
.sym 11517 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 11518 spi_if_ins.state_if_SB_DFFESR_Q_E[1]
.sym 11520 rx_fifo.rd_addr_gray[3]
.sym 11522 w_rx_24_fifo_data[26]
.sym 11523 i_button_SB_LUT4_I0_I1[0]
.sym 11524 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 11525 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 11526 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 11527 $PACKER_VCC_NET
.sym 11530 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 11532 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 11538 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 11539 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 11544 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 11546 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 11547 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 11548 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 11552 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 11553 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 11554 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 11556 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 11557 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11558 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 11561 rx_fifo.wr_addr_gray_rd_r[8]
.sym 11562 spi_if_ins.state_if[0]
.sym 11563 rx_fifo.wr_addr_gray_rd_r[9]
.sym 11566 r_tx_data[0]
.sym 11567 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 11569 spi_if_ins.state_if[1]
.sym 11571 rx_fifo.wr_addr_gray_rd_r[9]
.sym 11572 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 11573 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 11574 rx_fifo.wr_addr_gray_rd_r[8]
.sym 11577 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11578 spi_if_ins.state_if[1]
.sym 11579 spi_if_ins.state_if[0]
.sym 11586 r_tx_data[0]
.sym 11590 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 11595 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 11596 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 11598 rx_fifo.wr_addr_gray_rd_r[8]
.sym 11601 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11602 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 11603 spi_if_ins.state_if[0]
.sym 11604 spi_if_ins.state_if[1]
.sym 11607 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 11608 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 11609 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 11610 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 11613 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 11614 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 11616 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 11617 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 11618 r_counter_$glb_clk
.sym 11620 spi_if_ins.o_cs_SB_LUT4_I0_3_O[1]
.sym 11622 smi_ctrl_ins.r_channel_SB_DFFE_Q_E
.sym 11624 r_tx_data[0]
.sym 11625 spi_if_ins.o_cs_SB_LUT4_I0_2_O[0]
.sym 11627 smi_ctrl_ins.r_channel_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 11634 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11636 spi_if_ins.state_if[1]
.sym 11637 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 11638 spi_if_ins.state_if[0]
.sym 11639 w_rx_24_fifo_data[2]
.sym 11640 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 11643 spi_if_ins.w_rx_data[6]
.sym 11644 w_cs[3]
.sym 11645 w_fetch
.sym 11646 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 11647 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 11648 w_rx_24_fifo_data[5]
.sym 11650 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 11652 w_rx_24_fifo_data[6]
.sym 11653 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 11654 rx_fifo.rd_addr[7]
.sym 11655 w_cs[1]
.sym 11662 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 11663 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 11664 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 11667 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 11668 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 11670 rx_fifo.rd_addr[7]
.sym 11674 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 11678 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 11679 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11680 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 11686 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 11690 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 11695 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 11701 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11706 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 11715 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 11718 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 11720 rx_fifo.rd_addr[7]
.sym 11721 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 11726 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 11731 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 11732 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 11736 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 11738 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 11740 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 11741 r_counter_$glb_clk
.sym 11742 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 11743 w_rx_24_fifo_data[29]
.sym 11744 w_rx_24_fifo_data[7]
.sym 11745 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11747 w_rx_24_fifo_data[27]
.sym 11748 w_rx_24_fifo_data[4]
.sym 11749 w_rx_24_fifo_data[28]
.sym 11750 w_rx_24_fifo_data[8]
.sym 11755 rx_fifo.rd_addr[9]
.sym 11762 spi_if_ins.o_cs_SB_LUT4_I0_3_O[1]
.sym 11768 w_rx_24_fifo_data[27]
.sym 11770 rx_fifo.rd_addr_gray[7]
.sym 11772 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 11774 w_rx_24_fifo_data[8]
.sym 11778 rx_fifo.rd_addr_gray[8]
.sym 11784 rx_fifo.rd_addr[9]
.sym 11785 rx_fifo.rd_addr[7]
.sym 11786 w_rx_fifo_empty
.sym 11787 w_tx_fifo_full
.sym 11789 channel
.sym 11790 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 11792 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 11793 rx_fifo.wr_addr_gray_rd_r[8]
.sym 11794 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 11795 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 11796 rx_fifo.empty_o_SB_LUT4_I2_I0[0]
.sym 11797 rx_fifo.empty_o_SB_LUT4_I2_I0[3]
.sym 11798 rx_fifo.empty_o_SB_LUT4_I2_O[2]
.sym 11799 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 11801 rx_fifo.wr_addr_gray_rd_r[9]
.sym 11802 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11803 rx_fifo.empty_o_SB_LUT4_I2_O[1]
.sym 11804 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 11805 rx_fifo.rd_addr[8]
.sym 11809 rx_fifo.empty_o_SB_LUT4_I2_O[0]
.sym 11810 rx_fifo.empty_o_SB_LUT4_I2_I0[1]
.sym 11818 channel
.sym 11823 rx_fifo.empty_o_SB_LUT4_I2_I0[0]
.sym 11824 rx_fifo.empty_o_SB_LUT4_I2_I0[3]
.sym 11825 rx_fifo.empty_o_SB_LUT4_I2_I0[1]
.sym 11826 w_rx_fifo_empty
.sym 11829 rx_fifo.wr_addr_gray_rd_r[8]
.sym 11830 rx_fifo.wr_addr_gray_rd_r[9]
.sym 11831 rx_fifo.rd_addr[9]
.sym 11832 rx_fifo.rd_addr[8]
.sym 11835 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 11836 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 11837 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 11838 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 11842 rx_fifo.empty_o_SB_LUT4_I2_O[1]
.sym 11843 rx_fifo.empty_o_SB_LUT4_I2_O[0]
.sym 11844 rx_fifo.empty_o_SB_LUT4_I2_O[2]
.sym 11847 rx_fifo.rd_addr[8]
.sym 11848 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 11849 rx_fifo.rd_addr[7]
.sym 11855 w_rx_fifo_empty
.sym 11859 w_tx_fifo_full
.sym 11863 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11864 r_counter_$glb_clk
.sym 11865 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 11866 lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.sym 11872 w_rx_24_fifo_push
.sym 11878 w_tx_data_smi[2]
.sym 11879 w_rx_24_fifo_data[28]
.sym 11882 smi_ctrl_ins.soe_and_reset
.sym 11883 w_tx_fifo_full
.sym 11890 w_tx_data_sys[0]
.sym 11893 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 11911 rx_fifo.wr_addr_gray[5]
.sym 11912 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 11917 rx_fifo.wr_addr_gray_rd[5]
.sym 11918 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 11928 rx_fifo.wr_addr_gray_rd[7]
.sym 11934 rx_fifo.wr_addr_gray_rd[8]
.sym 11941 rx_fifo.wr_addr_gray_rd[5]
.sym 11947 rx_fifo.wr_addr_gray_rd[8]
.sym 11952 rx_fifo.wr_addr_gray[5]
.sym 11977 rx_fifo.wr_addr_gray_rd[7]
.sym 11982 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 11983 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 11987 r_counter_$glb_clk
.sym 11995 w_tx_data_sys[0]
.sym 12003 w_rx_fifo_full
.sym 12007 rx_fifo.wr_addr_gray[5]
.sym 12035 rx_fifo.rd_addr_gray_wr[0]
.sym 12037 rx_fifo.rd_addr_gray[0]
.sym 12040 rx_fifo.rd_addr_gray[7]
.sym 12043 rx_fifo.rd_addr[9]
.sym 12048 rx_fifo.rd_addr_gray[8]
.sym 12053 rx_fifo.rd_addr_gray_wr[9]
.sym 12056 rx_fifo.rd_addr_gray_wr[8]
.sym 12071 rx_fifo.rd_addr_gray_wr[8]
.sym 12077 rx_fifo.rd_addr_gray[8]
.sym 12083 rx_fifo.rd_addr_gray_wr[9]
.sym 12088 rx_fifo.rd_addr_gray_wr[0]
.sym 12093 rx_fifo.rd_addr_gray[0]
.sym 12102 rx_fifo.rd_addr_gray[7]
.sym 12106 rx_fifo.rd_addr[9]
.sym 12110 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 12116 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 12125 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 12128 rx_fifo.rd_addr_gray_wr_r[8]
.sym 12129 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 12133 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 12305 i_rst_b$SB_IO_IN
.sym 12306 smi_ctrl_ins.soe_and_reset
.sym 12309 smi_ctrl_ins.swe_and_reset
.sym 12310 w_smi_data_output[0]
.sym 12312 i_smi_a2$SB_IO_IN
.sym 12313 w_smi_data_output[7]
.sym 12315 i_smi_a2$SB_IO_IN
.sym 12316 $PACKER_VCC_NET
.sym 12321 i_smi_a2$SB_IO_IN
.sym 12324 $PACKER_VCC_NET
.sym 12326 w_smi_data_output[7]
.sym 12329 i_smi_a2$SB_IO_IN
.sym 12333 smi_ctrl_ins.swe_and_reset
.sym 12334 w_smi_data_output[0]
.sym 12338 smi_ctrl_ins.modem_tx_ctrl
.sym 12339 smi_ctrl_ins.tx_reg_state_SB_LUT4_I3_O
.sym 12340 $PACKER_VCC_NET
.sym 12341 smi_ctrl_ins.swe_and_reset
.sym 12353 w_tx_fifo_data[21]
.sym 12364 w_smi_data_output[0]
.sym 12367 w_smi_data_input[4]
.sym 12378 smi_ctrl_ins.r_fifo_pushed_data[11]
.sym 12380 smi_ctrl_ins.r_fifo_pushed_data[8]
.sym 12384 smi_ctrl_ins.r_fifo_pushed_data[10]
.sym 12389 smi_ctrl_ins.r_fifo_pushed_data[9]
.sym 12404 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 12413 smi_ctrl_ins.r_fifo_pushed_data[8]
.sym 12416 smi_ctrl_ins.r_fifo_pushed_data[9]
.sym 12423 smi_ctrl_ins.r_fifo_pushed_data[10]
.sym 12440 smi_ctrl_ins.r_fifo_pushed_data[11]
.sym 12456 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 12457 smi_ctrl_ins.swe_and_reset_$glb_clk
.sym 12458 smi_ctrl_ins.tx_reg_state_SB_LUT4_I3_O_$glb_sr
.sym 12459 w_smi_data_input[3]
.sym 12463 smi_ctrl_ins.r_fifo_pushed_data[17]
.sym 12464 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[0]
.sym 12465 smi_ctrl_ins.r_fifo_pushed_data[12]
.sym 12466 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0[0]
.sym 12467 smi_ctrl_ins.modem_tx_ctrl_SB_DFFNESR_Q_E
.sym 12468 smi_ctrl_ins.r_fifo_pushed_data[16]
.sym 12469 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_9_E
.sym 12470 smi_ctrl_ins.r_fifo_pushed_data[13]
.sym 12474 w_rx_24_fifo_data[29]
.sym 12475 w_tx_fifo_data[8]
.sym 12477 w_tx_fifo_data[11]
.sym 12481 w_smi_data_input[7]
.sym 12485 w_tx_fifo_push
.sym 12489 i_smi_a2$SB_IO_IN
.sym 12492 w_smi_data_input[5]
.sym 12498 w_tx_fifo_data[9]
.sym 12505 w_smi_data_input[4]
.sym 12511 i_rst_b$SB_IO_IN
.sym 12518 w_smi_data_input[7]
.sym 12519 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_21_E
.sym 12522 w_smi_data_input[3]
.sym 12523 w_tx_fifo_data[27]
.sym 12529 w_tx_fifo_data[3]
.sym 12541 w_smi_data_input[7]
.sym 12544 smi_ctrl_ins.r_fifo_pushed_data[29]
.sym 12549 smi_ctrl_ins.tx_reg_state[0]
.sym 12550 smi_ctrl_ins.r_fifo_pushed_data[25]
.sym 12552 w_smi_data_input[4]
.sym 12556 smi_ctrl_ins.r_fifo_pushed_data[17]
.sym 12558 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 12561 smi_ctrl_ins.r_fifo_pushed_data[16]
.sym 12566 smi_ctrl_ins.r_fifo_pushed_data[12]
.sym 12567 i_rst_b$SB_IO_IN
.sym 12571 smi_ctrl_ins.r_fifo_pushed_data[13]
.sym 12573 i_rst_b$SB_IO_IN
.sym 12574 w_smi_data_input[7]
.sym 12575 smi_ctrl_ins.tx_reg_state[0]
.sym 12580 smi_ctrl_ins.r_fifo_pushed_data[17]
.sym 12586 smi_ctrl_ins.r_fifo_pushed_data[16]
.sym 12592 smi_ctrl_ins.r_fifo_pushed_data[13]
.sym 12600 w_smi_data_input[4]
.sym 12603 smi_ctrl_ins.r_fifo_pushed_data[12]
.sym 12610 smi_ctrl_ins.r_fifo_pushed_data[25]
.sym 12616 smi_ctrl_ins.r_fifo_pushed_data[29]
.sym 12619 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 12620 smi_ctrl_ins.swe_and_reset_$glb_clk
.sym 12621 smi_ctrl_ins.tx_reg_state_SB_LUT4_I3_O_$glb_sr
.sym 12622 smi_ctrl_ins.r_fifo_pushed_data[24]
.sym 12623 smi_ctrl_ins.r_fifo_pushed_data[23]
.sym 12624 tx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 12625 smi_ctrl_ins.r_fifo_pushed_data[19]
.sym 12626 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 12627 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O[1]
.sym 12629 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_21_E
.sym 12634 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[1]
.sym 12635 tx_fifo.rd_addr[0]
.sym 12636 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 12638 w_tx_fifo_data[17]
.sym 12640 w_tx_fifo_data[16]
.sym 12642 w_tx_fifo_data[13]
.sym 12643 w_smi_data_input[7]
.sym 12646 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 12647 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12648 i_rst_b$SB_IO_IN
.sym 12649 $PACKER_VCC_NET
.sym 12650 w_tx_fifo_data[28]
.sym 12651 w_tx_fifo_data[5]
.sym 12652 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 12654 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_9_E
.sym 12655 w_tx_fifo_pulled_data[22]
.sym 12656 w_tx_fifo_data[7]
.sym 12657 i_smi_a2$SB_IO_IN
.sym 12664 w_smi_data_input[5]
.sym 12665 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 12666 smi_ctrl_ins.r_fifo_pushed_data[27]
.sym 12668 w_smi_data_input[2]
.sym 12671 smi_ctrl_ins.r_fifo_pushed_data[28]
.sym 12674 smi_ctrl_ins.r_fifo_pushed_data[21]
.sym 12687 smi_ctrl_ins.r_fifo_pushed_data[24]
.sym 12688 smi_ctrl_ins.r_fifo_pushed_data[23]
.sym 12689 w_smi_data_input[6]
.sym 12697 smi_ctrl_ins.r_fifo_pushed_data[27]
.sym 12702 w_smi_data_input[6]
.sym 12709 w_smi_data_input[5]
.sym 12716 w_smi_data_input[2]
.sym 12723 smi_ctrl_ins.r_fifo_pushed_data[24]
.sym 12729 smi_ctrl_ins.r_fifo_pushed_data[23]
.sym 12735 smi_ctrl_ins.r_fifo_pushed_data[28]
.sym 12741 smi_ctrl_ins.r_fifo_pushed_data[21]
.sym 12742 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 12743 smi_ctrl_ins.swe_and_reset_$glb_clk
.sym 12744 smi_ctrl_ins.tx_reg_state_SB_LUT4_I3_O_$glb_sr
.sym 12745 lvds_tx_inst.r_fifo_data[30]
.sym 12746 lvds_tx_inst.r_fifo_data[13]
.sym 12747 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_O_I3[3]
.sym 12748 lvds_tx_inst.r_fifo_data[12]
.sym 12749 lvds_tx_inst.r_fifo_data[9]
.sym 12750 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 12751 lvds_tx_inst.r_fifo_data[8]
.sym 12752 lvds_tx_inst.r_fifo_data[22]
.sym 12757 tx_fifo.wr_addr[2]
.sym 12758 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 12759 w_tx_fifo_data[23]
.sym 12761 tx_fifo.rd_addr[2]
.sym 12763 w_tx_fifo_data[6]
.sym 12765 tx_fifo.rd_addr[5]
.sym 12767 w_tx_fifo_data[24]
.sym 12768 w_smi_data_input[5]
.sym 12774 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 12776 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 12778 tx_fifo.rd_addr[7]
.sym 12780 $PACKER_VCC_NET
.sym 12786 w_smi_data_input[2]
.sym 12793 w_smi_data_input[4]
.sym 12797 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_21_E
.sym 12799 w_smi_data_input[3]
.sym 12806 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 12807 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 12808 lvds_tx_inst.r_fifo_data[8]
.sym 12809 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12812 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 12813 lvds_tx_inst.r_fifo_data[12]
.sym 12816 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 12817 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12832 w_smi_data_input[4]
.sym 12840 w_smi_data_input[3]
.sym 12850 w_smi_data_input[2]
.sym 12855 lvds_tx_inst.r_fifo_data[8]
.sym 12856 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 12857 lvds_tx_inst.r_fifo_data[12]
.sym 12858 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12861 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 12862 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12863 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 12864 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 12865 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_21_E
.sym 12866 smi_ctrl_ins.swe_and_reset_$glb_clk
.sym 12867 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 12868 tx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 12869 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[0]
.sym 12870 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 12871 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2]
.sym 12872 tx_fifo.wr_addr_gray_rd[5]
.sym 12873 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1]
.sym 12874 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 12875 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 12876 w_smi_data_output[0]
.sym 12880 tx_fifo.rd_addr[2]
.sym 12881 tx_fifo.rd_addr[1]
.sym 12882 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 12883 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 12885 w_rx_24_fifo_data[15]
.sym 12886 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 12887 w_tx_fifo_pulled_data[13]
.sym 12888 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 12889 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[3]
.sym 12890 w_tx_fifo_data[12]
.sym 12891 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[3]
.sym 12892 $PACKER_VCC_NET
.sym 12897 tx_fifo.rd_addr_gray_wr_r[8]
.sym 12899 $PACKER_VCC_NET
.sym 12902 w_rx_24_fifo_data[4]
.sym 12903 i_rst_b$SB_IO_IN
.sym 12925 tx_fifo.rd_addr[0]
.sym 12926 tx_fifo.rd_addr[5]
.sym 12929 tx_fifo.rd_addr[1]
.sym 12931 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 12932 tx_fifo.rd_addr[2]
.sym 12936 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 12937 tx_fifo.rd_addr[7]
.sym 12938 tx_fifo.rd_addr[6]
.sym 12941 $nextpnr_ICESTORM_LC_4$O
.sym 12944 tx_fifo.rd_addr[0]
.sym 12947 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 12949 tx_fifo.rd_addr[1]
.sym 12951 tx_fifo.rd_addr[0]
.sym 12953 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 12955 tx_fifo.rd_addr[2]
.sym 12957 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 12959 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 12961 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 12963 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 12965 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 12968 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 12969 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 12971 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 12974 tx_fifo.rd_addr[5]
.sym 12975 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 12977 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 12980 tx_fifo.rd_addr[6]
.sym 12981 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 12983 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 12986 tx_fifo.rd_addr[7]
.sym 12987 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 12991 tx_fifo.rd_addr_gray[1]
.sym 12992 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 12993 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 12994 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 12995 tx_fifo.rd_addr[7]
.sym 12996 tx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 12997 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[3]
.sym 12998 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 13005 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 13007 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 13008 w_tx_fifo_data[25]
.sym 13012 lvds_tx_inst.r_fifo_data[28]
.sym 13013 w_tx_fifo_data[22]
.sym 13015 w_tx_fifo_data[3]
.sym 13016 tx_fifo.rd_addr[7]
.sym 13017 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[1]
.sym 13019 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 13021 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[1]
.sym 13023 tx_fifo.rd_addr_gray_wr_r[8]
.sym 13024 tx_fifo.rd_addr[6]
.sym 13025 tx_fifo.rd_addr_SB_DFFESR_Q_D[9]
.sym 13026 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 13027 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 13033 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 13034 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 13035 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 13037 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[0]
.sym 13038 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 13039 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 13041 tx_fifo.wr_addr_gray[4]
.sym 13042 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[2]
.sym 13043 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[1]
.sym 13045 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 13046 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 13047 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 13049 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 13050 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[3]
.sym 13053 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 13058 tx_fifo.wr_addr_gray_rd[4]
.sym 13059 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 13061 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 13062 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 13064 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[9]
.sym 13066 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 13068 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 13073 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 13074 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[9]
.sym 13077 tx_fifo.wr_addr_gray[4]
.sym 13083 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 13084 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 13085 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 13086 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 13089 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 13090 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 13091 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 13092 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 13097 tx_fifo.wr_addr_gray_rd[4]
.sym 13101 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 13102 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 13103 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 13107 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[2]
.sym 13108 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[3]
.sym 13109 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[0]
.sym 13110 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[1]
.sym 13112 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 13114 tx_fifo.wr_addr_gray_rd_r[0]
.sym 13115 tx_fifo.empty_o_SB_LUT4_I3_I1[0]
.sym 13116 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[3]
.sym 13117 tx_fifo.wr_addr_gray_rd[8]
.sym 13118 tx_fifo.wr_addr_gray_rd_r[9]
.sym 13119 tx_fifo.wr_addr_gray_rd[7]
.sym 13120 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 13121 tx_fifo.wr_addr_gray_rd[6]
.sym 13124 w_rx_24_fifo_data[4]
.sym 13125 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 13127 tx_fifo.wr_addr_gray[4]
.sym 13128 smi_ctrl_ins.int_cnt_rx[3]
.sym 13130 tx_fifo.rd_addr[2]
.sym 13131 w_tx_fifo_data[31]
.sym 13133 w_rx_24_fifo_data[5]
.sym 13135 w_tx_fifo_data[18]
.sym 13136 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 13137 w_tx_fifo_data[20]
.sym 13139 w_tx_fifo_pulled_data[22]
.sym 13140 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 13141 $PACKER_VCC_NET
.sym 13143 i_rst_b$SB_IO_IN
.sym 13144 i_rst_b$SB_IO_IN
.sym 13145 w_rx_24_fifo_data[7]
.sym 13147 w_tx_fifo_pull
.sym 13148 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 13149 i_smi_a2$SB_IO_IN
.sym 13155 tx_fifo.empty_o_SB_LUT4_I3_I1[1]
.sym 13159 tx_fifo.rd_addr[7]
.sym 13161 tx_fifo.wr_addr_gray[1]
.sym 13164 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 13166 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 13167 tx_fifo.empty_o_SB_LUT4_I3_I1[2]
.sym 13170 w_tx_fifo_empty
.sym 13172 tx_fifo.empty_o_SB_LUT4_I3_I1[0]
.sym 13174 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 13175 tx_fifo.rd_addr[6]
.sym 13177 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 13182 tx_fifo.wr_addr_gray_rd[8]
.sym 13183 tx_fifo.wr_addr_gray_rd_r[9]
.sym 13185 tx_fifo.wr_addr_gray_rd[1]
.sym 13188 tx_fifo.rd_addr[7]
.sym 13190 tx_fifo.rd_addr[6]
.sym 13200 tx_fifo.empty_o_SB_LUT4_I3_I1[1]
.sym 13201 tx_fifo.empty_o_SB_LUT4_I3_I1[0]
.sym 13202 w_tx_fifo_empty
.sym 13203 tx_fifo.empty_o_SB_LUT4_I3_I1[2]
.sym 13207 tx_fifo.wr_addr_gray_rd[8]
.sym 13212 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 13213 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 13214 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 13215 tx_fifo.wr_addr_gray_rd_r[9]
.sym 13219 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 13221 tx_fifo.rd_addr[7]
.sym 13226 tx_fifo.wr_addr_gray[1]
.sym 13232 tx_fifo.wr_addr_gray_rd[1]
.sym 13235 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 13237 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 13238 tx_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 13239 tx_fifo.rd_addr_gray[8]
.sym 13240 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 13241 tx_fifo.rd_addr[6]
.sym 13242 tx_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 13243 tx_fifo.rd_addr_gray[7]
.sym 13244 i_rst_b$SB_IO_IN
.sym 13250 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 13255 w_tx_fifo_data[2]
.sym 13258 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 13262 tx_fifo.rd_addr[6]
.sym 13267 $PACKER_VCC_NET
.sym 13271 i_rst_b$SB_IO_IN
.sym 13272 tx_fifo.rd_addr[5]
.sym 13279 tx_fifo.rd_addr_gray_wr[7]
.sym 13281 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 13284 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 13288 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 13291 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 13293 tx_fifo.rd_addr_gray_wr[8]
.sym 13296 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 13297 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 13301 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 13303 i_rst_b$SB_IO_IN
.sym 13304 tx_fifo.rd_addr_gray[8]
.sym 13308 tx_fifo.rd_addr_gray[7]
.sym 13309 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 13311 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 13312 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 13313 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 13314 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 13319 tx_fifo.rd_addr_gray[7]
.sym 13323 i_rst_b$SB_IO_IN
.sym 13325 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 13329 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 13330 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 13331 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 13337 tx_fifo.rd_addr_gray_wr[8]
.sym 13341 tx_fifo.rd_addr_gray_wr[7]
.sym 13355 tx_fifo.rd_addr_gray[8]
.sym 13358 r_counter_$glb_clk
.sym 13361 $PACKER_VCC_NET
.sym 13362 spi_if_ins.spi.r_tx_bit_count[2]
.sym 13363 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 13364 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 13365 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 13366 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 13367 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 13372 i_glob_clock$SB_IO_IN
.sym 13373 tx_fifo.rd_addr[2]
.sym 13374 tx_fifo.rd_addr_gray_wr_r[7]
.sym 13375 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 13376 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 13377 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 13378 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 13379 tx_fifo.rd_addr[5]
.sym 13380 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 13381 tx_fifo.rd_addr[1]
.sym 13385 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 13387 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R
.sym 13388 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 13389 tx_fifo.rd_addr_gray_wr_r[8]
.sym 13390 i_rst_b$SB_IO_IN
.sym 13393 i_rst_b$SB_IO_IN
.sym 13394 w_rx_24_fifo_data[4]
.sym 13395 $PACKER_VCC_NET
.sym 13403 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13404 spi_if_ins.r_tx_data_valid
.sym 13405 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]
.sym 13406 i_ss$SB_IO_IN
.sym 13407 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 13408 lvds_rx_24_inst.r_phase_count[1]
.sym 13412 lvds_rx_24_inst.r_phase_count[0]
.sym 13413 i_rst_b$SB_IO_IN
.sym 13414 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 13416 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 13418 $PACKER_VCC_NET
.sym 13420 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 13426 $PACKER_VCC_NET
.sym 13428 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 13432 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 13433 $nextpnr_ICESTORM_LC_8$O
.sym 13436 lvds_rx_24_inst.r_phase_count[0]
.sym 13439 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q_SB_LUT4_O_I3[2]
.sym 13441 $PACKER_VCC_NET
.sym 13442 lvds_rx_24_inst.r_phase_count[1]
.sym 13443 lvds_rx_24_inst.r_phase_count[0]
.sym 13446 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]
.sym 13447 $PACKER_VCC_NET
.sym 13449 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q_SB_LUT4_O_I3[2]
.sym 13455 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 13464 i_rst_b$SB_IO_IN
.sym 13465 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 13466 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 13471 i_ss$SB_IO_IN
.sym 13473 spi_if_ins.r_tx_data_valid
.sym 13476 i_rst_b$SB_IO_IN
.sym 13477 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 13478 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 13479 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 13480 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13481 r_counter_$glb_clk
.sym 13482 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 13483 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 13484 spi_if_ins.spi.SCKr[0]
.sym 13485 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 13486 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 13487 spi_if_ins.spi.SCKr[2]
.sym 13488 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 13489 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 13490 spi_if_ins.spi.SCKr[1]
.sym 13495 w_rx_24_fifo_data[26]
.sym 13497 w_rx_24_fifo_data[10]
.sym 13498 lvds_rx_24_inst.r_phase_count[0]
.sym 13499 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[1]
.sym 13500 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 13501 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]
.sym 13504 $PACKER_VCC_NET
.sym 13505 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 13507 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 13510 w_load
.sym 13511 w_tx_fifo_pull
.sym 13517 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 13518 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 13526 spi_if_ins.state_if[1]
.sym 13527 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 13528 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 13529 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 13532 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13534 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 13535 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 13536 rx_fifo.rd_addr_gray[3]
.sym 13538 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 13539 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 13540 spi_if_ins.state_if[0]
.sym 13541 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 13543 spi_if_ins.state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 13545 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 13546 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 13549 i_rst_b$SB_IO_IN
.sym 13550 rx_fifo.rd_addr_gray_wr[3]
.sym 13553 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 13554 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13557 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 13560 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 13563 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 13564 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 13565 spi_if_ins.state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 13566 i_rst_b$SB_IO_IN
.sym 13572 rx_fifo.rd_addr_gray[3]
.sym 13575 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13576 spi_if_ins.state_if[0]
.sym 13577 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 13578 spi_if_ins.state_if[1]
.sym 13582 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 13583 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 13584 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 13587 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 13588 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 13590 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 13593 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 13594 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13596 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13601 rx_fifo.rd_addr_gray_wr[3]
.sym 13604 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 13606 spi_if_ins.spi.r_tx_byte[3]
.sym 13607 spi_if_ins.spi.r_tx_byte[4]
.sym 13608 spi_if_ins.spi.r_tx_byte[7]
.sym 13609 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 13610 spi_if_ins.spi.r_tx_byte[6]
.sym 13611 spi_if_ins.spi.r_tx_byte[5]
.sym 13612 spi_if_ins.spi.r_tx_byte[2]
.sym 13613 spi_if_ins.spi.r_tx_byte[1]
.sym 13615 w_tx_fifo_data[21]
.sym 13622 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 13630 w_rx_24_fifo_data[29]
.sym 13632 w_rx_24_fifo_data[7]
.sym 13633 i_smi_a2$SB_IO_IN
.sym 13634 w_rx_24_fifo_data[25]
.sym 13635 i_rst_b$SB_IO_IN
.sym 13636 w_rx_24_fifo_data[2]
.sym 13639 w_tx_fifo_pull
.sym 13641 $PACKER_VCC_NET
.sym 13648 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 13651 i_rst_b$SB_IO_IN
.sym 13652 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 13654 spi_if_ins.state_if[1]
.sym 13656 spi_if_ins.state_if[0]
.sym 13657 spi_if_ins.r_tx_byte[0]
.sym 13659 i_rst_b$SB_IO_IN
.sym 13660 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 13662 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13663 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13671 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13674 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 13678 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 13680 spi_if_ins.state_if[0]
.sym 13681 spi_if_ins.state_if[1]
.sym 13686 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 13687 i_rst_b$SB_IO_IN
.sym 13688 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 13698 i_rst_b$SB_IO_IN
.sym 13699 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 13700 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13701 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13711 spi_if_ins.state_if[0]
.sym 13712 spi_if_ins.state_if[1]
.sym 13713 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13717 spi_if_ins.r_tx_byte[0]
.sym 13723 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13725 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13726 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 13727 r_counter_$glb_clk
.sym 13728 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 13729 spi_if_ins.r_tx_byte[3]
.sym 13730 spi_if_ins.r_tx_byte[5]
.sym 13731 spi_if_ins.r_tx_byte[1]
.sym 13732 r_tx_data_SB_DFFE_Q_E
.sym 13733 spi_if_ins.r_tx_byte[6]
.sym 13734 spi_if_ins.r_tx_byte[2]
.sym 13735 spi_if_ins.r_tx_byte[7]
.sym 13736 spi_if_ins.r_tx_byte[4]
.sym 13741 spi_if_ins.w_rx_data[5]
.sym 13749 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 13757 i_rst_b$SB_IO_IN
.sym 13760 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 13762 i_rst_b$SB_IO_IN
.sym 13770 i_glob_clock$SB_IO_IN
.sym 13775 w_cs[0]
.sym 13778 spi_if_ins.o_cs_SB_LUT4_I0_3_O[1]
.sym 13779 w_tx_data_sys[0]
.sym 13780 w_load
.sym 13783 w_cs[0]
.sym 13784 i_button_SB_LUT4_I0_I1[0]
.sym 13786 spi_if_ins.o_cs_SB_LUT4_I0_3_O[2]
.sym 13787 w_cs[3]
.sym 13788 w_cs[2]
.sym 13790 w_cs[3]
.sym 13791 spi_if_ins.o_cs_SB_LUT4_I0_3_O[3]
.sym 13794 w_fetch
.sym 13795 i_rst_b$SB_IO_IN
.sym 13796 w_cs[1]
.sym 13797 r_tx_data_SB_DFFE_Q_E
.sym 13801 smi_ctrl_ins.r_channel_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 13803 w_cs[3]
.sym 13804 w_cs[1]
.sym 13805 w_cs[2]
.sym 13806 w_cs[0]
.sym 13817 smi_ctrl_ins.r_channel_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 13818 i_button_SB_LUT4_I0_I1[0]
.sym 13827 w_tx_data_sys[0]
.sym 13828 spi_if_ins.o_cs_SB_LUT4_I0_3_O[1]
.sym 13829 spi_if_ins.o_cs_SB_LUT4_I0_3_O[2]
.sym 13830 spi_if_ins.o_cs_SB_LUT4_I0_3_O[3]
.sym 13833 w_cs[1]
.sym 13834 w_cs[0]
.sym 13835 w_cs[3]
.sym 13836 w_cs[2]
.sym 13845 w_load
.sym 13846 i_rst_b$SB_IO_IN
.sym 13847 w_fetch
.sym 13848 w_cs[2]
.sym 13849 r_tx_data_SB_DFFE_Q_E
.sym 13850 i_glob_clock$SB_IO_IN
.sym 13852 spi_if_ins.o_cs_SB_LUT4_I0_3_O[2]
.sym 13853 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E
.sym 13854 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 13855 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I2[1]
.sym 13856 w_tx_fifo_pull
.sym 13857 spi_if_ins.o_cs_SB_LUT4_I0_3_O[3]
.sym 13858 sys_ctrl_ins.o_data_out_SB_LUT4_I0_I2[1]
.sym 13859 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 13860 r_tx_data[3]
.sym 13865 w_tx_data_sys[0]
.sym 13873 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 13876 io_ctrl_ins.rf_mode_SB_DFFER_Q_E
.sym 13877 smi_ctrl_ins.r_channel_SB_DFFE_Q_E
.sym 13878 w_rx_24_fifo_data[4]
.sym 13880 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R
.sym 13881 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 13883 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 13885 i_rst_b$SB_IO_IN
.sym 13886 i_rst_b$SB_IO_IN
.sym 13887 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E
.sym 13893 w_rx_24_fifo_data[26]
.sym 13898 w_fetch
.sym 13901 w_rx_24_fifo_data[5]
.sym 13902 w_cs[2]
.sym 13905 w_rx_24_fifo_data[6]
.sym 13906 w_rx_24_fifo_data[25]
.sym 13908 w_rx_24_fifo_data[2]
.sym 13911 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 13913 w_rx_24_fifo_data[27]
.sym 13917 i_rst_b$SB_IO_IN
.sym 13919 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 13920 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 13927 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 13928 w_rx_24_fifo_data[27]
.sym 13932 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 13934 w_rx_24_fifo_data[5]
.sym 13938 w_cs[2]
.sym 13939 w_fetch
.sym 13940 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 13941 i_rst_b$SB_IO_IN
.sym 13950 w_rx_24_fifo_data[25]
.sym 13951 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 13958 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 13959 w_rx_24_fifo_data[2]
.sym 13963 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 13964 w_rx_24_fifo_data[26]
.sym 13968 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 13970 w_rx_24_fifo_data[6]
.sym 13972 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 13973 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 13974 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 13976 w_tx_data_io[2]
.sym 13980 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 13981 io_ctrl_ins.rf_mode_SB_DFFER_Q_E
.sym 13984 i_button_SB_LUT4_I0_I1[0]
.sym 13988 w_cs[2]
.sym 13989 i_button_SB_LUT4_I0_I1[0]
.sym 13990 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I2[1]
.sym 13994 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 13995 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 13996 w_cs[3]
.sym 14003 w_tx_fifo_pull
.sym 14005 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 14007 lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.sym 14018 lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.sym 14023 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 14031 w_rx_fifo_full
.sym 14041 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 14042 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 14050 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 14052 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 14085 w_rx_fifo_full
.sym 14086 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 14087 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 14088 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 14095 lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.sym 14096 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 14097 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 14101 io_ctrl_ins.o_pmod[2]
.sym 14105 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[2]
.sym 14110 w_fetch
.sym 14112 w_cs[1]
.sym 14116 w_cs[1]
.sym 14123 i_button_SB_LUT4_I0_I1[1]
.sym 14131 i_rst_b$SB_IO_IN
.sym 14151 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 14157 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E
.sym 14209 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 14218 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E
.sym 14219 r_counter_$glb_clk
.sym 14220 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 14221 i_rst_b$SB_IO_IN
.sym 14223 io_ctrl_ins.rf_pin_state[2]
.sym 14249 i_rst_b$SB_IO_IN
.sym 14277 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 14321 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 14344 i_rst_b$SB_IO_IN
.sym 14362 o_shdn_tx_lna$SB_IO_OUT
.sym 14373 i_rst_b$SB_IO_IN
.sym 14388 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 14410 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 14418 smi_ctrl_ins.tx_reg_state_SB_LUT4_I3_O
.sym 14419 w_smi_data_output[3]
.sym 14421 i_smi_a2$SB_IO_IN
.sym 14425 $PACKER_VCC_NET
.sym 14430 $PACKER_VCC_NET
.sym 14434 w_smi_data_output[3]
.sym 14438 i_smi_a2$SB_IO_IN
.sym 14440 smi_ctrl_ins.tx_reg_state_SB_LUT4_I3_O
.sym 14444 w_tx_fifo_push
.sym 14446 smi_ctrl_ins.r_fifo_push_1
.sym 14448 smi_ctrl_ins.r_fifo_push
.sym 14450 smi_ctrl_ins.w_fifo_push_trigger_SB_DFFNSR_Q_R
.sym 14455 smi_ctrl_ins.modem_tx_ctrl_SB_DFFNESR_Q_E
.sym 14462 $PACKER_VCC_NET
.sym 14472 w_smi_data_output[3]
.sym 14474 i_rst_b$SB_IO_IN
.sym 14476 w_smi_data_input[4]
.sym 14478 w_smi_data_input[5]
.sym 14490 i_smi_swe_srw$SB_IO_IN
.sym 14495 w_smi_data_input[6]
.sym 14504 $PACKER_VCC_NET
.sym 14506 smi_ctrl_ins.tx_reg_state[3]
.sym 14510 i_rst_b$SB_IO_IN
.sym 14513 smi_ctrl_ins.modem_tx_ctrl_SB_DFFNESR_Q_E
.sym 14516 w_smi_data_input[7]
.sym 14538 w_smi_data_input[6]
.sym 14539 w_smi_data_input[7]
.sym 14543 smi_ctrl_ins.tx_reg_state[3]
.sym 14544 w_smi_data_input[7]
.sym 14552 $PACKER_VCC_NET
.sym 14555 i_smi_swe_srw$SB_IO_IN
.sym 14556 i_rst_b$SB_IO_IN
.sym 14565 smi_ctrl_ins.modem_tx_ctrl_SB_DFFNESR_Q_E
.sym 14566 smi_ctrl_ins.swe_and_reset_$glb_clk
.sym 14567 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 14568 i_smi_swe_srw$SB_IO_IN
.sym 14573 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 14574 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 14575 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 14576 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 14577 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 14578 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 14579 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 14584 tx_fifo.wr_addr[5]
.sym 14585 smi_ctrl_ins.w_fifo_push_trigger_SB_DFFNSR_Q_R
.sym 14590 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 14591 w_tx_fifo_push
.sym 14592 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 14594 i_rst_b$SB_IO_IN
.sym 14597 w_smi_data_input[6]
.sym 14600 smi_ctrl_ins.tx_reg_state[3]
.sym 14602 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_9_E
.sym 14607 smi_ctrl_ins.tx_reg_state[3]
.sym 14610 smi_ctrl_ins.tx_reg_state[2]
.sym 14611 smi_ctrl_ins.tx_reg_state[1]
.sym 14614 w_smi_data_input[6]
.sym 14620 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[0]
.sym 14621 $PACKER_VCC_NET
.sym 14622 w_tx_fifo_push
.sym 14629 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_21_E
.sym 14633 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[0]
.sym 14638 smi_ctrl_ins.r_fifo_pushed_data[19]
.sym 14649 smi_ctrl_ins.tx_reg_state[0]
.sym 14651 w_smi_data_input[7]
.sym 14652 smi_ctrl_ins.modem_tx_ctrl
.sym 14657 w_smi_data_input[5]
.sym 14660 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_9_E
.sym 14661 w_smi_data_input[4]
.sym 14663 smi_ctrl_ins.tx_reg_state[3]
.sym 14665 smi_ctrl_ins.tx_reg_state[2]
.sym 14668 smi_ctrl_ins.tx_reg_state[1]
.sym 14669 w_smi_data_input[6]
.sym 14680 i_rst_b$SB_IO_IN
.sym 14684 w_smi_data_input[6]
.sym 14689 smi_ctrl_ins.tx_reg_state[0]
.sym 14690 smi_ctrl_ins.tx_reg_state[3]
.sym 14697 w_smi_data_input[4]
.sym 14700 smi_ctrl_ins.tx_reg_state[3]
.sym 14701 smi_ctrl_ins.tx_reg_state[2]
.sym 14702 smi_ctrl_ins.tx_reg_state[1]
.sym 14706 smi_ctrl_ins.tx_reg_state[0]
.sym 14708 i_rst_b$SB_IO_IN
.sym 14712 smi_ctrl_ins.modem_tx_ctrl
.sym 14718 i_rst_b$SB_IO_IN
.sym 14720 w_smi_data_input[7]
.sym 14721 smi_ctrl_ins.tx_reg_state[1]
.sym 14726 w_smi_data_input[5]
.sym 14728 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_9_E
.sym 14729 smi_ctrl_ins.swe_and_reset_$glb_clk
.sym 14730 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 14731 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 14732 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 14733 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 14734 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_21_E
.sym 14735 tx_fifo.wr_addr[2]
.sym 14736 tx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 14737 tx_fifo.wr_addr[8]
.sym 14738 tx_fifo.wr_addr_gray[5]
.sym 14739 smi_ctrl_ins.tx_reg_state[0]
.sym 14743 w_tx_fifo_data[9]
.sym 14744 tx_fifo.rd_addr[7]
.sym 14745 w_rx_24_fifo_data[15]
.sym 14747 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[0]
.sym 14749 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 14751 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0[0]
.sym 14757 tx_fifo.rd_addr_gray_wr_r[4]
.sym 14758 w_tx_fifo_pulled_data[10]
.sym 14760 w_tx_fifo_pulled_data[8]
.sym 14761 w_tx_fifo_pulled_data[30]
.sym 14762 w_tx_fifo_full
.sym 14763 w_smi_data_output[6]
.sym 14764 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 14765 tx_fifo.rd_addr_gray_wr_r[6]
.sym 14775 tx_fifo.rd_addr_gray_wr_r[4]
.sym 14776 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 14777 w_smi_data_input[7]
.sym 14778 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 14781 w_smi_data_input[6]
.sym 14783 smi_ctrl_ins.tx_reg_state[2]
.sym 14784 w_smi_data_input[5]
.sym 14785 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 14786 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 14787 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 14790 w_smi_data_input[1]
.sym 14791 tx_fifo.rd_addr_gray_wr_r[6]
.sym 14792 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 14799 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_21_E
.sym 14800 i_rst_b$SB_IO_IN
.sym 14805 w_smi_data_input[6]
.sym 14813 w_smi_data_input[5]
.sym 14817 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 14819 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 14826 w_smi_data_input[1]
.sym 14829 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 14830 tx_fifo.rd_addr_gray_wr_r[4]
.sym 14831 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 14835 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 14836 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 14837 tx_fifo.rd_addr_gray_wr_r[6]
.sym 14838 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 14847 w_smi_data_input[7]
.sym 14849 i_rst_b$SB_IO_IN
.sym 14850 smi_ctrl_ins.tx_reg_state[2]
.sym 14851 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_21_E
.sym 14852 smi_ctrl_ins.swe_and_reset_$glb_clk
.sym 14853 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 14854 w_smi_data_output[2]
.sym 14855 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O[0]
.sym 14856 w_smi_data_output[6]
.sym 14857 smi_ctrl_ins.w_fifo_pull_trigger
.sym 14858 w_smi_data_output[4]
.sym 14859 w_smi_data_output[3]
.sym 14860 w_smi_data_output[0]
.sym 14861 w_smi_data_output[1]
.sym 14867 tx_fifo.wr_addr[8]
.sym 14869 smi_ctrl_ins.tx_reg_state[2]
.sym 14871 i_rst_b$SB_IO_IN
.sym 14875 w_tx_fifo_pulled_data[26]
.sym 14877 tx_fifo.rd_addr_gray_wr_r[8]
.sym 14878 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 14879 tx_fifo.rd_addr_gray_wr_r[2]
.sym 14880 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 14881 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 14885 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O[1]
.sym 14886 w_rx_24_fifo_data[14]
.sym 14888 tx_fifo.wr_addr_gray[5]
.sym 14889 w_tx_fifo_pulled_data[9]
.sym 14896 w_tx_fifo_pulled_data[9]
.sym 14897 w_tx_fifo_pulled_data[12]
.sym 14900 w_tx_fifo_pulled_data[22]
.sym 14903 w_tx_fifo_pulled_data[13]
.sym 14906 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 14908 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 14910 i_smi_a2$SB_IO_IN
.sym 14912 lvds_tx_inst.r_fifo_data[13]
.sym 14918 w_tx_fifo_pulled_data[10]
.sym 14920 w_tx_fifo_pulled_data[8]
.sym 14921 w_tx_fifo_pulled_data[30]
.sym 14923 lvds_tx_inst.r_fifo_data[9]
.sym 14924 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 14930 i_smi_a2$SB_IO_IN
.sym 14931 w_tx_fifo_pulled_data[30]
.sym 14935 i_smi_a2$SB_IO_IN
.sym 14936 w_tx_fifo_pulled_data[13]
.sym 14940 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 14941 lvds_tx_inst.r_fifo_data[9]
.sym 14942 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 14943 lvds_tx_inst.r_fifo_data[13]
.sym 14947 i_smi_a2$SB_IO_IN
.sym 14949 w_tx_fifo_pulled_data[12]
.sym 14953 w_tx_fifo_pulled_data[9]
.sym 14954 i_smi_a2$SB_IO_IN
.sym 14960 w_tx_fifo_pulled_data[10]
.sym 14961 i_smi_a2$SB_IO_IN
.sym 14964 w_tx_fifo_pulled_data[8]
.sym 14966 i_smi_a2$SB_IO_IN
.sym 14972 w_tx_fifo_pulled_data[22]
.sym 14973 i_smi_a2$SB_IO_IN
.sym 14974 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 14975 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 14976 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 14977 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O[3]
.sym 14978 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 14979 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 14980 w_tx_fifo_full
.sym 14981 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_O_I3[3]
.sym 14982 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 14983 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 14984 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 14985 i_rst_b$SB_IO_IN
.sym 14986 w_smi_data_output[3]
.sym 14988 i_rst_b$SB_IO_IN
.sym 14989 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[1]
.sym 14990 w_tx_fifo_data[4]
.sym 14991 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 14992 smi_ctrl_ins.int_cnt_rx[3]
.sym 14993 tx_fifo.rd_addr_gray_wr_r[8]
.sym 14994 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[1]
.sym 14995 w_tx_fifo_data[27]
.sym 14997 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[1]
.sym 14998 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[1]
.sym 14999 tx_fifo.rd_addr[6]
.sym 15000 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[3]
.sym 15002 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[0]
.sym 15003 smi_ctrl_ins.o_tx_fifo_push_SB_LUT4_I2_O
.sym 15004 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[3]
.sym 15006 w_tx_fifo_push
.sym 15007 $PACKER_VCC_NET
.sym 15008 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[0]
.sym 15011 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[1]
.sym 15012 lvds_tx_inst.r_fifo_data[22]
.sym 15018 lvds_tx_inst.r_fifo_data[30]
.sym 15019 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[0]
.sym 15021 tx_fifo.rd_addr_SB_DFFESR_Q_D[3]
.sym 15024 tx_fifo.rd_addr_SB_DFFESR_Q_D[6]
.sym 15028 lvds_tx_inst.r_fifo_data[28]
.sym 15029 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2]
.sym 15030 tx_fifo.rd_addr_SB_DFFESR_Q_D[4]
.sym 15031 tx_fifo.rd_addr_SB_DFFESR_Q_D[5]
.sym 15032 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[3]
.sym 15033 tx_fifo.rd_addr_SB_DFFESR_Q_D[7]
.sym 15040 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 15041 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 15044 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 15045 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 15046 tx_fifo.wr_addr_gray_rd[5]
.sym 15047 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1]
.sym 15048 tx_fifo.wr_addr_gray[5]
.sym 15051 tx_fifo.rd_addr_SB_DFFESR_Q_D[7]
.sym 15053 tx_fifo.rd_addr_SB_DFFESR_Q_D[6]
.sym 15057 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 15060 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 15064 tx_fifo.rd_addr_SB_DFFESR_Q_D[4]
.sym 15066 tx_fifo.rd_addr_SB_DFFESR_Q_D[3]
.sym 15069 tx_fifo.wr_addr_gray_rd[5]
.sym 15076 tx_fifo.wr_addr_gray[5]
.sym 15082 tx_fifo.rd_addr_SB_DFFESR_Q_D[5]
.sym 15084 tx_fifo.rd_addr_SB_DFFESR_Q_D[6]
.sym 15087 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 15088 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 15089 lvds_tx_inst.r_fifo_data[30]
.sym 15090 lvds_tx_inst.r_fifo_data[28]
.sym 15093 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[0]
.sym 15094 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1]
.sym 15095 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[3]
.sym 15096 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2]
.sym 15098 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 15100 tx_fifo.rd_addr_gray[2]
.sym 15101 tx_fifo.rd_addr_gray[0]
.sym 15102 tx_fifo.rd_addr_gray[5]
.sym 15103 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 15104 tx_fifo.rd_addr_gray[4]
.sym 15105 tx_fifo.rd_addr_gray[3]
.sym 15106 tx_fifo.rd_addr_gray[6]
.sym 15107 smi_ctrl_ins.o_tx_fifo_push_SB_LUT4_I2_O
.sym 15111 i_rst_b$SB_IO_IN
.sym 15113 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 15114 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 15115 w_tx_fifo_data[28]
.sym 15118 w_tx_fifo_data[5]
.sym 15119 w_tx_fifo_data[7]
.sym 15120 w_rx_24_fifo_data[7]
.sym 15124 tx_fifo.rd_addr[7]
.sym 15125 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 15126 w_rx_24_fifo_data[21]
.sym 15127 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2]
.sym 15129 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[0]
.sym 15130 w_rx_24_fifo_data[12]
.sym 15131 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 15133 tx_fifo.rd_addr_gray_wr_r[7]
.sym 15134 w_rx_24_fifo_data[11]
.sym 15135 w_tx_fifo_pull
.sym 15141 tx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 15142 tx_fifo.empty_o_SB_LUT4_I3_I1[0]
.sym 15146 tx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 15147 tx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 15149 tx_fifo.rd_addr_SB_DFFESR_Q_D[8]
.sym 15150 tx_fifo.rd_addr_SB_DFFESR_Q_D[9]
.sym 15153 tx_fifo.wr_addr_gray_rd_r[9]
.sym 15158 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 15160 tx_fifo.rd_addr_SB_DFFESR_Q_D[3]
.sym 15167 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 15168 lvds_tx_inst.o_fifo_pull_SB_LUT4_I2_O
.sym 15170 w_tx_fifo_pull
.sym 15172 tx_fifo.rd_addr_SB_DFFESR_Q_D[7]
.sym 15175 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 15177 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 15180 tx_fifo.rd_addr_SB_DFFESR_Q_D[8]
.sym 15187 tx_fifo.rd_addr_SB_DFFESR_Q_D[8]
.sym 15188 tx_fifo.rd_addr_SB_DFFESR_Q_D[7]
.sym 15192 tx_fifo.rd_addr_SB_DFFESR_Q_D[8]
.sym 15195 tx_fifo.rd_addr_SB_DFFESR_Q_D[9]
.sym 15198 tx_fifo.rd_addr_SB_DFFESR_Q_D[7]
.sym 15204 tx_fifo.wr_addr_gray_rd_r[9]
.sym 15205 tx_fifo.rd_addr_SB_DFFESR_Q_D[9]
.sym 15207 w_tx_fifo_pull
.sym 15210 tx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 15211 tx_fifo.empty_o_SB_LUT4_I3_I1[0]
.sym 15212 tx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 15213 tx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 15216 tx_fifo.rd_addr_SB_DFFESR_Q_D[3]
.sym 15218 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 15220 lvds_tx_inst.o_fifo_pull_SB_LUT4_I2_O
.sym 15221 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 15222 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 15224 w_rx_24_fifo_data[12]
.sym 15225 w_rx_24_fifo_data[22]
.sym 15226 w_rx_24_fifo_data[13]
.sym 15227 tx_fifo.wr_addr_gray[6]
.sym 15228 tx_fifo.wr_addr_gray[8]
.sym 15229 w_rx_24_fifo_data[30]
.sym 15230 w_rx_24_fifo_data[21]
.sym 15235 tx_fifo.rd_addr_gray[1]
.sym 15236 tx_fifo.rd_addr[5]
.sym 15238 i_rst_b$SB_IO_IN
.sym 15239 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 15240 smi_ctrl_ins.o_tx_fifo_push_SB_LUT4_I2_O
.sym 15241 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 15242 w_rx_24_fifo_data[3]
.sym 15243 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 15244 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 15245 tx_fifo.rd_addr[7]
.sym 15246 lvds_tx_inst.r_fifo_data[15]
.sym 15248 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 15249 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 15250 w_rx_24_fifo_data[10]
.sym 15251 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 15252 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 15253 w_rx_24_fifo_data[28]
.sym 15255 tx_fifo.rd_addr_SB_DFFESR_Q_D[6]
.sym 15257 w_tx_fifo_empty
.sym 15258 w_rx_24_fifo_data[12]
.sym 15270 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 15271 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 15274 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 15277 tx_fifo.wr_addr_gray_rd[7]
.sym 15285 tx_fifo.wr_addr_gray_rd[9]
.sym 15286 tx_fifo.wr_addr_gray[7]
.sym 15287 tx_fifo.wr_addr_gray_rd[6]
.sym 15289 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 15290 tx_fifo.wr_addr_gray_rd[0]
.sym 15292 tx_fifo.wr_addr_gray[6]
.sym 15293 tx_fifo.wr_addr_gray[8]
.sym 15300 tx_fifo.wr_addr_gray_rd[0]
.sym 15305 tx_fifo.wr_addr_gray_rd[6]
.sym 15309 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 15310 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 15311 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 15312 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 15318 tx_fifo.wr_addr_gray[8]
.sym 15322 tx_fifo.wr_addr_gray_rd[9]
.sym 15328 tx_fifo.wr_addr_gray[7]
.sym 15335 tx_fifo.wr_addr_gray_rd[7]
.sym 15341 tx_fifo.wr_addr_gray[6]
.sym 15344 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 15346 tx_fifo.wr_addr_gray_rd[3]
.sym 15347 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 15348 tx_fifo.wr_addr_gray_rd[0]
.sym 15349 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 15350 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 15351 tx_fifo.wr_addr_gray_rd[9]
.sym 15352 tx_fifo.wr_addr_gray_rd[2]
.sym 15353 lvds_tx_inst.o_fifo_pull_SB_LUT4_I2_O
.sym 15358 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q[1]
.sym 15359 $PACKER_VCC_NET
.sym 15360 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 15361 w_rx_24_fifo_data[13]
.sym 15366 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 15368 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 15370 tx_fifo.rd_addr[6]
.sym 15372 w_rx_24_fifo_data[16]
.sym 15375 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 15377 lvds_tx_inst.o_fifo_pull_SB_LUT4_I2_O
.sym 15378 w_rx_24_fifo_data[14]
.sym 15380 w_rx_24_fifo_data[24]
.sym 15381 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 15387 tx_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 15388 tx_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 15390 tx_fifo.rd_addr_SB_DFFESR_Q_D[9]
.sym 15391 tx_fifo.rd_addr[6]
.sym 15393 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 15397 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2]
.sym 15398 lvds_tx_inst.o_fifo_pull_SB_LUT4_I2_O
.sym 15399 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 15401 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 15405 tx_fifo.rd_addr[5]
.sym 15406 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 15407 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 15408 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 15413 tx_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 15414 i_rst_b$SB_IO_IN
.sym 15415 tx_fifo.rd_addr_SB_DFFESR_Q_D[6]
.sym 15416 tx_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 15420 tx_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 15421 tx_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 15422 tx_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 15423 tx_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 15426 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 15427 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 15428 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 15429 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 15433 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 15438 tx_fifo.rd_addr_SB_DFFESR_Q_D[9]
.sym 15445 tx_fifo.rd_addr_SB_DFFESR_Q_D[6]
.sym 15450 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2]
.sym 15451 tx_fifo.rd_addr[5]
.sym 15453 tx_fifo.rd_addr[6]
.sym 15457 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 15463 i_rst_b$SB_IO_IN
.sym 15466 lvds_tx_inst.o_fifo_pull_SB_LUT4_I2_O
.sym 15467 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 15468 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 15469 w_rx_24_fifo_data[25]
.sym 15470 w_rx_24_fifo_data[10]
.sym 15471 w_rx_24_fifo_data[14]
.sym 15473 w_rx_24_fifo_data[26]
.sym 15474 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 15475 w_rx_24_fifo_data[2]
.sym 15476 w_rx_24_fifo_data[16]
.sym 15481 tx_fifo.rd_addr[7]
.sym 15483 w_tx_fifo_pull
.sym 15486 lvds_tx_inst.o_fifo_pull_SB_LUT4_I2_O
.sym 15488 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 15489 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 15490 w_tx_fifo_data[3]
.sym 15491 tx_fifo.rd_addr[6]
.sym 15494 w_rx_24_fifo_data[26]
.sym 15496 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 15498 w_tx_fifo_pull
.sym 15500 w_rx_24_fifo_data[16]
.sym 15501 w_fetch
.sym 15502 i_sck$SB_IO_IN
.sym 15503 $PACKER_VCC_NET
.sym 15513 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 15514 spi_if_ins.spi.SCKr[2]
.sym 15516 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15517 spi_if_ins.spi.SCKr[1]
.sym 15518 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 15520 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15521 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 15523 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15527 $PACKER_VCC_NET
.sym 15535 $PACKER_VCC_NET
.sym 15537 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15539 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 15542 $nextpnr_ICESTORM_LC_7$O
.sym 15545 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15548 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 15550 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15551 $PACKER_VCC_NET
.sym 15555 $PACKER_VCC_NET
.sym 15556 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15558 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 15562 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15563 $PACKER_VCC_NET
.sym 15564 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15567 spi_if_ins.spi.SCKr[2]
.sym 15568 spi_if_ins.spi.SCKr[1]
.sym 15569 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15570 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15574 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15579 spi_if_ins.spi.SCKr[2]
.sym 15581 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15582 spi_if_ins.spi.SCKr[1]
.sym 15585 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 15586 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15587 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 15588 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15589 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 15590 r_counter_$glb_clk
.sym 15591 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 15592 spi_if_ins.spi.r2_rx_done
.sym 15593 tx_fifo.rd_addr_gray_wr_r[9]
.sym 15594 spi_if_ins.spi.r3_rx_done
.sym 15595 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15597 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 15599 tx_fifo.rd_addr_gray_wr[9]
.sym 15600 i_rst_b$SB_IO_IN
.sym 15603 i_rst_b$SB_IO_IN
.sym 15605 w_rx_24_fifo_data[2]
.sym 15608 $PACKER_VCC_NET
.sym 15611 w_rx_24_fifo_data[25]
.sym 15613 w_tx_fifo_pulled_data[22]
.sym 15614 $PACKER_VCC_NET
.sym 15621 w_rx_24_fifo_data[23]
.sym 15622 w_tx_fifo_pull
.sym 15633 spi_if_ins.spi.r_tx_byte[3]
.sym 15634 spi_if_ins.spi.r_tx_byte[4]
.sym 15635 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15638 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15639 spi_if_ins.spi.r_tx_byte[2]
.sym 15640 spi_if_ins.spi.r_tx_byte[1]
.sym 15642 spi_if_ins.spi.SCKr[0]
.sym 15643 spi_if_ins.spi.r_tx_byte[7]
.sym 15644 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15645 spi_if_ins.spi.r_tx_byte[6]
.sym 15646 spi_if_ins.spi.r_tx_byte[5]
.sym 15647 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 15648 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 15656 spi_if_ins.spi.SCKr[1]
.sym 15659 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 15662 i_sck$SB_IO_IN
.sym 15663 spi_if_ins.spi.r_tx_byte[0]
.sym 15667 spi_if_ins.spi.r_tx_byte[4]
.sym 15668 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15669 spi_if_ins.spi.r_tx_byte[0]
.sym 15675 i_sck$SB_IO_IN
.sym 15678 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15679 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15680 spi_if_ins.spi.r_tx_byte[3]
.sym 15681 spi_if_ins.spi.r_tx_byte[7]
.sym 15685 spi_if_ins.spi.r_tx_byte[5]
.sym 15686 spi_if_ins.spi.r_tx_byte[1]
.sym 15687 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15691 spi_if_ins.spi.SCKr[1]
.sym 15696 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 15697 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15698 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 15699 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 15702 spi_if_ins.spi.r_tx_byte[2]
.sym 15703 spi_if_ins.spi.r_tx_byte[6]
.sym 15704 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15705 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15709 spi_if_ins.spi.SCKr[0]
.sym 15713 r_counter_$glb_clk
.sym 15715 spi_if_ins.w_rx_data[3]
.sym 15716 spi_if_ins.w_rx_data[2]
.sym 15717 spi_if_ins.w_rx_data[1]
.sym 15718 spi_if_ins.w_rx_data[4]
.sym 15719 spi_if_ins.w_rx_data[5]
.sym 15720 spi_if_ins.w_rx_data[0]
.sym 15721 spi_if_ins.w_rx_data[6]
.sym 15722 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 15727 tx_fifo.rd_addr[6]
.sym 15728 $PACKER_VCC_NET
.sym 15729 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 15735 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 15737 i_rst_b$SB_IO_IN
.sym 15743 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 15744 w_rx_24_fifo_data[28]
.sym 15746 w_rx_24_fifo_data[8]
.sym 15747 w_tx_data_smi[1]
.sym 15749 w_tx_fifo_empty
.sym 15750 w_tx_data_io[0]
.sym 15757 spi_if_ins.r_tx_byte[5]
.sym 15758 spi_if_ins.r_tx_byte[1]
.sym 15760 spi_if_ins.r_tx_byte[6]
.sym 15761 spi_if_ins.r_tx_byte[2]
.sym 15762 spi_if_ins.r_tx_byte[7]
.sym 15763 spi_if_ins.r_tx_byte[4]
.sym 15764 spi_if_ins.r_tx_byte[3]
.sym 15769 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15783 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15784 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15790 spi_if_ins.r_tx_byte[3]
.sym 15795 spi_if_ins.r_tx_byte[4]
.sym 15801 spi_if_ins.r_tx_byte[7]
.sym 15807 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15813 spi_if_ins.r_tx_byte[6]
.sym 15819 spi_if_ins.r_tx_byte[5]
.sym 15826 spi_if_ins.r_tx_byte[2]
.sym 15832 spi_if_ins.r_tx_byte[1]
.sym 15835 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15836 r_counter_$glb_clk
.sym 15837 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15838 r_tx_data[7]
.sym 15839 r_tx_data[6]
.sym 15840 r_tx_data[2]
.sym 15841 r_tx_data[1]
.sym 15842 r_tx_data[4]
.sym 15843 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 15844 r_tx_data[5]
.sym 15845 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 15851 spi_if_ins.w_rx_data[6]
.sym 15855 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 15856 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 15859 spi_if_ins.w_rx_data[2]
.sym 15861 spi_if_ins.w_rx_data[1]
.sym 15862 w_load
.sym 15866 spi_if_ins.r_tx_byte[7]
.sym 15881 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 15888 i_rst_b$SB_IO_IN
.sym 15890 r_tx_data[3]
.sym 15892 spi_if_ins.o_cs_SB_LUT4_I0_2_O[0]
.sym 15895 r_tx_data[7]
.sym 15897 r_tx_data[2]
.sym 15904 r_tx_data[6]
.sym 15906 r_tx_data[1]
.sym 15907 r_tx_data[4]
.sym 15909 r_tx_data[5]
.sym 15912 r_tx_data[3]
.sym 15918 r_tx_data[5]
.sym 15924 r_tx_data[1]
.sym 15931 i_rst_b$SB_IO_IN
.sym 15933 spi_if_ins.o_cs_SB_LUT4_I0_2_O[0]
.sym 15936 r_tx_data[6]
.sym 15945 r_tx_data[2]
.sym 15948 r_tx_data[7]
.sym 15954 r_tx_data[4]
.sym 15958 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 15959 r_counter_$glb_clk
.sym 15961 w_tx_data_io[4]
.sym 15963 io_ctrl_ins.led1_state_SB_DFFER_Q_E
.sym 15964 w_tx_data_io[1]
.sym 15965 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 15966 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[3]
.sym 15967 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 15968 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 15973 w_cs[1]
.sym 15974 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 15975 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 15977 w_load
.sym 15979 w_cs[3]
.sym 15980 w_tx_fifo_pull
.sym 15981 r_tx_data_SB_DFFE_Q_E
.sym 15982 w_cs[2]
.sym 15985 w_tx_fifo_pull
.sym 15986 w_fetch
.sym 15987 w_rx_data[0]
.sym 15988 io_ctrl_ins.debug_mode[0]
.sym 15989 w_rx_data[2]
.sym 15991 w_rx_data[4]
.sym 15993 w_fetch
.sym 15994 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 15995 $PACKER_VCC_NET
.sym 15996 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 16002 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 16003 w_tx_data_io[2]
.sym 16004 w_cs[3]
.sym 16005 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I2[1]
.sym 16006 w_cs[0]
.sym 16007 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 16010 w_cs[1]
.sym 16011 w_ioc[1]
.sym 16012 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 16013 w_cs[1]
.sym 16014 w_cs[2]
.sym 16017 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 16018 w_tx_data_smi[2]
.sym 16019 w_fetch
.sym 16020 w_tx_data_io[0]
.sym 16021 w_tx_fifo_empty
.sym 16022 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 16026 i_rst_b$SB_IO_IN
.sym 16028 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 16030 w_tx_data_smi[0]
.sym 16031 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R
.sym 16035 w_cs[0]
.sym 16036 w_cs[2]
.sym 16037 w_cs[3]
.sym 16038 w_cs[1]
.sym 16041 w_fetch
.sym 16043 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 16044 w_cs[0]
.sym 16047 w_ioc[1]
.sym 16048 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 16053 w_fetch
.sym 16054 w_cs[1]
.sym 16055 i_rst_b$SB_IO_IN
.sym 16062 w_tx_fifo_empty
.sym 16065 w_tx_data_smi[0]
.sym 16066 w_tx_data_io[0]
.sym 16067 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 16068 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 16071 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 16072 w_tx_data_io[2]
.sym 16073 w_tx_data_smi[2]
.sym 16074 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 16077 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 16078 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 16079 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I2[1]
.sym 16080 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 16082 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 16083 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R
.sym 16084 io_ctrl_ins.pmod_dir_state[4]
.sym 16085 io_ctrl_ins.pmod_dir_state[0]
.sym 16086 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 16087 io_ctrl_ins.pmod_dir_state[3]
.sym 16088 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 16089 io_ctrl_ins.pmod_dir_state[1]
.sym 16090 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 16091 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O[1]
.sym 16092 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 16096 o_led0$SB_IO_OUT
.sym 16097 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 16098 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 16100 w_ioc[1]
.sym 16101 w_cs[1]
.sym 16102 w_cs[0]
.sym 16104 i_button_SB_LUT4_I0_I1[1]
.sym 16106 w_cs[1]
.sym 16107 w_ioc[1]
.sym 16113 w_tx_fifo_pull
.sym 16118 w_ioc[0]
.sym 16126 w_cs[1]
.sym 16129 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 16130 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 16132 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 16134 w_load
.sym 16136 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 16138 w_fetch
.sym 16140 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[2]
.sym 16141 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16145 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 16154 i_button_SB_LUT4_I0_I1[1]
.sym 16164 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 16165 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 16167 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 16188 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 16189 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[2]
.sym 16191 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16194 w_fetch
.sym 16195 w_cs[1]
.sym 16196 w_load
.sym 16197 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 16204 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 16205 r_counter_$glb_clk
.sym 16206 i_button_SB_LUT4_I0_I1[1]
.sym 16207 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16208 io_ctrl_ins.debug_mode[0]
.sym 16210 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16211 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16212 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 16213 io_ctrl_ins.debug_mode[1]
.sym 16214 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16221 i_rst_b$SB_IO_IN
.sym 16248 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 16251 io_ctrl_ins.o_pmod[2]
.sym 16261 w_rx_data[2]
.sym 16264 o_shdn_tx_lna$SB_IO_OUT
.sym 16275 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 16278 w_ioc[0]
.sym 16302 w_rx_data[2]
.sym 16323 w_ioc[0]
.sym 16324 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 16325 io_ctrl_ins.o_pmod[2]
.sym 16326 o_shdn_tx_lna$SB_IO_OUT
.sym 16327 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 16328 r_counter_$glb_clk
.sym 16330 o_shdn_tx_lna$SB_IO_OUT
.sym 16332 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16342 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16343 i_rst_b$SB_IO_IN
.sym 16347 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16351 io_ctrl_ins.rf_mode_SB_DFFER_Q_E
.sym 16352 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 16359 w_rx_data[2]
.sym 16379 i_rst_b$SB_IO_IN
.sym 16383 w_rx_data[2]
.sym 16398 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 16405 i_rst_b$SB_IO_IN
.sym 16419 w_rx_data[2]
.sym 16450 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 16451 r_counter_$glb_clk
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16480 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 16497 smi_ctrl_ins.soe_and_reset
.sym 16508 smi_ctrl_ins.soe_and_reset
.sym 16553 tx_fifo.wr_addr[3]
.sym 16554 tx_fifo.wr_addr[7]
.sym 16555 tx_fifo.wr_addr[6]
.sym 16556 tx_fifo.wr_addr[4]
.sym 16557 tx_fifo.wr_addr[5]
.sym 16558 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 16559 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 16560 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 16586 $PACKER_VCC_NET
.sym 16587 i_smi_a2$SB_IO_IN
.sym 16598 w_tx_fifo_full
.sym 16599 smi_ctrl_ins.r_fifo_push
.sym 16608 i_rst_b$SB_IO_IN
.sym 16610 smi_ctrl_ins.w_fifo_push_trigger
.sym 16620 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[0]
.sym 16621 smi_ctrl_ins.r_fifo_push_1
.sym 16629 w_tx_fifo_full
.sym 16630 smi_ctrl_ins.r_fifo_push
.sym 16631 smi_ctrl_ins.r_fifo_push_1
.sym 16642 smi_ctrl_ins.r_fifo_push
.sym 16654 smi_ctrl_ins.w_fifo_push_trigger
.sym 16664 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[0]
.sym 16666 i_rst_b$SB_IO_IN
.sym 16675 r_counter_$glb_clk
.sym 16676 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 16677 w_smi_data_input[4]
.sym 16682 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 16683 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 16684 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 16685 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 16686 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 16687 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 16688 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 16695 w_tx_fifo_pulled_data[8]
.sym 16696 w_tx_fifo_full
.sym 16697 w_tx_fifo_pulled_data[10]
.sym 16702 smi_ctrl_ins.w_fifo_push_trigger
.sym 16706 w_tx_fifo_push
.sym 16708 i_smi_a2$SB_IO_IN
.sym 16709 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 16711 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 16722 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 16723 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 16724 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 16725 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 16731 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 16732 w_tx_fifo_push
.sym 16734 tx_fifo.wr_addr[9]
.sym 16736 i_ss$SB_IO_IN
.sym 16737 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 16740 w_smi_data_input[4]
.sym 16741 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[1]
.sym 16742 smi_ctrl_ins.o_tx_fifo_push_SB_LUT4_I2_O
.sym 16744 w_smi_data_output[4]
.sym 16758 tx_fifo.wr_addr[3]
.sym 16762 tx_fifo.wr_addr[2]
.sym 16764 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 16765 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 16767 tx_fifo.wr_addr[7]
.sym 16768 tx_fifo.wr_addr[6]
.sym 16769 tx_fifo.wr_addr[4]
.sym 16770 tx_fifo.wr_addr[5]
.sym 16773 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 16790 $nextpnr_ICESTORM_LC_2$O
.sym 16792 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 16796 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 16798 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 16800 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 16802 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 16805 tx_fifo.wr_addr[2]
.sym 16806 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 16808 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 16810 tx_fifo.wr_addr[3]
.sym 16812 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 16814 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 16817 tx_fifo.wr_addr[4]
.sym 16818 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 16820 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 16823 tx_fifo.wr_addr[5]
.sym 16824 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 16826 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 16828 tx_fifo.wr_addr[6]
.sym 16830 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 16832 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 16834 tx_fifo.wr_addr[7]
.sym 16836 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 16840 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 16841 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 16842 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 16843 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 16844 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 16845 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 16846 w_smi_data_output[5]
.sym 16847 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 16853 smi_ctrl_ins.tx_reg_state[3]
.sym 16854 w_tx_fifo_pulled_data[9]
.sym 16855 smi_ctrl_ins.tx_reg_state[1]
.sym 16856 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 16857 smi_ctrl_ins.tx_reg_state[2]
.sym 16862 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 16864 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[3]
.sym 16865 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 16867 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 16868 tx_fifo.wr_addr[8]
.sym 16869 w_smi_data_output[2]
.sym 16871 tx_fifo.rd_addr_gray_wr_r[6]
.sym 16872 w_tx_fifo_push
.sym 16873 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[3]
.sym 16876 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 16883 tx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 16887 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 16888 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 16891 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 16892 smi_ctrl_ins.o_tx_fifo_push_SB_LUT4_I2_O
.sym 16894 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 16895 tx_fifo.rd_addr_gray_wr_r[6]
.sym 16896 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_21_E
.sym 16900 tx_fifo.wr_addr[9]
.sym 16905 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 16911 tx_fifo.wr_addr[8]
.sym 16913 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[9]
.sym 16915 tx_fifo.wr_addr[8]
.sym 16917 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 16920 tx_fifo.wr_addr[9]
.sym 16923 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[9]
.sym 16926 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 16928 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 16929 tx_fifo.rd_addr_gray_wr_r[6]
.sym 16933 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_21_E
.sym 16939 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 16944 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 16946 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 16953 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 16957 tx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 16960 smi_ctrl_ins.o_tx_fifo_push_SB_LUT4_I2_O
.sym 16961 r_counter_$glb_clk
.sym 16962 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 16963 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 16964 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O[2]
.sym 16965 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 16966 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 16967 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 16968 w_tx_fifo_data[19]
.sym 16969 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 16970 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 16975 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 16976 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[0]
.sym 16977 w_tx_fifo_pulled_data[24]
.sym 16979 w_tx_fifo_push
.sym 16980 smi_ctrl_ins.o_tx_fifo_push_SB_LUT4_I2_O
.sym 16985 tx_fifo.wr_addr[2]
.sym 16986 o_smi_read_req$SB_IO_OUT
.sym 16987 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 16988 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 16990 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 16991 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 16992 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 16993 smi_ctrl_ins.int_cnt_rx[4]
.sym 16994 tx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 16996 w_tx_fifo_data[29]
.sym 16997 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 16998 w_tx_fifo_full
.sym 17005 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[0]
.sym 17007 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[1]
.sym 17008 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[3]
.sym 17009 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[1]
.sym 17010 smi_ctrl_ins.int_cnt_rx[3]
.sym 17011 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[0]
.sym 17012 tx_fifo.rd_addr_gray_wr_r[7]
.sym 17013 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[0]
.sym 17014 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[1]
.sym 17015 i_rst_b$SB_IO_IN
.sym 17017 tx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 17018 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[1]
.sym 17019 smi_ctrl_ins.int_cnt_rx[4]
.sym 17020 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 17021 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[3]
.sym 17022 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[3]
.sym 17023 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[0]
.sym 17024 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[3]
.sym 17025 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[0]
.sym 17027 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[3]
.sym 17030 tx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 17032 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[1]
.sym 17033 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[0]
.sym 17034 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[1]
.sym 17035 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[3]
.sym 17037 smi_ctrl_ins.int_cnt_rx[3]
.sym 17038 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[0]
.sym 17039 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[3]
.sym 17040 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[1]
.sym 17043 tx_fifo.rd_addr_gray_wr_r[7]
.sym 17044 tx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 17045 tx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 17046 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 17049 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[3]
.sym 17050 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[0]
.sym 17051 smi_ctrl_ins.int_cnt_rx[3]
.sym 17052 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[1]
.sym 17056 smi_ctrl_ins.int_cnt_rx[3]
.sym 17058 smi_ctrl_ins.int_cnt_rx[4]
.sym 17061 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[3]
.sym 17062 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[0]
.sym 17063 smi_ctrl_ins.int_cnt_rx[3]
.sym 17064 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[1]
.sym 17067 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[1]
.sym 17068 smi_ctrl_ins.int_cnt_rx[3]
.sym 17069 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[3]
.sym 17070 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[0]
.sym 17073 smi_ctrl_ins.int_cnt_rx[3]
.sym 17074 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[1]
.sym 17075 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[3]
.sym 17076 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[0]
.sym 17079 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[3]
.sym 17080 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[0]
.sym 17081 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[1]
.sym 17082 smi_ctrl_ins.int_cnt_rx[3]
.sym 17083 i_rst_b$SB_IO_IN
.sym 17084 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 17086 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 17087 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 17088 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 17089 tx_fifo.rd_addr_gray_wr_r[6]
.sym 17090 tx_fifo.rd_addr_gray_wr[4]
.sym 17091 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 17092 tx_fifo.rd_addr_gray_wr[6]
.sym 17093 tx_fifo.rd_addr_gray_wr_r[4]
.sym 17098 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 17100 w_tx_fifo_pull
.sym 17101 w_rx_24_fifo_data[11]
.sym 17103 tx_fifo.rd_addr_gray_wr_r[2]
.sym 17104 smi_ctrl_ins.r_fifo_pushed_data[19]
.sym 17106 tx_fifo.rd_addr[7]
.sym 17108 tx_fifo.rd_addr_gray_wr_r[7]
.sym 17109 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[0]
.sym 17110 tx_fifo.wr_addr_gray[7]
.sym 17111 w_tx_fifo_push
.sym 17112 tx_fifo.wr_addr[9]
.sym 17113 tx_fifo.rd_addr_gray_wr_r[9]
.sym 17114 w_tx_fifo_push
.sym 17115 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 17116 w_rx_24_fifo_data[13]
.sym 17117 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 17118 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 17119 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 17120 tx_fifo.wr_addr_gray[1]
.sym 17121 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 17127 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 17128 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O[2]
.sym 17129 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 17130 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O[1]
.sym 17131 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 17132 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 17134 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 17135 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 17136 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O[0]
.sym 17137 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 17138 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 17140 tx_fifo.rd_addr_gray_wr_r[2]
.sym 17141 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 17142 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 17143 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O[3]
.sym 17144 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 17145 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 17147 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 17148 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 17149 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 17150 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 17152 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 17153 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_O_I3[3]
.sym 17157 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 17160 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 17161 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 17162 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 17163 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 17166 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 17167 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 17168 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 17169 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 17172 tx_fifo.rd_addr_gray_wr_r[2]
.sym 17173 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 17175 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 17178 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 17179 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 17180 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 17181 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 17187 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_O_I3[3]
.sym 17190 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 17191 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 17192 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 17193 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 17198 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 17199 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 17202 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O[2]
.sym 17203 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O[0]
.sym 17204 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O[1]
.sym 17205 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O[3]
.sym 17207 r_counter_$glb_clk
.sym 17208 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 17209 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q[2]
.sym 17210 tx_fifo.wr_addr_gray[2]
.sym 17211 tx_fifo.wr_addr_gray[4]
.sym 17212 tx_fifo.wr_addr_gray[1]
.sym 17213 tx_fifo.wr_addr_gray[6]
.sym 17214 tx_fifo.wr_addr_gray[8]
.sym 17215 tx_fifo.wr_addr_gray[7]
.sym 17216 tx_fifo.wr_addr[9]
.sym 17221 tx_fifo.rd_addr_gray_wr[1]
.sym 17223 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 17224 tx_fifo.rd_addr_gray_wr_r[6]
.sym 17225 w_tx_fifo_pulled_data[30]
.sym 17226 tx_fifo.rd_addr_gray_wr_r[4]
.sym 17228 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 17229 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 17231 tx_fifo.rd_addr_gray_wr[5]
.sym 17233 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 17235 i_ss$SB_IO_IN
.sym 17236 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 17238 w_rx_24_fifo_data[19]
.sym 17239 smi_ctrl_ins.o_tx_fifo_push_SB_LUT4_I2_O
.sym 17240 tx_fifo.wr_addr[9]
.sym 17243 w_tx_fifo_data[1]
.sym 17244 tx_fifo.wr_addr_gray[2]
.sym 17252 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 17253 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 17256 i_rst_b$SB_IO_IN
.sym 17257 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 17259 w_tx_fifo_push
.sym 17261 lvds_tx_inst.o_fifo_pull_SB_LUT4_I2_O
.sym 17268 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 17269 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 17271 tx_fifo.rd_addr[0]
.sym 17274 tx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 17279 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1]
.sym 17281 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 17286 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 17289 tx_fifo.rd_addr[0]
.sym 17291 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 17295 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1]
.sym 17302 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 17303 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 17307 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 17314 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 17320 tx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 17326 i_rst_b$SB_IO_IN
.sym 17328 w_tx_fifo_push
.sym 17329 lvds_tx_inst.o_fifo_pull_SB_LUT4_I2_O
.sym 17330 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 17331 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 17332 tx_fifo.wr_addr_gray[3]
.sym 17333 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 17334 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 17335 o_miso_$_TBUF__Y_E
.sym 17336 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 17337 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[1]
.sym 17339 tx_fifo.wr_addr_gray[0]
.sym 17344 tx_fifo.rd_addr_gray[2]
.sym 17346 tx_fifo.rd_addr_gray[3]
.sym 17347 lvds_tx_inst.o_fifo_pull_SB_LUT4_I2_O
.sym 17348 tx_fifo.rd_addr_gray[0]
.sym 17349 w_rx_24_fifo_data[16]
.sym 17350 tx_fifo.rd_addr_gray[5]
.sym 17351 w_rx_24_fifo_data[24]
.sym 17352 tx_fifo.rd_addr[6]
.sym 17353 tx_fifo.rd_addr_gray_wr_r[2]
.sym 17356 tx_fifo.wr_addr[8]
.sym 17357 lvds_tx_inst.r_fifo_data[11]
.sym 17361 $PACKER_VCC_NET
.sym 17365 tx_fifo.wr_addr[8]
.sym 17366 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 17367 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 17378 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 17379 w_rx_24_fifo_data[20]
.sym 17384 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 17385 tx_fifo.wr_addr_gray[6]
.sym 17386 tx_fifo.wr_addr_gray[8]
.sym 17387 w_rx_24_fifo_data[11]
.sym 17398 w_rx_24_fifo_data[19]
.sym 17399 w_rx_24_fifo_data[10]
.sym 17404 w_rx_24_fifo_data[28]
.sym 17412 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 17414 w_rx_24_fifo_data[10]
.sym 17420 w_rx_24_fifo_data[20]
.sym 17421 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 17424 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 17426 w_rx_24_fifo_data[11]
.sym 17433 tx_fifo.wr_addr_gray[6]
.sym 17439 tx_fifo.wr_addr_gray[8]
.sym 17444 w_rx_24_fifo_data[28]
.sym 17445 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 17450 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 17451 w_rx_24_fifo_data[19]
.sym 17452 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 17453 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 17454 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 17457 spi_if_ins.spi.r_rx_bit_count[2]
.sym 17458 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 17459 spi_if_ins.spi.r_rx_bit_count[1]
.sym 17460 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 17461 spi_if_ins.spi.r_rx_bit_count[0]
.sym 17462 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 17467 w_rx_24_fifo_data[24]
.sym 17468 lvds_tx_inst.r_fifo_data[20]
.sym 17469 lvds_tx_inst.r_fifo_data[22]
.sym 17473 w_rx_24_fifo_data[22]
.sym 17474 lvds_tx_inst.r_fifo_data[18]
.sym 17475 w_rx_24_fifo_data[20]
.sym 17476 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 17477 i_sck$SB_IO_IN
.sym 17478 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q[0]
.sym 17481 o_miso_$_TBUF__Y_E
.sym 17483 tx_fifo.rd_addr[0]
.sym 17485 tx_fifo.rd_addr[5]
.sym 17486 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 17488 tx_fifo.rd_addr[1]
.sym 17497 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 17503 tx_fifo.wr_addr_gray[0]
.sym 17504 tx_fifo.wr_addr_gray[3]
.sym 17510 tx_fifo.wr_addr[9]
.sym 17511 i_rst_b$SB_IO_IN
.sym 17513 w_tx_fifo_pull
.sym 17514 tx_fifo.wr_addr_gray[2]
.sym 17518 tx_fifo.wr_addr_gray_rd[2]
.sym 17520 tx_fifo.wr_addr_gray_rd[3]
.sym 17521 tx_fifo.rd_addr[2]
.sym 17532 tx_fifo.wr_addr_gray[3]
.sym 17538 tx_fifo.wr_addr_gray_rd[2]
.sym 17542 tx_fifo.wr_addr_gray[0]
.sym 17547 tx_fifo.wr_addr_gray_rd[3]
.sym 17553 tx_fifo.rd_addr[2]
.sym 17554 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 17561 tx_fifo.wr_addr[9]
.sym 17565 tx_fifo.wr_addr_gray[2]
.sym 17571 w_tx_fifo_pull
.sym 17572 i_rst_b$SB_IO_IN
.sym 17576 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 17580 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 17581 spi_if_ins.spi.r_rx_done
.sym 17582 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 17584 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 17585 lvds_rx_24_inst.r_phase_count[0]
.sym 17590 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 17591 lvds_tx_inst.r_fifo_data[23]
.sym 17594 w_tx_fifo_pulled_data[7]
.sym 17595 lvds_tx_inst.r_fifo_data[21]
.sym 17597 i_sck$SB_IO_IN
.sym 17599 tx_fifo.rd_addr[7]
.sym 17601 i_ss$SB_IO_IN
.sym 17602 w_tx_fifo_push
.sym 17603 i_ss$SB_IO_IN
.sym 17604 w_tx_fifo_push
.sym 17606 w_rx_24_fifo_data[2]
.sym 17607 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 17609 tx_fifo.rd_addr_gray_wr_r[9]
.sym 17621 w_rx_24_fifo_data[12]
.sym 17624 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 17625 w_rx_24_fifo_data[8]
.sym 17633 w_rx_24_fifo_data[24]
.sym 17637 w_rx_24_fifo_data[14]
.sym 17643 w_rx_24_fifo_data[0]
.sym 17644 w_rx_24_fifo_data[23]
.sym 17646 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 17647 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17652 w_rx_24_fifo_data[23]
.sym 17655 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 17658 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 17659 w_rx_24_fifo_data[8]
.sym 17665 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 17666 w_rx_24_fifo_data[12]
.sym 17677 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 17679 w_rx_24_fifo_data[24]
.sym 17684 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17689 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 17691 w_rx_24_fifo_data[0]
.sym 17696 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 17697 w_rx_24_fifo_data[14]
.sym 17698 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 17699 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 17700 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 17701 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17702 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17703 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17704 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17705 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17706 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 17707 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17708 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17713 w_rx_24_fifo_data[25]
.sym 17719 i_sck$SB_IO_IN
.sym 17721 w_rx_24_fifo_data[8]
.sym 17723 i_ss$SB_IO_IN
.sym 17725 i_glob_clock$SB_IO_IN
.sym 17730 spi_if_ins.w_rx_data[3]
.sym 17732 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17734 tx_fifo.rd_addr[0]
.sym 17735 w_tx_fifo_data[1]
.sym 17736 spi_if_ins.w_rx_data[4]
.sym 17749 tx_fifo.rd_addr_gray_wr[9]
.sym 17753 spi_if_ins.spi.r_rx_done
.sym 17757 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 17758 spi_if_ins.spi.r2_rx_done
.sym 17768 spi_if_ins.spi.r3_rx_done
.sym 17769 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17775 spi_if_ins.spi.r_rx_done
.sym 17783 tx_fifo.rd_addr_gray_wr[9]
.sym 17787 spi_if_ins.spi.r2_rx_done
.sym 17793 spi_if_ins.spi.r3_rx_done
.sym 17796 spi_if_ins.spi.r2_rx_done
.sym 17808 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17818 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 17822 r_counter_$glb_clk
.sym 17824 spi_if_ins.spi.r_rx_byte[0]
.sym 17825 spi_if_ins.spi.r_rx_byte[3]
.sym 17826 spi_if_ins.spi.r_rx_byte[5]
.sym 17827 spi_if_ins.spi.r_rx_byte[6]
.sym 17828 spi_if_ins.spi.r_rx_byte[2]
.sym 17829 spi_if_ins.spi.r_rx_byte[1]
.sym 17830 spi_if_ins.spi.r_rx_byte[4]
.sym 17831 spi_if_ins.spi.r_rx_byte[7]
.sym 17838 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 17842 i_sck$SB_IO_IN
.sym 17843 spi_if_ins.r_tx_byte[7]
.sym 17844 spi_if_ins.state_if_SB_DFFESR_Q_E[1]
.sym 17845 w_load
.sym 17848 tx_fifo.wr_addr[4]
.sym 17849 i_config[1]$SB_IO_IN
.sym 17853 i_rst_b$SB_IO_IN
.sym 17854 w_tx_data_io[1]
.sym 17855 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 17856 smi_ctrl_ins.soe_and_reset
.sym 17858 tx_fifo.wr_addr[8]
.sym 17859 i_button_SB_LUT4_I0_I1[0]
.sym 17876 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17883 spi_if_ins.spi.r_rx_byte[5]
.sym 17884 spi_if_ins.spi.r_rx_byte[6]
.sym 17888 spi_if_ins.spi.r_rx_byte[7]
.sym 17889 spi_if_ins.spi.r_rx_byte[0]
.sym 17890 spi_if_ins.spi.r_rx_byte[3]
.sym 17893 spi_if_ins.spi.r_rx_byte[2]
.sym 17894 spi_if_ins.spi.r_rx_byte[1]
.sym 17895 spi_if_ins.spi.r_rx_byte[4]
.sym 17900 spi_if_ins.spi.r_rx_byte[3]
.sym 17904 spi_if_ins.spi.r_rx_byte[2]
.sym 17912 spi_if_ins.spi.r_rx_byte[1]
.sym 17918 spi_if_ins.spi.r_rx_byte[4]
.sym 17924 spi_if_ins.spi.r_rx_byte[5]
.sym 17928 spi_if_ins.spi.r_rx_byte[0]
.sym 17935 spi_if_ins.spi.r_rx_byte[6]
.sym 17942 spi_if_ins.spi.r_rx_byte[7]
.sym 17944 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17945 r_counter_$glb_clk
.sym 17949 smi_ctrl_ins.soe_and_reset
.sym 17959 spi_if_ins.w_rx_data[3]
.sym 17960 w_rx_24_fifo_data[1]
.sym 17961 spi_if_ins.w_rx_data[0]
.sym 17962 w_rx_data[2]
.sym 17963 w_tx_fifo_pulled_data[2]
.sym 17964 w_rx_data[0]
.sym 17965 i_sck$SB_IO_IN
.sym 17966 $PACKER_VCC_NET
.sym 17967 spi_if_ins.w_rx_data[4]
.sym 17968 w_rx_data[4]
.sym 17969 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17971 tx_fifo.rd_addr[0]
.sym 17973 tx_fifo.rd_addr[5]
.sym 17974 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 17978 w_fetch
.sym 17981 tx_fifo.rd_addr[1]
.sym 17988 w_tx_data_io[7]
.sym 17989 w_cs[3]
.sym 17990 w_cs[2]
.sym 17991 w_cs[0]
.sym 17992 spi_if_ins.o_cs_SB_LUT4_I0_3_O[1]
.sym 17996 w_tx_data_io[4]
.sym 17997 i_glob_clock$SB_IO_IN
.sym 17998 w_tx_data_io[5]
.sym 17999 r_tx_data_SB_DFFE_Q_E
.sym 18000 w_tx_data_smi[1]
.sym 18001 w_cs[1]
.sym 18002 w_tx_data_io[6]
.sym 18004 spi_if_ins.o_cs_SB_LUT4_I0_3_O[2]
.sym 18012 spi_if_ins.o_cs_SB_LUT4_I0_3_O[2]
.sym 18014 w_tx_data_io[1]
.sym 18017 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 18018 sys_ctrl_ins.o_data_out_SB_LUT4_I0_I2[1]
.sym 18019 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 18021 w_tx_data_io[7]
.sym 18023 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 18024 spi_if_ins.o_cs_SB_LUT4_I0_3_O[2]
.sym 18027 w_tx_data_io[6]
.sym 18028 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 18034 sys_ctrl_ins.o_data_out_SB_LUT4_I0_I2[1]
.sym 18035 spi_if_ins.o_cs_SB_LUT4_I0_3_O[2]
.sym 18039 w_tx_data_io[1]
.sym 18040 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 18041 w_tx_data_smi[1]
.sym 18042 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 18045 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 18048 w_tx_data_io[4]
.sym 18051 w_cs[0]
.sym 18052 w_cs[1]
.sym 18053 w_cs[3]
.sym 18054 w_cs[2]
.sym 18057 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 18058 w_tx_data_io[5]
.sym 18060 spi_if_ins.o_cs_SB_LUT4_I0_3_O[2]
.sym 18063 w_cs[0]
.sym 18064 w_cs[1]
.sym 18065 w_cs[3]
.sym 18066 w_cs[2]
.sym 18067 r_tx_data_SB_DFFE_Q_E
.sym 18068 i_glob_clock$SB_IO_IN
.sym 18069 spi_if_ins.o_cs_SB_LUT4_I0_3_O[1]
.sym 18070 o_led1$SB_IO_OUT
.sym 18072 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 18074 o_led0$SB_IO_OUT
.sym 18077 i_button_SB_LUT4_I0_I1[1]
.sym 18082 w_tx_data_io[7]
.sym 18084 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 18086 w_tx_data_io[5]
.sym 18087 w_cs[0]
.sym 18089 w_ioc[0]
.sym 18090 w_tx_data_io[6]
.sym 18094 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 18095 w_rx_data[5]
.sym 18097 w_rx_data[6]
.sym 18099 w_rx_data[1]
.sym 18101 w_tx_fifo_push
.sym 18105 w_rx_data[3]
.sym 18114 io_ctrl_ins.pmod_dir_state[3]
.sym 18115 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 18117 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 18118 w_ioc[1]
.sym 18119 i_config[1]$SB_IO_IN
.sym 18120 io_ctrl_ins.pmod_dir_state[0]
.sym 18121 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 18122 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 18123 w_load
.sym 18125 w_cs[1]
.sym 18126 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 18127 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18129 i_button_SB_LUT4_I0_I1[0]
.sym 18131 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 18134 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 18135 o_led1$SB_IO_OUT
.sym 18137 io_ctrl_ins.debug_mode[0]
.sym 18138 w_fetch
.sym 18139 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 18141 w_ioc[0]
.sym 18142 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 18144 i_button_SB_LUT4_I0_I1[0]
.sym 18145 i_config[1]$SB_IO_IN
.sym 18146 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 18147 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 18156 i_button_SB_LUT4_I0_I1[0]
.sym 18157 w_cs[1]
.sym 18158 w_fetch
.sym 18159 w_load
.sym 18162 o_led1$SB_IO_OUT
.sym 18163 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 18164 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 18165 i_button_SB_LUT4_I0_I1[0]
.sym 18168 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 18169 w_ioc[1]
.sym 18171 w_ioc[0]
.sym 18174 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 18175 io_ctrl_ins.pmod_dir_state[0]
.sym 18176 io_ctrl_ins.debug_mode[0]
.sym 18177 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 18180 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18181 io_ctrl_ins.pmod_dir_state[3]
.sym 18182 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 18183 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 18186 w_ioc[0]
.sym 18188 w_ioc[1]
.sym 18189 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 18190 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 18191 r_counter_$glb_clk
.sym 18192 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 18193 io_ctrl_ins.o_pmod[3]
.sym 18194 io_ctrl_ins.o_pmod[0]
.sym 18196 io_ctrl_ins.o_pmod[1]
.sym 18197 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 18198 io_ctrl_ins.o_pmod[4]
.sym 18200 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 18207 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[3]
.sym 18210 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 18211 w_rx_data[1]
.sym 18212 w_tx_data_io[0]
.sym 18214 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 18215 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 18217 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 18218 w_ioc[0]
.sym 18219 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 18222 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 18224 w_ioc[0]
.sym 18227 tx_fifo.rd_addr[0]
.sym 18235 w_load
.sym 18236 w_rx_data[4]
.sym 18237 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18238 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 18239 w_fetch
.sym 18240 w_rx_data[0]
.sym 18241 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 18244 w_rx_data[2]
.sym 18245 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 18248 io_ctrl_ins.debug_mode[1]
.sym 18249 i_rst_b$SB_IO_IN
.sym 18250 io_ctrl_ins.pmod_dir_state[4]
.sym 18252 w_cs[1]
.sym 18259 w_rx_data[1]
.sym 18263 io_ctrl_ins.pmod_dir_state[1]
.sym 18265 w_rx_data[3]
.sym 18267 w_rx_data[4]
.sym 18276 w_rx_data[0]
.sym 18279 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 18280 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18281 io_ctrl_ins.pmod_dir_state[4]
.sym 18282 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 18286 w_rx_data[3]
.sym 18294 w_rx_data[2]
.sym 18300 w_rx_data[1]
.sym 18303 io_ctrl_ins.pmod_dir_state[1]
.sym 18304 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 18305 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 18306 io_ctrl_ins.debug_mode[1]
.sym 18309 w_load
.sym 18310 w_cs[1]
.sym 18311 w_fetch
.sym 18312 i_rst_b$SB_IO_IN
.sym 18313 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 18314 r_counter_$glb_clk
.sym 18316 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 18317 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_I1[0]
.sym 18318 io_ctrl_ins.o_pmod[6]
.sym 18319 io_ctrl_ins.o_pmod[5]
.sym 18320 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 18321 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 18322 io_ctrl_ins.o_pmod[7]
.sym 18323 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 18329 w_ioc[0]
.sym 18330 w_rx_data[2]
.sym 18332 w_rx_data[0]
.sym 18334 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 18335 o_shdn_rx_lna$SB_IO_OUT
.sym 18336 w_rx_data[4]
.sym 18337 io_ctrl_ins.o_pmod[0]
.sym 18339 o_tr_vc1_b$SB_IO_OUT
.sym 18340 i_rst_b$SB_IO_IN
.sym 18341 i_config[1]$SB_IO_IN
.sym 18346 smi_ctrl_ins.soe_and_reset
.sym 18351 i_button_SB_LUT4_I0_I1[0]
.sym 18359 io_ctrl_ins.rf_mode_SB_DFFER_Q_E
.sym 18360 w_rx_data[0]
.sym 18362 w_rx_data[2]
.sym 18363 w_ioc[0]
.sym 18364 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O[1]
.sym 18369 w_rx_data[1]
.sym 18370 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 18372 w_rx_data[4]
.sym 18374 io_ctrl_ins.debug_mode[0]
.sym 18375 w_rx_data[3]
.sym 18379 io_ctrl_ins.debug_mode[1]
.sym 18393 w_rx_data[2]
.sym 18398 w_rx_data[0]
.sym 18411 w_rx_data[4]
.sym 18414 w_rx_data[3]
.sym 18420 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O[1]
.sym 18421 w_ioc[0]
.sym 18423 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 18429 w_rx_data[1]
.sym 18432 io_ctrl_ins.debug_mode[0]
.sym 18435 io_ctrl_ins.debug_mode[1]
.sym 18436 io_ctrl_ins.rf_mode_SB_DFFER_Q_E
.sym 18437 r_counter_$glb_clk
.sym 18438 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 18442 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 18443 io_ctrl_ins.pmod_dir_state[7]
.sym 18444 io_ctrl_ins.pmod_dir_state[6]
.sym 18446 io_ctrl_ins.pmod_dir_state[5]
.sym 18451 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18452 io_ctrl_ins.o_pmod[7]
.sym 18453 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 18454 io_ctrl_ins.o_pmod[5]
.sym 18456 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18458 $PACKER_VCC_NET
.sym 18459 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18461 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18462 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 18482 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 18484 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18487 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18490 io_ctrl_ins.rf_pin_state[2]
.sym 18491 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18492 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 18513 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18514 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18515 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18516 io_ctrl_ins.rf_pin_state[2]
.sym 18526 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 18559 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 18560 r_counter_$glb_clk
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_config[2]$SB_IO_IN
.sym 18572 w_tx_fifo_pull
.sym 18573 w_rx_data[7]
.sym 18574 i_button$SB_IO_IN
.sym 18575 io_ctrl_ins.pmod_dir_state[5]
.sym 18586 w_rx_data[6]
.sym 18591 w_rx_data[5]
.sym 18602 i_button$SB_IO_IN
.sym 18633 i_config[2]$SB_IO_IN
.sym 18636 w_smi_data_output[4]
.sym 18638 i_smi_a2$SB_IO_IN
.sym 18642 $PACKER_VCC_NET
.sym 18648 i_smi_a2$SB_IO_IN
.sym 18649 w_smi_data_output[4]
.sym 18658 $PACKER_VCC_NET
.sym 18662 w_tx_fifo_pulled_data[8]
.sym 18666 w_tx_fifo_pulled_data[10]
.sym 18671 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 18673 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 18674 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 18677 tx_fifo.wr_addr[3]
.sym 18684 tx_fifo.wr_addr[4]
.sym 18695 i_ss$SB_IO_IN
.sym 18710 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 18720 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 18721 smi_ctrl_ins.o_tx_fifo_push_SB_LUT4_I2_O
.sym 18723 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 18730 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 18732 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 18733 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 18734 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 18736 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 18743 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 18749 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 18757 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 18762 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 18767 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 18769 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 18775 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 18778 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 18782 smi_ctrl_ins.o_tx_fifo_push_SB_LUT4_I2_O
.sym 18783 r_counter_$glb_clk
.sym 18784 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 18785 i_smi_soe_se$SB_IO_IN
.sym 18787 w_smi_data_input[5]
.sym 18790 w_tx_fifo_pulled_data[9]
.sym 18794 w_tx_fifo_pulled_data[11]
.sym 18803 tx_fifo.wr_addr[8]
.sym 18807 tx_fifo.wr_addr[6]
.sym 18810 w_tx_fifo_push
.sym 18812 w_tx_fifo_data[10]
.sym 18814 tx_fifo.wr_addr[3]
.sym 18818 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 18820 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 18824 tx_fifo.wr_addr[7]
.sym 18827 tx_fifo.wr_addr[6]
.sym 18830 tx_fifo.rd_addr[5]
.sym 18831 tx_fifo.wr_addr[5]
.sym 18832 tx_fifo.rd_addr[2]
.sym 18834 w_smi_data_input[5]
.sym 18835 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 18837 tx_fifo.wr_addr[2]
.sym 18838 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 18840 tx_fifo.wr_addr[3]
.sym 18841 tx_fifo.wr_addr[9]
.sym 18842 tx_fifo.wr_addr[7]
.sym 18844 tx_fifo.wr_addr[6]
.sym 18846 tx_fifo.wr_addr[4]
.sym 18849 tx_fifo.rd_addr_gray_wr_r[7]
.sym 18851 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 18853 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 18854 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 18855 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 18856 $PACKER_VCC_NET
.sym 18858 tx_fifo.wr_addr[4]
.sym 18859 w_smi_data_output[5]
.sym 18866 tx_fifo.wr_addr[3]
.sym 18869 tx_fifo.wr_addr[4]
.sym 18870 tx_fifo.wr_addr[5]
.sym 18872 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 18875 tx_fifo.wr_addr[7]
.sym 18876 tx_fifo.wr_addr[6]
.sym 18886 tx_fifo.wr_addr[2]
.sym 18888 tx_fifo.wr_addr[8]
.sym 18898 $nextpnr_ICESTORM_LC_1$O
.sym 18901 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 18904 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 18906 tx_fifo.wr_addr[2]
.sym 18908 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 18910 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 18913 tx_fifo.wr_addr[3]
.sym 18914 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 18916 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 18919 tx_fifo.wr_addr[4]
.sym 18920 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 18922 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 18925 tx_fifo.wr_addr[5]
.sym 18926 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 18928 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 18931 tx_fifo.wr_addr[6]
.sym 18932 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 18934 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 18937 tx_fifo.wr_addr[7]
.sym 18938 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 18940 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 18942 tx_fifo.wr_addr[8]
.sym 18944 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 18949 w_tx_fifo_pulled_data[24]
.sym 18953 w_tx_fifo_pulled_data[26]
.sym 18964 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 18967 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 18970 smi_ctrl_ins.tx_reg_state[0]
.sym 18971 tx_fifo.rd_addr[1]
.sym 18972 tx_fifo.wr_addr[3]
.sym 18973 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 18974 w_tx_fifo_data[25]
.sym 18975 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 18976 w_smi_data_output[5]
.sym 18977 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 18978 tx_fifo.wr_addr[4]
.sym 18980 $PACKER_VCC_NET
.sym 18981 w_tx_fifo_push
.sym 18983 w_tx_fifo_data[11]
.sym 18984 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 18990 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[1]
.sym 18992 tx_fifo.wr_addr[9]
.sym 18993 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[0]
.sym 18994 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 18996 tx_fifo.rd_addr_gray_wr_r[9]
.sym 18999 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 19000 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 19002 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 19003 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 19004 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 19005 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 19006 tx_fifo.rd_addr_gray_wr_r[8]
.sym 19007 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 19008 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 19012 tx_fifo.rd_addr_gray_wr_r[4]
.sym 19013 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[3]
.sym 19014 tx_fifo.rd_addr_gray_wr_r[7]
.sym 19016 i_rst_b$SB_IO_IN
.sym 19017 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 19020 smi_ctrl_ins.int_cnt_rx[3]
.sym 19023 tx_fifo.wr_addr[9]
.sym 19025 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 19028 tx_fifo.rd_addr_gray_wr_r[8]
.sym 19029 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 19030 tx_fifo.rd_addr_gray_wr_r[9]
.sym 19031 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 19035 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 19037 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 19040 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 19041 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 19042 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 19043 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 19046 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 19047 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 19052 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 19053 tx_fifo.rd_addr_gray_wr_r[7]
.sym 19055 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 19058 smi_ctrl_ins.int_cnt_rx[3]
.sym 19059 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[1]
.sym 19060 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[0]
.sym 19061 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[3]
.sym 19066 tx_fifo.rd_addr_gray_wr_r[4]
.sym 19067 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 19068 i_rst_b$SB_IO_IN
.sym 19069 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 19072 w_tx_fifo_pulled_data[25]
.sym 19076 w_tx_fifo_pulled_data[27]
.sym 19082 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 19086 w_tx_fifo_data[26]
.sym 19088 tx_fifo.wr_addr[9]
.sym 19092 tx_fifo.rd_addr_gray_wr_r[9]
.sym 19095 tx_fifo.rd_addr[0]
.sym 19096 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 19097 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 19098 tx_fifo.rd_addr_gray_wr_r[4]
.sym 19099 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 19100 w_tx_fifo_data[16]
.sym 19101 w_tx_fifo_data[17]
.sym 19102 w_tx_fifo_data[13]
.sym 19103 tx_fifo.wr_addr[7]
.sym 19104 tx_fifo.rd_addr_gray_wr[0]
.sym 19105 tx_fifo.wr_addr[6]
.sym 19106 smi_ctrl_ins.int_cnt_rx[3]
.sym 19113 smi_ctrl_ins.r_fifo_pushed_data[19]
.sym 19114 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 19115 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 19116 w_tx_fifo_push
.sym 19117 tx_fifo.rd_addr_gray_wr_r[7]
.sym 19118 tx_fifo.rd_addr_gray_wr_r[2]
.sym 19119 tx_fifo.rd_addr_gray_wr_r[4]
.sym 19120 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 19121 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 19122 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 19123 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 19124 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 19126 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 19127 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 19129 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 19130 tx_fifo.rd_addr_gray_wr_r[8]
.sym 19131 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 19132 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 19133 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 19136 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 19137 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 19138 w_tx_fifo_full
.sym 19140 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 19141 tx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 19142 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 19143 tx_fifo.rd_addr_gray_wr_r[9]
.sym 19145 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 19146 w_tx_fifo_full
.sym 19147 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 19148 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 19151 tx_fifo.rd_addr_gray_wr_r[4]
.sym 19152 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 19153 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 19154 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 19157 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 19158 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 19159 w_tx_fifo_push
.sym 19160 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 19163 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 19164 tx_fifo.rd_addr_gray_wr_r[2]
.sym 19165 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 19169 tx_fifo.rd_addr_gray_wr_r[9]
.sym 19170 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 19171 tx_fifo.rd_addr_gray_wr_r[8]
.sym 19172 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 19177 smi_ctrl_ins.r_fifo_pushed_data[19]
.sym 19181 tx_fifo.rd_addr_gray_wr_r[2]
.sym 19182 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 19183 tx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 19184 tx_fifo.rd_addr_gray_wr_r[7]
.sym 19187 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 19188 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 19189 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 19190 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 19191 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 19192 smi_ctrl_ins.swe_and_reset_$glb_clk
.sym 19193 smi_ctrl_ins.tx_reg_state_SB_LUT4_I3_O_$glb_sr
.sym 19195 w_tx_fifo_pulled_data[28]
.sym 19199 w_tx_fifo_pulled_data[30]
.sym 19207 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 19218 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 19219 tx_fifo.wr_addr[2]
.sym 19220 w_tx_fifo_data[23]
.sym 19221 tx_fifo.wr_addr[9]
.sym 19222 tx_fifo.wr_addr[3]
.sym 19223 w_tx_fifo_data[6]
.sym 19224 o_miso_$_TBUF__Y_E
.sym 19225 w_tx_fifo_data[19]
.sym 19226 tx_fifo.wr_addr[5]
.sym 19227 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 19228 tx_fifo.wr_addr[7]
.sym 19229 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 19238 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 19240 tx_fifo.rd_addr_gray_wr[1]
.sym 19241 tx_fifo.rd_addr_gray_wr[6]
.sym 19247 tx_fifo.rd_addr_gray_wr[4]
.sym 19248 tx_fifo.rd_addr_gray_wr[5]
.sym 19250 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 19252 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 19255 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 19263 tx_fifo.rd_addr_gray[4]
.sym 19264 tx_fifo.rd_addr_gray_wr[0]
.sym 19265 tx_fifo.rd_addr_gray[6]
.sym 19268 tx_fifo.rd_addr_gray_wr[5]
.sym 19276 tx_fifo.rd_addr_gray_wr[1]
.sym 19280 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 19281 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 19282 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 19283 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 19287 tx_fifo.rd_addr_gray_wr[6]
.sym 19295 tx_fifo.rd_addr_gray[4]
.sym 19301 tx_fifo.rd_addr_gray_wr[0]
.sym 19305 tx_fifo.rd_addr_gray[6]
.sym 19310 tx_fifo.rd_addr_gray_wr[4]
.sym 19315 r_counter_$glb_clk
.sym 19318 w_tx_fifo_pulled_data[29]
.sym 19322 w_tx_fifo_pulled_data[31]
.sym 19329 lvds_tx_inst.r_fifo_data[11]
.sym 19336 tx_fifo.wr_addr[8]
.sym 19339 i_smi_a2$SB_IO_IN
.sym 19340 $PACKER_VCC_NET
.sym 19341 w_tx_fifo_data[12]
.sym 19342 tx_fifo.wr_addr[6]
.sym 19343 tx_fifo.wr_addr[6]
.sym 19344 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 19345 tx_fifo.wr_addr[4]
.sym 19346 tx_fifo.rd_addr_gray_wr_r[7]
.sym 19348 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 19350 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 19351 w_tx_fifo_pulled_data[13]
.sym 19352 tx_fifo.wr_addr[4]
.sym 19359 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 19361 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 19363 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 19365 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 19369 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 19370 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 19371 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 19372 tx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 19375 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 19379 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 19383 lvds_tx_inst.r_fifo_data[15]
.sym 19385 smi_ctrl_ins.o_tx_fifo_push_SB_LUT4_I2_O
.sym 19386 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_O_I3[3]
.sym 19387 lvds_tx_inst.r_fifo_data[11]
.sym 19391 lvds_tx_inst.r_fifo_data[15]
.sym 19392 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_O_I3[3]
.sym 19393 lvds_tx_inst.r_fifo_data[11]
.sym 19394 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 19400 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 19406 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 19409 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 19412 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 19416 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 19418 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 19421 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 19423 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 19430 tx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 19433 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 19437 smi_ctrl_ins.o_tx_fifo_push_SB_LUT4_I2_O
.sym 19438 r_counter_$glb_clk
.sym 19439 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 19441 w_tx_fifo_pulled_data[4]
.sym 19445 w_tx_fifo_pulled_data[6]
.sym 19452 tx_fifo.rd_addr[0]
.sym 19454 tx_fifo.rd_addr[5]
.sym 19456 w_tx_fifo_data[29]
.sym 19458 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 19459 w_rx_24_fifo_data[18]
.sym 19461 w_rx_24_fifo_data[5]
.sym 19462 tx_fifo.rd_addr[1]
.sym 19463 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 19464 $PACKER_VCC_NET
.sym 19465 i_smi_soe_se$SB_IO_IN
.sym 19466 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 19467 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 19469 tx_fifo.wr_addr[3]
.sym 19470 tx_fifo.wr_addr[4]
.sym 19473 w_tx_fifo_data[22]
.sym 19474 w_tx_fifo_push
.sym 19475 tx_fifo.wr_addr[9]
.sym 19481 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q[2]
.sym 19482 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 19483 smi_ctrl_ins.o_tx_fifo_push_SB_LUT4_I2_O
.sym 19484 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 19485 lvds_tx_inst.r_fifo_data[20]
.sym 19487 i_ss$SB_IO_IN
.sym 19488 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 19489 lvds_tx_inst.r_fifo_data[18]
.sym 19490 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 19491 lvds_tx_inst.r_fifo_data[16]
.sym 19493 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q[0]
.sym 19494 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 19496 lvds_tx_inst.r_fifo_data[22]
.sym 19497 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q[1]
.sym 19498 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 19499 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 19500 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 19501 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 19507 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 19508 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 19514 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 19520 lvds_tx_inst.r_fifo_data[16]
.sym 19521 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 19522 lvds_tx_inst.r_fifo_data[18]
.sym 19523 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 19526 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q[2]
.sym 19527 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 19528 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q[1]
.sym 19529 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q[0]
.sym 19533 i_ss$SB_IO_IN
.sym 19538 lvds_tx_inst.r_fifo_data[20]
.sym 19539 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 19540 lvds_tx_inst.r_fifo_data[22]
.sym 19541 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 19544 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 19545 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 19546 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 19547 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 19558 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 19560 smi_ctrl_ins.o_tx_fifo_push_SB_LUT4_I2_O
.sym 19561 r_counter_$glb_clk
.sym 19562 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 19564 w_tx_fifo_pulled_data[5]
.sym 19568 w_tx_fifo_pulled_data[7]
.sym 19575 i_ss$SB_IO_IN
.sym 19576 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 19577 lvds_tx_inst.r_fifo_data[16]
.sym 19579 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 19580 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 19582 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 19583 w_tx_fifo_push
.sym 19587 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 19588 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 19590 tx_fifo.rd_addr[2]
.sym 19591 tx_fifo.wr_addr[7]
.sym 19592 w_tx_fifo_data[16]
.sym 19593 w_tx_fifo_data[18]
.sym 19594 w_tx_fifo_data[13]
.sym 19595 w_tx_fifo_data[20]
.sym 19597 tx_fifo.wr_addr[6]
.sym 19598 w_tx_fifo_data[17]
.sym 19604 i_sck$SB_IO_IN
.sym 19606 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 19608 i_ss$SB_IO_IN
.sym 19609 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 19610 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19612 lvds_tx_inst.r_fifo_data[19]
.sym 19614 lvds_tx_inst.r_fifo_data[17]
.sym 19616 lvds_tx_inst.r_fifo_data[23]
.sym 19617 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 19618 lvds_tx_inst.r_fifo_data[21]
.sym 19626 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 19627 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 19629 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 19630 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19632 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19636 $nextpnr_ICESTORM_LC_10$O
.sym 19639 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19642 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 19645 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19650 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19652 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 19655 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 19656 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 19657 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 19658 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 19662 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19663 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19667 lvds_tx_inst.r_fifo_data[23]
.sym 19668 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 19669 lvds_tx_inst.r_fifo_data[21]
.sym 19670 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 19675 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19679 lvds_tx_inst.r_fifo_data[19]
.sym 19680 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 19681 lvds_tx_inst.r_fifo_data[17]
.sym 19682 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 19684 i_sck$SB_IO_IN
.sym 19685 i_ss$SB_IO_IN
.sym 19687 w_tx_fifo_pulled_data[20]
.sym 19691 w_tx_fifo_pulled_data[22]
.sym 19698 lvds_tx_inst.r_fifo_data[19]
.sym 19699 i_glob_clock$SB_IO_IN
.sym 19700 lvds_tx_inst.r_fifo_data[17]
.sym 19702 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 19708 tx_fifo.rd_addr[0]
.sym 19710 tx_fifo.wr_addr[3]
.sym 19711 tx_fifo.wr_addr[2]
.sym 19712 w_tx_fifo_data[23]
.sym 19714 w_tx_fifo_pulled_data[18]
.sym 19715 w_tx_fifo_data[2]
.sym 19716 tx_fifo.wr_addr[7]
.sym 19717 w_tx_fifo_data[19]
.sym 19718 tx_fifo.wr_addr[5]
.sym 19719 tx_fifo.wr_addr[3]
.sym 19720 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 19721 tx_fifo.wr_addr[9]
.sym 19729 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19731 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19732 i_ss$SB_IO_IN
.sym 19736 i_sck$SB_IO_IN
.sym 19738 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 19739 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 19740 i_ss$SB_IO_IN
.sym 19741 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19745 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 19748 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 19772 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19773 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19774 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19775 i_ss$SB_IO_IN
.sym 19780 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 19784 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19785 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19786 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19797 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 19803 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 19806 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 19807 i_sck$SB_IO_IN
.sym 19808 i_ss$SB_IO_IN
.sym 19810 w_tx_fifo_pulled_data[21]
.sym 19814 w_tx_fifo_pulled_data[23]
.sym 19817 tx_fifo.wr_addr[3]
.sym 19821 i_ss$SB_IO_IN
.sym 19822 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19823 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 19826 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 19828 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[2]
.sym 19829 lvds_rx_24_inst.r_phase_count[1]
.sym 19830 tx_fifo.wr_addr[8]
.sym 19833 tx_fifo.rd_addr[2]
.sym 19834 tx_fifo.rd_addr[1]
.sym 19835 tx_fifo.wr_addr[6]
.sym 19836 w_tx_fifo_pulled_data[23]
.sym 19837 tx_fifo.rd_addr[5]
.sym 19838 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 19840 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 19841 w_tx_fifo_data[12]
.sym 19842 tx_fifo.wr_addr[4]
.sym 19843 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 19844 w_tx_fifo_pulled_data[3]
.sym 19850 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19851 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19855 i_ss$SB_IO_IN
.sym 19856 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19858 i_mosi$SB_IO_IN
.sym 19859 i_sck$SB_IO_IN
.sym 19860 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19861 o_miso_$_TBUF__Y_E
.sym 19862 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 19869 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19878 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19884 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19889 i_mosi$SB_IO_IN
.sym 19896 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19902 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19908 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19913 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19921 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19925 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 19927 i_ss$SB_IO_IN
.sym 19929 o_miso_$_TBUF__Y_E
.sym 19930 i_sck$SB_IO_IN
.sym 19933 w_tx_fifo_pulled_data[0]
.sym 19937 w_tx_fifo_pulled_data[2]
.sym 19944 i_mosi$SB_IO_IN
.sym 19945 tx_fifo.rd_addr[5]
.sym 19951 tx_fifo.rd_addr[0]
.sym 19952 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 19954 tx_fifo.rd_addr[1]
.sym 19956 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 19957 $PACKER_VCC_NET
.sym 19958 i_smi_soe_se$SB_IO_IN
.sym 19959 w_tx_fifo_push
.sym 19962 tx_fifo.wr_addr[3]
.sym 19963 tx_fifo.wr_addr[9]
.sym 19973 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19974 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19975 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19976 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19977 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19982 i_sck$SB_IO_IN
.sym 19984 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 19985 i_mosi$SB_IO_IN
.sym 19986 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 19987 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 20009 i_mosi$SB_IO_IN
.sym 20015 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 20021 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 20024 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 20032 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 20036 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 20042 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 20049 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 20052 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 20053 i_sck$SB_IO_IN
.sym 20056 w_tx_fifo_pulled_data[1]
.sym 20060 w_tx_fifo_pulled_data[3]
.sym 20067 w_rx_data[5]
.sym 20069 w_rx_data[1]
.sym 20073 w_rx_data[3]
.sym 20076 w_tx_fifo_push
.sym 20077 w_rx_data[6]
.sym 20079 w_tx_fifo_data[17]
.sym 20080 w_tx_fifo_data[16]
.sym 20082 tx_fifo.rd_addr[2]
.sym 20084 o_led1$SB_IO_OUT
.sym 20087 w_tx_fifo_data[13]
.sym 20088 tx_fifo.wr_addr[7]
.sym 20089 tx_fifo.wr_addr[6]
.sym 20090 w_tx_fifo_data[18]
.sym 20105 i_rst_b$SB_IO_IN
.sym 20118 i_smi_soe_se$SB_IO_IN
.sym 20141 i_rst_b$SB_IO_IN
.sym 20143 i_smi_soe_se$SB_IO_IN
.sym 20179 w_tx_fifo_pulled_data[16]
.sym 20183 w_tx_fifo_pulled_data[18]
.sym 20190 w_ioc[0]
.sym 20192 spi_if_ins.w_rx_data[3]
.sym 20193 w_tx_fifo_data[1]
.sym 20194 tx_fifo.rd_addr[0]
.sym 20196 spi_if_ins.w_rx_data[4]
.sym 20200 spi_if_ins.o_cs_SB_LUT4_I0_3_O[1]
.sym 20202 tx_fifo.wr_addr[9]
.sym 20203 tx_fifo.wr_addr[2]
.sym 20204 w_rx_data[7]
.sym 20205 w_tx_fifo_pulled_data[18]
.sym 20206 tx_fifo.wr_addr[5]
.sym 20207 tx_fifo.wr_addr[3]
.sym 20208 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 20209 w_tx_fifo_data[19]
.sym 20210 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 20212 w_rx_data[0]
.sym 20213 tx_fifo.wr_addr[7]
.sym 20221 io_ctrl_ins.led1_state_SB_DFFER_Q_E
.sym 20225 i_button_SB_LUT4_I0_I1[0]
.sym 20227 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 20228 w_rx_data[1]
.sym 20229 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 20238 w_rx_data[0]
.sym 20242 i_button_SB_LUT4_I0_I1[1]
.sym 20246 w_ioc[0]
.sym 20252 w_rx_data[1]
.sym 20265 i_button_SB_LUT4_I0_I1[1]
.sym 20266 i_button_SB_LUT4_I0_I1[0]
.sym 20277 w_rx_data[0]
.sym 20294 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 20296 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 20297 w_ioc[0]
.sym 20298 io_ctrl_ins.led1_state_SB_DFFER_Q_E
.sym 20299 r_counter_$glb_clk
.sym 20300 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 20302 w_tx_fifo_pulled_data[17]
.sym 20306 w_tx_fifo_pulled_data[19]
.sym 20314 tx_fifo.wr_addr[4]
.sym 20315 i_button_SB_LUT4_I0_I1[0]
.sym 20319 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 20320 tx_fifo.wr_addr[8]
.sym 20323 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 20327 tx_fifo.rd_addr[1]
.sym 20328 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 20329 tx_fifo.rd_addr[5]
.sym 20330 tx_fifo.rd_addr[2]
.sym 20331 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 20333 w_tx_fifo_data[12]
.sym 20334 tx_fifo.wr_addr[4]
.sym 20335 tx_fifo.wr_addr[6]
.sym 20343 w_rx_data[1]
.sym 20345 w_rx_data[4]
.sym 20346 w_ioc[0]
.sym 20349 w_rx_data[3]
.sym 20350 o_shdn_rx_lna$SB_IO_OUT
.sym 20351 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 20354 o_tr_vc1_b$SB_IO_OUT
.sym 20357 w_rx_data[0]
.sym 20361 io_ctrl_ins.o_pmod[1]
.sym 20363 io_ctrl_ins.o_pmod[4]
.sym 20369 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 20376 w_rx_data[3]
.sym 20384 w_rx_data[0]
.sym 20393 w_rx_data[1]
.sym 20399 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 20400 o_shdn_rx_lna$SB_IO_OUT
.sym 20401 w_ioc[0]
.sym 20402 io_ctrl_ins.o_pmod[1]
.sym 20405 w_rx_data[4]
.sym 20417 io_ctrl_ins.o_pmod[4]
.sym 20418 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 20419 o_tr_vc1_b$SB_IO_OUT
.sym 20420 w_ioc[0]
.sym 20421 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 20422 r_counter_$glb_clk
.sym 20425 w_tx_fifo_pulled_data[12]
.sym 20429 w_tx_fifo_pulled_data[14]
.sym 20436 io_ctrl_ins.o_pmod[3]
.sym 20439 tx_fifo.rd_addr[1]
.sym 20440 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 20441 tx_fifo.rd_addr[5]
.sym 20445 tx_fifo.rd_addr[0]
.sym 20449 $PACKER_VCC_NET
.sym 20452 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 20453 i_config[0]$SB_IO_IN
.sym 20456 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 20465 w_rx_data[5]
.sym 20466 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 20467 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 20468 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20469 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20470 w_ioc[0]
.sym 20471 o_rx_h_tx_l_b$SB_IO_OUT
.sym 20472 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20474 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_I1[0]
.sym 20475 w_rx_data[6]
.sym 20476 w_rx_data[7]
.sym 20477 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 20479 io_ctrl_ins.debug_mode[1]
.sym 20483 io_ctrl_ins.o_pmod[6]
.sym 20490 i_rst_b$SB_IO_IN
.sym 20496 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O[1]
.sym 20498 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O[1]
.sym 20499 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 20501 w_ioc[0]
.sym 20504 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20505 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20506 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20513 w_rx_data[6]
.sym 20517 w_rx_data[5]
.sym 20522 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_I1[0]
.sym 20524 i_rst_b$SB_IO_IN
.sym 20525 io_ctrl_ins.debug_mode[1]
.sym 20528 w_ioc[0]
.sym 20529 io_ctrl_ins.o_pmod[6]
.sym 20530 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 20531 o_rx_h_tx_l_b$SB_IO_OUT
.sym 20534 w_rx_data[7]
.sym 20541 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O[1]
.sym 20542 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 20544 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 20545 r_counter_$glb_clk
.sym 20548 w_tx_fifo_pulled_data[13]
.sym 20552 w_tx_fifo_pulled_data[15]
.sym 20559 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 20564 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 20567 w_tx_fifo_push
.sym 20572 o_led1$SB_IO_OUT
.sym 20579 w_tx_fifo_data[13]
.sym 20595 i_button_SB_LUT4_I0_I1[0]
.sym 20599 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 20601 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 20602 w_rx_data[7]
.sym 20609 w_rx_data[5]
.sym 20612 w_rx_data[6]
.sym 20616 i_config[3]$SB_IO_IN
.sym 20639 i_button_SB_LUT4_I0_I1[0]
.sym 20641 i_config[3]$SB_IO_IN
.sym 20642 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 20646 w_rx_data[7]
.sym 20653 w_rx_data[6]
.sym 20663 w_rx_data[5]
.sym 20667 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 20668 r_counter_$glb_clk
.sym 20672 i_config[0]$SB_IO_IN
.sym 20680 io_ctrl_ins.pmod_dir_state[6]
.sym 20681 tx_fifo.rd_addr[0]
.sym 20686 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 20688 io_ctrl_ins.pmod_dir_state[7]
.sym 20748 w_smi_data_output[5]
.sym 20750 i_smi_a2$SB_IO_IN
.sym 20751 $PACKER_VCC_NET
.sym 20756 i_smi_a2$SB_IO_IN
.sym 20762 w_smi_data_output[5]
.sym 20767 $PACKER_VCC_NET
.sym 20775 smi_ctrl_ins.w_fifo_push_trigger
.sym 20786 i_smi_soe_se$SB_IO_IN
.sym 20803 o_miso_$_TBUF__Y_E
.sym 20804 i_ss$SB_IO_IN
.sym 20810 w_tx_fifo_data[8]
.sym 20811 tx_fifo.wr_addr[7]
.sym 20812 w_tx_fifo_push
.sym 20814 w_tx_fifo_data[10]
.sym 20816 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 20817 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 20818 tx_fifo.wr_addr[3]
.sym 20819 tx_fifo.wr_addr[6]
.sym 20821 tx_fifo.wr_addr[4]
.sym 20822 tx_fifo.wr_addr[5]
.sym 20823 $PACKER_VCC_NET
.sym 20825 tx_fifo.wr_addr[8]
.sym 20832 tx_fifo.wr_addr[2]
.sym 20836 tx_fifo.wr_addr[9]
.sym 20844 i_mosi$SB_IO_IN
.sym 20846 smi_ctrl_ins.tx_reg_state[0]
.sym 20848 smi_ctrl_ins.tx_reg_state[3]
.sym 20849 smi_ctrl_ins.tx_reg_state[2]
.sym 20853 smi_ctrl_ins.tx_reg_state[1]
.sym 20862 tx_fifo.wr_addr[2]
.sym 20863 tx_fifo.wr_addr[3]
.sym 20865 tx_fifo.wr_addr[4]
.sym 20866 tx_fifo.wr_addr[5]
.sym 20867 tx_fifo.wr_addr[6]
.sym 20868 tx_fifo.wr_addr[7]
.sym 20869 tx_fifo.wr_addr[8]
.sym 20870 tx_fifo.wr_addr[9]
.sym 20871 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 20872 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 20873 r_counter_$glb_clk
.sym 20874 w_tx_fifo_push
.sym 20876 w_tx_fifo_data[8]
.sym 20880 w_tx_fifo_data[10]
.sym 20883 $PACKER_VCC_NET
.sym 20888 w_tx_fifo_data[8]
.sym 20897 w_smi_data_input[7]
.sym 20927 i_rst_b$SB_IO_IN
.sym 20929 smi_ctrl_ins.tx_reg_state[2]
.sym 20931 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 20932 w_tx_fifo_pulled_data[25]
.sym 20933 tx_fifo.rd_addr[6]
.sym 20940 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 20954 tx_fifo.rd_addr[6]
.sym 20955 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 20956 tx_fifo.rd_addr[1]
.sym 20957 tx_fifo.rd_addr[5]
.sym 20960 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 20964 tx_fifo.rd_addr[0]
.sym 20967 tx_fifo.rd_addr[2]
.sym 20968 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 20970 w_tx_fifo_pull
.sym 20972 $PACKER_VCC_NET
.sym 20977 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 20980 tx_fifo.rd_addr[7]
.sym 20981 w_tx_fifo_data[9]
.sym 20983 w_tx_fifo_data[11]
.sym 20986 w_tx_fifo_pull
.sym 21000 tx_fifo.rd_addr[2]
.sym 21001 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 21003 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 21004 tx_fifo.rd_addr[5]
.sym 21005 tx_fifo.rd_addr[6]
.sym 21006 tx_fifo.rd_addr[7]
.sym 21007 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 21008 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 21009 tx_fifo.rd_addr[1]
.sym 21010 tx_fifo.rd_addr[0]
.sym 21011 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 21012 w_tx_fifo_pull
.sym 21013 $PACKER_VCC_NET
.sym 21017 w_tx_fifo_data[11]
.sym 21021 w_tx_fifo_data[9]
.sym 21025 w_tx_fifo_data[14]
.sym 21031 w_smi_data_input[7]
.sym 21032 tx_fifo.rd_addr[0]
.sym 21039 w_rx_24_fifo_data[7]
.sym 21042 tx_fifo.wr_addr[5]
.sym 21043 $PACKER_VCC_NET
.sym 21045 w_tx_fifo_pulled_data[11]
.sym 21046 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 21048 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 21049 w_tx_fifo_push
.sym 21054 w_tx_fifo_data[24]
.sym 21055 tx_fifo.wr_addr[5]
.sym 21057 tx_fifo.wr_addr[7]
.sym 21058 $PACKER_VCC_NET
.sym 21060 w_tx_fifo_data[26]
.sym 21061 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 21064 tx_fifo.wr_addr[9]
.sym 21065 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 21067 tx_fifo.wr_addr[6]
.sym 21069 tx_fifo.wr_addr[4]
.sym 21070 tx_fifo.wr_addr[2]
.sym 21071 tx_fifo.wr_addr[3]
.sym 21072 w_tx_fifo_push
.sym 21074 tx_fifo.wr_addr[8]
.sym 21087 w_rx_24_fifo_data[15]
.sym 21091 w_rx_24_fifo_data[9]
.sym 21093 w_rx_24_fifo_data[11]
.sym 21102 tx_fifo.wr_addr[2]
.sym 21103 tx_fifo.wr_addr[3]
.sym 21105 tx_fifo.wr_addr[4]
.sym 21106 tx_fifo.wr_addr[5]
.sym 21107 tx_fifo.wr_addr[6]
.sym 21108 tx_fifo.wr_addr[7]
.sym 21109 tx_fifo.wr_addr[8]
.sym 21110 tx_fifo.wr_addr[9]
.sym 21111 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 21112 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 21113 r_counter_$glb_clk
.sym 21114 w_tx_fifo_push
.sym 21116 w_tx_fifo_data[24]
.sym 21120 w_tx_fifo_data[26]
.sym 21123 $PACKER_VCC_NET
.sym 21131 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 21132 tx_fifo.wr_addr[9]
.sym 21137 o_miso_$_TBUF__Y_E
.sym 21138 w_tx_fifo_data[24]
.sym 21140 tx_fifo.rd_addr[5]
.sym 21145 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 21148 lvds_tx_inst.r_fifo_data[15]
.sym 21149 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 21151 w_rx_24_fifo_data[15]
.sym 21156 tx_fifo.rd_addr[2]
.sym 21157 tx_fifo.rd_addr[5]
.sym 21158 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 21160 $PACKER_VCC_NET
.sym 21162 w_tx_fifo_data[25]
.sym 21163 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 21164 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 21165 tx_fifo.rd_addr[1]
.sym 21172 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 21173 tx_fifo.rd_addr[0]
.sym 21174 w_tx_fifo_pull
.sym 21181 w_tx_fifo_data[27]
.sym 21185 tx_fifo.rd_addr[6]
.sym 21186 tx_fifo.rd_addr[7]
.sym 21188 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q[0]
.sym 21189 lvds_tx_inst.r_fifo_data[29]
.sym 21190 lvds_tx_inst.r_fifo_data[15]
.sym 21191 lvds_tx_inst.r_fifo_data[28]
.sym 21192 lvds_tx_inst.r_fifo_data[11]
.sym 21193 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 21194 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 21195 lvds_tx_inst.r_fifo_data[31]
.sym 21204 tx_fifo.rd_addr[2]
.sym 21205 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 21207 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 21208 tx_fifo.rd_addr[5]
.sym 21209 tx_fifo.rd_addr[6]
.sym 21210 tx_fifo.rd_addr[7]
.sym 21211 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 21212 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 21213 tx_fifo.rd_addr[1]
.sym 21214 tx_fifo.rd_addr[0]
.sym 21215 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 21216 w_tx_fifo_pull
.sym 21217 $PACKER_VCC_NET
.sym 21221 w_tx_fifo_data[27]
.sym 21225 w_tx_fifo_data[25]
.sym 21228 w_tx_fifo_pulled_data[12]
.sym 21230 tx_fifo.rd_addr[2]
.sym 21231 tx_fifo.rd_addr[1]
.sym 21232 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 21234 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 21239 w_rx_24_fifo_data[15]
.sym 21240 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 21242 tx_fifo.wr_addr[8]
.sym 21243 w_tx_fifo_pulled_data[26]
.sym 21246 w_rx_24_fifo_data[13]
.sym 21249 w_tx_fifo_pulled_data[27]
.sym 21251 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 21252 w_tx_fifo_pulled_data[14]
.sym 21253 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 21258 tx_fifo.wr_addr[8]
.sym 21259 tx_fifo.wr_addr[3]
.sym 21262 $PACKER_VCC_NET
.sym 21264 tx_fifo.wr_addr[6]
.sym 21266 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 21270 tx_fifo.wr_addr[7]
.sym 21271 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 21273 tx_fifo.wr_addr[4]
.sym 21274 tx_fifo.wr_addr[2]
.sym 21275 tx_fifo.wr_addr[5]
.sym 21276 w_tx_fifo_push
.sym 21280 w_tx_fifo_data[28]
.sym 21281 tx_fifo.wr_addr[9]
.sym 21290 tx_fifo.rd_addr_gray_wr[2]
.sym 21291 tx_fifo.rd_addr_gray_wr[3]
.sym 21292 tx_fifo.rd_addr_gray_wr[1]
.sym 21293 tx_fifo.rd_addr_gray_wr[5]
.sym 21294 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 21295 tx_fifo.rd_addr_gray_wr_r[2]
.sym 21296 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 21297 tx_fifo.rd_addr_gray_wr[0]
.sym 21306 tx_fifo.wr_addr[2]
.sym 21307 tx_fifo.wr_addr[3]
.sym 21309 tx_fifo.wr_addr[4]
.sym 21310 tx_fifo.wr_addr[5]
.sym 21311 tx_fifo.wr_addr[6]
.sym 21312 tx_fifo.wr_addr[7]
.sym 21313 tx_fifo.wr_addr[8]
.sym 21314 tx_fifo.wr_addr[9]
.sym 21315 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 21316 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 21317 r_counter_$glb_clk
.sym 21318 w_tx_fifo_push
.sym 21320 w_tx_fifo_data[28]
.sym 21327 $PACKER_VCC_NET
.sym 21330 w_tx_fifo_pulled_data[13]
.sym 21335 lvds_tx_inst.r_fifo_data[28]
.sym 21345 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 21348 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 21350 w_tx_fifo_pulled_data[15]
.sym 21351 w_tx_fifo_data[4]
.sym 21354 w_tx_fifo_pulled_data[25]
.sym 21355 w_tx_fifo_pull
.sym 21365 tx_fifo.rd_addr[0]
.sym 21366 w_tx_fifo_data[31]
.sym 21367 tx_fifo.rd_addr[5]
.sym 21368 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 21369 tx_fifo.rd_addr[2]
.sym 21372 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 21373 tx_fifo.rd_addr[1]
.sym 21375 w_tx_fifo_data[29]
.sym 21378 w_tx_fifo_pull
.sym 21380 $PACKER_VCC_NET
.sym 21381 tx_fifo.rd_addr[7]
.sym 21382 tx_fifo.rd_addr[6]
.sym 21385 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 21391 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 21392 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q[1]
.sym 21393 lvds_tx_inst.r_fifo_data[16]
.sym 21394 lvds_tx_inst.r_fifo_data[20]
.sym 21395 lvds_tx_inst.r_fifo_data[27]
.sym 21396 lvds_tx_inst.r_fifo_data[18]
.sym 21397 lvds_tx_inst.r_fifo_data[26]
.sym 21398 lvds_tx_inst.r_fifo_data[5]
.sym 21399 lvds_tx_inst.r_fifo_data[25]
.sym 21408 tx_fifo.rd_addr[2]
.sym 21409 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 21411 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 21412 tx_fifo.rd_addr[5]
.sym 21413 tx_fifo.rd_addr[6]
.sym 21414 tx_fifo.rd_addr[7]
.sym 21415 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 21416 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 21417 tx_fifo.rd_addr[1]
.sym 21418 tx_fifo.rd_addr[0]
.sym 21419 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 21420 w_tx_fifo_pull
.sym 21421 $PACKER_VCC_NET
.sym 21425 w_tx_fifo_data[31]
.sym 21429 w_tx_fifo_data[29]
.sym 21437 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 21438 w_rx_24_fifo_data[5]
.sym 21439 tx_fifo.rd_addr_gray_wr[0]
.sym 21442 w_tx_fifo_data[31]
.sym 21446 tx_fifo.wr_addr[5]
.sym 21448 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 21449 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 21450 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 21451 w_tx_fifo_data[5]
.sym 21453 w_tx_fifo_pulled_data[16]
.sym 21455 $PACKER_VCC_NET
.sym 21457 w_tx_fifo_data[7]
.sym 21462 tx_fifo.wr_addr[2]
.sym 21463 tx_fifo.wr_addr[5]
.sym 21465 tx_fifo.wr_addr[7]
.sym 21466 w_tx_fifo_data[6]
.sym 21467 tx_fifo.wr_addr[3]
.sym 21468 tx_fifo.wr_addr[6]
.sym 21471 tx_fifo.wr_addr[8]
.sym 21472 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 21473 w_tx_fifo_push
.sym 21475 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 21477 tx_fifo.wr_addr[4]
.sym 21482 $PACKER_VCC_NET
.sym 21485 tx_fifo.wr_addr[9]
.sym 21489 w_tx_fifo_data[4]
.sym 21494 lvds_tx_inst.r_fifo_data[1]
.sym 21495 lvds_tx_inst.r_fifo_data[17]
.sym 21496 lvds_tx_inst.r_fifo_data[23]
.sym 21497 lvds_tx_inst.r_fifo_data[21]
.sym 21498 lvds_tx_inst.r_fifo_data[19]
.sym 21499 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 21500 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 21501 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 21510 tx_fifo.wr_addr[2]
.sym 21511 tx_fifo.wr_addr[3]
.sym 21513 tx_fifo.wr_addr[4]
.sym 21514 tx_fifo.wr_addr[5]
.sym 21515 tx_fifo.wr_addr[6]
.sym 21516 tx_fifo.wr_addr[7]
.sym 21517 tx_fifo.wr_addr[8]
.sym 21518 tx_fifo.wr_addr[9]
.sym 21519 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 21520 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 21521 r_counter_$glb_clk
.sym 21522 w_tx_fifo_push
.sym 21524 w_tx_fifo_data[4]
.sym 21528 w_tx_fifo_data[6]
.sym 21531 $PACKER_VCC_NET
.sym 21538 w_tx_fifo_pulled_data[6]
.sym 21540 w_tx_fifo_pulled_data[4]
.sym 21543 w_tx_fifo_pulled_data[18]
.sym 21545 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 21548 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 21549 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 21550 w_tx_fifo_pulled_data[17]
.sym 21551 w_tx_fifo_pulled_data[19]
.sym 21553 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 21554 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 21555 w_tx_fifo_pulled_data[20]
.sym 21557 tx_fifo.rd_addr[7]
.sym 21558 tx_fifo.rd_addr[7]
.sym 21565 tx_fifo.rd_addr[5]
.sym 21566 tx_fifo.rd_addr[1]
.sym 21568 $PACKER_VCC_NET
.sym 21569 tx_fifo.rd_addr[0]
.sym 21571 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 21573 tx_fifo.rd_addr[2]
.sym 21575 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 21579 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 21582 w_tx_fifo_pull
.sym 21583 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 21587 tx_fifo.rd_addr[7]
.sym 21589 w_tx_fifo_data[5]
.sym 21593 tx_fifo.rd_addr[6]
.sym 21595 w_tx_fifo_data[7]
.sym 21597 int_miso
.sym 21598 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E
.sym 21600 i_rst_b_SB_LUT4_I3_O
.sym 21602 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 21603 lvds_rx_24_inst.r_phase_count[1]
.sym 21612 tx_fifo.rd_addr[2]
.sym 21613 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 21615 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 21616 tx_fifo.rd_addr[5]
.sym 21617 tx_fifo.rd_addr[6]
.sym 21618 tx_fifo.rd_addr[7]
.sym 21619 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 21620 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 21621 tx_fifo.rd_addr[1]
.sym 21622 tx_fifo.rd_addr[0]
.sym 21623 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 21624 w_tx_fifo_pull
.sym 21625 $PACKER_VCC_NET
.sym 21629 w_tx_fifo_data[7]
.sym 21633 w_tx_fifo_data[5]
.sym 21639 tx_fifo.rd_addr[5]
.sym 21640 tx_fifo.rd_addr[1]
.sym 21641 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 21642 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 21643 w_tx_fifo_pulled_data[3]
.sym 21644 i_glob_clock$SB_IO_IN
.sym 21646 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 21647 w_tx_fifo_pulled_data[23]
.sym 21649 tx_fifo.rd_addr[2]
.sym 21650 tx_fifo.wr_addr[8]
.sym 21652 w_tx_fifo_pulled_data[0]
.sym 21655 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 21657 w_tx_fifo_pulled_data[21]
.sym 21660 w_tx_fifo_pulled_data[14]
.sym 21666 w_tx_fifo_data[22]
.sym 21668 tx_fifo.wr_addr[8]
.sym 21669 tx_fifo.wr_addr[3]
.sym 21670 w_tx_fifo_data[20]
.sym 21672 tx_fifo.wr_addr[6]
.sym 21674 tx_fifo.wr_addr[7]
.sym 21676 tx_fifo.wr_addr[9]
.sym 21677 w_tx_fifo_push
.sym 21678 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 21679 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 21681 tx_fifo.wr_addr[4]
.sym 21682 tx_fifo.wr_addr[2]
.sym 21683 tx_fifo.wr_addr[5]
.sym 21695 $PACKER_VCC_NET
.sym 21701 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 21703 w_load
.sym 21704 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 21714 tx_fifo.wr_addr[2]
.sym 21715 tx_fifo.wr_addr[3]
.sym 21717 tx_fifo.wr_addr[4]
.sym 21718 tx_fifo.wr_addr[5]
.sym 21719 tx_fifo.wr_addr[6]
.sym 21720 tx_fifo.wr_addr[7]
.sym 21721 tx_fifo.wr_addr[8]
.sym 21722 tx_fifo.wr_addr[9]
.sym 21723 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 21724 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 21725 r_counter_$glb_clk
.sym 21726 w_tx_fifo_push
.sym 21728 w_tx_fifo_data[20]
.sym 21732 w_tx_fifo_data[22]
.sym 21735 $PACKER_VCC_NET
.sym 21742 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[1]
.sym 21745 $PACKER_VCC_NET
.sym 21749 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 21750 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]
.sym 21753 tx_fifo.rd_addr[7]
.sym 21754 w_tx_fifo_pulled_data[1]
.sym 21755 w_load
.sym 21758 w_tx_fifo_data[3]
.sym 21759 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 21761 tx_fifo.rd_addr[6]
.sym 21762 w_tx_fifo_pulled_data[15]
.sym 21763 w_tx_fifo_pull
.sym 21771 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 21774 w_tx_fifo_data[23]
.sym 21776 tx_fifo.rd_addr[0]
.sym 21777 w_tx_fifo_data[21]
.sym 21780 tx_fifo.rd_addr[5]
.sym 21781 tx_fifo.rd_addr[1]
.sym 21782 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 21783 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 21784 tx_fifo.rd_addr[6]
.sym 21786 w_tx_fifo_pull
.sym 21787 tx_fifo.rd_addr[7]
.sym 21788 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 21793 tx_fifo.rd_addr[2]
.sym 21797 $PACKER_VCC_NET
.sym 21800 w_rx_data[6]
.sym 21801 w_rx_data[1]
.sym 21802 w_rx_data[7]
.sym 21803 w_rx_data[0]
.sym 21804 w_rx_data[5]
.sym 21805 w_rx_data[4]
.sym 21806 w_rx_data[3]
.sym 21807 w_rx_data[2]
.sym 21816 tx_fifo.rd_addr[2]
.sym 21817 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 21819 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 21820 tx_fifo.rd_addr[5]
.sym 21821 tx_fifo.rd_addr[6]
.sym 21822 tx_fifo.rd_addr[7]
.sym 21823 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 21824 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 21825 tx_fifo.rd_addr[1]
.sym 21826 tx_fifo.rd_addr[0]
.sym 21827 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 21828 w_tx_fifo_pull
.sym 21829 $PACKER_VCC_NET
.sym 21833 w_tx_fifo_data[23]
.sym 21837 w_tx_fifo_data[21]
.sym 21842 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 21854 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 21856 w_tx_fifo_pulled_data[16]
.sym 21857 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 21859 tx_fifo.wr_addr[5]
.sym 21862 w_ioc[1]
.sym 21864 w_cs[0]
.sym 21870 tx_fifo.wr_addr[2]
.sym 21871 tx_fifo.wr_addr[5]
.sym 21872 w_tx_fifo_push
.sym 21873 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 21874 w_tx_fifo_data[2]
.sym 21876 tx_fifo.wr_addr[6]
.sym 21877 tx_fifo.wr_addr[7]
.sym 21878 tx_fifo.wr_addr[3]
.sym 21879 tx_fifo.wr_addr[8]
.sym 21880 tx_fifo.wr_addr[9]
.sym 21881 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 21883 tx_fifo.wr_addr[4]
.sym 21899 $PACKER_VCC_NET
.sym 21904 w_ioc[1]
.sym 21905 w_cs[0]
.sym 21906 w_ioc[0]
.sym 21907 w_ioc[4]
.sym 21908 w_ioc[3]
.sym 21909 w_ioc[2]
.sym 21918 tx_fifo.wr_addr[2]
.sym 21919 tx_fifo.wr_addr[3]
.sym 21921 tx_fifo.wr_addr[4]
.sym 21922 tx_fifo.wr_addr[5]
.sym 21923 tx_fifo.wr_addr[6]
.sym 21924 tx_fifo.wr_addr[7]
.sym 21925 tx_fifo.wr_addr[8]
.sym 21926 tx_fifo.wr_addr[9]
.sym 21927 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 21928 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 21929 r_counter_$glb_clk
.sym 21930 w_tx_fifo_push
.sym 21936 w_tx_fifo_data[2]
.sym 21939 $PACKER_VCC_NET
.sym 21944 spi_if_ins.w_rx_data[5]
.sym 21947 w_rx_data[0]
.sym 21955 w_rx_data[7]
.sym 21956 $PACKER_VCC_NET
.sym 21958 w_tx_fifo_pulled_data[17]
.sym 21960 tx_fifo.rd_addr[6]
.sym 21961 tx_fifo.rd_addr[7]
.sym 21962 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 21965 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 21966 w_tx_fifo_pulled_data[19]
.sym 21967 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 21972 tx_fifo.rd_addr[1]
.sym 21977 tx_fifo.rd_addr[5]
.sym 21978 w_tx_fifo_data[1]
.sym 21979 tx_fifo.rd_addr[0]
.sym 21980 tx_fifo.rd_addr[7]
.sym 21981 tx_fifo.rd_addr[2]
.sym 21983 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 21984 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 21985 $PACKER_VCC_NET
.sym 21986 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 21987 w_tx_fifo_data[3]
.sym 21988 tx_fifo.rd_addr[6]
.sym 21990 w_tx_fifo_pull
.sym 21992 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 22004 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 22005 i_button_SB_LUT4_I0_I1[0]
.sym 22007 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 22008 w_tx_data_io[0]
.sym 22009 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 22010 w_tx_data_io[3]
.sym 22011 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I2[0]
.sym 22020 tx_fifo.rd_addr[2]
.sym 22021 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 22023 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 22024 tx_fifo.rd_addr[5]
.sym 22025 tx_fifo.rd_addr[6]
.sym 22026 tx_fifo.rd_addr[7]
.sym 22027 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 22028 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 22029 tx_fifo.rd_addr[1]
.sym 22030 tx_fifo.rd_addr[0]
.sym 22031 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 22032 w_tx_fifo_pull
.sym 22033 $PACKER_VCC_NET
.sym 22037 w_tx_fifo_data[3]
.sym 22041 w_tx_fifo_data[1]
.sym 22058 tx_fifo.wr_addr[8]
.sym 22059 spi_if_ins.w_rx_data[2]
.sym 22060 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 22061 spi_if_ins.w_rx_data[1]
.sym 22065 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 22067 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 22068 w_tx_fifo_pulled_data[14]
.sym 22074 tx_fifo.wr_addr[8]
.sym 22076 w_tx_fifo_push
.sym 22078 tx_fifo.wr_addr[4]
.sym 22079 tx_fifo.wr_addr[7]
.sym 22080 tx_fifo.wr_addr[6]
.sym 22081 tx_fifo.wr_addr[3]
.sym 22083 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 22084 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 22086 tx_fifo.wr_addr[5]
.sym 22087 w_tx_fifo_data[16]
.sym 22088 tx_fifo.wr_addr[9]
.sym 22089 w_tx_fifo_data[18]
.sym 22090 tx_fifo.wr_addr[2]
.sym 22094 $PACKER_VCC_NET
.sym 22106 o_tr_vc2$SB_IO_OUT
.sym 22107 io_ctrl_ins.mixer_en_state
.sym 22109 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[2]
.sym 22110 o_shdn_rx_lna$SB_IO_OUT
.sym 22113 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 22122 tx_fifo.wr_addr[2]
.sym 22123 tx_fifo.wr_addr[3]
.sym 22125 tx_fifo.wr_addr[4]
.sym 22126 tx_fifo.wr_addr[5]
.sym 22127 tx_fifo.wr_addr[6]
.sym 22128 tx_fifo.wr_addr[7]
.sym 22129 tx_fifo.wr_addr[8]
.sym 22130 tx_fifo.wr_addr[9]
.sym 22131 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 22132 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 22133 r_counter_$glb_clk
.sym 22134 w_tx_fifo_push
.sym 22136 w_tx_fifo_data[16]
.sym 22140 w_tx_fifo_data[18]
.sym 22143 $PACKER_VCC_NET
.sym 22151 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I2[1]
.sym 22157 i_button_SB_LUT4_I0_I1[0]
.sym 22159 i_config[0]$SB_IO_IN
.sym 22168 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 22169 tx_fifo.rd_addr[6]
.sym 22170 w_tx_fifo_pulled_data[15]
.sym 22171 w_tx_fifo_pull
.sym 22178 tx_fifo.rd_addr[2]
.sym 22182 tx_fifo.rd_addr[1]
.sym 22183 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 22185 w_tx_fifo_data[17]
.sym 22186 tx_fifo.rd_addr[0]
.sym 22187 w_tx_fifo_data[19]
.sym 22188 tx_fifo.rd_addr[7]
.sym 22189 tx_fifo.rd_addr[6]
.sym 22190 tx_fifo.rd_addr[5]
.sym 22191 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 22192 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 22193 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 22194 w_tx_fifo_pull
.sym 22205 $PACKER_VCC_NET
.sym 22208 io_ctrl_ins.rf_pin_state[7]
.sym 22209 io_ctrl_ins.rf_pin_state[5]
.sym 22210 io_ctrl_ins.rf_pin_state[0]
.sym 22211 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 22212 io_ctrl_ins.rf_pin_state[3]
.sym 22213 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 22214 io_ctrl_ins.rf_pin_state[1]
.sym 22215 io_ctrl_ins.rf_pin_state[4]
.sym 22224 tx_fifo.rd_addr[2]
.sym 22225 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 22227 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 22228 tx_fifo.rd_addr[5]
.sym 22229 tx_fifo.rd_addr[6]
.sym 22230 tx_fifo.rd_addr[7]
.sym 22231 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 22232 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 22233 tx_fifo.rd_addr[1]
.sym 22234 tx_fifo.rd_addr[0]
.sym 22235 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 22236 w_tx_fifo_pull
.sym 22237 $PACKER_VCC_NET
.sym 22241 w_tx_fifo_data[19]
.sym 22245 w_tx_fifo_data[17]
.sym 22249 w_tx_fifo_data[14]
.sym 22266 o_led0$SB_IO_OUT
.sym 22278 tx_fifo.wr_addr[2]
.sym 22279 tx_fifo.wr_addr[9]
.sym 22282 w_tx_fifo_data[12]
.sym 22283 tx_fifo.wr_addr[5]
.sym 22284 tx_fifo.wr_addr[6]
.sym 22285 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 22287 tx_fifo.wr_addr[8]
.sym 22288 tx_fifo.wr_addr[7]
.sym 22289 w_tx_fifo_push
.sym 22290 tx_fifo.wr_addr[3]
.sym 22291 tx_fifo.wr_addr[4]
.sym 22293 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 22307 $PACKER_VCC_NET
.sym 22309 w_tx_fifo_data[14]
.sym 22310 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[2]
.sym 22311 io_ctrl_ins.rf_pin_state[6]
.sym 22313 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[2]
.sym 22326 tx_fifo.wr_addr[2]
.sym 22327 tx_fifo.wr_addr[3]
.sym 22329 tx_fifo.wr_addr[4]
.sym 22330 tx_fifo.wr_addr[5]
.sym 22331 tx_fifo.wr_addr[6]
.sym 22332 tx_fifo.wr_addr[7]
.sym 22333 tx_fifo.wr_addr[8]
.sym 22334 tx_fifo.wr_addr[9]
.sym 22335 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 22336 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 22337 r_counter_$glb_clk
.sym 22338 w_tx_fifo_push
.sym 22340 w_tx_fifo_data[12]
.sym 22344 w_tx_fifo_data[14]
.sym 22347 $PACKER_VCC_NET
.sym 22357 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 22364 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 22370 tx_fifo.rd_addr[7]
.sym 22384 tx_fifo.rd_addr[2]
.sym 22385 tx_fifo.rd_addr[5]
.sym 22387 tx_fifo.rd_addr[7]
.sym 22388 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 22389 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 22391 tx_fifo.rd_addr[1]
.sym 22393 $PACKER_VCC_NET
.sym 22394 tx_fifo.rd_addr[0]
.sym 22395 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 22396 tx_fifo.rd_addr[6]
.sym 22397 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 22398 w_tx_fifo_pull
.sym 22405 w_tx_fifo_data[13]
.sym 22424 tx_fifo.rd_addr[2]
.sym 22425 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 22427 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 22428 tx_fifo.rd_addr[5]
.sym 22429 tx_fifo.rd_addr[6]
.sym 22430 tx_fifo.rd_addr[7]
.sym 22431 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 22432 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 22433 tx_fifo.rd_addr[1]
.sym 22434 tx_fifo.rd_addr[0]
.sym 22435 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 22436 w_tx_fifo_pull
.sym 22437 $PACKER_VCC_NET
.sym 22445 w_tx_fifo_data[13]
.sym 22487 o_led1$SB_IO_OUT
.sym 22509 o_led1$SB_IO_OUT
.sym 22517 int_miso
.sym 22519 o_miso_$_TBUF__Y_E
.sym 22528 int_miso
.sym 22531 o_miso_$_TBUF__Y_E
.sym 22560 int_miso
.sym 22563 i_mosi$SB_IO_IN
.sym 22576 i_mosi$SB_IO_IN
.sym 22588 smi_ctrl_ins.w_fifo_push_trigger_SB_DFFNSR_Q_R
.sym 22594 w_smi_data_input[7]
.sym 22647 w_smi_data_input[7]
.sym 22664 smi_ctrl_ins.swe_and_reset_$glb_clk
.sym 22665 smi_ctrl_ins.w_fifo_push_trigger_SB_DFFNSR_Q_R
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22681 w_tx_fifo_pull
.sym 22688 smi_ctrl_ins.w_fifo_push_trigger_SB_DFFNSR_Q_R
.sym 22702 i_sck$SB_IO_IN
.sym 22720 i_sck$SB_IO_IN
.sym 22724 i_ss$SB_IO_IN
.sym 22728 i_ss$SB_IO_IN
.sym 22729 i_sck$SB_IO_IN
.sym 22735 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 22740 i_sck$SB_IO_IN
.sym 22751 i_rst_b$SB_IO_IN
.sym 22752 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[0]
.sym 22753 w_smi_data_input[7]
.sym 22754 smi_ctrl_ins.tx_reg_state[1]
.sym 22757 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0[0]
.sym 22766 smi_ctrl_ins.tx_reg_state[2]
.sym 22771 smi_ctrl_ins.tx_reg_state[0]
.sym 22780 i_rst_b$SB_IO_IN
.sym 22781 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[0]
.sym 22782 w_smi_data_input[7]
.sym 22783 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0[0]
.sym 22792 i_rst_b$SB_IO_IN
.sym 22794 w_smi_data_input[7]
.sym 22795 smi_ctrl_ins.tx_reg_state[1]
.sym 22799 w_smi_data_input[7]
.sym 22800 smi_ctrl_ins.tx_reg_state[0]
.sym 22801 i_rst_b$SB_IO_IN
.sym 22822 smi_ctrl_ins.tx_reg_state[2]
.sym 22823 w_smi_data_input[7]
.sym 22825 i_rst_b$SB_IO_IN
.sym 22827 smi_ctrl_ins.swe_and_reset_$glb_clk
.sym 22845 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0[0]
.sym 22848 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[0]
.sym 22854 i_ss$SB_IO_IN
.sym 22857 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 22858 i_sck$SB_IO_IN
.sym 22890 w_tx_fifo_pull
.sym 22915 w_tx_fifo_pull
.sym 22952 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 22957 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 22963 w_rx_data[5]
.sym 22976 i_sck$SB_IO_IN
.sym 22979 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 22985 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 22995 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 22998 w_rx_24_fifo_data[7]
.sym 23009 w_rx_24_fifo_data[13]
.sym 23014 w_rx_24_fifo_data[9]
.sym 23017 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 23034 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 23035 w_rx_24_fifo_data[13]
.sym 23056 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 23058 w_rx_24_fifo_data[7]
.sym 23068 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 23070 w_rx_24_fifo_data[9]
.sym 23072 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 23073 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 23074 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 23082 r_counter
.sym 23085 w_rx_data[4]
.sym 23086 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 23089 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 23094 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 23099 w_rx_24_fifo_data[20]
.sym 23100 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 23101 w_tx_fifo_pulled_data[24]
.sym 23104 w_rx_24_fifo_data[22]
.sym 23105 w_rx_24_fifo_data[24]
.sym 23107 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q[0]
.sym 23108 i_sck$SB_IO_IN
.sym 23110 w_rx_24_fifo_data[1]
.sym 23117 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 23122 w_tx_fifo_pulled_data[11]
.sym 23124 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 23125 w_tx_fifo_pulled_data[28]
.sym 23132 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 23133 w_tx_fifo_pulled_data[29]
.sym 23134 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 23135 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 23139 lvds_tx_inst.r_fifo_data[31]
.sym 23140 i_smi_a2$SB_IO_IN
.sym 23141 lvds_tx_inst.r_fifo_data[29]
.sym 23142 w_tx_fifo_pulled_data[15]
.sym 23143 w_tx_fifo_pulled_data[14]
.sym 23145 w_tx_fifo_pulled_data[31]
.sym 23147 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 23149 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 23150 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 23151 lvds_tx_inst.r_fifo_data[29]
.sym 23152 lvds_tx_inst.r_fifo_data[31]
.sym 23155 i_smi_a2$SB_IO_IN
.sym 23157 w_tx_fifo_pulled_data[29]
.sym 23162 w_tx_fifo_pulled_data[15]
.sym 23164 i_smi_a2$SB_IO_IN
.sym 23168 w_tx_fifo_pulled_data[28]
.sym 23169 i_smi_a2$SB_IO_IN
.sym 23174 i_smi_a2$SB_IO_IN
.sym 23175 w_tx_fifo_pulled_data[11]
.sym 23179 i_smi_a2$SB_IO_IN
.sym 23182 w_tx_fifo_pulled_data[14]
.sym 23186 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 23187 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 23188 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 23192 w_tx_fifo_pulled_data[31]
.sym 23193 i_smi_a2$SB_IO_IN
.sym 23195 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 23196 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 23197 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 23199 w_rx_24_fifo_data[24]
.sym 23200 w_rx_24_fifo_data[3]
.sym 23202 w_rx_24_fifo_data[18]
.sym 23203 w_rx_24_fifo_data[5]
.sym 23204 w_rx_24_fifo_data[20]
.sym 23209 w_rx_data[3]
.sym 23212 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 23224 tx_fifo.rd_addr_gray_wr_r[2]
.sym 23225 w_tx_fifo_pulled_data[7]
.sym 23226 i_sck$SB_IO_IN
.sym 23227 i_glob_clock$SB_IO_IN
.sym 23230 i_ss$SB_IO_IN
.sym 23231 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 23232 r_counter
.sym 23239 tx_fifo.rd_addr_gray[1]
.sym 23244 lvds_tx_inst.r_fifo_data[26]
.sym 23247 tx_fifo.rd_addr_gray_wr[2]
.sym 23248 tx_fifo.rd_addr_gray_wr[3]
.sym 23253 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 23256 tx_fifo.rd_addr_gray[5]
.sym 23261 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 23262 tx_fifo.rd_addr_gray[0]
.sym 23264 lvds_tx_inst.r_fifo_data[24]
.sym 23268 tx_fifo.rd_addr_gray[2]
.sym 23270 tx_fifo.rd_addr_gray[3]
.sym 23272 tx_fifo.rd_addr_gray[2]
.sym 23281 tx_fifo.rd_addr_gray[3]
.sym 23286 tx_fifo.rd_addr_gray[1]
.sym 23290 tx_fifo.rd_addr_gray[5]
.sym 23296 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 23297 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 23298 lvds_tx_inst.r_fifo_data[24]
.sym 23299 lvds_tx_inst.r_fifo_data[26]
.sym 23304 tx_fifo.rd_addr_gray_wr[2]
.sym 23308 tx_fifo.rd_addr_gray_wr[3]
.sym 23314 tx_fifo.rd_addr_gray[0]
.sym 23319 r_counter_$glb_clk
.sym 23321 lvds_tx_inst.r_fifo_data[0]
.sym 23322 lvds_tx_inst.r_fifo_data[24]
.sym 23323 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 23324 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 23325 i_smi_a2$SB_IO_IN
.sym 23326 lvds_tx_inst.r_fifo_data[4]
.sym 23327 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 23328 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 23336 tx_fifo.rd_addr[7]
.sym 23343 tx_fifo.rd_addr_gray[1]
.sym 23344 w_rx_24_fifo_data[3]
.sym 23346 tx_fifo.rd_addr_gray_wr[1]
.sym 23347 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 23348 tx_fifo.rd_addr_gray_wr[5]
.sym 23349 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 23350 i_sck$SB_IO_IN
.sym 23354 i_ss$SB_IO_IN
.sym 23355 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 23356 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 23362 w_tx_fifo_pulled_data[18]
.sym 23364 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 23365 lvds_tx_inst.r_fifo_data[27]
.sym 23366 i_smi_a2$SB_IO_IN
.sym 23368 w_tx_fifo_pulled_data[25]
.sym 23370 w_tx_fifo_pulled_data[26]
.sym 23376 w_tx_fifo_pulled_data[27]
.sym 23377 lvds_tx_inst.r_fifo_data[25]
.sym 23379 w_tx_fifo_pulled_data[5]
.sym 23380 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 23381 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 23389 w_tx_fifo_pulled_data[20]
.sym 23392 w_tx_fifo_pulled_data[16]
.sym 23395 lvds_tx_inst.r_fifo_data[25]
.sym 23396 lvds_tx_inst.r_fifo_data[27]
.sym 23397 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 23398 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 23401 w_tx_fifo_pulled_data[16]
.sym 23404 i_smi_a2$SB_IO_IN
.sym 23407 i_smi_a2$SB_IO_IN
.sym 23409 w_tx_fifo_pulled_data[20]
.sym 23414 i_smi_a2$SB_IO_IN
.sym 23415 w_tx_fifo_pulled_data[27]
.sym 23419 w_tx_fifo_pulled_data[18]
.sym 23421 i_smi_a2$SB_IO_IN
.sym 23425 w_tx_fifo_pulled_data[26]
.sym 23428 i_smi_a2$SB_IO_IN
.sym 23431 i_smi_a2$SB_IO_IN
.sym 23432 w_tx_fifo_pulled_data[5]
.sym 23438 i_smi_a2$SB_IO_IN
.sym 23440 w_tx_fifo_pulled_data[25]
.sym 23441 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 23442 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 23443 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 23446 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 23455 w_rx_data[6]
.sym 23456 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q[1]
.sym 23461 w_tx_fifo_pulled_data[0]
.sym 23472 spi_if_ins.r_tx_byte[7]
.sym 23473 i_sck$SB_IO_IN
.sym 23485 w_tx_fifo_pulled_data[1]
.sym 23487 w_tx_fifo_pulled_data[23]
.sym 23491 w_tx_fifo_pulled_data[3]
.sym 23492 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 23496 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 23497 i_smi_a2$SB_IO_IN
.sym 23499 lvds_tx_inst.r_fifo_data[5]
.sym 23500 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 23501 lvds_tx_inst.r_fifo_data[1]
.sym 23503 w_tx_fifo_pulled_data[19]
.sym 23504 w_tx_fifo_pulled_data[21]
.sym 23507 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 23512 w_tx_fifo_pulled_data[17]
.sym 23515 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 23516 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 23518 w_tx_fifo_pulled_data[1]
.sym 23519 i_smi_a2$SB_IO_IN
.sym 23525 w_tx_fifo_pulled_data[17]
.sym 23526 i_smi_a2$SB_IO_IN
.sym 23532 w_tx_fifo_pulled_data[23]
.sym 23533 i_smi_a2$SB_IO_IN
.sym 23536 w_tx_fifo_pulled_data[21]
.sym 23538 i_smi_a2$SB_IO_IN
.sym 23542 w_tx_fifo_pulled_data[19]
.sym 23543 i_smi_a2$SB_IO_IN
.sym 23548 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 23549 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 23550 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 23551 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 23555 i_smi_a2$SB_IO_IN
.sym 23556 w_tx_fifo_pulled_data[3]
.sym 23560 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 23561 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 23562 lvds_tx_inst.r_fifo_data[5]
.sym 23563 lvds_tx_inst.r_fifo_data[1]
.sym 23564 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 23565 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 23566 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 23567 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]
.sym 23568 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 23570 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 23573 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E
.sym 23577 w_rx_data[1]
.sym 23589 w_tx_fifo_pulled_data[1]
.sym 23594 w_tx_fifo_pulled_data[2]
.sym 23597 w_rx_24_fifo_data[1]
.sym 23600 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 23601 i_sck$SB_IO_IN
.sym 23608 i_rst_b$SB_IO_IN
.sym 23610 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 23617 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 23624 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]
.sym 23625 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 23627 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 23632 spi_if_ins.r_tx_byte[7]
.sym 23633 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 23638 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E
.sym 23647 spi_if_ins.r_tx_byte[7]
.sym 23649 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 23650 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 23654 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E
.sym 23665 i_rst_b$SB_IO_IN
.sym 23677 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 23679 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]
.sym 23680 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 23686 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 23687 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 23688 r_counter_$glb_clk
.sym 23701 w_rx_data[7]
.sym 23712 i_rst_b_SB_LUT4_I3_O
.sym 23715 i_glob_clock$SB_IO_IN
.sym 23723 w_rx_data[7]
.sym 23731 i_rst_b$SB_IO_IN
.sym 23744 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 23745 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 23750 spi_if_ins.state_if_SB_DFFESR_Q_E[1]
.sym 23754 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 23758 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 23760 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 23782 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 23783 i_rst_b$SB_IO_IN
.sym 23784 spi_if_ins.state_if_SB_DFFESR_Q_E[1]
.sym 23795 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 23801 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 23802 i_rst_b$SB_IO_IN
.sym 23803 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 23810 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 23811 r_counter_$glb_clk
.sym 23812 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 23823 w_rx_data[0]
.sym 23833 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 23835 i_rst_b$SB_IO_IN
.sym 23847 w_rx_data[1]
.sym 23857 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 23859 spi_if_ins.w_rx_data[1]
.sym 23864 spi_if_ins.w_rx_data[2]
.sym 23866 spi_if_ins.w_rx_data[6]
.sym 23867 spi_if_ins.w_rx_data[5]
.sym 23873 spi_if_ins.w_rx_data[4]
.sym 23877 spi_if_ins.w_rx_data[0]
.sym 23881 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 23883 spi_if_ins.w_rx_data[3]
.sym 23890 spi_if_ins.w_rx_data[6]
.sym 23893 spi_if_ins.w_rx_data[1]
.sym 23900 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 23907 spi_if_ins.w_rx_data[0]
.sym 23911 spi_if_ins.w_rx_data[5]
.sym 23917 spi_if_ins.w_rx_data[4]
.sym 23925 spi_if_ins.w_rx_data[3]
.sym 23929 spi_if_ins.w_rx_data[2]
.sym 23933 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 23934 r_counter_$glb_clk
.sym 23938 r_tx_data[3]
.sym 23940 $PACKER_GND_NET
.sym 23946 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 23950 spi_if_ins.w_rx_data[2]
.sym 23953 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 23954 spi_if_ins.w_rx_data[6]
.sym 23955 spi_if_ins.w_rx_data[1]
.sym 23960 w_ioc[0]
.sym 23963 w_rx_data[0]
.sym 23965 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 23967 w_rx_data[4]
.sym 23971 w_rx_data[2]
.sym 23979 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 23995 spi_if_ins.w_rx_data[3]
.sym 23999 spi_if_ins.w_rx_data[0]
.sym 24005 spi_if_ins.w_rx_data[4]
.sym 24006 spi_if_ins.w_rx_data[2]
.sym 24007 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 24008 spi_if_ins.w_rx_data[1]
.sym 24024 spi_if_ins.w_rx_data[1]
.sym 24030 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 24034 spi_if_ins.w_rx_data[0]
.sym 24040 spi_if_ins.w_rx_data[4]
.sym 24048 spi_if_ins.w_rx_data[3]
.sym 24055 spi_if_ins.w_rx_data[2]
.sym 24056 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 24057 r_counter_$glb_clk
.sym 24062 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 24073 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 24078 w_tx_fifo_pull
.sym 24079 r_tx_data_SB_DFFE_Q_E
.sym 24084 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24085 spi_if_ins.w_rx_data[0]
.sym 24086 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24088 w_ioc[0]
.sym 24091 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 24093 i_button_SB_LUT4_I0_I1[0]
.sym 24101 i_button_SB_LUT4_I0_I1[0]
.sym 24102 w_ioc[1]
.sym 24103 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[2]
.sym 24104 w_ioc[0]
.sym 24105 w_ioc[4]
.sym 24106 w_ioc[3]
.sym 24107 w_ioc[2]
.sym 24108 o_led0$SB_IO_OUT
.sym 24109 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 24110 w_ioc[1]
.sym 24112 i_config[0]$SB_IO_IN
.sym 24113 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 24114 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I2[1]
.sym 24115 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 24120 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 24124 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 24125 i_button_SB_LUT4_I0_I1[0]
.sym 24127 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 24131 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[3]
.sym 24133 w_ioc[3]
.sym 24134 w_ioc[2]
.sym 24135 w_ioc[1]
.sym 24136 w_ioc[4]
.sym 24139 w_ioc[1]
.sym 24140 w_ioc[0]
.sym 24142 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 24151 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 24152 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 24153 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I2[1]
.sym 24157 i_button_SB_LUT4_I0_I1[0]
.sym 24158 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[2]
.sym 24159 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[3]
.sym 24160 o_led0$SB_IO_OUT
.sym 24163 w_ioc[2]
.sym 24164 w_ioc[3]
.sym 24165 w_ioc[4]
.sym 24169 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 24170 i_button_SB_LUT4_I0_I1[0]
.sym 24171 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 24172 i_config[0]$SB_IO_IN
.sym 24175 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 24176 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 24177 w_ioc[1]
.sym 24178 w_ioc[0]
.sym 24179 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 24180 r_counter_$glb_clk
.sym 24181 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 24196 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 24204 o_led0$SB_IO_OUT
.sym 24205 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 24207 w_tx_data_io[6]
.sym 24208 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 24209 w_tx_data_io[5]
.sym 24213 w_tx_data_io[7]
.sym 24216 w_rx_data[7]
.sym 24225 io_ctrl_ins.rf_pin_state[0]
.sym 24227 io_ctrl_ins.rf_pin_state[3]
.sym 24229 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24231 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 24232 io_ctrl_ins.mixer_en_state
.sym 24234 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 24237 io_ctrl_ins.rf_pin_state[1]
.sym 24239 io_ctrl_ins.o_pmod[3]
.sym 24244 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24246 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24247 o_tr_vc2$SB_IO_OUT
.sym 24248 w_ioc[0]
.sym 24249 io_ctrl_ins.o_pmod[0]
.sym 24256 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24257 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24258 io_ctrl_ins.rf_pin_state[3]
.sym 24259 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24262 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24263 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24264 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24265 io_ctrl_ins.rf_pin_state[0]
.sym 24274 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 24275 w_ioc[0]
.sym 24276 io_ctrl_ins.o_pmod[0]
.sym 24277 io_ctrl_ins.mixer_en_state
.sym 24281 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24282 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24283 io_ctrl_ins.rf_pin_state[1]
.sym 24298 o_tr_vc2$SB_IO_OUT
.sym 24299 w_ioc[0]
.sym 24300 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 24301 io_ctrl_ins.o_pmod[3]
.sym 24302 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 24303 r_counter_$glb_clk
.sym 24305 o_rx_h_tx_l_b$SB_IO_OUT
.sym 24306 o_rx_h_tx_l$SB_IO_OUT
.sym 24307 o_tr_vc1$SB_IO_OUT
.sym 24308 o_tr_vc1_b$SB_IO_OUT
.sym 24310 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[3]
.sym 24311 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[3]
.sym 24312 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R
.sym 24317 o_tr_vc2$SB_IO_OUT
.sym 24338 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 24340 o_rx_h_tx_l$SB_IO_OUT
.sym 24352 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24362 w_rx_data[5]
.sym 24364 w_rx_data[4]
.sym 24365 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24366 w_rx_data[7]
.sym 24367 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24372 w_rx_data[1]
.sym 24373 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 24374 w_rx_data[3]
.sym 24375 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 24376 w_rx_data[0]
.sym 24379 w_rx_data[7]
.sym 24386 w_rx_data[5]
.sym 24394 w_rx_data[0]
.sym 24397 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24398 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 24399 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24400 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24406 w_rx_data[3]
.sym 24409 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24410 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 24411 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24412 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24416 w_rx_data[1]
.sym 24422 w_rx_data[4]
.sym 24425 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 24426 r_counter_$glb_clk
.sym 24428 w_tx_data_io[6]
.sym 24429 w_tx_data_io[5]
.sym 24431 w_tx_data_io[7]
.sym 24445 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24448 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24453 i_config[2]$SB_IO_IN
.sym 24454 o_tr_vc1_b$SB_IO_OUT
.sym 24493 io_ctrl_ins.pmod_dir_state[7]
.sym 24496 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 24498 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 24499 io_ctrl_ins.pmod_dir_state[5]
.sym 24500 w_rx_data[6]
.sym 24502 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 24505 io_ctrl_ins.pmod_dir_state[5]
.sym 24509 w_rx_data[6]
.sym 24521 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 24522 io_ctrl_ins.pmod_dir_state[7]
.sym 24548 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 24549 r_counter_$glb_clk
.sym 24574 i_button_SB_LUT4_I0_I1[0]
.sym 24578 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 24596 o_led0$SB_IO_OUT
.sym 24618 o_led0$SB_IO_OUT
.sym 24658 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 24660 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 24677 i_ss$SB_IO_IN
.sym 25104 o_smi_read_req$SB_IO_OUT
.sym 25162 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 25173 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 25183 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 25190 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 25196 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 25197 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 25198 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 25225 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 25226 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 25227 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 25241 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 25242 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 25243 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 25252 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 25342 i_glob_clock$SB_IO_IN
.sym 25348 r_counter
.sym 25393 r_counter
.sym 25397 i_glob_clock$SB_IO_IN
.sym 25398 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 25472 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 25474 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 25475 w_rx_24_fifo_data[16]
.sym 25479 w_rx_24_fifo_data[1]
.sym 25480 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 25481 w_rx_24_fifo_data[22]
.sym 25492 w_rx_24_fifo_data[18]
.sym 25498 w_rx_24_fifo_data[3]
.sym 25511 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 25512 w_rx_24_fifo_data[22]
.sym 25518 w_rx_24_fifo_data[1]
.sym 25519 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 25530 w_rx_24_fifo_data[16]
.sym 25531 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 25536 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 25537 w_rx_24_fifo_data[3]
.sym 25541 w_rx_24_fifo_data[18]
.sym 25543 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 25551 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 25552 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 25553 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 25565 w_rx_24_fifo_data[16]
.sym 25566 w_rx_24_fifo_data[24]
.sym 25629 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 25630 w_tx_fifo_pulled_data[24]
.sym 25633 w_tx_fifo_pulled_data[0]
.sym 25634 i_smi_a2$SB_IO_IN
.sym 25637 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 25638 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 25642 w_tx_fifo_pulled_data[7]
.sym 25643 lvds_tx_inst.r_fifo_data[0]
.sym 25645 w_tx_fifo_pulled_data[4]
.sym 25646 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 25648 lvds_tx_inst.r_fifo_data[4]
.sym 25653 w_tx_fifo_pulled_data[6]
.sym 25654 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 25657 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 25660 w_tx_fifo_pulled_data[0]
.sym 25663 i_smi_a2$SB_IO_IN
.sym 25666 w_tx_fifo_pulled_data[24]
.sym 25668 i_smi_a2$SB_IO_IN
.sym 25673 i_smi_a2$SB_IO_IN
.sym 25675 w_tx_fifo_pulled_data[6]
.sym 25678 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 25679 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 25680 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 25681 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 25685 i_smi_a2$SB_IO_IN
.sym 25692 i_smi_a2$SB_IO_IN
.sym 25693 w_tx_fifo_pulled_data[4]
.sym 25696 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 25697 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 25698 lvds_tx_inst.r_fifo_data[0]
.sym 25699 lvds_tx_inst.r_fifo_data[4]
.sym 25704 i_smi_a2$SB_IO_IN
.sym 25705 w_tx_fifo_pulled_data[7]
.sym 25706 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 25707 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 25708 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25722 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 25794 i_smi_a2$SB_IO_IN
.sym 25800 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 25813 w_tx_fifo_pulled_data[2]
.sym 25827 w_tx_fifo_pulled_data[2]
.sym 25830 i_smi_a2$SB_IO_IN
.sym 25861 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 25862 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 25863 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 25875 r_counter
.sym 25878 i_glob_clock$SB_IO_IN
.sym 25939 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E
.sym 25942 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 25950 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 25951 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 25955 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[1]
.sym 25956 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 25960 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 25961 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[2]
.sym 25962 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 25970 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 25971 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[2]
.sym 25972 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 25973 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 25976 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 25977 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[1]
.sym 25978 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 25979 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 25988 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 25989 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 25990 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 25991 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 26006 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 26007 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 26008 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 26009 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 26016 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E
.sym 26017 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 26018 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 26180 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R
.sym 26402 i_glob_clock$SB_IO_IN
.sym 26411 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 26413 r_tx_data_SB_DFFE_Q_E
.sym 26431 spi_if_ins.o_cs_SB_LUT4_I0_3_O[1]
.sym 26432 w_tx_data_io[3]
.sym 26447 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 26450 w_tx_data_io[3]
.sym 26481 r_tx_data_SB_DFFE_Q_E
.sym 26482 i_glob_clock$SB_IO_IN
.sym 26483 spi_if_ins.o_cs_SB_LUT4_I0_3_O[1]
.sym 26493 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 26572 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I2[0]
.sym 26584 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I2[1]
.sym 26609 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I2[1]
.sym 26611 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I2[0]
.sym 26652 o_rx_h_tx_l$SB_IO_OUT
.sym 26868 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 26869 io_ctrl_ins.o_pmod[5]
.sym 26870 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 26871 io_ctrl_ins.o_pmod[7]
.sym 26873 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 26875 io_ctrl_ins.rf_pin_state[7]
.sym 26876 io_ctrl_ins.rf_pin_state[5]
.sym 26878 i_button_SB_LUT4_I0_I1[0]
.sym 26879 w_ioc[0]
.sym 26880 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 26882 io_ctrl_ins.rf_pin_state[4]
.sym 26883 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 26884 io_ctrl_ins.rf_pin_state[6]
.sym 26885 o_tr_vc1$SB_IO_OUT
.sym 26892 o_rx_h_tx_l$SB_IO_OUT
.sym 26894 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 26900 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 26901 io_ctrl_ins.rf_pin_state[6]
.sym 26902 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 26907 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 26908 io_ctrl_ins.rf_pin_state[7]
.sym 26909 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 26912 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 26914 io_ctrl_ins.rf_pin_state[5]
.sym 26915 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 26918 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 26919 io_ctrl_ins.rf_pin_state[4]
.sym 26921 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 26930 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 26931 o_rx_h_tx_l$SB_IO_OUT
.sym 26932 w_ioc[0]
.sym 26933 io_ctrl_ins.o_pmod[7]
.sym 26936 o_tr_vc1$SB_IO_OUT
.sym 26937 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 26938 io_ctrl_ins.o_pmod[5]
.sym 26939 w_ioc[0]
.sym 26943 i_button_SB_LUT4_I0_I1[0]
.sym 26944 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 26945 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 26946 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 26947 r_counter_$glb_clk
.sym 26957 o_rx_h_tx_l_b$SB_IO_OUT
.sym 26961 io_ctrl_ins.o_pmod[5]
.sym 26963 io_ctrl_ins.o_pmod[7]
.sym 26965 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 27022 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[2]
.sym 27024 i_button$SB_IO_IN
.sym 27025 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[2]
.sym 27027 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 27033 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 27035 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[3]
.sym 27036 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[3]
.sym 27038 i_config[2]$SB_IO_IN
.sym 27045 i_button_SB_LUT4_I0_I1[0]
.sym 27049 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 27051 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R
.sym 27053 io_ctrl_ins.pmod_dir_state[6]
.sym 27055 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 27057 io_ctrl_ins.pmod_dir_state[6]
.sym 27058 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 27061 i_button_SB_LUT4_I0_I1[0]
.sym 27062 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[2]
.sym 27063 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[3]
.sym 27064 i_config[2]$SB_IO_IN
.sym 27073 i_button_SB_LUT4_I0_I1[0]
.sym 27074 i_button$SB_IO_IN
.sym 27075 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[2]
.sym 27076 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[3]
.sym 27101 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 27102 r_counter_$glb_clk
.sym 27103 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R
.sym 27120 i_button$SB_IO_IN
.sym 27247 i_ss$SB_IO_IN
.sym 27277 i_mosi$SB_IO_IN
.sym 27283 o_smi_read_req$SB_IO_OUT
.sym 27294 o_smi_read_req$SB_IO_OUT
.sym 27307 i_ss$SB_IO_IN
.sym 27367 i_ss$SB_IO_IN
.sym 27397 i_mosi$SB_IO_IN
.sym 27429 r_counter
.sym 27442 r_counter
.sym 27459 i_rst_b_SB_LUT4_I3_O
.sym 27460 $PACKER_VCC_NET
.sym 27474 i_rst_b_SB_LUT4_I3_O
.sym 27480 $PACKER_VCC_NET
.sym 27552 $PACKER_GND_NET
.sym 27570 $PACKER_GND_NET
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27591 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27616 o_tr_vc1$SB_IO_OUT
.sym 27619 o_tr_vc2$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27640 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27643 o_tr_vc1_b$SB_IO_OUT
.sym 27724 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27725 w_rx_09_fifo_data[8]
.sym 27732 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27733 w_rx_09_fifo_data[11]
.sym 27746 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27747 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 27748 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[2]
.sym 27749 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27758 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27759 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 27760 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 27761 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27764 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 27765 i_rst_b$SB_IO_IN
.sym 27774 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27775 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 27776 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[1]
.sym 27777 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27778 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 27779 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 27780 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27781 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27793 o_iq_tx_clk_p$SB_IO_OUT
.sym 27794 w_rx_fifo_pulled_data[13]
.sym 27798 w_rx_fifo_pulled_data[2]
.sym 27803 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 27804 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 27805 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[2]
.sym 27806 w_rx_fifo_pulled_data[15]
.sym 27812 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27813 w_rx_09_fifo_data[25]
.sym 27817 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 27820 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27821 w_rx_09_fifo_data[21]
.sym 27824 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27825 w_rx_09_fifo_data[29]
.sym 27826 smi_ctrl_ins.r_fifo_pulled_data[13]
.sym 27827 smi_ctrl_ins.r_fifo_pulled_data[29]
.sym 27828 smi_ctrl_ins.int_cnt_rx[3]
.sym 27829 smi_ctrl_ins.int_cnt_rx[4]
.sym 27832 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27833 w_rx_09_fifo_data[23]
.sym 27836 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27837 w_rx_09_fifo_data[27]
.sym 27838 smi_ctrl_ins.r_fifo_pulled_data[15]
.sym 27839 smi_ctrl_ins.r_fifo_pulled_data[31]
.sym 27840 smi_ctrl_ins.int_cnt_rx[3]
.sym 27841 smi_ctrl_ins.int_cnt_rx[4]
.sym 27843 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 27847 lvds_rx_09_inst.r_phase_count[1]
.sym 27848 $PACKER_VCC_NET
.sym 27849 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 27850 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[2]
.sym 27852 $PACKER_VCC_NET
.sym 27853 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[2]
.sym 27869 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 27870 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[0]
.sym 27871 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[1]
.sym 27872 smi_ctrl_ins.int_cnt_rx[3]
.sym 27873 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[3]
.sym 27874 w_rx_fifo_pulled_data[23]
.sym 27878 smi_ctrl_ins.r_fifo_pulled_data[11]
.sym 27879 smi_ctrl_ins.r_fifo_pulled_data[27]
.sym 27880 smi_ctrl_ins.int_cnt_rx[3]
.sym 27881 smi_ctrl_ins.int_cnt_rx[4]
.sym 27886 smi_ctrl_ins.r_fifo_pulled_data[10]
.sym 27887 smi_ctrl_ins.r_fifo_pulled_data[26]
.sym 27888 smi_ctrl_ins.int_cnt_rx[3]
.sym 27889 smi_ctrl_ins.int_cnt_rx[4]
.sym 27891 smi_ctrl_ins.int_cnt_rx[3]
.sym 27892 smi_ctrl_ins.int_cnt_rx[4]
.sym 27893 i_rst_b$SB_IO_IN
.sym 27898 w_rx_fifo_pulled_data[11]
.sym 27902 w_rx_fifo_pulled_data[10]
.sym 27910 rx_fifo.rd_data_o[27]
.sym 27914 rx_fifo.rd_data_o[26]
.sym 27921 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 27929 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27930 rx_fifo.rd_data_o[25]
.sym 27935 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27936 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 27937 w_lvds_rx_09_d1_SB_LUT4_I1_O[2]
.sym 27950 w_lvds_rx_09_d0
.sym 27960 w_lvds_rx_09_d0
.sym 27961 w_lvds_rx_09_d1
.sym 27962 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 27963 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27964 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27965 w_lvds_rx_09_d1
.sym 27970 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27971 w_lvds_rx_09_d1
.sym 27972 w_lvds_rx_09_d0
.sym 27973 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27977 w_lvds_tx_d0
.sym 27995 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 27996 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 27997 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[2]
.sym 28001 w_lvds_tx_d1
.sym 28002 w_lvds_rx_24_d0
.sym 28020 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28021 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28026 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28027 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28028 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 28029 w_lvds_rx_24_d1
.sym 28035 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 28040 rx_fifo.wr_addr[2]
.sym 28044 rx_fifo.wr_addr[3]
.sym 28045 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 28048 rx_fifo.wr_addr[4]
.sym 28049 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 28052 rx_fifo.wr_addr[5]
.sym 28053 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 28056 rx_fifo.wr_addr[6]
.sym 28057 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 28060 rx_fifo.wr_addr[7]
.sym 28061 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 28064 rx_fifo.wr_addr[8]
.sym 28065 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 28068 rx_fifo.wr_addr[9]
.sym 28069 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 28072 rx_fifo.full_o_SB_LUT4_I3_I1[2]
.sym 28073 rx_fifo.full_o_SB_LUT4_I3_I1[3]
.sym 28076 rx_fifo.full_o_SB_LUT4_I3_I1[4]
.sym 28077 rx_fifo.full_o_SB_LUT4_I3_I1[5]
.sym 28078 rx_fifo.rd_addr_gray_wr[4]
.sym 28082 rx_fifo.rd_addr_gray[5]
.sym 28088 rx_fifo.full_o_SB_LUT4_I3_I1[3]
.sym 28089 rx_fifo.full_o_SB_LUT4_I3_I1[4]
.sym 28090 rx_fifo.rd_addr_gray_wr[5]
.sym 28094 rx_fifo.rd_addr_gray[4]
.sym 28099 rx_fifo.wr_addr[0]
.sym 28104 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 28105 rx_fifo.wr_addr[0]
.sym 28108 rx_fifo.wr_addr[2]
.sym 28109 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 28112 rx_fifo.wr_addr[3]
.sym 28113 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 28116 rx_fifo.wr_addr[4]
.sym 28117 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 28120 rx_fifo.wr_addr[5]
.sym 28121 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 28124 rx_fifo.wr_addr[6]
.sym 28125 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 28128 rx_fifo.wr_addr[7]
.sym 28129 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 28132 rx_fifo.wr_addr[8]
.sym 28133 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 28136 rx_fifo.wr_addr[9]
.sym 28137 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[9]
.sym 28140 rx_fifo.full_o_SB_LUT4_I3_I1[5]
.sym 28141 rx_fifo.full_o_SB_LUT4_I3_I1[6]
.sym 28145 rx_fifo.wr_addr[0]
.sym 28150 rx_fifo.full_o_SB_LUT4_I3_I1[8]
.sym 28214 w_rx_fifo_pulled_data[12]
.sym 28228 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28229 w_rx_09_fifo_data[15]
.sym 28232 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28233 w_rx_09_fifo_data[13]
.sym 28236 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28237 w_rx_09_fifo_data[14]
.sym 28240 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28241 w_rx_09_fifo_data[5]
.sym 28244 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28245 w_rx_09_fifo_data[10]
.sym 28248 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28249 w_rx_09_fifo_data[3]
.sym 28252 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28253 w_rx_09_fifo_data[12]
.sym 28256 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28257 w_rx_09_fifo_data[6]
.sym 28260 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28261 w_rx_09_fifo_data[4]
.sym 28264 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28265 w_rx_09_fifo_data[0]
.sym 28268 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28269 w_rx_09_fifo_data[1]
.sym 28272 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28273 w_rx_09_fifo_data[2]
.sym 28276 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28277 w_rx_09_fifo_data[17]
.sym 28280 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28281 w_rx_09_fifo_data[19]
.sym 28284 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28285 w_rx_09_fifo_data[9]
.sym 28288 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28289 w_rx_09_fifo_data[7]
.sym 28290 w_rx_fifo_pulled_data[7]
.sym 28295 w_rx_09_fifo_data[7]
.sym 28296 w_rx_24_fifo_data[7]
.sym 28297 channel
.sym 28298 smi_ctrl_ins.r_fifo_pulled_data[12]
.sym 28299 smi_ctrl_ins.r_fifo_pulled_data[28]
.sym 28300 smi_ctrl_ins.int_cnt_rx[3]
.sym 28301 smi_ctrl_ins.int_cnt_rx[4]
.sym 28302 w_rx_fifo_pulled_data[14]
.sym 28306 rx_fifo.rd_data_o[28]
.sym 28310 rx_fifo.rd_data_o[29]
.sym 28314 rx_fifo.rd_data_o[31]
.sym 28318 rx_fifo.rd_data_o[30]
.sym 28324 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28325 w_rx_09_fifo_data[22]
.sym 28326 smi_ctrl_ins.r_fifo_pulled_data[14]
.sym 28327 smi_ctrl_ins.r_fifo_pulled_data[30]
.sym 28328 smi_ctrl_ins.int_cnt_rx[3]
.sym 28329 smi_ctrl_ins.int_cnt_rx[4]
.sym 28332 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28333 w_rx_09_fifo_data[20]
.sym 28336 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28337 w_rx_09_fifo_data[26]
.sym 28340 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28341 w_rx_09_fifo_data[16]
.sym 28344 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28345 w_rx_09_fifo_data[24]
.sym 28348 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28349 w_rx_09_fifo_data[28]
.sym 28352 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28353 w_rx_09_fifo_data[18]
.sym 28360 smi_ctrl_ins.int_cnt_rx[3]
.sym 28361 smi_ctrl_ins.int_cnt_rx[4]
.sym 28367 w_rx_09_fifo_data[29]
.sym 28368 w_rx_24_fifo_data[29]
.sym 28369 channel
.sym 28370 smi_ctrl_ins.r_fifo_pulled_data[8]
.sym 28371 smi_ctrl_ins.r_fifo_pulled_data[24]
.sym 28372 smi_ctrl_ins.int_cnt_rx[3]
.sym 28373 smi_ctrl_ins.int_cnt_rx[4]
.sym 28377 smi_ctrl_ins.int_cnt_rx[3]
.sym 28379 lvds_rx_09_inst.o_fifo_data[31]
.sym 28380 w_rx_24_fifo_data[31]
.sym 28381 channel
.sym 28383 w_rx_09_fifo_data[18]
.sym 28384 w_rx_24_fifo_data[18]
.sym 28385 channel
.sym 28386 w_rx_fifo_pulled_data[19]
.sym 28390 w_rx_fifo_pulled_data[8]
.sym 28395 w_rx_09_fifo_data[19]
.sym 28396 w_rx_24_fifo_data[19]
.sym 28397 channel
.sym 28398 w_rx_fifo_pulled_data[20]
.sym 28402 smi_ctrl_ins.r_fifo_pulled_data[9]
.sym 28403 smi_ctrl_ins.r_fifo_pulled_data[25]
.sym 28404 smi_ctrl_ins.int_cnt_rx[3]
.sym 28405 smi_ctrl_ins.int_cnt_rx[4]
.sym 28406 w_rx_fifo_pulled_data[22]
.sym 28410 w_rx_fifo_pulled_data[24]
.sym 28414 w_rx_fifo_pulled_data[9]
.sym 28439 w_rx_09_fifo_data[23]
.sym 28440 w_rx_24_fifo_data[23]
.sym 28441 channel
.sym 28443 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28444 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 28445 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28447 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28448 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28449 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 28450 rx_fifo.rd_addr_gray_wr[2]
.sym 28454 rx_fifo.rd_addr_gray[1]
.sym 28463 w_rx_09_fifo_data[10]
.sym 28464 w_rx_24_fifo_data[10]
.sym 28465 channel
.sym 28470 rx_fifo.rd_addr_gray[2]
.sym 28474 rx_fifo.rd_addr_gray[6]
.sym 28491 w_rx_09_fifo_data[1]
.sym 28492 w_rx_24_fifo_data[1]
.sym 28493 channel
.sym 28495 w_rx_09_fifo_data[0]
.sym 28496 w_rx_24_fifo_data[0]
.sym 28497 channel
.sym 28500 spi_if_ins.w_rx_data[5]
.sym 28501 spi_if_ins.w_rx_data[6]
.sym 28504 spi_if_ins.w_rx_data[6]
.sym 28505 spi_if_ins.w_rx_data[5]
.sym 28512 spi_if_ins.w_rx_data[5]
.sym 28513 spi_if_ins.w_rx_data[6]
.sym 28514 w_rx_fifo_full
.sym 28515 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28516 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28517 w_lvds_rx_09_d1_SB_LUT4_I1_O[1]
.sym 28519 w_rx_09_fifo_data[2]
.sym 28520 w_rx_24_fifo_data[2]
.sym 28521 channel
.sym 28522 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 28523 w_lvds_rx_24_d1
.sym 28524 w_lvds_rx_24_d0
.sym 28525 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28527 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 28528 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 28529 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 28531 w_rx_09_fifo_data[27]
.sym 28532 w_rx_24_fifo_data[27]
.sym 28533 channel
.sym 28536 rx_fifo.rd_addr_gray_wr_r[7]
.sym 28537 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 28539 w_rx_09_fifo_data[8]
.sym 28540 w_rx_24_fifo_data[8]
.sym 28541 channel
.sym 28544 spi_if_ins.w_rx_data[5]
.sym 28545 spi_if_ins.w_rx_data[6]
.sym 28548 rx_fifo.rd_addr_gray_wr_r[5]
.sym 28549 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 28550 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 28555 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 28556 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 28557 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 28558 rx_fifo.full_o_SB_LUT4_I3_I1[7]
.sym 28562 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 28566 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 28567 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 28568 rx_fifo.rd_addr_gray_wr_r[2]
.sym 28569 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 28578 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 28582 rx_fifo.full_o_SB_LUT4_I3_I1[2]
.sym 28587 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 28588 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 28589 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 28590 rx_fifo.full_o_SB_LUT4_I3_I1[4]
.sym 28594 rx_fifo.full_o_SB_LUT4_I3_I1[1]
.sym 28598 rx_fifo.full_o_SB_LUT4_I3_I1[3]
.sym 28602 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 28603 rx_fifo.rd_addr_gray_wr_r[3]
.sym 28604 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 28605 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 28606 rx_fifo.full_o_SB_LUT4_I3_I1[5]
.sym 28610 rx_fifo.full_o_SB_LUT4_I3_I1[9]
.sym 28614 rx_fifo.full_o_SB_LUT4_I3_I1[6]
.sym 28620 rx_fifo.full_o_SB_LUT4_I3_I1[1]
.sym 28621 rx_fifo.full_o_SB_LUT4_I3_I1[2]
.sym 28628 rx_fifo.full_o_SB_LUT4_I3_I1[6]
.sym 28629 rx_fifo.full_o_SB_LUT4_I3_I1[7]
.sym 28630 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 28634 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 28638 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 28639 rx_fifo.rd_addr_gray_wr_r[7]
.sym 28640 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 28641 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 28644 rx_fifo.full_o_SB_LUT4_I3_I1[7]
.sym 28645 rx_fifo.full_o_SB_LUT4_I3_I1[8]
.sym 28648 rx_fifo.full_o_SB_LUT4_I3_I1[9]
.sym 28649 rx_fifo.full_o_SB_LUT4_I3_I1[8]
.sym 28650 rx_fifo.rd_addr_gray_wr[6]
.sym 28654 rx_fifo.rd_addr_gray_wr[1]
.sym 28658 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 28659 rx_fifo.rd_addr_gray_wr_r[8]
.sym 28660 rx_fifo.rd_addr_gray_wr_r[5]
.sym 28661 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 28662 rx_fifo.rd_addr_gray_wr[7]
.sym 28672 w_rx_fifo_push
.sym 28673 i_rst_b$SB_IO_IN
.sym 28682 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 28686 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 28694 rx_fifo.full_o_SB_LUT4_I3_O[0]
.sym 28702 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 28743 w_rx_09_fifo_data[13]
.sym 28744 w_rx_24_fifo_data[13]
.sym 28745 channel
.sym 28746 smi_ctrl_ins.r_fifo_pushed_data[14]
.sym 28751 w_rx_09_fifo_data[12]
.sym 28752 w_rx_24_fifo_data[12]
.sym 28753 channel
.sym 28755 w_rx_09_fifo_data[14]
.sym 28756 w_rx_24_fifo_data[14]
.sym 28757 channel
.sym 28759 w_rx_09_fifo_data[15]
.sym 28760 w_rx_24_fifo_data[15]
.sym 28761 channel
.sym 28766 smi_ctrl_ins.r_fifo_pushed_data[26]
.sym 28770 w_rx_fifo_pulled_data[6]
.sym 28775 w_rx_09_fifo_data[6]
.sym 28776 w_rx_24_fifo_data[6]
.sym 28777 channel
.sym 28782 w_rx_fifo_pulled_data[4]
.sym 28787 w_rx_09_fifo_data[4]
.sym 28788 w_rx_24_fifo_data[4]
.sym 28789 channel
.sym 28790 w_rx_fifo_pulled_data[5]
.sym 28799 w_rx_09_fifo_data[5]
.sym 28800 w_rx_24_fifo_data[5]
.sym 28801 channel
.sym 28803 w_rx_09_fifo_data[9]
.sym 28804 w_rx_24_fifo_data[9]
.sym 28805 channel
.sym 28814 w_smi_data_input[0]
.sym 28835 lvds_tx_inst.r_phase_count[1]
.sym 28839 lvds_tx_inst.r_phase_count[2]
.sym 28840 $PACKER_VCC_NET
.sym 28841 lvds_tx_inst.r_phase_count[1]
.sym 28843 lvds_tx_inst.r_phase_count[3]
.sym 28844 $PACKER_VCC_NET
.sym 28845 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 28846 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 28848 $PACKER_VCC_NET
.sym 28849 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO[3]
.sym 28853 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 28855 w_rx_09_fifo_data[28]
.sym 28856 w_rx_24_fifo_data[28]
.sym 28857 channel
.sym 28861 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[2]
.sym 28862 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 28863 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 28864 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 28865 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 28866 smi_ctrl_ins.w_fifo_pull_trigger
.sym 28874 smi_ctrl_ins.r_fifo_pull
.sym 28881 w_rx_fifo_pull
.sym 28883 smi_ctrl_ins.r_fifo_pull_1
.sym 28884 w_rx_fifo_empty
.sym 28885 smi_ctrl_ins.r_fifo_pull
.sym 28887 w_rx_09_fifo_data[30]
.sym 28888 w_rx_24_fifo_data[30]
.sym 28889 channel
.sym 28891 w_rx_09_fifo_data[3]
.sym 28892 w_rx_24_fifo_data[3]
.sym 28893 channel
.sym 28894 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 28895 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 28896 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 28897 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 28899 w_rx_09_fifo_data[22]
.sym 28900 w_rx_24_fifo_data[22]
.sym 28901 channel
.sym 28903 w_rx_09_fifo_data[17]
.sym 28904 w_rx_24_fifo_data[17]
.sym 28905 channel
.sym 28907 w_rx_09_fifo_data[16]
.sym 28908 w_rx_24_fifo_data[16]
.sym 28909 channel
.sym 28911 w_rx_09_fifo_data[21]
.sym 28912 w_rx_24_fifo_data[21]
.sym 28913 channel
.sym 28915 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[0]
.sym 28916 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[1]
.sym 28917 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[2]
.sym 28919 w_rx_09_fifo_data[11]
.sym 28920 w_rx_24_fifo_data[11]
.sym 28921 channel
.sym 28923 w_rx_09_fifo_data[20]
.sym 28924 w_rx_24_fifo_data[20]
.sym 28925 channel
.sym 28927 w_rx_09_fifo_data[24]
.sym 28928 w_rx_24_fifo_data[24]
.sym 28929 channel
.sym 28930 w_rx_fifo_pulled_data[16]
.sym 28934 w_rx_fifo_pulled_data[1]
.sym 28938 w_rx_fifo_pulled_data[3]
.sym 28943 w_rx_09_fifo_data[25]
.sym 28944 w_rx_24_fifo_data[25]
.sym 28945 channel
.sym 28946 w_rx_fifo_pulled_data[0]
.sym 28950 w_rx_fifo_pulled_data[21]
.sym 28954 w_rx_fifo_pulled_data[18]
.sym 28958 w_rx_fifo_pulled_data[17]
.sym 28962 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 28966 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 28970 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 28971 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 28972 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 28973 w_rx_fifo_pull
.sym 28976 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 28977 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 28981 rx_fifo.rd_addr[0]
.sym 28982 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 28988 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 28989 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 28990 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 28995 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 28996 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 28997 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 28998 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[0]
.sym 28999 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[1]
.sym 29000 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[2]
.sym 29001 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O[3]
.sym 29004 rx_fifo.wr_addr_gray_rd_r[2]
.sym 29005 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29006 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 29012 rx_fifo.rd_addr[0]
.sym 29013 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29014 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 29015 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 29016 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 29017 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 29020 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 29021 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 29023 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 29024 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 29025 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 29028 rx_fifo.wr_addr_gray_rd_r[2]
.sym 29029 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 29032 w_rx_fifo_pull
.sym 29033 i_rst_b$SB_IO_IN
.sym 29034 w_rx_data[0]
.sym 29038 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 29039 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 29040 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 29041 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 29042 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 29043 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 29044 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 29045 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 29047 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 29048 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 29049 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 29051 w_rx_09_fifo_data[26]
.sym 29052 w_rx_24_fifo_data[26]
.sym 29053 channel
.sym 29056 w_lvds_rx_24_d0
.sym 29057 w_lvds_rx_24_d1
.sym 29058 rx_fifo.wr_addr_gray_rd[1]
.sym 29062 rx_fifo.wr_addr_gray_rd[9]
.sym 29066 rx_fifo.wr_addr_gray[1]
.sym 29070 rx_fifo.wr_addr_gray[3]
.sym 29074 rx_fifo.wr_addr_gray[2]
.sym 29078 rx_fifo.wr_addr_gray_rd[2]
.sym 29082 rx_fifo.wr_addr_gray_rd[3]
.sym 29086 rx_fifo.wr_addr_gray_rd[6]
.sym 29091 rx_fifo.rd_addr_gray_wr_r[2]
.sym 29092 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 29093 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 29095 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 29096 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 29097 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 29098 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.sym 29099 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 29100 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 29101 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 29102 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 29107 rx_fifo.rd_addr_gray_wr_r[3]
.sym 29108 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 29109 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 29110 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 29114 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 29115 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 29116 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 29117 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 29118 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 29119 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 29120 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 29121 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 29122 rx_fifo.wr_addr_gray[4]
.sym 29128 rx_fifo.wr_addr[2]
.sym 29129 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 29130 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 29131 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 29132 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 29133 w_rx_fifo_push
.sym 29134 rx_fifo.wr_addr_gray_rd[4]
.sym 29139 w_rx_24_fifo_push
.sym 29140 w_rx_09_fifo_push
.sym 29141 channel
.sym 29144 rx_fifo.rd_addr[0]
.sym 29145 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 29146 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 29147 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 29148 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 29149 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 29152 rx_fifo.rd_addr_gray_wr_r[8]
.sym 29153 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[7]
.sym 29158 rx_fifo.wr_addr[9]
.sym 29162 w_rx_fifo_push
.sym 29163 rx_fifo.full_o_SB_LUT4_I3_I1[9]
.sym 29164 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 29165 w_rx_fifo_full
.sym 29166 rx_fifo.wr_addr_gray_rd[0]
.sym 29172 rx_fifo.wr_addr[0]
.sym 29173 rx_fifo.full_o_SB_LUT4_I3_I1[1]
.sym 29174 rx_fifo.full_o_SB_LUT4_I3_O[0]
.sym 29175 rx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29176 rx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29177 rx_fifo.full_o_SB_LUT4_I3_O[3]
.sym 29180 rx_fifo.wr_addr[0]
.sym 29181 rx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29194 rx_fifo.wr_addr_gray[7]
.sym 29198 rx_fifo.wr_addr_gray[6]
.sym 29202 rx_fifo.wr_addr_gray[0]
.sym 29206 rx_fifo.wr_addr_gray[8]
.sym 29222 w_smi_data_input[3]
.sym 29230 w_smi_data_input[0]
.sym 29234 w_smi_data_input[1]
.sym 29238 $PACKER_VCC_NET
.sym 29246 w_smi_data_input[2]
.sym 29258 w_smi_data_input[0]
.sym 29265 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 29266 w_smi_data_input[4]
.sym 29278 w_smi_data_input[1]
.sym 29282 w_smi_data_input[3]
.sym 29292 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[0]
.sym 29293 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[1]
.sym 29294 w_smi_data_input[2]
.sym 29302 $PACKER_VCC_NET
.sym 29307 w_rx_fifo_empty
.sym 29308 w_tx_fifo_full
.sym 29309 i_smi_a2$SB_IO_IN
.sym 29314 smi_ctrl_ins.r_fifo_pushed_data[31]
.sym 29318 w_smi_data_input[3]
.sym 29322 smi_ctrl_ins.r_fifo_pushed_data[22]
.sym 29326 w_smi_data_input[0]
.sym 29330 w_smi_data_input[1]
.sym 29334 smi_ctrl_ins.r_fifo_pushed_data[20]
.sym 29342 smi_ctrl_ins.r_fifo_pushed_data[18]
.sym 29347 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 29348 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 29349 tx_fifo.rd_addr[5]
.sym 29353 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 29358 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 29359 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 29360 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 29361 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 29363 w_tx_fifo_pull
.sym 29364 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 29365 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 29368 tx_fifo.rd_addr_SB_DFFESR_Q_D[4]
.sym 29369 tx_fifo.rd_addr_SB_DFFESR_Q_D[5]
.sym 29374 lvds_tx_inst.r_phase_count[1]
.sym 29381 tx_fifo.rd_addr[0]
.sym 29382 tx_fifo.rd_addr_SB_DFFESR_Q_D[5]
.sym 29386 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 29387 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 29388 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 29389 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 29390 tx_fifo.rd_addr_SB_DFFESR_Q_D[3]
.sym 29394 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 29399 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 29400 tx_fifo.rd_addr_SB_DFFESR_Q_D[4]
.sym 29401 tx_fifo.rd_addr_SB_DFFESR_Q_D[5]
.sym 29402 tx_fifo.rd_addr_SB_DFFESR_Q_D[4]
.sym 29406 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 29414 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 29415 lvds_tx_inst.r_phase_count_SB_LUT4_I1_1_O_SB_DFFSR_D_Q_SB_LUT4_I3_O[1]
.sym 29416 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[2]
.sym 29417 i_rst_b$SB_IO_IN
.sym 29418 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 29422 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 29423 tx_fifo.rd_addr[1]
.sym 29424 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 29425 tx_fifo.rd_addr[2]
.sym 29432 tx_fifo.rd_addr[0]
.sym 29433 tx_fifo.wr_addr_gray_rd_r[0]
.sym 29436 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 29437 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 29439 i_rst_b$SB_IO_IN
.sym 29440 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1[2]
.sym 29441 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 29444 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29445 w_rx_24_fifo_data[4]
.sym 29452 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29453 w_rx_24_fifo_data[17]
.sym 29456 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29457 w_rx_24_fifo_data[21]
.sym 29464 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29465 w_rx_24_fifo_data[15]
.sym 29472 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29473 w_rx_24_fifo_data[29]
.sym 29475 rx_fifo.rd_addr[0]
.sym 29480 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 29481 rx_fifo.rd_addr[0]
.sym 29484 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 29485 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 29488 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 29489 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 29492 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 29493 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 29496 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 29497 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 29500 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 29501 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 29504 rx_fifo.rd_addr[7]
.sym 29505 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 29508 rx_fifo.rd_addr[8]
.sym 29509 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 29512 rx_fifo.rd_addr[9]
.sym 29513 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[9]
.sym 29515 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29516 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29517 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 29518 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29524 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29525 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29526 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 29532 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29533 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 29534 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29538 rx_fifo.wr_addr_gray_rd_r[8]
.sym 29539 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 29540 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 29541 rx_fifo.wr_addr_gray_rd_r[9]
.sym 29543 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29544 spi_if_ins.state_if[0]
.sym 29545 spi_if_ins.state_if[1]
.sym 29546 r_tx_data[0]
.sym 29553 rx_fifo.rd_en_i_SB_LUT4_I2_O
.sym 29555 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 29556 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 29557 rx_fifo.wr_addr_gray_rd_r[8]
.sym 29558 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29559 spi_if_ins.state_if[1]
.sym 29560 spi_if_ins.state_if[0]
.sym 29561 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 29562 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 29563 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 29564 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 29565 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 29567 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 29568 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 29569 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 29570 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 29574 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29578 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 29582 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 29587 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 29588 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 29589 rx_fifo.rd_addr[7]
.sym 29590 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 29596 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 29597 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 29600 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 29601 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 29602 channel
.sym 29606 rx_fifo.empty_o_SB_LUT4_I2_I0[0]
.sym 29607 rx_fifo.empty_o_SB_LUT4_I2_I0[1]
.sym 29608 w_rx_fifo_empty
.sym 29609 rx_fifo.empty_o_SB_LUT4_I2_I0[3]
.sym 29610 rx_fifo.wr_addr_gray_rd_r[8]
.sym 29611 rx_fifo.rd_addr[9]
.sym 29612 rx_fifo.wr_addr_gray_rd_r[9]
.sym 29613 rx_fifo.rd_addr[8]
.sym 29614 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 29615 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 29616 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 29617 rx_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 29619 rx_fifo.empty_o_SB_LUT4_I2_O[0]
.sym 29620 rx_fifo.empty_o_SB_LUT4_I2_O[1]
.sym 29621 rx_fifo.empty_o_SB_LUT4_I2_O[2]
.sym 29623 rx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 29624 rx_fifo.rd_addr[7]
.sym 29625 rx_fifo.rd_addr[8]
.sym 29626 w_rx_fifo_empty
.sym 29630 w_tx_fifo_full
.sym 29634 rx_fifo.wr_addr_gray_rd[5]
.sym 29638 rx_fifo.wr_addr_gray_rd[8]
.sym 29642 rx_fifo.wr_addr_gray[5]
.sym 29658 rx_fifo.wr_addr_gray_rd[7]
.sym 29664 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 29665 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 29670 rx_fifo.rd_addr_gray_wr[8]
.sym 29674 rx_fifo.rd_addr_gray[8]
.sym 29678 rx_fifo.rd_addr_gray_wr[9]
.sym 29682 rx_fifo.rd_addr_gray_wr[0]
.sym 29686 rx_fifo.rd_addr_gray[0]
.sym 29690 rx_fifo.rd_addr_gray[7]
.sym 29694 rx_fifo.rd_addr[9]
.sym 29730 smi_ctrl_ins.r_fifo_pushed_data[8]
.sym 29734 smi_ctrl_ins.r_fifo_pushed_data[9]
.sym 29738 smi_ctrl_ins.r_fifo_pushed_data[10]
.sym 29750 smi_ctrl_ins.r_fifo_pushed_data[11]
.sym 29763 smi_ctrl_ins.tx_reg_state[0]
.sym 29764 w_smi_data_input[7]
.sym 29765 i_rst_b$SB_IO_IN
.sym 29766 smi_ctrl_ins.r_fifo_pushed_data[17]
.sym 29770 smi_ctrl_ins.r_fifo_pushed_data[16]
.sym 29774 smi_ctrl_ins.r_fifo_pushed_data[13]
.sym 29778 w_smi_data_input[4]
.sym 29782 smi_ctrl_ins.r_fifo_pushed_data[12]
.sym 29786 smi_ctrl_ins.r_fifo_pushed_data[25]
.sym 29790 smi_ctrl_ins.r_fifo_pushed_data[29]
.sym 29794 smi_ctrl_ins.r_fifo_pushed_data[27]
.sym 29798 w_smi_data_input[6]
.sym 29802 w_smi_data_input[5]
.sym 29806 w_smi_data_input[2]
.sym 29810 smi_ctrl_ins.r_fifo_pushed_data[24]
.sym 29814 smi_ctrl_ins.r_fifo_pushed_data[23]
.sym 29818 smi_ctrl_ins.r_fifo_pushed_data[28]
.sym 29822 smi_ctrl_ins.r_fifo_pushed_data[21]
.sym 29834 w_smi_data_input[4]
.sym 29838 w_smi_data_input[3]
.sym 29846 w_smi_data_input[2]
.sym 29850 lvds_tx_inst.r_fifo_data[12]
.sym 29851 lvds_tx_inst.r_fifo_data[8]
.sym 29852 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 29853 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 29854 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 29855 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 29856 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 29857 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 29859 tx_fifo.rd_addr[0]
.sym 29864 tx_fifo.rd_addr[1]
.sym 29865 tx_fifo.rd_addr[0]
.sym 29868 tx_fifo.rd_addr[2]
.sym 29869 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 29872 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 29873 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 29876 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 29877 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 29880 tx_fifo.rd_addr[5]
.sym 29881 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 29884 tx_fifo.rd_addr[6]
.sym 29885 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 29888 tx_fifo.rd_addr[7]
.sym 29889 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 29892 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 29893 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 29896 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 29897 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[9]
.sym 29898 tx_fifo.wr_addr_gray[4]
.sym 29902 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 29903 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 29904 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 29905 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 29906 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 29907 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 29908 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 29909 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 29910 tx_fifo.wr_addr_gray_rd[4]
.sym 29915 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 29916 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 29917 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 29918 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[0]
.sym 29919 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[1]
.sym 29920 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[2]
.sym 29921 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[3]
.sym 29924 tx_fifo.rd_addr[6]
.sym 29925 tx_fifo.rd_addr[7]
.sym 29930 tx_fifo.empty_o_SB_LUT4_I3_I1[0]
.sym 29931 tx_fifo.empty_o_SB_LUT4_I3_I1[1]
.sym 29932 tx_fifo.empty_o_SB_LUT4_I3_I1[2]
.sym 29933 w_tx_fifo_empty
.sym 29934 tx_fifo.wr_addr_gray_rd[8]
.sym 29938 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 29939 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 29940 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 29941 tx_fifo.wr_addr_gray_rd_r[9]
.sym 29944 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 29945 tx_fifo.rd_addr[7]
.sym 29946 tx_fifo.wr_addr_gray[1]
.sym 29950 tx_fifo.wr_addr_gray_rd[1]
.sym 29954 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 29955 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 29956 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 29957 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 29958 tx_fifo.rd_addr_gray[7]
.sym 29964 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 29965 i_rst_b$SB_IO_IN
.sym 29967 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 29968 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 29969 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 29970 tx_fifo.rd_addr_gray_wr[8]
.sym 29974 tx_fifo.rd_addr_gray_wr[7]
.sym 29982 tx_fifo.rd_addr_gray[8]
.sym 29987 lvds_rx_24_inst.r_phase_count[0]
.sym 29991 lvds_rx_24_inst.r_phase_count[1]
.sym 29992 $PACKER_VCC_NET
.sym 29993 lvds_rx_24_inst.r_phase_count[0]
.sym 29994 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]
.sym 29996 $PACKER_VCC_NET
.sym 29997 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q_SB_LUT4_O_I3[2]
.sym 29998 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 30007 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 30008 i_rst_b$SB_IO_IN
.sym 30009 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 30012 i_ss$SB_IO_IN
.sym 30013 spi_if_ins.r_tx_data_valid
.sym 30014 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 30015 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 30016 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 30017 i_rst_b$SB_IO_IN
.sym 30020 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 30021 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 30022 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 30023 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 30024 spi_if_ins.state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 30025 i_rst_b$SB_IO_IN
.sym 30026 rx_fifo.rd_addr_gray[3]
.sym 30030 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30031 spi_if_ins.state_if[0]
.sym 30032 spi_if_ins.state_if[1]
.sym 30033 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 30035 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30036 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 30037 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 30039 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 30040 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 30041 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 30043 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 30044 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30045 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30046 rx_fifo.rd_addr_gray_wr[3]
.sym 30052 spi_if_ins.state_if[0]
.sym 30053 spi_if_ins.state_if[1]
.sym 30055 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 30056 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 30057 i_rst_b$SB_IO_IN
.sym 30062 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30063 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30064 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 30065 i_rst_b$SB_IO_IN
.sym 30071 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30072 spi_if_ins.state_if[0]
.sym 30073 spi_if_ins.state_if[1]
.sym 30074 spi_if_ins.r_tx_byte[0]
.sym 30080 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30081 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30082 w_cs[3]
.sym 30083 w_cs[2]
.sym 30084 w_cs[1]
.sym 30085 w_cs[0]
.sym 30092 i_button_SB_LUT4_I0_I1[0]
.sym 30093 smi_ctrl_ins.r_channel_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 30098 w_tx_data_sys[0]
.sym 30099 spi_if_ins.o_cs_SB_LUT4_I0_3_O[1]
.sym 30100 spi_if_ins.o_cs_SB_LUT4_I0_3_O[2]
.sym 30101 spi_if_ins.o_cs_SB_LUT4_I0_3_O[3]
.sym 30102 w_cs[3]
.sym 30103 w_cs[2]
.sym 30104 w_cs[1]
.sym 30105 w_cs[0]
.sym 30110 w_fetch
.sym 30111 w_cs[2]
.sym 30112 i_rst_b$SB_IO_IN
.sym 30113 w_load
.sym 30116 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30117 w_rx_24_fifo_data[27]
.sym 30120 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30121 w_rx_24_fifo_data[5]
.sym 30122 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 30123 i_rst_b$SB_IO_IN
.sym 30124 w_cs[2]
.sym 30125 w_fetch
.sym 30132 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30133 w_rx_24_fifo_data[25]
.sym 30136 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30137 w_rx_24_fifo_data[2]
.sym 30140 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30141 w_rx_24_fifo_data[26]
.sym 30144 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30145 w_rx_24_fifo_data[6]
.sym 30148 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30149 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 30170 w_rx_fifo_full
.sym 30171 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30172 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 30173 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 30202 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 30229 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30256 w_smi_data_input[7]
.sym 30257 w_smi_data_input[6]
.sym 30260 w_smi_data_input[7]
.sym 30261 smi_ctrl_ins.tx_reg_state[3]
.sym 30265 $PACKER_VCC_NET
.sym 30268 i_rst_b$SB_IO_IN
.sym 30269 i_smi_swe_srw$SB_IO_IN
.sym 30274 w_smi_data_input[6]
.sym 30280 smi_ctrl_ins.tx_reg_state[0]
.sym 30281 smi_ctrl_ins.tx_reg_state[3]
.sym 30282 w_smi_data_input[4]
.sym 30287 smi_ctrl_ins.tx_reg_state[1]
.sym 30288 smi_ctrl_ins.tx_reg_state[2]
.sym 30289 smi_ctrl_ins.tx_reg_state[3]
.sym 30292 smi_ctrl_ins.tx_reg_state[0]
.sym 30293 i_rst_b$SB_IO_IN
.sym 30294 smi_ctrl_ins.modem_tx_ctrl
.sym 30299 w_smi_data_input[7]
.sym 30300 smi_ctrl_ins.tx_reg_state[1]
.sym 30301 i_rst_b$SB_IO_IN
.sym 30302 w_smi_data_input[5]
.sym 30306 w_smi_data_input[6]
.sym 30310 w_smi_data_input[5]
.sym 30316 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 30317 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 30318 w_smi_data_input[1]
.sym 30323 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 30324 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 30325 tx_fifo.rd_addr_gray_wr_r[4]
.sym 30326 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 30327 tx_fifo.rd_addr_gray_wr_r[6]
.sym 30328 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 30329 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 30335 w_smi_data_input[7]
.sym 30336 smi_ctrl_ins.tx_reg_state[2]
.sym 30337 i_rst_b$SB_IO_IN
.sym 30340 i_smi_a2$SB_IO_IN
.sym 30341 w_tx_fifo_pulled_data[30]
.sym 30344 i_smi_a2$SB_IO_IN
.sym 30345 w_tx_fifo_pulled_data[13]
.sym 30346 lvds_tx_inst.r_fifo_data[13]
.sym 30347 lvds_tx_inst.r_fifo_data[9]
.sym 30348 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 30349 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 30352 i_smi_a2$SB_IO_IN
.sym 30353 w_tx_fifo_pulled_data[12]
.sym 30356 i_smi_a2$SB_IO_IN
.sym 30357 w_tx_fifo_pulled_data[9]
.sym 30360 i_smi_a2$SB_IO_IN
.sym 30361 w_tx_fifo_pulled_data[10]
.sym 30364 i_smi_a2$SB_IO_IN
.sym 30365 w_tx_fifo_pulled_data[8]
.sym 30368 i_smi_a2$SB_IO_IN
.sym 30369 w_tx_fifo_pulled_data[22]
.sym 30372 tx_fifo.rd_addr_SB_DFFESR_Q_D[6]
.sym 30373 tx_fifo.rd_addr_SB_DFFESR_Q_D[7]
.sym 30376 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 30377 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 30380 tx_fifo.rd_addr_SB_DFFESR_Q_D[3]
.sym 30381 tx_fifo.rd_addr_SB_DFFESR_Q_D[4]
.sym 30382 tx_fifo.wr_addr_gray_rd[5]
.sym 30386 tx_fifo.wr_addr_gray[5]
.sym 30392 tx_fifo.rd_addr_SB_DFFESR_Q_D[5]
.sym 30393 tx_fifo.rd_addr_SB_DFFESR_Q_D[6]
.sym 30394 lvds_tx_inst.r_fifo_data[30]
.sym 30395 lvds_tx_inst.r_fifo_data[28]
.sym 30396 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 30397 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 30398 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[0]
.sym 30399 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1]
.sym 30400 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2]
.sym 30401 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[3]
.sym 30404 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 30405 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 30406 tx_fifo.rd_addr_SB_DFFESR_Q_D[8]
.sym 30412 tx_fifo.rd_addr_SB_DFFESR_Q_D[7]
.sym 30413 tx_fifo.rd_addr_SB_DFFESR_Q_D[8]
.sym 30416 tx_fifo.rd_addr_SB_DFFESR_Q_D[9]
.sym 30417 tx_fifo.rd_addr_SB_DFFESR_Q_D[8]
.sym 30418 tx_fifo.rd_addr_SB_DFFESR_Q_D[7]
.sym 30423 tx_fifo.wr_addr_gray_rd_r[9]
.sym 30424 tx_fifo.rd_addr_SB_DFFESR_Q_D[9]
.sym 30425 w_tx_fifo_pull
.sym 30426 tx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 30427 tx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 30428 tx_fifo.empty_o_SB_LUT4_I3_I1[0]
.sym 30429 tx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 30432 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 30433 tx_fifo.rd_addr_SB_DFFESR_Q_D[3]
.sym 30434 tx_fifo.wr_addr_gray_rd[0]
.sym 30438 tx_fifo.wr_addr_gray_rd[6]
.sym 30442 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 30443 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 30444 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 30445 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 30446 tx_fifo.wr_addr_gray[8]
.sym 30450 tx_fifo.wr_addr_gray_rd[9]
.sym 30454 tx_fifo.wr_addr_gray[7]
.sym 30458 tx_fifo.wr_addr_gray_rd[7]
.sym 30462 tx_fifo.wr_addr_gray[6]
.sym 30466 tx_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 30467 tx_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 30468 tx_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 30469 tx_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 30470 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 30471 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 30472 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 30473 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 30474 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 30478 tx_fifo.rd_addr_SB_DFFESR_Q_D[9]
.sym 30482 tx_fifo.rd_addr_SB_DFFESR_Q_D[6]
.sym 30487 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2]
.sym 30488 tx_fifo.rd_addr[5]
.sym 30489 tx_fifo.rd_addr[6]
.sym 30490 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 30497 i_rst_b$SB_IO_IN
.sym 30499 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30503 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30504 $PACKER_VCC_NET
.sym 30507 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30508 $PACKER_VCC_NET
.sym 30509 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30511 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30512 $PACKER_VCC_NET
.sym 30513 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30514 spi_if_ins.spi.SCKr[2]
.sym 30515 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30516 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30517 spi_if_ins.spi.SCKr[1]
.sym 30521 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30523 spi_if_ins.spi.SCKr[2]
.sym 30524 spi_if_ins.spi.SCKr[1]
.sym 30525 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 30526 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 30527 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 30528 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30529 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30531 spi_if_ins.spi.r_tx_byte[0]
.sym 30532 spi_if_ins.spi.r_tx_byte[4]
.sym 30533 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30534 i_sck$SB_IO_IN
.sym 30538 spi_if_ins.spi.r_tx_byte[3]
.sym 30539 spi_if_ins.spi.r_tx_byte[7]
.sym 30540 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30541 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30543 spi_if_ins.spi.r_tx_byte[1]
.sym 30544 spi_if_ins.spi.r_tx_byte[5]
.sym 30545 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30546 spi_if_ins.spi.SCKr[1]
.sym 30550 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 30551 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 30552 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30553 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 30554 spi_if_ins.spi.r_tx_byte[2]
.sym 30555 spi_if_ins.spi.r_tx_byte[6]
.sym 30556 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30557 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30558 spi_if_ins.spi.SCKr[0]
.sym 30562 spi_if_ins.r_tx_byte[3]
.sym 30566 spi_if_ins.r_tx_byte[4]
.sym 30570 spi_if_ins.r_tx_byte[7]
.sym 30577 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 30578 spi_if_ins.r_tx_byte[6]
.sym 30582 spi_if_ins.r_tx_byte[5]
.sym 30586 spi_if_ins.r_tx_byte[2]
.sym 30590 spi_if_ins.r_tx_byte[1]
.sym 30594 r_tx_data[3]
.sym 30598 r_tx_data[5]
.sym 30602 r_tx_data[1]
.sym 30608 spi_if_ins.o_cs_SB_LUT4_I0_2_O[0]
.sym 30609 i_rst_b$SB_IO_IN
.sym 30610 r_tx_data[6]
.sym 30614 r_tx_data[2]
.sym 30618 r_tx_data[7]
.sym 30622 r_tx_data[4]
.sym 30626 w_cs[2]
.sym 30627 w_cs[1]
.sym 30628 w_cs[0]
.sym 30629 w_cs[3]
.sym 30631 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 30632 w_cs[0]
.sym 30633 w_fetch
.sym 30636 w_ioc[1]
.sym 30637 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 30639 i_rst_b$SB_IO_IN
.sym 30640 w_cs[1]
.sym 30641 w_fetch
.sym 30645 w_tx_fifo_empty
.sym 30646 w_tx_data_smi[0]
.sym 30647 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 30648 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 30649 w_tx_data_io[0]
.sym 30650 w_tx_data_smi[2]
.sym 30651 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 30652 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 30653 w_tx_data_io[2]
.sym 30654 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 30655 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 30656 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 30657 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I2[1]
.sym 30663 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 30664 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 30665 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30679 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 30680 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 30681 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[2]
.sym 30682 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 30683 w_fetch
.sym 30684 w_cs[1]
.sym 30685 w_load
.sym 30702 w_rx_data[2]
.sym 30718 io_ctrl_ins.o_pmod[2]
.sym 30719 o_shdn_tx_lna$SB_IO_OUT
.sym 30720 w_ioc[0]
.sym 30721 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 30725 i_rst_b$SB_IO_IN
.sym 30730 w_rx_data[2]
.sym 30755 smi_ctrl_ins.r_fifo_push_1
.sym 30756 w_tx_fifo_full
.sym 30757 smi_ctrl_ins.r_fifo_push
.sym 30762 smi_ctrl_ins.r_fifo_push
.sym 30770 smi_ctrl_ins.w_fifo_push_trigger
.sym 30780 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[0]
.sym 30781 i_rst_b$SB_IO_IN
.sym 30787 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 30792 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 30793 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 30796 tx_fifo.wr_addr[2]
.sym 30797 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 30800 tx_fifo.wr_addr[3]
.sym 30801 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 30804 tx_fifo.wr_addr[4]
.sym 30805 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 30808 tx_fifo.wr_addr[5]
.sym 30809 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 30812 tx_fifo.wr_addr[6]
.sym 30813 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 30816 tx_fifo.wr_addr[7]
.sym 30817 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 30820 tx_fifo.wr_addr[8]
.sym 30821 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 30824 tx_fifo.wr_addr[9]
.sym 30825 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[9]
.sym 30827 tx_fifo.rd_addr_gray_wr_r[6]
.sym 30828 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 30829 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 30833 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_21_E
.sym 30834 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 30840 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 30841 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 30842 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 30846 tx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 30850 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[0]
.sym 30851 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[1]
.sym 30852 smi_ctrl_ins.int_cnt_rx[3]
.sym 30853 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[3]
.sym 30854 tx_fifo.rd_addr_gray_wr_r[7]
.sym 30855 tx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 30856 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 30857 tx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 30858 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[0]
.sym 30859 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[1]
.sym 30860 smi_ctrl_ins.int_cnt_rx[3]
.sym 30861 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[3]
.sym 30864 smi_ctrl_ins.int_cnt_rx[4]
.sym 30865 smi_ctrl_ins.int_cnt_rx[3]
.sym 30866 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[0]
.sym 30867 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[1]
.sym 30868 smi_ctrl_ins.int_cnt_rx[3]
.sym 30869 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[3]
.sym 30870 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[0]
.sym 30871 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[1]
.sym 30872 smi_ctrl_ins.int_cnt_rx[3]
.sym 30873 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[3]
.sym 30874 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[0]
.sym 30875 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[1]
.sym 30876 smi_ctrl_ins.int_cnt_rx[3]
.sym 30877 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[3]
.sym 30878 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[0]
.sym 30879 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[1]
.sym 30880 smi_ctrl_ins.int_cnt_rx[3]
.sym 30881 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[3]
.sym 30882 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 30883 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 30884 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 30885 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 30886 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 30887 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 30888 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 30889 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 30891 tx_fifo.rd_addr_gray_wr_r[2]
.sym 30892 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 30893 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 30894 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 30895 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 30896 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 30897 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 30901 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_O_I3[3]
.sym 30902 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 30903 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 30904 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 30905 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 30908 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 30909 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 30910 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O[0]
.sym 30911 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O[1]
.sym 30912 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O[2]
.sym 30913 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O[3]
.sym 30914 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 30920 tx_fifo.rd_addr[0]
.sym 30921 tx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 30922 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1]
.sym 30928 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 30929 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 30930 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 30934 tx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 30938 tx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 30944 w_tx_fifo_push
.sym 30945 i_rst_b$SB_IO_IN
.sym 30952 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30953 w_rx_24_fifo_data[10]
.sym 30956 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30957 w_rx_24_fifo_data[20]
.sym 30960 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30961 w_rx_24_fifo_data[11]
.sym 30965 tx_fifo.wr_addr_gray[6]
.sym 30969 tx_fifo.wr_addr_gray[8]
.sym 30972 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30973 w_rx_24_fifo_data[28]
.sym 30976 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30977 w_rx_24_fifo_data[19]
.sym 30978 tx_fifo.wr_addr_gray[3]
.sym 30982 tx_fifo.wr_addr_gray_rd[2]
.sym 30986 tx_fifo.wr_addr_gray[0]
.sym 30990 tx_fifo.wr_addr_gray_rd[3]
.sym 30996 tx_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 30997 tx_fifo.rd_addr[2]
.sym 30998 tx_fifo.wr_addr[9]
.sym 31002 tx_fifo.wr_addr_gray[2]
.sym 31008 w_tx_fifo_pull
.sym 31009 i_rst_b$SB_IO_IN
.sym 31012 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 31013 w_rx_24_fifo_data[23]
.sym 31016 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 31017 w_rx_24_fifo_data[8]
.sym 31020 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 31021 w_rx_24_fifo_data[12]
.sym 31028 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 31029 w_rx_24_fifo_data[24]
.sym 31033 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 31036 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 31037 w_rx_24_fifo_data[0]
.sym 31040 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 31041 w_rx_24_fifo_data[14]
.sym 31042 spi_if_ins.spi.r_rx_done
.sym 31046 tx_fifo.rd_addr_gray_wr[9]
.sym 31050 spi_if_ins.spi.r2_rx_done
.sym 31056 spi_if_ins.spi.r3_rx_done
.sym 31057 spi_if_ins.spi.r2_rx_done
.sym 31062 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 31070 tx_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 31074 spi_if_ins.spi.r_rx_byte[3]
.sym 31078 spi_if_ins.spi.r_rx_byte[2]
.sym 31082 spi_if_ins.spi.r_rx_byte[1]
.sym 31086 spi_if_ins.spi.r_rx_byte[4]
.sym 31090 spi_if_ins.spi.r_rx_byte[5]
.sym 31094 spi_if_ins.spi.r_rx_byte[0]
.sym 31098 spi_if_ins.spi.r_rx_byte[6]
.sym 31102 spi_if_ins.spi.r_rx_byte[7]
.sym 31107 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 31108 w_tx_data_io[7]
.sym 31109 spi_if_ins.o_cs_SB_LUT4_I0_3_O[2]
.sym 31112 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 31113 w_tx_data_io[6]
.sym 31116 spi_if_ins.o_cs_SB_LUT4_I0_3_O[2]
.sym 31117 sys_ctrl_ins.o_data_out_SB_LUT4_I0_I2[1]
.sym 31118 w_tx_data_smi[1]
.sym 31119 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 31120 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 31121 w_tx_data_io[1]
.sym 31124 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 31125 w_tx_data_io[4]
.sym 31126 w_cs[3]
.sym 31127 w_cs[2]
.sym 31128 w_cs[0]
.sym 31129 w_cs[1]
.sym 31131 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 31132 w_tx_data_io[5]
.sym 31133 spi_if_ins.o_cs_SB_LUT4_I0_3_O[2]
.sym 31134 w_cs[3]
.sym 31135 w_cs[1]
.sym 31136 w_cs[0]
.sym 31137 w_cs[2]
.sym 31138 i_config[1]$SB_IO_IN
.sym 31139 i_button_SB_LUT4_I0_I1[0]
.sym 31140 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 31141 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 31146 w_fetch
.sym 31147 w_cs[1]
.sym 31148 i_button_SB_LUT4_I0_I1[0]
.sym 31149 w_load
.sym 31150 o_led1$SB_IO_OUT
.sym 31151 i_button_SB_LUT4_I0_I1[0]
.sym 31152 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 31153 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 31155 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 31156 w_ioc[1]
.sym 31157 w_ioc[0]
.sym 31158 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 31159 io_ctrl_ins.debug_mode[0]
.sym 31160 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 31161 io_ctrl_ins.pmod_dir_state[0]
.sym 31162 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 31163 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31164 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 31165 io_ctrl_ins.pmod_dir_state[3]
.sym 31167 w_ioc[1]
.sym 31168 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 31169 w_ioc[0]
.sym 31170 w_rx_data[4]
.sym 31174 w_rx_data[0]
.sym 31178 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 31179 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31180 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 31181 io_ctrl_ins.pmod_dir_state[4]
.sym 31182 w_rx_data[3]
.sym 31186 w_rx_data[2]
.sym 31190 w_rx_data[1]
.sym 31194 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 31195 io_ctrl_ins.debug_mode[1]
.sym 31196 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 31197 io_ctrl_ins.pmod_dir_state[1]
.sym 31198 w_fetch
.sym 31199 w_cs[1]
.sym 31200 i_rst_b$SB_IO_IN
.sym 31201 w_load
.sym 31202 w_rx_data[2]
.sym 31206 w_rx_data[0]
.sym 31214 w_rx_data[4]
.sym 31218 w_rx_data[3]
.sym 31223 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 31224 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O[1]
.sym 31225 w_ioc[0]
.sym 31226 w_rx_data[1]
.sym 31232 io_ctrl_ins.debug_mode[0]
.sym 31233 io_ctrl_ins.debug_mode[1]
.sym 31234 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31235 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31236 io_ctrl_ins.rf_pin_state[2]
.sym 31237 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31245 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 31266 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 31270 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 31274 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 31278 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 31282 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 31288 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 31289 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 31290 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 31297 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 31299 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 31304 tx_fifo.wr_addr[2]
.sym 31305 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 31308 tx_fifo.wr_addr[3]
.sym 31309 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 31312 tx_fifo.wr_addr[4]
.sym 31313 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 31316 tx_fifo.wr_addr[5]
.sym 31317 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 31320 tx_fifo.wr_addr[6]
.sym 31321 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 31324 tx_fifo.wr_addr[7]
.sym 31325 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 31328 tx_fifo.wr_addr[8]
.sym 31329 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 31332 tx_fifo.wr_addr[9]
.sym 31333 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 31334 tx_fifo.rd_addr_gray_wr_r[8]
.sym 31335 tx_fifo.rd_addr_gray_wr_r[9]
.sym 31336 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 31337 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 31340 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 31341 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 31342 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 31343 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 31344 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 31345 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 31348 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 31349 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 31351 tx_fifo.rd_addr_gray_wr_r[7]
.sym 31352 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 31353 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 31354 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[0]
.sym 31355 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[1]
.sym 31356 smi_ctrl_ins.int_cnt_rx[3]
.sym 31357 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[3]
.sym 31360 tx_fifo.rd_addr_gray_wr_r[4]
.sym 31361 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 31362 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 31363 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 31364 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 31365 w_tx_fifo_full
.sym 31366 tx_fifo.rd_addr_gray_wr_r[4]
.sym 31367 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 31368 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 31369 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 31370 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 31371 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 31372 w_tx_fifo_push
.sym 31373 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 31375 tx_fifo.rd_addr_gray_wr_r[2]
.sym 31376 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 31377 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 31378 tx_fifo.rd_addr_gray_wr_r[8]
.sym 31379 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 31380 tx_fifo.rd_addr_gray_wr_r[9]
.sym 31381 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 31382 smi_ctrl_ins.r_fifo_pushed_data[19]
.sym 31386 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 31387 tx_fifo.rd_addr_gray_wr_r[2]
.sym 31388 tx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 31389 tx_fifo.rd_addr_gray_wr_r[7]
.sym 31390 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 31391 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 31392 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 31393 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 31394 tx_fifo.rd_addr_gray_wr[5]
.sym 31398 tx_fifo.rd_addr_gray_wr[1]
.sym 31402 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 31403 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 31404 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 31405 tx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 31406 tx_fifo.rd_addr_gray_wr[6]
.sym 31410 tx_fifo.rd_addr_gray[4]
.sym 31414 tx_fifo.rd_addr_gray_wr[0]
.sym 31418 tx_fifo.rd_addr_gray[6]
.sym 31422 tx_fifo.rd_addr_gray_wr[4]
.sym 31426 lvds_tx_inst.r_fifo_data[15]
.sym 31427 lvds_tx_inst.r_fifo_data[11]
.sym 31428 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 31429 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q_SB_LUT4_O_I3[3]
.sym 31430 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 31434 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 31440 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 31441 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 31444 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 31445 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 31448 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 31449 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 31450 tx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 31454 tx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 31458 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 31462 lvds_tx_inst.r_fifo_data[18]
.sym 31463 lvds_tx_inst.r_fifo_data[16]
.sym 31464 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 31465 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 31466 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q[0]
.sym 31467 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q[1]
.sym 31468 lvds_tx_inst.r_phase_count_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q[2]
.sym 31469 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 31473 i_ss$SB_IO_IN
.sym 31474 lvds_tx_inst.r_fifo_data[22]
.sym 31475 lvds_tx_inst.r_fifo_data[20]
.sym 31476 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 31477 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 31478 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 31479 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 31480 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 31481 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 31486 tx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 31491 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31496 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31500 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31501 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 31502 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 31503 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 31504 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 31505 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 31508 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31509 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31510 lvds_tx_inst.r_fifo_data[23]
.sym 31511 lvds_tx_inst.r_fifo_data[21]
.sym 31512 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 31513 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 31517 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31518 lvds_tx_inst.r_fifo_data[19]
.sym 31519 lvds_tx_inst.r_fifo_data[17]
.sym 31520 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 31521 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 31530 i_ss$SB_IO_IN
.sym 31531 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31532 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31533 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31534 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 31539 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31540 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31541 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31549 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 31553 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 31554 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31558 i_mosi$SB_IO_IN
.sym 31562 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31566 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31570 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31574 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31578 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31584 i_ss$SB_IO_IN
.sym 31585 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 31586 i_mosi$SB_IO_IN
.sym 31590 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31594 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31598 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31602 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31606 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31610 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31614 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 31628 i_rst_b$SB_IO_IN
.sym 31629 i_smi_soe_se$SB_IO_IN
.sym 31650 w_rx_data[1]
.sym 31660 i_button_SB_LUT4_I0_I1[0]
.sym 31661 i_button_SB_LUT4_I0_I1[1]
.sym 31666 w_rx_data[0]
.sym 31679 w_ioc[0]
.sym 31680 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 31681 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 31682 w_rx_data[3]
.sym 31686 w_rx_data[0]
.sym 31694 w_rx_data[1]
.sym 31698 io_ctrl_ins.o_pmod[1]
.sym 31699 o_shdn_rx_lna$SB_IO_OUT
.sym 31700 w_ioc[0]
.sym 31701 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 31702 w_rx_data[4]
.sym 31710 io_ctrl_ins.o_pmod[4]
.sym 31711 o_tr_vc1_b$SB_IO_OUT
.sym 31712 w_ioc[0]
.sym 31713 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 31715 w_ioc[0]
.sym 31716 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O[1]
.sym 31717 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 31719 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31720 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31721 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31722 w_rx_data[6]
.sym 31726 w_rx_data[5]
.sym 31731 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_I1[0]
.sym 31732 io_ctrl_ins.debug_mode[1]
.sym 31733 i_rst_b$SB_IO_IN
.sym 31734 io_ctrl_ins.o_pmod[6]
.sym 31735 o_rx_h_tx_l_b$SB_IO_OUT
.sym 31736 w_ioc[0]
.sym 31737 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 31738 w_rx_data[7]
.sym 31744 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 31745 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O[1]
.sym 31759 i_config[3]$SB_IO_IN
.sym 31760 i_button_SB_LUT4_I0_I1[0]
.sym 31761 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 31762 w_rx_data[7]
.sym 31766 w_rx_data[6]
.sym 31774 w_rx_data[5]
.sym 31801 w_smi_data_input[7]
.sym 31810 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I0[0]
.sym 31811 smi_ctrl_ins.r_fifo_pushed_data_SB_DFFNESR_Q_E[0]
.sym 31812 w_smi_data_input[7]
.sym 31813 i_rst_b$SB_IO_IN
.sym 31819 w_smi_data_input[7]
.sym 31820 i_rst_b$SB_IO_IN
.sym 31821 smi_ctrl_ins.tx_reg_state[1]
.sym 31823 i_rst_b$SB_IO_IN
.sym 31824 smi_ctrl_ins.tx_reg_state[0]
.sym 31825 w_smi_data_input[7]
.sym 31839 w_smi_data_input[7]
.sym 31840 i_rst_b$SB_IO_IN
.sym 31841 smi_ctrl_ins.tx_reg_state[2]
.sym 31853 w_tx_fifo_pull
.sym 31880 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 31881 w_rx_24_fifo_data[13]
.sym 31896 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 31897 w_rx_24_fifo_data[7]
.sym 31904 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 31905 w_rx_24_fifo_data[9]
.sym 31906 lvds_tx_inst.r_fifo_data[31]
.sym 31907 lvds_tx_inst.r_fifo_data[29]
.sym 31908 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 31909 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 31912 i_smi_a2$SB_IO_IN
.sym 31913 w_tx_fifo_pulled_data[29]
.sym 31916 i_smi_a2$SB_IO_IN
.sym 31917 w_tx_fifo_pulled_data[15]
.sym 31920 i_smi_a2$SB_IO_IN
.sym 31921 w_tx_fifo_pulled_data[28]
.sym 31924 i_smi_a2$SB_IO_IN
.sym 31925 w_tx_fifo_pulled_data[11]
.sym 31928 i_smi_a2$SB_IO_IN
.sym 31929 w_tx_fifo_pulled_data[14]
.sym 31931 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 31932 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 31933 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 31936 i_smi_a2$SB_IO_IN
.sym 31937 w_tx_fifo_pulled_data[31]
.sym 31938 tx_fifo.rd_addr_gray[2]
.sym 31942 tx_fifo.rd_addr_gray[3]
.sym 31946 tx_fifo.rd_addr_gray[1]
.sym 31950 tx_fifo.rd_addr_gray[5]
.sym 31954 lvds_tx_inst.r_fifo_data[26]
.sym 31955 lvds_tx_inst.r_fifo_data[24]
.sym 31956 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 31957 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 31958 tx_fifo.rd_addr_gray_wr[2]
.sym 31962 tx_fifo.rd_addr_gray_wr[3]
.sym 31966 tx_fifo.rd_addr_gray[0]
.sym 31970 lvds_tx_inst.r_fifo_data[27]
.sym 31971 lvds_tx_inst.r_fifo_data[25]
.sym 31972 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 31973 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 31976 i_smi_a2$SB_IO_IN
.sym 31977 w_tx_fifo_pulled_data[16]
.sym 31980 i_smi_a2$SB_IO_IN
.sym 31981 w_tx_fifo_pulled_data[20]
.sym 31984 i_smi_a2$SB_IO_IN
.sym 31985 w_tx_fifo_pulled_data[27]
.sym 31988 i_smi_a2$SB_IO_IN
.sym 31989 w_tx_fifo_pulled_data[18]
.sym 31992 i_smi_a2$SB_IO_IN
.sym 31993 w_tx_fifo_pulled_data[26]
.sym 31996 i_smi_a2$SB_IO_IN
.sym 31997 w_tx_fifo_pulled_data[5]
.sym 32000 i_smi_a2$SB_IO_IN
.sym 32001 w_tx_fifo_pulled_data[25]
.sym 32004 i_smi_a2$SB_IO_IN
.sym 32005 w_tx_fifo_pulled_data[1]
.sym 32008 i_smi_a2$SB_IO_IN
.sym 32009 w_tx_fifo_pulled_data[17]
.sym 32012 i_smi_a2$SB_IO_IN
.sym 32013 w_tx_fifo_pulled_data[23]
.sym 32016 i_smi_a2$SB_IO_IN
.sym 32017 w_tx_fifo_pulled_data[21]
.sym 32020 i_smi_a2$SB_IO_IN
.sym 32021 w_tx_fifo_pulled_data[19]
.sym 32022 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 32023 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 32024 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 32025 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 32028 i_smi_a2$SB_IO_IN
.sym 32029 w_tx_fifo_pulled_data[3]
.sym 32030 lvds_tx_inst.r_fifo_data[5]
.sym 32031 lvds_tx_inst.r_fifo_data[1]
.sym 32032 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 32033 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 32039 spi_if_ins.r_tx_byte[7]
.sym 32040 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 32041 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 32045 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E
.sym 32053 i_rst_b$SB_IO_IN
.sym 32059 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 32060 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 32061 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]
.sym 32065 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 32079 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 32080 spi_if_ins.state_if_SB_DFFESR_Q_E[1]
.sym 32081 i_rst_b$SB_IO_IN
.sym 32086 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 32091 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 32092 i_rst_b$SB_IO_IN
.sym 32093 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 32098 spi_if_ins.w_rx_data[6]
.sym 32102 spi_if_ins.w_rx_data[1]
.sym 32106 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 32110 spi_if_ins.w_rx_data[0]
.sym 32114 spi_if_ins.w_rx_data[5]
.sym 32118 spi_if_ins.w_rx_data[4]
.sym 32122 spi_if_ins.w_rx_data[3]
.sym 32126 spi_if_ins.w_rx_data[2]
.sym 32138 spi_if_ins.w_rx_data[1]
.sym 32142 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 32146 spi_if_ins.w_rx_data[0]
.sym 32150 spi_if_ins.w_rx_data[4]
.sym 32154 spi_if_ins.w_rx_data[3]
.sym 32158 spi_if_ins.w_rx_data[2]
.sym 32162 w_ioc[1]
.sym 32163 w_ioc[4]
.sym 32164 w_ioc[3]
.sym 32165 w_ioc[2]
.sym 32167 w_ioc[0]
.sym 32168 w_ioc[1]
.sym 32169 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 32175 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 32176 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 32177 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I2[1]
.sym 32178 o_led0$SB_IO_OUT
.sym 32179 i_button_SB_LUT4_I0_I1[0]
.sym 32180 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[2]
.sym 32181 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[3]
.sym 32183 w_ioc[2]
.sym 32184 w_ioc[4]
.sym 32185 w_ioc[3]
.sym 32186 i_config[0]$SB_IO_IN
.sym 32187 i_button_SB_LUT4_I0_I1[0]
.sym 32188 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 32189 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 32190 w_ioc[1]
.sym 32191 w_ioc[0]
.sym 32192 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[1]
.sym 32193 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 32194 io_ctrl_ins.rf_pin_state[3]
.sym 32195 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 32196 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 32197 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32198 io_ctrl_ins.rf_pin_state[0]
.sym 32199 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 32200 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 32201 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32206 io_ctrl_ins.o_pmod[0]
.sym 32207 io_ctrl_ins.mixer_en_state
.sym 32208 w_ioc[0]
.sym 32209 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 32211 io_ctrl_ins.rf_pin_state[1]
.sym 32212 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 32213 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32222 io_ctrl_ins.o_pmod[3]
.sym 32223 o_tr_vc2$SB_IO_OUT
.sym 32224 w_ioc[0]
.sym 32225 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 32226 w_rx_data[7]
.sym 32230 w_rx_data[5]
.sym 32234 w_rx_data[0]
.sym 32238 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 32239 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 32240 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 32241 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32242 w_rx_data[3]
.sym 32246 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32247 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 32248 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 32249 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 32250 w_rx_data[1]
.sym 32254 w_rx_data[4]
.sym 32260 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 32261 io_ctrl_ins.pmod_dir_state[5]
.sym 32262 w_rx_data[6]
.sym 32272 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 32273 io_ctrl_ins.pmod_dir_state[7]
.sym 32387 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 32388 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 32389 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 32407 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 32408 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 32409 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 32449 r_counter
.sym 32456 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 32457 w_rx_24_fifo_data[22]
.sym 32460 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 32461 w_rx_24_fifo_data[1]
.sym 32468 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 32469 w_rx_24_fifo_data[16]
.sym 32472 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 32473 w_rx_24_fifo_data[3]
.sym 32476 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 32477 w_rx_24_fifo_data[18]
.sym 32484 i_smi_a2$SB_IO_IN
.sym 32485 w_tx_fifo_pulled_data[0]
.sym 32488 i_smi_a2$SB_IO_IN
.sym 32489 w_tx_fifo_pulled_data[24]
.sym 32492 i_smi_a2$SB_IO_IN
.sym 32493 w_tx_fifo_pulled_data[6]
.sym 32494 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 32495 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 32496 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 32497 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 32501 i_smi_a2$SB_IO_IN
.sym 32504 i_smi_a2$SB_IO_IN
.sym 32505 w_tx_fifo_pulled_data[4]
.sym 32506 lvds_tx_inst.r_fifo_data[4]
.sym 32507 lvds_tx_inst.r_fifo_data[0]
.sym 32508 w_lvds_tx_d1_SB_DFFE_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 32509 lvds_tx_inst.o_fifo_pull_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 32512 i_smi_a2$SB_IO_IN
.sym 32513 w_tx_fifo_pulled_data[7]
.sym 32524 i_smi_a2$SB_IO_IN
.sym 32525 w_tx_fifo_pulled_data[2]
.sym 32546 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 32547 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 32548 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[2]
.sym 32549 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 32550 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 32551 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 32552 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[1]
.sym 32553 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 32558 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 32559 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 32560 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 32561 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 32570 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 32571 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 32572 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 32573 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 32652 spi_if_ins.o_cs_SB_LUT4_I0_1_O[0]
.sym 32653 w_tx_data_io[3]
.sym 32688 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I2[0]
.sym 32689 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I2[1]
.sym 32739 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32740 io_ctrl_ins.rf_pin_state[6]
.sym 32741 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32743 io_ctrl_ins.rf_pin_state[7]
.sym 32744 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32745 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32747 io_ctrl_ins.rf_pin_state[5]
.sym 32748 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32749 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32751 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32752 io_ctrl_ins.rf_pin_state[4]
.sym 32753 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32758 io_ctrl_ins.o_pmod[7]
.sym 32759 o_rx_h_tx_l$SB_IO_OUT
.sym 32760 w_ioc[0]
.sym 32761 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 32762 io_ctrl_ins.o_pmod[5]
.sym 32763 o_tr_vc1$SB_IO_OUT
.sym 32764 w_ioc[0]
.sym 32765 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 32767 i_button_SB_LUT4_I0_I1[0]
.sym 32768 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 32769 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 32771 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 32772 io_ctrl_ins.pmod_dir_state[6]
.sym 32773 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 32774 i_config[2]$SB_IO_IN
.sym 32775 i_button_SB_LUT4_I0_I1[0]
.sym 32776 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[2]
.sym 32777 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[3]
.sym 32782 i_button$SB_IO_IN
.sym 32783 i_button_SB_LUT4_I0_I1[0]
.sym 32784 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[2]
.sym 32785 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[3]
