<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.5 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o
glib_gbt_example_design.twr glib_gbt_example_design.pcf

</twCmdLine><twDesign>glib_gbt_example_design.ncd</twDesign><twDesignPath>glib_gbt_example_design.ncd</twDesignPath><twPCF>glib_gbt_example_design.pcf</twPCF><twPcfPath>glib_gbt_example_design.pcf</twPcfPath><twDevInfo arch="virtex6" pkg="ff1156"><twDevName>xc6vlx130t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.17 2013-03-26</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PATHBLOCK" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D2_TO_T2_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X19Y41.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="6"><twUnconstPath anchorID="7" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.668</twTotDel><twSrc BELType="LATCH">usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.560</twDel><twSUTime>0.073</twSUTime><twTotPathDel>2.633</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X20Y56.CLK</twSrcSite><twSrcClk twEdge ="twFalling">usr/rxIlaControl_from_icon&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X20Y56.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y56.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y42.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/iRESET&lt;3&gt;</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.657</twLogDel><twRouteDel>1.976</twRouteDel><twTotDel>2.633</twTotDel><twDestClk twEdge ="twRising">usr/rxIlaControl_from_icon&lt;0&gt;</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X21Y55.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="8"><twUnconstPath anchorID="9" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.222</twTotDel><twSrc BELType="LATCH">usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.153</twDel><twSUTime>0.034</twSUTime><twTotPathDel>1.187</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y56.CLK</twSrcSite><twSrcClk twEdge ="twFalling">usr/rxIlaControl_from_icon&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X20Y56.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y56.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y55.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.249</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y55.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.482</twLogDel><twRouteDel>0.705</twRouteDel><twTotDel>1.187</twTotDel><twDestClk twEdge ="twRising">usr/rxIlaControl_from_icon&lt;0&gt;</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X21Y56.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twUnconstPath anchorID="11" twDataPathType="twDataPathMaxDelay" ><twTotDel>0.944</twTotDel><twSrc BELType="LATCH">usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>0.836</twDel><twSUTime>0.073</twSUTime><twTotPathDel>0.909</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y56.CLK</twSrcSite><twSrcClk twEdge ="twFalling">usr/rxIlaControl_from_icon&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X20Y56.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y56.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.453</twLogDel><twRouteDel>0.456</twRouteDel><twTotDel>0.909</twTotDel><twDestClk twEdge ="twRising">usr/rxIlaControl_from_icon&lt;0&gt;</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X21Y56.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twUnconstPath anchorID="13" twDataPathType="twDataPathMinDelay" ><twTotDel>0.223</twTotDel><twSrc BELType="LATCH">usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>0.278</twDel><twSUTime>0.055</twSUTime><twTotPathDel>0.223</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y56.CLK</twSrcSite><twSrcClk twEdge ="twFalling">usr/rxIlaControl_from_icon&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X20Y56.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y56.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.160</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y56.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.055</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.063</twLogDel><twRouteDel>0.160</twRouteDel><twTotDel>0.223</twTotDel><twDestClk twEdge ="twRising">usr/rxIlaControl_from_icon&lt;0&gt;</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X21Y55.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twUnconstPath anchorID="15" twDataPathType="twDataPathMinDelay" ><twTotDel>0.335</twTotDel><twSrc BELType="LATCH">usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>0.411</twDel><twSUTime>0.076</twSUTime><twTotPathDel>0.335</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y56.CLK</twSrcSite><twSrcClk twEdge ="twFalling">usr/rxIlaControl_from_icon&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X20Y56.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y56.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.160</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y55.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.099</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y55.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.076</twLogDel><twRouteDel>0.259</twRouteDel><twTotDel>0.335</twTotDel><twDestClk twEdge ="twRising">usr/rxIlaControl_from_icon&lt;0&gt;</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X19Y41.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twUnconstPath anchorID="17" twDataPathType="twDataPathMinDelay" ><twTotDel>0.906</twTotDel><twSrc BELType="LATCH">usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>0.961</twDel><twSUTime>0.055</twSUTime><twTotPathDel>0.906</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X20Y56.CLK</twSrcSite><twSrcClk twEdge ="twFalling">usr/rxIlaControl_from_icon&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X20Y56.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y56.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.160</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y42.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/iRESET&lt;3&gt;</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.038</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y41.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.055</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.165</twLogDel><twRouteDel>0.741</twRouteDel><twTotDel>0.906</twTotDel><twDestClk twEdge ="twRising">usr/rxIlaControl_from_icon&lt;0&gt;</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="18" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J2_TO_D2_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="19" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J3_TO_D2_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="20" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J4_TO_D2_path&quot; TIG;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X20Y56.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="21"><twUnconstPath anchorID="22" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.568</twTotDel><twSrc BELType="FF">usr/icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="LATCH">usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.568</twTotPathDel><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/icon/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='LATCH'>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising">usr/rxIlaControl_from_icon&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X26Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>usr/icon/U0/U_ICON/iSYNC</twComp><twBEL>usr/icon/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y77.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.198</twDelInfo><twComp>usr/icon/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/icon/U0/U_ICON/iTDO</twComp><twBEL>usr/icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.071</twDelInfo><twComp>usr/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR</twComp><twBEL>usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y56.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>usr/rxIlaControl_from_icon&lt;13&gt;</twComp></twPathDel><twLogDel>0.517</twLogDel><twRouteDel>4.051</twRouteDel><twTotDel>4.568</twTotDel><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="23"><twUnconstPath anchorID="24" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.345</twTotDel><twSrc BELType="FF">usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.345</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X43Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising">usr/rxIlaControl_from_icon&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X43Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/icon/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y75.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>usr/icon/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y75.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>usr/rxIlaControl_from_icon&lt;22&gt;</twComp><twBEL>usr/icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.504</twDelInfo><twComp>usr/icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR</twComp><twBEL>usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y56.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>usr/rxIlaControl_from_icon&lt;13&gt;</twComp></twPathDel><twLogDel>0.587</twLogDel><twRouteDel>3.758</twRouteDel><twTotDel>4.345</twTotDel><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="25"><twUnconstPath anchorID="26" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.291</twTotDel><twSrc BELType="FF">usr/icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.291</twTotPathDel><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X43Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising">usr/rxIlaControl_from_icon&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X43Y76.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/icon/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>usr/icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y75.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>usr/icon/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y75.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>usr/rxIlaControl_from_icon&lt;22&gt;</twComp><twBEL>usr/icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.504</twDelInfo><twComp>usr/icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR</twComp><twBEL>usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y56.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>usr/rxIlaControl_from_icon&lt;13&gt;</twComp></twPathDel><twLogDel>0.591</twLogDel><twRouteDel>3.700</twRouteDel><twTotDel>4.291</twTotDel><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X20Y56.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twUnconstPath anchorID="28" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.900</twTotDel><twSrc BELType="FF">usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>1.526</twDel><twSUTime>0.254</twSUTime><twTotPathDel>1.780</twTotPathDel><twClkSkew dest = "2.805" src = "4.323">1.518</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.493" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.602</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising">FMC1_LA_P_2_OBUF</twSrcClk><twPathDel><twSite>SLICE_X22Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y56.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y56.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.635</twLogDel><twRouteDel>1.145</twRouteDel><twTotDel>1.780</twTotDel><twDestClk twEdge ="twFalling">usr/rxIlaControl_from_icon&lt;13&gt;</twDestClk><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J4_TO_D2_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X20Y56.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twUnconstPath anchorID="30" twDataPathType="twDataPathMinDelay" ><twTotDel>0.458</twTotDel><twSrc BELType="FF">usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>0.633</twDel><twSUTime>-0.054</twSUTime><twTotPathDel>0.687</twTotPathDel><twClkSkew dest = "2.455" src = "2.226">-0.229</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising">FMC1_LA_P_2_OBUF</twSrcClk><twPathDel><twSite>SLICE_X22Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y56.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y56.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.169</twLogDel><twRouteDel>0.518</twRouteDel><twTotDel>0.687</twTotDel><twDestClk twEdge ="twFalling">usr/rxIlaControl_from_icon&lt;13&gt;</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="31" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_XPOINT1_CLK1_P = PERIOD TIMEGRP &quot;XPOINT1_CLK1_P&quot; 25 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.700</twMinPer></twConstHead><twPinLimitRpt anchorID="32"><twPinLimitBanner>Component Switching Limit Checks: TS_XPOINT1_CLK1_P = PERIOD TIMEGRP &quot;XPOINT1_CLK1_P&quot; 25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="33" type="MINLOWPULSE" name="Tmpw" slack="23.300" period="25.000" constraintValue="12.500" deviceLimit="0.850" physResource="system/rst/rst_from_orGate/CLK" logResource="system/rst/rstGenSlr/SRL16E/CLK" locationPin="SLICE_X8Y91.CLK" clockNet="system/pri_clk_BUFG"/><twPinLimit anchorID="34" type="MINHIGHPULSE" name="Tmpw" slack="23.300" period="25.000" constraintValue="12.500" deviceLimit="0.850" physResource="system/rst/rst_from_orGate/CLK" logResource="system/rst/rstGenSlr/SRL16E/CLK" locationPin="SLICE_X8Y91.CLK" clockNet="system/pri_clk_BUFG"/><twPinLimit anchorID="35" type="MINPERIOD" name="Tbcper_I" slack="23.571" period="25.000" constraintValue="25.000" deviceLimit="1.429" freqLimit="699.790" physResource="system/pri_clk_BUFG/I0" logResource="system/pri_clk_BUFG/I0" locationPin="BUFGCTRL_X0Y31.I0" clockNet="system/pri_clk"/></twPinLimitRpt></twConst><twConst anchorID="36" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_XPOINT1_CLK1_N = PERIOD TIMEGRP &quot;XPOINT1_CLK1_N&quot; TS_XPOINT1_CLK1_P PHASE         12.5 ns HIGH 50%;</twConstName><twItemCnt>2334</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>212</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.656</twMinPer></twConstHead><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point system/cdceSync/cdce_control.timer_2 (SLICE_X19Y79.CE), 22 paths
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.344</twSlack><twSrc BELType="FF">system/cdceSync/cdce_control.timer_14</twSrc><twDest BELType="FF">system/cdceSync/cdce_control.timer_2</twDest><twTotPathDel>3.641</twTotPathDel><twClkSkew dest = "1.466" src = "1.446">-0.020</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system/cdceSync/cdce_control.timer_14</twSrc><twDest BELType='FF'>system/cdceSync/cdce_control.timer_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">system/cdceSync/clk_from_bufg_mux</twSrcClk><twPathDel><twSite>SLICE_X19Y82.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;17&gt;</twComp><twBEL>system/cdceSync/cdce_control.timer_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y83.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;19&gt;</twComp><twBEL>system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o&lt;19&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y80.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o&lt;19&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>system/cdceSync/cdce_control.state_FSM_FFd2</twComp><twBEL>system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o&lt;19&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y82.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y82.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;17&gt;</twComp><twBEL>system/cdceSync/_n0069_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y79.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>system/cdceSync/_n0069_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y79.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;7&gt;</twComp><twBEL>system/cdceSync/cdce_control.timer_2</twBEL></twPathDel><twLogDel>0.982</twLogDel><twRouteDel>2.659</twRouteDel><twTotDel>3.641</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">system/cdceSync/clk_from_bufg_mux</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.411</twSlack><twSrc BELType="FF">system/cdceSync/cdce_control.timer_13</twSrc><twDest BELType="FF">system/cdceSync/cdce_control.timer_2</twDest><twTotPathDel>3.574</twTotPathDel><twClkSkew dest = "1.466" src = "1.446">-0.020</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system/cdceSync/cdce_control.timer_13</twSrc><twDest BELType='FF'>system/cdceSync/cdce_control.timer_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">system/cdceSync/clk_from_bufg_mux</twSrcClk><twPathDel><twSite>SLICE_X19Y82.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;17&gt;</twComp><twBEL>system/cdceSync/cdce_control.timer_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y83.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;19&gt;</twComp><twBEL>system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o&lt;19&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y80.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o&lt;19&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>system/cdceSync/cdce_control.state_FSM_FFd2</twComp><twBEL>system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o&lt;19&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y82.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y82.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;17&gt;</twComp><twBEL>system/cdceSync/_n0069_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y79.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>system/cdceSync/_n0069_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y79.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;7&gt;</twComp><twBEL>system/cdceSync/cdce_control.timer_2</twBEL></twPathDel><twLogDel>1.065</twLogDel><twRouteDel>2.509</twRouteDel><twTotDel>3.574</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">system/cdceSync/clk_from_bufg_mux</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.496</twSlack><twSrc BELType="FF">system/cdceSync/cdce_control.timer_12</twSrc><twDest BELType="FF">system/cdceSync/cdce_control.timer_2</twDest><twTotPathDel>3.489</twTotPathDel><twClkSkew dest = "1.466" src = "1.446">-0.020</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system/cdceSync/cdce_control.timer_12</twSrc><twDest BELType='FF'>system/cdceSync/cdce_control.timer_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">system/cdceSync/clk_from_bufg_mux</twSrcClk><twPathDel><twSite>SLICE_X19Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;17&gt;</twComp><twBEL>system/cdceSync/cdce_control.timer_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y83.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;19&gt;</twComp><twBEL>system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o&lt;19&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y80.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o&lt;19&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>system/cdceSync/cdce_control.state_FSM_FFd2</twComp><twBEL>system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o&lt;19&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y82.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y82.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;17&gt;</twComp><twBEL>system/cdceSync/_n0069_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y79.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>system/cdceSync/_n0069_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y79.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;7&gt;</twComp><twBEL>system/cdceSync/cdce_control.timer_2</twBEL></twPathDel><twLogDel>0.982</twLogDel><twRouteDel>2.507</twRouteDel><twTotDel>3.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">system/cdceSync/clk_from_bufg_mux</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point system/cdceSync/cdce_control.timer_4 (SLICE_X19Y79.CE), 22 paths
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.344</twSlack><twSrc BELType="FF">system/cdceSync/cdce_control.timer_14</twSrc><twDest BELType="FF">system/cdceSync/cdce_control.timer_4</twDest><twTotPathDel>3.641</twTotPathDel><twClkSkew dest = "1.466" src = "1.446">-0.020</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system/cdceSync/cdce_control.timer_14</twSrc><twDest BELType='FF'>system/cdceSync/cdce_control.timer_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">system/cdceSync/clk_from_bufg_mux</twSrcClk><twPathDel><twSite>SLICE_X19Y82.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;17&gt;</twComp><twBEL>system/cdceSync/cdce_control.timer_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y83.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;19&gt;</twComp><twBEL>system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o&lt;19&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y80.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o&lt;19&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>system/cdceSync/cdce_control.state_FSM_FFd2</twComp><twBEL>system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o&lt;19&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y82.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y82.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;17&gt;</twComp><twBEL>system/cdceSync/_n0069_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y79.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>system/cdceSync/_n0069_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y79.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;7&gt;</twComp><twBEL>system/cdceSync/cdce_control.timer_4</twBEL></twPathDel><twLogDel>0.982</twLogDel><twRouteDel>2.659</twRouteDel><twTotDel>3.641</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">system/cdceSync/clk_from_bufg_mux</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.411</twSlack><twSrc BELType="FF">system/cdceSync/cdce_control.timer_13</twSrc><twDest BELType="FF">system/cdceSync/cdce_control.timer_4</twDest><twTotPathDel>3.574</twTotPathDel><twClkSkew dest = "1.466" src = "1.446">-0.020</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system/cdceSync/cdce_control.timer_13</twSrc><twDest BELType='FF'>system/cdceSync/cdce_control.timer_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">system/cdceSync/clk_from_bufg_mux</twSrcClk><twPathDel><twSite>SLICE_X19Y82.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;17&gt;</twComp><twBEL>system/cdceSync/cdce_control.timer_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y83.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;19&gt;</twComp><twBEL>system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o&lt;19&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y80.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o&lt;19&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>system/cdceSync/cdce_control.state_FSM_FFd2</twComp><twBEL>system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o&lt;19&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y82.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y82.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;17&gt;</twComp><twBEL>system/cdceSync/_n0069_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y79.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>system/cdceSync/_n0069_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y79.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;7&gt;</twComp><twBEL>system/cdceSync/cdce_control.timer_4</twBEL></twPathDel><twLogDel>1.065</twLogDel><twRouteDel>2.509</twRouteDel><twTotDel>3.574</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">system/cdceSync/clk_from_bufg_mux</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.496</twSlack><twSrc BELType="FF">system/cdceSync/cdce_control.timer_12</twSrc><twDest BELType="FF">system/cdceSync/cdce_control.timer_4</twDest><twTotPathDel>3.489</twTotPathDel><twClkSkew dest = "1.466" src = "1.446">-0.020</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system/cdceSync/cdce_control.timer_12</twSrc><twDest BELType='FF'>system/cdceSync/cdce_control.timer_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">system/cdceSync/clk_from_bufg_mux</twSrcClk><twPathDel><twSite>SLICE_X19Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;17&gt;</twComp><twBEL>system/cdceSync/cdce_control.timer_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y83.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;19&gt;</twComp><twBEL>system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o&lt;19&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y80.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o&lt;19&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>system/cdceSync/cdce_control.state_FSM_FFd2</twComp><twBEL>system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o&lt;19&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y82.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y82.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;17&gt;</twComp><twBEL>system/cdceSync/_n0069_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y79.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>system/cdceSync/_n0069_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y79.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;7&gt;</twComp><twBEL>system/cdceSync/cdce_control.timer_4</twBEL></twPathDel><twLogDel>0.982</twLogDel><twRouteDel>2.507</twRouteDel><twTotDel>3.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">system/cdceSync/clk_from_bufg_mux</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point system/cdceSync/cdce_control.timer_7 (SLICE_X19Y79.CE), 22 paths
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.344</twSlack><twSrc BELType="FF">system/cdceSync/cdce_control.timer_14</twSrc><twDest BELType="FF">system/cdceSync/cdce_control.timer_7</twDest><twTotPathDel>3.641</twTotPathDel><twClkSkew dest = "1.466" src = "1.446">-0.020</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system/cdceSync/cdce_control.timer_14</twSrc><twDest BELType='FF'>system/cdceSync/cdce_control.timer_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">system/cdceSync/clk_from_bufg_mux</twSrcClk><twPathDel><twSite>SLICE_X19Y82.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;17&gt;</twComp><twBEL>system/cdceSync/cdce_control.timer_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y83.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;19&gt;</twComp><twBEL>system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o&lt;19&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y80.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o&lt;19&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>system/cdceSync/cdce_control.state_FSM_FFd2</twComp><twBEL>system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o&lt;19&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y82.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y82.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;17&gt;</twComp><twBEL>system/cdceSync/_n0069_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y79.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>system/cdceSync/_n0069_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y79.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;7&gt;</twComp><twBEL>system/cdceSync/cdce_control.timer_7</twBEL></twPathDel><twLogDel>0.982</twLogDel><twRouteDel>2.659</twRouteDel><twTotDel>3.641</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">system/cdceSync/clk_from_bufg_mux</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.411</twSlack><twSrc BELType="FF">system/cdceSync/cdce_control.timer_13</twSrc><twDest BELType="FF">system/cdceSync/cdce_control.timer_7</twDest><twTotPathDel>3.574</twTotPathDel><twClkSkew dest = "1.466" src = "1.446">-0.020</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system/cdceSync/cdce_control.timer_13</twSrc><twDest BELType='FF'>system/cdceSync/cdce_control.timer_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">system/cdceSync/clk_from_bufg_mux</twSrcClk><twPathDel><twSite>SLICE_X19Y82.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;17&gt;</twComp><twBEL>system/cdceSync/cdce_control.timer_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y83.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;19&gt;</twComp><twBEL>system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o&lt;19&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y80.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o&lt;19&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>system/cdceSync/cdce_control.state_FSM_FFd2</twComp><twBEL>system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o&lt;19&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y82.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y82.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;17&gt;</twComp><twBEL>system/cdceSync/_n0069_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y79.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>system/cdceSync/_n0069_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y79.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;7&gt;</twComp><twBEL>system/cdceSync/cdce_control.timer_7</twBEL></twPathDel><twLogDel>1.065</twLogDel><twRouteDel>2.509</twRouteDel><twTotDel>3.574</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">system/cdceSync/clk_from_bufg_mux</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.496</twSlack><twSrc BELType="FF">system/cdceSync/cdce_control.timer_12</twSrc><twDest BELType="FF">system/cdceSync/cdce_control.timer_7</twDest><twTotPathDel>3.489</twTotPathDel><twClkSkew dest = "1.466" src = "1.446">-0.020</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system/cdceSync/cdce_control.timer_12</twSrc><twDest BELType='FF'>system/cdceSync/cdce_control.timer_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">system/cdceSync/clk_from_bufg_mux</twSrcClk><twPathDel><twSite>SLICE_X19Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;17&gt;</twComp><twBEL>system/cdceSync/cdce_control.timer_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y83.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;19&gt;</twComp><twBEL>system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o&lt;19&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y80.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o&lt;19&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>system/cdceSync/cdce_control.state_FSM_FFd2</twComp><twBEL>system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o&lt;19&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y82.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>system/cdceSync/GND_9_o_cdce_control.timer[19]_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y82.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;17&gt;</twComp><twBEL>system/cdceSync/_n0069_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y79.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>system/cdceSync/_n0069_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y79.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>system/cdceSync/cdce_control.timer&lt;7&gt;</twComp><twBEL>system/cdceSync/cdce_control.timer_7</twBEL></twPathDel><twLogDel>0.982</twLogDel><twRouteDel>2.507</twRouteDel><twTotDel>3.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">system/cdceSync/clk_from_bufg_mux</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_XPOINT1_CLK1_N = PERIOD TIMEGRP &quot;XPOINT1_CLK1_N&quot; TS_XPOINT1_CLK1_P PHASE
        12.5 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system/rst/dlyRstCtrl.timer_7 (SLICE_X11Y97.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.113</twSlack><twSrc BELType="FF">system/rst/dlyRstCtrl.timer_7</twSrc><twDest BELType="FF">system/rst/dlyRstCtrl.timer_7</twDest><twTotPathDel>0.113</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>system/rst/dlyRstCtrl.timer_7</twSrc><twDest BELType='FF'>system/rst/dlyRstCtrl.timer_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X11Y97.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_7</twComp><twBEL>system/rst/dlyRstCtrl.timer_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y97.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.071</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_7</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y97.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.056</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_7</twComp><twBEL>system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT251</twBEL><twBEL>system/rst/dlyRstCtrl.timer_7</twBEL></twPathDel><twLogDel>0.042</twLogDel><twRouteDel>0.071</twRouteDel><twTotDel>0.113</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system/rst/dlyRstCtrl.timer_17 (SLICE_X8Y100.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.116</twSlack><twSrc BELType="FF">system/rst/dlyRstCtrl.timer_17</twSrc><twDest BELType="FF">system/rst/dlyRstCtrl.timer_17</twDest><twTotPathDel>0.116</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>system/rst/dlyRstCtrl.timer_17</twSrc><twDest BELType='FF'>system/rst/dlyRstCtrl.timer_17</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X8Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_19</twComp><twBEL>system/rst/dlyRstCtrl.timer_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y100.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.077</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_17</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y100.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_19</twComp><twBEL>system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT91</twBEL><twBEL>system/rst/dlyRstCtrl.timer_17</twBEL></twPathDel><twLogDel>0.039</twLogDel><twRouteDel>0.077</twRouteDel><twTotDel>0.116</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point system/rst/dlyRstCtrl.timer_10 (SLICE_X11Y98.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.117</twSlack><twSrc BELType="FF">system/rst/dlyRstCtrl.timer_10</twSrc><twDest BELType="FF">system/rst/dlyRstCtrl.timer_10</twDest><twTotPathDel>0.117</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>system/rst/dlyRstCtrl.timer_10</twSrc><twDest BELType='FF'>system/rst/dlyRstCtrl.timer_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X11Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_12</twComp><twBEL>system/rst/dlyRstCtrl.timer_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y98.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.075</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_10</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y98.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.056</twDelInfo><twComp>system/rst/dlyRstCtrl.timer_12</twComp><twBEL>system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT21</twBEL><twBEL>system/rst/dlyRstCtrl.timer_10</twBEL></twPathDel><twLogDel>0.042</twLogDel><twRouteDel>0.075</twRouteDel><twTotDel>0.117</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">system/pri_clk_BUFG</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="61"><twPinLimitBanner>Component Switching Limit Checks: TS_XPOINT1_CLK1_N = PERIOD TIMEGRP &quot;XPOINT1_CLK1_N&quot; TS_XPOINT1_CLK1_P PHASE
        12.5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="62" type="MINLOWPULSE" name="Tmpw" slack="23.300" period="25.000" constraintValue="12.500" deviceLimit="0.850" physResource="system/rst/rst_from_orGate/CLK" logResource="system/rst/rstGenSlr/SRL16E/CLK" locationPin="SLICE_X8Y91.CLK" clockNet="system/pri_clk_BUFG"/><twPinLimit anchorID="63" type="MINHIGHPULSE" name="Tmpw" slack="23.300" period="25.000" constraintValue="12.500" deviceLimit="0.850" physResource="system/rst/rst_from_orGate/CLK" logResource="system/rst/rstGenSlr/SRL16E/CLK" locationPin="SLICE_X8Y91.CLK" clockNet="system/pri_clk_BUFG"/><twPinLimit anchorID="64" type="MINPERIOD" name="Tbcper_I" slack="23.571" period="25.000" constraintValue="25.000" deviceLimit="1.429" freqLimit="699.790" physResource="system/pri_clk_BUFG/I0" logResource="system/pri_clk_BUFG/I0" locationPin="BUFGCTRL_X0Y31.I0" clockNet="system/pri_clk"/></twPinLimitRpt></twConst><twConst anchorID="65" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_XPOINT1_CLK3_P = PERIOD TIMEGRP &quot;XPOINT1_CLK3_P&quot; 25 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPinLimitRpt anchorID="66"><twPinLimitBanner>Component Switching Limit Checks: TS_XPOINT1_CLK3_P = PERIOD TIMEGRP &quot;XPOINT1_CLK3_P&quot; 25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="67" type="MINPERIOD" name="Tmmcmper_CLKOUT(Foutmax)" slack="1.697" period="3.125" constraintValue="3.125" deviceLimit="1.428" freqLimit="700.280" physResource="usr/clkDiv/mmcm_adv_inst/CLKOUT1" logResource="usr/clkDiv/mmcm_adv_inst/CLKOUT1" locationPin="MMCM_ADV_X0Y0.CLKOUT1" clockNet="usr/clkDiv/clkout1"/><twPinLimit anchorID="68" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="15.000" period="25.000" constraintValue="12.500" deviceLimit="5.000" physResource="usr/clkDiv/mmcm_adv_inst/CLKIN1" logResource="usr/clkDiv/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="usr/clkDiv/clkin1"/><twPinLimit anchorID="69" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="15.000" period="25.000" constraintValue="12.500" deviceLimit="5.000" physResource="usr/clkDiv/mmcm_adv_inst/CLKIN1" logResource="usr/clkDiv/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="usr/clkDiv/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="70" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_XPOINT1_CLK3_N = PERIOD TIMEGRP &quot;XPOINT1_CLK3_N&quot; TS_XPOINT1_CLK3_P PHASE         12.5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPinLimitRpt anchorID="71"><twPinLimitBanner>Component Switching Limit Checks: TS_XPOINT1_CLK3_N = PERIOD TIMEGRP &quot;XPOINT1_CLK3_N&quot; TS_XPOINT1_CLK3_P PHASE
        12.5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="72" type="MINPERIOD" name="Tmmcmper_CLKOUT(Foutmax)" slack="1.697" period="3.125" constraintValue="3.125" deviceLimit="1.428" freqLimit="700.280" physResource="usr/clkDiv/mmcm_adv_inst/CLKOUT1" logResource="usr/clkDiv/mmcm_adv_inst/CLKOUT1" locationPin="MMCM_ADV_X0Y0.CLKOUT1" clockNet="usr/clkDiv/clkout1"/><twPinLimit anchorID="73" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="15.000" period="25.000" constraintValue="12.500" deviceLimit="5.000" physResource="usr/clkDiv/mmcm_adv_inst/CLKIN1" logResource="usr/clkDiv/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="usr/clkDiv/clkin1"/><twPinLimit anchorID="74" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="15.000" period="25.000" constraintValue="12.500" deviceLimit="5.000" physResource="usr/clkDiv/mmcm_adv_inst/CLKIN1" logResource="usr/clkDiv/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="usr/clkDiv/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="75" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_cdce_out0_p = PERIOD TIMEGRP &quot;CDCE_OUT0_P&quot; 4.1667 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.800</twMinPer></twConstHead><twPinLimitRpt anchorID="76"><twPinLimitBanner>Component Switching Limit Checks: TS_cdce_out0_p = PERIOD TIMEGRP &quot;CDCE_OUT0_P&quot; 4.1667 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="77" type="MINLOWPULSE" name="Tdcmpw_CLKIN_200_250" slack="1.366" period="4.166" constraintValue="2.083" deviceLimit="1.400" physResource="usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1" logResource="usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y1.CLKIN1" clockNet="usr/txPllRefClk_from_mgtRefClkBufg"/><twPinLimit anchorID="78" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_200_250" slack="1.366" period="4.166" constraintValue="2.083" deviceLimit="1.400" physResource="usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1" logResource="usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y1.CLKIN1" clockNet="usr/txPllRefClk_from_mgtRefClkBufg"/><twPinLimit anchorID="79" type="MINPERIOD" name="Tgtxper_REFCLK(Fgclk)" slack="2.628" period="4.166" constraintValue="4.166" deviceLimit="1.538" freqLimit="650.195" physResource="usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0" logResource="usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0" locationPin="GTXE1_X0Y0.MGTREFCLKRX0" clockNet="usr/mgtRefClk_from_cdceOut0IbufdsGtxe1"/></twPinLimitRpt></twConst><twConst anchorID="80" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_cdce_out0_n = PERIOD TIMEGRP &quot;CDCE_OUT0_N&quot; TS_cdce_out0_p PHASE 2.0833 ns         HIGH 50%;</twConstName><twItemCnt>51</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>45</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.800</twMinPer></twConstHead><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (SLICE_X54Y23.A2), 6 paths
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.606</twSlack><twSrc BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1</twSrc><twDest BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twDest><twTotPathDel>2.467</twTotPathDel><twClkSkew dest = "0.935" src = "0.993">0.058</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1</twSrc><twDest BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X55Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twSrcClk><twPathDel><twSite>SLICE_X55Y16.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;3&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y16.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y16.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;3&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_lut&lt;0&gt;1</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y17.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;6&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y23.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twBEL></twPathDel><twLogDel>1.076</twLogDel><twRouteDel>1.391</twRouteDel><twTotDel>2.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">usr/txPllRefClk_from_mgtRefClkBufg</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.728</twSlack><twSrc BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2</twSrc><twDest BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twDest><twTotPathDel>2.345</twTotPathDel><twClkSkew dest = "0.935" src = "0.993">0.058</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2</twSrc><twDest BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X55Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twSrcClk><twPathDel><twSite>SLICE_X55Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;3&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y16.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y16.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;3&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_lut&lt;0&gt;1</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y17.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;6&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y23.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twBEL></twPathDel><twLogDel>1.076</twLogDel><twRouteDel>1.269</twRouteDel><twTotDel>2.345</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">usr/txPllRefClk_from_mgtRefClkBufg</twDestClk><twPctLog>45.9</twPctLog><twPctRoute>54.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.768</twSlack><twSrc BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2</twSrc><twDest BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twDest><twTotPathDel>2.305</twTotPathDel><twClkSkew dest = "0.935" src = "0.993">0.058</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2</twSrc><twDest BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X55Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twSrcClk><twPathDel><twSite>SLICE_X55Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;3&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y16.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShiftCnter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y16.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;3&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_lutdi1</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y17.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;6&gt;</twComp><twBEL>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y23.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twBEL></twPathDel><twLogDel>1.036</twLogDel><twRouteDel>1.269</twRouteDel><twTotDel>2.305</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">usr/txPllRefClk_from_mgtRefClkBufg</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/txpll/mmcm_inst/pll/mmcm_adv_inst (MMCM_ADV_X0Y1.PSEN), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.761</twSlack><twSrc BELType="FF">usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM</twSrc><twDest BELType="OTHER">usr/txpll/mmcm_inst/pll/mmcm_adv_inst</twDest><twTotPathDel>2.322</twTotPathDel><twClkSkew dest = "0.945" src = "0.993">0.048</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM</twSrc><twDest BELType='OTHER'>usr/txpll/mmcm_inst/pll/mmcm_adv_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twSrcClk><twPathDel><twSite>SLICE_X55Y23.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1</twComp><twBEL>usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y1.PSEN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>usr/txpll/phaseShift_to_pll</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y1.PSCLK</twSite><twDelType>Tmmcmdck_PSEN</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>usr/txpll/mmcm_inst/pll/mmcm_adv_inst</twComp><twBEL>usr/txpll/mmcm_inst/pll/mmcm_adv_inst</twBEL></twPathDel><twLogDel>1.462</twLogDel><twRouteDel>0.860</twRouteDel><twTotDel>2.322</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">usr/txPllRefClk_from_mgtRefClkBufg</twDestClk><twPctLog>63.0</twPctLog><twPctRoute>37.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/txpll/mmc_ctrl_inst/phaseshift_r0 (SLICE_X55Y22.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.929</twSlack><twSrc BELType="FF">usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="FF">usr/txpll/mmc_ctrl_inst/phaseshift_r0</twDest><twTotPathDel>1.574</twTotPathDel><twClkSkew dest = "1.706" src = "1.790">0.084</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.474" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.579</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseshift_r0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X68Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X68Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>usr/sync_from_vio&lt;12&gt;</twComp><twBEL>usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y22.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>usr/sync_from_vio&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y22.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseshift_r1</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseshift_r0</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>1.159</twRouteDel><twTotDel>1.574</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">usr/txPllRefClk_from_mgtRefClkBufg</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_cdce_out0_n = PERIOD TIMEGRP &quot;CDCE_OUT0_N&quot; TS_cdce_out0_p PHASE 2.0833 ns
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/txpll/mmc_ctrl_inst/phaseshift_r0 (SLICE_X55Y22.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.047</twSlack><twSrc BELType="FF">usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="FF">usr/txpll/mmc_ctrl_inst/phaseshift_r0</twDest><twTotPathDel>0.696</twTotPathDel><twClkSkew dest = "0.826" src = "0.756">-0.070</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.474" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.579</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseshift_r0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X68Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X68Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/sync_from_vio&lt;12&gt;</twComp><twBEL>usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y22.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.657</twDelInfo><twComp>usr/sync_from_vio&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y22.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseshift_r1</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseshift_r0</twBEL></twPathDel><twLogDel>0.039</twLogDel><twRouteDel>0.657</twRouteDel><twTotDel>0.696</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twDestClk><twPctLog>5.6</twPctLog><twPctRoute>94.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (SLICE_X54Y23.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.127</twSlack><twSrc BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twSrc><twDest BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twDest><twTotPathDel>0.127</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twSrc><twDest BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twSrcClk><twPathDel><twSite>SLICE_X54Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y23.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.084</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y23.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.055</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twBEL></twPathDel><twLogDel>0.043</twLogDel><twRouteDel>0.084</twRouteDel><twTotDel>0.127</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (SLICE_X54Y23.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.129</twSlack><twSrc BELType="FF">usr/txpll/mmc_ctrl_inst/phaseshift_r1</twSrc><twDest BELType="FF">usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twDest><twTotPathDel>0.140</twTotPathDel><twClkSkew dest = "0.055" src = "0.044">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseshift_r1</twSrc><twDest BELType='FF'>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twSrcClk><twPathDel><twSite>SLICE_X55Y22.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseshift_r1</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseshift_r1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y23.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseshift_r1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y23.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.055</twDelInfo><twComp>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twComp><twBEL>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1</twBEL><twBEL>usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2</twBEL></twPathDel><twLogDel>0.043</twLogDel><twRouteDel>0.097</twRouteDel><twTotDel>0.140</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.083">usr/txPllRefClk_from_mgtRefClkBufg</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="97"><twPinLimitBanner>Component Switching Limit Checks: TS_cdce_out0_n = PERIOD TIMEGRP &quot;CDCE_OUT0_N&quot; TS_cdce_out0_p PHASE 2.0833 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="98" type="MINLOWPULSE" name="Tdcmpw_CLKIN_200_250" slack="1.366" period="4.166" constraintValue="2.083" deviceLimit="1.400" physResource="usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1" logResource="usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y1.CLKIN1" clockNet="usr/txPllRefClk_from_mgtRefClkBufg"/><twPinLimit anchorID="99" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_200_250" slack="1.366" period="4.166" constraintValue="2.083" deviceLimit="1.400" physResource="usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1" logResource="usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y1.CLKIN1" clockNet="usr/txPllRefClk_from_mgtRefClkBufg"/><twPinLimit anchorID="100" type="MINPERIOD" name="Tgtxper_REFCLK(Fgclk)" slack="2.628" period="4.166" constraintValue="4.166" deviceLimit="1.538" freqLimit="650.195" physResource="usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0" logResource="usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0" locationPin="GTXE1_X0Y0.MGTREFCLKRX0" clockNet="usr/mgtRefClk_from_cdceOut0IbufdsGtxe1"/></twPinLimitRpt></twConst><twConst anchorID="101" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_usr_clkDiv_clkout1 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout1&quot; TS_XPOINT1_CLK3_P         / 8 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.500</twMinPer></twConstHead><twPinLimitRpt anchorID="102"><twPinLimitBanner>Component Switching Limit Checks: TS_usr_clkDiv_clkout1 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout1&quot; TS_XPOINT1_CLK3_P
        / 8 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="103" type="MINPERIOD" name="Trper_CLKA" slack="0.625" period="3.125" constraintValue="3.125" deviceLimit="2.500" freqLimit="400.000" physResource="usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" logResource="usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X4Y70.RDCLK" clockNet="usr/clk_320"/><twPinLimit anchorID="104" type="MINPERIOD" name="Trper_CLKB" slack="0.625" period="3.125" constraintValue="3.125" deviceLimit="2.500" freqLimit="400.000" physResource="usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK" logResource="usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X4Y70.WRCLK" clockNet="usr/clk_320"/><twPinLimit anchorID="105" type="MINPERIOD" name="Trper_CLKA" slack="0.625" period="3.125" constraintValue="3.125" deviceLimit="2.500" freqLimit="400.000" physResource="usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" logResource="usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X5Y72.RDCLK" clockNet="usr/clk_320"/></twPinLimitRpt></twConst><twConst anchorID="106" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_usr_clkDiv_clkout0 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout0&quot; TS_XPOINT1_CLK3_P         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.429</twMinPer></twConstHead><twPinLimitRpt anchorID="107"><twPinLimitBanner>Component Switching Limit Checks: TS_usr_clkDiv_clkout0 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout0&quot; TS_XPOINT1_CLK3_P
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="108" type="MINPERIOD" name="Tbcper_I" slack="23.571" period="25.000" constraintValue="25.000" deviceLimit="1.429" freqLimit="699.790" physResource="usr/clkDiv/clkout1_buf/I0" logResource="usr/clkDiv/clkout1_buf/I0" locationPin="BUFGCTRL_X0Y0.I0" clockNet="usr/clkDiv/clkout0"/><twPinLimit anchorID="109" type="MINHIGHPULSE" name="Trpw" slack="24.168" period="25.000" constraintValue="12.500" deviceLimit="0.416" physResource="usr/userCdceLocked_r/SR" logResource="usr/userCdceLocked_r/SR" locationPin="SLICE_X39Y55.SR" clockNet="usr/generalReset_from_orGate"/><twPinLimit anchorID="110" type="MINLOWPULSE" name="Tcl" slack="24.272" period="25.000" constraintValue="12.500" deviceLimit="0.364" physResource="usr/userCdceLocked_r/CLK" logResource="usr/userCdceLocked_r/CK" locationPin="SLICE_X39Y55.CLK" clockNet="usr/clk_40"/></twPinLimitRpt></twConst><twConst anchorID="111" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_usr_clkDiv_clkout2 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout2&quot; TS_XPOINT1_CLK3_P         PHASE 18.75 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.429</twMinPer></twConstHead><twPinLimitRpt anchorID="112"><twPinLimitBanner>Component Switching Limit Checks: TS_usr_clkDiv_clkout2 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout2&quot; TS_XPOINT1_CLK3_P
        PHASE 18.75 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="113" type="MINPERIOD" name="Tbcper_I" slack="23.571" period="25.000" constraintValue="25.000" deviceLimit="1.429" freqLimit="699.790" physResource="usr/clkDiv/clkout3_buf/I0" logResource="usr/clkDiv/clkout3_buf/I0" locationPin="BUFGCTRL_X0Y2.I0" clockNet="usr/clkDiv/clkout2"/><twPinLimit anchorID="114" type="MINLOWPULSE" name="Tcl" slack="24.272" period="25.000" constraintValue="12.500" deviceLimit="0.364" physResource="usr/txData_from_dtcfetop&lt;22&gt;/CLK" logResource="usr/dtc_top/dtc/DTC_FE_OUT_51/CK" locationPin="SLICE_X78Y138.CLK" clockNet="usr/clk_40sh"/><twPinLimit anchorID="115" type="MINHIGHPULSE" name="Tch" slack="24.272" period="25.000" constraintValue="12.500" deviceLimit="0.364" physResource="usr/txData_from_dtcfetop&lt;22&gt;/CLK" logResource="usr/dtc_top/dtc/DTC_FE_OUT_51/CK" locationPin="SLICE_X78Y138.CLK" clockNet="usr/clk_40sh"/></twPinLimitRpt></twConst><twConst anchorID="116" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_usr_clkDiv_clkout1_0 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout1_0&quot;         TS_XPOINT1_CLK3_N / 8 HIGH 50%;</twConstName><twItemCnt>854</twItemCnt><twErrCntSetup>40</twErrCntSetup><twErrCntEndPt>40</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>389</twEndPtCnt><twPathErrCnt>71</twPathErrCnt><twMinPer>4.172</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="2" sType="EndPoint">Paths for end point usr/dtc_top/dtc/eports_trig/eport_out_24 (SLICE_X81Y171.AX), 3 paths
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.047</twSlack><twSrc BELType="RAM">usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_24</twDest><twTotPathDel>3.910</twTotPathDel><twClkSkew dest = "0.843" src = "1.025">0.182</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.142" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_24</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X5Y72.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">usr/clk_320</twSrcClk><twPathDel><twSite>RAMB18_X5Y72.DO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y174.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>usr/dtc_top/dtc/dout_buff_0&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y174.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>usr/dtc_top/dtc/EPORT_OUT&lt;27&gt;</twComp><twBEL>usr/dtc_top/dtc/Mmux_cic_out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y171.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>usr/dtc_top/dtc/cic_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y171.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>usr/dtc_top/dtc/EPORT_OUT&lt;25&gt;</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_24</twBEL></twPathDel><twLogDel>2.303</twLogDel><twRouteDel>1.607</twRouteDel><twTotDel>3.910</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>58.9</twPctLog><twPctRoute>41.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.846</twSlack><twSrc BELType="RAM">usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_24</twDest><twTotPathDel>3.702</twTotPathDel><twClkSkew dest = "0.843" src = "1.032">0.189</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.142" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_24</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X4Y70.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">usr/clk_320</twSrcClk><twPathDel><twSite>RAMB18_X4Y70.DO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y174.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>usr/dtc_top/dtc/dout_buff_1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y174.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>usr/dtc_top/dtc/EPORT_OUT&lt;27&gt;</twComp><twBEL>usr/dtc_top/dtc/Mmux_cic_out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y171.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>usr/dtc_top/dtc/cic_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y171.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>usr/dtc_top/dtc/EPORT_OUT&lt;25&gt;</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_24</twBEL></twPathDel><twLogDel>2.298</twLogDel><twRouteDel>1.404</twRouteDel><twTotDel>3.702</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>62.1</twPctLog><twPctRoute>37.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.827</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/cycle</twSrc><twDest BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_24</twDest><twTotPathDel>2.158</twTotPathDel><twClkSkew dest = "0.843" src = "0.903">0.060</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.142" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/cycle</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_24</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X79Y181.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/dtc_top/dtc/cycle</twComp><twBEL>usr/dtc_top/dtc/cycle</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y174.B2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>usr/dtc_top/dtc/cycle</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y174.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>usr/dtc_top/dtc/EPORT_OUT&lt;27&gt;</twComp><twBEL>usr/dtc_top/dtc/Mmux_cic_out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y171.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>usr/dtc_top/dtc/cic_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y171.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>usr/dtc_top/dtc/EPORT_OUT&lt;25&gt;</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_24</twBEL></twPathDel><twLogDel>0.568</twLogDel><twRouteDel>1.590</twRouteDel><twTotDel>2.158</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="2" sType="EndPoint">Paths for end point usr/dtc_top/dtc/eports_trig/eport_out_25 (SLICE_X81Y171.BX), 3 paths
</twPathRptBanner><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.953</twSlack><twSrc BELType="RAM">usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_25</twDest><twTotPathDel>3.816</twTotPathDel><twClkSkew dest = "0.843" src = "1.025">0.182</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.142" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_25</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X5Y72.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">usr/clk_320</twSrcClk><twPathDel><twSite>RAMB18_X5Y72.DO8</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y174.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.246</twDelInfo><twComp>usr/dtc_top/dtc/dout_buff_0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y174.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/dtc_top/dtc/EPORT_OUT&lt;27&gt;</twComp><twBEL>usr/dtc_top/dtc/Mmux_cic_out21</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y171.BX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>usr/dtc_top/dtc/cic_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y171.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>usr/dtc_top/dtc/EPORT_OUT&lt;25&gt;</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_25</twBEL></twPathDel><twLogDel>2.175</twLogDel><twRouteDel>1.641</twRouteDel><twTotDel>3.816</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>57.0</twPctLog><twPctRoute>43.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.715</twSlack><twSrc BELType="RAM">usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_25</twDest><twTotPathDel>3.571</twTotPathDel><twClkSkew dest = "0.843" src = "1.032">0.189</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.142" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_25</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X4Y70.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">usr/clk_320</twSrcClk><twPathDel><twSite>RAMB18_X4Y70.DO8</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y174.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>usr/dtc_top/dtc/dout_buff_1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y174.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/dtc_top/dtc/EPORT_OUT&lt;27&gt;</twComp><twBEL>usr/dtc_top/dtc/Mmux_cic_out21</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y171.BX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>usr/dtc_top/dtc/cic_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y171.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>usr/dtc_top/dtc/EPORT_OUT&lt;25&gt;</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_25</twBEL></twPathDel><twLogDel>2.175</twLogDel><twRouteDel>1.396</twRouteDel><twTotDel>3.571</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>60.9</twPctLog><twPctRoute>39.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.074</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/cycle</twSrc><twDest BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_25</twDest><twTotPathDel>1.911</twTotPathDel><twClkSkew dest = "0.843" src = "0.903">0.060</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.142" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/cycle</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_25</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X79Y181.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/dtc_top/dtc/cycle</twComp><twBEL>usr/dtc_top/dtc/cycle</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y174.B2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>usr/dtc_top/dtc/cycle</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y174.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>usr/dtc_top/dtc/EPORT_OUT&lt;27&gt;</twComp><twBEL>usr/dtc_top/dtc/Mmux_cic_out21</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y171.BX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>usr/dtc_top/dtc/cic_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y171.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>usr/dtc_top/dtc/EPORT_OUT&lt;25&gt;</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_25</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>1.472</twRouteDel><twTotDel>1.911</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="2" sType="EndPoint">Paths for end point usr/dtc_top/dtc/eports_trig/eport_out_18 (SLICE_X81Y172.CX), 3 paths
</twPathRptBanner><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.951</twSlack><twSrc BELType="RAM">usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_18</twDest><twTotPathDel>3.813</twTotPathDel><twClkSkew dest = "0.842" src = "1.025">0.183</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.142" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_18</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X5Y72.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">usr/clk_320</twSrcClk><twPathDel><twSite>RAMB18_X5Y72.DO16</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y175.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.134</twDelInfo><twComp>usr/dtc_top/dtc/dout_buff_0&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y175.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>usr/dtc_top/dtc/EPORT_OUT&lt;3&gt;</twComp><twBEL>usr/dtc_top/dtc/Mmux_cic_out31</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y172.CX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>usr/dtc_top/dtc/cic_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y172.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>usr/dtc_top/dtc/EPORT_OUT&lt;18&gt;</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_18</twBEL></twPathDel><twLogDel>2.288</twLogDel><twRouteDel>1.525</twRouteDel><twTotDel>3.813</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>60.0</twPctLog><twPctRoute>40.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.904</twSlack><twSrc BELType="RAM">usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_18</twDest><twTotPathDel>3.759</twTotPathDel><twClkSkew dest = "0.842" src = "1.032">0.190</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.142" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_18</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X4Y70.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">usr/clk_320</twSrcClk><twPathDel><twSite>RAMB18_X4Y70.DO16</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y175.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.069</twDelInfo><twComp>usr/dtc_top/dtc/dout_buff_1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y175.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>usr/dtc_top/dtc/EPORT_OUT&lt;3&gt;</twComp><twBEL>usr/dtc_top/dtc/Mmux_cic_out31</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y172.CX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>usr/dtc_top/dtc/cic_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y172.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>usr/dtc_top/dtc/EPORT_OUT&lt;18&gt;</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_18</twBEL></twPathDel><twLogDel>2.299</twLogDel><twRouteDel>1.460</twRouteDel><twTotDel>3.759</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>61.2</twPctLog><twPctRoute>38.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.079</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/cycle</twSrc><twDest BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_18</twDest><twTotPathDel>1.905</twTotPathDel><twClkSkew dest = "0.842" src = "0.903">0.061</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.142" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/cycle</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_18</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y181.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X79Y181.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/dtc_top/dtc/cycle</twComp><twBEL>usr/dtc_top/dtc/cycle</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y175.D2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>usr/dtc_top/dtc/cycle</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y175.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>usr/dtc_top/dtc/EPORT_OUT&lt;3&gt;</twComp><twBEL>usr/dtc_top/dtc/Mmux_cic_out31</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y172.CX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>usr/dtc_top/dtc/cic_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y172.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>usr/dtc_top/dtc/EPORT_OUT&lt;18&gt;</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_18</twBEL></twPathDel><twLogDel>0.562</twLogDel><twRouteDel>1.343</twRouteDel><twTotDel>1.905</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_usr_clkDiv_clkout1_0 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout1_0&quot;
        TS_XPOINT1_CLK3_N / 8 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X5Y72.ADDRBWRADDR10), 1 path
</twPathRptBanner><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.069</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5</twSrc><twDest BELType="RAM">usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>0.215</twTotPathDel><twClkSkew dest = "0.530" src = "0.384">-0.146</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5</twSrc><twDest BELType='RAM'>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X92Y180.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;5&gt;</twComp><twBEL>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5</twBEL></twPathDel><twPathDel><twSite>RAMB18_X5Y72.ADDRBWRADDR10</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X5Y72.WRCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.097</twDelInfo><twComp>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.018</twLogDel><twRouteDel>0.197</twRouteDel><twTotDel>0.215</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>8.4</twPctLog><twPctRoute>91.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram (RAMB18_X4Y72.ADDRARDADDR4), 1 path
</twPathRptBanner><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.081</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/addra_0_1</twSrc><twDest BELType="RAM">usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.225</twTotPathDel><twClkSkew dest = "0.537" src = "0.393">-0.144</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/addra_0_1</twSrc><twDest BELType='RAM'>usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X74Y185.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X74Y185.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/dtc_top/dtc/addra_0&lt;3&gt;</twComp><twBEL>usr/dtc_top/dtc/addra_0_1</twBEL></twPathDel><twPathDel><twSite>RAMB18_X4Y72.ADDRARDADDR4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.207</twDelInfo><twComp>usr/dtc_top/dtc/addra_0&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X4Y72.RDCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.097</twDelInfo><twComp>usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram</twComp><twBEL>usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.018</twLogDel><twRouteDel>0.207</twRouteDel><twTotDel>0.225</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>8.0</twPctLog><twPctRoute>92.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram (RAMB18_X4Y72.ADDRARDADDR8), 1 path
</twPathRptBanner><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.083</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/addra_0_5</twSrc><twDest BELType="RAM">usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.226</twTotPathDel><twClkSkew dest = "0.537" src = "0.394">-0.143</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/addra_0_5</twSrc><twDest BELType='RAM'>usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X74Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X74Y186.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/dtc_top/dtc/addra_0&lt;7&gt;</twComp><twBEL>usr/dtc_top/dtc/addra_0_5</twBEL></twPathDel><twPathDel><twSite>RAMB18_X4Y72.ADDRARDADDR8</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.208</twDelInfo><twComp>usr/dtc_top/dtc/addra_0&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X4Y72.RDCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.097</twDelInfo><twComp>usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram</twComp><twBEL>usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.018</twLogDel><twRouteDel>0.208</twRouteDel><twTotDel>0.226</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twDestClk><twPctLog>8.0</twPctLog><twPctRoute>92.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="141"><twPinLimitBanner>Component Switching Limit Checks: TS_usr_clkDiv_clkout1_0 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout1_0&quot;
        TS_XPOINT1_CLK3_N / 8 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="142" type="MINPERIOD" name="Trper_CLKA" slack="0.625" period="3.125" constraintValue="3.125" deviceLimit="2.500" freqLimit="400.000" physResource="usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" logResource="usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X4Y70.RDCLK" clockNet="usr/clk_320"/><twPinLimit anchorID="143" type="MINPERIOD" name="Trper_CLKB" slack="0.625" period="3.125" constraintValue="3.125" deviceLimit="2.500" freqLimit="400.000" physResource="usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK" logResource="usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X4Y70.WRCLK" clockNet="usr/clk_320"/><twPinLimit anchorID="144" type="MINPERIOD" name="Trper_CLKA" slack="0.625" period="3.125" constraintValue="3.125" deviceLimit="2.500" freqLimit="400.000" physResource="usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" logResource="usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X5Y72.RDCLK" clockNet="usr/clk_320"/></twPinLimitRpt></twConst><twConst anchorID="145" twConstType="PERIOD" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_usr_clkDiv_clkout0_0 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout0_0&quot;         TS_XPOINT1_CLK3_N HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.429</twMinPer></twConstHead><twPinLimitRpt anchorID="146"><twPinLimitBanner>Component Switching Limit Checks: TS_usr_clkDiv_clkout0_0 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout0_0&quot;
        TS_XPOINT1_CLK3_N HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="147" type="MINPERIOD" name="Tbcper_I" slack="23.571" period="25.000" constraintValue="25.000" deviceLimit="1.429" freqLimit="699.790" physResource="usr/clkDiv/clkout1_buf/I0" logResource="usr/clkDiv/clkout1_buf/I0" locationPin="BUFGCTRL_X0Y0.I0" clockNet="usr/clkDiv/clkout0"/><twPinLimit anchorID="148" type="MINHIGHPULSE" name="Trpw" slack="24.168" period="25.000" constraintValue="12.500" deviceLimit="0.416" physResource="usr/userCdceLocked_r/SR" logResource="usr/userCdceLocked_r/SR" locationPin="SLICE_X39Y55.SR" clockNet="usr/generalReset_from_orGate"/><twPinLimit anchorID="149" type="MINLOWPULSE" name="Tcl" slack="24.272" period="25.000" constraintValue="12.500" deviceLimit="0.364" physResource="usr/userCdceLocked_r/CLK" logResource="usr/userCdceLocked_r/CK" locationPin="SLICE_X39Y55.CLK" clockNet="usr/clk_40"/></twPinLimitRpt></twConst><twConst anchorID="150" twConstType="PERIOD" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_usr_clkDiv_clkout2_0 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout2_0&quot;         TS_XPOINT1_CLK3_N PHASE 18.75 ns HIGH 50%;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>21.936</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/dtc_top/dtc/DTC_FE_OUT_39 (SLICE_X82Y140.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.383</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_3</twSrc><twDest BELType="FF">usr/dtc_top/dtc/DTC_FE_OUT_39</twDest><twTotPathDel>2.214</twTotPathDel><twClkSkew dest = "2.904" src = "3.204">0.300</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.228</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_3</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/DTC_FE_OUT_39</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X81Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X81Y175.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/dtc_top/dtc/EPORT_OUT&lt;3&gt;</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y140.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.862</twDelInfo><twComp>usr/dtc_top/dtc/EPORT_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y140.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>usr/txData_from_dtcfetop&lt;41&gt;</twComp><twBEL>usr/dtc_top/dtc/DTC_FE_OUT_39</twBEL></twPathDel><twLogDel>0.352</twLogDel><twRouteDel>1.862</twRouteDel><twTotDel>2.214</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_40sh</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/dtc_top/dtc/DTC_FE_OUT_32 (SLICE_X80Y139.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.452</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_4</twSrc><twDest BELType="FF">usr/dtc_top/dtc/DTC_FE_OUT_32</twDest><twTotPathDel>2.133</twTotPathDel><twClkSkew dest = "2.899" src = "3.211">0.312</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.228</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_4</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/DTC_FE_OUT_32</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X83Y174.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X83Y174.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/dtc_top/dtc/EPORT_OUT&lt;4&gt;</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y139.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.781</twDelInfo><twComp>usr/dtc_top/dtc/EPORT_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y139.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>usr/txData_from_dtcfetop&lt;10&gt;</twComp><twBEL>usr/dtc_top/dtc/DTC_FE_OUT_32</twBEL></twPathDel><twLogDel>0.352</twLogDel><twRouteDel>1.781</twRouteDel><twTotDel>2.133</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_40sh</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/dtc_top/dtc/DTC_FE_OUT_33 (SLICE_X80Y139.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.474</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_5</twSrc><twDest BELType="FF">usr/dtc_top/dtc/DTC_FE_OUT_33</twDest><twTotPathDel>2.118</twTotPathDel><twClkSkew dest = "2.899" src = "3.204">0.305</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.228</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_5</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/DTC_FE_OUT_33</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X80Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X80Y175.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>usr/dtc_top/dtc/EPORT_OUT&lt;7&gt;</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y139.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.722</twDelInfo><twComp>usr/dtc_top/dtc/EPORT_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y139.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>usr/txData_from_dtcfetop&lt;10&gt;</twComp><twBEL>usr/dtc_top/dtc/DTC_FE_OUT_33</twBEL></twPathDel><twLogDel>0.396</twLogDel><twRouteDel>1.722</twRouteDel><twTotDel>2.118</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_40sh</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_usr_clkDiv_clkout2_0 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout2_0&quot;
        TS_XPOINT1_CLK3_N PHASE 18.75 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/dtc_top/dtc/DTC_FE_OUT_49 (SLICE_X80Y141.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.381</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_21</twSrc><twDest BELType="FF">usr/dtc_top/dtc/DTC_FE_OUT_49</twDest><twTotPathDel>0.637</twTotPathDel><twClkSkew dest = "1.383" src = "1.355">-0.028</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.228</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_21</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/DTC_FE_OUT_49</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X80Y173.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X80Y173.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/dtc_top/dtc/EPORT_OUT&lt;23&gt;</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y141.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.611</twDelInfo><twComp>usr/dtc_top/dtc/EPORT_OUT&lt;21&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X80Y141.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>usr/txData_from_dtcfetop&lt;18&gt;</twComp><twBEL>usr/dtc_top/dtc/DTC_FE_OUT_49</twBEL></twPathDel><twLogDel>0.026</twLogDel><twRouteDel>0.611</twRouteDel><twTotDel>0.637</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_40sh</twDestClk><twPctLog>4.1</twPctLog><twPctRoute>95.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/dtc_top/dtc/DTC_FE_OUT_50 (SLICE_X80Y141.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.381</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_22</twSrc><twDest BELType="FF">usr/dtc_top/dtc/DTC_FE_OUT_50</twDest><twTotPathDel>0.637</twTotPathDel><twClkSkew dest = "1.383" src = "1.355">-0.028</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.228</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_22</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/DTC_FE_OUT_50</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X80Y173.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X80Y173.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/dtc_top/dtc/EPORT_OUT&lt;23&gt;</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y141.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.611</twDelInfo><twComp>usr/dtc_top/dtc/EPORT_OUT&lt;22&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X80Y141.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>usr/txData_from_dtcfetop&lt;18&gt;</twComp><twBEL>usr/dtc_top/dtc/DTC_FE_OUT_50</twBEL></twPathDel><twLogDel>0.026</twLogDel><twRouteDel>0.611</twRouteDel><twTotDel>0.637</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_40sh</twDestClk><twPctLog>4.1</twPctLog><twPctRoute>95.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/dtc_top/dtc/DTC_FE_OUT_48 (SLICE_X80Y141.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.391</twSlack><twSrc BELType="FF">usr/dtc_top/dtc/eports_trig/eport_out_20</twSrc><twDest BELType="FF">usr/dtc_top/dtc/DTC_FE_OUT_48</twDest><twTotPathDel>0.647</twTotPathDel><twClkSkew dest = "1.383" src = "1.355">-0.028</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.204" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.228</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/dtc_top/dtc/eports_trig/eport_out_20</twSrc><twDest BELType='FF'>usr/dtc_top/dtc/DTC_FE_OUT_48</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X80Y173.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_320</twSrcClk><twPathDel><twSite>SLICE_X80Y173.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/dtc_top/dtc/EPORT_OUT&lt;23&gt;</twComp><twBEL>usr/dtc_top/dtc/eports_trig/eport_out_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y141.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.621</twDelInfo><twComp>usr/dtc_top/dtc/EPORT_OUT&lt;20&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X80Y141.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>usr/txData_from_dtcfetop&lt;18&gt;</twComp><twBEL>usr/dtc_top/dtc/DTC_FE_OUT_48</twBEL></twPathDel><twLogDel>0.026</twLogDel><twRouteDel>0.621</twRouteDel><twTotDel>0.647</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">usr/clk_40sh</twDestClk><twPctLog>4.0</twPctLog><twPctRoute>96.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="163"><twPinLimitBanner>Component Switching Limit Checks: TS_usr_clkDiv_clkout2_0 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout2_0&quot;
        TS_XPOINT1_CLK3_N PHASE 18.75 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="164" type="MINPERIOD" name="Tbcper_I" slack="23.571" period="25.000" constraintValue="25.000" deviceLimit="1.429" freqLimit="699.790" physResource="usr/clkDiv/clkout3_buf/I0" logResource="usr/clkDiv/clkout3_buf/I0" locationPin="BUFGCTRL_X0Y2.I0" clockNet="usr/clkDiv/clkout2"/><twPinLimit anchorID="165" type="MINLOWPULSE" name="Tcl" slack="24.272" period="25.000" constraintValue="12.500" deviceLimit="0.364" physResource="usr/txData_from_dtcfetop&lt;22&gt;/CLK" logResource="usr/dtc_top/dtc/DTC_FE_OUT_51/CK" locationPin="SLICE_X78Y138.CLK" clockNet="usr/clk_40sh"/><twPinLimit anchorID="166" type="MINHIGHPULSE" name="Tch" slack="24.272" period="25.000" constraintValue="12.500" deviceLimit="0.364" physResource="usr/txData_from_dtcfetop&lt;22&gt;/CLK" logResource="usr/dtc_top/dtc/DTC_FE_OUT_51/CK" locationPin="SLICE_X78Y138.CLK" clockNet="usr/clk_40sh"/></twPinLimitRpt></twConst><twConst anchorID="167" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_usr_txpll_mmcm_inst_pll_clkout0 = PERIOD TIMEGRP         &quot;usr_txpll_mmcm_inst_pll_clkout0&quot; TS_cdce_out0_p / 0.166666667 HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.222</twMinPer></twConstHead><twPinLimitRpt anchorID="168"><twPinLimitBanner>Component Switching Limit Checks: TS_usr_txpll_mmcm_inst_pll_clkout0 = PERIOD TIMEGRP
        &quot;usr_txpll_mmcm_inst_pll_clkout0&quot; TS_cdce_out0_p / 0.166666667 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="169" type="MINPERIOD" name="Trper_CLKB" slack="22.778" period="25.000" constraintValue="25.000" deviceLimit="2.222" freqLimit="450.045" physResource="usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL" logResource="usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL" locationPin="RAMB36_X2Y26.CLKBWRCLKL" clockNet="FMC1_LA_P_0_OBUF"/><twPinLimit anchorID="170" type="MINPERIOD" name="Trper_CLKB" slack="22.778" period="25.000" constraintValue="25.000" deviceLimit="2.222" freqLimit="450.045" physResource="usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/CLKBWRCLKL" logResource="usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/CLKBWRCLKL" locationPin="RAMB36_X2Y30.CLKBWRCLKL" clockNet="FMC1_LA_P_0_OBUF"/><twPinLimit anchorID="171" type="MINPERIOD" name="Trper_CLKB" slack="22.778" period="25.000" constraintValue="25.000" deviceLimit="2.222" freqLimit="450.045" physResource="usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKL" logResource="usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKL" locationPin="RAMB36_X5Y26.CLKBWRCLKL" clockNet="FMC1_LA_P_0_OBUF"/></twPinLimitRpt></twConst><twConst anchorID="172" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_usr_txpll_mmcm_inst_pll_clkout0_0 = PERIOD TIMEGRP         &quot;usr_txpll_mmcm_inst_pll_clkout0_0&quot; TS_cdce_out0_n / 0.166666667 HIGH         50%;</twConstName><twItemCnt>6814</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1918</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.198</twMinPer></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE (SLICE_X40Y131.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="173"><twConstPath anchorID="174" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.802</twSlack><twSrc BELType="FF">usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE</twDest><twTotPathDel>7.036</twTotPathDel><twClkSkew dest = "1.409" src = "1.466">0.057</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.105</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X76Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X76Y122.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iCAP_STATE&lt;1&gt;</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y165.A2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.382</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y165.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A</twBEL><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y131.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.481</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y131.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;3&gt;</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE</twBEL></twPathDel><twLogDel>1.173</twLogDel><twRouteDel>5.863</twRouteDel><twTotDel>7.036</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="175"><twConstPath anchorID="176" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.931</twSlack><twSrc BELType="FF">usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE</twDest><twTotPathDel>6.907</twTotPathDel><twClkSkew dest = "1.409" src = "1.466">0.057</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.105</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X76Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X76Y122.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iCAP_STATE&lt;1&gt;</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y165.B2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.256</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y165.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B</twBEL><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y131.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.481</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y131.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;3&gt;</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE</twBEL></twPathDel><twLogDel>1.170</twLogDel><twRouteDel>5.737</twRouteDel><twTotDel>6.907</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="177"><twConstPath anchorID="178" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.209</twSlack><twSrc BELType="FF">usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twSrc><twDest BELType="FF">usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE</twDest><twTotPathDel>6.613</twTotPathDel><twClkSkew dest = "1.409" src = "1.482">0.073</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.105</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twSrc><twDest BELType='FF'>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X72Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X72Y120.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y165.B4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.962</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iTRIGGER</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y165.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B</twBEL><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y131.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.481</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y131.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;3&gt;</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE</twBEL></twPathDel><twLogDel>1.170</twLogDel><twRouteDel>5.443</twRouteDel><twTotDel>6.613</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE (SLICE_X40Y131.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="179"><twConstPath anchorID="180" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.802</twSlack><twSrc BELType="FF">usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE</twDest><twTotPathDel>7.036</twTotPathDel><twClkSkew dest = "1.409" src = "1.466">0.057</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.105</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X76Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X76Y122.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iCAP_STATE&lt;1&gt;</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y165.A2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.382</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y165.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A</twBEL><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y131.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.481</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y131.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;3&gt;</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE</twBEL></twPathDel><twLogDel>1.173</twLogDel><twRouteDel>5.863</twRouteDel><twTotDel>7.036</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="181"><twConstPath anchorID="182" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.931</twSlack><twSrc BELType="FF">usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE</twDest><twTotPathDel>6.907</twTotPathDel><twClkSkew dest = "1.409" src = "1.466">0.057</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.105</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X76Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X76Y122.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iCAP_STATE&lt;1&gt;</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y165.B2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.256</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y165.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B</twBEL><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y131.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.481</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y131.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;3&gt;</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE</twBEL></twPathDel><twLogDel>1.170</twLogDel><twRouteDel>5.737</twRouteDel><twTotDel>6.907</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="183"><twConstPath anchorID="184" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.209</twSlack><twSrc BELType="FF">usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twSrc><twDest BELType="FF">usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE</twDest><twTotPathDel>6.613</twTotPathDel><twClkSkew dest = "1.409" src = "1.482">0.073</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.105</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twSrc><twDest BELType='FF'>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X72Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X72Y120.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y165.B4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.962</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iTRIGGER</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y165.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B</twBEL><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y131.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.481</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y131.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;3&gt;</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE</twBEL></twPathDel><twLogDel>1.170</twLogDel><twRouteDel>5.443</twRouteDel><twTotDel>6.613</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE (SLICE_X40Y131.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.802</twSlack><twSrc BELType="FF">usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE</twDest><twTotPathDel>7.036</twTotPathDel><twClkSkew dest = "1.409" src = "1.466">0.057</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.105</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X76Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X76Y122.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iCAP_STATE&lt;1&gt;</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y165.A2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.382</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y165.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A</twBEL><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y131.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.481</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y131.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;3&gt;</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE</twBEL></twPathDel><twLogDel>1.173</twLogDel><twRouteDel>5.863</twRouteDel><twTotDel>7.036</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.931</twSlack><twSrc BELType="FF">usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE</twDest><twTotPathDel>6.907</twTotPathDel><twClkSkew dest = "1.409" src = "1.466">0.057</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.105</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X76Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X76Y122.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iCAP_STATE&lt;1&gt;</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y165.B2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.256</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y165.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B</twBEL><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y131.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.481</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y131.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;3&gt;</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE</twBEL></twPathDel><twLogDel>1.170</twLogDel><twRouteDel>5.737</twRouteDel><twTotDel>6.907</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.209</twSlack><twSrc BELType="FF">usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twSrc><twDest BELType="FF">usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE</twDest><twTotPathDel>6.613</twTotPathDel><twClkSkew dest = "1.409" src = "1.482">0.073</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.105</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twSrc><twDest BELType='FF'>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X72Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X72Y120.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y165.B4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.962</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iTRIGGER</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y165.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B</twBEL><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y131.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.481</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y131.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;3&gt;</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE</twBEL></twPathDel><twLogDel>1.170</twLogDel><twRouteDel>5.443</twRouteDel><twTotDel>6.613</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_usr_txpll_mmcm_inst_pll_clkout0_0 = PERIOD TIMEGRP
        &quot;usr_txpll_mmcm_inst_pll_clkout0_0&quot; TS_cdce_out0_n / 0.166666667 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 (RAMB36_X2Y23.DIBDI17), 1 path
</twPathRptBanner><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.021</twSlack><twSrc BELType="FF">usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[144].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.166</twTotPathDel><twClkSkew dest = "0.565" src = "0.420">-0.145</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[144].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X32Y115.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iDATA&lt;145&gt;</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[144].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y23.DIBDI17</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.218</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iDATA&lt;144&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y23.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.052</twLogDel><twRouteDel>0.218</twRouteDel><twTotDel>0.166</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twDestClk><twPctLog>-31.3</twPctLog><twPctRoute>131.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X2Y26.DIBDI17), 1 path
</twPathRptBanner><twPathRpt anchorID="193"><twConstPath anchorID="194" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.023</twSlack><twSrc BELType="FF">usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[108].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.171</twTotPathDel><twClkSkew dest = "0.560" src = "0.412">-0.148</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[108].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X30Y130.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iDATA&lt;109&gt;</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[108].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y26.DIBDI17</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.223</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iDATA&lt;108&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y26.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.052</twLogDel><twRouteDel>0.223</twRouteDel><twTotDel>0.171</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twDestClk><twPctLog>-30.4</twPctLog><twPctRoute>130.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAMB36_X5Y26.DIBDI6), 1 path
</twPathRptBanner><twPathRpt anchorID="195"><twConstPath anchorID="196" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.023</twSlack><twSrc BELType="FF">usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.178</twTotPathDel><twClkSkew dest = "0.539" src = "0.384">-0.155</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X86Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twSrcClk><twPathDel><twSite>SLICE_X86Y133.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iDATA&lt;39&gt;</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y26.DIBDI6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.261</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/iDATA&lt;41&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X5Y26.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36</twComp><twBEL>usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.261</twRouteDel><twTotDel>0.178</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.083">FMC1_LA_P_0_OBUF</twDestClk><twPctLog>-46.6</twPctLog><twPctRoute>146.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="197"><twPinLimitBanner>Component Switching Limit Checks: TS_usr_txpll_mmcm_inst_pll_clkout0_0 = PERIOD TIMEGRP
        &quot;usr_txpll_mmcm_inst_pll_clkout0_0&quot; TS_cdce_out0_n / 0.166666667 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="198" type="MINPERIOD" name="Trper_CLKB" slack="22.778" period="25.000" constraintValue="25.000" deviceLimit="2.222" freqLimit="450.045" physResource="usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL" logResource="usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL" locationPin="RAMB36_X2Y26.CLKBWRCLKL" clockNet="FMC1_LA_P_0_OBUF"/><twPinLimit anchorID="199" type="MINPERIOD" name="Trper_CLKB" slack="22.778" period="25.000" constraintValue="25.000" deviceLimit="2.222" freqLimit="450.045" physResource="usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/CLKBWRCLKL" logResource="usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/CLKBWRCLKL" locationPin="RAMB36_X2Y30.CLKBWRCLKL" clockNet="FMC1_LA_P_0_OBUF"/><twPinLimit anchorID="200" type="MINPERIOD" name="Trper_CLKB" slack="22.778" period="25.000" constraintValue="25.000" deviceLimit="2.222" freqLimit="450.045" physResource="usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKL" logResource="usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKL" locationPin="RAMB36_X5Y26.CLKBWRCLKL" clockNet="FMC1_LA_P_0_OBUF"/></twPinLimitRpt></twConst><twConstRollupTable uID="5" anchorID="201"><twConstRollup name="TS_XPOINT1_CLK1_P" fullName="TS_XPOINT1_CLK1_P = PERIOD TIMEGRP &quot;XPOINT1_CLK1_P&quot; 25 ns HIGH 50%;" type="origin" depth="0" requirement="25.000" prefType="period" actual="1.700" actualRollup="3.656" errors="0" errorRollup="0" items="0" itemsRollup="2334"/><twConstRollup name="TS_XPOINT1_CLK1_N" fullName="TS_XPOINT1_CLK1_N = PERIOD TIMEGRP &quot;XPOINT1_CLK1_N&quot; TS_XPOINT1_CLK1_P PHASE         12.5 ns HIGH 50%;" type="child" depth="1" requirement="25.000" prefType="period" actual="3.656" actualRollup="N/A" errors="0" errorRollup="0" items="2334" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="7" anchorID="202"><twConstRollup name="TS_XPOINT1_CLK3_P" fullName="TS_XPOINT1_CLK3_P = PERIOD TIMEGRP &quot;XPOINT1_CLK3_P&quot; 25 ns HIGH 50%;" type="origin" depth="0" requirement="25.000" prefType="period" actual="10.000" actualRollup="33.376" errors="0" errorRollup="40" items="0" itemsRollup="886"/><twConstRollup name="TS_XPOINT1_CLK3_N" fullName="TS_XPOINT1_CLK3_N = PERIOD TIMEGRP &quot;XPOINT1_CLK3_N&quot; TS_XPOINT1_CLK3_P PHASE         12.5 ns HIGH 50%;" type="child" depth="1" requirement="25.000" prefType="period" actual="10.000" actualRollup="33.376" errors="0" errorRollup="40" items="0" itemsRollup="886"/><twConstRollup name="TS_usr_clkDiv_clkout1_0" fullName="TS_usr_clkDiv_clkout1_0 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout1_0&quot;         TS_XPOINT1_CLK3_N / 8 HIGH 50%;" type="child" depth="2" requirement="3.125" prefType="period" actual="4.172" actualRollup="N/A" errors="40" errorRollup="0" items="854" itemsRollup="0"/><twConstRollup name="TS_usr_clkDiv_clkout0_0" fullName="TS_usr_clkDiv_clkout0_0 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout0_0&quot;         TS_XPOINT1_CLK3_N HIGH 50%;" type="child" depth="2" requirement="25.000" prefType="period" actual="1.429" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_usr_clkDiv_clkout2_0" fullName="TS_usr_clkDiv_clkout2_0 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout2_0&quot;         TS_XPOINT1_CLK3_N PHASE 18.75 ns HIGH 50%;" type="child" depth="2" requirement="25.000" prefType="period" actual="21.936" actualRollup="N/A" errors="0" errorRollup="0" items="32" itemsRollup="0"/><twConstRollup name="TS_usr_clkDiv_clkout1" fullName="TS_usr_clkDiv_clkout1 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout1&quot; TS_XPOINT1_CLK3_P         / 8 HIGH 50%;" type="child" depth="1" requirement="3.125" prefType="period" actual="2.500" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_usr_clkDiv_clkout0" fullName="TS_usr_clkDiv_clkout0 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout0&quot; TS_XPOINT1_CLK3_P         HIGH 50%;" type="child" depth="1" requirement="25.000" prefType="period" actual="1.429" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_usr_clkDiv_clkout2" fullName="TS_usr_clkDiv_clkout2 = PERIOD TIMEGRP &quot;usr_clkDiv_clkout2&quot; TS_XPOINT1_CLK3_P         PHASE 18.75 ns HIGH 50%;" type="child" depth="1" requirement="25.000" prefType="period" actual="1.429" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="9" anchorID="203"><twConstRollup name="TS_cdce_out0_p" fullName="TS_cdce_out0_p = PERIOD TIMEGRP &quot;CDCE_OUT0_P&quot; 4.1667 ns HIGH 50%;" type="origin" depth="0" requirement="4.167" prefType="period" actual="2.800" actualRollup="2.800" errors="0" errorRollup="0" items="0" itemsRollup="6865"/><twConstRollup name="TS_cdce_out0_n" fullName="TS_cdce_out0_n = PERIOD TIMEGRP &quot;CDCE_OUT0_N&quot; TS_cdce_out0_p PHASE 2.0833 ns         HIGH 50%;" type="child" depth="1" requirement="4.167" prefType="period" actual="2.800" actualRollup="1.200" errors="0" errorRollup="0" items="51" itemsRollup="6814"/><twConstRollup name="TS_usr_txpll_mmcm_inst_pll_clkout0_0" fullName="TS_usr_txpll_mmcm_inst_pll_clkout0_0 = PERIOD TIMEGRP         &quot;usr_txpll_mmcm_inst_pll_clkout0_0&quot; TS_cdce_out0_n / 0.166666667 HIGH         50%;" type="child" depth="2" requirement="25.000" prefType="period" actual="7.198" actualRollup="N/A" errors="0" errorRollup="0" items="6814" itemsRollup="0"/><twConstRollup name="TS_usr_txpll_mmcm_inst_pll_clkout0" fullName="TS_usr_txpll_mmcm_inst_pll_clkout0 = PERIOD TIMEGRP         &quot;usr_txpll_mmcm_inst_pll_clkout0&quot; TS_cdce_out0_p / 0.166666667 HIGH         50%;" type="child" depth="1" requirement="25.000" prefType="period" actual="2.222" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="204">1</twUnmetConstCnt><twDataSheet anchorID="205" twNameLen="15"><twClk2SUList anchorID="206" twDestWidth="11"><twDest>CDCE_OUT0_N</twDest><twClk2SU><twSrc>CDCE_OUT0_N</twSrc><twRiseRise>7.198</twRiseRise></twClk2SU><twClk2SU><twSrc>CDCE_OUT0_P</twSrc><twRiseRise>7.198</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="207" twDestWidth="11"><twDest>CDCE_OUT0_P</twDest><twClk2SU><twSrc>CDCE_OUT0_N</twSrc><twRiseRise>7.198</twRiseRise></twClk2SU><twClk2SU><twSrc>CDCE_OUT0_P</twSrc><twRiseRise>7.198</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="208" twDestWidth="14"><twDest>XPOINT1_CLK1_N</twDest><twClk2SU><twSrc>XPOINT1_CLK1_N</twSrc><twRiseRise>3.656</twRiseRise></twClk2SU><twClk2SU><twSrc>XPOINT1_CLK1_P</twSrc><twRiseRise>3.656</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="209" twDestWidth="14"><twDest>XPOINT1_CLK1_P</twDest><twClk2SU><twSrc>XPOINT1_CLK1_N</twSrc><twRiseRise>3.656</twRiseRise></twClk2SU><twClk2SU><twSrc>XPOINT1_CLK1_P</twSrc><twRiseRise>3.656</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="210" twDestWidth="14"><twDest>XPOINT1_CLK3_N</twDest><twClk2SU><twSrc>XPOINT1_CLK3_N</twSrc><twRiseRise>4.172</twRiseRise></twClk2SU><twClk2SU><twSrc>XPOINT1_CLK3_P</twSrc><twRiseRise>4.172</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="211" twDestWidth="14"><twDest>XPOINT1_CLK3_P</twDest><twClk2SU><twSrc>XPOINT1_CLK3_N</twSrc><twRiseRise>4.172</twRiseRise></twClk2SU><twClk2SU><twSrc>XPOINT1_CLK3_P</twSrc><twRiseRise>4.172</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="212"><twErrCnt>40</twErrCnt><twScore>29030</twScore><twSetupScore>29030</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>10100</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>3372</twConnCnt></twConstCov><twStats anchorID="213"><twMinPer>21.936</twMinPer><twFootnote number="1" /><twMaxFreq>45.587</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Jun 02 12:44:20 2016 </twTimestamp></twFoot><twClientInfo anchorID="214"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 589 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
