<profile>

<section name = "Vivado HLS Report for 'Padding'" level="0">
<item name = "Date">Mon Jan  7 16:14:05 2019
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">CNN</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 5.015, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">105, 105, 105, 105, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">104, 104, 26, -, -, 4, no</column>
<column name=" + Loop 1.1">24, 24, 6, -, -, 4, no</column>
<column name="  ++ Loop 1.1.1">4, 4, 2, -, -, 2, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 194</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 90</column>
<column name="Register">-, -, 37, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="c_fu_202_p2">+, 0, 0, 10, 2, 1</column>
<column name="i_fu_122_p2">+, 0, 0, 12, 3, 1</column>
<column name="j_fu_146_p2">+, 0, 0, 12, 3, 1</column>
<column name="tmp3_fu_190_p2">+, 0, 0, 12, 3, 3</column>
<column name="tmp4_fu_239_p2">+, 0, 0, 32, 3, 3</column>
<column name="tmp_10_fu_221_p2">+, 0, 0, 15, 5, 5</column>
<column name="tmp_13_fu_245_p2">+, 0, 0, 32, 3, 3</column>
<column name="exitcond1_fu_140_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="exitcond2_fu_116_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="exitcond_fu_196_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="p_not1_fu_158_p2">icmp, 0, 0, 9, 3, 2</column>
<column name="p_not_fu_134_p2">icmp, 0, 0, 9, 3, 2</column>
<column name="tmp_9_fu_152_p2">icmp, 0, 0, 9, 3, 1</column>
<column name="tmp_s_fu_128_p2">icmp, 0, 0, 9, 3, 1</column>
<column name="brmerge2_fu_174_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp1_fu_169_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_fu_164_p2">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="p_x_assign_reg_78">9, 2, 3, 6</column>
<column name="p_y_assign_reg_90">9, 2, 3, 6</column>
<column name="p_z_assign_reg_101">9, 2, 2, 4</column>
<column name="padd_out_data_V_address0">15, 3, 5, 15</column>
<column name="padd_out_data_V_d0">15, 3, 16, 48</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="brmerge2_reg_286">1, 0, 1, 0</column>
<column name="c_reg_303">2, 0, 2, 0</column>
<column name="i_reg_263">3, 0, 3, 0</column>
<column name="j_reg_281">3, 0, 3, 0</column>
<column name="p_not_reg_273">1, 0, 1, 0</column>
<column name="p_x_assign_cast6_reg_255">3, 0, 5, 2</column>
<column name="p_x_assign_reg_78">3, 0, 3, 0</column>
<column name="p_y_assign_reg_90">3, 0, 3, 0</column>
<column name="p_z_assign_reg_101">2, 0, 2, 0</column>
<column name="tmp3_reg_295">3, 0, 3, 0</column>
<column name="tmp_11_reg_308">5, 0, 64, 59</column>
<column name="tmp_27_reg_290">2, 0, 2, 0</column>
<column name="tmp_s_reg_268">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Padding, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Padding, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Padding, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Padding, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Padding, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Padding, return value</column>
<column name="conv_layer1_2_2_2_1_2_2_2_input_data_V_address0">out, 3, ap_memory, conv_layer1_2_2_2_1_2_2_2_input_data_V, array</column>
<column name="conv_layer1_2_2_2_1_2_2_2_input_data_V_ce0">out, 1, ap_memory, conv_layer1_2_2_2_1_2_2_2_input_data_V, array</column>
<column name="conv_layer1_2_2_2_1_2_2_2_input_data_V_q0">in, 16, ap_memory, conv_layer1_2_2_2_1_2_2_2_input_data_V, array</column>
<column name="padd_out_data_V_address0">out, 5, ap_memory, padd_out_data_V, array</column>
<column name="padd_out_data_V_ce0">out, 1, ap_memory, padd_out_data_V, array</column>
<column name="padd_out_data_V_we0">out, 1, ap_memory, padd_out_data_V, array</column>
<column name="padd_out_data_V_d0">out, 16, ap_memory, padd_out_data_V, array</column>
</table>
</item>
</section>
</profile>
