0 == _r_ in {alu_eq, alu_lts, alu_ltu, alu_wait, alu_wait_2, cached_insn_imm, cached_insn_rd, cached_insn_rs2, clear_prefetched_high_word, clear_prefetched_high_word_q, compressed_instr, cpuregs_rs2, cpuregs_write, dbg_insn_imm, dbg_insn_rd, dbg_insn_rs2, dbg_next, dbg_rs2val, decoded_imm, decoded_rs2, decoder_pseudo_trigger, decoder_pseudo_trigger_q, decoder_trigger_q, do_waitirq, eoi, instr_add, instr_addi, instr_and, instr_andi, instr_auipc, instr_beq, instr_bge, instr_bgeu, instr_blt, instr_bltu, instr_bne, instr_ecall_ebreak, instr_getq, instr_jal, instr_jalr, instr_lb, instr_lbu, instr_lh, instr_lhu, instr_lui, instr_lw, instr_maskirq, instr_or, instr_ori, instr_rdcycle, instr_rdcycleh, instr_rdinstr, instr_rdinstrh, instr_retirq, instr_sb, instr_setq, instr_sh, instr_sll, instr_slli, instr_slt, instr_slti, instr_sltiu, instr_sltu, instr_sra, instr_srai, instr_srl, instr_srli, instr_sub, instr_timer, instr_waitirq, instr_xor, instr_xori, irq_active, irq_delay, irq_state, is_alu_reg_imm, is_alu_reg_reg, is_beq_bne_blt_bge_bltu_bgeu, is_compare, is_jalr_addi_slti_sltiu_xori_ori_andi, is_lbu_lhu_lw, is_lui_auipc_jal, is_lui_auipc_jal_jalr_addi_add_sub, is_sb_sh_sw, is_sll_srl_sra, is_slli_srli_srai, is_slti_blt_slt, is_sltiu_bltu_sltu, last_mem_valid, latched_branch, latched_compr, latched_is_lb, latched_is_lh, latched_is_lu, latched_rd, latched_stalu, latched_store, latched_trace, mem_do_prefetch, mem_do_rdata, mem_do_rinst, mem_la_firstword_reg, mem_la_secondword, mem_la_wdata, mem_state, mem_valid, mem_wordsize, mem_wstrb, pcpi_int_ready, pcpi_int_wait, pcpi_int_wr, pcpi_timeout, pcpi_valid, prefetched_high_word, q_insn_imm, q_insn_rd, q_insn_rs2, reg_op2, set_mem_do_rdata, set_mem_do_rinst, timer, trace_valid, trap}
0 != _r_ in {alu_add_sub, alu_shl, alu_shr, cached_ascii_instr, cached_insn_opcode, cached_insn_rs1, count_cycle, count_instr, cpu_state, cpuregs_rs1, dbg_ascii_instr, dbg_insn_addr, dbg_insn_opcode, dbg_insn_rs1, dbg_rs1val, dbg_rs1val_valid, dbg_rs2val_valid, dbg_valid_insn, decoded_imm_j, decoded_rd, decoded_rs1, decoder_trigger, instr_sw, is_lb_lh_lw_lbu_lhu, mem_addr, mem_do_wdata, mem_instr, mem_la_wstrb, mem_rdata_q, mem_rdata_word, new_ascii_instr, next_insn_opcode, q_ascii_instr, q_insn_opcode, q_insn_rs1, reg_next_pc, reg_op1, reg_pc, set_mem_do_wdata}
