/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_raaga_dsp_fw_cfg.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 6/15/12 6:46p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Jun 13 16:33:11 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7429/rdb/a0/bchp_raaga_dsp_fw_cfg.h $
 * 
 * Hydra_Software_Devel/2   6/15/12 6:46p pntruong
 * SW7429-185: Resynced with central rdb.
 *
 ***************************************************************************/

#ifndef BCHP_RAAGA_DSP_FW_CFG_H__
#define BCHP_RAAGA_DSP_FW_CFG_H__

/***************************************************************************
 *RAAGA_DSP_FW_CFG - Raaga DSP FW Configuration Registers
 ***************************************************************************/
#define BCHP_RAAGA_DSP_FW_CFG_CONTROL_REGISTER0_CXT0 0x0082304c /* Decode Control Register 0 - Context 0 */
#define BCHP_RAAGA_DSP_FW_CFG_CONTROL_REGISTER1_CXT0 0x00823050 /* Decode Control Register 1 - Context 0 */
#define BCHP_RAAGA_DSP_FW_CFG_CONTROL_REGISTER2_CXT0 0x00823054 /* Decode Control Register 2 - Context 0 */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_0   0x008233e0 /* Base Address for FIFO 0 */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_0    0x008233e4 /* End Address for FIFO 0 */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_0   0x008233e8 /* Write Pointer for FIFO 0 */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_0    0x008233ec /* Read Pointer for FIFO 0 */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_1   0x008233f0 /* Base Address for FIFO 1 */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_1    0x008233f4 /* End Address for FIFO 1 */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_1   0x008233f8 /* Write Pointer for FIFO 1 */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_1    0x008233fc /* Read Pointer for FIFO 1 */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_2   0x00823400 /* Base Address for FIFO 2 */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_2    0x00823404 /* End Address for FIFO 2 */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_2   0x00823408 /* Write Pointer for FIFO 2 */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_2    0x0082340c /* Read Pointer for FIFO 2 */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_3   0x00823410 /* Base Address for FIFO 3 */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_3    0x00823414 /* End Address for FIFO 3 */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_3   0x00823418 /* Write Pointer for FIFO 3 */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_3    0x0082341c /* Read Pointer for FIFO 3 */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_4   0x00823420 /* Base Address for FIFO 4 */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_4    0x00823424 /* End Address for FIFO 4 */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_4   0x00823428 /* Write Pointer for FIFO 4 */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_4    0x0082342c /* Read Pointer for FIFO 4 */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_5   0x00823430 /* Base Address for FIFO 5 */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_5    0x00823434 /* End Address for FIFO 5 */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_5   0x00823438 /* Write Pointer for FIFO 5 */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_5    0x0082343c /* Read Pointer for FIFO 5 */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_6   0x00823440 /* Base Address for FIFO 6 */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_6    0x00823444 /* End Address for FIFO 6 */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_6   0x00823448 /* Write Pointer for FIFO 6 */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_6    0x0082344c /* Read Pointer for FIFO 6 */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_7   0x00823450 /* Base Address for FIFO 7 */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_7    0x00823454 /* End Address for FIFO 7 */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_7   0x00823458 /* Write Pointer for FIFO 7 */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_7    0x0082345c /* Read Pointer for FIFO 7 */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_8   0x00823460 /* Base Address for FIFO 8 */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_8    0x00823464 /* End Address for FIFO 8 */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_8   0x00823468 /* Write Pointer for FIFO 8 */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_8    0x0082346c /* Read Pointer for FIFO 8 */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_9   0x00823470 /* Base Address for FIFO 9 */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_9    0x00823474 /* End Address for FIFO 9 */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_9   0x00823478 /* Write Pointer for FIFO 9 */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_9    0x0082347c /* Read Pointer for FIFO 9 */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_10  0x00823480 /* Base Address for FIFO 10 */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_10   0x00823484 /* End Address for FIFO 10 */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_10  0x00823488 /* Write Pointer for FIFO 10 */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_10   0x0082348c /* Read Pointer for FIFO 10 */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_11  0x00823490 /* Base Address for FIFO 11 */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_11   0x00823494 /* End Address for FIFO 11 */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_11  0x00823498 /* Write Pointer for FIFO 11 */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_11   0x0082349c /* Read Pointer for FIFO 11 */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_12  0x008234a0 /* Base Address for FIFO 12 */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_12   0x008234a4 /* End Address for FIFO 12 */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_12  0x008234a8 /* Write Pointer for FIFO 12 */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_12   0x008234ac /* Read Pointer for FIFO 12 */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_13  0x008234b0 /* Base Address for FIFO 13 */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_13   0x008234b4 /* End Address for FIFO 13 */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_13  0x008234b8 /* Write Pointer for FIFO 13 */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_13   0x008234bc /* Read Pointer for FIFO 13 */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_14  0x008234c0 /* Base Address for FIFO 14 */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_14   0x008234c4 /* End Address for FIFO 14 */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_14  0x008234c8 /* Write Pointer for FIFO 14 */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_14   0x008234cc /* Read Pointer for FIFO 14 */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_15  0x008234d0 /* Base Address for FIFO 15 */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_15   0x008234d4 /* End Address for FIFO 15 */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_15  0x008234d8 /* Write Pointer for FIFO 15 */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_15   0x008234dc /* Read Pointer for FIFO 15 */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_16  0x008234e0 /* Base Address for FIFO 16 */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_16   0x008234e4 /* End Address for FIFO 16 */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_16  0x008234e8 /* Write Pointer for FIFO 16 */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_16   0x008234ec /* Read Pointer for FIFO 16 */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_17  0x008234f0 /* Base Address for FIFO 17 */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_17   0x008234f4 /* End Address for FIFO 17 */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_17  0x008234f8 /* Write Pointer for FIFO 17 */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_17   0x008234fc /* Read Pointer for FIFO 17 */

/***************************************************************************
 *SW_UNDEFINED_SECTION0_%i - Reserved Register 0..18
 ***************************************************************************/
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNDEFINED_SECTION0_i_ARRAY_BASE   0x00823000
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNDEFINED_SECTION0_i_ARRAY_START  0
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNDEFINED_SECTION0_i_ARRAY_END    18
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNDEFINED_SECTION0_i_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *SW_UNDEFINED_SECTION0_%i - Reserved Register 0..18
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: SW_UNDEFINED_SECTION0_i :: SW_UNDEFINED [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNDEFINED_SECTION0_i_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNDEFINED_SECTION0_i_SW_UNDEFINED_SHIFT 0


/***************************************************************************
 *CONTROL_REGISTER0_CXT0 - Decode Control Register 0 - Context 0
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: CONTROL_REGISTER0_CXT0 :: HOST2DSP_COMMAND_FIFO_ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_CONTROL_REGISTER0_CXT0_HOST2DSP_COMMAND_FIFO_ADDR_MASK 0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_CONTROL_REGISTER0_CXT0_HOST2DSP_COMMAND_FIFO_ADDR_SHIFT 0

/***************************************************************************
 *CONTROL_REGISTER1_CXT0 - Decode Control Register 1 - Context 0
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: CONTROL_REGISTER1_CXT0 :: HOST2DSP_COMMAND_FIFO_INDEX [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_CONTROL_REGISTER1_CXT0_HOST2DSP_COMMAND_FIFO_INDEX_MASK 0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_CONTROL_REGISTER1_CXT0_HOST2DSP_COMMAND_FIFO_INDEX_SHIFT 0

/***************************************************************************
 *CONTROL_REGISTER2_CXT0 - Decode Control Register 2 - Context 0
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: CONTROL_REGISTER2_CXT0 :: DSP2HOST_RESPONSE_FIFO_ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_CONTROL_REGISTER2_CXT0_DSP2HOST_RESPONSE_FIFO_ADDR_MASK 0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_CONTROL_REGISTER2_CXT0_DSP2HOST_RESPONSE_FIFO_ADDR_SHIFT 0

/***************************************************************************
 *SW_UNDEFINED_SECTION1_%i - Reserved Register 0..225
 ***************************************************************************/
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNDEFINED_SECTION1_i_ARRAY_BASE   0x00823058
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNDEFINED_SECTION1_i_ARRAY_START  0
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNDEFINED_SECTION1_i_ARRAY_END    225
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNDEFINED_SECTION1_i_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *SW_UNDEFINED_SECTION1_%i - Reserved Register 0..225
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: SW_UNDEFINED_SECTION1_i :: SW_UNDEFINED [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNDEFINED_SECTION1_i_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNDEFINED_SECTION1_i_SW_UNDEFINED_SHIFT 0


/***************************************************************************
 *BASE_ADDR_FIFO_0 - Base Address for FIFO 0
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: BASE_ADDR_FIFO_0 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_0_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_0_ADDR_SHIFT          0

/***************************************************************************
 *END_ADDR_FIFO_0 - End Address for FIFO 0
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: END_ADDR_FIFO_0 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_0_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_0_ADDR_SHIFT           0

/***************************************************************************
 *WRITE_PTR_FIFO_0 - Write Pointer for FIFO 0
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: WRITE_PTR_FIFO_0 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_0_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_0_ADDR_SHIFT          0

/***************************************************************************
 *READ_PTR_FIFO_0 - Read Pointer for FIFO 0
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: READ_PTR_FIFO_0 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_0_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_0_ADDR_SHIFT           0

/***************************************************************************
 *BASE_ADDR_FIFO_1 - Base Address for FIFO 1
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: BASE_ADDR_FIFO_1 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_1_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_1_ADDR_SHIFT          0

/***************************************************************************
 *END_ADDR_FIFO_1 - End Address for FIFO 1
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: END_ADDR_FIFO_1 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_1_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_1_ADDR_SHIFT           0

/***************************************************************************
 *WRITE_PTR_FIFO_1 - Write Pointer for FIFO 1
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: WRITE_PTR_FIFO_1 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_1_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_1_ADDR_SHIFT          0

/***************************************************************************
 *READ_PTR_FIFO_1 - Read Pointer for FIFO 1
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: READ_PTR_FIFO_1 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_1_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_1_ADDR_SHIFT           0

/***************************************************************************
 *BASE_ADDR_FIFO_2 - Base Address for FIFO 2
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: BASE_ADDR_FIFO_2 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_2_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_2_ADDR_SHIFT          0

/***************************************************************************
 *END_ADDR_FIFO_2 - End Address for FIFO 2
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: END_ADDR_FIFO_2 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_2_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_2_ADDR_SHIFT           0

/***************************************************************************
 *WRITE_PTR_FIFO_2 - Write Pointer for FIFO 2
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: WRITE_PTR_FIFO_2 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_2_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_2_ADDR_SHIFT          0

/***************************************************************************
 *READ_PTR_FIFO_2 - Read Pointer for FIFO 2
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: READ_PTR_FIFO_2 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_2_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_2_ADDR_SHIFT           0

/***************************************************************************
 *BASE_ADDR_FIFO_3 - Base Address for FIFO 3
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: BASE_ADDR_FIFO_3 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_3_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_3_ADDR_SHIFT          0

/***************************************************************************
 *END_ADDR_FIFO_3 - End Address for FIFO 3
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: END_ADDR_FIFO_3 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_3_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_3_ADDR_SHIFT           0

/***************************************************************************
 *WRITE_PTR_FIFO_3 - Write Pointer for FIFO 3
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: WRITE_PTR_FIFO_3 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_3_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_3_ADDR_SHIFT          0

/***************************************************************************
 *READ_PTR_FIFO_3 - Read Pointer for FIFO 3
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: READ_PTR_FIFO_3 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_3_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_3_ADDR_SHIFT           0

/***************************************************************************
 *BASE_ADDR_FIFO_4 - Base Address for FIFO 4
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: BASE_ADDR_FIFO_4 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_4_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_4_ADDR_SHIFT          0

/***************************************************************************
 *END_ADDR_FIFO_4 - End Address for FIFO 4
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: END_ADDR_FIFO_4 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_4_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_4_ADDR_SHIFT           0

/***************************************************************************
 *WRITE_PTR_FIFO_4 - Write Pointer for FIFO 4
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: WRITE_PTR_FIFO_4 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_4_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_4_ADDR_SHIFT          0

/***************************************************************************
 *READ_PTR_FIFO_4 - Read Pointer for FIFO 4
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: READ_PTR_FIFO_4 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_4_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_4_ADDR_SHIFT           0

/***************************************************************************
 *BASE_ADDR_FIFO_5 - Base Address for FIFO 5
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: BASE_ADDR_FIFO_5 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_5_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_5_ADDR_SHIFT          0

/***************************************************************************
 *END_ADDR_FIFO_5 - End Address for FIFO 5
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: END_ADDR_FIFO_5 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_5_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_5_ADDR_SHIFT           0

/***************************************************************************
 *WRITE_PTR_FIFO_5 - Write Pointer for FIFO 5
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: WRITE_PTR_FIFO_5 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_5_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_5_ADDR_SHIFT          0

/***************************************************************************
 *READ_PTR_FIFO_5 - Read Pointer for FIFO 5
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: READ_PTR_FIFO_5 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_5_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_5_ADDR_SHIFT           0

/***************************************************************************
 *BASE_ADDR_FIFO_6 - Base Address for FIFO 6
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: BASE_ADDR_FIFO_6 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_6_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_6_ADDR_SHIFT          0

/***************************************************************************
 *END_ADDR_FIFO_6 - End Address for FIFO 6
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: END_ADDR_FIFO_6 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_6_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_6_ADDR_SHIFT           0

/***************************************************************************
 *WRITE_PTR_FIFO_6 - Write Pointer for FIFO 6
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: WRITE_PTR_FIFO_6 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_6_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_6_ADDR_SHIFT          0

/***************************************************************************
 *READ_PTR_FIFO_6 - Read Pointer for FIFO 6
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: READ_PTR_FIFO_6 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_6_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_6_ADDR_SHIFT           0

/***************************************************************************
 *BASE_ADDR_FIFO_7 - Base Address for FIFO 7
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: BASE_ADDR_FIFO_7 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_7_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_7_ADDR_SHIFT          0

/***************************************************************************
 *END_ADDR_FIFO_7 - End Address for FIFO 7
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: END_ADDR_FIFO_7 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_7_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_7_ADDR_SHIFT           0

/***************************************************************************
 *WRITE_PTR_FIFO_7 - Write Pointer for FIFO 7
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: WRITE_PTR_FIFO_7 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_7_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_7_ADDR_SHIFT          0

/***************************************************************************
 *READ_PTR_FIFO_7 - Read Pointer for FIFO 7
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: READ_PTR_FIFO_7 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_7_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_7_ADDR_SHIFT           0

/***************************************************************************
 *BASE_ADDR_FIFO_8 - Base Address for FIFO 8
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: BASE_ADDR_FIFO_8 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_8_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_8_ADDR_SHIFT          0

/***************************************************************************
 *END_ADDR_FIFO_8 - End Address for FIFO 8
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: END_ADDR_FIFO_8 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_8_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_8_ADDR_SHIFT           0

/***************************************************************************
 *WRITE_PTR_FIFO_8 - Write Pointer for FIFO 8
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: WRITE_PTR_FIFO_8 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_8_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_8_ADDR_SHIFT          0

/***************************************************************************
 *READ_PTR_FIFO_8 - Read Pointer for FIFO 8
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: READ_PTR_FIFO_8 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_8_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_8_ADDR_SHIFT           0

/***************************************************************************
 *BASE_ADDR_FIFO_9 - Base Address for FIFO 9
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: BASE_ADDR_FIFO_9 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_9_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_9_ADDR_SHIFT          0

/***************************************************************************
 *END_ADDR_FIFO_9 - End Address for FIFO 9
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: END_ADDR_FIFO_9 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_9_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_9_ADDR_SHIFT           0

/***************************************************************************
 *WRITE_PTR_FIFO_9 - Write Pointer for FIFO 9
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: WRITE_PTR_FIFO_9 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_9_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_9_ADDR_SHIFT          0

/***************************************************************************
 *READ_PTR_FIFO_9 - Read Pointer for FIFO 9
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: READ_PTR_FIFO_9 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_9_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_9_ADDR_SHIFT           0

/***************************************************************************
 *BASE_ADDR_FIFO_10 - Base Address for FIFO 10
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: BASE_ADDR_FIFO_10 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_10_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_10_ADDR_SHIFT         0

/***************************************************************************
 *END_ADDR_FIFO_10 - End Address for FIFO 10
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: END_ADDR_FIFO_10 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_10_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_10_ADDR_SHIFT          0

/***************************************************************************
 *WRITE_PTR_FIFO_10 - Write Pointer for FIFO 10
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: WRITE_PTR_FIFO_10 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_10_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_10_ADDR_SHIFT         0

/***************************************************************************
 *READ_PTR_FIFO_10 - Read Pointer for FIFO 10
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: READ_PTR_FIFO_10 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_10_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_10_ADDR_SHIFT          0

/***************************************************************************
 *BASE_ADDR_FIFO_11 - Base Address for FIFO 11
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: BASE_ADDR_FIFO_11 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_11_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_11_ADDR_SHIFT         0

/***************************************************************************
 *END_ADDR_FIFO_11 - End Address for FIFO 11
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: END_ADDR_FIFO_11 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_11_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_11_ADDR_SHIFT          0

/***************************************************************************
 *WRITE_PTR_FIFO_11 - Write Pointer for FIFO 11
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: WRITE_PTR_FIFO_11 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_11_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_11_ADDR_SHIFT         0

/***************************************************************************
 *READ_PTR_FIFO_11 - Read Pointer for FIFO 11
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: READ_PTR_FIFO_11 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_11_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_11_ADDR_SHIFT          0

/***************************************************************************
 *BASE_ADDR_FIFO_12 - Base Address for FIFO 12
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: BASE_ADDR_FIFO_12 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_12_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_12_ADDR_SHIFT         0

/***************************************************************************
 *END_ADDR_FIFO_12 - End Address for FIFO 12
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: END_ADDR_FIFO_12 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_12_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_12_ADDR_SHIFT          0

/***************************************************************************
 *WRITE_PTR_FIFO_12 - Write Pointer for FIFO 12
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: WRITE_PTR_FIFO_12 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_12_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_12_ADDR_SHIFT         0

/***************************************************************************
 *READ_PTR_FIFO_12 - Read Pointer for FIFO 12
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: READ_PTR_FIFO_12 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_12_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_12_ADDR_SHIFT          0

/***************************************************************************
 *BASE_ADDR_FIFO_13 - Base Address for FIFO 13
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: BASE_ADDR_FIFO_13 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_13_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_13_ADDR_SHIFT         0

/***************************************************************************
 *END_ADDR_FIFO_13 - End Address for FIFO 13
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: END_ADDR_FIFO_13 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_13_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_13_ADDR_SHIFT          0

/***************************************************************************
 *WRITE_PTR_FIFO_13 - Write Pointer for FIFO 13
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: WRITE_PTR_FIFO_13 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_13_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_13_ADDR_SHIFT         0

/***************************************************************************
 *READ_PTR_FIFO_13 - Read Pointer for FIFO 13
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: READ_PTR_FIFO_13 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_13_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_13_ADDR_SHIFT          0

/***************************************************************************
 *BASE_ADDR_FIFO_14 - Base Address for FIFO 14
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: BASE_ADDR_FIFO_14 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_14_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_14_ADDR_SHIFT         0

/***************************************************************************
 *END_ADDR_FIFO_14 - End Address for FIFO 14
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: END_ADDR_FIFO_14 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_14_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_14_ADDR_SHIFT          0

/***************************************************************************
 *WRITE_PTR_FIFO_14 - Write Pointer for FIFO 14
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: WRITE_PTR_FIFO_14 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_14_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_14_ADDR_SHIFT         0

/***************************************************************************
 *READ_PTR_FIFO_14 - Read Pointer for FIFO 14
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: READ_PTR_FIFO_14 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_14_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_14_ADDR_SHIFT          0

/***************************************************************************
 *BASE_ADDR_FIFO_15 - Base Address for FIFO 15
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: BASE_ADDR_FIFO_15 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_15_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_15_ADDR_SHIFT         0

/***************************************************************************
 *END_ADDR_FIFO_15 - End Address for FIFO 15
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: END_ADDR_FIFO_15 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_15_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_15_ADDR_SHIFT          0

/***************************************************************************
 *WRITE_PTR_FIFO_15 - Write Pointer for FIFO 15
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: WRITE_PTR_FIFO_15 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_15_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_15_ADDR_SHIFT         0

/***************************************************************************
 *READ_PTR_FIFO_15 - Read Pointer for FIFO 15
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: READ_PTR_FIFO_15 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_15_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_15_ADDR_SHIFT          0

/***************************************************************************
 *BASE_ADDR_FIFO_16 - Base Address for FIFO 16
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: BASE_ADDR_FIFO_16 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_16_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_16_ADDR_SHIFT         0

/***************************************************************************
 *END_ADDR_FIFO_16 - End Address for FIFO 16
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: END_ADDR_FIFO_16 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_16_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_16_ADDR_SHIFT          0

/***************************************************************************
 *WRITE_PTR_FIFO_16 - Write Pointer for FIFO 16
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: WRITE_PTR_FIFO_16 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_16_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_16_ADDR_SHIFT         0

/***************************************************************************
 *READ_PTR_FIFO_16 - Read Pointer for FIFO 16
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: READ_PTR_FIFO_16 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_16_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_16_ADDR_SHIFT          0

/***************************************************************************
 *BASE_ADDR_FIFO_17 - Base Address for FIFO 17
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: BASE_ADDR_FIFO_17 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_17_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_17_ADDR_SHIFT         0

/***************************************************************************
 *END_ADDR_FIFO_17 - End Address for FIFO 17
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: END_ADDR_FIFO_17 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_17_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_17_ADDR_SHIFT          0

/***************************************************************************
 *WRITE_PTR_FIFO_17 - Write Pointer for FIFO 17
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: WRITE_PTR_FIFO_17 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_17_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_PTR_FIFO_17_ADDR_SHIFT         0

/***************************************************************************
 *READ_PTR_FIFO_17 - Read Pointer for FIFO 17
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: READ_PTR_FIFO_17 :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_17_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_READ_PTR_FIFO_17_ADDR_SHIFT          0

/***************************************************************************
 *SW_UNDEFINED_SPARE%i - Reserved Register 0..31
 ***************************************************************************/
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNDEFINED_SPAREi_ARRAY_BASE       0x00823500
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNDEFINED_SPAREi_ARRAY_START      0
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNDEFINED_SPAREi_ARRAY_END        31
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNDEFINED_SPAREi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *SW_UNDEFINED_SPARE%i - Reserved Register 0..31
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: SW_UNDEFINED_SPAREi :: SW_UNDEFINED [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNDEFINED_SPAREi_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNDEFINED_SPAREi_SW_UNDEFINED_SHIFT 0


#endif /* #ifndef BCHP_RAAGA_DSP_FW_CFG_H__ */

/* End of File */
