INFO-FLOW: Workspace E:/code/hls/2/cnn/solution1 opened at Wed Apr 12 18:30:27 +0430 2023
Execute     config_clock -quiet -name default -period 100 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
Execute     config_clock -quiet -name default -uncertainty 0.12 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.12ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.145 sec.
Execute     source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.349 sec.
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 1.392 sec.
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 1.981 sec.
Command     ap_source done; 1.981 sec.
Execute     set_part xc7z020iclg484-1L 
Execute       ap_part_info -name xc7z020iclg484-1L -data single -quiet 
Command       ap_part_info done; 3.089 sec.
Execute       ap_part_info -name xc7z020iclg484-1L -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020i:-clg484:-1L 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020i 
Command         license_isbetapart done; error code: 1; 0.744 sec.
Execute         ap_part_info -data single -name xc7z020i-clg484-1L 
Execute         ap_part_info -name xc7z020i-clg484-1L -data resources 
Execute         ap_part_info -name xc7z020i-clg484-1L -data info 
Execute         ap_part_info -name xc7z020i-clg484-1L -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020i-clg484-1L -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.899 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Command           ap_source done; 0.115 sec.
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command           ap_source done; 0.105 sec.
Command         import_lib done; 0.28 sec.
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Command           ap_source done; 0.356 sec.
Command         ap_source done; 0.358 sec.
Command       add_library done; 0.664 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020i-clg484-1L'
Execute       ap_part_info -name xc7z020i-clg484-1L -data info 
Execute       get_default_platform 
Command     set_part done; 5.282 sec.
Execute     ap_part_info -data single -name xc7z020iclg484-1L 
Execute     ap_part_info -name xc7z020iclg484-1L -data resources 
Execute     ap_part_info -name xc7z020iclg484-1L -data info 
Execute     ap_part_info -name xc7z020iclg484-1L -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020iclg484-1L -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 7.589 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     is_encrypted E:/code/hls/2/cnn_tb.cpp 
Execute     is_xip E:/code/hls/2/cnn_tb.cpp 
Execute     is_encrypted E:/code/hls/2/lib/activ_fun.cpp 
Execute     is_xip E:/code/hls/2/lib/activ_fun.cpp 
Execute     is_encrypted E:/code/hls/2/cnn.cpp 
Execute     is_xip E:/code/hls/2/cnn.cpp 
Execute     is_encrypted E:/code/hls/2/lib/conv.cpp 
Execute     is_xip E:/code/hls/2/lib/conv.cpp 
Execute     is_encrypted E:/code/hls/2/lib/dense.cpp 
Execute     is_xip E:/code/hls/2/lib/dense.cpp 
Execute     is_encrypted E:/code/hls/2/lib/flat.cpp 
Execute     is_xip E:/code/hls/2/lib/flat.cpp 
Execute     is_encrypted E:/code/hls/2/lib/pool.cpp 
Execute     is_xip E:/code/hls/2/lib/pool.cpp 
Execute     is_encrypted E:/code/hls/2/lib/utils.cpp 
Execute     is_xip E:/code/hls/2/lib/utils.cpp 
Execute     ap_part_info -name xc7z020iclg484-1L -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 16.344 sec.
Command ap_source done; error code: 1; 24.017 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/code/hls/2/cnn/solution1 opened at Wed Apr 12 18:31:52 +0430 2023
Execute     config_clock -quiet -name default -period 100 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
Execute     config_clock -quiet -name default -uncertainty 0.12 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.12ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.258 sec.
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.392 sec.
Command     ap_source done; 0.392 sec.
Execute     set_part xc7z020iclg484-1L 
Execute       ap_part_info -name xc7z020iclg484-1L -data single -quiet 
Command       ap_part_info done; 1.794 sec.
Execute       ap_part_info -name xc7z020iclg484-1L -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020i:-clg484:-1L 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020i 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020i-clg484-1L 
Execute         ap_part_info -name xc7z020i-clg484-1L -data resources 
Execute         ap_part_info -name xc7z020i-clg484-1L -data info 
Execute         ap_part_info -name xc7z020i-clg484-1L -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020i-clg484-1L -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source E:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020i-clg484-1L'
Execute       ap_part_info -name xc7z020i-clg484-1L -data info 
Execute       get_default_platform 
Command     set_part done; 2.116 sec.
Execute     ap_part_info -data single -name xc7z020iclg484-1L 
Execute     ap_part_info -name xc7z020iclg484-1L -data resources 
Execute     ap_part_info -name xc7z020iclg484-1L -data info 
Execute     ap_part_info -name xc7z020iclg484-1L -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020iclg484-1L -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 2.635 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/code/hls/2/cnn_tb.cpp 
Execute     is_xip E:/code/hls/2/cnn_tb.cpp 
Execute     is_encrypted E:/code/hls/2/lib/activ_fun.cpp 
Execute     is_xip E:/code/hls/2/lib/activ_fun.cpp 
Execute     is_encrypted E:/code/hls/2/cnn.cpp 
Execute     is_xip E:/code/hls/2/cnn.cpp 
Execute     is_encrypted E:/code/hls/2/lib/conv.cpp 
Execute     is_xip E:/code/hls/2/lib/conv.cpp 
Execute     is_encrypted E:/code/hls/2/lib/dense.cpp 
Execute     is_xip E:/code/hls/2/lib/dense.cpp 
Execute     is_encrypted E:/code/hls/2/lib/flat.cpp 
Execute     is_xip E:/code/hls/2/lib/flat.cpp 
Execute     is_encrypted E:/code/hls/2/lib/pool.cpp 
Execute     is_xip E:/code/hls/2/lib/pool.cpp 
Execute     is_encrypted E:/code/hls/2/lib/utils.cpp 
Execute     is_xip E:/code/hls/2/lib/utils.cpp 
Execute     ap_part_info -name xc7z020iclg484-1L -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.305 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 15.232 sec.
Command ap_source done; error code: 1; 17.88 sec.
Execute cleanup_all 
