Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Nov 14 17:51:24 2025
| Host         : zoro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     39          
TIMING-16  Warning           Large setup violation           36          
TIMING-18  Warning           Missing input or output delay   9           
TIMING-20  Warning           Non-clocked latch               7           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (95)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (74)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (95)
-------------------------
 There are 39 register/latch pins with no clock driven by root clock pin: cgen/clk_reg_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: master/temp_data_reg_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: master/temp_data_reg_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: master/temp_data_reg_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: master/temp_data_reg_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: master/temp_data_reg_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: master/temp_data_reg_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seg/anode_select_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seg/anode_select_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (74)
-------------------------------------------------
 There are 74 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.141      -65.150                     36                  555        0.088        0.000                      0                  555        3.750        0.000                       0                   229  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.141      -65.150                     36                  555        0.088        0.000                      0                  555        3.750        0.000                       0                   229  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           36  Failing Endpoints,  Worst Slack       -2.141ns,  Total Violation      -65.150ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.141ns  (required time - arrival time)
  Source:                 tach_inst/rpm_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mapper_inst/duty_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.532ns  (logic 6.700ns (58.098%)  route 4.832ns (41.902%))
  Logic Levels:           25  (CARRY4=18 LUT1=1 LUT2=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.566     5.087    tach_inst/clk_100MHz_IBUF_BUFG
    SLICE_X54Y14         FDSE                                         r  tach_inst/rpm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDSE (Prop_fdse_C_Q)         0.518     5.605 f  tach_inst/rpm_out_reg[0]/Q
                         net (fo=2, routed)           0.166     5.772    tach_inst/Q[0]
    SLICE_X55Y14         LUT1 (Prop_lut1_I0_O)        0.124     5.896 r  tach_inst/error17_w_carry_i_1/O
                         net (fo=1, routed)           0.472     6.368    mapper_inst/integral_candidate_w_carry_i_3_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.963 r  mapper_inst/error17_w_carry/CO[3]
                         net (fo=1, routed)           0.000     6.963    mapper_inst/error17_w_carry_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  mapper_inst/error17_w_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.080    mapper_inst/error17_w_carry__0_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.299 r  mapper_inst/error17_w_carry__1/O[0]
                         net (fo=3, routed)           0.622     7.921    mapper_inst/error17_w_carry__1_n_7
    SLICE_X55Y17         LUT2 (Prop_lut2_I1_O)        0.295     8.216 r  mapper_inst/integral_candidate_w_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.216    mapper_inst/integral_candidate_w_carry__1_i_3_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.766 r  mapper_inst/integral_candidate_w_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.766    mapper_inst/integral_candidate_w_carry__1_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.880 r  mapper_inst/integral_candidate_w_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.880    mapper_inst/integral_candidate_w_carry__2_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.994 r  mapper_inst/integral_candidate_w_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.994    mapper_inst/integral_candidate_w_carry__3_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.108 r  mapper_inst/integral_candidate_w_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.108    mapper_inst/integral_candidate_w_carry__4_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.222 r  mapper_inst/integral_candidate_w_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.222    mapper_inst/integral_candidate_w_carry__5_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.461 r  mapper_inst/integral_candidate_w_carry__6/O[2]
                         net (fo=8, routed)           0.785    10.246    mapper_inst/integral_candidate_w[30]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.302    10.548 r  mapper_inst/integral_clamped_w2_carry__2_i_3/O
                         net (fo=1, routed)           0.000    10.548    mapper_inst/integral_clamped_w2_carry__2_i_3_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    11.040 f  mapper_inst/integral_clamped_w2_carry__2/CO[1]
                         net (fo=86, routed)          0.745    11.784    mapper_inst/integral_clamped_w2
    SLICE_X57Y19         LUT5 (Prop_lut5_I1_O)        0.332    12.116 r  mapper_inst/desired_candidate_w__1_carry__0_i_2/O
                         net (fo=2, routed)           0.556    12.672    mapper_inst/desired_candidate_w__1_carry__0_i_2_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.796 r  mapper_inst/desired_candidate_w__1_carry__0_i_6/O
                         net (fo=1, routed)           0.000    12.796    mapper_inst/desired_candidate_w__1_carry__0_i_6_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.194 r  mapper_inst/desired_candidate_w__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.194    mapper_inst/desired_candidate_w__1_carry__0_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.308 r  mapper_inst/desired_candidate_w__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.308    mapper_inst/desired_candidate_w__1_carry__1_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.422 r  mapper_inst/desired_candidate_w__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.422    mapper_inst/desired_candidate_w__1_carry__2_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.536 r  mapper_inst/desired_candidate_w__1_carry__3/CO[3]
                         net (fo=1, routed)           0.009    13.545    mapper_inst/desired_candidate_w__1_carry__3_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.659 r  mapper_inst/desired_candidate_w__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.659    mapper_inst/desired_candidate_w__1_carry__4_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.773 r  mapper_inst/desired_candidate_w__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.773    mapper_inst/desired_candidate_w__1_carry__5_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.930 r  mapper_inst/desired_candidate_w__1_carry__6/CO[1]
                         net (fo=6, routed)           0.777    14.707    mapper_inst/desired_candidate_w__1_carry__6_n_2
    SLICE_X53Y26         LUT2 (Prop_lut2_I0_O)        0.329    15.036 r  mapper_inst/i__carry__2_i_2/O
                         net (fo=1, routed)           0.000    15.036    mapper_inst/i__carry__2_i_2_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.606 r  mapper_inst/duty_out0_inferred__0/i__carry__2/CO[2]
                         net (fo=1, routed)           0.292    15.898    mapper_inst/duty_out0_inferred__0/i__carry__2_n_1
    SLICE_X51Y26         LUT5 (Prop_lut5_I2_O)        0.313    16.211 r  mapper_inst/duty_out[11]_i_1/O
                         net (fo=12, routed)          0.409    16.619    mapper_inst/duty_out[11]_i_1_n_0
    SLICE_X50Y26         FDRE                                         r  mapper_inst/duty_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.437    14.778    mapper_inst/clk_100MHz_IBUF_BUFG
    SLICE_X50Y26         FDRE                                         r  mapper_inst/duty_out_reg[0]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X50Y26         FDRE (Setup_fdre_C_R)       -0.524    14.479    mapper_inst/duty_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                         -16.619    
  -------------------------------------------------------------------
                         slack                                 -2.141    

Slack (VIOLATED) :        -2.141ns  (required time - arrival time)
  Source:                 tach_inst/rpm_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mapper_inst/duty_out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.532ns  (logic 6.700ns (58.098%)  route 4.832ns (41.902%))
  Logic Levels:           25  (CARRY4=18 LUT1=1 LUT2=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.566     5.087    tach_inst/clk_100MHz_IBUF_BUFG
    SLICE_X54Y14         FDSE                                         r  tach_inst/rpm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDSE (Prop_fdse_C_Q)         0.518     5.605 f  tach_inst/rpm_out_reg[0]/Q
                         net (fo=2, routed)           0.166     5.772    tach_inst/Q[0]
    SLICE_X55Y14         LUT1 (Prop_lut1_I0_O)        0.124     5.896 r  tach_inst/error17_w_carry_i_1/O
                         net (fo=1, routed)           0.472     6.368    mapper_inst/integral_candidate_w_carry_i_3_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.963 r  mapper_inst/error17_w_carry/CO[3]
                         net (fo=1, routed)           0.000     6.963    mapper_inst/error17_w_carry_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  mapper_inst/error17_w_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.080    mapper_inst/error17_w_carry__0_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.299 r  mapper_inst/error17_w_carry__1/O[0]
                         net (fo=3, routed)           0.622     7.921    mapper_inst/error17_w_carry__1_n_7
    SLICE_X55Y17         LUT2 (Prop_lut2_I1_O)        0.295     8.216 r  mapper_inst/integral_candidate_w_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.216    mapper_inst/integral_candidate_w_carry__1_i_3_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.766 r  mapper_inst/integral_candidate_w_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.766    mapper_inst/integral_candidate_w_carry__1_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.880 r  mapper_inst/integral_candidate_w_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.880    mapper_inst/integral_candidate_w_carry__2_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.994 r  mapper_inst/integral_candidate_w_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.994    mapper_inst/integral_candidate_w_carry__3_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.108 r  mapper_inst/integral_candidate_w_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.108    mapper_inst/integral_candidate_w_carry__4_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.222 r  mapper_inst/integral_candidate_w_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.222    mapper_inst/integral_candidate_w_carry__5_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.461 r  mapper_inst/integral_candidate_w_carry__6/O[2]
                         net (fo=8, routed)           0.785    10.246    mapper_inst/integral_candidate_w[30]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.302    10.548 r  mapper_inst/integral_clamped_w2_carry__2_i_3/O
                         net (fo=1, routed)           0.000    10.548    mapper_inst/integral_clamped_w2_carry__2_i_3_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    11.040 f  mapper_inst/integral_clamped_w2_carry__2/CO[1]
                         net (fo=86, routed)          0.745    11.784    mapper_inst/integral_clamped_w2
    SLICE_X57Y19         LUT5 (Prop_lut5_I1_O)        0.332    12.116 r  mapper_inst/desired_candidate_w__1_carry__0_i_2/O
                         net (fo=2, routed)           0.556    12.672    mapper_inst/desired_candidate_w__1_carry__0_i_2_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.796 r  mapper_inst/desired_candidate_w__1_carry__0_i_6/O
                         net (fo=1, routed)           0.000    12.796    mapper_inst/desired_candidate_w__1_carry__0_i_6_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.194 r  mapper_inst/desired_candidate_w__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.194    mapper_inst/desired_candidate_w__1_carry__0_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.308 r  mapper_inst/desired_candidate_w__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.308    mapper_inst/desired_candidate_w__1_carry__1_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.422 r  mapper_inst/desired_candidate_w__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.422    mapper_inst/desired_candidate_w__1_carry__2_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.536 r  mapper_inst/desired_candidate_w__1_carry__3/CO[3]
                         net (fo=1, routed)           0.009    13.545    mapper_inst/desired_candidate_w__1_carry__3_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.659 r  mapper_inst/desired_candidate_w__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.659    mapper_inst/desired_candidate_w__1_carry__4_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.773 r  mapper_inst/desired_candidate_w__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.773    mapper_inst/desired_candidate_w__1_carry__5_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.930 r  mapper_inst/desired_candidate_w__1_carry__6/CO[1]
                         net (fo=6, routed)           0.777    14.707    mapper_inst/desired_candidate_w__1_carry__6_n_2
    SLICE_X53Y26         LUT2 (Prop_lut2_I0_O)        0.329    15.036 r  mapper_inst/i__carry__2_i_2/O
                         net (fo=1, routed)           0.000    15.036    mapper_inst/i__carry__2_i_2_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.606 r  mapper_inst/duty_out0_inferred__0/i__carry__2/CO[2]
                         net (fo=1, routed)           0.292    15.898    mapper_inst/duty_out0_inferred__0/i__carry__2_n_1
    SLICE_X51Y26         LUT5 (Prop_lut5_I2_O)        0.313    16.211 r  mapper_inst/duty_out[11]_i_1/O
                         net (fo=12, routed)          0.409    16.619    mapper_inst/duty_out[11]_i_1_n_0
    SLICE_X50Y26         FDRE                                         r  mapper_inst/duty_out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.437    14.778    mapper_inst/clk_100MHz_IBUF_BUFG
    SLICE_X50Y26         FDRE                                         r  mapper_inst/duty_out_reg[11]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X50Y26         FDRE (Setup_fdre_C_R)       -0.524    14.479    mapper_inst/duty_out_reg[11]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                         -16.619    
  -------------------------------------------------------------------
                         slack                                 -2.141    

Slack (VIOLATED) :        -2.141ns  (required time - arrival time)
  Source:                 tach_inst/rpm_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mapper_inst/duty_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.532ns  (logic 6.700ns (58.098%)  route 4.832ns (41.902%))
  Logic Levels:           25  (CARRY4=18 LUT1=1 LUT2=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.566     5.087    tach_inst/clk_100MHz_IBUF_BUFG
    SLICE_X54Y14         FDSE                                         r  tach_inst/rpm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDSE (Prop_fdse_C_Q)         0.518     5.605 f  tach_inst/rpm_out_reg[0]/Q
                         net (fo=2, routed)           0.166     5.772    tach_inst/Q[0]
    SLICE_X55Y14         LUT1 (Prop_lut1_I0_O)        0.124     5.896 r  tach_inst/error17_w_carry_i_1/O
                         net (fo=1, routed)           0.472     6.368    mapper_inst/integral_candidate_w_carry_i_3_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.963 r  mapper_inst/error17_w_carry/CO[3]
                         net (fo=1, routed)           0.000     6.963    mapper_inst/error17_w_carry_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  mapper_inst/error17_w_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.080    mapper_inst/error17_w_carry__0_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.299 r  mapper_inst/error17_w_carry__1/O[0]
                         net (fo=3, routed)           0.622     7.921    mapper_inst/error17_w_carry__1_n_7
    SLICE_X55Y17         LUT2 (Prop_lut2_I1_O)        0.295     8.216 r  mapper_inst/integral_candidate_w_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.216    mapper_inst/integral_candidate_w_carry__1_i_3_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.766 r  mapper_inst/integral_candidate_w_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.766    mapper_inst/integral_candidate_w_carry__1_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.880 r  mapper_inst/integral_candidate_w_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.880    mapper_inst/integral_candidate_w_carry__2_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.994 r  mapper_inst/integral_candidate_w_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.994    mapper_inst/integral_candidate_w_carry__3_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.108 r  mapper_inst/integral_candidate_w_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.108    mapper_inst/integral_candidate_w_carry__4_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.222 r  mapper_inst/integral_candidate_w_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.222    mapper_inst/integral_candidate_w_carry__5_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.461 r  mapper_inst/integral_candidate_w_carry__6/O[2]
                         net (fo=8, routed)           0.785    10.246    mapper_inst/integral_candidate_w[30]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.302    10.548 r  mapper_inst/integral_clamped_w2_carry__2_i_3/O
                         net (fo=1, routed)           0.000    10.548    mapper_inst/integral_clamped_w2_carry__2_i_3_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    11.040 f  mapper_inst/integral_clamped_w2_carry__2/CO[1]
                         net (fo=86, routed)          0.745    11.784    mapper_inst/integral_clamped_w2
    SLICE_X57Y19         LUT5 (Prop_lut5_I1_O)        0.332    12.116 r  mapper_inst/desired_candidate_w__1_carry__0_i_2/O
                         net (fo=2, routed)           0.556    12.672    mapper_inst/desired_candidate_w__1_carry__0_i_2_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.796 r  mapper_inst/desired_candidate_w__1_carry__0_i_6/O
                         net (fo=1, routed)           0.000    12.796    mapper_inst/desired_candidate_w__1_carry__0_i_6_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.194 r  mapper_inst/desired_candidate_w__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.194    mapper_inst/desired_candidate_w__1_carry__0_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.308 r  mapper_inst/desired_candidate_w__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.308    mapper_inst/desired_candidate_w__1_carry__1_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.422 r  mapper_inst/desired_candidate_w__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.422    mapper_inst/desired_candidate_w__1_carry__2_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.536 r  mapper_inst/desired_candidate_w__1_carry__3/CO[3]
                         net (fo=1, routed)           0.009    13.545    mapper_inst/desired_candidate_w__1_carry__3_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.659 r  mapper_inst/desired_candidate_w__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.659    mapper_inst/desired_candidate_w__1_carry__4_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.773 r  mapper_inst/desired_candidate_w__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.773    mapper_inst/desired_candidate_w__1_carry__5_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.930 r  mapper_inst/desired_candidate_w__1_carry__6/CO[1]
                         net (fo=6, routed)           0.777    14.707    mapper_inst/desired_candidate_w__1_carry__6_n_2
    SLICE_X53Y26         LUT2 (Prop_lut2_I0_O)        0.329    15.036 r  mapper_inst/i__carry__2_i_2/O
                         net (fo=1, routed)           0.000    15.036    mapper_inst/i__carry__2_i_2_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.606 r  mapper_inst/duty_out0_inferred__0/i__carry__2/CO[2]
                         net (fo=1, routed)           0.292    15.898    mapper_inst/duty_out0_inferred__0/i__carry__2_n_1
    SLICE_X51Y26         LUT5 (Prop_lut5_I2_O)        0.313    16.211 r  mapper_inst/duty_out[11]_i_1/O
                         net (fo=12, routed)          0.409    16.619    mapper_inst/duty_out[11]_i_1_n_0
    SLICE_X50Y26         FDRE                                         r  mapper_inst/duty_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.437    14.778    mapper_inst/clk_100MHz_IBUF_BUFG
    SLICE_X50Y26         FDRE                                         r  mapper_inst/duty_out_reg[1]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X50Y26         FDRE (Setup_fdre_C_R)       -0.524    14.479    mapper_inst/duty_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                         -16.619    
  -------------------------------------------------------------------
                         slack                                 -2.141    

Slack (VIOLATED) :        -2.141ns  (required time - arrival time)
  Source:                 tach_inst/rpm_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mapper_inst/duty_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.532ns  (logic 6.700ns (58.098%)  route 4.832ns (41.902%))
  Logic Levels:           25  (CARRY4=18 LUT1=1 LUT2=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.566     5.087    tach_inst/clk_100MHz_IBUF_BUFG
    SLICE_X54Y14         FDSE                                         r  tach_inst/rpm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDSE (Prop_fdse_C_Q)         0.518     5.605 f  tach_inst/rpm_out_reg[0]/Q
                         net (fo=2, routed)           0.166     5.772    tach_inst/Q[0]
    SLICE_X55Y14         LUT1 (Prop_lut1_I0_O)        0.124     5.896 r  tach_inst/error17_w_carry_i_1/O
                         net (fo=1, routed)           0.472     6.368    mapper_inst/integral_candidate_w_carry_i_3_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.963 r  mapper_inst/error17_w_carry/CO[3]
                         net (fo=1, routed)           0.000     6.963    mapper_inst/error17_w_carry_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  mapper_inst/error17_w_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.080    mapper_inst/error17_w_carry__0_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.299 r  mapper_inst/error17_w_carry__1/O[0]
                         net (fo=3, routed)           0.622     7.921    mapper_inst/error17_w_carry__1_n_7
    SLICE_X55Y17         LUT2 (Prop_lut2_I1_O)        0.295     8.216 r  mapper_inst/integral_candidate_w_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.216    mapper_inst/integral_candidate_w_carry__1_i_3_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.766 r  mapper_inst/integral_candidate_w_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.766    mapper_inst/integral_candidate_w_carry__1_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.880 r  mapper_inst/integral_candidate_w_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.880    mapper_inst/integral_candidate_w_carry__2_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.994 r  mapper_inst/integral_candidate_w_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.994    mapper_inst/integral_candidate_w_carry__3_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.108 r  mapper_inst/integral_candidate_w_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.108    mapper_inst/integral_candidate_w_carry__4_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.222 r  mapper_inst/integral_candidate_w_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.222    mapper_inst/integral_candidate_w_carry__5_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.461 r  mapper_inst/integral_candidate_w_carry__6/O[2]
                         net (fo=8, routed)           0.785    10.246    mapper_inst/integral_candidate_w[30]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.302    10.548 r  mapper_inst/integral_clamped_w2_carry__2_i_3/O
                         net (fo=1, routed)           0.000    10.548    mapper_inst/integral_clamped_w2_carry__2_i_3_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    11.040 f  mapper_inst/integral_clamped_w2_carry__2/CO[1]
                         net (fo=86, routed)          0.745    11.784    mapper_inst/integral_clamped_w2
    SLICE_X57Y19         LUT5 (Prop_lut5_I1_O)        0.332    12.116 r  mapper_inst/desired_candidate_w__1_carry__0_i_2/O
                         net (fo=2, routed)           0.556    12.672    mapper_inst/desired_candidate_w__1_carry__0_i_2_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.796 r  mapper_inst/desired_candidate_w__1_carry__0_i_6/O
                         net (fo=1, routed)           0.000    12.796    mapper_inst/desired_candidate_w__1_carry__0_i_6_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.194 r  mapper_inst/desired_candidate_w__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.194    mapper_inst/desired_candidate_w__1_carry__0_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.308 r  mapper_inst/desired_candidate_w__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.308    mapper_inst/desired_candidate_w__1_carry__1_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.422 r  mapper_inst/desired_candidate_w__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.422    mapper_inst/desired_candidate_w__1_carry__2_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.536 r  mapper_inst/desired_candidate_w__1_carry__3/CO[3]
                         net (fo=1, routed)           0.009    13.545    mapper_inst/desired_candidate_w__1_carry__3_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.659 r  mapper_inst/desired_candidate_w__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.659    mapper_inst/desired_candidate_w__1_carry__4_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.773 r  mapper_inst/desired_candidate_w__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.773    mapper_inst/desired_candidate_w__1_carry__5_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.930 r  mapper_inst/desired_candidate_w__1_carry__6/CO[1]
                         net (fo=6, routed)           0.777    14.707    mapper_inst/desired_candidate_w__1_carry__6_n_2
    SLICE_X53Y26         LUT2 (Prop_lut2_I0_O)        0.329    15.036 r  mapper_inst/i__carry__2_i_2/O
                         net (fo=1, routed)           0.000    15.036    mapper_inst/i__carry__2_i_2_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.606 r  mapper_inst/duty_out0_inferred__0/i__carry__2/CO[2]
                         net (fo=1, routed)           0.292    15.898    mapper_inst/duty_out0_inferred__0/i__carry__2_n_1
    SLICE_X51Y26         LUT5 (Prop_lut5_I2_O)        0.313    16.211 r  mapper_inst/duty_out[11]_i_1/O
                         net (fo=12, routed)          0.409    16.619    mapper_inst/duty_out[11]_i_1_n_0
    SLICE_X50Y26         FDRE                                         r  mapper_inst/duty_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.437    14.778    mapper_inst/clk_100MHz_IBUF_BUFG
    SLICE_X50Y26         FDRE                                         r  mapper_inst/duty_out_reg[2]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X50Y26         FDRE (Setup_fdre_C_R)       -0.524    14.479    mapper_inst/duty_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                         -16.619    
  -------------------------------------------------------------------
                         slack                                 -2.141    

Slack (VIOLATED) :        -2.141ns  (required time - arrival time)
  Source:                 tach_inst/rpm_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mapper_inst/duty_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.532ns  (logic 6.700ns (58.098%)  route 4.832ns (41.902%))
  Logic Levels:           25  (CARRY4=18 LUT1=1 LUT2=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.566     5.087    tach_inst/clk_100MHz_IBUF_BUFG
    SLICE_X54Y14         FDSE                                         r  tach_inst/rpm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDSE (Prop_fdse_C_Q)         0.518     5.605 f  tach_inst/rpm_out_reg[0]/Q
                         net (fo=2, routed)           0.166     5.772    tach_inst/Q[0]
    SLICE_X55Y14         LUT1 (Prop_lut1_I0_O)        0.124     5.896 r  tach_inst/error17_w_carry_i_1/O
                         net (fo=1, routed)           0.472     6.368    mapper_inst/integral_candidate_w_carry_i_3_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.963 r  mapper_inst/error17_w_carry/CO[3]
                         net (fo=1, routed)           0.000     6.963    mapper_inst/error17_w_carry_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  mapper_inst/error17_w_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.080    mapper_inst/error17_w_carry__0_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.299 r  mapper_inst/error17_w_carry__1/O[0]
                         net (fo=3, routed)           0.622     7.921    mapper_inst/error17_w_carry__1_n_7
    SLICE_X55Y17         LUT2 (Prop_lut2_I1_O)        0.295     8.216 r  mapper_inst/integral_candidate_w_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.216    mapper_inst/integral_candidate_w_carry__1_i_3_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.766 r  mapper_inst/integral_candidate_w_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.766    mapper_inst/integral_candidate_w_carry__1_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.880 r  mapper_inst/integral_candidate_w_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.880    mapper_inst/integral_candidate_w_carry__2_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.994 r  mapper_inst/integral_candidate_w_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.994    mapper_inst/integral_candidate_w_carry__3_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.108 r  mapper_inst/integral_candidate_w_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.108    mapper_inst/integral_candidate_w_carry__4_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.222 r  mapper_inst/integral_candidate_w_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.222    mapper_inst/integral_candidate_w_carry__5_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.461 r  mapper_inst/integral_candidate_w_carry__6/O[2]
                         net (fo=8, routed)           0.785    10.246    mapper_inst/integral_candidate_w[30]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.302    10.548 r  mapper_inst/integral_clamped_w2_carry__2_i_3/O
                         net (fo=1, routed)           0.000    10.548    mapper_inst/integral_clamped_w2_carry__2_i_3_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    11.040 f  mapper_inst/integral_clamped_w2_carry__2/CO[1]
                         net (fo=86, routed)          0.745    11.784    mapper_inst/integral_clamped_w2
    SLICE_X57Y19         LUT5 (Prop_lut5_I1_O)        0.332    12.116 r  mapper_inst/desired_candidate_w__1_carry__0_i_2/O
                         net (fo=2, routed)           0.556    12.672    mapper_inst/desired_candidate_w__1_carry__0_i_2_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.796 r  mapper_inst/desired_candidate_w__1_carry__0_i_6/O
                         net (fo=1, routed)           0.000    12.796    mapper_inst/desired_candidate_w__1_carry__0_i_6_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.194 r  mapper_inst/desired_candidate_w__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.194    mapper_inst/desired_candidate_w__1_carry__0_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.308 r  mapper_inst/desired_candidate_w__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.308    mapper_inst/desired_candidate_w__1_carry__1_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.422 r  mapper_inst/desired_candidate_w__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.422    mapper_inst/desired_candidate_w__1_carry__2_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.536 r  mapper_inst/desired_candidate_w__1_carry__3/CO[3]
                         net (fo=1, routed)           0.009    13.545    mapper_inst/desired_candidate_w__1_carry__3_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.659 r  mapper_inst/desired_candidate_w__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.659    mapper_inst/desired_candidate_w__1_carry__4_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.773 r  mapper_inst/desired_candidate_w__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.773    mapper_inst/desired_candidate_w__1_carry__5_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.930 r  mapper_inst/desired_candidate_w__1_carry__6/CO[1]
                         net (fo=6, routed)           0.777    14.707    mapper_inst/desired_candidate_w__1_carry__6_n_2
    SLICE_X53Y26         LUT2 (Prop_lut2_I0_O)        0.329    15.036 r  mapper_inst/i__carry__2_i_2/O
                         net (fo=1, routed)           0.000    15.036    mapper_inst/i__carry__2_i_2_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.606 r  mapper_inst/duty_out0_inferred__0/i__carry__2/CO[2]
                         net (fo=1, routed)           0.292    15.898    mapper_inst/duty_out0_inferred__0/i__carry__2_n_1
    SLICE_X51Y26         LUT5 (Prop_lut5_I2_O)        0.313    16.211 r  mapper_inst/duty_out[11]_i_1/O
                         net (fo=12, routed)          0.409    16.619    mapper_inst/duty_out[11]_i_1_n_0
    SLICE_X50Y26         FDRE                                         r  mapper_inst/duty_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.437    14.778    mapper_inst/clk_100MHz_IBUF_BUFG
    SLICE_X50Y26         FDRE                                         r  mapper_inst/duty_out_reg[4]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X50Y26         FDRE (Setup_fdre_C_R)       -0.524    14.479    mapper_inst/duty_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                         -16.619    
  -------------------------------------------------------------------
                         slack                                 -2.141    

Slack (VIOLATED) :        -2.141ns  (required time - arrival time)
  Source:                 tach_inst/rpm_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mapper_inst/duty_out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.532ns  (logic 6.700ns (58.098%)  route 4.832ns (41.902%))
  Logic Levels:           25  (CARRY4=18 LUT1=1 LUT2=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.566     5.087    tach_inst/clk_100MHz_IBUF_BUFG
    SLICE_X54Y14         FDSE                                         r  tach_inst/rpm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDSE (Prop_fdse_C_Q)         0.518     5.605 f  tach_inst/rpm_out_reg[0]/Q
                         net (fo=2, routed)           0.166     5.772    tach_inst/Q[0]
    SLICE_X55Y14         LUT1 (Prop_lut1_I0_O)        0.124     5.896 r  tach_inst/error17_w_carry_i_1/O
                         net (fo=1, routed)           0.472     6.368    mapper_inst/integral_candidate_w_carry_i_3_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.963 r  mapper_inst/error17_w_carry/CO[3]
                         net (fo=1, routed)           0.000     6.963    mapper_inst/error17_w_carry_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  mapper_inst/error17_w_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.080    mapper_inst/error17_w_carry__0_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.299 r  mapper_inst/error17_w_carry__1/O[0]
                         net (fo=3, routed)           0.622     7.921    mapper_inst/error17_w_carry__1_n_7
    SLICE_X55Y17         LUT2 (Prop_lut2_I1_O)        0.295     8.216 r  mapper_inst/integral_candidate_w_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.216    mapper_inst/integral_candidate_w_carry__1_i_3_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.766 r  mapper_inst/integral_candidate_w_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.766    mapper_inst/integral_candidate_w_carry__1_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.880 r  mapper_inst/integral_candidate_w_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.880    mapper_inst/integral_candidate_w_carry__2_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.994 r  mapper_inst/integral_candidate_w_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.994    mapper_inst/integral_candidate_w_carry__3_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.108 r  mapper_inst/integral_candidate_w_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.108    mapper_inst/integral_candidate_w_carry__4_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.222 r  mapper_inst/integral_candidate_w_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.222    mapper_inst/integral_candidate_w_carry__5_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.461 r  mapper_inst/integral_candidate_w_carry__6/O[2]
                         net (fo=8, routed)           0.785    10.246    mapper_inst/integral_candidate_w[30]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.302    10.548 r  mapper_inst/integral_clamped_w2_carry__2_i_3/O
                         net (fo=1, routed)           0.000    10.548    mapper_inst/integral_clamped_w2_carry__2_i_3_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    11.040 f  mapper_inst/integral_clamped_w2_carry__2/CO[1]
                         net (fo=86, routed)          0.745    11.784    mapper_inst/integral_clamped_w2
    SLICE_X57Y19         LUT5 (Prop_lut5_I1_O)        0.332    12.116 r  mapper_inst/desired_candidate_w__1_carry__0_i_2/O
                         net (fo=2, routed)           0.556    12.672    mapper_inst/desired_candidate_w__1_carry__0_i_2_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.796 r  mapper_inst/desired_candidate_w__1_carry__0_i_6/O
                         net (fo=1, routed)           0.000    12.796    mapper_inst/desired_candidate_w__1_carry__0_i_6_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.194 r  mapper_inst/desired_candidate_w__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.194    mapper_inst/desired_candidate_w__1_carry__0_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.308 r  mapper_inst/desired_candidate_w__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.308    mapper_inst/desired_candidate_w__1_carry__1_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.422 r  mapper_inst/desired_candidate_w__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.422    mapper_inst/desired_candidate_w__1_carry__2_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.536 r  mapper_inst/desired_candidate_w__1_carry__3/CO[3]
                         net (fo=1, routed)           0.009    13.545    mapper_inst/desired_candidate_w__1_carry__3_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.659 r  mapper_inst/desired_candidate_w__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.659    mapper_inst/desired_candidate_w__1_carry__4_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.773 r  mapper_inst/desired_candidate_w__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.773    mapper_inst/desired_candidate_w__1_carry__5_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.930 r  mapper_inst/desired_candidate_w__1_carry__6/CO[1]
                         net (fo=6, routed)           0.777    14.707    mapper_inst/desired_candidate_w__1_carry__6_n_2
    SLICE_X53Y26         LUT2 (Prop_lut2_I0_O)        0.329    15.036 r  mapper_inst/i__carry__2_i_2/O
                         net (fo=1, routed)           0.000    15.036    mapper_inst/i__carry__2_i_2_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.606 r  mapper_inst/duty_out0_inferred__0/i__carry__2/CO[2]
                         net (fo=1, routed)           0.292    15.898    mapper_inst/duty_out0_inferred__0/i__carry__2_n_1
    SLICE_X51Y26         LUT5 (Prop_lut5_I2_O)        0.313    16.211 r  mapper_inst/duty_out[11]_i_1/O
                         net (fo=12, routed)          0.409    16.619    mapper_inst/duty_out[11]_i_1_n_0
    SLICE_X50Y26         FDRE                                         r  mapper_inst/duty_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.437    14.778    mapper_inst/clk_100MHz_IBUF_BUFG
    SLICE_X50Y26         FDRE                                         r  mapper_inst/duty_out_reg[7]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X50Y26         FDRE (Setup_fdre_C_R)       -0.524    14.479    mapper_inst/duty_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                         -16.619    
  -------------------------------------------------------------------
                         slack                                 -2.141    

Slack (VIOLATED) :        -2.141ns  (required time - arrival time)
  Source:                 tach_inst/rpm_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mapper_inst/duty_out_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.532ns  (logic 6.700ns (58.098%)  route 4.832ns (41.902%))
  Logic Levels:           25  (CARRY4=18 LUT1=1 LUT2=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.566     5.087    tach_inst/clk_100MHz_IBUF_BUFG
    SLICE_X54Y14         FDSE                                         r  tach_inst/rpm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDSE (Prop_fdse_C_Q)         0.518     5.605 f  tach_inst/rpm_out_reg[0]/Q
                         net (fo=2, routed)           0.166     5.772    tach_inst/Q[0]
    SLICE_X55Y14         LUT1 (Prop_lut1_I0_O)        0.124     5.896 r  tach_inst/error17_w_carry_i_1/O
                         net (fo=1, routed)           0.472     6.368    mapper_inst/integral_candidate_w_carry_i_3_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.963 r  mapper_inst/error17_w_carry/CO[3]
                         net (fo=1, routed)           0.000     6.963    mapper_inst/error17_w_carry_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  mapper_inst/error17_w_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.080    mapper_inst/error17_w_carry__0_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.299 r  mapper_inst/error17_w_carry__1/O[0]
                         net (fo=3, routed)           0.622     7.921    mapper_inst/error17_w_carry__1_n_7
    SLICE_X55Y17         LUT2 (Prop_lut2_I1_O)        0.295     8.216 r  mapper_inst/integral_candidate_w_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.216    mapper_inst/integral_candidate_w_carry__1_i_3_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.766 r  mapper_inst/integral_candidate_w_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.766    mapper_inst/integral_candidate_w_carry__1_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.880 r  mapper_inst/integral_candidate_w_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.880    mapper_inst/integral_candidate_w_carry__2_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.994 r  mapper_inst/integral_candidate_w_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.994    mapper_inst/integral_candidate_w_carry__3_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.108 r  mapper_inst/integral_candidate_w_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.108    mapper_inst/integral_candidate_w_carry__4_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.222 r  mapper_inst/integral_candidate_w_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.222    mapper_inst/integral_candidate_w_carry__5_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.461 r  mapper_inst/integral_candidate_w_carry__6/O[2]
                         net (fo=8, routed)           0.785    10.246    mapper_inst/integral_candidate_w[30]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.302    10.548 r  mapper_inst/integral_clamped_w2_carry__2_i_3/O
                         net (fo=1, routed)           0.000    10.548    mapper_inst/integral_clamped_w2_carry__2_i_3_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    11.040 f  mapper_inst/integral_clamped_w2_carry__2/CO[1]
                         net (fo=86, routed)          0.745    11.784    mapper_inst/integral_clamped_w2
    SLICE_X57Y19         LUT5 (Prop_lut5_I1_O)        0.332    12.116 r  mapper_inst/desired_candidate_w__1_carry__0_i_2/O
                         net (fo=2, routed)           0.556    12.672    mapper_inst/desired_candidate_w__1_carry__0_i_2_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.796 r  mapper_inst/desired_candidate_w__1_carry__0_i_6/O
                         net (fo=1, routed)           0.000    12.796    mapper_inst/desired_candidate_w__1_carry__0_i_6_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.194 r  mapper_inst/desired_candidate_w__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.194    mapper_inst/desired_candidate_w__1_carry__0_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.308 r  mapper_inst/desired_candidate_w__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.308    mapper_inst/desired_candidate_w__1_carry__1_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.422 r  mapper_inst/desired_candidate_w__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.422    mapper_inst/desired_candidate_w__1_carry__2_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.536 r  mapper_inst/desired_candidate_w__1_carry__3/CO[3]
                         net (fo=1, routed)           0.009    13.545    mapper_inst/desired_candidate_w__1_carry__3_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.659 r  mapper_inst/desired_candidate_w__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.659    mapper_inst/desired_candidate_w__1_carry__4_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.773 r  mapper_inst/desired_candidate_w__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.773    mapper_inst/desired_candidate_w__1_carry__5_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.930 r  mapper_inst/desired_candidate_w__1_carry__6/CO[1]
                         net (fo=6, routed)           0.777    14.707    mapper_inst/desired_candidate_w__1_carry__6_n_2
    SLICE_X53Y26         LUT2 (Prop_lut2_I0_O)        0.329    15.036 r  mapper_inst/i__carry__2_i_2/O
                         net (fo=1, routed)           0.000    15.036    mapper_inst/i__carry__2_i_2_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.606 r  mapper_inst/duty_out0_inferred__0/i__carry__2/CO[2]
                         net (fo=1, routed)           0.292    15.898    mapper_inst/duty_out0_inferred__0/i__carry__2_n_1
    SLICE_X51Y26         LUT5 (Prop_lut5_I2_O)        0.313    16.211 r  mapper_inst/duty_out[11]_i_1/O
                         net (fo=12, routed)          0.409    16.619    mapper_inst/duty_out[11]_i_1_n_0
    SLICE_X50Y26         FDRE                                         r  mapper_inst/duty_out_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.437    14.778    mapper_inst/clk_100MHz_IBUF_BUFG
    SLICE_X50Y26         FDRE                                         r  mapper_inst/duty_out_reg[8]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X50Y26         FDRE (Setup_fdre_C_R)       -0.524    14.479    mapper_inst/duty_out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                         -16.619    
  -------------------------------------------------------------------
                         slack                                 -2.141    

Slack (VIOLATED) :        -2.119ns  (required time - arrival time)
  Source:                 tach_inst/rpm_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mapper_inst/duty_out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.607ns  (logic 6.700ns (57.726%)  route 4.907ns (42.274%))
  Logic Levels:           25  (CARRY4=18 LUT1=1 LUT2=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.566     5.087    tach_inst/clk_100MHz_IBUF_BUFG
    SLICE_X54Y14         FDSE                                         r  tach_inst/rpm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDSE (Prop_fdse_C_Q)         0.518     5.605 f  tach_inst/rpm_out_reg[0]/Q
                         net (fo=2, routed)           0.166     5.772    tach_inst/Q[0]
    SLICE_X55Y14         LUT1 (Prop_lut1_I0_O)        0.124     5.896 r  tach_inst/error17_w_carry_i_1/O
                         net (fo=1, routed)           0.472     6.368    mapper_inst/integral_candidate_w_carry_i_3_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.963 r  mapper_inst/error17_w_carry/CO[3]
                         net (fo=1, routed)           0.000     6.963    mapper_inst/error17_w_carry_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  mapper_inst/error17_w_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.080    mapper_inst/error17_w_carry__0_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.299 r  mapper_inst/error17_w_carry__1/O[0]
                         net (fo=3, routed)           0.622     7.921    mapper_inst/error17_w_carry__1_n_7
    SLICE_X55Y17         LUT2 (Prop_lut2_I1_O)        0.295     8.216 r  mapper_inst/integral_candidate_w_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.216    mapper_inst/integral_candidate_w_carry__1_i_3_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.766 r  mapper_inst/integral_candidate_w_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.766    mapper_inst/integral_candidate_w_carry__1_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.880 r  mapper_inst/integral_candidate_w_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.880    mapper_inst/integral_candidate_w_carry__2_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.994 r  mapper_inst/integral_candidate_w_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.994    mapper_inst/integral_candidate_w_carry__3_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.108 r  mapper_inst/integral_candidate_w_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.108    mapper_inst/integral_candidate_w_carry__4_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.222 r  mapper_inst/integral_candidate_w_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.222    mapper_inst/integral_candidate_w_carry__5_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.461 r  mapper_inst/integral_candidate_w_carry__6/O[2]
                         net (fo=8, routed)           0.785    10.246    mapper_inst/integral_candidate_w[30]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.302    10.548 r  mapper_inst/integral_clamped_w2_carry__2_i_3/O
                         net (fo=1, routed)           0.000    10.548    mapper_inst/integral_clamped_w2_carry__2_i_3_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    11.040 f  mapper_inst/integral_clamped_w2_carry__2/CO[1]
                         net (fo=86, routed)          0.745    11.784    mapper_inst/integral_clamped_w2
    SLICE_X57Y19         LUT5 (Prop_lut5_I1_O)        0.332    12.116 r  mapper_inst/desired_candidate_w__1_carry__0_i_2/O
                         net (fo=2, routed)           0.556    12.672    mapper_inst/desired_candidate_w__1_carry__0_i_2_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.796 r  mapper_inst/desired_candidate_w__1_carry__0_i_6/O
                         net (fo=1, routed)           0.000    12.796    mapper_inst/desired_candidate_w__1_carry__0_i_6_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.194 r  mapper_inst/desired_candidate_w__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.194    mapper_inst/desired_candidate_w__1_carry__0_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.308 r  mapper_inst/desired_candidate_w__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.308    mapper_inst/desired_candidate_w__1_carry__1_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.422 r  mapper_inst/desired_candidate_w__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.422    mapper_inst/desired_candidate_w__1_carry__2_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.536 r  mapper_inst/desired_candidate_w__1_carry__3/CO[3]
                         net (fo=1, routed)           0.009    13.545    mapper_inst/desired_candidate_w__1_carry__3_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.659 r  mapper_inst/desired_candidate_w__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.659    mapper_inst/desired_candidate_w__1_carry__4_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.773 r  mapper_inst/desired_candidate_w__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.773    mapper_inst/desired_candidate_w__1_carry__5_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.930 r  mapper_inst/desired_candidate_w__1_carry__6/CO[1]
                         net (fo=6, routed)           0.777    14.707    mapper_inst/desired_candidate_w__1_carry__6_n_2
    SLICE_X53Y26         LUT2 (Prop_lut2_I0_O)        0.329    15.036 r  mapper_inst/i__carry__2_i_2/O
                         net (fo=1, routed)           0.000    15.036    mapper_inst/i__carry__2_i_2_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.606 r  mapper_inst/duty_out0_inferred__0/i__carry__2/CO[2]
                         net (fo=1, routed)           0.292    15.898    mapper_inst/duty_out0_inferred__0/i__carry__2_n_1
    SLICE_X51Y26         LUT5 (Prop_lut5_I2_O)        0.313    16.211 r  mapper_inst/duty_out[11]_i_1/O
                         net (fo=12, routed)          0.483    16.694    mapper_inst/duty_out[11]_i_1_n_0
    SLICE_X53Y27         FDRE                                         r  mapper_inst/duty_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.438    14.779    mapper_inst/clk_100MHz_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  mapper_inst/duty_out_reg[6]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X53Y27         FDRE (Setup_fdre_C_R)       -0.429    14.575    mapper_inst/duty_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                         -16.694    
  -------------------------------------------------------------------
                         slack                                 -2.119    

Slack (VIOLATED) :        -2.119ns  (required time - arrival time)
  Source:                 tach_inst/rpm_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mapper_inst/duty_out_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.607ns  (logic 6.700ns (57.726%)  route 4.907ns (42.274%))
  Logic Levels:           25  (CARRY4=18 LUT1=1 LUT2=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.566     5.087    tach_inst/clk_100MHz_IBUF_BUFG
    SLICE_X54Y14         FDSE                                         r  tach_inst/rpm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDSE (Prop_fdse_C_Q)         0.518     5.605 f  tach_inst/rpm_out_reg[0]/Q
                         net (fo=2, routed)           0.166     5.772    tach_inst/Q[0]
    SLICE_X55Y14         LUT1 (Prop_lut1_I0_O)        0.124     5.896 r  tach_inst/error17_w_carry_i_1/O
                         net (fo=1, routed)           0.472     6.368    mapper_inst/integral_candidate_w_carry_i_3_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.963 r  mapper_inst/error17_w_carry/CO[3]
                         net (fo=1, routed)           0.000     6.963    mapper_inst/error17_w_carry_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  mapper_inst/error17_w_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.080    mapper_inst/error17_w_carry__0_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.299 r  mapper_inst/error17_w_carry__1/O[0]
                         net (fo=3, routed)           0.622     7.921    mapper_inst/error17_w_carry__1_n_7
    SLICE_X55Y17         LUT2 (Prop_lut2_I1_O)        0.295     8.216 r  mapper_inst/integral_candidate_w_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.216    mapper_inst/integral_candidate_w_carry__1_i_3_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.766 r  mapper_inst/integral_candidate_w_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.766    mapper_inst/integral_candidate_w_carry__1_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.880 r  mapper_inst/integral_candidate_w_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.880    mapper_inst/integral_candidate_w_carry__2_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.994 r  mapper_inst/integral_candidate_w_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.994    mapper_inst/integral_candidate_w_carry__3_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.108 r  mapper_inst/integral_candidate_w_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.108    mapper_inst/integral_candidate_w_carry__4_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.222 r  mapper_inst/integral_candidate_w_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.222    mapper_inst/integral_candidate_w_carry__5_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.461 r  mapper_inst/integral_candidate_w_carry__6/O[2]
                         net (fo=8, routed)           0.785    10.246    mapper_inst/integral_candidate_w[30]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.302    10.548 r  mapper_inst/integral_clamped_w2_carry__2_i_3/O
                         net (fo=1, routed)           0.000    10.548    mapper_inst/integral_clamped_w2_carry__2_i_3_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    11.040 f  mapper_inst/integral_clamped_w2_carry__2/CO[1]
                         net (fo=86, routed)          0.745    11.784    mapper_inst/integral_clamped_w2
    SLICE_X57Y19         LUT5 (Prop_lut5_I1_O)        0.332    12.116 r  mapper_inst/desired_candidate_w__1_carry__0_i_2/O
                         net (fo=2, routed)           0.556    12.672    mapper_inst/desired_candidate_w__1_carry__0_i_2_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.796 r  mapper_inst/desired_candidate_w__1_carry__0_i_6/O
                         net (fo=1, routed)           0.000    12.796    mapper_inst/desired_candidate_w__1_carry__0_i_6_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.194 r  mapper_inst/desired_candidate_w__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.194    mapper_inst/desired_candidate_w__1_carry__0_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.308 r  mapper_inst/desired_candidate_w__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.308    mapper_inst/desired_candidate_w__1_carry__1_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.422 r  mapper_inst/desired_candidate_w__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.422    mapper_inst/desired_candidate_w__1_carry__2_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.536 r  mapper_inst/desired_candidate_w__1_carry__3/CO[3]
                         net (fo=1, routed)           0.009    13.545    mapper_inst/desired_candidate_w__1_carry__3_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.659 r  mapper_inst/desired_candidate_w__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.659    mapper_inst/desired_candidate_w__1_carry__4_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.773 r  mapper_inst/desired_candidate_w__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.773    mapper_inst/desired_candidate_w__1_carry__5_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.930 r  mapper_inst/desired_candidate_w__1_carry__6/CO[1]
                         net (fo=6, routed)           0.777    14.707    mapper_inst/desired_candidate_w__1_carry__6_n_2
    SLICE_X53Y26         LUT2 (Prop_lut2_I0_O)        0.329    15.036 r  mapper_inst/i__carry__2_i_2/O
                         net (fo=1, routed)           0.000    15.036    mapper_inst/i__carry__2_i_2_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.606 r  mapper_inst/duty_out0_inferred__0/i__carry__2/CO[2]
                         net (fo=1, routed)           0.292    15.898    mapper_inst/duty_out0_inferred__0/i__carry__2_n_1
    SLICE_X51Y26         LUT5 (Prop_lut5_I2_O)        0.313    16.211 r  mapper_inst/duty_out[11]_i_1/O
                         net (fo=12, routed)          0.483    16.694    mapper_inst/duty_out[11]_i_1_n_0
    SLICE_X53Y27         FDRE                                         r  mapper_inst/duty_out_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.438    14.779    mapper_inst/clk_100MHz_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  mapper_inst/duty_out_reg[9]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X53Y27         FDRE (Setup_fdre_C_R)       -0.429    14.575    mapper_inst/duty_out_reg[9]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                         -16.694    
  -------------------------------------------------------------------
                         slack                                 -2.119    

Slack (VIOLATED) :        -2.046ns  (required time - arrival time)
  Source:                 tach_inst/rpm_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mapper_inst/duty_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.532ns  (logic 6.700ns (58.098%)  route 4.832ns (41.902%))
  Logic Levels:           25  (CARRY4=18 LUT1=1 LUT2=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.566     5.087    tach_inst/clk_100MHz_IBUF_BUFG
    SLICE_X54Y14         FDSE                                         r  tach_inst/rpm_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDSE (Prop_fdse_C_Q)         0.518     5.605 f  tach_inst/rpm_out_reg[0]/Q
                         net (fo=2, routed)           0.166     5.772    tach_inst/Q[0]
    SLICE_X55Y14         LUT1 (Prop_lut1_I0_O)        0.124     5.896 r  tach_inst/error17_w_carry_i_1/O
                         net (fo=1, routed)           0.472     6.368    mapper_inst/integral_candidate_w_carry_i_3_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.963 r  mapper_inst/error17_w_carry/CO[3]
                         net (fo=1, routed)           0.000     6.963    mapper_inst/error17_w_carry_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  mapper_inst/error17_w_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.080    mapper_inst/error17_w_carry__0_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.299 r  mapper_inst/error17_w_carry__1/O[0]
                         net (fo=3, routed)           0.622     7.921    mapper_inst/error17_w_carry__1_n_7
    SLICE_X55Y17         LUT2 (Prop_lut2_I1_O)        0.295     8.216 r  mapper_inst/integral_candidate_w_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.216    mapper_inst/integral_candidate_w_carry__1_i_3_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.766 r  mapper_inst/integral_candidate_w_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.766    mapper_inst/integral_candidate_w_carry__1_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.880 r  mapper_inst/integral_candidate_w_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.880    mapper_inst/integral_candidate_w_carry__2_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.994 r  mapper_inst/integral_candidate_w_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.994    mapper_inst/integral_candidate_w_carry__3_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.108 r  mapper_inst/integral_candidate_w_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.108    mapper_inst/integral_candidate_w_carry__4_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.222 r  mapper_inst/integral_candidate_w_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.222    mapper_inst/integral_candidate_w_carry__5_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.461 r  mapper_inst/integral_candidate_w_carry__6/O[2]
                         net (fo=8, routed)           0.785    10.246    mapper_inst/integral_candidate_w[30]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.302    10.548 r  mapper_inst/integral_clamped_w2_carry__2_i_3/O
                         net (fo=1, routed)           0.000    10.548    mapper_inst/integral_clamped_w2_carry__2_i_3_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    11.040 f  mapper_inst/integral_clamped_w2_carry__2/CO[1]
                         net (fo=86, routed)          0.745    11.784    mapper_inst/integral_clamped_w2
    SLICE_X57Y19         LUT5 (Prop_lut5_I1_O)        0.332    12.116 r  mapper_inst/desired_candidate_w__1_carry__0_i_2/O
                         net (fo=2, routed)           0.556    12.672    mapper_inst/desired_candidate_w__1_carry__0_i_2_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.796 r  mapper_inst/desired_candidate_w__1_carry__0_i_6/O
                         net (fo=1, routed)           0.000    12.796    mapper_inst/desired_candidate_w__1_carry__0_i_6_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.194 r  mapper_inst/desired_candidate_w__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.194    mapper_inst/desired_candidate_w__1_carry__0_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.308 r  mapper_inst/desired_candidate_w__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.308    mapper_inst/desired_candidate_w__1_carry__1_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.422 r  mapper_inst/desired_candidate_w__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.422    mapper_inst/desired_candidate_w__1_carry__2_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.536 r  mapper_inst/desired_candidate_w__1_carry__3/CO[3]
                         net (fo=1, routed)           0.009    13.545    mapper_inst/desired_candidate_w__1_carry__3_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.659 r  mapper_inst/desired_candidate_w__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.659    mapper_inst/desired_candidate_w__1_carry__4_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.773 r  mapper_inst/desired_candidate_w__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.773    mapper_inst/desired_candidate_w__1_carry__5_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.930 r  mapper_inst/desired_candidate_w__1_carry__6/CO[1]
                         net (fo=6, routed)           0.777    14.707    mapper_inst/desired_candidate_w__1_carry__6_n_2
    SLICE_X53Y26         LUT2 (Prop_lut2_I0_O)        0.329    15.036 r  mapper_inst/i__carry__2_i_2/O
                         net (fo=1, routed)           0.000    15.036    mapper_inst/i__carry__2_i_2_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.606 r  mapper_inst/duty_out0_inferred__0/i__carry__2/CO[2]
                         net (fo=1, routed)           0.292    15.898    mapper_inst/duty_out0_inferred__0/i__carry__2_n_1
    SLICE_X51Y26         LUT5 (Prop_lut5_I2_O)        0.313    16.211 r  mapper_inst/duty_out[11]_i_1/O
                         net (fo=12, routed)          0.409    16.619    mapper_inst/duty_out[11]_i_1_n_0
    SLICE_X51Y26         FDRE                                         r  mapper_inst/duty_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.437    14.778    mapper_inst/clk_100MHz_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  mapper_inst/duty_out_reg[10]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X51Y26         FDRE (Setup_fdre_C_R)       -0.429    14.574    mapper_inst/duty_out_reg[10]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                         -16.619    
  -------------------------------------------------------------------
                         slack                                 -2.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 mapper_inst/ma_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mapper_inst/ma_buf_reg_0_7_0_0/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.457%)  route 0.293ns (67.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.563     1.446    mapper_inst/clk_100MHz_IBUF_BUFG
    SLICE_X55Y12         FDRE                                         r  mapper_inst/ma_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  mapper_inst/ma_idx_reg[0]/Q
                         net (fo=11, routed)          0.293     1.881    mapper_inst/ma_buf_reg_0_7_0_0/A0
    SLICE_X56Y12         RAMS32                                       r  mapper_inst/ma_buf_reg_0_7_0_0/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.833     1.960    mapper_inst/ma_buf_reg_0_7_0_0/WCLK
    SLICE_X56Y12         RAMS32                                       r  mapper_inst/ma_buf_reg_0_7_0_0/SP/CLK
                         clock pessimism             -0.478     1.482    
    SLICE_X56Y12         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.792    mapper_inst/ma_buf_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 mapper_inst/ma_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mapper_inst/ma_buf_reg_0_7_1_1/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.457%)  route 0.293ns (67.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.563     1.446    mapper_inst/clk_100MHz_IBUF_BUFG
    SLICE_X55Y12         FDRE                                         r  mapper_inst/ma_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  mapper_inst/ma_idx_reg[0]/Q
                         net (fo=11, routed)          0.293     1.881    mapper_inst/ma_buf_reg_0_7_1_1/A0
    SLICE_X56Y12         RAMS32                                       r  mapper_inst/ma_buf_reg_0_7_1_1/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.833     1.960    mapper_inst/ma_buf_reg_0_7_1_1/WCLK
    SLICE_X56Y12         RAMS32                                       r  mapper_inst/ma_buf_reg_0_7_1_1/SP/CLK
                         clock pessimism             -0.478     1.482    
    SLICE_X56Y12         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.792    mapper_inst/ma_buf_reg_0_7_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 mapper_inst/ma_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mapper_inst/ma_buf_reg_0_7_2_2/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.457%)  route 0.293ns (67.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.563     1.446    mapper_inst/clk_100MHz_IBUF_BUFG
    SLICE_X55Y12         FDRE                                         r  mapper_inst/ma_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  mapper_inst/ma_idx_reg[0]/Q
                         net (fo=11, routed)          0.293     1.881    mapper_inst/ma_buf_reg_0_7_2_2/A0
    SLICE_X56Y12         RAMS32                                       r  mapper_inst/ma_buf_reg_0_7_2_2/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.833     1.960    mapper_inst/ma_buf_reg_0_7_2_2/WCLK
    SLICE_X56Y12         RAMS32                                       r  mapper_inst/ma_buf_reg_0_7_2_2/SP/CLK
                         clock pessimism             -0.478     1.482    
    SLICE_X56Y12         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.792    mapper_inst/ma_buf_reg_0_7_2_2/SP
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 mapper_inst/ma_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mapper_inst/ma_buf_reg_0_7_3_3/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.457%)  route 0.293ns (67.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.563     1.446    mapper_inst/clk_100MHz_IBUF_BUFG
    SLICE_X55Y12         FDRE                                         r  mapper_inst/ma_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  mapper_inst/ma_idx_reg[0]/Q
                         net (fo=11, routed)          0.293     1.881    mapper_inst/ma_buf_reg_0_7_3_3/A0
    SLICE_X56Y12         RAMS32                                       r  mapper_inst/ma_buf_reg_0_7_3_3/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.833     1.960    mapper_inst/ma_buf_reg_0_7_3_3/WCLK
    SLICE_X56Y12         RAMS32                                       r  mapper_inst/ma_buf_reg_0_7_3_3/SP/CLK
                         clock pessimism             -0.478     1.482    
    SLICE_X56Y12         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.792    mapper_inst/ma_buf_reg_0_7_3_3/SP
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 mapper_inst/ma_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mapper_inst/ma_buf_reg_0_7_0_0/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.751%)  route 0.251ns (66.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.563     1.446    mapper_inst/clk_100MHz_IBUF_BUFG
    SLICE_X55Y12         FDRE                                         r  mapper_inst/ma_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  mapper_inst/ma_idx_reg[2]/Q
                         net (fo=9, routed)           0.251     1.825    mapper_inst/ma_buf_reg_0_7_0_0/A2
    SLICE_X56Y12         RAMS32                                       r  mapper_inst/ma_buf_reg_0_7_0_0/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.833     1.960    mapper_inst/ma_buf_reg_0_7_0_0/WCLK
    SLICE_X56Y12         RAMS32                                       r  mapper_inst/ma_buf_reg_0_7_0_0/SP/CLK
                         clock pessimism             -0.478     1.482    
    SLICE_X56Y12         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.200     1.682    mapper_inst/ma_buf_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 mapper_inst/ma_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mapper_inst/ma_buf_reg_0_7_1_1/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.751%)  route 0.251ns (66.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.563     1.446    mapper_inst/clk_100MHz_IBUF_BUFG
    SLICE_X55Y12         FDRE                                         r  mapper_inst/ma_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  mapper_inst/ma_idx_reg[2]/Q
                         net (fo=9, routed)           0.251     1.825    mapper_inst/ma_buf_reg_0_7_1_1/A2
    SLICE_X56Y12         RAMS32                                       r  mapper_inst/ma_buf_reg_0_7_1_1/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.833     1.960    mapper_inst/ma_buf_reg_0_7_1_1/WCLK
    SLICE_X56Y12         RAMS32                                       r  mapper_inst/ma_buf_reg_0_7_1_1/SP/CLK
                         clock pessimism             -0.478     1.482    
    SLICE_X56Y12         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.200     1.682    mapper_inst/ma_buf_reg_0_7_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 mapper_inst/ma_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mapper_inst/ma_buf_reg_0_7_2_2/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.751%)  route 0.251ns (66.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.563     1.446    mapper_inst/clk_100MHz_IBUF_BUFG
    SLICE_X55Y12         FDRE                                         r  mapper_inst/ma_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  mapper_inst/ma_idx_reg[2]/Q
                         net (fo=9, routed)           0.251     1.825    mapper_inst/ma_buf_reg_0_7_2_2/A2
    SLICE_X56Y12         RAMS32                                       r  mapper_inst/ma_buf_reg_0_7_2_2/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.833     1.960    mapper_inst/ma_buf_reg_0_7_2_2/WCLK
    SLICE_X56Y12         RAMS32                                       r  mapper_inst/ma_buf_reg_0_7_2_2/SP/CLK
                         clock pessimism             -0.478     1.482    
    SLICE_X56Y12         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.200     1.682    mapper_inst/ma_buf_reg_0_7_2_2/SP
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 mapper_inst/ma_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mapper_inst/ma_buf_reg_0_7_3_3/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.751%)  route 0.251ns (66.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.563     1.446    mapper_inst/clk_100MHz_IBUF_BUFG
    SLICE_X55Y12         FDRE                                         r  mapper_inst/ma_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  mapper_inst/ma_idx_reg[2]/Q
                         net (fo=9, routed)           0.251     1.825    mapper_inst/ma_buf_reg_0_7_3_3/A2
    SLICE_X56Y12         RAMS32                                       r  mapper_inst/ma_buf_reg_0_7_3_3/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.833     1.960    mapper_inst/ma_buf_reg_0_7_3_3/WCLK
    SLICE_X56Y12         RAMS32                                       r  mapper_inst/ma_buf_reg_0_7_3_3/SP/CLK
                         clock pessimism             -0.478     1.482    
    SLICE_X56Y12         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.200     1.682    mapper_inst/ma_buf_reg_0_7_3_3/SP
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 mapper_inst/ma_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mapper_inst/ma_buf_reg_0_7_0_0/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.364%)  route 0.356ns (71.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.563     1.446    mapper_inst/clk_100MHz_IBUF_BUFG
    SLICE_X55Y12         FDRE                                         r  mapper_inst/ma_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  mapper_inst/ma_idx_reg[1]/Q
                         net (fo=10, routed)          0.356     1.943    mapper_inst/ma_buf_reg_0_7_0_0/A1
    SLICE_X56Y12         RAMS32                                       r  mapper_inst/ma_buf_reg_0_7_0_0/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.833     1.960    mapper_inst/ma_buf_reg_0_7_0_0/WCLK
    SLICE_X56Y12         RAMS32                                       r  mapper_inst/ma_buf_reg_0_7_0_0/SP/CLK
                         clock pessimism             -0.478     1.482    
    SLICE_X56Y12         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.791    mapper_inst/ma_buf_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 mapper_inst/ma_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mapper_inst/ma_buf_reg_0_7_1_1/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.364%)  route 0.356ns (71.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.563     1.446    mapper_inst/clk_100MHz_IBUF_BUFG
    SLICE_X55Y12         FDRE                                         r  mapper_inst/ma_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  mapper_inst/ma_idx_reg[1]/Q
                         net (fo=10, routed)          0.356     1.943    mapper_inst/ma_buf_reg_0_7_1_1/A1
    SLICE_X56Y12         RAMS32                                       r  mapper_inst/ma_buf_reg_0_7_1_1/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.833     1.960    mapper_inst/ma_buf_reg_0_7_1_1/WCLK
    SLICE_X56Y12         RAMS32                                       r  mapper_inst/ma_buf_reg_0_7_1_1/SP/CLK
                         clock pessimism             -0.478     1.482    
    SLICE_X56Y12         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.791    mapper_inst/ma_buf_reg_0_7_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y10    u_pwm_generator/duty_temp_reg_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X61Y23   tick10_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X61Y25   tick10_cnt_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X61Y25   tick10_cnt_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X61Y26   tick10_cnt_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X61Y26   tick10_cnt_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X61Y26   tick10_cnt_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X61Y26   tick10_cnt_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X61Y27   tick10_cnt_reg[16]/C
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X56Y12   mapper_inst/ma_buf_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X56Y12   mapper_inst/ma_buf_reg_0_7_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X56Y12   mapper_inst/ma_buf_reg_0_7_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X56Y12   mapper_inst/ma_buf_reg_0_7_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X56Y12   mapper_inst/ma_buf_reg_0_7_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X56Y12   mapper_inst/ma_buf_reg_0_7_2_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X56Y12   mapper_inst/ma_buf_reg_0_7_3_3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X56Y12   mapper_inst/ma_buf_reg_0_7_3_3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X56Y13   mapper_inst/ma_buf_reg_0_7_4_4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X56Y13   mapper_inst/ma_buf_reg_0_7_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X56Y12   mapper_inst/ma_buf_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X56Y12   mapper_inst/ma_buf_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X56Y12   mapper_inst/ma_buf_reg_0_7_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X56Y12   mapper_inst/ma_buf_reg_0_7_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X56Y12   mapper_inst/ma_buf_reg_0_7_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X56Y12   mapper_inst/ma_buf_reg_0_7_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X56Y12   mapper_inst/ma_buf_reg_0_7_3_3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X56Y12   mapper_inst/ma_buf_reg_0_7_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X56Y13   mapper_inst/ma_buf_reg_0_7_4_4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X56Y13   mapper_inst/ma_buf_reg_0_7_4_4/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            83 Endpoints
Min Delay            83 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 master/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TMP_SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.312ns  (logic 4.171ns (44.797%)  route 5.140ns (55.203%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDRE                         0.000     0.000 r  master/FSM_sequential_state_reg_reg[0]/C
    SLICE_X60Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  master/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=29, routed)          1.460     1.978    master/state_reg__0[0]
    SLICE_X58Y12         LUT5 (Prop_lut5_I4_O)        0.124     2.102 f  master/TMP_SDA_IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.681     5.782    TMP_SDA_IOBUF_inst/T
    P18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.529     9.312 r  TMP_SDA_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.312    TMP_SDA
    P18                                                               r  TMP_SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/SEG_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.272ns  (logic 4.338ns (69.160%)  route 1.934ns (30.840%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         LDCE                         0.000     0.000 r  seg/SEG_reg[0]/G
    SLICE_X64Y20         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  seg/SEG_reg[0]/Q
                         net (fo=1, routed)           1.934     2.761    SEG_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     6.272 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.272    SEG[0]
    W7                                                                r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/FSM_sequential_state_reg_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.242ns  (logic 1.378ns (22.076%)  route 4.864ns (77.924%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDRE                         0.000     0.000 r  master/FSM_sequential_state_reg_reg[2]/C
    SLICE_X60Y10         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  master/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=30, routed)          1.444     1.922    master/state_reg__0[2]
    SLICE_X58Y13         LUT2 (Prop_lut2_I1_O)        0.320     2.242 f  master/tMSB[6]_i_2/O
                         net (fo=4, routed)           1.053     3.295    master/tMSB[6]_i_2_n_0
    SLICE_X58Y11         LUT6 (Prop_lut6_I3_O)        0.332     3.627 r  master/FSM_sequential_state_reg[4]_i_31/O
                         net (fo=1, routed)           0.805     4.432    master/FSM_sequential_state_reg[4]_i_31_n_0
    SLICE_X61Y11         LUT5 (Prop_lut5_I1_O)        0.124     4.556 r  master/FSM_sequential_state_reg[4]_i_8/O
                         net (fo=1, routed)           0.704     5.260    master/FSM_sequential_state_reg[4]_i_8_n_0
    SLICE_X59Y11         LUT6 (Prop_lut6_I5_O)        0.124     5.384 r  master/FSM_sequential_state_reg[4]_i_1/O
                         net (fo=5, routed)           0.858     6.242    master/FSM_sequential_state_reg[4]_i_1_n_0
    SLICE_X60Y14         FDRE                                         r  master/FSM_sequential_state_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/SEG_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.197ns  (logic 4.292ns (69.262%)  route 1.905ns (30.738%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         LDCE                         0.000     0.000 r  seg/SEG_reg[6]/G
    SLICE_X65Y17         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  seg/SEG_reg[6]/Q
                         net (fo=1, routed)           1.905     2.666    SEG_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     6.197 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.197    SEG[6]
    U7                                                                r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/clk_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            TMP_SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.146ns  (logic 4.010ns (65.256%)  route 2.135ns (34.744%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE                         0.000     0.000 r  master/clk_reg_reg/C
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  master/clk_reg_reg/Q
                         net (fo=2, routed)           2.135     2.653    TMP_SCL_OBUF
    N17                  OBUF (Prop_obuf_I_O)         3.492     6.146 r  TMP_SCL_OBUF_inst/O
                         net (fo=0)                   0.000     6.146    TMP_SCL
    N17                                                               r  TMP_SCL (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/SEG_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.104ns  (logic 4.296ns (70.387%)  route 1.807ns (29.613%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         LDCE                         0.000     0.000 r  seg/SEG_reg[2]/G
    SLICE_X65Y20         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  seg/SEG_reg[2]/Q
                         net (fo=1, routed)           1.807     2.568    SEG_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     6.104 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.104    SEG[2]
    U8                                                                r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/SEG_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.069ns  (logic 4.356ns (71.780%)  route 1.713ns (28.220%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         LDCE                         0.000     0.000 r  seg/SEG_reg[1]/G
    SLICE_X64Y20         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  seg/SEG_reg[1]/Q
                         net (fo=1, routed)           1.713     2.540    SEG_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     6.069 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.069    SEG[1]
    W6                                                                r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/SEG_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.964ns  (logic 4.297ns (72.038%)  route 1.668ns (27.962%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         LDCE                         0.000     0.000 r  seg/SEG_reg[3]/G
    SLICE_X65Y20         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  seg/SEG_reg[3]/Q
                         net (fo=1, routed)           1.668     2.429    SEG_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     5.964 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.964    SEG[3]
    V8                                                                r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/SEG_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.954ns  (logic 4.281ns (71.900%)  route 1.673ns (28.100%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         LDCE                         0.000     0.000 r  seg/SEG_reg[4]/G
    SLICE_X65Y17         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  seg/SEG_reg[4]/Q
                         net (fo=1, routed)           1.673     2.434    SEG_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     5.954 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.954    SEG[4]
    U5                                                                r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/FSM_sequential_state_reg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.953ns  (logic 1.378ns (23.147%)  route 4.575ns (76.853%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDRE                         0.000     0.000 r  master/FSM_sequential_state_reg_reg[2]/C
    SLICE_X60Y10         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  master/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=30, routed)          1.444     1.922    master/state_reg__0[2]
    SLICE_X58Y13         LUT2 (Prop_lut2_I1_O)        0.320     2.242 f  master/tMSB[6]_i_2/O
                         net (fo=4, routed)           1.053     3.295    master/tMSB[6]_i_2_n_0
    SLICE_X58Y11         LUT6 (Prop_lut6_I3_O)        0.332     3.627 r  master/FSM_sequential_state_reg[4]_i_31/O
                         net (fo=1, routed)           0.805     4.432    master/FSM_sequential_state_reg[4]_i_31_n_0
    SLICE_X61Y11         LUT5 (Prop_lut5_I1_O)        0.124     4.556 r  master/FSM_sequential_state_reg[4]_i_8/O
                         net (fo=1, routed)           0.704     5.260    master/FSM_sequential_state_reg[4]_i_8_n_0
    SLICE_X59Y11         LUT6 (Prop_lut6_I5_O)        0.124     5.384 r  master/FSM_sequential_state_reg[4]_i_1/O
                         net (fo=5, routed)           0.569     5.953    master/FSM_sequential_state_reg[4]_i_1_n_0
    SLICE_X58Y12         FDRE                                         r  master/FSM_sequential_state_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 master/tMSB_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/temp_data_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.429%)  route 0.123ns (46.571%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE                         0.000     0.000 r  master/tMSB_reg[6]/C
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  master/tMSB_reg[6]/Q
                         net (fo=2, routed)           0.123     0.264    master/tMSB[6]
    SLICE_X59Y14         FDRE                                         r  master/temp_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/tMSB_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/temp_data_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.021%)  route 0.125ns (46.979%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDRE                         0.000     0.000 r  master/tMSB_reg[2]/C
    SLICE_X58Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  master/tMSB_reg[2]/Q
                         net (fo=2, routed)           0.125     0.266    master/tMSB[2]
    SLICE_X58Y14         FDRE                                         r  master/temp_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/clk_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE                         0.000     0.000 r  master/counter_reg[2]/C
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  master/counter_reg[2]/Q
                         net (fo=4, routed)           0.109     0.250    master/counter[2]
    SLICE_X12Y23         LUT5 (Prop_lut5_I3_O)        0.045     0.295 r  master/clk_reg_i_1/O
                         net (fo=1, routed)           0.000     0.295    master/clk_reg_i_1_n_0
    SLICE_X12Y23         FDRE                                         r  master/clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/tMSB_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/temp_data_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.141ns (46.529%)  route 0.162ns (53.471%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDRE                         0.000     0.000 r  master/tMSB_reg[5]/C
    SLICE_X58Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  master/tMSB_reg[5]/Q
                         net (fo=2, routed)           0.162     0.303    master/tMSB[5]
    SLICE_X58Y14         FDRE                                         r  master/temp_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/tMSB_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/temp_data_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.141ns (43.486%)  route 0.183ns (56.514%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE                         0.000     0.000 r  master/tMSB_reg[1]/C
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  master/tMSB_reg[1]/Q
                         net (fo=2, routed)           0.183     0.324    master/tMSB[1]
    SLICE_X59Y14         FDRE                                         r  master/temp_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/tMSB_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/temp_data_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.352%)  route 0.184ns (56.648%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE                         0.000     0.000 r  master/tMSB_reg[4]/C
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  master/tMSB_reg[4]/Q
                         net (fo=2, routed)           0.184     0.325    master/tMSB[4]
    SLICE_X58Y14         FDRE                                         r  master/temp_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/tMSB_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/temp_data_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.164ns (49.400%)  route 0.168ns (50.600%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDRE                         0.000     0.000 r  master/tMSB_reg[3]/C
    SLICE_X60Y13         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  master/tMSB_reg[3]/Q
                         net (fo=2, routed)           0.168     0.332    master/tMSB[3]
    SLICE_X59Y14         FDRE                                         r  master/temp_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/tLSB_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/temp_data_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.141ns (42.256%)  route 0.193ns (57.744%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDRE                         0.000     0.000 r  master/tLSB_reg[7]/C
    SLICE_X58Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  master/tLSB_reg[7]/Q
                         net (fo=2, routed)           0.193     0.334    master/tLSB[7]
    SLICE_X58Y14         FDRE                                         r  master/temp_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/tMSB_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/tMSB_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE                         0.000     0.000 r  master/tMSB_reg[0]/C
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  master/tMSB_reg[0]/Q
                         net (fo=2, routed)           0.168     0.309    master/tMSB[0]
    SLICE_X59Y13         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  master/tMSB[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    master/tMSB[0]_i_1_n_0
    SLICE_X59Y13         FDRE                                         r  master/tMSB_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.183ns (50.649%)  route 0.178ns (49.351%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE                         0.000     0.000 r  master/counter_reg[2]/C
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  master/counter_reg[2]/Q
                         net (fo=4, routed)           0.178     0.319    master/counter[2]
    SLICE_X13Y23         LUT4 (Prop_lut4_I2_O)        0.042     0.361 r  master/counter[3]_i_2/O
                         net (fo=1, routed)           0.000     0.361    master/p_1_in[3]
    SLICE_X13Y23         FDRE                                         r  master/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_pwm_generator/pwm_out_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fan_pwm
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.771ns  (logic 3.976ns (40.690%)  route 5.795ns (59.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.558     5.079    u_pwm_generator/clk_100MHz_IBUF_BUFG
    SLICE_X57Y29         FDRE                                         r  u_pwm_generator/pwm_out_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  u_pwm_generator/pwm_out_reg_inv/Q
                         net (fo=1, routed)           5.795    11.331    fan_pwm_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.520    14.850 r  fan_pwm_OBUF_inst/O
                         net (fo=0)                   0.000    14.850    fan_pwm
    A14                                                               r  fan_pwm (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mapper_inst/speed_state_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_speed_low
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.555ns  (logic 4.172ns (48.766%)  route 4.383ns (51.234%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.559     5.080    mapper_inst/clk_100MHz_IBUF_BUFG
    SLICE_X52Y19         FDRE                                         r  mapper_inst/speed_state_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  mapper_inst/speed_state_out_reg[0]/Q
                         net (fo=3, routed)           1.284     6.882    mapper_inst/speed_state[0]
    SLICE_X30Y19         LUT2 (Prop_lut2_I0_O)        0.124     7.006 r  mapper_inst/led_speed_low_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.099    10.105    led_speed_low_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530    13.635 r  led_speed_low_OBUF_inst/O
                         net (fo=0)                   0.000    13.635    led_speed_low
    E19                                                               r  led_speed_low (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mapper_inst/speed_state_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_speed_off
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.523ns  (logic 4.375ns (51.331%)  route 4.148ns (48.669%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.559     5.080    mapper_inst/clk_100MHz_IBUF_BUFG
    SLICE_X52Y19         FDRE                                         r  mapper_inst/speed_state_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  mapper_inst/speed_state_out_reg[0]/Q
                         net (fo=3, routed)           1.284     6.882    mapper_inst/speed_state[0]
    SLICE_X30Y19         LUT2 (Prop_lut2_I1_O)        0.148     7.030 r  mapper_inst/led_speed_off_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.864     9.894    led_speed_off_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.709    13.603 r  led_speed_off_OBUF_inst/O
                         net (fo=0)                   0.000    13.603    led_speed_off
    U16                                                               r  led_speed_off (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mapper_inst/speed_state_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_speed_high
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.847ns  (logic 4.143ns (52.798%)  route 3.704ns (47.202%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.559     5.080    mapper_inst/clk_100MHz_IBUF_BUFG
    SLICE_X52Y19         FDRE                                         r  mapper_inst/speed_state_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  mapper_inst/speed_state_out_reg[0]/Q
                         net (fo=3, routed)           1.282     6.880    mapper_inst/speed_state[0]
    SLICE_X30Y19         LUT2 (Prop_lut2_I1_O)        0.124     7.004 r  mapper_inst/led_speed_high_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.422     9.426    led_speed_high_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.501    12.927 r  led_speed_high_OBUF_inst/O
                         net (fo=0)                   0.000    12.927    led_speed_high
    U19                                                               r  led_speed_high (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/anode_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.357ns  (logic 4.282ns (58.204%)  route 3.075ns (41.796%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.629     5.150    seg/clk_100MHz_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  seg/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.478     5.628 r  seg/anode_select_reg[1]/Q
                         net (fo=13, routed)          0.995     6.623    seg/anode_select[1]
    SLICE_X65Y20         LUT2 (Prop_lut2_I1_O)        0.301     6.924 r  seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.080     9.004    AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    12.507 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.507    AN[0]
    U2                                                                r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/anode_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.256ns  (logic 4.517ns (62.252%)  route 2.739ns (37.748%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.629     5.150    seg/clk_100MHz_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  seg/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.478     5.628 f  seg/anode_select_reg[1]/Q
                         net (fo=13, routed)          0.995     6.623    seg/anode_select[1]
    SLICE_X65Y20         LUT2 (Prop_lut2_I1_O)        0.327     6.950 r  seg/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.744     8.694    AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712    12.407 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.407    AN[3]
    W4                                                                r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/anode_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.205ns  (logic 4.278ns (59.379%)  route 2.927ns (40.621%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.629     5.150    seg/clk_100MHz_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  seg/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.478     5.628 r  seg/anode_select_reg[1]/Q
                         net (fo=13, routed)          0.842     6.470    seg/anode_select[1]
    SLICE_X65Y18         LUT2 (Prop_lut2_I0_O)        0.301     6.771 r  seg/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.085     8.856    AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    12.355 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.355    AN[1]
    U4                                                                r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.040ns  (logic 4.165ns (59.166%)  route 2.875ns (40.834%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.629     5.150    seg/clk_100MHz_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  seg/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  seg/anode_select_reg[0]/Q
                         net (fo=14, routed)          0.844     6.512    seg/anode_select[0]
    SLICE_X65Y19         LUT2 (Prop_lut2_I0_O)        0.124     6.636 r  seg/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.030     8.667    AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    12.190 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.190    AN[2]
    V4                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/anode_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/SEG_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.616ns  (logic 0.779ns (29.783%)  route 1.837ns (70.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.629     5.150    seg/clk_100MHz_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  seg/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.478     5.628 r  seg/anode_select_reg[1]/Q
                         net (fo=13, routed)          1.300     6.928    master/anode_select[1]
    SLICE_X62Y20         LUT6 (Prop_lut6_I4_O)        0.301     7.229 r  master/SEG_reg[1]_i_1/O
                         net (fo=1, routed)           0.537     7.766    seg/D[5]
    SLICE_X64Y20         LDCE                                         r  seg/SEG_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/anode_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/SEG_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.308ns  (logic 0.779ns (33.748%)  route 1.529ns (66.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.629     5.150    seg/clk_100MHz_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  seg/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.478     5.628 f  seg/anode_select_reg[1]/Q
                         net (fo=13, routed)          0.865     6.493    master/anode_select[1]
    SLICE_X64Y19         LUT6 (Prop_lut6_I5_O)        0.301     6.794 r  master/SEG_reg[2]_i_1/O
                         net (fo=1, routed)           0.664     7.459    seg/D[4]
    SLICE_X65Y20         LDCE                                         r  seg/SEG_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg/anode_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/SEG_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.247ns (57.583%)  route 0.182ns (42.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.589     1.472    seg/clk_100MHz_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  seg/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.148     1.620 r  seg/anode_select_reg[1]/Q
                         net (fo=13, routed)          0.182     1.802    master/anode_select[1]
    SLICE_X65Y17         LUT6 (Prop_lut6_I4_O)        0.099     1.901 r  master/SEG_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.901    seg/D[2]
    SLICE_X65Y17         LDCE                                         r  seg/SEG_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/SEG_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.459ns  (logic 0.209ns (45.563%)  route 0.250ns (54.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.589     1.472    seg/clk_100MHz_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  seg/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  seg/anode_select_reg[0]/Q
                         net (fo=14, routed)          0.194     1.830    master/anode_select[0]
    SLICE_X64Y17         LUT6 (Prop_lut6_I5_O)        0.045     1.875 r  master/SEG_reg[6]_i_1/O
                         net (fo=1, routed)           0.056     1.931    seg/D[0]
    SLICE_X65Y17         LDCE                                         r  seg/SEG_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/SEG_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.545ns  (logic 0.209ns (38.317%)  route 0.336ns (61.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.589     1.472    seg/clk_100MHz_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  seg/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  seg/anode_select_reg[0]/Q
                         net (fo=14, routed)          0.336     1.973    master/anode_select[0]
    SLICE_X64Y20         LUT6 (Prop_lut6_I1_O)        0.045     2.018 r  master/SEG_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.018    seg/D[6]
    SLICE_X64Y20         LDCE                                         r  seg/SEG_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/SEG_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.697ns  (logic 0.209ns (30.003%)  route 0.488ns (69.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.589     1.472    seg/clk_100MHz_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  seg/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  seg/anode_select_reg[0]/Q
                         net (fo=14, routed)          0.386     2.023    master/anode_select[0]
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.045     2.068 r  master/SEG_reg[3]_i_1/O
                         net (fo=1, routed)           0.101     2.169    seg/D[3]
    SLICE_X65Y20         LDCE                                         r  seg/SEG_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/SEG_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.712ns  (logic 0.209ns (29.361%)  route 0.503ns (70.639%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.589     1.472    seg/clk_100MHz_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  seg/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  seg/anode_select_reg[0]/Q
                         net (fo=14, routed)          0.327     1.963    master/anode_select[0]
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.045     2.008 r  master/SEG_reg[1]_i_1/O
                         net (fo=1, routed)           0.176     2.184    seg/D[5]
    SLICE_X64Y20         LDCE                                         r  seg/SEG_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/SEG_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.784ns  (logic 0.206ns (26.288%)  route 0.578ns (73.712%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.589     1.472    seg/clk_100MHz_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  seg/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  seg/anode_select_reg[0]/Q
                         net (fo=14, routed)          0.261     1.897    master/anode_select[0]
    SLICE_X65Y18         LUT4 (Prop_lut4_I1_O)        0.042     1.939 r  master/SEG_reg[5]_i_1/O
                         net (fo=1, routed)           0.317     2.256    seg/D[1]
    SLICE_X65Y17         LDCE                                         r  seg/SEG_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/SEG_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.793ns  (logic 0.209ns (26.342%)  route 0.584ns (73.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.589     1.472    seg/clk_100MHz_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  seg/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  seg/anode_select_reg[0]/Q
                         net (fo=14, routed)          0.266     1.902    master/anode_select[0]
    SLICE_X64Y19         LUT6 (Prop_lut6_I1_O)        0.045     1.947 r  master/SEG_reg[2]_i_1/O
                         net (fo=1, routed)           0.318     2.266    seg/D[4]
    SLICE_X65Y20         LDCE                                         r  seg/SEG_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.130ns  (logic 1.485ns (69.732%)  route 0.645ns (30.268%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.589     1.472    seg/clk_100MHz_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  seg/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     1.636 f  seg/anode_select_reg[0]/Q
                         net (fo=14, routed)          0.255     1.892    seg/anode_select[0]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.048     1.940 r  seg/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.389     2.329    AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.273     3.602 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.602    AN[3]
    W4                                                                r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.195ns  (logic 1.409ns (64.205%)  route 0.786ns (35.795%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.589     1.472    seg/clk_100MHz_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  seg/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     1.636 f  seg/anode_select_reg[0]/Q
                         net (fo=14, routed)          0.261     1.897    seg/anode_select[0]
    SLICE_X65Y18         LUT2 (Prop_lut2_I1_O)        0.045     1.942 r  seg/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.525     2.467    AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.667 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.667    AN[1]
    U4                                                                r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.197ns  (logic 1.413ns (64.303%)  route 0.784ns (35.697%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.589     1.472    seg/clk_100MHz_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  seg/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  seg/anode_select_reg[0]/Q
                         net (fo=14, routed)          0.255     1.892    seg/anode_select[0]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.045     1.937 r  seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.529     2.466    AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.670 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.670    AN[0]
    U2                                                                r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fan_tach
                            (input port)
  Destination:            tach_inst/tach_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.758ns  (logic 1.457ns (21.559%)  route 5.301ns (78.441%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fan_tach (IN)
                         net (fo=0)                   0.000     0.000    fan_tach
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  fan_tach_IBUF_inst/O
                         net (fo=1, routed)           5.301     6.758    tach_inst/fan_tach_IBUF
    SLICE_X52Y24         FDRE                                         r  tach_inst/tach_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.435     4.776    tach_inst/clk_100MHz_IBUF_BUFG
    SLICE_X52Y24         FDRE                                         r  tach_inst/tach_sync_0_reg/C

Slack:                    inf
  Source:                 master/temp_data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mapper_inst/next_speed_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.041ns  (logic 1.696ns (28.075%)  route 4.345ns (71.925%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE                         0.000     0.000 r  master/temp_data_reg_reg[3]/C
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  master/temp_data_reg_reg[3]/Q
                         net (fo=27, routed)          1.528     1.984    mapper_inst/temp_data[3]
    SLICE_X55Y13         LUT3 (Prop_lut3_I1_O)        0.124     2.108 r  mapper_inst/ma_new_sum_w_carry__0_i_4/O
                         net (fo=1, routed)           0.539     2.648    mapper_inst/ma_new_sum_w_carry__0_i_4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.659     3.307 r  mapper_inst/ma_new_sum_w_carry__0/O[3]
                         net (fo=4, routed)           1.427     4.734    mapper_inst/ma_new_sum_w_carry__0_n_4
    SLICE_X58Y14         LUT6 (Prop_lut6_I4_O)        0.307     5.041 r  mapper_inst/next_speed_state[1]_i_2/O
                         net (fo=1, routed)           0.850     5.891    mapper_inst/next_speed_state[1]_i_2_n_0
    SLICE_X54Y15         LUT3 (Prop_lut3_I1_O)        0.150     6.041 r  mapper_inst/next_speed_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.041    mapper_inst/next_speed_state_0[1]
    SLICE_X54Y15         FDRE                                         r  mapper_inst/next_speed_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.446     4.787    mapper_inst/clk_100MHz_IBUF_BUFG
    SLICE_X54Y15         FDRE                                         r  mapper_inst/next_speed_state_reg[1]/C

Slack:                    inf
  Source:                 master/temp_data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mapper_inst/next_speed_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.838ns  (logic 1.601ns (27.425%)  route 4.237ns (72.575%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE                         0.000     0.000 r  master/temp_data_reg_reg[3]/C
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  master/temp_data_reg_reg[3]/Q
                         net (fo=27, routed)          1.528     1.984    mapper_inst/temp_data[3]
    SLICE_X55Y13         LUT3 (Prop_lut3_I1_O)        0.124     2.108 r  mapper_inst/ma_new_sum_w_carry__0_i_4/O
                         net (fo=1, routed)           0.539     2.648    mapper_inst/ma_new_sum_w_carry__0_i_4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.596     3.244 r  mapper_inst/ma_new_sum_w_carry__0/O[2]
                         net (fo=4, routed)           1.253     4.497    mapper_inst/ma_new_sum_w_carry__0_n_5
    SLICE_X58Y14         LUT6 (Prop_lut6_I0_O)        0.301     4.798 r  mapper_inst/next_speed_state[0]_i_2/O
                         net (fo=1, routed)           0.916     5.714    mapper_inst/next_speed_state[0]_i_2_n_0
    SLICE_X54Y15         LUT3 (Prop_lut3_I1_O)        0.124     5.838 r  mapper_inst/next_speed_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.838    mapper_inst/base_rpm[6]
    SLICE_X54Y15         FDRE                                         r  mapper_inst/next_speed_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.446     4.787    mapper_inst/clk_100MHz_IBUF_BUFG
    SLICE_X54Y15         FDRE                                         r  mapper_inst/next_speed_state_reg[0]/C

Slack:                    inf
  Source:                 master/temp_data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mapper_inst/base_rpm_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.710ns  (logic 1.657ns (35.184%)  route 3.053ns (64.816%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE                         0.000     0.000 r  master/temp_data_reg_reg[3]/C
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  master/temp_data_reg_reg[3]/Q
                         net (fo=27, routed)          1.528     1.984    mapper_inst/temp_data[3]
    SLICE_X55Y13         LUT3 (Prop_lut3_I1_O)        0.124     2.108 r  mapper_inst/ma_new_sum_w_carry__0_i_4/O
                         net (fo=1, routed)           0.539     2.648    mapper_inst/ma_new_sum_w_carry__0_i_4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.198 r  mapper_inst/ma_new_sum_w_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.198    mapper_inst/ma_new_sum_w_carry__0_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     3.430 r  mapper_inst/ma_new_sum_w_carry__1/O[0]
                         net (fo=4, routed)           0.985     4.415    mapper_inst/ma_new_sum_w_carry__1_n_7
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.295     4.710 r  mapper_inst/base_rpm[10]_i_1/O
                         net (fo=1, routed)           0.000     4.710    mapper_inst/base_rpm[10]
    SLICE_X57Y16         FDRE                                         r  mapper_inst/base_rpm_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.446     4.787    mapper_inst/clk_100MHz_IBUF_BUFG
    SLICE_X57Y16         FDRE                                         r  mapper_inst/base_rpm_reg[10]/C

Slack:                    inf
  Source:                 master/temp_data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mapper_inst/ma_sum_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.535ns  (logic 1.467ns (41.501%)  route 2.068ns (58.499%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE                         0.000     0.000 r  master/temp_data_reg_reg[3]/C
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  master/temp_data_reg_reg[3]/Q
                         net (fo=27, routed)          1.528     1.984    mapper_inst/temp_data[3]
    SLICE_X55Y13         LUT3 (Prop_lut3_I1_O)        0.124     2.108 r  mapper_inst/ma_new_sum_w_carry__0_i_4/O
                         net (fo=1, routed)           0.539     2.648    mapper_inst/ma_new_sum_w_carry__0_i_4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.198 r  mapper_inst/ma_new_sum_w_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.198    mapper_inst/ma_new_sum_w_carry__0_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.535 r  mapper_inst/ma_new_sum_w_carry__1/O[1]
                         net (fo=4, routed)           0.000     3.535    mapper_inst/ma_new_sum_w_carry__1_n_6
    SLICE_X54Y13         FDRE                                         r  mapper_inst/ma_sum_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.447     4.788    mapper_inst/clk_100MHz_IBUF_BUFG
    SLICE_X54Y13         FDRE                                         r  mapper_inst/ma_sum_reg[9]/C

Slack:                    inf
  Source:                 master/temp_data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mapper_inst/ma_sum_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.454ns  (logic 1.386ns (40.129%)  route 2.068ns (59.871%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE                         0.000     0.000 r  master/temp_data_reg_reg[3]/C
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  master/temp_data_reg_reg[3]/Q
                         net (fo=27, routed)          1.528     1.984    mapper_inst/temp_data[3]
    SLICE_X55Y13         LUT3 (Prop_lut3_I1_O)        0.124     2.108 r  mapper_inst/ma_new_sum_w_carry__0_i_4/O
                         net (fo=1, routed)           0.539     2.648    mapper_inst/ma_new_sum_w_carry__0_i_4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.198 r  mapper_inst/ma_new_sum_w_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.198    mapper_inst/ma_new_sum_w_carry__0_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     3.454 r  mapper_inst/ma_new_sum_w_carry__1/O[2]
                         net (fo=4, routed)           0.000     3.454    mapper_inst/ma_new_sum_w_carry__1_n_5
    SLICE_X54Y13         FDRE                                         r  mapper_inst/ma_sum_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.447     4.788    mapper_inst/clk_100MHz_IBUF_BUFG
    SLICE_X54Y13         FDRE                                         r  mapper_inst/ma_sum_reg[10]/C

Slack:                    inf
  Source:                 master/temp_data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mapper_inst/ma_sum_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.430ns  (logic 1.362ns (39.710%)  route 2.068ns (60.290%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE                         0.000     0.000 r  master/temp_data_reg_reg[3]/C
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  master/temp_data_reg_reg[3]/Q
                         net (fo=27, routed)          1.528     1.984    mapper_inst/temp_data[3]
    SLICE_X55Y13         LUT3 (Prop_lut3_I1_O)        0.124     2.108 r  mapper_inst/ma_new_sum_w_carry__0_i_4/O
                         net (fo=1, routed)           0.539     2.648    mapper_inst/ma_new_sum_w_carry__0_i_4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.198 r  mapper_inst/ma_new_sum_w_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.198    mapper_inst/ma_new_sum_w_carry__0_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     3.430 r  mapper_inst/ma_new_sum_w_carry__1/O[0]
                         net (fo=4, routed)           0.000     3.430    mapper_inst/ma_new_sum_w_carry__1_n_7
    SLICE_X54Y13         FDRE                                         r  mapper_inst/ma_sum_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.447     4.788    mapper_inst/clk_100MHz_IBUF_BUFG
    SLICE_X54Y13         FDRE                                         r  mapper_inst/ma_sum_reg[8]/C

Slack:                    inf
  Source:                 master/temp_data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mapper_inst/ma_sum_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.307ns  (logic 1.239ns (37.468%)  route 2.068ns (62.532%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE                         0.000     0.000 r  master/temp_data_reg_reg[3]/C
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  master/temp_data_reg_reg[3]/Q
                         net (fo=27, routed)          1.528     1.984    mapper_inst/temp_data[3]
    SLICE_X55Y13         LUT3 (Prop_lut3_I1_O)        0.124     2.108 r  mapper_inst/ma_new_sum_w_carry__0_i_4/O
                         net (fo=1, routed)           0.539     2.648    mapper_inst/ma_new_sum_w_carry__0_i_4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.659     3.307 r  mapper_inst/ma_new_sum_w_carry__0/O[3]
                         net (fo=4, routed)           0.000     3.307    mapper_inst/ma_new_sum_w_carry__0_n_4
    SLICE_X54Y12         FDRE                                         r  mapper_inst/ma_sum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.448     4.789    mapper_inst/clk_100MHz_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  mapper_inst/ma_sum_reg[7]/C

Slack:                    inf
  Source:                 master/temp_data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mapper_inst/ma_sum_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.244ns  (logic 1.176ns (36.253%)  route 2.068ns (63.747%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE                         0.000     0.000 r  master/temp_data_reg_reg[3]/C
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  master/temp_data_reg_reg[3]/Q
                         net (fo=27, routed)          1.528     1.984    mapper_inst/temp_data[3]
    SLICE_X55Y13         LUT3 (Prop_lut3_I1_O)        0.124     2.108 r  mapper_inst/ma_new_sum_w_carry__0_i_4/O
                         net (fo=1, routed)           0.539     2.648    mapper_inst/ma_new_sum_w_carry__0_i_4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.596     3.244 r  mapper_inst/ma_new_sum_w_carry__0/O[2]
                         net (fo=4, routed)           0.000     3.244    mapper_inst/ma_new_sum_w_carry__0_n_5
    SLICE_X54Y12         FDRE                                         r  mapper_inst/ma_sum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.448     4.789    mapper_inst/clk_100MHz_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  mapper_inst/ma_sum_reg[6]/C

Slack:                    inf
  Source:                 master/temp_data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mapper_inst/ma_sum_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.084ns  (logic 1.016ns (32.946%)  route 2.068ns (67.054%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE                         0.000     0.000 r  master/temp_data_reg_reg[3]/C
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  master/temp_data_reg_reg[3]/Q
                         net (fo=27, routed)          1.528     1.984    mapper_inst/temp_data[3]
    SLICE_X55Y13         LUT3 (Prop_lut3_I1_O)        0.124     2.108 r  mapper_inst/ma_new_sum_w_carry__0_i_4/O
                         net (fo=1, routed)           0.539     2.648    mapper_inst/ma_new_sum_w_carry__0_i_4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.436     3.084 r  mapper_inst/ma_new_sum_w_carry__0/O[1]
                         net (fo=4, routed)           0.000     3.084    mapper_inst/ma_new_sum_w_carry__0_n_6
    SLICE_X54Y12         FDRE                                         r  mapper_inst/ma_sum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.448     4.789    mapper_inst/clk_100MHz_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  mapper_inst/ma_sum_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 master/temp_data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mapper_inst/ma_buf_reg_0_7_2_2/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.241%)  route 0.259ns (64.759%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE                         0.000     0.000 r  master/temp_data_reg_reg[2]/C
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  master/temp_data_reg_reg[2]/Q
                         net (fo=26, routed)          0.259     0.400    mapper_inst/ma_buf_reg_0_7_2_2/D
    SLICE_X56Y12         RAMS32                                       r  mapper_inst/ma_buf_reg_0_7_2_2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.833     1.960    mapper_inst/ma_buf_reg_0_7_2_2/WCLK
    SLICE_X56Y12         RAMS32                                       r  mapper_inst/ma_buf_reg_0_7_2_2/SP/CLK

Slack:                    inf
  Source:                 master/temp_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mapper_inst/ma_buf_reg_0_7_0_0/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.655%)  route 0.266ns (65.345%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE                         0.000     0.000 r  master/temp_data_reg_reg[0]/C
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  master/temp_data_reg_reg[0]/Q
                         net (fo=11, routed)          0.266     0.407    mapper_inst/ma_buf_reg_0_7_0_0/D
    SLICE_X56Y12         RAMS32                                       r  mapper_inst/ma_buf_reg_0_7_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.833     1.960    mapper_inst/ma_buf_reg_0_7_0_0/WCLK
    SLICE_X56Y12         RAMS32                                       r  mapper_inst/ma_buf_reg_0_7_0_0/SP/CLK

Slack:                    inf
  Source:                 master/temp_data_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mapper_inst/ma_buf_reg_0_7_7_7/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.630%)  route 0.266ns (65.370%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE                         0.000     0.000 r  master/temp_data_reg_reg[7]/C
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  master/temp_data_reg_reg[7]/Q
                         net (fo=26, routed)          0.266     0.407    mapper_inst/ma_buf_reg_0_7_7_7/D
    SLICE_X56Y13         RAMS32                                       r  mapper_inst/ma_buf_reg_0_7_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.832     1.959    mapper_inst/ma_buf_reg_0_7_7_7/WCLK
    SLICE_X56Y13         RAMS32                                       r  mapper_inst/ma_buf_reg_0_7_7_7/SP/CLK

Slack:                    inf
  Source:                 master/temp_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mapper_inst/ma_buf_reg_0_7_1_1/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.035%)  route 0.299ns (67.965%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE                         0.000     0.000 r  master/temp_data_reg_reg[1]/C
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  master/temp_data_reg_reg[1]/Q
                         net (fo=25, routed)          0.299     0.440    mapper_inst/ma_buf_reg_0_7_1_1/D
    SLICE_X56Y12         RAMS32                                       r  mapper_inst/ma_buf_reg_0_7_1_1/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.833     1.960    mapper_inst/ma_buf_reg_0_7_1_1/WCLK
    SLICE_X56Y12         RAMS32                                       r  mapper_inst/ma_buf_reg_0_7_1_1/SP/CLK

Slack:                    inf
  Source:                 master/temp_data_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mapper_inst/ma_buf_reg_0_7_6_6/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.976%)  route 0.329ns (70.024%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE                         0.000     0.000 r  master/temp_data_reg_reg[6]/C
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  master/temp_data_reg_reg[6]/Q
                         net (fo=27, routed)          0.329     0.470    mapper_inst/ma_buf_reg_0_7_6_6/D
    SLICE_X56Y13         RAMS32                                       r  mapper_inst/ma_buf_reg_0_7_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.832     1.959    mapper_inst/ma_buf_reg_0_7_6_6/WCLK
    SLICE_X56Y13         RAMS32                                       r  mapper_inst/ma_buf_reg_0_7_6_6/SP/CLK

Slack:                    inf
  Source:                 master/temp_data_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mapper_inst/ma_buf_reg_0_7_4_4/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.907%)  route 0.347ns (71.093%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE                         0.000     0.000 r  master/temp_data_reg_reg[4]/C
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  master/temp_data_reg_reg[4]/Q
                         net (fo=27, routed)          0.347     0.488    mapper_inst/ma_buf_reg_0_7_4_4/D
    SLICE_X56Y13         RAMS32                                       r  mapper_inst/ma_buf_reg_0_7_4_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.832     1.959    mapper_inst/ma_buf_reg_0_7_4_4/WCLK
    SLICE_X56Y13         RAMS32                                       r  mapper_inst/ma_buf_reg_0_7_4_4/SP/CLK

Slack:                    inf
  Source:                 master/temp_data_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mapper_inst/ma_buf_reg_0_7_5_5/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.571%)  route 0.353ns (71.429%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE                         0.000     0.000 r  master/temp_data_reg_reg[5]/C
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  master/temp_data_reg_reg[5]/Q
                         net (fo=19, routed)          0.353     0.494    mapper_inst/ma_buf_reg_0_7_5_5/D
    SLICE_X56Y13         RAMS32                                       r  mapper_inst/ma_buf_reg_0_7_5_5/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.832     1.959    mapper_inst/ma_buf_reg_0_7_5_5/WCLK
    SLICE_X56Y13         RAMS32                                       r  mapper_inst/ma_buf_reg_0_7_5_5/SP/CLK

Slack:                    inf
  Source:                 master/temp_data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mapper_inst/ma_buf_reg_0_7_3_3/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.147%)  route 0.360ns (71.853%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE                         0.000     0.000 r  master/temp_data_reg_reg[3]/C
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  master/temp_data_reg_reg[3]/Q
                         net (fo=27, routed)          0.360     0.501    mapper_inst/ma_buf_reg_0_7_3_3/D
    SLICE_X56Y12         RAMS32                                       r  mapper_inst/ma_buf_reg_0_7_3_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.833     1.960    mapper_inst/ma_buf_reg_0_7_3_3/WCLK
    SLICE_X56Y12         RAMS32                                       r  mapper_inst/ma_buf_reg_0_7_3_3/SP/CLK

Slack:                    inf
  Source:                 master/temp_data_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mapper_inst/ma_sum_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.252ns (41.374%)  route 0.357ns (58.626%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE                         0.000     0.000 r  master/temp_data_reg_reg[4]/C
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  master/temp_data_reg_reg[4]/Q
                         net (fo=27, routed)          0.357     0.498    mapper_inst/temp_data[4]
    SLICE_X54Y12         LUT6 (Prop_lut6_I1_O)        0.045     0.543 r  mapper_inst/ma_new_sum_w_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.543    mapper_inst/ma_new_sum_w_carry__0_i_7_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.609 r  mapper_inst/ma_new_sum_w_carry__0/O[1]
                         net (fo=4, routed)           0.000     0.609    mapper_inst/ma_new_sum_w_carry__0_n_6
    SLICE_X54Y12         FDRE                                         r  mapper_inst/ma_sum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.833     1.960    mapper_inst/clk_100MHz_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  mapper_inst/ma_sum_reg[5]/C

Slack:                    inf
  Source:                 master/temp_data_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mapper_inst/ma_sum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.256ns (41.621%)  route 0.359ns (58.379%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE                         0.000     0.000 r  master/temp_data_reg_reg[4]/C
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  master/temp_data_reg_reg[4]/Q
                         net (fo=27, routed)          0.359     0.500    mapper_inst/temp_data[4]
    SLICE_X54Y12         LUT6 (Prop_lut6_I4_O)        0.045     0.545 r  mapper_inst/ma_new_sum_w_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.545    mapper_inst/ma_new_sum_w_carry__0_i_8_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.615 r  mapper_inst/ma_new_sum_w_carry__0/O[0]
                         net (fo=3, routed)           0.000     0.615    mapper_inst/ma_new_sum_w_carry__0_n_7
    SLICE_X54Y12         FDRE                                         r  mapper_inst/ma_sum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.833     1.960    mapper_inst/clk_100MHz_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  mapper_inst/ma_sum_reg[4]/C





