{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745538967696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745538967696 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 25 01:56:07 2025 " "Processing started: Fri Apr 25 01:56:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745538967696 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538967696 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digitalFilter -c digitalFilter " "Command: quartus_map --read_settings_files=on --write_settings_files=off digitalFilter -c digitalFilter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538967696 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745538968363 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745538968363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftRegn-structure " "Found design unit 1: shiftRegn-structure" {  } { { "shiftRegister.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/shiftRegister.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538978788 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftRegn " "Found entity 1: shiftRegn" {  } { { "shiftRegister.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/shiftRegister.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538978788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538978788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regn-Behavior " "Found design unit 1: regn-Behavior" {  } { { "regn.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/regn.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538978809 ""} { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "regn.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/regn.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538978809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538978809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register8bit-Behavioral " "Found design unit 1: Register8bit-Behavioral" {  } { { "register8bit.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/register8bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538978843 ""} { "Info" "ISGN_ENTITY_NAME" "1 register8bit " "Found entity 1: register8bit" {  } { { "register8bit.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/register8bit.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538978843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538978843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_13bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rca_13bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RCA_13bit-structural " "Found design unit 1: RCA_13bit-structural" {  } { { "RCA_13bit.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/RCA_13bit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538978875 ""} { "Info" "ISGN_ENTITY_NAME" "1 RCA_13bit " "Found entity 1: RCA_13bit" {  } { { "RCA_13bit.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/RCA_13bit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538978875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538978875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_11bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rca_11bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RCA_11bit-structural " "Found design unit 1: RCA_11bit-structural" {  } { { "RCA_11bit.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/RCA_11bit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538978905 ""} { "Info" "ISGN_ENTITY_NAME" "1 RCA_11bit " "Found entity 1: RCA_11bit" {  } { { "RCA_11bit.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/RCA_11bit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538978905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538978905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processingunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processingunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processingUnit-structural " "Found design unit 1: processingUnit-structural" {  } { { "processingUnit.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/processingUnit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538978911 ""} { "Info" "ISGN_ENTITY_NAME" "1 processingUnit " "Found entity 1: processingUnit" {  } { { "processingUnit.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/processingUnit.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538978911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538978911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux10bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux10bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux10bit-structural " "Found design unit 1: mux10bit-structural" {  } { { "mux10bit.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/mux10bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538978921 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux10bit " "Found entity 1: mux10bit" {  } { { "mux10bit.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/mux10bit.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538978921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538978921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3x1_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3x1_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3x1_8bit-behavioral " "Found design unit 1: mux3x1_8bit-behavioral" {  } { { "MUX3x1_8bit.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/MUX3x1_8bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538978949 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3x1_8bit " "Found entity 1: mux3x1_8bit" {  } { { "MUX3x1_8bit.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/MUX3x1_8bit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538978949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538978949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_11bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_11bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_11bit-behavioral " "Found design unit 1: mux2x1_11bit-behavioral" {  } { { "MUX2x1_11bit.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/MUX2x1_11bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538978978 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_11bit " "Found entity 1: mux2x1_11bit" {  } { { "MUX2x1_11bit.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/MUX2x1_11bit.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538978978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538978978 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/mux.vhd" 10 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1745538979011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-structural " "Found design unit 1: mux-structural" {  } { { "mux.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/mux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538979012 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/mux.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538979012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538979012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_025.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier_025.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier_025-structure " "Found design unit 1: multiplier_025-structure" {  } { { "multiplier_025.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/multiplier_025.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538979029 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier_025 " "Found entity 1: multiplier_025" {  } { { "multiplier_025.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/multiplier_025.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538979029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538979029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_05.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier_05.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier_05-structure " "Found design unit 1: multiplier_05-structure" {  } { { "multiplier_05.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/multiplier_05.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538979056 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier_05 " "Found entity 1: multiplier_05" {  } { { "multiplier_05.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/multiplier_05.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538979056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538979056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier_4-structure " "Found design unit 1: multiplier_4-structure" {  } { { "multiplier_4.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/multiplier_4.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538979088 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier_4 " "Found entity 1: multiplier_4" {  } { { "multiplier_4.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/multiplier_4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538979088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538979088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier_2-structure " "Found design unit 1: multiplier_2-structure" {  } { { "multiplier_2.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/multiplier_2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538979116 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier_2 " "Found entity 1: multiplier_2" {  } { { "multiplier_2.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/multiplier_2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538979116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538979116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulocounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulocounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moduloCounter-structure " "Found design unit 1: moduloCounter-structure" {  } { { "moduloCounter.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/moduloCounter.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538979125 ""} { "Info" "ISGN_ENTITY_NAME" "1 moduloCounter " "Found entity 1: moduloCounter" {  } { { "moduloCounter.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/moduloCounter.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538979125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538979125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-bahaviour " "Found design unit 1: memory-bahaviour" {  } { { "memory.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/memory.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538979137 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/memory.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538979137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538979137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "intervaldetector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file intervaldetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IntervalDetector-Behavioral " "Found design unit 1: IntervalDetector-Behavioral" {  } { { "IntervalDetector.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/IntervalDetector.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538979168 ""} { "Info" "ISGN_ENTITY_NAME" "1 IntervalDetector " "Found entity 1: IntervalDetector" {  } { { "IntervalDetector.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/IntervalDetector.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538979168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538979168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-stuctural " "Found design unit 1: fullAdder-stuctural" {  } { { "fullAdder.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/fullAdder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538979196 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/fullAdder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538979196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538979196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-Behavior " "Found design unit 1: flipflop-Behavior" {  } { { "flipflop.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/flipflop.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538979230 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/flipflop.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538979230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538979230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elementarycounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file elementarycounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 elemCounter-structure " "Found design unit 1: elemCounter-structure" {  } { { "elementaryCounter.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/elementaryCounter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538979263 ""} { "Info" "ISGN_ENTITY_NAME" "1 elemCounter " "Found entity 1: elemCounter" {  } { { "elementaryCounter.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/elementaryCounter.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538979263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538979263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitalfilter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitalfilter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digitalFilter-structure " "Found design unit 1: digitalFilter-structure" {  } { { "digitalFilter.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/digitalFilter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538979270 ""} { "Info" "ISGN_ENTITY_NAME" "1 digitalFilter " "Found entity 1: digitalFilter" {  } { { "digitalFilter.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/digitalFilter.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538979270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538979270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delayunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file delayunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delayUnit-structure " "Found design unit 1: delayUnit-structure" {  } { { "delayUnit.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/delayUnit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538979277 ""} { "Info" "ISGN_ENTITY_NAME" "1 delayUnit " "Found entity 1: delayUnit" {  } { { "delayUnit.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/delayUnit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538979277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538979277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-structure " "Found design unit 1: datapath-structure" {  } { { "Datapath.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/Datapath.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538979288 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "Datapath.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/Datapath.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538979288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538979288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "converterunit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file converterunit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 converterUnit_tb-Behavioral " "Found design unit 1: converterUnit_tb-Behavioral" {  } { { "converterUnit_tb.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/converterUnit_tb.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538979318 ""} { "Info" "ISGN_ENTITY_NAME" "1 converterUnit_tb " "Found entity 1: converterUnit_tb" {  } { { "converterUnit_tb.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/converterUnit_tb.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538979318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538979318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "converterunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file converterunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 converterUnit-structural " "Found design unit 1: converterUnit-structural" {  } { { "converterUnit.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/converterUnit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538979324 ""} { "Info" "ISGN_ENTITY_NAME" "1 converterUnit " "Found entity 1: converterUnit" {  } { { "converterUnit.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/converterUnit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538979324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538979324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_signed13to8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv_signed13to8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv_signed13to8bit-behavioral " "Found design unit 1: conv_signed13to8bit-behavioral" {  } { { "conv_signed13to8bit.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/conv_signed13to8bit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538979357 ""} { "Info" "ISGN_ENTITY_NAME" "1 conv_signed13to8bit " "Found entity 1: conv_signed13to8bit" {  } { { "conv_signed13to8bit.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/conv_signed13to8bit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538979357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538979357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit-Behavior " "Found design unit 1: controlUnit-Behavior" {  } { { "controlUnit.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/controlUnit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538979364 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/controlUnit.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538979364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538979364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-dataflow " "Found design unit 1: comparator-dataflow" {  } { { "comparator.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/comparator.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538979370 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/comparator.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538979370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538979370 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digitalFilter " "Elaborating entity \"digitalFilter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745538979867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"datapath:DP\"" {  } { { "digitalFilter.vhd" "DP" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/digitalFilter.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538979904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloCounter datapath:DP\|moduloCounter:CNT0 " "Elaborating entity \"moduloCounter\" for hierarchy \"datapath:DP\|moduloCounter:CNT0\"" {  } { { "Datapath.vhd" "CNT0" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/Datapath.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538979981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "elemCounter datapath:DP\|moduloCounter:CNT0\|elemCounter:CNT " "Elaborating entity \"elemCounter\" for hierarchy \"datapath:DP\|moduloCounter:CNT0\|elemCounter:CNT\"" {  } { { "moduloCounter.vhd" "CNT" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/moduloCounter.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538980022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop datapath:DP\|moduloCounter:CNT0\|elemCounter:CNT\|flipflop:DFF " "Elaborating entity \"flipflop\" for hierarchy \"datapath:DP\|moduloCounter:CNT0\|elemCounter:CNT\|flipflop:DFF\"" {  } { { "elementaryCounter.vhd" "DFF" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/elementaryCounter.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538980153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux datapath:DP\|moduloCounter:CNT0\|elemCounter:CNT\|mux:MUX0 " "Elaborating entity \"mux\" for hierarchy \"datapath:DP\|moduloCounter:CNT0\|elemCounter:CNT\|mux:MUX0\"" {  } { { "elementaryCounter.vhd" "MUX0" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/elementaryCounter.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538980199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator datapath:DP\|moduloCounter:CNT0\|comparator:CMP " "Elaborating entity \"comparator\" for hierarchy \"datapath:DP\|moduloCounter:CNT0\|comparator:CMP\"" {  } { { "moduloCounter.vhd" "CMP" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/moduloCounter.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538980265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delayUnit datapath:DP\|delayUnit:DEL " "Elaborating entity \"delayUnit\" for hierarchy \"datapath:DP\|delayUnit:DEL\"" {  } { { "Datapath.vhd" "DEL" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/Datapath.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538980284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn datapath:DP\|delayUnit:DEL\|regn:\\regn_generate:0:REG " "Elaborating entity \"regn\" for hierarchy \"datapath:DP\|delayUnit:DEL\|regn:\\regn_generate:0:REG\"" {  } { { "delayUnit.vhd" "\\regn_generate:0:REG" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/delayUnit.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538980326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processingUnit datapath:DP\|processingUnit:U1 " "Elaborating entity \"processingUnit\" for hierarchy \"datapath:DP\|processingUnit:U1\"" {  } { { "Datapath.vhd" "U1" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/Datapath.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538980373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRegn datapath:DP\|processingUnit:U1\|shiftRegn:REG0 " "Elaborating entity \"shiftRegn\" for hierarchy \"datapath:DP\|processingUnit:U1\|shiftRegn:REG0\"" {  } { { "processingUnit.vhd" "REG0" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/processingUnit.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538980419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn datapath:DP\|processingUnit:U1\|shiftRegn:REG0\|regn:\\regn_generate:0:REG " "Elaborating entity \"regn\" for hierarchy \"datapath:DP\|processingUnit:U1\|shiftRegn:REG0\|regn:\\regn_generate:0:REG\"" {  } { { "shiftRegister.vhd" "\\regn_generate:0:REG" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/shiftRegister.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538980464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_05 datapath:DP\|processingUnit:U1\|multiplier_05:MUL_05 " "Elaborating entity \"multiplier_05\" for hierarchy \"datapath:DP\|processingUnit:U1\|multiplier_05:MUL_05\"" {  } { { "processingUnit.vhd" "MUL_05" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/processingUnit.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538980504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_2 datapath:DP\|processingUnit:U1\|multiplier_2:MUL_2 " "Elaborating entity \"multiplier_2\" for hierarchy \"datapath:DP\|processingUnit:U1\|multiplier_2:MUL_2\"" {  } { { "processingUnit.vhd" "MUL_2" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/processingUnit.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538980545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_4 datapath:DP\|processingUnit:U1\|multiplier_4:MUL_4 " "Elaborating entity \"multiplier_4\" for hierarchy \"datapath:DP\|processingUnit:U1\|multiplier_4:MUL_4\"" {  } { { "processingUnit.vhd" "MUL_4" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/processingUnit.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538980585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_025 datapath:DP\|processingUnit:U1\|multiplier_025:MUL_025 " "Elaborating entity \"multiplier_025\" for hierarchy \"datapath:DP\|processingUnit:U1\|multiplier_025:MUL_025\"" {  } { { "processingUnit.vhd" "MUL_025" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/processingUnit.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538980625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn datapath:DP\|processingUnit:U1\|regn:REG1_0 " "Elaborating entity \"regn\" for hierarchy \"datapath:DP\|processingUnit:U1\|regn:REG1_0\"" {  } { { "processingUnit.vhd" "REG1_0" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/processingUnit.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538980669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCA_13bit datapath:DP\|processingUnit:U1\|RCA_13bit:ADD0 " "Elaborating entity \"RCA_13bit\" for hierarchy \"datapath:DP\|processingUnit:U1\|RCA_13bit:ADD0\"" {  } { { "processingUnit.vhd" "ADD0" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/processingUnit.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538980750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder datapath:DP\|processingUnit:U1\|RCA_13bit:ADD0\|fullAdder:\\gen_block:0:FA " "Elaborating entity \"fullAdder\" for hierarchy \"datapath:DP\|processingUnit:U1\|RCA_13bit:ADD0\|fullAdder:\\gen_block:0:FA\"" {  } { { "RCA_13bit.vhd" "\\gen_block:0:FA" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/RCA_13bit.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538980796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "converterUnit datapath:DP\|converterUnit:U2 " "Elaborating entity \"converterUnit\" for hierarchy \"datapath:DP\|converterUnit:U2\"" {  } { { "Datapath.vhd" "U2" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/Datapath.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538980898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCA_11bit datapath:DP\|converterUnit:U2\|RCA_11bit:U1 " "Elaborating entity \"RCA_11bit\" for hierarchy \"datapath:DP\|converterUnit:U2\|RCA_11bit:U1\"" {  } { { "converterUnit.vhd" "U1" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/converterUnit.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538980945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_11bit datapath:DP\|converterUnit:U2\|mux2x1_11bit:U2 " "Elaborating entity \"mux2x1_11bit\" for hierarchy \"datapath:DP\|converterUnit:U2\|mux2x1_11bit:U2\"" {  } { { "converterUnit.vhd" "U2" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/converterUnit.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538981006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntervalDetector datapath:DP\|converterUnit:U2\|IntervalDetector:U3 " "Elaborating entity \"IntervalDetector\" for hierarchy \"datapath:DP\|converterUnit:U2\|IntervalDetector:U3\"" {  } { { "converterUnit.vhd" "U3" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/converterUnit.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538981052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3x1_8bit datapath:DP\|converterUnit:U2\|mux3x1_8bit:U4 " "Elaborating entity \"mux3x1_8bit\" for hierarchy \"datapath:DP\|converterUnit:U2\|mux3x1_8bit:U4\"" {  } { { "converterUnit.vhd" "U4" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/converterUnit.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538981098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux10bit datapath:DP\|mux10bit:MUX0 " "Elaborating entity \"mux10bit\" for hierarchy \"datapath:DP\|mux10bit:MUX0\"" {  } { { "Datapath.vhd" "MUX0" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/Datapath.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538981145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator datapath:DP\|comparator:CMP " "Elaborating entity \"comparator\" for hierarchy \"datapath:DP\|comparator:CMP\"" {  } { { "Datapath.vhd" "CMP" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/Datapath.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538981188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:CU " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:CU\"" {  } { { "digitalFilter.vhd" "CU" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/digitalFilter.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538981204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:MEMA " "Elaborating entity \"memory\" for hierarchy \"memory:MEMA\"" {  } { { "digitalFilter.vhd" "MEMA" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/digitalFilter.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538981252 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1745538982428 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "datapath:DP\|delayUnit:DEL\|regn:\\regn_generate:0:REG\|Q_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"datapath:DP\|delayUnit:DEL\|regn:\\regn_generate:0:REG\|Q_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745538982581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745538982581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745538982581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1745538982581 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745538982581 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1745538982581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:DP\|delayUnit:DEL\|regn:\\regn_generate:0:REG\|altshift_taps:Q_rtl_0 " "Elaborated megafunction instantiation \"datapath:DP\|delayUnit:DEL\|regn:\\regn_generate:0:REG\|altshift_taps:Q_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538982924 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:DP\|delayUnit:DEL\|regn:\\regn_generate:0:REG\|altshift_taps:Q_rtl_0 " "Instantiated megafunction \"datapath:DP\|delayUnit:DEL\|regn:\\regn_generate:0:REG\|altshift_taps:Q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745538982924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745538982924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745538982924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745538982924 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745538982924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_rcv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_rcv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_rcv " "Found entity 1: shift_taps_rcv" {  } { { "db/shift_taps_rcv.tdf" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/db/shift_taps_rcv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538983077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538983077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bfc1 " "Found entity 1: altsyncram_bfc1" {  } { { "db/altsyncram_bfc1.tdf" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/db/altsyncram_bfc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538983240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538983240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rhf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rhf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rhf " "Found entity 1: cntr_rhf" {  } { { "db/cntr_rhf.tdf" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/db/cntr_rhf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538983409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538983409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b9c " "Found entity 1: cmpr_b9c" {  } { { "db/cmpr_b9c.tdf" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/db/cmpr_b9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538983572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538983572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e1h " "Found entity 1: cntr_e1h" {  } { { "db/cntr_e1h.tdf" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/db/cntr_e1h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745538983719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538983719 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745538985047 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745538985047 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[0\] " "No output dependent on input pin \"DATA_IN\[0\]\"" {  } { { "digitalFilter.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/digitalFilter.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745538985266 "|digitalFilter|DATA_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[1\] " "No output dependent on input pin \"DATA_IN\[1\]\"" {  } { { "digitalFilter.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/digitalFilter.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745538985266 "|digitalFilter|DATA_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[2\] " "No output dependent on input pin \"DATA_IN\[2\]\"" {  } { { "digitalFilter.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/digitalFilter.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745538985266 "|digitalFilter|DATA_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[3\] " "No output dependent on input pin \"DATA_IN\[3\]\"" {  } { { "digitalFilter.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/digitalFilter.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745538985266 "|digitalFilter|DATA_IN[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[4\] " "No output dependent on input pin \"DATA_IN\[4\]\"" {  } { { "digitalFilter.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/digitalFilter.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745538985266 "|digitalFilter|DATA_IN[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[5\] " "No output dependent on input pin \"DATA_IN\[5\]\"" {  } { { "digitalFilter.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/digitalFilter.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745538985266 "|digitalFilter|DATA_IN[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[6\] " "No output dependent on input pin \"DATA_IN\[6\]\"" {  } { { "digitalFilter.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/digitalFilter.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745538985266 "|digitalFilter|DATA_IN[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_IN\[7\] " "No output dependent on input pin \"DATA_IN\[7\]\"" {  } { { "digitalFilter.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/digitalFilter.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745538985266 "|digitalFilter|DATA_IN[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1745538985266 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745538985270 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745538985270 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Implemented 46 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1745538985270 ""} { "Info" "ICUT_CUT_TM_RAMS" "10 " "Implemented 10 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1745538985270 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745538985270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4971 " "Peak virtual memory: 4971 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745538985353 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 25 01:56:25 2025 " "Processing ended: Fri Apr 25 01:56:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745538985353 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745538985353 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745538985353 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745538985353 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1745538987865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745538987866 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 25 01:56:26 2025 " "Processing started: Fri Apr 25 01:56:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745538987866 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1745538987866 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off digitalFilter -c digitalFilter " "Command: quartus_fit --read_settings_files=off --write_settings_files=off digitalFilter -c digitalFilter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1745538987866 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1745538990592 ""}
{ "Info" "0" "" "Project  = digitalFilter" {  } {  } 0 0 "Project  = digitalFilter" 0 0 "Fitter" 0 0 1745538990593 ""}
{ "Info" "0" "" "Revision = digitalFilter" {  } {  } 0 0 "Revision = digitalFilter" 0 0 "Fitter" 0 0 1745538990593 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1745538990774 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1745538990775 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "digitalFilter 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"digitalFilter\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1745538990799 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1745538990863 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1745538990863 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1745538991348 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1745538991446 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1745538991614 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1745538991618 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 12 " "No exact pin location assignment(s) for 12 pins of 12 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1745538991834 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1745539000620 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK~inputCLKENA0 44 global CLKCTRL_G14 " "CLK~inputCLKENA0 with 44 fanout uses global clock CLKCTRL_G14" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1745539000745 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1745539000745 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1745539000745 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_ROUTED_THROUGH_CORE_ROUTING_WARNING_WITH_NAME_LOC" "global clock driver CLK~inputCLKENA0 CLKCTRL_G14 " "Source REFCLK I/O cannot be routed using dedicated clock routing for global clock driver CLK~inputCLKENA0, placed at CLKCTRL_G14" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad CLK PIN_AB27 " "Refclk input I/O pad CLK is placed onto PIN_AB27" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1745539000746 ""}  } {  } 0 16469 "Source REFCLK I/O cannot be routed using dedicated clock routing for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1745539000746 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1745539000746 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745539000748 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1745539000757 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1745539000757 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1745539000758 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1745539000758 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1745539000759 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1745539000759 ""}
{ "Info" "ISTA_SDC_FOUND" "Lab6.sdc " "Reading SDC File: 'Lab6.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1745539002369 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1745539002374 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1745539002375 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1745539002375 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1745539002376 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1745539002376 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000          CLK " "  10.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1745539002376 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1745539002376 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1745539002378 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1745539002378 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1745539002378 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745539002426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1745539007681 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1745539007833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:45 " "Fitter placement preparation operations ending: elapsed time is 00:00:45" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745539052876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1745539089171 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1745539089937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745539089937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1745539091532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1745539094609 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1745539094609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1745539094937 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1745539094937 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1745539094937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745539094944 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.00 " "Total time spent on timing analysis during the Fitter is 1.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1745539103025 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1745539103136 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1745539103737 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1745539103737 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1745539104283 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745539107939 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/output_files/digitalFilter.fit.smsg " "Generated suppressed messages file C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6 Quartus/output_files/digitalFilter.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1745539108447 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7200 " "Peak virtual memory: 7200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745539109704 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 25 01:58:29 2025 " "Processing ended: Fri Apr 25 01:58:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745539109704 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:03 " "Elapsed time: 00:02:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745539109704 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:29 " "Total CPU time (on all processors): 00:07:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745539109704 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1745539109704 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1745539111593 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745539111593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 25 01:58:31 2025 " "Processing started: Fri Apr 25 01:58:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745539111593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1745539111593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off digitalFilter -c digitalFilter " "Command: quartus_asm --read_settings_files=off --write_settings_files=off digitalFilter -c digitalFilter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1745539111594 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1745539112352 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1745539126943 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5218 " "Peak virtual memory: 5218 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745539127741 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 25 01:58:47 2025 " "Processing ended: Fri Apr 25 01:58:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745539127741 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745539127741 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745539127741 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1745539127741 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1745539128826 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1745539130079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745539130079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 25 01:58:49 2025 " "Processing started: Fri Apr 25 01:58:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745539130079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1745539130079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta digitalFilter -c digitalFilter " "Command: quartus_sta digitalFilter -c digitalFilter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1745539130079 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1745539130342 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1745539130867 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1745539130867 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745539130916 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745539130916 ""}
{ "Info" "ISTA_SDC_FOUND" "Lab6.sdc " "Reading SDC File: 'Lab6.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1745539131494 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1745539131507 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745539131508 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1745539131510 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1745539131565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.875 " "Worst-case setup slack is 6.875" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539131606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539131606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.875               0.000 CLK  " "    6.875               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539131606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745539131606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.263 " "Worst-case hold slack is 0.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539131615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539131615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 CLK  " "    0.263               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539131615 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745539131615 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.483 " "Worst-case recovery slack is 8.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539131621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539131621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.483               0.000 CLK  " "    8.483               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539131621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745539131621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.603 " "Worst-case removal slack is 0.603" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539131627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539131627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.603               0.000 CLK  " "    0.603               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539131627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745539131627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.871 " "Worst-case minimum pulse width slack is 3.871" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539131630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539131630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.871               0.000 CLK  " "    3.871               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539131630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745539131630 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1745539131654 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1745539131691 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1745539132818 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745539132864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.841 " "Worst-case setup slack is 6.841" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539132878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539132878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.841               0.000 CLK  " "    6.841               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539132878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745539132878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.242 " "Worst-case hold slack is 0.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539132886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539132886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 CLK  " "    0.242               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539132886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745539132886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.584 " "Worst-case recovery slack is 8.584" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539132896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539132896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.584               0.000 CLK  " "    8.584               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539132896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745539132896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.529 " "Worst-case removal slack is 0.529" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539132905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539132905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.529               0.000 CLK  " "    0.529               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539132905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745539132905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.832 " "Worst-case minimum pulse width slack is 3.832" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539132912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539132912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.832               0.000 CLK  " "    3.832               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539132912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745539132912 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1745539132938 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1745539133115 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1745539134081 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745539134127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.221 " "Worst-case setup slack is 8.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539134133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539134133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.221               0.000 CLK  " "    8.221               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539134133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745539134133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.153 " "Worst-case hold slack is 0.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539134137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539134137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 CLK  " "    0.153               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539134137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745539134137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 9.002 " "Worst-case recovery slack is 9.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539134141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539134141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.002               0.000 CLK  " "    9.002               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539134141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745539134141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.358 " "Worst-case removal slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539134147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539134147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 CLK  " "    0.358               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539134147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745539134147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.846 " "Worst-case minimum pulse width slack is 3.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539134151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539134151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.846               0.000 CLK  " "    3.846               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539134151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745539134151 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1745539134168 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745539134332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.331 " "Worst-case setup slack is 8.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539134339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539134339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.331               0.000 CLK  " "    8.331               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539134339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745539134339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.112 " "Worst-case hold slack is 0.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539134342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539134342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 CLK  " "    0.112               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539134342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745539134342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 9.115 " "Worst-case recovery slack is 9.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539134347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539134347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.115               0.000 CLK  " "    9.115               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539134347 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745539134347 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.292 " "Worst-case removal slack is 0.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539134354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539134354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 CLK  " "    0.292               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539134354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745539134354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.834 " "Worst-case minimum pulse width slack is 3.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539134359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539134359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.834               0.000 CLK  " "    3.834               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745539134359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745539134359 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1745539135563 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1745539135564 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5383 " "Peak virtual memory: 5383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745539135708 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 25 01:58:55 2025 " "Processing ended: Fri Apr 25 01:58:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745539135708 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745539135708 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745539135708 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1745539135708 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus Prime Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1745539136557 ""}
