

================================================================
== Vivado HLS Report for 'parseEvents'
================================================================
* Date:           Fri Aug 24 00:03:13 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        parseEvents
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     10.38|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  48633|  68653|  48633|  68653|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name| min |  max  |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+
        |- loop_1  |    0|  20020|        23|          2|          1| 0 ~ 10000 |    yes   |
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 2, D = 23, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	26  / (tmp_9)
	4  / (!tmp_9)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	3  / true
26 --> 
	27  / true
27 --> 

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 28 [2/2] (0.00ns)   --->   "call fastcc void @resetCurrentSliceHW()" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:40]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 2> : 3.26ns
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %eventSlice), !map !26"
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %data) nounwind, !map !32"
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %eventsArraySize) nounwind, !map !36"
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @parseEvents_str) nounwind"
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%eventSlice_offset_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %eventSlice_offset)"
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%eventsArraySize_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %eventsArraySize)"
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:40]
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 1, i32 65535, [1 x i8]* @p_str2) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:40]
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %eventSlice, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [11 x i8]* @p_str8, [7 x i8]* @p_str9, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:40]
ST_2 : Operation 38 [1/2] (0.00ns)   --->   "call fastcc void @resetCurrentSliceHW()" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:40]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = shl i32 %eventsArraySize_read, 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node tmp_7)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %eventsArraySize_read, i32 30)"
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_op_op9 = or i32 %tmp, 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node tmp_7)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_op_op9, i32 31)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node p_neg_t)   --->   "%p_neg = xor i32 %tmp, -1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node p_neg_t)   --->   "%p_lshr = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg, i32 1, i32 31)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]
ST_2 : Operation 45 [1/1] (2.52ns) (out node of the LUT)   --->   "%p_neg_t = sub i31 0, %p_lshr" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node tmp_7)   --->   "%tmp_5 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %tmp_op_op9, i32 1, i32 31)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node tmp_7)   --->   "%tmp_6 = select i1 %tmp_4, i31 %p_neg_t, i31 %tmp_5" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.73ns) (out node of the LUT)   --->   "%tmp_7 = select i1 %tmp_3, i31 0, i31 %tmp_6" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_7, i1 false)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]
ST_2 : Operation 50 [1/1] (1.76ns)   --->   "br label %1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]

 <State 3> : 2.47ns
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%i = phi i32 [ 0, %0 ], [ %i_2, %accumulateHW.exit ]"
ST_3 : Operation 52 [1/1] (2.47ns)   --->   "%tmp_9 = icmp eq i32 %i, %tmp_8" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %5, label %2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]

 <State 4> : 4.63ns
ST_4 : Operation 54 [1/1] (3.63ns)   --->   "%data_read = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%x_cast = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %data_read, i32 17, i32 31)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46]
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %data_read, i32 1)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:48]
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %tmp_10, label %3, label %accumulateHW.exit" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:8->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_11 = call i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32 %data_read, i32 2, i32 11)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46]
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_12 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %data_read, i32 2, i32 15)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46]
ST_4 : Operation 60 [1/1] (2.55ns)   --->   "%i_2 = add nsw i32 %i, 2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 6.38ns
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_cast = zext i15 %x_cast to i32" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46]
ST_5 : Operation 62 [1/1] (6.38ns)   --->   "%mul = mul i32 %zext_cast, 34953" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 63 [19/19] (3.74ns)   --->   "%newIndex_i = urem i15 %x_cast, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 3.74ns
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_13 = call i11 @_ssdm_op_PartSelect.i11.i32.i32.i32(i32 %mul, i32 21, i32 31)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46]
ST_6 : Operation 65 [18/19] (3.74ns)   --->   "%newIndex_i = urem i15 %x_cast, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 3.74ns
ST_7 : Operation 66 [17/19] (3.74ns)   --->   "%newIndex_i = urem i15 %x_cast, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 3.74ns
ST_8 : Operation 67 [16/19] (3.74ns)   --->   "%newIndex_i = urem i15 %x_cast, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 3.74ns
ST_9 : Operation 68 [15/19] (3.74ns)   --->   "%newIndex_i = urem i15 %x_cast, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 3.74ns
ST_10 : Operation 69 [14/19] (3.74ns)   --->   "%newIndex_i = urem i15 %x_cast, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 3.74ns
ST_11 : Operation 70 [13/19] (3.74ns)   --->   "%newIndex_i = urem i15 %x_cast, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 3.74ns
ST_12 : Operation 71 [12/19] (3.74ns)   --->   "%newIndex_i = urem i15 %x_cast, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 3.74ns
ST_13 : Operation 72 [11/19] (3.74ns)   --->   "%newIndex_i = urem i15 %x_cast, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 3.74ns
ST_14 : Operation 73 [10/19] (3.74ns)   --->   "%newIndex_i = urem i15 %x_cast, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 3.74ns
ST_15 : Operation 74 [9/19] (3.74ns)   --->   "%newIndex_i = urem i15 %x_cast, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 3.74ns
ST_16 : Operation 75 [8/19] (3.74ns)   --->   "%newIndex_i = urem i15 %x_cast, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 3.74ns
ST_17 : Operation 76 [7/19] (3.74ns)   --->   "%newIndex_i = urem i15 %x_cast, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 3.74ns
ST_18 : Operation 77 [6/19] (3.74ns)   --->   "%newIndex_i = urem i15 %x_cast, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 19> : 3.74ns
ST_19 : Operation 78 [5/19] (3.74ns)   --->   "%newIndex_i = urem i15 %x_cast, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 3.74ns
ST_20 : Operation 79 [4/19] (3.74ns)   --->   "%newIndex_i = urem i15 %x_cast, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 3.74ns
ST_21 : Operation 80 [3/19] (3.74ns)   --->   "%newIndex_i = urem i15 %x_cast, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 3.74ns
ST_22 : Operation 81 [2/19] (3.74ns)   --->   "%newIndex_i = urem i15 %x_cast, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 23> : 3.74ns
ST_23 : Operation 82 [1/19] (3.74ns)   --->   "%newIndex_i = urem i15 %x_cast, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46]   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 24> : 7.16ns
ST_24 : Operation 83 [1/1] (0.00ns)   --->   "%p_shl_cast = call i16 @_ssdm_op_BitConcatenate.i16.i10.i6(i10 %tmp_11, i6 0)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46]
ST_24 : Operation 84 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %tmp_12, i2 0)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]
ST_24 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_s = sub i16 %p_shl_cast, %p_shl3_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 86 [1/1] (0.00ns)   --->   "%newIndex1_i_cast = zext i15 %newIndex_i to i16" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]
ST_24 : Operation 87 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp_62 = add i16 %newIndex1_i_cast, %tmp_s" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_69_cast = sext i16 %tmp_62 to i32" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]
ST_24 : Operation 89 [1/1] (0.00ns)   --->   "%glPLSlices_0_addr = getelementptr [32400 x i8]* @glPLSlices_0, i32 0, i32 %tmp_69_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]
ST_24 : Operation 90 [1/1] (0.00ns)   --->   "%glPLSlices_1_addr = getelementptr [32400 x i8]* @glPLSlices_1, i32 0, i32 %tmp_69_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]
ST_24 : Operation 91 [1/1] (0.00ns)   --->   "%glPLSlices_2_addr = getelementptr [32400 x i8]* @glPLSlices_2, i32 0, i32 %tmp_69_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]
ST_24 : Operation 92 [1/1] (0.00ns)   --->   "%glPLSlices_3_addr = getelementptr [32400 x i8]* @glPLSlices_3, i32 0, i32 %tmp_69_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]
ST_24 : Operation 93 [2/2] (3.25ns)   --->   "%glPLSlices_0_load = load i8* %glPLSlices_0_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32400> <RAM>
ST_24 : Operation 94 [2/2] (3.25ns)   --->   "%glPLSlices_1_load = load i8* %glPLSlices_1_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32400> <RAM>
ST_24 : Operation 95 [2/2] (3.25ns)   --->   "%glPLSlices_2_load = load i8* %glPLSlices_2_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32400> <RAM>
ST_24 : Operation 96 [2/2] (3.25ns)   --->   "%glPLSlices_3_load = load i8* %glPLSlices_3_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32400> <RAM>

 <State 25> : 10.38ns
ST_25 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str10) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:44]
ST_25 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str10) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:44]
ST_25 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 10000, i32 5000, [1 x i8]* @p_str2) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:45]
ST_25 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:45]
ST_25 : Operation 101 [1/1] (0.00ns)   --->   "%arrayNo_i = sext i11 %tmp_13 to i15" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46]
ST_25 : Operation 102 [1/1] (0.00ns)   --->   "%arrayNo_i_cast = zext i15 %arrayNo_i to i16" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46]
ST_25 : Operation 103 [1/2] (3.25ns)   --->   "%glPLSlices_0_load = load i8* %glPLSlices_0_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32400> <RAM>
ST_25 : Operation 104 [1/2] (3.25ns)   --->   "%glPLSlices_1_load = load i8* %glPLSlices_1_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32400> <RAM>
ST_25 : Operation 105 [1/2] (3.25ns)   --->   "%glPLSlices_2_load = load i8* %glPLSlices_2_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32400> <RAM>
ST_25 : Operation 106 [1/2] (3.25ns)   --->   "%glPLSlices_3_load = load i8* %glPLSlices_3_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32400> <RAM>
ST_25 : Operation 107 [1/1] (1.95ns)   --->   "%tmp_1 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i16(i8 %glPLSlices_0_load, i8 %glPLSlices_1_load, i8 %glPLSlices_2_load, i8 %glPLSlices_3_load, i16 %arrayNo_i_cast) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 108 [1/1] (1.91ns)   --->   "%tmp_3_i = add i8 %tmp_1, 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 109 [1/1] (1.30ns)   --->   "switch i15 %arrayNo_i, label %branch3.i [
    i15 0, label %branch0.i
    i15 1, label %branch1.i
    i15 2, label %branch2.i
  ]" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]
ST_25 : Operation 110 [1/1] (3.25ns)   --->   "store i8 %tmp_3_i, i8* %glPLSlices_2_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32400> <RAM>
ST_25 : Operation 111 [1/1] (0.00ns)   --->   "br label %4" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]
ST_25 : Operation 112 [1/1] (3.25ns)   --->   "store i8 %tmp_3_i, i8* %glPLSlices_1_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32400> <RAM>
ST_25 : Operation 113 [1/1] (0.00ns)   --->   "br label %4" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]
ST_25 : Operation 114 [1/1] (3.25ns)   --->   "store i8 %tmp_3_i, i8* %glPLSlices_0_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32400> <RAM>
ST_25 : Operation 115 [1/1] (0.00ns)   --->   "br label %4" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]
ST_25 : Operation 116 [1/1] (3.25ns)   --->   "store i8 %tmp_3_i, i8* %glPLSlices_3_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32400> <RAM>
ST_25 : Operation 117 [1/1] (0.00ns)   --->   "br label %4" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]
ST_25 : Operation 118 [1/1] (0.00ns)   --->   "br label %accumulateHW.exit" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:11->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52]
ST_25 : Operation 119 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str10, i32 %tmp_2) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:53]
ST_25 : Operation 120 [1/1] (0.00ns)   --->   "br label %1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43]

 <State 26> : 0.00ns
ST_26 : Operation 121 [2/2] (0.00ns)   --->   "call fastcc void @copyToPS(i8* %eventSlice, i32 %eventSlice_offset_re)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:55]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 27> : 0.00ns
ST_27 : Operation 122 [1/2] (0.00ns)   --->   "call fastcc void @copyToPS(i8* %eventSlice, i32 %eventSlice_offset_re)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:55]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 123 [1/1] (0.00ns)   --->   "ret void" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:56]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 3.26ns
The critical path consists of the following:
	wire read on port 'eventsArraySize' [14]  (0 ns)
	'shl' operation ('tmp', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43) [19]  (0 ns)
	'xor' operation ('p_neg', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43) [23]  (0 ns)
	'sub' operation ('p_neg_t', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43) [25]  (2.52 ns)
	'select' operation ('tmp_6', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43) [27]  (0 ns)
	'select' operation ('tmp_7', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43) [28]  (0.733 ns)

 <State 3>: 2.47ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43) [32]  (0 ns)
	'icmp' operation ('tmp_9', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:43) [33]  (2.47 ns)

 <State 4>: 4.63ns
The critical path consists of the following:
	fifo read on port 'data' (../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46) [40]  (3.63 ns)
	blocking operation 0.993 ns on control path)

 <State 5>: 6.38ns
The critical path consists of the following:
	'mul' operation ('mul', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46) [51]  (6.38 ns)

 <State 6>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex_i', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46) [55]  (3.74 ns)

 <State 7>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex_i', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46) [55]  (3.74 ns)

 <State 8>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex_i', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46) [55]  (3.74 ns)

 <State 9>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex_i', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46) [55]  (3.74 ns)

 <State 10>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex_i', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46) [55]  (3.74 ns)

 <State 11>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex_i', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46) [55]  (3.74 ns)

 <State 12>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex_i', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46) [55]  (3.74 ns)

 <State 13>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex_i', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46) [55]  (3.74 ns)

 <State 14>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex_i', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46) [55]  (3.74 ns)

 <State 15>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex_i', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46) [55]  (3.74 ns)

 <State 16>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex_i', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46) [55]  (3.74 ns)

 <State 17>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex_i', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46) [55]  (3.74 ns)

 <State 18>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex_i', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46) [55]  (3.74 ns)

 <State 19>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex_i', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46) [55]  (3.74 ns)

 <State 20>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex_i', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46) [55]  (3.74 ns)

 <State 21>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex_i', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46) [55]  (3.74 ns)

 <State 22>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex_i', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46) [55]  (3.74 ns)

 <State 23>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex_i', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:46) [55]  (3.74 ns)

 <State 24>: 7.16ns
The critical path consists of the following:
	'sub' operation ('tmp_s', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52) [49]  (0 ns)
	'add' operation ('tmp_62', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52) [57]  (3.9 ns)
	'getelementptr' operation ('glPLSlices_0_addr', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52) [59]  (0 ns)
	'load' operation ('glPLSlices_0_load', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52) on array 'glPLSlices_0' [63]  (3.25 ns)

 <State 25>: 10.4ns
The critical path consists of the following:
	'load' operation ('glPLSlices_0_load', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52) on array 'glPLSlices_0' [63]  (3.25 ns)
	'mux' operation ('tmp_1', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52) [67]  (1.96 ns)
	'add' operation ('tmp_3_i', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52) [68]  (1.92 ns)
	'store' operation (../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52) of variable 'tmp_3_i', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10->../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:52 on array 'glPLSlices_3' [80]  (3.25 ns)

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
